
JanaticsIOT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000102fc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000508  0801048c  0801048c  0002048c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010994  08010994  00030088  2**0
                  CONTENTS
  4 .ARM          00000008  08010994  08010994  00020994  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801099c  0801099c  00030088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0801099c  0801099c  0002099c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  080109a4  080109a4  000209a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  080109ac  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ea8  20000088  08010a34  00030088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000f30  08010a34  00030f30  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030088  2**0
                  CONTENTS, READONLY
 12 .debug_info   000200f5  00000000  00000000  000300b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004ff6  00000000  00000000  000501ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001998  00000000  00000000  000551a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000017d8  00000000  00000000  00056b40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00007439  00000000  00000000  00058318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022d61  00000000  00000000  0005f751  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000def24  00000000  00000000  000824b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001613d6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006dd8  00000000  00000000  00161428  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08010474 	.word	0x08010474

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	08010474 	.word	0x08010474

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <ESPRXDataSeg>:
uint8_t wifiusernamecheck[15] = {'N','A','V','E','E','N','P','H','O','N','E'};

void ReadOnlineData(void);

void ESPRXDataSeg(void)
{
 8000584:	b480      	push	{r7}
 8000586:	af00      	add	r7, sp, #0
	if(!RxCompleteU2C1WIFI){return;}
 8000588:	4bb6      	ldr	r3, [pc, #728]	; (8000864 <ESPRXDataSeg+0x2e0>)
 800058a:	781b      	ldrb	r3, [r3, #0]
 800058c:	2b00      	cmp	r3, #0
 800058e:	f000 81fc 	beq.w	800098a <ESPRXDataSeg+0x406>
	RxCompleteU2C1WIFI=0;
 8000592:	4bb4      	ldr	r3, [pc, #720]	; (8000864 <ESPRXDataSeg+0x2e0>)
 8000594:	2200      	movs	r2, #0
 8000596:	701a      	strb	r2, [r3, #0]

	Production_Total  	= Uart_rx_buffer[19]+(Uart_rx_buffer[18]*10)+(Uart_rx_buffer[17]*100)+(Uart_rx_buffer[16]*1000)+(Uart_rx_buffer[15]*10000);//Production
 8000598:	4bb3      	ldr	r3, [pc, #716]	; (8000868 <ESPRXDataSeg+0x2e4>)
 800059a:	7cdb      	ldrb	r3, [r3, #19]
 800059c:	b29a      	uxth	r2, r3
 800059e:	4bb2      	ldr	r3, [pc, #712]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80005a0:	7c5b      	ldrb	r3, [r3, #17]
 80005a2:	b29b      	uxth	r3, r3
 80005a4:	4619      	mov	r1, r3
 80005a6:	0089      	lsls	r1, r1, #2
 80005a8:	440b      	add	r3, r1
 80005aa:	4619      	mov	r1, r3
 80005ac:	0088      	lsls	r0, r1, #2
 80005ae:	4619      	mov	r1, r3
 80005b0:	4603      	mov	r3, r0
 80005b2:	440b      	add	r3, r1
 80005b4:	009b      	lsls	r3, r3, #2
 80005b6:	b299      	uxth	r1, r3
 80005b8:	4bab      	ldr	r3, [pc, #684]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80005ba:	7c9b      	ldrb	r3, [r3, #18]
 80005bc:	b29b      	uxth	r3, r3
 80005be:	4618      	mov	r0, r3
 80005c0:	0080      	lsls	r0, r0, #2
 80005c2:	4403      	add	r3, r0
 80005c4:	005b      	lsls	r3, r3, #1
 80005c6:	b29b      	uxth	r3, r3
 80005c8:	440b      	add	r3, r1
 80005ca:	b29b      	uxth	r3, r3
 80005cc:	4413      	add	r3, r2
 80005ce:	b29a      	uxth	r2, r3
 80005d0:	4ba5      	ldr	r3, [pc, #660]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80005d2:	7bdb      	ldrb	r3, [r3, #15]
 80005d4:	b29b      	uxth	r3, r3
 80005d6:	4619      	mov	r1, r3
 80005d8:	0149      	lsls	r1, r1, #5
 80005da:	1ac9      	subs	r1, r1, r3
 80005dc:	0089      	lsls	r1, r1, #2
 80005de:	440b      	add	r3, r1
 80005e0:	4619      	mov	r1, r3
 80005e2:	0088      	lsls	r0, r1, #2
 80005e4:	4619      	mov	r1, r3
 80005e6:	4603      	mov	r3, r0
 80005e8:	440b      	add	r3, r1
 80005ea:	011b      	lsls	r3, r3, #4
 80005ec:	b299      	uxth	r1, r3
 80005ee:	4b9e      	ldr	r3, [pc, #632]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80005f0:	7c1b      	ldrb	r3, [r3, #16]
 80005f2:	b29b      	uxth	r3, r3
 80005f4:	4618      	mov	r0, r3
 80005f6:	0140      	lsls	r0, r0, #5
 80005f8:	1ac0      	subs	r0, r0, r3
 80005fa:	0080      	lsls	r0, r0, #2
 80005fc:	4403      	add	r3, r0
 80005fe:	00db      	lsls	r3, r3, #3
 8000600:	b29b      	uxth	r3, r3
 8000602:	440b      	add	r3, r1
 8000604:	b29b      	uxth	r3, r3
 8000606:	4413      	add	r3, r2
 8000608:	b29a      	uxth	r2, r3
 800060a:	4b98      	ldr	r3, [pc, #608]	; (800086c <ESPRXDataSeg+0x2e8>)
 800060c:	801a      	strh	r2, [r3, #0]
	Rejection_Total 	= Uart_rx_buffer[24]+(Uart_rx_buffer[23]*10)+(Uart_rx_buffer[22]*100)+(Uart_rx_buffer[21]*1000)+(Uart_rx_buffer[20]*10000);//Rejection
 800060e:	4b96      	ldr	r3, [pc, #600]	; (8000868 <ESPRXDataSeg+0x2e4>)
 8000610:	7e1b      	ldrb	r3, [r3, #24]
 8000612:	b29a      	uxth	r2, r3
 8000614:	4b94      	ldr	r3, [pc, #592]	; (8000868 <ESPRXDataSeg+0x2e4>)
 8000616:	7d9b      	ldrb	r3, [r3, #22]
 8000618:	b29b      	uxth	r3, r3
 800061a:	4619      	mov	r1, r3
 800061c:	0089      	lsls	r1, r1, #2
 800061e:	440b      	add	r3, r1
 8000620:	4619      	mov	r1, r3
 8000622:	0088      	lsls	r0, r1, #2
 8000624:	4619      	mov	r1, r3
 8000626:	4603      	mov	r3, r0
 8000628:	440b      	add	r3, r1
 800062a:	009b      	lsls	r3, r3, #2
 800062c:	b299      	uxth	r1, r3
 800062e:	4b8e      	ldr	r3, [pc, #568]	; (8000868 <ESPRXDataSeg+0x2e4>)
 8000630:	7ddb      	ldrb	r3, [r3, #23]
 8000632:	b29b      	uxth	r3, r3
 8000634:	4618      	mov	r0, r3
 8000636:	0080      	lsls	r0, r0, #2
 8000638:	4403      	add	r3, r0
 800063a:	005b      	lsls	r3, r3, #1
 800063c:	b29b      	uxth	r3, r3
 800063e:	440b      	add	r3, r1
 8000640:	b29b      	uxth	r3, r3
 8000642:	4413      	add	r3, r2
 8000644:	b29a      	uxth	r2, r3
 8000646:	4b88      	ldr	r3, [pc, #544]	; (8000868 <ESPRXDataSeg+0x2e4>)
 8000648:	7d1b      	ldrb	r3, [r3, #20]
 800064a:	b29b      	uxth	r3, r3
 800064c:	4619      	mov	r1, r3
 800064e:	0149      	lsls	r1, r1, #5
 8000650:	1ac9      	subs	r1, r1, r3
 8000652:	0089      	lsls	r1, r1, #2
 8000654:	440b      	add	r3, r1
 8000656:	4619      	mov	r1, r3
 8000658:	0088      	lsls	r0, r1, #2
 800065a:	4619      	mov	r1, r3
 800065c:	4603      	mov	r3, r0
 800065e:	440b      	add	r3, r1
 8000660:	011b      	lsls	r3, r3, #4
 8000662:	b299      	uxth	r1, r3
 8000664:	4b80      	ldr	r3, [pc, #512]	; (8000868 <ESPRXDataSeg+0x2e4>)
 8000666:	7d5b      	ldrb	r3, [r3, #21]
 8000668:	b29b      	uxth	r3, r3
 800066a:	4618      	mov	r0, r3
 800066c:	0140      	lsls	r0, r0, #5
 800066e:	1ac0      	subs	r0, r0, r3
 8000670:	0080      	lsls	r0, r0, #2
 8000672:	4403      	add	r3, r0
 8000674:	00db      	lsls	r3, r3, #3
 8000676:	b29b      	uxth	r3, r3
 8000678:	440b      	add	r3, r1
 800067a:	b29b      	uxth	r3, r3
 800067c:	4413      	add	r3, r2
 800067e:	b29a      	uxth	r2, r3
 8000680:	4b7b      	ldr	r3, [pc, #492]	; (8000870 <ESPRXDataSeg+0x2ec>)
 8000682:	801a      	strh	r2, [r3, #0]
	batchTargetquantity = Uart_rx_buffer[29]+(Uart_rx_buffer[28]*10)+(Uart_rx_buffer[27]*100)+(Uart_rx_buffer[26]*1000)+(Uart_rx_buffer[25]*10000); //
 8000684:	4b78      	ldr	r3, [pc, #480]	; (8000868 <ESPRXDataSeg+0x2e4>)
 8000686:	7f5b      	ldrb	r3, [r3, #29]
 8000688:	b29a      	uxth	r2, r3
 800068a:	4b77      	ldr	r3, [pc, #476]	; (8000868 <ESPRXDataSeg+0x2e4>)
 800068c:	7edb      	ldrb	r3, [r3, #27]
 800068e:	b29b      	uxth	r3, r3
 8000690:	4619      	mov	r1, r3
 8000692:	0089      	lsls	r1, r1, #2
 8000694:	440b      	add	r3, r1
 8000696:	4619      	mov	r1, r3
 8000698:	0088      	lsls	r0, r1, #2
 800069a:	4619      	mov	r1, r3
 800069c:	4603      	mov	r3, r0
 800069e:	440b      	add	r3, r1
 80006a0:	009b      	lsls	r3, r3, #2
 80006a2:	b299      	uxth	r1, r3
 80006a4:	4b70      	ldr	r3, [pc, #448]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80006a6:	7f1b      	ldrb	r3, [r3, #28]
 80006a8:	b29b      	uxth	r3, r3
 80006aa:	4618      	mov	r0, r3
 80006ac:	0080      	lsls	r0, r0, #2
 80006ae:	4403      	add	r3, r0
 80006b0:	005b      	lsls	r3, r3, #1
 80006b2:	b29b      	uxth	r3, r3
 80006b4:	440b      	add	r3, r1
 80006b6:	b29b      	uxth	r3, r3
 80006b8:	4413      	add	r3, r2
 80006ba:	b29a      	uxth	r2, r3
 80006bc:	4b6a      	ldr	r3, [pc, #424]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80006be:	7e5b      	ldrb	r3, [r3, #25]
 80006c0:	b29b      	uxth	r3, r3
 80006c2:	4619      	mov	r1, r3
 80006c4:	0149      	lsls	r1, r1, #5
 80006c6:	1ac9      	subs	r1, r1, r3
 80006c8:	0089      	lsls	r1, r1, #2
 80006ca:	440b      	add	r3, r1
 80006cc:	4619      	mov	r1, r3
 80006ce:	0088      	lsls	r0, r1, #2
 80006d0:	4619      	mov	r1, r3
 80006d2:	4603      	mov	r3, r0
 80006d4:	440b      	add	r3, r1
 80006d6:	011b      	lsls	r3, r3, #4
 80006d8:	b299      	uxth	r1, r3
 80006da:	4b63      	ldr	r3, [pc, #396]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80006dc:	7e9b      	ldrb	r3, [r3, #26]
 80006de:	b29b      	uxth	r3, r3
 80006e0:	4618      	mov	r0, r3
 80006e2:	0140      	lsls	r0, r0, #5
 80006e4:	1ac0      	subs	r0, r0, r3
 80006e6:	0080      	lsls	r0, r0, #2
 80006e8:	4403      	add	r3, r0
 80006ea:	00db      	lsls	r3, r3, #3
 80006ec:	b29b      	uxth	r3, r3
 80006ee:	440b      	add	r3, r1
 80006f0:	b29b      	uxth	r3, r3
 80006f2:	4413      	add	r3, r2
 80006f4:	b29a      	uxth	r2, r3
 80006f6:	4b5f      	ldr	r3, [pc, #380]	; (8000874 <ESPRXDataSeg+0x2f0>)
 80006f8:	801a      	strh	r2, [r3, #0]
	temperateSet 		= Uart_rx_buffer[32]+(Uart_rx_buffer[31]*10)+(Uart_rx_buffer[30]*100);//temperateSet
 80006fa:	4b5b      	ldr	r3, [pc, #364]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80006fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000700:	b29a      	uxth	r2, r3
 8000702:	4b59      	ldr	r3, [pc, #356]	; (8000868 <ESPRXDataSeg+0x2e4>)
 8000704:	7f9b      	ldrb	r3, [r3, #30]
 8000706:	b29b      	uxth	r3, r3
 8000708:	4619      	mov	r1, r3
 800070a:	0089      	lsls	r1, r1, #2
 800070c:	440b      	add	r3, r1
 800070e:	4619      	mov	r1, r3
 8000710:	0088      	lsls	r0, r1, #2
 8000712:	4619      	mov	r1, r3
 8000714:	4603      	mov	r3, r0
 8000716:	440b      	add	r3, r1
 8000718:	009b      	lsls	r3, r3, #2
 800071a:	b299      	uxth	r1, r3
 800071c:	4b52      	ldr	r3, [pc, #328]	; (8000868 <ESPRXDataSeg+0x2e4>)
 800071e:	7fdb      	ldrb	r3, [r3, #31]
 8000720:	b29b      	uxth	r3, r3
 8000722:	4618      	mov	r0, r3
 8000724:	0080      	lsls	r0, r0, #2
 8000726:	4403      	add	r3, r0
 8000728:	005b      	lsls	r3, r3, #1
 800072a:	b29b      	uxth	r3, r3
 800072c:	440b      	add	r3, r1
 800072e:	b29b      	uxth	r3, r3
 8000730:	4413      	add	r3, r2
 8000732:	b29a      	uxth	r2, r3
 8000734:	4b50      	ldr	r3, [pc, #320]	; (8000878 <ESPRXDataSeg+0x2f4>)
 8000736:	801a      	strh	r2, [r3, #0]
	temperateSetHigh 	= Uart_rx_buffer[35]+(Uart_rx_buffer[34]*10)+(Uart_rx_buffer[33]*100);//temperateSetHigh
 8000738:	4b4b      	ldr	r3, [pc, #300]	; (8000868 <ESPRXDataSeg+0x2e4>)
 800073a:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800073e:	b29a      	uxth	r2, r3
 8000740:	4b49      	ldr	r3, [pc, #292]	; (8000868 <ESPRXDataSeg+0x2e4>)
 8000742:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000746:	b29b      	uxth	r3, r3
 8000748:	4619      	mov	r1, r3
 800074a:	0089      	lsls	r1, r1, #2
 800074c:	440b      	add	r3, r1
 800074e:	4619      	mov	r1, r3
 8000750:	0088      	lsls	r0, r1, #2
 8000752:	4619      	mov	r1, r3
 8000754:	4603      	mov	r3, r0
 8000756:	440b      	add	r3, r1
 8000758:	009b      	lsls	r3, r3, #2
 800075a:	b299      	uxth	r1, r3
 800075c:	4b42      	ldr	r3, [pc, #264]	; (8000868 <ESPRXDataSeg+0x2e4>)
 800075e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8000762:	b29b      	uxth	r3, r3
 8000764:	4618      	mov	r0, r3
 8000766:	0080      	lsls	r0, r0, #2
 8000768:	4403      	add	r3, r0
 800076a:	005b      	lsls	r3, r3, #1
 800076c:	b29b      	uxth	r3, r3
 800076e:	440b      	add	r3, r1
 8000770:	b29b      	uxth	r3, r3
 8000772:	4413      	add	r3, r2
 8000774:	b29a      	uxth	r2, r3
 8000776:	4b41      	ldr	r3, [pc, #260]	; (800087c <ESPRXDataSeg+0x2f8>)
 8000778:	801a      	strh	r2, [r3, #0]
	temperateSetLow 	= Uart_rx_buffer[38]+(Uart_rx_buffer[37]*10)+(Uart_rx_buffer[36]*100);//temperateSetLow
 800077a:	4b3b      	ldr	r3, [pc, #236]	; (8000868 <ESPRXDataSeg+0x2e4>)
 800077c:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8000780:	b29a      	uxth	r2, r3
 8000782:	4b39      	ldr	r3, [pc, #228]	; (8000868 <ESPRXDataSeg+0x2e4>)
 8000784:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000788:	b29b      	uxth	r3, r3
 800078a:	4619      	mov	r1, r3
 800078c:	0089      	lsls	r1, r1, #2
 800078e:	440b      	add	r3, r1
 8000790:	4619      	mov	r1, r3
 8000792:	0088      	lsls	r0, r1, #2
 8000794:	4619      	mov	r1, r3
 8000796:	4603      	mov	r3, r0
 8000798:	440b      	add	r3, r1
 800079a:	009b      	lsls	r3, r3, #2
 800079c:	b299      	uxth	r1, r3
 800079e:	4b32      	ldr	r3, [pc, #200]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80007a0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80007a4:	b29b      	uxth	r3, r3
 80007a6:	4618      	mov	r0, r3
 80007a8:	0080      	lsls	r0, r0, #2
 80007aa:	4403      	add	r3, r0
 80007ac:	005b      	lsls	r3, r3, #1
 80007ae:	b29b      	uxth	r3, r3
 80007b0:	440b      	add	r3, r1
 80007b2:	b29b      	uxth	r3, r3
 80007b4:	4413      	add	r3, r2
 80007b6:	b29a      	uxth	r2, r3
 80007b8:	4b31      	ldr	r3, [pc, #196]	; (8000880 <ESPRXDataSeg+0x2fc>)
 80007ba:	801a      	strh	r2, [r3, #0]
	requirementId	 	= Uart_rx_buffer[44]+(Uart_rx_buffer[43]*10)+(Uart_rx_buffer[42]*100)+(Uart_rx_buffer[41]*1000)+(Uart_rx_buffer[40]*10000)+(Uart_rx_buffer[39]*100000);//requirementId
 80007bc:	4b2a      	ldr	r3, [pc, #168]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80007be:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80007c2:	b29a      	uxth	r2, r3
 80007c4:	4b28      	ldr	r3, [pc, #160]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80007c6:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80007ca:	b29b      	uxth	r3, r3
 80007cc:	4619      	mov	r1, r3
 80007ce:	0089      	lsls	r1, r1, #2
 80007d0:	440b      	add	r3, r1
 80007d2:	4619      	mov	r1, r3
 80007d4:	0088      	lsls	r0, r1, #2
 80007d6:	4619      	mov	r1, r3
 80007d8:	4603      	mov	r3, r0
 80007da:	440b      	add	r3, r1
 80007dc:	009b      	lsls	r3, r3, #2
 80007de:	b299      	uxth	r1, r3
 80007e0:	4b21      	ldr	r3, [pc, #132]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80007e2:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80007e6:	b29b      	uxth	r3, r3
 80007e8:	4618      	mov	r0, r3
 80007ea:	0080      	lsls	r0, r0, #2
 80007ec:	4403      	add	r3, r0
 80007ee:	005b      	lsls	r3, r3, #1
 80007f0:	b29b      	uxth	r3, r3
 80007f2:	440b      	add	r3, r1
 80007f4:	b29b      	uxth	r3, r3
 80007f6:	4413      	add	r3, r2
 80007f8:	b29a      	uxth	r2, r3
 80007fa:	4b1b      	ldr	r3, [pc, #108]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80007fc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8000800:	b29b      	uxth	r3, r3
 8000802:	4619      	mov	r1, r3
 8000804:	0149      	lsls	r1, r1, #5
 8000806:	1ac9      	subs	r1, r1, r3
 8000808:	0089      	lsls	r1, r1, #2
 800080a:	440b      	add	r3, r1
 800080c:	4619      	mov	r1, r3
 800080e:	0088      	lsls	r0, r1, #2
 8000810:	4619      	mov	r1, r3
 8000812:	4603      	mov	r3, r0
 8000814:	440b      	add	r3, r1
 8000816:	011b      	lsls	r3, r3, #4
 8000818:	b299      	uxth	r1, r3
 800081a:	4b13      	ldr	r3, [pc, #76]	; (8000868 <ESPRXDataSeg+0x2e4>)
 800081c:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8000820:	b29b      	uxth	r3, r3
 8000822:	4618      	mov	r0, r3
 8000824:	0140      	lsls	r0, r0, #5
 8000826:	1ac0      	subs	r0, r0, r3
 8000828:	0080      	lsls	r0, r0, #2
 800082a:	4403      	add	r3, r0
 800082c:	00db      	lsls	r3, r3, #3
 800082e:	b29b      	uxth	r3, r3
 8000830:	440b      	add	r3, r1
 8000832:	b29b      	uxth	r3, r3
 8000834:	4413      	add	r3, r2
 8000836:	b29a      	uxth	r2, r3
 8000838:	4b0b      	ldr	r3, [pc, #44]	; (8000868 <ESPRXDataSeg+0x2e4>)
 800083a:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800083e:	b29b      	uxth	r3, r3
 8000840:	4619      	mov	r1, r3
 8000842:	0049      	lsls	r1, r1, #1
 8000844:	4419      	add	r1, r3
 8000846:	4608      	mov	r0, r1
 8000848:	0100      	lsls	r0, r0, #4
 800084a:	1a41      	subs	r1, r0, r1
 800084c:	00c9      	lsls	r1, r1, #3
 800084e:	1acb      	subs	r3, r1, r3
 8000850:	4619      	mov	r1, r3
 8000852:	0089      	lsls	r1, r1, #2
 8000854:	1acb      	subs	r3, r1, r3
 8000856:	015b      	lsls	r3, r3, #5
 8000858:	b29b      	uxth	r3, r3
 800085a:	4413      	add	r3, r2
 800085c:	b29a      	uxth	r2, r3
 800085e:	4b09      	ldr	r3, [pc, #36]	; (8000884 <ESPRXDataSeg+0x300>)
 8000860:	801a      	strh	r2, [r3, #0]
 8000862:	e011      	b.n	8000888 <ESPRXDataSeg+0x304>
 8000864:	200000ef 	.word	0x200000ef
 8000868:	200000a4 	.word	0x200000a4
 800086c:	200000fe 	.word	0x200000fe
 8000870:	20000100 	.word	0x20000100
 8000874:	20000102 	.word	0x20000102
 8000878:	20000104 	.word	0x20000104
 800087c:	20000106 	.word	0x20000106
 8000880:	20000108 	.word	0x20000108
 8000884:	2000010a 	.word	0x2000010a

	batchNumber  	 = Uart_rx_buffer[57]+(Uart_rx_buffer[56]*10)+(Uart_rx_buffer[55]*100);
 8000888:	4b42      	ldr	r3, [pc, #264]	; (8000994 <ESPRXDataSeg+0x410>)
 800088a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800088e:	b29a      	uxth	r2, r3
 8000890:	4b40      	ldr	r3, [pc, #256]	; (8000994 <ESPRXDataSeg+0x410>)
 8000892:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8000896:	b29b      	uxth	r3, r3
 8000898:	4619      	mov	r1, r3
 800089a:	0089      	lsls	r1, r1, #2
 800089c:	440b      	add	r3, r1
 800089e:	4619      	mov	r1, r3
 80008a0:	0088      	lsls	r0, r1, #2
 80008a2:	4619      	mov	r1, r3
 80008a4:	4603      	mov	r3, r0
 80008a6:	440b      	add	r3, r1
 80008a8:	009b      	lsls	r3, r3, #2
 80008aa:	b299      	uxth	r1, r3
 80008ac:	4b39      	ldr	r3, [pc, #228]	; (8000994 <ESPRXDataSeg+0x410>)
 80008ae:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80008b2:	b29b      	uxth	r3, r3
 80008b4:	4618      	mov	r0, r3
 80008b6:	0080      	lsls	r0, r0, #2
 80008b8:	4403      	add	r3, r0
 80008ba:	005b      	lsls	r3, r3, #1
 80008bc:	b29b      	uxth	r3, r3
 80008be:	440b      	add	r3, r1
 80008c0:	b29b      	uxth	r3, r3
 80008c2:	4413      	add	r3, r2
 80008c4:	b29a      	uxth	r2, r3
 80008c6:	4b34      	ldr	r3, [pc, #208]	; (8000998 <ESPRXDataSeg+0x414>)
 80008c8:	801a      	strh	r2, [r3, #0]
	resetStatus  	 = Uart_rx_buffer[59]+(Uart_rx_buffer[58]*10);
 80008ca:	4b32      	ldr	r3, [pc, #200]	; (8000994 <ESPRXDataSeg+0x410>)
 80008cc:	f893 203b 	ldrb.w	r2, [r3, #59]	; 0x3b
 80008d0:	4b30      	ldr	r3, [pc, #192]	; (8000994 <ESPRXDataSeg+0x410>)
 80008d2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80008d6:	4619      	mov	r1, r3
 80008d8:	0089      	lsls	r1, r1, #2
 80008da:	440b      	add	r3, r1
 80008dc:	005b      	lsls	r3, r3, #1
 80008de:	b2db      	uxtb	r3, r3
 80008e0:	4413      	add	r3, r2
 80008e2:	b2da      	uxtb	r2, r3
 80008e4:	4b2d      	ldr	r3, [pc, #180]	; (800099c <ESPRXDataSeg+0x418>)
 80008e6:	701a      	strb	r2, [r3, #0]
	startStopStatus  = Uart_rx_buffer[61]+(Uart_rx_buffer[60]*10);
 80008e8:	4b2a      	ldr	r3, [pc, #168]	; (8000994 <ESPRXDataSeg+0x410>)
 80008ea:	f893 203d 	ldrb.w	r2, [r3, #61]	; 0x3d
 80008ee:	4b29      	ldr	r3, [pc, #164]	; (8000994 <ESPRXDataSeg+0x410>)
 80008f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80008f4:	4619      	mov	r1, r3
 80008f6:	0089      	lsls	r1, r1, #2
 80008f8:	440b      	add	r3, r1
 80008fa:	005b      	lsls	r3, r3, #1
 80008fc:	b2db      	uxtb	r3, r3
 80008fe:	4413      	add	r3, r2
 8000900:	b2da      	uxtb	r2, r3
 8000902:	4b27      	ldr	r3, [pc, #156]	; (80009a0 <ESPRXDataSeg+0x41c>)
 8000904:	701a      	strb	r2, [r3, #0]
	//Date,Month,Year
	SW_Date = Uart_rx_buffer[4]+(Uart_rx_buffer[3]*10);//SW_Date
 8000906:	4b23      	ldr	r3, [pc, #140]	; (8000994 <ESPRXDataSeg+0x410>)
 8000908:	791a      	ldrb	r2, [r3, #4]
 800090a:	4b22      	ldr	r3, [pc, #136]	; (8000994 <ESPRXDataSeg+0x410>)
 800090c:	78db      	ldrb	r3, [r3, #3]
 800090e:	4619      	mov	r1, r3
 8000910:	0089      	lsls	r1, r1, #2
 8000912:	440b      	add	r3, r1
 8000914:	005b      	lsls	r3, r3, #1
 8000916:	b2db      	uxtb	r3, r3
 8000918:	4413      	add	r3, r2
 800091a:	b2da      	uxtb	r2, r3
 800091c:	4b21      	ldr	r3, [pc, #132]	; (80009a4 <ESPRXDataSeg+0x420>)
 800091e:	701a      	strb	r2, [r3, #0]
	SW_Month = Uart_rx_buffer[6]+(Uart_rx_buffer[5]*10);//SW_Month
 8000920:	4b1c      	ldr	r3, [pc, #112]	; (8000994 <ESPRXDataSeg+0x410>)
 8000922:	799a      	ldrb	r2, [r3, #6]
 8000924:	4b1b      	ldr	r3, [pc, #108]	; (8000994 <ESPRXDataSeg+0x410>)
 8000926:	795b      	ldrb	r3, [r3, #5]
 8000928:	4619      	mov	r1, r3
 800092a:	0089      	lsls	r1, r1, #2
 800092c:	440b      	add	r3, r1
 800092e:	005b      	lsls	r3, r3, #1
 8000930:	b2db      	uxtb	r3, r3
 8000932:	4413      	add	r3, r2
 8000934:	b2da      	uxtb	r2, r3
 8000936:	4b1c      	ldr	r3, [pc, #112]	; (80009a8 <ESPRXDataSeg+0x424>)
 8000938:	701a      	strb	r2, [r3, #0]
	SW_Year = Uart_rx_buffer[8]+(Uart_rx_buffer[7]*10);//SW_Year
 800093a:	4b16      	ldr	r3, [pc, #88]	; (8000994 <ESPRXDataSeg+0x410>)
 800093c:	7a1a      	ldrb	r2, [r3, #8]
 800093e:	4b15      	ldr	r3, [pc, #84]	; (8000994 <ESPRXDataSeg+0x410>)
 8000940:	79db      	ldrb	r3, [r3, #7]
 8000942:	4619      	mov	r1, r3
 8000944:	0089      	lsls	r1, r1, #2
 8000946:	440b      	add	r3, r1
 8000948:	005b      	lsls	r3, r3, #1
 800094a:	b2db      	uxtb	r3, r3
 800094c:	4413      	add	r3, r2
 800094e:	b2da      	uxtb	r2, r3
 8000950:	4b16      	ldr	r3, [pc, #88]	; (80009ac <ESPRXDataSeg+0x428>)
 8000952:	701a      	strb	r2, [r3, #0]
	SW_Hour = Uart_rx_buffer[10]+(Uart_rx_buffer[9]*10);//SW_Hour
 8000954:	4b0f      	ldr	r3, [pc, #60]	; (8000994 <ESPRXDataSeg+0x410>)
 8000956:	7a9a      	ldrb	r2, [r3, #10]
 8000958:	4b0e      	ldr	r3, [pc, #56]	; (8000994 <ESPRXDataSeg+0x410>)
 800095a:	7a5b      	ldrb	r3, [r3, #9]
 800095c:	4619      	mov	r1, r3
 800095e:	0089      	lsls	r1, r1, #2
 8000960:	440b      	add	r3, r1
 8000962:	005b      	lsls	r3, r3, #1
 8000964:	b2db      	uxtb	r3, r3
 8000966:	4413      	add	r3, r2
 8000968:	b2da      	uxtb	r2, r3
 800096a:	4b11      	ldr	r3, [pc, #68]	; (80009b0 <ESPRXDataSeg+0x42c>)
 800096c:	701a      	strb	r2, [r3, #0]
	SW_Minute = Uart_rx_buffer[12]+(Uart_rx_buffer[11]*10);//SW_Minute
 800096e:	4b09      	ldr	r3, [pc, #36]	; (8000994 <ESPRXDataSeg+0x410>)
 8000970:	7b1a      	ldrb	r2, [r3, #12]
 8000972:	4b08      	ldr	r3, [pc, #32]	; (8000994 <ESPRXDataSeg+0x410>)
 8000974:	7adb      	ldrb	r3, [r3, #11]
 8000976:	4619      	mov	r1, r3
 8000978:	0089      	lsls	r1, r1, #2
 800097a:	440b      	add	r3, r1
 800097c:	005b      	lsls	r3, r3, #1
 800097e:	b2db      	uxtb	r3, r3
 8000980:	4413      	add	r3, r2
 8000982:	b2da      	uxtb	r2, r3
 8000984:	4b0b      	ldr	r3, [pc, #44]	; (80009b4 <ESPRXDataSeg+0x430>)
 8000986:	701a      	strb	r2, [r3, #0]
 8000988:	e000      	b.n	800098c <ESPRXDataSeg+0x408>
	if(!RxCompleteU2C1WIFI){return;}
 800098a:	bf00      	nop

}
 800098c:	46bd      	mov	sp, r7
 800098e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000992:	4770      	bx	lr
 8000994:	200000a4 	.word	0x200000a4
 8000998:	2000010c 	.word	0x2000010c
 800099c:	2000010e 	.word	0x2000010e
 80009a0:	2000010f 	.word	0x2000010f
 80009a4:	200000f3 	.word	0x200000f3
 80009a8:	200000f4 	.word	0x200000f4
 80009ac:	200000f5 	.word	0x200000f5
 80009b0:	200000f1 	.word	0x200000f1
 80009b4:	200000f2 	.word	0x200000f2

080009b8 <ESPRxDecoder>:
	productionhysNegSetOL   = FlashReadOLdata[9];
}


void ESPRxDecoder(unsigned char Rxwifi_data,unsigned char Rxseqdecoder)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b082      	sub	sp, #8
 80009bc:	af00      	add	r7, sp, #0
 80009be:	4603      	mov	r3, r0
 80009c0:	460a      	mov	r2, r1
 80009c2:	71fb      	strb	r3, [r7, #7]
 80009c4:	4613      	mov	r3, r2
 80009c6:	71bb      	strb	r3, [r7, #6]

   static unsigned char Error_Retry;
	 switch(Rxseqdecoder)
 80009c8:	79bb      	ldrb	r3, [r7, #6]
 80009ca:	3b01      	subs	r3, #1
 80009cc:	2b07      	cmp	r3, #7
 80009ce:	f201 8177 	bhi.w	8001cc0 <ESPRxDecoder+0x1308>
 80009d2:	a201      	add	r2, pc, #4	; (adr r2, 80009d8 <ESPRxDecoder+0x20>)
 80009d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009d8:	080009f9 	.word	0x080009f9
 80009dc:	08000b0f 	.word	0x08000b0f
 80009e0:	08000b4d 	.word	0x08000b4d
 80009e4:	08000db1 	.word	0x08000db1
 80009e8:	08000def 	.word	0x08000def
 80009ec:	08001007 	.word	0x08001007
 80009f0:	0800102d 	.word	0x0800102d
 80009f4:	08001c8b 	.word	0x08001c8b
	   {
	   	case 1:
			 if((Rxwifi_data=='O')&&(bufferptr==0))
 80009f8:	79fb      	ldrb	r3, [r7, #7]
 80009fa:	2b4f      	cmp	r3, #79	; 0x4f
 80009fc:	d107      	bne.n	8000a0e <ESPRxDecoder+0x56>
 80009fe:	4b8e      	ldr	r3, [pc, #568]	; (8000c38 <ESPRxDecoder+0x280>)
 8000a00:	781b      	ldrb	r3, [r3, #0]
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d103      	bne.n	8000a0e <ESPRxDecoder+0x56>
			 {
			 	bufferptr=1;
 8000a06:	4b8c      	ldr	r3, [pc, #560]	; (8000c38 <ESPRxDecoder+0x280>)
 8000a08:	2201      	movs	r2, #1
 8000a0a:	701a      	strb	r2, [r3, #0]
 8000a0c:	e011      	b.n	8000a32 <ESPRxDecoder+0x7a>
			 }
			 else if((Rxwifi_data=='K')&&(bufferptr==1))
 8000a0e:	79fb      	ldrb	r3, [r7, #7]
 8000a10:	2b4b      	cmp	r3, #75	; 0x4b
 8000a12:	d10e      	bne.n	8000a32 <ESPRxDecoder+0x7a>
 8000a14:	4b88      	ldr	r3, [pc, #544]	; (8000c38 <ESPRxDecoder+0x280>)
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	2b01      	cmp	r3, #1
 8000a1a:	d10a      	bne.n	8000a32 <ESPRxDecoder+0x7a>
			 {
			 	bufferptr=0;
 8000a1c:	4b86      	ldr	r3, [pc, #536]	; (8000c38 <ESPRxDecoder+0x280>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000a22:	2300      	movs	r3, #0
 8000a24:	71bb      	strb	r3, [r7, #6]
				wifi_command=30;
 8000a26:	4b85      	ldr	r3, [pc, #532]	; (8000c3c <ESPRxDecoder+0x284>)
 8000a28:	221e      	movs	r2, #30
 8000a2a:	701a      	strb	r2, [r3, #0]
//				WifiStatusVar = 1;
				Check_CWMODE_For_Hang=0;
 8000a2c:	4b84      	ldr	r3, [pc, #528]	; (8000c40 <ESPRxDecoder+0x288>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	701a      	strb	r2, [r3, #0]
			 }
			 else{;}

			 if((Rxwifi_data=='n')&&(bufferptr==0))
 8000a32:	79fb      	ldrb	r3, [r7, #7]
 8000a34:	2b6e      	cmp	r3, #110	; 0x6e
 8000a36:	d107      	bne.n	8000a48 <ESPRxDecoder+0x90>
 8000a38:	4b7f      	ldr	r3, [pc, #508]	; (8000c38 <ESPRxDecoder+0x280>)
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d103      	bne.n	8000a48 <ESPRxDecoder+0x90>
			 {
			 	bufferptr=1;
 8000a40:	4b7d      	ldr	r3, [pc, #500]	; (8000c38 <ESPRxDecoder+0x280>)
 8000a42:	2201      	movs	r2, #1
 8000a44:	701a      	strb	r2, [r3, #0]
 8000a46:	e060      	b.n	8000b0a <ESPRxDecoder+0x152>
			 }
			 else if((Rxwifi_data=='o')&&(bufferptr==1))
 8000a48:	79fb      	ldrb	r3, [r7, #7]
 8000a4a:	2b6f      	cmp	r3, #111	; 0x6f
 8000a4c:	d107      	bne.n	8000a5e <ESPRxDecoder+0xa6>
 8000a4e:	4b7a      	ldr	r3, [pc, #488]	; (8000c38 <ESPRxDecoder+0x280>)
 8000a50:	781b      	ldrb	r3, [r3, #0]
 8000a52:	2b01      	cmp	r3, #1
 8000a54:	d103      	bne.n	8000a5e <ESPRxDecoder+0xa6>
			 {
			 	bufferptr=2;
 8000a56:	4b78      	ldr	r3, [pc, #480]	; (8000c38 <ESPRxDecoder+0x280>)
 8000a58:	2202      	movs	r2, #2
 8000a5a:	701a      	strb	r2, [r3, #0]
 8000a5c:	e055      	b.n	8000b0a <ESPRxDecoder+0x152>
			 }
			 else if(bufferptr==2)
 8000a5e:	4b76      	ldr	r3, [pc, #472]	; (8000c38 <ESPRxDecoder+0x280>)
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	2b02      	cmp	r3, #2
 8000a64:	d104      	bne.n	8000a70 <ESPRxDecoder+0xb8>
			 {
			 	bufferptr=3;
 8000a66:	4b74      	ldr	r3, [pc, #464]	; (8000c38 <ESPRxDecoder+0x280>)
 8000a68:	2203      	movs	r2, #3
 8000a6a:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
				wifi_command=30;
				Check_CWMODE_For_Hang=0;
			 }
			 else{;}
		break;
 8000a6c:	f001 b92a 	b.w	8001cc4 <ESPRxDecoder+0x130c>
			 else if((Rxwifi_data=='c')&&(bufferptr==3))
 8000a70:	79fb      	ldrb	r3, [r7, #7]
 8000a72:	2b63      	cmp	r3, #99	; 0x63
 8000a74:	d107      	bne.n	8000a86 <ESPRxDecoder+0xce>
 8000a76:	4b70      	ldr	r3, [pc, #448]	; (8000c38 <ESPRxDecoder+0x280>)
 8000a78:	781b      	ldrb	r3, [r3, #0]
 8000a7a:	2b03      	cmp	r3, #3
 8000a7c:	d103      	bne.n	8000a86 <ESPRxDecoder+0xce>
			 	bufferptr=4;
 8000a7e:	4b6e      	ldr	r3, [pc, #440]	; (8000c38 <ESPRxDecoder+0x280>)
 8000a80:	2204      	movs	r2, #4
 8000a82:	701a      	strb	r2, [r3, #0]
 8000a84:	e041      	b.n	8000b0a <ESPRxDecoder+0x152>
			 else if((Rxwifi_data=='h')&&(bufferptr==4))
 8000a86:	79fb      	ldrb	r3, [r7, #7]
 8000a88:	2b68      	cmp	r3, #104	; 0x68
 8000a8a:	d107      	bne.n	8000a9c <ESPRxDecoder+0xe4>
 8000a8c:	4b6a      	ldr	r3, [pc, #424]	; (8000c38 <ESPRxDecoder+0x280>)
 8000a8e:	781b      	ldrb	r3, [r3, #0]
 8000a90:	2b04      	cmp	r3, #4
 8000a92:	d103      	bne.n	8000a9c <ESPRxDecoder+0xe4>
			 	bufferptr=5;
 8000a94:	4b68      	ldr	r3, [pc, #416]	; (8000c38 <ESPRxDecoder+0x280>)
 8000a96:	2205      	movs	r2, #5
 8000a98:	701a      	strb	r2, [r3, #0]
 8000a9a:	e036      	b.n	8000b0a <ESPRxDecoder+0x152>
			 else if((Rxwifi_data=='a')&&(bufferptr==5))
 8000a9c:	79fb      	ldrb	r3, [r7, #7]
 8000a9e:	2b61      	cmp	r3, #97	; 0x61
 8000aa0:	d107      	bne.n	8000ab2 <ESPRxDecoder+0xfa>
 8000aa2:	4b65      	ldr	r3, [pc, #404]	; (8000c38 <ESPRxDecoder+0x280>)
 8000aa4:	781b      	ldrb	r3, [r3, #0]
 8000aa6:	2b05      	cmp	r3, #5
 8000aa8:	d103      	bne.n	8000ab2 <ESPRxDecoder+0xfa>
			 	bufferptr=6;
 8000aaa:	4b63      	ldr	r3, [pc, #396]	; (8000c38 <ESPRxDecoder+0x280>)
 8000aac:	2206      	movs	r2, #6
 8000aae:	701a      	strb	r2, [r3, #0]
 8000ab0:	e02b      	b.n	8000b0a <ESPRxDecoder+0x152>
			 else if((Rxwifi_data=='n')&&(bufferptr==6))
 8000ab2:	79fb      	ldrb	r3, [r7, #7]
 8000ab4:	2b6e      	cmp	r3, #110	; 0x6e
 8000ab6:	d107      	bne.n	8000ac8 <ESPRxDecoder+0x110>
 8000ab8:	4b5f      	ldr	r3, [pc, #380]	; (8000c38 <ESPRxDecoder+0x280>)
 8000aba:	781b      	ldrb	r3, [r3, #0]
 8000abc:	2b06      	cmp	r3, #6
 8000abe:	d103      	bne.n	8000ac8 <ESPRxDecoder+0x110>
			 	bufferptr=7;
 8000ac0:	4b5d      	ldr	r3, [pc, #372]	; (8000c38 <ESPRxDecoder+0x280>)
 8000ac2:	2207      	movs	r2, #7
 8000ac4:	701a      	strb	r2, [r3, #0]
 8000ac6:	e020      	b.n	8000b0a <ESPRxDecoder+0x152>
			 else if((Rxwifi_data=='g')&&(bufferptr==7))
 8000ac8:	79fb      	ldrb	r3, [r7, #7]
 8000aca:	2b67      	cmp	r3, #103	; 0x67
 8000acc:	d107      	bne.n	8000ade <ESPRxDecoder+0x126>
 8000ace:	4b5a      	ldr	r3, [pc, #360]	; (8000c38 <ESPRxDecoder+0x280>)
 8000ad0:	781b      	ldrb	r3, [r3, #0]
 8000ad2:	2b07      	cmp	r3, #7
 8000ad4:	d103      	bne.n	8000ade <ESPRxDecoder+0x126>
			 	bufferptr=8;
 8000ad6:	4b58      	ldr	r3, [pc, #352]	; (8000c38 <ESPRxDecoder+0x280>)
 8000ad8:	2208      	movs	r2, #8
 8000ada:	701a      	strb	r2, [r3, #0]
 8000adc:	e015      	b.n	8000b0a <ESPRxDecoder+0x152>
			 else if((Rxwifi_data=='e')&&(bufferptr==8))
 8000ade:	79fb      	ldrb	r3, [r7, #7]
 8000ae0:	2b65      	cmp	r3, #101	; 0x65
 8000ae2:	f041 80ef 	bne.w	8001cc4 <ESPRxDecoder+0x130c>
 8000ae6:	4b54      	ldr	r3, [pc, #336]	; (8000c38 <ESPRxDecoder+0x280>)
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	2b08      	cmp	r3, #8
 8000aec:	f041 80ea 	bne.w	8001cc4 <ESPRxDecoder+0x130c>
			 	bufferptr=0;
 8000af0:	4b51      	ldr	r3, [pc, #324]	; (8000c38 <ESPRxDecoder+0x280>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000af6:	2300      	movs	r3, #0
 8000af8:	71bb      	strb	r3, [r7, #6]
				wifi_command=30;
 8000afa:	4b50      	ldr	r3, [pc, #320]	; (8000c3c <ESPRxDecoder+0x284>)
 8000afc:	221e      	movs	r2, #30
 8000afe:	701a      	strb	r2, [r3, #0]
				Check_CWMODE_For_Hang=0;
 8000b00:	4b4f      	ldr	r3, [pc, #316]	; (8000c40 <ESPRxDecoder+0x288>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	701a      	strb	r2, [r3, #0]
		break;
 8000b06:	f001 b8dd 	b.w	8001cc4 <ESPRxDecoder+0x130c>
 8000b0a:	f001 b8db 	b.w	8001cc4 <ESPRxDecoder+0x130c>
		case 2:
			if((Rxwifi_data=='O')&&(bufferptr==0))
 8000b0e:	79fb      	ldrb	r3, [r7, #7]
 8000b10:	2b4f      	cmp	r3, #79	; 0x4f
 8000b12:	d108      	bne.n	8000b26 <ESPRxDecoder+0x16e>
 8000b14:	4b48      	ldr	r3, [pc, #288]	; (8000c38 <ESPRxDecoder+0x280>)
 8000b16:	781b      	ldrb	r3, [r3, #0]
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d104      	bne.n	8000b26 <ESPRxDecoder+0x16e>
			 {
			 	bufferptr=1;
 8000b1c:	4b46      	ldr	r3, [pc, #280]	; (8000c38 <ESPRxDecoder+0x280>)
 8000b1e:	2201      	movs	r2, #1
 8000b20:	701a      	strb	r2, [r3, #0]
			 {
			 	bufferptr=0;
				Rxseqdecoder=0;
				wifi_command=49;
			 }
		break;
 8000b22:	f001 b8d1 	b.w	8001cc8 <ESPRxDecoder+0x1310>
			 else if((Rxwifi_data=='K')&&(bufferptr==1))
 8000b26:	79fb      	ldrb	r3, [r7, #7]
 8000b28:	2b4b      	cmp	r3, #75	; 0x4b
 8000b2a:	f041 80cd 	bne.w	8001cc8 <ESPRxDecoder+0x1310>
 8000b2e:	4b42      	ldr	r3, [pc, #264]	; (8000c38 <ESPRxDecoder+0x280>)
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	2b01      	cmp	r3, #1
 8000b34:	f041 80c8 	bne.w	8001cc8 <ESPRxDecoder+0x1310>
			 	bufferptr=0;
 8000b38:	4b3f      	ldr	r3, [pc, #252]	; (8000c38 <ESPRxDecoder+0x280>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	71bb      	strb	r3, [r7, #6]
				wifi_command=49;
 8000b42:	4b3e      	ldr	r3, [pc, #248]	; (8000c3c <ESPRxDecoder+0x284>)
 8000b44:	2231      	movs	r2, #49	; 0x31
 8000b46:	701a      	strb	r2, [r3, #0]
		break;
 8000b48:	f001 b8be 	b.w	8001cc8 <ESPRxDecoder+0x1310>
		case 3:
			//wifiusernamecheck[15] "define the username at top"
			//
			if((Rxwifi_data== wifiusernamecheck[0])&&(bufferptr==0))
 8000b4c:	4b3d      	ldr	r3, [pc, #244]	; (8000c44 <ESPRxDecoder+0x28c>)
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	79fa      	ldrb	r2, [r7, #7]
 8000b52:	429a      	cmp	r2, r3
 8000b54:	d107      	bne.n	8000b66 <ESPRxDecoder+0x1ae>
 8000b56:	4b38      	ldr	r3, [pc, #224]	; (8000c38 <ESPRxDecoder+0x280>)
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d103      	bne.n	8000b66 <ESPRxDecoder+0x1ae>
			 {
				bufferptr=1;
 8000b5e:	4b36      	ldr	r3, [pc, #216]	; (8000c38 <ESPRxDecoder+0x280>)
 8000b60:	2201      	movs	r2, #1
 8000b62:	701a      	strb	r2, [r3, #0]
 8000b64:	e0d6      	b.n	8000d14 <ESPRxDecoder+0x35c>
			 }
			 else if((Rxwifi_data== wifiusernamecheck[1])&&(bufferptr==1))
 8000b66:	4b37      	ldr	r3, [pc, #220]	; (8000c44 <ESPRxDecoder+0x28c>)
 8000b68:	785b      	ldrb	r3, [r3, #1]
 8000b6a:	79fa      	ldrb	r2, [r7, #7]
 8000b6c:	429a      	cmp	r2, r3
 8000b6e:	d107      	bne.n	8000b80 <ESPRxDecoder+0x1c8>
 8000b70:	4b31      	ldr	r3, [pc, #196]	; (8000c38 <ESPRxDecoder+0x280>)
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	2b01      	cmp	r3, #1
 8000b76:	d103      	bne.n	8000b80 <ESPRxDecoder+0x1c8>
			 {
				bufferptr=2;
 8000b78:	4b2f      	ldr	r3, [pc, #188]	; (8000c38 <ESPRxDecoder+0x280>)
 8000b7a:	2202      	movs	r2, #2
 8000b7c:	701a      	strb	r2, [r3, #0]
 8000b7e:	e0c9      	b.n	8000d14 <ESPRxDecoder+0x35c>
			 }
			 else if((Rxwifi_data== wifiusernamecheck[2])&&(bufferptr==2))
 8000b80:	4b30      	ldr	r3, [pc, #192]	; (8000c44 <ESPRxDecoder+0x28c>)
 8000b82:	789b      	ldrb	r3, [r3, #2]
 8000b84:	79fa      	ldrb	r2, [r7, #7]
 8000b86:	429a      	cmp	r2, r3
 8000b88:	d107      	bne.n	8000b9a <ESPRxDecoder+0x1e2>
 8000b8a:	4b2b      	ldr	r3, [pc, #172]	; (8000c38 <ESPRxDecoder+0x280>)
 8000b8c:	781b      	ldrb	r3, [r3, #0]
 8000b8e:	2b02      	cmp	r3, #2
 8000b90:	d103      	bne.n	8000b9a <ESPRxDecoder+0x1e2>
			 {
				bufferptr=3;
 8000b92:	4b29      	ldr	r3, [pc, #164]	; (8000c38 <ESPRxDecoder+0x280>)
 8000b94:	2203      	movs	r2, #3
 8000b96:	701a      	strb	r2, [r3, #0]
 8000b98:	e0bc      	b.n	8000d14 <ESPRxDecoder+0x35c>
			 }

			 else if((Rxwifi_data== wifiusernamecheck[3])&&(bufferptr==3))
 8000b9a:	4b2a      	ldr	r3, [pc, #168]	; (8000c44 <ESPRxDecoder+0x28c>)
 8000b9c:	78db      	ldrb	r3, [r3, #3]
 8000b9e:	79fa      	ldrb	r2, [r7, #7]
 8000ba0:	429a      	cmp	r2, r3
 8000ba2:	d107      	bne.n	8000bb4 <ESPRxDecoder+0x1fc>
 8000ba4:	4b24      	ldr	r3, [pc, #144]	; (8000c38 <ESPRxDecoder+0x280>)
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	2b03      	cmp	r3, #3
 8000baa:	d103      	bne.n	8000bb4 <ESPRxDecoder+0x1fc>
			 {
				bufferptr=4;
 8000bac:	4b22      	ldr	r3, [pc, #136]	; (8000c38 <ESPRxDecoder+0x280>)
 8000bae:	2204      	movs	r2, #4
 8000bb0:	701a      	strb	r2, [r3, #0]
 8000bb2:	e0af      	b.n	8000d14 <ESPRxDecoder+0x35c>
			 }
			 else if((Rxwifi_data== wifiusernamecheck[4])&&(bufferptr==4))
 8000bb4:	4b23      	ldr	r3, [pc, #140]	; (8000c44 <ESPRxDecoder+0x28c>)
 8000bb6:	791b      	ldrb	r3, [r3, #4]
 8000bb8:	79fa      	ldrb	r2, [r7, #7]
 8000bba:	429a      	cmp	r2, r3
 8000bbc:	d107      	bne.n	8000bce <ESPRxDecoder+0x216>
 8000bbe:	4b1e      	ldr	r3, [pc, #120]	; (8000c38 <ESPRxDecoder+0x280>)
 8000bc0:	781b      	ldrb	r3, [r3, #0]
 8000bc2:	2b04      	cmp	r3, #4
 8000bc4:	d103      	bne.n	8000bce <ESPRxDecoder+0x216>
			 {
				bufferptr=5;
 8000bc6:	4b1c      	ldr	r3, [pc, #112]	; (8000c38 <ESPRxDecoder+0x280>)
 8000bc8:	2205      	movs	r2, #5
 8000bca:	701a      	strb	r2, [r3, #0]
 8000bcc:	e0a2      	b.n	8000d14 <ESPRxDecoder+0x35c>
			 }
			 else if((Rxwifi_data== wifiusernamecheck[5])&&(bufferptr==5))
 8000bce:	4b1d      	ldr	r3, [pc, #116]	; (8000c44 <ESPRxDecoder+0x28c>)
 8000bd0:	795b      	ldrb	r3, [r3, #5]
 8000bd2:	79fa      	ldrb	r2, [r7, #7]
 8000bd4:	429a      	cmp	r2, r3
 8000bd6:	d107      	bne.n	8000be8 <ESPRxDecoder+0x230>
 8000bd8:	4b17      	ldr	r3, [pc, #92]	; (8000c38 <ESPRxDecoder+0x280>)
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	2b05      	cmp	r3, #5
 8000bde:	d103      	bne.n	8000be8 <ESPRxDecoder+0x230>
			 {
				bufferptr=6;
 8000be0:	4b15      	ldr	r3, [pc, #84]	; (8000c38 <ESPRxDecoder+0x280>)
 8000be2:	2206      	movs	r2, #6
 8000be4:	701a      	strb	r2, [r3, #0]
 8000be6:	e095      	b.n	8000d14 <ESPRxDecoder+0x35c>
			 }
			 else if((Rxwifi_data== wifiusernamecheck[6])&&(bufferptr==6))
 8000be8:	4b16      	ldr	r3, [pc, #88]	; (8000c44 <ESPRxDecoder+0x28c>)
 8000bea:	799b      	ldrb	r3, [r3, #6]
 8000bec:	79fa      	ldrb	r2, [r7, #7]
 8000bee:	429a      	cmp	r2, r3
 8000bf0:	d107      	bne.n	8000c02 <ESPRxDecoder+0x24a>
 8000bf2:	4b11      	ldr	r3, [pc, #68]	; (8000c38 <ESPRxDecoder+0x280>)
 8000bf4:	781b      	ldrb	r3, [r3, #0]
 8000bf6:	2b06      	cmp	r3, #6
 8000bf8:	d103      	bne.n	8000c02 <ESPRxDecoder+0x24a>
			 {
				bufferptr=7;
 8000bfa:	4b0f      	ldr	r3, [pc, #60]	; (8000c38 <ESPRxDecoder+0x280>)
 8000bfc:	2207      	movs	r2, #7
 8000bfe:	701a      	strb	r2, [r3, #0]
 8000c00:	e088      	b.n	8000d14 <ESPRxDecoder+0x35c>
			 }
			 else if((Rxwifi_data== wifiusernamecheck[7])&&(bufferptr==7))
 8000c02:	4b10      	ldr	r3, [pc, #64]	; (8000c44 <ESPRxDecoder+0x28c>)
 8000c04:	79db      	ldrb	r3, [r3, #7]
 8000c06:	79fa      	ldrb	r2, [r7, #7]
 8000c08:	429a      	cmp	r2, r3
 8000c0a:	d107      	bne.n	8000c1c <ESPRxDecoder+0x264>
 8000c0c:	4b0a      	ldr	r3, [pc, #40]	; (8000c38 <ESPRxDecoder+0x280>)
 8000c0e:	781b      	ldrb	r3, [r3, #0]
 8000c10:	2b07      	cmp	r3, #7
 8000c12:	d103      	bne.n	8000c1c <ESPRxDecoder+0x264>
			 {
				bufferptr=8;
 8000c14:	4b08      	ldr	r3, [pc, #32]	; (8000c38 <ESPRxDecoder+0x280>)
 8000c16:	2208      	movs	r2, #8
 8000c18:	701a      	strb	r2, [r3, #0]
 8000c1a:	e07b      	b.n	8000d14 <ESPRxDecoder+0x35c>
			 }
			 else if((Rxwifi_data== wifiusernamecheck[8])&&(bufferptr==8))
 8000c1c:	4b09      	ldr	r3, [pc, #36]	; (8000c44 <ESPRxDecoder+0x28c>)
 8000c1e:	7a1b      	ldrb	r3, [r3, #8]
 8000c20:	79fa      	ldrb	r2, [r7, #7]
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d110      	bne.n	8000c48 <ESPRxDecoder+0x290>
 8000c26:	4b04      	ldr	r3, [pc, #16]	; (8000c38 <ESPRxDecoder+0x280>)
 8000c28:	781b      	ldrb	r3, [r3, #0]
 8000c2a:	2b08      	cmp	r3, #8
 8000c2c:	d10c      	bne.n	8000c48 <ESPRxDecoder+0x290>
			 {
				bufferptr=9;
 8000c2e:	4b02      	ldr	r3, [pc, #8]	; (8000c38 <ESPRxDecoder+0x280>)
 8000c30:	2209      	movs	r2, #9
 8000c32:	701a      	strb	r2, [r3, #0]
 8000c34:	e06e      	b.n	8000d14 <ESPRxDecoder+0x35c>
 8000c36:	bf00      	nop
 8000c38:	20000bb8 	.word	0x20000bb8
 8000c3c:	200009f1 	.word	0x200009f1
 8000c40:	20000bba 	.word	0x20000bba
 8000c44:	20000004 	.word	0x20000004
			 }
			 else if((Rxwifi_data== wifiusernamecheck[9])&&(bufferptr==9))
 8000c48:	4b8a      	ldr	r3, [pc, #552]	; (8000e74 <ESPRxDecoder+0x4bc>)
 8000c4a:	7a5b      	ldrb	r3, [r3, #9]
 8000c4c:	79fa      	ldrb	r2, [r7, #7]
 8000c4e:	429a      	cmp	r2, r3
 8000c50:	d115      	bne.n	8000c7e <ESPRxDecoder+0x2c6>
 8000c52:	4b89      	ldr	r3, [pc, #548]	; (8000e78 <ESPRxDecoder+0x4c0>)
 8000c54:	781b      	ldrb	r3, [r3, #0]
 8000c56:	2b09      	cmp	r3, #9
 8000c58:	d111      	bne.n	8000c7e <ESPRxDecoder+0x2c6>
			 {
				 bufferptr=0;
 8000c5a:	4b87      	ldr	r3, [pc, #540]	; (8000e78 <ESPRxDecoder+0x4c0>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	701a      	strb	r2, [r3, #0]
				Err_bufferptr=0;
 8000c60:	4b86      	ldr	r3, [pc, #536]	; (8000e7c <ESPRxDecoder+0x4c4>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000c66:	2300      	movs	r3, #0
 8000c68:	71bb      	strb	r3, [r7, #6]
				wifi_command=70;
 8000c6a:	4b85      	ldr	r3, [pc, #532]	; (8000e80 <ESPRxDecoder+0x4c8>)
 8000c6c:	2246      	movs	r2, #70	; 0x46
 8000c6e:	701a      	strb	r2, [r3, #0]
				Error_Retry=0;
 8000c70:	4b84      	ldr	r3, [pc, #528]	; (8000e84 <ESPRxDecoder+0x4cc>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	701a      	strb	r2, [r3, #0]
				WifiDisplay = 1;
 8000c76:	4b84      	ldr	r3, [pc, #528]	; (8000e88 <ESPRxDecoder+0x4d0>)
 8000c78:	2201      	movs	r2, #1
 8000c7a:	701a      	strb	r2, [r3, #0]
 8000c7c:	e04a      	b.n	8000d14 <ESPRxDecoder+0x35c>
			 }
			 else if((Rxwifi_data== wifiusernamecheck[10])&&(bufferptr==10))
 8000c7e:	4b7d      	ldr	r3, [pc, #500]	; (8000e74 <ESPRxDecoder+0x4bc>)
 8000c80:	7a9b      	ldrb	r3, [r3, #10]
 8000c82:	79fa      	ldrb	r2, [r7, #7]
 8000c84:	429a      	cmp	r2, r3
 8000c86:	d107      	bne.n	8000c98 <ESPRxDecoder+0x2e0>
 8000c88:	4b7b      	ldr	r3, [pc, #492]	; (8000e78 <ESPRxDecoder+0x4c0>)
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	2b0a      	cmp	r3, #10
 8000c8e:	d103      	bne.n	8000c98 <ESPRxDecoder+0x2e0>
			 {
				bufferptr=11;
 8000c90:	4b79      	ldr	r3, [pc, #484]	; (8000e78 <ESPRxDecoder+0x4c0>)
 8000c92:	220b      	movs	r2, #11
 8000c94:	701a      	strb	r2, [r3, #0]
 8000c96:	e03d      	b.n	8000d14 <ESPRxDecoder+0x35c>
			 }
			 else if((Rxwifi_data== wifiusernamecheck[11])&&(bufferptr==11))
 8000c98:	4b76      	ldr	r3, [pc, #472]	; (8000e74 <ESPRxDecoder+0x4bc>)
 8000c9a:	7adb      	ldrb	r3, [r3, #11]
 8000c9c:	79fa      	ldrb	r2, [r7, #7]
 8000c9e:	429a      	cmp	r2, r3
 8000ca0:	d115      	bne.n	8000cce <ESPRxDecoder+0x316>
 8000ca2:	4b75      	ldr	r3, [pc, #468]	; (8000e78 <ESPRxDecoder+0x4c0>)
 8000ca4:	781b      	ldrb	r3, [r3, #0]
 8000ca6:	2b0b      	cmp	r3, #11
 8000ca8:	d111      	bne.n	8000cce <ESPRxDecoder+0x316>
			 {
				//bufferptr=12;
				bufferptr=0;
 8000caa:	4b73      	ldr	r3, [pc, #460]	; (8000e78 <ESPRxDecoder+0x4c0>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	701a      	strb	r2, [r3, #0]
				Err_bufferptr=0;
 8000cb0:	4b72      	ldr	r3, [pc, #456]	; (8000e7c <ESPRxDecoder+0x4c4>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	71bb      	strb	r3, [r7, #6]
				wifi_command=70;
 8000cba:	4b71      	ldr	r3, [pc, #452]	; (8000e80 <ESPRxDecoder+0x4c8>)
 8000cbc:	2246      	movs	r2, #70	; 0x46
 8000cbe:	701a      	strb	r2, [r3, #0]
				Error_Retry=0;
 8000cc0:	4b70      	ldr	r3, [pc, #448]	; (8000e84 <ESPRxDecoder+0x4cc>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	701a      	strb	r2, [r3, #0]
				WifiDisplay = 1;
 8000cc6:	4b70      	ldr	r3, [pc, #448]	; (8000e88 <ESPRxDecoder+0x4d0>)
 8000cc8:	2201      	movs	r2, #1
 8000cca:	701a      	strb	r2, [r3, #0]
 8000ccc:	e022      	b.n	8000d14 <ESPRxDecoder+0x35c>
			 }
			 else if((Rxwifi_data=='A')&&(bufferptr==12))
 8000cce:	79fb      	ldrb	r3, [r7, #7]
 8000cd0:	2b41      	cmp	r3, #65	; 0x41
 8000cd2:	d107      	bne.n	8000ce4 <ESPRxDecoder+0x32c>
 8000cd4:	4b68      	ldr	r3, [pc, #416]	; (8000e78 <ESPRxDecoder+0x4c0>)
 8000cd6:	781b      	ldrb	r3, [r3, #0]
 8000cd8:	2b0c      	cmp	r3, #12
 8000cda:	d103      	bne.n	8000ce4 <ESPRxDecoder+0x32c>
			 {
				bufferptr=13;
 8000cdc:	4b66      	ldr	r3, [pc, #408]	; (8000e78 <ESPRxDecoder+0x4c0>)
 8000cde:	220d      	movs	r2, #13
 8000ce0:	701a      	strb	r2, [r3, #0]
 8000ce2:	e017      	b.n	8000d14 <ESPRxDecoder+0x35c>
			 }
			 else if((Rxwifi_data=='X')&&(bufferptr==13))
 8000ce4:	79fb      	ldrb	r3, [r7, #7]
 8000ce6:	2b58      	cmp	r3, #88	; 0x58
 8000ce8:	d114      	bne.n	8000d14 <ESPRxDecoder+0x35c>
 8000cea:	4b63      	ldr	r3, [pc, #396]	; (8000e78 <ESPRxDecoder+0x4c0>)
 8000cec:	781b      	ldrb	r3, [r3, #0]
 8000cee:	2b0d      	cmp	r3, #13
 8000cf0:	d110      	bne.n	8000d14 <ESPRxDecoder+0x35c>
				 {
				bufferptr=0;
 8000cf2:	4b61      	ldr	r3, [pc, #388]	; (8000e78 <ESPRxDecoder+0x4c0>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	701a      	strb	r2, [r3, #0]
				Err_bufferptr=0;
 8000cf8:	4b60      	ldr	r3, [pc, #384]	; (8000e7c <ESPRxDecoder+0x4c4>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	71bb      	strb	r3, [r7, #6]
				wifi_command=70;
 8000d02:	4b5f      	ldr	r3, [pc, #380]	; (8000e80 <ESPRxDecoder+0x4c8>)
 8000d04:	2246      	movs	r2, #70	; 0x46
 8000d06:	701a      	strb	r2, [r3, #0]
				Error_Retry=0;
 8000d08:	4b5e      	ldr	r3, [pc, #376]	; (8000e84 <ESPRxDecoder+0x4cc>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	701a      	strb	r2, [r3, #0]
				WifiDisplay = 1;
 8000d0e:	4b5e      	ldr	r3, [pc, #376]	; (8000e88 <ESPRxDecoder+0x4d0>)
 8000d10:	2201      	movs	r2, #1
 8000d12:	701a      	strb	r2, [r3, #0]
//				WifiStatusVar = 2;
			 }



			 if((Rxwifi_data=='N')&&(Err_bufferptr==0))
 8000d14:	79fb      	ldrb	r3, [r7, #7]
 8000d16:	2b4e      	cmp	r3, #78	; 0x4e
 8000d18:	d107      	bne.n	8000d2a <ESPRxDecoder+0x372>
 8000d1a:	4b58      	ldr	r3, [pc, #352]	; (8000e7c <ESPRxDecoder+0x4c4>)
 8000d1c:	781b      	ldrb	r3, [r3, #0]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d103      	bne.n	8000d2a <ESPRxDecoder+0x372>
			 {
			 	Err_bufferptr=1;
 8000d22:	4b56      	ldr	r3, [pc, #344]	; (8000e7c <ESPRxDecoder+0x4c4>)
 8000d24:	2201      	movs	r2, #1
 8000d26:	701a      	strb	r2, [r3, #0]
 8000d28:	e040      	b.n	8000dac <ESPRxDecoder+0x3f4>
			 }
			 else if((Rxwifi_data=='o')&&(Err_bufferptr==1))
 8000d2a:	79fb      	ldrb	r3, [r7, #7]
 8000d2c:	2b6f      	cmp	r3, #111	; 0x6f
 8000d2e:	d107      	bne.n	8000d40 <ESPRxDecoder+0x388>
 8000d30:	4b52      	ldr	r3, [pc, #328]	; (8000e7c <ESPRxDecoder+0x4c4>)
 8000d32:	781b      	ldrb	r3, [r3, #0]
 8000d34:	2b01      	cmp	r3, #1
 8000d36:	d103      	bne.n	8000d40 <ESPRxDecoder+0x388>
			 {
			 	Err_bufferptr=2;
 8000d38:	4b50      	ldr	r3, [pc, #320]	; (8000e7c <ESPRxDecoder+0x4c4>)
 8000d3a:	2202      	movs	r2, #2
 8000d3c:	701a      	strb	r2, [r3, #0]
 8000d3e:	e035      	b.n	8000dac <ESPRxDecoder+0x3f4>
			 }
			 else if((Rxwifi_data=='A')&&(Err_bufferptr==2))
 8000d40:	79fb      	ldrb	r3, [r7, #7]
 8000d42:	2b41      	cmp	r3, #65	; 0x41
 8000d44:	d107      	bne.n	8000d56 <ESPRxDecoder+0x39e>
 8000d46:	4b4d      	ldr	r3, [pc, #308]	; (8000e7c <ESPRxDecoder+0x4c4>)
 8000d48:	781b      	ldrb	r3, [r3, #0]
 8000d4a:	2b02      	cmp	r3, #2
 8000d4c:	d103      	bne.n	8000d56 <ESPRxDecoder+0x39e>
			 {
			 	Err_bufferptr=3;
 8000d4e:	4b4b      	ldr	r3, [pc, #300]	; (8000e7c <ESPRxDecoder+0x4c4>)
 8000d50:	2203      	movs	r2, #3
 8000d52:	701a      	strb	r2, [r3, #0]
 8000d54:	e02a      	b.n	8000dac <ESPRxDecoder+0x3f4>
			 }
			 else if((Rxwifi_data=='P')&&(Err_bufferptr==3))
 8000d56:	79fb      	ldrb	r3, [r7, #7]
 8000d58:	2b50      	cmp	r3, #80	; 0x50
 8000d5a:	f040 87b7 	bne.w	8001ccc <ESPRxDecoder+0x1314>
 8000d5e:	4b47      	ldr	r3, [pc, #284]	; (8000e7c <ESPRxDecoder+0x4c4>)
 8000d60:	781b      	ldrb	r3, [r3, #0]
 8000d62:	2b03      	cmp	r3, #3
 8000d64:	f040 87b2 	bne.w	8001ccc <ESPRxDecoder+0x1314>
			 {
			 	Err_bufferptr=0;
 8000d68:	4b44      	ldr	r3, [pc, #272]	; (8000e7c <ESPRxDecoder+0x4c4>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	701a      	strb	r2, [r3, #0]
				bufferptr=0;
 8000d6e:	4b42      	ldr	r3, [pc, #264]	; (8000e78 <ESPRxDecoder+0x4c0>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000d74:	2300      	movs	r3, #0
 8000d76:	71bb      	strb	r3, [r7, #6]
				WifiDisplay = 3;
 8000d78:	4b43      	ldr	r3, [pc, #268]	; (8000e88 <ESPRxDecoder+0x4d0>)
 8000d7a:	2203      	movs	r2, #3
 8000d7c:	701a      	strb	r2, [r3, #0]
				if(++Error_Retry<3)		//retry for error
 8000d7e:	4b41      	ldr	r3, [pc, #260]	; (8000e84 <ESPRxDecoder+0x4cc>)
 8000d80:	781b      	ldrb	r3, [r3, #0]
 8000d82:	3301      	adds	r3, #1
 8000d84:	b2da      	uxtb	r2, r3
 8000d86:	4b3f      	ldr	r3, [pc, #252]	; (8000e84 <ESPRxDecoder+0x4cc>)
 8000d88:	701a      	strb	r2, [r3, #0]
 8000d8a:	4b3e      	ldr	r3, [pc, #248]	; (8000e84 <ESPRxDecoder+0x4cc>)
 8000d8c:	781b      	ldrb	r3, [r3, #0]
 8000d8e:	2b02      	cmp	r3, #2
 8000d90:	d804      	bhi.n	8000d9c <ESPRxDecoder+0x3e4>
				{
				   wifi_command=50;
 8000d92:	4b3b      	ldr	r3, [pc, #236]	; (8000e80 <ESPRxDecoder+0x4c8>)
 8000d94:	2232      	movs	r2, #50	; 0x32
 8000d96:	701a      	strb	r2, [r3, #0]
				{
				   wifi_command=10;
				   Error_Retry=0;
				}
			 }
		break;
 8000d98:	f000 bf98 	b.w	8001ccc <ESPRxDecoder+0x1314>
				   wifi_command=10;
 8000d9c:	4b38      	ldr	r3, [pc, #224]	; (8000e80 <ESPRxDecoder+0x4c8>)
 8000d9e:	220a      	movs	r2, #10
 8000da0:	701a      	strb	r2, [r3, #0]
				   Error_Retry=0;
 8000da2:	4b38      	ldr	r3, [pc, #224]	; (8000e84 <ESPRxDecoder+0x4cc>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	701a      	strb	r2, [r3, #0]
		break;
 8000da8:	f000 bf90 	b.w	8001ccc <ESPRxDecoder+0x1314>
 8000dac:	f000 bf8e 	b.w	8001ccc <ESPRxDecoder+0x1314>
		case 4:	   //retry need to be added
			 if((Rxwifi_data=='O')&&(bufferptr==0))
 8000db0:	79fb      	ldrb	r3, [r7, #7]
 8000db2:	2b4f      	cmp	r3, #79	; 0x4f
 8000db4:	d108      	bne.n	8000dc8 <ESPRxDecoder+0x410>
 8000db6:	4b30      	ldr	r3, [pc, #192]	; (8000e78 <ESPRxDecoder+0x4c0>)
 8000db8:	781b      	ldrb	r3, [r3, #0]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d104      	bne.n	8000dc8 <ESPRxDecoder+0x410>
			 {
			 	bufferptr=1;
 8000dbe:	4b2e      	ldr	r3, [pc, #184]	; (8000e78 <ESPRxDecoder+0x4c0>)
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	701a      	strb	r2, [r3, #0]
			 {
			 	bufferptr=0;
				Rxseqdecoder=0;
				wifi_command=80;
			 }
		break;
 8000dc4:	f000 bf84 	b.w	8001cd0 <ESPRxDecoder+0x1318>
			 else if((Rxwifi_data=='K')&&(bufferptr==1))
 8000dc8:	79fb      	ldrb	r3, [r7, #7]
 8000dca:	2b4b      	cmp	r3, #75	; 0x4b
 8000dcc:	f040 8780 	bne.w	8001cd0 <ESPRxDecoder+0x1318>
 8000dd0:	4b29      	ldr	r3, [pc, #164]	; (8000e78 <ESPRxDecoder+0x4c0>)
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	2b01      	cmp	r3, #1
 8000dd6:	f040 877b 	bne.w	8001cd0 <ESPRxDecoder+0x1318>
			 	bufferptr=0;
 8000dda:	4b27      	ldr	r3, [pc, #156]	; (8000e78 <ESPRxDecoder+0x4c0>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000de0:	2300      	movs	r3, #0
 8000de2:	71bb      	strb	r3, [r7, #6]
				wifi_command=80;
 8000de4:	4b26      	ldr	r3, [pc, #152]	; (8000e80 <ESPRxDecoder+0x4c8>)
 8000de6:	2250      	movs	r2, #80	; 0x50
 8000de8:	701a      	strb	r2, [r3, #0]
		break;
 8000dea:	f000 bf71 	b.w	8001cd0 <ESPRxDecoder+0x1318>
		case 5:

			if((Rxwifi_data=='C')&&(bufferptr==0))
 8000dee:	79fb      	ldrb	r3, [r7, #7]
 8000df0:	2b43      	cmp	r3, #67	; 0x43
 8000df2:	d107      	bne.n	8000e04 <ESPRxDecoder+0x44c>
 8000df4:	4b20      	ldr	r3, [pc, #128]	; (8000e78 <ESPRxDecoder+0x4c0>)
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d103      	bne.n	8000e04 <ESPRxDecoder+0x44c>
			 {
			 	bufferptr=1;
 8000dfc:	4b1e      	ldr	r3, [pc, #120]	; (8000e78 <ESPRxDecoder+0x4c0>)
 8000dfe:	2201      	movs	r2, #1
 8000e00:	701a      	strb	r2, [r3, #0]
 8000e02:	e05b      	b.n	8000ebc <ESPRxDecoder+0x504>
			 }
			 else if((Rxwifi_data=='O')&&(bufferptr==1))
 8000e04:	79fb      	ldrb	r3, [r7, #7]
 8000e06:	2b4f      	cmp	r3, #79	; 0x4f
 8000e08:	d107      	bne.n	8000e1a <ESPRxDecoder+0x462>
 8000e0a:	4b1b      	ldr	r3, [pc, #108]	; (8000e78 <ESPRxDecoder+0x4c0>)
 8000e0c:	781b      	ldrb	r3, [r3, #0]
 8000e0e:	2b01      	cmp	r3, #1
 8000e10:	d103      	bne.n	8000e1a <ESPRxDecoder+0x462>
			 {
			 	bufferptr=2;
 8000e12:	4b19      	ldr	r3, [pc, #100]	; (8000e78 <ESPRxDecoder+0x4c0>)
 8000e14:	2202      	movs	r2, #2
 8000e16:	701a      	strb	r2, [r3, #0]
 8000e18:	e050      	b.n	8000ebc <ESPRxDecoder+0x504>
			 }
			 else if((Rxwifi_data=='N')&&(bufferptr==2))
 8000e1a:	79fb      	ldrb	r3, [r7, #7]
 8000e1c:	2b4e      	cmp	r3, #78	; 0x4e
 8000e1e:	d107      	bne.n	8000e30 <ESPRxDecoder+0x478>
 8000e20:	4b15      	ldr	r3, [pc, #84]	; (8000e78 <ESPRxDecoder+0x4c0>)
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	2b02      	cmp	r3, #2
 8000e26:	d103      	bne.n	8000e30 <ESPRxDecoder+0x478>
			 {
			 	bufferptr=3;
 8000e28:	4b13      	ldr	r3, [pc, #76]	; (8000e78 <ESPRxDecoder+0x4c0>)
 8000e2a:	2203      	movs	r2, #3
 8000e2c:	701a      	strb	r2, [r3, #0]
 8000e2e:	e045      	b.n	8000ebc <ESPRxDecoder+0x504>
			 }
			 else if((Rxwifi_data=='N')&&(bufferptr==3))
 8000e30:	79fb      	ldrb	r3, [r7, #7]
 8000e32:	2b4e      	cmp	r3, #78	; 0x4e
 8000e34:	d107      	bne.n	8000e46 <ESPRxDecoder+0x48e>
 8000e36:	4b10      	ldr	r3, [pc, #64]	; (8000e78 <ESPRxDecoder+0x4c0>)
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	2b03      	cmp	r3, #3
 8000e3c:	d103      	bne.n	8000e46 <ESPRxDecoder+0x48e>
			 {
			 	bufferptr=4;
 8000e3e:	4b0e      	ldr	r3, [pc, #56]	; (8000e78 <ESPRxDecoder+0x4c0>)
 8000e40:	2204      	movs	r2, #4
 8000e42:	701a      	strb	r2, [r3, #0]
 8000e44:	e03a      	b.n	8000ebc <ESPRxDecoder+0x504>
			 }
			 else if((Rxwifi_data=='E')&&(bufferptr==4))
 8000e46:	79fb      	ldrb	r3, [r7, #7]
 8000e48:	2b45      	cmp	r3, #69	; 0x45
 8000e4a:	d107      	bne.n	8000e5c <ESPRxDecoder+0x4a4>
 8000e4c:	4b0a      	ldr	r3, [pc, #40]	; (8000e78 <ESPRxDecoder+0x4c0>)
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	2b04      	cmp	r3, #4
 8000e52:	d103      	bne.n	8000e5c <ESPRxDecoder+0x4a4>
			 {
			 	bufferptr=5;
 8000e54:	4b08      	ldr	r3, [pc, #32]	; (8000e78 <ESPRxDecoder+0x4c0>)
 8000e56:	2205      	movs	r2, #5
 8000e58:	701a      	strb	r2, [r3, #0]
 8000e5a:	e02f      	b.n	8000ebc <ESPRxDecoder+0x504>
			 }
			 else if((Rxwifi_data=='C')&&(bufferptr==5))
 8000e5c:	79fb      	ldrb	r3, [r7, #7]
 8000e5e:	2b43      	cmp	r3, #67	; 0x43
 8000e60:	d114      	bne.n	8000e8c <ESPRxDecoder+0x4d4>
 8000e62:	4b05      	ldr	r3, [pc, #20]	; (8000e78 <ESPRxDecoder+0x4c0>)
 8000e64:	781b      	ldrb	r3, [r3, #0]
 8000e66:	2b05      	cmp	r3, #5
 8000e68:	d110      	bne.n	8000e8c <ESPRxDecoder+0x4d4>
			 {
			 	bufferptr=6;
 8000e6a:	4b03      	ldr	r3, [pc, #12]	; (8000e78 <ESPRxDecoder+0x4c0>)
 8000e6c:	2206      	movs	r2, #6
 8000e6e:	701a      	strb	r2, [r3, #0]
 8000e70:	e024      	b.n	8000ebc <ESPRxDecoder+0x504>
 8000e72:	bf00      	nop
 8000e74:	20000004 	.word	0x20000004
 8000e78:	20000bb8 	.word	0x20000bb8
 8000e7c:	200000eb 	.word	0x200000eb
 8000e80:	200009f1 	.word	0x200009f1
 8000e84:	20000110 	.word	0x20000110
 8000e88:	200000ec 	.word	0x200000ec
			 }
			 else if((Rxwifi_data=='T')&&(bufferptr==6))
 8000e8c:	79fb      	ldrb	r3, [r7, #7]
 8000e8e:	2b54      	cmp	r3, #84	; 0x54
 8000e90:	d114      	bne.n	8000ebc <ESPRxDecoder+0x504>
 8000e92:	4b9a      	ldr	r3, [pc, #616]	; (80010fc <ESPRxDecoder+0x744>)
 8000e94:	781b      	ldrb	r3, [r3, #0]
 8000e96:	2b06      	cmp	r3, #6
 8000e98:	d110      	bne.n	8000ebc <ESPRxDecoder+0x504>
			 {
			 	Rxseqdecoder=0;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	71bb      	strb	r3, [r7, #6]
				wifi_command=90;
 8000e9e:	4b98      	ldr	r3, [pc, #608]	; (8001100 <ESPRxDecoder+0x748>)
 8000ea0:	225a      	movs	r2, #90	; 0x5a
 8000ea2:	701a      	strb	r2, [r3, #0]
				bufferptr=0;
 8000ea4:	4b95      	ldr	r3, [pc, #596]	; (80010fc <ESPRxDecoder+0x744>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	701a      	strb	r2, [r3, #0]
				Error_Retry=0;
 8000eaa:	4b96      	ldr	r3, [pc, #600]	; (8001104 <ESPRxDecoder+0x74c>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	701a      	strb	r2, [r3, #0]
				Err_bufferptr=0; //wifi connected
 8000eb0:	4b95      	ldr	r3, [pc, #596]	; (8001108 <ESPRxDecoder+0x750>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	701a      	strb	r2, [r3, #0]
			   WifiDisplay = 2;
 8000eb6:	4b95      	ldr	r3, [pc, #596]	; (800110c <ESPRxDecoder+0x754>)
 8000eb8:	2202      	movs	r2, #2
 8000eba:	701a      	strb	r2, [r3, #0]
			 }
			 	if((Rxwifi_data=='L')&&(bufferptr==0))	  //linked
 8000ebc:	79fb      	ldrb	r3, [r7, #7]
 8000ebe:	2b4c      	cmp	r3, #76	; 0x4c
 8000ec0:	d107      	bne.n	8000ed2 <ESPRxDecoder+0x51a>
 8000ec2:	4b8e      	ldr	r3, [pc, #568]	; (80010fc <ESPRxDecoder+0x744>)
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d103      	bne.n	8000ed2 <ESPRxDecoder+0x51a>
			 {
			 	bufferptr=1;
 8000eca:	4b8c      	ldr	r3, [pc, #560]	; (80010fc <ESPRxDecoder+0x744>)
 8000ecc:	2201      	movs	r2, #1
 8000ece:	701a      	strb	r2, [r3, #0]
 8000ed0:	e040      	b.n	8000f54 <ESPRxDecoder+0x59c>
			 }
			 else if((Rxwifi_data=='i')&&(bufferptr==1))
 8000ed2:	79fb      	ldrb	r3, [r7, #7]
 8000ed4:	2b69      	cmp	r3, #105	; 0x69
 8000ed6:	d107      	bne.n	8000ee8 <ESPRxDecoder+0x530>
 8000ed8:	4b88      	ldr	r3, [pc, #544]	; (80010fc <ESPRxDecoder+0x744>)
 8000eda:	781b      	ldrb	r3, [r3, #0]
 8000edc:	2b01      	cmp	r3, #1
 8000ede:	d103      	bne.n	8000ee8 <ESPRxDecoder+0x530>
			 {
			 	bufferptr=2;
 8000ee0:	4b86      	ldr	r3, [pc, #536]	; (80010fc <ESPRxDecoder+0x744>)
 8000ee2:	2202      	movs	r2, #2
 8000ee4:	701a      	strb	r2, [r3, #0]
 8000ee6:	e035      	b.n	8000f54 <ESPRxDecoder+0x59c>
			 }
			 else if((Rxwifi_data=='n')&&(bufferptr==2))
 8000ee8:	79fb      	ldrb	r3, [r7, #7]
 8000eea:	2b6e      	cmp	r3, #110	; 0x6e
 8000eec:	d107      	bne.n	8000efe <ESPRxDecoder+0x546>
 8000eee:	4b83      	ldr	r3, [pc, #524]	; (80010fc <ESPRxDecoder+0x744>)
 8000ef0:	781b      	ldrb	r3, [r3, #0]
 8000ef2:	2b02      	cmp	r3, #2
 8000ef4:	d103      	bne.n	8000efe <ESPRxDecoder+0x546>
			 {
			 	bufferptr=3;
 8000ef6:	4b81      	ldr	r3, [pc, #516]	; (80010fc <ESPRxDecoder+0x744>)
 8000ef8:	2203      	movs	r2, #3
 8000efa:	701a      	strb	r2, [r3, #0]
 8000efc:	e02a      	b.n	8000f54 <ESPRxDecoder+0x59c>
			 }
			 else if((Rxwifi_data=='k')&&(bufferptr==3))
 8000efe:	79fb      	ldrb	r3, [r7, #7]
 8000f00:	2b6b      	cmp	r3, #107	; 0x6b
 8000f02:	d107      	bne.n	8000f14 <ESPRxDecoder+0x55c>
 8000f04:	4b7d      	ldr	r3, [pc, #500]	; (80010fc <ESPRxDecoder+0x744>)
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	2b03      	cmp	r3, #3
 8000f0a:	d103      	bne.n	8000f14 <ESPRxDecoder+0x55c>
			 {
			 	bufferptr=4;
 8000f0c:	4b7b      	ldr	r3, [pc, #492]	; (80010fc <ESPRxDecoder+0x744>)
 8000f0e:	2204      	movs	r2, #4
 8000f10:	701a      	strb	r2, [r3, #0]
 8000f12:	e01f      	b.n	8000f54 <ESPRxDecoder+0x59c>
			 }
			 else if((Rxwifi_data=='e')&&(bufferptr==4))
 8000f14:	79fb      	ldrb	r3, [r7, #7]
 8000f16:	2b65      	cmp	r3, #101	; 0x65
 8000f18:	d107      	bne.n	8000f2a <ESPRxDecoder+0x572>
 8000f1a:	4b78      	ldr	r3, [pc, #480]	; (80010fc <ESPRxDecoder+0x744>)
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	2b04      	cmp	r3, #4
 8000f20:	d103      	bne.n	8000f2a <ESPRxDecoder+0x572>
			 {
			 	bufferptr=5;
 8000f22:	4b76      	ldr	r3, [pc, #472]	; (80010fc <ESPRxDecoder+0x744>)
 8000f24:	2205      	movs	r2, #5
 8000f26:	701a      	strb	r2, [r3, #0]
 8000f28:	e014      	b.n	8000f54 <ESPRxDecoder+0x59c>
			 }
			 else if((Rxwifi_data=='d')&&(bufferptr==5))
 8000f2a:	79fb      	ldrb	r3, [r7, #7]
 8000f2c:	2b64      	cmp	r3, #100	; 0x64
 8000f2e:	d111      	bne.n	8000f54 <ESPRxDecoder+0x59c>
 8000f30:	4b72      	ldr	r3, [pc, #456]	; (80010fc <ESPRxDecoder+0x744>)
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	2b05      	cmp	r3, #5
 8000f36:	d10d      	bne.n	8000f54 <ESPRxDecoder+0x59c>
			 {
			 	Rxseqdecoder=0;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	71bb      	strb	r3, [r7, #6]
				wifi_command=90;
 8000f3c:	4b70      	ldr	r3, [pc, #448]	; (8001100 <ESPRxDecoder+0x748>)
 8000f3e:	225a      	movs	r2, #90	; 0x5a
 8000f40:	701a      	strb	r2, [r3, #0]
				bufferptr=0;
 8000f42:	4b6e      	ldr	r3, [pc, #440]	; (80010fc <ESPRxDecoder+0x744>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	701a      	strb	r2, [r3, #0]
				Error_Retry=0;
 8000f48:	4b6e      	ldr	r3, [pc, #440]	; (8001104 <ESPRxDecoder+0x74c>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	701a      	strb	r2, [r3, #0]
				Err_bufferptr=0;
 8000f4e:	4b6e      	ldr	r3, [pc, #440]	; (8001108 <ESPRxDecoder+0x750>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	701a      	strb	r2, [r3, #0]
			 }
			 if((Rxwifi_data=='E')&&(Err_bufferptr==0))
 8000f54:	79fb      	ldrb	r3, [r7, #7]
 8000f56:	2b45      	cmp	r3, #69	; 0x45
 8000f58:	d107      	bne.n	8000f6a <ESPRxDecoder+0x5b2>
 8000f5a:	4b6b      	ldr	r3, [pc, #428]	; (8001108 <ESPRxDecoder+0x750>)
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d103      	bne.n	8000f6a <ESPRxDecoder+0x5b2>
			 {
			 	Err_bufferptr=1;
 8000f62:	4b69      	ldr	r3, [pc, #420]	; (8001108 <ESPRxDecoder+0x750>)
 8000f64:	2201      	movs	r2, #1
 8000f66:	701a      	strb	r2, [r3, #0]
 8000f68:	e04b      	b.n	8001002 <ESPRxDecoder+0x64a>
			 }
			 else if((Rxwifi_data=='R')&&(Err_bufferptr==1))
 8000f6a:	79fb      	ldrb	r3, [r7, #7]
 8000f6c:	2b52      	cmp	r3, #82	; 0x52
 8000f6e:	d107      	bne.n	8000f80 <ESPRxDecoder+0x5c8>
 8000f70:	4b65      	ldr	r3, [pc, #404]	; (8001108 <ESPRxDecoder+0x750>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	2b01      	cmp	r3, #1
 8000f76:	d103      	bne.n	8000f80 <ESPRxDecoder+0x5c8>
			 {
			 	Err_bufferptr=2;
 8000f78:	4b63      	ldr	r3, [pc, #396]	; (8001108 <ESPRxDecoder+0x750>)
 8000f7a:	2202      	movs	r2, #2
 8000f7c:	701a      	strb	r2, [r3, #0]
 8000f7e:	e040      	b.n	8001002 <ESPRxDecoder+0x64a>
			 }
			 else if((Rxwifi_data=='R')&&(Err_bufferptr==2))
 8000f80:	79fb      	ldrb	r3, [r7, #7]
 8000f82:	2b52      	cmp	r3, #82	; 0x52
 8000f84:	d107      	bne.n	8000f96 <ESPRxDecoder+0x5de>
 8000f86:	4b60      	ldr	r3, [pc, #384]	; (8001108 <ESPRxDecoder+0x750>)
 8000f88:	781b      	ldrb	r3, [r3, #0]
 8000f8a:	2b02      	cmp	r3, #2
 8000f8c:	d103      	bne.n	8000f96 <ESPRxDecoder+0x5de>
			 {
			 	Err_bufferptr=3;
 8000f8e:	4b5e      	ldr	r3, [pc, #376]	; (8001108 <ESPRxDecoder+0x750>)
 8000f90:	2203      	movs	r2, #3
 8000f92:	701a      	strb	r2, [r3, #0]
 8000f94:	e035      	b.n	8001002 <ESPRxDecoder+0x64a>
			 }
			 else if((Rxwifi_data=='O')&&(Err_bufferptr==3))
 8000f96:	79fb      	ldrb	r3, [r7, #7]
 8000f98:	2b4f      	cmp	r3, #79	; 0x4f
 8000f9a:	d107      	bne.n	8000fac <ESPRxDecoder+0x5f4>
 8000f9c:	4b5a      	ldr	r3, [pc, #360]	; (8001108 <ESPRxDecoder+0x750>)
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	2b03      	cmp	r3, #3
 8000fa2:	d103      	bne.n	8000fac <ESPRxDecoder+0x5f4>
			 {
			 	Err_bufferptr=4;
 8000fa4:	4b58      	ldr	r3, [pc, #352]	; (8001108 <ESPRxDecoder+0x750>)
 8000fa6:	2204      	movs	r2, #4
 8000fa8:	701a      	strb	r2, [r3, #0]
 8000faa:	e02a      	b.n	8001002 <ESPRxDecoder+0x64a>
			 }
			 else if((Rxwifi_data=='R')&&(Err_bufferptr==4))
 8000fac:	79fb      	ldrb	r3, [r7, #7]
 8000fae:	2b52      	cmp	r3, #82	; 0x52
 8000fb0:	f040 8690 	bne.w	8001cd4 <ESPRxDecoder+0x131c>
 8000fb4:	4b54      	ldr	r3, [pc, #336]	; (8001108 <ESPRxDecoder+0x750>)
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	2b04      	cmp	r3, #4
 8000fba:	f040 868b 	bne.w	8001cd4 <ESPRxDecoder+0x131c>
			 {
			   	Err_bufferptr=0;
 8000fbe:	4b52      	ldr	r3, [pc, #328]	; (8001108 <ESPRxDecoder+0x750>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	701a      	strb	r2, [r3, #0]
				bufferptr=0;
 8000fc4:	4b4d      	ldr	r3, [pc, #308]	; (80010fc <ESPRxDecoder+0x744>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	71bb      	strb	r3, [r7, #6]
				WifiDisplay = 4;
 8000fce:	4b4f      	ldr	r3, [pc, #316]	; (800110c <ESPRxDecoder+0x754>)
 8000fd0:	2204      	movs	r2, #4
 8000fd2:	701a      	strb	r2, [r3, #0]
				if(++Error_Retry<3)		//retry for error
 8000fd4:	4b4b      	ldr	r3, [pc, #300]	; (8001104 <ESPRxDecoder+0x74c>)
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	3301      	adds	r3, #1
 8000fda:	b2da      	uxtb	r2, r3
 8000fdc:	4b49      	ldr	r3, [pc, #292]	; (8001104 <ESPRxDecoder+0x74c>)
 8000fde:	701a      	strb	r2, [r3, #0]
 8000fe0:	4b48      	ldr	r3, [pc, #288]	; (8001104 <ESPRxDecoder+0x74c>)
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	2b02      	cmp	r3, #2
 8000fe6:	d804      	bhi.n	8000ff2 <ESPRxDecoder+0x63a>
				{
				   wifi_command=80;
 8000fe8:	4b45      	ldr	r3, [pc, #276]	; (8001100 <ESPRxDecoder+0x748>)
 8000fea:	2250      	movs	r2, #80	; 0x50
 8000fec:	701a      	strb	r2, [r3, #0]
				{
				   wifi_command=50;	 // modified by satheesh
				   Error_Retry=0;
				}
			 }
		break;
 8000fee:	f000 be71 	b.w	8001cd4 <ESPRxDecoder+0x131c>
				   wifi_command=50;	 // modified by satheesh
 8000ff2:	4b43      	ldr	r3, [pc, #268]	; (8001100 <ESPRxDecoder+0x748>)
 8000ff4:	2232      	movs	r2, #50	; 0x32
 8000ff6:	701a      	strb	r2, [r3, #0]
				   Error_Retry=0;
 8000ff8:	4b42      	ldr	r3, [pc, #264]	; (8001104 <ESPRxDecoder+0x74c>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	701a      	strb	r2, [r3, #0]
		break;
 8000ffe:	f000 be69 	b.w	8001cd4 <ESPRxDecoder+0x131c>
 8001002:	f000 be67 	b.w	8001cd4 <ESPRxDecoder+0x131c>
		case 6:
			 if((Rxwifi_data=='>')&&(bufferptr==0))
 8001006:	79fb      	ldrb	r3, [r7, #7]
 8001008:	2b3e      	cmp	r3, #62	; 0x3e
 800100a:	f040 8665 	bne.w	8001cd8 <ESPRxDecoder+0x1320>
 800100e:	4b3b      	ldr	r3, [pc, #236]	; (80010fc <ESPRxDecoder+0x744>)
 8001010:	781b      	ldrb	r3, [r3, #0]
 8001012:	2b00      	cmp	r3, #0
 8001014:	f040 8660 	bne.w	8001cd8 <ESPRxDecoder+0x1320>
			 {
			 	bufferptr=0;
 8001018:	4b38      	ldr	r3, [pc, #224]	; (80010fc <ESPRxDecoder+0x744>)
 800101a:	2200      	movs	r2, #0
 800101c:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 800101e:	2300      	movs	r3, #0
 8001020:	71bb      	strb	r3, [r7, #6]
				wifi_command=100;
 8001022:	4b37      	ldr	r3, [pc, #220]	; (8001100 <ESPRxDecoder+0x748>)
 8001024:	2264      	movs	r2, #100	; 0x64
 8001026:	701a      	strb	r2, [r3, #0]
			 }
		break;
 8001028:	f000 be56 	b.w	8001cd8 <ESPRxDecoder+0x1320>
		case 7:
			checkbuff[refinc]= Rxwifi_data;
 800102c:	4b38      	ldr	r3, [pc, #224]	; (8001110 <ESPRxDecoder+0x758>)
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	4619      	mov	r1, r3
 8001032:	4a38      	ldr	r2, [pc, #224]	; (8001114 <ESPRxDecoder+0x75c>)
 8001034:	79fb      	ldrb	r3, [r7, #7]
 8001036:	5453      	strb	r3, [r2, r1]
			refinc++;
 8001038:	4b35      	ldr	r3, [pc, #212]	; (8001110 <ESPRxDecoder+0x758>)
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	3301      	adds	r3, #1
 800103e:	b2da      	uxtb	r2, r3
 8001040:	4b33      	ldr	r3, [pc, #204]	; (8001110 <ESPRxDecoder+0x758>)
 8001042:	701a      	strb	r2, [r3, #0]
			if((Rxwifi_data=='$')&&(Data_bufferptr==0))
 8001044:	79fb      	ldrb	r3, [r7, #7]
 8001046:	2b24      	cmp	r3, #36	; 0x24
 8001048:	d10b      	bne.n	8001062 <ESPRxDecoder+0x6aa>
 800104a:	4b33      	ldr	r3, [pc, #204]	; (8001118 <ESPRxDecoder+0x760>)
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d107      	bne.n	8001062 <ESPRxDecoder+0x6aa>
			{
				 Data_bufferptr=1;
 8001052:	4b31      	ldr	r3, [pc, #196]	; (8001118 <ESPRxDecoder+0x760>)
 8001054:	2201      	movs	r2, #1
 8001056:	701a      	strb	r2, [r3, #0]
				 Valid_DataWifi1= 1;
 8001058:	4b30      	ldr	r3, [pc, #192]	; (800111c <ESPRxDecoder+0x764>)
 800105a:	2201      	movs	r2, #1
 800105c:	701a      	strb	r2, [r3, #0]
 800105e:	f000 bcba 	b.w	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==1)
 8001062:	4b2d      	ldr	r3, [pc, #180]	; (8001118 <ESPRxDecoder+0x760>)
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	2b01      	cmp	r3, #1
 8001068:	d10c      	bne.n	8001084 <ESPRxDecoder+0x6cc>
			 {
				Uart_rx_buffer[0] = DecToASCIIFun(Rxwifi_data);
 800106a:	79fb      	ldrb	r3, [r7, #7]
 800106c:	4618      	mov	r0, r3
 800106e:	f000 fe45 	bl	8001cfc <DecToASCIIFun>
 8001072:	4603      	mov	r3, r0
 8001074:	461a      	mov	r2, r3
 8001076:	4b2a      	ldr	r3, [pc, #168]	; (8001120 <ESPRxDecoder+0x768>)
 8001078:	701a      	strb	r2, [r3, #0]
				Data_bufferptr=2;
 800107a:	4b27      	ldr	r3, [pc, #156]	; (8001118 <ESPRxDecoder+0x760>)
 800107c:	2202      	movs	r2, #2
 800107e:	701a      	strb	r2, [r3, #0]
 8001080:	f000 bca9 	b.w	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==2)
 8001084:	4b24      	ldr	r3, [pc, #144]	; (8001118 <ESPRxDecoder+0x760>)
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	2b02      	cmp	r3, #2
 800108a:	d10c      	bne.n	80010a6 <ESPRxDecoder+0x6ee>
			{
				 Uart_rx_buffer[1] = DecToASCIIFun(Rxwifi_data);
 800108c:	79fb      	ldrb	r3, [r7, #7]
 800108e:	4618      	mov	r0, r3
 8001090:	f000 fe34 	bl	8001cfc <DecToASCIIFun>
 8001094:	4603      	mov	r3, r0
 8001096:	461a      	mov	r2, r3
 8001098:	4b21      	ldr	r3, [pc, #132]	; (8001120 <ESPRxDecoder+0x768>)
 800109a:	705a      	strb	r2, [r3, #1]
				 Data_bufferptr=3;
 800109c:	4b1e      	ldr	r3, [pc, #120]	; (8001118 <ESPRxDecoder+0x760>)
 800109e:	2203      	movs	r2, #3
 80010a0:	701a      	strb	r2, [r3, #0]
 80010a2:	f000 bc98 	b.w	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==3)//,
 80010a6:	4b1c      	ldr	r3, [pc, #112]	; (8001118 <ESPRxDecoder+0x760>)
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	2b03      	cmp	r3, #3
 80010ac:	d10c      	bne.n	80010c8 <ESPRxDecoder+0x710>
			{
				 Data_bufferptr=4;
 80010ae:	4b1a      	ldr	r3, [pc, #104]	; (8001118 <ESPRxDecoder+0x760>)
 80010b0:	2204      	movs	r2, #4
 80010b2:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[2] = DecToASCIIFun(Rxwifi_data);//cyclic time
 80010b4:	79fb      	ldrb	r3, [r7, #7]
 80010b6:	4618      	mov	r0, r3
 80010b8:	f000 fe20 	bl	8001cfc <DecToASCIIFun>
 80010bc:	4603      	mov	r3, r0
 80010be:	461a      	mov	r2, r3
 80010c0:	4b17      	ldr	r3, [pc, #92]	; (8001120 <ESPRxDecoder+0x768>)
 80010c2:	709a      	strb	r2, [r3, #2]
 80010c4:	f000 bc87 	b.w	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==4)
 80010c8:	4b13      	ldr	r3, [pc, #76]	; (8001118 <ESPRxDecoder+0x760>)
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	2b04      	cmp	r3, #4
 80010ce:	d104      	bne.n	80010da <ESPRxDecoder+0x722>
			{
				 Data_bufferptr=5;
 80010d0:	4b11      	ldr	r3, [pc, #68]	; (8001118 <ESPRxDecoder+0x760>)
 80010d2:	2205      	movs	r2, #5
 80010d4:	701a      	strb	r2, [r3, #0]
 80010d6:	f000 bc7e 	b.w	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==5)
 80010da:	4b0f      	ldr	r3, [pc, #60]	; (8001118 <ESPRxDecoder+0x760>)
 80010dc:	781b      	ldrb	r3, [r3, #0]
 80010de:	2b05      	cmp	r3, #5
 80010e0:	d120      	bne.n	8001124 <ESPRxDecoder+0x76c>
			{
				Uart_rx_buffer[3] = DecToASCIIFun(Rxwifi_data);
 80010e2:	79fb      	ldrb	r3, [r7, #7]
 80010e4:	4618      	mov	r0, r3
 80010e6:	f000 fe09 	bl	8001cfc <DecToASCIIFun>
 80010ea:	4603      	mov	r3, r0
 80010ec:	461a      	mov	r2, r3
 80010ee:	4b0c      	ldr	r3, [pc, #48]	; (8001120 <ESPRxDecoder+0x768>)
 80010f0:	70da      	strb	r2, [r3, #3]
				 Data_bufferptr=6;
 80010f2:	4b09      	ldr	r3, [pc, #36]	; (8001118 <ESPRxDecoder+0x760>)
 80010f4:	2206      	movs	r2, #6
 80010f6:	701a      	strb	r2, [r3, #0]
 80010f8:	f000 bc6d 	b.w	80019d6 <ESPRxDecoder+0x101e>
 80010fc:	20000bb8 	.word	0x20000bb8
 8001100:	200009f1 	.word	0x200009f1
 8001104:	20000110 	.word	0x20000110
 8001108:	200000eb 	.word	0x200000eb
 800110c:	200000ec 	.word	0x200000ec
 8001110:	200001e0 	.word	0x200001e0
 8001114:	20000118 	.word	0x20000118
 8001118:	200000ea 	.word	0x200000ea
 800111c:	200000f0 	.word	0x200000f0
 8001120:	200000a4 	.word	0x200000a4
			}
			else if(Data_bufferptr==6)
 8001124:	4ba6      	ldr	r3, [pc, #664]	; (80013c0 <ESPRxDecoder+0xa08>)
 8001126:	781b      	ldrb	r3, [r3, #0]
 8001128:	2b06      	cmp	r3, #6
 800112a:	d10c      	bne.n	8001146 <ESPRxDecoder+0x78e>
			{
				Uart_rx_buffer[4] = DecToASCIIFun(Rxwifi_data);//date
 800112c:	79fb      	ldrb	r3, [r7, #7]
 800112e:	4618      	mov	r0, r3
 8001130:	f000 fde4 	bl	8001cfc <DecToASCIIFun>
 8001134:	4603      	mov	r3, r0
 8001136:	461a      	mov	r2, r3
 8001138:	4ba2      	ldr	r3, [pc, #648]	; (80013c4 <ESPRxDecoder+0xa0c>)
 800113a:	711a      	strb	r2, [r3, #4]
				Data_bufferptr=7;
 800113c:	4ba0      	ldr	r3, [pc, #640]	; (80013c0 <ESPRxDecoder+0xa08>)
 800113e:	2207      	movs	r2, #7
 8001140:	701a      	strb	r2, [r3, #0]
 8001142:	f000 bc48 	b.w	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==7)// '/'
 8001146:	4b9e      	ldr	r3, [pc, #632]	; (80013c0 <ESPRxDecoder+0xa08>)
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	2b07      	cmp	r3, #7
 800114c:	d104      	bne.n	8001158 <ESPRxDecoder+0x7a0>
			{
				 Data_bufferptr=8;
 800114e:	4b9c      	ldr	r3, [pc, #624]	; (80013c0 <ESPRxDecoder+0xa08>)
 8001150:	2208      	movs	r2, #8
 8001152:	701a      	strb	r2, [r3, #0]
 8001154:	f000 bc3f 	b.w	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==8)
 8001158:	4b99      	ldr	r3, [pc, #612]	; (80013c0 <ESPRxDecoder+0xa08>)
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	2b08      	cmp	r3, #8
 800115e:	d10c      	bne.n	800117a <ESPRxDecoder+0x7c2>
			{
				 Uart_rx_buffer[5] = DecToASCIIFun(Rxwifi_data);
 8001160:	79fb      	ldrb	r3, [r7, #7]
 8001162:	4618      	mov	r0, r3
 8001164:	f000 fdca 	bl	8001cfc <DecToASCIIFun>
 8001168:	4603      	mov	r3, r0
 800116a:	461a      	mov	r2, r3
 800116c:	4b95      	ldr	r3, [pc, #596]	; (80013c4 <ESPRxDecoder+0xa0c>)
 800116e:	715a      	strb	r2, [r3, #5]
				 Data_bufferptr=9;
 8001170:	4b93      	ldr	r3, [pc, #588]	; (80013c0 <ESPRxDecoder+0xa08>)
 8001172:	2209      	movs	r2, #9
 8001174:	701a      	strb	r2, [r3, #0]
 8001176:	f000 bc2e 	b.w	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==9)
 800117a:	4b91      	ldr	r3, [pc, #580]	; (80013c0 <ESPRxDecoder+0xa08>)
 800117c:	781b      	ldrb	r3, [r3, #0]
 800117e:	2b09      	cmp	r3, #9
 8001180:	d10c      	bne.n	800119c <ESPRxDecoder+0x7e4>
			{
				Uart_rx_buffer[6] = DecToASCIIFun(Rxwifi_data);
 8001182:	79fb      	ldrb	r3, [r7, #7]
 8001184:	4618      	mov	r0, r3
 8001186:	f000 fdb9 	bl	8001cfc <DecToASCIIFun>
 800118a:	4603      	mov	r3, r0
 800118c:	461a      	mov	r2, r3
 800118e:	4b8d      	ldr	r3, [pc, #564]	; (80013c4 <ESPRxDecoder+0xa0c>)
 8001190:	719a      	strb	r2, [r3, #6]
				 Data_bufferptr=10;//month
 8001192:	4b8b      	ldr	r3, [pc, #556]	; (80013c0 <ESPRxDecoder+0xa08>)
 8001194:	220a      	movs	r2, #10
 8001196:	701a      	strb	r2, [r3, #0]
 8001198:	f000 bc1d 	b.w	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==10)
 800119c:	4b88      	ldr	r3, [pc, #544]	; (80013c0 <ESPRxDecoder+0xa08>)
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	2b0a      	cmp	r3, #10
 80011a2:	d104      	bne.n	80011ae <ESPRxDecoder+0x7f6>
			{
				 Data_bufferptr=11;//month
 80011a4:	4b86      	ldr	r3, [pc, #536]	; (80013c0 <ESPRxDecoder+0xa08>)
 80011a6:	220b      	movs	r2, #11
 80011a8:	701a      	strb	r2, [r3, #0]
 80011aa:	f000 bc14 	b.w	80019d6 <ESPRxDecoder+0x101e>
			}

			else if(Data_bufferptr==11)// '/'
 80011ae:	4b84      	ldr	r3, [pc, #528]	; (80013c0 <ESPRxDecoder+0xa08>)
 80011b0:	781b      	ldrb	r3, [r3, #0]
 80011b2:	2b0b      	cmp	r3, #11
 80011b4:	d10c      	bne.n	80011d0 <ESPRxDecoder+0x818>
			 {
				Uart_rx_buffer[7] = DecToASCIIFun(Rxwifi_data);
 80011b6:	79fb      	ldrb	r3, [r7, #7]
 80011b8:	4618      	mov	r0, r3
 80011ba:	f000 fd9f 	bl	8001cfc <DecToASCIIFun>
 80011be:	4603      	mov	r3, r0
 80011c0:	461a      	mov	r2, r3
 80011c2:	4b80      	ldr	r3, [pc, #512]	; (80013c4 <ESPRxDecoder+0xa0c>)
 80011c4:	71da      	strb	r2, [r3, #7]
				Data_bufferptr=12;
 80011c6:	4b7e      	ldr	r3, [pc, #504]	; (80013c0 <ESPRxDecoder+0xa08>)
 80011c8:	220c      	movs	r2, #12
 80011ca:	701a      	strb	r2, [r3, #0]
 80011cc:	f000 bc03 	b.w	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==12)////year
 80011d0:	4b7b      	ldr	r3, [pc, #492]	; (80013c0 <ESPRxDecoder+0xa08>)
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	2b0c      	cmp	r3, #12
 80011d6:	d10b      	bne.n	80011f0 <ESPRxDecoder+0x838>
			{
				Uart_rx_buffer[8] = DecToASCIIFun(Rxwifi_data);
 80011d8:	79fb      	ldrb	r3, [r7, #7]
 80011da:	4618      	mov	r0, r3
 80011dc:	f000 fd8e 	bl	8001cfc <DecToASCIIFun>
 80011e0:	4603      	mov	r3, r0
 80011e2:	461a      	mov	r2, r3
 80011e4:	4b77      	ldr	r3, [pc, #476]	; (80013c4 <ESPRxDecoder+0xa0c>)
 80011e6:	721a      	strb	r2, [r3, #8]
				 Data_bufferptr=13;
 80011e8:	4b75      	ldr	r3, [pc, #468]	; (80013c0 <ESPRxDecoder+0xa08>)
 80011ea:	220d      	movs	r2, #13
 80011ec:	701a      	strb	r2, [r3, #0]
 80011ee:	e3f2      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==13)//_
 80011f0:	4b73      	ldr	r3, [pc, #460]	; (80013c0 <ESPRxDecoder+0xa08>)
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	2b0d      	cmp	r3, #13
 80011f6:	d103      	bne.n	8001200 <ESPRxDecoder+0x848>
			{

				 Data_bufferptr=14;
 80011f8:	4b71      	ldr	r3, [pc, #452]	; (80013c0 <ESPRxDecoder+0xa08>)
 80011fa:	220e      	movs	r2, #14
 80011fc:	701a      	strb	r2, [r3, #0]
 80011fe:	e3ea      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==14)//
 8001200:	4b6f      	ldr	r3, [pc, #444]	; (80013c0 <ESPRxDecoder+0xa08>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	2b0e      	cmp	r3, #14
 8001206:	d10b      	bne.n	8001220 <ESPRxDecoder+0x868>
			{
				Uart_rx_buffer[9] = DecToASCIIFun(Rxwifi_data);
 8001208:	79fb      	ldrb	r3, [r7, #7]
 800120a:	4618      	mov	r0, r3
 800120c:	f000 fd76 	bl	8001cfc <DecToASCIIFun>
 8001210:	4603      	mov	r3, r0
 8001212:	461a      	mov	r2, r3
 8001214:	4b6b      	ldr	r3, [pc, #428]	; (80013c4 <ESPRxDecoder+0xa0c>)
 8001216:	725a      	strb	r2, [r3, #9]
				Data_bufferptr=15;
 8001218:	4b69      	ldr	r3, [pc, #420]	; (80013c0 <ESPRxDecoder+0xa08>)
 800121a:	220f      	movs	r2, #15
 800121c:	701a      	strb	r2, [r3, #0]
 800121e:	e3da      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==15)
 8001220:	4b67      	ldr	r3, [pc, #412]	; (80013c0 <ESPRxDecoder+0xa08>)
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	2b0f      	cmp	r3, #15
 8001226:	d10b      	bne.n	8001240 <ESPRxDecoder+0x888>
			{
				Uart_rx_buffer[10] = DecToASCIIFun(Rxwifi_data);
 8001228:	79fb      	ldrb	r3, [r7, #7]
 800122a:	4618      	mov	r0, r3
 800122c:	f000 fd66 	bl	8001cfc <DecToASCIIFun>
 8001230:	4603      	mov	r3, r0
 8001232:	461a      	mov	r2, r3
 8001234:	4b63      	ldr	r3, [pc, #396]	; (80013c4 <ESPRxDecoder+0xa0c>)
 8001236:	729a      	strb	r2, [r3, #10]
				Data_bufferptr=16;
 8001238:	4b61      	ldr	r3, [pc, #388]	; (80013c0 <ESPRxDecoder+0xa08>)
 800123a:	2210      	movs	r2, #16
 800123c:	701a      	strb	r2, [r3, #0]
 800123e:	e3ca      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}

			else if(Data_bufferptr==16)
 8001240:	4b5f      	ldr	r3, [pc, #380]	; (80013c0 <ESPRxDecoder+0xa08>)
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	2b10      	cmp	r3, #16
 8001246:	d103      	bne.n	8001250 <ESPRxDecoder+0x898>
			 {

				Data_bufferptr=17;//hour
 8001248:	4b5d      	ldr	r3, [pc, #372]	; (80013c0 <ESPRxDecoder+0xa08>)
 800124a:	2211      	movs	r2, #17
 800124c:	701a      	strb	r2, [r3, #0]
 800124e:	e3c2      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==17)//:
 8001250:	4b5b      	ldr	r3, [pc, #364]	; (80013c0 <ESPRxDecoder+0xa08>)
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	2b11      	cmp	r3, #17
 8001256:	d10b      	bne.n	8001270 <ESPRxDecoder+0x8b8>
			{
				Uart_rx_buffer[11] = DecToASCIIFun(Rxwifi_data);
 8001258:	79fb      	ldrb	r3, [r7, #7]
 800125a:	4618      	mov	r0, r3
 800125c:	f000 fd4e 	bl	8001cfc <DecToASCIIFun>
 8001260:	4603      	mov	r3, r0
 8001262:	461a      	mov	r2, r3
 8001264:	4b57      	ldr	r3, [pc, #348]	; (80013c4 <ESPRxDecoder+0xa0c>)
 8001266:	72da      	strb	r2, [r3, #11]
				 Data_bufferptr=18;//minute
 8001268:	4b55      	ldr	r3, [pc, #340]	; (80013c0 <ESPRxDecoder+0xa08>)
 800126a:	2212      	movs	r2, #18
 800126c:	701a      	strb	r2, [r3, #0]
 800126e:	e3b2      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==18)
 8001270:	4b53      	ldr	r3, [pc, #332]	; (80013c0 <ESPRxDecoder+0xa08>)
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	2b12      	cmp	r3, #18
 8001276:	d10b      	bne.n	8001290 <ESPRxDecoder+0x8d8>
			{
				Uart_rx_buffer[12] = DecToASCIIFun(Rxwifi_data);
 8001278:	79fb      	ldrb	r3, [r7, #7]
 800127a:	4618      	mov	r0, r3
 800127c:	f000 fd3e 	bl	8001cfc <DecToASCIIFun>
 8001280:	4603      	mov	r3, r0
 8001282:	461a      	mov	r2, r3
 8001284:	4b4f      	ldr	r3, [pc, #316]	; (80013c4 <ESPRxDecoder+0xa0c>)
 8001286:	731a      	strb	r2, [r3, #12]
				Data_bufferptr=19;
 8001288:	4b4d      	ldr	r3, [pc, #308]	; (80013c0 <ESPRxDecoder+0xa08>)
 800128a:	2213      	movs	r2, #19
 800128c:	701a      	strb	r2, [r3, #0]
 800128e:	e3a2      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==19)
 8001290:	4b4b      	ldr	r3, [pc, #300]	; (80013c0 <ESPRxDecoder+0xa08>)
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	2b13      	cmp	r3, #19
 8001296:	d103      	bne.n	80012a0 <ESPRxDecoder+0x8e8>
			{

				 Data_bufferptr=20;
 8001298:	4b49      	ldr	r3, [pc, #292]	; (80013c0 <ESPRxDecoder+0xa08>)
 800129a:	2214      	movs	r2, #20
 800129c:	701a      	strb	r2, [r3, #0]
 800129e:	e39a      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==20)//:
 80012a0:	4b47      	ldr	r3, [pc, #284]	; (80013c0 <ESPRxDecoder+0xa08>)
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	2b14      	cmp	r3, #20
 80012a6:	d10b      	bne.n	80012c0 <ESPRxDecoder+0x908>
			{
				Data_bufferptr=21;
 80012a8:	4b45      	ldr	r3, [pc, #276]	; (80013c0 <ESPRxDecoder+0xa08>)
 80012aa:	2215      	movs	r2, #21
 80012ac:	701a      	strb	r2, [r3, #0]
				Uart_rx_buffer[13] = DecToASCIIFun(Rxwifi_data);
 80012ae:	79fb      	ldrb	r3, [r7, #7]
 80012b0:	4618      	mov	r0, r3
 80012b2:	f000 fd23 	bl	8001cfc <DecToASCIIFun>
 80012b6:	4603      	mov	r3, r0
 80012b8:	461a      	mov	r2, r3
 80012ba:	4b42      	ldr	r3, [pc, #264]	; (80013c4 <ESPRxDecoder+0xa0c>)
 80012bc:	735a      	strb	r2, [r3, #13]
 80012be:	e38a      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}

			else if(Data_bufferptr==21)       	//seconds
 80012c0:	4b3f      	ldr	r3, [pc, #252]	; (80013c0 <ESPRxDecoder+0xa08>)
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	2b15      	cmp	r3, #21
 80012c6:	d10b      	bne.n	80012e0 <ESPRxDecoder+0x928>
			 {
				Uart_rx_buffer[14] = DecToASCIIFun(Rxwifi_data);
 80012c8:	79fb      	ldrb	r3, [r7, #7]
 80012ca:	4618      	mov	r0, r3
 80012cc:	f000 fd16 	bl	8001cfc <DecToASCIIFun>
 80012d0:	4603      	mov	r3, r0
 80012d2:	461a      	mov	r2, r3
 80012d4:	4b3b      	ldr	r3, [pc, #236]	; (80013c4 <ESPRxDecoder+0xa0c>)
 80012d6:	739a      	strb	r2, [r3, #14]
				Data_bufferptr=22;
 80012d8:	4b39      	ldr	r3, [pc, #228]	; (80013c0 <ESPRxDecoder+0xa08>)
 80012da:	2216      	movs	r2, #22
 80012dc:	701a      	strb	r2, [r3, #0]
 80012de:	e37a      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==22)
 80012e0:	4b37      	ldr	r3, [pc, #220]	; (80013c0 <ESPRxDecoder+0xa08>)
 80012e2:	781b      	ldrb	r3, [r3, #0]
 80012e4:	2b16      	cmp	r3, #22
 80012e6:	d103      	bne.n	80012f0 <ESPRxDecoder+0x938>
			{

				 Data_bufferptr=23;
 80012e8:	4b35      	ldr	r3, [pc, #212]	; (80013c0 <ESPRxDecoder+0xa08>)
 80012ea:	2217      	movs	r2, #23
 80012ec:	701a      	strb	r2, [r3, #0]
 80012ee:	e372      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==23)      //,(to seperate data)
 80012f0:	4b33      	ldr	r3, [pc, #204]	; (80013c0 <ESPRxDecoder+0xa08>)
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	2b17      	cmp	r3, #23
 80012f6:	d10b      	bne.n	8001310 <ESPRxDecoder+0x958>
			{
				 Data_bufferptr=24;
 80012f8:	4b31      	ldr	r3, [pc, #196]	; (80013c0 <ESPRxDecoder+0xa08>)
 80012fa:	2218      	movs	r2, #24
 80012fc:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[15] = DecToASCIIFun(Rxwifi_data);
 80012fe:	79fb      	ldrb	r3, [r7, #7]
 8001300:	4618      	mov	r0, r3
 8001302:	f000 fcfb 	bl	8001cfc <DecToASCIIFun>
 8001306:	4603      	mov	r3, r0
 8001308:	461a      	mov	r2, r3
 800130a:	4b2e      	ldr	r3, [pc, #184]	; (80013c4 <ESPRxDecoder+0xa0c>)
 800130c:	73da      	strb	r2, [r3, #15]
 800130e:	e362      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==24)
 8001310:	4b2b      	ldr	r3, [pc, #172]	; (80013c0 <ESPRxDecoder+0xa08>)
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	2b18      	cmp	r3, #24
 8001316:	d10b      	bne.n	8001330 <ESPRxDecoder+0x978>
			{
				Uart_rx_buffer[16] = DecToASCIIFun(Rxwifi_data);
 8001318:	79fb      	ldrb	r3, [r7, #7]
 800131a:	4618      	mov	r0, r3
 800131c:	f000 fcee 	bl	8001cfc <DecToASCIIFun>
 8001320:	4603      	mov	r3, r0
 8001322:	461a      	mov	r2, r3
 8001324:	4b27      	ldr	r3, [pc, #156]	; (80013c4 <ESPRxDecoder+0xa0c>)
 8001326:	741a      	strb	r2, [r3, #16]
				 Data_bufferptr=25;
 8001328:	4b25      	ldr	r3, [pc, #148]	; (80013c0 <ESPRxDecoder+0xa08>)
 800132a:	2219      	movs	r2, #25
 800132c:	701a      	strb	r2, [r3, #0]
 800132e:	e352      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==25)
 8001330:	4b23      	ldr	r3, [pc, #140]	; (80013c0 <ESPRxDecoder+0xa08>)
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	2b19      	cmp	r3, #25
 8001336:	d10b      	bne.n	8001350 <ESPRxDecoder+0x998>
			{
				Uart_rx_buffer[17] = DecToASCIIFun(Rxwifi_data);
 8001338:	79fb      	ldrb	r3, [r7, #7]
 800133a:	4618      	mov	r0, r3
 800133c:	f000 fcde 	bl	8001cfc <DecToASCIIFun>
 8001340:	4603      	mov	r3, r0
 8001342:	461a      	mov	r2, r3
 8001344:	4b1f      	ldr	r3, [pc, #124]	; (80013c4 <ESPRxDecoder+0xa0c>)
 8001346:	745a      	strb	r2, [r3, #17]
				 Data_bufferptr=26;
 8001348:	4b1d      	ldr	r3, [pc, #116]	; (80013c0 <ESPRxDecoder+0xa08>)
 800134a:	221a      	movs	r2, #26
 800134c:	701a      	strb	r2, [r3, #0]
 800134e:	e342      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==26)
 8001350:	4b1b      	ldr	r3, [pc, #108]	; (80013c0 <ESPRxDecoder+0xa08>)
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	2b1a      	cmp	r3, #26
 8001356:	d10b      	bne.n	8001370 <ESPRxDecoder+0x9b8>
			{
				 Data_bufferptr=27;
 8001358:	4b19      	ldr	r3, [pc, #100]	; (80013c0 <ESPRxDecoder+0xa08>)
 800135a:	221b      	movs	r2, #27
 800135c:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[18] = DecToASCIIFun(Rxwifi_data);
 800135e:	79fb      	ldrb	r3, [r7, #7]
 8001360:	4618      	mov	r0, r3
 8001362:	f000 fccb 	bl	8001cfc <DecToASCIIFun>
 8001366:	4603      	mov	r3, r0
 8001368:	461a      	mov	r2, r3
 800136a:	4b16      	ldr	r3, [pc, #88]	; (80013c4 <ESPRxDecoder+0xa0c>)
 800136c:	749a      	strb	r2, [r3, #18]
 800136e:	e332      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==27)
 8001370:	4b13      	ldr	r3, [pc, #76]	; (80013c0 <ESPRxDecoder+0xa08>)
 8001372:	781b      	ldrb	r3, [r3, #0]
 8001374:	2b1b      	cmp	r3, #27
 8001376:	d10b      	bne.n	8001390 <ESPRxDecoder+0x9d8>
			 {
				Uart_rx_buffer[19] = DecToASCIIFun(Rxwifi_data);
 8001378:	79fb      	ldrb	r3, [r7, #7]
 800137a:	4618      	mov	r0, r3
 800137c:	f000 fcbe 	bl	8001cfc <DecToASCIIFun>
 8001380:	4603      	mov	r3, r0
 8001382:	461a      	mov	r2, r3
 8001384:	4b0f      	ldr	r3, [pc, #60]	; (80013c4 <ESPRxDecoder+0xa0c>)
 8001386:	74da      	strb	r2, [r3, #19]
				Data_bufferptr=28;//production
 8001388:	4b0d      	ldr	r3, [pc, #52]	; (80013c0 <ESPRxDecoder+0xa08>)
 800138a:	221c      	movs	r2, #28
 800138c:	701a      	strb	r2, [r3, #0]
 800138e:	e322      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==28)//,
 8001390:	4b0b      	ldr	r3, [pc, #44]	; (80013c0 <ESPRxDecoder+0xa08>)
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	2b1c      	cmp	r3, #28
 8001396:	d103      	bne.n	80013a0 <ESPRxDecoder+0x9e8>
			{

				 Data_bufferptr=29;
 8001398:	4b09      	ldr	r3, [pc, #36]	; (80013c0 <ESPRxDecoder+0xa08>)
 800139a:	221d      	movs	r2, #29
 800139c:	701a      	strb	r2, [r3, #0]
 800139e:	e31a      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==29)//rejection
 80013a0:	4b07      	ldr	r3, [pc, #28]	; (80013c0 <ESPRxDecoder+0xa08>)
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	2b1d      	cmp	r3, #29
 80013a6:	d10f      	bne.n	80013c8 <ESPRxDecoder+0xa10>
			{
				 Data_bufferptr=30;
 80013a8:	4b05      	ldr	r3, [pc, #20]	; (80013c0 <ESPRxDecoder+0xa08>)
 80013aa:	221e      	movs	r2, #30
 80013ac:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[20] = DecToASCIIFun(Rxwifi_data);
 80013ae:	79fb      	ldrb	r3, [r7, #7]
 80013b0:	4618      	mov	r0, r3
 80013b2:	f000 fca3 	bl	8001cfc <DecToASCIIFun>
 80013b6:	4603      	mov	r3, r0
 80013b8:	461a      	mov	r2, r3
 80013ba:	4b02      	ldr	r3, [pc, #8]	; (80013c4 <ESPRxDecoder+0xa0c>)
 80013bc:	751a      	strb	r2, [r3, #20]
 80013be:	e30a      	b.n	80019d6 <ESPRxDecoder+0x101e>
 80013c0:	200000ea 	.word	0x200000ea
 80013c4:	200000a4 	.word	0x200000a4
			}
			else if(Data_bufferptr==30)
 80013c8:	4ba3      	ldr	r3, [pc, #652]	; (8001658 <ESPRxDecoder+0xca0>)
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	2b1e      	cmp	r3, #30
 80013ce:	d10b      	bne.n	80013e8 <ESPRxDecoder+0xa30>
			{
				Uart_rx_buffer[21] = DecToASCIIFun(Rxwifi_data);
 80013d0:	79fb      	ldrb	r3, [r7, #7]
 80013d2:	4618      	mov	r0, r3
 80013d4:	f000 fc92 	bl	8001cfc <DecToASCIIFun>
 80013d8:	4603      	mov	r3, r0
 80013da:	461a      	mov	r2, r3
 80013dc:	4b9f      	ldr	r3, [pc, #636]	; (800165c <ESPRxDecoder+0xca4>)
 80013de:	755a      	strb	r2, [r3, #21]
				 Data_bufferptr=31;
 80013e0:	4b9d      	ldr	r3, [pc, #628]	; (8001658 <ESPRxDecoder+0xca0>)
 80013e2:	221f      	movs	r2, #31
 80013e4:	701a      	strb	r2, [r3, #0]
 80013e6:	e2f6      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==31)
 80013e8:	4b9b      	ldr	r3, [pc, #620]	; (8001658 <ESPRxDecoder+0xca0>)
 80013ea:	781b      	ldrb	r3, [r3, #0]
 80013ec:	2b1f      	cmp	r3, #31
 80013ee:	d10b      	bne.n	8001408 <ESPRxDecoder+0xa50>
			{
				 Data_bufferptr=32;
 80013f0:	4b99      	ldr	r3, [pc, #612]	; (8001658 <ESPRxDecoder+0xca0>)
 80013f2:	2220      	movs	r2, #32
 80013f4:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[22] = DecToASCIIFun(Rxwifi_data);
 80013f6:	79fb      	ldrb	r3, [r7, #7]
 80013f8:	4618      	mov	r0, r3
 80013fa:	f000 fc7f 	bl	8001cfc <DecToASCIIFun>
 80013fe:	4603      	mov	r3, r0
 8001400:	461a      	mov	r2, r3
 8001402:	4b96      	ldr	r3, [pc, #600]	; (800165c <ESPRxDecoder+0xca4>)
 8001404:	759a      	strb	r2, [r3, #22]
 8001406:	e2e6      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==32)
 8001408:	4b93      	ldr	r3, [pc, #588]	; (8001658 <ESPRxDecoder+0xca0>)
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	2b20      	cmp	r3, #32
 800140e:	d10b      	bne.n	8001428 <ESPRxDecoder+0xa70>
			{
				 Uart_rx_buffer[23] = DecToASCIIFun(Rxwifi_data);
 8001410:	79fb      	ldrb	r3, [r7, #7]
 8001412:	4618      	mov	r0, r3
 8001414:	f000 fc72 	bl	8001cfc <DecToASCIIFun>
 8001418:	4603      	mov	r3, r0
 800141a:	461a      	mov	r2, r3
 800141c:	4b8f      	ldr	r3, [pc, #572]	; (800165c <ESPRxDecoder+0xca4>)
 800141e:	75da      	strb	r2, [r3, #23]
				 Data_bufferptr=33;
 8001420:	4b8d      	ldr	r3, [pc, #564]	; (8001658 <ESPRxDecoder+0xca0>)
 8001422:	2221      	movs	r2, #33	; 0x21
 8001424:	701a      	strb	r2, [r3, #0]
 8001426:	e2d6      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==33)//rejection calculated in software
 8001428:	4b8b      	ldr	r3, [pc, #556]	; (8001658 <ESPRxDecoder+0xca0>)
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	2b21      	cmp	r3, #33	; 0x21
 800142e:	d10b      	bne.n	8001448 <ESPRxDecoder+0xa90>
			{
				 Uart_rx_buffer[24] = DecToASCIIFun(Rxwifi_data);
 8001430:	79fb      	ldrb	r3, [r7, #7]
 8001432:	4618      	mov	r0, r3
 8001434:	f000 fc62 	bl	8001cfc <DecToASCIIFun>
 8001438:	4603      	mov	r3, r0
 800143a:	461a      	mov	r2, r3
 800143c:	4b87      	ldr	r3, [pc, #540]	; (800165c <ESPRxDecoder+0xca4>)
 800143e:	761a      	strb	r2, [r3, #24]
				 Data_bufferptr=34;
 8001440:	4b85      	ldr	r3, [pc, #532]	; (8001658 <ESPRxDecoder+0xca0>)
 8001442:	2222      	movs	r2, #34	; 0x22
 8001444:	701a      	strb	r2, [r3, #0]
 8001446:	e2c6      	b.n	80019d6 <ESPRxDecoder+0x101e>
		/*		RefreshBlockInfo = 0;
				RxCompleteU2C1WIFI=1;
				Updatetimeinfo=1;*/
			}
			else if(Data_bufferptr==34)      //,
 8001448:	4b83      	ldr	r3, [pc, #524]	; (8001658 <ESPRxDecoder+0xca0>)
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	2b22      	cmp	r3, #34	; 0x22
 800144e:	d103      	bne.n	8001458 <ESPRxDecoder+0xaa0>
			{
				Data_bufferptr=35;
 8001450:	4b81      	ldr	r3, [pc, #516]	; (8001658 <ESPRxDecoder+0xca0>)
 8001452:	2223      	movs	r2, #35	; 0x23
 8001454:	701a      	strb	r2, [r3, #0]
 8001456:	e2be      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==35)      //batchTargetquantity
 8001458:	4b7f      	ldr	r3, [pc, #508]	; (8001658 <ESPRxDecoder+0xca0>)
 800145a:	781b      	ldrb	r3, [r3, #0]
 800145c:	2b23      	cmp	r3, #35	; 0x23
 800145e:	d10b      	bne.n	8001478 <ESPRxDecoder+0xac0>
			 {
				Data_bufferptr=36;
 8001460:	4b7d      	ldr	r3, [pc, #500]	; (8001658 <ESPRxDecoder+0xca0>)
 8001462:	2224      	movs	r2, #36	; 0x24
 8001464:	701a      	strb	r2, [r3, #0]
				Uart_rx_buffer[25] = DecToASCIIFun(Rxwifi_data);
 8001466:	79fb      	ldrb	r3, [r7, #7]
 8001468:	4618      	mov	r0, r3
 800146a:	f000 fc47 	bl	8001cfc <DecToASCIIFun>
 800146e:	4603      	mov	r3, r0
 8001470:	461a      	mov	r2, r3
 8001472:	4b7a      	ldr	r3, [pc, #488]	; (800165c <ESPRxDecoder+0xca4>)
 8001474:	765a      	strb	r2, [r3, #25]
 8001476:	e2ae      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==36)
 8001478:	4b77      	ldr	r3, [pc, #476]	; (8001658 <ESPRxDecoder+0xca0>)
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	2b24      	cmp	r3, #36	; 0x24
 800147e:	d10b      	bne.n	8001498 <ESPRxDecoder+0xae0>
			 {
				Uart_rx_buffer[26] = DecToASCIIFun(Rxwifi_data);
 8001480:	79fb      	ldrb	r3, [r7, #7]
 8001482:	4618      	mov	r0, r3
 8001484:	f000 fc3a 	bl	8001cfc <DecToASCIIFun>
 8001488:	4603      	mov	r3, r0
 800148a:	461a      	mov	r2, r3
 800148c:	4b73      	ldr	r3, [pc, #460]	; (800165c <ESPRxDecoder+0xca4>)
 800148e:	769a      	strb	r2, [r3, #26]
				Data_bufferptr=37;
 8001490:	4b71      	ldr	r3, [pc, #452]	; (8001658 <ESPRxDecoder+0xca0>)
 8001492:	2225      	movs	r2, #37	; 0x25
 8001494:	701a      	strb	r2, [r3, #0]
 8001496:	e29e      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==37)
 8001498:	4b6f      	ldr	r3, [pc, #444]	; (8001658 <ESPRxDecoder+0xca0>)
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	2b25      	cmp	r3, #37	; 0x25
 800149e:	d10b      	bne.n	80014b8 <ESPRxDecoder+0xb00>
			{
				Uart_rx_buffer[27] = DecToASCIIFun(Rxwifi_data);
 80014a0:	79fb      	ldrb	r3, [r7, #7]
 80014a2:	4618      	mov	r0, r3
 80014a4:	f000 fc2a 	bl	8001cfc <DecToASCIIFun>
 80014a8:	4603      	mov	r3, r0
 80014aa:	461a      	mov	r2, r3
 80014ac:	4b6b      	ldr	r3, [pc, #428]	; (800165c <ESPRxDecoder+0xca4>)
 80014ae:	76da      	strb	r2, [r3, #27]
				Data_bufferptr=38;
 80014b0:	4b69      	ldr	r3, [pc, #420]	; (8001658 <ESPRxDecoder+0xca0>)
 80014b2:	2226      	movs	r2, #38	; 0x26
 80014b4:	701a      	strb	r2, [r3, #0]
 80014b6:	e28e      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==38)
 80014b8:	4b67      	ldr	r3, [pc, #412]	; (8001658 <ESPRxDecoder+0xca0>)
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	2b26      	cmp	r3, #38	; 0x26
 80014be:	d10b      	bne.n	80014d8 <ESPRxDecoder+0xb20>
			{
				Uart_rx_buffer[28] = DecToASCIIFun(Rxwifi_data);
 80014c0:	79fb      	ldrb	r3, [r7, #7]
 80014c2:	4618      	mov	r0, r3
 80014c4:	f000 fc1a 	bl	8001cfc <DecToASCIIFun>
 80014c8:	4603      	mov	r3, r0
 80014ca:	461a      	mov	r2, r3
 80014cc:	4b63      	ldr	r3, [pc, #396]	; (800165c <ESPRxDecoder+0xca4>)
 80014ce:	771a      	strb	r2, [r3, #28]
				Data_bufferptr=39;
 80014d0:	4b61      	ldr	r3, [pc, #388]	; (8001658 <ESPRxDecoder+0xca0>)
 80014d2:	2227      	movs	r2, #39	; 0x27
 80014d4:	701a      	strb	r2, [r3, #0]
 80014d6:	e27e      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==39)
 80014d8:	4b5f      	ldr	r3, [pc, #380]	; (8001658 <ESPRxDecoder+0xca0>)
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	2b27      	cmp	r3, #39	; 0x27
 80014de:	d10b      	bne.n	80014f8 <ESPRxDecoder+0xb40>
			{
				Uart_rx_buffer[29] = DecToASCIIFun(Rxwifi_data);
 80014e0:	79fb      	ldrb	r3, [r7, #7]
 80014e2:	4618      	mov	r0, r3
 80014e4:	f000 fc0a 	bl	8001cfc <DecToASCIIFun>
 80014e8:	4603      	mov	r3, r0
 80014ea:	461a      	mov	r2, r3
 80014ec:	4b5b      	ldr	r3, [pc, #364]	; (800165c <ESPRxDecoder+0xca4>)
 80014ee:	775a      	strb	r2, [r3, #29]
				Data_bufferptr=40;
 80014f0:	4b59      	ldr	r3, [pc, #356]	; (8001658 <ESPRxDecoder+0xca0>)
 80014f2:	2228      	movs	r2, #40	; 0x28
 80014f4:	701a      	strb	r2, [r3, #0]
 80014f6:	e26e      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==40)//,
 80014f8:	4b57      	ldr	r3, [pc, #348]	; (8001658 <ESPRxDecoder+0xca0>)
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	2b28      	cmp	r3, #40	; 0x28
 80014fe:	d103      	bne.n	8001508 <ESPRxDecoder+0xb50>
			{
				Data_bufferptr=41;
 8001500:	4b55      	ldr	r3, [pc, #340]	; (8001658 <ESPRxDecoder+0xca0>)
 8001502:	2229      	movs	r2, #41	; 0x29
 8001504:	701a      	strb	r2, [r3, #0]
 8001506:	e266      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==41)//temperateSet
 8001508:	4b53      	ldr	r3, [pc, #332]	; (8001658 <ESPRxDecoder+0xca0>)
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	2b29      	cmp	r3, #41	; 0x29
 800150e:	d10b      	bne.n	8001528 <ESPRxDecoder+0xb70>
			{
				Uart_rx_buffer[30] = DecToASCIIFun(Rxwifi_data);
 8001510:	79fb      	ldrb	r3, [r7, #7]
 8001512:	4618      	mov	r0, r3
 8001514:	f000 fbf2 	bl	8001cfc <DecToASCIIFun>
 8001518:	4603      	mov	r3, r0
 800151a:	461a      	mov	r2, r3
 800151c:	4b4f      	ldr	r3, [pc, #316]	; (800165c <ESPRxDecoder+0xca4>)
 800151e:	779a      	strb	r2, [r3, #30]
				Data_bufferptr=42;
 8001520:	4b4d      	ldr	r3, [pc, #308]	; (8001658 <ESPRxDecoder+0xca0>)
 8001522:	222a      	movs	r2, #42	; 0x2a
 8001524:	701a      	strb	r2, [r3, #0]
 8001526:	e256      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==42)
 8001528:	4b4b      	ldr	r3, [pc, #300]	; (8001658 <ESPRxDecoder+0xca0>)
 800152a:	781b      	ldrb	r3, [r3, #0]
 800152c:	2b2a      	cmp	r3, #42	; 0x2a
 800152e:	d10b      	bne.n	8001548 <ESPRxDecoder+0xb90>
			{
				Uart_rx_buffer[31] = DecToASCIIFun(Rxwifi_data);
 8001530:	79fb      	ldrb	r3, [r7, #7]
 8001532:	4618      	mov	r0, r3
 8001534:	f000 fbe2 	bl	8001cfc <DecToASCIIFun>
 8001538:	4603      	mov	r3, r0
 800153a:	461a      	mov	r2, r3
 800153c:	4b47      	ldr	r3, [pc, #284]	; (800165c <ESPRxDecoder+0xca4>)
 800153e:	77da      	strb	r2, [r3, #31]
				Data_bufferptr=43;
 8001540:	4b45      	ldr	r3, [pc, #276]	; (8001658 <ESPRxDecoder+0xca0>)
 8001542:	222b      	movs	r2, #43	; 0x2b
 8001544:	701a      	strb	r2, [r3, #0]
 8001546:	e246      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==43)
 8001548:	4b43      	ldr	r3, [pc, #268]	; (8001658 <ESPRxDecoder+0xca0>)
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	2b2b      	cmp	r3, #43	; 0x2b
 800154e:	d10c      	bne.n	800156a <ESPRxDecoder+0xbb2>
			{
				Uart_rx_buffer[32] = DecToASCIIFun(Rxwifi_data);
 8001550:	79fb      	ldrb	r3, [r7, #7]
 8001552:	4618      	mov	r0, r3
 8001554:	f000 fbd2 	bl	8001cfc <DecToASCIIFun>
 8001558:	4603      	mov	r3, r0
 800155a:	461a      	mov	r2, r3
 800155c:	4b3f      	ldr	r3, [pc, #252]	; (800165c <ESPRxDecoder+0xca4>)
 800155e:	f883 2020 	strb.w	r2, [r3, #32]
				Data_bufferptr=44;
 8001562:	4b3d      	ldr	r3, [pc, #244]	; (8001658 <ESPRxDecoder+0xca0>)
 8001564:	222c      	movs	r2, #44	; 0x2c
 8001566:	701a      	strb	r2, [r3, #0]
 8001568:	e235      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==44)//,
 800156a:	4b3b      	ldr	r3, [pc, #236]	; (8001658 <ESPRxDecoder+0xca0>)
 800156c:	781b      	ldrb	r3, [r3, #0]
 800156e:	2b2c      	cmp	r3, #44	; 0x2c
 8001570:	d103      	bne.n	800157a <ESPRxDecoder+0xbc2>
			{
				Data_bufferptr=45;
 8001572:	4b39      	ldr	r3, [pc, #228]	; (8001658 <ESPRxDecoder+0xca0>)
 8001574:	222d      	movs	r2, #45	; 0x2d
 8001576:	701a      	strb	r2, [r3, #0]
 8001578:	e22d      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==45)//temperateSetHigh
 800157a:	4b37      	ldr	r3, [pc, #220]	; (8001658 <ESPRxDecoder+0xca0>)
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	2b2d      	cmp	r3, #45	; 0x2d
 8001580:	d10c      	bne.n	800159c <ESPRxDecoder+0xbe4>
			{
				Uart_rx_buffer[33] = DecToASCIIFun(Rxwifi_data);
 8001582:	79fb      	ldrb	r3, [r7, #7]
 8001584:	4618      	mov	r0, r3
 8001586:	f000 fbb9 	bl	8001cfc <DecToASCIIFun>
 800158a:	4603      	mov	r3, r0
 800158c:	461a      	mov	r2, r3
 800158e:	4b33      	ldr	r3, [pc, #204]	; (800165c <ESPRxDecoder+0xca4>)
 8001590:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				Data_bufferptr=46;
 8001594:	4b30      	ldr	r3, [pc, #192]	; (8001658 <ESPRxDecoder+0xca0>)
 8001596:	222e      	movs	r2, #46	; 0x2e
 8001598:	701a      	strb	r2, [r3, #0]
 800159a:	e21c      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==46)
 800159c:	4b2e      	ldr	r3, [pc, #184]	; (8001658 <ESPRxDecoder+0xca0>)
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	2b2e      	cmp	r3, #46	; 0x2e
 80015a2:	d10c      	bne.n	80015be <ESPRxDecoder+0xc06>
			{
				Uart_rx_buffer[34] = DecToASCIIFun(Rxwifi_data);
 80015a4:	79fb      	ldrb	r3, [r7, #7]
 80015a6:	4618      	mov	r0, r3
 80015a8:	f000 fba8 	bl	8001cfc <DecToASCIIFun>
 80015ac:	4603      	mov	r3, r0
 80015ae:	461a      	mov	r2, r3
 80015b0:	4b2a      	ldr	r3, [pc, #168]	; (800165c <ESPRxDecoder+0xca4>)
 80015b2:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				Data_bufferptr=47;
 80015b6:	4b28      	ldr	r3, [pc, #160]	; (8001658 <ESPRxDecoder+0xca0>)
 80015b8:	222f      	movs	r2, #47	; 0x2f
 80015ba:	701a      	strb	r2, [r3, #0]
 80015bc:	e20b      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==47)
 80015be:	4b26      	ldr	r3, [pc, #152]	; (8001658 <ESPRxDecoder+0xca0>)
 80015c0:	781b      	ldrb	r3, [r3, #0]
 80015c2:	2b2f      	cmp	r3, #47	; 0x2f
 80015c4:	d10c      	bne.n	80015e0 <ESPRxDecoder+0xc28>
			{
				Uart_rx_buffer[35] = DecToASCIIFun(Rxwifi_data);
 80015c6:	79fb      	ldrb	r3, [r7, #7]
 80015c8:	4618      	mov	r0, r3
 80015ca:	f000 fb97 	bl	8001cfc <DecToASCIIFun>
 80015ce:	4603      	mov	r3, r0
 80015d0:	461a      	mov	r2, r3
 80015d2:	4b22      	ldr	r3, [pc, #136]	; (800165c <ESPRxDecoder+0xca4>)
 80015d4:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
				Data_bufferptr=48;
 80015d8:	4b1f      	ldr	r3, [pc, #124]	; (8001658 <ESPRxDecoder+0xca0>)
 80015da:	2230      	movs	r2, #48	; 0x30
 80015dc:	701a      	strb	r2, [r3, #0]
 80015de:	e1fa      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==48)//,
 80015e0:	4b1d      	ldr	r3, [pc, #116]	; (8001658 <ESPRxDecoder+0xca0>)
 80015e2:	781b      	ldrb	r3, [r3, #0]
 80015e4:	2b30      	cmp	r3, #48	; 0x30
 80015e6:	d103      	bne.n	80015f0 <ESPRxDecoder+0xc38>
			{
				Data_bufferptr=49;
 80015e8:	4b1b      	ldr	r3, [pc, #108]	; (8001658 <ESPRxDecoder+0xca0>)
 80015ea:	2231      	movs	r2, #49	; 0x31
 80015ec:	701a      	strb	r2, [r3, #0]
 80015ee:	e1f2      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==49)//temperateSetLow
 80015f0:	4b19      	ldr	r3, [pc, #100]	; (8001658 <ESPRxDecoder+0xca0>)
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	2b31      	cmp	r3, #49	; 0x31
 80015f6:	d10c      	bne.n	8001612 <ESPRxDecoder+0xc5a>
			{
				Uart_rx_buffer[36] = DecToASCIIFun(Rxwifi_data);
 80015f8:	79fb      	ldrb	r3, [r7, #7]
 80015fa:	4618      	mov	r0, r3
 80015fc:	f000 fb7e 	bl	8001cfc <DecToASCIIFun>
 8001600:	4603      	mov	r3, r0
 8001602:	461a      	mov	r2, r3
 8001604:	4b15      	ldr	r3, [pc, #84]	; (800165c <ESPRxDecoder+0xca4>)
 8001606:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
				Data_bufferptr=50;
 800160a:	4b13      	ldr	r3, [pc, #76]	; (8001658 <ESPRxDecoder+0xca0>)
 800160c:	2232      	movs	r2, #50	; 0x32
 800160e:	701a      	strb	r2, [r3, #0]
 8001610:	e1e1      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==50)
 8001612:	4b11      	ldr	r3, [pc, #68]	; (8001658 <ESPRxDecoder+0xca0>)
 8001614:	781b      	ldrb	r3, [r3, #0]
 8001616:	2b32      	cmp	r3, #50	; 0x32
 8001618:	d10c      	bne.n	8001634 <ESPRxDecoder+0xc7c>
			{
				Uart_rx_buffer[37] = DecToASCIIFun(Rxwifi_data);
 800161a:	79fb      	ldrb	r3, [r7, #7]
 800161c:	4618      	mov	r0, r3
 800161e:	f000 fb6d 	bl	8001cfc <DecToASCIIFun>
 8001622:	4603      	mov	r3, r0
 8001624:	461a      	mov	r2, r3
 8001626:	4b0d      	ldr	r3, [pc, #52]	; (800165c <ESPRxDecoder+0xca4>)
 8001628:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
				Data_bufferptr=51;
 800162c:	4b0a      	ldr	r3, [pc, #40]	; (8001658 <ESPRxDecoder+0xca0>)
 800162e:	2233      	movs	r2, #51	; 0x33
 8001630:	701a      	strb	r2, [r3, #0]
 8001632:	e1d0      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==51)
 8001634:	4b08      	ldr	r3, [pc, #32]	; (8001658 <ESPRxDecoder+0xca0>)
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	2b33      	cmp	r3, #51	; 0x33
 800163a:	d111      	bne.n	8001660 <ESPRxDecoder+0xca8>
			{
				Uart_rx_buffer[38] = DecToASCIIFun(Rxwifi_data);
 800163c:	79fb      	ldrb	r3, [r7, #7]
 800163e:	4618      	mov	r0, r3
 8001640:	f000 fb5c 	bl	8001cfc <DecToASCIIFun>
 8001644:	4603      	mov	r3, r0
 8001646:	461a      	mov	r2, r3
 8001648:	4b04      	ldr	r3, [pc, #16]	; (800165c <ESPRxDecoder+0xca4>)
 800164a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
				Data_bufferptr=52;
 800164e:	4b02      	ldr	r3, [pc, #8]	; (8001658 <ESPRxDecoder+0xca0>)
 8001650:	2234      	movs	r2, #52	; 0x34
 8001652:	701a      	strb	r2, [r3, #0]
 8001654:	e1bf      	b.n	80019d6 <ESPRxDecoder+0x101e>
 8001656:	bf00      	nop
 8001658:	200000ea 	.word	0x200000ea
 800165c:	200000a4 	.word	0x200000a4
			}
			else if(Data_bufferptr==52)//,
 8001660:	4ba4      	ldr	r3, [pc, #656]	; (80018f4 <ESPRxDecoder+0xf3c>)
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	2b34      	cmp	r3, #52	; 0x34
 8001666:	d103      	bne.n	8001670 <ESPRxDecoder+0xcb8>
			{
				Data_bufferptr=53;
 8001668:	4ba2      	ldr	r3, [pc, #648]	; (80018f4 <ESPRxDecoder+0xf3c>)
 800166a:	2235      	movs	r2, #53	; 0x35
 800166c:	701a      	strb	r2, [r3, #0]
 800166e:	e1b2      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==53)//requirementId
 8001670:	4ba0      	ldr	r3, [pc, #640]	; (80018f4 <ESPRxDecoder+0xf3c>)
 8001672:	781b      	ldrb	r3, [r3, #0]
 8001674:	2b35      	cmp	r3, #53	; 0x35
 8001676:	d10c      	bne.n	8001692 <ESPRxDecoder+0xcda>
			{
				Uart_rx_buffer[39] = DecToASCIIFun(Rxwifi_data);
 8001678:	79fb      	ldrb	r3, [r7, #7]
 800167a:	4618      	mov	r0, r3
 800167c:	f000 fb3e 	bl	8001cfc <DecToASCIIFun>
 8001680:	4603      	mov	r3, r0
 8001682:	461a      	mov	r2, r3
 8001684:	4b9c      	ldr	r3, [pc, #624]	; (80018f8 <ESPRxDecoder+0xf40>)
 8001686:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
				Data_bufferptr=54;
 800168a:	4b9a      	ldr	r3, [pc, #616]	; (80018f4 <ESPRxDecoder+0xf3c>)
 800168c:	2236      	movs	r2, #54	; 0x36
 800168e:	701a      	strb	r2, [r3, #0]
 8001690:	e1a1      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==54)
 8001692:	4b98      	ldr	r3, [pc, #608]	; (80018f4 <ESPRxDecoder+0xf3c>)
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	2b36      	cmp	r3, #54	; 0x36
 8001698:	d10c      	bne.n	80016b4 <ESPRxDecoder+0xcfc>
			{
				Uart_rx_buffer[40] = DecToASCIIFun(Rxwifi_data);
 800169a:	79fb      	ldrb	r3, [r7, #7]
 800169c:	4618      	mov	r0, r3
 800169e:	f000 fb2d 	bl	8001cfc <DecToASCIIFun>
 80016a2:	4603      	mov	r3, r0
 80016a4:	461a      	mov	r2, r3
 80016a6:	4b94      	ldr	r3, [pc, #592]	; (80018f8 <ESPRxDecoder+0xf40>)
 80016a8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				Data_bufferptr=55;
 80016ac:	4b91      	ldr	r3, [pc, #580]	; (80018f4 <ESPRxDecoder+0xf3c>)
 80016ae:	2237      	movs	r2, #55	; 0x37
 80016b0:	701a      	strb	r2, [r3, #0]
 80016b2:	e190      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==55)
 80016b4:	4b8f      	ldr	r3, [pc, #572]	; (80018f4 <ESPRxDecoder+0xf3c>)
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	2b37      	cmp	r3, #55	; 0x37
 80016ba:	d10c      	bne.n	80016d6 <ESPRxDecoder+0xd1e>
			{
				Uart_rx_buffer[41] = DecToASCIIFun(Rxwifi_data);
 80016bc:	79fb      	ldrb	r3, [r7, #7]
 80016be:	4618      	mov	r0, r3
 80016c0:	f000 fb1c 	bl	8001cfc <DecToASCIIFun>
 80016c4:	4603      	mov	r3, r0
 80016c6:	461a      	mov	r2, r3
 80016c8:	4b8b      	ldr	r3, [pc, #556]	; (80018f8 <ESPRxDecoder+0xf40>)
 80016ca:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
				Data_bufferptr=56;
 80016ce:	4b89      	ldr	r3, [pc, #548]	; (80018f4 <ESPRxDecoder+0xf3c>)
 80016d0:	2238      	movs	r2, #56	; 0x38
 80016d2:	701a      	strb	r2, [r3, #0]
 80016d4:	e17f      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==56)
 80016d6:	4b87      	ldr	r3, [pc, #540]	; (80018f4 <ESPRxDecoder+0xf3c>)
 80016d8:	781b      	ldrb	r3, [r3, #0]
 80016da:	2b38      	cmp	r3, #56	; 0x38
 80016dc:	d10c      	bne.n	80016f8 <ESPRxDecoder+0xd40>
			{
				Uart_rx_buffer[42] = DecToASCIIFun(Rxwifi_data);
 80016de:	79fb      	ldrb	r3, [r7, #7]
 80016e0:	4618      	mov	r0, r3
 80016e2:	f000 fb0b 	bl	8001cfc <DecToASCIIFun>
 80016e6:	4603      	mov	r3, r0
 80016e8:	461a      	mov	r2, r3
 80016ea:	4b83      	ldr	r3, [pc, #524]	; (80018f8 <ESPRxDecoder+0xf40>)
 80016ec:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
				Data_bufferptr=57;
 80016f0:	4b80      	ldr	r3, [pc, #512]	; (80018f4 <ESPRxDecoder+0xf3c>)
 80016f2:	2239      	movs	r2, #57	; 0x39
 80016f4:	701a      	strb	r2, [r3, #0]
 80016f6:	e16e      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==57)
 80016f8:	4b7e      	ldr	r3, [pc, #504]	; (80018f4 <ESPRxDecoder+0xf3c>)
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	2b39      	cmp	r3, #57	; 0x39
 80016fe:	d10c      	bne.n	800171a <ESPRxDecoder+0xd62>
			{
				Uart_rx_buffer[43] = DecToASCIIFun(Rxwifi_data);
 8001700:	79fb      	ldrb	r3, [r7, #7]
 8001702:	4618      	mov	r0, r3
 8001704:	f000 fafa 	bl	8001cfc <DecToASCIIFun>
 8001708:	4603      	mov	r3, r0
 800170a:	461a      	mov	r2, r3
 800170c:	4b7a      	ldr	r3, [pc, #488]	; (80018f8 <ESPRxDecoder+0xf40>)
 800170e:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
				Data_bufferptr=58;
 8001712:	4b78      	ldr	r3, [pc, #480]	; (80018f4 <ESPRxDecoder+0xf3c>)
 8001714:	223a      	movs	r2, #58	; 0x3a
 8001716:	701a      	strb	r2, [r3, #0]
 8001718:	e15d      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==58)
 800171a:	4b76      	ldr	r3, [pc, #472]	; (80018f4 <ESPRxDecoder+0xf3c>)
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	2b3a      	cmp	r3, #58	; 0x3a
 8001720:	d10c      	bne.n	800173c <ESPRxDecoder+0xd84>
			{
				Uart_rx_buffer[44] = DecToASCIIFun(Rxwifi_data);
 8001722:	79fb      	ldrb	r3, [r7, #7]
 8001724:	4618      	mov	r0, r3
 8001726:	f000 fae9 	bl	8001cfc <DecToASCIIFun>
 800172a:	4603      	mov	r3, r0
 800172c:	461a      	mov	r2, r3
 800172e:	4b72      	ldr	r3, [pc, #456]	; (80018f8 <ESPRxDecoder+0xf40>)
 8001730:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
				Data_bufferptr=59;
 8001734:	4b6f      	ldr	r3, [pc, #444]	; (80018f4 <ESPRxDecoder+0xf3c>)
 8001736:	223b      	movs	r2, #59	; 0x3b
 8001738:	701a      	strb	r2, [r3, #0]
 800173a:	e14c      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==59)//,
 800173c:	4b6d      	ldr	r3, [pc, #436]	; (80018f4 <ESPRxDecoder+0xf3c>)
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	2b3b      	cmp	r3, #59	; 0x3b
 8001742:	d103      	bne.n	800174c <ESPRxDecoder+0xd94>
			{
				Data_bufferptr=60;
 8001744:	4b6b      	ldr	r3, [pc, #428]	; (80018f4 <ESPRxDecoder+0xf3c>)
 8001746:	223c      	movs	r2, #60	; 0x3c
 8001748:	701a      	strb	r2, [r3, #0]
 800174a:	e144      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==60)//itemNumber
 800174c:	4b69      	ldr	r3, [pc, #420]	; (80018f4 <ESPRxDecoder+0xf3c>)
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	2b3c      	cmp	r3, #60	; 0x3c
 8001752:	d10c      	bne.n	800176e <ESPRxDecoder+0xdb6>
			{
				Uart_rx_buffer[45] = DecToASCIIFun(Rxwifi_data);
 8001754:	79fb      	ldrb	r3, [r7, #7]
 8001756:	4618      	mov	r0, r3
 8001758:	f000 fad0 	bl	8001cfc <DecToASCIIFun>
 800175c:	4603      	mov	r3, r0
 800175e:	461a      	mov	r2, r3
 8001760:	4b65      	ldr	r3, [pc, #404]	; (80018f8 <ESPRxDecoder+0xf40>)
 8001762:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
				Data_bufferptr=61;
 8001766:	4b63      	ldr	r3, [pc, #396]	; (80018f4 <ESPRxDecoder+0xf3c>)
 8001768:	223d      	movs	r2, #61	; 0x3d
 800176a:	701a      	strb	r2, [r3, #0]
 800176c:	e133      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==61)
 800176e:	4b61      	ldr	r3, [pc, #388]	; (80018f4 <ESPRxDecoder+0xf3c>)
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	2b3d      	cmp	r3, #61	; 0x3d
 8001774:	d10c      	bne.n	8001790 <ESPRxDecoder+0xdd8>
			{
				Uart_rx_buffer[46] = DecToASCIIFun(Rxwifi_data);
 8001776:	79fb      	ldrb	r3, [r7, #7]
 8001778:	4618      	mov	r0, r3
 800177a:	f000 fabf 	bl	8001cfc <DecToASCIIFun>
 800177e:	4603      	mov	r3, r0
 8001780:	461a      	mov	r2, r3
 8001782:	4b5d      	ldr	r3, [pc, #372]	; (80018f8 <ESPRxDecoder+0xf40>)
 8001784:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
				Data_bufferptr=62;
 8001788:	4b5a      	ldr	r3, [pc, #360]	; (80018f4 <ESPRxDecoder+0xf3c>)
 800178a:	223e      	movs	r2, #62	; 0x3e
 800178c:	701a      	strb	r2, [r3, #0]
 800178e:	e122      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==62)
 8001790:	4b58      	ldr	r3, [pc, #352]	; (80018f4 <ESPRxDecoder+0xf3c>)
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	2b3e      	cmp	r3, #62	; 0x3e
 8001796:	d10c      	bne.n	80017b2 <ESPRxDecoder+0xdfa>
			{
				Uart_rx_buffer[47] = DecToASCIIFun(Rxwifi_data);
 8001798:	79fb      	ldrb	r3, [r7, #7]
 800179a:	4618      	mov	r0, r3
 800179c:	f000 faae 	bl	8001cfc <DecToASCIIFun>
 80017a0:	4603      	mov	r3, r0
 80017a2:	461a      	mov	r2, r3
 80017a4:	4b54      	ldr	r3, [pc, #336]	; (80018f8 <ESPRxDecoder+0xf40>)
 80017a6:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
				Data_bufferptr=63;
 80017aa:	4b52      	ldr	r3, [pc, #328]	; (80018f4 <ESPRxDecoder+0xf3c>)
 80017ac:	223f      	movs	r2, #63	; 0x3f
 80017ae:	701a      	strb	r2, [r3, #0]
 80017b0:	e111      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==63)
 80017b2:	4b50      	ldr	r3, [pc, #320]	; (80018f4 <ESPRxDecoder+0xf3c>)
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	2b3f      	cmp	r3, #63	; 0x3f
 80017b8:	d10c      	bne.n	80017d4 <ESPRxDecoder+0xe1c>
			{
				Uart_rx_buffer[48] = DecToASCIIFun(Rxwifi_data);
 80017ba:	79fb      	ldrb	r3, [r7, #7]
 80017bc:	4618      	mov	r0, r3
 80017be:	f000 fa9d 	bl	8001cfc <DecToASCIIFun>
 80017c2:	4603      	mov	r3, r0
 80017c4:	461a      	mov	r2, r3
 80017c6:	4b4c      	ldr	r3, [pc, #304]	; (80018f8 <ESPRxDecoder+0xf40>)
 80017c8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
				Data_bufferptr=64;
 80017cc:	4b49      	ldr	r3, [pc, #292]	; (80018f4 <ESPRxDecoder+0xf3c>)
 80017ce:	2240      	movs	r2, #64	; 0x40
 80017d0:	701a      	strb	r2, [r3, #0]
 80017d2:	e100      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==64)
 80017d4:	4b47      	ldr	r3, [pc, #284]	; (80018f4 <ESPRxDecoder+0xf3c>)
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	2b40      	cmp	r3, #64	; 0x40
 80017da:	d10c      	bne.n	80017f6 <ESPRxDecoder+0xe3e>
			{
				Uart_rx_buffer[49] = DecToASCIIFun(Rxwifi_data);
 80017dc:	79fb      	ldrb	r3, [r7, #7]
 80017de:	4618      	mov	r0, r3
 80017e0:	f000 fa8c 	bl	8001cfc <DecToASCIIFun>
 80017e4:	4603      	mov	r3, r0
 80017e6:	461a      	mov	r2, r3
 80017e8:	4b43      	ldr	r3, [pc, #268]	; (80018f8 <ESPRxDecoder+0xf40>)
 80017ea:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
				Data_bufferptr=65;
 80017ee:	4b41      	ldr	r3, [pc, #260]	; (80018f4 <ESPRxDecoder+0xf3c>)
 80017f0:	2241      	movs	r2, #65	; 0x41
 80017f2:	701a      	strb	r2, [r3, #0]
 80017f4:	e0ef      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==65)
 80017f6:	4b3f      	ldr	r3, [pc, #252]	; (80018f4 <ESPRxDecoder+0xf3c>)
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	2b41      	cmp	r3, #65	; 0x41
 80017fc:	d10c      	bne.n	8001818 <ESPRxDecoder+0xe60>
			{
				Uart_rx_buffer[50] = DecToASCIIFun(Rxwifi_data);
 80017fe:	79fb      	ldrb	r3, [r7, #7]
 8001800:	4618      	mov	r0, r3
 8001802:	f000 fa7b 	bl	8001cfc <DecToASCIIFun>
 8001806:	4603      	mov	r3, r0
 8001808:	461a      	mov	r2, r3
 800180a:	4b3b      	ldr	r3, [pc, #236]	; (80018f8 <ESPRxDecoder+0xf40>)
 800180c:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
				Data_bufferptr=66;
 8001810:	4b38      	ldr	r3, [pc, #224]	; (80018f4 <ESPRxDecoder+0xf3c>)
 8001812:	2242      	movs	r2, #66	; 0x42
 8001814:	701a      	strb	r2, [r3, #0]
 8001816:	e0de      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==66)
 8001818:	4b36      	ldr	r3, [pc, #216]	; (80018f4 <ESPRxDecoder+0xf3c>)
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	2b42      	cmp	r3, #66	; 0x42
 800181e:	d10c      	bne.n	800183a <ESPRxDecoder+0xe82>
			{
				Uart_rx_buffer[51] = DecToASCIIFun(Rxwifi_data);
 8001820:	79fb      	ldrb	r3, [r7, #7]
 8001822:	4618      	mov	r0, r3
 8001824:	f000 fa6a 	bl	8001cfc <DecToASCIIFun>
 8001828:	4603      	mov	r3, r0
 800182a:	461a      	mov	r2, r3
 800182c:	4b32      	ldr	r3, [pc, #200]	; (80018f8 <ESPRxDecoder+0xf40>)
 800182e:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
				Data_bufferptr=67;
 8001832:	4b30      	ldr	r3, [pc, #192]	; (80018f4 <ESPRxDecoder+0xf3c>)
 8001834:	2243      	movs	r2, #67	; 0x43
 8001836:	701a      	strb	r2, [r3, #0]
 8001838:	e0cd      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==67)
 800183a:	4b2e      	ldr	r3, [pc, #184]	; (80018f4 <ESPRxDecoder+0xf3c>)
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	2b43      	cmp	r3, #67	; 0x43
 8001840:	d10c      	bne.n	800185c <ESPRxDecoder+0xea4>
			{
				Uart_rx_buffer[52] = DecToASCIIFun(Rxwifi_data);
 8001842:	79fb      	ldrb	r3, [r7, #7]
 8001844:	4618      	mov	r0, r3
 8001846:	f000 fa59 	bl	8001cfc <DecToASCIIFun>
 800184a:	4603      	mov	r3, r0
 800184c:	461a      	mov	r2, r3
 800184e:	4b2a      	ldr	r3, [pc, #168]	; (80018f8 <ESPRxDecoder+0xf40>)
 8001850:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
				Data_bufferptr=68;
 8001854:	4b27      	ldr	r3, [pc, #156]	; (80018f4 <ESPRxDecoder+0xf3c>)
 8001856:	2244      	movs	r2, #68	; 0x44
 8001858:	701a      	strb	r2, [r3, #0]
 800185a:	e0bc      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==68)
 800185c:	4b25      	ldr	r3, [pc, #148]	; (80018f4 <ESPRxDecoder+0xf3c>)
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	2b44      	cmp	r3, #68	; 0x44
 8001862:	d10c      	bne.n	800187e <ESPRxDecoder+0xec6>
			{
				Uart_rx_buffer[53] = DecToASCIIFun(Rxwifi_data);
 8001864:	79fb      	ldrb	r3, [r7, #7]
 8001866:	4618      	mov	r0, r3
 8001868:	f000 fa48 	bl	8001cfc <DecToASCIIFun>
 800186c:	4603      	mov	r3, r0
 800186e:	461a      	mov	r2, r3
 8001870:	4b21      	ldr	r3, [pc, #132]	; (80018f8 <ESPRxDecoder+0xf40>)
 8001872:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
				Data_bufferptr=69;
 8001876:	4b1f      	ldr	r3, [pc, #124]	; (80018f4 <ESPRxDecoder+0xf3c>)
 8001878:	2245      	movs	r2, #69	; 0x45
 800187a:	701a      	strb	r2, [r3, #0]
 800187c:	e0ab      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==69)
 800187e:	4b1d      	ldr	r3, [pc, #116]	; (80018f4 <ESPRxDecoder+0xf3c>)
 8001880:	781b      	ldrb	r3, [r3, #0]
 8001882:	2b45      	cmp	r3, #69	; 0x45
 8001884:	d10c      	bne.n	80018a0 <ESPRxDecoder+0xee8>
			{
				Uart_rx_buffer[54] = DecToASCIIFun(Rxwifi_data);
 8001886:	79fb      	ldrb	r3, [r7, #7]
 8001888:	4618      	mov	r0, r3
 800188a:	f000 fa37 	bl	8001cfc <DecToASCIIFun>
 800188e:	4603      	mov	r3, r0
 8001890:	461a      	mov	r2, r3
 8001892:	4b19      	ldr	r3, [pc, #100]	; (80018f8 <ESPRxDecoder+0xf40>)
 8001894:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
				Data_bufferptr=70;
 8001898:	4b16      	ldr	r3, [pc, #88]	; (80018f4 <ESPRxDecoder+0xf3c>)
 800189a:	2246      	movs	r2, #70	; 0x46
 800189c:	701a      	strb	r2, [r3, #0]
 800189e:	e09a      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==70)//,
 80018a0:	4b14      	ldr	r3, [pc, #80]	; (80018f4 <ESPRxDecoder+0xf3c>)
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	2b46      	cmp	r3, #70	; 0x46
 80018a6:	d103      	bne.n	80018b0 <ESPRxDecoder+0xef8>
			{
				Data_bufferptr=71;
 80018a8:	4b12      	ldr	r3, [pc, #72]	; (80018f4 <ESPRxDecoder+0xf3c>)
 80018aa:	2247      	movs	r2, #71	; 0x47
 80018ac:	701a      	strb	r2, [r3, #0]
 80018ae:	e092      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==71)//batchNumber
 80018b0:	4b10      	ldr	r3, [pc, #64]	; (80018f4 <ESPRxDecoder+0xf3c>)
 80018b2:	781b      	ldrb	r3, [r3, #0]
 80018b4:	2b47      	cmp	r3, #71	; 0x47
 80018b6:	d10c      	bne.n	80018d2 <ESPRxDecoder+0xf1a>
			{
				Uart_rx_buffer[55] = DecToASCIIFun(Rxwifi_data);
 80018b8:	79fb      	ldrb	r3, [r7, #7]
 80018ba:	4618      	mov	r0, r3
 80018bc:	f000 fa1e 	bl	8001cfc <DecToASCIIFun>
 80018c0:	4603      	mov	r3, r0
 80018c2:	461a      	mov	r2, r3
 80018c4:	4b0c      	ldr	r3, [pc, #48]	; (80018f8 <ESPRxDecoder+0xf40>)
 80018c6:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
				Data_bufferptr=72;
 80018ca:	4b0a      	ldr	r3, [pc, #40]	; (80018f4 <ESPRxDecoder+0xf3c>)
 80018cc:	2248      	movs	r2, #72	; 0x48
 80018ce:	701a      	strb	r2, [r3, #0]
 80018d0:	e081      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==72)
 80018d2:	4b08      	ldr	r3, [pc, #32]	; (80018f4 <ESPRxDecoder+0xf3c>)
 80018d4:	781b      	ldrb	r3, [r3, #0]
 80018d6:	2b48      	cmp	r3, #72	; 0x48
 80018d8:	d110      	bne.n	80018fc <ESPRxDecoder+0xf44>
			{
				Uart_rx_buffer[56] = DecToASCIIFun(Rxwifi_data);
 80018da:	79fb      	ldrb	r3, [r7, #7]
 80018dc:	4618      	mov	r0, r3
 80018de:	f000 fa0d 	bl	8001cfc <DecToASCIIFun>
 80018e2:	4603      	mov	r3, r0
 80018e4:	461a      	mov	r2, r3
 80018e6:	4b04      	ldr	r3, [pc, #16]	; (80018f8 <ESPRxDecoder+0xf40>)
 80018e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
				Data_bufferptr=73;
 80018ec:	4b01      	ldr	r3, [pc, #4]	; (80018f4 <ESPRxDecoder+0xf3c>)
 80018ee:	2249      	movs	r2, #73	; 0x49
 80018f0:	701a      	strb	r2, [r3, #0]
 80018f2:	e070      	b.n	80019d6 <ESPRxDecoder+0x101e>
 80018f4:	200000ea 	.word	0x200000ea
 80018f8:	200000a4 	.word	0x200000a4
			}
			else if(Data_bufferptr==73)
 80018fc:	4b96      	ldr	r3, [pc, #600]	; (8001b58 <ESPRxDecoder+0x11a0>)
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	2b49      	cmp	r3, #73	; 0x49
 8001902:	d10c      	bne.n	800191e <ESPRxDecoder+0xf66>
			{
				Uart_rx_buffer[57] = DecToASCIIFun(Rxwifi_data);
 8001904:	79fb      	ldrb	r3, [r7, #7]
 8001906:	4618      	mov	r0, r3
 8001908:	f000 f9f8 	bl	8001cfc <DecToASCIIFun>
 800190c:	4603      	mov	r3, r0
 800190e:	461a      	mov	r2, r3
 8001910:	4b92      	ldr	r3, [pc, #584]	; (8001b5c <ESPRxDecoder+0x11a4>)
 8001912:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
				Data_bufferptr=74;
 8001916:	4b90      	ldr	r3, [pc, #576]	; (8001b58 <ESPRxDecoder+0x11a0>)
 8001918:	224a      	movs	r2, #74	; 0x4a
 800191a:	701a      	strb	r2, [r3, #0]
 800191c:	e05b      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==74)//,
 800191e:	4b8e      	ldr	r3, [pc, #568]	; (8001b58 <ESPRxDecoder+0x11a0>)
 8001920:	781b      	ldrb	r3, [r3, #0]
 8001922:	2b4a      	cmp	r3, #74	; 0x4a
 8001924:	d103      	bne.n	800192e <ESPRxDecoder+0xf76>
			{
				Data_bufferptr=75;
 8001926:	4b8c      	ldr	r3, [pc, #560]	; (8001b58 <ESPRxDecoder+0x11a0>)
 8001928:	224b      	movs	r2, #75	; 0x4b
 800192a:	701a      	strb	r2, [r3, #0]
 800192c:	e053      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==75)//resetStatus
 800192e:	4b8a      	ldr	r3, [pc, #552]	; (8001b58 <ESPRxDecoder+0x11a0>)
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	2b4b      	cmp	r3, #75	; 0x4b
 8001934:	d10c      	bne.n	8001950 <ESPRxDecoder+0xf98>
			{
				Uart_rx_buffer[58] = DecToASCIIFun(Rxwifi_data);
 8001936:	79fb      	ldrb	r3, [r7, #7]
 8001938:	4618      	mov	r0, r3
 800193a:	f000 f9df 	bl	8001cfc <DecToASCIIFun>
 800193e:	4603      	mov	r3, r0
 8001940:	461a      	mov	r2, r3
 8001942:	4b86      	ldr	r3, [pc, #536]	; (8001b5c <ESPRxDecoder+0x11a4>)
 8001944:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
				Data_bufferptr=76;
 8001948:	4b83      	ldr	r3, [pc, #524]	; (8001b58 <ESPRxDecoder+0x11a0>)
 800194a:	224c      	movs	r2, #76	; 0x4c
 800194c:	701a      	strb	r2, [r3, #0]
 800194e:	e042      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==76)
 8001950:	4b81      	ldr	r3, [pc, #516]	; (8001b58 <ESPRxDecoder+0x11a0>)
 8001952:	781b      	ldrb	r3, [r3, #0]
 8001954:	2b4c      	cmp	r3, #76	; 0x4c
 8001956:	d10c      	bne.n	8001972 <ESPRxDecoder+0xfba>
			{
				Uart_rx_buffer[59] = DecToASCIIFun(Rxwifi_data);
 8001958:	79fb      	ldrb	r3, [r7, #7]
 800195a:	4618      	mov	r0, r3
 800195c:	f000 f9ce 	bl	8001cfc <DecToASCIIFun>
 8001960:	4603      	mov	r3, r0
 8001962:	461a      	mov	r2, r3
 8001964:	4b7d      	ldr	r3, [pc, #500]	; (8001b5c <ESPRxDecoder+0x11a4>)
 8001966:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
				Data_bufferptr=77;
 800196a:	4b7b      	ldr	r3, [pc, #492]	; (8001b58 <ESPRxDecoder+0x11a0>)
 800196c:	224d      	movs	r2, #77	; 0x4d
 800196e:	701a      	strb	r2, [r3, #0]
 8001970:	e031      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==77)//,
 8001972:	4b79      	ldr	r3, [pc, #484]	; (8001b58 <ESPRxDecoder+0x11a0>)
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	2b4d      	cmp	r3, #77	; 0x4d
 8001978:	d103      	bne.n	8001982 <ESPRxDecoder+0xfca>
			{
				Data_bufferptr=78;
 800197a:	4b77      	ldr	r3, [pc, #476]	; (8001b58 <ESPRxDecoder+0x11a0>)
 800197c:	224e      	movs	r2, #78	; 0x4e
 800197e:	701a      	strb	r2, [r3, #0]
 8001980:	e029      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==78)//resetStatus
 8001982:	4b75      	ldr	r3, [pc, #468]	; (8001b58 <ESPRxDecoder+0x11a0>)
 8001984:	781b      	ldrb	r3, [r3, #0]
 8001986:	2b4e      	cmp	r3, #78	; 0x4e
 8001988:	d10c      	bne.n	80019a4 <ESPRxDecoder+0xfec>
			{
				Uart_rx_buffer[60] = DecToASCIIFun(Rxwifi_data);
 800198a:	79fb      	ldrb	r3, [r7, #7]
 800198c:	4618      	mov	r0, r3
 800198e:	f000 f9b5 	bl	8001cfc <DecToASCIIFun>
 8001992:	4603      	mov	r3, r0
 8001994:	461a      	mov	r2, r3
 8001996:	4b71      	ldr	r3, [pc, #452]	; (8001b5c <ESPRxDecoder+0x11a4>)
 8001998:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
				Data_bufferptr=79;
 800199c:	4b6e      	ldr	r3, [pc, #440]	; (8001b58 <ESPRxDecoder+0x11a0>)
 800199e:	224f      	movs	r2, #79	; 0x4f
 80019a0:	701a      	strb	r2, [r3, #0]
 80019a2:	e018      	b.n	80019d6 <ESPRxDecoder+0x101e>
			}
			else if(Data_bufferptr==79)
 80019a4:	4b6c      	ldr	r3, [pc, #432]	; (8001b58 <ESPRxDecoder+0x11a0>)
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	2b4f      	cmp	r3, #79	; 0x4f
 80019aa:	d114      	bne.n	80019d6 <ESPRxDecoder+0x101e>
			{
				Uart_rx_buffer[61] = DecToASCIIFun(Rxwifi_data);
 80019ac:	79fb      	ldrb	r3, [r7, #7]
 80019ae:	4618      	mov	r0, r3
 80019b0:	f000 f9a4 	bl	8001cfc <DecToASCIIFun>
 80019b4:	4603      	mov	r3, r0
 80019b6:	461a      	mov	r2, r3
 80019b8:	4b68      	ldr	r3, [pc, #416]	; (8001b5c <ESPRxDecoder+0x11a4>)
 80019ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
				Data_bufferptr=0;
 80019be:	4b66      	ldr	r3, [pc, #408]	; (8001b58 <ESPRxDecoder+0x11a0>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	701a      	strb	r2, [r3, #0]
				RefreshBlockInfo = 0;
 80019c4:	4b66      	ldr	r3, [pc, #408]	; (8001b60 <ESPRxDecoder+0x11a8>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	701a      	strb	r2, [r3, #0]
				RxCompleteU2C1WIFI=1;
 80019ca:	4b66      	ldr	r3, [pc, #408]	; (8001b64 <ESPRxDecoder+0x11ac>)
 80019cc:	2201      	movs	r2, #1
 80019ce:	701a      	strb	r2, [r3, #0]
				Updatetimeinfo=1;
 80019d0:	4b65      	ldr	r3, [pc, #404]	; (8001b68 <ESPRxDecoder+0x11b0>)
 80019d2:	2201      	movs	r2, #1
 80019d4:	701a      	strb	r2, [r3, #0]
			}

		   if(Valid_DataWifi1)
 80019d6:	4b65      	ldr	r3, [pc, #404]	; (8001b6c <ESPRxDecoder+0x11b4>)
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	f000 809b 	beq.w	8001b16 <ESPRxDecoder+0x115e>
		   {
			 if((Rxwifi_data=='U')&&(bufferptr==0))
 80019e0:	79fb      	ldrb	r3, [r7, #7]
 80019e2:	2b55      	cmp	r3, #85	; 0x55
 80019e4:	d107      	bne.n	80019f6 <ESPRxDecoder+0x103e>
 80019e6:	4b62      	ldr	r3, [pc, #392]	; (8001b70 <ESPRxDecoder+0x11b8>)
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d103      	bne.n	80019f6 <ESPRxDecoder+0x103e>
			 {
			 	bufferptr=1;
 80019ee:	4b60      	ldr	r3, [pc, #384]	; (8001b70 <ESPRxDecoder+0x11b8>)
 80019f0:	2201      	movs	r2, #1
 80019f2:	701a      	strb	r2, [r3, #0]
 80019f4:	e040      	b.n	8001a78 <ESPRxDecoder+0x10c0>
			 }
			 else if((Rxwifi_data=='n')&&(bufferptr==1))
 80019f6:	79fb      	ldrb	r3, [r7, #7]
 80019f8:	2b6e      	cmp	r3, #110	; 0x6e
 80019fa:	d107      	bne.n	8001a0c <ESPRxDecoder+0x1054>
 80019fc:	4b5c      	ldr	r3, [pc, #368]	; (8001b70 <ESPRxDecoder+0x11b8>)
 80019fe:	781b      	ldrb	r3, [r3, #0]
 8001a00:	2b01      	cmp	r3, #1
 8001a02:	d103      	bne.n	8001a0c <ESPRxDecoder+0x1054>
			 {
			 	bufferptr=2;
 8001a04:	4b5a      	ldr	r3, [pc, #360]	; (8001b70 <ESPRxDecoder+0x11b8>)
 8001a06:	2202      	movs	r2, #2
 8001a08:	701a      	strb	r2, [r3, #0]
 8001a0a:	e035      	b.n	8001a78 <ESPRxDecoder+0x10c0>
			 }
			 else if((Rxwifi_data=='l')&&(bufferptr==2))
 8001a0c:	79fb      	ldrb	r3, [r7, #7]
 8001a0e:	2b6c      	cmp	r3, #108	; 0x6c
 8001a10:	d107      	bne.n	8001a22 <ESPRxDecoder+0x106a>
 8001a12:	4b57      	ldr	r3, [pc, #348]	; (8001b70 <ESPRxDecoder+0x11b8>)
 8001a14:	781b      	ldrb	r3, [r3, #0]
 8001a16:	2b02      	cmp	r3, #2
 8001a18:	d103      	bne.n	8001a22 <ESPRxDecoder+0x106a>
			 {
			    bufferptr=3;
 8001a1a:	4b55      	ldr	r3, [pc, #340]	; (8001b70 <ESPRxDecoder+0x11b8>)
 8001a1c:	2203      	movs	r2, #3
 8001a1e:	701a      	strb	r2, [r3, #0]
 8001a20:	e02a      	b.n	8001a78 <ESPRxDecoder+0x10c0>
			 }
			 else if((Rxwifi_data=='i')&&(bufferptr==3))
 8001a22:	79fb      	ldrb	r3, [r7, #7]
 8001a24:	2b69      	cmp	r3, #105	; 0x69
 8001a26:	d107      	bne.n	8001a38 <ESPRxDecoder+0x1080>
 8001a28:	4b51      	ldr	r3, [pc, #324]	; (8001b70 <ESPRxDecoder+0x11b8>)
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	2b03      	cmp	r3, #3
 8001a2e:	d103      	bne.n	8001a38 <ESPRxDecoder+0x1080>
			 {
			    bufferptr=4;
 8001a30:	4b4f      	ldr	r3, [pc, #316]	; (8001b70 <ESPRxDecoder+0x11b8>)
 8001a32:	2204      	movs	r2, #4
 8001a34:	701a      	strb	r2, [r3, #0]
 8001a36:	e01f      	b.n	8001a78 <ESPRxDecoder+0x10c0>
			 }
			 else if((Rxwifi_data=='n')&&(bufferptr==4))
 8001a38:	79fb      	ldrb	r3, [r7, #7]
 8001a3a:	2b6e      	cmp	r3, #110	; 0x6e
 8001a3c:	d107      	bne.n	8001a4e <ESPRxDecoder+0x1096>
 8001a3e:	4b4c      	ldr	r3, [pc, #304]	; (8001b70 <ESPRxDecoder+0x11b8>)
 8001a40:	781b      	ldrb	r3, [r3, #0]
 8001a42:	2b04      	cmp	r3, #4
 8001a44:	d103      	bne.n	8001a4e <ESPRxDecoder+0x1096>
			 {
			    bufferptr=5;
 8001a46:	4b4a      	ldr	r3, [pc, #296]	; (8001b70 <ESPRxDecoder+0x11b8>)
 8001a48:	2205      	movs	r2, #5
 8001a4a:	701a      	strb	r2, [r3, #0]
 8001a4c:	e014      	b.n	8001a78 <ESPRxDecoder+0x10c0>
			 }
			 else if((Rxwifi_data=='k')&&(bufferptr==5))
 8001a4e:	79fb      	ldrb	r3, [r7, #7]
 8001a50:	2b6b      	cmp	r3, #107	; 0x6b
 8001a52:	d111      	bne.n	8001a78 <ESPRxDecoder+0x10c0>
 8001a54:	4b46      	ldr	r3, [pc, #280]	; (8001b70 <ESPRxDecoder+0x11b8>)
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	2b05      	cmp	r3, #5
 8001a5a:	d10d      	bne.n	8001a78 <ESPRxDecoder+0x10c0>
			 {
			    bufferptr=0;
 8001a5c:	4b44      	ldr	r3, [pc, #272]	; (8001b70 <ESPRxDecoder+0x11b8>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8001a62:	2300      	movs	r3, #0
 8001a64:	71bb      	strb	r3, [r7, #6]
				wifi_command=102;
 8001a66:	4b43      	ldr	r3, [pc, #268]	; (8001b74 <ESPRxDecoder+0x11bc>)
 8001a68:	2266      	movs	r2, #102	; 0x66
 8001a6a:	701a      	strb	r2, [r3, #0]
				//RefreshBlockInfo=0;//update at rx end
				Error_Close=0;
 8001a6c:	4b42      	ldr	r3, [pc, #264]	; (8001b78 <ESPRxDecoder+0x11c0>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	701a      	strb	r2, [r3, #0]
				Valid_DataWifi1=0;
 8001a72:	4b3e      	ldr	r3, [pc, #248]	; (8001b6c <ESPRxDecoder+0x11b4>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	701a      	strb	r2, [r3, #0]
				//RxCompleteU2C1WIFI=1;			  /*receive complete*/
			 }
			 if((Rxwifi_data=='C')&&(bufferptr==0))
 8001a78:	79fb      	ldrb	r3, [r7, #7]
 8001a7a:	2b43      	cmp	r3, #67	; 0x43
 8001a7c:	d107      	bne.n	8001a8e <ESPRxDecoder+0x10d6>
 8001a7e:	4b3c      	ldr	r3, [pc, #240]	; (8001b70 <ESPRxDecoder+0x11b8>)
 8001a80:	781b      	ldrb	r3, [r3, #0]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d103      	bne.n	8001a8e <ESPRxDecoder+0x10d6>
			 {
			 	bufferptr=1;
 8001a86:	4b3a      	ldr	r3, [pc, #232]	; (8001b70 <ESPRxDecoder+0x11b8>)
 8001a88:	2201      	movs	r2, #1
 8001a8a:	701a      	strb	r2, [r3, #0]
 8001a8c:	e0fc      	b.n	8001c88 <ESPRxDecoder+0x12d0>
			 }
			 else if((Rxwifi_data=='L')&&(bufferptr==1))
 8001a8e:	79fb      	ldrb	r3, [r7, #7]
 8001a90:	2b4c      	cmp	r3, #76	; 0x4c
 8001a92:	d107      	bne.n	8001aa4 <ESPRxDecoder+0x10ec>
 8001a94:	4b36      	ldr	r3, [pc, #216]	; (8001b70 <ESPRxDecoder+0x11b8>)
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	d103      	bne.n	8001aa4 <ESPRxDecoder+0x10ec>
			 {
			 	bufferptr=2;
 8001a9c:	4b34      	ldr	r3, [pc, #208]	; (8001b70 <ESPRxDecoder+0x11b8>)
 8001a9e:	2202      	movs	r2, #2
 8001aa0:	701a      	strb	r2, [r3, #0]
 8001aa2:	e0f1      	b.n	8001c88 <ESPRxDecoder+0x12d0>
			 }
			 else if((Rxwifi_data=='O')&&(bufferptr==2))
 8001aa4:	79fb      	ldrb	r3, [r7, #7]
 8001aa6:	2b4f      	cmp	r3, #79	; 0x4f
 8001aa8:	d107      	bne.n	8001aba <ESPRxDecoder+0x1102>
 8001aaa:	4b31      	ldr	r3, [pc, #196]	; (8001b70 <ESPRxDecoder+0x11b8>)
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	2b02      	cmp	r3, #2
 8001ab0:	d103      	bne.n	8001aba <ESPRxDecoder+0x1102>
			 {
			    bufferptr=3;
 8001ab2:	4b2f      	ldr	r3, [pc, #188]	; (8001b70 <ESPRxDecoder+0x11b8>)
 8001ab4:	2203      	movs	r2, #3
 8001ab6:	701a      	strb	r2, [r3, #0]
 8001ab8:	e0e6      	b.n	8001c88 <ESPRxDecoder+0x12d0>
			 }
			 else if((Rxwifi_data=='S')&&(bufferptr==3))
 8001aba:	79fb      	ldrb	r3, [r7, #7]
 8001abc:	2b53      	cmp	r3, #83	; 0x53
 8001abe:	d107      	bne.n	8001ad0 <ESPRxDecoder+0x1118>
 8001ac0:	4b2b      	ldr	r3, [pc, #172]	; (8001b70 <ESPRxDecoder+0x11b8>)
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	2b03      	cmp	r3, #3
 8001ac6:	d103      	bne.n	8001ad0 <ESPRxDecoder+0x1118>
			 {
			    bufferptr=4;
 8001ac8:	4b29      	ldr	r3, [pc, #164]	; (8001b70 <ESPRxDecoder+0x11b8>)
 8001aca:	2204      	movs	r2, #4
 8001acc:	701a      	strb	r2, [r3, #0]
 8001ace:	e0db      	b.n	8001c88 <ESPRxDecoder+0x12d0>
			 }
			 else if((Rxwifi_data=='E')&&(bufferptr==4))
 8001ad0:	79fb      	ldrb	r3, [r7, #7]
 8001ad2:	2b45      	cmp	r3, #69	; 0x45
 8001ad4:	d107      	bne.n	8001ae6 <ESPRxDecoder+0x112e>
 8001ad6:	4b26      	ldr	r3, [pc, #152]	; (8001b70 <ESPRxDecoder+0x11b8>)
 8001ad8:	781b      	ldrb	r3, [r3, #0]
 8001ada:	2b04      	cmp	r3, #4
 8001adc:	d103      	bne.n	8001ae6 <ESPRxDecoder+0x112e>
			 {
			    bufferptr=5;
 8001ade:	4b24      	ldr	r3, [pc, #144]	; (8001b70 <ESPRxDecoder+0x11b8>)
 8001ae0:	2205      	movs	r2, #5
 8001ae2:	701a      	strb	r2, [r3, #0]
 8001ae4:	e0d0      	b.n	8001c88 <ESPRxDecoder+0x12d0>
			 }
			 else if((Rxwifi_data=='D')&&(bufferptr==5))
 8001ae6:	79fb      	ldrb	r3, [r7, #7]
 8001ae8:	2b44      	cmp	r3, #68	; 0x44
 8001aea:	f040 80f7 	bne.w	8001cdc <ESPRxDecoder+0x1324>
 8001aee:	4b20      	ldr	r3, [pc, #128]	; (8001b70 <ESPRxDecoder+0x11b8>)
 8001af0:	781b      	ldrb	r3, [r3, #0]
 8001af2:	2b05      	cmp	r3, #5
 8001af4:	f040 80f2 	bne.w	8001cdc <ESPRxDecoder+0x1324>
			 {
			    bufferptr=0;
 8001af8:	4b1d      	ldr	r3, [pc, #116]	; (8001b70 <ESPRxDecoder+0x11b8>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8001afe:	2300      	movs	r3, #0
 8001b00:	71bb      	strb	r3, [r7, #6]
				wifi_command=102;
 8001b02:	4b1c      	ldr	r3, [pc, #112]	; (8001b74 <ESPRxDecoder+0x11bc>)
 8001b04:	2266      	movs	r2, #102	; 0x66
 8001b06:	701a      	strb	r2, [r3, #0]
				//RefreshBlockInfo=0;//update at rx end
				Error_Close=0;
 8001b08:	4b1b      	ldr	r3, [pc, #108]	; (8001b78 <ESPRxDecoder+0x11c0>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	701a      	strb	r2, [r3, #0]
				Valid_DataWifi1=0;
 8001b0e:	4b17      	ldr	r3, [pc, #92]	; (8001b6c <ESPRxDecoder+0x11b4>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	701a      	strb	r2, [r3, #0]
					wifi_command=102;}
				Valid_DataWifi1=0;
				//RxCompleteU2C1WIFI=0;   /*Wrong receive*/
			 }
			}
		break;
 8001b14:	e0e2      	b.n	8001cdc <ESPRxDecoder+0x1324>
			  if((Rxwifi_data=='U')&&(bufferptr==0))
 8001b16:	79fb      	ldrb	r3, [r7, #7]
 8001b18:	2b55      	cmp	r3, #85	; 0x55
 8001b1a:	d107      	bne.n	8001b2c <ESPRxDecoder+0x1174>
 8001b1c:	4b14      	ldr	r3, [pc, #80]	; (8001b70 <ESPRxDecoder+0x11b8>)
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d103      	bne.n	8001b2c <ESPRxDecoder+0x1174>
			 	bufferptr=1;
 8001b24:	4b12      	ldr	r3, [pc, #72]	; (8001b70 <ESPRxDecoder+0x11b8>)
 8001b26:	2201      	movs	r2, #1
 8001b28:	701a      	strb	r2, [r3, #0]
 8001b2a:	e052      	b.n	8001bd2 <ESPRxDecoder+0x121a>
			 else if((Rxwifi_data=='n')&&(bufferptr==1))
 8001b2c:	79fb      	ldrb	r3, [r7, #7]
 8001b2e:	2b6e      	cmp	r3, #110	; 0x6e
 8001b30:	d107      	bne.n	8001b42 <ESPRxDecoder+0x118a>
 8001b32:	4b0f      	ldr	r3, [pc, #60]	; (8001b70 <ESPRxDecoder+0x11b8>)
 8001b34:	781b      	ldrb	r3, [r3, #0]
 8001b36:	2b01      	cmp	r3, #1
 8001b38:	d103      	bne.n	8001b42 <ESPRxDecoder+0x118a>
			 	bufferptr=2;
 8001b3a:	4b0d      	ldr	r3, [pc, #52]	; (8001b70 <ESPRxDecoder+0x11b8>)
 8001b3c:	2202      	movs	r2, #2
 8001b3e:	701a      	strb	r2, [r3, #0]
 8001b40:	e047      	b.n	8001bd2 <ESPRxDecoder+0x121a>
			 else if((Rxwifi_data=='l')&&(bufferptr==2))
 8001b42:	79fb      	ldrb	r3, [r7, #7]
 8001b44:	2b6c      	cmp	r3, #108	; 0x6c
 8001b46:	d119      	bne.n	8001b7c <ESPRxDecoder+0x11c4>
 8001b48:	4b09      	ldr	r3, [pc, #36]	; (8001b70 <ESPRxDecoder+0x11b8>)
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	2b02      	cmp	r3, #2
 8001b4e:	d115      	bne.n	8001b7c <ESPRxDecoder+0x11c4>
			    bufferptr=3;
 8001b50:	4b07      	ldr	r3, [pc, #28]	; (8001b70 <ESPRxDecoder+0x11b8>)
 8001b52:	2203      	movs	r2, #3
 8001b54:	701a      	strb	r2, [r3, #0]
 8001b56:	e03c      	b.n	8001bd2 <ESPRxDecoder+0x121a>
 8001b58:	200000ea 	.word	0x200000ea
 8001b5c:	200000a4 	.word	0x200000a4
 8001b60:	20000bc2 	.word	0x20000bc2
 8001b64:	200000ef 	.word	0x200000ef
 8001b68:	200000ee 	.word	0x200000ee
 8001b6c:	200000f0 	.word	0x200000f0
 8001b70:	20000bb8 	.word	0x20000bb8
 8001b74:	200009f1 	.word	0x200009f1
 8001b78:	200000ed 	.word	0x200000ed
			 else if((Rxwifi_data=='i')&&(bufferptr==3))
 8001b7c:	79fb      	ldrb	r3, [r7, #7]
 8001b7e:	2b69      	cmp	r3, #105	; 0x69
 8001b80:	d107      	bne.n	8001b92 <ESPRxDecoder+0x11da>
 8001b82:	4b5a      	ldr	r3, [pc, #360]	; (8001cec <ESPRxDecoder+0x1334>)
 8001b84:	781b      	ldrb	r3, [r3, #0]
 8001b86:	2b03      	cmp	r3, #3
 8001b88:	d103      	bne.n	8001b92 <ESPRxDecoder+0x11da>
			    bufferptr=4;
 8001b8a:	4b58      	ldr	r3, [pc, #352]	; (8001cec <ESPRxDecoder+0x1334>)
 8001b8c:	2204      	movs	r2, #4
 8001b8e:	701a      	strb	r2, [r3, #0]
 8001b90:	e01f      	b.n	8001bd2 <ESPRxDecoder+0x121a>
			 else if((Rxwifi_data=='n')&&(bufferptr==4))
 8001b92:	79fb      	ldrb	r3, [r7, #7]
 8001b94:	2b6e      	cmp	r3, #110	; 0x6e
 8001b96:	d107      	bne.n	8001ba8 <ESPRxDecoder+0x11f0>
 8001b98:	4b54      	ldr	r3, [pc, #336]	; (8001cec <ESPRxDecoder+0x1334>)
 8001b9a:	781b      	ldrb	r3, [r3, #0]
 8001b9c:	2b04      	cmp	r3, #4
 8001b9e:	d103      	bne.n	8001ba8 <ESPRxDecoder+0x11f0>
			    bufferptr=5;
 8001ba0:	4b52      	ldr	r3, [pc, #328]	; (8001cec <ESPRxDecoder+0x1334>)
 8001ba2:	2205      	movs	r2, #5
 8001ba4:	701a      	strb	r2, [r3, #0]
 8001ba6:	e014      	b.n	8001bd2 <ESPRxDecoder+0x121a>
			 else if((Rxwifi_data=='k')&&(bufferptr==5))
 8001ba8:	79fb      	ldrb	r3, [r7, #7]
 8001baa:	2b6b      	cmp	r3, #107	; 0x6b
 8001bac:	d111      	bne.n	8001bd2 <ESPRxDecoder+0x121a>
 8001bae:	4b4f      	ldr	r3, [pc, #316]	; (8001cec <ESPRxDecoder+0x1334>)
 8001bb0:	781b      	ldrb	r3, [r3, #0]
 8001bb2:	2b05      	cmp	r3, #5
 8001bb4:	d10d      	bne.n	8001bd2 <ESPRxDecoder+0x121a>
			    bufferptr=0;
 8001bb6:	4b4d      	ldr	r3, [pc, #308]	; (8001cec <ESPRxDecoder+0x1334>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	71bb      	strb	r3, [r7, #6]
				wifi_command=102;
 8001bc0:	4b4b      	ldr	r3, [pc, #300]	; (8001cf0 <ESPRxDecoder+0x1338>)
 8001bc2:	2266      	movs	r2, #102	; 0x66
 8001bc4:	701a      	strb	r2, [r3, #0]
				Error_Close=0;
 8001bc6:	4b4b      	ldr	r3, [pc, #300]	; (8001cf4 <ESPRxDecoder+0x133c>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	701a      	strb	r2, [r3, #0]
				Valid_DataWifi1=0;
 8001bcc:	4b4a      	ldr	r3, [pc, #296]	; (8001cf8 <ESPRxDecoder+0x1340>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	701a      	strb	r2, [r3, #0]
			   if((Rxwifi_data=='C')&&(bufferptr==0))
 8001bd2:	79fb      	ldrb	r3, [r7, #7]
 8001bd4:	2b43      	cmp	r3, #67	; 0x43
 8001bd6:	d107      	bne.n	8001be8 <ESPRxDecoder+0x1230>
 8001bd8:	4b44      	ldr	r3, [pc, #272]	; (8001cec <ESPRxDecoder+0x1334>)
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d103      	bne.n	8001be8 <ESPRxDecoder+0x1230>
			 	bufferptr=1;
 8001be0:	4b42      	ldr	r3, [pc, #264]	; (8001cec <ESPRxDecoder+0x1334>)
 8001be2:	2201      	movs	r2, #1
 8001be4:	701a      	strb	r2, [r3, #0]
 8001be6:	e04f      	b.n	8001c88 <ESPRxDecoder+0x12d0>
			 else if((Rxwifi_data=='L')&&(bufferptr==1))
 8001be8:	79fb      	ldrb	r3, [r7, #7]
 8001bea:	2b4c      	cmp	r3, #76	; 0x4c
 8001bec:	d107      	bne.n	8001bfe <ESPRxDecoder+0x1246>
 8001bee:	4b3f      	ldr	r3, [pc, #252]	; (8001cec <ESPRxDecoder+0x1334>)
 8001bf0:	781b      	ldrb	r3, [r3, #0]
 8001bf2:	2b01      	cmp	r3, #1
 8001bf4:	d103      	bne.n	8001bfe <ESPRxDecoder+0x1246>
			 	bufferptr=2;
 8001bf6:	4b3d      	ldr	r3, [pc, #244]	; (8001cec <ESPRxDecoder+0x1334>)
 8001bf8:	2202      	movs	r2, #2
 8001bfa:	701a      	strb	r2, [r3, #0]
 8001bfc:	e044      	b.n	8001c88 <ESPRxDecoder+0x12d0>
			 else if((Rxwifi_data=='O')&&(bufferptr==2))
 8001bfe:	79fb      	ldrb	r3, [r7, #7]
 8001c00:	2b4f      	cmp	r3, #79	; 0x4f
 8001c02:	d107      	bne.n	8001c14 <ESPRxDecoder+0x125c>
 8001c04:	4b39      	ldr	r3, [pc, #228]	; (8001cec <ESPRxDecoder+0x1334>)
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	2b02      	cmp	r3, #2
 8001c0a:	d103      	bne.n	8001c14 <ESPRxDecoder+0x125c>
			    bufferptr=3;
 8001c0c:	4b37      	ldr	r3, [pc, #220]	; (8001cec <ESPRxDecoder+0x1334>)
 8001c0e:	2203      	movs	r2, #3
 8001c10:	701a      	strb	r2, [r3, #0]
 8001c12:	e039      	b.n	8001c88 <ESPRxDecoder+0x12d0>
			 else if((Rxwifi_data=='S')&&(bufferptr==3))
 8001c14:	79fb      	ldrb	r3, [r7, #7]
 8001c16:	2b53      	cmp	r3, #83	; 0x53
 8001c18:	d107      	bne.n	8001c2a <ESPRxDecoder+0x1272>
 8001c1a:	4b34      	ldr	r3, [pc, #208]	; (8001cec <ESPRxDecoder+0x1334>)
 8001c1c:	781b      	ldrb	r3, [r3, #0]
 8001c1e:	2b03      	cmp	r3, #3
 8001c20:	d103      	bne.n	8001c2a <ESPRxDecoder+0x1272>
			    bufferptr=4;
 8001c22:	4b32      	ldr	r3, [pc, #200]	; (8001cec <ESPRxDecoder+0x1334>)
 8001c24:	2204      	movs	r2, #4
 8001c26:	701a      	strb	r2, [r3, #0]
 8001c28:	e02e      	b.n	8001c88 <ESPRxDecoder+0x12d0>
			 else if((Rxwifi_data=='E')&&(bufferptr==4))
 8001c2a:	79fb      	ldrb	r3, [r7, #7]
 8001c2c:	2b45      	cmp	r3, #69	; 0x45
 8001c2e:	d107      	bne.n	8001c40 <ESPRxDecoder+0x1288>
 8001c30:	4b2e      	ldr	r3, [pc, #184]	; (8001cec <ESPRxDecoder+0x1334>)
 8001c32:	781b      	ldrb	r3, [r3, #0]
 8001c34:	2b04      	cmp	r3, #4
 8001c36:	d103      	bne.n	8001c40 <ESPRxDecoder+0x1288>
			    bufferptr=5;
 8001c38:	4b2c      	ldr	r3, [pc, #176]	; (8001cec <ESPRxDecoder+0x1334>)
 8001c3a:	2205      	movs	r2, #5
 8001c3c:	701a      	strb	r2, [r3, #0]
 8001c3e:	e023      	b.n	8001c88 <ESPRxDecoder+0x12d0>
			 else if((Rxwifi_data=='D')&&(bufferptr==5))
 8001c40:	79fb      	ldrb	r3, [r7, #7]
 8001c42:	2b44      	cmp	r3, #68	; 0x44
 8001c44:	d14a      	bne.n	8001cdc <ESPRxDecoder+0x1324>
 8001c46:	4b29      	ldr	r3, [pc, #164]	; (8001cec <ESPRxDecoder+0x1334>)
 8001c48:	781b      	ldrb	r3, [r3, #0]
 8001c4a:	2b05      	cmp	r3, #5
 8001c4c:	d146      	bne.n	8001cdc <ESPRxDecoder+0x1324>
			    bufferptr=0;
 8001c4e:	4b27      	ldr	r3, [pc, #156]	; (8001cec <ESPRxDecoder+0x1334>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8001c54:	2300      	movs	r3, #0
 8001c56:	71bb      	strb	r3, [r7, #6]
				if(++Error_Close>3){wifi_command=10;Error_Close=0;}
 8001c58:	4b26      	ldr	r3, [pc, #152]	; (8001cf4 <ESPRxDecoder+0x133c>)
 8001c5a:	781b      	ldrb	r3, [r3, #0]
 8001c5c:	3301      	adds	r3, #1
 8001c5e:	b2da      	uxtb	r2, r3
 8001c60:	4b24      	ldr	r3, [pc, #144]	; (8001cf4 <ESPRxDecoder+0x133c>)
 8001c62:	701a      	strb	r2, [r3, #0]
 8001c64:	4b23      	ldr	r3, [pc, #140]	; (8001cf4 <ESPRxDecoder+0x133c>)
 8001c66:	781b      	ldrb	r3, [r3, #0]
 8001c68:	2b03      	cmp	r3, #3
 8001c6a:	d906      	bls.n	8001c7a <ESPRxDecoder+0x12c2>
 8001c6c:	4b20      	ldr	r3, [pc, #128]	; (8001cf0 <ESPRxDecoder+0x1338>)
 8001c6e:	220a      	movs	r2, #10
 8001c70:	701a      	strb	r2, [r3, #0]
 8001c72:	4b20      	ldr	r3, [pc, #128]	; (8001cf4 <ESPRxDecoder+0x133c>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	701a      	strb	r2, [r3, #0]
 8001c78:	e002      	b.n	8001c80 <ESPRxDecoder+0x12c8>
					wifi_command=102;}
 8001c7a:	4b1d      	ldr	r3, [pc, #116]	; (8001cf0 <ESPRxDecoder+0x1338>)
 8001c7c:	2266      	movs	r2, #102	; 0x66
 8001c7e:	701a      	strb	r2, [r3, #0]
				Valid_DataWifi1=0;
 8001c80:	4b1d      	ldr	r3, [pc, #116]	; (8001cf8 <ESPRxDecoder+0x1340>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	701a      	strb	r2, [r3, #0]
		break;
 8001c86:	e029      	b.n	8001cdc <ESPRxDecoder+0x1324>
 8001c88:	e028      	b.n	8001cdc <ESPRxDecoder+0x1324>
		case 8:
			 if((Rxwifi_data=='O')&&(bufferptr==0))
 8001c8a:	79fb      	ldrb	r3, [r7, #7]
 8001c8c:	2b4f      	cmp	r3, #79	; 0x4f
 8001c8e:	d107      	bne.n	8001ca0 <ESPRxDecoder+0x12e8>
 8001c90:	4b16      	ldr	r3, [pc, #88]	; (8001cec <ESPRxDecoder+0x1334>)
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d103      	bne.n	8001ca0 <ESPRxDecoder+0x12e8>
			 {
			 	bufferptr=1;
 8001c98:	4b14      	ldr	r3, [pc, #80]	; (8001cec <ESPRxDecoder+0x1334>)
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	701a      	strb	r2, [r3, #0]
			 {
			 	bufferptr=0;
				Rxseqdecoder=0;
				wifi_command=20;
			 }
		break;
 8001c9e:	e01f      	b.n	8001ce0 <ESPRxDecoder+0x1328>
			 else if((Rxwifi_data=='K')&&(bufferptr==1))
 8001ca0:	79fb      	ldrb	r3, [r7, #7]
 8001ca2:	2b4b      	cmp	r3, #75	; 0x4b
 8001ca4:	d11c      	bne.n	8001ce0 <ESPRxDecoder+0x1328>
 8001ca6:	4b11      	ldr	r3, [pc, #68]	; (8001cec <ESPRxDecoder+0x1334>)
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	2b01      	cmp	r3, #1
 8001cac:	d118      	bne.n	8001ce0 <ESPRxDecoder+0x1328>
			 	bufferptr=0;
 8001cae:	4b0f      	ldr	r3, [pc, #60]	; (8001cec <ESPRxDecoder+0x1334>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	71bb      	strb	r3, [r7, #6]
				wifi_command=20;
 8001cb8:	4b0d      	ldr	r3, [pc, #52]	; (8001cf0 <ESPRxDecoder+0x1338>)
 8001cba:	2214      	movs	r2, #20
 8001cbc:	701a      	strb	r2, [r3, #0]
		break;
 8001cbe:	e00f      	b.n	8001ce0 <ESPRxDecoder+0x1328>
	   	default:
		break;
 8001cc0:	bf00      	nop
 8001cc2:	e00e      	b.n	8001ce2 <ESPRxDecoder+0x132a>
		break;
 8001cc4:	bf00      	nop
 8001cc6:	e00c      	b.n	8001ce2 <ESPRxDecoder+0x132a>
		break;
 8001cc8:	bf00      	nop
 8001cca:	e00a      	b.n	8001ce2 <ESPRxDecoder+0x132a>
		break;
 8001ccc:	bf00      	nop
 8001cce:	e008      	b.n	8001ce2 <ESPRxDecoder+0x132a>
		break;
 8001cd0:	bf00      	nop
 8001cd2:	e006      	b.n	8001ce2 <ESPRxDecoder+0x132a>
		break;
 8001cd4:	bf00      	nop
 8001cd6:	e004      	b.n	8001ce2 <ESPRxDecoder+0x132a>
		break;
 8001cd8:	bf00      	nop
 8001cda:	e002      	b.n	8001ce2 <ESPRxDecoder+0x132a>
		break;
 8001cdc:	bf00      	nop
 8001cde:	e000      	b.n	8001ce2 <ESPRxDecoder+0x132a>
		break;
 8001ce0:	bf00      	nop
		}
}
 8001ce2:	bf00      	nop
 8001ce4:	3708      	adds	r7, #8
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	20000bb8 	.word	0x20000bb8
 8001cf0:	200009f1 	.word	0x200009f1
 8001cf4:	200000ed 	.word	0x200000ed
 8001cf8:	200000f0 	.word	0x200000f0

08001cfc <DecToASCIIFun>:

unsigned char DecToASCIIFun(unsigned char TempVar)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b085      	sub	sp, #20
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	4603      	mov	r3, r0
 8001d04:	71fb      	strb	r3, [r7, #7]
	unsigned char  ASCIIHex;
	switch(TempVar)
 8001d06:	79fb      	ldrb	r3, [r7, #7]
 8001d08:	3b30      	subs	r3, #48	; 0x30
 8001d0a:	2b16      	cmp	r3, #22
 8001d0c:	d860      	bhi.n	8001dd0 <DecToASCIIFun+0xd4>
 8001d0e:	a201      	add	r2, pc, #4	; (adr r2, 8001d14 <DecToASCIIFun+0x18>)
 8001d10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d14:	08001d71 	.word	0x08001d71
 8001d18:	08001d77 	.word	0x08001d77
 8001d1c:	08001d7d 	.word	0x08001d7d
 8001d20:	08001d83 	.word	0x08001d83
 8001d24:	08001d89 	.word	0x08001d89
 8001d28:	08001d8f 	.word	0x08001d8f
 8001d2c:	08001d95 	.word	0x08001d95
 8001d30:	08001d9b 	.word	0x08001d9b
 8001d34:	08001da1 	.word	0x08001da1
 8001d38:	08001da7 	.word	0x08001da7
 8001d3c:	08001dd1 	.word	0x08001dd1
 8001d40:	08001dd1 	.word	0x08001dd1
 8001d44:	08001dd1 	.word	0x08001dd1
 8001d48:	08001dd1 	.word	0x08001dd1
 8001d4c:	08001dd1 	.word	0x08001dd1
 8001d50:	08001dd1 	.word	0x08001dd1
 8001d54:	08001dd1 	.word	0x08001dd1
 8001d58:	08001dad 	.word	0x08001dad
 8001d5c:	08001db3 	.word	0x08001db3
 8001d60:	08001db9 	.word	0x08001db9
 8001d64:	08001dbf 	.word	0x08001dbf
 8001d68:	08001dc5 	.word	0x08001dc5
 8001d6c:	08001dcb 	.word	0x08001dcb
	{
	case 48:
			ASCIIHex = 0x00;
 8001d70:	2300      	movs	r3, #0
 8001d72:	73fb      	strb	r3, [r7, #15]
			break;
 8001d74:	e02c      	b.n	8001dd0 <DecToASCIIFun+0xd4>
	case 49:
			ASCIIHex = 0x01;
 8001d76:	2301      	movs	r3, #1
 8001d78:	73fb      	strb	r3, [r7, #15]
			break;
 8001d7a:	e029      	b.n	8001dd0 <DecToASCIIFun+0xd4>
	case 50:
			ASCIIHex = 0x02;
 8001d7c:	2302      	movs	r3, #2
 8001d7e:	73fb      	strb	r3, [r7, #15]
			break;
 8001d80:	e026      	b.n	8001dd0 <DecToASCIIFun+0xd4>
	case 51:
			ASCIIHex = 0x03;
 8001d82:	2303      	movs	r3, #3
 8001d84:	73fb      	strb	r3, [r7, #15]
			break;
 8001d86:	e023      	b.n	8001dd0 <DecToASCIIFun+0xd4>
	case 52:
			ASCIIHex = 0x04;
 8001d88:	2304      	movs	r3, #4
 8001d8a:	73fb      	strb	r3, [r7, #15]
			break;
 8001d8c:	e020      	b.n	8001dd0 <DecToASCIIFun+0xd4>
	case 53:
			ASCIIHex = 0x05;
 8001d8e:	2305      	movs	r3, #5
 8001d90:	73fb      	strb	r3, [r7, #15]
			break;
 8001d92:	e01d      	b.n	8001dd0 <DecToASCIIFun+0xd4>
	case 54:
			ASCIIHex = 0x06;
 8001d94:	2306      	movs	r3, #6
 8001d96:	73fb      	strb	r3, [r7, #15]
			break;
 8001d98:	e01a      	b.n	8001dd0 <DecToASCIIFun+0xd4>
	case 55:
			ASCIIHex = 0x07;
 8001d9a:	2307      	movs	r3, #7
 8001d9c:	73fb      	strb	r3, [r7, #15]
			break;
 8001d9e:	e017      	b.n	8001dd0 <DecToASCIIFun+0xd4>
	case 56:
			ASCIIHex = 0x08;
 8001da0:	2308      	movs	r3, #8
 8001da2:	73fb      	strb	r3, [r7, #15]
			break;
 8001da4:	e014      	b.n	8001dd0 <DecToASCIIFun+0xd4>
	case 57:
			ASCIIHex = 0x09;
 8001da6:	2309      	movs	r3, #9
 8001da8:	73fb      	strb	r3, [r7, #15]
			break;
 8001daa:	e011      	b.n	8001dd0 <DecToASCIIFun+0xd4>
	case 65:
			ASCIIHex = 0x0A;
 8001dac:	230a      	movs	r3, #10
 8001dae:	73fb      	strb	r3, [r7, #15]
			break;
 8001db0:	e00e      	b.n	8001dd0 <DecToASCIIFun+0xd4>
	case 66:
			ASCIIHex = 0x0B;
 8001db2:	230b      	movs	r3, #11
 8001db4:	73fb      	strb	r3, [r7, #15]
			break;
 8001db6:	e00b      	b.n	8001dd0 <DecToASCIIFun+0xd4>
	case 67:
			ASCIIHex = 0x0C;
 8001db8:	230c      	movs	r3, #12
 8001dba:	73fb      	strb	r3, [r7, #15]
			break;
 8001dbc:	e008      	b.n	8001dd0 <DecToASCIIFun+0xd4>
	case 68:
			ASCIIHex = 0x0D;
 8001dbe:	230d      	movs	r3, #13
 8001dc0:	73fb      	strb	r3, [r7, #15]
			break;
 8001dc2:	e005      	b.n	8001dd0 <DecToASCIIFun+0xd4>
	case 69:
			ASCIIHex = 0x0E;
 8001dc4:	230e      	movs	r3, #14
 8001dc6:	73fb      	strb	r3, [r7, #15]
			break;
 8001dc8:	e002      	b.n	8001dd0 <DecToASCIIFun+0xd4>
	case 70:
			ASCIIHex = 0x0F;
 8001dca:	230f      	movs	r3, #15
 8001dcc:	73fb      	strb	r3, [r7, #15]
			break;
 8001dce:	bf00      	nop
	}
	return (ASCIIHex);
 8001dd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	3714      	adds	r7, #20
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ddc:	4770      	bx	lr
 8001dde:	bf00      	nop

08001de0 <HAL_TIM_PeriodElapsedCallback>:
 uint8_t LocCount1S;
 extern uint8_t MAC_A_Prod_Input1_StartTimer;
 extern uint16_t MAC_A_Prod_Input1_CountBase;
 
 void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 {
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b082      	sub	sp, #8
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
 	if(htim == &htim7)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	4a1e      	ldr	r2, [pc, #120]	; (8001e64 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d102      	bne.n	8001df6 <HAL_TIM_PeriodElapsedCallback+0x16>
 	{
 		Flag1MS=1;
 8001df0:	4b1d      	ldr	r3, [pc, #116]	; (8001e68 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8001df2:	2201      	movs	r2, #1
 8001df4:	701a      	strb	r2, [r3, #0]
 	}
 	if(htim == &htim6)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	4a1c      	ldr	r2, [pc, #112]	; (8001e6c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d12d      	bne.n	8001e5a <HAL_TIM_PeriodElapsedCallback+0x7a>
	{
 		Flag100milliSeconds=1;
 8001dfe:	4b1c      	ldr	r3, [pc, #112]	; (8001e70 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001e00:	2201      	movs	r2, #1
 8001e02:	701a      	strb	r2, [r3, #0]
 		if(++LocCount1S >= 10)
 8001e04:	4b1b      	ldr	r3, [pc, #108]	; (8001e74 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	3301      	adds	r3, #1
 8001e0a:	b2da      	uxtb	r2, r3
 8001e0c:	4b19      	ldr	r3, [pc, #100]	; (8001e74 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001e0e:	701a      	strb	r2, [r3, #0]
 8001e10:	4b18      	ldr	r3, [pc, #96]	; (8001e74 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001e12:	781b      	ldrb	r3, [r3, #0]
 8001e14:	2b09      	cmp	r3, #9
 8001e16:	d916      	bls.n	8001e46 <HAL_TIM_PeriodElapsedCallback+0x66>
		{
			LocCount1S=0;
 8001e18:	4b16      	ldr	r3, [pc, #88]	; (8001e74 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	701a      	strb	r2, [r3, #0]
			if(++SimCount >= 20)
 8001e1e:	4b16      	ldr	r3, [pc, #88]	; (8001e78 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	3301      	adds	r3, #1
 8001e24:	b2da      	uxtb	r2, r3
 8001e26:	4b14      	ldr	r3, [pc, #80]	; (8001e78 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001e28:	701a      	strb	r2, [r3, #0]
 8001e2a:	4b13      	ldr	r3, [pc, #76]	; (8001e78 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	2b13      	cmp	r3, #19
 8001e30:	d906      	bls.n	8001e40 <HAL_TIM_PeriodElapsedCallback+0x60>
			{
				SimCount=0;
 8001e32:	4b11      	ldr	r3, [pc, #68]	; (8001e78 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOC, RELAY4_Pin);
 8001e38:	2120      	movs	r1, #32
 8001e3a:	4810      	ldr	r0, [pc, #64]	; (8001e7c <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8001e3c:	f008 ff3e 	bl	800acbc <HAL_GPIO_TogglePin>
			}
			Flag1Second =1;
 8001e40:	4b0f      	ldr	r3, [pc, #60]	; (8001e80 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001e42:	2201      	movs	r2, #1
 8001e44:	701a      	strb	r2, [r3, #0]
		}
		if(MAC_A_Prod_Input1_StartTimer)
 8001e46:	4b0f      	ldr	r3, [pc, #60]	; (8001e84 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001e48:	781b      	ldrb	r3, [r3, #0]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d005      	beq.n	8001e5a <HAL_TIM_PeriodElapsedCallback+0x7a>
		{
		   ++MAC_A_Prod_Input1_CountBase;
 8001e4e:	4b0e      	ldr	r3, [pc, #56]	; (8001e88 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001e50:	881b      	ldrh	r3, [r3, #0]
 8001e52:	3301      	adds	r3, #1
 8001e54:	b29a      	uxth	r2, r3
 8001e56:	4b0c      	ldr	r3, [pc, #48]	; (8001e88 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001e58:	801a      	strh	r2, [r3, #0]
		}

	}
 
 }
 8001e5a:	bf00      	nop
 8001e5c:	3708      	adds	r7, #8
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	20000700 	.word	0x20000700
 8001e68:	20000111 	.word	0x20000111
 8001e6c:	200006b4 	.word	0x200006b4
 8001e70:	20000113 	.word	0x20000113
 8001e74:	20000115 	.word	0x20000115
 8001e78:	20000114 	.word	0x20000114
 8001e7c:	48000800 	.word	0x48000800
 8001e80:	20000112 	.word	0x20000112
 8001e84:	2000078b 	.word	0x2000078b
 8001e88:	2000078c 	.word	0x2000078c

08001e8c <HAL_UART_RxCpltCallback>:
extern void ESPRxDecoder(unsigned char Rxwifi_data,unsigned char Rxseqdecoder);
void DwinFrameDecode(uint8_t Dwindatarx);


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
	if(huart == &hlpuart1)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	4a3e      	ldr	r2, [pc, #248]	; (8001f90 <HAL_UART_RxCpltCallback+0x104>)
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d10c      	bne.n	8001eb6 <HAL_UART_RxCpltCallback+0x2a>
	{
		ESPRxDecoder(rxTempBuff[0],Rxseqdecoder);
 8001e9c:	4b3d      	ldr	r3, [pc, #244]	; (8001f94 <HAL_UART_RxCpltCallback+0x108>)
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	4a3d      	ldr	r2, [pc, #244]	; (8001f98 <HAL_UART_RxCpltCallback+0x10c>)
 8001ea2:	7812      	ldrb	r2, [r2, #0]
 8001ea4:	4611      	mov	r1, r2
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f7fe fd86 	bl	80009b8 <ESPRxDecoder>

		HAL_UART_Receive_IT(&hlpuart1,rxTempBuff,1);
 8001eac:	2201      	movs	r2, #1
 8001eae:	4939      	ldr	r1, [pc, #228]	; (8001f94 <HAL_UART_RxCpltCallback+0x108>)
 8001eb0:	4837      	ldr	r0, [pc, #220]	; (8001f90 <HAL_UART_RxCpltCallback+0x104>)
 8001eb2:	f00c fb47 	bl	800e544 <HAL_UART_Receive_IT>
	}

	if(huart == &huart1)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	4a38      	ldr	r2, [pc, #224]	; (8001f9c <HAL_UART_RxCpltCallback+0x110>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d141      	bne.n	8001f42 <HAL_UART_RxCpltCallback+0xb6>
	{
		if((u8rxbuf[0]==1)&&(u8rxbuf[1]==3)&&(u8rxbuf[2]==8))
 8001ebe:	4b38      	ldr	r3, [pc, #224]	; (8001fa0 <HAL_UART_RxCpltCallback+0x114>)
 8001ec0:	781b      	ldrb	r3, [r3, #0]
 8001ec2:	2b01      	cmp	r3, #1
 8001ec4:	d11c      	bne.n	8001f00 <HAL_UART_RxCpltCallback+0x74>
 8001ec6:	4b36      	ldr	r3, [pc, #216]	; (8001fa0 <HAL_UART_RxCpltCallback+0x114>)
 8001ec8:	785b      	ldrb	r3, [r3, #1]
 8001eca:	2b03      	cmp	r3, #3
 8001ecc:	d118      	bne.n	8001f00 <HAL_UART_RxCpltCallback+0x74>
 8001ece:	4b34      	ldr	r3, [pc, #208]	; (8001fa0 <HAL_UART_RxCpltCallback+0x114>)
 8001ed0:	789b      	ldrb	r3, [r3, #2]
 8001ed2:	2b08      	cmp	r3, #8
 8001ed4:	d114      	bne.n	8001f00 <HAL_UART_RxCpltCallback+0x74>
		{
			Dye_Temperature = (u8rxbuf[3]<<8|u8rxbuf[4]);
 8001ed6:	4b32      	ldr	r3, [pc, #200]	; (8001fa0 <HAL_UART_RxCpltCallback+0x114>)
 8001ed8:	78db      	ldrb	r3, [r3, #3]
 8001eda:	021b      	lsls	r3, r3, #8
 8001edc:	b21a      	sxth	r2, r3
 8001ede:	4b30      	ldr	r3, [pc, #192]	; (8001fa0 <HAL_UART_RxCpltCallback+0x114>)
 8001ee0:	791b      	ldrb	r3, [r3, #4]
 8001ee2:	b21b      	sxth	r3, r3
 8001ee4:	4313      	orrs	r3, r2
 8001ee6:	b21b      	sxth	r3, r3
 8001ee8:	b29a      	uxth	r2, r3
 8001eea:	4b2e      	ldr	r3, [pc, #184]	; (8001fa4 <HAL_UART_RxCpltCallback+0x118>)
 8001eec:	801a      	strh	r2, [r3, #0]
			Dye_Temperature = Dye_Temperature/10;
 8001eee:	4b2d      	ldr	r3, [pc, #180]	; (8001fa4 <HAL_UART_RxCpltCallback+0x118>)
 8001ef0:	881b      	ldrh	r3, [r3, #0]
 8001ef2:	4a2d      	ldr	r2, [pc, #180]	; (8001fa8 <HAL_UART_RxCpltCallback+0x11c>)
 8001ef4:	fba2 2303 	umull	r2, r3, r2, r3
 8001ef8:	08db      	lsrs	r3, r3, #3
 8001efa:	b29a      	uxth	r2, r3
 8001efc:	4b29      	ldr	r3, [pc, #164]	; (8001fa4 <HAL_UART_RxCpltCallback+0x118>)
 8001efe:	801a      	strh	r2, [r3, #0]
		}
		if((u8rxbuf[0]==2)&&(u8rxbuf[1]==3)&&(u8rxbuf[2]==8))
 8001f00:	4b27      	ldr	r3, [pc, #156]	; (8001fa0 <HAL_UART_RxCpltCallback+0x114>)
 8001f02:	781b      	ldrb	r3, [r3, #0]
 8001f04:	2b02      	cmp	r3, #2
 8001f06:	d11c      	bne.n	8001f42 <HAL_UART_RxCpltCallback+0xb6>
 8001f08:	4b25      	ldr	r3, [pc, #148]	; (8001fa0 <HAL_UART_RxCpltCallback+0x114>)
 8001f0a:	785b      	ldrb	r3, [r3, #1]
 8001f0c:	2b03      	cmp	r3, #3
 8001f0e:	d118      	bne.n	8001f42 <HAL_UART_RxCpltCallback+0xb6>
 8001f10:	4b23      	ldr	r3, [pc, #140]	; (8001fa0 <HAL_UART_RxCpltCallback+0x114>)
 8001f12:	789b      	ldrb	r3, [r3, #2]
 8001f14:	2b08      	cmp	r3, #8
 8001f16:	d114      	bne.n	8001f42 <HAL_UART_RxCpltCallback+0xb6>
		{
			Connector_Temperature = (u8rxbuf[3]<<8|u8rxbuf[4]);
 8001f18:	4b21      	ldr	r3, [pc, #132]	; (8001fa0 <HAL_UART_RxCpltCallback+0x114>)
 8001f1a:	78db      	ldrb	r3, [r3, #3]
 8001f1c:	021b      	lsls	r3, r3, #8
 8001f1e:	b21a      	sxth	r2, r3
 8001f20:	4b1f      	ldr	r3, [pc, #124]	; (8001fa0 <HAL_UART_RxCpltCallback+0x114>)
 8001f22:	791b      	ldrb	r3, [r3, #4]
 8001f24:	b21b      	sxth	r3, r3
 8001f26:	4313      	orrs	r3, r2
 8001f28:	b21b      	sxth	r3, r3
 8001f2a:	b29a      	uxth	r2, r3
 8001f2c:	4b1f      	ldr	r3, [pc, #124]	; (8001fac <HAL_UART_RxCpltCallback+0x120>)
 8001f2e:	801a      	strh	r2, [r3, #0]
			Connector_Temperature = Connector_Temperature/10;
 8001f30:	4b1e      	ldr	r3, [pc, #120]	; (8001fac <HAL_UART_RxCpltCallback+0x120>)
 8001f32:	881b      	ldrh	r3, [r3, #0]
 8001f34:	4a1c      	ldr	r2, [pc, #112]	; (8001fa8 <HAL_UART_RxCpltCallback+0x11c>)
 8001f36:	fba2 2303 	umull	r2, r3, r2, r3
 8001f3a:	08db      	lsrs	r3, r3, #3
 8001f3c:	b29a      	uxth	r2, r3
 8001f3e:	4b1b      	ldr	r3, [pc, #108]	; (8001fac <HAL_UART_RxCpltCallback+0x120>)
 8001f40:	801a      	strh	r2, [r3, #0]
		}
	}

	if(huart == &huart2)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	4a1a      	ldr	r2, [pc, #104]	; (8001fb0 <HAL_UART_RxCpltCallback+0x124>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d11d      	bne.n	8001f86 <HAL_UART_RxCpltCallback+0xfa>
	{
		DwinFrameDecode(rxDwinBuff[0]);
 8001f4a:	4b1a      	ldr	r3, [pc, #104]	; (8001fb4 <HAL_UART_RxCpltCallback+0x128>)
 8001f4c:	781b      	ldrb	r3, [r3, #0]
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f000 f836 	bl	8001fc0 <DwinFrameDecode>
		check[trackpoint]=rxDwinBuff[0];
 8001f54:	4b18      	ldr	r3, [pc, #96]	; (8001fb8 <HAL_UART_RxCpltCallback+0x12c>)
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	461a      	mov	r2, r3
 8001f5a:	4b16      	ldr	r3, [pc, #88]	; (8001fb4 <HAL_UART_RxCpltCallback+0x128>)
 8001f5c:	7819      	ldrb	r1, [r3, #0]
 8001f5e:	4b17      	ldr	r3, [pc, #92]	; (8001fbc <HAL_UART_RxCpltCallback+0x130>)
 8001f60:	5499      	strb	r1, [r3, r2]
		if(++trackpoint>200){trackpoint=0;}
 8001f62:	4b15      	ldr	r3, [pc, #84]	; (8001fb8 <HAL_UART_RxCpltCallback+0x12c>)
 8001f64:	781b      	ldrb	r3, [r3, #0]
 8001f66:	3301      	adds	r3, #1
 8001f68:	b2da      	uxtb	r2, r3
 8001f6a:	4b13      	ldr	r3, [pc, #76]	; (8001fb8 <HAL_UART_RxCpltCallback+0x12c>)
 8001f6c:	701a      	strb	r2, [r3, #0]
 8001f6e:	4b12      	ldr	r3, [pc, #72]	; (8001fb8 <HAL_UART_RxCpltCallback+0x12c>)
 8001f70:	781b      	ldrb	r3, [r3, #0]
 8001f72:	2bc8      	cmp	r3, #200	; 0xc8
 8001f74:	d902      	bls.n	8001f7c <HAL_UART_RxCpltCallback+0xf0>
 8001f76:	4b10      	ldr	r3, [pc, #64]	; (8001fb8 <HAL_UART_RxCpltCallback+0x12c>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2,rxDwinBuff,1);
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	490d      	ldr	r1, [pc, #52]	; (8001fb4 <HAL_UART_RxCpltCallback+0x128>)
 8001f80:	480b      	ldr	r0, [pc, #44]	; (8001fb0 <HAL_UART_RxCpltCallback+0x124>)
 8001f82:	f00c fadf 	bl	800e544 <HAL_UART_Receive_IT>
	}
}
 8001f86:	bf00      	nop
 8001f88:	3708      	adds	r7, #8
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	20000414 	.word	0x20000414
 8001f94:	2000074c 	.word	0x2000074c
 8001f98:	20000bb9 	.word	0x20000bb9
 8001f9c:	20000498 	.word	0x20000498
 8001fa0:	200007f0 	.word	0x200007f0
 8001fa4:	200001e2 	.word	0x200001e2
 8001fa8:	cccccccd 	.word	0xcccccccd
 8001fac:	200001e4 	.word	0x200001e4
 8001fb0:	2000051c 	.word	0x2000051c
 8001fb4:	20000754 	.word	0x20000754
 8001fb8:	200002ba 	.word	0x200002ba
 8001fbc:	200001e8 	.word	0x200001e8

08001fc0 <DwinFrameDecode>:

void DwinFrameDecode(uint8_t Dwindatarx){
 8001fc0:	b480      	push	{r7}
 8001fc2:	b083      	sub	sp, #12
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	71fb      	strb	r3, [r7, #7]

	switch(Dwinseq)
 8001fca:	4b3f      	ldr	r3, [pc, #252]	; (80020c8 <DwinFrameDecode+0x108>)
 8001fcc:	781b      	ldrb	r3, [r3, #0]
 8001fce:	2b06      	cmp	r3, #6
 8001fd0:	d870      	bhi.n	80020b4 <DwinFrameDecode+0xf4>
 8001fd2:	a201      	add	r2, pc, #4	; (adr r2, 8001fd8 <DwinFrameDecode+0x18>)
 8001fd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fd8:	08001ff5 	.word	0x08001ff5
 8001fdc:	0800200b 	.word	0x0800200b
 8001fe0:	08002021 	.word	0x08002021
 8001fe4:	08002033 	.word	0x08002033
 8001fe8:	08002049 	.word	0x08002049
 8001fec:	0800205f 	.word	0x0800205f
 8001ff0:	0800207b 	.word	0x0800207b
	{
		case 0:
			if(Dwindatarx == 0x5A){
 8001ff4:	79fb      	ldrb	r3, [r7, #7]
 8001ff6:	2b5a      	cmp	r3, #90	; 0x5a
 8001ff8:	d103      	bne.n	8002002 <DwinFrameDecode+0x42>
				Dwinseq=1;
 8001ffa:	4b33      	ldr	r3, [pc, #204]	; (80020c8 <DwinFrameDecode+0x108>)
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	701a      	strb	r2, [r3, #0]
			}
			else
			{
				Dwinseq=0;
			}
		break;
 8002000:	e05b      	b.n	80020ba <DwinFrameDecode+0xfa>
				Dwinseq=0;
 8002002:	4b31      	ldr	r3, [pc, #196]	; (80020c8 <DwinFrameDecode+0x108>)
 8002004:	2200      	movs	r2, #0
 8002006:	701a      	strb	r2, [r3, #0]
		break;
 8002008:	e057      	b.n	80020ba <DwinFrameDecode+0xfa>
		case 1:
			if(Dwindatarx == 0xA5){
 800200a:	79fb      	ldrb	r3, [r7, #7]
 800200c:	2ba5      	cmp	r3, #165	; 0xa5
 800200e:	d103      	bne.n	8002018 <DwinFrameDecode+0x58>
				Dwinseq=2;
 8002010:	4b2d      	ldr	r3, [pc, #180]	; (80020c8 <DwinFrameDecode+0x108>)
 8002012:	2202      	movs	r2, #2
 8002014:	701a      	strb	r2, [r3, #0]
			}
			else
			{
				Dwinseq=0;
			}
		break;
 8002016:	e050      	b.n	80020ba <DwinFrameDecode+0xfa>
				Dwinseq=0;
 8002018:	4b2b      	ldr	r3, [pc, #172]	; (80020c8 <DwinFrameDecode+0x108>)
 800201a:	2200      	movs	r2, #0
 800201c:	701a      	strb	r2, [r3, #0]
		break;
 800201e:	e04c      	b.n	80020ba <DwinFrameDecode+0xfa>
		case 2:
			NoOfDwinRxdata = Dwindatarx-3;
 8002020:	79fb      	ldrb	r3, [r7, #7]
 8002022:	3b03      	subs	r3, #3
 8002024:	b2da      	uxtb	r2, r3
 8002026:	4b29      	ldr	r3, [pc, #164]	; (80020cc <DwinFrameDecode+0x10c>)
 8002028:	701a      	strb	r2, [r3, #0]
			Dwinseq=3;
 800202a:	4b27      	ldr	r3, [pc, #156]	; (80020c8 <DwinFrameDecode+0x108>)
 800202c:	2203      	movs	r2, #3
 800202e:	701a      	strb	r2, [r3, #0]
		break;
 8002030:	e043      	b.n	80020ba <DwinFrameDecode+0xfa>
		case 3:
			if(Dwindatarx == 0x83){
 8002032:	79fb      	ldrb	r3, [r7, #7]
 8002034:	2b83      	cmp	r3, #131	; 0x83
 8002036:	d103      	bne.n	8002040 <DwinFrameDecode+0x80>
			Dwinseq=4;}
 8002038:	4b23      	ldr	r3, [pc, #140]	; (80020c8 <DwinFrameDecode+0x108>)
 800203a:	2204      	movs	r2, #4
 800203c:	701a      	strb	r2, [r3, #0]
			else{
				Dwinseq=0;
			}
		break;
 800203e:	e03c      	b.n	80020ba <DwinFrameDecode+0xfa>
				Dwinseq=0;
 8002040:	4b21      	ldr	r3, [pc, #132]	; (80020c8 <DwinFrameDecode+0x108>)
 8002042:	2200      	movs	r2, #0
 8002044:	701a      	strb	r2, [r3, #0]
		break;
 8002046:	e038      	b.n	80020ba <DwinFrameDecode+0xfa>
		case 4:
			if(Dwindatarx == 0x30){
 8002048:	79fb      	ldrb	r3, [r7, #7]
 800204a:	2b30      	cmp	r3, #48	; 0x30
 800204c:	d103      	bne.n	8002056 <DwinFrameDecode+0x96>
				Dwinseq=5;
 800204e:	4b1e      	ldr	r3, [pc, #120]	; (80020c8 <DwinFrameDecode+0x108>)
 8002050:	2205      	movs	r2, #5
 8002052:	701a      	strb	r2, [r3, #0]
			}
			else
			{
				Dwinseq=0;
			}
		break;
 8002054:	e031      	b.n	80020ba <DwinFrameDecode+0xfa>
				Dwinseq=0;
 8002056:	4b1c      	ldr	r3, [pc, #112]	; (80020c8 <DwinFrameDecode+0x108>)
 8002058:	2200      	movs	r2, #0
 800205a:	701a      	strb	r2, [r3, #0]
		break;
 800205c:	e02d      	b.n	80020ba <DwinFrameDecode+0xfa>
		case 5:
			if(Dwindatarx == 0x00){
 800205e:	79fb      	ldrb	r3, [r7, #7]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d106      	bne.n	8002072 <DwinFrameDecode+0xb2>
				Dwinseq=6;
 8002064:	4b18      	ldr	r3, [pc, #96]	; (80020c8 <DwinFrameDecode+0x108>)
 8002066:	2206      	movs	r2, #6
 8002068:	701a      	strb	r2, [r3, #0]
				Rx_Dwin_Data_Buff_Point=0;
 800206a:	4b19      	ldr	r3, [pc, #100]	; (80020d0 <DwinFrameDecode+0x110>)
 800206c:	2200      	movs	r2, #0
 800206e:	701a      	strb	r2, [r3, #0]
			}
			else
			{
				Dwinseq=0;
			}
		break;
 8002070:	e023      	b.n	80020ba <DwinFrameDecode+0xfa>
				Dwinseq=0;
 8002072:	4b15      	ldr	r3, [pc, #84]	; (80020c8 <DwinFrameDecode+0x108>)
 8002074:	2200      	movs	r2, #0
 8002076:	701a      	strb	r2, [r3, #0]
		break;
 8002078:	e01f      	b.n	80020ba <DwinFrameDecode+0xfa>
		case 6:
				DwinDatabuffer[Rx_Dwin_Data_Buff_Point]=Dwindatarx;
 800207a:	4b15      	ldr	r3, [pc, #84]	; (80020d0 <DwinFrameDecode+0x110>)
 800207c:	781b      	ldrb	r3, [r3, #0]
 800207e:	4619      	mov	r1, r3
 8002080:	4a14      	ldr	r2, [pc, #80]	; (80020d4 <DwinFrameDecode+0x114>)
 8002082:	79fb      	ldrb	r3, [r7, #7]
 8002084:	5453      	strb	r3, [r2, r1]
				NoOfDwinRxdata= NoOfDwinRxdata-1;
 8002086:	4b11      	ldr	r3, [pc, #68]	; (80020cc <DwinFrameDecode+0x10c>)
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	3b01      	subs	r3, #1
 800208c:	b2da      	uxtb	r2, r3
 800208e:	4b0f      	ldr	r3, [pc, #60]	; (80020cc <DwinFrameDecode+0x10c>)
 8002090:	701a      	strb	r2, [r3, #0]
				Rx_Dwin_Data_Buff_Point = Rx_Dwin_Data_Buff_Point+1;
 8002092:	4b0f      	ldr	r3, [pc, #60]	; (80020d0 <DwinFrameDecode+0x110>)
 8002094:	781b      	ldrb	r3, [r3, #0]
 8002096:	3301      	adds	r3, #1
 8002098:	b2da      	uxtb	r2, r3
 800209a:	4b0d      	ldr	r3, [pc, #52]	; (80020d0 <DwinFrameDecode+0x110>)
 800209c:	701a      	strb	r2, [r3, #0]
				if(NoOfDwinRxdata == 0){
 800209e:	4b0b      	ldr	r3, [pc, #44]	; (80020cc <DwinFrameDecode+0x10c>)
 80020a0:	781b      	ldrb	r3, [r3, #0]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d108      	bne.n	80020b8 <DwinFrameDecode+0xf8>
					Dwinseq=0;
 80020a6:	4b08      	ldr	r3, [pc, #32]	; (80020c8 <DwinFrameDecode+0x108>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	701a      	strb	r2, [r3, #0]
					Rx_Dwin_Complete=1;
 80020ac:	4b0a      	ldr	r3, [pc, #40]	; (80020d8 <DwinFrameDecode+0x118>)
 80020ae:	2201      	movs	r2, #1
 80020b0:	701a      	strb	r2, [r3, #0]
				}
		break;
 80020b2:	e001      	b.n	80020b8 <DwinFrameDecode+0xf8>
		default:
		break;
 80020b4:	bf00      	nop
 80020b6:	e000      	b.n	80020ba <DwinFrameDecode+0xfa>
		break;
 80020b8:	bf00      	nop
	}
}
 80020ba:	bf00      	nop
 80020bc:	370c      	adds	r7, #12
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr
 80020c6:	bf00      	nop
 80020c8:	200007ea 	.word	0x200007ea
 80020cc:	200002bb 	.word	0x200002bb
 80020d0:	200002bc 	.word	0x200002bc
 80020d4:	200002c0 	.word	0x200002c0
 80020d8:	200002bd 	.word	0x200002bd

080020dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020e0:	f008 fa1a 	bl	800a518 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020e4:	f000 f84c 	bl	8002180 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020e8:	f000 faba 	bl	8002660 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80020ec:	f000 f936 	bl	800235c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80020f0:	f000 f898 	bl	8002224 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80020f4:	f000 f902 	bl	80022fc <MX_USART1_UART_Init>
  MX_TIM6_Init();
 80020f8:	f000 fa44 	bl	8002584 <MX_TIM6_Init>
  MX_SPI2_Init();
 80020fc:	f000 f9a6 	bl	800244c <MX_SPI2_Init>
  MX_TIM1_Init();
 8002100:	f000 f9ec 	bl	80024dc <MX_TIM1_Init>
  MX_LPUART1_UART_Init();
 8002104:	f000 f8ce 	bl	80022a4 <MX_LPUART1_UART_Init>
  MX_SPI1_Init();
 8002108:	f000 f958 	bl	80023bc <MX_SPI1_Init>
  MX_TIM7_Init();
 800210c:	f000 fa70 	bl	80025f0 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim6);
 8002110:	4814      	ldr	r0, [pc, #80]	; (8002164 <main+0x88>)
 8002112:	f00b fd75 	bl	800dc00 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);
 8002116:	4814      	ldr	r0, [pc, #80]	; (8002168 <main+0x8c>)
 8002118:	f00b fd72 	bl	800dc00 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim1);
 800211c:	4813      	ldr	r0, [pc, #76]	; (800216c <main+0x90>)
 800211e:	f00b fd23 	bl	800db68 <HAL_TIM_Base_Start>
//  for(i=0;i<=250;i++)
//  {
//	  data[i]=i;
//  }

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8002122:	2200      	movs	r2, #0
 8002124:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002128:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800212c:	f008 fdae 	bl	800ac8c <HAL_GPIO_WritePin>
  HAL_Delay(2);
 8002130:	2002      	movs	r0, #2
 8002132:	f008 fa65 	bl	800a600 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8002136:	2201      	movs	r2, #1
 8002138:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800213c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002140:	f008 fda4 	bl	800ac8c <HAL_GPIO_WritePin>
  {
	  while(1);
  }
#endif
 // HAL_UART_Transmit_IT(&huart1,data,sizeof(data));
  HAL_UART_Receive_IT(&hlpuart1,rxTempBuff,1);
 8002144:	2201      	movs	r2, #1
 8002146:	490a      	ldr	r1, [pc, #40]	; (8002170 <main+0x94>)
 8002148:	480a      	ldr	r0, [pc, #40]	; (8002174 <main+0x98>)
 800214a:	f00c f9fb 	bl	800e544 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart2,rxDwinBuff,1);
 800214e:	2201      	movs	r2, #1
 8002150:	4909      	ldr	r1, [pc, #36]	; (8002178 <main+0x9c>)
 8002152:	480a      	ldr	r0, [pc, #40]	; (800217c <main+0xa0>)
 8002154:	f00c f9f6 	bl	800e544 <HAL_UART_Receive_IT>
  W25qxx_Init();
 8002158:	f001 f884 	bl	8003264 <W25qxx_Init>
  //rtc_set_time(13,14,30);
  //rtc_set_date(2,20,2,23);
  while (1)
  {
	  cppMain();
 800215c:	f008 f944 	bl	800a3e8 <cppMain>
 8002160:	e7fc      	b.n	800215c <main+0x80>
 8002162:	bf00      	nop
 8002164:	200006b4 	.word	0x200006b4
 8002168:	20000700 	.word	0x20000700
 800216c:	20000668 	.word	0x20000668
 8002170:	2000074c 	.word	0x2000074c
 8002174:	20000414 	.word	0x20000414
 8002178:	20000754 	.word	0x20000754
 800217c:	2000051c 	.word	0x2000051c

08002180 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b096      	sub	sp, #88	; 0x58
 8002184:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002186:	f107 0314 	add.w	r3, r7, #20
 800218a:	2244      	movs	r2, #68	; 0x44
 800218c:	2100      	movs	r1, #0
 800218e:	4618      	mov	r0, r3
 8002190:	f00d fd08 	bl	800fba4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002194:	463b      	mov	r3, r7
 8002196:	2200      	movs	r2, #0
 8002198:	601a      	str	r2, [r3, #0]
 800219a:	605a      	str	r2, [r3, #4]
 800219c:	609a      	str	r2, [r3, #8]
 800219e:	60da      	str	r2, [r3, #12]
 80021a0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80021a2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80021a6:	f009 fbad 	bl	800b904 <HAL_PWREx_ControlVoltageScaling>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d001      	beq.n	80021b4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80021b0:	f000 fb48 	bl	8002844 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80021b4:	2310      	movs	r3, #16
 80021b6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80021b8:	2301      	movs	r3, #1
 80021ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80021bc:	2300      	movs	r3, #0
 80021be:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80021c0:	2360      	movs	r3, #96	; 0x60
 80021c2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80021c4:	2302      	movs	r3, #2
 80021c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80021c8:	2301      	movs	r3, #1
 80021ca:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80021cc:	2301      	movs	r3, #1
 80021ce:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 86;
 80021d0:	2356      	movs	r3, #86	; 0x56
 80021d2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80021d4:	2307      	movs	r3, #7
 80021d6:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80021d8:	2302      	movs	r3, #2
 80021da:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV8;
 80021dc:	2308      	movs	r3, #8
 80021de:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021e0:	f107 0314 	add.w	r3, r7, #20
 80021e4:	4618      	mov	r0, r3
 80021e6:	f009 fbe3 	bl	800b9b0 <HAL_RCC_OscConfig>
 80021ea:	4603      	mov	r3, r0
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d001      	beq.n	80021f4 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80021f0:	f000 fb28 	bl	8002844 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021f4:	230f      	movs	r3, #15
 80021f6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80021f8:	2303      	movs	r3, #3
 80021fa:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80021fc:	2300      	movs	r3, #0
 80021fe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002200:	2300      	movs	r3, #0
 8002202:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002204:	2300      	movs	r3, #0
 8002206:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002208:	463b      	mov	r3, r7
 800220a:	2102      	movs	r1, #2
 800220c:	4618      	mov	r0, r3
 800220e:	f009 ffe3 	bl	800c1d8 <HAL_RCC_ClockConfig>
 8002212:	4603      	mov	r3, r0
 8002214:	2b00      	cmp	r3, #0
 8002216:	d001      	beq.n	800221c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8002218:	f000 fb14 	bl	8002844 <Error_Handler>
  }
}
 800221c:	bf00      	nop
 800221e:	3758      	adds	r7, #88	; 0x58
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}

08002224 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002228:	4b1b      	ldr	r3, [pc, #108]	; (8002298 <MX_I2C1_Init+0x74>)
 800222a:	4a1c      	ldr	r2, [pc, #112]	; (800229c <MX_I2C1_Init+0x78>)
 800222c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00A0A7FD;
 800222e:	4b1a      	ldr	r3, [pc, #104]	; (8002298 <MX_I2C1_Init+0x74>)
 8002230:	4a1b      	ldr	r2, [pc, #108]	; (80022a0 <MX_I2C1_Init+0x7c>)
 8002232:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002234:	4b18      	ldr	r3, [pc, #96]	; (8002298 <MX_I2C1_Init+0x74>)
 8002236:	2200      	movs	r2, #0
 8002238:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800223a:	4b17      	ldr	r3, [pc, #92]	; (8002298 <MX_I2C1_Init+0x74>)
 800223c:	2201      	movs	r2, #1
 800223e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002240:	4b15      	ldr	r3, [pc, #84]	; (8002298 <MX_I2C1_Init+0x74>)
 8002242:	2200      	movs	r2, #0
 8002244:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002246:	4b14      	ldr	r3, [pc, #80]	; (8002298 <MX_I2C1_Init+0x74>)
 8002248:	2200      	movs	r2, #0
 800224a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800224c:	4b12      	ldr	r3, [pc, #72]	; (8002298 <MX_I2C1_Init+0x74>)
 800224e:	2200      	movs	r2, #0
 8002250:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002252:	4b11      	ldr	r3, [pc, #68]	; (8002298 <MX_I2C1_Init+0x74>)
 8002254:	2200      	movs	r2, #0
 8002256:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002258:	4b0f      	ldr	r3, [pc, #60]	; (8002298 <MX_I2C1_Init+0x74>)
 800225a:	2200      	movs	r2, #0
 800225c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800225e:	480e      	ldr	r0, [pc, #56]	; (8002298 <MX_I2C1_Init+0x74>)
 8002260:	f008 fd46 	bl	800acf0 <HAL_I2C_Init>
 8002264:	4603      	mov	r3, r0
 8002266:	2b00      	cmp	r3, #0
 8002268:	d001      	beq.n	800226e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800226a:	f000 faeb 	bl	8002844 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800226e:	2100      	movs	r1, #0
 8002270:	4809      	ldr	r0, [pc, #36]	; (8002298 <MX_I2C1_Init+0x74>)
 8002272:	f009 faa1 	bl	800b7b8 <HAL_I2CEx_ConfigAnalogFilter>
 8002276:	4603      	mov	r3, r0
 8002278:	2b00      	cmp	r3, #0
 800227a:	d001      	beq.n	8002280 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800227c:	f000 fae2 	bl	8002844 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002280:	2100      	movs	r1, #0
 8002282:	4805      	ldr	r0, [pc, #20]	; (8002298 <MX_I2C1_Init+0x74>)
 8002284:	f009 fae3 	bl	800b84e <HAL_I2CEx_ConfigDigitalFilter>
 8002288:	4603      	mov	r3, r0
 800228a:	2b00      	cmp	r3, #0
 800228c:	d001      	beq.n	8002292 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800228e:	f000 fad9 	bl	8002844 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002292:	bf00      	nop
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	200003c0 	.word	0x200003c0
 800229c:	40005400 	.word	0x40005400
 80022a0:	00a0a7fd 	.word	0x00a0a7fd

080022a4 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80022a8:	4b12      	ldr	r3, [pc, #72]	; (80022f4 <MX_LPUART1_UART_Init+0x50>)
 80022aa:	4a13      	ldr	r2, [pc, #76]	; (80022f8 <MX_LPUART1_UART_Init+0x54>)
 80022ac:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80022ae:	4b11      	ldr	r3, [pc, #68]	; (80022f4 <MX_LPUART1_UART_Init+0x50>)
 80022b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80022b4:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80022b6:	4b0f      	ldr	r3, [pc, #60]	; (80022f4 <MX_LPUART1_UART_Init+0x50>)
 80022b8:	2200      	movs	r2, #0
 80022ba:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80022bc:	4b0d      	ldr	r3, [pc, #52]	; (80022f4 <MX_LPUART1_UART_Init+0x50>)
 80022be:	2200      	movs	r2, #0
 80022c0:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80022c2:	4b0c      	ldr	r3, [pc, #48]	; (80022f4 <MX_LPUART1_UART_Init+0x50>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80022c8:	4b0a      	ldr	r3, [pc, #40]	; (80022f4 <MX_LPUART1_UART_Init+0x50>)
 80022ca:	220c      	movs	r2, #12
 80022cc:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022ce:	4b09      	ldr	r3, [pc, #36]	; (80022f4 <MX_LPUART1_UART_Init+0x50>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80022d4:	4b07      	ldr	r3, [pc, #28]	; (80022f4 <MX_LPUART1_UART_Init+0x50>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80022da:	4b06      	ldr	r3, [pc, #24]	; (80022f4 <MX_LPUART1_UART_Init+0x50>)
 80022dc:	2200      	movs	r2, #0
 80022de:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80022e0:	4804      	ldr	r0, [pc, #16]	; (80022f4 <MX_LPUART1_UART_Init+0x50>)
 80022e2:	f00c f873 	bl	800e3cc <HAL_UART_Init>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d001      	beq.n	80022f0 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 80022ec:	f000 faaa 	bl	8002844 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80022f0:	bf00      	nop
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	20000414 	.word	0x20000414
 80022f8:	40008000 	.word	0x40008000

080022fc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002300:	4b14      	ldr	r3, [pc, #80]	; (8002354 <MX_USART1_UART_Init+0x58>)
 8002302:	4a15      	ldr	r2, [pc, #84]	; (8002358 <MX_USART1_UART_Init+0x5c>)
 8002304:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002306:	4b13      	ldr	r3, [pc, #76]	; (8002354 <MX_USART1_UART_Init+0x58>)
 8002308:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800230c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800230e:	4b11      	ldr	r3, [pc, #68]	; (8002354 <MX_USART1_UART_Init+0x58>)
 8002310:	2200      	movs	r2, #0
 8002312:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002314:	4b0f      	ldr	r3, [pc, #60]	; (8002354 <MX_USART1_UART_Init+0x58>)
 8002316:	2200      	movs	r2, #0
 8002318:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800231a:	4b0e      	ldr	r3, [pc, #56]	; (8002354 <MX_USART1_UART_Init+0x58>)
 800231c:	2200      	movs	r2, #0
 800231e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002320:	4b0c      	ldr	r3, [pc, #48]	; (8002354 <MX_USART1_UART_Init+0x58>)
 8002322:	220c      	movs	r2, #12
 8002324:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002326:	4b0b      	ldr	r3, [pc, #44]	; (8002354 <MX_USART1_UART_Init+0x58>)
 8002328:	2200      	movs	r2, #0
 800232a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800232c:	4b09      	ldr	r3, [pc, #36]	; (8002354 <MX_USART1_UART_Init+0x58>)
 800232e:	2200      	movs	r2, #0
 8002330:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002332:	4b08      	ldr	r3, [pc, #32]	; (8002354 <MX_USART1_UART_Init+0x58>)
 8002334:	2200      	movs	r2, #0
 8002336:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002338:	4b06      	ldr	r3, [pc, #24]	; (8002354 <MX_USART1_UART_Init+0x58>)
 800233a:	2200      	movs	r2, #0
 800233c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800233e:	4805      	ldr	r0, [pc, #20]	; (8002354 <MX_USART1_UART_Init+0x58>)
 8002340:	f00c f844 	bl	800e3cc <HAL_UART_Init>
 8002344:	4603      	mov	r3, r0
 8002346:	2b00      	cmp	r3, #0
 8002348:	d001      	beq.n	800234e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800234a:	f000 fa7b 	bl	8002844 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800234e:	bf00      	nop
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	20000498 	.word	0x20000498
 8002358:	40013800 	.word	0x40013800

0800235c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002360:	4b14      	ldr	r3, [pc, #80]	; (80023b4 <MX_USART2_UART_Init+0x58>)
 8002362:	4a15      	ldr	r2, [pc, #84]	; (80023b8 <MX_USART2_UART_Init+0x5c>)
 8002364:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002366:	4b13      	ldr	r3, [pc, #76]	; (80023b4 <MX_USART2_UART_Init+0x58>)
 8002368:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800236c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800236e:	4b11      	ldr	r3, [pc, #68]	; (80023b4 <MX_USART2_UART_Init+0x58>)
 8002370:	2200      	movs	r2, #0
 8002372:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002374:	4b0f      	ldr	r3, [pc, #60]	; (80023b4 <MX_USART2_UART_Init+0x58>)
 8002376:	2200      	movs	r2, #0
 8002378:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800237a:	4b0e      	ldr	r3, [pc, #56]	; (80023b4 <MX_USART2_UART_Init+0x58>)
 800237c:	2200      	movs	r2, #0
 800237e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002380:	4b0c      	ldr	r3, [pc, #48]	; (80023b4 <MX_USART2_UART_Init+0x58>)
 8002382:	220c      	movs	r2, #12
 8002384:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002386:	4b0b      	ldr	r3, [pc, #44]	; (80023b4 <MX_USART2_UART_Init+0x58>)
 8002388:	2200      	movs	r2, #0
 800238a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800238c:	4b09      	ldr	r3, [pc, #36]	; (80023b4 <MX_USART2_UART_Init+0x58>)
 800238e:	2200      	movs	r2, #0
 8002390:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002392:	4b08      	ldr	r3, [pc, #32]	; (80023b4 <MX_USART2_UART_Init+0x58>)
 8002394:	2200      	movs	r2, #0
 8002396:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002398:	4b06      	ldr	r3, [pc, #24]	; (80023b4 <MX_USART2_UART_Init+0x58>)
 800239a:	2200      	movs	r2, #0
 800239c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800239e:	4805      	ldr	r0, [pc, #20]	; (80023b4 <MX_USART2_UART_Init+0x58>)
 80023a0:	f00c f814 	bl	800e3cc <HAL_UART_Init>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80023aa:	f000 fa4b 	bl	8002844 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80023ae:	bf00      	nop
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	2000051c 	.word	0x2000051c
 80023b8:	40004400 	.word	0x40004400

080023bc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80023c0:	4b1f      	ldr	r3, [pc, #124]	; (8002440 <MX_SPI1_Init+0x84>)
 80023c2:	4a20      	ldr	r2, [pc, #128]	; (8002444 <MX_SPI1_Init+0x88>)
 80023c4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80023c6:	4b1e      	ldr	r3, [pc, #120]	; (8002440 <MX_SPI1_Init+0x84>)
 80023c8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80023cc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80023ce:	4b1c      	ldr	r3, [pc, #112]	; (8002440 <MX_SPI1_Init+0x84>)
 80023d0:	2200      	movs	r2, #0
 80023d2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80023d4:	4b1a      	ldr	r3, [pc, #104]	; (8002440 <MX_SPI1_Init+0x84>)
 80023d6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80023da:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80023dc:	4b18      	ldr	r3, [pc, #96]	; (8002440 <MX_SPI1_Init+0x84>)
 80023de:	2200      	movs	r2, #0
 80023e0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80023e2:	4b17      	ldr	r3, [pc, #92]	; (8002440 <MX_SPI1_Init+0x84>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80023e8:	4b15      	ldr	r3, [pc, #84]	; (8002440 <MX_SPI1_Init+0x84>)
 80023ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80023ee:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80023f0:	4b13      	ldr	r3, [pc, #76]	; (8002440 <MX_SPI1_Init+0x84>)
 80023f2:	2210      	movs	r2, #16
 80023f4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80023f6:	4b12      	ldr	r3, [pc, #72]	; (8002440 <MX_SPI1_Init+0x84>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80023fc:	4b10      	ldr	r3, [pc, #64]	; (8002440 <MX_SPI1_Init+0x84>)
 80023fe:	2200      	movs	r2, #0
 8002400:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002402:	4b0f      	ldr	r3, [pc, #60]	; (8002440 <MX_SPI1_Init+0x84>)
 8002404:	2200      	movs	r2, #0
 8002406:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002408:	4b0d      	ldr	r3, [pc, #52]	; (8002440 <MX_SPI1_Init+0x84>)
 800240a:	2207      	movs	r2, #7
 800240c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800240e:	4b0c      	ldr	r3, [pc, #48]	; (8002440 <MX_SPI1_Init+0x84>)
 8002410:	2200      	movs	r2, #0
 8002412:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002414:	4b0a      	ldr	r3, [pc, #40]	; (8002440 <MX_SPI1_Init+0x84>)
 8002416:	2208      	movs	r2, #8
 8002418:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800241a:	4809      	ldr	r0, [pc, #36]	; (8002440 <MX_SPI1_Init+0x84>)
 800241c:	f00a fc3c 	bl	800cc98 <HAL_SPI_Init>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d001      	beq.n	800242a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002426:	f000 fa0d 	bl	8002844 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  __HAL_SPI_ENABLE(&hspi2);
 800242a:	4b07      	ldr	r3, [pc, #28]	; (8002448 <MX_SPI1_Init+0x8c>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	4b05      	ldr	r3, [pc, #20]	; (8002448 <MX_SPI1_Init+0x8c>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002438:	601a      	str	r2, [r3, #0]
  /* USER CODE END SPI1_Init 2 */

}
 800243a:	bf00      	nop
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	200005a0 	.word	0x200005a0
 8002444:	40013000 	.word	0x40013000
 8002448:	20000604 	.word	0x20000604

0800244c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002450:	4b1f      	ldr	r3, [pc, #124]	; (80024d0 <MX_SPI2_Init+0x84>)
 8002452:	4a20      	ldr	r2, [pc, #128]	; (80024d4 <MX_SPI2_Init+0x88>)
 8002454:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002456:	4b1e      	ldr	r3, [pc, #120]	; (80024d0 <MX_SPI2_Init+0x84>)
 8002458:	f44f 7282 	mov.w	r2, #260	; 0x104
 800245c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800245e:	4b1c      	ldr	r3, [pc, #112]	; (80024d0 <MX_SPI2_Init+0x84>)
 8002460:	2200      	movs	r2, #0
 8002462:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8002464:	4b1a      	ldr	r3, [pc, #104]	; (80024d0 <MX_SPI2_Init+0x84>)
 8002466:	f44f 7240 	mov.w	r2, #768	; 0x300
 800246a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800246c:	4b18      	ldr	r3, [pc, #96]	; (80024d0 <MX_SPI2_Init+0x84>)
 800246e:	2200      	movs	r2, #0
 8002470:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002472:	4b17      	ldr	r3, [pc, #92]	; (80024d0 <MX_SPI2_Init+0x84>)
 8002474:	2200      	movs	r2, #0
 8002476:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002478:	4b15      	ldr	r3, [pc, #84]	; (80024d0 <MX_SPI2_Init+0x84>)
 800247a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800247e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002480:	4b13      	ldr	r3, [pc, #76]	; (80024d0 <MX_SPI2_Init+0x84>)
 8002482:	2208      	movs	r2, #8
 8002484:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002486:	4b12      	ldr	r3, [pc, #72]	; (80024d0 <MX_SPI2_Init+0x84>)
 8002488:	2200      	movs	r2, #0
 800248a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800248c:	4b10      	ldr	r3, [pc, #64]	; (80024d0 <MX_SPI2_Init+0x84>)
 800248e:	2200      	movs	r2, #0
 8002490:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002492:	4b0f      	ldr	r3, [pc, #60]	; (80024d0 <MX_SPI2_Init+0x84>)
 8002494:	2200      	movs	r2, #0
 8002496:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002498:	4b0d      	ldr	r3, [pc, #52]	; (80024d0 <MX_SPI2_Init+0x84>)
 800249a:	2207      	movs	r2, #7
 800249c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800249e:	4b0c      	ldr	r3, [pc, #48]	; (80024d0 <MX_SPI2_Init+0x84>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80024a4:	4b0a      	ldr	r3, [pc, #40]	; (80024d0 <MX_SPI2_Init+0x84>)
 80024a6:	2208      	movs	r2, #8
 80024a8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80024aa:	4809      	ldr	r0, [pc, #36]	; (80024d0 <MX_SPI2_Init+0x84>)
 80024ac:	f00a fbf4 	bl	800cc98 <HAL_SPI_Init>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d001      	beq.n	80024ba <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80024b6:	f000 f9c5 	bl	8002844 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
  __HAL_SPI_ENABLE(&hspi1);
 80024ba:	4b07      	ldr	r3, [pc, #28]	; (80024d8 <MX_SPI2_Init+0x8c>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	681a      	ldr	r2, [r3, #0]
 80024c0:	4b05      	ldr	r3, [pc, #20]	; (80024d8 <MX_SPI2_Init+0x8c>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80024c8:	601a      	str	r2, [r3, #0]
  /* USER CODE END SPI2_Init 2 */

}
 80024ca:	bf00      	nop
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	20000604 	.word	0x20000604
 80024d4:	40003800 	.word	0x40003800
 80024d8:	200005a0 	.word	0x200005a0

080024dc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b088      	sub	sp, #32
 80024e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024e2:	f107 0310 	add.w	r3, r7, #16
 80024e6:	2200      	movs	r2, #0
 80024e8:	601a      	str	r2, [r3, #0]
 80024ea:	605a      	str	r2, [r3, #4]
 80024ec:	609a      	str	r2, [r3, #8]
 80024ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024f0:	1d3b      	adds	r3, r7, #4
 80024f2:	2200      	movs	r2, #0
 80024f4:	601a      	str	r2, [r3, #0]
 80024f6:	605a      	str	r2, [r3, #4]
 80024f8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80024fa:	4b20      	ldr	r3, [pc, #128]	; (800257c <MX_TIM1_Init+0xa0>)
 80024fc:	4a20      	ldr	r2, [pc, #128]	; (8002580 <MX_TIM1_Init+0xa4>)
 80024fe:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002500:	4b1e      	ldr	r3, [pc, #120]	; (800257c <MX_TIM1_Init+0xa0>)
 8002502:	2200      	movs	r2, #0
 8002504:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002506:	4b1d      	ldr	r3, [pc, #116]	; (800257c <MX_TIM1_Init+0xa0>)
 8002508:	2200      	movs	r2, #0
 800250a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800250c:	4b1b      	ldr	r3, [pc, #108]	; (800257c <MX_TIM1_Init+0xa0>)
 800250e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002512:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002514:	4b19      	ldr	r3, [pc, #100]	; (800257c <MX_TIM1_Init+0xa0>)
 8002516:	2200      	movs	r2, #0
 8002518:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800251a:	4b18      	ldr	r3, [pc, #96]	; (800257c <MX_TIM1_Init+0xa0>)
 800251c:	2200      	movs	r2, #0
 800251e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002520:	4b16      	ldr	r3, [pc, #88]	; (800257c <MX_TIM1_Init+0xa0>)
 8002522:	2200      	movs	r2, #0
 8002524:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002526:	4815      	ldr	r0, [pc, #84]	; (800257c <MX_TIM1_Init+0xa0>)
 8002528:	f00b fac6 	bl	800dab8 <HAL_TIM_Base_Init>
 800252c:	4603      	mov	r3, r0
 800252e:	2b00      	cmp	r3, #0
 8002530:	d001      	beq.n	8002536 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8002532:	f000 f987 	bl	8002844 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002536:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800253a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800253c:	f107 0310 	add.w	r3, r7, #16
 8002540:	4619      	mov	r1, r3
 8002542:	480e      	ldr	r0, [pc, #56]	; (800257c <MX_TIM1_Init+0xa0>)
 8002544:	f00b fccf 	bl	800dee6 <HAL_TIM_ConfigClockSource>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d001      	beq.n	8002552 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800254e:	f000 f979 	bl	8002844 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002552:	2300      	movs	r3, #0
 8002554:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002556:	2300      	movs	r3, #0
 8002558:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800255a:	2300      	movs	r3, #0
 800255c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800255e:	1d3b      	adds	r3, r7, #4
 8002560:	4619      	mov	r1, r3
 8002562:	4806      	ldr	r0, [pc, #24]	; (800257c <MX_TIM1_Init+0xa0>)
 8002564:	f00b feae 	bl	800e2c4 <HAL_TIMEx_MasterConfigSynchronization>
 8002568:	4603      	mov	r3, r0
 800256a:	2b00      	cmp	r3, #0
 800256c:	d001      	beq.n	8002572 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800256e:	f000 f969 	bl	8002844 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002572:	bf00      	nop
 8002574:	3720      	adds	r7, #32
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	20000668 	.word	0x20000668
 8002580:	40012c00 	.word	0x40012c00

08002584 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b084      	sub	sp, #16
 8002588:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800258a:	1d3b      	adds	r3, r7, #4
 800258c:	2200      	movs	r2, #0
 800258e:	601a      	str	r2, [r3, #0]
 8002590:	605a      	str	r2, [r3, #4]
 8002592:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002594:	4b14      	ldr	r3, [pc, #80]	; (80025e8 <MX_TIM6_Init+0x64>)
 8002596:	4a15      	ldr	r2, [pc, #84]	; (80025ec <MX_TIM6_Init+0x68>)
 8002598:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 43000-1;
 800259a:	4b13      	ldr	r3, [pc, #76]	; (80025e8 <MX_TIM6_Init+0x64>)
 800259c:	f24a 72f7 	movw	r2, #42999	; 0xa7f7
 80025a0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025a2:	4b11      	ldr	r3, [pc, #68]	; (80025e8 <MX_TIM6_Init+0x64>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 100;
 80025a8:	4b0f      	ldr	r3, [pc, #60]	; (80025e8 <MX_TIM6_Init+0x64>)
 80025aa:	2264      	movs	r2, #100	; 0x64
 80025ac:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025ae:	4b0e      	ldr	r3, [pc, #56]	; (80025e8 <MX_TIM6_Init+0x64>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80025b4:	480c      	ldr	r0, [pc, #48]	; (80025e8 <MX_TIM6_Init+0x64>)
 80025b6:	f00b fa7f 	bl	800dab8 <HAL_TIM_Base_Init>
 80025ba:	4603      	mov	r3, r0
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d001      	beq.n	80025c4 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80025c0:	f000 f940 	bl	8002844 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025c4:	2300      	movs	r3, #0
 80025c6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025c8:	2300      	movs	r3, #0
 80025ca:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80025cc:	1d3b      	adds	r3, r7, #4
 80025ce:	4619      	mov	r1, r3
 80025d0:	4805      	ldr	r0, [pc, #20]	; (80025e8 <MX_TIM6_Init+0x64>)
 80025d2:	f00b fe77 	bl	800e2c4 <HAL_TIMEx_MasterConfigSynchronization>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d001      	beq.n	80025e0 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80025dc:	f000 f932 	bl	8002844 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80025e0:	bf00      	nop
 80025e2:	3710      	adds	r7, #16
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}
 80025e8:	200006b4 	.word	0x200006b4
 80025ec:	40001000 	.word	0x40001000

080025f0 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b084      	sub	sp, #16
 80025f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025f6:	1d3b      	adds	r3, r7, #4
 80025f8:	2200      	movs	r2, #0
 80025fa:	601a      	str	r2, [r3, #0]
 80025fc:	605a      	str	r2, [r3, #4]
 80025fe:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002600:	4b15      	ldr	r3, [pc, #84]	; (8002658 <MX_TIM7_Init+0x68>)
 8002602:	4a16      	ldr	r2, [pc, #88]	; (800265c <MX_TIM7_Init+0x6c>)
 8002604:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 43000-1;
 8002606:	4b14      	ldr	r3, [pc, #80]	; (8002658 <MX_TIM7_Init+0x68>)
 8002608:	f24a 72f7 	movw	r2, #42999	; 0xa7f7
 800260c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800260e:	4b12      	ldr	r3, [pc, #72]	; (8002658 <MX_TIM7_Init+0x68>)
 8002610:	2200      	movs	r2, #0
 8002612:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000;
 8002614:	4b10      	ldr	r3, [pc, #64]	; (8002658 <MX_TIM7_Init+0x68>)
 8002616:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800261a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800261c:	4b0e      	ldr	r3, [pc, #56]	; (8002658 <MX_TIM7_Init+0x68>)
 800261e:	2200      	movs	r2, #0
 8002620:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002622:	480d      	ldr	r0, [pc, #52]	; (8002658 <MX_TIM7_Init+0x68>)
 8002624:	f00b fa48 	bl	800dab8 <HAL_TIM_Base_Init>
 8002628:	4603      	mov	r3, r0
 800262a:	2b00      	cmp	r3, #0
 800262c:	d001      	beq.n	8002632 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 800262e:	f000 f909 	bl	8002844 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002632:	2300      	movs	r3, #0
 8002634:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002636:	2300      	movs	r3, #0
 8002638:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800263a:	1d3b      	adds	r3, r7, #4
 800263c:	4619      	mov	r1, r3
 800263e:	4806      	ldr	r0, [pc, #24]	; (8002658 <MX_TIM7_Init+0x68>)
 8002640:	f00b fe40 	bl	800e2c4 <HAL_TIMEx_MasterConfigSynchronization>
 8002644:	4603      	mov	r3, r0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d001      	beq.n	800264e <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 800264a:	f000 f8fb 	bl	8002844 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800264e:	bf00      	nop
 8002650:	3710      	adds	r7, #16
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	20000700 	.word	0x20000700
 800265c:	40001400 	.word	0x40001400

08002660 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b08a      	sub	sp, #40	; 0x28
 8002664:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002666:	f107 0314 	add.w	r3, r7, #20
 800266a:	2200      	movs	r2, #0
 800266c:	601a      	str	r2, [r3, #0]
 800266e:	605a      	str	r2, [r3, #4]
 8002670:	609a      	str	r2, [r3, #8]
 8002672:	60da      	str	r2, [r3, #12]
 8002674:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002676:	4b6f      	ldr	r3, [pc, #444]	; (8002834 <MX_GPIO_Init+0x1d4>)
 8002678:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800267a:	4a6e      	ldr	r2, [pc, #440]	; (8002834 <MX_GPIO_Init+0x1d4>)
 800267c:	f043 0304 	orr.w	r3, r3, #4
 8002680:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002682:	4b6c      	ldr	r3, [pc, #432]	; (8002834 <MX_GPIO_Init+0x1d4>)
 8002684:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002686:	f003 0304 	and.w	r3, r3, #4
 800268a:	613b      	str	r3, [r7, #16]
 800268c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800268e:	4b69      	ldr	r3, [pc, #420]	; (8002834 <MX_GPIO_Init+0x1d4>)
 8002690:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002692:	4a68      	ldr	r2, [pc, #416]	; (8002834 <MX_GPIO_Init+0x1d4>)
 8002694:	f043 0301 	orr.w	r3, r3, #1
 8002698:	64d3      	str	r3, [r2, #76]	; 0x4c
 800269a:	4b66      	ldr	r3, [pc, #408]	; (8002834 <MX_GPIO_Init+0x1d4>)
 800269c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800269e:	f003 0301 	and.w	r3, r3, #1
 80026a2:	60fb      	str	r3, [r7, #12]
 80026a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80026a6:	4b63      	ldr	r3, [pc, #396]	; (8002834 <MX_GPIO_Init+0x1d4>)
 80026a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026aa:	4a62      	ldr	r2, [pc, #392]	; (8002834 <MX_GPIO_Init+0x1d4>)
 80026ac:	f043 0302 	orr.w	r3, r3, #2
 80026b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026b2:	4b60      	ldr	r3, [pc, #384]	; (8002834 <MX_GPIO_Init+0x1d4>)
 80026b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026b6:	f003 0302 	and.w	r3, r3, #2
 80026ba:	60bb      	str	r3, [r7, #8]
 80026bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80026be:	4b5d      	ldr	r3, [pc, #372]	; (8002834 <MX_GPIO_Init+0x1d4>)
 80026c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026c2:	4a5c      	ldr	r2, [pc, #368]	; (8002834 <MX_GPIO_Init+0x1d4>)
 80026c4:	f043 0308 	orr.w	r3, r3, #8
 80026c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026ca:	4b5a      	ldr	r3, [pc, #360]	; (8002834 <MX_GPIO_Init+0x1d4>)
 80026cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026ce:	f003 0308 	and.w	r3, r3, #8
 80026d2:	607b      	str	r3, [r7, #4]
 80026d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LCDD6_Pin|LCDD5_Pin|LCDD4_Pin|LCDD3_Pin
 80026d6:	2200      	movs	r2, #0
 80026d8:	f64f 417f 	movw	r1, #64639	; 0xfc7f
 80026dc:	4856      	ldr	r0, [pc, #344]	; (8002838 <MX_GPIO_Init+0x1d8>)
 80026de:	f008 fad5 	bl	800ac8c <HAL_GPIO_WritePin>
                          |LCDD2_Pin|LCDD1_Pin|LCDD0_Pin|RELAY3_Pin
                          |RELAY4_Pin|W5500_INT_Pin|GLCDEN_Pin|GLCDCS2_Pin
                          |GLCDRW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RELAY2_Pin|LCDRS_Pin, GPIO_PIN_RESET);
 80026e2:	2200      	movs	r2, #0
 80026e4:	2112      	movs	r1, #18
 80026e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026ea:	f008 facf 	bl	800ac8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, _W25QXX_CS_PIN_Pin|WIFIRST_Pin|LCDD7_Pin, GPIO_PIN_RESET);
 80026ee:	2200      	movs	r2, #0
 80026f0:	2125      	movs	r1, #37	; 0x25
 80026f2:	4852      	ldr	r0, [pc, #328]	; (800283c <MX_GPIO_Init+0x1dc>)
 80026f4:	f008 faca 	bl	800ac8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W5500_CS_GPIO_Port, W5500_CS_Pin, GPIO_PIN_SET);
 80026f8:	2201      	movs	r2, #1
 80026fa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80026fe:	484f      	ldr	r0, [pc, #316]	; (800283c <MX_GPIO_Init+0x1dc>)
 8002700:	f008 fac4 	bl	800ac8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W5500RST_GPIO_Port, W5500RST_Pin, GPIO_PIN_SET);
 8002704:	2201      	movs	r2, #1
 8002706:	2180      	movs	r1, #128	; 0x80
 8002708:	484b      	ldr	r0, [pc, #300]	; (8002838 <MX_GPIO_Init+0x1d8>)
 800270a:	f008 fabf 	bl	800ac8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(InputMachine_GPIO_Port, InputMachine_Pin, GPIO_PIN_SET);
 800270e:	2201      	movs	r2, #1
 8002710:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002714:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002718:	f008 fab8 	bl	800ac8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_RESET);
 800271c:	2200      	movs	r2, #0
 800271e:	2104      	movs	r1, #4
 8002720:	4847      	ldr	r0, [pc, #284]	; (8002840 <MX_GPIO_Init+0x1e0>)
 8002722:	f008 fab3 	bl	800ac8c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LCDD6_Pin LCDD5_Pin LCDD4_Pin LCDD3_Pin
                           LCDD2_Pin LCDD1_Pin LCDD0_Pin RELAY3_Pin
                           RELAY4_Pin W5500_INT_Pin W5500RST_Pin */
  GPIO_InitStruct.Pin = LCDD6_Pin|LCDD5_Pin|LCDD4_Pin|LCDD3_Pin
 8002726:	f24e 03ff 	movw	r3, #57599	; 0xe0ff
 800272a:	617b      	str	r3, [r7, #20]
                          |LCDD2_Pin|LCDD1_Pin|LCDD0_Pin|RELAY3_Pin
                          |RELAY4_Pin|W5500_INT_Pin|W5500RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800272c:	2301      	movs	r3, #1
 800272e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002730:	2300      	movs	r3, #0
 8002732:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002734:	2300      	movs	r3, #0
 8002736:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002738:	f107 0314 	add.w	r3, r7, #20
 800273c:	4619      	mov	r1, r3
 800273e:	483e      	ldr	r0, [pc, #248]	; (8002838 <MX_GPIO_Init+0x1d8>)
 8002740:	f008 f912 	bl	800a968 <HAL_GPIO_Init>

  /*Configure GPIO pins : RELAY2_Pin InputMachine_Pin */
  GPIO_InitStruct.Pin = RELAY2_Pin|InputMachine_Pin;
 8002744:	f241 0302 	movw	r3, #4098	; 0x1002
 8002748:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800274a:	2301      	movs	r3, #1
 800274c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800274e:	2300      	movs	r3, #0
 8002750:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002752:	2300      	movs	r3, #0
 8002754:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002756:	f107 0314 	add.w	r3, r7, #20
 800275a:	4619      	mov	r1, r3
 800275c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002760:	f008 f902 	bl	800a968 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCDRS_Pin */
  GPIO_InitStruct.Pin = LCDRS_Pin;
 8002764:	2310      	movs	r3, #16
 8002766:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002768:	2301      	movs	r3, #1
 800276a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800276c:	2301      	movs	r3, #1
 800276e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002770:	2300      	movs	r3, #0
 8002772:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCDRS_GPIO_Port, &GPIO_InitStruct);
 8002774:	f107 0314 	add.w	r3, r7, #20
 8002778:	4619      	mov	r1, r3
 800277a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800277e:	f008 f8f3 	bl	800a968 <HAL_GPIO_Init>

  /*Configure GPIO pins : _W25QXX_CS_PIN_Pin WIFIRST_Pin LCDD7_Pin */
  GPIO_InitStruct.Pin = _W25QXX_CS_PIN_Pin|WIFIRST_Pin|LCDD7_Pin;
 8002782:	2325      	movs	r3, #37	; 0x25
 8002784:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002786:	2301      	movs	r3, #1
 8002788:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800278a:	2300      	movs	r3, #0
 800278c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800278e:	2300      	movs	r3, #0
 8002790:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002792:	f107 0314 	add.w	r3, r7, #20
 8002796:	4619      	mov	r1, r3
 8002798:	4828      	ldr	r0, [pc, #160]	; (800283c <MX_GPIO_Init+0x1dc>)
 800279a:	f008 f8e5 	bl	800a968 <HAL_GPIO_Init>

  /*Configure GPIO pin : W5500_CS_Pin */
  GPIO_InitStruct.Pin = W5500_CS_Pin;
 800279e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027a4:	2301      	movs	r3, #1
 80027a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027a8:	2300      	movs	r3, #0
 80027aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80027ac:	2302      	movs	r3, #2
 80027ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(W5500_CS_GPIO_Port, &GPIO_InitStruct);
 80027b0:	f107 0314 	add.w	r3, r7, #20
 80027b4:	4619      	mov	r1, r3
 80027b6:	4821      	ldr	r0, [pc, #132]	; (800283c <MX_GPIO_Init+0x1dc>)
 80027b8:	f008 f8d6 	bl	800a968 <HAL_GPIO_Init>

  /*Configure GPIO pins : InputMachine1_Pin InputMachine2_Pin */
  GPIO_InitStruct.Pin = InputMachine1_Pin|InputMachine2_Pin;
 80027bc:	f44f 7340 	mov.w	r3, #768	; 0x300
 80027c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027c2:	2300      	movs	r3, #0
 80027c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c6:	2300      	movs	r3, #0
 80027c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027ca:	f107 0314 	add.w	r3, r7, #20
 80027ce:	4619      	mov	r1, r3
 80027d0:	4819      	ldr	r0, [pc, #100]	; (8002838 <MX_GPIO_Init+0x1d8>)
 80027d2:	f008 f8c9 	bl	800a968 <HAL_GPIO_Init>

  /*Configure GPIO pins : InputMachine3_Pin InputMachine4_Pin InputMachine5_Pin InputMachine6_Pin */
  GPIO_InitStruct.Pin = InputMachine3_Pin|InputMachine4_Pin|InputMachine5_Pin|InputMachine6_Pin;
 80027d6:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80027da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027dc:	2300      	movs	r3, #0
 80027de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e0:	2300      	movs	r3, #0
 80027e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027e4:	f107 0314 	add.w	r3, r7, #20
 80027e8:	4619      	mov	r1, r3
 80027ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027ee:	f008 f8bb 	bl	800a968 <HAL_GPIO_Init>

  /*Configure GPIO pins : GLCDEN_Pin GLCDCS2_Pin GLCDRW_Pin */
  GPIO_InitStruct.Pin = GLCDEN_Pin|GLCDCS2_Pin|GLCDRW_Pin;
 80027f2:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80027f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027f8:	2301      	movs	r3, #1
 80027fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80027fc:	2301      	movs	r3, #1
 80027fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002800:	2300      	movs	r3, #0
 8002802:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002804:	f107 0314 	add.w	r3, r7, #20
 8002808:	4619      	mov	r1, r3
 800280a:	480b      	ldr	r0, [pc, #44]	; (8002838 <MX_GPIO_Init+0x1d8>)
 800280c:	f008 f8ac 	bl	800a968 <HAL_GPIO_Init>

  /*Configure GPIO pin : GLCDCS1_Pin */
  GPIO_InitStruct.Pin = GLCDCS1_Pin;
 8002810:	2304      	movs	r3, #4
 8002812:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002814:	2301      	movs	r3, #1
 8002816:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002818:	2301      	movs	r3, #1
 800281a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800281c:	2300      	movs	r3, #0
 800281e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GLCDCS1_GPIO_Port, &GPIO_InitStruct);
 8002820:	f107 0314 	add.w	r3, r7, #20
 8002824:	4619      	mov	r1, r3
 8002826:	4806      	ldr	r0, [pc, #24]	; (8002840 <MX_GPIO_Init+0x1e0>)
 8002828:	f008 f89e 	bl	800a968 <HAL_GPIO_Init>

}
 800282c:	bf00      	nop
 800282e:	3728      	adds	r7, #40	; 0x28
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}
 8002834:	40021000 	.word	0x40021000
 8002838:	48000800 	.word	0x48000800
 800283c:	48000400 	.word	0x48000400
 8002840:	48000c00 	.word	0x48000c00

08002844 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002844:	b480      	push	{r7}
 8002846:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002848:	b672      	cpsid	i
}
 800284a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800284c:	e7fe      	b.n	800284c <Error_Handler+0x8>
	...

08002850 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002850:	b480      	push	{r7}
 8002852:	b083      	sub	sp, #12
 8002854:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002856:	4b0f      	ldr	r3, [pc, #60]	; (8002894 <HAL_MspInit+0x44>)
 8002858:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800285a:	4a0e      	ldr	r2, [pc, #56]	; (8002894 <HAL_MspInit+0x44>)
 800285c:	f043 0301 	orr.w	r3, r3, #1
 8002860:	6613      	str	r3, [r2, #96]	; 0x60
 8002862:	4b0c      	ldr	r3, [pc, #48]	; (8002894 <HAL_MspInit+0x44>)
 8002864:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002866:	f003 0301 	and.w	r3, r3, #1
 800286a:	607b      	str	r3, [r7, #4]
 800286c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800286e:	4b09      	ldr	r3, [pc, #36]	; (8002894 <HAL_MspInit+0x44>)
 8002870:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002872:	4a08      	ldr	r2, [pc, #32]	; (8002894 <HAL_MspInit+0x44>)
 8002874:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002878:	6593      	str	r3, [r2, #88]	; 0x58
 800287a:	4b06      	ldr	r3, [pc, #24]	; (8002894 <HAL_MspInit+0x44>)
 800287c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800287e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002882:	603b      	str	r3, [r7, #0]
 8002884:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002886:	bf00      	nop
 8002888:	370c      	adds	r7, #12
 800288a:	46bd      	mov	sp, r7
 800288c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002890:	4770      	bx	lr
 8002892:	bf00      	nop
 8002894:	40021000 	.word	0x40021000

08002898 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b0a2      	sub	sp, #136	; 0x88
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028a0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80028a4:	2200      	movs	r2, #0
 80028a6:	601a      	str	r2, [r3, #0]
 80028a8:	605a      	str	r2, [r3, #4]
 80028aa:	609a      	str	r2, [r3, #8]
 80028ac:	60da      	str	r2, [r3, #12]
 80028ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80028b0:	f107 0314 	add.w	r3, r7, #20
 80028b4:	2260      	movs	r2, #96	; 0x60
 80028b6:	2100      	movs	r1, #0
 80028b8:	4618      	mov	r0, r3
 80028ba:	f00d f973 	bl	800fba4 <memset>
  if(hi2c->Instance==I2C1)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a20      	ldr	r2, [pc, #128]	; (8002944 <HAL_I2C_MspInit+0xac>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d138      	bne.n	800293a <HAL_I2C_MspInit+0xa2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80028c8:	2340      	movs	r3, #64	; 0x40
 80028ca:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80028cc:	2300      	movs	r3, #0
 80028ce:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80028d0:	f107 0314 	add.w	r3, r7, #20
 80028d4:	4618      	mov	r0, r3
 80028d6:	f009 fea3 	bl	800c620 <HAL_RCCEx_PeriphCLKConfig>
 80028da:	4603      	mov	r3, r0
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d001      	beq.n	80028e4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80028e0:	f7ff ffb0 	bl	8002844 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028e4:	4b18      	ldr	r3, [pc, #96]	; (8002948 <HAL_I2C_MspInit+0xb0>)
 80028e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028e8:	4a17      	ldr	r2, [pc, #92]	; (8002948 <HAL_I2C_MspInit+0xb0>)
 80028ea:	f043 0302 	orr.w	r3, r3, #2
 80028ee:	64d3      	str	r3, [r2, #76]	; 0x4c
 80028f0:	4b15      	ldr	r3, [pc, #84]	; (8002948 <HAL_I2C_MspInit+0xb0>)
 80028f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028f4:	f003 0302 	and.w	r3, r3, #2
 80028f8:	613b      	str	r3, [r7, #16]
 80028fa:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80028fc:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002900:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002902:	2312      	movs	r3, #18
 8002904:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002906:	2300      	movs	r3, #0
 8002908:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800290a:	2303      	movs	r3, #3
 800290c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002910:	2304      	movs	r3, #4
 8002912:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002916:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800291a:	4619      	mov	r1, r3
 800291c:	480b      	ldr	r0, [pc, #44]	; (800294c <HAL_I2C_MspInit+0xb4>)
 800291e:	f008 f823 	bl	800a968 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002922:	4b09      	ldr	r3, [pc, #36]	; (8002948 <HAL_I2C_MspInit+0xb0>)
 8002924:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002926:	4a08      	ldr	r2, [pc, #32]	; (8002948 <HAL_I2C_MspInit+0xb0>)
 8002928:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800292c:	6593      	str	r3, [r2, #88]	; 0x58
 800292e:	4b06      	ldr	r3, [pc, #24]	; (8002948 <HAL_I2C_MspInit+0xb0>)
 8002930:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002932:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002936:	60fb      	str	r3, [r7, #12]
 8002938:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800293a:	bf00      	nop
 800293c:	3788      	adds	r7, #136	; 0x88
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop
 8002944:	40005400 	.word	0x40005400
 8002948:	40021000 	.word	0x40021000
 800294c:	48000400 	.word	0x48000400

08002950 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b0a6      	sub	sp, #152	; 0x98
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002958:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800295c:	2200      	movs	r2, #0
 800295e:	601a      	str	r2, [r3, #0]
 8002960:	605a      	str	r2, [r3, #4]
 8002962:	609a      	str	r2, [r3, #8]
 8002964:	60da      	str	r2, [r3, #12]
 8002966:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002968:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800296c:	2260      	movs	r2, #96	; 0x60
 800296e:	2100      	movs	r1, #0
 8002970:	4618      	mov	r0, r3
 8002972:	f00d f917 	bl	800fba4 <memset>
  if(huart->Instance==LPUART1)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4a6f      	ldr	r2, [pc, #444]	; (8002b38 <HAL_UART_MspInit+0x1e8>)
 800297c:	4293      	cmp	r3, r2
 800297e:	d144      	bne.n	8002a0a <HAL_UART_MspInit+0xba>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002980:	2320      	movs	r3, #32
 8002982:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002984:	2300      	movs	r3, #0
 8002986:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002988:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800298c:	4618      	mov	r0, r3
 800298e:	f009 fe47 	bl	800c620 <HAL_RCCEx_PeriphCLKConfig>
 8002992:	4603      	mov	r3, r0
 8002994:	2b00      	cmp	r3, #0
 8002996:	d001      	beq.n	800299c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002998:	f7ff ff54 	bl	8002844 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800299c:	4b67      	ldr	r3, [pc, #412]	; (8002b3c <HAL_UART_MspInit+0x1ec>)
 800299e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029a0:	4a66      	ldr	r2, [pc, #408]	; (8002b3c <HAL_UART_MspInit+0x1ec>)
 80029a2:	f043 0301 	orr.w	r3, r3, #1
 80029a6:	65d3      	str	r3, [r2, #92]	; 0x5c
 80029a8:	4b64      	ldr	r3, [pc, #400]	; (8002b3c <HAL_UART_MspInit+0x1ec>)
 80029aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029ac:	f003 0301 	and.w	r3, r3, #1
 80029b0:	623b      	str	r3, [r7, #32]
 80029b2:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029b4:	4b61      	ldr	r3, [pc, #388]	; (8002b3c <HAL_UART_MspInit+0x1ec>)
 80029b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029b8:	4a60      	ldr	r2, [pc, #384]	; (8002b3c <HAL_UART_MspInit+0x1ec>)
 80029ba:	f043 0302 	orr.w	r3, r3, #2
 80029be:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029c0:	4b5e      	ldr	r3, [pc, #376]	; (8002b3c <HAL_UART_MspInit+0x1ec>)
 80029c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029c4:	f003 0302 	and.w	r3, r3, #2
 80029c8:	61fb      	str	r3, [r7, #28]
 80029ca:	69fb      	ldr	r3, [r7, #28]
    /**LPUART1 GPIO Configuration
    PB10     ------> LPUART1_RX
    PB11     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80029cc:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80029d0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029d4:	2302      	movs	r3, #2
 80029d6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029da:	2300      	movs	r3, #0
 80029dc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029e0:	2303      	movs	r3, #3
 80029e2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80029e6:	2308      	movs	r3, #8
 80029e8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029ec:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80029f0:	4619      	mov	r1, r3
 80029f2:	4853      	ldr	r0, [pc, #332]	; (8002b40 <HAL_UART_MspInit+0x1f0>)
 80029f4:	f007 ffb8 	bl	800a968 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 80029f8:	2200      	movs	r2, #0
 80029fa:	2100      	movs	r1, #0
 80029fc:	2046      	movs	r0, #70	; 0x46
 80029fe:	f007 fefe 	bl	800a7fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8002a02:	2046      	movs	r0, #70	; 0x46
 8002a04:	f007 ff17 	bl	800a836 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002a08:	e091      	b.n	8002b2e <HAL_UART_MspInit+0x1de>
  else if(huart->Instance==USART1)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a4d      	ldr	r2, [pc, #308]	; (8002b44 <HAL_UART_MspInit+0x1f4>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d143      	bne.n	8002a9c <HAL_UART_MspInit+0x14c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002a14:	2301      	movs	r3, #1
 8002a16:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a20:	4618      	mov	r0, r3
 8002a22:	f009 fdfd 	bl	800c620 <HAL_RCCEx_PeriphCLKConfig>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d001      	beq.n	8002a30 <HAL_UART_MspInit+0xe0>
      Error_Handler();
 8002a2c:	f7ff ff0a 	bl	8002844 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002a30:	4b42      	ldr	r3, [pc, #264]	; (8002b3c <HAL_UART_MspInit+0x1ec>)
 8002a32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a34:	4a41      	ldr	r2, [pc, #260]	; (8002b3c <HAL_UART_MspInit+0x1ec>)
 8002a36:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a3a:	6613      	str	r3, [r2, #96]	; 0x60
 8002a3c:	4b3f      	ldr	r3, [pc, #252]	; (8002b3c <HAL_UART_MspInit+0x1ec>)
 8002a3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a40:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a44:	61bb      	str	r3, [r7, #24]
 8002a46:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a48:	4b3c      	ldr	r3, [pc, #240]	; (8002b3c <HAL_UART_MspInit+0x1ec>)
 8002a4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a4c:	4a3b      	ldr	r2, [pc, #236]	; (8002b3c <HAL_UART_MspInit+0x1ec>)
 8002a4e:	f043 0302 	orr.w	r3, r3, #2
 8002a52:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a54:	4b39      	ldr	r3, [pc, #228]	; (8002b3c <HAL_UART_MspInit+0x1ec>)
 8002a56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a58:	f003 0302 	and.w	r3, r3, #2
 8002a5c:	617b      	str	r3, [r7, #20]
 8002a5e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002a60:	23c0      	movs	r3, #192	; 0xc0
 8002a62:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a66:	2302      	movs	r3, #2
 8002a68:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a72:	2303      	movs	r3, #3
 8002a74:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002a78:	2307      	movs	r3, #7
 8002a7a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a7e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002a82:	4619      	mov	r1, r3
 8002a84:	482e      	ldr	r0, [pc, #184]	; (8002b40 <HAL_UART_MspInit+0x1f0>)
 8002a86:	f007 ff6f 	bl	800a968 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	2100      	movs	r1, #0
 8002a8e:	2025      	movs	r0, #37	; 0x25
 8002a90:	f007 feb5 	bl	800a7fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002a94:	2025      	movs	r0, #37	; 0x25
 8002a96:	f007 fece 	bl	800a836 <HAL_NVIC_EnableIRQ>
}
 8002a9a:	e048      	b.n	8002b2e <HAL_UART_MspInit+0x1de>
  else if(huart->Instance==USART2)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a29      	ldr	r2, [pc, #164]	; (8002b48 <HAL_UART_MspInit+0x1f8>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d143      	bne.n	8002b2e <HAL_UART_MspInit+0x1de>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002aa6:	2302      	movs	r3, #2
 8002aa8:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002aae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f009 fdb4 	bl	800c620 <HAL_RCCEx_PeriphCLKConfig>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d001      	beq.n	8002ac2 <HAL_UART_MspInit+0x172>
      Error_Handler();
 8002abe:	f7ff fec1 	bl	8002844 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002ac2:	4b1e      	ldr	r3, [pc, #120]	; (8002b3c <HAL_UART_MspInit+0x1ec>)
 8002ac4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ac6:	4a1d      	ldr	r2, [pc, #116]	; (8002b3c <HAL_UART_MspInit+0x1ec>)
 8002ac8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002acc:	6593      	str	r3, [r2, #88]	; 0x58
 8002ace:	4b1b      	ldr	r3, [pc, #108]	; (8002b3c <HAL_UART_MspInit+0x1ec>)
 8002ad0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ad2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ad6:	613b      	str	r3, [r7, #16]
 8002ad8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ada:	4b18      	ldr	r3, [pc, #96]	; (8002b3c <HAL_UART_MspInit+0x1ec>)
 8002adc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ade:	4a17      	ldr	r2, [pc, #92]	; (8002b3c <HAL_UART_MspInit+0x1ec>)
 8002ae0:	f043 0301 	orr.w	r3, r3, #1
 8002ae4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ae6:	4b15      	ldr	r3, [pc, #84]	; (8002b3c <HAL_UART_MspInit+0x1ec>)
 8002ae8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002aea:	f003 0301 	and.w	r3, r3, #1
 8002aee:	60fb      	str	r3, [r7, #12]
 8002af0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002af2:	230c      	movs	r3, #12
 8002af4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002af8:	2302      	movs	r3, #2
 8002afa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002afe:	2300      	movs	r3, #0
 8002b00:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b04:	2303      	movs	r3, #3
 8002b06:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002b0a:	2307      	movs	r3, #7
 8002b0c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b10:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002b14:	4619      	mov	r1, r3
 8002b16:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b1a:	f007 ff25 	bl	800a968 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002b1e:	2200      	movs	r2, #0
 8002b20:	2100      	movs	r1, #0
 8002b22:	2026      	movs	r0, #38	; 0x26
 8002b24:	f007 fe6b 	bl	800a7fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002b28:	2026      	movs	r0, #38	; 0x26
 8002b2a:	f007 fe84 	bl	800a836 <HAL_NVIC_EnableIRQ>
}
 8002b2e:	bf00      	nop
 8002b30:	3798      	adds	r7, #152	; 0x98
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}
 8002b36:	bf00      	nop
 8002b38:	40008000 	.word	0x40008000
 8002b3c:	40021000 	.word	0x40021000
 8002b40:	48000400 	.word	0x48000400
 8002b44:	40013800 	.word	0x40013800
 8002b48:	40004400 	.word	0x40004400

08002b4c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b08c      	sub	sp, #48	; 0x30
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b54:	f107 031c 	add.w	r3, r7, #28
 8002b58:	2200      	movs	r2, #0
 8002b5a:	601a      	str	r2, [r3, #0]
 8002b5c:	605a      	str	r2, [r3, #4]
 8002b5e:	609a      	str	r2, [r3, #8]
 8002b60:	60da      	str	r2, [r3, #12]
 8002b62:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a2f      	ldr	r2, [pc, #188]	; (8002c28 <HAL_SPI_MspInit+0xdc>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d129      	bne.n	8002bc2 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002b6e:	4b2f      	ldr	r3, [pc, #188]	; (8002c2c <HAL_SPI_MspInit+0xe0>)
 8002b70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b72:	4a2e      	ldr	r2, [pc, #184]	; (8002c2c <HAL_SPI_MspInit+0xe0>)
 8002b74:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002b78:	6613      	str	r3, [r2, #96]	; 0x60
 8002b7a:	4b2c      	ldr	r3, [pc, #176]	; (8002c2c <HAL_SPI_MspInit+0xe0>)
 8002b7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b7e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b82:	61bb      	str	r3, [r7, #24]
 8002b84:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b86:	4b29      	ldr	r3, [pc, #164]	; (8002c2c <HAL_SPI_MspInit+0xe0>)
 8002b88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b8a:	4a28      	ldr	r2, [pc, #160]	; (8002c2c <HAL_SPI_MspInit+0xe0>)
 8002b8c:	f043 0301 	orr.w	r3, r3, #1
 8002b90:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b92:	4b26      	ldr	r3, [pc, #152]	; (8002c2c <HAL_SPI_MspInit+0xe0>)
 8002b94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b96:	f003 0301 	and.w	r3, r3, #1
 8002b9a:	617b      	str	r3, [r7, #20]
 8002b9c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002b9e:	23e0      	movs	r3, #224	; 0xe0
 8002ba0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ba2:	2302      	movs	r3, #2
 8002ba4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002baa:	2303      	movs	r3, #3
 8002bac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002bae:	2305      	movs	r3, #5
 8002bb0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bb2:	f107 031c 	add.w	r3, r7, #28
 8002bb6:	4619      	mov	r1, r3
 8002bb8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002bbc:	f007 fed4 	bl	800a968 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002bc0:	e02d      	b.n	8002c1e <HAL_SPI_MspInit+0xd2>
  else if(hspi->Instance==SPI2)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a1a      	ldr	r2, [pc, #104]	; (8002c30 <HAL_SPI_MspInit+0xe4>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d128      	bne.n	8002c1e <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002bcc:	4b17      	ldr	r3, [pc, #92]	; (8002c2c <HAL_SPI_MspInit+0xe0>)
 8002bce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bd0:	4a16      	ldr	r2, [pc, #88]	; (8002c2c <HAL_SPI_MspInit+0xe0>)
 8002bd2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bd6:	6593      	str	r3, [r2, #88]	; 0x58
 8002bd8:	4b14      	ldr	r3, [pc, #80]	; (8002c2c <HAL_SPI_MspInit+0xe0>)
 8002bda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bdc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002be0:	613b      	str	r3, [r7, #16]
 8002be2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002be4:	4b11      	ldr	r3, [pc, #68]	; (8002c2c <HAL_SPI_MspInit+0xe0>)
 8002be6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002be8:	4a10      	ldr	r2, [pc, #64]	; (8002c2c <HAL_SPI_MspInit+0xe0>)
 8002bea:	f043 0302 	orr.w	r3, r3, #2
 8002bee:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002bf0:	4b0e      	ldr	r3, [pc, #56]	; (8002c2c <HAL_SPI_MspInit+0xe0>)
 8002bf2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bf4:	f003 0302 	and.w	r3, r3, #2
 8002bf8:	60fb      	str	r3, [r7, #12]
 8002bfa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002bfc:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002c00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c02:	2302      	movs	r3, #2
 8002c04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c06:	2300      	movs	r3, #0
 8002c08:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002c0e:	2305      	movs	r3, #5
 8002c10:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c12:	f107 031c 	add.w	r3, r7, #28
 8002c16:	4619      	mov	r1, r3
 8002c18:	4806      	ldr	r0, [pc, #24]	; (8002c34 <HAL_SPI_MspInit+0xe8>)
 8002c1a:	f007 fea5 	bl	800a968 <HAL_GPIO_Init>
}
 8002c1e:	bf00      	nop
 8002c20:	3730      	adds	r7, #48	; 0x30
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	40013000 	.word	0x40013000
 8002c2c:	40021000 	.word	0x40021000
 8002c30:	40003800 	.word	0x40003800
 8002c34:	48000400 	.word	0x48000400

08002c38 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b086      	sub	sp, #24
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a23      	ldr	r2, [pc, #140]	; (8002cd4 <HAL_TIM_Base_MspInit+0x9c>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d10c      	bne.n	8002c64 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002c4a:	4b23      	ldr	r3, [pc, #140]	; (8002cd8 <HAL_TIM_Base_MspInit+0xa0>)
 8002c4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c4e:	4a22      	ldr	r2, [pc, #136]	; (8002cd8 <HAL_TIM_Base_MspInit+0xa0>)
 8002c50:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002c54:	6613      	str	r3, [r2, #96]	; 0x60
 8002c56:	4b20      	ldr	r3, [pc, #128]	; (8002cd8 <HAL_TIM_Base_MspInit+0xa0>)
 8002c58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c5a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002c5e:	617b      	str	r3, [r7, #20]
 8002c60:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8002c62:	e032      	b.n	8002cca <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM6)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a1c      	ldr	r2, [pc, #112]	; (8002cdc <HAL_TIM_Base_MspInit+0xa4>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d114      	bne.n	8002c98 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002c6e:	4b1a      	ldr	r3, [pc, #104]	; (8002cd8 <HAL_TIM_Base_MspInit+0xa0>)
 8002c70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c72:	4a19      	ldr	r2, [pc, #100]	; (8002cd8 <HAL_TIM_Base_MspInit+0xa0>)
 8002c74:	f043 0310 	orr.w	r3, r3, #16
 8002c78:	6593      	str	r3, [r2, #88]	; 0x58
 8002c7a:	4b17      	ldr	r3, [pc, #92]	; (8002cd8 <HAL_TIM_Base_MspInit+0xa0>)
 8002c7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c7e:	f003 0310 	and.w	r3, r3, #16
 8002c82:	613b      	str	r3, [r7, #16]
 8002c84:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002c86:	2200      	movs	r2, #0
 8002c88:	2100      	movs	r1, #0
 8002c8a:	2036      	movs	r0, #54	; 0x36
 8002c8c:	f007 fdb7 	bl	800a7fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002c90:	2036      	movs	r0, #54	; 0x36
 8002c92:	f007 fdd0 	bl	800a836 <HAL_NVIC_EnableIRQ>
}
 8002c96:	e018      	b.n	8002cca <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM7)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a10      	ldr	r2, [pc, #64]	; (8002ce0 <HAL_TIM_Base_MspInit+0xa8>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d113      	bne.n	8002cca <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002ca2:	4b0d      	ldr	r3, [pc, #52]	; (8002cd8 <HAL_TIM_Base_MspInit+0xa0>)
 8002ca4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ca6:	4a0c      	ldr	r2, [pc, #48]	; (8002cd8 <HAL_TIM_Base_MspInit+0xa0>)
 8002ca8:	f043 0320 	orr.w	r3, r3, #32
 8002cac:	6593      	str	r3, [r2, #88]	; 0x58
 8002cae:	4b0a      	ldr	r3, [pc, #40]	; (8002cd8 <HAL_TIM_Base_MspInit+0xa0>)
 8002cb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cb2:	f003 0320 	and.w	r3, r3, #32
 8002cb6:	60fb      	str	r3, [r7, #12]
 8002cb8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002cba:	2200      	movs	r2, #0
 8002cbc:	2100      	movs	r1, #0
 8002cbe:	2037      	movs	r0, #55	; 0x37
 8002cc0:	f007 fd9d 	bl	800a7fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002cc4:	2037      	movs	r0, #55	; 0x37
 8002cc6:	f007 fdb6 	bl	800a836 <HAL_NVIC_EnableIRQ>
}
 8002cca:	bf00      	nop
 8002ccc:	3718      	adds	r7, #24
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	bf00      	nop
 8002cd4:	40012c00 	.word	0x40012c00
 8002cd8:	40021000 	.word	0x40021000
 8002cdc:	40001000 	.word	0x40001000
 8002ce0:	40001400 	.word	0x40001400

08002ce4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002ce8:	e7fe      	b.n	8002ce8 <NMI_Handler+0x4>

08002cea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002cea:	b480      	push	{r7}
 8002cec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002cee:	e7fe      	b.n	8002cee <HardFault_Handler+0x4>

08002cf0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002cf4:	e7fe      	b.n	8002cf4 <MemManage_Handler+0x4>

08002cf6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002cf6:	b480      	push	{r7}
 8002cf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002cfa:	e7fe      	b.n	8002cfa <BusFault_Handler+0x4>

08002cfc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d00:	e7fe      	b.n	8002d00 <UsageFault_Handler+0x4>

08002d02 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d02:	b480      	push	{r7}
 8002d04:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d06:	bf00      	nop
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0e:	4770      	bx	lr

08002d10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d10:	b480      	push	{r7}
 8002d12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d14:	bf00      	nop
 8002d16:	46bd      	mov	sp, r7
 8002d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1c:	4770      	bx	lr

08002d1e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d1e:	b480      	push	{r7}
 8002d20:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d22:	bf00      	nop
 8002d24:	46bd      	mov	sp, r7
 8002d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2a:	4770      	bx	lr

08002d2c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d30:	f007 fc46 	bl	800a5c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d34:	bf00      	nop
 8002d36:	bd80      	pop	{r7, pc}

08002d38 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002d3c:	4802      	ldr	r0, [pc, #8]	; (8002d48 <USART1_IRQHandler+0x10>)
 8002d3e:	f00b fc57 	bl	800e5f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002d42:	bf00      	nop
 8002d44:	bd80      	pop	{r7, pc}
 8002d46:	bf00      	nop
 8002d48:	20000498 	.word	0x20000498

08002d4c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002d50:	4802      	ldr	r0, [pc, #8]	; (8002d5c <USART2_IRQHandler+0x10>)
 8002d52:	f00b fc4d 	bl	800e5f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002d56:	bf00      	nop
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	bf00      	nop
 8002d5c:	2000051c 	.word	0x2000051c

08002d60 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002d64:	4802      	ldr	r0, [pc, #8]	; (8002d70 <TIM6_DAC_IRQHandler+0x10>)
 8002d66:	f00a ff9f 	bl	800dca8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002d6a:	bf00      	nop
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	200006b4 	.word	0x200006b4

08002d74 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002d78:	4802      	ldr	r0, [pc, #8]	; (8002d84 <TIM7_IRQHandler+0x10>)
 8002d7a:	f00a ff95 	bl	800dca8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002d7e:	bf00      	nop
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	bf00      	nop
 8002d84:	20000700 	.word	0x20000700

08002d88 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8002d8c:	4802      	ldr	r0, [pc, #8]	; (8002d98 <LPUART1_IRQHandler+0x10>)
 8002d8e:	f00b fc2f 	bl	800e5f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8002d92:	bf00      	nop
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	bf00      	nop
 8002d98:	20000414 	.word	0x20000414

08002d9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b086      	sub	sp, #24
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002da4:	4a14      	ldr	r2, [pc, #80]	; (8002df8 <_sbrk+0x5c>)
 8002da6:	4b15      	ldr	r3, [pc, #84]	; (8002dfc <_sbrk+0x60>)
 8002da8:	1ad3      	subs	r3, r2, r3
 8002daa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002db0:	4b13      	ldr	r3, [pc, #76]	; (8002e00 <_sbrk+0x64>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d102      	bne.n	8002dbe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002db8:	4b11      	ldr	r3, [pc, #68]	; (8002e00 <_sbrk+0x64>)
 8002dba:	4a12      	ldr	r2, [pc, #72]	; (8002e04 <_sbrk+0x68>)
 8002dbc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002dbe:	4b10      	ldr	r3, [pc, #64]	; (8002e00 <_sbrk+0x64>)
 8002dc0:	681a      	ldr	r2, [r3, #0]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	4413      	add	r3, r2
 8002dc6:	693a      	ldr	r2, [r7, #16]
 8002dc8:	429a      	cmp	r2, r3
 8002dca:	d207      	bcs.n	8002ddc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002dcc:	f00c feaa 	bl	800fb24 <__errno>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	220c      	movs	r2, #12
 8002dd4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002dd6:	f04f 33ff 	mov.w	r3, #4294967295
 8002dda:	e009      	b.n	8002df0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ddc:	4b08      	ldr	r3, [pc, #32]	; (8002e00 <_sbrk+0x64>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002de2:	4b07      	ldr	r3, [pc, #28]	; (8002e00 <_sbrk+0x64>)
 8002de4:	681a      	ldr	r2, [r3, #0]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	4413      	add	r3, r2
 8002dea:	4a05      	ldr	r2, [pc, #20]	; (8002e00 <_sbrk+0x64>)
 8002dec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002dee:	68fb      	ldr	r3, [r7, #12]
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	3718      	adds	r7, #24
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd80      	pop	{r7, pc}
 8002df8:	20010000 	.word	0x20010000
 8002dfc:	00000400 	.word	0x00000400
 8002e00:	2000075c 	.word	0x2000075c
 8002e04:	20000f30 	.word	0x20000f30

08002e08 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002e0c:	4b06      	ldr	r3, [pc, #24]	; (8002e28 <SystemInit+0x20>)
 8002e0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e12:	4a05      	ldr	r2, [pc, #20]	; (8002e28 <SystemInit+0x20>)
 8002e14:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002e18:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002e1c:	bf00      	nop
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e24:	4770      	bx	lr
 8002e26:	bf00      	nop
 8002e28:	e000ed00 	.word	0xe000ed00

08002e2c <bcd2bin>:
#include "ds1307.h"

extern I2C_HandleTypeDef hi2c1;


uint8_t bcd2bin(uint8_t data){
 8002e2c:	b480      	push	{r7}
 8002e2e:	b083      	sub	sp, #12
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	4603      	mov	r3, r0
 8002e34:	71fb      	strb	r3, [r7, #7]
 return ((data>>4)*10)+(data&0x0F);
 8002e36:	79fb      	ldrb	r3, [r7, #7]
 8002e38:	091b      	lsrs	r3, r3, #4
 8002e3a:	b2db      	uxtb	r3, r3
 8002e3c:	461a      	mov	r2, r3
 8002e3e:	0092      	lsls	r2, r2, #2
 8002e40:	4413      	add	r3, r2
 8002e42:	005b      	lsls	r3, r3, #1
 8002e44:	b2da      	uxtb	r2, r3
 8002e46:	79fb      	ldrb	r3, [r7, #7]
 8002e48:	f003 030f 	and.w	r3, r3, #15
 8002e4c:	b2db      	uxtb	r3, r3
 8002e4e:	4413      	add	r3, r2
 8002e50:	b2db      	uxtb	r3, r3
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	370c      	adds	r7, #12
 8002e56:	46bd      	mov	sp, r7
 8002e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5c:	4770      	bx	lr
	...

08002e60 <bin2bcd>:

uint8_t bin2bcd(uint8_t data){
 8002e60:	b480      	push	{r7}
 8002e62:	b083      	sub	sp, #12
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	4603      	mov	r3, r0
 8002e68:	71fb      	strb	r3, [r7, #7]
	return ((data/10)<<4)|(data%10);
 8002e6a:	79fb      	ldrb	r3, [r7, #7]
 8002e6c:	4a0d      	ldr	r2, [pc, #52]	; (8002ea4 <bin2bcd+0x44>)
 8002e6e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e72:	08db      	lsrs	r3, r3, #3
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	011b      	lsls	r3, r3, #4
 8002e78:	b258      	sxtb	r0, r3
 8002e7a:	79fa      	ldrb	r2, [r7, #7]
 8002e7c:	4b09      	ldr	r3, [pc, #36]	; (8002ea4 <bin2bcd+0x44>)
 8002e7e:	fba3 1302 	umull	r1, r3, r3, r2
 8002e82:	08d9      	lsrs	r1, r3, #3
 8002e84:	460b      	mov	r3, r1
 8002e86:	009b      	lsls	r3, r3, #2
 8002e88:	440b      	add	r3, r1
 8002e8a:	005b      	lsls	r3, r3, #1
 8002e8c:	1ad3      	subs	r3, r2, r3
 8002e8e:	b2db      	uxtb	r3, r3
 8002e90:	b25b      	sxtb	r3, r3
 8002e92:	4303      	orrs	r3, r0
 8002e94:	b25b      	sxtb	r3, r3
 8002e96:	b2db      	uxtb	r3, r3
}
 8002e98:	4618      	mov	r0, r3
 8002e9a:	370c      	adds	r7, #12
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea2:	4770      	bx	lr
 8002ea4:	cccccccd 	.word	0xcccccccd

08002ea8 <rtc_get_time>:

	rtc_write(0x07,rs);
}

void rtc_get_time(uint8_t *hour,uint8_t *min,uint8_t *sec)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b08a      	sub	sp, #40	; 0x28
 8002eac:	af04      	add	r7, sp, #16
 8002eae:	60f8      	str	r0, [r7, #12]
 8002eb0:	60b9      	str	r1, [r7, #8]
 8002eb2:	607a      	str	r2, [r7, #4]
	uint8_t data[3];
	if(HAL_I2C_Mem_Read(&hi2c1,addr_ds1307,0x00,I2C_MEMADD_SIZE_8BIT,data,3,1000)!=HAL_OK){
 8002eb4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002eb8:	9302      	str	r3, [sp, #8]
 8002eba:	2303      	movs	r3, #3
 8002ebc:	9301      	str	r3, [sp, #4]
 8002ebe:	f107 0314 	add.w	r3, r7, #20
 8002ec2:	9300      	str	r3, [sp, #0]
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	f64f 71d0 	movw	r1, #65488	; 0xffd0
 8002ecc:	480f      	ldr	r0, [pc, #60]	; (8002f0c <rtc_get_time+0x64>)
 8002ece:	f008 f8b3 	bl	800b038 <HAL_I2C_Mem_Read>
		//_Error_Handler(__FILE__,__LINE__);
	}

	*sec=bcd2bin(data[0]);
 8002ed2:	7d3b      	ldrb	r3, [r7, #20]
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	f7ff ffa9 	bl	8002e2c <bcd2bin>
 8002eda:	4603      	mov	r3, r0
 8002edc:	461a      	mov	r2, r3
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	701a      	strb	r2, [r3, #0]
	*min=bcd2bin(data[1]);
 8002ee2:	7d7b      	ldrb	r3, [r7, #21]
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	f7ff ffa1 	bl	8002e2c <bcd2bin>
 8002eea:	4603      	mov	r3, r0
 8002eec:	461a      	mov	r2, r3
 8002eee:	68bb      	ldr	r3, [r7, #8]
 8002ef0:	701a      	strb	r2, [r3, #0]
	*hour=bcd2bin(data[2]);
 8002ef2:	7dbb      	ldrb	r3, [r7, #22]
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f7ff ff99 	bl	8002e2c <bcd2bin>
 8002efa:	4603      	mov	r3, r0
 8002efc:	461a      	mov	r2, r3
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	701a      	strb	r2, [r3, #0]
}
 8002f02:	bf00      	nop
 8002f04:	3718      	adds	r7, #24
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}
 8002f0a:	bf00      	nop
 8002f0c:	200003c0 	.word	0x200003c0

08002f10 <rtc_set_time>:

void rtc_set_time(uint8_t hour,uint8_t min,uint8_t sec)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b088      	sub	sp, #32
 8002f14:	af04      	add	r7, sp, #16
 8002f16:	4603      	mov	r3, r0
 8002f18:	71fb      	strb	r3, [r7, #7]
 8002f1a:	460b      	mov	r3, r1
 8002f1c:	71bb      	strb	r3, [r7, #6]
 8002f1e:	4613      	mov	r3, r2
 8002f20:	717b      	strb	r3, [r7, #5]
	uint8_t data[3]={bin2bcd(sec),bin2bcd(min),bin2bcd(hour)};
 8002f22:	797b      	ldrb	r3, [r7, #5]
 8002f24:	4618      	mov	r0, r3
 8002f26:	f7ff ff9b 	bl	8002e60 <bin2bcd>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	733b      	strb	r3, [r7, #12]
 8002f2e:	79bb      	ldrb	r3, [r7, #6]
 8002f30:	4618      	mov	r0, r3
 8002f32:	f7ff ff95 	bl	8002e60 <bin2bcd>
 8002f36:	4603      	mov	r3, r0
 8002f38:	737b      	strb	r3, [r7, #13]
 8002f3a:	79fb      	ldrb	r3, [r7, #7]
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f7ff ff8f 	bl	8002e60 <bin2bcd>
 8002f42:	4603      	mov	r3, r0
 8002f44:	73bb      	strb	r3, [r7, #14]
	if(HAL_I2C_Mem_Write(&hi2c1,addr_ds1307,0x00,I2C_MEMADD_SIZE_8BIT,data,3,1000)!=HAL_OK){
 8002f46:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f4a:	9302      	str	r3, [sp, #8]
 8002f4c:	2303      	movs	r3, #3
 8002f4e:	9301      	str	r3, [sp, #4]
 8002f50:	f107 030c 	add.w	r3, r7, #12
 8002f54:	9300      	str	r3, [sp, #0]
 8002f56:	2301      	movs	r3, #1
 8002f58:	2200      	movs	r2, #0
 8002f5a:	f64f 71d0 	movw	r1, #65488	; 0xffd0
 8002f5e:	4803      	ldr	r0, [pc, #12]	; (8002f6c <rtc_set_time+0x5c>)
 8002f60:	f007 ff56 	bl	800ae10 <HAL_I2C_Mem_Write>
	//	_Error_Handler(__FILE__,__LINE__);
	}
}
 8002f64:	bf00      	nop
 8002f66:	3710      	adds	r7, #16
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}
 8002f6c:	200003c0 	.word	0x200003c0

08002f70 <rtc_get_date>:

void rtc_get_date(uint8_t *week_day,uint8_t *day,uint8_t *month,uint8_t *year)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b08a      	sub	sp, #40	; 0x28
 8002f74:	af04      	add	r7, sp, #16
 8002f76:	60f8      	str	r0, [r7, #12]
 8002f78:	60b9      	str	r1, [r7, #8]
 8002f7a:	607a      	str	r2, [r7, #4]
 8002f7c:	603b      	str	r3, [r7, #0]
	uint8_t data[4]={0,0,0,0};
 8002f7e:	2300      	movs	r3, #0
 8002f80:	617b      	str	r3, [r7, #20]
	if(HAL_I2C_Mem_Read(&hi2c1,addr_ds1307,0x03,I2C_MEMADD_SIZE_8BIT,data,4,1000)!=HAL_OK){
 8002f82:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f86:	9302      	str	r3, [sp, #8]
 8002f88:	2304      	movs	r3, #4
 8002f8a:	9301      	str	r3, [sp, #4]
 8002f8c:	f107 0314 	add.w	r3, r7, #20
 8002f90:	9300      	str	r3, [sp, #0]
 8002f92:	2301      	movs	r3, #1
 8002f94:	2203      	movs	r2, #3
 8002f96:	f64f 71d0 	movw	r1, #65488	; 0xffd0
 8002f9a:	4811      	ldr	r0, [pc, #68]	; (8002fe0 <rtc_get_date+0x70>)
 8002f9c:	f008 f84c 	bl	800b038 <HAL_I2C_Mem_Read>
	//	_Error_Handler(__FILE__,__LINE__);
	}

	*week_day=data[0];
 8002fa0:	7d3a      	ldrb	r2, [r7, #20]
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	701a      	strb	r2, [r3, #0]
	*day=bcd2bin(data[1]);
 8002fa6:	7d7b      	ldrb	r3, [r7, #21]
 8002fa8:	4618      	mov	r0, r3
 8002faa:	f7ff ff3f 	bl	8002e2c <bcd2bin>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	461a      	mov	r2, r3
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	701a      	strb	r2, [r3, #0]
	*month=bcd2bin(data[2]);
 8002fb6:	7dbb      	ldrb	r3, [r7, #22]
 8002fb8:	4618      	mov	r0, r3
 8002fba:	f7ff ff37 	bl	8002e2c <bcd2bin>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	461a      	mov	r2, r3
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	701a      	strb	r2, [r3, #0]
	*year=bcd2bin(data[3]);
 8002fc6:	7dfb      	ldrb	r3, [r7, #23]
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f7ff ff2f 	bl	8002e2c <bcd2bin>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	461a      	mov	r2, r3
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	701a      	strb	r2, [r3, #0]
}
 8002fd6:	bf00      	nop
 8002fd8:	3718      	adds	r7, #24
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	200003c0 	.word	0x200003c0

08002fe4 <rtc_set_date>:

void rtc_set_date(uint8_t week_day,uint8_t day,uint8_t month,uint8_t year)
{
 8002fe4:	b590      	push	{r4, r7, lr}
 8002fe6:	b089      	sub	sp, #36	; 0x24
 8002fe8:	af04      	add	r7, sp, #16
 8002fea:	4604      	mov	r4, r0
 8002fec:	4608      	mov	r0, r1
 8002fee:	4611      	mov	r1, r2
 8002ff0:	461a      	mov	r2, r3
 8002ff2:	4623      	mov	r3, r4
 8002ff4:	71fb      	strb	r3, [r7, #7]
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	71bb      	strb	r3, [r7, #6]
 8002ffa:	460b      	mov	r3, r1
 8002ffc:	717b      	strb	r3, [r7, #5]
 8002ffe:	4613      	mov	r3, r2
 8003000:	713b      	strb	r3, [r7, #4]
	uint8_t data[4]={week_day,bin2bcd(day),bin2bcd(month),bin2bcd(year)};
 8003002:	79fb      	ldrb	r3, [r7, #7]
 8003004:	733b      	strb	r3, [r7, #12]
 8003006:	79bb      	ldrb	r3, [r7, #6]
 8003008:	4618      	mov	r0, r3
 800300a:	f7ff ff29 	bl	8002e60 <bin2bcd>
 800300e:	4603      	mov	r3, r0
 8003010:	737b      	strb	r3, [r7, #13]
 8003012:	797b      	ldrb	r3, [r7, #5]
 8003014:	4618      	mov	r0, r3
 8003016:	f7ff ff23 	bl	8002e60 <bin2bcd>
 800301a:	4603      	mov	r3, r0
 800301c:	73bb      	strb	r3, [r7, #14]
 800301e:	793b      	ldrb	r3, [r7, #4]
 8003020:	4618      	mov	r0, r3
 8003022:	f7ff ff1d 	bl	8002e60 <bin2bcd>
 8003026:	4603      	mov	r3, r0
 8003028:	73fb      	strb	r3, [r7, #15]
	if(HAL_I2C_Mem_Write(&hi2c1,addr_ds1307,0x03,I2C_MEMADD_SIZE_8BIT,data,4,1000)!=HAL_OK){
 800302a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800302e:	9302      	str	r3, [sp, #8]
 8003030:	2304      	movs	r3, #4
 8003032:	9301      	str	r3, [sp, #4]
 8003034:	f107 030c 	add.w	r3, r7, #12
 8003038:	9300      	str	r3, [sp, #0]
 800303a:	2301      	movs	r3, #1
 800303c:	2203      	movs	r2, #3
 800303e:	f64f 71d0 	movw	r1, #65488	; 0xffd0
 8003042:	4803      	ldr	r0, [pc, #12]	; (8003050 <rtc_set_date+0x6c>)
 8003044:	f007 fee4 	bl	800ae10 <HAL_I2C_Mem_Write>
	//	_Error_Handler(__FILE__,__LINE__);
	}
}
 8003048:	bf00      	nop
 800304a:	3714      	adds	r7, #20
 800304c:	46bd      	mov	sp, r7
 800304e:	bd90      	pop	{r4, r7, pc}
 8003050:	200003c0 	.word	0x200003c0

08003054 <W25qxx_Spi>:
#else
#define W25qxx_Delay(delay) HAL_Delay(delay)
#endif
//###################################################################################################################
uint8_t W25qxx_Spi(uint8_t Data)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b086      	sub	sp, #24
 8003058:	af02      	add	r7, sp, #8
 800305a:	4603      	mov	r3, r0
 800305c:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	HAL_SPI_TransmitReceive(&_W25QXX_SPI, &Data, &ret, 1, 100);
 800305e:	f107 020f 	add.w	r2, r7, #15
 8003062:	1df9      	adds	r1, r7, #7
 8003064:	2364      	movs	r3, #100	; 0x64
 8003066:	9300      	str	r3, [sp, #0]
 8003068:	2301      	movs	r3, #1
 800306a:	4804      	ldr	r0, [pc, #16]	; (800307c <W25qxx_Spi+0x28>)
 800306c:	f00a f955 	bl	800d31a <HAL_SPI_TransmitReceive>
	return ret;
 8003070:	7bfb      	ldrb	r3, [r7, #15]
}
 8003072:	4618      	mov	r0, r3
 8003074:	3710      	adds	r7, #16
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}
 800307a:	bf00      	nop
 800307c:	200005a0 	.word	0x200005a0

08003080 <W25qxx_ReadID>:
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b084      	sub	sp, #16
 8003084:	af00      	add	r7, sp, #0
	uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 8003086:	2300      	movs	r3, #0
 8003088:	60fb      	str	r3, [r7, #12]
 800308a:	2300      	movs	r3, #0
 800308c:	60bb      	str	r3, [r7, #8]
 800308e:	2300      	movs	r3, #0
 8003090:	607b      	str	r3, [r7, #4]
 8003092:	2300      	movs	r3, #0
 8003094:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003096:	2200      	movs	r2, #0
 8003098:	2101      	movs	r1, #1
 800309a:	4813      	ldr	r0, [pc, #76]	; (80030e8 <W25qxx_ReadID+0x68>)
 800309c:	f007 fdf6 	bl	800ac8c <HAL_GPIO_WritePin>
	W25qxx_Spi(0x9F);
 80030a0:	209f      	movs	r0, #159	; 0x9f
 80030a2:	f7ff ffd7 	bl	8003054 <W25qxx_Spi>
	Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80030a6:	20a5      	movs	r0, #165	; 0xa5
 80030a8:	f7ff ffd4 	bl	8003054 <W25qxx_Spi>
 80030ac:	4603      	mov	r3, r0
 80030ae:	60bb      	str	r3, [r7, #8]
	Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80030b0:	20a5      	movs	r0, #165	; 0xa5
 80030b2:	f7ff ffcf 	bl	8003054 <W25qxx_Spi>
 80030b6:	4603      	mov	r3, r0
 80030b8:	607b      	str	r3, [r7, #4]
	Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80030ba:	20a5      	movs	r0, #165	; 0xa5
 80030bc:	f7ff ffca 	bl	8003054 <W25qxx_Spi>
 80030c0:	4603      	mov	r3, r0
 80030c2:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80030c4:	2201      	movs	r2, #1
 80030c6:	2101      	movs	r1, #1
 80030c8:	4807      	ldr	r0, [pc, #28]	; (80030e8 <W25qxx_ReadID+0x68>)
 80030ca:	f007 fddf 	bl	800ac8c <HAL_GPIO_WritePin>
	Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	041a      	lsls	r2, r3, #16
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	021b      	lsls	r3, r3, #8
 80030d6:	4313      	orrs	r3, r2
 80030d8:	683a      	ldr	r2, [r7, #0]
 80030da:	4313      	orrs	r3, r2
 80030dc:	60fb      	str	r3, [r7, #12]
	return Temp;
 80030de:	68fb      	ldr	r3, [r7, #12]
}
 80030e0:	4618      	mov	r0, r3
 80030e2:	3710      	adds	r7, #16
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}
 80030e8:	48000400 	.word	0x48000400

080030ec <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 80030ec:	b590      	push	{r4, r7, lr}
 80030ee:	b083      	sub	sp, #12
 80030f0:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80030f2:	2200      	movs	r2, #0
 80030f4:	2101      	movs	r1, #1
 80030f6:	4816      	ldr	r0, [pc, #88]	; (8003150 <W25qxx_ReadUniqID+0x64>)
 80030f8:	f007 fdc8 	bl	800ac8c <HAL_GPIO_WritePin>
	W25qxx_Spi(0x4B);
 80030fc:	204b      	movs	r0, #75	; 0x4b
 80030fe:	f7ff ffa9 	bl	8003054 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 8003102:	2300      	movs	r3, #0
 8003104:	71fb      	strb	r3, [r7, #7]
 8003106:	e005      	b.n	8003114 <W25qxx_ReadUniqID+0x28>
		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003108:	20a5      	movs	r0, #165	; 0xa5
 800310a:	f7ff ffa3 	bl	8003054 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 800310e:	79fb      	ldrb	r3, [r7, #7]
 8003110:	3301      	adds	r3, #1
 8003112:	71fb      	strb	r3, [r7, #7]
 8003114:	79fb      	ldrb	r3, [r7, #7]
 8003116:	2b03      	cmp	r3, #3
 8003118:	d9f6      	bls.n	8003108 <W25qxx_ReadUniqID+0x1c>
	for (uint8_t i = 0; i < 8; i++)
 800311a:	2300      	movs	r3, #0
 800311c:	71bb      	strb	r3, [r7, #6]
 800311e:	e00b      	b.n	8003138 <W25qxx_ReadUniqID+0x4c>
		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003120:	79bc      	ldrb	r4, [r7, #6]
 8003122:	20a5      	movs	r0, #165	; 0xa5
 8003124:	f7ff ff96 	bl	8003054 <W25qxx_Spi>
 8003128:	4603      	mov	r3, r0
 800312a:	461a      	mov	r2, r3
 800312c:	4b09      	ldr	r3, [pc, #36]	; (8003154 <W25qxx_ReadUniqID+0x68>)
 800312e:	4423      	add	r3, r4
 8003130:	705a      	strb	r2, [r3, #1]
	for (uint8_t i = 0; i < 8; i++)
 8003132:	79bb      	ldrb	r3, [r7, #6]
 8003134:	3301      	adds	r3, #1
 8003136:	71bb      	strb	r3, [r7, #6]
 8003138:	79bb      	ldrb	r3, [r7, #6]
 800313a:	2b07      	cmp	r3, #7
 800313c:	d9f0      	bls.n	8003120 <W25qxx_ReadUniqID+0x34>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800313e:	2201      	movs	r2, #1
 8003140:	2101      	movs	r1, #1
 8003142:	4803      	ldr	r0, [pc, #12]	; (8003150 <W25qxx_ReadUniqID+0x64>)
 8003144:	f007 fda2 	bl	800ac8c <HAL_GPIO_WritePin>
}
 8003148:	bf00      	nop
 800314a:	370c      	adds	r7, #12
 800314c:	46bd      	mov	sp, r7
 800314e:	bd90      	pop	{r4, r7, pc}
 8003150:	48000400 	.word	0x48000400
 8003154:	20000760 	.word	0x20000760

08003158 <W25qxx_WriteEnable>:
//###################################################################################################################
void W25qxx_WriteEnable(void)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800315c:	2200      	movs	r2, #0
 800315e:	2101      	movs	r1, #1
 8003160:	4807      	ldr	r0, [pc, #28]	; (8003180 <W25qxx_WriteEnable+0x28>)
 8003162:	f007 fd93 	bl	800ac8c <HAL_GPIO_WritePin>
	W25qxx_Spi(0x06);
 8003166:	2006      	movs	r0, #6
 8003168:	f7ff ff74 	bl	8003054 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800316c:	2201      	movs	r2, #1
 800316e:	2101      	movs	r1, #1
 8003170:	4803      	ldr	r0, [pc, #12]	; (8003180 <W25qxx_WriteEnable+0x28>)
 8003172:	f007 fd8b 	bl	800ac8c <HAL_GPIO_WritePin>
	W25qxx_Delay(1);
 8003176:	2001      	movs	r0, #1
 8003178:	f007 fa42 	bl	800a600 <HAL_Delay>
}
 800317c:	bf00      	nop
 800317e:	bd80      	pop	{r7, pc}
 8003180:	48000400 	.word	0x48000400

08003184 <W25qxx_ReadStatusRegister>:
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
	W25qxx_Delay(1);
}
//###################################################################################################################
uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusRegister_1_2_3)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b084      	sub	sp, #16
 8003188:	af00      	add	r7, sp, #0
 800318a:	4603      	mov	r3, r0
 800318c:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 0;
 800318e:	2300      	movs	r3, #0
 8003190:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003192:	2200      	movs	r2, #0
 8003194:	2101      	movs	r1, #1
 8003196:	481c      	ldr	r0, [pc, #112]	; (8003208 <W25qxx_ReadStatusRegister+0x84>)
 8003198:	f007 fd78 	bl	800ac8c <HAL_GPIO_WritePin>
	if (SelectStatusRegister_1_2_3 == 1)
 800319c:	79fb      	ldrb	r3, [r7, #7]
 800319e:	2b01      	cmp	r3, #1
 80031a0:	d10c      	bne.n	80031bc <W25qxx_ReadStatusRegister+0x38>
	{
		W25qxx_Spi(0x05);
 80031a2:	2005      	movs	r0, #5
 80031a4:	f7ff ff56 	bl	8003054 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80031a8:	20a5      	movs	r0, #165	; 0xa5
 80031aa:	f7ff ff53 	bl	8003054 <W25qxx_Spi>
 80031ae:	4603      	mov	r3, r0
 80031b0:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister1 = status;
 80031b2:	4a16      	ldr	r2, [pc, #88]	; (800320c <W25qxx_ReadStatusRegister+0x88>)
 80031b4:	7bfb      	ldrb	r3, [r7, #15]
 80031b6:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 80031ba:	e01b      	b.n	80031f4 <W25qxx_ReadStatusRegister+0x70>
	}
	else if (SelectStatusRegister_1_2_3 == 2)
 80031bc:	79fb      	ldrb	r3, [r7, #7]
 80031be:	2b02      	cmp	r3, #2
 80031c0:	d10c      	bne.n	80031dc <W25qxx_ReadStatusRegister+0x58>
	{
		W25qxx_Spi(0x35);
 80031c2:	2035      	movs	r0, #53	; 0x35
 80031c4:	f7ff ff46 	bl	8003054 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80031c8:	20a5      	movs	r0, #165	; 0xa5
 80031ca:	f7ff ff43 	bl	8003054 <W25qxx_Spi>
 80031ce:	4603      	mov	r3, r0
 80031d0:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister2 = status;
 80031d2:	4a0e      	ldr	r2, [pc, #56]	; (800320c <W25qxx_ReadStatusRegister+0x88>)
 80031d4:	7bfb      	ldrb	r3, [r7, #15]
 80031d6:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
 80031da:	e00b      	b.n	80031f4 <W25qxx_ReadStatusRegister+0x70>
	}
	else
	{
		W25qxx_Spi(0x15);
 80031dc:	2015      	movs	r0, #21
 80031de:	f7ff ff39 	bl	8003054 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80031e2:	20a5      	movs	r0, #165	; 0xa5
 80031e4:	f7ff ff36 	bl	8003054 <W25qxx_Spi>
 80031e8:	4603      	mov	r3, r0
 80031ea:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister3 = status;
 80031ec:	4a07      	ldr	r2, [pc, #28]	; (800320c <W25qxx_ReadStatusRegister+0x88>)
 80031ee:	7bfb      	ldrb	r3, [r7, #15]
 80031f0:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	}
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80031f4:	2201      	movs	r2, #1
 80031f6:	2101      	movs	r1, #1
 80031f8:	4803      	ldr	r0, [pc, #12]	; (8003208 <W25qxx_ReadStatusRegister+0x84>)
 80031fa:	f007 fd47 	bl	800ac8c <HAL_GPIO_WritePin>
	return status;
 80031fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003200:	4618      	mov	r0, r3
 8003202:	3710      	adds	r7, #16
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}
 8003208:	48000400 	.word	0x48000400
 800320c:	20000760 	.word	0x20000760

08003210 <W25qxx_WaitForWriteEnd>:
	W25qxx_Spi(Data);
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
}
//###################################################################################################################
void W25qxx_WaitForWriteEnd(void)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	af00      	add	r7, sp, #0
	W25qxx_Delay(1);
 8003214:	2001      	movs	r0, #1
 8003216:	f007 f9f3 	bl	800a600 <HAL_Delay>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800321a:	2200      	movs	r2, #0
 800321c:	2101      	movs	r1, #1
 800321e:	480f      	ldr	r0, [pc, #60]	; (800325c <W25qxx_WaitForWriteEnd+0x4c>)
 8003220:	f007 fd34 	bl	800ac8c <HAL_GPIO_WritePin>
	W25qxx_Spi(0x05);
 8003224:	2005      	movs	r0, #5
 8003226:	f7ff ff15 	bl	8003054 <W25qxx_Spi>
	do
	{
		w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800322a:	20a5      	movs	r0, #165	; 0xa5
 800322c:	f7ff ff12 	bl	8003054 <W25qxx_Spi>
 8003230:	4603      	mov	r3, r0
 8003232:	461a      	mov	r2, r3
 8003234:	4b0a      	ldr	r3, [pc, #40]	; (8003260 <W25qxx_WaitForWriteEnd+0x50>)
 8003236:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		W25qxx_Delay(1);
 800323a:	2001      	movs	r0, #1
 800323c:	f007 f9e0 	bl	800a600 <HAL_Delay>
	} while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 8003240:	4b07      	ldr	r3, [pc, #28]	; (8003260 <W25qxx_WaitForWriteEnd+0x50>)
 8003242:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003246:	f003 0301 	and.w	r3, r3, #1
 800324a:	2b00      	cmp	r3, #0
 800324c:	d1ed      	bne.n	800322a <W25qxx_WaitForWriteEnd+0x1a>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800324e:	2201      	movs	r2, #1
 8003250:	2101      	movs	r1, #1
 8003252:	4802      	ldr	r0, [pc, #8]	; (800325c <W25qxx_WaitForWriteEnd+0x4c>)
 8003254:	f007 fd1a 	bl	800ac8c <HAL_GPIO_WritePin>
}
 8003258:	bf00      	nop
 800325a:	bd80      	pop	{r7, pc}
 800325c:	48000400 	.word	0x48000400
 8003260:	20000760 	.word	0x20000760

08003264 <W25qxx_Init>:
//###################################################################################################################
bool W25qxx_Init(void)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b082      	sub	sp, #8
 8003268:	af00      	add	r7, sp, #0
	w25qxx.Lock = 1;
 800326a:	4b65      	ldr	r3, [pc, #404]	; (8003400 <W25qxx_Init+0x19c>)
 800326c:	2201      	movs	r2, #1
 800326e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	while (HAL_GetTick() < 100)
 8003272:	e002      	b.n	800327a <W25qxx_Init+0x16>
		W25qxx_Delay(1);
 8003274:	2001      	movs	r0, #1
 8003276:	f007 f9c3 	bl	800a600 <HAL_Delay>
	while (HAL_GetTick() < 100)
 800327a:	f007 f9b5 	bl	800a5e8 <HAL_GetTick>
 800327e:	4603      	mov	r3, r0
 8003280:	2b63      	cmp	r3, #99	; 0x63
 8003282:	d9f7      	bls.n	8003274 <W25qxx_Init+0x10>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003284:	2201      	movs	r2, #1
 8003286:	2101      	movs	r1, #1
 8003288:	485e      	ldr	r0, [pc, #376]	; (8003404 <W25qxx_Init+0x1a0>)
 800328a:	f007 fcff 	bl	800ac8c <HAL_GPIO_WritePin>
	W25qxx_Delay(100);
 800328e:	2064      	movs	r0, #100	; 0x64
 8003290:	f007 f9b6 	bl	800a600 <HAL_Delay>
	uint32_t id;
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Init Begin...\r\n");
#endif
	id = W25qxx_ReadID();
 8003294:	f7ff fef4 	bl	8003080 <W25qxx_ReadID>
 8003298:	6078      	str	r0, [r7, #4]

#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ID:0x%X\r\n", id);
#endif
	switch (id & 0x000000FF)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	b2db      	uxtb	r3, r3
 800329e:	3b11      	subs	r3, #17
 80032a0:	2b0f      	cmp	r3, #15
 80032a2:	d86c      	bhi.n	800337e <W25qxx_Init+0x11a>
 80032a4:	a201      	add	r2, pc, #4	; (adr r2, 80032ac <W25qxx_Init+0x48>)
 80032a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032aa:	bf00      	nop
 80032ac:	08003371 	.word	0x08003371
 80032b0:	08003363 	.word	0x08003363
 80032b4:	08003355 	.word	0x08003355
 80032b8:	08003347 	.word	0x08003347
 80032bc:	08003339 	.word	0x08003339
 80032c0:	0800332b 	.word	0x0800332b
 80032c4:	0800331d 	.word	0x0800331d
 80032c8:	0800330d 	.word	0x0800330d
 80032cc:	080032fd 	.word	0x080032fd
 80032d0:	0800337f 	.word	0x0800337f
 80032d4:	0800337f 	.word	0x0800337f
 80032d8:	0800337f 	.word	0x0800337f
 80032dc:	0800337f 	.word	0x0800337f
 80032e0:	0800337f 	.word	0x0800337f
 80032e4:	0800337f 	.word	0x0800337f
 80032e8:	080032ed 	.word	0x080032ed
	{
	case 0x20: // 	w25q512
		w25qxx.ID = W25Q512;
 80032ec:	4b44      	ldr	r3, [pc, #272]	; (8003400 <W25qxx_Init+0x19c>)
 80032ee:	220a      	movs	r2, #10
 80032f0:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 1024;
 80032f2:	4b43      	ldr	r3, [pc, #268]	; (8003400 <W25qxx_Init+0x19c>)
 80032f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80032f8:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q512\r\n");
#endif
		break;
 80032fa:	e046      	b.n	800338a <W25qxx_Init+0x126>
	case 0x19: // 	w25q256
		w25qxx.ID = W25Q256;
 80032fc:	4b40      	ldr	r3, [pc, #256]	; (8003400 <W25qxx_Init+0x19c>)
 80032fe:	2209      	movs	r2, #9
 8003300:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 512;
 8003302:	4b3f      	ldr	r3, [pc, #252]	; (8003400 <W25qxx_Init+0x19c>)
 8003304:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003308:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q256\r\n");
#endif
		break;
 800330a:	e03e      	b.n	800338a <W25qxx_Init+0x126>
	case 0x18: // 	w25q128
		w25qxx.ID = W25Q128;
 800330c:	4b3c      	ldr	r3, [pc, #240]	; (8003400 <W25qxx_Init+0x19c>)
 800330e:	2208      	movs	r2, #8
 8003310:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 256;
 8003312:	4b3b      	ldr	r3, [pc, #236]	; (8003400 <W25qxx_Init+0x19c>)
 8003314:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003318:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q128\r\n");
#endif
		break;
 800331a:	e036      	b.n	800338a <W25qxx_Init+0x126>
	case 0x17: //	w25q64
		w25qxx.ID = W25Q64;
 800331c:	4b38      	ldr	r3, [pc, #224]	; (8003400 <W25qxx_Init+0x19c>)
 800331e:	2207      	movs	r2, #7
 8003320:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 128;
 8003322:	4b37      	ldr	r3, [pc, #220]	; (8003400 <W25qxx_Init+0x19c>)
 8003324:	2280      	movs	r2, #128	; 0x80
 8003326:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q64\r\n");
#endif
		break;
 8003328:	e02f      	b.n	800338a <W25qxx_Init+0x126>
	case 0x16: //	w25q32
		w25qxx.ID = W25Q32;
 800332a:	4b35      	ldr	r3, [pc, #212]	; (8003400 <W25qxx_Init+0x19c>)
 800332c:	2206      	movs	r2, #6
 800332e:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 64;
 8003330:	4b33      	ldr	r3, [pc, #204]	; (8003400 <W25qxx_Init+0x19c>)
 8003332:	2240      	movs	r2, #64	; 0x40
 8003334:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q32\r\n");
#endif
		break;
 8003336:	e028      	b.n	800338a <W25qxx_Init+0x126>
	case 0x15: //	w25q16
		w25qxx.ID = W25Q16;
 8003338:	4b31      	ldr	r3, [pc, #196]	; (8003400 <W25qxx_Init+0x19c>)
 800333a:	2205      	movs	r2, #5
 800333c:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 32;
 800333e:	4b30      	ldr	r3, [pc, #192]	; (8003400 <W25qxx_Init+0x19c>)
 8003340:	2220      	movs	r2, #32
 8003342:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q16\r\n");
#endif
		break;
 8003344:	e021      	b.n	800338a <W25qxx_Init+0x126>
	case 0x14: //	w25q80
		w25qxx.ID = W25Q80;
 8003346:	4b2e      	ldr	r3, [pc, #184]	; (8003400 <W25qxx_Init+0x19c>)
 8003348:	2204      	movs	r2, #4
 800334a:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 16;
 800334c:	4b2c      	ldr	r3, [pc, #176]	; (8003400 <W25qxx_Init+0x19c>)
 800334e:	2210      	movs	r2, #16
 8003350:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q80\r\n");
#endif
		break;
 8003352:	e01a      	b.n	800338a <W25qxx_Init+0x126>
	case 0x13: //	w25q40
		w25qxx.ID = W25Q40;
 8003354:	4b2a      	ldr	r3, [pc, #168]	; (8003400 <W25qxx_Init+0x19c>)
 8003356:	2203      	movs	r2, #3
 8003358:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 8;
 800335a:	4b29      	ldr	r3, [pc, #164]	; (8003400 <W25qxx_Init+0x19c>)
 800335c:	2208      	movs	r2, #8
 800335e:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q40\r\n");
#endif
		break;
 8003360:	e013      	b.n	800338a <W25qxx_Init+0x126>
	case 0x12: //	w25q20
		w25qxx.ID = W25Q20;
 8003362:	4b27      	ldr	r3, [pc, #156]	; (8003400 <W25qxx_Init+0x19c>)
 8003364:	2202      	movs	r2, #2
 8003366:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 4;
 8003368:	4b25      	ldr	r3, [pc, #148]	; (8003400 <W25qxx_Init+0x19c>)
 800336a:	2204      	movs	r2, #4
 800336c:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q20\r\n");
#endif
		break;
 800336e:	e00c      	b.n	800338a <W25qxx_Init+0x126>
	case 0x11: //	w25q10
		w25qxx.ID = W25Q10;
 8003370:	4b23      	ldr	r3, [pc, #140]	; (8003400 <W25qxx_Init+0x19c>)
 8003372:	2201      	movs	r2, #1
 8003374:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 2;
 8003376:	4b22      	ldr	r3, [pc, #136]	; (8003400 <W25qxx_Init+0x19c>)
 8003378:	2202      	movs	r2, #2
 800337a:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q10\r\n");
#endif
		break;
 800337c:	e005      	b.n	800338a <W25qxx_Init+0x126>
	default:
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Unknown ID\r\n");
#endif
		w25qxx.Lock = 0;
 800337e:	4b20      	ldr	r3, [pc, #128]	; (8003400 <W25qxx_Init+0x19c>)
 8003380:	2200      	movs	r2, #0
 8003382:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		return false;
 8003386:	2300      	movs	r3, #0
 8003388:	e036      	b.n	80033f8 <W25qxx_Init+0x194>
	}
	w25qxx.PageSize = 256;
 800338a:	4b1d      	ldr	r3, [pc, #116]	; (8003400 <W25qxx_Init+0x19c>)
 800338c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003390:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize = 0x1000;
 8003392:	4b1b      	ldr	r3, [pc, #108]	; (8003400 <W25qxx_Init+0x19c>)
 8003394:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003398:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 800339a:	4b19      	ldr	r3, [pc, #100]	; (8003400 <W25qxx_Init+0x19c>)
 800339c:	69db      	ldr	r3, [r3, #28]
 800339e:	011b      	lsls	r3, r3, #4
 80033a0:	4a17      	ldr	r2, [pc, #92]	; (8003400 <W25qxx_Init+0x19c>)
 80033a2:	6153      	str	r3, [r2, #20]
	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 80033a4:	4b16      	ldr	r3, [pc, #88]	; (8003400 <W25qxx_Init+0x19c>)
 80033a6:	695b      	ldr	r3, [r3, #20]
 80033a8:	4a15      	ldr	r2, [pc, #84]	; (8003400 <W25qxx_Init+0x19c>)
 80033aa:	6912      	ldr	r2, [r2, #16]
 80033ac:	fb02 f303 	mul.w	r3, r2, r3
 80033b0:	4a13      	ldr	r2, [pc, #76]	; (8003400 <W25qxx_Init+0x19c>)
 80033b2:	8952      	ldrh	r2, [r2, #10]
 80033b4:	fbb3 f3f2 	udiv	r3, r3, r2
 80033b8:	4a11      	ldr	r2, [pc, #68]	; (8003400 <W25qxx_Init+0x19c>)
 80033ba:	60d3      	str	r3, [r2, #12]
	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 80033bc:	4b10      	ldr	r3, [pc, #64]	; (8003400 <W25qxx_Init+0x19c>)
 80033be:	691b      	ldr	r3, [r3, #16]
 80033c0:	011b      	lsls	r3, r3, #4
 80033c2:	4a0f      	ldr	r2, [pc, #60]	; (8003400 <W25qxx_Init+0x19c>)
 80033c4:	6193      	str	r3, [r2, #24]
	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 80033c6:	4b0e      	ldr	r3, [pc, #56]	; (8003400 <W25qxx_Init+0x19c>)
 80033c8:	695b      	ldr	r3, [r3, #20]
 80033ca:	4a0d      	ldr	r2, [pc, #52]	; (8003400 <W25qxx_Init+0x19c>)
 80033cc:	6912      	ldr	r2, [r2, #16]
 80033ce:	fb02 f303 	mul.w	r3, r2, r3
 80033d2:	0a9b      	lsrs	r3, r3, #10
 80033d4:	4a0a      	ldr	r2, [pc, #40]	; (8003400 <W25qxx_Init+0x19c>)
 80033d6:	6213      	str	r3, [r2, #32]
	W25qxx_ReadUniqID();
 80033d8:	f7ff fe88 	bl	80030ec <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 80033dc:	2001      	movs	r0, #1
 80033de:	f7ff fed1 	bl	8003184 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 80033e2:	2002      	movs	r0, #2
 80033e4:	f7ff fece 	bl	8003184 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 80033e8:	2003      	movs	r0, #3
 80033ea:	f7ff fecb 	bl	8003184 <W25qxx_ReadStatusRegister>
	printf("w25qxx Block Size: %d Bytes\r\n", w25qxx.BlockSize);
	printf("w25qxx Block Count: %d\r\n", w25qxx.BlockCount);
	printf("w25qxx Capacity: %d KiloBytes\r\n", w25qxx.CapacityInKiloByte);
	printf("w25qxx Init Done\r\n");
#endif
	w25qxx.Lock = 0;
 80033ee:	4b04      	ldr	r3, [pc, #16]	; (8003400 <W25qxx_Init+0x19c>)
 80033f0:	2200      	movs	r2, #0
 80033f2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 80033f6:	2301      	movs	r3, #1
}
 80033f8:	4618      	mov	r0, r3
 80033fa:	3708      	adds	r7, #8
 80033fc:	46bd      	mov	sp, r7
 80033fe:	bd80      	pop	{r7, pc}
 8003400:	20000760 	.word	0x20000760
 8003404:	48000400 	.word	0x48000400

08003408 <W25qxx_EraseSector>:
	W25qxx_Delay(10);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_EraseSector(uint32_t SectorAddr)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b082      	sub	sp, #8
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
	while (w25qxx.Lock == 1)
 8003410:	e002      	b.n	8003418 <W25qxx_EraseSector+0x10>
		W25qxx_Delay(1);
 8003412:	2001      	movs	r0, #1
 8003414:	f007 f8f4 	bl	800a600 <HAL_Delay>
	while (w25qxx.Lock == 1)
 8003418:	4b25      	ldr	r3, [pc, #148]	; (80034b0 <W25qxx_EraseSector+0xa8>)
 800341a:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800341e:	2b01      	cmp	r3, #1
 8003420:	d0f7      	beq.n	8003412 <W25qxx_EraseSector+0xa>
	w25qxx.Lock = 1;
 8003422:	4b23      	ldr	r3, [pc, #140]	; (80034b0 <W25qxx_EraseSector+0xa8>)
 8003424:	2201      	movs	r2, #1
 8003426:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
#if (_W25QXX_DEBUG == 1)
	uint32_t StartTime = HAL_GetTick();
	printf("w25qxx EraseSector %d Begin...\r\n", SectorAddr);
#endif
	W25qxx_WaitForWriteEnd();
 800342a:	f7ff fef1 	bl	8003210 <W25qxx_WaitForWriteEnd>
	SectorAddr = SectorAddr * w25qxx.SectorSize;
 800342e:	4b20      	ldr	r3, [pc, #128]	; (80034b0 <W25qxx_EraseSector+0xa8>)
 8003430:	691a      	ldr	r2, [r3, #16]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	fb02 f303 	mul.w	r3, r2, r3
 8003438:	607b      	str	r3, [r7, #4]
	W25qxx_WriteEnable();
 800343a:	f7ff fe8d 	bl	8003158 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800343e:	2200      	movs	r2, #0
 8003440:	2101      	movs	r1, #1
 8003442:	481c      	ldr	r0, [pc, #112]	; (80034b4 <W25qxx_EraseSector+0xac>)
 8003444:	f007 fc22 	bl	800ac8c <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 8003448:	4b19      	ldr	r3, [pc, #100]	; (80034b0 <W25qxx_EraseSector+0xa8>)
 800344a:	781b      	ldrb	r3, [r3, #0]
 800344c:	2b08      	cmp	r3, #8
 800344e:	d909      	bls.n	8003464 <W25qxx_EraseSector+0x5c>
	{
		W25qxx_Spi(0x21);
 8003450:	2021      	movs	r0, #33	; 0x21
 8003452:	f7ff fdff 	bl	8003054 <W25qxx_Spi>
		W25qxx_Spi((SectorAddr & 0xFF000000) >> 24);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	0e1b      	lsrs	r3, r3, #24
 800345a:	b2db      	uxtb	r3, r3
 800345c:	4618      	mov	r0, r3
 800345e:	f7ff fdf9 	bl	8003054 <W25qxx_Spi>
 8003462:	e002      	b.n	800346a <W25qxx_EraseSector+0x62>
	}
	else
	{
		W25qxx_Spi(0x20);
 8003464:	2020      	movs	r0, #32
 8003466:	f7ff fdf5 	bl	8003054 <W25qxx_Spi>
	}
	W25qxx_Spi((SectorAddr & 0xFF0000) >> 16);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	0c1b      	lsrs	r3, r3, #16
 800346e:	b2db      	uxtb	r3, r3
 8003470:	4618      	mov	r0, r3
 8003472:	f7ff fdef 	bl	8003054 <W25qxx_Spi>
	W25qxx_Spi((SectorAddr & 0xFF00) >> 8);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	0a1b      	lsrs	r3, r3, #8
 800347a:	b2db      	uxtb	r3, r3
 800347c:	4618      	mov	r0, r3
 800347e:	f7ff fde9 	bl	8003054 <W25qxx_Spi>
	W25qxx_Spi(SectorAddr & 0xFF);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	b2db      	uxtb	r3, r3
 8003486:	4618      	mov	r0, r3
 8003488:	f7ff fde4 	bl	8003054 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800348c:	2201      	movs	r2, #1
 800348e:	2101      	movs	r1, #1
 8003490:	4808      	ldr	r0, [pc, #32]	; (80034b4 <W25qxx_EraseSector+0xac>)
 8003492:	f007 fbfb 	bl	800ac8c <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 8003496:	f7ff febb 	bl	8003210 <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx EraseSector done after %d ms\r\n", HAL_GetTick() - StartTime);
#endif
	W25qxx_Delay(1);
 800349a:	2001      	movs	r0, #1
 800349c:	f007 f8b0 	bl	800a600 <HAL_Delay>
	w25qxx.Lock = 0;
 80034a0:	4b03      	ldr	r3, [pc, #12]	; (80034b0 <W25qxx_EraseSector+0xa8>)
 80034a2:	2200      	movs	r2, #0
 80034a4:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 80034a8:	bf00      	nop
 80034aa:	3708      	adds	r7, #8
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}
 80034b0:	20000760 	.word	0x20000760
 80034b4:	48000400 	.word	0x48000400

080034b8 <W25qxx_SectorToPage>:
{
	return ((SectorAddress * w25qxx.SectorSize) / w25qxx.BlockSize);
}
//###################################################################################################################
uint32_t W25qxx_SectorToPage(uint32_t SectorAddress)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b083      	sub	sp, #12
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
	return (SectorAddress * w25qxx.SectorSize) / w25qxx.PageSize;
 80034c0:	4b07      	ldr	r3, [pc, #28]	; (80034e0 <W25qxx_SectorToPage+0x28>)
 80034c2:	691b      	ldr	r3, [r3, #16]
 80034c4:	687a      	ldr	r2, [r7, #4]
 80034c6:	fb02 f303 	mul.w	r3, r2, r3
 80034ca:	4a05      	ldr	r2, [pc, #20]	; (80034e0 <W25qxx_SectorToPage+0x28>)
 80034cc:	8952      	ldrh	r2, [r2, #10]
 80034ce:	fbb3 f3f2 	udiv	r3, r3, r2
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	370c      	adds	r7, #12
 80034d6:	46bd      	mov	sp, r7
 80034d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034dc:	4770      	bx	lr
 80034de:	bf00      	nop
 80034e0:	20000760 	.word	0x20000760

080034e4 <W25qxx_WritePage>:
#endif
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_WritePage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_PageSize)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b084      	sub	sp, #16
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	60f8      	str	r0, [r7, #12]
 80034ec:	60b9      	str	r1, [r7, #8]
 80034ee:	607a      	str	r2, [r7, #4]
 80034f0:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 80034f2:	e002      	b.n	80034fa <W25qxx_WritePage+0x16>
		W25qxx_Delay(1);
 80034f4:	2001      	movs	r0, #1
 80034f6:	f007 f883 	bl	800a600 <HAL_Delay>
	while (w25qxx.Lock == 1)
 80034fa:	4b39      	ldr	r3, [pc, #228]	; (80035e0 <W25qxx_WritePage+0xfc>)
 80034fc:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8003500:	2b01      	cmp	r3, #1
 8003502:	d0f7      	beq.n	80034f4 <W25qxx_WritePage+0x10>
	w25qxx.Lock = 1;
 8003504:	4b36      	ldr	r3, [pc, #216]	; (80035e0 <W25qxx_WritePage+0xfc>)
 8003506:	2201      	movs	r2, #1
 8003508:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if (((NumByteToWrite_up_to_PageSize + OffsetInByte) > w25qxx.PageSize) || (NumByteToWrite_up_to_PageSize == 0))
 800350c:	683a      	ldr	r2, [r7, #0]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	4413      	add	r3, r2
 8003512:	4a33      	ldr	r2, [pc, #204]	; (80035e0 <W25qxx_WritePage+0xfc>)
 8003514:	8952      	ldrh	r2, [r2, #10]
 8003516:	4293      	cmp	r3, r2
 8003518:	d802      	bhi.n	8003520 <W25qxx_WritePage+0x3c>
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d105      	bne.n	800352c <W25qxx_WritePage+0x48>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8003520:	4b2f      	ldr	r3, [pc, #188]	; (80035e0 <W25qxx_WritePage+0xfc>)
 8003522:	895b      	ldrh	r3, [r3, #10]
 8003524:	461a      	mov	r2, r3
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	1ad3      	subs	r3, r2, r3
 800352a:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToWrite_up_to_PageSize) > w25qxx.PageSize)
 800352c:	687a      	ldr	r2, [r7, #4]
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	4413      	add	r3, r2
 8003532:	4a2b      	ldr	r2, [pc, #172]	; (80035e0 <W25qxx_WritePage+0xfc>)
 8003534:	8952      	ldrh	r2, [r2, #10]
 8003536:	4293      	cmp	r3, r2
 8003538:	d905      	bls.n	8003546 <W25qxx_WritePage+0x62>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 800353a:	4b29      	ldr	r3, [pc, #164]	; (80035e0 <W25qxx_WritePage+0xfc>)
 800353c:	895b      	ldrh	r3, [r3, #10]
 800353e:	461a      	mov	r2, r3
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	1ad3      	subs	r3, r2, r3
 8003544:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx WritePage:%d, Offset:%d ,Writes %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToWrite_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t StartTime = HAL_GetTick();
#endif
	W25qxx_WaitForWriteEnd();
 8003546:	f7ff fe63 	bl	8003210 <W25qxx_WaitForWriteEnd>
	W25qxx_WriteEnable();
 800354a:	f7ff fe05 	bl	8003158 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800354e:	2200      	movs	r2, #0
 8003550:	2101      	movs	r1, #1
 8003552:	4824      	ldr	r0, [pc, #144]	; (80035e4 <W25qxx_WritePage+0x100>)
 8003554:	f007 fb9a 	bl	800ac8c <HAL_GPIO_WritePin>
	Page_Address = (Page_Address * w25qxx.PageSize) + OffsetInByte;
 8003558:	4b21      	ldr	r3, [pc, #132]	; (80035e0 <W25qxx_WritePage+0xfc>)
 800355a:	895b      	ldrh	r3, [r3, #10]
 800355c:	461a      	mov	r2, r3
 800355e:	68bb      	ldr	r3, [r7, #8]
 8003560:	fb02 f303 	mul.w	r3, r2, r3
 8003564:	687a      	ldr	r2, [r7, #4]
 8003566:	4413      	add	r3, r2
 8003568:	60bb      	str	r3, [r7, #8]
	if (w25qxx.ID >= W25Q256)
 800356a:	4b1d      	ldr	r3, [pc, #116]	; (80035e0 <W25qxx_WritePage+0xfc>)
 800356c:	781b      	ldrb	r3, [r3, #0]
 800356e:	2b08      	cmp	r3, #8
 8003570:	d909      	bls.n	8003586 <W25qxx_WritePage+0xa2>
	{
		W25qxx_Spi(0x12);
 8003572:	2012      	movs	r0, #18
 8003574:	f7ff fd6e 	bl	8003054 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	0e1b      	lsrs	r3, r3, #24
 800357c:	b2db      	uxtb	r3, r3
 800357e:	4618      	mov	r0, r3
 8003580:	f7ff fd68 	bl	8003054 <W25qxx_Spi>
 8003584:	e002      	b.n	800358c <W25qxx_WritePage+0xa8>
	}
	else
	{
		W25qxx_Spi(0x02);
 8003586:	2002      	movs	r0, #2
 8003588:	f7ff fd64 	bl	8003054 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	0c1b      	lsrs	r3, r3, #16
 8003590:	b2db      	uxtb	r3, r3
 8003592:	4618      	mov	r0, r3
 8003594:	f7ff fd5e 	bl	8003054 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	0a1b      	lsrs	r3, r3, #8
 800359c:	b2db      	uxtb	r3, r3
 800359e:	4618      	mov	r0, r3
 80035a0:	f7ff fd58 	bl	8003054 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	b2db      	uxtb	r3, r3
 80035a8:	4618      	mov	r0, r3
 80035aa:	f7ff fd53 	bl	8003054 <W25qxx_Spi>
	HAL_SPI_Transmit(&_W25QXX_SPI, pBuffer, NumByteToWrite_up_to_PageSize, 100);
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	b29a      	uxth	r2, r3
 80035b2:	2364      	movs	r3, #100	; 0x64
 80035b4:	68f9      	ldr	r1, [r7, #12]
 80035b6:	480c      	ldr	r0, [pc, #48]	; (80035e8 <W25qxx_WritePage+0x104>)
 80035b8:	f009 fc11 	bl	800cdde <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80035bc:	2201      	movs	r2, #1
 80035be:	2101      	movs	r1, #1
 80035c0:	4808      	ldr	r0, [pc, #32]	; (80035e4 <W25qxx_WritePage+0x100>)
 80035c2:	f007 fb63 	bl	800ac8c <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 80035c6:	f7ff fe23 	bl	8003210 <W25qxx_WaitForWriteEnd>
	}
	printf("\r\n");
	printf("w25qxx WritePage done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 80035ca:	2001      	movs	r0, #1
 80035cc:	f007 f818 	bl	800a600 <HAL_Delay>
	w25qxx.Lock = 0;
 80035d0:	4b03      	ldr	r3, [pc, #12]	; (80035e0 <W25qxx_WritePage+0xfc>)
 80035d2:	2200      	movs	r2, #0
 80035d4:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 80035d8:	bf00      	nop
 80035da:	3710      	adds	r7, #16
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}
 80035e0:	20000760 	.word	0x20000760
 80035e4:	48000400 	.word	0x48000400
 80035e8:	200005a0 	.word	0x200005a0

080035ec <W25qxx_WriteSector>:
//###################################################################################################################
void W25qxx_WriteSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_SectorSize)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b088      	sub	sp, #32
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	60f8      	str	r0, [r7, #12]
 80035f4:	60b9      	str	r1, [r7, #8]
 80035f6:	607a      	str	r2, [r7, #4]
 80035f8:	603b      	str	r3, [r7, #0]
	if ((NumByteToWrite_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToWrite_up_to_SectorSize == 0))
 80035fa:	4b2c      	ldr	r3, [pc, #176]	; (80036ac <W25qxx_WriteSector+0xc0>)
 80035fc:	691b      	ldr	r3, [r3, #16]
 80035fe:	683a      	ldr	r2, [r7, #0]
 8003600:	429a      	cmp	r2, r3
 8003602:	d802      	bhi.n	800360a <W25qxx_WriteSector+0x1e>
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d102      	bne.n	8003610 <W25qxx_WriteSector+0x24>
		NumByteToWrite_up_to_SectorSize = w25qxx.SectorSize;
 800360a:	4b28      	ldr	r3, [pc, #160]	; (80036ac <W25qxx_WriteSector+0xc0>)
 800360c:	691b      	ldr	r3, [r3, #16]
 800360e:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx WriteSector:%d, Offset:%d ,Write %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToWrite_up_to_SectorSize);
	W25qxx_Delay(100);
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8003610:	4b26      	ldr	r3, [pc, #152]	; (80036ac <W25qxx_WriteSector+0xc0>)
 8003612:	691b      	ldr	r3, [r3, #16]
 8003614:	687a      	ldr	r2, [r7, #4]
 8003616:	429a      	cmp	r2, r3
 8003618:	d243      	bcs.n	80036a2 <W25qxx_WriteSector+0xb6>
		return;
	}
	uint32_t StartPage;
	int32_t BytesToWrite;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToWrite_up_to_SectorSize) > w25qxx.SectorSize)
 800361a:	687a      	ldr	r2, [r7, #4]
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	441a      	add	r2, r3
 8003620:	4b22      	ldr	r3, [pc, #136]	; (80036ac <W25qxx_WriteSector+0xc0>)
 8003622:	691b      	ldr	r3, [r3, #16]
 8003624:	429a      	cmp	r2, r3
 8003626:	d905      	bls.n	8003634 <W25qxx_WriteSector+0x48>
		BytesToWrite = w25qxx.SectorSize - OffsetInByte;
 8003628:	4b20      	ldr	r3, [pc, #128]	; (80036ac <W25qxx_WriteSector+0xc0>)
 800362a:	691a      	ldr	r2, [r3, #16]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	1ad3      	subs	r3, r2, r3
 8003630:	61bb      	str	r3, [r7, #24]
 8003632:	e001      	b.n	8003638 <W25qxx_WriteSector+0x4c>
	else
		BytesToWrite = NumByteToWrite_up_to_SectorSize;
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8003638:	68b8      	ldr	r0, [r7, #8]
 800363a:	f7ff ff3d 	bl	80034b8 <W25qxx_SectorToPage>
 800363e:	4602      	mov	r2, r0
 8003640:	4b1a      	ldr	r3, [pc, #104]	; (80036ac <W25qxx_WriteSector+0xc0>)
 8003642:	895b      	ldrh	r3, [r3, #10]
 8003644:	4619      	mov	r1, r3
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	fbb3 f3f1 	udiv	r3, r3, r1
 800364c:	4413      	add	r3, r2
 800364e:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8003650:	4b16      	ldr	r3, [pc, #88]	; (80036ac <W25qxx_WriteSector+0xc0>)
 8003652:	895b      	ldrh	r3, [r3, #10]
 8003654:	461a      	mov	r2, r3
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	fbb3 f1f2 	udiv	r1, r3, r2
 800365c:	fb01 f202 	mul.w	r2, r1, r2
 8003660:	1a9b      	subs	r3, r3, r2
 8003662:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_WritePage(pBuffer, StartPage, LocalOffset, BytesToWrite);
 8003664:	69bb      	ldr	r3, [r7, #24]
 8003666:	697a      	ldr	r2, [r7, #20]
 8003668:	69f9      	ldr	r1, [r7, #28]
 800366a:	68f8      	ldr	r0, [r7, #12]
 800366c:	f7ff ff3a 	bl	80034e4 <W25qxx_WritePage>
		StartPage++;
 8003670:	69fb      	ldr	r3, [r7, #28]
 8003672:	3301      	adds	r3, #1
 8003674:	61fb      	str	r3, [r7, #28]
		BytesToWrite -= w25qxx.PageSize - LocalOffset;
 8003676:	4b0d      	ldr	r3, [pc, #52]	; (80036ac <W25qxx_WriteSector+0xc0>)
 8003678:	895b      	ldrh	r3, [r3, #10]
 800367a:	461a      	mov	r2, r3
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	1a9a      	subs	r2, r3, r2
 8003680:	69bb      	ldr	r3, [r7, #24]
 8003682:	4413      	add	r3, r2
 8003684:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8003686:	4b09      	ldr	r3, [pc, #36]	; (80036ac <W25qxx_WriteSector+0xc0>)
 8003688:	895b      	ldrh	r3, [r3, #10]
 800368a:	461a      	mov	r2, r3
 800368c:	697b      	ldr	r3, [r7, #20]
 800368e:	1ad3      	subs	r3, r2, r3
 8003690:	68fa      	ldr	r2, [r7, #12]
 8003692:	4413      	add	r3, r2
 8003694:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8003696:	2300      	movs	r3, #0
 8003698:	617b      	str	r3, [r7, #20]
	} while (BytesToWrite > 0);
 800369a:	69bb      	ldr	r3, [r7, #24]
 800369c:	2b00      	cmp	r3, #0
 800369e:	dce1      	bgt.n	8003664 <W25qxx_WriteSector+0x78>
 80036a0:	e000      	b.n	80036a4 <W25qxx_WriteSector+0xb8>
		return;
 80036a2:	bf00      	nop
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx WriteSector Done\r\n");
	W25qxx_Delay(100);
#endif
}
 80036a4:	3720      	adds	r7, #32
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}
 80036aa:	bf00      	nop
 80036ac:	20000760 	.word	0x20000760

080036b0 <W25qxx_ReadPage>:
	W25qxx_Delay(1);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_ReadPage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_PageSize)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b084      	sub	sp, #16
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	60f8      	str	r0, [r7, #12]
 80036b8:	60b9      	str	r1, [r7, #8]
 80036ba:	607a      	str	r2, [r7, #4]
 80036bc:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 80036be:	e002      	b.n	80036c6 <W25qxx_ReadPage+0x16>
		W25qxx_Delay(1);
 80036c0:	2001      	movs	r0, #1
 80036c2:	f006 ff9d 	bl	800a600 <HAL_Delay>
	while (w25qxx.Lock == 1)
 80036c6:	4b36      	ldr	r3, [pc, #216]	; (80037a0 <W25qxx_ReadPage+0xf0>)
 80036c8:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80036cc:	2b01      	cmp	r3, #1
 80036ce:	d0f7      	beq.n	80036c0 <W25qxx_ReadPage+0x10>
	w25qxx.Lock = 1;
 80036d0:	4b33      	ldr	r3, [pc, #204]	; (80037a0 <W25qxx_ReadPage+0xf0>)
 80036d2:	2201      	movs	r2, #1
 80036d4:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if ((NumByteToRead_up_to_PageSize > w25qxx.PageSize) || (NumByteToRead_up_to_PageSize == 0))
 80036d8:	4b31      	ldr	r3, [pc, #196]	; (80037a0 <W25qxx_ReadPage+0xf0>)
 80036da:	895b      	ldrh	r3, [r3, #10]
 80036dc:	461a      	mov	r2, r3
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d802      	bhi.n	80036ea <W25qxx_ReadPage+0x3a>
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d102      	bne.n	80036f0 <W25qxx_ReadPage+0x40>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize;
 80036ea:	4b2d      	ldr	r3, [pc, #180]	; (80037a0 <W25qxx_ReadPage+0xf0>)
 80036ec:	895b      	ldrh	r3, [r3, #10]
 80036ee:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 80036f0:	687a      	ldr	r2, [r7, #4]
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	4413      	add	r3, r2
 80036f6:	4a2a      	ldr	r2, [pc, #168]	; (80037a0 <W25qxx_ReadPage+0xf0>)
 80036f8:	8952      	ldrh	r2, [r2, #10]
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d905      	bls.n	800370a <W25qxx_ReadPage+0x5a>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 80036fe:	4b28      	ldr	r3, [pc, #160]	; (80037a0 <W25qxx_ReadPage+0xf0>)
 8003700:	895b      	ldrh	r3, [r3, #10]
 8003702:	461a      	mov	r2, r3
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	1ad3      	subs	r3, r2, r3
 8003708:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ReadPage:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToRead_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t StartTime = HAL_GetTick();
#endif
	Page_Address = Page_Address * w25qxx.PageSize + OffsetInByte;
 800370a:	4b25      	ldr	r3, [pc, #148]	; (80037a0 <W25qxx_ReadPage+0xf0>)
 800370c:	895b      	ldrh	r3, [r3, #10]
 800370e:	461a      	mov	r2, r3
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	fb02 f303 	mul.w	r3, r2, r3
 8003716:	687a      	ldr	r2, [r7, #4]
 8003718:	4413      	add	r3, r2
 800371a:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800371c:	2200      	movs	r2, #0
 800371e:	2101      	movs	r1, #1
 8003720:	4820      	ldr	r0, [pc, #128]	; (80037a4 <W25qxx_ReadPage+0xf4>)
 8003722:	f007 fab3 	bl	800ac8c <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 8003726:	4b1e      	ldr	r3, [pc, #120]	; (80037a0 <W25qxx_ReadPage+0xf0>)
 8003728:	781b      	ldrb	r3, [r3, #0]
 800372a:	2b08      	cmp	r3, #8
 800372c:	d909      	bls.n	8003742 <W25qxx_ReadPage+0x92>
	{
		W25qxx_Spi(0x0C);
 800372e:	200c      	movs	r0, #12
 8003730:	f7ff fc90 	bl	8003054 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	0e1b      	lsrs	r3, r3, #24
 8003738:	b2db      	uxtb	r3, r3
 800373a:	4618      	mov	r0, r3
 800373c:	f7ff fc8a 	bl	8003054 <W25qxx_Spi>
 8003740:	e002      	b.n	8003748 <W25qxx_ReadPage+0x98>
	}
	else
	{
		W25qxx_Spi(0x0B);
 8003742:	200b      	movs	r0, #11
 8003744:	f7ff fc86 	bl	8003054 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	0c1b      	lsrs	r3, r3, #16
 800374c:	b2db      	uxtb	r3, r3
 800374e:	4618      	mov	r0, r3
 8003750:	f7ff fc80 	bl	8003054 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	0a1b      	lsrs	r3, r3, #8
 8003758:	b2db      	uxtb	r3, r3
 800375a:	4618      	mov	r0, r3
 800375c:	f7ff fc7a 	bl	8003054 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	b2db      	uxtb	r3, r3
 8003764:	4618      	mov	r0, r3
 8003766:	f7ff fc75 	bl	8003054 <W25qxx_Spi>
	W25qxx_Spi(0);
 800376a:	2000      	movs	r0, #0
 800376c:	f7ff fc72 	bl	8003054 <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, NumByteToRead_up_to_PageSize, 100);
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	b29a      	uxth	r2, r3
 8003774:	2364      	movs	r3, #100	; 0x64
 8003776:	68f9      	ldr	r1, [r7, #12]
 8003778:	480b      	ldr	r0, [pc, #44]	; (80037a8 <W25qxx_ReadPage+0xf8>)
 800377a:	f009 fc9e 	bl	800d0ba <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800377e:	2201      	movs	r2, #1
 8003780:	2101      	movs	r1, #1
 8003782:	4808      	ldr	r0, [pc, #32]	; (80037a4 <W25qxx_ReadPage+0xf4>)
 8003784:	f007 fa82 	bl	800ac8c <HAL_GPIO_WritePin>
	}
	printf("\r\n");
	printf("w25qxx ReadPage done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 8003788:	2001      	movs	r0, #1
 800378a:	f006 ff39 	bl	800a600 <HAL_Delay>
	w25qxx.Lock = 0;
 800378e:	4b04      	ldr	r3, [pc, #16]	; (80037a0 <W25qxx_ReadPage+0xf0>)
 8003790:	2200      	movs	r2, #0
 8003792:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8003796:	bf00      	nop
 8003798:	3710      	adds	r7, #16
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}
 800379e:	bf00      	nop
 80037a0:	20000760 	.word	0x20000760
 80037a4:	48000400 	.word	0x48000400
 80037a8:	200005a0 	.word	0x200005a0

080037ac <W25qxx_ReadSector>:
//###################################################################################################################
void W25qxx_ReadSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_SectorSize)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b088      	sub	sp, #32
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	60f8      	str	r0, [r7, #12]
 80037b4:	60b9      	str	r1, [r7, #8]
 80037b6:	607a      	str	r2, [r7, #4]
 80037b8:	603b      	str	r3, [r7, #0]
	if ((NumByteToRead_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToRead_up_to_SectorSize == 0))
 80037ba:	4b2c      	ldr	r3, [pc, #176]	; (800386c <W25qxx_ReadSector+0xc0>)
 80037bc:	691b      	ldr	r3, [r3, #16]
 80037be:	683a      	ldr	r2, [r7, #0]
 80037c0:	429a      	cmp	r2, r3
 80037c2:	d802      	bhi.n	80037ca <W25qxx_ReadSector+0x1e>
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d102      	bne.n	80037d0 <W25qxx_ReadSector+0x24>
		NumByteToRead_up_to_SectorSize = w25qxx.SectorSize;
 80037ca:	4b28      	ldr	r3, [pc, #160]	; (800386c <W25qxx_ReadSector+0xc0>)
 80037cc:	691b      	ldr	r3, [r3, #16]
 80037ce:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx ReadSector:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToRead_up_to_SectorSize);
	W25qxx_Delay(100);
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 80037d0:	4b26      	ldr	r3, [pc, #152]	; (800386c <W25qxx_ReadSector+0xc0>)
 80037d2:	691b      	ldr	r3, [r3, #16]
 80037d4:	687a      	ldr	r2, [r7, #4]
 80037d6:	429a      	cmp	r2, r3
 80037d8:	d243      	bcs.n	8003862 <W25qxx_ReadSector+0xb6>
		return;
	}
	uint32_t StartPage;
	int32_t BytesToRead;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToRead_up_to_SectorSize) > w25qxx.SectorSize)
 80037da:	687a      	ldr	r2, [r7, #4]
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	441a      	add	r2, r3
 80037e0:	4b22      	ldr	r3, [pc, #136]	; (800386c <W25qxx_ReadSector+0xc0>)
 80037e2:	691b      	ldr	r3, [r3, #16]
 80037e4:	429a      	cmp	r2, r3
 80037e6:	d905      	bls.n	80037f4 <W25qxx_ReadSector+0x48>
		BytesToRead = w25qxx.SectorSize - OffsetInByte;
 80037e8:	4b20      	ldr	r3, [pc, #128]	; (800386c <W25qxx_ReadSector+0xc0>)
 80037ea:	691a      	ldr	r2, [r3, #16]
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	1ad3      	subs	r3, r2, r3
 80037f0:	61bb      	str	r3, [r7, #24]
 80037f2:	e001      	b.n	80037f8 <W25qxx_ReadSector+0x4c>
	else
		BytesToRead = NumByteToRead_up_to_SectorSize;
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 80037f8:	68b8      	ldr	r0, [r7, #8]
 80037fa:	f7ff fe5d 	bl	80034b8 <W25qxx_SectorToPage>
 80037fe:	4602      	mov	r2, r0
 8003800:	4b1a      	ldr	r3, [pc, #104]	; (800386c <W25qxx_ReadSector+0xc0>)
 8003802:	895b      	ldrh	r3, [r3, #10]
 8003804:	4619      	mov	r1, r3
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	fbb3 f3f1 	udiv	r3, r3, r1
 800380c:	4413      	add	r3, r2
 800380e:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8003810:	4b16      	ldr	r3, [pc, #88]	; (800386c <W25qxx_ReadSector+0xc0>)
 8003812:	895b      	ldrh	r3, [r3, #10]
 8003814:	461a      	mov	r2, r3
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	fbb3 f1f2 	udiv	r1, r3, r2
 800381c:	fb01 f202 	mul.w	r2, r1, r2
 8003820:	1a9b      	subs	r3, r3, r2
 8003822:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_ReadPage(pBuffer, StartPage, LocalOffset, BytesToRead);
 8003824:	69bb      	ldr	r3, [r7, #24]
 8003826:	697a      	ldr	r2, [r7, #20]
 8003828:	69f9      	ldr	r1, [r7, #28]
 800382a:	68f8      	ldr	r0, [r7, #12]
 800382c:	f7ff ff40 	bl	80036b0 <W25qxx_ReadPage>
		StartPage++;
 8003830:	69fb      	ldr	r3, [r7, #28]
 8003832:	3301      	adds	r3, #1
 8003834:	61fb      	str	r3, [r7, #28]
		BytesToRead -= w25qxx.PageSize - LocalOffset;
 8003836:	4b0d      	ldr	r3, [pc, #52]	; (800386c <W25qxx_ReadSector+0xc0>)
 8003838:	895b      	ldrh	r3, [r3, #10]
 800383a:	461a      	mov	r2, r3
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	1a9a      	subs	r2, r3, r2
 8003840:	69bb      	ldr	r3, [r7, #24]
 8003842:	4413      	add	r3, r2
 8003844:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8003846:	4b09      	ldr	r3, [pc, #36]	; (800386c <W25qxx_ReadSector+0xc0>)
 8003848:	895b      	ldrh	r3, [r3, #10]
 800384a:	461a      	mov	r2, r3
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	1ad3      	subs	r3, r2, r3
 8003850:	68fa      	ldr	r2, [r7, #12]
 8003852:	4413      	add	r3, r2
 8003854:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8003856:	2300      	movs	r3, #0
 8003858:	617b      	str	r3, [r7, #20]
	} while (BytesToRead > 0);
 800385a:	69bb      	ldr	r3, [r7, #24]
 800385c:	2b00      	cmp	r3, #0
 800385e:	dce1      	bgt.n	8003824 <W25qxx_ReadSector+0x78>
 8003860:	e000      	b.n	8003864 <W25qxx_ReadSector+0xb8>
		return;
 8003862:	bf00      	nop
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx ReadSector Done\r\n");
	W25qxx_Delay(100);
#endif
}
 8003864:	3720      	adds	r7, #32
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}
 800386a:	bf00      	nop
 800386c:	20000760 	.word	0x20000760

08003870 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003870:	f8df d034 	ldr.w	sp, [pc, #52]	; 80038a8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003874:	f7ff fac8 	bl	8002e08 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003878:	480c      	ldr	r0, [pc, #48]	; (80038ac <LoopForever+0x6>)
  ldr r1, =_edata
 800387a:	490d      	ldr	r1, [pc, #52]	; (80038b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800387c:	4a0d      	ldr	r2, [pc, #52]	; (80038b4 <LoopForever+0xe>)
  movs r3, #0
 800387e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003880:	e002      	b.n	8003888 <LoopCopyDataInit>

08003882 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003882:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003884:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003886:	3304      	adds	r3, #4

08003888 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003888:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800388a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800388c:	d3f9      	bcc.n	8003882 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800388e:	4a0a      	ldr	r2, [pc, #40]	; (80038b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003890:	4c0a      	ldr	r4, [pc, #40]	; (80038bc <LoopForever+0x16>)
  movs r3, #0
 8003892:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003894:	e001      	b.n	800389a <LoopFillZerobss>

08003896 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003896:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003898:	3204      	adds	r2, #4

0800389a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800389a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800389c:	d3fb      	bcc.n	8003896 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800389e:	f00c f947 	bl	800fb30 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80038a2:	f7fe fc1b 	bl	80020dc <main>

080038a6 <LoopForever>:

LoopForever:
    b LoopForever
 80038a6:	e7fe      	b.n	80038a6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80038a8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80038ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80038b0:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 80038b4:	080109ac 	.word	0x080109ac
  ldr r2, =_sbss
 80038b8:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 80038bc:	20000f30 	.word	0x20000f30

080038c0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80038c0:	e7fe      	b.n	80038c0 <ADC1_IRQHandler>
	...

080038c4 <_ZN9LpdcLogicC1Ev>:
extern uint8_t alarmOnOff;
extern uint8_t resetStatus,startStopStatus;
extern uint16_t batchTargetquantity,batchNumber,requirementId;


LpdcLogic::LpdcLogic() {
 80038c4:	b480      	push	{r7}
 80038c6:	b083      	sub	sp, #12
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
 80038cc:	4a06      	ldr	r2, [pc, #24]	; (80038e8 <_ZN9LpdcLogicC1Ev+0x24>)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	601a      	str	r2, [r3, #0]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2201      	movs	r2, #1
 80038d6:	721a      	strb	r2, [r3, #8]
	// TODO Auto-generated constructor stub

}
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	4618      	mov	r0, r3
 80038dc:	370c      	adds	r7, #12
 80038de:	46bd      	mov	sp, r7
 80038e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e4:	4770      	bx	lr
 80038e6:	bf00      	nop
 80038e8:	080108c8 	.word	0x080108c8

080038ec <_ZN9LpdcLogicD1Ev>:

LpdcLogic::~LpdcLogic() {
 80038ec:	b480      	push	{r7}
 80038ee:	b083      	sub	sp, #12
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
 80038f4:	4a04      	ldr	r2, [pc, #16]	; (8003908 <_ZN9LpdcLogicD1Ev+0x1c>)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	4618      	mov	r0, r3
 80038fe:	370c      	adds	r7, #12
 8003900:	46bd      	mov	sp, r7
 8003902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003906:	4770      	bx	lr
 8003908:	080108c8 	.word	0x080108c8

0800390c <_ZN9LpdcLogicD0Ev>:
LpdcLogic::~LpdcLogic() {
 800390c:	b580      	push	{r7, lr}
 800390e:	b082      	sub	sp, #8
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
}
 8003914:	6878      	ldr	r0, [r7, #4]
 8003916:	f7ff ffe9 	bl	80038ec <_ZN9LpdcLogicD1Ev>
 800391a:	210c      	movs	r1, #12
 800391c:	6878      	ldr	r0, [r7, #4]
 800391e:	f00c f8fc 	bl	800fb1a <_ZdlPvj>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	4618      	mov	r0, r3
 8003926:	3708      	adds	r7, #8
 8003928:	46bd      	mov	sp, r7
 800392a:	bd80      	pop	{r7, pc}

0800392c <_ZN9LpdcLogic3runEv>:

void LpdcLogic::run()
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b082      	sub	sp, #8
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
	shiftChange();
 8003934:	6878      	ldr	r0, [r7, #4]
 8003936:	f000 f813 	bl	8003960 <_ZN9LpdcLogic11shiftChangeEv>
	machineControl();
 800393a:	6878      	ldr	r0, [r7, #4]
 800393c:	f000 f912 	bl	8003b64 <_ZN9LpdcLogic14machineControlEv>
	productChange();
 8003940:	6878      	ldr	r0, [r7, #4]
 8003942:	f000 f84d 	bl	80039e0 <_ZN9LpdcLogic13productChangeEv>
	production();
 8003946:	6878      	ldr	r0, [r7, #4]
 8003948:	f000 f882 	bl	8003a50 <_ZN9LpdcLogic10productionEv>
	manualRejection();
 800394c:	6878      	ldr	r0, [r7, #4]
 800394e:	f000 f8c9 	bl	8003ae4 <_ZN9LpdcLogic15manualRejectionEv>
	mAlarmControl();
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	f000 f8fc 	bl	8003b50 <_ZN9LpdcLogic13mAlarmControlEv>
}
 8003958:	bf00      	nop
 800395a:	3708      	adds	r7, #8
 800395c:	46bd      	mov	sp, r7
 800395e:	bd80      	pop	{r7, pc}

08003960 <_ZN9LpdcLogic11shiftChangeEv>:

void LpdcLogic::shiftChange()
{
 8003960:	b480      	push	{r7}
 8003962:	b083      	sub	sp, #12
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
	if((CurrentShift != CurrentShift_K1)&&(UpdateShiftInfo==1))
 8003968:	4b14      	ldr	r3, [pc, #80]	; (80039bc <_ZN9LpdcLogic11shiftChangeEv+0x5c>)
 800396a:	781a      	ldrb	r2, [r3, #0]
 800396c:	4b14      	ldr	r3, [pc, #80]	; (80039c0 <_ZN9LpdcLogic11shiftChangeEv+0x60>)
 800396e:	781b      	ldrb	r3, [r3, #0]
 8003970:	429a      	cmp	r2, r3
 8003972:	d01c      	beq.n	80039ae <_ZN9LpdcLogic11shiftChangeEv+0x4e>
 8003974:	4b13      	ldr	r3, [pc, #76]	; (80039c4 <_ZN9LpdcLogic11shiftChangeEv+0x64>)
 8003976:	781b      	ldrb	r3, [r3, #0]
 8003978:	2b01      	cmp	r3, #1
 800397a:	d118      	bne.n	80039ae <_ZN9LpdcLogic11shiftChangeEv+0x4e>
	{
		MAC_Gen_Prod_Input1_Production=0;
 800397c:	4b12      	ldr	r3, [pc, #72]	; (80039c8 <_ZN9LpdcLogic11shiftChangeEv+0x68>)
 800397e:	2200      	movs	r2, #0
 8003980:	801a      	strh	r2, [r3, #0]
		MAC_Gen_Rej_Input_Production=0;
 8003982:	4b12      	ldr	r3, [pc, #72]	; (80039cc <_ZN9LpdcLogic11shiftChangeEv+0x6c>)
 8003984:	2200      	movs	r2, #0
 8003986:	801a      	strh	r2, [r3, #0]
		Manual_RejectionCount=0;
 8003988:	4b11      	ldr	r3, [pc, #68]	; (80039d0 <_ZN9LpdcLogic11shiftChangeEv+0x70>)
 800398a:	2200      	movs	r2, #0
 800398c:	801a      	strh	r2, [r3, #0]
		Production_Zeit=0;
 800398e:	4b11      	ldr	r3, [pc, #68]	; (80039d4 <_ZN9LpdcLogic11shiftChangeEv+0x74>)
 8003990:	2200      	movs	r2, #0
 8003992:	801a      	strh	r2, [r3, #0]
		Rejection_Zeit=0;
 8003994:	4b10      	ldr	r3, [pc, #64]	; (80039d8 <_ZN9LpdcLogic11shiftChangeEv+0x78>)
 8003996:	2200      	movs	r2, #0
 8003998:	801a      	strh	r2, [r3, #0]
		UpdateShiftInfo=0;
 800399a:	4b0a      	ldr	r3, [pc, #40]	; (80039c4 <_ZN9LpdcLogic11shiftChangeEv+0x64>)
 800399c:	2200      	movs	r2, #0
 800399e:	701a      	strb	r2, [r3, #0]
		CurrentShift_K1= CurrentShift;
 80039a0:	4b06      	ldr	r3, [pc, #24]	; (80039bc <_ZN9LpdcLogic11shiftChangeEv+0x5c>)
 80039a2:	781a      	ldrb	r2, [r3, #0]
 80039a4:	4b06      	ldr	r3, [pc, #24]	; (80039c0 <_ZN9LpdcLogic11shiftChangeEv+0x60>)
 80039a6:	701a      	strb	r2, [r3, #0]
		IsCurrentShiftUpdated=1;
 80039a8:	4b0c      	ldr	r3, [pc, #48]	; (80039dc <_ZN9LpdcLogic11shiftChangeEv+0x7c>)
 80039aa:	2201      	movs	r2, #1
 80039ac:	701a      	strb	r2, [r3, #0]
	}
}
 80039ae:	bf00      	nop
 80039b0:	370c      	adds	r7, #12
 80039b2:	46bd      	mov	sp, r7
 80039b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b8:	4770      	bx	lr
 80039ba:	bf00      	nop
 80039bc:	200009ef 	.word	0x200009ef
 80039c0:	20000798 	.word	0x20000798
 80039c4:	200009f0 	.word	0x200009f0
 80039c8:	2000078e 	.word	0x2000078e
 80039cc:	20000792 	.word	0x20000792
 80039d0:	20000796 	.word	0x20000796
 80039d4:	20000790 	.word	0x20000790
 80039d8:	20000794 	.word	0x20000794
 80039dc:	20000799 	.word	0x20000799

080039e0 <_ZN9LpdcLogic13productChangeEv>:

void LpdcLogic::productChange()
{
 80039e0:	b480      	push	{r7}
 80039e2:	b083      	sub	sp, #12
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
	if((productChangeOL ==1)&&(Debounce_productChangeOL ==1))	  /*reset due to product change*/
 80039e8:	4b13      	ldr	r3, [pc, #76]	; (8003a38 <_ZN9LpdcLogic13productChangeEv+0x58>)
 80039ea:	781b      	ldrb	r3, [r3, #0]
 80039ec:	2b01      	cmp	r3, #1
 80039ee:	d116      	bne.n	8003a1e <_ZN9LpdcLogic13productChangeEv+0x3e>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	7a1b      	ldrb	r3, [r3, #8]
 80039f4:	2b01      	cmp	r3, #1
 80039f6:	d112      	bne.n	8003a1e <_ZN9LpdcLogic13productChangeEv+0x3e>
	  {
		MAC_Gen_Prod_Input1_Production=0;
 80039f8:	4b10      	ldr	r3, [pc, #64]	; (8003a3c <_ZN9LpdcLogic13productChangeEv+0x5c>)
 80039fa:	2200      	movs	r2, #0
 80039fc:	801a      	strh	r2, [r3, #0]
		MAC_Gen_Rej_Input_Production=0;
 80039fe:	4b10      	ldr	r3, [pc, #64]	; (8003a40 <_ZN9LpdcLogic13productChangeEv+0x60>)
 8003a00:	2200      	movs	r2, #0
 8003a02:	801a      	strh	r2, [r3, #0]
		Manual_RejectionCount=0;
 8003a04:	4b0f      	ldr	r3, [pc, #60]	; (8003a44 <_ZN9LpdcLogic13productChangeEv+0x64>)
 8003a06:	2200      	movs	r2, #0
 8003a08:	801a      	strh	r2, [r3, #0]
		Production_Zeit=0;
 8003a0a:	4b0f      	ldr	r3, [pc, #60]	; (8003a48 <_ZN9LpdcLogic13productChangeEv+0x68>)
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	801a      	strh	r2, [r3, #0]
		Rejection_Zeit=0;
 8003a10:	4b0e      	ldr	r3, [pc, #56]	; (8003a4c <_ZN9LpdcLogic13productChangeEv+0x6c>)
 8003a12:	2200      	movs	r2, #0
 8003a14:	801a      	strh	r2, [r3, #0]
		Debounce_productChangeOL=0;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2200      	movs	r2, #0
 8003a1a:	721a      	strb	r2, [r3, #8]
	  }
	  else if(productChangeOL==0)
	  {
	  	Debounce_productChangeOL=1;
	  }
}
 8003a1c:	e006      	b.n	8003a2c <_ZN9LpdcLogic13productChangeEv+0x4c>
	  else if(productChangeOL==0)
 8003a1e:	4b06      	ldr	r3, [pc, #24]	; (8003a38 <_ZN9LpdcLogic13productChangeEv+0x58>)
 8003a20:	781b      	ldrb	r3, [r3, #0]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d102      	bne.n	8003a2c <_ZN9LpdcLogic13productChangeEv+0x4c>
	  	Debounce_productChangeOL=1;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2201      	movs	r2, #1
 8003a2a:	721a      	strb	r2, [r3, #8]
}
 8003a2c:	bf00      	nop
 8003a2e:	370c      	adds	r7, #12
 8003a30:	46bd      	mov	sp, r7
 8003a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a36:	4770      	bx	lr
 8003a38:	200000fc 	.word	0x200000fc
 8003a3c:	2000078e 	.word	0x2000078e
 8003a40:	20000792 	.word	0x20000792
 8003a44:	20000796 	.word	0x20000796
 8003a48:	20000790 	.word	0x20000790
 8003a4c:	20000794 	.word	0x20000794

08003a50 <_ZN9LpdcLogic10productionEv>:

void LpdcLogic::production()
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b082      	sub	sp, #8
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]

GPIO_PinStateMac = HAL_GPIO_ReadPin(GPIOC,InputMachine1_Pin);
 8003a58:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003a5c:	481b      	ldr	r0, [pc, #108]	; (8003acc <_ZN9LpdcLogic10productionEv+0x7c>)
 8003a5e:	f007 f8fd 	bl	800ac5c <HAL_GPIO_ReadPin>
 8003a62:	4603      	mov	r3, r0
 8003a64:	461a      	mov	r2, r3
 8003a66:	4b1a      	ldr	r3, [pc, #104]	; (8003ad0 <_ZN9LpdcLogic10productionEv+0x80>)
 8003a68:	701a      	strb	r2, [r3, #0]
GPIO_PinStateEjection = HAL_GPIO_ReadPin(GPIOC,InputMachine2_Pin);
 8003a6a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003a6e:	4817      	ldr	r0, [pc, #92]	; (8003acc <_ZN9LpdcLogic10productionEv+0x7c>)
 8003a70:	f007 f8f4 	bl	800ac5c <HAL_GPIO_ReadPin>
 8003a74:	4603      	mov	r3, r0
 8003a76:	461a      	mov	r2, r3
 8003a78:	4b16      	ldr	r3, [pc, #88]	; (8003ad4 <_ZN9LpdcLogic10productionEv+0x84>)
 8003a7a:	701a      	strb	r2, [r3, #0]
if(GPIO_PinStateMac == GPIO_PIN_RESET){
 8003a7c:	4b14      	ldr	r3, [pc, #80]	; (8003ad0 <_ZN9LpdcLogic10productionEv+0x80>)
 8003a7e:	781b      	ldrb	r3, [r3, #0]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d11f      	bne.n	8003ac4 <_ZN9LpdcLogic10productionEv+0x74>
	if((GPIO_PinStateEjection ==GPIO_PIN_RESET)&&(MAC_A_Prod_Input1_DeBounce))
 8003a84:	4b13      	ldr	r3, [pc, #76]	; (8003ad4 <_ZN9LpdcLogic10productionEv+0x84>)
 8003a86:	781b      	ldrb	r3, [r3, #0]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d110      	bne.n	8003aae <_ZN9LpdcLogic10productionEv+0x5e>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	791b      	ldrb	r3, [r3, #4]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d00c      	beq.n	8003aae <_ZN9LpdcLogic10productionEv+0x5e>
	{
		  MAC_A_Prod_Input1_DeBounce	= 0;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2200      	movs	r2, #0
 8003a98:	711a      	strb	r2, [r3, #4]
		  MAC_Gen_Prod_Input1_Production =1;
 8003a9a:	4b0f      	ldr	r3, [pc, #60]	; (8003ad8 <_ZN9LpdcLogic10productionEv+0x88>)
 8003a9c:	2201      	movs	r2, #1
 8003a9e:	801a      	strh	r2, [r3, #0]
		  MAC_Gen_Rej_Input_Production = 0;
 8003aa0:	4b0e      	ldr	r3, [pc, #56]	; (8003adc <_ZN9LpdcLogic10productionEv+0x8c>)
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	801a      	strh	r2, [r3, #0]
		  UpdateStorage=1;
 8003aa6:	4b0e      	ldr	r3, [pc, #56]	; (8003ae0 <_ZN9LpdcLogic10productionEv+0x90>)
 8003aa8:	2201      	movs	r2, #1
 8003aaa:	701a      	strb	r2, [r3, #0]

	}
	else{}
}

}
 8003aac:	e00a      	b.n	8003ac4 <_ZN9LpdcLogic10productionEv+0x74>
	else if((GPIO_PinStateEjection==GPIO_PIN_SET)&&(!MAC_A_Prod_Input1_DeBounce))
 8003aae:	4b09      	ldr	r3, [pc, #36]	; (8003ad4 <_ZN9LpdcLogic10productionEv+0x84>)
 8003ab0:	781b      	ldrb	r3, [r3, #0]
 8003ab2:	2b01      	cmp	r3, #1
 8003ab4:	d106      	bne.n	8003ac4 <_ZN9LpdcLogic10productionEv+0x74>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	791b      	ldrb	r3, [r3, #4]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d102      	bne.n	8003ac4 <_ZN9LpdcLogic10productionEv+0x74>
		   MAC_A_Prod_Input1_DeBounce	 =1;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2201      	movs	r2, #1
 8003ac2:	711a      	strb	r2, [r3, #4]
}
 8003ac4:	bf00      	nop
 8003ac6:	3708      	adds	r7, #8
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}
 8003acc:	48000800 	.word	0x48000800
 8003ad0:	20000788 	.word	0x20000788
 8003ad4:	20000789 	.word	0x20000789
 8003ad8:	2000078e 	.word	0x2000078e
 8003adc:	20000792 	.word	0x20000792
 8003ae0:	2000079a 	.word	0x2000079a

08003ae4 <_ZN9LpdcLogic15manualRejectionEv>:

void LpdcLogic::manualRejection()
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b082      	sub	sp, #8
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
	GPIO_PinStateRej = HAL_GPIO_ReadPin(GPIOA,InputMachine3_Pin);
 8003aec:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003af0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003af4:	f007 f8b2 	bl	800ac5c <HAL_GPIO_ReadPin>
 8003af8:	4603      	mov	r3, r0
 8003afa:	461a      	mov	r2, r3
 8003afc:	4b10      	ldr	r3, [pc, #64]	; (8003b40 <_ZN9LpdcLogic15manualRejectionEv+0x5c>)
 8003afe:	701a      	strb	r2, [r3, #0]
	if((GPIO_PinStateRej ==GPIO_PIN_RESET)&&(DebounceMACA_Rej))
 8003b00:	4b0f      	ldr	r3, [pc, #60]	; (8003b40 <_ZN9LpdcLogic15manualRejectionEv+0x5c>)
 8003b02:	781b      	ldrb	r3, [r3, #0]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d110      	bne.n	8003b2a <_ZN9LpdcLogic15manualRejectionEv+0x46>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	795b      	ldrb	r3, [r3, #5]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d00c      	beq.n	8003b2a <_ZN9LpdcLogic15manualRejectionEv+0x46>
	 {
		  DebounceMACA_Rej=0;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2200      	movs	r2, #0
 8003b14:	715a      	strb	r2, [r3, #5]
		  //Manual_RejectionCount	=  Manual_RejectionCount+1;
		  MAC_Gen_Prod_Input1_Production =0;
 8003b16:	4b0b      	ldr	r3, [pc, #44]	; (8003b44 <_ZN9LpdcLogic15manualRejectionEv+0x60>)
 8003b18:	2200      	movs	r2, #0
 8003b1a:	801a      	strh	r2, [r3, #0]
		  MAC_Gen_Rej_Input_Production = 1;
 8003b1c:	4b0a      	ldr	r3, [pc, #40]	; (8003b48 <_ZN9LpdcLogic15manualRejectionEv+0x64>)
 8003b1e:	2201      	movs	r2, #1
 8003b20:	801a      	strh	r2, [r3, #0]
		  UpdateStorage=1;
 8003b22:	4b0a      	ldr	r3, [pc, #40]	; (8003b4c <_ZN9LpdcLogic15manualRejectionEv+0x68>)
 8003b24:	2201      	movs	r2, #1
 8003b26:	701a      	strb	r2, [r3, #0]
	 }
	 else if(GPIO_PinStateRej ==GPIO_PIN_SET)
	 {
		 DebounceMACA_Rej=1;
	 }
}
 8003b28:	e006      	b.n	8003b38 <_ZN9LpdcLogic15manualRejectionEv+0x54>
	 else if(GPIO_PinStateRej ==GPIO_PIN_SET)
 8003b2a:	4b05      	ldr	r3, [pc, #20]	; (8003b40 <_ZN9LpdcLogic15manualRejectionEv+0x5c>)
 8003b2c:	781b      	ldrb	r3, [r3, #0]
 8003b2e:	2b01      	cmp	r3, #1
 8003b30:	d102      	bne.n	8003b38 <_ZN9LpdcLogic15manualRejectionEv+0x54>
		 DebounceMACA_Rej=1;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2201      	movs	r2, #1
 8003b36:	715a      	strb	r2, [r3, #5]
}
 8003b38:	bf00      	nop
 8003b3a:	3708      	adds	r7, #8
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}
 8003b40:	2000078a 	.word	0x2000078a
 8003b44:	2000078e 	.word	0x2000078e
 8003b48:	20000792 	.word	0x20000792
 8003b4c:	2000079a 	.word	0x2000079a

08003b50 <_ZN9LpdcLogic13mAlarmControlEv>:

void LpdcLogic::mAlarmControl(void)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b083      	sub	sp, #12
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
	}
	else
	{
	//	HAL_GPIO_WritePin(GPIOC, RELAY4_Pin, GPIO_PIN_RESET);
	}
}
 8003b58:	bf00      	nop
 8003b5a:	370c      	adds	r7, #12
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr

08003b64 <_ZN9LpdcLogic14machineControlEv>:

void LpdcLogic::machineControl(void)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b083      	sub	sp, #12
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]

	if(startStopStatus==1){

	}

}
 8003b6c:	bf00      	nop
 8003b6e:	370c      	adds	r7, #12
 8003b70:	46bd      	mov	sp, r7
 8003b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b76:	4770      	bx	lr

08003b78 <_ZN6commonC1Ev>:
 *      Author: MKS
 */

#include "common.h"

common::common() {
 8003b78:	b480      	push	{r7}
 8003b7a:	b083      	sub	sp, #12
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
 8003b80:	4a04      	ldr	r2, [pc, #16]	; (8003b94 <_ZN6commonC1Ev+0x1c>)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	4618      	mov	r0, r3
 8003b8a:	370c      	adds	r7, #12
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b92:	4770      	bx	lr
 8003b94:	080108d8 	.word	0x080108d8

08003b98 <_ZN6commonD1Ev>:

common::~common() {
 8003b98:	b480      	push	{r7}
 8003b9a:	b083      	sub	sp, #12
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
 8003ba0:	4a04      	ldr	r2, [pc, #16]	; (8003bb4 <_ZN6commonD1Ev+0x1c>)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	4618      	mov	r0, r3
 8003baa:	370c      	adds	r7, #12
 8003bac:	46bd      	mov	sp, r7
 8003bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb2:	4770      	bx	lr
 8003bb4:	080108d8 	.word	0x080108d8

08003bb8 <_ZN6commonD0Ev>:
common::~common() {
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b082      	sub	sp, #8
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
}
 8003bc0:	6878      	ldr	r0, [r7, #4]
 8003bc2:	f7ff ffe9 	bl	8003b98 <_ZN6commonD1Ev>
 8003bc6:	2104      	movs	r1, #4
 8003bc8:	6878      	ldr	r0, [r7, #4]
 8003bca:	f00b ffa6 	bl	800fb1a <_ZdlPvj>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	3708      	adds	r7, #8
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bd80      	pop	{r7, pc}

08003bd8 <_ZN14DisplayRoutineC1Ev>:
extern uint16_t productiontimeSetOL;

char GLCDNumericArray[2];
char gLCDNumericArraySize_4[4];

DisplayRoutine::DisplayRoutine() {
 8003bd8:	b5b0      	push	{r4, r5, r7, lr}
 8003bda:	b082      	sub	sp, #8
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
 8003be0:	4a26      	ldr	r2, [pc, #152]	; (8003c7c <_ZN14DisplayRoutineC1Ev+0xa4>)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	601a      	str	r2, [r3, #0]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	3304      	adds	r3, #4
 8003bea:	4618      	mov	r0, r3
 8003bec:	f000 fa2a 	bl	8004044 <_ZN4GLCDC1Ev>
 8003bf0:	687d      	ldr	r5, [r7, #4]
 8003bf2:	4b23      	ldr	r3, [pc, #140]	; (8003c80 <_ZN14DisplayRoutineC1Ev+0xa8>)
 8003bf4:	f605 2408 	addw	r4, r5, #2568	; 0xa08
 8003bf8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003bfa:	c407      	stmia	r4!, {r0, r1, r2}
 8003bfc:	8023      	strh	r3, [r4, #0]
 8003bfe:	2300      	movs	r3, #0
 8003c00:	f885 3a16 	strb.w	r3, [r5, #2582]	; 0xa16
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	4a1f      	ldr	r2, [pc, #124]	; (8003c84 <_ZN14DisplayRoutineC1Ev+0xac>)
 8003c08:	f603 2317 	addw	r3, r3, #2583	; 0xa17
 8003c0c:	8812      	ldrh	r2, [r2, #0]
 8003c0e:	801a      	strh	r2, [r3, #0]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	491d      	ldr	r1, [pc, #116]	; (8003c88 <_ZN14DisplayRoutineC1Ev+0xb0>)
 8003c14:	f603 2219 	addw	r2, r3, #2585	; 0xa19
 8003c18:	8808      	ldrh	r0, [r1, #0]
 8003c1a:	7889      	ldrb	r1, [r1, #2]
 8003c1c:	8010      	strh	r0, [r2, #0]
 8003c1e:	7091      	strb	r1, [r2, #2]
 8003c20:	2200      	movs	r2, #0
 8003c22:	f883 2a1c 	strb.w	r2, [r3, #2588]	; 0xa1c
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	4a18      	ldr	r2, [pc, #96]	; (8003c8c <_ZN14DisplayRoutineC1Ev+0xb4>)
 8003c2a:	f603 231d 	addw	r3, r3, #2589	; 0xa1d
 8003c2e:	8812      	ldrh	r2, [r2, #0]
 8003c30:	801a      	strh	r2, [r3, #0]
 8003c32:	687d      	ldr	r5, [r7, #4]
 8003c34:	4b16      	ldr	r3, [pc, #88]	; (8003c90 <_ZN14DisplayRoutineC1Ev+0xb8>)
 8003c36:	f605 241f 	addw	r4, r5, #2591	; 0xa1f
 8003c3a:	cb07      	ldmia	r3!, {r0, r1, r2}
 8003c3c:	6020      	str	r0, [r4, #0]
 8003c3e:	6061      	str	r1, [r4, #4]
 8003c40:	60a2      	str	r2, [r4, #8]
 8003c42:	2300      	movs	r3, #0
 8003c44:	f885 3a2b 	strb.w	r3, [r5, #2603]	; 0xa2b
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	4a12      	ldr	r2, [pc, #72]	; (8003c94 <_ZN14DisplayRoutineC1Ev+0xbc>)
 8003c4c:	f603 242c 	addw	r4, r3, #2604	; 0xa2c
 8003c50:	ca07      	ldmia	r2, {r0, r1, r2}
 8003c52:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003c56:	2200      	movs	r2, #0
 8003c58:	f883 2a38 	strb.w	r2, [r3, #2616]	; 0xa38
 8003c5c:	687d      	ldr	r5, [r7, #4]
 8003c5e:	4b0e      	ldr	r3, [pc, #56]	; (8003c98 <_ZN14DisplayRoutineC1Ev+0xc0>)
 8003c60:	f605 2439 	addw	r4, r5, #2617	; 0xa39
 8003c64:	cb07      	ldmia	r3!, {r0, r1, r2}
 8003c66:	6020      	str	r0, [r4, #0]
 8003c68:	6061      	str	r1, [r4, #4]
 8003c6a:	60a2      	str	r2, [r4, #8]
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	f885 3a45 	strb.w	r3, [r5, #2629]	; 0xa45
	// TODO Auto-generated constructor stub

}
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	4618      	mov	r0, r3
 8003c76:	3708      	adds	r7, #8
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bdb0      	pop	{r4, r5, r7, pc}
 8003c7c:	080108e8 	.word	0x080108e8
 8003c80:	0801048c 	.word	0x0801048c
 8003c84:	0801049c 	.word	0x0801049c
 8003c88:	080104a0 	.word	0x080104a0
 8003c8c:	080104a4 	.word	0x080104a4
 8003c90:	080104a8 	.word	0x080104a8
 8003c94:	080104b8 	.word	0x080104b8
 8003c98:	080104c8 	.word	0x080104c8

08003c9c <_ZN14DisplayRoutineD1Ev>:

DisplayRoutine::~DisplayRoutine() {
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b082      	sub	sp, #8
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
 8003ca4:	4a06      	ldr	r2, [pc, #24]	; (8003cc0 <_ZN14DisplayRoutineD1Ev+0x24>)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	601a      	str	r2, [r3, #0]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	3304      	adds	r3, #4
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f004 f944 	bl	8007f3c <_ZN4GLCDD1Ev>
	// TODO Auto-generated destructor stub
}
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	3708      	adds	r7, #8
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}
 8003cbe:	bf00      	nop
 8003cc0:	080108e8 	.word	0x080108e8

08003cc4 <_ZN14DisplayRoutineD0Ev>:
DisplayRoutine::~DisplayRoutine() {
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b082      	sub	sp, #8
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
}
 8003ccc:	6878      	ldr	r0, [r7, #4]
 8003cce:	f7ff ffe5 	bl	8003c9c <_ZN14DisplayRoutineD1Ev>
 8003cd2:	f640 2148 	movw	r1, #2632	; 0xa48
 8003cd6:	6878      	ldr	r0, [r7, #4]
 8003cd8:	f00b ff1f 	bl	800fb1a <_ZdlPvj>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	4618      	mov	r0, r3
 8003ce0:	3708      	adds	r7, #8
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}
	...

08003ce8 <_ZN14DisplayRoutine3runEv>:

void DisplayRoutine::run()
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b082      	sub	sp, #8
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
	//m_gLCDDrive.m_clrlcd();/*  Try in local if not need comment out*/
	m_gLCDDrive.m_lcdputs1(0,1,Lpdc);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	1d18      	adds	r0, r3, #4
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	f603 2308 	addw	r3, r3, #2568	; 0xa08
 8003cfa:	2201      	movs	r2, #1
 8003cfc:	2100      	movs	r1, #0
 8003cfe:	f004 fbdd 	bl	80084bc <_ZN4GLCD10m_lcdputs1EhhPc>
	value2Digit(hour_t,2,0);
 8003d02:	4b51      	ldr	r3, [pc, #324]	; (8003e48 <_ZN14DisplayRoutine3runEv+0x160>)
 8003d04:	7819      	ldrb	r1, [r3, #0]
 8003d06:	2300      	movs	r3, #0
 8003d08:	2202      	movs	r2, #2
 8003d0a:	6878      	ldr	r0, [r7, #4]
 8003d0c:	f000 f8b2 	bl	8003e74 <_ZN14DisplayRoutine11value2DigitEhhh>
	m_gLCDDrive.m_lcdputs1(15,2,colon);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	1d18      	adds	r0, r3, #4
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	f603 2317 	addw	r3, r3, #2583	; 0xa17
 8003d1a:	2202      	movs	r2, #2
 8003d1c:	210f      	movs	r1, #15
 8003d1e:	f004 fbcd 	bl	80084bc <_ZN4GLCD10m_lcdputs1EhhPc>
	value2Digit(min_t,2,20);
 8003d22:	4b4a      	ldr	r3, [pc, #296]	; (8003e4c <_ZN14DisplayRoutine3runEv+0x164>)
 8003d24:	7819      	ldrb	r1, [r3, #0]
 8003d26:	2314      	movs	r3, #20
 8003d28:	2202      	movs	r2, #2
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	f000 f8a2 	bl	8003e74 <_ZN14DisplayRoutine11value2DigitEhhh>
	m_gLCDDrive.m_lcdputs1(35,2,colon);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	1d18      	adds	r0, r3, #4
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	f603 2317 	addw	r3, r3, #2583	; 0xa17
 8003d3a:	2202      	movs	r2, #2
 8003d3c:	2123      	movs	r1, #35	; 0x23
 8003d3e:	f004 fbbd 	bl	80084bc <_ZN4GLCD10m_lcdputs1EhhPc>
	value2Digit(sec_t,2,40);
 8003d42:	4b43      	ldr	r3, [pc, #268]	; (8003e50 <_ZN14DisplayRoutine3runEv+0x168>)
 8003d44:	7819      	ldrb	r1, [r3, #0]
 8003d46:	2328      	movs	r3, #40	; 0x28
 8003d48:	2202      	movs	r2, #2
 8003d4a:	6878      	ldr	r0, [r7, #4]
 8003d4c:	f000 f892 	bl	8003e74 <_ZN14DisplayRoutine11value2DigitEhhh>
	m_gLCDDrive.m_lcdputs1(54,2,space);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	1d18      	adds	r0, r3, #4
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	f603 2319 	addw	r3, r3, #2585	; 0xa19
 8003d5a:	2202      	movs	r2, #2
 8003d5c:	2136      	movs	r1, #54	; 0x36
 8003d5e:	f004 fbad 	bl	80084bc <_ZN4GLCD10m_lcdputs1EhhPc>
	value2Digit(date_Rtc,2,65);
 8003d62:	4b3c      	ldr	r3, [pc, #240]	; (8003e54 <_ZN14DisplayRoutine3runEv+0x16c>)
 8003d64:	7819      	ldrb	r1, [r3, #0]
 8003d66:	2341      	movs	r3, #65	; 0x41
 8003d68:	2202      	movs	r2, #2
 8003d6a:	6878      	ldr	r0, [r7, #4]
 8003d6c:	f000 f882 	bl	8003e74 <_ZN14DisplayRoutine11value2DigitEhhh>
	m_gLCDDrive.m_lcdputs1(81,2,backslash);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	1d18      	adds	r0, r3, #4
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	f603 231d 	addw	r3, r3, #2589	; 0xa1d
 8003d7a:	2202      	movs	r2, #2
 8003d7c:	2151      	movs	r1, #81	; 0x51
 8003d7e:	f004 fb9d 	bl	80084bc <_ZN4GLCD10m_lcdputs1EhhPc>
	value2Digit(month_Rtc,2,86);
 8003d82:	4b35      	ldr	r3, [pc, #212]	; (8003e58 <_ZN14DisplayRoutine3runEv+0x170>)
 8003d84:	7819      	ldrb	r1, [r3, #0]
 8003d86:	2356      	movs	r3, #86	; 0x56
 8003d88:	2202      	movs	r2, #2
 8003d8a:	6878      	ldr	r0, [r7, #4]
 8003d8c:	f000 f872 	bl	8003e74 <_ZN14DisplayRoutine11value2DigitEhhh>
	m_gLCDDrive.m_lcdputs1(103,2,backslash);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	1d18      	adds	r0, r3, #4
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	f603 231d 	addw	r3, r3, #2589	; 0xa1d
 8003d9a:	2202      	movs	r2, #2
 8003d9c:	2167      	movs	r1, #103	; 0x67
 8003d9e:	f004 fb8d 	bl	80084bc <_ZN4GLCD10m_lcdputs1EhhPc>
	value2Digit(year_Rtc,2,110);
 8003da2:	4b2e      	ldr	r3, [pc, #184]	; (8003e5c <_ZN14DisplayRoutine3runEv+0x174>)
 8003da4:	7819      	ldrb	r1, [r3, #0]
 8003da6:	236e      	movs	r3, #110	; 0x6e
 8003da8:	2202      	movs	r2, #2
 8003daa:	6878      	ldr	r0, [r7, #4]
 8003dac:	f000 f862 	bl	8003e74 <_ZN14DisplayRoutine11value2DigitEhhh>
	m_gLCDDrive.m_lcdputs1(0,3,production);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	1d18      	adds	r0, r3, #4
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	f603 231f 	addw	r3, r3, #2591	; 0xa1f
 8003dba:	2203      	movs	r2, #3
 8003dbc:	2100      	movs	r1, #0
 8003dbe:	f004 fb7d 	bl	80084bc <_ZN4GLCD10m_lcdputs1EhhPc>
	value4Digit(Production_Total,3,85);
 8003dc2:	4b27      	ldr	r3, [pc, #156]	; (8003e60 <_ZN14DisplayRoutine3runEv+0x178>)
 8003dc4:	8819      	ldrh	r1, [r3, #0]
 8003dc6:	2355      	movs	r3, #85	; 0x55
 8003dc8:	2203      	movs	r2, #3
 8003dca:	6878      	ldr	r0, [r7, #4]
 8003dcc:	f000 f892 	bl	8003ef4 <_ZN14DisplayRoutine11value4DigitEthh>
	m_gLCDDrive.m_lcdputs1(0,4,rejection);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	1d18      	adds	r0, r3, #4
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	f603 232c 	addw	r3, r3, #2604	; 0xa2c
 8003dda:	2204      	movs	r2, #4
 8003ddc:	2100      	movs	r1, #0
 8003dde:	f004 fb6d 	bl	80084bc <_ZN4GLCD10m_lcdputs1EhhPc>
	value4Digit(Rejection_Total,4,85);
 8003de2:	4b20      	ldr	r3, [pc, #128]	; (8003e64 <_ZN14DisplayRoutine3runEv+0x17c>)
 8003de4:	8819      	ldrh	r1, [r3, #0]
 8003de6:	2355      	movs	r3, #85	; 0x55
 8003de8:	2204      	movs	r2, #4
 8003dea:	6878      	ldr	r0, [r7, #4]
 8003dec:	f000 f882 	bl	8003ef4 <_ZN14DisplayRoutine11value4DigitEthh>
	m_gLCDDrive.m_lcdputs1(0,5,Mrejection);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	1d18      	adds	r0, r3, #4
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	f603 2339 	addw	r3, r3, #2617	; 0xa39
 8003dfa:	2205      	movs	r2, #5
 8003dfc:	2100      	movs	r1, #0
 8003dfe:	f004 fb5d 	bl	80084bc <_ZN4GLCD10m_lcdputs1EhhPc>
	value4Digit(productiontimeSetOL,5,90);
 8003e02:	4b19      	ldr	r3, [pc, #100]	; (8003e68 <_ZN14DisplayRoutine3runEv+0x180>)
 8003e04:	8819      	ldrh	r1, [r3, #0]
 8003e06:	235a      	movs	r3, #90	; 0x5a
 8003e08:	2205      	movs	r2, #5
 8003e0a:	6878      	ldr	r0, [r7, #4]
 8003e0c:	f000 f872 	bl	8003ef4 <_ZN14DisplayRoutine11value4DigitEthh>
	value4Digit(wifi_command,6,0);
 8003e10:	4b16      	ldr	r3, [pc, #88]	; (8003e6c <_ZN14DisplayRoutine3runEv+0x184>)
 8003e12:	781b      	ldrb	r3, [r3, #0]
 8003e14:	b299      	uxth	r1, r3
 8003e16:	2300      	movs	r3, #0
 8003e18:	2206      	movs	r2, #6
 8003e1a:	6878      	ldr	r0, [r7, #4]
 8003e1c:	f000 f86a 	bl	8003ef4 <_ZN14DisplayRoutine11value4DigitEthh>
	m_gLCDDrive.m_lcdputs1(40,6,space);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	1d18      	adds	r0, r3, #4
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	f603 2319 	addw	r3, r3, #2585	; 0xa19
 8003e2a:	2206      	movs	r2, #6
 8003e2c:	2128      	movs	r1, #40	; 0x28
 8003e2e:	f004 fb45 	bl	80084bc <_ZN4GLCD10m_lcdputs1EhhPc>
	value4Digit(SectorPos,6,80);
 8003e32:	4b0f      	ldr	r3, [pc, #60]	; (8003e70 <_ZN14DisplayRoutine3runEv+0x188>)
 8003e34:	8819      	ldrh	r1, [r3, #0]
 8003e36:	2350      	movs	r3, #80	; 0x50
 8003e38:	2206      	movs	r2, #6
 8003e3a:	6878      	ldr	r0, [r7, #4]
 8003e3c:	f000 f85a 	bl	8003ef4 <_ZN14DisplayRoutine11value4DigitEthh>

}
 8003e40:	bf00      	nop
 8003e42:	3708      	adds	r7, #8
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}
 8003e48:	200009e8 	.word	0x200009e8
 8003e4c:	200009e9 	.word	0x200009e9
 8003e50:	200009ea 	.word	0x200009ea
 8003e54:	200009ec 	.word	0x200009ec
 8003e58:	200009ed 	.word	0x200009ed
 8003e5c:	200009ee 	.word	0x200009ee
 8003e60:	200000fe 	.word	0x200000fe
 8003e64:	20000100 	.word	0x20000100
 8003e68:	20000000 	.word	0x20000000
 8003e6c:	200009f1 	.word	0x200009f1
 8003e70:	200009be 	.word	0x200009be

08003e74 <_ZN14DisplayRoutine11value2DigitEhhh>:

void DisplayRoutine::value2Digit(uint8_t value,uint8_t posLine,uint8_t posCol)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b082      	sub	sp, #8
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
 8003e7c:	4608      	mov	r0, r1
 8003e7e:	4611      	mov	r1, r2
 8003e80:	461a      	mov	r2, r3
 8003e82:	4603      	mov	r3, r0
 8003e84:	70fb      	strb	r3, [r7, #3]
 8003e86:	460b      	mov	r3, r1
 8003e88:	70bb      	strb	r3, [r7, #2]
 8003e8a:	4613      	mov	r3, r2
 8003e8c:	707b      	strb	r3, [r7, #1]
	GLCDNumericArray[0] =(unsigned char)(((value%100)/10)+0x30);
 8003e8e:	78fb      	ldrb	r3, [r7, #3]
 8003e90:	4a15      	ldr	r2, [pc, #84]	; (8003ee8 <_ZN14DisplayRoutine11value2DigitEhhh+0x74>)
 8003e92:	fba2 1203 	umull	r1, r2, r2, r3
 8003e96:	0952      	lsrs	r2, r2, #5
 8003e98:	2164      	movs	r1, #100	; 0x64
 8003e9a:	fb01 f202 	mul.w	r2, r1, r2
 8003e9e:	1a9b      	subs	r3, r3, r2
 8003ea0:	b2db      	uxtb	r3, r3
 8003ea2:	4a12      	ldr	r2, [pc, #72]	; (8003eec <_ZN14DisplayRoutine11value2DigitEhhh+0x78>)
 8003ea4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ea8:	08db      	lsrs	r3, r3, #3
 8003eaa:	b2db      	uxtb	r3, r3
 8003eac:	3330      	adds	r3, #48	; 0x30
 8003eae:	b2da      	uxtb	r2, r3
 8003eb0:	4b0f      	ldr	r3, [pc, #60]	; (8003ef0 <_ZN14DisplayRoutine11value2DigitEhhh+0x7c>)
 8003eb2:	701a      	strb	r2, [r3, #0]
    GLCDNumericArray[1] =(unsigned char)((value%10)+0x30);
 8003eb4:	78fa      	ldrb	r2, [r7, #3]
 8003eb6:	4b0d      	ldr	r3, [pc, #52]	; (8003eec <_ZN14DisplayRoutine11value2DigitEhhh+0x78>)
 8003eb8:	fba3 1302 	umull	r1, r3, r3, r2
 8003ebc:	08d9      	lsrs	r1, r3, #3
 8003ebe:	460b      	mov	r3, r1
 8003ec0:	009b      	lsls	r3, r3, #2
 8003ec2:	440b      	add	r3, r1
 8003ec4:	005b      	lsls	r3, r3, #1
 8003ec6:	1ad3      	subs	r3, r2, r3
 8003ec8:	b2db      	uxtb	r3, r3
 8003eca:	3330      	adds	r3, #48	; 0x30
 8003ecc:	b2da      	uxtb	r2, r3
 8003ece:	4b08      	ldr	r3, [pc, #32]	; (8003ef0 <_ZN14DisplayRoutine11value2DigitEhhh+0x7c>)
 8003ed0:	705a      	strb	r2, [r3, #1]
	m_gLCDDrive.m_lcdputs1(posCol,posLine,GLCDNumericArray);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	1d18      	adds	r0, r3, #4
 8003ed6:	78ba      	ldrb	r2, [r7, #2]
 8003ed8:	7879      	ldrb	r1, [r7, #1]
 8003eda:	4b05      	ldr	r3, [pc, #20]	; (8003ef0 <_ZN14DisplayRoutine11value2DigitEhhh+0x7c>)
 8003edc:	f004 faee 	bl	80084bc <_ZN4GLCD10m_lcdputs1EhhPc>
}
 8003ee0:	bf00      	nop
 8003ee2:	3708      	adds	r7, #8
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	bd80      	pop	{r7, pc}
 8003ee8:	51eb851f 	.word	0x51eb851f
 8003eec:	cccccccd 	.word	0xcccccccd
 8003ef0:	2000079c 	.word	0x2000079c

08003ef4 <_ZN14DisplayRoutine11value4DigitEthh>:
void DisplayRoutine::value4Digit(uint16_t value4dig,uint8_t posLine,uint8_t posCol)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b082      	sub	sp, #8
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
 8003efc:	4608      	mov	r0, r1
 8003efe:	4611      	mov	r1, r2
 8003f00:	461a      	mov	r2, r3
 8003f02:	4603      	mov	r3, r0
 8003f04:	807b      	strh	r3, [r7, #2]
 8003f06:	460b      	mov	r3, r1
 8003f08:	707b      	strb	r3, [r7, #1]
 8003f0a:	4613      	mov	r3, r2
 8003f0c:	703b      	strb	r3, [r7, #0]
	gLCDNumericArraySize_4[0] =(unsigned char)(((value4dig%10000)/1000)+0x30);
 8003f0e:	887b      	ldrh	r3, [r7, #2]
 8003f10:	4a2b      	ldr	r2, [pc, #172]	; (8003fc0 <_ZN14DisplayRoutine11value4DigitEthh+0xcc>)
 8003f12:	fba2 1203 	umull	r1, r2, r2, r3
 8003f16:	0b52      	lsrs	r2, r2, #13
 8003f18:	f242 7110 	movw	r1, #10000	; 0x2710
 8003f1c:	fb01 f202 	mul.w	r2, r1, r2
 8003f20:	1a9b      	subs	r3, r3, r2
 8003f22:	b29b      	uxth	r3, r3
 8003f24:	4a27      	ldr	r2, [pc, #156]	; (8003fc4 <_ZN14DisplayRoutine11value4DigitEthh+0xd0>)
 8003f26:	fba2 2303 	umull	r2, r3, r2, r3
 8003f2a:	099b      	lsrs	r3, r3, #6
 8003f2c:	b29b      	uxth	r3, r3
 8003f2e:	b2db      	uxtb	r3, r3
 8003f30:	3330      	adds	r3, #48	; 0x30
 8003f32:	b2da      	uxtb	r2, r3
 8003f34:	4b24      	ldr	r3, [pc, #144]	; (8003fc8 <_ZN14DisplayRoutine11value4DigitEthh+0xd4>)
 8003f36:	701a      	strb	r2, [r3, #0]
	gLCDNumericArraySize_4[1] =(unsigned char)((value4dig%1000)/100+0x30);
 8003f38:	887b      	ldrh	r3, [r7, #2]
 8003f3a:	4a22      	ldr	r2, [pc, #136]	; (8003fc4 <_ZN14DisplayRoutine11value4DigitEthh+0xd0>)
 8003f3c:	fba2 1203 	umull	r1, r2, r2, r3
 8003f40:	0992      	lsrs	r2, r2, #6
 8003f42:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003f46:	fb01 f202 	mul.w	r2, r1, r2
 8003f4a:	1a9b      	subs	r3, r3, r2
 8003f4c:	b29b      	uxth	r3, r3
 8003f4e:	4a1f      	ldr	r2, [pc, #124]	; (8003fcc <_ZN14DisplayRoutine11value4DigitEthh+0xd8>)
 8003f50:	fba2 2303 	umull	r2, r3, r2, r3
 8003f54:	095b      	lsrs	r3, r3, #5
 8003f56:	b29b      	uxth	r3, r3
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	3330      	adds	r3, #48	; 0x30
 8003f5c:	b2da      	uxtb	r2, r3
 8003f5e:	4b1a      	ldr	r3, [pc, #104]	; (8003fc8 <_ZN14DisplayRoutine11value4DigitEthh+0xd4>)
 8003f60:	705a      	strb	r2, [r3, #1]
	gLCDNumericArraySize_4[2] =(unsigned char)(((value4dig%100)/10)+0x30);
 8003f62:	887b      	ldrh	r3, [r7, #2]
 8003f64:	4a19      	ldr	r2, [pc, #100]	; (8003fcc <_ZN14DisplayRoutine11value4DigitEthh+0xd8>)
 8003f66:	fba2 1203 	umull	r1, r2, r2, r3
 8003f6a:	0952      	lsrs	r2, r2, #5
 8003f6c:	2164      	movs	r1, #100	; 0x64
 8003f6e:	fb01 f202 	mul.w	r2, r1, r2
 8003f72:	1a9b      	subs	r3, r3, r2
 8003f74:	b29b      	uxth	r3, r3
 8003f76:	4a16      	ldr	r2, [pc, #88]	; (8003fd0 <_ZN14DisplayRoutine11value4DigitEthh+0xdc>)
 8003f78:	fba2 2303 	umull	r2, r3, r2, r3
 8003f7c:	08db      	lsrs	r3, r3, #3
 8003f7e:	b29b      	uxth	r3, r3
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	3330      	adds	r3, #48	; 0x30
 8003f84:	b2da      	uxtb	r2, r3
 8003f86:	4b10      	ldr	r3, [pc, #64]	; (8003fc8 <_ZN14DisplayRoutine11value4DigitEthh+0xd4>)
 8003f88:	709a      	strb	r2, [r3, #2]
	gLCDNumericArraySize_4[3] =(unsigned char)((value4dig%10)+0x30);
 8003f8a:	887a      	ldrh	r2, [r7, #2]
 8003f8c:	4b10      	ldr	r3, [pc, #64]	; (8003fd0 <_ZN14DisplayRoutine11value4DigitEthh+0xdc>)
 8003f8e:	fba3 1302 	umull	r1, r3, r3, r2
 8003f92:	08d9      	lsrs	r1, r3, #3
 8003f94:	460b      	mov	r3, r1
 8003f96:	009b      	lsls	r3, r3, #2
 8003f98:	440b      	add	r3, r1
 8003f9a:	005b      	lsls	r3, r3, #1
 8003f9c:	1ad3      	subs	r3, r2, r3
 8003f9e:	b29b      	uxth	r3, r3
 8003fa0:	b2db      	uxtb	r3, r3
 8003fa2:	3330      	adds	r3, #48	; 0x30
 8003fa4:	b2da      	uxtb	r2, r3
 8003fa6:	4b08      	ldr	r3, [pc, #32]	; (8003fc8 <_ZN14DisplayRoutine11value4DigitEthh+0xd4>)
 8003fa8:	70da      	strb	r2, [r3, #3]
	m_gLCDDrive.m_lcdputs1(posCol,posLine,gLCDNumericArraySize_4);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	1d18      	adds	r0, r3, #4
 8003fae:	787a      	ldrb	r2, [r7, #1]
 8003fb0:	7839      	ldrb	r1, [r7, #0]
 8003fb2:	4b05      	ldr	r3, [pc, #20]	; (8003fc8 <_ZN14DisplayRoutine11value4DigitEthh+0xd4>)
 8003fb4:	f004 fa82 	bl	80084bc <_ZN4GLCD10m_lcdputs1EhhPc>
}
 8003fb8:	bf00      	nop
 8003fba:	3708      	adds	r7, #8
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}
 8003fc0:	d1b71759 	.word	0xd1b71759
 8003fc4:	10624dd3 	.word	0x10624dd3
 8003fc8:	200007a0 	.word	0x200007a0
 8003fcc:	51eb851f 	.word	0x51eb851f
 8003fd0:	cccccccd 	.word	0xcccccccd

08003fd4 <_ZN14DisplayRoutine4InitEv>:

void DisplayRoutine::Init()
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b082      	sub	sp, #8
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
	m_gLCDDrive.m_displayon();
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	3304      	adds	r3, #4
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	f004 f88d 	bl	8008100 <_ZN4GLCD11m_displayonEv>
	m_gLCDDrive.m_setstartline(0);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	3304      	adds	r3, #4
 8003fea:	2100      	movs	r1, #0
 8003fec:	4618      	mov	r0, r3
 8003fee:	f004 f989 	bl	8008304 <_ZN4GLCD14m_setstartlineEh>
	m_gLCDDrive.m_clrlcd();
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	3304      	adds	r3, #4
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f004 faa0 	bl	800853c <_ZN4GLCD8m_clrlcdEv>


}
 8003ffc:	bf00      	nop
 8003ffe:	3708      	adds	r7, #8
 8004000:	46bd      	mov	sp, r7
 8004002:	bd80      	pop	{r7, pc}

08004004 <_ZN6common26ReadtheValueAssignPinstateEhh>:

class common {
public:
	common();
	virtual ~common();
	GPIO_PinState ReadtheValueAssignPinstate(uint8_t position, uint8_t value)
 8004004:	b480      	push	{r7}
 8004006:	b085      	sub	sp, #20
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
 800400c:	460b      	mov	r3, r1
 800400e:	70fb      	strb	r3, [r7, #3]
 8004010:	4613      	mov	r3, r2
 8004012:	70bb      	strb	r3, [r7, #2]
	{
		GPIO_PinState pinstate;
		position = 1 << position;
 8004014:	78fb      	ldrb	r3, [r7, #3]
 8004016:	2201      	movs	r2, #1
 8004018:	fa02 f303 	lsl.w	r3, r2, r3
 800401c:	70fb      	strb	r3, [r7, #3]
		if(position & value){
 800401e:	78fa      	ldrb	r2, [r7, #3]
 8004020:	78bb      	ldrb	r3, [r7, #2]
 8004022:	4013      	ands	r3, r2
 8004024:	b2db      	uxtb	r3, r3
 8004026:	2b00      	cmp	r3, #0
 8004028:	d002      	beq.n	8004030 <_ZN6common26ReadtheValueAssignPinstateEhh+0x2c>
			pinstate = GPIO_PIN_SET;
 800402a:	2301      	movs	r3, #1
 800402c:	73fb      	strb	r3, [r7, #15]
 800402e:	e001      	b.n	8004034 <_ZN6common26ReadtheValueAssignPinstateEhh+0x30>
		}
		else
		{
			pinstate = GPIO_PIN_RESET;
 8004030:	2300      	movs	r3, #0
 8004032:	73fb      	strb	r3, [r7, #15]
		}
		return(pinstate);
 8004034:	7bfb      	ldrb	r3, [r7, #15]
	}
 8004036:	4618      	mov	r0, r3
 8004038:	3714      	adds	r7, #20
 800403a:	46bd      	mov	sp, r7
 800403c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004040:	4770      	bx	lr
	...

08004044 <_ZN4GLCDC1Ev>:
#include "main.h"
#include <string.h>
#define GLCDDELAY 10
extern TIM_HandleTypeDef htim1;
uint8_t length;
GLCD::GLCD() {
 8004044:	b5b0      	push	{r4, r5, r7, lr}
 8004046:	b082      	sub	sp, #8
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	4618      	mov	r0, r3
 8004050:	f7ff fd92 	bl	8003b78 <_ZN6commonC1Ev>
 8004054:	4ac8      	ldr	r2, [pc, #800]	; (8004378 <_ZN4GLCDC1Ev+0x334>)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	601a      	str	r2, [r3, #0]
 800405a:	687d      	ldr	r5, [r7, #4]
 800405c:	4bc7      	ldr	r3, [pc, #796]	; (800437c <_ZN4GLCDC1Ev+0x338>)
 800405e:	1d2c      	adds	r4, r5, #4
 8004060:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004062:	c407      	stmia	r4!, {r0, r1, r2}
 8004064:	8023      	strh	r3, [r4, #0]
 8004066:	2300      	movs	r3, #0
 8004068:	74ab      	strb	r3, [r5, #18]
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2200      	movs	r2, #0
 800406e:	615a      	str	r2, [r3, #20]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2200      	movs	r2, #0
 8004074:	619a      	str	r2, [r3, #24]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2200      	movs	r2, #0
 800407a:	775a      	strb	r2, [r3, #29]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	331e      	adds	r3, #30
 8004080:	f640 0208 	movw	r2, #2056	; 0x808
 8004084:	2100      	movs	r1, #0
 8004086:	4618      	mov	r0, r3
 8004088:	f00b fd8c 	bl	800fba4 <memset>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	227e      	movs	r2, #126	; 0x7e
 8004090:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2281      	movs	r2, #129	; 0x81
 8004098:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2295      	movs	r2, #149	; 0x95
 80040a0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	22b1      	movs	r2, #177	; 0xb1
 80040a8:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	22b1      	movs	r2, #177	; 0xb1
 80040b0:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2295      	movs	r2, #149	; 0x95
 80040b8:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2281      	movs	r2, #129	; 0x81
 80040c0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	227e      	movs	r2, #126	; 0x7e
 80040c8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	227e      	movs	r2, #126	; 0x7e
 80040d0:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	22ff      	movs	r2, #255	; 0xff
 80040d8:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	22eb      	movs	r2, #235	; 0xeb
 80040e0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	22cf      	movs	r2, #207	; 0xcf
 80040e8:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	22cf      	movs	r2, #207	; 0xcf
 80040f0:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	22eb      	movs	r2, #235	; 0xeb
 80040f8:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	22ff      	movs	r2, #255	; 0xff
 8004100:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	227e      	movs	r2, #126	; 0x7e
 8004108:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	220e      	movs	r2, #14
 8004110:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	221f      	movs	r2, #31
 8004118:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	223f      	movs	r2, #63	; 0x3f
 8004120:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	227e      	movs	r2, #126	; 0x7e
 8004128:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	223f      	movs	r2, #63	; 0x3f
 8004130:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	221f      	movs	r2, #31
 8004138:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	220e      	movs	r2, #14
 8004140:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2208      	movs	r2, #8
 8004148:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	221c      	movs	r2, #28
 8004150:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	223e      	movs	r2, #62	; 0x3e
 8004158:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	227f      	movs	r2, #127	; 0x7f
 8004160:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	223e      	movs	r2, #62	; 0x3e
 8004168:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	221c      	movs	r2, #28
 8004170:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2208      	movs	r2, #8
 8004178:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2218      	movs	r2, #24
 8004180:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	22ba      	movs	r2, #186	; 0xba
 8004188:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	22ff      	movs	r2, #255	; 0xff
 8004190:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	22ff      	movs	r2, #255	; 0xff
 8004198:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	22ff      	movs	r2, #255	; 0xff
 80041a0:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	22ba      	movs	r2, #186	; 0xba
 80041a8:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2218      	movs	r2, #24
 80041b0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2210      	movs	r2, #16
 80041b8:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	22b8      	movs	r2, #184	; 0xb8
 80041c0:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	22fc      	movs	r2, #252	; 0xfc
 80041c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	22ff      	movs	r2, #255	; 0xff
 80041d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	22fc      	movs	r2, #252	; 0xfc
 80041d8:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	22b8      	movs	r2, #184	; 0xb8
 80041e0:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2210      	movs	r2, #16
 80041e8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2218      	movs	r2, #24
 80041f0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	223c      	movs	r2, #60	; 0x3c
 80041f8:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	223c      	movs	r2, #60	; 0x3c
 8004200:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2218      	movs	r2, #24
 8004208:	f883 205b 	strb.w	r2, [r3, #91]	; 0x5b
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	22ff      	movs	r2, #255	; 0xff
 8004210:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	22ff      	movs	r2, #255	; 0xff
 8004218:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	22e7      	movs	r2, #231	; 0xe7
 8004220:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	22c3      	movs	r2, #195	; 0xc3
 8004228:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	22c3      	movs	r2, #195	; 0xc3
 8004230:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	22e7      	movs	r2, #231	; 0xe7
 8004238:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	22ff      	movs	r2, #255	; 0xff
 8004240:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	22ff      	movs	r2, #255	; 0xff
 8004248:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	223c      	movs	r2, #60	; 0x3c
 8004250:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2266      	movs	r2, #102	; 0x66
 8004258:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2242      	movs	r2, #66	; 0x42
 8004260:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2242      	movs	r2, #66	; 0x42
 8004268:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2266      	movs	r2, #102	; 0x66
 8004270:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	223c      	movs	r2, #60	; 0x3c
 8004278:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	22ff      	movs	r2, #255	; 0xff
 8004280:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	22c3      	movs	r2, #195	; 0xc3
 8004288:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2299      	movs	r2, #153	; 0x99
 8004290:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	22bd      	movs	r2, #189	; 0xbd
 8004298:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	22bd      	movs	r2, #189	; 0xbd
 80042a0:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2299      	movs	r2, #153	; 0x99
 80042a8:	f883 2073 	strb.w	r2, [r3, #115]	; 0x73
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	22c3      	movs	r2, #195	; 0xc3
 80042b0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	22ff      	movs	r2, #255	; 0xff
 80042b8:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2270      	movs	r2, #112	; 0x70
 80042c0:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	22f8      	movs	r2, #248	; 0xf8
 80042c8:	f883 2077 	strb.w	r2, [r3, #119]	; 0x77
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2288      	movs	r2, #136	; 0x88
 80042d0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2288      	movs	r2, #136	; 0x88
 80042d8:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	22fd      	movs	r2, #253	; 0xfd
 80042e0:	f883 207a 	strb.w	r2, [r3, #122]	; 0x7a
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	227f      	movs	r2, #127	; 0x7f
 80042e8:	f883 207b 	strb.w	r2, [r3, #123]	; 0x7b
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2207      	movs	r2, #7
 80042f0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	220f      	movs	r2, #15
 80042f8:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	224e      	movs	r2, #78	; 0x4e
 8004300:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	225f      	movs	r2, #95	; 0x5f
 8004308:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	22f1      	movs	r2, #241	; 0xf1
 8004310:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	22f1      	movs	r2, #241	; 0xf1
 8004318:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	225f      	movs	r2, #95	; 0x5f
 8004320:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	224e      	movs	r2, #78	; 0x4e
 8004328:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	22c0      	movs	r2, #192	; 0xc0
 8004330:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	22e0      	movs	r2, #224	; 0xe0
 8004338:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	22ff      	movs	r2, #255	; 0xff
 8004340:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	227f      	movs	r2, #127	; 0x7f
 8004348:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2205      	movs	r2, #5
 8004350:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2205      	movs	r2, #5
 8004358:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2207      	movs	r2, #7
 8004360:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2207      	movs	r2, #7
 8004368:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	22c0      	movs	r2, #192	; 0xc0
 8004370:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
 8004374:	e004      	b.n	8004380 <_ZN4GLCDC1Ev+0x33c>
 8004376:	bf00      	nop
 8004378:	080108f8 	.word	0x080108f8
 800437c:	080104d8 	.word	0x080104d8
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	22ff      	movs	r2, #255	; 0xff
 8004384:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	227f      	movs	r2, #127	; 0x7f
 800438c:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2205      	movs	r2, #5
 8004394:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2205      	movs	r2, #5
 800439c:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2265      	movs	r2, #101	; 0x65
 80043a4:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	227f      	movs	r2, #127	; 0x7f
 80043ac:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	223f      	movs	r2, #63	; 0x3f
 80043b4:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2299      	movs	r2, #153	; 0x99
 80043bc:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	225a      	movs	r2, #90	; 0x5a
 80043c4:	f883 2097 	strb.w	r2, [r3, #151]	; 0x97
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	223c      	movs	r2, #60	; 0x3c
 80043cc:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	22e7      	movs	r2, #231	; 0xe7
 80043d4:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	22e7      	movs	r2, #231	; 0xe7
 80043dc:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	223c      	movs	r2, #60	; 0x3c
 80043e4:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	225a      	movs	r2, #90	; 0x5a
 80043ec:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2299      	movs	r2, #153	; 0x99
 80043f4:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	227f      	movs	r2, #127	; 0x7f
 80043fc:	f883 209e 	strb.w	r2, [r3, #158]	; 0x9e
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	223e      	movs	r2, #62	; 0x3e
 8004404:	f883 209f 	strb.w	r2, [r3, #159]	; 0x9f
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	223e      	movs	r2, #62	; 0x3e
 800440c:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	221c      	movs	r2, #28
 8004414:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	221c      	movs	r2, #28
 800441c:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2208      	movs	r2, #8
 8004424:	f883 20a3 	strb.w	r2, [r3, #163]	; 0xa3
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2208      	movs	r2, #8
 800442c:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2208      	movs	r2, #8
 8004434:	f883 20a6 	strb.w	r2, [r3, #166]	; 0xa6
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2208      	movs	r2, #8
 800443c:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	221c      	movs	r2, #28
 8004444:	f883 20a8 	strb.w	r2, [r3, #168]	; 0xa8
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	221c      	movs	r2, #28
 800444c:	f883 20a9 	strb.w	r2, [r3, #169]	; 0xa9
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	223e      	movs	r2, #62	; 0x3e
 8004454:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	223e      	movs	r2, #62	; 0x3e
 800445c:	f883 20ab 	strb.w	r2, [r3, #171]	; 0xab
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	227f      	movs	r2, #127	; 0x7f
 8004464:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2224      	movs	r2, #36	; 0x24
 800446c:	f883 20af 	strb.w	r2, [r3, #175]	; 0xaf
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2266      	movs	r2, #102	; 0x66
 8004474:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	22ff      	movs	r2, #255	; 0xff
 800447c:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	22ff      	movs	r2, #255	; 0xff
 8004484:	f883 20b2 	strb.w	r2, [r3, #178]	; 0xb2
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2266      	movs	r2, #102	; 0x66
 800448c:	f883 20b3 	strb.w	r2, [r3, #179]	; 0xb3
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2224      	movs	r2, #36	; 0x24
 8004494:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	225f      	movs	r2, #95	; 0x5f
 800449c:	f883 20b7 	strb.w	r2, [r3, #183]	; 0xb7
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	225f      	movs	r2, #95	; 0x5f
 80044a4:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	225f      	movs	r2, #95	; 0x5f
 80044ac:	f883 20bb 	strb.w	r2, [r3, #187]	; 0xbb
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	225f      	movs	r2, #95	; 0x5f
 80044b4:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2206      	movs	r2, #6
 80044bc:	f883 20be 	strb.w	r2, [r3, #190]	; 0xbe
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	220f      	movs	r2, #15
 80044c4:	f883 20bf 	strb.w	r2, [r3, #191]	; 0xbf
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2209      	movs	r2, #9
 80044cc:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	227f      	movs	r2, #127	; 0x7f
 80044d4:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	227f      	movs	r2, #127	; 0x7f
 80044dc:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2201      	movs	r2, #1
 80044e4:	f883 20c3 	strb.w	r2, [r3, #195]	; 0xc3
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	227f      	movs	r2, #127	; 0x7f
 80044ec:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	227f      	movs	r2, #127	; 0x7f
 80044f4:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2240      	movs	r2, #64	; 0x40
 80044fc:	f883 20c6 	strb.w	r2, [r3, #198]	; 0xc6
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	22da      	movs	r2, #218	; 0xda
 8004504:	f883 20c7 	strb.w	r2, [r3, #199]	; 0xc7
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	22bf      	movs	r2, #191	; 0xbf
 800450c:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	22a5      	movs	r2, #165	; 0xa5
 8004514:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	22fd      	movs	r2, #253	; 0xfd
 800451c:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2259      	movs	r2, #89	; 0x59
 8004524:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2203      	movs	r2, #3
 800452c:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2202      	movs	r2, #2
 8004534:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2270      	movs	r2, #112	; 0x70
 800453c:	f883 20cf 	strb.w	r2, [r3, #207]	; 0xcf
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2270      	movs	r2, #112	; 0x70
 8004544:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2270      	movs	r2, #112	; 0x70
 800454c:	f883 20d1 	strb.w	r2, [r3, #209]	; 0xd1
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2270      	movs	r2, #112	; 0x70
 8004554:	f883 20d2 	strb.w	r2, [r3, #210]	; 0xd2
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2270      	movs	r2, #112	; 0x70
 800455c:	f883 20d3 	strb.w	r2, [r3, #211]	; 0xd3
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2270      	movs	r2, #112	; 0x70
 8004564:	f883 20d4 	strb.w	r2, [r3, #212]	; 0xd4
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2280      	movs	r2, #128	; 0x80
 800456c:	f883 20d6 	strb.w	r2, [r3, #214]	; 0xd6
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2294      	movs	r2, #148	; 0x94
 8004574:	f883 20d7 	strb.w	r2, [r3, #215]	; 0xd7
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	22b6      	movs	r2, #182	; 0xb6
 800457c:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	22ff      	movs	r2, #255	; 0xff
 8004584:	f883 20d9 	strb.w	r2, [r3, #217]	; 0xd9
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	22ff      	movs	r2, #255	; 0xff
 800458c:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	22b6      	movs	r2, #182	; 0xb6
 8004594:	f883 20db 	strb.w	r2, [r3, #219]	; 0xdb
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2294      	movs	r2, #148	; 0x94
 800459c:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2280      	movs	r2, #128	; 0x80
 80045a4:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2204      	movs	r2, #4
 80045ac:	f883 20df 	strb.w	r2, [r3, #223]	; 0xdf
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2206      	movs	r2, #6
 80045b4:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	227f      	movs	r2, #127	; 0x7f
 80045bc:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	227f      	movs	r2, #127	; 0x7f
 80045c4:	f883 20e2 	strb.w	r2, [r3, #226]	; 0xe2
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2206      	movs	r2, #6
 80045cc:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2204      	movs	r2, #4
 80045d4:	f883 20e4 	strb.w	r2, [r3, #228]	; 0xe4
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2210      	movs	r2, #16
 80045dc:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2230      	movs	r2, #48	; 0x30
 80045e4:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	227f      	movs	r2, #127	; 0x7f
 80045ec:	f883 20e9 	strb.w	r2, [r3, #233]	; 0xe9
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	227f      	movs	r2, #127	; 0x7f
 80045f4:	f883 20ea 	strb.w	r2, [r3, #234]	; 0xea
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2230      	movs	r2, #48	; 0x30
 80045fc:	f883 20eb 	strb.w	r2, [r3, #235]	; 0xeb
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2210      	movs	r2, #16
 8004604:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2208      	movs	r2, #8
 800460c:	f883 20ee 	strb.w	r2, [r3, #238]	; 0xee
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2208      	movs	r2, #8
 8004614:	f883 20ef 	strb.w	r2, [r3, #239]	; 0xef
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2208      	movs	r2, #8
 800461c:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	222a      	movs	r2, #42	; 0x2a
 8004624:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	223e      	movs	r2, #62	; 0x3e
 800462c:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	221c      	movs	r2, #28
 8004634:	f883 20f3 	strb.w	r2, [r3, #243]	; 0xf3
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2208      	movs	r2, #8
 800463c:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2208      	movs	r2, #8
 8004644:	f883 20f6 	strb.w	r2, [r3, #246]	; 0xf6
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	221c      	movs	r2, #28
 800464c:	f883 20f7 	strb.w	r2, [r3, #247]	; 0xf7
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	223e      	movs	r2, #62	; 0x3e
 8004654:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	222a      	movs	r2, #42	; 0x2a
 800465c:	f883 20f9 	strb.w	r2, [r3, #249]	; 0xf9
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2208      	movs	r2, #8
 8004664:	f883 20fa 	strb.w	r2, [r3, #250]	; 0xfa
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2208      	movs	r2, #8
 800466c:	f883 20fb 	strb.w	r2, [r3, #251]	; 0xfb
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2208      	movs	r2, #8
 8004674:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	223c      	movs	r2, #60	; 0x3c
 800467c:	f883 20fe 	strb.w	r2, [r3, #254]	; 0xfe
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	223c      	movs	r2, #60	; 0x3c
 8004684:	f883 20ff 	strb.w	r2, [r3, #255]	; 0xff
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2220      	movs	r2, #32
 800468c:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2220      	movs	r2, #32
 8004694:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2220      	movs	r2, #32
 800469c:	f883 2102 	strb.w	r2, [r3, #258]	; 0x102
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2220      	movs	r2, #32
 80046a4:	f883 2103 	strb.w	r2, [r3, #259]	; 0x103
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2220      	movs	r2, #32
 80046ac:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2208      	movs	r2, #8
 80046b4:	f883 2106 	strb.w	r2, [r3, #262]	; 0x106
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	221c      	movs	r2, #28
 80046bc:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	223e      	movs	r2, #62	; 0x3e
 80046c4:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2208      	movs	r2, #8
 80046cc:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2208      	movs	r2, #8
 80046d4:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	223e      	movs	r2, #62	; 0x3e
 80046dc:	f883 210b 	strb.w	r2, [r3, #267]	; 0x10b
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	221c      	movs	r2, #28
 80046e4:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2208      	movs	r2, #8
 80046ec:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2230      	movs	r2, #48	; 0x30
 80046f4:	f883 210e 	strb.w	r2, [r3, #270]	; 0x10e
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2238      	movs	r2, #56	; 0x38
 80046fc:	f883 210f 	strb.w	r2, [r3, #271]	; 0x10f
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	223c      	movs	r2, #60	; 0x3c
 8004704:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	223e      	movs	r2, #62	; 0x3e
 800470c:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	223e      	movs	r2, #62	; 0x3e
 8004714:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	223c      	movs	r2, #60	; 0x3c
 800471c:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2238      	movs	r2, #56	; 0x38
 8004724:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2230      	movs	r2, #48	; 0x30
 800472c:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2206      	movs	r2, #6
 8004734:	f883 2116 	strb.w	r2, [r3, #278]	; 0x116
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	220e      	movs	r2, #14
 800473c:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	221e      	movs	r2, #30
 8004744:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	223e      	movs	r2, #62	; 0x3e
 800474c:	f883 2119 	strb.w	r2, [r3, #281]	; 0x119
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	223e      	movs	r2, #62	; 0x3e
 8004754:	f883 211a 	strb.w	r2, [r3, #282]	; 0x11a
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	221e      	movs	r2, #30
 800475c:	f883 211b 	strb.w	r2, [r3, #283]	; 0x11b
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	220e      	movs	r2, #14
 8004764:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2206      	movs	r2, #6
 800476c:	f883 211d 	strb.w	r2, [r3, #285]	; 0x11d
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2206      	movs	r2, #6
 8004774:	f883 2127 	strb.w	r2, [r3, #295]	; 0x127
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	225f      	movs	r2, #95	; 0x5f
 800477c:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	225f      	movs	r2, #95	; 0x5f
 8004784:	f883 2129 	strb.w	r2, [r3, #297]	; 0x129
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2206      	movs	r2, #6
 800478c:	f883 212a 	strb.w	r2, [r3, #298]	; 0x12a
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2207      	movs	r2, #7
 8004794:	f883 212f 	strb.w	r2, [r3, #303]	; 0x12f
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2207      	movs	r2, #7
 800479c:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2207      	movs	r2, #7
 80047a4:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2207      	movs	r2, #7
 80047ac:	f883 2133 	strb.w	r2, [r3, #307]	; 0x133
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2214      	movs	r2, #20
 80047b4:	f883 2136 	strb.w	r2, [r3, #310]	; 0x136
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	227f      	movs	r2, #127	; 0x7f
 80047bc:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	227f      	movs	r2, #127	; 0x7f
 80047c4:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2214      	movs	r2, #20
 80047cc:	f883 2139 	strb.w	r2, [r3, #313]	; 0x139
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	227f      	movs	r2, #127	; 0x7f
 80047d4:	f883 213a 	strb.w	r2, [r3, #314]	; 0x13a
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	227f      	movs	r2, #127	; 0x7f
 80047dc:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2214      	movs	r2, #20
 80047e4:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2224      	movs	r2, #36	; 0x24
 80047ec:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	222e      	movs	r2, #46	; 0x2e
 80047f4:	f883 213f 	strb.w	r2, [r3, #319]	; 0x13f
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	226b      	movs	r2, #107	; 0x6b
 80047fc:	f883 2140 	strb.w	r2, [r3, #320]	; 0x140
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	226b      	movs	r2, #107	; 0x6b
 8004804:	f883 2141 	strb.w	r2, [r3, #321]	; 0x141
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	223a      	movs	r2, #58	; 0x3a
 800480c:	f883 2142 	strb.w	r2, [r3, #322]	; 0x142
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2212      	movs	r2, #18
 8004814:	f883 2143 	strb.w	r2, [r3, #323]	; 0x143
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2246      	movs	r2, #70	; 0x46
 800481c:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2266      	movs	r2, #102	; 0x66
 8004824:	f883 2147 	strb.w	r2, [r3, #327]	; 0x147
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2230      	movs	r2, #48	; 0x30
 800482c:	f883 2148 	strb.w	r2, [r3, #328]	; 0x148
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2218      	movs	r2, #24
 8004834:	f883 2149 	strb.w	r2, [r3, #329]	; 0x149
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	220c      	movs	r2, #12
 800483c:	f883 214a 	strb.w	r2, [r3, #330]	; 0x14a
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2266      	movs	r2, #102	; 0x66
 8004844:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2262      	movs	r2, #98	; 0x62
 800484c:	f883 214c 	strb.w	r2, [r3, #332]	; 0x14c
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2230      	movs	r2, #48	; 0x30
 8004854:	f883 214e 	strb.w	r2, [r3, #334]	; 0x14e
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	227a      	movs	r2, #122	; 0x7a
 800485c:	f883 214f 	strb.w	r2, [r3, #335]	; 0x14f
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	224f      	movs	r2, #79	; 0x4f
 8004864:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	225d      	movs	r2, #93	; 0x5d
 800486c:	f883 2151 	strb.w	r2, [r3, #337]	; 0x151
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2237      	movs	r2, #55	; 0x37
 8004874:	f883 2152 	strb.w	r2, [r3, #338]	; 0x152
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	227a      	movs	r2, #122	; 0x7a
 800487c:	f883 2153 	strb.w	r2, [r3, #339]	; 0x153
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2248      	movs	r2, #72	; 0x48
 8004884:	f883 2154 	strb.w	r2, [r3, #340]	; 0x154
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2204      	movs	r2, #4
 800488c:	f883 2156 	strb.w	r2, [r3, #342]	; 0x156
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2207      	movs	r2, #7
 8004894:	f883 2157 	strb.w	r2, [r3, #343]	; 0x157
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2203      	movs	r2, #3
 800489c:	f883 2158 	strb.w	r2, [r3, #344]	; 0x158
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	221c      	movs	r2, #28
 80048a4:	f883 215f 	strb.w	r2, [r3, #351]	; 0x15f
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	223e      	movs	r2, #62	; 0x3e
 80048ac:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2263      	movs	r2, #99	; 0x63
 80048b4:	f883 2161 	strb.w	r2, [r3, #353]	; 0x161
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2241      	movs	r2, #65	; 0x41
 80048bc:	f883 2162 	strb.w	r2, [r3, #354]	; 0x162
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2241      	movs	r2, #65	; 0x41
 80048c4:	f883 2167 	strb.w	r2, [r3, #359]	; 0x167
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2263      	movs	r2, #99	; 0x63
 80048cc:	f883 2168 	strb.w	r2, [r3, #360]	; 0x168
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	223e      	movs	r2, #62	; 0x3e
 80048d4:	f883 2169 	strb.w	r2, [r3, #361]	; 0x169
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	221c      	movs	r2, #28
 80048dc:	f883 216a 	strb.w	r2, [r3, #362]	; 0x16a
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2208      	movs	r2, #8
 80048e4:	f883 216e 	strb.w	r2, [r3, #366]	; 0x16e
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	222a      	movs	r2, #42	; 0x2a
 80048ec:	f883 216f 	strb.w	r2, [r3, #367]	; 0x16f
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	223e      	movs	r2, #62	; 0x3e
 80048f4:	f883 2170 	strb.w	r2, [r3, #368]	; 0x170
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	221c      	movs	r2, #28
 80048fc:	f883 2171 	strb.w	r2, [r3, #369]	; 0x171
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	221c      	movs	r2, #28
 8004904:	f883 2172 	strb.w	r2, [r3, #370]	; 0x172
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	223e      	movs	r2, #62	; 0x3e
 800490c:	f883 2173 	strb.w	r2, [r3, #371]	; 0x173
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	222a      	movs	r2, #42	; 0x2a
 8004914:	f883 2174 	strb.w	r2, [r3, #372]	; 0x174
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2208      	movs	r2, #8
 800491c:	f883 2175 	strb.w	r2, [r3, #373]	; 0x175
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2208      	movs	r2, #8
 8004924:	f883 2176 	strb.w	r2, [r3, #374]	; 0x176
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2208      	movs	r2, #8
 800492c:	f883 2177 	strb.w	r2, [r3, #375]	; 0x177
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	223e      	movs	r2, #62	; 0x3e
 8004934:	f883 2178 	strb.w	r2, [r3, #376]	; 0x178
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	223e      	movs	r2, #62	; 0x3e
 800493c:	f883 2179 	strb.w	r2, [r3, #377]	; 0x179
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2208      	movs	r2, #8
 8004944:	f883 217a 	strb.w	r2, [r3, #378]	; 0x17a
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2208      	movs	r2, #8
 800494c:	f883 217b 	strb.w	r2, [r3, #379]	; 0x17b
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2280      	movs	r2, #128	; 0x80
 8004954:	f883 217f 	strb.w	r2, [r3, #383]	; 0x17f
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	22e0      	movs	r2, #224	; 0xe0
 800495c:	f883 2180 	strb.w	r2, [r3, #384]	; 0x180
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2260      	movs	r2, #96	; 0x60
 8004964:	f883 2181 	strb.w	r2, [r3, #385]	; 0x181
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2208      	movs	r2, #8
 800496c:	f883 2186 	strb.w	r2, [r3, #390]	; 0x186
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2208      	movs	r2, #8
 8004974:	f883 2187 	strb.w	r2, [r3, #391]	; 0x187
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2208      	movs	r2, #8
 800497c:	f883 2188 	strb.w	r2, [r3, #392]	; 0x188
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2208      	movs	r2, #8
 8004984:	f883 2189 	strb.w	r2, [r3, #393]	; 0x189
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2208      	movs	r2, #8
 800498c:	f883 218a 	strb.w	r2, [r3, #394]	; 0x18a
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2208      	movs	r2, #8
 8004994:	f883 218b 	strb.w	r2, [r3, #395]	; 0x18b
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2260      	movs	r2, #96	; 0x60
 800499c:	f883 2190 	strb.w	r2, [r3, #400]	; 0x190
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2260      	movs	r2, #96	; 0x60
 80049a4:	f883 2191 	strb.w	r2, [r3, #401]	; 0x191
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2260      	movs	r2, #96	; 0x60
 80049ac:	f883 2196 	strb.w	r2, [r3, #406]	; 0x196
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2230      	movs	r2, #48	; 0x30
 80049b4:	f883 2197 	strb.w	r2, [r3, #407]	; 0x197
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2218      	movs	r2, #24
 80049bc:	f883 2198 	strb.w	r2, [r3, #408]	; 0x198
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	220c      	movs	r2, #12
 80049c4:	f883 2199 	strb.w	r2, [r3, #409]	; 0x199
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2206      	movs	r2, #6
 80049cc:	f883 219a 	strb.w	r2, [r3, #410]	; 0x19a
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2203      	movs	r2, #3
 80049d4:	f883 219b 	strb.w	r2, [r3, #411]	; 0x19b
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2201      	movs	r2, #1
 80049dc:	f883 219c 	strb.w	r2, [r3, #412]	; 0x19c
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	223e      	movs	r2, #62	; 0x3e
 80049e4:	f883 219e 	strb.w	r2, [r3, #414]	; 0x19e
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	227f      	movs	r2, #127	; 0x7f
 80049ec:	f883 219f 	strb.w	r2, [r3, #415]	; 0x19f
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2271      	movs	r2, #113	; 0x71
 80049f4:	f883 21a0 	strb.w	r2, [r3, #416]	; 0x1a0
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2259      	movs	r2, #89	; 0x59
 80049fc:	f883 21a1 	strb.w	r2, [r3, #417]	; 0x1a1
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	224d      	movs	r2, #77	; 0x4d
 8004a04:	f883 21a2 	strb.w	r2, [r3, #418]	; 0x1a2
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	227f      	movs	r2, #127	; 0x7f
 8004a0c:	f883 21a3 	strb.w	r2, [r3, #419]	; 0x1a3
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	223e      	movs	r2, #62	; 0x3e
 8004a14:	f883 21a4 	strb.w	r2, [r3, #420]	; 0x1a4
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2240      	movs	r2, #64	; 0x40
 8004a1c:	f883 21a6 	strb.w	r2, [r3, #422]	; 0x1a6
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2242      	movs	r2, #66	; 0x42
 8004a24:	f883 21a7 	strb.w	r2, [r3, #423]	; 0x1a7
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	227f      	movs	r2, #127	; 0x7f
 8004a2c:	f883 21a8 	strb.w	r2, [r3, #424]	; 0x1a8
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	227f      	movs	r2, #127	; 0x7f
 8004a34:	f883 21a9 	strb.w	r2, [r3, #425]	; 0x1a9
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2240      	movs	r2, #64	; 0x40
 8004a3c:	f883 21aa 	strb.w	r2, [r3, #426]	; 0x1aa
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2240      	movs	r2, #64	; 0x40
 8004a44:	f883 21ab 	strb.w	r2, [r3, #427]	; 0x1ab
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2262      	movs	r2, #98	; 0x62
 8004a4c:	f883 21ae 	strb.w	r2, [r3, #430]	; 0x1ae
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2273      	movs	r2, #115	; 0x73
 8004a54:	f883 21af 	strb.w	r2, [r3, #431]	; 0x1af
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2259      	movs	r2, #89	; 0x59
 8004a5c:	f883 21b0 	strb.w	r2, [r3, #432]	; 0x1b0
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2249      	movs	r2, #73	; 0x49
 8004a64:	f883 21b1 	strb.w	r2, [r3, #433]	; 0x1b1
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	226f      	movs	r2, #111	; 0x6f
 8004a6c:	f883 21b2 	strb.w	r2, [r3, #434]	; 0x1b2
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2266      	movs	r2, #102	; 0x66
 8004a74:	f883 21b3 	strb.w	r2, [r3, #435]	; 0x1b3
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2222      	movs	r2, #34	; 0x22
 8004a7c:	f883 21b6 	strb.w	r2, [r3, #438]	; 0x1b6
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2263      	movs	r2, #99	; 0x63
 8004a84:	f883 21b7 	strb.w	r2, [r3, #439]	; 0x1b7
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2249      	movs	r2, #73	; 0x49
 8004a8c:	f883 21b8 	strb.w	r2, [r3, #440]	; 0x1b8
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2249      	movs	r2, #73	; 0x49
 8004a94:	f883 21b9 	strb.w	r2, [r3, #441]	; 0x1b9
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	227f      	movs	r2, #127	; 0x7f
 8004a9c:	f883 21ba 	strb.w	r2, [r3, #442]	; 0x1ba
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2236      	movs	r2, #54	; 0x36
 8004aa4:	f883 21bb 	strb.w	r2, [r3, #443]	; 0x1bb
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2218      	movs	r2, #24
 8004aac:	f883 21be 	strb.w	r2, [r3, #446]	; 0x1be
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	221c      	movs	r2, #28
 8004ab4:	f883 21bf 	strb.w	r2, [r3, #447]	; 0x1bf
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2216      	movs	r2, #22
 8004abc:	f883 21c0 	strb.w	r2, [r3, #448]	; 0x1c0
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2253      	movs	r2, #83	; 0x53
 8004ac4:	f883 21c1 	strb.w	r2, [r3, #449]	; 0x1c1
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	227f      	movs	r2, #127	; 0x7f
 8004acc:	f883 21c2 	strb.w	r2, [r3, #450]	; 0x1c2
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	227f      	movs	r2, #127	; 0x7f
 8004ad4:	f883 21c3 	strb.w	r2, [r3, #451]	; 0x1c3
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2250      	movs	r2, #80	; 0x50
 8004adc:	f883 21c4 	strb.w	r2, [r3, #452]	; 0x1c4
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2227      	movs	r2, #39	; 0x27
 8004ae4:	f883 21c6 	strb.w	r2, [r3, #454]	; 0x1c6
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2267      	movs	r2, #103	; 0x67
 8004aec:	f883 21c7 	strb.w	r2, [r3, #455]	; 0x1c7
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2245      	movs	r2, #69	; 0x45
 8004af4:	f883 21c8 	strb.w	r2, [r3, #456]	; 0x1c8
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2245      	movs	r2, #69	; 0x45
 8004afc:	f883 21c9 	strb.w	r2, [r3, #457]	; 0x1c9
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	227d      	movs	r2, #125	; 0x7d
 8004b04:	f883 21ca 	strb.w	r2, [r3, #458]	; 0x1ca
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2239      	movs	r2, #57	; 0x39
 8004b0c:	f883 21cb 	strb.w	r2, [r3, #459]	; 0x1cb
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	223c      	movs	r2, #60	; 0x3c
 8004b14:	f883 21ce 	strb.w	r2, [r3, #462]	; 0x1ce
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	227e      	movs	r2, #126	; 0x7e
 8004b1c:	f883 21cf 	strb.w	r2, [r3, #463]	; 0x1cf
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	224b      	movs	r2, #75	; 0x4b
 8004b24:	f883 21d0 	strb.w	r2, [r3, #464]	; 0x1d0
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2249      	movs	r2, #73	; 0x49
 8004b2c:	f883 21d1 	strb.w	r2, [r3, #465]	; 0x1d1
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2279      	movs	r2, #121	; 0x79
 8004b34:	f883 21d2 	strb.w	r2, [r3, #466]	; 0x1d2
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2230      	movs	r2, #48	; 0x30
 8004b3c:	f883 21d3 	strb.w	r2, [r3, #467]	; 0x1d3
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2203      	movs	r2, #3
 8004b44:	f883 21d6 	strb.w	r2, [r3, #470]	; 0x1d6
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2203      	movs	r2, #3
 8004b4c:	f883 21d7 	strb.w	r2, [r3, #471]	; 0x1d7
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2271      	movs	r2, #113	; 0x71
 8004b54:	f883 21d8 	strb.w	r2, [r3, #472]	; 0x1d8
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2279      	movs	r2, #121	; 0x79
 8004b5c:	f883 21d9 	strb.w	r2, [r3, #473]	; 0x1d9
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	220f      	movs	r2, #15
 8004b64:	f883 21da 	strb.w	r2, [r3, #474]	; 0x1da
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2207      	movs	r2, #7
 8004b6c:	f883 21db 	strb.w	r2, [r3, #475]	; 0x1db
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2236      	movs	r2, #54	; 0x36
 8004b74:	f883 21de 	strb.w	r2, [r3, #478]	; 0x1de
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	227f      	movs	r2, #127	; 0x7f
 8004b7c:	f883 21df 	strb.w	r2, [r3, #479]	; 0x1df
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2249      	movs	r2, #73	; 0x49
 8004b84:	f883 21e0 	strb.w	r2, [r3, #480]	; 0x1e0
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2249      	movs	r2, #73	; 0x49
 8004b8c:	f883 21e1 	strb.w	r2, [r3, #481]	; 0x1e1
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	227f      	movs	r2, #127	; 0x7f
 8004b94:	f883 21e2 	strb.w	r2, [r3, #482]	; 0x1e2
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2236      	movs	r2, #54	; 0x36
 8004b9c:	f883 21e3 	strb.w	r2, [r3, #483]	; 0x1e3
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2206      	movs	r2, #6
 8004ba4:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	224f      	movs	r2, #79	; 0x4f
 8004bac:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2249      	movs	r2, #73	; 0x49
 8004bb4:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2269      	movs	r2, #105	; 0x69
 8004bbc:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	223f      	movs	r2, #63	; 0x3f
 8004bc4:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	221e      	movs	r2, #30
 8004bcc:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2266      	movs	r2, #102	; 0x66
 8004bd4:	f883 21f0 	strb.w	r2, [r3, #496]	; 0x1f0
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2266      	movs	r2, #102	; 0x66
 8004bdc:	f883 21f1 	strb.w	r2, [r3, #497]	; 0x1f1
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2280      	movs	r2, #128	; 0x80
 8004be4:	f883 21f7 	strb.w	r2, [r3, #503]	; 0x1f7
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	22e6      	movs	r2, #230	; 0xe6
 8004bec:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2266      	movs	r2, #102	; 0x66
 8004bf4:	f883 21f9 	strb.w	r2, [r3, #505]	; 0x1f9
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2208      	movs	r2, #8
 8004bfc:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	221c      	movs	r2, #28
 8004c04:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2236      	movs	r2, #54	; 0x36
 8004c0c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2263      	movs	r2, #99	; 0x63
 8004c14:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2241      	movs	r2, #65	; 0x41
 8004c1c:	f883 2202 	strb.w	r2, [r3, #514]	; 0x202
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2224      	movs	r2, #36	; 0x24
 8004c24:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2224      	movs	r2, #36	; 0x24
 8004c2c:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2224      	movs	r2, #36	; 0x24
 8004c34:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2224      	movs	r2, #36	; 0x24
 8004c3c:	f883 2209 	strb.w	r2, [r3, #521]	; 0x209
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2224      	movs	r2, #36	; 0x24
 8004c44:	f883 220a 	strb.w	r2, [r3, #522]	; 0x20a
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2224      	movs	r2, #36	; 0x24
 8004c4c:	f883 220b 	strb.w	r2, [r3, #523]	; 0x20b
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2241      	movs	r2, #65	; 0x41
 8004c54:	f883 220f 	strb.w	r2, [r3, #527]	; 0x20f
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2263      	movs	r2, #99	; 0x63
 8004c5c:	f883 2210 	strb.w	r2, [r3, #528]	; 0x210
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2236      	movs	r2, #54	; 0x36
 8004c64:	f883 2211 	strb.w	r2, [r3, #529]	; 0x211
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	221c      	movs	r2, #28
 8004c6c:	f883 2212 	strb.w	r2, [r3, #530]	; 0x212
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2208      	movs	r2, #8
 8004c74:	f883 2213 	strb.w	r2, [r3, #531]	; 0x213
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2202      	movs	r2, #2
 8004c7c:	f883 2216 	strb.w	r2, [r3, #534]	; 0x216
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2203      	movs	r2, #3
 8004c84:	f883 2217 	strb.w	r2, [r3, #535]	; 0x217
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2251      	movs	r2, #81	; 0x51
 8004c8c:	f883 2218 	strb.w	r2, [r3, #536]	; 0x218
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2259      	movs	r2, #89	; 0x59
 8004c94:	f883 2219 	strb.w	r2, [r3, #537]	; 0x219
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	220f      	movs	r2, #15
 8004c9c:	f883 221a 	strb.w	r2, [r3, #538]	; 0x21a
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2206      	movs	r2, #6
 8004ca4:	f883 221b 	strb.w	r2, [r3, #539]	; 0x21b
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	223e      	movs	r2, #62	; 0x3e
 8004cac:	f883 221e 	strb.w	r2, [r3, #542]	; 0x21e
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	227f      	movs	r2, #127	; 0x7f
 8004cb4:	f883 221f 	strb.w	r2, [r3, #543]	; 0x21f
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2241      	movs	r2, #65	; 0x41
 8004cbc:	f883 2220 	strb.w	r2, [r3, #544]	; 0x220
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	225d      	movs	r2, #93	; 0x5d
 8004cc4:	f883 2221 	strb.w	r2, [r3, #545]	; 0x221
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	225d      	movs	r2, #93	; 0x5d
 8004ccc:	f883 2222 	strb.w	r2, [r3, #546]	; 0x222
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	221f      	movs	r2, #31
 8004cd4:	f883 2223 	strb.w	r2, [r3, #547]	; 0x223
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	221e      	movs	r2, #30
 8004cdc:	f883 2224 	strb.w	r2, [r3, #548]	; 0x224
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	227c      	movs	r2, #124	; 0x7c
 8004ce4:	f883 2226 	strb.w	r2, [r3, #550]	; 0x226
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	227e      	movs	r2, #126	; 0x7e
 8004cec:	f883 2227 	strb.w	r2, [r3, #551]	; 0x227
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2213      	movs	r2, #19
 8004cf4:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2213      	movs	r2, #19
 8004cfc:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	227e      	movs	r2, #126	; 0x7e
 8004d04:	f883 222a 	strb.w	r2, [r3, #554]	; 0x22a
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	227c      	movs	r2, #124	; 0x7c
 8004d0c:	f883 222b 	strb.w	r2, [r3, #555]	; 0x22b
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2241      	movs	r2, #65	; 0x41
 8004d14:	f883 222e 	strb.w	r2, [r3, #558]	; 0x22e
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	227f      	movs	r2, #127	; 0x7f
 8004d1c:	f883 222f 	strb.w	r2, [r3, #559]	; 0x22f
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	227f      	movs	r2, #127	; 0x7f
 8004d24:	f883 2230 	strb.w	r2, [r3, #560]	; 0x230
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2249      	movs	r2, #73	; 0x49
 8004d2c:	f883 2231 	strb.w	r2, [r3, #561]	; 0x231
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2249      	movs	r2, #73	; 0x49
 8004d34:	f883 2232 	strb.w	r2, [r3, #562]	; 0x232
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	227f      	movs	r2, #127	; 0x7f
 8004d3c:	f883 2233 	strb.w	r2, [r3, #563]	; 0x233
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2236      	movs	r2, #54	; 0x36
 8004d44:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	221c      	movs	r2, #28
 8004d4c:	f883 2236 	strb.w	r2, [r3, #566]	; 0x236
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	223e      	movs	r2, #62	; 0x3e
 8004d54:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2263      	movs	r2, #99	; 0x63
 8004d5c:	f883 2238 	strb.w	r2, [r3, #568]	; 0x238
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2241      	movs	r2, #65	; 0x41
 8004d64:	f883 2239 	strb.w	r2, [r3, #569]	; 0x239
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2241      	movs	r2, #65	; 0x41
 8004d6c:	f883 223a 	strb.w	r2, [r3, #570]	; 0x23a
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2263      	movs	r2, #99	; 0x63
 8004d74:	f883 223b 	strb.w	r2, [r3, #571]	; 0x23b
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2222      	movs	r2, #34	; 0x22
 8004d7c:	f883 223c 	strb.w	r2, [r3, #572]	; 0x23c
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2241      	movs	r2, #65	; 0x41
 8004d84:	f883 223e 	strb.w	r2, [r3, #574]	; 0x23e
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	227f      	movs	r2, #127	; 0x7f
 8004d8c:	f883 223f 	strb.w	r2, [r3, #575]	; 0x23f
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	227f      	movs	r2, #127	; 0x7f
 8004d94:	f883 2240 	strb.w	r2, [r3, #576]	; 0x240
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2241      	movs	r2, #65	; 0x41
 8004d9c:	f883 2241 	strb.w	r2, [r3, #577]	; 0x241
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2263      	movs	r2, #99	; 0x63
 8004da4:	f883 2242 	strb.w	r2, [r3, #578]	; 0x242
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	223e      	movs	r2, #62	; 0x3e
 8004dac:	f883 2243 	strb.w	r2, [r3, #579]	; 0x243
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	221c      	movs	r2, #28
 8004db4:	f883 2244 	strb.w	r2, [r3, #580]	; 0x244
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2241      	movs	r2, #65	; 0x41
 8004dbc:	f883 2246 	strb.w	r2, [r3, #582]	; 0x246
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	227f      	movs	r2, #127	; 0x7f
 8004dc4:	f883 2247 	strb.w	r2, [r3, #583]	; 0x247
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	227f      	movs	r2, #127	; 0x7f
 8004dcc:	f883 2248 	strb.w	r2, [r3, #584]	; 0x248
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2249      	movs	r2, #73	; 0x49
 8004dd4:	f883 2249 	strb.w	r2, [r3, #585]	; 0x249
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	225d      	movs	r2, #93	; 0x5d
 8004ddc:	f883 224a 	strb.w	r2, [r3, #586]	; 0x24a
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2241      	movs	r2, #65	; 0x41
 8004de4:	f883 224b 	strb.w	r2, [r3, #587]	; 0x24b
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2263      	movs	r2, #99	; 0x63
 8004dec:	f883 224c 	strb.w	r2, [r3, #588]	; 0x24c
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2241      	movs	r2, #65	; 0x41
 8004df4:	f883 224e 	strb.w	r2, [r3, #590]	; 0x24e
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	227f      	movs	r2, #127	; 0x7f
 8004dfc:	f883 224f 	strb.w	r2, [r3, #591]	; 0x24f
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	227f      	movs	r2, #127	; 0x7f
 8004e04:	f883 2250 	strb.w	r2, [r3, #592]	; 0x250
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2249      	movs	r2, #73	; 0x49
 8004e0c:	f883 2251 	strb.w	r2, [r3, #593]	; 0x251
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	221d      	movs	r2, #29
 8004e14:	f883 2252 	strb.w	r2, [r3, #594]	; 0x252
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	f883 2253 	strb.w	r2, [r3, #595]	; 0x253
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2203      	movs	r2, #3
 8004e24:	f883 2254 	strb.w	r2, [r3, #596]	; 0x254
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	221c      	movs	r2, #28
 8004e2c:	f883 2256 	strb.w	r2, [r3, #598]	; 0x256
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	223e      	movs	r2, #62	; 0x3e
 8004e34:	f883 2257 	strb.w	r2, [r3, #599]	; 0x257
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2263      	movs	r2, #99	; 0x63
 8004e3c:	f883 2258 	strb.w	r2, [r3, #600]	; 0x258
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2241      	movs	r2, #65	; 0x41
 8004e44:	f883 2259 	strb.w	r2, [r3, #601]	; 0x259
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2251      	movs	r2, #81	; 0x51
 8004e4c:	f883 225a 	strb.w	r2, [r3, #602]	; 0x25a
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2273      	movs	r2, #115	; 0x73
 8004e54:	f883 225b 	strb.w	r2, [r3, #603]	; 0x25b
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2272      	movs	r2, #114	; 0x72
 8004e5c:	f883 225c 	strb.w	r2, [r3, #604]	; 0x25c
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	227f      	movs	r2, #127	; 0x7f
 8004e64:	f883 225e 	strb.w	r2, [r3, #606]	; 0x25e
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	227f      	movs	r2, #127	; 0x7f
 8004e6c:	f883 225f 	strb.w	r2, [r3, #607]	; 0x25f
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2208      	movs	r2, #8
 8004e74:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2208      	movs	r2, #8
 8004e7c:	f883 2261 	strb.w	r2, [r3, #609]	; 0x261
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	227f      	movs	r2, #127	; 0x7f
 8004e84:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	227f      	movs	r2, #127	; 0x7f
 8004e8c:	f883 2263 	strb.w	r2, [r3, #611]	; 0x263
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2241      	movs	r2, #65	; 0x41
 8004e94:	f883 2267 	strb.w	r2, [r3, #615]	; 0x267
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	227f      	movs	r2, #127	; 0x7f
 8004e9c:	f883 2268 	strb.w	r2, [r3, #616]	; 0x268
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	227f      	movs	r2, #127	; 0x7f
 8004ea4:	f883 2269 	strb.w	r2, [r3, #617]	; 0x269
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2241      	movs	r2, #65	; 0x41
 8004eac:	f883 226a 	strb.w	r2, [r3, #618]	; 0x26a
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2230      	movs	r2, #48	; 0x30
 8004eb4:	f883 226e 	strb.w	r2, [r3, #622]	; 0x26e
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2270      	movs	r2, #112	; 0x70
 8004ebc:	f883 226f 	strb.w	r2, [r3, #623]	; 0x26f
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2240      	movs	r2, #64	; 0x40
 8004ec4:	f883 2270 	strb.w	r2, [r3, #624]	; 0x270
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2241      	movs	r2, #65	; 0x41
 8004ecc:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	227f      	movs	r2, #127	; 0x7f
 8004ed4:	f883 2272 	strb.w	r2, [r3, #626]	; 0x272
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	223f      	movs	r2, #63	; 0x3f
 8004edc:	f883 2273 	strb.w	r2, [r3, #627]	; 0x273
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2241      	movs	r2, #65	; 0x41
 8004eec:	f883 2276 	strb.w	r2, [r3, #630]	; 0x276
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	227f      	movs	r2, #127	; 0x7f
 8004ef4:	f883 2277 	strb.w	r2, [r3, #631]	; 0x277
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	227f      	movs	r2, #127	; 0x7f
 8004efc:	f883 2278 	strb.w	r2, [r3, #632]	; 0x278
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2208      	movs	r2, #8
 8004f04:	f883 2279 	strb.w	r2, [r3, #633]	; 0x279
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	221c      	movs	r2, #28
 8004f0c:	f883 227a 	strb.w	r2, [r3, #634]	; 0x27a
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2277      	movs	r2, #119	; 0x77
 8004f14:	f883 227b 	strb.w	r2, [r3, #635]	; 0x27b
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2263      	movs	r2, #99	; 0x63
 8004f1c:	f883 227c 	strb.w	r2, [r3, #636]	; 0x27c
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2241      	movs	r2, #65	; 0x41
 8004f24:	f883 227e 	strb.w	r2, [r3, #638]	; 0x27e
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	227f      	movs	r2, #127	; 0x7f
 8004f2c:	f883 227f 	strb.w	r2, [r3, #639]	; 0x27f
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	227f      	movs	r2, #127	; 0x7f
 8004f34:	f883 2280 	strb.w	r2, [r3, #640]	; 0x280
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2241      	movs	r2, #65	; 0x41
 8004f3c:	f883 2281 	strb.w	r2, [r3, #641]	; 0x281
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2240      	movs	r2, #64	; 0x40
 8004f44:	f883 2282 	strb.w	r2, [r3, #642]	; 0x282
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2260      	movs	r2, #96	; 0x60
 8004f4c:	f883 2283 	strb.w	r2, [r3, #643]	; 0x283
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2270      	movs	r2, #112	; 0x70
 8004f54:	f883 2284 	strb.w	r2, [r3, #644]	; 0x284
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	227f      	movs	r2, #127	; 0x7f
 8004f5c:	f883 2286 	strb.w	r2, [r3, #646]	; 0x286
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	227f      	movs	r2, #127	; 0x7f
 8004f64:	f883 2287 	strb.w	r2, [r3, #647]	; 0x287
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	220e      	movs	r2, #14
 8004f6c:	f883 2288 	strb.w	r2, [r3, #648]	; 0x288
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	221c      	movs	r2, #28
 8004f74:	f883 2289 	strb.w	r2, [r3, #649]	; 0x289
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	220e      	movs	r2, #14
 8004f7c:	f883 228a 	strb.w	r2, [r3, #650]	; 0x28a
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	227f      	movs	r2, #127	; 0x7f
 8004f84:	f883 228b 	strb.w	r2, [r3, #651]	; 0x28b
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	227f      	movs	r2, #127	; 0x7f
 8004f8c:	f883 228c 	strb.w	r2, [r3, #652]	; 0x28c
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	227f      	movs	r2, #127	; 0x7f
 8004f94:	f883 228e 	strb.w	r2, [r3, #654]	; 0x28e
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	227f      	movs	r2, #127	; 0x7f
 8004f9c:	f883 228f 	strb.w	r2, [r3, #655]	; 0x28f
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2206      	movs	r2, #6
 8004fa4:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	220c      	movs	r2, #12
 8004fac:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2218      	movs	r2, #24
 8004fb4:	f883 2292 	strb.w	r2, [r3, #658]	; 0x292
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	227f      	movs	r2, #127	; 0x7f
 8004fbc:	f883 2293 	strb.w	r2, [r3, #659]	; 0x293
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	227f      	movs	r2, #127	; 0x7f
 8004fc4:	f883 2294 	strb.w	r2, [r3, #660]	; 0x294
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	221c      	movs	r2, #28
 8004fcc:	f883 2296 	strb.w	r2, [r3, #662]	; 0x296
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	223e      	movs	r2, #62	; 0x3e
 8004fd4:	f883 2297 	strb.w	r2, [r3, #663]	; 0x297
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2263      	movs	r2, #99	; 0x63
 8004fdc:	f883 2298 	strb.w	r2, [r3, #664]	; 0x298
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2241      	movs	r2, #65	; 0x41
 8004fe4:	f883 2299 	strb.w	r2, [r3, #665]	; 0x299
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2263      	movs	r2, #99	; 0x63
 8004fec:	f883 229a 	strb.w	r2, [r3, #666]	; 0x29a
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	223e      	movs	r2, #62	; 0x3e
 8004ff4:	f883 229b 	strb.w	r2, [r3, #667]	; 0x29b
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	221c      	movs	r2, #28
 8004ffc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2241      	movs	r2, #65	; 0x41
 8005004:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	227f      	movs	r2, #127	; 0x7f
 800500c:	f883 229f 	strb.w	r2, [r3, #671]	; 0x29f
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	227f      	movs	r2, #127	; 0x7f
 8005014:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2249      	movs	r2, #73	; 0x49
 800501c:	f883 22a1 	strb.w	r2, [r3, #673]	; 0x2a1
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2209      	movs	r2, #9
 8005024:	f883 22a2 	strb.w	r2, [r3, #674]	; 0x2a2
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	220f      	movs	r2, #15
 800502c:	f883 22a3 	strb.w	r2, [r3, #675]	; 0x2a3
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2206      	movs	r2, #6
 8005034:	f883 22a4 	strb.w	r2, [r3, #676]	; 0x2a4
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	221e      	movs	r2, #30
 800503c:	f883 22a6 	strb.w	r2, [r3, #678]	; 0x2a6
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	223f      	movs	r2, #63	; 0x3f
 8005044:	f883 22a7 	strb.w	r2, [r3, #679]	; 0x2a7
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2221      	movs	r2, #33	; 0x21
 800504c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2271      	movs	r2, #113	; 0x71
 8005054:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	227f      	movs	r2, #127	; 0x7f
 800505c:	f883 22aa 	strb.w	r2, [r3, #682]	; 0x2aa
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	225e      	movs	r2, #94	; 0x5e
 8005064:	f883 22ab 	strb.w	r2, [r3, #683]	; 0x2ab
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2241      	movs	r2, #65	; 0x41
 800506c:	f883 22ae 	strb.w	r2, [r3, #686]	; 0x2ae
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	227f      	movs	r2, #127	; 0x7f
 8005074:	f883 22af 	strb.w	r2, [r3, #687]	; 0x2af
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	227f      	movs	r2, #127	; 0x7f
 800507c:	f883 22b0 	strb.w	r2, [r3, #688]	; 0x2b0
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2209      	movs	r2, #9
 8005084:	f883 22b1 	strb.w	r2, [r3, #689]	; 0x2b1
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2219      	movs	r2, #25
 800508c:	f883 22b2 	strb.w	r2, [r3, #690]	; 0x2b2
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	227f      	movs	r2, #127	; 0x7f
 8005094:	f883 22b3 	strb.w	r2, [r3, #691]	; 0x2b3
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2266      	movs	r2, #102	; 0x66
 800509c:	f883 22b4 	strb.w	r2, [r3, #692]	; 0x2b4
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2226      	movs	r2, #38	; 0x26
 80050a4:	f883 22b6 	strb.w	r2, [r3, #694]	; 0x2b6
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	226f      	movs	r2, #111	; 0x6f
 80050ac:	f883 22b7 	strb.w	r2, [r3, #695]	; 0x2b7
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	224d      	movs	r2, #77	; 0x4d
 80050b4:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2259      	movs	r2, #89	; 0x59
 80050bc:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2273      	movs	r2, #115	; 0x73
 80050c4:	f883 22ba 	strb.w	r2, [r3, #698]	; 0x2ba
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2232      	movs	r2, #50	; 0x32
 80050cc:	f883 22bb 	strb.w	r2, [r3, #699]	; 0x2bb
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2203      	movs	r2, #3
 80050d4:	f883 22be 	strb.w	r2, [r3, #702]	; 0x2be
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2241      	movs	r2, #65	; 0x41
 80050dc:	f883 22bf 	strb.w	r2, [r3, #703]	; 0x2bf
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	227f      	movs	r2, #127	; 0x7f
 80050e4:	f883 22c0 	strb.w	r2, [r3, #704]	; 0x2c0
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	227f      	movs	r2, #127	; 0x7f
 80050ec:	f883 22c1 	strb.w	r2, [r3, #705]	; 0x2c1
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2241      	movs	r2, #65	; 0x41
 80050f4:	f883 22c2 	strb.w	r2, [r3, #706]	; 0x2c2
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2203      	movs	r2, #3
 80050fc:	f883 22c3 	strb.w	r2, [r3, #707]	; 0x2c3
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	227f      	movs	r2, #127	; 0x7f
 8005104:	f883 22c6 	strb.w	r2, [r3, #710]	; 0x2c6
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	227f      	movs	r2, #127	; 0x7f
 800510c:	f883 22c7 	strb.w	r2, [r3, #711]	; 0x2c7
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2240      	movs	r2, #64	; 0x40
 8005114:	f883 22c8 	strb.w	r2, [r3, #712]	; 0x2c8
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2240      	movs	r2, #64	; 0x40
 800511c:	f883 22c9 	strb.w	r2, [r3, #713]	; 0x2c9
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	227f      	movs	r2, #127	; 0x7f
 8005124:	f883 22ca 	strb.w	r2, [r3, #714]	; 0x2ca
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	227f      	movs	r2, #127	; 0x7f
 800512c:	f883 22cb 	strb.w	r2, [r3, #715]	; 0x2cb
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	221f      	movs	r2, #31
 8005134:	f883 22ce 	strb.w	r2, [r3, #718]	; 0x2ce
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	223f      	movs	r2, #63	; 0x3f
 800513c:	f883 22cf 	strb.w	r2, [r3, #719]	; 0x2cf
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2260      	movs	r2, #96	; 0x60
 8005144:	f883 22d0 	strb.w	r2, [r3, #720]	; 0x2d0
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2260      	movs	r2, #96	; 0x60
 800514c:	f883 22d1 	strb.w	r2, [r3, #721]	; 0x2d1
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	223f      	movs	r2, #63	; 0x3f
 8005154:	f883 22d2 	strb.w	r2, [r3, #722]	; 0x2d2
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	221f      	movs	r2, #31
 800515c:	f883 22d3 	strb.w	r2, [r3, #723]	; 0x2d3
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	227f      	movs	r2, #127	; 0x7f
 8005164:	f883 22d6 	strb.w	r2, [r3, #726]	; 0x2d6
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	227f      	movs	r2, #127	; 0x7f
 800516c:	f883 22d7 	strb.w	r2, [r3, #727]	; 0x2d7
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2230      	movs	r2, #48	; 0x30
 8005174:	f883 22d8 	strb.w	r2, [r3, #728]	; 0x2d8
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2218      	movs	r2, #24
 800517c:	f883 22d9 	strb.w	r2, [r3, #729]	; 0x2d9
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2230      	movs	r2, #48	; 0x30
 8005184:	f883 22da 	strb.w	r2, [r3, #730]	; 0x2da
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	227f      	movs	r2, #127	; 0x7f
 800518c:	f883 22db 	strb.w	r2, [r3, #731]	; 0x2db
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	227f      	movs	r2, #127	; 0x7f
 8005194:	f883 22dc 	strb.w	r2, [r3, #732]	; 0x2dc
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2243      	movs	r2, #67	; 0x43
 800519c:	f883 22de 	strb.w	r2, [r3, #734]	; 0x2de
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2267      	movs	r2, #103	; 0x67
 80051a4:	f883 22df 	strb.w	r2, [r3, #735]	; 0x2df
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	223c      	movs	r2, #60	; 0x3c
 80051ac:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2218      	movs	r2, #24
 80051b4:	f883 22e1 	strb.w	r2, [r3, #737]	; 0x2e1
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	223c      	movs	r2, #60	; 0x3c
 80051bc:	f883 22e2 	strb.w	r2, [r3, #738]	; 0x2e2
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2267      	movs	r2, #103	; 0x67
 80051c4:	f883 22e3 	strb.w	r2, [r3, #739]	; 0x2e3
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2243      	movs	r2, #67	; 0x43
 80051cc:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2207      	movs	r2, #7
 80051d4:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	224f      	movs	r2, #79	; 0x4f
 80051dc:	f883 22e7 	strb.w	r2, [r3, #743]	; 0x2e7
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2278      	movs	r2, #120	; 0x78
 80051e4:	f883 22e8 	strb.w	r2, [r3, #744]	; 0x2e8
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2278      	movs	r2, #120	; 0x78
 80051ec:	f883 22e9 	strb.w	r2, [r3, #745]	; 0x2e9
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	224f      	movs	r2, #79	; 0x4f
 80051f4:	f883 22ea 	strb.w	r2, [r3, #746]	; 0x2ea
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2207      	movs	r2, #7
 80051fc:	f883 22eb 	strb.w	r2, [r3, #747]	; 0x2eb
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2247      	movs	r2, #71	; 0x47
 8005204:	f883 22ee 	strb.w	r2, [r3, #750]	; 0x2ee
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2263      	movs	r2, #99	; 0x63
 800520c:	f883 22ef 	strb.w	r2, [r3, #751]	; 0x2ef
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2271      	movs	r2, #113	; 0x71
 8005214:	f883 22f0 	strb.w	r2, [r3, #752]	; 0x2f0
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2259      	movs	r2, #89	; 0x59
 800521c:	f883 22f1 	strb.w	r2, [r3, #753]	; 0x2f1
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	224d      	movs	r2, #77	; 0x4d
 8005224:	f883 22f2 	strb.w	r2, [r3, #754]	; 0x2f2
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2267      	movs	r2, #103	; 0x67
 800522c:	f883 22f3 	strb.w	r2, [r3, #755]	; 0x2f3
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2273      	movs	r2, #115	; 0x73
 8005234:	f883 22f4 	strb.w	r2, [r3, #756]	; 0x2f4
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	227f      	movs	r2, #127	; 0x7f
 800523c:	f883 22f7 	strb.w	r2, [r3, #759]	; 0x2f7
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	227f      	movs	r2, #127	; 0x7f
 8005244:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2241      	movs	r2, #65	; 0x41
 800524c:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2241      	movs	r2, #65	; 0x41
 8005254:	f883 22fa 	strb.w	r2, [r3, #762]	; 0x2fa
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2201      	movs	r2, #1
 800525c:	f883 22fe 	strb.w	r2, [r3, #766]	; 0x2fe
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2203      	movs	r2, #3
 8005264:	f883 22ff 	strb.w	r2, [r3, #767]	; 0x2ff
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2206      	movs	r2, #6
 800526c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	220c      	movs	r2, #12
 8005274:	f883 2301 	strb.w	r2, [r3, #769]	; 0x301
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2218      	movs	r2, #24
 800527c:	f883 2302 	strb.w	r2, [r3, #770]	; 0x302
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2230      	movs	r2, #48	; 0x30
 8005284:	f883 2303 	strb.w	r2, [r3, #771]	; 0x303
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2260      	movs	r2, #96	; 0x60
 800528c:	f883 2304 	strb.w	r2, [r3, #772]	; 0x304
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2241      	movs	r2, #65	; 0x41
 8005294:	f883 2307 	strb.w	r2, [r3, #775]	; 0x307
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2241      	movs	r2, #65	; 0x41
 800529c:	f883 2308 	strb.w	r2, [r3, #776]	; 0x308
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	227f      	movs	r2, #127	; 0x7f
 80052a4:	f883 2309 	strb.w	r2, [r3, #777]	; 0x309
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	227f      	movs	r2, #127	; 0x7f
 80052ac:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2208      	movs	r2, #8
 80052b4:	f883 230e 	strb.w	r2, [r3, #782]	; 0x30e
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	220c      	movs	r2, #12
 80052bc:	f883 230f 	strb.w	r2, [r3, #783]	; 0x30f
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2206      	movs	r2, #6
 80052c4:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2203      	movs	r2, #3
 80052cc:	f883 2311 	strb.w	r2, [r3, #785]	; 0x311
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2206      	movs	r2, #6
 80052d4:	f883 2312 	strb.w	r2, [r3, #786]	; 0x312
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	220c      	movs	r2, #12
 80052dc:	f883 2313 	strb.w	r2, [r3, #787]	; 0x313
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2208      	movs	r2, #8
 80052e4:	f883 2314 	strb.w	r2, [r3, #788]	; 0x314
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2280      	movs	r2, #128	; 0x80
 80052ec:	f883 2316 	strb.w	r2, [r3, #790]	; 0x316
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2280      	movs	r2, #128	; 0x80
 80052f4:	f883 2317 	strb.w	r2, [r3, #791]	; 0x317
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2280      	movs	r2, #128	; 0x80
 80052fc:	f883 2318 	strb.w	r2, [r3, #792]	; 0x318
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2280      	movs	r2, #128	; 0x80
 8005304:	f883 2319 	strb.w	r2, [r3, #793]	; 0x319
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2280      	movs	r2, #128	; 0x80
 800530c:	f883 231a 	strb.w	r2, [r3, #794]	; 0x31a
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2280      	movs	r2, #128	; 0x80
 8005314:	f883 231b 	strb.w	r2, [r3, #795]	; 0x31b
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2280      	movs	r2, #128	; 0x80
 800531c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2280      	movs	r2, #128	; 0x80
 8005324:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2203      	movs	r2, #3
 800532c:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2207      	movs	r2, #7
 8005334:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2204      	movs	r2, #4
 800533c:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2220      	movs	r2, #32
 8005344:	f883 2326 	strb.w	r2, [r3, #806]	; 0x326
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2274      	movs	r2, #116	; 0x74
 800534c:	f883 2327 	strb.w	r2, [r3, #807]	; 0x327
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2254      	movs	r2, #84	; 0x54
 8005354:	f883 2328 	strb.w	r2, [r3, #808]	; 0x328
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2254      	movs	r2, #84	; 0x54
 800535c:	f883 2329 	strb.w	r2, [r3, #809]	; 0x329
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	223c      	movs	r2, #60	; 0x3c
 8005364:	f883 232a 	strb.w	r2, [r3, #810]	; 0x32a
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2278      	movs	r2, #120	; 0x78
 800536c:	f883 232b 	strb.w	r2, [r3, #811]	; 0x32b
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2240      	movs	r2, #64	; 0x40
 8005374:	f883 232c 	strb.w	r2, [r3, #812]	; 0x32c
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2241      	movs	r2, #65	; 0x41
 800537c:	f883 232e 	strb.w	r2, [r3, #814]	; 0x32e
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	227f      	movs	r2, #127	; 0x7f
 8005384:	f883 232f 	strb.w	r2, [r3, #815]	; 0x32f
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	223f      	movs	r2, #63	; 0x3f
 800538c:	f883 2330 	strb.w	r2, [r3, #816]	; 0x330
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2248      	movs	r2, #72	; 0x48
 8005394:	f883 2331 	strb.w	r2, [r3, #817]	; 0x331
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2248      	movs	r2, #72	; 0x48
 800539c:	f883 2332 	strb.w	r2, [r3, #818]	; 0x332
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2278      	movs	r2, #120	; 0x78
 80053a4:	f883 2333 	strb.w	r2, [r3, #819]	; 0x333
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2230      	movs	r2, #48	; 0x30
 80053ac:	f883 2334 	strb.w	r2, [r3, #820]	; 0x334
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2238      	movs	r2, #56	; 0x38
 80053b4:	f883 2336 	strb.w	r2, [r3, #822]	; 0x336
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	227c      	movs	r2, #124	; 0x7c
 80053bc:	f883 2337 	strb.w	r2, [r3, #823]	; 0x337
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2244      	movs	r2, #68	; 0x44
 80053c4:	f883 2338 	strb.w	r2, [r3, #824]	; 0x338
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2244      	movs	r2, #68	; 0x44
 80053cc:	f883 2339 	strb.w	r2, [r3, #825]	; 0x339
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	226c      	movs	r2, #108	; 0x6c
 80053d4:	f883 233a 	strb.w	r2, [r3, #826]	; 0x33a
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2228      	movs	r2, #40	; 0x28
 80053dc:	f883 233b 	strb.w	r2, [r3, #827]	; 0x33b
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2230      	movs	r2, #48	; 0x30
 80053e4:	f883 233e 	strb.w	r2, [r3, #830]	; 0x33e
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2278      	movs	r2, #120	; 0x78
 80053ec:	f883 233f 	strb.w	r2, [r3, #831]	; 0x33f
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2248      	movs	r2, #72	; 0x48
 80053f4:	f883 2340 	strb.w	r2, [r3, #832]	; 0x340
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2249      	movs	r2, #73	; 0x49
 80053fc:	f883 2341 	strb.w	r2, [r3, #833]	; 0x341
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	223f      	movs	r2, #63	; 0x3f
 8005404:	f883 2342 	strb.w	r2, [r3, #834]	; 0x342
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	227f      	movs	r2, #127	; 0x7f
 800540c:	f883 2343 	strb.w	r2, [r3, #835]	; 0x343
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2240      	movs	r2, #64	; 0x40
 8005414:	f883 2344 	strb.w	r2, [r3, #836]	; 0x344
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2238      	movs	r2, #56	; 0x38
 800541c:	f883 2346 	strb.w	r2, [r3, #838]	; 0x346
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	227c      	movs	r2, #124	; 0x7c
 8005424:	f883 2347 	strb.w	r2, [r3, #839]	; 0x347
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2254      	movs	r2, #84	; 0x54
 800542c:	f883 2348 	strb.w	r2, [r3, #840]	; 0x348
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2254      	movs	r2, #84	; 0x54
 8005434:	f883 2349 	strb.w	r2, [r3, #841]	; 0x349
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	225c      	movs	r2, #92	; 0x5c
 800543c:	f883 234a 	strb.w	r2, [r3, #842]	; 0x34a
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2218      	movs	r2, #24
 8005444:	f883 234b 	strb.w	r2, [r3, #843]	; 0x34b
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2248      	movs	r2, #72	; 0x48
 800544c:	f883 234e 	strb.w	r2, [r3, #846]	; 0x34e
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	227e      	movs	r2, #126	; 0x7e
 8005454:	f883 234f 	strb.w	r2, [r3, #847]	; 0x34f
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	227f      	movs	r2, #127	; 0x7f
 800545c:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2249      	movs	r2, #73	; 0x49
 8005464:	f883 2351 	strb.w	r2, [r3, #849]	; 0x351
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2203      	movs	r2, #3
 800546c:	f883 2352 	strb.w	r2, [r3, #850]	; 0x352
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2202      	movs	r2, #2
 8005474:	f883 2353 	strb.w	r2, [r3, #851]	; 0x353
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2298      	movs	r2, #152	; 0x98
 800547c:	f883 2356 	strb.w	r2, [r3, #854]	; 0x356
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	22bc      	movs	r2, #188	; 0xbc
 8005484:	f883 2357 	strb.w	r2, [r3, #855]	; 0x357
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	22a4      	movs	r2, #164	; 0xa4
 800548c:	f883 2358 	strb.w	r2, [r3, #856]	; 0x358
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	22a4      	movs	r2, #164	; 0xa4
 8005494:	f883 2359 	strb.w	r2, [r3, #857]	; 0x359
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	22f8      	movs	r2, #248	; 0xf8
 800549c:	f883 235a 	strb.w	r2, [r3, #858]	; 0x35a
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	227c      	movs	r2, #124	; 0x7c
 80054a4:	f883 235b 	strb.w	r2, [r3, #859]	; 0x35b
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2204      	movs	r2, #4
 80054ac:	f883 235c 	strb.w	r2, [r3, #860]	; 0x35c
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2241      	movs	r2, #65	; 0x41
 80054b4:	f883 235e 	strb.w	r2, [r3, #862]	; 0x35e
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	227f      	movs	r2, #127	; 0x7f
 80054bc:	f883 235f 	strb.w	r2, [r3, #863]	; 0x35f
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	227f      	movs	r2, #127	; 0x7f
 80054c4:	f883 2360 	strb.w	r2, [r3, #864]	; 0x360
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2208      	movs	r2, #8
 80054cc:	f883 2361 	strb.w	r2, [r3, #865]	; 0x361
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2204      	movs	r2, #4
 80054d4:	f883 2362 	strb.w	r2, [r3, #866]	; 0x362
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	227c      	movs	r2, #124	; 0x7c
 80054dc:	f883 2363 	strb.w	r2, [r3, #867]	; 0x363
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2278      	movs	r2, #120	; 0x78
 80054e4:	f883 2364 	strb.w	r2, [r3, #868]	; 0x364
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2244      	movs	r2, #68	; 0x44
 80054ec:	f883 2367 	strb.w	r2, [r3, #871]	; 0x367
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	227d      	movs	r2, #125	; 0x7d
 80054f4:	f883 2368 	strb.w	r2, [r3, #872]	; 0x368
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	227d      	movs	r2, #125	; 0x7d
 80054fc:	f883 2369 	strb.w	r2, [r3, #873]	; 0x369
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2240      	movs	r2, #64	; 0x40
 8005504:	f883 236a 	strb.w	r2, [r3, #874]	; 0x36a
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2260      	movs	r2, #96	; 0x60
 800550c:	f883 236e 	strb.w	r2, [r3, #878]	; 0x36e
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	22e0      	movs	r2, #224	; 0xe0
 8005514:	f883 236f 	strb.w	r2, [r3, #879]	; 0x36f
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2280      	movs	r2, #128	; 0x80
 800551c:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2280      	movs	r2, #128	; 0x80
 8005524:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	22fd      	movs	r2, #253	; 0xfd
 800552c:	f883 2372 	strb.w	r2, [r3, #882]	; 0x372
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	227d      	movs	r2, #125	; 0x7d
 8005534:	f883 2373 	strb.w	r2, [r3, #883]	; 0x373
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2241      	movs	r2, #65	; 0x41
 800553c:	f883 2376 	strb.w	r2, [r3, #886]	; 0x376
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	227f      	movs	r2, #127	; 0x7f
 8005544:	f883 2377 	strb.w	r2, [r3, #887]	; 0x377
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	227f      	movs	r2, #127	; 0x7f
 800554c:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2210      	movs	r2, #16
 8005554:	f883 2379 	strb.w	r2, [r3, #889]	; 0x379
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2238      	movs	r2, #56	; 0x38
 800555c:	f883 237a 	strb.w	r2, [r3, #890]	; 0x37a
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	226c      	movs	r2, #108	; 0x6c
 8005564:	f883 237b 	strb.w	r2, [r3, #891]	; 0x37b
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2244      	movs	r2, #68	; 0x44
 800556c:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2241      	movs	r2, #65	; 0x41
 8005574:	f883 237f 	strb.w	r2, [r3, #895]	; 0x37f
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	227f      	movs	r2, #127	; 0x7f
 800557c:	f883 2380 	strb.w	r2, [r3, #896]	; 0x380
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	227f      	movs	r2, #127	; 0x7f
 8005584:	f883 2381 	strb.w	r2, [r3, #897]	; 0x381
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2240      	movs	r2, #64	; 0x40
 800558c:	f883 2382 	strb.w	r2, [r3, #898]	; 0x382
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	227c      	movs	r2, #124	; 0x7c
 8005594:	f883 2386 	strb.w	r2, [r3, #902]	; 0x386
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	227c      	movs	r2, #124	; 0x7c
 800559c:	f883 2387 	strb.w	r2, [r3, #903]	; 0x387
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2218      	movs	r2, #24
 80055a4:	f883 2388 	strb.w	r2, [r3, #904]	; 0x388
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2238      	movs	r2, #56	; 0x38
 80055ac:	f883 2389 	strb.w	r2, [r3, #905]	; 0x389
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	221c      	movs	r2, #28
 80055b4:	f883 238a 	strb.w	r2, [r3, #906]	; 0x38a
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	227c      	movs	r2, #124	; 0x7c
 80055bc:	f883 238b 	strb.w	r2, [r3, #907]	; 0x38b
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2278      	movs	r2, #120	; 0x78
 80055c4:	f883 238c 	strb.w	r2, [r3, #908]	; 0x38c
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	227c      	movs	r2, #124	; 0x7c
 80055cc:	f883 238e 	strb.w	r2, [r3, #910]	; 0x38e
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	227c      	movs	r2, #124	; 0x7c
 80055d4:	f883 238f 	strb.w	r2, [r3, #911]	; 0x38f
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2204      	movs	r2, #4
 80055dc:	f883 2390 	strb.w	r2, [r3, #912]	; 0x390
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2204      	movs	r2, #4
 80055e4:	f883 2391 	strb.w	r2, [r3, #913]	; 0x391
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	227c      	movs	r2, #124	; 0x7c
 80055ec:	f883 2392 	strb.w	r2, [r3, #914]	; 0x392
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2278      	movs	r2, #120	; 0x78
 80055f4:	f883 2393 	strb.w	r2, [r3, #915]	; 0x393
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2238      	movs	r2, #56	; 0x38
 80055fc:	f883 2396 	strb.w	r2, [r3, #918]	; 0x396
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	227c      	movs	r2, #124	; 0x7c
 8005604:	f883 2397 	strb.w	r2, [r3, #919]	; 0x397
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2244      	movs	r2, #68	; 0x44
 800560c:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2244      	movs	r2, #68	; 0x44
 8005614:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	227c      	movs	r2, #124	; 0x7c
 800561c:	f883 239a 	strb.w	r2, [r3, #922]	; 0x39a
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2238      	movs	r2, #56	; 0x38
 8005624:	f883 239b 	strb.w	r2, [r3, #923]	; 0x39b
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2284      	movs	r2, #132	; 0x84
 800562c:	f883 239e 	strb.w	r2, [r3, #926]	; 0x39e
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	22fc      	movs	r2, #252	; 0xfc
 8005634:	f883 239f 	strb.w	r2, [r3, #927]	; 0x39f
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	22f8      	movs	r2, #248	; 0xf8
 800563c:	f883 23a0 	strb.w	r2, [r3, #928]	; 0x3a0
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	22a4      	movs	r2, #164	; 0xa4
 8005644:	f883 23a1 	strb.w	r2, [r3, #929]	; 0x3a1
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2224      	movs	r2, #36	; 0x24
 800564c:	f883 23a2 	strb.w	r2, [r3, #930]	; 0x3a2
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	223c      	movs	r2, #60	; 0x3c
 8005654:	f883 23a3 	strb.w	r2, [r3, #931]	; 0x3a3
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2218      	movs	r2, #24
 800565c:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2218      	movs	r2, #24
 8005664:	f883 23a6 	strb.w	r2, [r3, #934]	; 0x3a6
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	223c      	movs	r2, #60	; 0x3c
 800566c:	f883 23a7 	strb.w	r2, [r3, #935]	; 0x3a7
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2224      	movs	r2, #36	; 0x24
 8005674:	f883 23a8 	strb.w	r2, [r3, #936]	; 0x3a8
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	22a4      	movs	r2, #164	; 0xa4
 800567c:	f883 23a9 	strb.w	r2, [r3, #937]	; 0x3a9
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	22f8      	movs	r2, #248	; 0xf8
 8005684:	f883 23aa 	strb.w	r2, [r3, #938]	; 0x3aa
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	22fc      	movs	r2, #252	; 0xfc
 800568c:	f883 23ab 	strb.w	r2, [r3, #939]	; 0x3ab
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2284      	movs	r2, #132	; 0x84
 8005694:	f883 23ac 	strb.w	r2, [r3, #940]	; 0x3ac
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2244      	movs	r2, #68	; 0x44
 800569c:	f883 23ae 	strb.w	r2, [r3, #942]	; 0x3ae
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	227c      	movs	r2, #124	; 0x7c
 80056a4:	f883 23af 	strb.w	r2, [r3, #943]	; 0x3af
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2278      	movs	r2, #120	; 0x78
 80056ac:	f883 23b0 	strb.w	r2, [r3, #944]	; 0x3b0
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	224c      	movs	r2, #76	; 0x4c
 80056b4:	f883 23b1 	strb.w	r2, [r3, #945]	; 0x3b1
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2204      	movs	r2, #4
 80056bc:	f883 23b2 	strb.w	r2, [r3, #946]	; 0x3b2
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	221c      	movs	r2, #28
 80056c4:	f883 23b3 	strb.w	r2, [r3, #947]	; 0x3b3
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2218      	movs	r2, #24
 80056cc:	f883 23b4 	strb.w	r2, [r3, #948]	; 0x3b4
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2248      	movs	r2, #72	; 0x48
 80056d4:	f883 23b6 	strb.w	r2, [r3, #950]	; 0x3b6
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	225c      	movs	r2, #92	; 0x5c
 80056dc:	f883 23b7 	strb.w	r2, [r3, #951]	; 0x3b7
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2254      	movs	r2, #84	; 0x54
 80056e4:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2254      	movs	r2, #84	; 0x54
 80056ec:	f883 23b9 	strb.w	r2, [r3, #953]	; 0x3b9
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2274      	movs	r2, #116	; 0x74
 80056f4:	f883 23ba 	strb.w	r2, [r3, #954]	; 0x3ba
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2224      	movs	r2, #36	; 0x24
 80056fc:	f883 23bb 	strb.w	r2, [r3, #955]	; 0x3bb
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2204      	movs	r2, #4
 8005704:	f883 23bf 	strb.w	r2, [r3, #959]	; 0x3bf
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	223e      	movs	r2, #62	; 0x3e
 800570c:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	227f      	movs	r2, #127	; 0x7f
 8005714:	f883 23c1 	strb.w	r2, [r3, #961]	; 0x3c1
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2244      	movs	r2, #68	; 0x44
 800571c:	f883 23c2 	strb.w	r2, [r3, #962]	; 0x3c2
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2224      	movs	r2, #36	; 0x24
 8005724:	f883 23c3 	strb.w	r2, [r3, #963]	; 0x3c3
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	223c      	movs	r2, #60	; 0x3c
 800572c:	f883 23c6 	strb.w	r2, [r3, #966]	; 0x3c6
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	227c      	movs	r2, #124	; 0x7c
 8005734:	f883 23c7 	strb.w	r2, [r3, #967]	; 0x3c7
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2240      	movs	r2, #64	; 0x40
 800573c:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2240      	movs	r2, #64	; 0x40
 8005744:	f883 23c9 	strb.w	r2, [r3, #969]	; 0x3c9
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	223c      	movs	r2, #60	; 0x3c
 800574c:	f883 23ca 	strb.w	r2, [r3, #970]	; 0x3ca
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	227c      	movs	r2, #124	; 0x7c
 8005754:	f883 23cb 	strb.w	r2, [r3, #971]	; 0x3cb
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2240      	movs	r2, #64	; 0x40
 800575c:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	221c      	movs	r2, #28
 8005764:	f883 23ce 	strb.w	r2, [r3, #974]	; 0x3ce
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	223c      	movs	r2, #60	; 0x3c
 800576c:	f883 23cf 	strb.w	r2, [r3, #975]	; 0x3cf
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2260      	movs	r2, #96	; 0x60
 8005774:	f883 23d0 	strb.w	r2, [r3, #976]	; 0x3d0
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2260      	movs	r2, #96	; 0x60
 800577c:	f883 23d1 	strb.w	r2, [r3, #977]	; 0x3d1
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	223c      	movs	r2, #60	; 0x3c
 8005784:	f883 23d2 	strb.w	r2, [r3, #978]	; 0x3d2
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	221c      	movs	r2, #28
 800578c:	f883 23d3 	strb.w	r2, [r3, #979]	; 0x3d3
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	223c      	movs	r2, #60	; 0x3c
 8005794:	f883 23d6 	strb.w	r2, [r3, #982]	; 0x3d6
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	227c      	movs	r2, #124	; 0x7c
 800579c:	f883 23d7 	strb.w	r2, [r3, #983]	; 0x3d7
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2270      	movs	r2, #112	; 0x70
 80057a4:	f883 23d8 	strb.w	r2, [r3, #984]	; 0x3d8
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2238      	movs	r2, #56	; 0x38
 80057ac:	f883 23d9 	strb.w	r2, [r3, #985]	; 0x3d9
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2270      	movs	r2, #112	; 0x70
 80057b4:	f883 23da 	strb.w	r2, [r3, #986]	; 0x3da
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	227c      	movs	r2, #124	; 0x7c
 80057bc:	f883 23db 	strb.w	r2, [r3, #987]	; 0x3db
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	223c      	movs	r2, #60	; 0x3c
 80057c4:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2244      	movs	r2, #68	; 0x44
 80057cc:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	226c      	movs	r2, #108	; 0x6c
 80057d4:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2238      	movs	r2, #56	; 0x38
 80057dc:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2210      	movs	r2, #16
 80057e4:	f883 23e1 	strb.w	r2, [r3, #993]	; 0x3e1
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2238      	movs	r2, #56	; 0x38
 80057ec:	f883 23e2 	strb.w	r2, [r3, #994]	; 0x3e2
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	226c      	movs	r2, #108	; 0x6c
 80057f4:	f883 23e3 	strb.w	r2, [r3, #995]	; 0x3e3
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2244      	movs	r2, #68	; 0x44
 80057fc:	f883 23e4 	strb.w	r2, [r3, #996]	; 0x3e4
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	229c      	movs	r2, #156	; 0x9c
 8005804:	f883 23e6 	strb.w	r2, [r3, #998]	; 0x3e6
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	22bc      	movs	r2, #188	; 0xbc
 800580c:	f883 23e7 	strb.w	r2, [r3, #999]	; 0x3e7
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	22a0      	movs	r2, #160	; 0xa0
 8005814:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	22a0      	movs	r2, #160	; 0xa0
 800581c:	f883 23e9 	strb.w	r2, [r3, #1001]	; 0x3e9
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	22fc      	movs	r2, #252	; 0xfc
 8005824:	f883 23ea 	strb.w	r2, [r3, #1002]	; 0x3ea
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	227c      	movs	r2, #124	; 0x7c
 800582c:	f883 23eb 	strb.w	r2, [r3, #1003]	; 0x3eb
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	224c      	movs	r2, #76	; 0x4c
 8005834:	f883 23ee 	strb.w	r2, [r3, #1006]	; 0x3ee
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2264      	movs	r2, #100	; 0x64
 800583c:	f883 23ef 	strb.w	r2, [r3, #1007]	; 0x3ef
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2274      	movs	r2, #116	; 0x74
 8005844:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	225c      	movs	r2, #92	; 0x5c
 800584c:	f883 23f1 	strb.w	r2, [r3, #1009]	; 0x3f1
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	224c      	movs	r2, #76	; 0x4c
 8005854:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2264      	movs	r2, #100	; 0x64
 800585c:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2208      	movs	r2, #8
 8005864:	f883 23f6 	strb.w	r2, [r3, #1014]	; 0x3f6
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2208      	movs	r2, #8
 800586c:	f883 23f7 	strb.w	r2, [r3, #1015]	; 0x3f7
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	223e      	movs	r2, #62	; 0x3e
 8005874:	f883 23f8 	strb.w	r2, [r3, #1016]	; 0x3f8
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2277      	movs	r2, #119	; 0x77
 800587c:	f883 23f9 	strb.w	r2, [r3, #1017]	; 0x3f9
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2241      	movs	r2, #65	; 0x41
 8005884:	f883 23fa 	strb.w	r2, [r3, #1018]	; 0x3fa
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2241      	movs	r2, #65	; 0x41
 800588c:	f883 23fb 	strb.w	r2, [r3, #1019]	; 0x3fb
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2277      	movs	r2, #119	; 0x77
 8005894:	f883 2401 	strb.w	r2, [r3, #1025]	; 0x401
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2277      	movs	r2, #119	; 0x77
 800589c:	f883 2402 	strb.w	r2, [r3, #1026]	; 0x402
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2241      	movs	r2, #65	; 0x41
 80058a4:	f883 2406 	strb.w	r2, [r3, #1030]	; 0x406
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2241      	movs	r2, #65	; 0x41
 80058ac:	f883 2407 	strb.w	r2, [r3, #1031]	; 0x407
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2277      	movs	r2, #119	; 0x77
 80058b4:	f883 2408 	strb.w	r2, [r3, #1032]	; 0x408
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	223e      	movs	r2, #62	; 0x3e
 80058bc:	f883 2409 	strb.w	r2, [r3, #1033]	; 0x409
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2208      	movs	r2, #8
 80058c4:	f883 240a 	strb.w	r2, [r3, #1034]	; 0x40a
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2208      	movs	r2, #8
 80058cc:	f883 240b 	strb.w	r2, [r3, #1035]	; 0x40b
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2202      	movs	r2, #2
 80058d4:	f883 240e 	strb.w	r2, [r3, #1038]	; 0x40e
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2203      	movs	r2, #3
 80058dc:	f883 240f 	strb.w	r2, [r3, #1039]	; 0x40f
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2201      	movs	r2, #1
 80058e4:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2203      	movs	r2, #3
 80058ec:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2202      	movs	r2, #2
 80058f4:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2203      	movs	r2, #3
 80058fc:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2201      	movs	r2, #1
 8005904:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2270      	movs	r2, #112	; 0x70
 800590c:	f883 2416 	strb.w	r2, [r3, #1046]	; 0x416
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2278      	movs	r2, #120	; 0x78
 8005914:	f883 2417 	strb.w	r2, [r3, #1047]	; 0x417
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	224c      	movs	r2, #76	; 0x4c
 800591c:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2246      	movs	r2, #70	; 0x46
 8005924:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	224c      	movs	r2, #76	; 0x4c
 800592c:	f883 241a 	strb.w	r2, [r3, #1050]	; 0x41a
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2278      	movs	r2, #120	; 0x78
 8005934:	f883 241b 	strb.w	r2, [r3, #1051]	; 0x41b
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2270      	movs	r2, #112	; 0x70
 800593c:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	220e      	movs	r2, #14
 8005944:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	229f      	movs	r2, #159	; 0x9f
 800594c:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2291      	movs	r2, #145	; 0x91
 8005954:	f883 2420 	strb.w	r2, [r3, #1056]	; 0x420
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	22b1      	movs	r2, #177	; 0xb1
 800595c:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	22fb      	movs	r2, #251	; 0xfb
 8005964:	f883 2422 	strb.w	r2, [r3, #1058]	; 0x422
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	224a      	movs	r2, #74	; 0x4a
 800596c:	f883 2423 	strb.w	r2, [r3, #1059]	; 0x423
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	223a      	movs	r2, #58	; 0x3a
 8005974:	f883 2426 	strb.w	r2, [r3, #1062]	; 0x426
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	227a      	movs	r2, #122	; 0x7a
 800597c:	f883 2427 	strb.w	r2, [r3, #1063]	; 0x427
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2240      	movs	r2, #64	; 0x40
 8005984:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2240      	movs	r2, #64	; 0x40
 800598c:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	227a      	movs	r2, #122	; 0x7a
 8005994:	f883 242a 	strb.w	r2, [r3, #1066]	; 0x42a
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	227a      	movs	r2, #122	; 0x7a
 800599c:	f883 242b 	strb.w	r2, [r3, #1067]	; 0x42b
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2240      	movs	r2, #64	; 0x40
 80059a4:	f883 242c 	strb.w	r2, [r3, #1068]	; 0x42c
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2238      	movs	r2, #56	; 0x38
 80059ac:	f883 242e 	strb.w	r2, [r3, #1070]	; 0x42e
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	227c      	movs	r2, #124	; 0x7c
 80059b4:	f883 242f 	strb.w	r2, [r3, #1071]	; 0x42f
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2254      	movs	r2, #84	; 0x54
 80059bc:	f883 2430 	strb.w	r2, [r3, #1072]	; 0x430
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2255      	movs	r2, #85	; 0x55
 80059c4:	f883 2431 	strb.w	r2, [r3, #1073]	; 0x431
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	225d      	movs	r2, #93	; 0x5d
 80059cc:	f883 2432 	strb.w	r2, [r3, #1074]	; 0x432
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2219      	movs	r2, #25
 80059d4:	f883 2433 	strb.w	r2, [r3, #1075]	; 0x433
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2202      	movs	r2, #2
 80059dc:	f883 2436 	strb.w	r2, [r3, #1078]	; 0x436
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2223      	movs	r2, #35	; 0x23
 80059e4:	f883 2437 	strb.w	r2, [r3, #1079]	; 0x437
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2275      	movs	r2, #117	; 0x75
 80059ec:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2255      	movs	r2, #85	; 0x55
 80059f4:	f883 2439 	strb.w	r2, [r3, #1081]	; 0x439
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2255      	movs	r2, #85	; 0x55
 80059fc:	f883 243a 	strb.w	r2, [r3, #1082]	; 0x43a
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	227d      	movs	r2, #125	; 0x7d
 8005a04:	f883 243b 	strb.w	r2, [r3, #1083]	; 0x43b
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	227b      	movs	r2, #123	; 0x7b
 8005a0c:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2242      	movs	r2, #66	; 0x42
 8005a14:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2221      	movs	r2, #33	; 0x21
 8005a1c:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2275      	movs	r2, #117	; 0x75
 8005a24:	f883 243f 	strb.w	r2, [r3, #1087]	; 0x43f
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2254      	movs	r2, #84	; 0x54
 8005a2c:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2254      	movs	r2, #84	; 0x54
 8005a34:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	227d      	movs	r2, #125	; 0x7d
 8005a3c:	f883 2442 	strb.w	r2, [r3, #1090]	; 0x442
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2279      	movs	r2, #121	; 0x79
 8005a44:	f883 2443 	strb.w	r2, [r3, #1091]	; 0x443
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2240      	movs	r2, #64	; 0x40
 8005a4c:	f883 2444 	strb.w	r2, [r3, #1092]	; 0x444
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2221      	movs	r2, #33	; 0x21
 8005a54:	f883 2446 	strb.w	r2, [r3, #1094]	; 0x446
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2275      	movs	r2, #117	; 0x75
 8005a5c:	f883 2447 	strb.w	r2, [r3, #1095]	; 0x447
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2255      	movs	r2, #85	; 0x55
 8005a64:	f883 2448 	strb.w	r2, [r3, #1096]	; 0x448
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2254      	movs	r2, #84	; 0x54
 8005a6c:	f883 2449 	strb.w	r2, [r3, #1097]	; 0x449
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	227c      	movs	r2, #124	; 0x7c
 8005a74:	f883 244a 	strb.w	r2, [r3, #1098]	; 0x44a
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2278      	movs	r2, #120	; 0x78
 8005a7c:	f883 244b 	strb.w	r2, [r3, #1099]	; 0x44b
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2240      	movs	r2, #64	; 0x40
 8005a84:	f883 244c 	strb.w	r2, [r3, #1100]	; 0x44c
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2220      	movs	r2, #32
 8005a8c:	f883 244e 	strb.w	r2, [r3, #1102]	; 0x44e
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2274      	movs	r2, #116	; 0x74
 8005a94:	f883 244f 	strb.w	r2, [r3, #1103]	; 0x44f
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2257      	movs	r2, #87	; 0x57
 8005a9c:	f883 2450 	strb.w	r2, [r3, #1104]	; 0x450
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2257      	movs	r2, #87	; 0x57
 8005aa4:	f883 2451 	strb.w	r2, [r3, #1105]	; 0x451
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	227c      	movs	r2, #124	; 0x7c
 8005aac:	f883 2452 	strb.w	r2, [r3, #1106]	; 0x452
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2278      	movs	r2, #120	; 0x78
 8005ab4:	f883 2453 	strb.w	r2, [r3, #1107]	; 0x453
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2240      	movs	r2, #64	; 0x40
 8005abc:	f883 2454 	strb.w	r2, [r3, #1108]	; 0x454
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2218      	movs	r2, #24
 8005ac4:	f883 2456 	strb.w	r2, [r3, #1110]	; 0x456
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	223c      	movs	r2, #60	; 0x3c
 8005acc:	f883 2457 	strb.w	r2, [r3, #1111]	; 0x457
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	22a4      	movs	r2, #164	; 0xa4
 8005ad4:	f883 2458 	strb.w	r2, [r3, #1112]	; 0x458
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	22a4      	movs	r2, #164	; 0xa4
 8005adc:	f883 2459 	strb.w	r2, [r3, #1113]	; 0x459
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	22e4      	movs	r2, #228	; 0xe4
 8005ae4:	f883 245a 	strb.w	r2, [r3, #1114]	; 0x45a
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2240      	movs	r2, #64	; 0x40
 8005aec:	f883 245b 	strb.w	r2, [r3, #1115]	; 0x45b
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2202      	movs	r2, #2
 8005af4:	f883 245e 	strb.w	r2, [r3, #1118]	; 0x45e
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	223b      	movs	r2, #59	; 0x3b
 8005afc:	f883 245f 	strb.w	r2, [r3, #1119]	; 0x45f
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	227d      	movs	r2, #125	; 0x7d
 8005b04:	f883 2460 	strb.w	r2, [r3, #1120]	; 0x460
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2255      	movs	r2, #85	; 0x55
 8005b0c:	f883 2461 	strb.w	r2, [r3, #1121]	; 0x461
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2255      	movs	r2, #85	; 0x55
 8005b14:	f883 2462 	strb.w	r2, [r3, #1122]	; 0x462
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	225d      	movs	r2, #93	; 0x5d
 8005b1c:	f883 2463 	strb.w	r2, [r3, #1123]	; 0x463
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	221b      	movs	r2, #27
 8005b24:	f883 2464 	strb.w	r2, [r3, #1124]	; 0x464
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2202      	movs	r2, #2
 8005b2c:	f883 2465 	strb.w	r2, [r3, #1125]	; 0x465
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2239      	movs	r2, #57	; 0x39
 8005b34:	f883 2466 	strb.w	r2, [r3, #1126]	; 0x466
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	227d      	movs	r2, #125	; 0x7d
 8005b3c:	f883 2467 	strb.w	r2, [r3, #1127]	; 0x467
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2254      	movs	r2, #84	; 0x54
 8005b44:	f883 2468 	strb.w	r2, [r3, #1128]	; 0x468
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2254      	movs	r2, #84	; 0x54
 8005b4c:	f883 2469 	strb.w	r2, [r3, #1129]	; 0x469
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	225d      	movs	r2, #93	; 0x5d
 8005b54:	f883 246a 	strb.w	r2, [r3, #1130]	; 0x46a
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2219      	movs	r2, #25
 8005b5c:	f883 246b 	strb.w	r2, [r3, #1131]	; 0x46b
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2239      	movs	r2, #57	; 0x39
 8005b64:	f883 246e 	strb.w	r2, [r3, #1134]	; 0x46e
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	227d      	movs	r2, #125	; 0x7d
 8005b6c:	f883 246f 	strb.w	r2, [r3, #1135]	; 0x46f
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2255      	movs	r2, #85	; 0x55
 8005b74:	f883 2470 	strb.w	r2, [r3, #1136]	; 0x470
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2254      	movs	r2, #84	; 0x54
 8005b7c:	f883 2471 	strb.w	r2, [r3, #1137]	; 0x471
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	225c      	movs	r2, #92	; 0x5c
 8005b84:	f883 2472 	strb.w	r2, [r3, #1138]	; 0x472
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2218      	movs	r2, #24
 8005b8c:	f883 2473 	strb.w	r2, [r3, #1139]	; 0x473
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2201      	movs	r2, #1
 8005b94:	f883 2476 	strb.w	r2, [r3, #1142]	; 0x476
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2245      	movs	r2, #69	; 0x45
 8005b9c:	f883 2477 	strb.w	r2, [r3, #1143]	; 0x477
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	227c      	movs	r2, #124	; 0x7c
 8005ba4:	f883 2478 	strb.w	r2, [r3, #1144]	; 0x478
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	227c      	movs	r2, #124	; 0x7c
 8005bac:	f883 2479 	strb.w	r2, [r3, #1145]	; 0x479
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2241      	movs	r2, #65	; 0x41
 8005bb4:	f883 247a 	strb.w	r2, [r3, #1146]	; 0x47a
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2201      	movs	r2, #1
 8005bbc:	f883 247b 	strb.w	r2, [r3, #1147]	; 0x47b
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2202      	movs	r2, #2
 8005bc4:	f883 247e 	strb.w	r2, [r3, #1150]	; 0x47e
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2203      	movs	r2, #3
 8005bcc:	f883 247f 	strb.w	r2, [r3, #1151]	; 0x47f
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2245      	movs	r2, #69	; 0x45
 8005bd4:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	227d      	movs	r2, #125	; 0x7d
 8005bdc:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	227d      	movs	r2, #125	; 0x7d
 8005be4:	f883 2482 	strb.w	r2, [r3, #1154]	; 0x482
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2243      	movs	r2, #67	; 0x43
 8005bec:	f883 2483 	strb.w	r2, [r3, #1155]	; 0x483
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2202      	movs	r2, #2
 8005bf4:	f883 2484 	strb.w	r2, [r3, #1156]	; 0x484
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	f883 2486 	strb.w	r2, [r3, #1158]	; 0x486
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2245      	movs	r2, #69	; 0x45
 8005c04:	f883 2487 	strb.w	r2, [r3, #1159]	; 0x487
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	227d      	movs	r2, #125	; 0x7d
 8005c0c:	f883 2488 	strb.w	r2, [r3, #1160]	; 0x488
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	227c      	movs	r2, #124	; 0x7c
 8005c14:	f883 2489 	strb.w	r2, [r3, #1161]	; 0x489
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2240      	movs	r2, #64	; 0x40
 8005c1c:	f883 248a 	strb.w	r2, [r3, #1162]	; 0x48a
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2279      	movs	r2, #121	; 0x79
 8005c24:	f883 248e 	strb.w	r2, [r3, #1166]	; 0x48e
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	227d      	movs	r2, #125	; 0x7d
 8005c2c:	f883 248f 	strb.w	r2, [r3, #1167]	; 0x48f
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2216      	movs	r2, #22
 8005c34:	f883 2490 	strb.w	r2, [r3, #1168]	; 0x490
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2212      	movs	r2, #18
 8005c3c:	f883 2491 	strb.w	r2, [r3, #1169]	; 0x491
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2216      	movs	r2, #22
 8005c44:	f883 2492 	strb.w	r2, [r3, #1170]	; 0x492
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	227d      	movs	r2, #125	; 0x7d
 8005c4c:	f883 2493 	strb.w	r2, [r3, #1171]	; 0x493
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2279      	movs	r2, #121	; 0x79
 8005c54:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2270      	movs	r2, #112	; 0x70
 8005c5c:	f883 2496 	strb.w	r2, [r3, #1174]	; 0x496
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2278      	movs	r2, #120	; 0x78
 8005c64:	f883 2497 	strb.w	r2, [r3, #1175]	; 0x497
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	222b      	movs	r2, #43	; 0x2b
 8005c6c:	f883 2498 	strb.w	r2, [r3, #1176]	; 0x498
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	222b      	movs	r2, #43	; 0x2b
 8005c74:	f883 2499 	strb.w	r2, [r3, #1177]	; 0x499
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2278      	movs	r2, #120	; 0x78
 8005c7c:	f883 249a 	strb.w	r2, [r3, #1178]	; 0x49a
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2270      	movs	r2, #112	; 0x70
 8005c84:	f883 249b 	strb.w	r2, [r3, #1179]	; 0x49b
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2244      	movs	r2, #68	; 0x44
 8005c8c:	f883 249e 	strb.w	r2, [r3, #1182]	; 0x49e
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	227c      	movs	r2, #124	; 0x7c
 8005c94:	f883 249f 	strb.w	r2, [r3, #1183]	; 0x49f
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	227c      	movs	r2, #124	; 0x7c
 8005c9c:	f883 24a0 	strb.w	r2, [r3, #1184]	; 0x4a0
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2255      	movs	r2, #85	; 0x55
 8005ca4:	f883 24a1 	strb.w	r2, [r3, #1185]	; 0x4a1
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2255      	movs	r2, #85	; 0x55
 8005cac:	f883 24a2 	strb.w	r2, [r3, #1186]	; 0x4a2
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2245      	movs	r2, #69	; 0x45
 8005cb4:	f883 24a3 	strb.w	r2, [r3, #1187]	; 0x4a3
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2220      	movs	r2, #32
 8005cbc:	f883 24a6 	strb.w	r2, [r3, #1190]	; 0x4a6
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2274      	movs	r2, #116	; 0x74
 8005cc4:	f883 24a7 	strb.w	r2, [r3, #1191]	; 0x4a7
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2254      	movs	r2, #84	; 0x54
 8005ccc:	f883 24a8 	strb.w	r2, [r3, #1192]	; 0x4a8
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2254      	movs	r2, #84	; 0x54
 8005cd4:	f883 24a9 	strb.w	r2, [r3, #1193]	; 0x4a9
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	227c      	movs	r2, #124	; 0x7c
 8005cdc:	f883 24aa 	strb.w	r2, [r3, #1194]	; 0x4aa
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	227c      	movs	r2, #124	; 0x7c
 8005ce4:	f883 24ab 	strb.w	r2, [r3, #1195]	; 0x4ab
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2254      	movs	r2, #84	; 0x54
 8005cec:	f883 24ac 	strb.w	r2, [r3, #1196]	; 0x4ac
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2254      	movs	r2, #84	; 0x54
 8005cf4:	f883 24ad 	strb.w	r2, [r3, #1197]	; 0x4ad
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	227c      	movs	r2, #124	; 0x7c
 8005cfc:	f883 24ae 	strb.w	r2, [r3, #1198]	; 0x4ae
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	227e      	movs	r2, #126	; 0x7e
 8005d04:	f883 24af 	strb.w	r2, [r3, #1199]	; 0x4af
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	220b      	movs	r2, #11
 8005d0c:	f883 24b0 	strb.w	r2, [r3, #1200]	; 0x4b0
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2209      	movs	r2, #9
 8005d14:	f883 24b1 	strb.w	r2, [r3, #1201]	; 0x4b1
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	227f      	movs	r2, #127	; 0x7f
 8005d1c:	f883 24b2 	strb.w	r2, [r3, #1202]	; 0x4b2
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	227f      	movs	r2, #127	; 0x7f
 8005d24:	f883 24b3 	strb.w	r2, [r3, #1203]	; 0x4b3
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2249      	movs	r2, #73	; 0x49
 8005d2c:	f883 24b4 	strb.w	r2, [r3, #1204]	; 0x4b4
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2232      	movs	r2, #50	; 0x32
 8005d34:	f883 24b6 	strb.w	r2, [r3, #1206]	; 0x4b6
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	227b      	movs	r2, #123	; 0x7b
 8005d3c:	f883 24b7 	strb.w	r2, [r3, #1207]	; 0x4b7
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2249      	movs	r2, #73	; 0x49
 8005d44:	f883 24b8 	strb.w	r2, [r3, #1208]	; 0x4b8
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2249      	movs	r2, #73	; 0x49
 8005d4c:	f883 24b9 	strb.w	r2, [r3, #1209]	; 0x4b9
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	227b      	movs	r2, #123	; 0x7b
 8005d54:	f883 24ba 	strb.w	r2, [r3, #1210]	; 0x4ba
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2232      	movs	r2, #50	; 0x32
 8005d5c:	f883 24bb 	strb.w	r2, [r3, #1211]	; 0x4bb
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2232      	movs	r2, #50	; 0x32
 8005d64:	f883 24be 	strb.w	r2, [r3, #1214]	; 0x4be
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	227a      	movs	r2, #122	; 0x7a
 8005d6c:	f883 24bf 	strb.w	r2, [r3, #1215]	; 0x4bf
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2248      	movs	r2, #72	; 0x48
 8005d74:	f883 24c0 	strb.w	r2, [r3, #1216]	; 0x4c0
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2248      	movs	r2, #72	; 0x48
 8005d7c:	f883 24c1 	strb.w	r2, [r3, #1217]	; 0x4c1
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	227a      	movs	r2, #122	; 0x7a
 8005d84:	f883 24c2 	strb.w	r2, [r3, #1218]	; 0x4c2
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2232      	movs	r2, #50	; 0x32
 8005d8c:	f883 24c3 	strb.w	r2, [r3, #1219]	; 0x4c3
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2232      	movs	r2, #50	; 0x32
 8005d94:	f883 24c6 	strb.w	r2, [r3, #1222]	; 0x4c6
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	227a      	movs	r2, #122	; 0x7a
 8005d9c:	f883 24c7 	strb.w	r2, [r3, #1223]	; 0x4c7
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	224a      	movs	r2, #74	; 0x4a
 8005da4:	f883 24c8 	strb.w	r2, [r3, #1224]	; 0x4c8
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2248      	movs	r2, #72	; 0x48
 8005dac:	f883 24c9 	strb.w	r2, [r3, #1225]	; 0x4c9
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2278      	movs	r2, #120	; 0x78
 8005db4:	f883 24ca 	strb.w	r2, [r3, #1226]	; 0x4ca
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2230      	movs	r2, #48	; 0x30
 8005dbc:	f883 24cb 	strb.w	r2, [r3, #1227]	; 0x4cb
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	223a      	movs	r2, #58	; 0x3a
 8005dc4:	f883 24ce 	strb.w	r2, [r3, #1230]	; 0x4ce
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	227b      	movs	r2, #123	; 0x7b
 8005dcc:	f883 24cf 	strb.w	r2, [r3, #1231]	; 0x4cf
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2241      	movs	r2, #65	; 0x41
 8005dd4:	f883 24d0 	strb.w	r2, [r3, #1232]	; 0x4d0
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2241      	movs	r2, #65	; 0x41
 8005ddc:	f883 24d1 	strb.w	r2, [r3, #1233]	; 0x4d1
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	227b      	movs	r2, #123	; 0x7b
 8005de4:	f883 24d2 	strb.w	r2, [r3, #1234]	; 0x4d2
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	227a      	movs	r2, #122	; 0x7a
 8005dec:	f883 24d3 	strb.w	r2, [r3, #1235]	; 0x4d3
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2240      	movs	r2, #64	; 0x40
 8005df4:	f883 24d4 	strb.w	r2, [r3, #1236]	; 0x4d4
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	223a      	movs	r2, #58	; 0x3a
 8005dfc:	f883 24d6 	strb.w	r2, [r3, #1238]	; 0x4d6
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	227a      	movs	r2, #122	; 0x7a
 8005e04:	f883 24d7 	strb.w	r2, [r3, #1239]	; 0x4d7
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2242      	movs	r2, #66	; 0x42
 8005e0c:	f883 24d8 	strb.w	r2, [r3, #1240]	; 0x4d8
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2240      	movs	r2, #64	; 0x40
 8005e14:	f883 24d9 	strb.w	r2, [r3, #1241]	; 0x4d9
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2278      	movs	r2, #120	; 0x78
 8005e1c:	f883 24da 	strb.w	r2, [r3, #1242]	; 0x4da
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2278      	movs	r2, #120	; 0x78
 8005e24:	f883 24db 	strb.w	r2, [r3, #1243]	; 0x4db
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2240      	movs	r2, #64	; 0x40
 8005e2c:	f883 24dc 	strb.w	r2, [r3, #1244]	; 0x4dc
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	229a      	movs	r2, #154	; 0x9a
 8005e34:	f883 24de 	strb.w	r2, [r3, #1246]	; 0x4de
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	22ba      	movs	r2, #186	; 0xba
 8005e3c:	f883 24df 	strb.w	r2, [r3, #1247]	; 0x4df
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	22a0      	movs	r2, #160	; 0xa0
 8005e44:	f883 24e0 	strb.w	r2, [r3, #1248]	; 0x4e0
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	22a0      	movs	r2, #160	; 0xa0
 8005e4c:	f883 24e1 	strb.w	r2, [r3, #1249]	; 0x4e1
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	22fa      	movs	r2, #250	; 0xfa
 8005e54:	f883 24e2 	strb.w	r2, [r3, #1250]	; 0x4e2
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	227a      	movs	r2, #122	; 0x7a
 8005e5c:	f883 24e3 	strb.w	r2, [r3, #1251]	; 0x4e3
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2201      	movs	r2, #1
 8005e64:	f883 24e6 	strb.w	r2, [r3, #1254]	; 0x4e6
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2219      	movs	r2, #25
 8005e6c:	f883 24e7 	strb.w	r2, [r3, #1255]	; 0x4e7
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	223c      	movs	r2, #60	; 0x3c
 8005e74:	f883 24e8 	strb.w	r2, [r3, #1256]	; 0x4e8
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2266      	movs	r2, #102	; 0x66
 8005e7c:	f883 24e9 	strb.w	r2, [r3, #1257]	; 0x4e9
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2266      	movs	r2, #102	; 0x66
 8005e84:	f883 24ea 	strb.w	r2, [r3, #1258]	; 0x4ea
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	223c      	movs	r2, #60	; 0x3c
 8005e8c:	f883 24eb 	strb.w	r2, [r3, #1259]	; 0x4eb
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2219      	movs	r2, #25
 8005e94:	f883 24ec 	strb.w	r2, [r3, #1260]	; 0x4ec
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2201      	movs	r2, #1
 8005e9c:	f883 24ed 	strb.w	r2, [r3, #1261]	; 0x4ed
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	223d      	movs	r2, #61	; 0x3d
 8005ea4:	f883 24ee 	strb.w	r2, [r3, #1262]	; 0x4ee
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	227d      	movs	r2, #125	; 0x7d
 8005eac:	f883 24ef 	strb.w	r2, [r3, #1263]	; 0x4ef
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2240      	movs	r2, #64	; 0x40
 8005eb4:	f883 24f0 	strb.w	r2, [r3, #1264]	; 0x4f0
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2240      	movs	r2, #64	; 0x40
 8005ebc:	f883 24f1 	strb.w	r2, [r3, #1265]	; 0x4f1
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	227d      	movs	r2, #125	; 0x7d
 8005ec4:	f883 24f2 	strb.w	r2, [r3, #1266]	; 0x4f2
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	223d      	movs	r2, #61	; 0x3d
 8005ecc:	f883 24f3 	strb.w	r2, [r3, #1267]	; 0x4f3
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2218      	movs	r2, #24
 8005ed4:	f883 24f6 	strb.w	r2, [r3, #1270]	; 0x4f6
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	223c      	movs	r2, #60	; 0x3c
 8005edc:	f883 24f7 	strb.w	r2, [r3, #1271]	; 0x4f7
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2224      	movs	r2, #36	; 0x24
 8005ee4:	f883 24f8 	strb.w	r2, [r3, #1272]	; 0x4f8
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	22e7      	movs	r2, #231	; 0xe7
 8005eec:	f883 24f9 	strb.w	r2, [r3, #1273]	; 0x4f9
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	22e7      	movs	r2, #231	; 0xe7
 8005ef4:	f883 24fa 	strb.w	r2, [r3, #1274]	; 0x4fa
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2224      	movs	r2, #36	; 0x24
 8005efc:	f883 24fb 	strb.w	r2, [r3, #1275]	; 0x4fb
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2224      	movs	r2, #36	; 0x24
 8005f04:	f883 24fc 	strb.w	r2, [r3, #1276]	; 0x4fc
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2268      	movs	r2, #104	; 0x68
 8005f0c:	f883 24fe 	strb.w	r2, [r3, #1278]	; 0x4fe
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	227e      	movs	r2, #126	; 0x7e
 8005f14:	f883 24ff 	strb.w	r2, [r3, #1279]	; 0x4ff
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	227f      	movs	r2, #127	; 0x7f
 8005f1c:	f883 2500 	strb.w	r2, [r3, #1280]	; 0x500
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2249      	movs	r2, #73	; 0x49
 8005f24:	f883 2501 	strb.w	r2, [r3, #1281]	; 0x501
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2243      	movs	r2, #67	; 0x43
 8005f2c:	f883 2502 	strb.w	r2, [r3, #1282]	; 0x502
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2266      	movs	r2, #102	; 0x66
 8005f34:	f883 2503 	strb.w	r2, [r3, #1283]	; 0x503
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2220      	movs	r2, #32
 8005f3c:	f883 2504 	strb.w	r2, [r3, #1284]	; 0x504
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	222b      	movs	r2, #43	; 0x2b
 8005f44:	f883 2506 	strb.w	r2, [r3, #1286]	; 0x506
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	222f      	movs	r2, #47	; 0x2f
 8005f4c:	f883 2507 	strb.w	r2, [r3, #1287]	; 0x507
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	22fc      	movs	r2, #252	; 0xfc
 8005f54:	f883 2508 	strb.w	r2, [r3, #1288]	; 0x508
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	22fc      	movs	r2, #252	; 0xfc
 8005f5c:	f883 2509 	strb.w	r2, [r3, #1289]	; 0x509
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	222f      	movs	r2, #47	; 0x2f
 8005f64:	f883 250a 	strb.w	r2, [r3, #1290]	; 0x50a
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	222b      	movs	r2, #43	; 0x2b
 8005f6c:	f883 250b 	strb.w	r2, [r3, #1291]	; 0x50b
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	22ff      	movs	r2, #255	; 0xff
 8005f74:	f883 250e 	strb.w	r2, [r3, #1294]	; 0x50e
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	22ff      	movs	r2, #255	; 0xff
 8005f7c:	f883 250f 	strb.w	r2, [r3, #1295]	; 0x50f
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2209      	movs	r2, #9
 8005f84:	f883 2510 	strb.w	r2, [r3, #1296]	; 0x510
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2209      	movs	r2, #9
 8005f8c:	f883 2511 	strb.w	r2, [r3, #1297]	; 0x511
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	222f      	movs	r2, #47	; 0x2f
 8005f94:	f883 2512 	strb.w	r2, [r3, #1298]	; 0x512
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	22f6      	movs	r2, #246	; 0xf6
 8005f9c:	f883 2513 	strb.w	r2, [r3, #1299]	; 0x513
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	22f8      	movs	r2, #248	; 0xf8
 8005fa4:	f883 2514 	strb.w	r2, [r3, #1300]	; 0x514
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	22a0      	movs	r2, #160	; 0xa0
 8005fac:	f883 2515 	strb.w	r2, [r3, #1301]	; 0x515
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2240      	movs	r2, #64	; 0x40
 8005fb4:	f883 2516 	strb.w	r2, [r3, #1302]	; 0x516
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	22c0      	movs	r2, #192	; 0xc0
 8005fbc:	f883 2517 	strb.w	r2, [r3, #1303]	; 0x517
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2288      	movs	r2, #136	; 0x88
 8005fc4:	f883 2518 	strb.w	r2, [r3, #1304]	; 0x518
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	22fe      	movs	r2, #254	; 0xfe
 8005fcc:	f883 2519 	strb.w	r2, [r3, #1305]	; 0x519
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	227f      	movs	r2, #127	; 0x7f
 8005fd4:	f883 251a 	strb.w	r2, [r3, #1306]	; 0x51a
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2209      	movs	r2, #9
 8005fdc:	f883 251b 	strb.w	r2, [r3, #1307]	; 0x51b
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2203      	movs	r2, #3
 8005fe4:	f883 251c 	strb.w	r2, [r3, #1308]	; 0x51c
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2202      	movs	r2, #2
 8005fec:	f883 251d 	strb.w	r2, [r3, #1309]	; 0x51d
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2220      	movs	r2, #32
 8005ff4:	f883 251e 	strb.w	r2, [r3, #1310]	; 0x51e
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2274      	movs	r2, #116	; 0x74
 8005ffc:	f883 251f 	strb.w	r2, [r3, #1311]	; 0x51f
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2254      	movs	r2, #84	; 0x54
 8006004:	f883 2520 	strb.w	r2, [r3, #1312]	; 0x520
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2255      	movs	r2, #85	; 0x55
 800600c:	f883 2521 	strb.w	r2, [r3, #1313]	; 0x521
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	227d      	movs	r2, #125	; 0x7d
 8006014:	f883 2522 	strb.w	r2, [r3, #1314]	; 0x522
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2279      	movs	r2, #121	; 0x79
 800601c:	f883 2523 	strb.w	r2, [r3, #1315]	; 0x523
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2240      	movs	r2, #64	; 0x40
 8006024:	f883 2524 	strb.w	r2, [r3, #1316]	; 0x524
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2244      	movs	r2, #68	; 0x44
 800602c:	f883 2527 	strb.w	r2, [r3, #1319]	; 0x527
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	227d      	movs	r2, #125	; 0x7d
 8006034:	f883 2528 	strb.w	r2, [r3, #1320]	; 0x528
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	227d      	movs	r2, #125	; 0x7d
 800603c:	f883 2529 	strb.w	r2, [r3, #1321]	; 0x529
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2241      	movs	r2, #65	; 0x41
 8006044:	f883 252a 	strb.w	r2, [r3, #1322]	; 0x52a
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2230      	movs	r2, #48	; 0x30
 800604c:	f883 252e 	strb.w	r2, [r3, #1326]	; 0x52e
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2278      	movs	r2, #120	; 0x78
 8006054:	f883 252f 	strb.w	r2, [r3, #1327]	; 0x52f
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2248      	movs	r2, #72	; 0x48
 800605c:	f883 2530 	strb.w	r2, [r3, #1328]	; 0x530
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	224a      	movs	r2, #74	; 0x4a
 8006064:	f883 2531 	strb.w	r2, [r3, #1329]	; 0x531
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	227a      	movs	r2, #122	; 0x7a
 800606c:	f883 2532 	strb.w	r2, [r3, #1330]	; 0x532
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2232      	movs	r2, #50	; 0x32
 8006074:	f883 2533 	strb.w	r2, [r3, #1331]	; 0x533
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2238      	movs	r2, #56	; 0x38
 800607c:	f883 2536 	strb.w	r2, [r3, #1334]	; 0x536
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2278      	movs	r2, #120	; 0x78
 8006084:	f883 2537 	strb.w	r2, [r3, #1335]	; 0x537
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2240      	movs	r2, #64	; 0x40
 800608c:	f883 2538 	strb.w	r2, [r3, #1336]	; 0x538
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2242      	movs	r2, #66	; 0x42
 8006094:	f883 2539 	strb.w	r2, [r3, #1337]	; 0x539
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	227a      	movs	r2, #122	; 0x7a
 800609c:	f883 253a 	strb.w	r2, [r3, #1338]	; 0x53a
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	227a      	movs	r2, #122	; 0x7a
 80060a4:	f883 253b 	strb.w	r2, [r3, #1339]	; 0x53b
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2240      	movs	r2, #64	; 0x40
 80060ac:	f883 253c 	strb.w	r2, [r3, #1340]	; 0x53c
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	227a      	movs	r2, #122	; 0x7a
 80060b4:	f883 253e 	strb.w	r2, [r3, #1342]	; 0x53e
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	227a      	movs	r2, #122	; 0x7a
 80060bc:	f883 253f 	strb.w	r2, [r3, #1343]	; 0x53f
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	220a      	movs	r2, #10
 80060c4:	f883 2540 	strb.w	r2, [r3, #1344]	; 0x540
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	220a      	movs	r2, #10
 80060cc:	f883 2541 	strb.w	r2, [r3, #1345]	; 0x541
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	227a      	movs	r2, #122	; 0x7a
 80060d4:	f883 2542 	strb.w	r2, [r3, #1346]	; 0x542
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2270      	movs	r2, #112	; 0x70
 80060dc:	f883 2543 	strb.w	r2, [r3, #1347]	; 0x543
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	227d      	movs	r2, #125	; 0x7d
 80060e4:	f883 2546 	strb.w	r2, [r3, #1350]	; 0x546
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	227d      	movs	r2, #125	; 0x7d
 80060ec:	f883 2547 	strb.w	r2, [r3, #1351]	; 0x547
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2219      	movs	r2, #25
 80060f4:	f883 2548 	strb.w	r2, [r3, #1352]	; 0x548
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2231      	movs	r2, #49	; 0x31
 80060fc:	f883 2549 	strb.w	r2, [r3, #1353]	; 0x549
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	227d      	movs	r2, #125	; 0x7d
 8006104:	f883 254a 	strb.w	r2, [r3, #1354]	; 0x54a
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	227d      	movs	r2, #125	; 0x7d
 800610c:	f883 254b 	strb.w	r2, [r3, #1355]	; 0x54b
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2226      	movs	r2, #38	; 0x26
 8006114:	f883 254f 	strb.w	r2, [r3, #1359]	; 0x54f
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	222f      	movs	r2, #47	; 0x2f
 800611c:	f883 2550 	strb.w	r2, [r3, #1360]	; 0x550
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2229      	movs	r2, #41	; 0x29
 8006124:	f883 2551 	strb.w	r2, [r3, #1361]	; 0x551
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	222f      	movs	r2, #47	; 0x2f
 800612c:	f883 2552 	strb.w	r2, [r3, #1362]	; 0x552
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	222f      	movs	r2, #47	; 0x2f
 8006134:	f883 2553 	strb.w	r2, [r3, #1363]	; 0x553
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2228      	movs	r2, #40	; 0x28
 800613c:	f883 2554 	strb.w	r2, [r3, #1364]	; 0x554
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2226      	movs	r2, #38	; 0x26
 8006144:	f883 2557 	strb.w	r2, [r3, #1367]	; 0x557
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	222f      	movs	r2, #47	; 0x2f
 800614c:	f883 2558 	strb.w	r2, [r3, #1368]	; 0x558
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2229      	movs	r2, #41	; 0x29
 8006154:	f883 2559 	strb.w	r2, [r3, #1369]	; 0x559
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	222f      	movs	r2, #47	; 0x2f
 800615c:	f883 255a 	strb.w	r2, [r3, #1370]	; 0x55a
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2226      	movs	r2, #38	; 0x26
 8006164:	f883 255b 	strb.w	r2, [r3, #1371]	; 0x55b
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2230      	movs	r2, #48	; 0x30
 800616c:	f883 255e 	strb.w	r2, [r3, #1374]	; 0x55e
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2278      	movs	r2, #120	; 0x78
 8006174:	f883 255f 	strb.w	r2, [r3, #1375]	; 0x55f
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	224d      	movs	r2, #77	; 0x4d
 800617c:	f883 2560 	strb.w	r2, [r3, #1376]	; 0x560
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2245      	movs	r2, #69	; 0x45
 8006184:	f883 2561 	strb.w	r2, [r3, #1377]	; 0x561
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2260      	movs	r2, #96	; 0x60
 800618c:	f883 2562 	strb.w	r2, [r3, #1378]	; 0x562
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2220      	movs	r2, #32
 8006194:	f883 2563 	strb.w	r2, [r3, #1379]	; 0x563
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2238      	movs	r2, #56	; 0x38
 800619c:	f883 2566 	strb.w	r2, [r3, #1382]	; 0x566
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2238      	movs	r2, #56	; 0x38
 80061a4:	f883 2567 	strb.w	r2, [r3, #1383]	; 0x567
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2208      	movs	r2, #8
 80061ac:	f883 2568 	strb.w	r2, [r3, #1384]	; 0x568
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2208      	movs	r2, #8
 80061b4:	f883 2569 	strb.w	r2, [r3, #1385]	; 0x569
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2208      	movs	r2, #8
 80061bc:	f883 256a 	strb.w	r2, [r3, #1386]	; 0x56a
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2208      	movs	r2, #8
 80061c4:	f883 256b 	strb.w	r2, [r3, #1387]	; 0x56b
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2208      	movs	r2, #8
 80061cc:	f883 256e 	strb.w	r2, [r3, #1390]	; 0x56e
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2208      	movs	r2, #8
 80061d4:	f883 256f 	strb.w	r2, [r3, #1391]	; 0x56f
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2208      	movs	r2, #8
 80061dc:	f883 2570 	strb.w	r2, [r3, #1392]	; 0x570
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2208      	movs	r2, #8
 80061e4:	f883 2571 	strb.w	r2, [r3, #1393]	; 0x571
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2238      	movs	r2, #56	; 0x38
 80061ec:	f883 2572 	strb.w	r2, [r3, #1394]	; 0x572
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2238      	movs	r2, #56	; 0x38
 80061f4:	f883 2573 	strb.w	r2, [r3, #1395]	; 0x573
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	224f      	movs	r2, #79	; 0x4f
 80061fc:	f883 2576 	strb.w	r2, [r3, #1398]	; 0x576
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	226f      	movs	r2, #111	; 0x6f
 8006204:	f883 2577 	strb.w	r2, [r3, #1399]	; 0x577
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2230      	movs	r2, #48	; 0x30
 800620c:	f883 2578 	strb.w	r2, [r3, #1400]	; 0x578
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2218      	movs	r2, #24
 8006214:	f883 2579 	strb.w	r2, [r3, #1401]	; 0x579
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	22cc      	movs	r2, #204	; 0xcc
 800621c:	f883 257a 	strb.w	r2, [r3, #1402]	; 0x57a
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	22ee      	movs	r2, #238	; 0xee
 8006224:	f883 257b 	strb.w	r2, [r3, #1403]	; 0x57b
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	22bb      	movs	r2, #187	; 0xbb
 800622c:	f883 257c 	strb.w	r2, [r3, #1404]	; 0x57c
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2291      	movs	r2, #145	; 0x91
 8006234:	f883 257d 	strb.w	r2, [r3, #1405]	; 0x57d
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	224f      	movs	r2, #79	; 0x4f
 800623c:	f883 257e 	strb.w	r2, [r3, #1406]	; 0x57e
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	226f      	movs	r2, #111	; 0x6f
 8006244:	f883 257f 	strb.w	r2, [r3, #1407]	; 0x57f
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2230      	movs	r2, #48	; 0x30
 800624c:	f883 2580 	strb.w	r2, [r3, #1408]	; 0x580
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2218      	movs	r2, #24
 8006254:	f883 2581 	strb.w	r2, [r3, #1409]	; 0x581
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	226c      	movs	r2, #108	; 0x6c
 800625c:	f883 2582 	strb.w	r2, [r3, #1410]	; 0x582
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2276      	movs	r2, #118	; 0x76
 8006264:	f883 2583 	strb.w	r2, [r3, #1411]	; 0x583
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	22fb      	movs	r2, #251	; 0xfb
 800626c:	f883 2584 	strb.w	r2, [r3, #1412]	; 0x584
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	22f9      	movs	r2, #249	; 0xf9
 8006274:	f883 2585 	strb.w	r2, [r3, #1413]	; 0x585
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	227b      	movs	r2, #123	; 0x7b
 800627c:	f883 2589 	strb.w	r2, [r3, #1417]	; 0x589
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	227b      	movs	r2, #123	; 0x7b
 8006284:	f883 258a 	strb.w	r2, [r3, #1418]	; 0x58a
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2208      	movs	r2, #8
 800628c:	f883 258e 	strb.w	r2, [r3, #1422]	; 0x58e
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	221c      	movs	r2, #28
 8006294:	f883 258f 	strb.w	r2, [r3, #1423]	; 0x58f
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2236      	movs	r2, #54	; 0x36
 800629c:	f883 2590 	strb.w	r2, [r3, #1424]	; 0x590
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2222      	movs	r2, #34	; 0x22
 80062a4:	f883 2591 	strb.w	r2, [r3, #1425]	; 0x591
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2208      	movs	r2, #8
 80062ac:	f883 2592 	strb.w	r2, [r3, #1426]	; 0x592
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	221c      	movs	r2, #28
 80062b4:	f883 2593 	strb.w	r2, [r3, #1427]	; 0x593
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2236      	movs	r2, #54	; 0x36
 80062bc:	f883 2594 	strb.w	r2, [r3, #1428]	; 0x594
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2222      	movs	r2, #34	; 0x22
 80062c4:	f883 2595 	strb.w	r2, [r3, #1429]	; 0x595
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2222      	movs	r2, #34	; 0x22
 80062cc:	f883 2596 	strb.w	r2, [r3, #1430]	; 0x596
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2236      	movs	r2, #54	; 0x36
 80062d4:	f883 2597 	strb.w	r2, [r3, #1431]	; 0x597
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	221c      	movs	r2, #28
 80062dc:	f883 2598 	strb.w	r2, [r3, #1432]	; 0x598
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2208      	movs	r2, #8
 80062e4:	f883 2599 	strb.w	r2, [r3, #1433]	; 0x599
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2222      	movs	r2, #34	; 0x22
 80062ec:	f883 259a 	strb.w	r2, [r3, #1434]	; 0x59a
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2236      	movs	r2, #54	; 0x36
 80062f4:	f883 259b 	strb.w	r2, [r3, #1435]	; 0x59b
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	221c      	movs	r2, #28
 80062fc:	f883 259c 	strb.w	r2, [r3, #1436]	; 0x59c
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2208      	movs	r2, #8
 8006304:	f883 259d 	strb.w	r2, [r3, #1437]	; 0x59d
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	22aa      	movs	r2, #170	; 0xaa
 800630c:	f883 259e 	strb.w	r2, [r3, #1438]	; 0x59e
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2255      	movs	r2, #85	; 0x55
 8006314:	f883 25a0 	strb.w	r2, [r3, #1440]	; 0x5a0
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	22aa      	movs	r2, #170	; 0xaa
 800631c:	f883 25a2 	strb.w	r2, [r3, #1442]	; 0x5a2
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2255      	movs	r2, #85	; 0x55
 8006324:	f883 25a4 	strb.w	r2, [r3, #1444]	; 0x5a4
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	22aa      	movs	r2, #170	; 0xaa
 800632c:	f883 25a6 	strb.w	r2, [r3, #1446]	; 0x5a6
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2255      	movs	r2, #85	; 0x55
 8006334:	f883 25a7 	strb.w	r2, [r3, #1447]	; 0x5a7
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	22aa      	movs	r2, #170	; 0xaa
 800633c:	f883 25a8 	strb.w	r2, [r3, #1448]	; 0x5a8
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2255      	movs	r2, #85	; 0x55
 8006344:	f883 25a9 	strb.w	r2, [r3, #1449]	; 0x5a9
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	22aa      	movs	r2, #170	; 0xaa
 800634c:	f883 25aa 	strb.w	r2, [r3, #1450]	; 0x5aa
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2255      	movs	r2, #85	; 0x55
 8006354:	f883 25ab 	strb.w	r2, [r3, #1451]	; 0x5ab
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	22aa      	movs	r2, #170	; 0xaa
 800635c:	f883 25ac 	strb.w	r2, [r3, #1452]	; 0x5ac
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2255      	movs	r2, #85	; 0x55
 8006364:	f883 25ad 	strb.w	r2, [r3, #1453]	; 0x5ad
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	22dd      	movs	r2, #221	; 0xdd
 800636c:	f883 25ae 	strb.w	r2, [r3, #1454]	; 0x5ae
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	22ff      	movs	r2, #255	; 0xff
 8006374:	f883 25af 	strb.w	r2, [r3, #1455]	; 0x5af
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	22aa      	movs	r2, #170	; 0xaa
 800637c:	f883 25b0 	strb.w	r2, [r3, #1456]	; 0x5b0
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2277      	movs	r2, #119	; 0x77
 8006384:	f883 25b1 	strb.w	r2, [r3, #1457]	; 0x5b1
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	22dd      	movs	r2, #221	; 0xdd
 800638c:	f883 25b2 	strb.w	r2, [r3, #1458]	; 0x5b2
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	22aa      	movs	r2, #170	; 0xaa
 8006394:	f883 25b3 	strb.w	r2, [r3, #1459]	; 0x5b3
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	22ff      	movs	r2, #255	; 0xff
 800639c:	f883 25b4 	strb.w	r2, [r3, #1460]	; 0x5b4
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2277      	movs	r2, #119	; 0x77
 80063a4:	f883 25b5 	strb.w	r2, [r3, #1461]	; 0x5b5
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	22ff      	movs	r2, #255	; 0xff
 80063ac:	f883 25b9 	strb.w	r2, [r3, #1465]	; 0x5b9
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	22ff      	movs	r2, #255	; 0xff
 80063b4:	f883 25ba 	strb.w	r2, [r3, #1466]	; 0x5ba
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2210      	movs	r2, #16
 80063bc:	f883 25be 	strb.w	r2, [r3, #1470]	; 0x5be
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2210      	movs	r2, #16
 80063c4:	f883 25bf 	strb.w	r2, [r3, #1471]	; 0x5bf
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2210      	movs	r2, #16
 80063cc:	f883 25c0 	strb.w	r2, [r3, #1472]	; 0x5c0
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	22ff      	movs	r2, #255	; 0xff
 80063d4:	f883 25c1 	strb.w	r2, [r3, #1473]	; 0x5c1
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	22ff      	movs	r2, #255	; 0xff
 80063dc:	f883 25c2 	strb.w	r2, [r3, #1474]	; 0x5c2
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2214      	movs	r2, #20
 80063e4:	f883 25c6 	strb.w	r2, [r3, #1478]	; 0x5c6
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2214      	movs	r2, #20
 80063ec:	f883 25c7 	strb.w	r2, [r3, #1479]	; 0x5c7
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2214      	movs	r2, #20
 80063f4:	f883 25c8 	strb.w	r2, [r3, #1480]	; 0x5c8
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	22ff      	movs	r2, #255	; 0xff
 80063fc:	f883 25c9 	strb.w	r2, [r3, #1481]	; 0x5c9
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	22ff      	movs	r2, #255	; 0xff
 8006404:	f883 25ca 	strb.w	r2, [r3, #1482]	; 0x5ca
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2210      	movs	r2, #16
 800640c:	f883 25ce 	strb.w	r2, [r3, #1486]	; 0x5ce
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2210      	movs	r2, #16
 8006414:	f883 25cf 	strb.w	r2, [r3, #1487]	; 0x5cf
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	22ff      	movs	r2, #255	; 0xff
 800641c:	f883 25d0 	strb.w	r2, [r3, #1488]	; 0x5d0
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	22ff      	movs	r2, #255	; 0xff
 8006424:	f883 25d1 	strb.w	r2, [r3, #1489]	; 0x5d1
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	22ff      	movs	r2, #255	; 0xff
 800642c:	f883 25d3 	strb.w	r2, [r3, #1491]	; 0x5d3
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	22ff      	movs	r2, #255	; 0xff
 8006434:	f883 25d4 	strb.w	r2, [r3, #1492]	; 0x5d4
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2210      	movs	r2, #16
 800643c:	f883 25d6 	strb.w	r2, [r3, #1494]	; 0x5d6
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2210      	movs	r2, #16
 8006444:	f883 25d7 	strb.w	r2, [r3, #1495]	; 0x5d7
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	22f0      	movs	r2, #240	; 0xf0
 800644c:	f883 25d8 	strb.w	r2, [r3, #1496]	; 0x5d8
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	22f0      	movs	r2, #240	; 0xf0
 8006454:	f883 25d9 	strb.w	r2, [r3, #1497]	; 0x5d9
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2210      	movs	r2, #16
 800645c:	f883 25da 	strb.w	r2, [r3, #1498]	; 0x5da
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	22f0      	movs	r2, #240	; 0xf0
 8006464:	f883 25db 	strb.w	r2, [r3, #1499]	; 0x5db
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	22f0      	movs	r2, #240	; 0xf0
 800646c:	f883 25dc 	strb.w	r2, [r3, #1500]	; 0x5dc
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2214      	movs	r2, #20
 8006474:	f883 25de 	strb.w	r2, [r3, #1502]	; 0x5de
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2214      	movs	r2, #20
 800647c:	f883 25df 	strb.w	r2, [r3, #1503]	; 0x5df
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2214      	movs	r2, #20
 8006484:	f883 25e0 	strb.w	r2, [r3, #1504]	; 0x5e0
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	22fc      	movs	r2, #252	; 0xfc
 800648c:	f883 25e1 	strb.w	r2, [r3, #1505]	; 0x5e1
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	22fc      	movs	r2, #252	; 0xfc
 8006494:	f883 25e2 	strb.w	r2, [r3, #1506]	; 0x5e2
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2214      	movs	r2, #20
 800649c:	f883 25e6 	strb.w	r2, [r3, #1510]	; 0x5e6
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2214      	movs	r2, #20
 80064a4:	f883 25e7 	strb.w	r2, [r3, #1511]	; 0x5e7
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	22f7      	movs	r2, #247	; 0xf7
 80064ac:	f883 25e8 	strb.w	r2, [r3, #1512]	; 0x5e8
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	22f7      	movs	r2, #247	; 0xf7
 80064b4:	f883 25e9 	strb.w	r2, [r3, #1513]	; 0x5e9
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	22ff      	movs	r2, #255	; 0xff
 80064bc:	f883 25eb 	strb.w	r2, [r3, #1515]	; 0x5eb
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	22ff      	movs	r2, #255	; 0xff
 80064c4:	f883 25ec 	strb.w	r2, [r3, #1516]	; 0x5ec
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	22ff      	movs	r2, #255	; 0xff
 80064cc:	f883 25f0 	strb.w	r2, [r3, #1520]	; 0x5f0
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	22ff      	movs	r2, #255	; 0xff
 80064d4:	f883 25f1 	strb.w	r2, [r3, #1521]	; 0x5f1
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	22ff      	movs	r2, #255	; 0xff
 80064dc:	f883 25f3 	strb.w	r2, [r3, #1523]	; 0x5f3
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	22ff      	movs	r2, #255	; 0xff
 80064e4:	f883 25f4 	strb.w	r2, [r3, #1524]	; 0x5f4
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2214      	movs	r2, #20
 80064ec:	f883 25f6 	strb.w	r2, [r3, #1526]	; 0x5f6
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2214      	movs	r2, #20
 80064f4:	f883 25f7 	strb.w	r2, [r3, #1527]	; 0x5f7
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	22f4      	movs	r2, #244	; 0xf4
 80064fc:	f883 25f8 	strb.w	r2, [r3, #1528]	; 0x5f8
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	22f4      	movs	r2, #244	; 0xf4
 8006504:	f883 25f9 	strb.w	r2, [r3, #1529]	; 0x5f9
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2204      	movs	r2, #4
 800650c:	f883 25fa 	strb.w	r2, [r3, #1530]	; 0x5fa
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	22fc      	movs	r2, #252	; 0xfc
 8006514:	f883 25fb 	strb.w	r2, [r3, #1531]	; 0x5fb
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	22fc      	movs	r2, #252	; 0xfc
 800651c:	f883 25fc 	strb.w	r2, [r3, #1532]	; 0x5fc
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2214      	movs	r2, #20
 8006524:	f883 25fe 	strb.w	r2, [r3, #1534]	; 0x5fe
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2214      	movs	r2, #20
 800652c:	f883 25ff 	strb.w	r2, [r3, #1535]	; 0x5ff
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2217      	movs	r2, #23
 8006534:	f883 2600 	strb.w	r2, [r3, #1536]	; 0x600
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2217      	movs	r2, #23
 800653c:	f883 2601 	strb.w	r2, [r3, #1537]	; 0x601
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2210      	movs	r2, #16
 8006544:	f883 2602 	strb.w	r2, [r3, #1538]	; 0x602
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	221f      	movs	r2, #31
 800654c:	f883 2603 	strb.w	r2, [r3, #1539]	; 0x603
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	221f      	movs	r2, #31
 8006554:	f883 2604 	strb.w	r2, [r3, #1540]	; 0x604
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2210      	movs	r2, #16
 800655c:	f883 2606 	strb.w	r2, [r3, #1542]	; 0x606
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2210      	movs	r2, #16
 8006564:	f883 2607 	strb.w	r2, [r3, #1543]	; 0x607
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	221f      	movs	r2, #31
 800656c:	f883 2608 	strb.w	r2, [r3, #1544]	; 0x608
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	221f      	movs	r2, #31
 8006574:	f883 2609 	strb.w	r2, [r3, #1545]	; 0x609
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2210      	movs	r2, #16
 800657c:	f883 260a 	strb.w	r2, [r3, #1546]	; 0x60a
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	221f      	movs	r2, #31
 8006584:	f883 260b 	strb.w	r2, [r3, #1547]	; 0x60b
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	221f      	movs	r2, #31
 800658c:	f883 260c 	strb.w	r2, [r3, #1548]	; 0x60c
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2214      	movs	r2, #20
 8006594:	f883 260e 	strb.w	r2, [r3, #1550]	; 0x60e
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2214      	movs	r2, #20
 800659c:	f883 260f 	strb.w	r2, [r3, #1551]	; 0x60f
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2214      	movs	r2, #20
 80065a4:	f883 2610 	strb.w	r2, [r3, #1552]	; 0x610
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	221f      	movs	r2, #31
 80065ac:	f883 2611 	strb.w	r2, [r3, #1553]	; 0x611
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	221f      	movs	r2, #31
 80065b4:	f883 2612 	strb.w	r2, [r3, #1554]	; 0x612
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2210      	movs	r2, #16
 80065bc:	f883 2616 	strb.w	r2, [r3, #1558]	; 0x616
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2210      	movs	r2, #16
 80065c4:	f883 2617 	strb.w	r2, [r3, #1559]	; 0x617
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2210      	movs	r2, #16
 80065cc:	f883 2618 	strb.w	r2, [r3, #1560]	; 0x618
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	22f0      	movs	r2, #240	; 0xf0
 80065d4:	f883 2619 	strb.w	r2, [r3, #1561]	; 0x619
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	22f0      	movs	r2, #240	; 0xf0
 80065dc:	f883 261a 	strb.w	r2, [r3, #1562]	; 0x61a
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	221f      	movs	r2, #31
 80065e4:	f883 2621 	strb.w	r2, [r3, #1569]	; 0x621
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	221f      	movs	r2, #31
 80065ec:	f883 2622 	strb.w	r2, [r3, #1570]	; 0x622
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2210      	movs	r2, #16
 80065f4:	f883 2623 	strb.w	r2, [r3, #1571]	; 0x623
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2210      	movs	r2, #16
 80065fc:	f883 2624 	strb.w	r2, [r3, #1572]	; 0x624
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2210      	movs	r2, #16
 8006604:	f883 2625 	strb.w	r2, [r3, #1573]	; 0x625
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2210      	movs	r2, #16
 800660c:	f883 2626 	strb.w	r2, [r3, #1574]	; 0x626
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2210      	movs	r2, #16
 8006614:	f883 2627 	strb.w	r2, [r3, #1575]	; 0x627
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2210      	movs	r2, #16
 800661c:	f883 2628 	strb.w	r2, [r3, #1576]	; 0x628
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	221f      	movs	r2, #31
 8006624:	f883 2629 	strb.w	r2, [r3, #1577]	; 0x629
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	221f      	movs	r2, #31
 800662c:	f883 262a 	strb.w	r2, [r3, #1578]	; 0x62a
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2210      	movs	r2, #16
 8006634:	f883 262b 	strb.w	r2, [r3, #1579]	; 0x62b
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2210      	movs	r2, #16
 800663c:	f883 262c 	strb.w	r2, [r3, #1580]	; 0x62c
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2210      	movs	r2, #16
 8006644:	f883 262d 	strb.w	r2, [r3, #1581]	; 0x62d
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2210      	movs	r2, #16
 800664c:	f883 262e 	strb.w	r2, [r3, #1582]	; 0x62e
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2210      	movs	r2, #16
 8006654:	f883 262f 	strb.w	r2, [r3, #1583]	; 0x62f
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2210      	movs	r2, #16
 800665c:	f883 2630 	strb.w	r2, [r3, #1584]	; 0x630
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	22f0      	movs	r2, #240	; 0xf0
 8006664:	f883 2631 	strb.w	r2, [r3, #1585]	; 0x631
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	22f0      	movs	r2, #240	; 0xf0
 800666c:	f883 2632 	strb.w	r2, [r3, #1586]	; 0x632
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2210      	movs	r2, #16
 8006674:	f883 2633 	strb.w	r2, [r3, #1587]	; 0x633
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2210      	movs	r2, #16
 800667c:	f883 2634 	strb.w	r2, [r3, #1588]	; 0x634
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2210      	movs	r2, #16
 8006684:	f883 2635 	strb.w	r2, [r3, #1589]	; 0x635
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	22ff      	movs	r2, #255	; 0xff
 800668c:	f883 2639 	strb.w	r2, [r3, #1593]	; 0x639
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	22ff      	movs	r2, #255	; 0xff
 8006694:	f883 263a 	strb.w	r2, [r3, #1594]	; 0x63a
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2210      	movs	r2, #16
 800669c:	f883 263b 	strb.w	r2, [r3, #1595]	; 0x63b
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2210      	movs	r2, #16
 80066a4:	f883 263c 	strb.w	r2, [r3, #1596]	; 0x63c
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2210      	movs	r2, #16
 80066ac:	f883 263d 	strb.w	r2, [r3, #1597]	; 0x63d
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2210      	movs	r2, #16
 80066b4:	f883 263e 	strb.w	r2, [r3, #1598]	; 0x63e
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2210      	movs	r2, #16
 80066bc:	f883 263f 	strb.w	r2, [r3, #1599]	; 0x63f
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2210      	movs	r2, #16
 80066c4:	f883 2640 	strb.w	r2, [r3, #1600]	; 0x640
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2210      	movs	r2, #16
 80066cc:	f883 2641 	strb.w	r2, [r3, #1601]	; 0x641
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2210      	movs	r2, #16
 80066d4:	f883 2642 	strb.w	r2, [r3, #1602]	; 0x642
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2210      	movs	r2, #16
 80066dc:	f883 2643 	strb.w	r2, [r3, #1603]	; 0x643
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2210      	movs	r2, #16
 80066e4:	f883 2644 	strb.w	r2, [r3, #1604]	; 0x644
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2210      	movs	r2, #16
 80066ec:	f883 2645 	strb.w	r2, [r3, #1605]	; 0x645
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2210      	movs	r2, #16
 80066f4:	f883 2646 	strb.w	r2, [r3, #1606]	; 0x646
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2210      	movs	r2, #16
 80066fc:	f883 2647 	strb.w	r2, [r3, #1607]	; 0x647
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2210      	movs	r2, #16
 8006704:	f883 2648 	strb.w	r2, [r3, #1608]	; 0x648
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	22ff      	movs	r2, #255	; 0xff
 800670c:	f883 2649 	strb.w	r2, [r3, #1609]	; 0x649
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	22ff      	movs	r2, #255	; 0xff
 8006714:	f883 264a 	strb.w	r2, [r3, #1610]	; 0x64a
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2210      	movs	r2, #16
 800671c:	f883 264b 	strb.w	r2, [r3, #1611]	; 0x64b
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2210      	movs	r2, #16
 8006724:	f883 264c 	strb.w	r2, [r3, #1612]	; 0x64c
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2210      	movs	r2, #16
 800672c:	f883 264d 	strb.w	r2, [r3, #1613]	; 0x64d
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	22ff      	movs	r2, #255	; 0xff
 8006734:	f883 2651 	strb.w	r2, [r3, #1617]	; 0x651
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	22ff      	movs	r2, #255	; 0xff
 800673c:	f883 2652 	strb.w	r2, [r3, #1618]	; 0x652
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2214      	movs	r2, #20
 8006744:	f883 2653 	strb.w	r2, [r3, #1619]	; 0x653
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2214      	movs	r2, #20
 800674c:	f883 2654 	strb.w	r2, [r3, #1620]	; 0x654
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2214      	movs	r2, #20
 8006754:	f883 2655 	strb.w	r2, [r3, #1621]	; 0x655
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	22ff      	movs	r2, #255	; 0xff
 800675c:	f883 2658 	strb.w	r2, [r3, #1624]	; 0x658
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	22ff      	movs	r2, #255	; 0xff
 8006764:	f883 2659 	strb.w	r2, [r3, #1625]	; 0x659
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	22ff      	movs	r2, #255	; 0xff
 800676c:	f883 265b 	strb.w	r2, [r3, #1627]	; 0x65b
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	22ff      	movs	r2, #255	; 0xff
 8006774:	f883 265c 	strb.w	r2, [r3, #1628]	; 0x65c
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2210      	movs	r2, #16
 800677c:	f883 265d 	strb.w	r2, [r3, #1629]	; 0x65d
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	221f      	movs	r2, #31
 8006784:	f883 2660 	strb.w	r2, [r3, #1632]	; 0x660
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	221f      	movs	r2, #31
 800678c:	f883 2661 	strb.w	r2, [r3, #1633]	; 0x661
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2210      	movs	r2, #16
 8006794:	f883 2662 	strb.w	r2, [r3, #1634]	; 0x662
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2217      	movs	r2, #23
 800679c:	f883 2663 	strb.w	r2, [r3, #1635]	; 0x663
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2217      	movs	r2, #23
 80067a4:	f883 2664 	strb.w	r2, [r3, #1636]	; 0x664
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2214      	movs	r2, #20
 80067ac:	f883 2665 	strb.w	r2, [r3, #1637]	; 0x665
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	22fc      	movs	r2, #252	; 0xfc
 80067b4:	f883 2668 	strb.w	r2, [r3, #1640]	; 0x668
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	22fc      	movs	r2, #252	; 0xfc
 80067bc:	f883 2669 	strb.w	r2, [r3, #1641]	; 0x669
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2204      	movs	r2, #4
 80067c4:	f883 266a 	strb.w	r2, [r3, #1642]	; 0x66a
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	22f4      	movs	r2, #244	; 0xf4
 80067cc:	f883 266b 	strb.w	r2, [r3, #1643]	; 0x66b
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	22f4      	movs	r2, #244	; 0xf4
 80067d4:	f883 266c 	strb.w	r2, [r3, #1644]	; 0x66c
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2214      	movs	r2, #20
 80067dc:	f883 266d 	strb.w	r2, [r3, #1645]	; 0x66d
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2214      	movs	r2, #20
 80067e4:	f883 266e 	strb.w	r2, [r3, #1646]	; 0x66e
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2214      	movs	r2, #20
 80067ec:	f883 266f 	strb.w	r2, [r3, #1647]	; 0x66f
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2217      	movs	r2, #23
 80067f4:	f883 2670 	strb.w	r2, [r3, #1648]	; 0x670
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2217      	movs	r2, #23
 80067fc:	f883 2671 	strb.w	r2, [r3, #1649]	; 0x671
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2210      	movs	r2, #16
 8006804:	f883 2672 	strb.w	r2, [r3, #1650]	; 0x672
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2217      	movs	r2, #23
 800680c:	f883 2673 	strb.w	r2, [r3, #1651]	; 0x673
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2217      	movs	r2, #23
 8006814:	f883 2674 	strb.w	r2, [r3, #1652]	; 0x674
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2214      	movs	r2, #20
 800681c:	f883 2675 	strb.w	r2, [r3, #1653]	; 0x675
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2214      	movs	r2, #20
 8006824:	f883 2676 	strb.w	r2, [r3, #1654]	; 0x676
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2214      	movs	r2, #20
 800682c:	f883 2677 	strb.w	r2, [r3, #1655]	; 0x677
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	22f4      	movs	r2, #244	; 0xf4
 8006834:	f883 2678 	strb.w	r2, [r3, #1656]	; 0x678
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	22f4      	movs	r2, #244	; 0xf4
 800683c:	f883 2679 	strb.w	r2, [r3, #1657]	; 0x679
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2204      	movs	r2, #4
 8006844:	f883 267a 	strb.w	r2, [r3, #1658]	; 0x67a
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	22f4      	movs	r2, #244	; 0xf4
 800684c:	f883 267b 	strb.w	r2, [r3, #1659]	; 0x67b
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	22f4      	movs	r2, #244	; 0xf4
 8006854:	f883 267c 	strb.w	r2, [r3, #1660]	; 0x67c
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2214      	movs	r2, #20
 800685c:	f883 267d 	strb.w	r2, [r3, #1661]	; 0x67d
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	22ff      	movs	r2, #255	; 0xff
 8006864:	f883 2680 	strb.w	r2, [r3, #1664]	; 0x680
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	22ff      	movs	r2, #255	; 0xff
 800686c:	f883 2681 	strb.w	r2, [r3, #1665]	; 0x681
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	22f7      	movs	r2, #247	; 0xf7
 8006874:	f883 2683 	strb.w	r2, [r3, #1667]	; 0x683
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	22f7      	movs	r2, #247	; 0xf7
 800687c:	f883 2684 	strb.w	r2, [r3, #1668]	; 0x684
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2214      	movs	r2, #20
 8006884:	f883 2685 	strb.w	r2, [r3, #1669]	; 0x685
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2214      	movs	r2, #20
 800688c:	f883 2686 	strb.w	r2, [r3, #1670]	; 0x686
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2214      	movs	r2, #20
 8006894:	f883 2687 	strb.w	r2, [r3, #1671]	; 0x687
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2214      	movs	r2, #20
 800689c:	f883 2688 	strb.w	r2, [r3, #1672]	; 0x688
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2214      	movs	r2, #20
 80068a4:	f883 2689 	strb.w	r2, [r3, #1673]	; 0x689
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2214      	movs	r2, #20
 80068ac:	f883 268a 	strb.w	r2, [r3, #1674]	; 0x68a
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2214      	movs	r2, #20
 80068b4:	f883 268b 	strb.w	r2, [r3, #1675]	; 0x68b
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2214      	movs	r2, #20
 80068bc:	f883 268c 	strb.w	r2, [r3, #1676]	; 0x68c
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2214      	movs	r2, #20
 80068c4:	f883 268d 	strb.w	r2, [r3, #1677]	; 0x68d
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2214      	movs	r2, #20
 80068cc:	f883 268e 	strb.w	r2, [r3, #1678]	; 0x68e
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2214      	movs	r2, #20
 80068d4:	f883 268f 	strb.w	r2, [r3, #1679]	; 0x68f
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	22f7      	movs	r2, #247	; 0xf7
 80068dc:	f883 2690 	strb.w	r2, [r3, #1680]	; 0x690
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	22f7      	movs	r2, #247	; 0xf7
 80068e4:	f883 2691 	strb.w	r2, [r3, #1681]	; 0x691
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	22f7      	movs	r2, #247	; 0xf7
 80068ec:	f883 2693 	strb.w	r2, [r3, #1683]	; 0x693
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	22f7      	movs	r2, #247	; 0xf7
 80068f4:	f883 2694 	strb.w	r2, [r3, #1684]	; 0x694
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2214      	movs	r2, #20
 80068fc:	f883 2695 	strb.w	r2, [r3, #1685]	; 0x695
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2214      	movs	r2, #20
 8006904:	f883 2696 	strb.w	r2, [r3, #1686]	; 0x696
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2214      	movs	r2, #20
 800690c:	f883 2697 	strb.w	r2, [r3, #1687]	; 0x697
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2214      	movs	r2, #20
 8006914:	f883 2698 	strb.w	r2, [r3, #1688]	; 0x698
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2217      	movs	r2, #23
 800691c:	f883 2699 	strb.w	r2, [r3, #1689]	; 0x699
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2217      	movs	r2, #23
 8006924:	f883 269a 	strb.w	r2, [r3, #1690]	; 0x69a
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2214      	movs	r2, #20
 800692c:	f883 269b 	strb.w	r2, [r3, #1691]	; 0x69b
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2214      	movs	r2, #20
 8006934:	f883 269c 	strb.w	r2, [r3, #1692]	; 0x69c
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2214      	movs	r2, #20
 800693c:	f883 269d 	strb.w	r2, [r3, #1693]	; 0x69d
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2210      	movs	r2, #16
 8006944:	f883 269e 	strb.w	r2, [r3, #1694]	; 0x69e
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2210      	movs	r2, #16
 800694c:	f883 269f 	strb.w	r2, [r3, #1695]	; 0x69f
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	221f      	movs	r2, #31
 8006954:	f883 26a0 	strb.w	r2, [r3, #1696]	; 0x6a0
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	221f      	movs	r2, #31
 800695c:	f883 26a1 	strb.w	r2, [r3, #1697]	; 0x6a1
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2210      	movs	r2, #16
 8006964:	f883 26a2 	strb.w	r2, [r3, #1698]	; 0x6a2
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	221f      	movs	r2, #31
 800696c:	f883 26a3 	strb.w	r2, [r3, #1699]	; 0x6a3
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	221f      	movs	r2, #31
 8006974:	f883 26a4 	strb.w	r2, [r3, #1700]	; 0x6a4
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2210      	movs	r2, #16
 800697c:	f883 26a5 	strb.w	r2, [r3, #1701]	; 0x6a5
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2214      	movs	r2, #20
 8006984:	f883 26a6 	strb.w	r2, [r3, #1702]	; 0x6a6
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2214      	movs	r2, #20
 800698c:	f883 26a7 	strb.w	r2, [r3, #1703]	; 0x6a7
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2214      	movs	r2, #20
 8006994:	f883 26a8 	strb.w	r2, [r3, #1704]	; 0x6a8
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	22f4      	movs	r2, #244	; 0xf4
 800699c:	f883 26a9 	strb.w	r2, [r3, #1705]	; 0x6a9
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	22f4      	movs	r2, #244	; 0xf4
 80069a4:	f883 26aa 	strb.w	r2, [r3, #1706]	; 0x6aa
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2214      	movs	r2, #20
 80069ac:	f883 26ab 	strb.w	r2, [r3, #1707]	; 0x6ab
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2214      	movs	r2, #20
 80069b4:	f883 26ac 	strb.w	r2, [r3, #1708]	; 0x6ac
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2214      	movs	r2, #20
 80069bc:	f883 26ad 	strb.w	r2, [r3, #1709]	; 0x6ad
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2210      	movs	r2, #16
 80069c4:	f883 26ae 	strb.w	r2, [r3, #1710]	; 0x6ae
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2210      	movs	r2, #16
 80069cc:	f883 26af 	strb.w	r2, [r3, #1711]	; 0x6af
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	22f0      	movs	r2, #240	; 0xf0
 80069d4:	f883 26b0 	strb.w	r2, [r3, #1712]	; 0x6b0
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	22f0      	movs	r2, #240	; 0xf0
 80069dc:	f883 26b1 	strb.w	r2, [r3, #1713]	; 0x6b1
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2210      	movs	r2, #16
 80069e4:	f883 26b2 	strb.w	r2, [r3, #1714]	; 0x6b2
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	22f0      	movs	r2, #240	; 0xf0
 80069ec:	f883 26b3 	strb.w	r2, [r3, #1715]	; 0x6b3
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	22f0      	movs	r2, #240	; 0xf0
 80069f4:	f883 26b4 	strb.w	r2, [r3, #1716]	; 0x6b4
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2210      	movs	r2, #16
 80069fc:	f883 26b5 	strb.w	r2, [r3, #1717]	; 0x6b5
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	221f      	movs	r2, #31
 8006a04:	f883 26b8 	strb.w	r2, [r3, #1720]	; 0x6b8
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	221f      	movs	r2, #31
 8006a0c:	f883 26b9 	strb.w	r2, [r3, #1721]	; 0x6b9
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2210      	movs	r2, #16
 8006a14:	f883 26ba 	strb.w	r2, [r3, #1722]	; 0x6ba
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	221f      	movs	r2, #31
 8006a1c:	f883 26bb 	strb.w	r2, [r3, #1723]	; 0x6bb
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	221f      	movs	r2, #31
 8006a24:	f883 26bc 	strb.w	r2, [r3, #1724]	; 0x6bc
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2210      	movs	r2, #16
 8006a2c:	f883 26bd 	strb.w	r2, [r3, #1725]	; 0x6bd
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	221f      	movs	r2, #31
 8006a34:	f883 26c1 	strb.w	r2, [r3, #1729]	; 0x6c1
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	221f      	movs	r2, #31
 8006a3c:	f883 26c2 	strb.w	r2, [r3, #1730]	; 0x6c2
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2214      	movs	r2, #20
 8006a44:	f883 26c3 	strb.w	r2, [r3, #1731]	; 0x6c3
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2214      	movs	r2, #20
 8006a4c:	f883 26c4 	strb.w	r2, [r3, #1732]	; 0x6c4
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2214      	movs	r2, #20
 8006a54:	f883 26c5 	strb.w	r2, [r3, #1733]	; 0x6c5
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	22fc      	movs	r2, #252	; 0xfc
 8006a5c:	f883 26c9 	strb.w	r2, [r3, #1737]	; 0x6c9
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	22fc      	movs	r2, #252	; 0xfc
 8006a64:	f883 26ca 	strb.w	r2, [r3, #1738]	; 0x6ca
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2214      	movs	r2, #20
 8006a6c:	f883 26cb 	strb.w	r2, [r3, #1739]	; 0x6cb
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2214      	movs	r2, #20
 8006a74:	f883 26cc 	strb.w	r2, [r3, #1740]	; 0x6cc
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2214      	movs	r2, #20
 8006a7c:	f883 26cd 	strb.w	r2, [r3, #1741]	; 0x6cd
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	22f0      	movs	r2, #240	; 0xf0
 8006a84:	f883 26d0 	strb.w	r2, [r3, #1744]	; 0x6d0
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	22f0      	movs	r2, #240	; 0xf0
 8006a8c:	f883 26d1 	strb.w	r2, [r3, #1745]	; 0x6d1
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2210      	movs	r2, #16
 8006a94:	f883 26d2 	strb.w	r2, [r3, #1746]	; 0x6d2
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	22f0      	movs	r2, #240	; 0xf0
 8006a9c:	f883 26d3 	strb.w	r2, [r3, #1747]	; 0x6d3
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	22f0      	movs	r2, #240	; 0xf0
 8006aa4:	f883 26d4 	strb.w	r2, [r3, #1748]	; 0x6d4
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2210      	movs	r2, #16
 8006aac:	f883 26d5 	strb.w	r2, [r3, #1749]	; 0x6d5
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2210      	movs	r2, #16
 8006ab4:	f883 26d6 	strb.w	r2, [r3, #1750]	; 0x6d6
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2210      	movs	r2, #16
 8006abc:	f883 26d7 	strb.w	r2, [r3, #1751]	; 0x6d7
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	22ff      	movs	r2, #255	; 0xff
 8006ac4:	f883 26d8 	strb.w	r2, [r3, #1752]	; 0x6d8
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	22ff      	movs	r2, #255	; 0xff
 8006acc:	f883 26d9 	strb.w	r2, [r3, #1753]	; 0x6d9
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2210      	movs	r2, #16
 8006ad4:	f883 26da 	strb.w	r2, [r3, #1754]	; 0x6da
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	22ff      	movs	r2, #255	; 0xff
 8006adc:	f883 26db 	strb.w	r2, [r3, #1755]	; 0x6db
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	22ff      	movs	r2, #255	; 0xff
 8006ae4:	f883 26dc 	strb.w	r2, [r3, #1756]	; 0x6dc
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2210      	movs	r2, #16
 8006aec:	f883 26dd 	strb.w	r2, [r3, #1757]	; 0x6dd
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2214      	movs	r2, #20
 8006af4:	f883 26de 	strb.w	r2, [r3, #1758]	; 0x6de
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2214      	movs	r2, #20
 8006afc:	f883 26df 	strb.w	r2, [r3, #1759]	; 0x6df
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2214      	movs	r2, #20
 8006b04:	f883 26e0 	strb.w	r2, [r3, #1760]	; 0x6e0
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	22ff      	movs	r2, #255	; 0xff
 8006b0c:	f883 26e1 	strb.w	r2, [r3, #1761]	; 0x6e1
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	22ff      	movs	r2, #255	; 0xff
 8006b14:	f883 26e2 	strb.w	r2, [r3, #1762]	; 0x6e2
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2214      	movs	r2, #20
 8006b1c:	f883 26e3 	strb.w	r2, [r3, #1763]	; 0x6e3
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2214      	movs	r2, #20
 8006b24:	f883 26e4 	strb.w	r2, [r3, #1764]	; 0x6e4
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2214      	movs	r2, #20
 8006b2c:	f883 26e5 	strb.w	r2, [r3, #1765]	; 0x6e5
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2210      	movs	r2, #16
 8006b34:	f883 26e6 	strb.w	r2, [r3, #1766]	; 0x6e6
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2210      	movs	r2, #16
 8006b3c:	f883 26e7 	strb.w	r2, [r3, #1767]	; 0x6e7
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2210      	movs	r2, #16
 8006b44:	f883 26e8 	strb.w	r2, [r3, #1768]	; 0x6e8
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	221f      	movs	r2, #31
 8006b4c:	f883 26e9 	strb.w	r2, [r3, #1769]	; 0x6e9
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	221f      	movs	r2, #31
 8006b54:	f883 26ea 	strb.w	r2, [r3, #1770]	; 0x6ea
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	22f0      	movs	r2, #240	; 0xf0
 8006b5c:	f883 26f1 	strb.w	r2, [r3, #1777]	; 0x6f1
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	22f0      	movs	r2, #240	; 0xf0
 8006b64:	f883 26f2 	strb.w	r2, [r3, #1778]	; 0x6f2
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2210      	movs	r2, #16
 8006b6c:	f883 26f3 	strb.w	r2, [r3, #1779]	; 0x6f3
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2210      	movs	r2, #16
 8006b74:	f883 26f4 	strb.w	r2, [r3, #1780]	; 0x6f4
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2210      	movs	r2, #16
 8006b7c:	f883 26f5 	strb.w	r2, [r3, #1781]	; 0x6f5
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	22ff      	movs	r2, #255	; 0xff
 8006b84:	f883 26f6 	strb.w	r2, [r3, #1782]	; 0x6f6
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	22ff      	movs	r2, #255	; 0xff
 8006b8c:	f883 26f7 	strb.w	r2, [r3, #1783]	; 0x6f7
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	22ff      	movs	r2, #255	; 0xff
 8006b94:	f883 26f8 	strb.w	r2, [r3, #1784]	; 0x6f8
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	22ff      	movs	r2, #255	; 0xff
 8006b9c:	f883 26f9 	strb.w	r2, [r3, #1785]	; 0x6f9
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	22ff      	movs	r2, #255	; 0xff
 8006ba4:	f883 26fa 	strb.w	r2, [r3, #1786]	; 0x6fa
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	22ff      	movs	r2, #255	; 0xff
 8006bac:	f883 26fb 	strb.w	r2, [r3, #1787]	; 0x6fb
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	22ff      	movs	r2, #255	; 0xff
 8006bb4:	f883 26fc 	strb.w	r2, [r3, #1788]	; 0x6fc
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	22ff      	movs	r2, #255	; 0xff
 8006bbc:	f883 26fd 	strb.w	r2, [r3, #1789]	; 0x6fd
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	22f0      	movs	r2, #240	; 0xf0
 8006bc4:	f883 26fe 	strb.w	r2, [r3, #1790]	; 0x6fe
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	22f0      	movs	r2, #240	; 0xf0
 8006bcc:	f883 26ff 	strb.w	r2, [r3, #1791]	; 0x6ff
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	22f0      	movs	r2, #240	; 0xf0
 8006bd4:	f883 2700 	strb.w	r2, [r3, #1792]	; 0x700
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	22f0      	movs	r2, #240	; 0xf0
 8006bdc:	f883 2701 	strb.w	r2, [r3, #1793]	; 0x701
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	22f0      	movs	r2, #240	; 0xf0
 8006be4:	f883 2702 	strb.w	r2, [r3, #1794]	; 0x702
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	22f0      	movs	r2, #240	; 0xf0
 8006bec:	f883 2703 	strb.w	r2, [r3, #1795]	; 0x703
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	22f0      	movs	r2, #240	; 0xf0
 8006bf4:	f883 2704 	strb.w	r2, [r3, #1796]	; 0x704
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	22f0      	movs	r2, #240	; 0xf0
 8006bfc:	f883 2705 	strb.w	r2, [r3, #1797]	; 0x705
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	22ff      	movs	r2, #255	; 0xff
 8006c04:	f883 2706 	strb.w	r2, [r3, #1798]	; 0x706
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	22ff      	movs	r2, #255	; 0xff
 8006c0c:	f883 2707 	strb.w	r2, [r3, #1799]	; 0x707
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	22ff      	movs	r2, #255	; 0xff
 8006c14:	f883 2708 	strb.w	r2, [r3, #1800]	; 0x708
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	22ff      	movs	r2, #255	; 0xff
 8006c1c:	f883 2709 	strb.w	r2, [r3, #1801]	; 0x709
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	22ff      	movs	r2, #255	; 0xff
 8006c24:	f883 2712 	strb.w	r2, [r3, #1810]	; 0x712
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	22ff      	movs	r2, #255	; 0xff
 8006c2c:	f883 2713 	strb.w	r2, [r3, #1811]	; 0x713
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	22ff      	movs	r2, #255	; 0xff
 8006c34:	f883 2714 	strb.w	r2, [r3, #1812]	; 0x714
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	22ff      	movs	r2, #255	; 0xff
 8006c3c:	f883 2715 	strb.w	r2, [r3, #1813]	; 0x715
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	220f      	movs	r2, #15
 8006c44:	f883 2716 	strb.w	r2, [r3, #1814]	; 0x716
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	220f      	movs	r2, #15
 8006c4c:	f883 2717 	strb.w	r2, [r3, #1815]	; 0x717
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	220f      	movs	r2, #15
 8006c54:	f883 2718 	strb.w	r2, [r3, #1816]	; 0x718
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	220f      	movs	r2, #15
 8006c5c:	f883 2719 	strb.w	r2, [r3, #1817]	; 0x719
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	220f      	movs	r2, #15
 8006c64:	f883 271a 	strb.w	r2, [r3, #1818]	; 0x71a
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	220f      	movs	r2, #15
 8006c6c:	f883 271b 	strb.w	r2, [r3, #1819]	; 0x71b
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	220f      	movs	r2, #15
 8006c74:	f883 271c 	strb.w	r2, [r3, #1820]	; 0x71c
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	220f      	movs	r2, #15
 8006c7c:	f883 271d 	strb.w	r2, [r3, #1821]	; 0x71d
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2238      	movs	r2, #56	; 0x38
 8006c84:	f883 271e 	strb.w	r2, [r3, #1822]	; 0x71e
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	227c      	movs	r2, #124	; 0x7c
 8006c8c:	f883 271f 	strb.w	r2, [r3, #1823]	; 0x71f
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2244      	movs	r2, #68	; 0x44
 8006c94:	f883 2720 	strb.w	r2, [r3, #1824]	; 0x720
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	226c      	movs	r2, #108	; 0x6c
 8006c9c:	f883 2721 	strb.w	r2, [r3, #1825]	; 0x721
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2238      	movs	r2, #56	; 0x38
 8006ca4:	f883 2722 	strb.w	r2, [r3, #1826]	; 0x722
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	226c      	movs	r2, #108	; 0x6c
 8006cac:	f883 2723 	strb.w	r2, [r3, #1827]	; 0x723
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2244      	movs	r2, #68	; 0x44
 8006cb4:	f883 2724 	strb.w	r2, [r3, #1828]	; 0x724
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	22fc      	movs	r2, #252	; 0xfc
 8006cbc:	f883 2726 	strb.w	r2, [r3, #1830]	; 0x726
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	22fe      	movs	r2, #254	; 0xfe
 8006cc4:	f883 2727 	strb.w	r2, [r3, #1831]	; 0x727
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	222a      	movs	r2, #42	; 0x2a
 8006ccc:	f883 2728 	strb.w	r2, [r3, #1832]	; 0x728
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	222a      	movs	r2, #42	; 0x2a
 8006cd4:	f883 2729 	strb.w	r2, [r3, #1833]	; 0x729
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	223e      	movs	r2, #62	; 0x3e
 8006cdc:	f883 272a 	strb.w	r2, [r3, #1834]	; 0x72a
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2214      	movs	r2, #20
 8006ce4:	f883 272b 	strb.w	r2, [r3, #1835]	; 0x72b
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	227e      	movs	r2, #126	; 0x7e
 8006cec:	f883 272e 	strb.w	r2, [r3, #1838]	; 0x72e
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	227e      	movs	r2, #126	; 0x7e
 8006cf4:	f883 272f 	strb.w	r2, [r3, #1839]	; 0x72f
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2202      	movs	r2, #2
 8006cfc:	f883 2730 	strb.w	r2, [r3, #1840]	; 0x730
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2202      	movs	r2, #2
 8006d04:	f883 2731 	strb.w	r2, [r3, #1841]	; 0x731
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2206      	movs	r2, #6
 8006d0c:	f883 2732 	strb.w	r2, [r3, #1842]	; 0x732
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	2206      	movs	r2, #6
 8006d14:	f883 2733 	strb.w	r2, [r3, #1843]	; 0x733
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2202      	movs	r2, #2
 8006d1c:	f883 2736 	strb.w	r2, [r3, #1846]	; 0x736
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	227e      	movs	r2, #126	; 0x7e
 8006d24:	f883 2737 	strb.w	r2, [r3, #1847]	; 0x737
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	227e      	movs	r2, #126	; 0x7e
 8006d2c:	f883 2738 	strb.w	r2, [r3, #1848]	; 0x738
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2202      	movs	r2, #2
 8006d34:	f883 2739 	strb.w	r2, [r3, #1849]	; 0x739
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	227e      	movs	r2, #126	; 0x7e
 8006d3c:	f883 273a 	strb.w	r2, [r3, #1850]	; 0x73a
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	227e      	movs	r2, #126	; 0x7e
 8006d44:	f883 273b 	strb.w	r2, [r3, #1851]	; 0x73b
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2202      	movs	r2, #2
 8006d4c:	f883 273c 	strb.w	r2, [r3, #1852]	; 0x73c
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2263      	movs	r2, #99	; 0x63
 8006d54:	f883 273e 	strb.w	r2, [r3, #1854]	; 0x73e
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2277      	movs	r2, #119	; 0x77
 8006d5c:	f883 273f 	strb.w	r2, [r3, #1855]	; 0x73f
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	225d      	movs	r2, #93	; 0x5d
 8006d64:	f883 2740 	strb.w	r2, [r3, #1856]	; 0x740
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2249      	movs	r2, #73	; 0x49
 8006d6c:	f883 2741 	strb.w	r2, [r3, #1857]	; 0x741
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2263      	movs	r2, #99	; 0x63
 8006d74:	f883 2742 	strb.w	r2, [r3, #1858]	; 0x742
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2263      	movs	r2, #99	; 0x63
 8006d7c:	f883 2743 	strb.w	r2, [r3, #1859]	; 0x743
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2238      	movs	r2, #56	; 0x38
 8006d84:	f883 2746 	strb.w	r2, [r3, #1862]	; 0x746
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	227c      	movs	r2, #124	; 0x7c
 8006d8c:	f883 2747 	strb.w	r2, [r3, #1863]	; 0x747
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2244      	movs	r2, #68	; 0x44
 8006d94:	f883 2748 	strb.w	r2, [r3, #1864]	; 0x748
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	227c      	movs	r2, #124	; 0x7c
 8006d9c:	f883 2749 	strb.w	r2, [r3, #1865]	; 0x749
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	223c      	movs	r2, #60	; 0x3c
 8006da4:	f883 274a 	strb.w	r2, [r3, #1866]	; 0x74a
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2204      	movs	r2, #4
 8006dac:	f883 274b 	strb.w	r2, [r3, #1867]	; 0x74b
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2204      	movs	r2, #4
 8006db4:	f883 274c 	strb.w	r2, [r3, #1868]	; 0x74c
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2280      	movs	r2, #128	; 0x80
 8006dbc:	f883 274e 	strb.w	r2, [r3, #1870]	; 0x74e
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	22fe      	movs	r2, #254	; 0xfe
 8006dc4:	f883 274f 	strb.w	r2, [r3, #1871]	; 0x74f
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	227e      	movs	r2, #126	; 0x7e
 8006dcc:	f883 2750 	strb.w	r2, [r3, #1872]	; 0x750
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2220      	movs	r2, #32
 8006dd4:	f883 2751 	strb.w	r2, [r3, #1873]	; 0x751
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2220      	movs	r2, #32
 8006ddc:	f883 2752 	strb.w	r2, [r3, #1874]	; 0x752
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	223e      	movs	r2, #62	; 0x3e
 8006de4:	f883 2753 	strb.w	r2, [r3, #1875]	; 0x753
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	221e      	movs	r2, #30
 8006dec:	f883 2754 	strb.w	r2, [r3, #1876]	; 0x754
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2204      	movs	r2, #4
 8006df4:	f883 2756 	strb.w	r2, [r3, #1878]	; 0x756
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2206      	movs	r2, #6
 8006dfc:	f883 2757 	strb.w	r2, [r3, #1879]	; 0x757
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	2202      	movs	r2, #2
 8006e04:	f883 2758 	strb.w	r2, [r3, #1880]	; 0x758
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	227e      	movs	r2, #126	; 0x7e
 8006e0c:	f883 2759 	strb.w	r2, [r3, #1881]	; 0x759
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	227c      	movs	r2, #124	; 0x7c
 8006e14:	f883 275a 	strb.w	r2, [r3, #1882]	; 0x75a
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2206      	movs	r2, #6
 8006e1c:	f883 275b 	strb.w	r2, [r3, #1883]	; 0x75b
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2202      	movs	r2, #2
 8006e24:	f883 275c 	strb.w	r2, [r3, #1884]	; 0x75c
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2299      	movs	r2, #153	; 0x99
 8006e2c:	f883 275e 	strb.w	r2, [r3, #1886]	; 0x75e
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	22bd      	movs	r2, #189	; 0xbd
 8006e34:	f883 275f 	strb.w	r2, [r3, #1887]	; 0x75f
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	22e7      	movs	r2, #231	; 0xe7
 8006e3c:	f883 2760 	strb.w	r2, [r3, #1888]	; 0x760
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	22e7      	movs	r2, #231	; 0xe7
 8006e44:	f883 2761 	strb.w	r2, [r3, #1889]	; 0x761
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	22bd      	movs	r2, #189	; 0xbd
 8006e4c:	f883 2762 	strb.w	r2, [r3, #1890]	; 0x762
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2299      	movs	r2, #153	; 0x99
 8006e54:	f883 2763 	strb.w	r2, [r3, #1891]	; 0x763
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	221c      	movs	r2, #28
 8006e5c:	f883 2766 	strb.w	r2, [r3, #1894]	; 0x766
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	223e      	movs	r2, #62	; 0x3e
 8006e64:	f883 2767 	strb.w	r2, [r3, #1895]	; 0x767
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	226b      	movs	r2, #107	; 0x6b
 8006e6c:	f883 2768 	strb.w	r2, [r3, #1896]	; 0x768
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2249      	movs	r2, #73	; 0x49
 8006e74:	f883 2769 	strb.w	r2, [r3, #1897]	; 0x769
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	226b      	movs	r2, #107	; 0x6b
 8006e7c:	f883 276a 	strb.w	r2, [r3, #1898]	; 0x76a
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	223e      	movs	r2, #62	; 0x3e
 8006e84:	f883 276b 	strb.w	r2, [r3, #1899]	; 0x76b
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	221c      	movs	r2, #28
 8006e8c:	f883 276c 	strb.w	r2, [r3, #1900]	; 0x76c
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	224c      	movs	r2, #76	; 0x4c
 8006e94:	f883 276e 	strb.w	r2, [r3, #1902]	; 0x76e
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	227e      	movs	r2, #126	; 0x7e
 8006e9c:	f883 276f 	strb.w	r2, [r3, #1903]	; 0x76f
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2273      	movs	r2, #115	; 0x73
 8006ea4:	f883 2770 	strb.w	r2, [r3, #1904]	; 0x770
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2201      	movs	r2, #1
 8006eac:	f883 2771 	strb.w	r2, [r3, #1905]	; 0x771
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2273      	movs	r2, #115	; 0x73
 8006eb4:	f883 2772 	strb.w	r2, [r3, #1906]	; 0x772
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	227e      	movs	r2, #126	; 0x7e
 8006ebc:	f883 2773 	strb.w	r2, [r3, #1907]	; 0x773
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	224c      	movs	r2, #76	; 0x4c
 8006ec4:	f883 2774 	strb.w	r2, [r3, #1908]	; 0x774
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2230      	movs	r2, #48	; 0x30
 8006ecc:	f883 2776 	strb.w	r2, [r3, #1910]	; 0x776
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2278      	movs	r2, #120	; 0x78
 8006ed4:	f883 2777 	strb.w	r2, [r3, #1911]	; 0x777
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	224a      	movs	r2, #74	; 0x4a
 8006edc:	f883 2778 	strb.w	r2, [r3, #1912]	; 0x778
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	224f      	movs	r2, #79	; 0x4f
 8006ee4:	f883 2779 	strb.w	r2, [r3, #1913]	; 0x779
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	227d      	movs	r2, #125	; 0x7d
 8006eec:	f883 277a 	strb.w	r2, [r3, #1914]	; 0x77a
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2239      	movs	r2, #57	; 0x39
 8006ef4:	f883 277b 	strb.w	r2, [r3, #1915]	; 0x77b
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2218      	movs	r2, #24
 8006efc:	f883 277e 	strb.w	r2, [r3, #1918]	; 0x77e
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	223c      	movs	r2, #60	; 0x3c
 8006f04:	f883 277f 	strb.w	r2, [r3, #1919]	; 0x77f
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2224      	movs	r2, #36	; 0x24
 8006f0c:	f883 2780 	strb.w	r2, [r3, #1920]	; 0x780
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	223c      	movs	r2, #60	; 0x3c
 8006f14:	f883 2781 	strb.w	r2, [r3, #1921]	; 0x781
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	223c      	movs	r2, #60	; 0x3c
 8006f1c:	f883 2782 	strb.w	r2, [r3, #1922]	; 0x782
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2224      	movs	r2, #36	; 0x24
 8006f24:	f883 2783 	strb.w	r2, [r3, #1923]	; 0x783
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	223c      	movs	r2, #60	; 0x3c
 8006f2c:	f883 2784 	strb.w	r2, [r3, #1924]	; 0x784
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2218      	movs	r2, #24
 8006f34:	f883 2785 	strb.w	r2, [r3, #1925]	; 0x785
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2298      	movs	r2, #152	; 0x98
 8006f3c:	f883 2786 	strb.w	r2, [r3, #1926]	; 0x786
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	22fc      	movs	r2, #252	; 0xfc
 8006f44:	f883 2787 	strb.w	r2, [r3, #1927]	; 0x787
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2264      	movs	r2, #100	; 0x64
 8006f4c:	f883 2788 	strb.w	r2, [r3, #1928]	; 0x788
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	223c      	movs	r2, #60	; 0x3c
 8006f54:	f883 2789 	strb.w	r2, [r3, #1929]	; 0x789
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	223e      	movs	r2, #62	; 0x3e
 8006f5c:	f883 278a 	strb.w	r2, [r3, #1930]	; 0x78a
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2227      	movs	r2, #39	; 0x27
 8006f64:	f883 278b 	strb.w	r2, [r3, #1931]	; 0x78b
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	223d      	movs	r2, #61	; 0x3d
 8006f6c:	f883 278c 	strb.w	r2, [r3, #1932]	; 0x78c
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2218      	movs	r2, #24
 8006f74:	f883 278d 	strb.w	r2, [r3, #1933]	; 0x78d
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	221c      	movs	r2, #28
 8006f7c:	f883 278e 	strb.w	r2, [r3, #1934]	; 0x78e
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	223e      	movs	r2, #62	; 0x3e
 8006f84:	f883 278f 	strb.w	r2, [r3, #1935]	; 0x78f
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	226b      	movs	r2, #107	; 0x6b
 8006f8c:	f883 2790 	strb.w	r2, [r3, #1936]	; 0x790
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2249      	movs	r2, #73	; 0x49
 8006f94:	f883 2791 	strb.w	r2, [r3, #1937]	; 0x791
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2249      	movs	r2, #73	; 0x49
 8006f9c:	f883 2792 	strb.w	r2, [r3, #1938]	; 0x792
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	227e      	movs	r2, #126	; 0x7e
 8006fa4:	f883 2796 	strb.w	r2, [r3, #1942]	; 0x796
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	227f      	movs	r2, #127	; 0x7f
 8006fac:	f883 2797 	strb.w	r2, [r3, #1943]	; 0x797
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2201      	movs	r2, #1
 8006fb4:	f883 2798 	strb.w	r2, [r3, #1944]	; 0x798
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2201      	movs	r2, #1
 8006fbc:	f883 2799 	strb.w	r2, [r3, #1945]	; 0x799
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	227f      	movs	r2, #127	; 0x7f
 8006fc4:	f883 279a 	strb.w	r2, [r3, #1946]	; 0x79a
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	227e      	movs	r2, #126	; 0x7e
 8006fcc:	f883 279b 	strb.w	r2, [r3, #1947]	; 0x79b
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	222a      	movs	r2, #42	; 0x2a
 8006fd4:	f883 279e 	strb.w	r2, [r3, #1950]	; 0x79e
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	222a      	movs	r2, #42	; 0x2a
 8006fdc:	f883 279f 	strb.w	r2, [r3, #1951]	; 0x79f
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	222a      	movs	r2, #42	; 0x2a
 8006fe4:	f883 27a0 	strb.w	r2, [r3, #1952]	; 0x7a0
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	222a      	movs	r2, #42	; 0x2a
 8006fec:	f883 27a1 	strb.w	r2, [r3, #1953]	; 0x7a1
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	222a      	movs	r2, #42	; 0x2a
 8006ff4:	f883 27a2 	strb.w	r2, [r3, #1954]	; 0x7a2
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	222a      	movs	r2, #42	; 0x2a
 8006ffc:	f883 27a3 	strb.w	r2, [r3, #1955]	; 0x7a3
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2244      	movs	r2, #68	; 0x44
 8007004:	f883 27a6 	strb.w	r2, [r3, #1958]	; 0x7a6
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2244      	movs	r2, #68	; 0x44
 800700c:	f883 27a7 	strb.w	r2, [r3, #1959]	; 0x7a7
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	225f      	movs	r2, #95	; 0x5f
 8007014:	f883 27a8 	strb.w	r2, [r3, #1960]	; 0x7a8
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	225f      	movs	r2, #95	; 0x5f
 800701c:	f883 27a9 	strb.w	r2, [r3, #1961]	; 0x7a9
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2244      	movs	r2, #68	; 0x44
 8007024:	f883 27aa 	strb.w	r2, [r3, #1962]	; 0x7aa
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2244      	movs	r2, #68	; 0x44
 800702c:	f883 27ab 	strb.w	r2, [r3, #1963]	; 0x7ab
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2240      	movs	r2, #64	; 0x40
 8007034:	f883 27ae 	strb.w	r2, [r3, #1966]	; 0x7ae
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2251      	movs	r2, #81	; 0x51
 800703c:	f883 27af 	strb.w	r2, [r3, #1967]	; 0x7af
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	225b      	movs	r2, #91	; 0x5b
 8007044:	f883 27b0 	strb.w	r2, [r3, #1968]	; 0x7b0
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	224e      	movs	r2, #78	; 0x4e
 800704c:	f883 27b1 	strb.w	r2, [r3, #1969]	; 0x7b1
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2244      	movs	r2, #68	; 0x44
 8007054:	f883 27b2 	strb.w	r2, [r3, #1970]	; 0x7b2
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2240      	movs	r2, #64	; 0x40
 800705c:	f883 27b3 	strb.w	r2, [r3, #1971]	; 0x7b3
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2240      	movs	r2, #64	; 0x40
 8007064:	f883 27b6 	strb.w	r2, [r3, #1974]	; 0x7b6
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2244      	movs	r2, #68	; 0x44
 800706c:	f883 27b7 	strb.w	r2, [r3, #1975]	; 0x7b7
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	224e      	movs	r2, #78	; 0x4e
 8007074:	f883 27b8 	strb.w	r2, [r3, #1976]	; 0x7b8
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	225b      	movs	r2, #91	; 0x5b
 800707c:	f883 27b9 	strb.w	r2, [r3, #1977]	; 0x7b9
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2251      	movs	r2, #81	; 0x51
 8007084:	f883 27ba 	strb.w	r2, [r3, #1978]	; 0x7ba
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2240      	movs	r2, #64	; 0x40
 800708c:	f883 27bb 	strb.w	r2, [r3, #1979]	; 0x7bb
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	22fe      	movs	r2, #254	; 0xfe
 8007094:	f883 27c1 	strb.w	r2, [r3, #1985]	; 0x7c1
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	22ff      	movs	r2, #255	; 0xff
 800709c:	f883 27c2 	strb.w	r2, [r3, #1986]	; 0x7c2
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2201      	movs	r2, #1
 80070a4:	f883 27c3 	strb.w	r2, [r3, #1987]	; 0x7c3
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2207      	movs	r2, #7
 80070ac:	f883 27c4 	strb.w	r2, [r3, #1988]	; 0x7c4
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2206      	movs	r2, #6
 80070b4:	f883 27c5 	strb.w	r2, [r3, #1989]	; 0x7c5
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2260      	movs	r2, #96	; 0x60
 80070bc:	f883 27c6 	strb.w	r2, [r3, #1990]	; 0x7c6
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	22e0      	movs	r2, #224	; 0xe0
 80070c4:	f883 27c7 	strb.w	r2, [r3, #1991]	; 0x7c7
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2280      	movs	r2, #128	; 0x80
 80070cc:	f883 27c8 	strb.w	r2, [r3, #1992]	; 0x7c8
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	22ff      	movs	r2, #255	; 0xff
 80070d4:	f883 27c9 	strb.w	r2, [r3, #1993]	; 0x7c9
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	227f      	movs	r2, #127	; 0x7f
 80070dc:	f883 27ca 	strb.w	r2, [r3, #1994]	; 0x7ca
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2208      	movs	r2, #8
 80070e4:	f883 27ce 	strb.w	r2, [r3, #1998]	; 0x7ce
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2208      	movs	r2, #8
 80070ec:	f883 27cf 	strb.w	r2, [r3, #1999]	; 0x7cf
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	226b      	movs	r2, #107	; 0x6b
 80070f4:	f883 27d0 	strb.w	r2, [r3, #2000]	; 0x7d0
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	226b      	movs	r2, #107	; 0x6b
 80070fc:	f883 27d1 	strb.w	r2, [r3, #2001]	; 0x7d1
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2208      	movs	r2, #8
 8007104:	f883 27d2 	strb.w	r2, [r3, #2002]	; 0x7d2
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2208      	movs	r2, #8
 800710c:	f883 27d3 	strb.w	r2, [r3, #2003]	; 0x7d3
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2224      	movs	r2, #36	; 0x24
 8007114:	f883 27d6 	strb.w	r2, [r3, #2006]	; 0x7d6
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2236      	movs	r2, #54	; 0x36
 800711c:	f883 27d7 	strb.w	r2, [r3, #2007]	; 0x7d7
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2212      	movs	r2, #18
 8007124:	f883 27d8 	strb.w	r2, [r3, #2008]	; 0x7d8
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2236      	movs	r2, #54	; 0x36
 800712c:	f883 27d9 	strb.w	r2, [r3, #2009]	; 0x7d9
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2224      	movs	r2, #36	; 0x24
 8007134:	f883 27da 	strb.w	r2, [r3, #2010]	; 0x7da
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2236      	movs	r2, #54	; 0x36
 800713c:	f883 27db 	strb.w	r2, [r3, #2011]	; 0x7db
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2212      	movs	r2, #18
 8007144:	f883 27dc 	strb.w	r2, [r3, #2012]	; 0x7dc
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2206      	movs	r2, #6
 800714c:	f883 27df 	strb.w	r2, [r3, #2015]	; 0x7df
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	220f      	movs	r2, #15
 8007154:	f883 27e0 	strb.w	r2, [r3, #2016]	; 0x7e0
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2209      	movs	r2, #9
 800715c:	f883 27e1 	strb.w	r2, [r3, #2017]	; 0x7e1
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	220f      	movs	r2, #15
 8007164:	f883 27e2 	strb.w	r2, [r3, #2018]	; 0x7e2
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2206      	movs	r2, #6
 800716c:	f883 27e3 	strb.w	r2, [r3, #2019]	; 0x7e3
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2218      	movs	r2, #24
 8007174:	f883 27e9 	strb.w	r2, [r3, #2025]	; 0x7e9
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2218      	movs	r2, #24
 800717c:	f883 27ea 	strb.w	r2, [r3, #2026]	; 0x7ea
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2210      	movs	r2, #16
 8007184:	f883 27f1 	strb.w	r2, [r3, #2033]	; 0x7f1
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2210      	movs	r2, #16
 800718c:	f883 27f2 	strb.w	r2, [r3, #2034]	; 0x7f2
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2210      	movs	r2, #16
 8007194:	f883 27f6 	strb.w	r2, [r3, #2038]	; 0x7f6
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2230      	movs	r2, #48	; 0x30
 800719c:	f883 27f7 	strb.w	r2, [r3, #2039]	; 0x7f7
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2270      	movs	r2, #112	; 0x70
 80071a4:	f883 27f8 	strb.w	r2, [r3, #2040]	; 0x7f8
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	22c0      	movs	r2, #192	; 0xc0
 80071ac:	f883 27f9 	strb.w	r2, [r3, #2041]	; 0x7f9
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	22ff      	movs	r2, #255	; 0xff
 80071b4:	f883 27fa 	strb.w	r2, [r3, #2042]	; 0x7fa
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	22ff      	movs	r2, #255	; 0xff
 80071bc:	f883 27fb 	strb.w	r2, [r3, #2043]	; 0x7fb
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2201      	movs	r2, #1
 80071c4:	f883 27fc 	strb.w	r2, [r3, #2044]	; 0x7fc
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2201      	movs	r2, #1
 80071cc:	f883 27fd 	strb.w	r2, [r3, #2045]	; 0x7fd
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	221f      	movs	r2, #31
 80071d4:	f883 27ff 	strb.w	r2, [r3, #2047]	; 0x7ff
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	221f      	movs	r2, #31
 80071dc:	f883 2800 	strb.w	r2, [r3, #2048]	; 0x800
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2201      	movs	r2, #1
 80071e4:	f883 2801 	strb.w	r2, [r3, #2049]	; 0x801
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	221f      	movs	r2, #31
 80071ec:	f883 2802 	strb.w	r2, [r3, #2050]	; 0x802
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	221e      	movs	r2, #30
 80071f4:	f883 2803 	strb.w	r2, [r3, #2051]	; 0x803
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2219      	movs	r2, #25
 80071fc:	f883 2807 	strb.w	r2, [r3, #2055]	; 0x807
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	221d      	movs	r2, #29
 8007204:	f883 2808 	strb.w	r2, [r3, #2056]	; 0x808
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2217      	movs	r2, #23
 800720c:	f883 2809 	strb.w	r2, [r3, #2057]	; 0x809
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2212      	movs	r2, #18
 8007214:	f883 280a 	strb.w	r2, [r3, #2058]	; 0x80a
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	223c      	movs	r2, #60	; 0x3c
 800721c:	f883 2810 	strb.w	r2, [r3, #2064]	; 0x810
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	223c      	movs	r2, #60	; 0x3c
 8007224:	f883 2811 	strb.w	r2, [r3, #2065]	; 0x811
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	223c      	movs	r2, #60	; 0x3c
 800722c:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	223c      	movs	r2, #60	; 0x3c
 8007234:	f883 2813 	strb.w	r2, [r3, #2067]	; 0x813
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	f603 0326 	addw	r3, r3, #2086	; 0x826
 800723e:	f240 12db 	movw	r2, #475	; 0x1db
 8007242:	2100      	movs	r1, #0
 8007244:	4618      	mov	r0, r3
 8007246:	f008 fcad 	bl	800fba4 <memset>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	225f      	movs	r2, #95	; 0x5f
 800724e:	f883 282d 	strb.w	r2, [r3, #2093]	; 0x82d
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	2207      	movs	r2, #7
 8007256:	f883 2831 	strb.w	r2, [r3, #2097]	; 0x831
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	2207      	movs	r2, #7
 800725e:	f883 2833 	strb.w	r2, [r3, #2099]	; 0x833
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2214      	movs	r2, #20
 8007266:	f883 2835 	strb.w	r2, [r3, #2101]	; 0x835
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	227f      	movs	r2, #127	; 0x7f
 800726e:	f883 2836 	strb.w	r2, [r3, #2102]	; 0x836
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2214      	movs	r2, #20
 8007276:	f883 2837 	strb.w	r2, [r3, #2103]	; 0x837
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	227f      	movs	r2, #127	; 0x7f
 800727e:	f883 2838 	strb.w	r2, [r3, #2104]	; 0x838
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	2214      	movs	r2, #20
 8007286:	f883 2839 	strb.w	r2, [r3, #2105]	; 0x839
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2224      	movs	r2, #36	; 0x24
 800728e:	f883 283a 	strb.w	r2, [r3, #2106]	; 0x83a
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	222a      	movs	r2, #42	; 0x2a
 8007296:	f883 283b 	strb.w	r2, [r3, #2107]	; 0x83b
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	227f      	movs	r2, #127	; 0x7f
 800729e:	f883 283c 	strb.w	r2, [r3, #2108]	; 0x83c
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	222a      	movs	r2, #42	; 0x2a
 80072a6:	f883 283d 	strb.w	r2, [r3, #2109]	; 0x83d
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2212      	movs	r2, #18
 80072ae:	f883 283e 	strb.w	r2, [r3, #2110]	; 0x83e
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2223      	movs	r2, #35	; 0x23
 80072b6:	f883 283f 	strb.w	r2, [r3, #2111]	; 0x83f
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	2213      	movs	r2, #19
 80072be:	f883 2840 	strb.w	r2, [r3, #2112]	; 0x840
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2208      	movs	r2, #8
 80072c6:	f883 2841 	strb.w	r2, [r3, #2113]	; 0x841
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	2264      	movs	r2, #100	; 0x64
 80072ce:	f883 2842 	strb.w	r2, [r3, #2114]	; 0x842
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2262      	movs	r2, #98	; 0x62
 80072d6:	f883 2843 	strb.w	r2, [r3, #2115]	; 0x843
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	2236      	movs	r2, #54	; 0x36
 80072de:	f883 2844 	strb.w	r2, [r3, #2116]	; 0x844
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	2249      	movs	r2, #73	; 0x49
 80072e6:	f883 2845 	strb.w	r2, [r3, #2117]	; 0x845
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2255      	movs	r2, #85	; 0x55
 80072ee:	f883 2846 	strb.w	r2, [r3, #2118]	; 0x846
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2222      	movs	r2, #34	; 0x22
 80072f6:	f883 2847 	strb.w	r2, [r3, #2119]	; 0x847
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2250      	movs	r2, #80	; 0x50
 80072fe:	f883 2848 	strb.w	r2, [r3, #2120]	; 0x848
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2205      	movs	r2, #5
 8007306:	f883 284a 	strb.w	r2, [r3, #2122]	; 0x84a
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2203      	movs	r2, #3
 800730e:	f883 284b 	strb.w	r2, [r3, #2123]	; 0x84b
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	221c      	movs	r2, #28
 8007316:	f883 284f 	strb.w	r2, [r3, #2127]	; 0x84f
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2222      	movs	r2, #34	; 0x22
 800731e:	f883 2850 	strb.w	r2, [r3, #2128]	; 0x850
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	2241      	movs	r2, #65	; 0x41
 8007326:	f883 2851 	strb.w	r2, [r3, #2129]	; 0x851
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2241      	movs	r2, #65	; 0x41
 800732e:	f883 2854 	strb.w	r2, [r3, #2132]	; 0x854
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2222      	movs	r2, #34	; 0x22
 8007336:	f883 2855 	strb.w	r2, [r3, #2133]	; 0x855
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	221c      	movs	r2, #28
 800733e:	f883 2856 	strb.w	r2, [r3, #2134]	; 0x856
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2208      	movs	r2, #8
 8007346:	f883 2858 	strb.w	r2, [r3, #2136]	; 0x858
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	222a      	movs	r2, #42	; 0x2a
 800734e:	f883 2859 	strb.w	r2, [r3, #2137]	; 0x859
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	221c      	movs	r2, #28
 8007356:	f883 285a 	strb.w	r2, [r3, #2138]	; 0x85a
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	222a      	movs	r2, #42	; 0x2a
 800735e:	f883 285b 	strb.w	r2, [r3, #2139]	; 0x85b
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2208      	movs	r2, #8
 8007366:	f883 285c 	strb.w	r2, [r3, #2140]	; 0x85c
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2208      	movs	r2, #8
 800736e:	f883 285d 	strb.w	r2, [r3, #2141]	; 0x85d
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	2208      	movs	r2, #8
 8007376:	f883 285e 	strb.w	r2, [r3, #2142]	; 0x85e
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	223e      	movs	r2, #62	; 0x3e
 800737e:	f883 285f 	strb.w	r2, [r3, #2143]	; 0x85f
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2208      	movs	r2, #8
 8007386:	f883 2860 	strb.w	r2, [r3, #2144]	; 0x860
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2208      	movs	r2, #8
 800738e:	f883 2861 	strb.w	r2, [r3, #2145]	; 0x861
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	2250      	movs	r2, #80	; 0x50
 8007396:	f883 2863 	strb.w	r2, [r3, #2147]	; 0x863
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2230      	movs	r2, #48	; 0x30
 800739e:	f883 2864 	strb.w	r2, [r3, #2148]	; 0x864
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	2208      	movs	r2, #8
 80073a6:	f883 2867 	strb.w	r2, [r3, #2151]	; 0x867
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	2208      	movs	r2, #8
 80073ae:	f883 2868 	strb.w	r2, [r3, #2152]	; 0x868
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2208      	movs	r2, #8
 80073b6:	f883 2869 	strb.w	r2, [r3, #2153]	; 0x869
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2208      	movs	r2, #8
 80073be:	f883 286a 	strb.w	r2, [r3, #2154]	; 0x86a
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	2208      	movs	r2, #8
 80073c6:	f883 286b 	strb.w	r2, [r3, #2155]	; 0x86b
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2230      	movs	r2, #48	; 0x30
 80073ce:	f883 286d 	strb.w	r2, [r3, #2157]	; 0x86d
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2230      	movs	r2, #48	; 0x30
 80073d6:	f883 286e 	strb.w	r2, [r3, #2158]	; 0x86e
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	2220      	movs	r2, #32
 80073de:	f883 2871 	strb.w	r2, [r3, #2161]	; 0x871
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2210      	movs	r2, #16
 80073e6:	f883 2872 	strb.w	r2, [r3, #2162]	; 0x872
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2208      	movs	r2, #8
 80073ee:	f883 2873 	strb.w	r2, [r3, #2163]	; 0x873
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	2204      	movs	r2, #4
 80073f6:	f883 2874 	strb.w	r2, [r3, #2164]	; 0x874
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2202      	movs	r2, #2
 80073fe:	f883 2875 	strb.w	r2, [r3, #2165]	; 0x875
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	223e      	movs	r2, #62	; 0x3e
 8007406:	f883 2876 	strb.w	r2, [r3, #2166]	; 0x876
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	2251      	movs	r2, #81	; 0x51
 800740e:	f883 2877 	strb.w	r2, [r3, #2167]	; 0x877
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2249      	movs	r2, #73	; 0x49
 8007416:	f883 2878 	strb.w	r2, [r3, #2168]	; 0x878
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	2245      	movs	r2, #69	; 0x45
 800741e:	f883 2879 	strb.w	r2, [r3, #2169]	; 0x879
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	223e      	movs	r2, #62	; 0x3e
 8007426:	f883 287a 	strb.w	r2, [r3, #2170]	; 0x87a
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	2242      	movs	r2, #66	; 0x42
 800742e:	f883 287c 	strb.w	r2, [r3, #2172]	; 0x87c
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	227f      	movs	r2, #127	; 0x7f
 8007436:	f883 287d 	strb.w	r2, [r3, #2173]	; 0x87d
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2240      	movs	r2, #64	; 0x40
 800743e:	f883 287e 	strb.w	r2, [r3, #2174]	; 0x87e
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2242      	movs	r2, #66	; 0x42
 8007446:	f883 2880 	strb.w	r2, [r3, #2176]	; 0x880
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	2261      	movs	r2, #97	; 0x61
 800744e:	f883 2881 	strb.w	r2, [r3, #2177]	; 0x881
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	2251      	movs	r2, #81	; 0x51
 8007456:	f883 2882 	strb.w	r2, [r3, #2178]	; 0x882
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2249      	movs	r2, #73	; 0x49
 800745e:	f883 2883 	strb.w	r2, [r3, #2179]	; 0x883
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2246      	movs	r2, #70	; 0x46
 8007466:	f883 2884 	strb.w	r2, [r3, #2180]	; 0x884
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	2221      	movs	r2, #33	; 0x21
 800746e:	f883 2885 	strb.w	r2, [r3, #2181]	; 0x885
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2241      	movs	r2, #65	; 0x41
 8007476:	f883 2886 	strb.w	r2, [r3, #2182]	; 0x886
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2245      	movs	r2, #69	; 0x45
 800747e:	f883 2887 	strb.w	r2, [r3, #2183]	; 0x887
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	224b      	movs	r2, #75	; 0x4b
 8007486:	f883 2888 	strb.w	r2, [r3, #2184]	; 0x888
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	2231      	movs	r2, #49	; 0x31
 800748e:	f883 2889 	strb.w	r2, [r3, #2185]	; 0x889
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2218      	movs	r2, #24
 8007496:	f883 288a 	strb.w	r2, [r3, #2186]	; 0x88a
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2214      	movs	r2, #20
 800749e:	f883 288b 	strb.w	r2, [r3, #2187]	; 0x88b
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	2212      	movs	r2, #18
 80074a6:	f883 288c 	strb.w	r2, [r3, #2188]	; 0x88c
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	227f      	movs	r2, #127	; 0x7f
 80074ae:	f883 288d 	strb.w	r2, [r3, #2189]	; 0x88d
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	2210      	movs	r2, #16
 80074b6:	f883 288e 	strb.w	r2, [r3, #2190]	; 0x88e
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2227      	movs	r2, #39	; 0x27
 80074be:	f883 288f 	strb.w	r2, [r3, #2191]	; 0x88f
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2245      	movs	r2, #69	; 0x45
 80074c6:	f883 2890 	strb.w	r2, [r3, #2192]	; 0x890
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2245      	movs	r2, #69	; 0x45
 80074ce:	f883 2891 	strb.w	r2, [r3, #2193]	; 0x891
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	2245      	movs	r2, #69	; 0x45
 80074d6:	f883 2892 	strb.w	r2, [r3, #2194]	; 0x892
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2239      	movs	r2, #57	; 0x39
 80074de:	f883 2893 	strb.w	r2, [r3, #2195]	; 0x893
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	223c      	movs	r2, #60	; 0x3c
 80074e6:	f883 2894 	strb.w	r2, [r3, #2196]	; 0x894
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	224a      	movs	r2, #74	; 0x4a
 80074ee:	f883 2895 	strb.w	r2, [r3, #2197]	; 0x895
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	2249      	movs	r2, #73	; 0x49
 80074f6:	f883 2896 	strb.w	r2, [r3, #2198]	; 0x896
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2249      	movs	r2, #73	; 0x49
 80074fe:	f883 2897 	strb.w	r2, [r3, #2199]	; 0x897
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2230      	movs	r2, #48	; 0x30
 8007506:	f883 2898 	strb.w	r2, [r3, #2200]	; 0x898
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2201      	movs	r2, #1
 800750e:	f883 2899 	strb.w	r2, [r3, #2201]	; 0x899
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2271      	movs	r2, #113	; 0x71
 8007516:	f883 289a 	strb.w	r2, [r3, #2202]	; 0x89a
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	2209      	movs	r2, #9
 800751e:	f883 289b 	strb.w	r2, [r3, #2203]	; 0x89b
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	2205      	movs	r2, #5
 8007526:	f883 289c 	strb.w	r2, [r3, #2204]	; 0x89c
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	2203      	movs	r2, #3
 800752e:	f883 289d 	strb.w	r2, [r3, #2205]	; 0x89d
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2236      	movs	r2, #54	; 0x36
 8007536:	f883 289e 	strb.w	r2, [r3, #2206]	; 0x89e
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	2249      	movs	r2, #73	; 0x49
 800753e:	f883 289f 	strb.w	r2, [r3, #2207]	; 0x89f
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2249      	movs	r2, #73	; 0x49
 8007546:	f883 28a0 	strb.w	r2, [r3, #2208]	; 0x8a0
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2249      	movs	r2, #73	; 0x49
 800754e:	f883 28a1 	strb.w	r2, [r3, #2209]	; 0x8a1
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2236      	movs	r2, #54	; 0x36
 8007556:	f883 28a2 	strb.w	r2, [r3, #2210]	; 0x8a2
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2206      	movs	r2, #6
 800755e:	f883 28a3 	strb.w	r2, [r3, #2211]	; 0x8a3
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2249      	movs	r2, #73	; 0x49
 8007566:	f883 28a4 	strb.w	r2, [r3, #2212]	; 0x8a4
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	2249      	movs	r2, #73	; 0x49
 800756e:	f883 28a5 	strb.w	r2, [r3, #2213]	; 0x8a5
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2229      	movs	r2, #41	; 0x29
 8007576:	f883 28a6 	strb.w	r2, [r3, #2214]	; 0x8a6
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	221e      	movs	r2, #30
 800757e:	f883 28a7 	strb.w	r2, [r3, #2215]	; 0x8a7
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2236      	movs	r2, #54	; 0x36
 8007586:	f883 28a9 	strb.w	r2, [r3, #2217]	; 0x8a9
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	2236      	movs	r2, #54	; 0x36
 800758e:	f883 28aa 	strb.w	r2, [r3, #2218]	; 0x8aa
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	2256      	movs	r2, #86	; 0x56
 8007596:	f883 28ae 	strb.w	r2, [r3, #2222]	; 0x8ae
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2236      	movs	r2, #54	; 0x36
 800759e:	f883 28af 	strb.w	r2, [r3, #2223]	; 0x8af
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	2208      	movs	r2, #8
 80075a6:	f883 28b3 	strb.w	r2, [r3, #2227]	; 0x8b3
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2214      	movs	r2, #20
 80075ae:	f883 28b4 	strb.w	r2, [r3, #2228]	; 0x8b4
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2222      	movs	r2, #34	; 0x22
 80075b6:	f883 28b5 	strb.w	r2, [r3, #2229]	; 0x8b5
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2241      	movs	r2, #65	; 0x41
 80075be:	f883 28b6 	strb.w	r2, [r3, #2230]	; 0x8b6
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	2214      	movs	r2, #20
 80075c6:	f883 28b7 	strb.w	r2, [r3, #2231]	; 0x8b7
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	2214      	movs	r2, #20
 80075ce:	f883 28b8 	strb.w	r2, [r3, #2232]	; 0x8b8
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	2214      	movs	r2, #20
 80075d6:	f883 28b9 	strb.w	r2, [r3, #2233]	; 0x8b9
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	2214      	movs	r2, #20
 80075de:	f883 28ba 	strb.w	r2, [r3, #2234]	; 0x8ba
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	2214      	movs	r2, #20
 80075e6:	f883 28bb 	strb.w	r2, [r3, #2235]	; 0x8bb
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2241      	movs	r2, #65	; 0x41
 80075ee:	f883 28bc 	strb.w	r2, [r3, #2236]	; 0x8bc
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	2222      	movs	r2, #34	; 0x22
 80075f6:	f883 28bd 	strb.w	r2, [r3, #2237]	; 0x8bd
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	2214      	movs	r2, #20
 80075fe:	f883 28be 	strb.w	r2, [r3, #2238]	; 0x8be
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	2208      	movs	r2, #8
 8007606:	f883 28bf 	strb.w	r2, [r3, #2239]	; 0x8bf
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	2202      	movs	r2, #2
 800760e:	f883 28c1 	strb.w	r2, [r3, #2241]	; 0x8c1
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	2201      	movs	r2, #1
 8007616:	f883 28c2 	strb.w	r2, [r3, #2242]	; 0x8c2
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2251      	movs	r2, #81	; 0x51
 800761e:	f883 28c3 	strb.w	r2, [r3, #2243]	; 0x8c3
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2209      	movs	r2, #9
 8007626:	f883 28c4 	strb.w	r2, [r3, #2244]	; 0x8c4
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2206      	movs	r2, #6
 800762e:	f883 28c5 	strb.w	r2, [r3, #2245]	; 0x8c5
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	2232      	movs	r2, #50	; 0x32
 8007636:	f883 28c6 	strb.w	r2, [r3, #2246]	; 0x8c6
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	2249      	movs	r2, #73	; 0x49
 800763e:	f883 28c7 	strb.w	r2, [r3, #2247]	; 0x8c7
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2279      	movs	r2, #121	; 0x79
 8007646:	f883 28c8 	strb.w	r2, [r3, #2248]	; 0x8c8
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	2241      	movs	r2, #65	; 0x41
 800764e:	f883 28c9 	strb.w	r2, [r3, #2249]	; 0x8c9
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	223e      	movs	r2, #62	; 0x3e
 8007656:	f883 28ca 	strb.w	r2, [r3, #2250]	; 0x8ca
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	227e      	movs	r2, #126	; 0x7e
 800765e:	f883 28cb 	strb.w	r2, [r3, #2251]	; 0x8cb
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	2211      	movs	r2, #17
 8007666:	f883 28cc 	strb.w	r2, [r3, #2252]	; 0x8cc
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	2211      	movs	r2, #17
 800766e:	f883 28cd 	strb.w	r2, [r3, #2253]	; 0x8cd
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	2211      	movs	r2, #17
 8007676:	f883 28ce 	strb.w	r2, [r3, #2254]	; 0x8ce
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	227e      	movs	r2, #126	; 0x7e
 800767e:	f883 28cf 	strb.w	r2, [r3, #2255]	; 0x8cf
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	227f      	movs	r2, #127	; 0x7f
 8007686:	f883 28d0 	strb.w	r2, [r3, #2256]	; 0x8d0
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2249      	movs	r2, #73	; 0x49
 800768e:	f883 28d1 	strb.w	r2, [r3, #2257]	; 0x8d1
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2249      	movs	r2, #73	; 0x49
 8007696:	f883 28d2 	strb.w	r2, [r3, #2258]	; 0x8d2
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2249      	movs	r2, #73	; 0x49
 800769e:	f883 28d3 	strb.w	r2, [r3, #2259]	; 0x8d3
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2236      	movs	r2, #54	; 0x36
 80076a6:	f883 28d4 	strb.w	r2, [r3, #2260]	; 0x8d4
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	223e      	movs	r2, #62	; 0x3e
 80076ae:	f883 28d5 	strb.w	r2, [r3, #2261]	; 0x8d5
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	2241      	movs	r2, #65	; 0x41
 80076b6:	f883 28d6 	strb.w	r2, [r3, #2262]	; 0x8d6
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	2241      	movs	r2, #65	; 0x41
 80076be:	f883 28d7 	strb.w	r2, [r3, #2263]	; 0x8d7
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	2241      	movs	r2, #65	; 0x41
 80076c6:	f883 28d8 	strb.w	r2, [r3, #2264]	; 0x8d8
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	2222      	movs	r2, #34	; 0x22
 80076ce:	f883 28d9 	strb.w	r2, [r3, #2265]	; 0x8d9
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	227f      	movs	r2, #127	; 0x7f
 80076d6:	f883 28da 	strb.w	r2, [r3, #2266]	; 0x8da
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	2241      	movs	r2, #65	; 0x41
 80076de:	f883 28db 	strb.w	r2, [r3, #2267]	; 0x8db
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	2241      	movs	r2, #65	; 0x41
 80076e6:	f883 28dc 	strb.w	r2, [r3, #2268]	; 0x8dc
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	2222      	movs	r2, #34	; 0x22
 80076ee:	f883 28dd 	strb.w	r2, [r3, #2269]	; 0x8dd
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	221c      	movs	r2, #28
 80076f6:	f883 28de 	strb.w	r2, [r3, #2270]	; 0x8de
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	227f      	movs	r2, #127	; 0x7f
 80076fe:	f883 28df 	strb.w	r2, [r3, #2271]	; 0x8df
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	2249      	movs	r2, #73	; 0x49
 8007706:	f883 28e0 	strb.w	r2, [r3, #2272]	; 0x8e0
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	2249      	movs	r2, #73	; 0x49
 800770e:	f883 28e1 	strb.w	r2, [r3, #2273]	; 0x8e1
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	2249      	movs	r2, #73	; 0x49
 8007716:	f883 28e2 	strb.w	r2, [r3, #2274]	; 0x8e2
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	2241      	movs	r2, #65	; 0x41
 800771e:	f883 28e3 	strb.w	r2, [r3, #2275]	; 0x8e3
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	227f      	movs	r2, #127	; 0x7f
 8007726:	f883 28e4 	strb.w	r2, [r3, #2276]	; 0x8e4
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	2209      	movs	r2, #9
 800772e:	f883 28e5 	strb.w	r2, [r3, #2277]	; 0x8e5
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2209      	movs	r2, #9
 8007736:	f883 28e6 	strb.w	r2, [r3, #2278]	; 0x8e6
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2201      	movs	r2, #1
 800773e:	f883 28e7 	strb.w	r2, [r3, #2279]	; 0x8e7
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	2201      	movs	r2, #1
 8007746:	f883 28e8 	strb.w	r2, [r3, #2280]	; 0x8e8
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	223e      	movs	r2, #62	; 0x3e
 800774e:	f883 28e9 	strb.w	r2, [r3, #2281]	; 0x8e9
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2241      	movs	r2, #65	; 0x41
 8007756:	f883 28ea 	strb.w	r2, [r3, #2282]	; 0x8ea
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2241      	movs	r2, #65	; 0x41
 800775e:	f883 28eb 	strb.w	r2, [r3, #2283]	; 0x8eb
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2251      	movs	r2, #81	; 0x51
 8007766:	f883 28ec 	strb.w	r2, [r3, #2284]	; 0x8ec
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2232      	movs	r2, #50	; 0x32
 800776e:	f883 28ed 	strb.w	r2, [r3, #2285]	; 0x8ed
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	227f      	movs	r2, #127	; 0x7f
 8007776:	f883 28ee 	strb.w	r2, [r3, #2286]	; 0x8ee
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2208      	movs	r2, #8
 800777e:	f883 28ef 	strb.w	r2, [r3, #2287]	; 0x8ef
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	2208      	movs	r2, #8
 8007786:	f883 28f0 	strb.w	r2, [r3, #2288]	; 0x8f0
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	2208      	movs	r2, #8
 800778e:	f883 28f1 	strb.w	r2, [r3, #2289]	; 0x8f1
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	227f      	movs	r2, #127	; 0x7f
 8007796:	f883 28f2 	strb.w	r2, [r3, #2290]	; 0x8f2
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2241      	movs	r2, #65	; 0x41
 800779e:	f883 28f4 	strb.w	r2, [r3, #2292]	; 0x8f4
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	227f      	movs	r2, #127	; 0x7f
 80077a6:	f883 28f5 	strb.w	r2, [r3, #2293]	; 0x8f5
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2241      	movs	r2, #65	; 0x41
 80077ae:	f883 28f6 	strb.w	r2, [r3, #2294]	; 0x8f6
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	2220      	movs	r2, #32
 80077b6:	f883 28f8 	strb.w	r2, [r3, #2296]	; 0x8f8
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2240      	movs	r2, #64	; 0x40
 80077be:	f883 28f9 	strb.w	r2, [r3, #2297]	; 0x8f9
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2241      	movs	r2, #65	; 0x41
 80077c6:	f883 28fa 	strb.w	r2, [r3, #2298]	; 0x8fa
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	223f      	movs	r2, #63	; 0x3f
 80077ce:	f883 28fb 	strb.w	r2, [r3, #2299]	; 0x8fb
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	2201      	movs	r2, #1
 80077d6:	f883 28fc 	strb.w	r2, [r3, #2300]	; 0x8fc
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	227f      	movs	r2, #127	; 0x7f
 80077de:	f883 28fd 	strb.w	r2, [r3, #2301]	; 0x8fd
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	2208      	movs	r2, #8
 80077e6:	f883 28fe 	strb.w	r2, [r3, #2302]	; 0x8fe
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	2214      	movs	r2, #20
 80077ee:	f883 28ff 	strb.w	r2, [r3, #2303]	; 0x8ff
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2222      	movs	r2, #34	; 0x22
 80077f6:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	2241      	movs	r2, #65	; 0x41
 80077fe:	f883 2901 	strb.w	r2, [r3, #2305]	; 0x901
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	227f      	movs	r2, #127	; 0x7f
 8007806:	f883 2902 	strb.w	r2, [r3, #2306]	; 0x902
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	2240      	movs	r2, #64	; 0x40
 800780e:	f883 2903 	strb.w	r2, [r3, #2307]	; 0x903
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	2240      	movs	r2, #64	; 0x40
 8007816:	f883 2904 	strb.w	r2, [r3, #2308]	; 0x904
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	2240      	movs	r2, #64	; 0x40
 800781e:	f883 2905 	strb.w	r2, [r3, #2309]	; 0x905
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	2240      	movs	r2, #64	; 0x40
 8007826:	f883 2906 	strb.w	r2, [r3, #2310]	; 0x906
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	227f      	movs	r2, #127	; 0x7f
 800782e:	f883 2907 	strb.w	r2, [r3, #2311]	; 0x907
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	2202      	movs	r2, #2
 8007836:	f883 2908 	strb.w	r2, [r3, #2312]	; 0x908
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	2204      	movs	r2, #4
 800783e:	f883 2909 	strb.w	r2, [r3, #2313]	; 0x909
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	2202      	movs	r2, #2
 8007846:	f883 290a 	strb.w	r2, [r3, #2314]	; 0x90a
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	227f      	movs	r2, #127	; 0x7f
 800784e:	f883 290b 	strb.w	r2, [r3, #2315]	; 0x90b
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	227f      	movs	r2, #127	; 0x7f
 8007856:	f883 290c 	strb.w	r2, [r3, #2316]	; 0x90c
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	2204      	movs	r2, #4
 800785e:	f883 290d 	strb.w	r2, [r3, #2317]	; 0x90d
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2208      	movs	r2, #8
 8007866:	f883 290e 	strb.w	r2, [r3, #2318]	; 0x90e
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2210      	movs	r2, #16
 800786e:	f883 290f 	strb.w	r2, [r3, #2319]	; 0x90f
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	227f      	movs	r2, #127	; 0x7f
 8007876:	f883 2910 	strb.w	r2, [r3, #2320]	; 0x910
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	223e      	movs	r2, #62	; 0x3e
 800787e:	f883 2911 	strb.w	r2, [r3, #2321]	; 0x911
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2241      	movs	r2, #65	; 0x41
 8007886:	f883 2912 	strb.w	r2, [r3, #2322]	; 0x912
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	2241      	movs	r2, #65	; 0x41
 800788e:	f883 2913 	strb.w	r2, [r3, #2323]	; 0x913
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2241      	movs	r2, #65	; 0x41
 8007896:	f883 2914 	strb.w	r2, [r3, #2324]	; 0x914
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	223e      	movs	r2, #62	; 0x3e
 800789e:	f883 2915 	strb.w	r2, [r3, #2325]	; 0x915
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	227f      	movs	r2, #127	; 0x7f
 80078a6:	f883 2916 	strb.w	r2, [r3, #2326]	; 0x916
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2209      	movs	r2, #9
 80078ae:	f883 2917 	strb.w	r2, [r3, #2327]	; 0x917
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2209      	movs	r2, #9
 80078b6:	f883 2918 	strb.w	r2, [r3, #2328]	; 0x918
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2209      	movs	r2, #9
 80078be:	f883 2919 	strb.w	r2, [r3, #2329]	; 0x919
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	2206      	movs	r2, #6
 80078c6:	f883 291a 	strb.w	r2, [r3, #2330]	; 0x91a
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	223e      	movs	r2, #62	; 0x3e
 80078ce:	f883 291b 	strb.w	r2, [r3, #2331]	; 0x91b
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2241      	movs	r2, #65	; 0x41
 80078d6:	f883 291c 	strb.w	r2, [r3, #2332]	; 0x91c
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	2251      	movs	r2, #81	; 0x51
 80078de:	f883 291d 	strb.w	r2, [r3, #2333]	; 0x91d
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2221      	movs	r2, #33	; 0x21
 80078e6:	f883 291e 	strb.w	r2, [r3, #2334]	; 0x91e
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	225e      	movs	r2, #94	; 0x5e
 80078ee:	f883 291f 	strb.w	r2, [r3, #2335]	; 0x91f
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	227f      	movs	r2, #127	; 0x7f
 80078f6:	f883 2920 	strb.w	r2, [r3, #2336]	; 0x920
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2209      	movs	r2, #9
 80078fe:	f883 2921 	strb.w	r2, [r3, #2337]	; 0x921
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2219      	movs	r2, #25
 8007906:	f883 2922 	strb.w	r2, [r3, #2338]	; 0x922
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	2229      	movs	r2, #41	; 0x29
 800790e:	f883 2923 	strb.w	r2, [r3, #2339]	; 0x923
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2246      	movs	r2, #70	; 0x46
 8007916:	f883 2924 	strb.w	r2, [r3, #2340]	; 0x924
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2246      	movs	r2, #70	; 0x46
 800791e:	f883 2925 	strb.w	r2, [r3, #2341]	; 0x925
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2249      	movs	r2, #73	; 0x49
 8007926:	f883 2926 	strb.w	r2, [r3, #2342]	; 0x926
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2249      	movs	r2, #73	; 0x49
 800792e:	f883 2927 	strb.w	r2, [r3, #2343]	; 0x927
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2249      	movs	r2, #73	; 0x49
 8007936:	f883 2928 	strb.w	r2, [r3, #2344]	; 0x928
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2231      	movs	r2, #49	; 0x31
 800793e:	f883 2929 	strb.w	r2, [r3, #2345]	; 0x929
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	2201      	movs	r2, #1
 8007946:	f883 292a 	strb.w	r2, [r3, #2346]	; 0x92a
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2201      	movs	r2, #1
 800794e:	f883 292b 	strb.w	r2, [r3, #2347]	; 0x92b
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	227f      	movs	r2, #127	; 0x7f
 8007956:	f883 292c 	strb.w	r2, [r3, #2348]	; 0x92c
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	2201      	movs	r2, #1
 800795e:	f883 292d 	strb.w	r2, [r3, #2349]	; 0x92d
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	2201      	movs	r2, #1
 8007966:	f883 292e 	strb.w	r2, [r3, #2350]	; 0x92e
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	223f      	movs	r2, #63	; 0x3f
 800796e:	f883 292f 	strb.w	r2, [r3, #2351]	; 0x92f
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2240      	movs	r2, #64	; 0x40
 8007976:	f883 2930 	strb.w	r2, [r3, #2352]	; 0x930
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2240      	movs	r2, #64	; 0x40
 800797e:	f883 2931 	strb.w	r2, [r3, #2353]	; 0x931
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	2240      	movs	r2, #64	; 0x40
 8007986:	f883 2932 	strb.w	r2, [r3, #2354]	; 0x932
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	223f      	movs	r2, #63	; 0x3f
 800798e:	f883 2933 	strb.w	r2, [r3, #2355]	; 0x933
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	221f      	movs	r2, #31
 8007996:	f883 2934 	strb.w	r2, [r3, #2356]	; 0x934
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2220      	movs	r2, #32
 800799e:	f883 2935 	strb.w	r2, [r3, #2357]	; 0x935
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	2240      	movs	r2, #64	; 0x40
 80079a6:	f883 2936 	strb.w	r2, [r3, #2358]	; 0x936
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	2220      	movs	r2, #32
 80079ae:	f883 2937 	strb.w	r2, [r3, #2359]	; 0x937
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	221f      	movs	r2, #31
 80079b6:	f883 2938 	strb.w	r2, [r3, #2360]	; 0x938
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	227f      	movs	r2, #127	; 0x7f
 80079be:	f883 2939 	strb.w	r2, [r3, #2361]	; 0x939
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	2220      	movs	r2, #32
 80079c6:	f883 293a 	strb.w	r2, [r3, #2362]	; 0x93a
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	2218      	movs	r2, #24
 80079ce:	f883 293b 	strb.w	r2, [r3, #2363]	; 0x93b
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	2220      	movs	r2, #32
 80079d6:	f883 293c 	strb.w	r2, [r3, #2364]	; 0x93c
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	227f      	movs	r2, #127	; 0x7f
 80079de:	f883 293d 	strb.w	r2, [r3, #2365]	; 0x93d
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2263      	movs	r2, #99	; 0x63
 80079e6:	f883 293e 	strb.w	r2, [r3, #2366]	; 0x93e
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	2214      	movs	r2, #20
 80079ee:	f883 293f 	strb.w	r2, [r3, #2367]	; 0x93f
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	2208      	movs	r2, #8
 80079f6:	f883 2940 	strb.w	r2, [r3, #2368]	; 0x940
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	2214      	movs	r2, #20
 80079fe:	f883 2941 	strb.w	r2, [r3, #2369]	; 0x941
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	2263      	movs	r2, #99	; 0x63
 8007a06:	f883 2942 	strb.w	r2, [r3, #2370]	; 0x942
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	2203      	movs	r2, #3
 8007a0e:	f883 2943 	strb.w	r2, [r3, #2371]	; 0x943
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	2204      	movs	r2, #4
 8007a16:	f883 2944 	strb.w	r2, [r3, #2372]	; 0x944
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	2278      	movs	r2, #120	; 0x78
 8007a1e:	f883 2945 	strb.w	r2, [r3, #2373]	; 0x945
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2204      	movs	r2, #4
 8007a26:	f883 2946 	strb.w	r2, [r3, #2374]	; 0x946
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2203      	movs	r2, #3
 8007a2e:	f883 2947 	strb.w	r2, [r3, #2375]	; 0x947
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	2261      	movs	r2, #97	; 0x61
 8007a36:	f883 2948 	strb.w	r2, [r3, #2376]	; 0x948
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	2251      	movs	r2, #81	; 0x51
 8007a3e:	f883 2949 	strb.w	r2, [r3, #2377]	; 0x949
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	2249      	movs	r2, #73	; 0x49
 8007a46:	f883 294a 	strb.w	r2, [r3, #2378]	; 0x94a
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	2245      	movs	r2, #69	; 0x45
 8007a4e:	f883 294b 	strb.w	r2, [r3, #2379]	; 0x94b
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2243      	movs	r2, #67	; 0x43
 8007a56:	f883 294c 	strb.w	r2, [r3, #2380]	; 0x94c
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	227f      	movs	r2, #127	; 0x7f
 8007a5e:	f883 294f 	strb.w	r2, [r3, #2383]	; 0x94f
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2241      	movs	r2, #65	; 0x41
 8007a66:	f883 2950 	strb.w	r2, [r3, #2384]	; 0x950
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2241      	movs	r2, #65	; 0x41
 8007a6e:	f883 2951 	strb.w	r2, [r3, #2385]	; 0x951
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	2202      	movs	r2, #2
 8007a76:	f883 2952 	strb.w	r2, [r3, #2386]	; 0x952
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	2204      	movs	r2, #4
 8007a7e:	f883 2953 	strb.w	r2, [r3, #2387]	; 0x953
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	2208      	movs	r2, #8
 8007a86:	f883 2954 	strb.w	r2, [r3, #2388]	; 0x954
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2210      	movs	r2, #16
 8007a8e:	f883 2955 	strb.w	r2, [r3, #2389]	; 0x955
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	2220      	movs	r2, #32
 8007a96:	f883 2956 	strb.w	r2, [r3, #2390]	; 0x956
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	2241      	movs	r2, #65	; 0x41
 8007a9e:	f883 2957 	strb.w	r2, [r3, #2391]	; 0x957
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2241      	movs	r2, #65	; 0x41
 8007aa6:	f883 2958 	strb.w	r2, [r3, #2392]	; 0x958
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	227f      	movs	r2, #127	; 0x7f
 8007aae:	f883 2959 	strb.w	r2, [r3, #2393]	; 0x959
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2204      	movs	r2, #4
 8007ab6:	f883 295c 	strb.w	r2, [r3, #2396]	; 0x95c
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	2202      	movs	r2, #2
 8007abe:	f883 295d 	strb.w	r2, [r3, #2397]	; 0x95d
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2201      	movs	r2, #1
 8007ac6:	f883 295e 	strb.w	r2, [r3, #2398]	; 0x95e
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	2202      	movs	r2, #2
 8007ace:	f883 295f 	strb.w	r2, [r3, #2399]	; 0x95f
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	2204      	movs	r2, #4
 8007ad6:	f883 2960 	strb.w	r2, [r3, #2400]	; 0x960
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	2240      	movs	r2, #64	; 0x40
 8007ade:	f883 2961 	strb.w	r2, [r3, #2401]	; 0x961
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2240      	movs	r2, #64	; 0x40
 8007ae6:	f883 2962 	strb.w	r2, [r3, #2402]	; 0x962
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2240      	movs	r2, #64	; 0x40
 8007aee:	f883 2963 	strb.w	r2, [r3, #2403]	; 0x963
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	2240      	movs	r2, #64	; 0x40
 8007af6:	f883 2964 	strb.w	r2, [r3, #2404]	; 0x964
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	2240      	movs	r2, #64	; 0x40
 8007afe:	f883 2965 	strb.w	r2, [r3, #2405]	; 0x965
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2201      	movs	r2, #1
 8007b06:	f883 2967 	strb.w	r2, [r3, #2407]	; 0x967
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2202      	movs	r2, #2
 8007b0e:	f883 2968 	strb.w	r2, [r3, #2408]	; 0x968
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	2204      	movs	r2, #4
 8007b16:	f883 2969 	strb.w	r2, [r3, #2409]	; 0x969
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	2220      	movs	r2, #32
 8007b1e:	f883 296b 	strb.w	r2, [r3, #2411]	; 0x96b
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2254      	movs	r2, #84	; 0x54
 8007b26:	f883 296c 	strb.w	r2, [r3, #2412]	; 0x96c
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2254      	movs	r2, #84	; 0x54
 8007b2e:	f883 296d 	strb.w	r2, [r3, #2413]	; 0x96d
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	2254      	movs	r2, #84	; 0x54
 8007b36:	f883 296e 	strb.w	r2, [r3, #2414]	; 0x96e
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2278      	movs	r2, #120	; 0x78
 8007b3e:	f883 296f 	strb.w	r2, [r3, #2415]	; 0x96f
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	227f      	movs	r2, #127	; 0x7f
 8007b46:	f883 2970 	strb.w	r2, [r3, #2416]	; 0x970
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	2248      	movs	r2, #72	; 0x48
 8007b4e:	f883 2971 	strb.w	r2, [r3, #2417]	; 0x971
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	2244      	movs	r2, #68	; 0x44
 8007b56:	f883 2972 	strb.w	r2, [r3, #2418]	; 0x972
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2244      	movs	r2, #68	; 0x44
 8007b5e:	f883 2973 	strb.w	r2, [r3, #2419]	; 0x973
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	2238      	movs	r2, #56	; 0x38
 8007b66:	f883 2974 	strb.w	r2, [r3, #2420]	; 0x974
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	2238      	movs	r2, #56	; 0x38
 8007b6e:	f883 2975 	strb.w	r2, [r3, #2421]	; 0x975
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2244      	movs	r2, #68	; 0x44
 8007b76:	f883 2976 	strb.w	r2, [r3, #2422]	; 0x976
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2244      	movs	r2, #68	; 0x44
 8007b7e:	f883 2977 	strb.w	r2, [r3, #2423]	; 0x977
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	2244      	movs	r2, #68	; 0x44
 8007b86:	f883 2978 	strb.w	r2, [r3, #2424]	; 0x978
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	2220      	movs	r2, #32
 8007b8e:	f883 2979 	strb.w	r2, [r3, #2425]	; 0x979
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2238      	movs	r2, #56	; 0x38
 8007b96:	f883 297a 	strb.w	r2, [r3, #2426]	; 0x97a
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2244      	movs	r2, #68	; 0x44
 8007b9e:	f883 297b 	strb.w	r2, [r3, #2427]	; 0x97b
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2244      	movs	r2, #68	; 0x44
 8007ba6:	f883 297c 	strb.w	r2, [r3, #2428]	; 0x97c
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	2248      	movs	r2, #72	; 0x48
 8007bae:	f883 297d 	strb.w	r2, [r3, #2429]	; 0x97d
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	227f      	movs	r2, #127	; 0x7f
 8007bb6:	f883 297e 	strb.w	r2, [r3, #2430]	; 0x97e
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2238      	movs	r2, #56	; 0x38
 8007bbe:	f883 297f 	strb.w	r2, [r3, #2431]	; 0x97f
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	2254      	movs	r2, #84	; 0x54
 8007bc6:	f883 2980 	strb.w	r2, [r3, #2432]	; 0x980
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	2254      	movs	r2, #84	; 0x54
 8007bce:	f883 2981 	strb.w	r2, [r3, #2433]	; 0x981
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	2254      	movs	r2, #84	; 0x54
 8007bd6:	f883 2982 	strb.w	r2, [r3, #2434]	; 0x982
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2218      	movs	r2, #24
 8007bde:	f883 2983 	strb.w	r2, [r3, #2435]	; 0x983
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	2208      	movs	r2, #8
 8007be6:	f883 2984 	strb.w	r2, [r3, #2436]	; 0x984
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	227e      	movs	r2, #126	; 0x7e
 8007bee:	f883 2985 	strb.w	r2, [r3, #2437]	; 0x985
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2209      	movs	r2, #9
 8007bf6:	f883 2986 	strb.w	r2, [r3, #2438]	; 0x986
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	2201      	movs	r2, #1
 8007bfe:	f883 2987 	strb.w	r2, [r3, #2439]	; 0x987
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	2202      	movs	r2, #2
 8007c06:	f883 2988 	strb.w	r2, [r3, #2440]	; 0x988
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	2208      	movs	r2, #8
 8007c0e:	f883 2989 	strb.w	r2, [r3, #2441]	; 0x989
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	2214      	movs	r2, #20
 8007c16:	f883 298a 	strb.w	r2, [r3, #2442]	; 0x98a
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2254      	movs	r2, #84	; 0x54
 8007c1e:	f883 298b 	strb.w	r2, [r3, #2443]	; 0x98b
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	2254      	movs	r2, #84	; 0x54
 8007c26:	f883 298c 	strb.w	r2, [r3, #2444]	; 0x98c
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	223c      	movs	r2, #60	; 0x3c
 8007c2e:	f883 298d 	strb.w	r2, [r3, #2445]	; 0x98d
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	227f      	movs	r2, #127	; 0x7f
 8007c36:	f883 298e 	strb.w	r2, [r3, #2446]	; 0x98e
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2208      	movs	r2, #8
 8007c3e:	f883 298f 	strb.w	r2, [r3, #2447]	; 0x98f
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2204      	movs	r2, #4
 8007c46:	f883 2990 	strb.w	r2, [r3, #2448]	; 0x990
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	2204      	movs	r2, #4
 8007c4e:	f883 2991 	strb.w	r2, [r3, #2449]	; 0x991
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	2278      	movs	r2, #120	; 0x78
 8007c56:	f883 2992 	strb.w	r2, [r3, #2450]	; 0x992
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	2244      	movs	r2, #68	; 0x44
 8007c5e:	f883 2994 	strb.w	r2, [r3, #2452]	; 0x994
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	227d      	movs	r2, #125	; 0x7d
 8007c66:	f883 2995 	strb.w	r2, [r3, #2453]	; 0x995
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2240      	movs	r2, #64	; 0x40
 8007c6e:	f883 2996 	strb.w	r2, [r3, #2454]	; 0x996
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2220      	movs	r2, #32
 8007c76:	f883 2998 	strb.w	r2, [r3, #2456]	; 0x998
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	2240      	movs	r2, #64	; 0x40
 8007c7e:	f883 2999 	strb.w	r2, [r3, #2457]	; 0x999
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	2244      	movs	r2, #68	; 0x44
 8007c86:	f883 299a 	strb.w	r2, [r3, #2458]	; 0x99a
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	223d      	movs	r2, #61	; 0x3d
 8007c8e:	f883 299b 	strb.w	r2, [r3, #2459]	; 0x99b
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	227f      	movs	r2, #127	; 0x7f
 8007c96:	f883 299e 	strb.w	r2, [r3, #2462]	; 0x99e
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	2210      	movs	r2, #16
 8007c9e:	f883 299f 	strb.w	r2, [r3, #2463]	; 0x99f
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	2228      	movs	r2, #40	; 0x28
 8007ca6:	f883 29a0 	strb.w	r2, [r3, #2464]	; 0x9a0
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	2244      	movs	r2, #68	; 0x44
 8007cae:	f883 29a1 	strb.w	r2, [r3, #2465]	; 0x9a1
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	2241      	movs	r2, #65	; 0x41
 8007cb6:	f883 29a3 	strb.w	r2, [r3, #2467]	; 0x9a3
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	227f      	movs	r2, #127	; 0x7f
 8007cbe:	f883 29a4 	strb.w	r2, [r3, #2468]	; 0x9a4
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	2240      	movs	r2, #64	; 0x40
 8007cc6:	f883 29a5 	strb.w	r2, [r3, #2469]	; 0x9a5
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	227c      	movs	r2, #124	; 0x7c
 8007cce:	f883 29a7 	strb.w	r2, [r3, #2471]	; 0x9a7
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	2204      	movs	r2, #4
 8007cd6:	f883 29a8 	strb.w	r2, [r3, #2472]	; 0x9a8
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	2218      	movs	r2, #24
 8007cde:	f883 29a9 	strb.w	r2, [r3, #2473]	; 0x9a9
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	2204      	movs	r2, #4
 8007ce6:	f883 29aa 	strb.w	r2, [r3, #2474]	; 0x9aa
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	2278      	movs	r2, #120	; 0x78
 8007cee:	f883 29ab 	strb.w	r2, [r3, #2475]	; 0x9ab
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	227c      	movs	r2, #124	; 0x7c
 8007cf6:	f883 29ac 	strb.w	r2, [r3, #2476]	; 0x9ac
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2208      	movs	r2, #8
 8007cfe:	f883 29ad 	strb.w	r2, [r3, #2477]	; 0x9ad
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	2204      	movs	r2, #4
 8007d06:	f883 29ae 	strb.w	r2, [r3, #2478]	; 0x9ae
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	2204      	movs	r2, #4
 8007d0e:	f883 29af 	strb.w	r2, [r3, #2479]	; 0x9af
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2278      	movs	r2, #120	; 0x78
 8007d16:	f883 29b0 	strb.w	r2, [r3, #2480]	; 0x9b0
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	2238      	movs	r2, #56	; 0x38
 8007d1e:	f883 29b1 	strb.w	r2, [r3, #2481]	; 0x9b1
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	2244      	movs	r2, #68	; 0x44
 8007d26:	f883 29b2 	strb.w	r2, [r3, #2482]	; 0x9b2
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	2244      	movs	r2, #68	; 0x44
 8007d2e:	f883 29b3 	strb.w	r2, [r3, #2483]	; 0x9b3
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	2244      	movs	r2, #68	; 0x44
 8007d36:	f883 29b4 	strb.w	r2, [r3, #2484]	; 0x9b4
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2238      	movs	r2, #56	; 0x38
 8007d3e:	f883 29b5 	strb.w	r2, [r3, #2485]	; 0x9b5
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	227c      	movs	r2, #124	; 0x7c
 8007d46:	f883 29b6 	strb.w	r2, [r3, #2486]	; 0x9b6
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	2214      	movs	r2, #20
 8007d4e:	f883 29b7 	strb.w	r2, [r3, #2487]	; 0x9b7
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2214      	movs	r2, #20
 8007d56:	f883 29b8 	strb.w	r2, [r3, #2488]	; 0x9b8
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2214      	movs	r2, #20
 8007d5e:	f883 29b9 	strb.w	r2, [r3, #2489]	; 0x9b9
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2208      	movs	r2, #8
 8007d66:	f883 29ba 	strb.w	r2, [r3, #2490]	; 0x9ba
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2208      	movs	r2, #8
 8007d6e:	f883 29bb 	strb.w	r2, [r3, #2491]	; 0x9bb
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	2214      	movs	r2, #20
 8007d76:	f883 29bc 	strb.w	r2, [r3, #2492]	; 0x9bc
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2214      	movs	r2, #20
 8007d7e:	f883 29bd 	strb.w	r2, [r3, #2493]	; 0x9bd
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	2218      	movs	r2, #24
 8007d86:	f883 29be 	strb.w	r2, [r3, #2494]	; 0x9be
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	227c      	movs	r2, #124	; 0x7c
 8007d8e:	f883 29bf 	strb.w	r2, [r3, #2495]	; 0x9bf
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	227c      	movs	r2, #124	; 0x7c
 8007d96:	f883 29c0 	strb.w	r2, [r3, #2496]	; 0x9c0
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	2208      	movs	r2, #8
 8007d9e:	f883 29c1 	strb.w	r2, [r3, #2497]	; 0x9c1
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	2204      	movs	r2, #4
 8007da6:	f883 29c2 	strb.w	r2, [r3, #2498]	; 0x9c2
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	2204      	movs	r2, #4
 8007dae:	f883 29c3 	strb.w	r2, [r3, #2499]	; 0x9c3
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	2208      	movs	r2, #8
 8007db6:	f883 29c4 	strb.w	r2, [r3, #2500]	; 0x9c4
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	2248      	movs	r2, #72	; 0x48
 8007dbe:	f883 29c5 	strb.w	r2, [r3, #2501]	; 0x9c5
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	2254      	movs	r2, #84	; 0x54
 8007dc6:	f883 29c6 	strb.w	r2, [r3, #2502]	; 0x9c6
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	2254      	movs	r2, #84	; 0x54
 8007dce:	f883 29c7 	strb.w	r2, [r3, #2503]	; 0x9c7
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	2254      	movs	r2, #84	; 0x54
 8007dd6:	f883 29c8 	strb.w	r2, [r3, #2504]	; 0x9c8
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2220      	movs	r2, #32
 8007dde:	f883 29c9 	strb.w	r2, [r3, #2505]	; 0x9c9
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2204      	movs	r2, #4
 8007de6:	f883 29ca 	strb.w	r2, [r3, #2506]	; 0x9ca
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	223f      	movs	r2, #63	; 0x3f
 8007dee:	f883 29cb 	strb.w	r2, [r3, #2507]	; 0x9cb
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2244      	movs	r2, #68	; 0x44
 8007df6:	f883 29cc 	strb.w	r2, [r3, #2508]	; 0x9cc
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2240      	movs	r2, #64	; 0x40
 8007dfe:	f883 29cd 	strb.w	r2, [r3, #2509]	; 0x9cd
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	2220      	movs	r2, #32
 8007e06:	f883 29ce 	strb.w	r2, [r3, #2510]	; 0x9ce
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	223c      	movs	r2, #60	; 0x3c
 8007e0e:	f883 29cf 	strb.w	r2, [r3, #2511]	; 0x9cf
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	2240      	movs	r2, #64	; 0x40
 8007e16:	f883 29d0 	strb.w	r2, [r3, #2512]	; 0x9d0
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2240      	movs	r2, #64	; 0x40
 8007e1e:	f883 29d1 	strb.w	r2, [r3, #2513]	; 0x9d1
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	2220      	movs	r2, #32
 8007e26:	f883 29d2 	strb.w	r2, [r3, #2514]	; 0x9d2
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	227c      	movs	r2, #124	; 0x7c
 8007e2e:	f883 29d3 	strb.w	r2, [r3, #2515]	; 0x9d3
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	221c      	movs	r2, #28
 8007e36:	f883 29d4 	strb.w	r2, [r3, #2516]	; 0x9d4
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	2220      	movs	r2, #32
 8007e3e:	f883 29d5 	strb.w	r2, [r3, #2517]	; 0x9d5
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	2240      	movs	r2, #64	; 0x40
 8007e46:	f883 29d6 	strb.w	r2, [r3, #2518]	; 0x9d6
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2220      	movs	r2, #32
 8007e4e:	f883 29d7 	strb.w	r2, [r3, #2519]	; 0x9d7
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	221c      	movs	r2, #28
 8007e56:	f883 29d8 	strb.w	r2, [r3, #2520]	; 0x9d8
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	223c      	movs	r2, #60	; 0x3c
 8007e5e:	f883 29d9 	strb.w	r2, [r3, #2521]	; 0x9d9
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	2240      	movs	r2, #64	; 0x40
 8007e66:	f883 29da 	strb.w	r2, [r3, #2522]	; 0x9da
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2230      	movs	r2, #48	; 0x30
 8007e6e:	f883 29db 	strb.w	r2, [r3, #2523]	; 0x9db
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	2240      	movs	r2, #64	; 0x40
 8007e76:	f883 29dc 	strb.w	r2, [r3, #2524]	; 0x9dc
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	223c      	movs	r2, #60	; 0x3c
 8007e7e:	f883 29dd 	strb.w	r2, [r3, #2525]	; 0x9dd
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	2244      	movs	r2, #68	; 0x44
 8007e86:	f883 29de 	strb.w	r2, [r3, #2526]	; 0x9de
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	2228      	movs	r2, #40	; 0x28
 8007e8e:	f883 29df 	strb.w	r2, [r3, #2527]	; 0x9df
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	2210      	movs	r2, #16
 8007e96:	f883 29e0 	strb.w	r2, [r3, #2528]	; 0x9e0
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	2228      	movs	r2, #40	; 0x28
 8007e9e:	f883 29e1 	strb.w	r2, [r3, #2529]	; 0x9e1
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	2244      	movs	r2, #68	; 0x44
 8007ea6:	f883 29e2 	strb.w	r2, [r3, #2530]	; 0x9e2
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	220c      	movs	r2, #12
 8007eae:	f883 29e3 	strb.w	r2, [r3, #2531]	; 0x9e3
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	2250      	movs	r2, #80	; 0x50
 8007eb6:	f883 29e4 	strb.w	r2, [r3, #2532]	; 0x9e4
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2250      	movs	r2, #80	; 0x50
 8007ebe:	f883 29e5 	strb.w	r2, [r3, #2533]	; 0x9e5
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	2250      	movs	r2, #80	; 0x50
 8007ec6:	f883 29e6 	strb.w	r2, [r3, #2534]	; 0x9e6
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	223c      	movs	r2, #60	; 0x3c
 8007ece:	f883 29e7 	strb.w	r2, [r3, #2535]	; 0x9e7
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	2244      	movs	r2, #68	; 0x44
 8007ed6:	f883 29e8 	strb.w	r2, [r3, #2536]	; 0x9e8
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2264      	movs	r2, #100	; 0x64
 8007ede:	f883 29e9 	strb.w	r2, [r3, #2537]	; 0x9e9
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2254      	movs	r2, #84	; 0x54
 8007ee6:	f883 29ea 	strb.w	r2, [r3, #2538]	; 0x9ea
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	224c      	movs	r2, #76	; 0x4c
 8007eee:	f883 29eb 	strb.w	r2, [r3, #2539]	; 0x9eb
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	2244      	movs	r2, #68	; 0x44
 8007ef6:	f883 29ec 	strb.w	r2, [r3, #2540]	; 0x9ec
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2208      	movs	r2, #8
 8007efe:	f883 29ee 	strb.w	r2, [r3, #2542]	; 0x9ee
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	2236      	movs	r2, #54	; 0x36
 8007f06:	f883 29ef 	strb.w	r2, [r3, #2543]	; 0x9ef
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	2241      	movs	r2, #65	; 0x41
 8007f0e:	f883 29f0 	strb.w	r2, [r3, #2544]	; 0x9f0
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	227f      	movs	r2, #127	; 0x7f
 8007f16:	f883 29f4 	strb.w	r2, [r3, #2548]	; 0x9f4
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	2241      	movs	r2, #65	; 0x41
 8007f1e:	f883 29f8 	strb.w	r2, [r3, #2552]	; 0x9f8
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	2236      	movs	r2, #54	; 0x36
 8007f26:	f883 29f9 	strb.w	r2, [r3, #2553]	; 0x9f9
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	2208      	movs	r2, #8
 8007f2e:	f883 29fa 	strb.w	r2, [r3, #2554]	; 0x9fa
	// TODO Auto-generated constructor stub

}
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	4618      	mov	r0, r3
 8007f36:	3708      	adds	r7, #8
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	bdb0      	pop	{r4, r5, r7, pc}

08007f3c <_ZN4GLCDD1Ev>:

GLCD::~GLCD() {
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b082      	sub	sp, #8
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
 8007f44:	4a05      	ldr	r2, [pc, #20]	; (8007f5c <_ZN4GLCDD1Ev+0x20>)
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	601a      	str	r2, [r3, #0]
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	4618      	mov	r0, r3
 8007f4e:	f7fb fe23 	bl	8003b98 <_ZN6commonD1Ev>
	// TODO Auto-generated destructor stub
}
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	4618      	mov	r0, r3
 8007f56:	3708      	adds	r7, #8
 8007f58:	46bd      	mov	sp, r7
 8007f5a:	bd80      	pop	{r7, pc}
 8007f5c:	080108f8 	.word	0x080108f8

08007f60 <_ZN4GLCDD0Ev>:
GLCD::~GLCD() {
 8007f60:	b580      	push	{r7, lr}
 8007f62:	b082      	sub	sp, #8
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
}
 8007f68:	6878      	ldr	r0, [r7, #4]
 8007f6a:	f7ff ffe7 	bl	8007f3c <_ZN4GLCDD1Ev>
 8007f6e:	f640 2104 	movw	r1, #2564	; 0xa04
 8007f72:	6878      	ldr	r0, [r7, #4]
 8007f74:	f007 fdd1 	bl	800fb1a <_ZdlPvj>
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	3708      	adds	r7, #8
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	bd80      	pop	{r7, pc}
	...

08007f84 <_ZN4GLCD9m_ctrloffEv>:

void GLCD::m_ctrloff(){
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b082      	sub	sp, #8
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	2110      	movs	r1, #16
 8007f90:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007f94:	f002 fe7a 	bl	800ac8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8007f98:	2200      	movs	r2, #0
 8007f9a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007f9e:	480c      	ldr	r0, [pc, #48]	; (8007fd0 <_ZN4GLCD9m_ctrloffEv+0x4c>)
 8007fa0:	f002 fe74 	bl	800ac8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007faa:	4809      	ldr	r0, [pc, #36]	; (8007fd0 <_ZN4GLCD9m_ctrloffEv+0x4c>)
 8007fac:	f002 fe6e 	bl	800ac8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_RESET);
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	2104      	movs	r1, #4
 8007fb4:	4807      	ldr	r0, [pc, #28]	; (8007fd4 <_ZN4GLCD9m_ctrloffEv+0x50>)
 8007fb6:	f002 fe69 	bl	800ac8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_RESET);
 8007fba:	2200      	movs	r2, #0
 8007fbc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007fc0:	4803      	ldr	r0, [pc, #12]	; (8007fd0 <_ZN4GLCD9m_ctrloffEv+0x4c>)
 8007fc2:	f002 fe63 	bl	800ac8c <HAL_GPIO_WritePin>
}
 8007fc6:	bf00      	nop
 8007fc8:	3708      	adds	r7, #8
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	bd80      	pop	{r7, pc}
 8007fce:	bf00      	nop
 8007fd0:	48000800 	.word	0x48000800
 8007fd4:	48000c00 	.word	0x48000c00

08007fd8 <_ZN4GLCD7m_delayEjh>:
	__HAL_TIM_SET_COUNTER(&htim1, 0);  // reset the counter
	while ((__HAL_TIM_GET_COUNTER(&htim1))<delay);  // wait for the delay to complete
}

void GLCD::m_delay(unsigned int j,uint8_t a)
{
 8007fd8:	b480      	push	{r7}
 8007fda:	b087      	sub	sp, #28
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	60f8      	str	r0, [r7, #12]
 8007fe0:	60b9      	str	r1, [r7, #8]
 8007fe2:	4613      	mov	r3, r2
 8007fe4:	71fb      	strb	r3, [r7, #7]
	unsigned int i,k;
	for(i=0;i<j;i++)
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	617b      	str	r3, [r7, #20]
 8007fea:	697a      	ldr	r2, [r7, #20]
 8007fec:	68bb      	ldr	r3, [r7, #8]
 8007fee:	429a      	cmp	r2, r3
 8007ff0:	d20d      	bcs.n	800800e <_ZN4GLCD7m_delayEjh+0x36>
 	{for(k=0;k<a;k++);
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	613b      	str	r3, [r7, #16]
 8007ff6:	79fb      	ldrb	r3, [r7, #7]
 8007ff8:	693a      	ldr	r2, [r7, #16]
 8007ffa:	429a      	cmp	r2, r3
 8007ffc:	d203      	bcs.n	8008006 <_ZN4GLCD7m_delayEjh+0x2e>
 8007ffe:	693b      	ldr	r3, [r7, #16]
 8008000:	3301      	adds	r3, #1
 8008002:	613b      	str	r3, [r7, #16]
 8008004:	e7f7      	b.n	8007ff6 <_ZN4GLCD7m_delayEjh+0x1e>
	for(i=0;i<j;i++)
 8008006:	697b      	ldr	r3, [r7, #20]
 8008008:	3301      	adds	r3, #1
 800800a:	617b      	str	r3, [r7, #20]
 800800c:	e7ed      	b.n	8007fea <_ZN4GLCD7m_delayEjh+0x12>
	}
}
 800800e:	bf00      	nop
 8008010:	371c      	adds	r7, #28
 8008012:	46bd      	mov	sp, r7
 8008014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008018:	4770      	bx	lr
	...

0800801c <_ZN4GLCD16m_IOWritethedataEh>:

void GLCD::m_IOWritethedata(const uint8_t finput)
{
 800801c:	b580      	push	{r7, lr}
 800801e:	b082      	sub	sp, #8
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
 8008024:	460b      	mov	r3, r1
 8008026:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(GPIOC,LCDD0_Pin,ReadtheValueAssignPinstate(0,finput));
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	78fa      	ldrb	r2, [r7, #3]
 800802c:	2100      	movs	r1, #0
 800802e:	4618      	mov	r0, r3
 8008030:	f7fb ffe8 	bl	8004004 <_ZN6common26ReadtheValueAssignPinstateEhh>
 8008034:	4603      	mov	r3, r0
 8008036:	461a      	mov	r2, r3
 8008038:	2108      	movs	r1, #8
 800803a:	482f      	ldr	r0, [pc, #188]	; (80080f8 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 800803c:	f002 fe26 	bl	800ac8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD1_Pin,ReadtheValueAssignPinstate(1,finput));
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	78fa      	ldrb	r2, [r7, #3]
 8008044:	2101      	movs	r1, #1
 8008046:	4618      	mov	r0, r3
 8008048:	f7fb ffdc 	bl	8004004 <_ZN6common26ReadtheValueAssignPinstateEhh>
 800804c:	4603      	mov	r3, r0
 800804e:	461a      	mov	r2, r3
 8008050:	2104      	movs	r1, #4
 8008052:	4829      	ldr	r0, [pc, #164]	; (80080f8 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 8008054:	f002 fe1a 	bl	800ac8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD2_Pin,ReadtheValueAssignPinstate(2,finput));
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	78fa      	ldrb	r2, [r7, #3]
 800805c:	2102      	movs	r1, #2
 800805e:	4618      	mov	r0, r3
 8008060:	f7fb ffd0 	bl	8004004 <_ZN6common26ReadtheValueAssignPinstateEhh>
 8008064:	4603      	mov	r3, r0
 8008066:	461a      	mov	r2, r3
 8008068:	2102      	movs	r1, #2
 800806a:	4823      	ldr	r0, [pc, #140]	; (80080f8 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 800806c:	f002 fe0e 	bl	800ac8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD3_Pin,ReadtheValueAssignPinstate(3,finput));
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	78fa      	ldrb	r2, [r7, #3]
 8008074:	2103      	movs	r1, #3
 8008076:	4618      	mov	r0, r3
 8008078:	f7fb ffc4 	bl	8004004 <_ZN6common26ReadtheValueAssignPinstateEhh>
 800807c:	4603      	mov	r3, r0
 800807e:	461a      	mov	r2, r3
 8008080:	2101      	movs	r1, #1
 8008082:	481d      	ldr	r0, [pc, #116]	; (80080f8 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 8008084:	f002 fe02 	bl	800ac8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD4_Pin,ReadtheValueAssignPinstate(4,finput));
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	78fa      	ldrb	r2, [r7, #3]
 800808c:	2104      	movs	r1, #4
 800808e:	4618      	mov	r0, r3
 8008090:	f7fb ffb8 	bl	8004004 <_ZN6common26ReadtheValueAssignPinstateEhh>
 8008094:	4603      	mov	r3, r0
 8008096:	461a      	mov	r2, r3
 8008098:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800809c:	4816      	ldr	r0, [pc, #88]	; (80080f8 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 800809e:	f002 fdf5 	bl	800ac8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD5_Pin,ReadtheValueAssignPinstate(5,finput));
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	78fa      	ldrb	r2, [r7, #3]
 80080a6:	2105      	movs	r1, #5
 80080a8:	4618      	mov	r0, r3
 80080aa:	f7fb ffab 	bl	8004004 <_ZN6common26ReadtheValueAssignPinstateEhh>
 80080ae:	4603      	mov	r3, r0
 80080b0:	461a      	mov	r2, r3
 80080b2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80080b6:	4810      	ldr	r0, [pc, #64]	; (80080f8 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 80080b8:	f002 fde8 	bl	800ac8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD6_Pin,ReadtheValueAssignPinstate(6,finput));
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	78fa      	ldrb	r2, [r7, #3]
 80080c0:	2106      	movs	r1, #6
 80080c2:	4618      	mov	r0, r3
 80080c4:	f7fb ff9e 	bl	8004004 <_ZN6common26ReadtheValueAssignPinstateEhh>
 80080c8:	4603      	mov	r3, r0
 80080ca:	461a      	mov	r2, r3
 80080cc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80080d0:	4809      	ldr	r0, [pc, #36]	; (80080f8 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 80080d2:	f002 fddb 	bl	800ac8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,LCDD7_Pin, ReadtheValueAssignPinstate(7,finput));
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	78fa      	ldrb	r2, [r7, #3]
 80080da:	2107      	movs	r1, #7
 80080dc:	4618      	mov	r0, r3
 80080de:	f7fb ff91 	bl	8004004 <_ZN6common26ReadtheValueAssignPinstateEhh>
 80080e2:	4603      	mov	r3, r0
 80080e4:	461a      	mov	r2, r3
 80080e6:	2120      	movs	r1, #32
 80080e8:	4804      	ldr	r0, [pc, #16]	; (80080fc <_ZN4GLCD16m_IOWritethedataEh+0xe0>)
 80080ea:	f002 fdcf 	bl	800ac8c <HAL_GPIO_WritePin>
}
 80080ee:	bf00      	nop
 80080f0:	3708      	adds	r7, #8
 80080f2:	46bd      	mov	sp, r7
 80080f4:	bd80      	pop	{r7, pc}
 80080f6:	bf00      	nop
 80080f8:	48000800 	.word	0x48000800
 80080fc:	48000400 	.word	0x48000400

08008100 <_ZN4GLCD11m_displayonEv>:

void GLCD::m_displayon(){
 8008100:	b580      	push	{r7, lr}
 8008102:	b082      	sub	sp, #8
 8008104:	af00      	add	r7, sp, #0
 8008106:	6078      	str	r0, [r7, #4]
	m_ctrloff();
 8008108:	6878      	ldr	r0, [r7, #4]
 800810a:	f7ff ff3b 	bl	8007f84 <_ZN4GLCD9m_ctrloffEv>
	m_IOWritethedata(0x3f);
 800810e:	213f      	movs	r1, #63	; 0x3f
 8008110:	6878      	ldr	r0, [r7, #4]
 8008112:	f7ff ff83 	bl	800801c <_ZN4GLCD16m_IOWritethedataEh>
	HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 8008116:	2201      	movs	r2, #1
 8008118:	2104      	movs	r1, #4
 800811a:	4815      	ldr	r0, [pc, #84]	; (8008170 <_ZN4GLCD11m_displayonEv+0x70>)
 800811c:	f002 fdb6 	bl	800ac8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 8008120:	2201      	movs	r2, #1
 8008122:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008126:	4813      	ldr	r0, [pc, #76]	; (8008174 <_ZN4GLCD11m_displayonEv+0x74>)
 8008128:	f002 fdb0 	bl	800ac8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 800812c:	2200      	movs	r2, #0
 800812e:	2110      	movs	r1, #16
 8008130:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008134:	f002 fdaa 	bl	800ac8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8008138:	2200      	movs	r2, #0
 800813a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800813e:	480d      	ldr	r0, [pc, #52]	; (8008174 <_ZN4GLCD11m_displayonEv+0x74>)
 8008140:	f002 fda4 	bl	800ac8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 8008144:	2201      	movs	r2, #1
 8008146:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800814a:	480a      	ldr	r0, [pc, #40]	; (8008174 <_ZN4GLCD11m_displayonEv+0x74>)
 800814c:	f002 fd9e 	bl	800ac8c <HAL_GPIO_WritePin>
	//m_delay(GLCDDELAY);
	m_delay(10,100);
 8008150:	2264      	movs	r2, #100	; 0x64
 8008152:	210a      	movs	r1, #10
 8008154:	6878      	ldr	r0, [r7, #4]
 8008156:	f7ff ff3f 	bl	8007fd8 <_ZN4GLCD7m_delayEjh>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 800815a:	2200      	movs	r2, #0
 800815c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008160:	4804      	ldr	r0, [pc, #16]	; (8008174 <_ZN4GLCD11m_displayonEv+0x74>)
 8008162:	f002 fd93 	bl	800ac8c <HAL_GPIO_WritePin>
}
 8008166:	bf00      	nop
 8008168:	3708      	adds	r7, #8
 800816a:	46bd      	mov	sp, r7
 800816c:	bd80      	pop	{r7, pc}
 800816e:	bf00      	nop
 8008170:	48000c00 	.word	0x48000c00
 8008174:	48000800 	.word	0x48000800

08008178 <_ZN4GLCD11m_setcolumnEh>:
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
}


void GLCD::m_setcolumn(uint8_t Columvalue)
{
 8008178:	b580      	push	{r7, lr}
 800817a:	b084      	sub	sp, #16
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
 8008180:	460b      	mov	r3, r1
 8008182:	70fb      	strb	r3, [r7, #3]
	uint8_t dport;
	if(Columvalue <64)
 8008184:	78fb      	ldrb	r3, [r7, #3]
 8008186:	2b3f      	cmp	r3, #63	; 0x3f
 8008188:	d839      	bhi.n	80081fe <_ZN4GLCD11m_setcolumnEh+0x86>
	{
		m_ctrloff();
 800818a:	6878      	ldr	r0, [r7, #4]
 800818c:	f7ff fefa 	bl	8007f84 <_ZN4GLCD9m_ctrloffEv>
		c=Columvalue;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	78fa      	ldrb	r2, [r7, #3]
 8008194:	771a      	strb	r2, [r3, #28]
		m_IOWritethedata((0x40|(Columvalue&63)));
 8008196:	78fb      	ldrb	r3, [r7, #3]
 8008198:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800819c:	b2db      	uxtb	r3, r3
 800819e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081a2:	b2db      	uxtb	r3, r3
 80081a4:	4619      	mov	r1, r3
 80081a6:	6878      	ldr	r0, [r7, #4]
 80081a8:	f7ff ff38 	bl	800801c <_ZN4GLCD16m_IOWritethedataEh>
		HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 80081ac:	2201      	movs	r2, #1
 80081ae:	2104      	movs	r1, #4
 80081b0:	4831      	ldr	r0, [pc, #196]	; (8008278 <_ZN4GLCD11m_setcolumnEh+0x100>)
 80081b2:	f002 fd6b 	bl	800ac8c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_RESET);
 80081b6:	2200      	movs	r2, #0
 80081b8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80081bc:	482f      	ldr	r0, [pc, #188]	; (800827c <_ZN4GLCD11m_setcolumnEh+0x104>)
 80081be:	f002 fd65 	bl	800ac8c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 80081c2:	2200      	movs	r2, #0
 80081c4:	2110      	movs	r1, #16
 80081c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80081ca:	f002 fd5f 	bl	800ac8c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 80081ce:	2200      	movs	r2, #0
 80081d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80081d4:	4829      	ldr	r0, [pc, #164]	; (800827c <_ZN4GLCD11m_setcolumnEh+0x104>)
 80081d6:	f002 fd59 	bl	800ac8c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 80081da:	2201      	movs	r2, #1
 80081dc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80081e0:	4826      	ldr	r0, [pc, #152]	; (800827c <_ZN4GLCD11m_setcolumnEh+0x104>)
 80081e2:	f002 fd53 	bl	800ac8c <HAL_GPIO_WritePin>
		//m_delay(GLCDDELAY);
		m_delay(10,100);
 80081e6:	2264      	movs	r2, #100	; 0x64
 80081e8:	210a      	movs	r1, #10
 80081ea:	6878      	ldr	r0, [r7, #4]
 80081ec:	f7ff fef4 	bl	8007fd8 <_ZN4GLCD7m_delayEjh>
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 80081f0:	2200      	movs	r2, #0
 80081f2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80081f6:	4821      	ldr	r0, [pc, #132]	; (800827c <_ZN4GLCD11m_setcolumnEh+0x104>)
 80081f8:	f002 fd48 	bl	800ac8c <HAL_GPIO_WritePin>
		//m_delay(GLCDDELAY);
		m_delay(10,100);
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);

	}
}
 80081fc:	e038      	b.n	8008270 <_ZN4GLCD11m_setcolumnEh+0xf8>
		c=Columvalue;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	78fa      	ldrb	r2, [r7, #3]
 8008202:	771a      	strb	r2, [r3, #28]
		dport=0x40|((Columvalue-64)&63);	  //0x40 represents Column 0
 8008204:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008208:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800820c:	b25b      	sxtb	r3, r3
 800820e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008212:	b25b      	sxtb	r3, r3
 8008214:	73fb      	strb	r3, [r7, #15]
		m_IOWritethedata(dport);
 8008216:	7bfb      	ldrb	r3, [r7, #15]
 8008218:	4619      	mov	r1, r3
 800821a:	6878      	ldr	r0, [r7, #4]
 800821c:	f7ff fefe 	bl	800801c <_ZN4GLCD16m_IOWritethedataEh>
		HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_RESET);
 8008220:	2200      	movs	r2, #0
 8008222:	2104      	movs	r1, #4
 8008224:	4814      	ldr	r0, [pc, #80]	; (8008278 <_ZN4GLCD11m_setcolumnEh+0x100>)
 8008226:	f002 fd31 	bl	800ac8c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 800822a:	2201      	movs	r2, #1
 800822c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008230:	4812      	ldr	r0, [pc, #72]	; (800827c <_ZN4GLCD11m_setcolumnEh+0x104>)
 8008232:	f002 fd2b 	bl	800ac8c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 8008236:	2200      	movs	r2, #0
 8008238:	2110      	movs	r1, #16
 800823a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800823e:	f002 fd25 	bl	800ac8c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8008242:	2200      	movs	r2, #0
 8008244:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008248:	480c      	ldr	r0, [pc, #48]	; (800827c <_ZN4GLCD11m_setcolumnEh+0x104>)
 800824a:	f002 fd1f 	bl	800ac8c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 800824e:	2201      	movs	r2, #1
 8008250:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008254:	4809      	ldr	r0, [pc, #36]	; (800827c <_ZN4GLCD11m_setcolumnEh+0x104>)
 8008256:	f002 fd19 	bl	800ac8c <HAL_GPIO_WritePin>
		m_delay(10,100);
 800825a:	2264      	movs	r2, #100	; 0x64
 800825c:	210a      	movs	r1, #10
 800825e:	6878      	ldr	r0, [r7, #4]
 8008260:	f7ff feba 	bl	8007fd8 <_ZN4GLCD7m_delayEjh>
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8008264:	2200      	movs	r2, #0
 8008266:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800826a:	4804      	ldr	r0, [pc, #16]	; (800827c <_ZN4GLCD11m_setcolumnEh+0x104>)
 800826c:	f002 fd0e 	bl	800ac8c <HAL_GPIO_WritePin>
}
 8008270:	bf00      	nop
 8008272:	3710      	adds	r7, #16
 8008274:	46bd      	mov	sp, r7
 8008276:	bd80      	pop	{r7, pc}
 8008278:	48000c00 	.word	0x48000c00
 800827c:	48000800 	.word	0x48000800

08008280 <_ZN4GLCD9m_setpageEh>:

void GLCD::m_setpage(uint8_t x)
{
 8008280:	b580      	push	{r7, lr}
 8008282:	b084      	sub	sp, #16
 8008284:	af00      	add	r7, sp, #0
 8008286:	6078      	str	r0, [r7, #4]
 8008288:	460b      	mov	r3, r1
 800828a:	70fb      	strb	r3, [r7, #3]
	uint8_t dport;
	m_ctrloff();
 800828c:	6878      	ldr	r0, [r7, #4]
 800828e:	f7ff fe79 	bl	8007f84 <_ZN4GLCD9m_ctrloffEv>
	dport= 0xb8|x;	   //0xb8 represents Page 0
 8008292:	78fb      	ldrb	r3, [r7, #3]
 8008294:	f063 0347 	orn	r3, r3, #71	; 0x47
 8008298:	73fb      	strb	r3, [r7, #15]
	m_IOWritethedata(dport);
 800829a:	7bfb      	ldrb	r3, [r7, #15]
 800829c:	4619      	mov	r1, r3
 800829e:	6878      	ldr	r0, [r7, #4]
 80082a0:	f7ff febc 	bl	800801c <_ZN4GLCD16m_IOWritethedataEh>
	HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 80082a4:	2201      	movs	r2, #1
 80082a6:	2104      	movs	r1, #4
 80082a8:	4814      	ldr	r0, [pc, #80]	; (80082fc <_ZN4GLCD9m_setpageEh+0x7c>)
 80082aa:	f002 fcef 	bl	800ac8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 80082ae:	2201      	movs	r2, #1
 80082b0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80082b4:	4812      	ldr	r0, [pc, #72]	; (8008300 <_ZN4GLCD9m_setpageEh+0x80>)
 80082b6:	f002 fce9 	bl	800ac8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 80082ba:	2200      	movs	r2, #0
 80082bc:	2110      	movs	r1, #16
 80082be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80082c2:	f002 fce3 	bl	800ac8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 80082c6:	2200      	movs	r2, #0
 80082c8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80082cc:	480c      	ldr	r0, [pc, #48]	; (8008300 <_ZN4GLCD9m_setpageEh+0x80>)
 80082ce:	f002 fcdd 	bl	800ac8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 80082d2:	2201      	movs	r2, #1
 80082d4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80082d8:	4809      	ldr	r0, [pc, #36]	; (8008300 <_ZN4GLCD9m_setpageEh+0x80>)
 80082da:	f002 fcd7 	bl	800ac8c <HAL_GPIO_WritePin>
	//m_delay(GLCDDELAY);
	m_delay(10,100);
 80082de:	2264      	movs	r2, #100	; 0x64
 80082e0:	210a      	movs	r1, #10
 80082e2:	6878      	ldr	r0, [r7, #4]
 80082e4:	f7ff fe78 	bl	8007fd8 <_ZN4GLCD7m_delayEjh>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 80082e8:	2200      	movs	r2, #0
 80082ea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80082ee:	4804      	ldr	r0, [pc, #16]	; (8008300 <_ZN4GLCD9m_setpageEh+0x80>)
 80082f0:	f002 fccc 	bl	800ac8c <HAL_GPIO_WritePin>
}
 80082f4:	bf00      	nop
 80082f6:	3710      	adds	r7, #16
 80082f8:	46bd      	mov	sp, r7
 80082fa:	bd80      	pop	{r7, pc}
 80082fc:	48000c00 	.word	0x48000c00
 8008300:	48000800 	.word	0x48000800

08008304 <_ZN4GLCD14m_setstartlineEh>:

void GLCD::m_setstartline(uint8_t z)
{
 8008304:	b580      	push	{r7, lr}
 8008306:	b084      	sub	sp, #16
 8008308:	af00      	add	r7, sp, #0
 800830a:	6078      	str	r0, [r7, #4]
 800830c:	460b      	mov	r3, r1
 800830e:	70fb      	strb	r3, [r7, #3]
	uint8_t dport;
	m_ctrloff();
 8008310:	6878      	ldr	r0, [r7, #4]
 8008312:	f7ff fe37 	bl	8007f84 <_ZN4GLCD9m_ctrloffEv>
	dport=0xc0|z;	   //0xc0 represents Line 0
 8008316:	78fb      	ldrb	r3, [r7, #3]
 8008318:	f063 033f 	orn	r3, r3, #63	; 0x3f
 800831c:	73fb      	strb	r3, [r7, #15]
	m_IOWritethedata(dport);
 800831e:	7bfb      	ldrb	r3, [r7, #15]
 8008320:	4619      	mov	r1, r3
 8008322:	6878      	ldr	r0, [r7, #4]
 8008324:	f7ff fe7a 	bl	800801c <_ZN4GLCD16m_IOWritethedataEh>
	HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 8008328:	2201      	movs	r2, #1
 800832a:	2104      	movs	r1, #4
 800832c:	4814      	ldr	r0, [pc, #80]	; (8008380 <_ZN4GLCD14m_setstartlineEh+0x7c>)
 800832e:	f002 fcad 	bl	800ac8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 8008332:	2201      	movs	r2, #1
 8008334:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008338:	4812      	ldr	r0, [pc, #72]	; (8008384 <_ZN4GLCD14m_setstartlineEh+0x80>)
 800833a:	f002 fca7 	bl	800ac8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 800833e:	2200      	movs	r2, #0
 8008340:	2110      	movs	r1, #16
 8008342:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008346:	f002 fca1 	bl	800ac8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 800834a:	2200      	movs	r2, #0
 800834c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008350:	480c      	ldr	r0, [pc, #48]	; (8008384 <_ZN4GLCD14m_setstartlineEh+0x80>)
 8008352:	f002 fc9b 	bl	800ac8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 8008356:	2201      	movs	r2, #1
 8008358:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800835c:	4809      	ldr	r0, [pc, #36]	; (8008384 <_ZN4GLCD14m_setstartlineEh+0x80>)
 800835e:	f002 fc95 	bl	800ac8c <HAL_GPIO_WritePin>
	//m_delay(GLCDDELAY);
	m_delay(10,100);
 8008362:	2264      	movs	r2, #100	; 0x64
 8008364:	210a      	movs	r1, #10
 8008366:	6878      	ldr	r0, [r7, #4]
 8008368:	f7ff fe36 	bl	8007fd8 <_ZN4GLCD7m_delayEjh>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 800836c:	2200      	movs	r2, #0
 800836e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008372:	4804      	ldr	r0, [pc, #16]	; (8008384 <_ZN4GLCD14m_setstartlineEh+0x80>)
 8008374:	f002 fc8a 	bl	800ac8c <HAL_GPIO_WritePin>
}
 8008378:	bf00      	nop
 800837a:	3710      	adds	r7, #16
 800837c:	46bd      	mov	sp, r7
 800837e:	bd80      	pop	{r7, pc}
 8008380:	48000c00 	.word	0x48000c00
 8008384:	48000800 	.word	0x48000800

08008388 <_ZN4GLCD9m_lcddataEPht>:

void GLCD::m_lcddata(uint8_t *value,uint16_t limit)
{
 8008388:	b580      	push	{r7, lr}
 800838a:	b086      	sub	sp, #24
 800838c:	af00      	add	r7, sp, #0
 800838e:	60f8      	str	r0, [r7, #12]
 8008390:	60b9      	str	r1, [r7, #8]
 8008392:	4613      	mov	r3, r2
 8008394:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	uint8_t dport;
	for(i=0;i<limit;i++)
 8008396:	2300      	movs	r3, #0
 8008398:	82fb      	strh	r3, [r7, #22]
 800839a:	8afa      	ldrh	r2, [r7, #22]
 800839c:	88fb      	ldrh	r3, [r7, #6]
 800839e:	429a      	cmp	r2, r3
 80083a0:	f080 8085 	bcs.w	80084ae <_ZN4GLCD9m_lcddataEPht+0x126>
	{
		if(c<64)
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	7f1b      	ldrb	r3, [r3, #28]
 80083a8:	2b3f      	cmp	r3, #63	; 0x3f
 80083aa:	d838      	bhi.n	800841e <_ZN4GLCD9m_lcddataEPht+0x96>
		{
			dport=value[i];
 80083ac:	8afb      	ldrh	r3, [r7, #22]
 80083ae:	68ba      	ldr	r2, [r7, #8]
 80083b0:	4413      	add	r3, r2
 80083b2:	781b      	ldrb	r3, [r3, #0]
 80083b4:	757b      	strb	r3, [r7, #21]
			m_IOWritethedata(dport);
 80083b6:	7d7b      	ldrb	r3, [r7, #21]
 80083b8:	4619      	mov	r1, r3
 80083ba:	68f8      	ldr	r0, [r7, #12]
 80083bc:	f7ff fe2e 	bl	800801c <_ZN4GLCD16m_IOWritethedataEh>
			HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 80083c0:	2201      	movs	r2, #1
 80083c2:	2104      	movs	r1, #4
 80083c4:	483b      	ldr	r0, [pc, #236]	; (80084b4 <_ZN4GLCD9m_lcddataEPht+0x12c>)
 80083c6:	f002 fc61 	bl	800ac8c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_RESET);
 80083ca:	2200      	movs	r2, #0
 80083cc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80083d0:	4839      	ldr	r0, [pc, #228]	; (80084b8 <_ZN4GLCD9m_lcddataEPht+0x130>)
 80083d2:	f002 fc5b 	bl	800ac8c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_SET);
 80083d6:	2201      	movs	r2, #1
 80083d8:	2110      	movs	r1, #16
 80083da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80083de:	f002 fc55 	bl	800ac8c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 80083e2:	2200      	movs	r2, #0
 80083e4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80083e8:	4833      	ldr	r0, [pc, #204]	; (80084b8 <_ZN4GLCD9m_lcddataEPht+0x130>)
 80083ea:	f002 fc4f 	bl	800ac8c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 80083ee:	2201      	movs	r2, #1
 80083f0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80083f4:	4830      	ldr	r0, [pc, #192]	; (80084b8 <_ZN4GLCD9m_lcddataEPht+0x130>)
 80083f6:	f002 fc49 	bl	800ac8c <HAL_GPIO_WritePin>
			//m_delay(GLCDDELAY);
			m_delay(10,100);
 80083fa:	2264      	movs	r2, #100	; 0x64
 80083fc:	210a      	movs	r1, #10
 80083fe:	68f8      	ldr	r0, [r7, #12]
 8008400:	f7ff fdea 	bl	8007fd8 <_ZN4GLCD7m_delayEjh>
			HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8008404:	2200      	movs	r2, #0
 8008406:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800840a:	482b      	ldr	r0, [pc, #172]	; (80084b8 <_ZN4GLCD9m_lcddataEPht+0x130>)
 800840c:	f002 fc3e 	bl	800ac8c <HAL_GPIO_WritePin>
			c++;
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	7f1b      	ldrb	r3, [r3, #28]
 8008414:	3301      	adds	r3, #1
 8008416:	b2da      	uxtb	r2, r3
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	771a      	strb	r2, [r3, #28]
 800841c:	e03d      	b.n	800849a <_ZN4GLCD9m_lcddataEPht+0x112>
		}
		else
		{
			m_setcolumn(c);
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	7f1b      	ldrb	r3, [r3, #28]
 8008422:	4619      	mov	r1, r3
 8008424:	68f8      	ldr	r0, [r7, #12]
 8008426:	f7ff fea7 	bl	8008178 <_ZN4GLCD11m_setcolumnEh>
			dport=value[i];
 800842a:	8afb      	ldrh	r3, [r7, #22]
 800842c:	68ba      	ldr	r2, [r7, #8]
 800842e:	4413      	add	r3, r2
 8008430:	781b      	ldrb	r3, [r3, #0]
 8008432:	757b      	strb	r3, [r7, #21]
			m_IOWritethedata(dport);
 8008434:	7d7b      	ldrb	r3, [r7, #21]
 8008436:	4619      	mov	r1, r3
 8008438:	68f8      	ldr	r0, [r7, #12]
 800843a:	f7ff fdef 	bl	800801c <_ZN4GLCD16m_IOWritethedataEh>
			HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_RESET);
 800843e:	2200      	movs	r2, #0
 8008440:	2104      	movs	r1, #4
 8008442:	481c      	ldr	r0, [pc, #112]	; (80084b4 <_ZN4GLCD9m_lcddataEPht+0x12c>)
 8008444:	f002 fc22 	bl	800ac8c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 8008448:	2201      	movs	r2, #1
 800844a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800844e:	481a      	ldr	r0, [pc, #104]	; (80084b8 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8008450:	f002 fc1c 	bl	800ac8c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_SET);
 8008454:	2201      	movs	r2, #1
 8008456:	2110      	movs	r1, #16
 8008458:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800845c:	f002 fc16 	bl	800ac8c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8008460:	2200      	movs	r2, #0
 8008462:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008466:	4814      	ldr	r0, [pc, #80]	; (80084b8 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8008468:	f002 fc10 	bl	800ac8c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 800846c:	2201      	movs	r2, #1
 800846e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008472:	4811      	ldr	r0, [pc, #68]	; (80084b8 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8008474:	f002 fc0a 	bl	800ac8c <HAL_GPIO_WritePin>
			//m_delay(GLCDDELAY);
			m_delay(10,100);
 8008478:	2264      	movs	r2, #100	; 0x64
 800847a:	210a      	movs	r1, #10
 800847c:	68f8      	ldr	r0, [r7, #12]
 800847e:	f7ff fdab 	bl	8007fd8 <_ZN4GLCD7m_delayEjh>
			HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8008482:	2200      	movs	r2, #0
 8008484:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008488:	480b      	ldr	r0, [pc, #44]	; (80084b8 <_ZN4GLCD9m_lcddataEPht+0x130>)
 800848a:	f002 fbff 	bl	800ac8c <HAL_GPIO_WritePin>
			c++;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	7f1b      	ldrb	r3, [r3, #28]
 8008492:	3301      	adds	r3, #1
 8008494:	b2da      	uxtb	r2, r3
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	771a      	strb	r2, [r3, #28]
		}
		if(c>127)
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	7f1b      	ldrb	r3, [r3, #28]
 800849e:	b25b      	sxtb	r3, r3
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	db03      	blt.n	80084ac <_ZN4GLCD9m_lcddataEPht+0x124>
	for(i=0;i<limit;i++)
 80084a4:	8afb      	ldrh	r3, [r7, #22]
 80084a6:	3301      	adds	r3, #1
 80084a8:	82fb      	strh	r3, [r7, #22]
 80084aa:	e776      	b.n	800839a <_ZN4GLCD9m_lcddataEPht+0x12>
	           return;
 80084ac:	bf00      	nop
	}
}
 80084ae:	3718      	adds	r7, #24
 80084b0:	46bd      	mov	sp, r7
 80084b2:	bd80      	pop	{r7, pc}
 80084b4:	48000c00 	.word	0x48000c00
 80084b8:	48000800 	.word	0x48000800

080084bc <_ZN4GLCD10m_lcdputs1EhhPc>:

void GLCD::m_lcdputs1(uint8_t y,uint8_t x,char *str)
{
 80084bc:	b590      	push	{r4, r7, lr}
 80084be:	b087      	sub	sp, #28
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	60f8      	str	r0, [r7, #12]
 80084c4:	607b      	str	r3, [r7, #4]
 80084c6:	460b      	mov	r3, r1
 80084c8:	72fb      	strb	r3, [r7, #11]
 80084ca:	4613      	mov	r3, r2
 80084cc:	72bb      	strb	r3, [r7, #10]
	uint8_t i;
	uint16_t a;
	m_setcolumn(y);
 80084ce:	7afb      	ldrb	r3, [r7, #11]
 80084d0:	4619      	mov	r1, r3
 80084d2:	68f8      	ldr	r0, [r7, #12]
 80084d4:	f7ff fe50 	bl	8008178 <_ZN4GLCD11m_setcolumnEh>
	m_setpage(x);
 80084d8:	7abb      	ldrb	r3, [r7, #10]
 80084da:	4619      	mov	r1, r3
 80084dc:	68f8      	ldr	r0, [r7, #12]
 80084de:	f7ff fecf 	bl	8008280 <_ZN4GLCD9m_setpageEh>
	//for(i=0;str[i]!=0;i++)
	length =strlen(str);
 80084e2:	6878      	ldr	r0, [r7, #4]
 80084e4:	f7f7 fe74 	bl	80001d0 <strlen>
 80084e8:	4603      	mov	r3, r0
 80084ea:	b2da      	uxtb	r2, r3
 80084ec:	4b12      	ldr	r3, [pc, #72]	; (8008538 <_ZN4GLCD10m_lcdputs1EhhPc+0x7c>)
 80084ee:	701a      	strb	r2, [r3, #0]
	for(i=0;i< strlen(str);i++)
 80084f0:	2300      	movs	r3, #0
 80084f2:	75fb      	strb	r3, [r7, #23]
 80084f4:	7dfc      	ldrb	r4, [r7, #23]
 80084f6:	6878      	ldr	r0, [r7, #4]
 80084f8:	f7f7 fe6a 	bl	80001d0 <strlen>
 80084fc:	4603      	mov	r3, r0
 80084fe:	429c      	cmp	r4, r3
 8008500:	d215      	bcs.n	800852e <_ZN4GLCD10m_lcdputs1EhhPc+0x72>
	{
		a=(*(str+i));
 8008502:	7dfb      	ldrb	r3, [r7, #23]
 8008504:	687a      	ldr	r2, [r7, #4]
 8008506:	4413      	add	r3, r2
 8008508:	781b      	ldrb	r3, [r3, #0]
 800850a:	82bb      	strh	r3, [r7, #20]
		a*=8;
 800850c:	8abb      	ldrh	r3, [r7, #20]
 800850e:	00db      	lsls	r3, r3, #3
 8008510:	82bb      	strh	r3, [r7, #20]
		m_lcddata(&Character8x8[a],8);
 8008512:	8abb      	ldrh	r3, [r7, #20]
 8008514:	3318      	adds	r3, #24
 8008516:	68fa      	ldr	r2, [r7, #12]
 8008518:	4413      	add	r3, r2
 800851a:	3306      	adds	r3, #6
 800851c:	2208      	movs	r2, #8
 800851e:	4619      	mov	r1, r3
 8008520:	68f8      	ldr	r0, [r7, #12]
 8008522:	f7ff ff31 	bl	8008388 <_ZN4GLCD9m_lcddataEPht>
	for(i=0;i< strlen(str);i++)
 8008526:	7dfb      	ldrb	r3, [r7, #23]
 8008528:	3301      	adds	r3, #1
 800852a:	75fb      	strb	r3, [r7, #23]
 800852c:	e7e2      	b.n	80084f4 <_ZN4GLCD10m_lcdputs1EhhPc+0x38>
	}
}
 800852e:	bf00      	nop
 8008530:	371c      	adds	r7, #28
 8008532:	46bd      	mov	sp, r7
 8008534:	bd90      	pop	{r4, r7, pc}
 8008536:	bf00      	nop
 8008538:	200007a4 	.word	0x200007a4

0800853c <_ZN4GLCD8m_clrlcdEv>:
		m_lcddata(&font5x7[a],5);
	}
}

void GLCD::m_clrlcd(void)
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b084      	sub	sp, #16
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
    uint8_t i,j;
    for (i=0;i < 8;i++)
 8008544:	2300      	movs	r3, #0
 8008546:	73fb      	strb	r3, [r7, #15]
 8008548:	7bfb      	ldrb	r3, [r7, #15]
 800854a:	2b07      	cmp	r3, #7
 800854c:	d81d      	bhi.n	800858a <_ZN4GLCD8m_clrlcdEv+0x4e>
    {
    m_setpage(i);
 800854e:	7bfb      	ldrb	r3, [r7, #15]
 8008550:	4619      	mov	r1, r3
 8008552:	6878      	ldr	r0, [r7, #4]
 8008554:	f7ff fe94 	bl	8008280 <_ZN4GLCD9m_setpageEh>
    m_setcolumn(0);
 8008558:	2100      	movs	r1, #0
 800855a:	6878      	ldr	r0, [r7, #4]
 800855c:	f7ff fe0c 	bl	8008178 <_ZN4GLCD11m_setcolumnEh>
        for (j= 0 ;j < 128; j++)
 8008560:	2300      	movs	r3, #0
 8008562:	73bb      	strb	r3, [r7, #14]
 8008564:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008568:	2b00      	cmp	r3, #0
 800856a:	db0a      	blt.n	8008582 <_ZN4GLCD8m_clrlcdEv+0x46>
        	m_lcddata(&z,1);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	331d      	adds	r3, #29
 8008570:	2201      	movs	r2, #1
 8008572:	4619      	mov	r1, r3
 8008574:	6878      	ldr	r0, [r7, #4]
 8008576:	f7ff ff07 	bl	8008388 <_ZN4GLCD9m_lcddataEPht>
        for (j= 0 ;j < 128; j++)
 800857a:	7bbb      	ldrb	r3, [r7, #14]
 800857c:	3301      	adds	r3, #1
 800857e:	73bb      	strb	r3, [r7, #14]
 8008580:	e7f0      	b.n	8008564 <_ZN4GLCD8m_clrlcdEv+0x28>
    for (i=0;i < 8;i++)
 8008582:	7bfb      	ldrb	r3, [r7, #15]
 8008584:	3301      	adds	r3, #1
 8008586:	73fb      	strb	r3, [r7, #15]
 8008588:	e7de      	b.n	8008548 <_ZN4GLCD8m_clrlcdEv+0xc>
    }
}
 800858a:	bf00      	nop
 800858c:	3710      	adds	r7, #16
 800858e:	46bd      	mov	sp, r7
 8008590:	bd80      	pop	{r7, pc}
	...

08008594 <_ZN7DwinhmiC1Ev>:
uint8_t passwordWifi[20];
uint8_t shiftP,len_i;

uint8_t Dwinseq;

Dwinhmi::Dwinhmi() {
 8008594:	b480      	push	{r7}
 8008596:	b083      	sub	sp, #12
 8008598:	af00      	add	r7, sp, #0
 800859a:	6078      	str	r0, [r7, #4]
 800859c:	4a06      	ldr	r2, [pc, #24]	; (80085b8 <_ZN7DwinhmiC1Ev+0x24>)
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	601a      	str	r2, [r3, #0]
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	2200      	movs	r2, #0
 80085a6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	// TODO Auto-generated constructor stub

}
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	4618      	mov	r0, r3
 80085ae:	370c      	adds	r7, #12
 80085b0:	46bd      	mov	sp, r7
 80085b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b6:	4770      	bx	lr
 80085b8:	08010908 	.word	0x08010908

080085bc <_ZN7DwinhmiD1Ev>:

Dwinhmi::~Dwinhmi() {
 80085bc:	b480      	push	{r7}
 80085be:	b083      	sub	sp, #12
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	6078      	str	r0, [r7, #4]
 80085c4:	4a04      	ldr	r2, [pc, #16]	; (80085d8 <_ZN7DwinhmiD1Ev+0x1c>)
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	4618      	mov	r0, r3
 80085ce:	370c      	adds	r7, #12
 80085d0:	46bd      	mov	sp, r7
 80085d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d6:	4770      	bx	lr
 80085d8:	08010908 	.word	0x08010908

080085dc <_ZN7DwinhmiD0Ev>:
Dwinhmi::~Dwinhmi() {
 80085dc:	b580      	push	{r7, lr}
 80085de:	b082      	sub	sp, #8
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	6078      	str	r0, [r7, #4]
}
 80085e4:	6878      	ldr	r0, [r7, #4]
 80085e6:	f7ff ffe9 	bl	80085bc <_ZN7DwinhmiD1Ev>
 80085ea:	2130      	movs	r1, #48	; 0x30
 80085ec:	6878      	ldr	r0, [r7, #4]
 80085ee:	f007 fa94 	bl	800fb1a <_ZdlPvj>
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	4618      	mov	r0, r3
 80085f6:	3708      	adds	r7, #8
 80085f8:	46bd      	mov	sp, r7
 80085fa:	bd80      	pop	{r7, pc}

080085fc <_ZN7Dwinhmi9dwinFrameEv>:

void Dwinhmi::dwinFrame()
{
 80085fc:	b580      	push	{r7, lr}
 80085fe:	b082      	sub	sp, #8
 8008600:	af00      	add	r7, sp, #0
 8008602:	6078      	str	r0, [r7, #4]
	switch(Cntid_dwin)
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800860a:	2b02      	cmp	r3, #2
 800860c:	f000 80e8 	beq.w	80087e0 <_ZN7Dwinhmi9dwinFrameEv+0x1e4>
 8008610:	2b02      	cmp	r3, #2
 8008612:	f300 810b 	bgt.w	800882c <_ZN7Dwinhmi9dwinFrameEv+0x230>
 8008616:	2b00      	cmp	r3, #0
 8008618:	d002      	beq.n	8008620 <_ZN7Dwinhmi9dwinFrameEv+0x24>
 800861a:	2b01      	cmp	r3, #1
 800861c:	d070      	beq.n	8008700 <_ZN7Dwinhmi9dwinFrameEv+0x104>
			Dwinseq=0;
			noOfDataDwin=7;
			Cntid_dwin=0;
		break;
		default:
		break;
 800861e:	e105      	b.n	800882c <_ZN7Dwinhmi9dwinFrameEv+0x230>
			u8ModbusRegisterdwin[0] = START_BYTE_1;
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	225a      	movs	r2, #90	; 0x5a
 8008624:	711a      	strb	r2, [r3, #4]
			u8ModbusRegisterdwin[1] = START_BYTE_2;
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	22a5      	movs	r2, #165	; 0xa5
 800862a:	715a      	strb	r2, [r3, #5]
			u8ModbusRegisterdwin[2] = multipleWriteRequestH;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2217      	movs	r2, #23
 8008630:	719a      	strb	r2, [r3, #6]
			u8ModbusRegisterdwin[3] = multipleWriteRequestL;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	2282      	movs	r2, #130	; 0x82
 8008636:	71da      	strb	r2, [r3, #7]
			u8ModbusRegisterdwin[4] = 0x20;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2220      	movs	r2, #32
 800863c:	721a      	strb	r2, [r3, #8]
			u8ModbusRegisterdwin[5] = 0x00;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	2200      	movs	r2, #0
 8008642:	725a      	strb	r2, [r3, #9]
			u8ModbusRegisterdwin[6] = 0x00;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2200      	movs	r2, #0
 8008648:	729a      	strb	r2, [r3, #10]
			u8ModbusRegisterdwin[7] = date_Rtc;
 800864a:	4b80      	ldr	r3, [pc, #512]	; (800884c <_ZN7Dwinhmi9dwinFrameEv+0x250>)
 800864c:	781a      	ldrb	r2, [r3, #0]
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	72da      	strb	r2, [r3, #11]
			u8ModbusRegisterdwin[8] = 0x00;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	2200      	movs	r2, #0
 8008656:	731a      	strb	r2, [r3, #12]
			u8ModbusRegisterdwin[9] = month_Rtc;
 8008658:	4b7d      	ldr	r3, [pc, #500]	; (8008850 <_ZN7Dwinhmi9dwinFrameEv+0x254>)
 800865a:	781a      	ldrb	r2, [r3, #0]
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	735a      	strb	r2, [r3, #13]
			u8ModbusRegisterdwin[10] = 0x00;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	2200      	movs	r2, #0
 8008664:	739a      	strb	r2, [r3, #14]
			u8ModbusRegisterdwin[11] = year_Rtc;
 8008666:	4b7b      	ldr	r3, [pc, #492]	; (8008854 <_ZN7Dwinhmi9dwinFrameEv+0x258>)
 8008668:	781a      	ldrb	r2, [r3, #0]
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	73da      	strb	r2, [r3, #15]
			u8ModbusRegisterdwin[12] = 0x00;
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	2200      	movs	r2, #0
 8008672:	741a      	strb	r2, [r3, #16]
			u8ModbusRegisterdwin[13] = hour_t;
 8008674:	4b78      	ldr	r3, [pc, #480]	; (8008858 <_ZN7Dwinhmi9dwinFrameEv+0x25c>)
 8008676:	781a      	ldrb	r2, [r3, #0]
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	745a      	strb	r2, [r3, #17]
			u8ModbusRegisterdwin[14] = 0x00;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2200      	movs	r2, #0
 8008680:	749a      	strb	r2, [r3, #18]
			u8ModbusRegisterdwin[15] = min_t;
 8008682:	4b76      	ldr	r3, [pc, #472]	; (800885c <_ZN7Dwinhmi9dwinFrameEv+0x260>)
 8008684:	781a      	ldrb	r2, [r3, #0]
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	74da      	strb	r2, [r3, #19]
			u8ModbusRegisterdwin[16] = 0x00;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	2200      	movs	r2, #0
 800868e:	751a      	strb	r2, [r3, #20]
			u8ModbusRegisterdwin[17] = sec_t;
 8008690:	4b73      	ldr	r3, [pc, #460]	; (8008860 <_ZN7Dwinhmi9dwinFrameEv+0x264>)
 8008692:	781a      	ldrb	r2, [r3, #0]
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	755a      	strb	r2, [r3, #21]
			u8ModbusRegisterdwin[18] = highByte(Production_Total);
 8008698:	4b72      	ldr	r3, [pc, #456]	; (8008864 <_ZN7Dwinhmi9dwinFrameEv+0x268>)
 800869a:	881b      	ldrh	r3, [r3, #0]
 800869c:	0a1b      	lsrs	r3, r3, #8
 800869e:	b29b      	uxth	r3, r3
 80086a0:	b2da      	uxtb	r2, r3
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	759a      	strb	r2, [r3, #22]
			u8ModbusRegisterdwin[19] = lowByte(Production_Total);
 80086a6:	4b6f      	ldr	r3, [pc, #444]	; (8008864 <_ZN7Dwinhmi9dwinFrameEv+0x268>)
 80086a8:	881b      	ldrh	r3, [r3, #0]
 80086aa:	b2da      	uxtb	r2, r3
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	75da      	strb	r2, [r3, #23]
			u8ModbusRegisterdwin[20] = highByte(Rejection_Total);
 80086b0:	4b6d      	ldr	r3, [pc, #436]	; (8008868 <_ZN7Dwinhmi9dwinFrameEv+0x26c>)
 80086b2:	881b      	ldrh	r3, [r3, #0]
 80086b4:	0a1b      	lsrs	r3, r3, #8
 80086b6:	b29b      	uxth	r3, r3
 80086b8:	b2da      	uxtb	r2, r3
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	761a      	strb	r2, [r3, #24]
			u8ModbusRegisterdwin[21] = lowByte(Rejection_Total);
 80086be:	4b6a      	ldr	r3, [pc, #424]	; (8008868 <_ZN7Dwinhmi9dwinFrameEv+0x26c>)
 80086c0:	881b      	ldrh	r3, [r3, #0]
 80086c2:	b2da      	uxtb	r2, r3
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	765a      	strb	r2, [r3, #25]
			u8ModbusRegisterdwin[23] = 0;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2200      	movs	r2, #0
 80086cc:	76da      	strb	r2, [r3, #27]
			u8ModbusRegisterdwin[24] = 1;//wifi
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	2201      	movs	r2, #1
 80086d2:	771a      	strb	r2, [r3, #28]
			u8ModbusRegisterdwin[25] = 0;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	2200      	movs	r2, #0
 80086d8:	775a      	strb	r2, [r3, #29]
			u8ModbusRegisterdwin[26] = 1;
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	2201      	movs	r2, #1
 80086de:	779a      	strb	r2, [r3, #30]
			u8ModbusRegisterdwin[27] = 0;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	2200      	movs	r2, #0
 80086e4:	77da      	strb	r2, [r3, #31]
			u8ModbusRegisterdwin[28] = 1;
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	2201      	movs	r2, #1
 80086ea:	f883 2020 	strb.w	r2, [r3, #32]
			noOfDataDwin=29;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	221d      	movs	r2, #29
 80086f2:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
   			Cntid_dwin=1;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	2201      	movs	r2, #1
 80086fa:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
		break;
 80086fe:	e096      	b.n	800882e <_ZN7Dwinhmi9dwinFrameEv+0x232>
			u8ModbusRegisterdwin[0] = START_BYTE_1;
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	225a      	movs	r2, #90	; 0x5a
 8008704:	711a      	strb	r2, [r3, #4]
			u8ModbusRegisterdwin[1] = START_BYTE_2;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	22a5      	movs	r2, #165	; 0xa5
 800870a:	715a      	strb	r2, [r3, #5]
			u8ModbusRegisterdwin[2] = multipleWriteRequestH;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	2217      	movs	r2, #23
 8008710:	719a      	strb	r2, [r3, #6]
			u8ModbusRegisterdwin[3] = multipleWriteRequestL;
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	2282      	movs	r2, #130	; 0x82
 8008716:	71da      	strb	r2, [r3, #7]
			u8ModbusRegisterdwin[4] = 0x20;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	2220      	movs	r2, #32
 800871c:	721a      	strb	r2, [r3, #8]
			u8ModbusRegisterdwin[5] = 0x00;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	2200      	movs	r2, #0
 8008722:	725a      	strb	r2, [r3, #9]
			u8ModbusRegisterdwin[6] = 0x00;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	2200      	movs	r2, #0
 8008728:	729a      	strb	r2, [r3, #10]
			u8ModbusRegisterdwin[7] = date_Rtc;
 800872a:	4b48      	ldr	r3, [pc, #288]	; (800884c <_ZN7Dwinhmi9dwinFrameEv+0x250>)
 800872c:	781a      	ldrb	r2, [r3, #0]
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	72da      	strb	r2, [r3, #11]
			u8ModbusRegisterdwin[8] = 0x00;
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	2200      	movs	r2, #0
 8008736:	731a      	strb	r2, [r3, #12]
			u8ModbusRegisterdwin[9] = month_Rtc;
 8008738:	4b45      	ldr	r3, [pc, #276]	; (8008850 <_ZN7Dwinhmi9dwinFrameEv+0x254>)
 800873a:	781a      	ldrb	r2, [r3, #0]
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	735a      	strb	r2, [r3, #13]
			u8ModbusRegisterdwin[10] = 0x00;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	2200      	movs	r2, #0
 8008744:	739a      	strb	r2, [r3, #14]
			u8ModbusRegisterdwin[11] = year_Rtc;
 8008746:	4b43      	ldr	r3, [pc, #268]	; (8008854 <_ZN7Dwinhmi9dwinFrameEv+0x258>)
 8008748:	781a      	ldrb	r2, [r3, #0]
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	73da      	strb	r2, [r3, #15]
			u8ModbusRegisterdwin[12] = 0x00;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	2200      	movs	r2, #0
 8008752:	741a      	strb	r2, [r3, #16]
			u8ModbusRegisterdwin[13] = hour_t;
 8008754:	4b40      	ldr	r3, [pc, #256]	; (8008858 <_ZN7Dwinhmi9dwinFrameEv+0x25c>)
 8008756:	781a      	ldrb	r2, [r3, #0]
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	745a      	strb	r2, [r3, #17]
			u8ModbusRegisterdwin[14] = 0x00;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	2200      	movs	r2, #0
 8008760:	749a      	strb	r2, [r3, #18]
			u8ModbusRegisterdwin[15] = min_t;
 8008762:	4b3e      	ldr	r3, [pc, #248]	; (800885c <_ZN7Dwinhmi9dwinFrameEv+0x260>)
 8008764:	781a      	ldrb	r2, [r3, #0]
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	74da      	strb	r2, [r3, #19]
			u8ModbusRegisterdwin[16] = 0x00;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	2200      	movs	r2, #0
 800876e:	751a      	strb	r2, [r3, #20]
			u8ModbusRegisterdwin[17] = sec_t;
 8008770:	4b3b      	ldr	r3, [pc, #236]	; (8008860 <_ZN7Dwinhmi9dwinFrameEv+0x264>)
 8008772:	781a      	ldrb	r2, [r3, #0]
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	755a      	strb	r2, [r3, #21]
			u8ModbusRegisterdwin[18] = highByte(Production_Total);
 8008778:	4b3a      	ldr	r3, [pc, #232]	; (8008864 <_ZN7Dwinhmi9dwinFrameEv+0x268>)
 800877a:	881b      	ldrh	r3, [r3, #0]
 800877c:	0a1b      	lsrs	r3, r3, #8
 800877e:	b29b      	uxth	r3, r3
 8008780:	b2da      	uxtb	r2, r3
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	759a      	strb	r2, [r3, #22]
			u8ModbusRegisterdwin[19] = lowByte(Production_Total);
 8008786:	4b37      	ldr	r3, [pc, #220]	; (8008864 <_ZN7Dwinhmi9dwinFrameEv+0x268>)
 8008788:	881b      	ldrh	r3, [r3, #0]
 800878a:	b2da      	uxtb	r2, r3
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	75da      	strb	r2, [r3, #23]
			u8ModbusRegisterdwin[20] = highByte(Rejection_Total);
 8008790:	4b35      	ldr	r3, [pc, #212]	; (8008868 <_ZN7Dwinhmi9dwinFrameEv+0x26c>)
 8008792:	881b      	ldrh	r3, [r3, #0]
 8008794:	0a1b      	lsrs	r3, r3, #8
 8008796:	b29b      	uxth	r3, r3
 8008798:	b2da      	uxtb	r2, r3
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	761a      	strb	r2, [r3, #24]
			u8ModbusRegisterdwin[21] = lowByte(Rejection_Total);
 800879e:	4b32      	ldr	r3, [pc, #200]	; (8008868 <_ZN7Dwinhmi9dwinFrameEv+0x26c>)
 80087a0:	881b      	ldrh	r3, [r3, #0]
 80087a2:	b2da      	uxtb	r2, r3
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	765a      	strb	r2, [r3, #25]
			u8ModbusRegisterdwin[23] = 0;
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	2200      	movs	r2, #0
 80087ac:	76da      	strb	r2, [r3, #27]
			u8ModbusRegisterdwin[24] = 1;//wifi
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	2201      	movs	r2, #1
 80087b2:	771a      	strb	r2, [r3, #28]
			u8ModbusRegisterdwin[25] = 0;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	2200      	movs	r2, #0
 80087b8:	775a      	strb	r2, [r3, #29]
			u8ModbusRegisterdwin[26] = 1;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	2201      	movs	r2, #1
 80087be:	779a      	strb	r2, [r3, #30]
			u8ModbusRegisterdwin[27] = 0;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2200      	movs	r2, #0
 80087c4:	77da      	strb	r2, [r3, #31]
			u8ModbusRegisterdwin[28] = 1;
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	2201      	movs	r2, #1
 80087ca:	f883 2020 	strb.w	r2, [r3, #32]
			noOfDataDwin=29;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	221d      	movs	r2, #29
 80087d2:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
			Cntid_dwin=2;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2202      	movs	r2, #2
 80087da:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
		break;
 80087de:	e026      	b.n	800882e <_ZN7Dwinhmi9dwinFrameEv+0x232>
			u8ModbusRegisterdwin[0] = START_BYTE_1;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	225a      	movs	r2, #90	; 0x5a
 80087e4:	711a      	strb	r2, [r3, #4]
			u8ModbusRegisterdwin[1] = START_BYTE_2;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	22a5      	movs	r2, #165	; 0xa5
 80087ea:	715a      	strb	r2, [r3, #5]
			u8ModbusRegisterdwin[2] = multipleReadRequestH;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2204      	movs	r2, #4
 80087f0:	719a      	strb	r2, [r3, #6]
			u8ModbusRegisterdwin[3] = multipleReadRequestL;
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	2283      	movs	r2, #131	; 0x83
 80087f6:	71da      	strb	r2, [r3, #7]
			u8ModbusRegisterdwin[4] = 0x30;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	2230      	movs	r2, #48	; 0x30
 80087fc:	721a      	strb	r2, [r3, #8]
			u8ModbusRegisterdwin[5] = 0x00;
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	2200      	movs	r2, #0
 8008802:	725a      	strb	r2, [r3, #9]
			u8ModbusRegisterdwin[6] = 0x1e;
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	221e      	movs	r2, #30
 8008808:	729a      	strb	r2, [r3, #10]
			memset(DwinDatabuffer,0,255);
 800880a:	22ff      	movs	r2, #255	; 0xff
 800880c:	2100      	movs	r1, #0
 800880e:	4817      	ldr	r0, [pc, #92]	; (800886c <_ZN7Dwinhmi9dwinFrameEv+0x270>)
 8008810:	f007 f9c8 	bl	800fba4 <memset>
			Dwinseq=0;
 8008814:	4b16      	ldr	r3, [pc, #88]	; (8008870 <_ZN7Dwinhmi9dwinFrameEv+0x274>)
 8008816:	2200      	movs	r2, #0
 8008818:	701a      	strb	r2, [r3, #0]
			noOfDataDwin=7;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	2207      	movs	r2, #7
 800881e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
			Cntid_dwin=0;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	2200      	movs	r2, #0
 8008826:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
		break;
 800882a:	e000      	b.n	800882e <_ZN7Dwinhmi9dwinFrameEv+0x232>
		break;
 800882c:	bf00      	nop
	}
	HAL_UART_Transmit_IT(&huart2,u8ModbusRegisterdwin,noOfDataDwin);
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	1d19      	adds	r1, r3, #4
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8008838:	b29b      	uxth	r3, r3
 800883a:	461a      	mov	r2, r3
 800883c:	480d      	ldr	r0, [pc, #52]	; (8008874 <_ZN7Dwinhmi9dwinFrameEv+0x278>)
 800883e:	f005 fe13 	bl	800e468 <HAL_UART_Transmit_IT>
}
 8008842:	bf00      	nop
 8008844:	3708      	adds	r7, #8
 8008846:	46bd      	mov	sp, r7
 8008848:	bd80      	pop	{r7, pc}
 800884a:	bf00      	nop
 800884c:	200009ec 	.word	0x200009ec
 8008850:	200009ed 	.word	0x200009ed
 8008854:	200009ee 	.word	0x200009ee
 8008858:	200009e8 	.word	0x200009e8
 800885c:	200009e9 	.word	0x200009e9
 8008860:	200009ea 	.word	0x200009ea
 8008864:	200000fe 	.word	0x200000fe
 8008868:	20000100 	.word	0x20000100
 800886c:	200002c0 	.word	0x200002c0
 8008870:	200007ea 	.word	0x200007ea
 8008874:	2000051c 	.word	0x2000051c

08008878 <_ZN7Dwinhmi11dwinDecoderEv>:


void Dwinhmi::dwinDecoder()
{
 8008878:	b480      	push	{r7}
 800887a:	b083      	sub	sp, #12
 800887c:	af00      	add	r7, sp, #0
 800887e:	6078      	str	r0, [r7, #4]
	if(!Rx_Dwin_Complete){return;}
 8008880:	4b53      	ldr	r3, [pc, #332]	; (80089d0 <_ZN7Dwinhmi11dwinDecoderEv+0x158>)
 8008882:	781b      	ldrb	r3, [r3, #0]
 8008884:	2b00      	cmp	r3, #0
 8008886:	f000 809a 	beq.w	80089be <_ZN7Dwinhmi11dwinDecoderEv+0x146>
	Rx_Dwin_Complete=0;
 800888a:	4b51      	ldr	r3, [pc, #324]	; (80089d0 <_ZN7Dwinhmi11dwinDecoderEv+0x158>)
 800888c:	2200      	movs	r2, #0
 800888e:	701a      	strb	r2, [r3, #0]

	machineId = ((DwinDatabuffer[25]<<8)|DwinDatabuffer[26]);
 8008890:	4b50      	ldr	r3, [pc, #320]	; (80089d4 <_ZN7Dwinhmi11dwinDecoderEv+0x15c>)
 8008892:	7e5b      	ldrb	r3, [r3, #25]
 8008894:	021b      	lsls	r3, r3, #8
 8008896:	b21a      	sxth	r2, r3
 8008898:	4b4e      	ldr	r3, [pc, #312]	; (80089d4 <_ZN7Dwinhmi11dwinDecoderEv+0x15c>)
 800889a:	7e9b      	ldrb	r3, [r3, #26]
 800889c:	b21b      	sxth	r3, r3
 800889e:	4313      	orrs	r3, r2
 80088a0:	b21b      	sxth	r3, r3
 80088a2:	b29a      	uxth	r2, r3
 80088a4:	4b4c      	ldr	r3, [pc, #304]	; (80089d8 <_ZN7Dwinhmi11dwinDecoderEv+0x160>)
 80088a6:	801a      	strh	r2, [r3, #0]
	if(machineId > 0){
 80088a8:	4b4b      	ldr	r3, [pc, #300]	; (80089d8 <_ZN7Dwinhmi11dwinDecoderEv+0x160>)
 80088aa:	881b      	ldrh	r3, [r3, #0]
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	f000 8089 	beq.w	80089c4 <_ZN7Dwinhmi11dwinDecoderEv+0x14c>
		portNumber = ((DwinDatabuffer[23]<<8)|DwinDatabuffer[24]);
 80088b2:	4b48      	ldr	r3, [pc, #288]	; (80089d4 <_ZN7Dwinhmi11dwinDecoderEv+0x15c>)
 80088b4:	7ddb      	ldrb	r3, [r3, #23]
 80088b6:	021b      	lsls	r3, r3, #8
 80088b8:	b21a      	sxth	r2, r3
 80088ba:	4b46      	ldr	r3, [pc, #280]	; (80089d4 <_ZN7Dwinhmi11dwinDecoderEv+0x15c>)
 80088bc:	7e1b      	ldrb	r3, [r3, #24]
 80088be:	b21b      	sxth	r3, r3
 80088c0:	4313      	orrs	r3, r2
 80088c2:	b21b      	sxth	r3, r3
 80088c4:	b29a      	uxth	r2, r3
 80088c6:	4b45      	ldr	r3, [pc, #276]	; (80089dc <_ZN7Dwinhmi11dwinDecoderEv+0x164>)
 80088c8:	801a      	strh	r2, [r3, #0]
		for(shiftP=1,len_i=0;shiftP<=22;shiftP++,len_i++){
 80088ca:	4b45      	ldr	r3, [pc, #276]	; (80089e0 <_ZN7Dwinhmi11dwinDecoderEv+0x168>)
 80088cc:	2201      	movs	r2, #1
 80088ce:	701a      	strb	r2, [r3, #0]
 80088d0:	4b44      	ldr	r3, [pc, #272]	; (80089e4 <_ZN7Dwinhmi11dwinDecoderEv+0x16c>)
 80088d2:	2200      	movs	r2, #0
 80088d4:	701a      	strb	r2, [r3, #0]
 80088d6:	4b42      	ldr	r3, [pc, #264]	; (80089e0 <_ZN7Dwinhmi11dwinDecoderEv+0x168>)
 80088d8:	781b      	ldrb	r3, [r3, #0]
 80088da:	2b16      	cmp	r3, #22
 80088dc:	d81e      	bhi.n	800891c <_ZN7Dwinhmi11dwinDecoderEv+0xa4>
			if(DwinDatabuffer[shiftP] == 0xff){break;}
 80088de:	4b40      	ldr	r3, [pc, #256]	; (80089e0 <_ZN7Dwinhmi11dwinDecoderEv+0x168>)
 80088e0:	781b      	ldrb	r3, [r3, #0]
 80088e2:	461a      	mov	r2, r3
 80088e4:	4b3b      	ldr	r3, [pc, #236]	; (80089d4 <_ZN7Dwinhmi11dwinDecoderEv+0x15c>)
 80088e6:	5c9b      	ldrb	r3, [r3, r2]
 80088e8:	2bff      	cmp	r3, #255	; 0xff
 80088ea:	d016      	beq.n	800891a <_ZN7Dwinhmi11dwinDecoderEv+0xa2>
			serverAddress[len_i] = DwinDatabuffer[shiftP];
 80088ec:	4b3c      	ldr	r3, [pc, #240]	; (80089e0 <_ZN7Dwinhmi11dwinDecoderEv+0x168>)
 80088ee:	781b      	ldrb	r3, [r3, #0]
 80088f0:	4619      	mov	r1, r3
 80088f2:	4b3c      	ldr	r3, [pc, #240]	; (80089e4 <_ZN7Dwinhmi11dwinDecoderEv+0x16c>)
 80088f4:	781b      	ldrb	r3, [r3, #0]
 80088f6:	461a      	mov	r2, r3
 80088f8:	4b36      	ldr	r3, [pc, #216]	; (80089d4 <_ZN7Dwinhmi11dwinDecoderEv+0x15c>)
 80088fa:	5c59      	ldrb	r1, [r3, r1]
 80088fc:	4b3a      	ldr	r3, [pc, #232]	; (80089e8 <_ZN7Dwinhmi11dwinDecoderEv+0x170>)
 80088fe:	5499      	strb	r1, [r3, r2]
		for(shiftP=1,len_i=0;shiftP<=22;shiftP++,len_i++){
 8008900:	4b37      	ldr	r3, [pc, #220]	; (80089e0 <_ZN7Dwinhmi11dwinDecoderEv+0x168>)
 8008902:	781b      	ldrb	r3, [r3, #0]
 8008904:	3301      	adds	r3, #1
 8008906:	b2da      	uxtb	r2, r3
 8008908:	4b35      	ldr	r3, [pc, #212]	; (80089e0 <_ZN7Dwinhmi11dwinDecoderEv+0x168>)
 800890a:	701a      	strb	r2, [r3, #0]
 800890c:	4b35      	ldr	r3, [pc, #212]	; (80089e4 <_ZN7Dwinhmi11dwinDecoderEv+0x16c>)
 800890e:	781b      	ldrb	r3, [r3, #0]
 8008910:	3301      	adds	r3, #1
 8008912:	b2da      	uxtb	r2, r3
 8008914:	4b33      	ldr	r3, [pc, #204]	; (80089e4 <_ZN7Dwinhmi11dwinDecoderEv+0x16c>)
 8008916:	701a      	strb	r2, [r3, #0]
 8008918:	e7dd      	b.n	80088d6 <_ZN7Dwinhmi11dwinDecoderEv+0x5e>
			if(DwinDatabuffer[shiftP] == 0xff){break;}
 800891a:	bf00      	nop
		}
		for(shiftP=29,len_i=0;shiftP<=49;shiftP++,len_i++){
 800891c:	4b30      	ldr	r3, [pc, #192]	; (80089e0 <_ZN7Dwinhmi11dwinDecoderEv+0x168>)
 800891e:	221d      	movs	r2, #29
 8008920:	701a      	strb	r2, [r3, #0]
 8008922:	4b30      	ldr	r3, [pc, #192]	; (80089e4 <_ZN7Dwinhmi11dwinDecoderEv+0x16c>)
 8008924:	2200      	movs	r2, #0
 8008926:	701a      	strb	r2, [r3, #0]
 8008928:	4b2d      	ldr	r3, [pc, #180]	; (80089e0 <_ZN7Dwinhmi11dwinDecoderEv+0x168>)
 800892a:	781b      	ldrb	r3, [r3, #0]
 800892c:	2b31      	cmp	r3, #49	; 0x31
 800892e:	d81e      	bhi.n	800896e <_ZN7Dwinhmi11dwinDecoderEv+0xf6>
			if(DwinDatabuffer[shiftP] == 0xff){break;}
 8008930:	4b2b      	ldr	r3, [pc, #172]	; (80089e0 <_ZN7Dwinhmi11dwinDecoderEv+0x168>)
 8008932:	781b      	ldrb	r3, [r3, #0]
 8008934:	461a      	mov	r2, r3
 8008936:	4b27      	ldr	r3, [pc, #156]	; (80089d4 <_ZN7Dwinhmi11dwinDecoderEv+0x15c>)
 8008938:	5c9b      	ldrb	r3, [r3, r2]
 800893a:	2bff      	cmp	r3, #255	; 0xff
 800893c:	d016      	beq.n	800896c <_ZN7Dwinhmi11dwinDecoderEv+0xf4>
			userNameWifi[len_i] = DwinDatabuffer[shiftP];
 800893e:	4b28      	ldr	r3, [pc, #160]	; (80089e0 <_ZN7Dwinhmi11dwinDecoderEv+0x168>)
 8008940:	781b      	ldrb	r3, [r3, #0]
 8008942:	4619      	mov	r1, r3
 8008944:	4b27      	ldr	r3, [pc, #156]	; (80089e4 <_ZN7Dwinhmi11dwinDecoderEv+0x16c>)
 8008946:	781b      	ldrb	r3, [r3, #0]
 8008948:	461a      	mov	r2, r3
 800894a:	4b22      	ldr	r3, [pc, #136]	; (80089d4 <_ZN7Dwinhmi11dwinDecoderEv+0x15c>)
 800894c:	5c59      	ldrb	r1, [r3, r1]
 800894e:	4b27      	ldr	r3, [pc, #156]	; (80089ec <_ZN7Dwinhmi11dwinDecoderEv+0x174>)
 8008950:	5499      	strb	r1, [r3, r2]
		for(shiftP=29,len_i=0;shiftP<=49;shiftP++,len_i++){
 8008952:	4b23      	ldr	r3, [pc, #140]	; (80089e0 <_ZN7Dwinhmi11dwinDecoderEv+0x168>)
 8008954:	781b      	ldrb	r3, [r3, #0]
 8008956:	3301      	adds	r3, #1
 8008958:	b2da      	uxtb	r2, r3
 800895a:	4b21      	ldr	r3, [pc, #132]	; (80089e0 <_ZN7Dwinhmi11dwinDecoderEv+0x168>)
 800895c:	701a      	strb	r2, [r3, #0]
 800895e:	4b21      	ldr	r3, [pc, #132]	; (80089e4 <_ZN7Dwinhmi11dwinDecoderEv+0x16c>)
 8008960:	781b      	ldrb	r3, [r3, #0]
 8008962:	3301      	adds	r3, #1
 8008964:	b2da      	uxtb	r2, r3
 8008966:	4b1f      	ldr	r3, [pc, #124]	; (80089e4 <_ZN7Dwinhmi11dwinDecoderEv+0x16c>)
 8008968:	701a      	strb	r2, [r3, #0]
 800896a:	e7dd      	b.n	8008928 <_ZN7Dwinhmi11dwinDecoderEv+0xb0>
			if(DwinDatabuffer[shiftP] == 0xff){break;}
 800896c:	bf00      	nop
		}
		for(shiftP=34,len_i=0;shiftP<=30;shiftP++,len_i++){
 800896e:	4b1c      	ldr	r3, [pc, #112]	; (80089e0 <_ZN7Dwinhmi11dwinDecoderEv+0x168>)
 8008970:	2222      	movs	r2, #34	; 0x22
 8008972:	701a      	strb	r2, [r3, #0]
 8008974:	4b1b      	ldr	r3, [pc, #108]	; (80089e4 <_ZN7Dwinhmi11dwinDecoderEv+0x16c>)
 8008976:	2200      	movs	r2, #0
 8008978:	701a      	strb	r2, [r3, #0]
 800897a:	4b19      	ldr	r3, [pc, #100]	; (80089e0 <_ZN7Dwinhmi11dwinDecoderEv+0x168>)
 800897c:	781b      	ldrb	r3, [r3, #0]
 800897e:	2b1e      	cmp	r3, #30
 8008980:	d820      	bhi.n	80089c4 <_ZN7Dwinhmi11dwinDecoderEv+0x14c>
			if(DwinDatabuffer[shiftP] == 0xff){break;}
 8008982:	4b17      	ldr	r3, [pc, #92]	; (80089e0 <_ZN7Dwinhmi11dwinDecoderEv+0x168>)
 8008984:	781b      	ldrb	r3, [r3, #0]
 8008986:	461a      	mov	r2, r3
 8008988:	4b12      	ldr	r3, [pc, #72]	; (80089d4 <_ZN7Dwinhmi11dwinDecoderEv+0x15c>)
 800898a:	5c9b      	ldrb	r3, [r3, r2]
 800898c:	2bff      	cmp	r3, #255	; 0xff
 800898e:	d018      	beq.n	80089c2 <_ZN7Dwinhmi11dwinDecoderEv+0x14a>
			passwordWifi[len_i] = DwinDatabuffer[shiftP];
 8008990:	4b13      	ldr	r3, [pc, #76]	; (80089e0 <_ZN7Dwinhmi11dwinDecoderEv+0x168>)
 8008992:	781b      	ldrb	r3, [r3, #0]
 8008994:	4619      	mov	r1, r3
 8008996:	4b13      	ldr	r3, [pc, #76]	; (80089e4 <_ZN7Dwinhmi11dwinDecoderEv+0x16c>)
 8008998:	781b      	ldrb	r3, [r3, #0]
 800899a:	461a      	mov	r2, r3
 800899c:	4b0d      	ldr	r3, [pc, #52]	; (80089d4 <_ZN7Dwinhmi11dwinDecoderEv+0x15c>)
 800899e:	5c59      	ldrb	r1, [r3, r1]
 80089a0:	4b13      	ldr	r3, [pc, #76]	; (80089f0 <_ZN7Dwinhmi11dwinDecoderEv+0x178>)
 80089a2:	5499      	strb	r1, [r3, r2]
		for(shiftP=34,len_i=0;shiftP<=30;shiftP++,len_i++){
 80089a4:	4b0e      	ldr	r3, [pc, #56]	; (80089e0 <_ZN7Dwinhmi11dwinDecoderEv+0x168>)
 80089a6:	781b      	ldrb	r3, [r3, #0]
 80089a8:	3301      	adds	r3, #1
 80089aa:	b2da      	uxtb	r2, r3
 80089ac:	4b0c      	ldr	r3, [pc, #48]	; (80089e0 <_ZN7Dwinhmi11dwinDecoderEv+0x168>)
 80089ae:	701a      	strb	r2, [r3, #0]
 80089b0:	4b0c      	ldr	r3, [pc, #48]	; (80089e4 <_ZN7Dwinhmi11dwinDecoderEv+0x16c>)
 80089b2:	781b      	ldrb	r3, [r3, #0]
 80089b4:	3301      	adds	r3, #1
 80089b6:	b2da      	uxtb	r2, r3
 80089b8:	4b0a      	ldr	r3, [pc, #40]	; (80089e4 <_ZN7Dwinhmi11dwinDecoderEv+0x16c>)
 80089ba:	701a      	strb	r2, [r3, #0]
 80089bc:	e7dd      	b.n	800897a <_ZN7Dwinhmi11dwinDecoderEv+0x102>
	if(!Rx_Dwin_Complete){return;}
 80089be:	bf00      	nop
 80089c0:	e000      	b.n	80089c4 <_ZN7Dwinhmi11dwinDecoderEv+0x14c>
			if(DwinDatabuffer[shiftP] == 0xff){break;}
 80089c2:	bf00      	nop
		}

	}

}
 80089c4:	370c      	adds	r7, #12
 80089c6:	46bd      	mov	sp, r7
 80089c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089cc:	4770      	bx	lr
 80089ce:	bf00      	nop
 80089d0:	200002bd 	.word	0x200002bd
 80089d4:	200002c0 	.word	0x200002c0
 80089d8:	200007a6 	.word	0x200007a6
 80089dc:	200007a8 	.word	0x200007a8
 80089e0:	200007e8 	.word	0x200007e8
 80089e4:	200007e9 	.word	0x200007e9
 80089e8:	200007ac 	.word	0x200007ac
 80089ec:	200007c0 	.word	0x200007c0
 80089f0:	200007d4 	.word	0x200007d4

080089f4 <_ZN10W5500ClassC1Ev>:
// SPI details
//SPISettings wiznet_SPI_settings(8000000, MSBFIRST, SPI_MODE0);
uint8_t SPI_CS;


W5500Class::W5500Class() {
 80089f4:	b480      	push	{r7}
 80089f6:	b083      	sub	sp, #12
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	6078      	str	r0, [r7, #4]
 80089fc:	4a04      	ldr	r2, [pc, #16]	; (8008a10 <_ZN10W5500ClassC1Ev+0x1c>)
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	4618      	mov	r0, r3
 8008a06:	370c      	adds	r7, #12
 8008a08:	46bd      	mov	sp, r7
 8008a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0e:	4770      	bx	lr
 8008a10:	08010918 	.word	0x08010918

08008a14 <_ZN10W5500ClassD1Ev>:

W5500Class::~W5500Class() {
 8008a14:	b480      	push	{r7}
 8008a16:	b083      	sub	sp, #12
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
 8008a1c:	4a04      	ldr	r2, [pc, #16]	; (8008a30 <_ZN10W5500ClassD1Ev+0x1c>)
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	4618      	mov	r0, r3
 8008a26:	370c      	adds	r7, #12
 8008a28:	46bd      	mov	sp, r7
 8008a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2e:	4770      	bx	lr
 8008a30:	08010918 	.word	0x08010918

08008a34 <_ZN10W5500ClassD0Ev>:
W5500Class::~W5500Class() {
 8008a34:	b580      	push	{r7, lr}
 8008a36:	b082      	sub	sp, #8
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	6078      	str	r0, [r7, #4]
}
 8008a3c:	6878      	ldr	r0, [r7, #4]
 8008a3e:	f7ff ffe9 	bl	8008a14 <_ZN10W5500ClassD1Ev>
 8008a42:	2104      	movs	r1, #4
 8008a44:	6878      	ldr	r0, [r7, #4]
 8008a46:	f007 f868 	bl	800fb1a <_ZdlPvj>
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	3708      	adds	r7, #8
 8008a50:	46bd      	mov	sp, r7
 8008a52:	bd80      	pop	{r7, pc}

08008a54 <_Z41__static_initialization_and_destruction_0ii>:
 8008a54:	b580      	push	{r7, lr}
 8008a56:	b082      	sub	sp, #8
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	6078      	str	r0, [r7, #4]
 8008a5c:	6039      	str	r1, [r7, #0]
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	2b01      	cmp	r3, #1
 8008a62:	d107      	bne.n	8008a74 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8008a64:	683b      	ldr	r3, [r7, #0]
 8008a66:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008a6a:	4293      	cmp	r3, r2
 8008a6c:	d102      	bne.n	8008a74 <_Z41__static_initialization_and_destruction_0ii+0x20>
W5500Class w5500;
 8008a6e:	4809      	ldr	r0, [pc, #36]	; (8008a94 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8008a70:	f7ff ffc0 	bl	80089f4 <_ZN10W5500ClassC1Ev>
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d107      	bne.n	8008a8a <_Z41__static_initialization_and_destruction_0ii+0x36>
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008a80:	4293      	cmp	r3, r2
 8008a82:	d102      	bne.n	8008a8a <_Z41__static_initialization_and_destruction_0ii+0x36>
 8008a84:	4803      	ldr	r0, [pc, #12]	; (8008a94 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8008a86:	f7ff ffc5 	bl	8008a14 <_ZN10W5500ClassD1Ev>
}
 8008a8a:	bf00      	nop
 8008a8c:	3708      	adds	r7, #8
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	bd80      	pop	{r7, pc}
 8008a92:	bf00      	nop
 8008a94:	200007ec 	.word	0x200007ec

08008a98 <_GLOBAL__sub_I_w5500>:
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	af00      	add	r7, sp, #0
 8008a9c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8008aa0:	2001      	movs	r0, #1
 8008aa2:	f7ff ffd7 	bl	8008a54 <_Z41__static_initialization_and_destruction_0ii>
 8008aa6:	bd80      	pop	{r7, pc}

08008aa8 <_GLOBAL__sub_D_w5500>:
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	af00      	add	r7, sp, #0
 8008aac:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8008ab0:	2000      	movs	r0, #0
 8008ab2:	f7ff ffcf 	bl	8008a54 <_Z41__static_initialization_and_destruction_0ii>
 8008ab6:	bd80      	pop	{r7, pc}

08008ab8 <_ZN9ModbusrtuC1Ev>:
#include "Modbus_types.h"

extern uint16_t temperatureSetOL,temperaturehighSetOL,temperatureLowSetOL;

uint8_t TxSeqComplete;
Modbusrtu::Modbusrtu() {
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b082      	sub	sp, #8
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	6078      	str	r0, [r7, #4]
 8008ac0:	4a0e      	ldr	r2, [pc, #56]	; (8008afc <_ZN9ModbusrtuC1Ev+0x44>)
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	601a      	str	r2, [r3, #0]
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	2201      	movs	r2, #1
 8008aca:	761a      	strb	r2, [r3, #24]
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	4a0c      	ldr	r2, [pc, #48]	; (8008b00 <_ZN9ModbusrtuC1Ev+0x48>)
 8008ad0:	3319      	adds	r3, #25
 8008ad2:	4611      	mov	r1, r2
 8008ad4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008ad8:	4618      	mov	r0, r3
 8008ada:	f007 f855 	bl	800fb88 <memcpy>
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	4a08      	ldr	r2, [pc, #32]	; (8008b04 <_ZN9ModbusrtuC1Ev+0x4c>)
 8008ae2:	f203 1319 	addw	r3, r3, #281	; 0x119
 8008ae6:	4611      	mov	r1, r2
 8008ae8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008aec:	4618      	mov	r0, r3
 8008aee:	f007 f84b 	bl	800fb88 <memcpy>
	// TODO Auto-generated constructor stub

}
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	4618      	mov	r0, r3
 8008af6:	3708      	adds	r7, #8
 8008af8:	46bd      	mov	sp, r7
 8008afa:	bd80      	pop	{r7, pc}
 8008afc:	08010928 	.word	0x08010928
 8008b00:	080104e8 	.word	0x080104e8
 8008b04:	080105e8 	.word	0x080105e8

08008b08 <_ZN9ModbusrtuD1Ev>:

Modbusrtu::~Modbusrtu() {
 8008b08:	b480      	push	{r7}
 8008b0a:	b083      	sub	sp, #12
 8008b0c:	af00      	add	r7, sp, #0
 8008b0e:	6078      	str	r0, [r7, #4]
 8008b10:	4a04      	ldr	r2, [pc, #16]	; (8008b24 <_ZN9ModbusrtuD1Ev+0x1c>)
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	4618      	mov	r0, r3
 8008b1a:	370c      	adds	r7, #12
 8008b1c:	46bd      	mov	sp, r7
 8008b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b22:	4770      	bx	lr
 8008b24:	08010928 	.word	0x08010928

08008b28 <_ZN9ModbusrtuD0Ev>:
Modbusrtu::~Modbusrtu() {
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	b082      	sub	sp, #8
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
}
 8008b30:	6878      	ldr	r0, [r7, #4]
 8008b32:	f7ff ffe9 	bl	8008b08 <_ZN9ModbusrtuD1Ev>
 8008b36:	f44f 7107 	mov.w	r1, #540	; 0x21c
 8008b3a:	6878      	ldr	r0, [r7, #4]
 8008b3c:	f006 ffed 	bl	800fb1a <_ZdlPvj>
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	4618      	mov	r0, r3
 8008b44:	3708      	adds	r7, #8
 8008b46:	46bd      	mov	sp, r7
 8008b48:	bd80      	pop	{r7, pc}
	...

08008b4c <_ZN9Modbusrtu21ModbusReadTransactionEv>:

void Modbusrtu::ModbusReadTransaction(void)
{
 8008b4c:	b580      	push	{r7, lr}
 8008b4e:	b082      	sub	sp, #8
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	6078      	str	r0, [r7, #4]
	//read_rxint_set out_read_rxint_set;
	switch(Cntid)
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	791b      	ldrb	r3, [r3, #4]
 8008b58:	2b03      	cmp	r3, #3
 8008b5a:	f200 8135 	bhi.w	8008dc8 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x27c>
 8008b5e:	a201      	add	r2, pc, #4	; (adr r2, 8008b64 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x18>)
 8008b60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b64:	08008b75 	.word	0x08008b75
 8008b68:	08008c05 	.word	0x08008c05
 8008b6c:	08008c8f 	.word	0x08008c8f
 8008b70:	08008d19 	.word	0x08008d19
	{
	case 0:
		_u8MBSlave 			= mTemperatureSensorId;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	7e1a      	ldrb	r2, [r3, #24]
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	715a      	strb	r2, [r3, #5]
		u8MBFunction 		= 0x03;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	2203      	movs	r2, #3
 8008b80:	719a      	strb	r2, [r3, #6]
		_u16ReadAddress 	= 0x00;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	2200      	movs	r2, #0
 8008b86:	811a      	strh	r2, [r3, #8]
		_u16ReadQty     	= 0x04;
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	2204      	movs	r2, #4
 8008b8c:	819a      	strh	r2, [r3, #12]
		u8ModbusRegister[0] = _u8MBSlave;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	795a      	ldrb	r2, [r3, #5]
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	741a      	strb	r2, [r3, #16]
		u8ModbusRegister[1] =  u8MBFunction;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	799a      	ldrb	r2, [r3, #6]
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	745a      	strb	r2, [r3, #17]
		u8ModbusRegister[2] = static_cast<uint8_t>((_u16ReadAddress & 0xff00)>>8);
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	891b      	ldrh	r3, [r3, #8]
 8008ba2:	0a1b      	lsrs	r3, r3, #8
 8008ba4:	b29b      	uxth	r3, r3
 8008ba6:	b2da      	uxtb	r2, r3
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	749a      	strb	r2, [r3, #18]
		u8ModbusRegister[3] = static_cast<uint8_t>(_u16ReadAddress & 0x00ff);
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	891b      	ldrh	r3, [r3, #8]
 8008bb0:	b2da      	uxtb	r2, r3
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	74da      	strb	r2, [r3, #19]
		u8ModbusRegister[4] = static_cast<uint8_t>((_u16ReadQty & 0xff00)>>8);
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	899b      	ldrh	r3, [r3, #12]
 8008bba:	0a1b      	lsrs	r3, r3, #8
 8008bbc:	b29b      	uxth	r3, r3
 8008bbe:	b2da      	uxtb	r2, r3
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	751a      	strb	r2, [r3, #20]
		u8ModbusRegister[5] = static_cast<uint8_t>(_u16ReadQty & 0x00ff);
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	899b      	ldrh	r3, [r3, #12]
 8008bc8:	b2da      	uxtb	r2, r3
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	755a      	strb	r2, [r3, #21]
		u16CRC 				= ASCChecksum(u8ModbusRegister,6);
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	3310      	adds	r3, #16
 8008bd2:	2206      	movs	r2, #6
 8008bd4:	4619      	mov	r1, r3
 8008bd6:	6878      	ldr	r0, [r7, #4]
 8008bd8:	f000 f922 	bl	8008e20 <_ZN9Modbusrtu11ASCChecksumEPhh>
 8008bdc:	4603      	mov	r3, r0
 8008bde:	461a      	mov	r2, r3
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	81da      	strh	r2, [r3, #14]
		u8ModbusRegister[6] = static_cast<uint8_t>(u16CRC & 0x00ff);
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	89db      	ldrh	r3, [r3, #14]
 8008be8:	b2da      	uxtb	r2, r3
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	759a      	strb	r2, [r3, #22]
		u8ModbusRegister[7] = static_cast<uint8_t>((u16CRC & 0xff00)>>8);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	89db      	ldrh	r3, [r3, #14]
 8008bf2:	0a1b      	lsrs	r3, r3, #8
 8008bf4:	b29b      	uxth	r3, r3
 8008bf6:	b2da      	uxtb	r2, r3
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	75da      	strb	r2, [r3, #23]

		Cntid=1;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	2201      	movs	r2, #1
 8008c00:	711a      	strb	r2, [r3, #4]
	break;
 8008c02:	e0e8      	b.n	8008dd6 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x28a>
	case 1:
		_u8MBSlave 			= mTemperatureSensorId;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	7e1a      	ldrb	r2, [r3, #24]
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	715a      	strb	r2, [r3, #5]
		u8MBFunction 		= 0x06;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	2206      	movs	r2, #6
 8008c10:	719a      	strb	r2, [r3, #6]
		_u16WriteAddress 	= 0x00;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	2200      	movs	r2, #0
 8008c16:	815a      	strh	r2, [r3, #10]
		u8ModbusRegister[0] = _u8MBSlave;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	795a      	ldrb	r2, [r3, #5]
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	741a      	strb	r2, [r3, #16]
		u8ModbusRegister[1] =  u8MBFunction;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	799a      	ldrb	r2, [r3, #6]
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	745a      	strb	r2, [r3, #17]
		u8ModbusRegister[2] = static_cast<uint8_t>((_u16WriteAddress & 0xff00)>>8);
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	895b      	ldrh	r3, [r3, #10]
 8008c2c:	0a1b      	lsrs	r3, r3, #8
 8008c2e:	b29b      	uxth	r3, r3
 8008c30:	b2da      	uxtb	r2, r3
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	749a      	strb	r2, [r3, #18]
		u8ModbusRegister[3] = static_cast<uint8_t>(_u16WriteAddress & 0x00ff);
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	895b      	ldrh	r3, [r3, #10]
 8008c3a:	b2da      	uxtb	r2, r3
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	74da      	strb	r2, [r3, #19]
		u8ModbusRegister[4] = static_cast<uint8_t>((temperatureSetOL & 0xff00)>>8);
 8008c40:	4b6a      	ldr	r3, [pc, #424]	; (8008dec <_ZN9Modbusrtu21ModbusReadTransactionEv+0x2a0>)
 8008c42:	881b      	ldrh	r3, [r3, #0]
 8008c44:	0a1b      	lsrs	r3, r3, #8
 8008c46:	b29b      	uxth	r3, r3
 8008c48:	b2da      	uxtb	r2, r3
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	751a      	strb	r2, [r3, #20]
		u8ModbusRegister[5] = static_cast<uint8_t>(temperatureSetOL & 0x00ff);
 8008c4e:	4b67      	ldr	r3, [pc, #412]	; (8008dec <_ZN9Modbusrtu21ModbusReadTransactionEv+0x2a0>)
 8008c50:	881b      	ldrh	r3, [r3, #0]
 8008c52:	b2da      	uxtb	r2, r3
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	755a      	strb	r2, [r3, #21]
		u16CRC 				= ASCChecksum(u8ModbusRegister,6);
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	3310      	adds	r3, #16
 8008c5c:	2206      	movs	r2, #6
 8008c5e:	4619      	mov	r1, r3
 8008c60:	6878      	ldr	r0, [r7, #4]
 8008c62:	f000 f8dd 	bl	8008e20 <_ZN9Modbusrtu11ASCChecksumEPhh>
 8008c66:	4603      	mov	r3, r0
 8008c68:	461a      	mov	r2, r3
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	81da      	strh	r2, [r3, #14]
		u8ModbusRegister[6] = static_cast<uint8_t>(u16CRC & 0x00ff);
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	89db      	ldrh	r3, [r3, #14]
 8008c72:	b2da      	uxtb	r2, r3
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	759a      	strb	r2, [r3, #22]
		u8ModbusRegister[7] = static_cast<uint8_t>((u16CRC & 0xff00)>>8);
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	89db      	ldrh	r3, [r3, #14]
 8008c7c:	0a1b      	lsrs	r3, r3, #8
 8008c7e:	b29b      	uxth	r3, r3
 8008c80:	b2da      	uxtb	r2, r3
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	75da      	strb	r2, [r3, #23]
		Cntid=2;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	2202      	movs	r2, #2
 8008c8a:	711a      	strb	r2, [r3, #4]
	break;
 8008c8c:	e0a3      	b.n	8008dd6 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x28a>
	case 2:
			_u8MBSlave 			= mTemperatureSensorId;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	7e1a      	ldrb	r2, [r3, #24]
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	715a      	strb	r2, [r3, #5]
			u8MBFunction 		= 0x06;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	2206      	movs	r2, #6
 8008c9a:	719a      	strb	r2, [r3, #6]
			_u16WriteAddress 	= 0x01;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2201      	movs	r2, #1
 8008ca0:	815a      	strh	r2, [r3, #10]
			u8ModbusRegister[0] = _u8MBSlave;
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	795a      	ldrb	r2, [r3, #5]
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	741a      	strb	r2, [r3, #16]
			u8ModbusRegister[1] =  u8MBFunction;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	799a      	ldrb	r2, [r3, #6]
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	745a      	strb	r2, [r3, #17]
			u8ModbusRegister[2] = static_cast<uint8_t>((_u16WriteAddress & 0xff00)>>8);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	895b      	ldrh	r3, [r3, #10]
 8008cb6:	0a1b      	lsrs	r3, r3, #8
 8008cb8:	b29b      	uxth	r3, r3
 8008cba:	b2da      	uxtb	r2, r3
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	749a      	strb	r2, [r3, #18]
			u8ModbusRegister[3] = static_cast<uint8_t>(_u16WriteAddress & 0x00ff);
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	895b      	ldrh	r3, [r3, #10]
 8008cc4:	b2da      	uxtb	r2, r3
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	74da      	strb	r2, [r3, #19]
			u8ModbusRegister[4] = static_cast<uint8_t>((temperaturehighSetOL & 0xff00)>>8);
 8008cca:	4b49      	ldr	r3, [pc, #292]	; (8008df0 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x2a4>)
 8008ccc:	881b      	ldrh	r3, [r3, #0]
 8008cce:	0a1b      	lsrs	r3, r3, #8
 8008cd0:	b29b      	uxth	r3, r3
 8008cd2:	b2da      	uxtb	r2, r3
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	751a      	strb	r2, [r3, #20]
			u8ModbusRegister[5] = static_cast<uint8_t>(temperaturehighSetOL & 0x00ff);
 8008cd8:	4b45      	ldr	r3, [pc, #276]	; (8008df0 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x2a4>)
 8008cda:	881b      	ldrh	r3, [r3, #0]
 8008cdc:	b2da      	uxtb	r2, r3
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	755a      	strb	r2, [r3, #21]
			u16CRC 				= ASCChecksum(u8ModbusRegister,6);
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	3310      	adds	r3, #16
 8008ce6:	2206      	movs	r2, #6
 8008ce8:	4619      	mov	r1, r3
 8008cea:	6878      	ldr	r0, [r7, #4]
 8008cec:	f000 f898 	bl	8008e20 <_ZN9Modbusrtu11ASCChecksumEPhh>
 8008cf0:	4603      	mov	r3, r0
 8008cf2:	461a      	mov	r2, r3
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	81da      	strh	r2, [r3, #14]
			u8ModbusRegister[6] = static_cast<uint8_t>(u16CRC & 0x00ff);
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	89db      	ldrh	r3, [r3, #14]
 8008cfc:	b2da      	uxtb	r2, r3
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	759a      	strb	r2, [r3, #22]
			u8ModbusRegister[7] = static_cast<uint8_t>((u16CRC & 0xff00)>>8);
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	89db      	ldrh	r3, [r3, #14]
 8008d06:	0a1b      	lsrs	r3, r3, #8
 8008d08:	b29b      	uxth	r3, r3
 8008d0a:	b2da      	uxtb	r2, r3
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	75da      	strb	r2, [r3, #23]
			Cntid=3;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	2203      	movs	r2, #3
 8008d14:	711a      	strb	r2, [r3, #4]
		break;
 8008d16:	e05e      	b.n	8008dd6 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x28a>
	case 3:
			_u8MBSlave 			= mTemperatureSensorId;
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	7e1a      	ldrb	r2, [r3, #24]
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	715a      	strb	r2, [r3, #5]
			u8MBFunction 		= 0x06;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	2206      	movs	r2, #6
 8008d24:	719a      	strb	r2, [r3, #6]
			_u16WriteAddress 	= 0x02;
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	2202      	movs	r2, #2
 8008d2a:	815a      	strh	r2, [r3, #10]
			u8ModbusRegister[0] = _u8MBSlave;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	795a      	ldrb	r2, [r3, #5]
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	741a      	strb	r2, [r3, #16]
			u8ModbusRegister[1] =  u8MBFunction;
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	799a      	ldrb	r2, [r3, #6]
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	745a      	strb	r2, [r3, #17]
			u8ModbusRegister[2] = static_cast<uint8_t>((_u16WriteAddress & 0xff00)>>8);
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	895b      	ldrh	r3, [r3, #10]
 8008d40:	0a1b      	lsrs	r3, r3, #8
 8008d42:	b29b      	uxth	r3, r3
 8008d44:	b2da      	uxtb	r2, r3
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	749a      	strb	r2, [r3, #18]
			u8ModbusRegister[3] = static_cast<uint8_t>(_u16WriteAddress & 0x00ff);
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	895b      	ldrh	r3, [r3, #10]
 8008d4e:	b2da      	uxtb	r2, r3
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	74da      	strb	r2, [r3, #19]
			u8ModbusRegister[4] = static_cast<uint8_t>((temperatureLowSetOL & 0xff00)>>8);
 8008d54:	4b27      	ldr	r3, [pc, #156]	; (8008df4 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x2a8>)
 8008d56:	881b      	ldrh	r3, [r3, #0]
 8008d58:	0a1b      	lsrs	r3, r3, #8
 8008d5a:	b29b      	uxth	r3, r3
 8008d5c:	b2da      	uxtb	r2, r3
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	751a      	strb	r2, [r3, #20]
			u8ModbusRegister[5] = static_cast<uint8_t>(temperatureLowSetOL & 0x00ff);
 8008d62:	4b24      	ldr	r3, [pc, #144]	; (8008df4 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x2a8>)
 8008d64:	881b      	ldrh	r3, [r3, #0]
 8008d66:	b2da      	uxtb	r2, r3
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	755a      	strb	r2, [r3, #21]
			u16CRC 				= ASCChecksum(u8ModbusRegister,6);
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	3310      	adds	r3, #16
 8008d70:	2206      	movs	r2, #6
 8008d72:	4619      	mov	r1, r3
 8008d74:	6878      	ldr	r0, [r7, #4]
 8008d76:	f000 f853 	bl	8008e20 <_ZN9Modbusrtu11ASCChecksumEPhh>
 8008d7a:	4603      	mov	r3, r0
 8008d7c:	461a      	mov	r2, r3
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	81da      	strh	r2, [r3, #14]
			u8ModbusRegister[6] = static_cast<uint8_t>(u16CRC & 0x00ff);
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	89db      	ldrh	r3, [r3, #14]
 8008d86:	b2da      	uxtb	r2, r3
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	759a      	strb	r2, [r3, #22]
			u8ModbusRegister[7] = static_cast<uint8_t>((u16CRC & 0xff00)>>8);
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	89db      	ldrh	r3, [r3, #14]
 8008d90:	0a1b      	lsrs	r3, r3, #8
 8008d92:	b29b      	uxth	r3, r3
 8008d94:	b2da      	uxtb	r2, r3
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	75da      	strb	r2, [r3, #23]
			Cntid=0;
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	2200      	movs	r2, #0
 8008d9e:	711a      	strb	r2, [r3, #4]
			if(mTemperatureSensorId ==1){mTemperatureSensorId=2;}
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	7e1b      	ldrb	r3, [r3, #24]
 8008da4:	2b01      	cmp	r3, #1
 8008da6:	d103      	bne.n	8008db0 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x264>
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	2202      	movs	r2, #2
 8008dac:	761a      	strb	r2, [r3, #24]
			else if(mTemperatureSensorId ==2){mTemperatureSensorId=3;}
			else{mTemperatureSensorId=1;}
		break;
 8008dae:	e012      	b.n	8008dd6 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x28a>
			else if(mTemperatureSensorId ==2){mTemperatureSensorId=3;}
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	7e1b      	ldrb	r3, [r3, #24]
 8008db4:	2b02      	cmp	r3, #2
 8008db6:	d103      	bne.n	8008dc0 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x274>
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2203      	movs	r2, #3
 8008dbc:	761a      	strb	r2, [r3, #24]
		break;
 8008dbe:	e00a      	b.n	8008dd6 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x28a>
			else{mTemperatureSensorId=1;}
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	2201      	movs	r2, #1
 8008dc4:	761a      	strb	r2, [r3, #24]
		break;
 8008dc6:	e006      	b.n	8008dd6 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x28a>
	default:
		Cntid=0;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	2200      	movs	r2, #0
 8008dcc:	711a      	strb	r2, [r3, #4]
		mTemperatureSensorId=1;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	2201      	movs	r2, #1
 8008dd2:	761a      	strb	r2, [r3, #24]
	break;
 8008dd4:	bf00      	nop
	}


	//out_read_rxint_set.Noofbytesrx = (_u16ReadQty*2)+5;
	HAL_UART_Transmit_IT(&huart1,u8ModbusRegister,sizeof(u8ModbusRegister));
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	3310      	adds	r3, #16
 8008dda:	2208      	movs	r2, #8
 8008ddc:	4619      	mov	r1, r3
 8008dde:	4806      	ldr	r0, [pc, #24]	; (8008df8 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x2ac>)
 8008de0:	f005 fb42 	bl	800e468 <HAL_UART_Transmit_IT>

}
 8008de4:	bf00      	nop
 8008de6:	3708      	adds	r7, #8
 8008de8:	46bd      	mov	sp, r7
 8008dea:	bd80      	pop	{r7, pc}
 8008dec:	200000f6 	.word	0x200000f6
 8008df0:	200000f8 	.word	0x200000f8
 8008df4:	200000fa 	.word	0x200000fa
 8008df8:	20000498 	.word	0x20000498

08008dfc <HAL_UART_TxCpltCallback>:
//Hardware callback
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008dfc:	b580      	push	{r7, lr}
 8008dfe:	b082      	sub	sp, #8
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart1,u8rxbuf,13);
 8008e04:	220d      	movs	r2, #13
 8008e06:	4904      	ldr	r1, [pc, #16]	; (8008e18 <HAL_UART_TxCpltCallback+0x1c>)
 8008e08:	4804      	ldr	r0, [pc, #16]	; (8008e1c <HAL_UART_TxCpltCallback+0x20>)
 8008e0a:	f005 fb9b 	bl	800e544 <HAL_UART_Receive_IT>
}
 8008e0e:	bf00      	nop
 8008e10:	3708      	adds	r7, #8
 8008e12:	46bd      	mov	sp, r7
 8008e14:	bd80      	pop	{r7, pc}
 8008e16:	bf00      	nop
 8008e18:	200007f0 	.word	0x200007f0
 8008e1c:	20000498 	.word	0x20000498

08008e20 <_ZN9Modbusrtu11ASCChecksumEPhh>:

uint16_t Modbusrtu::ASCChecksum(uint8_t *ASCSrc, uint8_t NoOfBytes)
{
 8008e20:	b480      	push	{r7}
 8008e22:	b087      	sub	sp, #28
 8008e24:	af00      	add	r7, sp, #0
 8008e26:	60f8      	str	r0, [r7, #12]
 8008e28:	60b9      	str	r1, [r7, #8]
 8008e2a:	4613      	mov	r3, r2
 8008e2c:	71fb      	strb	r3, [r7, #7]
	uint8_t i, CheckSumBytes;
	uint8_t CRCRegLow = 0xff;
 8008e2e:	23ff      	movs	r3, #255	; 0xff
 8008e30:	75bb      	strb	r3, [r7, #22]
	uint8_t CRCRegHigh = 0xff;
 8008e32:	23ff      	movs	r3, #255	; 0xff
 8008e34:	757b      	strb	r3, [r7, #21]
	uint8_t CRCIndex;

	CheckSumBytes = NoOfBytes;
 8008e36:	79fb      	ldrb	r3, [r7, #7]
 8008e38:	753b      	strb	r3, [r7, #20]
   	for(i=0;i < CheckSumBytes;i++)
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	75fb      	strb	r3, [r7, #23]
 8008e3e:	7dfa      	ldrb	r2, [r7, #23]
 8008e40:	7d3b      	ldrb	r3, [r7, #20]
 8008e42:	429a      	cmp	r2, r3
 8008e44:	d217      	bcs.n	8008e76 <_ZN9Modbusrtu11ASCChecksumEPhh+0x56>
   	{
	    CRCIndex = CRCRegLow ^ *ASCSrc++; 				//TransmittingData[i];
 8008e46:	68bb      	ldr	r3, [r7, #8]
 8008e48:	1c5a      	adds	r2, r3, #1
 8008e4a:	60ba      	str	r2, [r7, #8]
 8008e4c:	781a      	ldrb	r2, [r3, #0]
 8008e4e:	7dbb      	ldrb	r3, [r7, #22]
 8008e50:	4053      	eors	r3, r2
 8008e52:	74fb      	strb	r3, [r7, #19]
		CRCRegLow = CRCRegHigh ^ CRCArrayHigh[CRCIndex];
 8008e54:	7cfb      	ldrb	r3, [r7, #19]
 8008e56:	68fa      	ldr	r2, [r7, #12]
 8008e58:	4413      	add	r3, r2
 8008e5a:	7e5a      	ldrb	r2, [r3, #25]
 8008e5c:	7d7b      	ldrb	r3, [r7, #21]
 8008e5e:	4053      	eors	r3, r2
 8008e60:	75bb      	strb	r3, [r7, #22]
		CRCRegHigh = CRCArrayLow[CRCIndex];
 8008e62:	7cfb      	ldrb	r3, [r7, #19]
 8008e64:	68fa      	ldr	r2, [r7, #12]
 8008e66:	4413      	add	r3, r2
 8008e68:	f893 3119 	ldrb.w	r3, [r3, #281]	; 0x119
 8008e6c:	757b      	strb	r3, [r7, #21]
   	for(i=0;i < CheckSumBytes;i++)
 8008e6e:	7dfb      	ldrb	r3, [r7, #23]
 8008e70:	3301      	adds	r3, #1
 8008e72:	75fb      	strb	r3, [r7, #23]
 8008e74:	e7e3      	b.n	8008e3e <_ZN9Modbusrtu11ASCChecksumEPhh+0x1e>

	}
	return (CRCRegHigh << 8 | CRCRegLow );
 8008e76:	7d7b      	ldrb	r3, [r7, #21]
 8008e78:	021b      	lsls	r3, r3, #8
 8008e7a:	b21a      	sxth	r2, r3
 8008e7c:	7dbb      	ldrb	r3, [r7, #22]
 8008e7e:	b21b      	sxth	r3, r3
 8008e80:	4313      	orrs	r3, r2
 8008e82:	b21b      	sxth	r3, r3
 8008e84:	b29b      	uxth	r3, r3
}
 8008e86:	4618      	mov	r0, r3
 8008e88:	371c      	adds	r7, #28
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e90:	4770      	bx	lr
	...

08008e94 <_ZN14OfflineStorageC1Ev>:
uint8_t checkvar;
uint8_t BlockStatusOffline[40];
extern uint8_t IsCurrentShiftUpdated;
extern uint8_t UpdateStorage;
//uint8_t Checkbuf[100];
OfflineStorage::OfflineStorage() {
 8008e94:	b480      	push	{r7}
 8008e96:	b083      	sub	sp, #12
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	6078      	str	r0, [r7, #4]
 8008e9c:	4a04      	ldr	r2, [pc, #16]	; (8008eb0 <_ZN14OfflineStorageC1Ev+0x1c>)
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	4618      	mov	r0, r3
 8008ea6:	370c      	adds	r7, #12
 8008ea8:	46bd      	mov	sp, r7
 8008eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eae:	4770      	bx	lr
 8008eb0:	08010938 	.word	0x08010938

08008eb4 <_ZN14OfflineStorageD1Ev>:

OfflineStorage::~OfflineStorage() {
 8008eb4:	b480      	push	{r7}
 8008eb6:	b083      	sub	sp, #12
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	6078      	str	r0, [r7, #4]
 8008ebc:	4a04      	ldr	r2, [pc, #16]	; (8008ed0 <_ZN14OfflineStorageD1Ev+0x1c>)
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	370c      	adds	r7, #12
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ece:	4770      	bx	lr
 8008ed0:	08010938 	.word	0x08010938

08008ed4 <_ZN14OfflineStorageD0Ev>:
OfflineStorage::~OfflineStorage() {
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b082      	sub	sp, #8
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]
}
 8008edc:	6878      	ldr	r0, [r7, #4]
 8008ede:	f7ff ffe9 	bl	8008eb4 <_ZN14OfflineStorageD1Ev>
 8008ee2:	2120      	movs	r1, #32
 8008ee4:	6878      	ldr	r0, [r7, #4]
 8008ee6:	f006 fe18 	bl	800fb1a <_ZdlPvj>
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	4618      	mov	r0, r3
 8008eee:	3708      	adds	r7, #8
 8008ef0:	46bd      	mov	sp, r7
 8008ef2:	bd80      	pop	{r7, pc}

08008ef4 <_ZN14OfflineStorage3runEv>:

void OfflineStorage::run()
{
 8008ef4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ef6:	b097      	sub	sp, #92	; 0x5c
 8008ef8:	af0e      	add	r7, sp, #56	; 0x38
 8008efa:	61f8      	str	r0, [r7, #28]
	if(UpdateStorage==0){return;}
 8008efc:	4b88      	ldr	r3, [pc, #544]	; (8009120 <_ZN14OfflineStorage3runEv+0x22c>)
 8008efe:	781b      	ldrb	r3, [r3, #0]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	f000 8218 	beq.w	8009336 <_ZN14OfflineStorage3runEv+0x442>
	UpdateStorage=0;
 8008f06:	4b86      	ldr	r3, [pc, #536]	; (8009120 <_ZN14OfflineStorage3runEv+0x22c>)
 8008f08:	2200      	movs	r2, #0
 8008f0a:	701a      	strb	r2, [r3, #0]

	ProductionSet_charFormat[100]={'\0'};
 8008f0c:	4b85      	ldr	r3, [pc, #532]	; (8009124 <_ZN14OfflineStorage3runEv+0x230>)
 8008f0e:	2200      	movs	r2, #0
 8008f10:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	/*high limit check for system data*/
	CurrentShift = (CurrentShift > 4)?4:CurrentShift;
 8008f14:	4b84      	ldr	r3, [pc, #528]	; (8009128 <_ZN14OfflineStorage3runEv+0x234>)
 8008f16:	781b      	ldrb	r3, [r3, #0]
 8008f18:	2b04      	cmp	r3, #4
 8008f1a:	bf28      	it	cs
 8008f1c:	2304      	movcs	r3, #4
 8008f1e:	b2da      	uxtb	r2, r3
 8008f20:	4b81      	ldr	r3, [pc, #516]	; (8009128 <_ZN14OfflineStorage3runEv+0x234>)
 8008f22:	701a      	strb	r2, [r3, #0]
	MAC_Gen_Prod_Input1_Production = (MAC_Gen_Prod_Input1_Production >2)?0:MAC_Gen_Prod_Input1_Production;
 8008f24:	4b81      	ldr	r3, [pc, #516]	; (800912c <_ZN14OfflineStorage3runEv+0x238>)
 8008f26:	881b      	ldrh	r3, [r3, #0]
 8008f28:	2b02      	cmp	r3, #2
 8008f2a:	d802      	bhi.n	8008f32 <_ZN14OfflineStorage3runEv+0x3e>
 8008f2c:	4b7f      	ldr	r3, [pc, #508]	; (800912c <_ZN14OfflineStorage3runEv+0x238>)
 8008f2e:	881b      	ldrh	r3, [r3, #0]
 8008f30:	e000      	b.n	8008f34 <_ZN14OfflineStorage3runEv+0x40>
 8008f32:	2300      	movs	r3, #0
 8008f34:	4a7d      	ldr	r2, [pc, #500]	; (800912c <_ZN14OfflineStorage3runEv+0x238>)
 8008f36:	8013      	strh	r3, [r2, #0]
	MAC_Gen_Rej_Input_Production =(MAC_Gen_Rej_Input_Production >2)?0:MAC_Gen_Rej_Input_Production;
 8008f38:	4b7d      	ldr	r3, [pc, #500]	; (8009130 <_ZN14OfflineStorage3runEv+0x23c>)
 8008f3a:	881b      	ldrh	r3, [r3, #0]
 8008f3c:	2b02      	cmp	r3, #2
 8008f3e:	d802      	bhi.n	8008f46 <_ZN14OfflineStorage3runEv+0x52>
 8008f40:	4b7b      	ldr	r3, [pc, #492]	; (8009130 <_ZN14OfflineStorage3runEv+0x23c>)
 8008f42:	881b      	ldrh	r3, [r3, #0]
 8008f44:	e000      	b.n	8008f48 <_ZN14OfflineStorage3runEv+0x54>
 8008f46:	2300      	movs	r3, #0
 8008f48:	4a79      	ldr	r2, [pc, #484]	; (8009130 <_ZN14OfflineStorage3runEv+0x23c>)
 8008f4a:	8013      	strh	r3, [r2, #0]
	Dye_Temperature =(Dye_Temperature >30)?30:Dye_Temperature;
 8008f4c:	4b79      	ldr	r3, [pc, #484]	; (8009134 <_ZN14OfflineStorage3runEv+0x240>)
 8008f4e:	881b      	ldrh	r3, [r3, #0]
 8008f50:	2b1e      	cmp	r3, #30
 8008f52:	bf28      	it	cs
 8008f54:	231e      	movcs	r3, #30
 8008f56:	b29a      	uxth	r2, r3
 8008f58:	4b76      	ldr	r3, [pc, #472]	; (8009134 <_ZN14OfflineStorage3runEv+0x240>)
 8008f5a:	801a      	strh	r2, [r3, #0]
	Connector_Temperature =(Connector_Temperature>30)?30:Connector_Temperature;
 8008f5c:	4b76      	ldr	r3, [pc, #472]	; (8009138 <_ZN14OfflineStorage3runEv+0x244>)
 8008f5e:	881b      	ldrh	r3, [r3, #0]
 8008f60:	2b1e      	cmp	r3, #30
 8008f62:	bf28      	it	cs
 8008f64:	231e      	movcs	r3, #30
 8008f66:	b29a      	uxth	r2, r3
 8008f68:	4b73      	ldr	r3, [pc, #460]	; (8009138 <_ZN14OfflineStorage3runEv+0x244>)
 8008f6a:	801a      	strh	r2, [r3, #0]
	hour_t =(hour_t >25)?70:hour_t;
 8008f6c:	4b73      	ldr	r3, [pc, #460]	; (800913c <_ZN14OfflineStorage3runEv+0x248>)
 8008f6e:	781b      	ldrb	r3, [r3, #0]
 8008f70:	2b19      	cmp	r3, #25
 8008f72:	d802      	bhi.n	8008f7a <_ZN14OfflineStorage3runEv+0x86>
 8008f74:	4b71      	ldr	r3, [pc, #452]	; (800913c <_ZN14OfflineStorage3runEv+0x248>)
 8008f76:	781b      	ldrb	r3, [r3, #0]
 8008f78:	e000      	b.n	8008f7c <_ZN14OfflineStorage3runEv+0x88>
 8008f7a:	2346      	movs	r3, #70	; 0x46
 8008f7c:	4a6f      	ldr	r2, [pc, #444]	; (800913c <_ZN14OfflineStorage3runEv+0x248>)
 8008f7e:	7013      	strb	r3, [r2, #0]
	min_t=(min_t > 70)?70:min_t;
 8008f80:	4b6f      	ldr	r3, [pc, #444]	; (8009140 <_ZN14OfflineStorage3runEv+0x24c>)
 8008f82:	781b      	ldrb	r3, [r3, #0]
 8008f84:	2b46      	cmp	r3, #70	; 0x46
 8008f86:	bf28      	it	cs
 8008f88:	2346      	movcs	r3, #70	; 0x46
 8008f8a:	b2da      	uxtb	r2, r3
 8008f8c:	4b6c      	ldr	r3, [pc, #432]	; (8009140 <_ZN14OfflineStorage3runEv+0x24c>)
 8008f8e:	701a      	strb	r2, [r3, #0]
	sec_t=(sec_t >70)?70:sec_t;
 8008f90:	4b6c      	ldr	r3, [pc, #432]	; (8009144 <_ZN14OfflineStorage3runEv+0x250>)
 8008f92:	781b      	ldrb	r3, [r3, #0]
 8008f94:	2b46      	cmp	r3, #70	; 0x46
 8008f96:	bf28      	it	cs
 8008f98:	2346      	movcs	r3, #70	; 0x46
 8008f9a:	b2da      	uxtb	r2, r3
 8008f9c:	4b69      	ldr	r3, [pc, #420]	; (8009144 <_ZN14OfflineStorage3runEv+0x250>)
 8008f9e:	701a      	strb	r2, [r3, #0]
	date_Rtc=(date_Rtc >32)?70:date_Rtc;
 8008fa0:	4b69      	ldr	r3, [pc, #420]	; (8009148 <_ZN14OfflineStorage3runEv+0x254>)
 8008fa2:	781b      	ldrb	r3, [r3, #0]
 8008fa4:	2b20      	cmp	r3, #32
 8008fa6:	d802      	bhi.n	8008fae <_ZN14OfflineStorage3runEv+0xba>
 8008fa8:	4b67      	ldr	r3, [pc, #412]	; (8009148 <_ZN14OfflineStorage3runEv+0x254>)
 8008faa:	781b      	ldrb	r3, [r3, #0]
 8008fac:	e000      	b.n	8008fb0 <_ZN14OfflineStorage3runEv+0xbc>
 8008fae:	2346      	movs	r3, #70	; 0x46
 8008fb0:	4a65      	ldr	r2, [pc, #404]	; (8009148 <_ZN14OfflineStorage3runEv+0x254>)
 8008fb2:	7013      	strb	r3, [r2, #0]
	month_Rtc =(month_Rtc>13)?70:month_Rtc;
 8008fb4:	4b65      	ldr	r3, [pc, #404]	; (800914c <_ZN14OfflineStorage3runEv+0x258>)
 8008fb6:	781b      	ldrb	r3, [r3, #0]
 8008fb8:	2b0d      	cmp	r3, #13
 8008fba:	d802      	bhi.n	8008fc2 <_ZN14OfflineStorage3runEv+0xce>
 8008fbc:	4b63      	ldr	r3, [pc, #396]	; (800914c <_ZN14OfflineStorage3runEv+0x258>)
 8008fbe:	781b      	ldrb	r3, [r3, #0]
 8008fc0:	e000      	b.n	8008fc4 <_ZN14OfflineStorage3runEv+0xd0>
 8008fc2:	2346      	movs	r3, #70	; 0x46
 8008fc4:	4a61      	ldr	r2, [pc, #388]	; (800914c <_ZN14OfflineStorage3runEv+0x258>)
 8008fc6:	7013      	strb	r3, [r2, #0]
	year_Rtc = (year_Rtc>90)?70:year_Rtc;
 8008fc8:	4b61      	ldr	r3, [pc, #388]	; (8009150 <_ZN14OfflineStorage3runEv+0x25c>)
 8008fca:	781b      	ldrb	r3, [r3, #0]
 8008fcc:	2b5a      	cmp	r3, #90	; 0x5a
 8008fce:	d802      	bhi.n	8008fd6 <_ZN14OfflineStorage3runEv+0xe2>
 8008fd0:	4b5f      	ldr	r3, [pc, #380]	; (8009150 <_ZN14OfflineStorage3runEv+0x25c>)
 8008fd2:	781b      	ldrb	r3, [r3, #0]
 8008fd4:	e000      	b.n	8008fd8 <_ZN14OfflineStorage3runEv+0xe4>
 8008fd6:	2346      	movs	r3, #70	; 0x46
 8008fd8:	4a5d      	ldr	r2, [pc, #372]	; (8009150 <_ZN14OfflineStorage3runEv+0x25c>)
 8008fda:	7013      	strb	r3, [r2, #0]
	Manual_RejectionCount = (Manual_RejectionCount >2)?2:Manual_RejectionCount;
 8008fdc:	4b5d      	ldr	r3, [pc, #372]	; (8009154 <_ZN14OfflineStorage3runEv+0x260>)
 8008fde:	781b      	ldrb	r3, [r3, #0]
 8008fe0:	2b02      	cmp	r3, #2
 8008fe2:	bf28      	it	cs
 8008fe4:	2302      	movcs	r3, #2
 8008fe6:	b2da      	uxtb	r2, r3
 8008fe8:	4b5a      	ldr	r3, [pc, #360]	; (8009154 <_ZN14OfflineStorage3runEv+0x260>)
 8008fea:	701a      	strb	r2, [r3, #0]
	Production_Zeit =(Production_Zeit>10)?1:Production_Zeit;
 8008fec:	4b5a      	ldr	r3, [pc, #360]	; (8009158 <_ZN14OfflineStorage3runEv+0x264>)
 8008fee:	881b      	ldrh	r3, [r3, #0]
 8008ff0:	2b0a      	cmp	r3, #10
 8008ff2:	d802      	bhi.n	8008ffa <_ZN14OfflineStorage3runEv+0x106>
 8008ff4:	4b58      	ldr	r3, [pc, #352]	; (8009158 <_ZN14OfflineStorage3runEv+0x264>)
 8008ff6:	881b      	ldrh	r3, [r3, #0]
 8008ff8:	e000      	b.n	8008ffc <_ZN14OfflineStorage3runEv+0x108>
 8008ffa:	2301      	movs	r3, #1
 8008ffc:	4a56      	ldr	r2, [pc, #344]	; (8009158 <_ZN14OfflineStorage3runEv+0x264>)
 8008ffe:	8013      	strh	r3, [r2, #0]
	Rejection_Zeit = (Rejection_Zeit>10)?1:Rejection_Zeit;
 8009000:	4b56      	ldr	r3, [pc, #344]	; (800915c <_ZN14OfflineStorage3runEv+0x268>)
 8009002:	881b      	ldrh	r3, [r3, #0]
 8009004:	2b0a      	cmp	r3, #10
 8009006:	d802      	bhi.n	800900e <_ZN14OfflineStorage3runEv+0x11a>
 8009008:	4b54      	ldr	r3, [pc, #336]	; (800915c <_ZN14OfflineStorage3runEv+0x268>)
 800900a:	881b      	ldrh	r3, [r3, #0]
 800900c:	e000      	b.n	8009010 <_ZN14OfflineStorage3runEv+0x11c>
 800900e:	2301      	movs	r3, #1
 8009010:	4a52      	ldr	r2, [pc, #328]	; (800915c <_ZN14OfflineStorage3runEv+0x268>)
 8009012:	8013      	strh	r3, [r2, #0]
	SectorPos = (SectorPos > 900)?1:SectorPos;
 8009014:	4b52      	ldr	r3, [pc, #328]	; (8009160 <_ZN14OfflineStorage3runEv+0x26c>)
 8009016:	881b      	ldrh	r3, [r3, #0]
 8009018:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 800901c:	d802      	bhi.n	8009024 <_ZN14OfflineStorage3runEv+0x130>
 800901e:	4b50      	ldr	r3, [pc, #320]	; (8009160 <_ZN14OfflineStorage3runEv+0x26c>)
 8009020:	881b      	ldrh	r3, [r3, #0]
 8009022:	e000      	b.n	8009026 <_ZN14OfflineStorage3runEv+0x132>
 8009024:	2301      	movs	r3, #1
 8009026:	4a4e      	ldr	r2, [pc, #312]	; (8009160 <_ZN14OfflineStorage3runEv+0x26c>)
 8009028:	8013      	strh	r3, [r2, #0]
/*high limit check for system data*/
	sprintf(ProductionSet_charFormat,"%c%02d,%04d,%04d,%03d,%03d,%02d:%02d:%02d %02d/%02d/%02d,%04d,%03d,%03d%c",'"',CurrentShift,MAC_Gen_Prod_Input1_Production,
 800902a:	4b3f      	ldr	r3, [pc, #252]	; (8009128 <_ZN14OfflineStorage3runEv+0x234>)
 800902c:	781b      	ldrb	r3, [r3, #0]
 800902e:	469c      	mov	ip, r3
 8009030:	4b3e      	ldr	r3, [pc, #248]	; (800912c <_ZN14OfflineStorage3runEv+0x238>)
 8009032:	881b      	ldrh	r3, [r3, #0]
 8009034:	461a      	mov	r2, r3
 8009036:	4b3e      	ldr	r3, [pc, #248]	; (8009130 <_ZN14OfflineStorage3runEv+0x23c>)
 8009038:	881b      	ldrh	r3, [r3, #0]
 800903a:	4619      	mov	r1, r3
 800903c:	4b3d      	ldr	r3, [pc, #244]	; (8009134 <_ZN14OfflineStorage3runEv+0x240>)
 800903e:	881b      	ldrh	r3, [r3, #0]
 8009040:	4618      	mov	r0, r3
 8009042:	4b3d      	ldr	r3, [pc, #244]	; (8009138 <_ZN14OfflineStorage3runEv+0x244>)
 8009044:	881b      	ldrh	r3, [r3, #0]
 8009046:	461c      	mov	r4, r3
 8009048:	4b3c      	ldr	r3, [pc, #240]	; (800913c <_ZN14OfflineStorage3runEv+0x248>)
 800904a:	781b      	ldrb	r3, [r3, #0]
 800904c:	461d      	mov	r5, r3
 800904e:	4b3c      	ldr	r3, [pc, #240]	; (8009140 <_ZN14OfflineStorage3runEv+0x24c>)
 8009050:	781b      	ldrb	r3, [r3, #0]
 8009052:	461e      	mov	r6, r3
 8009054:	4b3b      	ldr	r3, [pc, #236]	; (8009144 <_ZN14OfflineStorage3runEv+0x250>)
 8009056:	781b      	ldrb	r3, [r3, #0]
 8009058:	61bb      	str	r3, [r7, #24]
 800905a:	4b3b      	ldr	r3, [pc, #236]	; (8009148 <_ZN14OfflineStorage3runEv+0x254>)
 800905c:	781b      	ldrb	r3, [r3, #0]
 800905e:	617b      	str	r3, [r7, #20]
 8009060:	4b3a      	ldr	r3, [pc, #232]	; (800914c <_ZN14OfflineStorage3runEv+0x258>)
 8009062:	781b      	ldrb	r3, [r3, #0]
 8009064:	613b      	str	r3, [r7, #16]
 8009066:	4b3a      	ldr	r3, [pc, #232]	; (8009150 <_ZN14OfflineStorage3runEv+0x25c>)
 8009068:	781b      	ldrb	r3, [r3, #0]
 800906a:	60fb      	str	r3, [r7, #12]
 800906c:	4b39      	ldr	r3, [pc, #228]	; (8009154 <_ZN14OfflineStorage3runEv+0x260>)
 800906e:	781b      	ldrb	r3, [r3, #0]
 8009070:	60bb      	str	r3, [r7, #8]
 8009072:	4b3b      	ldr	r3, [pc, #236]	; (8009160 <_ZN14OfflineStorage3runEv+0x26c>)
 8009074:	881b      	ldrh	r3, [r3, #0]
 8009076:	607b      	str	r3, [r7, #4]
 8009078:	2322      	movs	r3, #34	; 0x22
 800907a:	930d      	str	r3, [sp, #52]	; 0x34
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	930c      	str	r3, [sp, #48]	; 0x30
 8009080:	237b      	movs	r3, #123	; 0x7b
 8009082:	930b      	str	r3, [sp, #44]	; 0x2c
 8009084:	68bb      	ldr	r3, [r7, #8]
 8009086:	930a      	str	r3, [sp, #40]	; 0x28
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	9309      	str	r3, [sp, #36]	; 0x24
 800908c:	693b      	ldr	r3, [r7, #16]
 800908e:	9308      	str	r3, [sp, #32]
 8009090:	697b      	ldr	r3, [r7, #20]
 8009092:	9307      	str	r3, [sp, #28]
 8009094:	69bb      	ldr	r3, [r7, #24]
 8009096:	9306      	str	r3, [sp, #24]
 8009098:	9605      	str	r6, [sp, #20]
 800909a:	9504      	str	r5, [sp, #16]
 800909c:	9403      	str	r4, [sp, #12]
 800909e:	9002      	str	r0, [sp, #8]
 80090a0:	9101      	str	r1, [sp, #4]
 80090a2:	9200      	str	r2, [sp, #0]
 80090a4:	4663      	mov	r3, ip
 80090a6:	2222      	movs	r2, #34	; 0x22
 80090a8:	492e      	ldr	r1, [pc, #184]	; (8009164 <_ZN14OfflineStorage3runEv+0x270>)
 80090aa:	481e      	ldr	r0, [pc, #120]	; (8009124 <_ZN14OfflineStorage3runEv+0x230>)
 80090ac:	f006 fe72 	bl	800fd94 <siprintf>
			MAC_Gen_Rej_Input_Production,Dye_Temperature,Connector_Temperature,hour_t,
			min_t,sec_t,date_Rtc,month_Rtc,year_Rtc,Manual_RejectionCount,123,SectorPos,'"');

	//Fix the size
	NoofData = strlen(ProductionSet_charFormat);
 80090b0:	481c      	ldr	r0, [pc, #112]	; (8009124 <_ZN14OfflineStorage3runEv+0x230>)
 80090b2:	f7f7 f88d 	bl	80001d0 <strlen>
 80090b6:	4603      	mov	r3, r0
 80090b8:	b29a      	uxth	r2, r3
 80090ba:	69fb      	ldr	r3, [r7, #28]
 80090bc:	835a      	strh	r2, [r3, #26]
	memcpy(ProductionSet_uintFormat,ProductionSet_charFormat,NoofData);
 80090be:	69fb      	ldr	r3, [r7, #28]
 80090c0:	8b5b      	ldrh	r3, [r3, #26]
 80090c2:	461a      	mov	r2, r3
 80090c4:	4917      	ldr	r1, [pc, #92]	; (8009124 <_ZN14OfflineStorage3runEv+0x230>)
 80090c6:	4828      	ldr	r0, [pc, #160]	; (8009168 <_ZN14OfflineStorage3runEv+0x274>)
 80090c8:	f006 fd5e 	bl	800fb88 <memcpy>

	SectorPos = SectorPos+1;
 80090cc:	4b24      	ldr	r3, [pc, #144]	; (8009160 <_ZN14OfflineStorage3runEv+0x26c>)
 80090ce:	881b      	ldrh	r3, [r3, #0]
 80090d0:	3301      	adds	r3, #1
 80090d2:	b29a      	uxth	r2, r3
 80090d4:	4b22      	ldr	r3, [pc, #136]	; (8009160 <_ZN14OfflineStorage3runEv+0x26c>)
 80090d6:	801a      	strh	r2, [r3, #0]

	if((SectorPos % 16)==0)
 80090d8:	4b21      	ldr	r3, [pc, #132]	; (8009160 <_ZN14OfflineStorage3runEv+0x26c>)
 80090da:	881b      	ldrh	r3, [r3, #0]
 80090dc:	f003 030f 	and.w	r3, r3, #15
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d159      	bne.n	8009198 <_ZN14OfflineStorage3runEv+0x2a4>
	{
		tempBlockcalc = SectorPos/16;
 80090e4:	4b1e      	ldr	r3, [pc, #120]	; (8009160 <_ZN14OfflineStorage3runEv+0x26c>)
 80090e6:	881b      	ldrh	r3, [r3, #0]
 80090e8:	091b      	lsrs	r3, r3, #4
 80090ea:	b29b      	uxth	r3, r3
 80090ec:	b2da      	uxtb	r2, r3
 80090ee:	69fb      	ldr	r3, [r7, #28]
 80090f0:	771a      	strb	r2, [r3, #28]
		BlockStatusOffline[tempBlockcalc-1]	=1;
 80090f2:	69fb      	ldr	r3, [r7, #28]
 80090f4:	7f1b      	ldrb	r3, [r3, #28]
 80090f6:	3b01      	subs	r3, #1
 80090f8:	4a1c      	ldr	r2, [pc, #112]	; (800916c <_ZN14OfflineStorage3runEv+0x278>)
 80090fa:	2101      	movs	r1, #1
 80090fc:	54d1      	strb	r1, [r2, r3]
		updateInBlockFill=1;
 80090fe:	69fb      	ldr	r3, [r7, #28]
 8009100:	2201      	movs	r2, #1
 8009102:	775a      	strb	r2, [r3, #29]
		if(tempBlockcalc >= MAXNOOFBLOCK)
 8009104:	69fb      	ldr	r3, [r7, #28]
 8009106:	7f1b      	ldrb	r3, [r3, #28]
 8009108:	2b1f      	cmp	r3, #31
 800910a:	d931      	bls.n	8009170 <_ZN14OfflineStorage3runEv+0x27c>
		{
			tempBlockcalc=0;
 800910c:	69fb      	ldr	r3, [r7, #28]
 800910e:	2200      	movs	r2, #0
 8009110:	771a      	strb	r2, [r3, #28]
			BlockStatusOffline[tempBlockcalc]	=2;
 8009112:	69fb      	ldr	r3, [r7, #28]
 8009114:	7f1b      	ldrb	r3, [r3, #28]
 8009116:	461a      	mov	r2, r3
 8009118:	4b14      	ldr	r3, [pc, #80]	; (800916c <_ZN14OfflineStorage3runEv+0x278>)
 800911a:	2102      	movs	r1, #2
 800911c:	5499      	strb	r1, [r3, r2]
 800911e:	e02d      	b.n	800917c <_ZN14OfflineStorage3runEv+0x288>
 8009120:	2000079a 	.word	0x2000079a
 8009124:	20000954 	.word	0x20000954
 8009128:	200009ef 	.word	0x200009ef
 800912c:	2000078e 	.word	0x2000078e
 8009130:	20000792 	.word	0x20000792
 8009134:	200001e2 	.word	0x200001e2
 8009138:	200001e4 	.word	0x200001e4
 800913c:	200009e8 	.word	0x200009e8
 8009140:	200009e9 	.word	0x200009e9
 8009144:	200009ea 	.word	0x200009ea
 8009148:	200009ec 	.word	0x200009ec
 800914c:	200009ed 	.word	0x200009ed
 8009150:	200009ee 	.word	0x200009ee
 8009154:	20000796 	.word	0x20000796
 8009158:	20000790 	.word	0x20000790
 800915c:	20000794 	.word	0x20000794
 8009160:	200009be 	.word	0x200009be
 8009164:	080106e8 	.word	0x080106e8
 8009168:	200008f0 	.word	0x200008f0
 800916c:	200009c0 	.word	0x200009c0
		}
		else
		{
			BlockStatusOffline[tempBlockcalc]	=2;
 8009170:	69fb      	ldr	r3, [r7, #28]
 8009172:	7f1b      	ldrb	r3, [r3, #28]
 8009174:	461a      	mov	r2, r3
 8009176:	4b72      	ldr	r3, [pc, #456]	; (8009340 <_ZN14OfflineStorage3runEv+0x44c>)
 8009178:	2102      	movs	r1, #2
 800917a:	5499      	strb	r1, [r3, r2]
		}
		if(SectorPos >= 512){SectorPos=0;}
 800917c:	4b71      	ldr	r3, [pc, #452]	; (8009344 <_ZN14OfflineStorage3runEv+0x450>)
 800917e:	881b      	ldrh	r3, [r3, #0]
 8009180:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009184:	d302      	bcc.n	800918c <_ZN14OfflineStorage3runEv+0x298>
 8009186:	4b6f      	ldr	r3, [pc, #444]	; (8009344 <_ZN14OfflineStorage3runEv+0x450>)
 8009188:	2200      	movs	r2, #0
 800918a:	801a      	strh	r2, [r3, #0]
		SectorPos = SectorPos+1;
 800918c:	4b6d      	ldr	r3, [pc, #436]	; (8009344 <_ZN14OfflineStorage3runEv+0x450>)
 800918e:	881b      	ldrh	r3, [r3, #0]
 8009190:	3301      	adds	r3, #1
 8009192:	b29a      	uxth	r2, r3
 8009194:	4b6b      	ldr	r3, [pc, #428]	; (8009344 <_ZN14OfflineStorage3runEv+0x450>)
 8009196:	801a      	strh	r2, [r3, #0]
	}


	W25qxx_EraseSector(SectorPos-1);
 8009198:	4b6a      	ldr	r3, [pc, #424]	; (8009344 <_ZN14OfflineStorage3runEv+0x450>)
 800919a:	881b      	ldrh	r3, [r3, #0]
 800919c:	3b01      	subs	r3, #1
 800919e:	4618      	mov	r0, r3
 80091a0:	f7fa f932 	bl	8003408 <W25qxx_EraseSector>
	W25qxx_WriteSector(ProductionSet_uintFormat,(SectorPos-1),0,NoofData);
 80091a4:	4b67      	ldr	r3, [pc, #412]	; (8009344 <_ZN14OfflineStorage3runEv+0x450>)
 80091a6:	881b      	ldrh	r3, [r3, #0]
 80091a8:	3b01      	subs	r3, #1
 80091aa:	4619      	mov	r1, r3
 80091ac:	69fb      	ldr	r3, [r7, #28]
 80091ae:	8b5b      	ldrh	r3, [r3, #26]
 80091b0:	2200      	movs	r2, #0
 80091b2:	4865      	ldr	r0, [pc, #404]	; (8009348 <_ZN14OfflineStorage3runEv+0x454>)
 80091b4:	f7fa fa1a 	bl	80035ec <W25qxx_WriteSector>
	MAC_Gen_Prod_Input1_Production=0;
 80091b8:	4b64      	ldr	r3, [pc, #400]	; (800934c <_ZN14OfflineStorage3runEv+0x458>)
 80091ba:	2200      	movs	r2, #0
 80091bc:	801a      	strh	r2, [r3, #0]
	MAC_Gen_Rej_Input_Production=0;
 80091be:	4b64      	ldr	r3, [pc, #400]	; (8009350 <_ZN14OfflineStorage3runEv+0x45c>)
 80091c0:	2200      	movs	r2, #0
 80091c2:	801a      	strh	r2, [r3, #0]

	MAC_Gen_Prod_Input1_Production_K1 = MAC_Gen_Prod_Input1_Production;
 80091c4:	4b61      	ldr	r3, [pc, #388]	; (800934c <_ZN14OfflineStorage3runEv+0x458>)
 80091c6:	881a      	ldrh	r2, [r3, #0]
 80091c8:	4b62      	ldr	r3, [pc, #392]	; (8009354 <_ZN14OfflineStorage3runEv+0x460>)
 80091ca:	801a      	strh	r2, [r3, #0]
	MAC_Gen_Rej_Input_Production_K1   = MAC_Gen_Rej_Input_Production;
 80091cc:	4b60      	ldr	r3, [pc, #384]	; (8009350 <_ZN14OfflineStorage3runEv+0x45c>)
 80091ce:	881a      	ldrh	r2, [r3, #0]
 80091d0:	4b61      	ldr	r3, [pc, #388]	; (8009358 <_ZN14OfflineStorage3runEv+0x464>)
 80091d2:	801a      	strh	r2, [r3, #0]
	Manual_RejectionCount_K1          = Manual_RejectionCount;
 80091d4:	4b61      	ldr	r3, [pc, #388]	; (800935c <_ZN14OfflineStorage3runEv+0x468>)
 80091d6:	781b      	ldrb	r3, [r3, #0]
 80091d8:	b29a      	uxth	r2, r3
 80091da:	4b61      	ldr	r3, [pc, #388]	; (8009360 <_ZN14OfflineStorage3runEv+0x46c>)
 80091dc:	801a      	strh	r2, [r3, #0]
	IsCurrentShiftUpdated=0;
 80091de:	4b61      	ldr	r3, [pc, #388]	; (8009364 <_ZN14OfflineStorage3runEv+0x470>)
 80091e0:	2200      	movs	r2, #0
 80091e2:	701a      	strb	r2, [r3, #0]

	FlashMemProductiondata[0] = (uint8_t)MAC_Gen_Prod_Input1_Production&0x00ff;
 80091e4:	4b59      	ldr	r3, [pc, #356]	; (800934c <_ZN14OfflineStorage3runEv+0x458>)
 80091e6:	881b      	ldrh	r3, [r3, #0]
 80091e8:	b2da      	uxtb	r2, r3
 80091ea:	69fb      	ldr	r3, [r7, #28]
 80091ec:	711a      	strb	r2, [r3, #4]
	FlashMemProductiondata[1] = (uint8_t)(MAC_Gen_Prod_Input1_Production>>8)&0x00ff;
 80091ee:	4b57      	ldr	r3, [pc, #348]	; (800934c <_ZN14OfflineStorage3runEv+0x458>)
 80091f0:	881b      	ldrh	r3, [r3, #0]
 80091f2:	0a1b      	lsrs	r3, r3, #8
 80091f4:	b29b      	uxth	r3, r3
 80091f6:	b2da      	uxtb	r2, r3
 80091f8:	69fb      	ldr	r3, [r7, #28]
 80091fa:	715a      	strb	r2, [r3, #5]
	FlashMemProductiondata[2] = (uint8_t)MAC_Gen_Prod_Input1_Production_K1&0x00ff;
 80091fc:	4b55      	ldr	r3, [pc, #340]	; (8009354 <_ZN14OfflineStorage3runEv+0x460>)
 80091fe:	881b      	ldrh	r3, [r3, #0]
 8009200:	b2da      	uxtb	r2, r3
 8009202:	69fb      	ldr	r3, [r7, #28]
 8009204:	719a      	strb	r2, [r3, #6]
	FlashMemProductiondata[3] = (uint8_t)(MAC_Gen_Prod_Input1_Production_K1>>8)&0x00ff;
 8009206:	4b53      	ldr	r3, [pc, #332]	; (8009354 <_ZN14OfflineStorage3runEv+0x460>)
 8009208:	881b      	ldrh	r3, [r3, #0]
 800920a:	0a1b      	lsrs	r3, r3, #8
 800920c:	b29b      	uxth	r3, r3
 800920e:	b2da      	uxtb	r2, r3
 8009210:	69fb      	ldr	r3, [r7, #28]
 8009212:	71da      	strb	r2, [r3, #7]
	FlashMemProductiondata[4] = (uint8_t)MAC_Gen_Rej_Input_Production&0x00ff;
 8009214:	4b4e      	ldr	r3, [pc, #312]	; (8009350 <_ZN14OfflineStorage3runEv+0x45c>)
 8009216:	881b      	ldrh	r3, [r3, #0]
 8009218:	b2da      	uxtb	r2, r3
 800921a:	69fb      	ldr	r3, [r7, #28]
 800921c:	721a      	strb	r2, [r3, #8]
	FlashMemProductiondata[5] = (uint8_t)(MAC_Gen_Rej_Input_Production>>8)&0x00ff;
 800921e:	4b4c      	ldr	r3, [pc, #304]	; (8009350 <_ZN14OfflineStorage3runEv+0x45c>)
 8009220:	881b      	ldrh	r3, [r3, #0]
 8009222:	0a1b      	lsrs	r3, r3, #8
 8009224:	b29b      	uxth	r3, r3
 8009226:	b2da      	uxtb	r2, r3
 8009228:	69fb      	ldr	r3, [r7, #28]
 800922a:	725a      	strb	r2, [r3, #9]
	FlashMemProductiondata[6] = (uint8_t)MAC_Gen_Rej_Input_Production_K1&0x00ff;
 800922c:	4b4a      	ldr	r3, [pc, #296]	; (8009358 <_ZN14OfflineStorage3runEv+0x464>)
 800922e:	881b      	ldrh	r3, [r3, #0]
 8009230:	b2da      	uxtb	r2, r3
 8009232:	69fb      	ldr	r3, [r7, #28]
 8009234:	729a      	strb	r2, [r3, #10]
	FlashMemProductiondata[7] = (uint8_t)(MAC_Gen_Rej_Input_Production_K1>>8)&0x00ff;
 8009236:	4b48      	ldr	r3, [pc, #288]	; (8009358 <_ZN14OfflineStorage3runEv+0x464>)
 8009238:	881b      	ldrh	r3, [r3, #0]
 800923a:	0a1b      	lsrs	r3, r3, #8
 800923c:	b29b      	uxth	r3, r3
 800923e:	b2da      	uxtb	r2, r3
 8009240:	69fb      	ldr	r3, [r7, #28]
 8009242:	72da      	strb	r2, [r3, #11]
	FlashMemProductiondata[8] = (uint8_t)Production_Zeit&0x00ff;
 8009244:	4b48      	ldr	r3, [pc, #288]	; (8009368 <_ZN14OfflineStorage3runEv+0x474>)
 8009246:	881b      	ldrh	r3, [r3, #0]
 8009248:	b2da      	uxtb	r2, r3
 800924a:	69fb      	ldr	r3, [r7, #28]
 800924c:	731a      	strb	r2, [r3, #12]
	FlashMemProductiondata[9] = (uint8_t)(Production_Zeit>>8)&0x00ff;
 800924e:	4b46      	ldr	r3, [pc, #280]	; (8009368 <_ZN14OfflineStorage3runEv+0x474>)
 8009250:	881b      	ldrh	r3, [r3, #0]
 8009252:	0a1b      	lsrs	r3, r3, #8
 8009254:	b29b      	uxth	r3, r3
 8009256:	b2da      	uxtb	r2, r3
 8009258:	69fb      	ldr	r3, [r7, #28]
 800925a:	735a      	strb	r2, [r3, #13]
	FlashMemProductiondata[10] = (uint8_t)Rejection_Zeit&0x00ff;
 800925c:	4b43      	ldr	r3, [pc, #268]	; (800936c <_ZN14OfflineStorage3runEv+0x478>)
 800925e:	881b      	ldrh	r3, [r3, #0]
 8009260:	b2da      	uxtb	r2, r3
 8009262:	69fb      	ldr	r3, [r7, #28]
 8009264:	739a      	strb	r2, [r3, #14]
	FlashMemProductiondata[11] = (uint8_t)(Rejection_Zeit>>8)&0x00ff;
 8009266:	4b41      	ldr	r3, [pc, #260]	; (800936c <_ZN14OfflineStorage3runEv+0x478>)
 8009268:	881b      	ldrh	r3, [r3, #0]
 800926a:	0a1b      	lsrs	r3, r3, #8
 800926c:	b29b      	uxth	r3, r3
 800926e:	b2da      	uxtb	r2, r3
 8009270:	69fb      	ldr	r3, [r7, #28]
 8009272:	73da      	strb	r2, [r3, #15]
	FlashMemProductiondata[12] = (hour_t);
 8009274:	4b3e      	ldr	r3, [pc, #248]	; (8009370 <_ZN14OfflineStorage3runEv+0x47c>)
 8009276:	781a      	ldrb	r2, [r3, #0]
 8009278:	69fb      	ldr	r3, [r7, #28]
 800927a:	741a      	strb	r2, [r3, #16]
	FlashMemProductiondata[13] = (min_t);
 800927c:	4b3d      	ldr	r3, [pc, #244]	; (8009374 <_ZN14OfflineStorage3runEv+0x480>)
 800927e:	781a      	ldrb	r2, [r3, #0]
 8009280:	69fb      	ldr	r3, [r7, #28]
 8009282:	745a      	strb	r2, [r3, #17]
	FlashMemProductiondata[14] = (sec_t);
 8009284:	4b3c      	ldr	r3, [pc, #240]	; (8009378 <_ZN14OfflineStorage3runEv+0x484>)
 8009286:	781a      	ldrb	r2, [r3, #0]
 8009288:	69fb      	ldr	r3, [r7, #28]
 800928a:	749a      	strb	r2, [r3, #18]
	FlashMemProductiondata[15] = date_Rtc;
 800928c:	4b3b      	ldr	r3, [pc, #236]	; (800937c <_ZN14OfflineStorage3runEv+0x488>)
 800928e:	781a      	ldrb	r2, [r3, #0]
 8009290:	69fb      	ldr	r3, [r7, #28]
 8009292:	74da      	strb	r2, [r3, #19]
	FlashMemProductiondata[16] = month_Rtc;
 8009294:	4b3a      	ldr	r3, [pc, #232]	; (8009380 <_ZN14OfflineStorage3runEv+0x48c>)
 8009296:	781a      	ldrb	r2, [r3, #0]
 8009298:	69fb      	ldr	r3, [r7, #28]
 800929a:	751a      	strb	r2, [r3, #20]
	FlashMemProductiondata[17] = year_Rtc;
 800929c:	4b39      	ldr	r3, [pc, #228]	; (8009384 <_ZN14OfflineStorage3runEv+0x490>)
 800929e:	781a      	ldrb	r2, [r3, #0]
 80092a0:	69fb      	ldr	r3, [r7, #28]
 80092a2:	755a      	strb	r2, [r3, #21]
	FlashMemProductiondata[18] = (uint8_t)SectorPos&0x00ff;
 80092a4:	4b27      	ldr	r3, [pc, #156]	; (8009344 <_ZN14OfflineStorage3runEv+0x450>)
 80092a6:	881b      	ldrh	r3, [r3, #0]
 80092a8:	b2da      	uxtb	r2, r3
 80092aa:	69fb      	ldr	r3, [r7, #28]
 80092ac:	759a      	strb	r2, [r3, #22]
	FlashMemProductiondata[19] = (uint8_t)(SectorPos>>8)&0x00ff;
 80092ae:	4b25      	ldr	r3, [pc, #148]	; (8009344 <_ZN14OfflineStorage3runEv+0x450>)
 80092b0:	881b      	ldrh	r3, [r3, #0]
 80092b2:	0a1b      	lsrs	r3, r3, #8
 80092b4:	b29b      	uxth	r3, r3
 80092b6:	b2da      	uxtb	r2, r3
 80092b8:	69fb      	ldr	r3, [r7, #28]
 80092ba:	75da      	strb	r2, [r3, #23]
	FlashMemProductiondata[20] = (uint8_t)Manual_RejectionCount&0x00ff;
 80092bc:	4b27      	ldr	r3, [pc, #156]	; (800935c <_ZN14OfflineStorage3runEv+0x468>)
 80092be:	781a      	ldrb	r2, [r3, #0]
 80092c0:	69fb      	ldr	r3, [r7, #28]
 80092c2:	761a      	strb	r2, [r3, #24]
	FlashMemProductiondata[21] = (uint8_t)(Manual_RejectionCount>>8)&0x00ff;
 80092c4:	4b25      	ldr	r3, [pc, #148]	; (800935c <_ZN14OfflineStorage3runEv+0x468>)
 80092c6:	781b      	ldrb	r3, [r3, #0]
 80092c8:	121b      	asrs	r3, r3, #8
 80092ca:	b2da      	uxtb	r2, r3
 80092cc:	69fb      	ldr	r3, [r7, #28]
 80092ce:	765a      	strb	r2, [r3, #25]
	FlashMemProductiondata[22] = (uint8_t)Manual_RejectionCount_K1&0x00ff;
 80092d0:	4b23      	ldr	r3, [pc, #140]	; (8009360 <_ZN14OfflineStorage3runEv+0x46c>)
 80092d2:	881b      	ldrh	r3, [r3, #0]
 80092d4:	b2da      	uxtb	r2, r3
 80092d6:	69fb      	ldr	r3, [r7, #28]
 80092d8:	769a      	strb	r2, [r3, #26]
	FlashMemProductiondata[23] = (uint8_t)(Manual_RejectionCount_K1>>8)&0x00ff;
 80092da:	4b21      	ldr	r3, [pc, #132]	; (8009360 <_ZN14OfflineStorage3runEv+0x46c>)
 80092dc:	881b      	ldrh	r3, [r3, #0]
 80092de:	0a1b      	lsrs	r3, r3, #8
 80092e0:	b29b      	uxth	r3, r3
 80092e2:	b2da      	uxtb	r2, r3
 80092e4:	69fb      	ldr	r3, [r7, #28]
 80092e6:	76da      	strb	r2, [r3, #27]
	FlashMemProductiondata[24] = CurrentShift;
 80092e8:	4b27      	ldr	r3, [pc, #156]	; (8009388 <_ZN14OfflineStorage3runEv+0x494>)
 80092ea:	781a      	ldrb	r2, [r3, #0]
 80092ec:	69fb      	ldr	r3, [r7, #28]
 80092ee:	771a      	strb	r2, [r3, #28]
	FlashMemProductiondata[25] = CurrentShift_K1;
 80092f0:	4b26      	ldr	r3, [pc, #152]	; (800938c <_ZN14OfflineStorage3runEv+0x498>)
 80092f2:	781a      	ldrb	r2, [r3, #0]
 80092f4:	69fb      	ldr	r3, [r7, #28]
 80092f6:	775a      	strb	r2, [r3, #29]
	W25qxx_EraseSector(600);
 80092f8:	f44f 7016 	mov.w	r0, #600	; 0x258
 80092fc:	f7fa f884 	bl	8003408 <W25qxx_EraseSector>
	W25qxx_WriteSector(FlashMemProductiondata,600,0,26);
 8009300:	69fb      	ldr	r3, [r7, #28]
 8009302:	1d18      	adds	r0, r3, #4
 8009304:	231a      	movs	r3, #26
 8009306:	2200      	movs	r2, #0
 8009308:	f44f 7116 	mov.w	r1, #600	; 0x258
 800930c:	f7fa f96e 	bl	80035ec <W25qxx_WriteSector>

	if(updateInBlockFill)
 8009310:	69fb      	ldr	r3, [r7, #28]
 8009312:	7f5b      	ldrb	r3, [r3, #29]
 8009314:	2b00      	cmp	r3, #0
 8009316:	d00f      	beq.n	8009338 <_ZN14OfflineStorage3runEv+0x444>
	{
		updateInBlockFill=0;
 8009318:	69fb      	ldr	r3, [r7, #28]
 800931a:	2200      	movs	r2, #0
 800931c:	775a      	strb	r2, [r3, #29]
		W25qxx_EraseSector(601);
 800931e:	f240 2059 	movw	r0, #601	; 0x259
 8009322:	f7fa f871 	bl	8003408 <W25qxx_EraseSector>
		W25qxx_WriteSector(BlockStatusOffline,601,0,40);
 8009326:	2328      	movs	r3, #40	; 0x28
 8009328:	2200      	movs	r2, #0
 800932a:	f240 2159 	movw	r1, #601	; 0x259
 800932e:	4804      	ldr	r0, [pc, #16]	; (8009340 <_ZN14OfflineStorage3runEv+0x44c>)
 8009330:	f7fa f95c 	bl	80035ec <W25qxx_WriteSector>
 8009334:	e000      	b.n	8009338 <_ZN14OfflineStorage3runEv+0x444>
	if(UpdateStorage==0){return;}
 8009336:	bf00      	nop
	}

}
 8009338:	3724      	adds	r7, #36	; 0x24
 800933a:	46bd      	mov	sp, r7
 800933c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800933e:	bf00      	nop
 8009340:	200009c0 	.word	0x200009c0
 8009344:	200009be 	.word	0x200009be
 8009348:	200008f0 	.word	0x200008f0
 800934c:	2000078e 	.word	0x2000078e
 8009350:	20000792 	.word	0x20000792
 8009354:	200009b8 	.word	0x200009b8
 8009358:	200009ba 	.word	0x200009ba
 800935c:	20000796 	.word	0x20000796
 8009360:	200009bc 	.word	0x200009bc
 8009364:	20000799 	.word	0x20000799
 8009368:	20000790 	.word	0x20000790
 800936c:	20000794 	.word	0x20000794
 8009370:	200009e8 	.word	0x200009e8
 8009374:	200009e9 	.word	0x200009e9
 8009378:	200009ea 	.word	0x200009ea
 800937c:	200009ec 	.word	0x200009ec
 8009380:	200009ed 	.word	0x200009ed
 8009384:	200009ee 	.word	0x200009ee
 8009388:	200009ef 	.word	0x200009ef
 800938c:	20000798 	.word	0x20000798

08009390 <_ZN14OfflineStorage19ReadOfflinedataInitEv>:

void OfflineStorage::ReadOfflinedataInit()
{
 8009390:	b580      	push	{r7, lr}
 8009392:	b082      	sub	sp, #8
 8009394:	af00      	add	r7, sp, #0
 8009396:	6078      	str	r0, [r7, #4]
	W25qxx_ReadSector(FlashMemProductiondata,600,0,26);
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	1d18      	adds	r0, r3, #4
 800939c:	231a      	movs	r3, #26
 800939e:	2200      	movs	r2, #0
 80093a0:	f44f 7116 	mov.w	r1, #600	; 0x258
 80093a4:	f7fa fa02 	bl	80037ac <W25qxx_ReadSector>
	MAC_Gen_Prod_Input1_Production 		= 0;//(FlashMemProductiondata[1]<<8|FlashMemProductiondata[0]);
 80093a8:	4b39      	ldr	r3, [pc, #228]	; (8009490 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x100>)
 80093aa:	2200      	movs	r2, #0
 80093ac:	801a      	strh	r2, [r3, #0]
	MAC_Gen_Prod_Input1_Production_K1 	= (FlashMemProductiondata[3]<<8|FlashMemProductiondata[2]);
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	79db      	ldrb	r3, [r3, #7]
 80093b2:	021b      	lsls	r3, r3, #8
 80093b4:	b21a      	sxth	r2, r3
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	799b      	ldrb	r3, [r3, #6]
 80093ba:	b21b      	sxth	r3, r3
 80093bc:	4313      	orrs	r3, r2
 80093be:	b21b      	sxth	r3, r3
 80093c0:	b29a      	uxth	r2, r3
 80093c2:	4b34      	ldr	r3, [pc, #208]	; (8009494 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x104>)
 80093c4:	801a      	strh	r2, [r3, #0]
	MAC_Gen_Rej_Input_Production 		= 0;//(FlashMemProductiondata[5]<<8|FlashMemProductiondata[4]);
 80093c6:	4b34      	ldr	r3, [pc, #208]	; (8009498 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x108>)
 80093c8:	2200      	movs	r2, #0
 80093ca:	801a      	strh	r2, [r3, #0]
	MAC_Gen_Rej_Input_Production_K1 	= (FlashMemProductiondata[7]<<8|FlashMemProductiondata[6]);
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	7adb      	ldrb	r3, [r3, #11]
 80093d0:	021b      	lsls	r3, r3, #8
 80093d2:	b21a      	sxth	r2, r3
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	7a9b      	ldrb	r3, [r3, #10]
 80093d8:	b21b      	sxth	r3, r3
 80093da:	4313      	orrs	r3, r2
 80093dc:	b21b      	sxth	r3, r3
 80093de:	b29a      	uxth	r2, r3
 80093e0:	4b2e      	ldr	r3, [pc, #184]	; (800949c <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x10c>)
 80093e2:	801a      	strh	r2, [r3, #0]
	Production_Zeit 					= (FlashMemProductiondata[9]<<8|FlashMemProductiondata[8]);
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	7b5b      	ldrb	r3, [r3, #13]
 80093e8:	021b      	lsls	r3, r3, #8
 80093ea:	b21a      	sxth	r2, r3
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	7b1b      	ldrb	r3, [r3, #12]
 80093f0:	b21b      	sxth	r3, r3
 80093f2:	4313      	orrs	r3, r2
 80093f4:	b21b      	sxth	r3, r3
 80093f6:	b29a      	uxth	r2, r3
 80093f8:	4b29      	ldr	r3, [pc, #164]	; (80094a0 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x110>)
 80093fa:	801a      	strh	r2, [r3, #0]
	Rejection_Zeit 						= (FlashMemProductiondata[11]<<8|FlashMemProductiondata[10]);
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	7bdb      	ldrb	r3, [r3, #15]
 8009400:	021b      	lsls	r3, r3, #8
 8009402:	b21a      	sxth	r2, r3
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	7b9b      	ldrb	r3, [r3, #14]
 8009408:	b21b      	sxth	r3, r3
 800940a:	4313      	orrs	r3, r2
 800940c:	b21b      	sxth	r3, r3
 800940e:	b29a      	uxth	r2, r3
 8009410:	4b24      	ldr	r3, [pc, #144]	; (80094a4 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x114>)
 8009412:	801a      	strh	r2, [r3, #0]
	hour_t								= FlashMemProductiondata[12];
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	7c1a      	ldrb	r2, [r3, #16]
 8009418:	4b23      	ldr	r3, [pc, #140]	; (80094a8 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x118>)
 800941a:	701a      	strb	r2, [r3, #0]
	min_t								= FlashMemProductiondata[13];
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	7c5a      	ldrb	r2, [r3, #17]
 8009420:	4b22      	ldr	r3, [pc, #136]	; (80094ac <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x11c>)
 8009422:	701a      	strb	r2, [r3, #0]
	sec_t								= FlashMemProductiondata[14];
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	7c9a      	ldrb	r2, [r3, #18]
 8009428:	4b21      	ldr	r3, [pc, #132]	; (80094b0 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x120>)
 800942a:	701a      	strb	r2, [r3, #0]
	date_Rtc							= FlashMemProductiondata[15];
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	7cda      	ldrb	r2, [r3, #19]
 8009430:	4b20      	ldr	r3, [pc, #128]	; (80094b4 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x124>)
 8009432:	701a      	strb	r2, [r3, #0]
	month_Rtc							= FlashMemProductiondata[16];
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	7d1a      	ldrb	r2, [r3, #20]
 8009438:	4b1f      	ldr	r3, [pc, #124]	; (80094b8 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x128>)
 800943a:	701a      	strb	r2, [r3, #0]
	year_Rtc							= FlashMemProductiondata[17];
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	7d5a      	ldrb	r2, [r3, #21]
 8009440:	4b1e      	ldr	r3, [pc, #120]	; (80094bc <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x12c>)
 8009442:	701a      	strb	r2, [r3, #0]
	SectorPos 							= (FlashMemProductiondata[19]<<8|FlashMemProductiondata[18]);
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	7ddb      	ldrb	r3, [r3, #23]
 8009448:	021b      	lsls	r3, r3, #8
 800944a:	b21a      	sxth	r2, r3
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	7d9b      	ldrb	r3, [r3, #22]
 8009450:	b21b      	sxth	r3, r3
 8009452:	4313      	orrs	r3, r2
 8009454:	b21b      	sxth	r3, r3
 8009456:	b29a      	uxth	r2, r3
 8009458:	4b19      	ldr	r3, [pc, #100]	; (80094c0 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x130>)
 800945a:	801a      	strh	r2, [r3, #0]
	Manual_RejectionCount				= 0;(FlashMemProductiondata[21]<<8|FlashMemProductiondata[20]);
 800945c:	4b19      	ldr	r3, [pc, #100]	; (80094c4 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x134>)
 800945e:	2200      	movs	r2, #0
 8009460:	701a      	strb	r2, [r3, #0]
	Manual_RejectionCount_K1	        = 0;(FlashMemProductiondata[23]<<8|FlashMemProductiondata[22]);
 8009462:	4b19      	ldr	r3, [pc, #100]	; (80094c8 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x138>)
 8009464:	2200      	movs	r2, #0
 8009466:	801a      	strh	r2, [r3, #0]
	CurrentShift						= FlashMemProductiondata[24];
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	7f1a      	ldrb	r2, [r3, #28]
 800946c:	4b17      	ldr	r3, [pc, #92]	; (80094cc <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x13c>)
 800946e:	701a      	strb	r2, [r3, #0]
	CurrentShift_K1						= FlashMemProductiondata[25];
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	7f5a      	ldrb	r2, [r3, #29]
 8009474:	4b16      	ldr	r3, [pc, #88]	; (80094d0 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x140>)
 8009476:	701a      	strb	r2, [r3, #0]

	W25qxx_ReadSector(BlockStatusOffline,601,0,40);
 8009478:	2328      	movs	r3, #40	; 0x28
 800947a:	2200      	movs	r2, #0
 800947c:	f240 2159 	movw	r1, #601	; 0x259
 8009480:	4814      	ldr	r0, [pc, #80]	; (80094d4 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x144>)
 8009482:	f7fa f993 	bl	80037ac <W25qxx_ReadSector>


	//if(SectorPos)

//	W25qxx_EraseBlock(23);
}
 8009486:	bf00      	nop
 8009488:	3708      	adds	r7, #8
 800948a:	46bd      	mov	sp, r7
 800948c:	bd80      	pop	{r7, pc}
 800948e:	bf00      	nop
 8009490:	2000078e 	.word	0x2000078e
 8009494:	200009b8 	.word	0x200009b8
 8009498:	20000792 	.word	0x20000792
 800949c:	200009ba 	.word	0x200009ba
 80094a0:	20000790 	.word	0x20000790
 80094a4:	20000794 	.word	0x20000794
 80094a8:	200009e8 	.word	0x200009e8
 80094ac:	200009e9 	.word	0x200009e9
 80094b0:	200009ea 	.word	0x200009ea
 80094b4:	200009ec 	.word	0x200009ec
 80094b8:	200009ed 	.word	0x200009ed
 80094bc:	200009ee 	.word	0x200009ee
 80094c0:	200009be 	.word	0x200009be
 80094c4:	20000796 	.word	0x20000796
 80094c8:	200009bc 	.word	0x200009bc
 80094cc:	200009ef 	.word	0x200009ef
 80094d0:	20000798 	.word	0x20000798
 80094d4:	200009c0 	.word	0x200009c0

080094d8 <_ZN5SHIFTC1Ev>:

extern uint8_t SW_Hour,SW_Minute;
extern uint8_t Updatetimeinfo;
extern uint8_t SW_Date,SW_Month,SW_Year;

SHIFT::SHIFT() {
 80094d8:	b480      	push	{r7}
 80094da:	b083      	sub	sp, #12
 80094dc:	af00      	add	r7, sp, #0
 80094de:	6078      	str	r0, [r7, #4]
 80094e0:	4a04      	ldr	r2, [pc, #16]	; (80094f4 <_ZN5SHIFTC1Ev+0x1c>)
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	4618      	mov	r0, r3
 80094ea:	370c      	adds	r7, #12
 80094ec:	46bd      	mov	sp, r7
 80094ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f2:	4770      	bx	lr
 80094f4:	08010948 	.word	0x08010948

080094f8 <_ZN5SHIFTD1Ev>:

SHIFT::~SHIFT() {
 80094f8:	b480      	push	{r7}
 80094fa:	b083      	sub	sp, #12
 80094fc:	af00      	add	r7, sp, #0
 80094fe:	6078      	str	r0, [r7, #4]
 8009500:	4a04      	ldr	r2, [pc, #16]	; (8009514 <_ZN5SHIFTD1Ev+0x1c>)
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	4618      	mov	r0, r3
 800950a:	370c      	adds	r7, #12
 800950c:	46bd      	mov	sp, r7
 800950e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009512:	4770      	bx	lr
 8009514:	08010948 	.word	0x08010948

08009518 <_ZN5SHIFTD0Ev>:
SHIFT::~SHIFT() {
 8009518:	b580      	push	{r7, lr}
 800951a:	b082      	sub	sp, #8
 800951c:	af00      	add	r7, sp, #0
 800951e:	6078      	str	r0, [r7, #4]
}
 8009520:	6878      	ldr	r0, [r7, #4]
 8009522:	f7ff ffe9 	bl	80094f8 <_ZN5SHIFTD1Ev>
 8009526:	2118      	movs	r1, #24
 8009528:	6878      	ldr	r0, [r7, #4]
 800952a:	f006 faf6 	bl	800fb1a <_ZdlPvj>
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	4618      	mov	r0, r3
 8009532:	3708      	adds	r7, #8
 8009534:	46bd      	mov	sp, r7
 8009536:	bd80      	pop	{r7, pc}

08009538 <_ZN5SHIFT16shiftCalculationEv>:

void SHIFT::shiftCalculation(void)
{
 8009538:	b580      	push	{r7, lr}
 800953a:	b082      	sub	sp, #8
 800953c:	af00      	add	r7, sp, #0
 800953e:	6078      	str	r0, [r7, #4]
	rtc_get_time(&hour_t,&min_t,&sec_t);
 8009540:	4a61      	ldr	r2, [pc, #388]	; (80096c8 <_ZN5SHIFT16shiftCalculationEv+0x190>)
 8009542:	4962      	ldr	r1, [pc, #392]	; (80096cc <_ZN5SHIFT16shiftCalculationEv+0x194>)
 8009544:	4862      	ldr	r0, [pc, #392]	; (80096d0 <_ZN5SHIFT16shiftCalculationEv+0x198>)
 8009546:	f7f9 fcaf 	bl	8002ea8 <rtc_get_time>
	rtc_get_date(&Wdate_Rtc,&date_Rtc,&month_Rtc,&year_Rtc);
 800954a:	4b62      	ldr	r3, [pc, #392]	; (80096d4 <_ZN5SHIFT16shiftCalculationEv+0x19c>)
 800954c:	4a62      	ldr	r2, [pc, #392]	; (80096d8 <_ZN5SHIFT16shiftCalculationEv+0x1a0>)
 800954e:	4963      	ldr	r1, [pc, #396]	; (80096dc <_ZN5SHIFT16shiftCalculationEv+0x1a4>)
 8009550:	4863      	ldr	r0, [pc, #396]	; (80096e0 <_ZN5SHIFT16shiftCalculationEv+0x1a8>)
 8009552:	f7f9 fd0d 	bl	8002f70 <rtc_get_date>

	if(Updatetimeinfo)
 8009556:	4b63      	ldr	r3, [pc, #396]	; (80096e4 <_ZN5SHIFT16shiftCalculationEv+0x1ac>)
 8009558:	781b      	ldrb	r3, [r3, #0]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d051      	beq.n	8009602 <_ZN5SHIFT16shiftCalculationEv+0xca>
	{
		Updatetimeinfo=0;
 800955e:	4b61      	ldr	r3, [pc, #388]	; (80096e4 <_ZN5SHIFT16shiftCalculationEv+0x1ac>)
 8009560:	2200      	movs	r2, #0
 8009562:	701a      	strb	r2, [r3, #0]
		locTimeTotal    =  (((hour_t)*(60))+(min_t));
 8009564:	4b5a      	ldr	r3, [pc, #360]	; (80096d0 <_ZN5SHIFT16shiftCalculationEv+0x198>)
 8009566:	781b      	ldrb	r3, [r3, #0]
 8009568:	b29b      	uxth	r3, r3
 800956a:	461a      	mov	r2, r3
 800956c:	0112      	lsls	r2, r2, #4
 800956e:	1ad3      	subs	r3, r2, r3
 8009570:	009b      	lsls	r3, r3, #2
 8009572:	b29a      	uxth	r2, r3
 8009574:	4b55      	ldr	r3, [pc, #340]	; (80096cc <_ZN5SHIFT16shiftCalculationEv+0x194>)
 8009576:	781b      	ldrb	r3, [r3, #0]
 8009578:	b29b      	uxth	r3, r3
 800957a:	4413      	add	r3, r2
 800957c:	b29a      	uxth	r2, r3
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	829a      	strh	r2, [r3, #20]
		onlineTimeTotal =  (((SW_Hour)*(60))+(SW_Minute));
 8009582:	4b59      	ldr	r3, [pc, #356]	; (80096e8 <_ZN5SHIFT16shiftCalculationEv+0x1b0>)
 8009584:	781b      	ldrb	r3, [r3, #0]
 8009586:	b29b      	uxth	r3, r3
 8009588:	461a      	mov	r2, r3
 800958a:	0112      	lsls	r2, r2, #4
 800958c:	1ad3      	subs	r3, r2, r3
 800958e:	009b      	lsls	r3, r3, #2
 8009590:	b29a      	uxth	r2, r3
 8009592:	4b56      	ldr	r3, [pc, #344]	; (80096ec <_ZN5SHIFT16shiftCalculationEv+0x1b4>)
 8009594:	781b      	ldrb	r3, [r3, #0]
 8009596:	b29b      	uxth	r3, r3
 8009598:	4413      	add	r3, r2
 800959a:	b29a      	uxth	r2, r3
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	82da      	strh	r2, [r3, #22]
		if((locTimeTotal <= (onlineTimeTotal-3)) || (locTimeTotal >= (onlineTimeTotal+3)))
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	8adb      	ldrh	r3, [r3, #22]
 80095a4:	3b02      	subs	r3, #2
 80095a6:	687a      	ldr	r2, [r7, #4]
 80095a8:	8a92      	ldrh	r2, [r2, #20]
 80095aa:	4293      	cmp	r3, r2
 80095ac:	dc06      	bgt.n	80095bc <_ZN5SHIFT16shiftCalculationEv+0x84>
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	8adb      	ldrh	r3, [r3, #22]
 80095b2:	3302      	adds	r3, #2
 80095b4:	687a      	ldr	r2, [r7, #4]
 80095b6:	8a92      	ldrh	r2, [r2, #20]
 80095b8:	4293      	cmp	r3, r2
 80095ba:	da07      	bge.n	80095cc <_ZN5SHIFT16shiftCalculationEv+0x94>
		{
			  rtc_set_time(SW_Hour,SW_Minute,30);
 80095bc:	4b4a      	ldr	r3, [pc, #296]	; (80096e8 <_ZN5SHIFT16shiftCalculationEv+0x1b0>)
 80095be:	781b      	ldrb	r3, [r3, #0]
 80095c0:	4a4a      	ldr	r2, [pc, #296]	; (80096ec <_ZN5SHIFT16shiftCalculationEv+0x1b4>)
 80095c2:	7811      	ldrb	r1, [r2, #0]
 80095c4:	221e      	movs	r2, #30
 80095c6:	4618      	mov	r0, r3
 80095c8:	f7f9 fca2 	bl	8002f10 <rtc_set_time>
		}
		if((date_Rtc != SW_Date) || (month_Rtc != SW_Month) || (year_Rtc != SW_Year))
 80095cc:	4b43      	ldr	r3, [pc, #268]	; (80096dc <_ZN5SHIFT16shiftCalculationEv+0x1a4>)
 80095ce:	781a      	ldrb	r2, [r3, #0]
 80095d0:	4b47      	ldr	r3, [pc, #284]	; (80096f0 <_ZN5SHIFT16shiftCalculationEv+0x1b8>)
 80095d2:	781b      	ldrb	r3, [r3, #0]
 80095d4:	429a      	cmp	r2, r3
 80095d6:	d10b      	bne.n	80095f0 <_ZN5SHIFT16shiftCalculationEv+0xb8>
 80095d8:	4b3f      	ldr	r3, [pc, #252]	; (80096d8 <_ZN5SHIFT16shiftCalculationEv+0x1a0>)
 80095da:	781a      	ldrb	r2, [r3, #0]
 80095dc:	4b45      	ldr	r3, [pc, #276]	; (80096f4 <_ZN5SHIFT16shiftCalculationEv+0x1bc>)
 80095de:	781b      	ldrb	r3, [r3, #0]
 80095e0:	429a      	cmp	r2, r3
 80095e2:	d105      	bne.n	80095f0 <_ZN5SHIFT16shiftCalculationEv+0xb8>
 80095e4:	4b3b      	ldr	r3, [pc, #236]	; (80096d4 <_ZN5SHIFT16shiftCalculationEv+0x19c>)
 80095e6:	781a      	ldrb	r2, [r3, #0]
 80095e8:	4b43      	ldr	r3, [pc, #268]	; (80096f8 <_ZN5SHIFT16shiftCalculationEv+0x1c0>)
 80095ea:	781b      	ldrb	r3, [r3, #0]
 80095ec:	429a      	cmp	r2, r3
 80095ee:	d008      	beq.n	8009602 <_ZN5SHIFT16shiftCalculationEv+0xca>
		{
			rtc_set_date(2,SW_Date,SW_Month,SW_Year);
 80095f0:	4b3f      	ldr	r3, [pc, #252]	; (80096f0 <_ZN5SHIFT16shiftCalculationEv+0x1b8>)
 80095f2:	7819      	ldrb	r1, [r3, #0]
 80095f4:	4b3f      	ldr	r3, [pc, #252]	; (80096f4 <_ZN5SHIFT16shiftCalculationEv+0x1bc>)
 80095f6:	781a      	ldrb	r2, [r3, #0]
 80095f8:	4b3f      	ldr	r3, [pc, #252]	; (80096f8 <_ZN5SHIFT16shiftCalculationEv+0x1c0>)
 80095fa:	781b      	ldrb	r3, [r3, #0]
 80095fc:	2002      	movs	r0, #2
 80095fe:	f7f9 fcf1 	bl	8002fe4 <rtc_set_date>
		}
	}
	TotalMinutesvar = (((hour_t)*(60))+(min_t));
 8009602:	4b33      	ldr	r3, [pc, #204]	; (80096d0 <_ZN5SHIFT16shiftCalculationEv+0x198>)
 8009604:	781b      	ldrb	r3, [r3, #0]
 8009606:	b29b      	uxth	r3, r3
 8009608:	461a      	mov	r2, r3
 800960a:	0112      	lsls	r2, r2, #4
 800960c:	1ad3      	subs	r3, r2, r3
 800960e:	009b      	lsls	r3, r3, #2
 8009610:	b29a      	uxth	r2, r3
 8009612:	4b2e      	ldr	r3, [pc, #184]	; (80096cc <_ZN5SHIFT16shiftCalculationEv+0x194>)
 8009614:	781b      	ldrb	r3, [r3, #0]
 8009616:	b29b      	uxth	r3, r3
 8009618:	4413      	add	r3, r2
 800961a:	b29a      	uxth	r2, r3
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	809a      	strh	r2, [r3, #4]
	Shift1_OnTime = (((8)*(60))+(31));	  //495
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	f240 12ff 	movw	r2, #511	; 0x1ff
 8009626:	80da      	strh	r2, [r3, #6]
	Shift1_OffTime = (((16)*(60))+(30)); //974
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	f240 32de 	movw	r2, #990	; 0x3de
 800962e:	811a      	strh	r2, [r3, #8]

	Shift2_OnTime = (((16)*(60))+(31));	 //975
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	f240 32df 	movw	r2, #991	; 0x3df
 8009636:	815a      	strh	r2, [r3, #10]
	shift2_buffer_time_1 = (((23)*(60))+(59)); // 1439
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	f240 529f 	movw	r2, #1439	; 0x59f
 800963e:	819a      	strh	r2, [r3, #12]
	Shift2_OffTime = (((0)*(60))+(30));	 //14
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	221e      	movs	r2, #30
 8009644:	81da      	strh	r2, [r3, #14]

	Shift3_OnTime = (((0)*(60))+(31));	//15
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	221f      	movs	r2, #31
 800964a:	821a      	strh	r2, [r3, #16]
	Shift3_OffTime = (((8)*(60))+(30));	 //494
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	f44f 72ff 	mov.w	r2, #510	; 0x1fe
 8009652:	825a      	strh	r2, [r3, #18]

	if((TotalMinutesvar >=  Shift1_OnTime)&&(TotalMinutesvar <= Shift1_OffTime))
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	889a      	ldrh	r2, [r3, #4]
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	88db      	ldrh	r3, [r3, #6]
 800965c:	429a      	cmp	r2, r3
 800965e:	d309      	bcc.n	8009674 <_ZN5SHIFT16shiftCalculationEv+0x13c>
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	889a      	ldrh	r2, [r3, #4]
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	891b      	ldrh	r3, [r3, #8]
 8009668:	429a      	cmp	r2, r3
 800966a:	d803      	bhi.n	8009674 <_ZN5SHIFT16shiftCalculationEv+0x13c>
	{
	   CurrentShift=1;
 800966c:	4b23      	ldr	r3, [pc, #140]	; (80096fc <_ZN5SHIFT16shiftCalculationEv+0x1c4>)
 800966e:	2201      	movs	r2, #1
 8009670:	701a      	strb	r2, [r3, #0]
 8009672:	e025      	b.n	80096c0 <_ZN5SHIFT16shiftCalculationEv+0x188>
	}
	else if(((TotalMinutesvar >=  Shift2_OnTime)&&(TotalMinutesvar <= shift2_buffer_time_1))
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	889a      	ldrh	r2, [r3, #4]
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	895b      	ldrh	r3, [r3, #10]
 800967c:	429a      	cmp	r2, r3
 800967e:	d305      	bcc.n	800968c <_ZN5SHIFT16shiftCalculationEv+0x154>
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	889a      	ldrh	r2, [r3, #4]
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	899b      	ldrh	r3, [r3, #12]
 8009688:	429a      	cmp	r2, r3
 800968a:	d905      	bls.n	8009698 <_ZN5SHIFT16shiftCalculationEv+0x160>
				||((TotalMinutesvar>= 0)&&(TotalMinutesvar<=Shift2_OffTime)))
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	889a      	ldrh	r2, [r3, #4]
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	89db      	ldrh	r3, [r3, #14]
 8009694:	429a      	cmp	r2, r3
 8009696:	d803      	bhi.n	80096a0 <_ZN5SHIFT16shiftCalculationEv+0x168>
	{//Included one brace to solve warning?
		CurrentShift=2;
 8009698:	4b18      	ldr	r3, [pc, #96]	; (80096fc <_ZN5SHIFT16shiftCalculationEv+0x1c4>)
 800969a:	2202      	movs	r2, #2
 800969c:	701a      	strb	r2, [r3, #0]
 800969e:	e00f      	b.n	80096c0 <_ZN5SHIFT16shiftCalculationEv+0x188>
	}
	else if((TotalMinutesvar >=  Shift3_OnTime)&&(TotalMinutesvar <= Shift3_OffTime))
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	889a      	ldrh	r2, [r3, #4]
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	8a1b      	ldrh	r3, [r3, #16]
 80096a8:	429a      	cmp	r2, r3
 80096aa:	d309      	bcc.n	80096c0 <_ZN5SHIFT16shiftCalculationEv+0x188>
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	889a      	ldrh	r2, [r3, #4]
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	8a5b      	ldrh	r3, [r3, #18]
 80096b4:	429a      	cmp	r2, r3
 80096b6:	d803      	bhi.n	80096c0 <_ZN5SHIFT16shiftCalculationEv+0x188>
	{
		CurrentShift=3;
 80096b8:	4b10      	ldr	r3, [pc, #64]	; (80096fc <_ZN5SHIFT16shiftCalculationEv+0x1c4>)
 80096ba:	2203      	movs	r2, #3
 80096bc:	701a      	strb	r2, [r3, #0]
	else
	{
	/*Error return*/
	}
	//UpdateShiftInfo =1;
}
 80096be:	e7ff      	b.n	80096c0 <_ZN5SHIFT16shiftCalculationEv+0x188>
 80096c0:	bf00      	nop
 80096c2:	3708      	adds	r7, #8
 80096c4:	46bd      	mov	sp, r7
 80096c6:	bd80      	pop	{r7, pc}
 80096c8:	200009ea 	.word	0x200009ea
 80096cc:	200009e9 	.word	0x200009e9
 80096d0:	200009e8 	.word	0x200009e8
 80096d4:	200009ee 	.word	0x200009ee
 80096d8:	200009ed 	.word	0x200009ed
 80096dc:	200009ec 	.word	0x200009ec
 80096e0:	200009eb 	.word	0x200009eb
 80096e4:	200000ee 	.word	0x200000ee
 80096e8:	200000f1 	.word	0x200000f1
 80096ec:	200000f2 	.word	0x200000f2
 80096f0:	200000f3 	.word	0x200000f3
 80096f4:	200000f4 	.word	0x200000f4
 80096f8:	200000f5 	.word	0x200000f5
 80096fc:	200009ef 	.word	0x200009ef

08009700 <_ZN5SHIFT3runEv>:

void SHIFT::run()
{
 8009700:	b580      	push	{r7, lr}
 8009702:	b082      	sub	sp, #8
 8009704:	af00      	add	r7, sp, #0
 8009706:	6078      	str	r0, [r7, #4]
	shiftCalculation();
 8009708:	6878      	ldr	r0, [r7, #4]
 800970a:	f7ff ff15 	bl	8009538 <_ZN5SHIFT16shiftCalculationEv>
}
 800970e:	bf00      	nop
 8009710:	3708      	adds	r7, #8
 8009712:	46bd      	mov	sp, r7
 8009714:	bd80      	pop	{r7, pc}
	...

08009718 <_ZN7ESP8266C1Ev>:
extern uint8_t ProductionSet_uintFormat[200];
uint8_t ProductionSet_uintFormat_MEM[850]={0};
uint8_t len=137;


ESP8266::ESP8266() {
 8009718:	b5b0      	push	{r4, r5, r7, lr}
 800971a:	b082      	sub	sp, #8
 800971c:	af00      	add	r7, sp, #0
 800971e:	6078      	str	r0, [r7, #4]
 8009720:	4ac9      	ldr	r2, [pc, #804]	; (8009a48 <_ZN7ESP8266C1Ev+0x330>)
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	601a      	str	r2, [r3, #0]
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	49c8      	ldr	r1, [pc, #800]	; (8009a4c <_ZN7ESP8266C1Ev+0x334>)
 800972a:	f103 020e 	add.w	r2, r3, #14
 800972e:	460b      	mov	r3, r1
 8009730:	cb03      	ldmia	r3!, {r0, r1}
 8009732:	6010      	str	r0, [r2, #0]
 8009734:	6051      	str	r1, [r2, #4]
 8009736:	781b      	ldrb	r3, [r3, #0]
 8009738:	7213      	strb	r3, [r2, #8]
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	4ac4      	ldr	r2, [pc, #784]	; (8009a50 <_ZN7ESP8266C1Ev+0x338>)
 800973e:	3317      	adds	r3, #23
 8009740:	6810      	ldr	r0, [r2, #0]
 8009742:	6018      	str	r0, [r3, #0]
 8009744:	8891      	ldrh	r1, [r2, #4]
 8009746:	7992      	ldrb	r2, [r2, #6]
 8009748:	8099      	strh	r1, [r3, #4]
 800974a:	719a      	strb	r2, [r3, #6]
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	49c1      	ldr	r1, [pc, #772]	; (8009a54 <_ZN7ESP8266C1Ev+0x33c>)
 8009750:	f103 021e 	add.w	r2, r3, #30
 8009754:	6808      	ldr	r0, [r1, #0]
 8009756:	6010      	str	r0, [r2, #0]
 8009758:	7909      	ldrb	r1, [r1, #4]
 800975a:	7111      	strb	r1, [r2, #4]
 800975c:	2200      	movs	r2, #0
 800975e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
 8009762:	687d      	ldr	r5, [r7, #4]
 8009764:	4bbc      	ldr	r3, [pc, #752]	; (8009a58 <_ZN7ESP8266C1Ev+0x340>)
 8009766:	f105 0424 	add.w	r4, r5, #36	; 0x24
 800976a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800976c:	c407      	stmia	r4!, {r0, r1, r2}
 800976e:	8023      	strh	r3, [r4, #0]
 8009770:	2300      	movs	r3, #0
 8009772:	f885 3032 	strb.w	r3, [r5, #50]	; 0x32
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	3333      	adds	r3, #51	; 0x33
 800977a:	222d      	movs	r2, #45	; 0x2d
 800977c:	2100      	movs	r1, #0
 800977e:	4618      	mov	r0, r3
 8009780:	f006 fa10 	bl	800fba4 <memset>
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	2241      	movs	r2, #65	; 0x41
 8009788:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	2254      	movs	r2, #84	; 0x54
 8009790:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	222b      	movs	r2, #43	; 0x2b
 8009798:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	2243      	movs	r2, #67	; 0x43
 80097a0:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	2257      	movs	r2, #87	; 0x57
 80097a8:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	224a      	movs	r2, #74	; 0x4a
 80097b0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	2241      	movs	r2, #65	; 0x41
 80097b8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	2250      	movs	r2, #80	; 0x50
 80097c0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	223d      	movs	r2, #61	; 0x3d
 80097c8:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	2222      	movs	r2, #34	; 0x22
 80097d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	224e      	movs	r2, #78	; 0x4e
 80097d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	2241      	movs	r2, #65	; 0x41
 80097e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	2256      	movs	r2, #86	; 0x56
 80097e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	2245      	movs	r2, #69	; 0x45
 80097f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	2245      	movs	r2, #69	; 0x45
 80097f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	224e      	movs	r2, #78	; 0x4e
 8009800:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	2250      	movs	r2, #80	; 0x50
 8009808:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	2248      	movs	r2, #72	; 0x48
 8009810:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	224f      	movs	r2, #79	; 0x4f
 8009818:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	224e      	movs	r2, #78	; 0x4e
 8009820:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	2245      	movs	r2, #69	; 0x45
 8009828:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	2222      	movs	r2, #34	; 0x22
 8009830:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	222c      	movs	r2, #44	; 0x2c
 8009838:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	2222      	movs	r2, #34	; 0x22
 8009840:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	2239      	movs	r2, #57	; 0x39
 8009848:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	2235      	movs	r2, #53	; 0x35
 8009850:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	2230      	movs	r2, #48	; 0x30
 8009858:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	2230      	movs	r2, #48	; 0x30
 8009860:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	2238      	movs	r2, #56	; 0x38
 8009868:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	2237      	movs	r2, #55	; 0x37
 8009870:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	2230      	movs	r2, #48	; 0x30
 8009878:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	2233      	movs	r2, #51	; 0x33
 8009880:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	2239      	movs	r2, #57	; 0x39
 8009888:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	2238      	movs	r2, #56	; 0x38
 8009890:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	2222      	movs	r2, #34	; 0x22
 8009898:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	220d      	movs	r2, #13
 80098a0:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	220a      	movs	r2, #10
 80098a8:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	4a6b      	ldr	r2, [pc, #428]	; (8009a5c <_ZN7ESP8266C1Ev+0x344>)
 80098b0:	f103 0460 	add.w	r4, r3, #96	; 0x60
 80098b4:	ca07      	ldmia	r2, {r0, r1, r2}
 80098b6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80098ba:	2200      	movs	r2, #0
 80098bc:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
 80098c0:	687d      	ldr	r5, [r7, #4]
 80098c2:	4b67      	ldr	r3, [pc, #412]	; (8009a60 <_ZN7ESP8266C1Ev+0x348>)
 80098c4:	f105 046d 	add.w	r4, r5, #109	; 0x6d
 80098c8:	cb07      	ldmia	r3!, {r0, r1, r2}
 80098ca:	6020      	str	r0, [r4, #0]
 80098cc:	6061      	str	r1, [r4, #4]
 80098ce:	60a2      	str	r2, [r4, #8]
 80098d0:	881b      	ldrh	r3, [r3, #0]
 80098d2:	81a3      	strh	r3, [r4, #12]
 80098d4:	2300      	movs	r3, #0
 80098d6:	f885 307b 	strb.w	r3, [r5, #123]	; 0x7b
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	337c      	adds	r3, #124	; 0x7c
 80098de:	2232      	movs	r2, #50	; 0x32
 80098e0:	2100      	movs	r1, #0
 80098e2:	4618      	mov	r0, r3
 80098e4:	f006 f95e 	bl	800fba4 <memset>
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	2241      	movs	r2, #65	; 0x41
 80098ec:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	2254      	movs	r2, #84	; 0x54
 80098f4:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	222b      	movs	r2, #43	; 0x2b
 80098fc:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	2243      	movs	r2, #67	; 0x43
 8009904:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	2249      	movs	r2, #73	; 0x49
 800990c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	2250      	movs	r2, #80	; 0x50
 8009914:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	2253      	movs	r2, #83	; 0x53
 800991c:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	2254      	movs	r2, #84	; 0x54
 8009924:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	2241      	movs	r2, #65	; 0x41
 800992c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	2252      	movs	r2, #82	; 0x52
 8009934:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	2254      	movs	r2, #84	; 0x54
 800993c:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	223d      	movs	r2, #61	; 0x3d
 8009944:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	2222      	movs	r2, #34	; 0x22
 800994c:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	2254      	movs	r2, #84	; 0x54
 8009954:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	2243      	movs	r2, #67	; 0x43
 800995c:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	2250      	movs	r2, #80	; 0x50
 8009964:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	2222      	movs	r2, #34	; 0x22
 800996c:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	222c      	movs	r2, #44	; 0x2c
 8009974:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	2222      	movs	r2, #34	; 0x22
 800997c:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	2231      	movs	r2, #49	; 0x31
 8009984:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	2232      	movs	r2, #50	; 0x32
 800998c:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	2232      	movs	r2, #50	; 0x32
 8009994:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	222e      	movs	r2, #46	; 0x2e
 800999c:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	2231      	movs	r2, #49	; 0x31
 80099a4:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	2236      	movs	r2, #54	; 0x36
 80099ac:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	2235      	movs	r2, #53	; 0x35
 80099b4:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	222e      	movs	r2, #46	; 0x2e
 80099bc:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	2232      	movs	r2, #50	; 0x32
 80099c4:	f883 2097 	strb.w	r2, [r3, #151]	; 0x97
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	2230      	movs	r2, #48	; 0x30
 80099cc:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	2236      	movs	r2, #54	; 0x36
 80099d4:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	222e      	movs	r2, #46	; 0x2e
 80099dc:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	2231      	movs	r2, #49	; 0x31
 80099e4:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	2233      	movs	r2, #51	; 0x33
 80099ec:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	2236      	movs	r2, #54	; 0x36
 80099f4:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	2222      	movs	r2, #34	; 0x22
 80099fc:	f883 209e 	strb.w	r2, [r3, #158]	; 0x9e
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	222c      	movs	r2, #44	; 0x2c
 8009a04:	f883 209f 	strb.w	r2, [r3, #159]	; 0x9f
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	2239      	movs	r2, #57	; 0x39
 8009a0c:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	2230      	movs	r2, #48	; 0x30
 8009a14:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	2230      	movs	r2, #48	; 0x30
 8009a1c:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	2235      	movs	r2, #53	; 0x35
 8009a24:	f883 20a3 	strb.w	r2, [r3, #163]	; 0xa3
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	220d      	movs	r2, #13
 8009a2c:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	220a      	movs	r2, #10
 8009a34:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	33c2      	adds	r3, #194	; 0xc2
 8009a3c:	2200      	movs	r2, #0
 8009a3e:	601a      	str	r2, [r3, #0]
 8009a40:	605a      	str	r2, [r3, #4]
 8009a42:	609a      	str	r2, [r3, #8]
 8009a44:	60da      	str	r2, [r3, #12]
 8009a46:	e00d      	b.n	8009a64 <_ZN7ESP8266C1Ev+0x34c>
 8009a48:	08010958 	.word	0x08010958
 8009a4c:	08010734 	.word	0x08010734
 8009a50:	08010740 	.word	0x08010740
 8009a54:	08010748 	.word	0x08010748
 8009a58:	08010750 	.word	0x08010750
 8009a5c:	08010760 	.word	0x08010760
 8009a60:	08010770 	.word	0x08010770
 8009a64:	611a      	str	r2, [r3, #16]
 8009a66:	687d      	ldr	r5, [r7, #4]
 8009a68:	4b08      	ldr	r3, [pc, #32]	; (8009a8c <_ZN7ESP8266C1Ev+0x374>)
 8009a6a:	f205 248e 	addw	r4, r5, #654	; 0x28e
 8009a6e:	cb07      	ldmia	r3!, {r0, r1, r2}
 8009a70:	6020      	str	r0, [r4, #0]
 8009a72:	6061      	str	r1, [r4, #4]
 8009a74:	60a2      	str	r2, [r4, #8]
 8009a76:	881b      	ldrh	r3, [r3, #0]
 8009a78:	81a3      	strh	r3, [r4, #12]
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
	// TODO Auto-generated constructor stub

}
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	4618      	mov	r0, r3
 8009a84:	3708      	adds	r7, #8
 8009a86:	46bd      	mov	sp, r7
 8009a88:	bdb0      	pop	{r4, r5, r7, pc}
 8009a8a:	bf00      	nop
 8009a8c:	08010780 	.word	0x08010780

08009a90 <_ZN7ESP8266D1Ev>:

ESP8266::~ESP8266() {
 8009a90:	b480      	push	{r7}
 8009a92:	b083      	sub	sp, #12
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
 8009a98:	4a04      	ldr	r2, [pc, #16]	; (8009aac <_ZN7ESP8266D1Ev+0x1c>)
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	4618      	mov	r0, r3
 8009aa2:	370c      	adds	r7, #12
 8009aa4:	46bd      	mov	sp, r7
 8009aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aaa:	4770      	bx	lr
 8009aac:	08010958 	.word	0x08010958

08009ab0 <_ZN7ESP8266D0Ev>:
ESP8266::~ESP8266() {
 8009ab0:	b580      	push	{r7, lr}
 8009ab2:	b082      	sub	sp, #8
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	6078      	str	r0, [r7, #4]
}
 8009ab8:	6878      	ldr	r0, [r7, #4]
 8009aba:	f7ff ffe9 	bl	8009a90 <_ZN7ESP8266D1Ev>
 8009abe:	f44f 7137 	mov.w	r1, #732	; 0x2dc
 8009ac2:	6878      	ldr	r0, [r7, #4]
 8009ac4:	f006 f829 	bl	800fb1a <_ZdlPvj>
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	4618      	mov	r0, r3
 8009acc:	3708      	adds	r7, #8
 8009ace:	46bd      	mov	sp, r7
 8009ad0:	bd80      	pop	{r7, pc}

08009ad2 <_ZN7ESP82663runEv>:


void ESP8266::run()
{
 8009ad2:	b580      	push	{r7, lr}
 8009ad4:	b082      	sub	sp, #8
 8009ad6:	af00      	add	r7, sp, #0
 8009ad8:	6078      	str	r0, [r7, #4]
	RefreshWifiData();
 8009ada:	6878      	ldr	r0, [r7, #4]
 8009adc:	f000 fc06 	bl	800a2ec <_ZN7ESP826615RefreshWifiDataEv>
	Send_WifiCmd();
 8009ae0:	6878      	ldr	r0, [r7, #4]
 8009ae2:	f000 f805 	bl	8009af0 <_ZN7ESP826612Send_WifiCmdEv>

}
 8009ae6:	bf00      	nop
 8009ae8:	3708      	adds	r7, #8
 8009aea:	46bd      	mov	sp, r7
 8009aec:	bd80      	pop	{r7, pc}
	...

08009af0 <_ZN7ESP826612Send_WifiCmdEv>:

void ESP8266::Send_WifiCmd()
{
 8009af0:	b580      	push	{r7, lr}
 8009af2:	b082      	sub	sp, #8
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	6078      	str	r0, [r7, #4]
	switch(wifi_command)
 8009af8:	4bc0      	ldr	r3, [pc, #768]	; (8009dfc <_ZN7ESP826612Send_WifiCmdEv+0x30c>)
 8009afa:	781b      	ldrb	r3, [r3, #0]
 8009afc:	3b05      	subs	r3, #5
 8009afe:	2b73      	cmp	r3, #115	; 0x73
 8009b00:	f200 83b5 	bhi.w	800a26e <_ZN7ESP826612Send_WifiCmdEv+0x77e>
 8009b04:	a201      	add	r2, pc, #4	; (adr r2, 8009b0c <_ZN7ESP826612Send_WifiCmdEv+0x1c>)
 8009b06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b0a:	bf00      	nop
 8009b0c:	08009cdd 	.word	0x08009cdd
 8009b10:	0800a26f 	.word	0x0800a26f
 8009b14:	0800a26f 	.word	0x0800a26f
 8009b18:	0800a26f 	.word	0x0800a26f
 8009b1c:	0800a26f 	.word	0x0800a26f
 8009b20:	08009d01 	.word	0x08009d01
 8009b24:	08009d2b 	.word	0x08009d2b
 8009b28:	08009d59 	.word	0x08009d59
 8009b2c:	08009d7d 	.word	0x08009d7d
 8009b30:	08009dab 	.word	0x08009dab
 8009b34:	08009dd5 	.word	0x08009dd5
 8009b38:	0800a26f 	.word	0x0800a26f
 8009b3c:	0800a26f 	.word	0x0800a26f
 8009b40:	0800a26f 	.word	0x0800a26f
 8009b44:	0800a26f 	.word	0x0800a26f
 8009b48:	08009e19 	.word	0x08009e19
 8009b4c:	08009e55 	.word	0x08009e55
 8009b50:	0800a26f 	.word	0x0800a26f
 8009b54:	0800a26f 	.word	0x0800a26f
 8009b58:	0800a26f 	.word	0x0800a26f
 8009b5c:	0800a26f 	.word	0x0800a26f
 8009b60:	0800a26f 	.word	0x0800a26f
 8009b64:	0800a26f 	.word	0x0800a26f
 8009b68:	0800a26f 	.word	0x0800a26f
 8009b6c:	0800a26f 	.word	0x0800a26f
 8009b70:	08009e99 	.word	0x08009e99
 8009b74:	0800a26f 	.word	0x0800a26f
 8009b78:	0800a26f 	.word	0x0800a26f
 8009b7c:	0800a26f 	.word	0x0800a26f
 8009b80:	0800a26f 	.word	0x0800a26f
 8009b84:	0800a26f 	.word	0x0800a26f
 8009b88:	0800a26f 	.word	0x0800a26f
 8009b8c:	0800a26f 	.word	0x0800a26f
 8009b90:	0800a26f 	.word	0x0800a26f
 8009b94:	0800a26f 	.word	0x0800a26f
 8009b98:	0800a26f 	.word	0x0800a26f
 8009b9c:	08009ec9 	.word	0x08009ec9
 8009ba0:	0800a26f 	.word	0x0800a26f
 8009ba4:	0800a26f 	.word	0x0800a26f
 8009ba8:	0800a26f 	.word	0x0800a26f
 8009bac:	0800a26f 	.word	0x0800a26f
 8009bb0:	0800a26f 	.word	0x0800a26f
 8009bb4:	0800a26f 	.word	0x0800a26f
 8009bb8:	0800a26f 	.word	0x0800a26f
 8009bbc:	08009ef7 	.word	0x08009ef7
 8009bc0:	08009f25 	.word	0x08009f25
 8009bc4:	08009f4f 	.word	0x08009f4f
 8009bc8:	0800a26f 	.word	0x0800a26f
 8009bcc:	0800a26f 	.word	0x0800a26f
 8009bd0:	0800a26f 	.word	0x0800a26f
 8009bd4:	0800a26f 	.word	0x0800a26f
 8009bd8:	0800a26f 	.word	0x0800a26f
 8009bdc:	0800a26f 	.word	0x0800a26f
 8009be0:	0800a26f 	.word	0x0800a26f
 8009be4:	0800a26f 	.word	0x0800a26f
 8009be8:	0800a26f 	.word	0x0800a26f
 8009bec:	0800a26f 	.word	0x0800a26f
 8009bf0:	0800a26f 	.word	0x0800a26f
 8009bf4:	0800a26f 	.word	0x0800a26f
 8009bf8:	0800a26f 	.word	0x0800a26f
 8009bfc:	0800a26f 	.word	0x0800a26f
 8009c00:	0800a26f 	.word	0x0800a26f
 8009c04:	0800a26f 	.word	0x0800a26f
 8009c08:	0800a26f 	.word	0x0800a26f
 8009c0c:	0800a26f 	.word	0x0800a26f
 8009c10:	08009f7d 	.word	0x08009f7d
 8009c14:	08009fa7 	.word	0x08009fa7
 8009c18:	0800a26f 	.word	0x0800a26f
 8009c1c:	0800a26f 	.word	0x0800a26f
 8009c20:	0800a26f 	.word	0x0800a26f
 8009c24:	0800a26f 	.word	0x0800a26f
 8009c28:	0800a26f 	.word	0x0800a26f
 8009c2c:	0800a26f 	.word	0x0800a26f
 8009c30:	0800a26f 	.word	0x0800a26f
 8009c34:	0800a26f 	.word	0x0800a26f
 8009c38:	08009fd5 	.word	0x08009fd5
 8009c3c:	08009fff 	.word	0x08009fff
 8009c40:	0800a26f 	.word	0x0800a26f
 8009c44:	0800a26f 	.word	0x0800a26f
 8009c48:	0800a26f 	.word	0x0800a26f
 8009c4c:	0800a26f 	.word	0x0800a26f
 8009c50:	0800a26f 	.word	0x0800a26f
 8009c54:	0800a26f 	.word	0x0800a26f
 8009c58:	0800a26f 	.word	0x0800a26f
 8009c5c:	0800a26f 	.word	0x0800a26f
 8009c60:	0800a049 	.word	0x0800a049
 8009c64:	0800a0df 	.word	0x0800a0df
 8009c68:	0800a26f 	.word	0x0800a26f
 8009c6c:	0800a26f 	.word	0x0800a26f
 8009c70:	0800a26f 	.word	0x0800a26f
 8009c74:	0800a26f 	.word	0x0800a26f
 8009c78:	0800a26f 	.word	0x0800a26f
 8009c7c:	0800a26f 	.word	0x0800a26f
 8009c80:	0800a26f 	.word	0x0800a26f
 8009c84:	0800a26f 	.word	0x0800a26f
 8009c88:	0800a10d 	.word	0x0800a10d
 8009c8c:	0800a171 	.word	0x0800a171
 8009c90:	0800a1f7 	.word	0x0800a1f7
 8009c94:	0800a223 	.word	0x0800a223
 8009c98:	0800a18f 	.word	0x0800a18f
 8009c9c:	0800a1cb 	.word	0x0800a1cb
 8009ca0:	0800a26f 	.word	0x0800a26f
 8009ca4:	0800a26f 	.word	0x0800a26f
 8009ca8:	0800a26f 	.word	0x0800a26f
 8009cac:	0800a26f 	.word	0x0800a26f
 8009cb0:	0800a24f 	.word	0x0800a24f
 8009cb4:	0800a26f 	.word	0x0800a26f
 8009cb8:	0800a26f 	.word	0x0800a26f
 8009cbc:	0800a26f 	.word	0x0800a26f
 8009cc0:	0800a26f 	.word	0x0800a26f
 8009cc4:	0800a26f 	.word	0x0800a26f
 8009cc8:	0800a26f 	.word	0x0800a26f
 8009ccc:	0800a26f 	.word	0x0800a26f
 8009cd0:	0800a26f 	.word	0x0800a26f
 8009cd4:	0800a26f 	.word	0x0800a26f
 8009cd8:	0800a277 	.word	0x0800a277
	{
	case 5:
		HAL_GPIO_WritePin(GPIOB, WIFIRST_Pin, GPIO_PIN_SET);
 8009cdc:	2201      	movs	r2, #1
 8009cde:	2104      	movs	r1, #4
 8009ce0:	4847      	ldr	r0, [pc, #284]	; (8009e00 <_ZN7ESP826612Send_WifiCmdEv+0x310>)
 8009ce2:	f000 ffd3 	bl	800ac8c <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 8009ce6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8009cea:	f000 fc89 	bl	800a600 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOB, WIFIRST_Pin, GPIO_PIN_RESET);
 8009cee:	2200      	movs	r2, #0
 8009cf0:	2104      	movs	r1, #4
 8009cf2:	4843      	ldr	r0, [pc, #268]	; (8009e00 <_ZN7ESP826612Send_WifiCmdEv+0x310>)
 8009cf4:	f000 ffca 	bl	800ac8c <HAL_GPIO_WritePin>
		wifi_command=13;
 8009cf8:	4b40      	ldr	r3, [pc, #256]	; (8009dfc <_ZN7ESP826612Send_WifiCmdEv+0x30c>)
 8009cfa:	220d      	movs	r2, #13
 8009cfc:	701a      	strb	r2, [r3, #0]

	break;
 8009cfe:	e2d5      	b.n	800a2ac <_ZN7ESP826612Send_WifiCmdEv+0x7bc>
	case 10://reset
	NoOfdata_byte=7;
 8009d00:	4b40      	ldr	r3, [pc, #256]	; (8009e04 <_ZN7ESP826612Send_WifiCmdEv+0x314>)
 8009d02:	2207      	movs	r2, #7
 8009d04:	801a      	strh	r2, [r3, #0]
	wifi_command=13;
 8009d06:	4b3d      	ldr	r3, [pc, #244]	; (8009dfc <_ZN7ESP826612Send_WifiCmdEv+0x30c>)
 8009d08:	220d      	movs	r2, #13
 8009d0a:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 8009d0c:	4b3e      	ldr	r3, [pc, #248]	; (8009e08 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 8009d0e:	2200      	movs	r2, #0
 8009d10:	701a      	strb	r2, [r3, #0]
	bufferptr=0;
 8009d12:	4b3e      	ldr	r3, [pc, #248]	; (8009e0c <_ZN7ESP826612Send_WifiCmdEv+0x31c>)
 8009d14:	2200      	movs	r2, #0
 8009d16:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CMDAtRst,NoOfdata_byte);
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	330e      	adds	r3, #14
 8009d1c:	4a39      	ldr	r2, [pc, #228]	; (8009e04 <_ZN7ESP826612Send_WifiCmdEv+0x314>)
 8009d1e:	8812      	ldrh	r2, [r2, #0]
 8009d20:	4619      	mov	r1, r3
 8009d22:	483b      	ldr	r0, [pc, #236]	; (8009e10 <_ZN7ESP826612Send_WifiCmdEv+0x320>)
 8009d24:	f004 fba0 	bl	800e468 <HAL_UART_Transmit_IT>
	break;
 8009d28:	e2c0      	b.n	800a2ac <_ZN7ESP826612Send_WifiCmdEv+0x7bc>
	case 11:
	if(++Timerdelay >6)
 8009d2a:	4b37      	ldr	r3, [pc, #220]	; (8009e08 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 8009d2c:	781b      	ldrb	r3, [r3, #0]
 8009d2e:	3301      	adds	r3, #1
 8009d30:	b2da      	uxtb	r2, r3
 8009d32:	4b35      	ldr	r3, [pc, #212]	; (8009e08 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 8009d34:	701a      	strb	r2, [r3, #0]
 8009d36:	4b34      	ldr	r3, [pc, #208]	; (8009e08 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 8009d38:	781b      	ldrb	r3, [r3, #0]
 8009d3a:	2b06      	cmp	r3, #6
 8009d3c:	bf8c      	ite	hi
 8009d3e:	2301      	movhi	r3, #1
 8009d40:	2300      	movls	r3, #0
 8009d42:	b2db      	uxtb	r3, r3
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	f000 8298 	beq.w	800a27a <_ZN7ESP826612Send_WifiCmdEv+0x78a>
	{
		Timerdelay=0;
 8009d4a:	4b2f      	ldr	r3, [pc, #188]	; (8009e08 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 8009d4c:	2200      	movs	r2, #0
 8009d4e:	701a      	strb	r2, [r3, #0]
		wifi_command=14;
 8009d50:	4b2a      	ldr	r3, [pc, #168]	; (8009dfc <_ZN7ESP826612Send_WifiCmdEv+0x30c>)
 8009d52:	220e      	movs	r2, #14
 8009d54:	701a      	strb	r2, [r3, #0]
	}
	break;
 8009d56:	e290      	b.n	800a27a <_ZN7ESP826612Send_WifiCmdEv+0x78a>
	case 12:
	NoOfdata_byte=6;
 8009d58:	4b2a      	ldr	r3, [pc, #168]	; (8009e04 <_ZN7ESP826612Send_WifiCmdEv+0x314>)
 8009d5a:	2206      	movs	r2, #6
 8009d5c:	801a      	strh	r2, [r3, #0]
	wifi_command=13;
 8009d5e:	4b27      	ldr	r3, [pc, #156]	; (8009dfc <_ZN7ESP826612Send_WifiCmdEv+0x30c>)
 8009d60:	220d      	movs	r2, #13
 8009d62:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 8009d64:	4b28      	ldr	r3, [pc, #160]	; (8009e08 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 8009d66:	2200      	movs	r2, #0
 8009d68:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CMDAtEch0,NoOfdata_byte);
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	3317      	adds	r3, #23
 8009d6e:	4a25      	ldr	r2, [pc, #148]	; (8009e04 <_ZN7ESP826612Send_WifiCmdEv+0x314>)
 8009d70:	8812      	ldrh	r2, [r2, #0]
 8009d72:	4619      	mov	r1, r3
 8009d74:	4826      	ldr	r0, [pc, #152]	; (8009e10 <_ZN7ESP826612Send_WifiCmdEv+0x320>)
 8009d76:	f004 fb77 	bl	800e468 <HAL_UART_Transmit_IT>
	break;
 8009d7a:	e297      	b.n	800a2ac <_ZN7ESP826612Send_WifiCmdEv+0x7bc>
	case 13:
	if(++Timerdelay >12)
 8009d7c:	4b22      	ldr	r3, [pc, #136]	; (8009e08 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 8009d7e:	781b      	ldrb	r3, [r3, #0]
 8009d80:	3301      	adds	r3, #1
 8009d82:	b2da      	uxtb	r2, r3
 8009d84:	4b20      	ldr	r3, [pc, #128]	; (8009e08 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 8009d86:	701a      	strb	r2, [r3, #0]
 8009d88:	4b1f      	ldr	r3, [pc, #124]	; (8009e08 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 8009d8a:	781b      	ldrb	r3, [r3, #0]
 8009d8c:	2b0c      	cmp	r3, #12
 8009d8e:	bf8c      	ite	hi
 8009d90:	2301      	movhi	r3, #1
 8009d92:	2300      	movls	r3, #0
 8009d94:	b2db      	uxtb	r3, r3
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	f000 8271 	beq.w	800a27e <_ZN7ESP826612Send_WifiCmdEv+0x78e>
	{
		Timerdelay=0;
 8009d9c:	4b1a      	ldr	r3, [pc, #104]	; (8009e08 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 8009d9e:	2200      	movs	r2, #0
 8009da0:	701a      	strb	r2, [r3, #0]
		wifi_command=20;
 8009da2:	4b16      	ldr	r3, [pc, #88]	; (8009dfc <_ZN7ESP826612Send_WifiCmdEv+0x30c>)
 8009da4:	2214      	movs	r2, #20
 8009da6:	701a      	strb	r2, [r3, #0]
	}
	break;
 8009da8:	e269      	b.n	800a27e <_ZN7ESP826612Send_WifiCmdEv+0x78e>
	case 14:
	NoOfdata_byte=4;
 8009daa:	4b16      	ldr	r3, [pc, #88]	; (8009e04 <_ZN7ESP826612Send_WifiCmdEv+0x314>)
 8009dac:	2204      	movs	r2, #4
 8009dae:	801a      	strh	r2, [r3, #0]
	Rxseqdecoder=8;
 8009db0:	4b18      	ldr	r3, [pc, #96]	; (8009e14 <_ZN7ESP826612Send_WifiCmdEv+0x324>)
 8009db2:	2208      	movs	r2, #8
 8009db4:	701a      	strb	r2, [r3, #0]
	wifi_command=20;//default wait 30sec
 8009db6:	4b11      	ldr	r3, [pc, #68]	; (8009dfc <_ZN7ESP826612Send_WifiCmdEv+0x30c>)
 8009db8:	2214      	movs	r2, #20
 8009dba:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 8009dbc:	4b12      	ldr	r3, [pc, #72]	; (8009e08 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 8009dbe:	2200      	movs	r2, #0
 8009dc0:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CMDATok,NoOfdata_byte);
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	331e      	adds	r3, #30
 8009dc6:	4a0f      	ldr	r2, [pc, #60]	; (8009e04 <_ZN7ESP826612Send_WifiCmdEv+0x314>)
 8009dc8:	8812      	ldrh	r2, [r2, #0]
 8009dca:	4619      	mov	r1, r3
 8009dcc:	4810      	ldr	r0, [pc, #64]	; (8009e10 <_ZN7ESP826612Send_WifiCmdEv+0x320>)
 8009dce:	f004 fb4b 	bl	800e468 <HAL_UART_Transmit_IT>
	break;
 8009dd2:	e26b      	b.n	800a2ac <_ZN7ESP826612Send_WifiCmdEv+0x7bc>
	case 15:
	if(++Timerdelay >2)
 8009dd4:	4b0c      	ldr	r3, [pc, #48]	; (8009e08 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 8009dd6:	781b      	ldrb	r3, [r3, #0]
 8009dd8:	3301      	adds	r3, #1
 8009dda:	b2da      	uxtb	r2, r3
 8009ddc:	4b0a      	ldr	r3, [pc, #40]	; (8009e08 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 8009dde:	701a      	strb	r2, [r3, #0]
 8009de0:	4b09      	ldr	r3, [pc, #36]	; (8009e08 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 8009de2:	781b      	ldrb	r3, [r3, #0]
 8009de4:	2b02      	cmp	r3, #2
 8009de6:	bf8c      	ite	hi
 8009de8:	2301      	movhi	r3, #1
 8009dea:	2300      	movls	r3, #0
 8009dec:	b2db      	uxtb	r3, r3
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	f000 8247 	beq.w	800a282 <_ZN7ESP826612Send_WifiCmdEv+0x792>
	{
		Timerdelay=0;
 8009df4:	4b04      	ldr	r3, [pc, #16]	; (8009e08 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 8009df6:	2200      	movs	r2, #0
 8009df8:	701a      	strb	r2, [r3, #0]
	}
	break;
 8009dfa:	e242      	b.n	800a282 <_ZN7ESP826612Send_WifiCmdEv+0x792>
 8009dfc:	200009f1 	.word	0x200009f1
 8009e00:	48000400 	.word	0x48000400
 8009e04:	20000bbc 	.word	0x20000bbc
 8009e08:	20000bbe 	.word	0x20000bbe
 8009e0c:	20000bb8 	.word	0x20000bb8
 8009e10:	20000414 	.word	0x20000414
 8009e14:	20000bb9 	.word	0x20000bb9
	case 20:   //CWMODE		//hardrest sequce//1.0 for wifi reset
	NoOfdata_byte=13;
 8009e18:	4b84      	ldr	r3, [pc, #528]	; (800a02c <_ZN7ESP826612Send_WifiCmdEv+0x53c>)
 8009e1a:	220d      	movs	r2, #13
 8009e1c:	801a      	strh	r2, [r3, #0]
	Rxseqdecoder=1;	  //add retry
 8009e1e:	4b84      	ldr	r3, [pc, #528]	; (800a030 <_ZN7ESP826612Send_WifiCmdEv+0x540>)
 8009e20:	2201      	movs	r2, #1
 8009e22:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 8009e24:	4b83      	ldr	r3, [pc, #524]	; (800a034 <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 8009e26:	2200      	movs	r2, #0
 8009e28:	701a      	strb	r2, [r3, #0]
	bufferptr=0;
 8009e2a:	4b83      	ldr	r3, [pc, #524]	; (800a038 <_ZN7ESP826612Send_WifiCmdEv+0x548>)
 8009e2c:	2200      	movs	r2, #0
 8009e2e:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CMDATCWMODE,NoOfdata_byte);
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	3324      	adds	r3, #36	; 0x24
 8009e34:	4a7d      	ldr	r2, [pc, #500]	; (800a02c <_ZN7ESP826612Send_WifiCmdEv+0x53c>)
 8009e36:	8812      	ldrh	r2, [r2, #0]
 8009e38:	4619      	mov	r1, r3
 8009e3a:	4880      	ldr	r0, [pc, #512]	; (800a03c <_ZN7ESP826612Send_WifiCmdEv+0x54c>)
 8009e3c:	f004 fb14 	bl	800e468 <HAL_UART_Transmit_IT>
	Check_CWMODE_For_Hang = Check_CWMODE_For_Hang+1;
 8009e40:	4b7f      	ldr	r3, [pc, #508]	; (800a040 <_ZN7ESP826612Send_WifiCmdEv+0x550>)
 8009e42:	781b      	ldrb	r3, [r3, #0]
 8009e44:	3301      	adds	r3, #1
 8009e46:	b2da      	uxtb	r2, r3
 8009e48:	4b7d      	ldr	r3, [pc, #500]	; (800a040 <_ZN7ESP826612Send_WifiCmdEv+0x550>)
 8009e4a:	701a      	strb	r2, [r3, #0]
	wifi_command=21;
 8009e4c:	4b7d      	ldr	r3, [pc, #500]	; (800a044 <_ZN7ESP826612Send_WifiCmdEv+0x554>)
 8009e4e:	2215      	movs	r2, #21
 8009e50:	701a      	strb	r2, [r3, #0]

	break;
 8009e52:	e22b      	b.n	800a2ac <_ZN7ESP826612Send_WifiCmdEv+0x7bc>
	case 21:	//waiting for Ok  && if above 30 seconds resend command
	if(++Timerdelay >5)
 8009e54:	4b77      	ldr	r3, [pc, #476]	; (800a034 <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 8009e56:	781b      	ldrb	r3, [r3, #0]
 8009e58:	3301      	adds	r3, #1
 8009e5a:	b2da      	uxtb	r2, r3
 8009e5c:	4b75      	ldr	r3, [pc, #468]	; (800a034 <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 8009e5e:	701a      	strb	r2, [r3, #0]
 8009e60:	4b74      	ldr	r3, [pc, #464]	; (800a034 <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 8009e62:	781b      	ldrb	r3, [r3, #0]
 8009e64:	2b05      	cmp	r3, #5
 8009e66:	bf8c      	ite	hi
 8009e68:	2301      	movhi	r3, #1
 8009e6a:	2300      	movls	r3, #0
 8009e6c:	b2db      	uxtb	r3, r3
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	f000 8209 	beq.w	800a286 <_ZN7ESP826612Send_WifiCmdEv+0x796>
	{
		Timerdelay=0;
 8009e74:	4b6f      	ldr	r3, [pc, #444]	; (800a034 <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 8009e76:	2200      	movs	r2, #0
 8009e78:	701a      	strb	r2, [r3, #0]
		if(5 ==  Check_CWMODE_For_Hang)
 8009e7a:	4b71      	ldr	r3, [pc, #452]	; (800a040 <_ZN7ESP826612Send_WifiCmdEv+0x550>)
 8009e7c:	781b      	ldrb	r3, [r3, #0]
 8009e7e:	2b05      	cmp	r3, #5
 8009e80:	d106      	bne.n	8009e90 <_ZN7ESP826612Send_WifiCmdEv+0x3a0>
		{
			wifi_command=5;	 //Hardware reset
 8009e82:	4b70      	ldr	r3, [pc, #448]	; (800a044 <_ZN7ESP826612Send_WifiCmdEv+0x554>)
 8009e84:	2205      	movs	r2, #5
 8009e86:	701a      	strb	r2, [r3, #0]
			Check_CWMODE_For_Hang = 0;
 8009e88:	4b6d      	ldr	r3, [pc, #436]	; (800a040 <_ZN7ESP826612Send_WifiCmdEv+0x550>)
 8009e8a:	2200      	movs	r2, #0
 8009e8c:	701a      	strb	r2, [r3, #0]
		else
		{
			wifi_command=10;
		}
	}
	break;
 8009e8e:	e1fa      	b.n	800a286 <_ZN7ESP826612Send_WifiCmdEv+0x796>
			wifi_command=10;
 8009e90:	4b6c      	ldr	r3, [pc, #432]	; (800a044 <_ZN7ESP826612Send_WifiCmdEv+0x554>)
 8009e92:	220a      	movs	r2, #10
 8009e94:	701a      	strb	r2, [r3, #0]
	break;
 8009e96:	e1f6      	b.n	800a286 <_ZN7ESP826612Send_WifiCmdEv+0x796>
	case 30:   //CWJAP	   //userid-9digit,psw 8digit  //userid-5digit,psw 8digit
	NoOfdata_byte=45;//41;//32;
 8009e98:	4b64      	ldr	r3, [pc, #400]	; (800a02c <_ZN7ESP826612Send_WifiCmdEv+0x53c>)
 8009e9a:	222d      	movs	r2, #45	; 0x2d
 8009e9c:	801a      	strh	r2, [r3, #0]
	Rxseqdecoder=2;
 8009e9e:	4b64      	ldr	r3, [pc, #400]	; (800a030 <_ZN7ESP826612Send_WifiCmdEv+0x540>)
 8009ea0:	2202      	movs	r2, #2
 8009ea2:	701a      	strb	r2, [r3, #0]
	wifi_command=41;
 8009ea4:	4b67      	ldr	r3, [pc, #412]	; (800a044 <_ZN7ESP826612Send_WifiCmdEv+0x554>)
 8009ea6:	2229      	movs	r2, #41	; 0x29
 8009ea8:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 8009eaa:	4b62      	ldr	r3, [pc, #392]	; (800a034 <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 8009eac:	2200      	movs	r2, #0
 8009eae:	701a      	strb	r2, [r3, #0]
	bufferptr=0;
 8009eb0:	4b61      	ldr	r3, [pc, #388]	; (800a038 <_ZN7ESP826612Send_WifiCmdEv+0x548>)
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CMDATCWJAPUsernamePsw,NoOfdata_byte);
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	3333      	adds	r3, #51	; 0x33
 8009eba:	4a5c      	ldr	r2, [pc, #368]	; (800a02c <_ZN7ESP826612Send_WifiCmdEv+0x53c>)
 8009ebc:	8812      	ldrh	r2, [r2, #0]
 8009ebe:	4619      	mov	r1, r3
 8009ec0:	485e      	ldr	r0, [pc, #376]	; (800a03c <_ZN7ESP826612Send_WifiCmdEv+0x54c>)
 8009ec2:	f004 fad1 	bl	800e468 <HAL_UART_Transmit_IT>
	break;		   //add retry
 8009ec6:	e1f1      	b.n	800a2ac <_ZN7ESP826612Send_WifiCmdEv+0x7bc>
	case 41:	   //resend if o replay
	if(++Timerdelay >30)
 8009ec8:	4b5a      	ldr	r3, [pc, #360]	; (800a034 <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 8009eca:	781b      	ldrb	r3, [r3, #0]
 8009ecc:	3301      	adds	r3, #1
 8009ece:	b2da      	uxtb	r2, r3
 8009ed0:	4b58      	ldr	r3, [pc, #352]	; (800a034 <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 8009ed2:	701a      	strb	r2, [r3, #0]
 8009ed4:	4b57      	ldr	r3, [pc, #348]	; (800a034 <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 8009ed6:	781b      	ldrb	r3, [r3, #0]
 8009ed8:	2b1e      	cmp	r3, #30
 8009eda:	bf8c      	ite	hi
 8009edc:	2301      	movhi	r3, #1
 8009ede:	2300      	movls	r3, #0
 8009ee0:	b2db      	uxtb	r3, r3
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	f000 81d1 	beq.w	800a28a <_ZN7ESP826612Send_WifiCmdEv+0x79a>
	{
		Timerdelay=0;
 8009ee8:	4b52      	ldr	r3, [pc, #328]	; (800a034 <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 8009eea:	2200      	movs	r2, #0
 8009eec:	701a      	strb	r2, [r3, #0]
		wifi_command=10;	//41
 8009eee:	4b55      	ldr	r3, [pc, #340]	; (800a044 <_ZN7ESP826612Send_WifiCmdEv+0x554>)
 8009ef0:	220a      	movs	r2, #10
 8009ef2:	701a      	strb	r2, [r3, #0]
	}
	break;
 8009ef4:	e1c9      	b.n	800a28a <_ZN7ESP826612Send_WifiCmdEv+0x79a>
	case 49:
	if(++Timerdelay >8)
 8009ef6:	4b4f      	ldr	r3, [pc, #316]	; (800a034 <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 8009ef8:	781b      	ldrb	r3, [r3, #0]
 8009efa:	3301      	adds	r3, #1
 8009efc:	b2da      	uxtb	r2, r3
 8009efe:	4b4d      	ldr	r3, [pc, #308]	; (800a034 <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 8009f00:	701a      	strb	r2, [r3, #0]
 8009f02:	4b4c      	ldr	r3, [pc, #304]	; (800a034 <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 8009f04:	781b      	ldrb	r3, [r3, #0]
 8009f06:	2b08      	cmp	r3, #8
 8009f08:	bf8c      	ite	hi
 8009f0a:	2301      	movhi	r3, #1
 8009f0c:	2300      	movls	r3, #0
 8009f0e:	b2db      	uxtb	r3, r3
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	f000 81bc 	beq.w	800a28e <_ZN7ESP826612Send_WifiCmdEv+0x79e>
	{
		Timerdelay=0;
 8009f16:	4b47      	ldr	r3, [pc, #284]	; (800a034 <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 8009f18:	2200      	movs	r2, #0
 8009f1a:	701a      	strb	r2, [r3, #0]
		wifi_command=50;
 8009f1c:	4b49      	ldr	r3, [pc, #292]	; (800a044 <_ZN7ESP826612Send_WifiCmdEv+0x554>)
 8009f1e:	2232      	movs	r2, #50	; 0x32
 8009f20:	701a      	strb	r2, [r3, #0]
	}
	break;
 8009f22:	e1b4      	b.n	800a28e <_ZN7ESP826612Send_WifiCmdEv+0x79e>
	case 50:   //CWJAP

	NoOfdata_byte=11;
 8009f24:	4b41      	ldr	r3, [pc, #260]	; (800a02c <_ZN7ESP826612Send_WifiCmdEv+0x53c>)
 8009f26:	220b      	movs	r2, #11
 8009f28:	801a      	strh	r2, [r3, #0]
	wifi_command=51;
 8009f2a:	4b46      	ldr	r3, [pc, #280]	; (800a044 <_ZN7ESP826612Send_WifiCmdEv+0x554>)
 8009f2c:	2233      	movs	r2, #51	; 0x33
 8009f2e:	701a      	strb	r2, [r3, #0]
	Rxseqdecoder=3;
 8009f30:	4b3f      	ldr	r3, [pc, #252]	; (800a030 <_ZN7ESP826612Send_WifiCmdEv+0x540>)
 8009f32:	2203      	movs	r2, #3
 8009f34:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 8009f36:	4b3f      	ldr	r3, [pc, #252]	; (800a034 <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 8009f38:	2200      	movs	r2, #0
 8009f3a:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CMDATCwjapRead,NoOfdata_byte);
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	3360      	adds	r3, #96	; 0x60
 8009f40:	4a3a      	ldr	r2, [pc, #232]	; (800a02c <_ZN7ESP826612Send_WifiCmdEv+0x53c>)
 8009f42:	8812      	ldrh	r2, [r2, #0]
 8009f44:	4619      	mov	r1, r3
 8009f46:	483d      	ldr	r0, [pc, #244]	; (800a03c <_ZN7ESP826612Send_WifiCmdEv+0x54c>)
 8009f48:	f004 fa8e 	bl	800e468 <HAL_UART_Transmit_IT>
	break;
 8009f4c:	e1ae      	b.n	800a2ac <_ZN7ESP826612Send_WifiCmdEv+0x7bc>
	case 51:
	if(++Timerdelay >15)
 8009f4e:	4b39      	ldr	r3, [pc, #228]	; (800a034 <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 8009f50:	781b      	ldrb	r3, [r3, #0]
 8009f52:	3301      	adds	r3, #1
 8009f54:	b2da      	uxtb	r2, r3
 8009f56:	4b37      	ldr	r3, [pc, #220]	; (800a034 <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 8009f58:	701a      	strb	r2, [r3, #0]
 8009f5a:	4b36      	ldr	r3, [pc, #216]	; (800a034 <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 8009f5c:	781b      	ldrb	r3, [r3, #0]
 8009f5e:	2b0f      	cmp	r3, #15
 8009f60:	bf8c      	ite	hi
 8009f62:	2301      	movhi	r3, #1
 8009f64:	2300      	movls	r3, #0
 8009f66:	b2db      	uxtb	r3, r3
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	f000 8192 	beq.w	800a292 <_ZN7ESP826612Send_WifiCmdEv+0x7a2>
	{
		Timerdelay=0;
 8009f6e:	4b31      	ldr	r3, [pc, #196]	; (800a034 <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 8009f70:	2200      	movs	r2, #0
 8009f72:	701a      	strb	r2, [r3, #0]
		wifi_command=10; //50
 8009f74:	4b33      	ldr	r3, [pc, #204]	; (800a044 <_ZN7ESP826612Send_WifiCmdEv+0x554>)
 8009f76:	220a      	movs	r2, #10
 8009f78:	701a      	strb	r2, [r3, #0]
	}

	break;
 8009f7a:	e18a      	b.n	800a292 <_ZN7ESP826612Send_WifiCmdEv+0x7a2>
	case 70:   //CIPMUX

	NoOfdata_byte=13;
 8009f7c:	4b2b      	ldr	r3, [pc, #172]	; (800a02c <_ZN7ESP826612Send_WifiCmdEv+0x53c>)
 8009f7e:	220d      	movs	r2, #13
 8009f80:	801a      	strh	r2, [r3, #0]
	wifi_command=71;
 8009f82:	4b30      	ldr	r3, [pc, #192]	; (800a044 <_ZN7ESP826612Send_WifiCmdEv+0x554>)
 8009f84:	2247      	movs	r2, #71	; 0x47
 8009f86:	701a      	strb	r2, [r3, #0]
	Rxseqdecoder=4;
 8009f88:	4b29      	ldr	r3, [pc, #164]	; (800a030 <_ZN7ESP826612Send_WifiCmdEv+0x540>)
 8009f8a:	2204      	movs	r2, #4
 8009f8c:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 8009f8e:	4b29      	ldr	r3, [pc, #164]	; (800a034 <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 8009f90:	2200      	movs	r2, #0
 8009f92:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CmdATCipmuxWrite,NoOfdata_byte);
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	336d      	adds	r3, #109	; 0x6d
 8009f98:	4a24      	ldr	r2, [pc, #144]	; (800a02c <_ZN7ESP826612Send_WifiCmdEv+0x53c>)
 8009f9a:	8812      	ldrh	r2, [r2, #0]
 8009f9c:	4619      	mov	r1, r3
 8009f9e:	4827      	ldr	r0, [pc, #156]	; (800a03c <_ZN7ESP826612Send_WifiCmdEv+0x54c>)
 8009fa0:	f004 fa62 	bl	800e468 <HAL_UART_Transmit_IT>
	break;	  //2sec
 8009fa4:	e182      	b.n	800a2ac <_ZN7ESP826612Send_WifiCmdEv+0x7bc>
	case 71:
	if(++Timerdelay >15)
 8009fa6:	4b23      	ldr	r3, [pc, #140]	; (800a034 <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 8009fa8:	781b      	ldrb	r3, [r3, #0]
 8009faa:	3301      	adds	r3, #1
 8009fac:	b2da      	uxtb	r2, r3
 8009fae:	4b21      	ldr	r3, [pc, #132]	; (800a034 <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 8009fb0:	701a      	strb	r2, [r3, #0]
 8009fb2:	4b20      	ldr	r3, [pc, #128]	; (800a034 <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 8009fb4:	781b      	ldrb	r3, [r3, #0]
 8009fb6:	2b0f      	cmp	r3, #15
 8009fb8:	bf8c      	ite	hi
 8009fba:	2301      	movhi	r3, #1
 8009fbc:	2300      	movls	r3, #0
 8009fbe:	b2db      	uxtb	r3, r3
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	f000 8168 	beq.w	800a296 <_ZN7ESP826612Send_WifiCmdEv+0x7a6>
	{
		Timerdelay=0;
 8009fc6:	4b1b      	ldr	r3, [pc, #108]	; (800a034 <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 8009fc8:	2200      	movs	r2, #0
 8009fca:	701a      	strb	r2, [r3, #0]
		wifi_command=10;   //70
 8009fcc:	4b1d      	ldr	r3, [pc, #116]	; (800a044 <_ZN7ESP826612Send_WifiCmdEv+0x554>)
 8009fce:	220a      	movs	r2, #10
 8009fd0:	701a      	strb	r2, [r3, #0]
	}
	break;
 8009fd2:	e160      	b.n	800a296 <_ZN7ESP826612Send_WifiCmdEv+0x7a6>
	case 80:
	NoOfdata_byte=42;//41;//55;
 8009fd4:	4b15      	ldr	r3, [pc, #84]	; (800a02c <_ZN7ESP826612Send_WifiCmdEv+0x53c>)
 8009fd6:	222a      	movs	r2, #42	; 0x2a
 8009fd8:	801a      	strh	r2, [r3, #0]
	wifi_command=81;
 8009fda:	4b1a      	ldr	r3, [pc, #104]	; (800a044 <_ZN7ESP826612Send_WifiCmdEv+0x554>)
 8009fdc:	2251      	movs	r2, #81	; 0x51
 8009fde:	701a      	strb	r2, [r3, #0]
	Rxseqdecoder=5;
 8009fe0:	4b13      	ldr	r3, [pc, #76]	; (800a030 <_ZN7ESP826612Send_WifiCmdEv+0x540>)
 8009fe2:	2205      	movs	r2, #5
 8009fe4:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 8009fe6:	4b13      	ldr	r3, [pc, #76]	; (800a034 <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 8009fe8:	2200      	movs	r2, #0
 8009fea:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CmdAtCipStartWrite,NoOfdata_byte);
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	337c      	adds	r3, #124	; 0x7c
 8009ff0:	4a0e      	ldr	r2, [pc, #56]	; (800a02c <_ZN7ESP826612Send_WifiCmdEv+0x53c>)
 8009ff2:	8812      	ldrh	r2, [r2, #0]
 8009ff4:	4619      	mov	r1, r3
 8009ff6:	4811      	ldr	r0, [pc, #68]	; (800a03c <_ZN7ESP826612Send_WifiCmdEv+0x54c>)
 8009ff8:	f004 fa36 	bl	800e468 <HAL_UART_Transmit_IT>
	break;
 8009ffc:	e156      	b.n	800a2ac <_ZN7ESP826612Send_WifiCmdEv+0x7bc>
	case 81:					//5sec
	if(++Timerdelay >20)
 8009ffe:	4b0d      	ldr	r3, [pc, #52]	; (800a034 <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 800a000:	781b      	ldrb	r3, [r3, #0]
 800a002:	3301      	adds	r3, #1
 800a004:	b2da      	uxtb	r2, r3
 800a006:	4b0b      	ldr	r3, [pc, #44]	; (800a034 <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 800a008:	701a      	strb	r2, [r3, #0]
 800a00a:	4b0a      	ldr	r3, [pc, #40]	; (800a034 <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 800a00c:	781b      	ldrb	r3, [r3, #0]
 800a00e:	2b14      	cmp	r3, #20
 800a010:	bf8c      	ite	hi
 800a012:	2301      	movhi	r3, #1
 800a014:	2300      	movls	r3, #0
 800a016:	b2db      	uxtb	r3, r3
 800a018:	2b00      	cmp	r3, #0
 800a01a:	f000 813e 	beq.w	800a29a <_ZN7ESP826612Send_WifiCmdEv+0x7aa>
	{
		Timerdelay=0;
 800a01e:	4b05      	ldr	r3, [pc, #20]	; (800a034 <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 800a020:	2200      	movs	r2, #0
 800a022:	701a      	strb	r2, [r3, #0]
		wifi_command=10;
 800a024:	4b07      	ldr	r3, [pc, #28]	; (800a044 <_ZN7ESP826612Send_WifiCmdEv+0x554>)
 800a026:	220a      	movs	r2, #10
 800a028:	701a      	strb	r2, [r3, #0]
	}
	break;
 800a02a:	e136      	b.n	800a29a <_ZN7ESP826612Send_WifiCmdEv+0x7aa>
 800a02c:	20000bbc 	.word	0x20000bbc
 800a030:	20000bb9 	.word	0x20000bb9
 800a034:	20000bbe 	.word	0x20000bbe
 800a038:	20000bb8 	.word	0x20000bb8
 800a03c:	20000414 	.word	0x20000414
 800a040:	20000bba 	.word	0x20000bba
 800a044:	200009f1 	.word	0x200009f1
	case 90:   //CIPSEND

	ContentLength = 811;//106
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	f240 322b 	movw	r2, #811	; 0x32b
 800a04e:	819a      	strh	r2, [r3, #12]
	len = sprintf(PostUrl_CharFormat,"POST /production?mac=1001 HTTP/1.1\r\n"
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	f103 00d6 	add.w	r0, r3, #214	; 0xd6
												"Host: 122.165.206.136:9005\r\n"
												"Accept: text/html\r\n"
												"Content-Type: application/json\r\n"
												"Content-Length: %d\r\n\r\n[",ContentLength);
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	899b      	ldrh	r3, [r3, #12]
	len = sprintf(PostUrl_CharFormat,"POST /production?mac=1001 HTTP/1.1\r\n"
 800a05a:	461a      	mov	r2, r3
 800a05c:	4995      	ldr	r1, [pc, #596]	; (800a2b4 <_ZN7ESP826612Send_WifiCmdEv+0x7c4>)
 800a05e:	f005 fe99 	bl	800fd94 <siprintf>
 800a062:	4603      	mov	r3, r0
 800a064:	b2da      	uxtb	r2, r3
 800a066:	4b94      	ldr	r3, [pc, #592]	; (800a2b8 <_ZN7ESP826612Send_WifiCmdEv+0x7c8>)
 800a068:	701a      	strb	r2, [r3, #0]
	Dyn_data_calc = len+(ContentLength);
 800a06a:	4b93      	ldr	r3, [pc, #588]	; (800a2b8 <_ZN7ESP826612Send_WifiCmdEv+0x7c8>)
 800a06c:	781b      	ldrb	r3, [r3, #0]
 800a06e:	b29a      	uxth	r2, r3
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	899b      	ldrh	r3, [r3, #12]
 800a074:	4413      	add	r3, r2
 800a076:	b29a      	uxth	r2, r3
 800a078:	4b90      	ldr	r3, [pc, #576]	; (800a2bc <_ZN7ESP826612Send_WifiCmdEv+0x7cc>)
 800a07a:	801a      	strh	r2, [r3, #0]
	Framecheck=0;
 800a07c:	4b90      	ldr	r3, [pc, #576]	; (800a2c0 <_ZN7ESP826612Send_WifiCmdEv+0x7d0>)
 800a07e:	2200      	movs	r2, #0
 800a080:	701a      	strb	r2, [r3, #0]

	NoOfdata_byte	= 16;
 800a082:	4b90      	ldr	r3, [pc, #576]	; (800a2c4 <_ZN7ESP826612Send_WifiCmdEv+0x7d4>)
 800a084:	2210      	movs	r2, #16
 800a086:	801a      	strh	r2, [r3, #0]
	sprintf(SendData_charFormat,"AT+CIPSEND=%d\r\n",Dyn_data_calc);
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	33c2      	adds	r3, #194	; 0xc2
 800a08c:	4a8b      	ldr	r2, [pc, #556]	; (800a2bc <_ZN7ESP826612Send_WifiCmdEv+0x7cc>)
 800a08e:	8812      	ldrh	r2, [r2, #0]
 800a090:	498d      	ldr	r1, [pc, #564]	; (800a2c8 <_ZN7ESP826612Send_WifiCmdEv+0x7d8>)
 800a092:	4618      	mov	r0, r3
 800a094:	f005 fe7e 	bl	800fd94 <siprintf>
	memcpy(SendData_uintFormat,SendData_charFormat,NoOfdata_byte);
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	f103 00ae 	add.w	r0, r3, #174	; 0xae
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	33c2      	adds	r3, #194	; 0xc2
 800a0a2:	4a88      	ldr	r2, [pc, #544]	; (800a2c4 <_ZN7ESP826612Send_WifiCmdEv+0x7d4>)
 800a0a4:	8812      	ldrh	r2, [r2, #0]
 800a0a6:	4619      	mov	r1, r3
 800a0a8:	f005 fd6e 	bl	800fb88 <memcpy>
	HAL_UART_Transmit_IT(&hlpuart1,SendData_uintFormat,NoOfdata_byte);
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	33ae      	adds	r3, #174	; 0xae
 800a0b0:	4a84      	ldr	r2, [pc, #528]	; (800a2c4 <_ZN7ESP826612Send_WifiCmdEv+0x7d4>)
 800a0b2:	8812      	ldrh	r2, [r2, #0]
 800a0b4:	4619      	mov	r1, r3
 800a0b6:	4885      	ldr	r0, [pc, #532]	; (800a2cc <_ZN7ESP826612Send_WifiCmdEv+0x7dc>)
 800a0b8:	f004 f9d6 	bl	800e468 <HAL_UART_Transmit_IT>
	wifi_command=91;
 800a0bc:	4b84      	ldr	r3, [pc, #528]	; (800a2d0 <_ZN7ESP826612Send_WifiCmdEv+0x7e0>)
 800a0be:	225b      	movs	r2, #91	; 0x5b
 800a0c0:	701a      	strb	r2, [r3, #0]
	Rxseqdecoder=6;
 800a0c2:	4b84      	ldr	r3, [pc, #528]	; (800a2d4 <_ZN7ESP826612Send_WifiCmdEv+0x7e4>)
 800a0c4:	2206      	movs	r2, #6
 800a0c6:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 800a0c8:	4b83      	ldr	r3, [pc, #524]	; (800a2d8 <_ZN7ESP826612Send_WifiCmdEv+0x7e8>)
 800a0ca:	2200      	movs	r2, #0
 800a0cc:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,ESP8266TXData,NoOfdata_byte);
 800a0ce:	4b7d      	ldr	r3, [pc, #500]	; (800a2c4 <_ZN7ESP826612Send_WifiCmdEv+0x7d4>)
 800a0d0:	881b      	ldrh	r3, [r3, #0]
 800a0d2:	461a      	mov	r2, r3
 800a0d4:	4981      	ldr	r1, [pc, #516]	; (800a2dc <_ZN7ESP826612Send_WifiCmdEv+0x7ec>)
 800a0d6:	487d      	ldr	r0, [pc, #500]	; (800a2cc <_ZN7ESP826612Send_WifiCmdEv+0x7dc>)
 800a0d8:	f004 f9c6 	bl	800e468 <HAL_UART_Transmit_IT>
	break;
 800a0dc:	e0e6      	b.n	800a2ac <_ZN7ESP826612Send_WifiCmdEv+0x7bc>
	case 91:
	if(++Timerdelay >15)
 800a0de:	4b7e      	ldr	r3, [pc, #504]	; (800a2d8 <_ZN7ESP826612Send_WifiCmdEv+0x7e8>)
 800a0e0:	781b      	ldrb	r3, [r3, #0]
 800a0e2:	3301      	adds	r3, #1
 800a0e4:	b2da      	uxtb	r2, r3
 800a0e6:	4b7c      	ldr	r3, [pc, #496]	; (800a2d8 <_ZN7ESP826612Send_WifiCmdEv+0x7e8>)
 800a0e8:	701a      	strb	r2, [r3, #0]
 800a0ea:	4b7b      	ldr	r3, [pc, #492]	; (800a2d8 <_ZN7ESP826612Send_WifiCmdEv+0x7e8>)
 800a0ec:	781b      	ldrb	r3, [r3, #0]
 800a0ee:	2b0f      	cmp	r3, #15
 800a0f0:	bf8c      	ite	hi
 800a0f2:	2301      	movhi	r3, #1
 800a0f4:	2300      	movls	r3, #0
 800a0f6:	b2db      	uxtb	r3, r3
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	f000 80d0 	beq.w	800a29e <_ZN7ESP826612Send_WifiCmdEv+0x7ae>
	{
		Timerdelay=0;
 800a0fe:	4b76      	ldr	r3, [pc, #472]	; (800a2d8 <_ZN7ESP826612Send_WifiCmdEv+0x7e8>)
 800a100:	2200      	movs	r2, #0
 800a102:	701a      	strb	r2, [r3, #0]
		wifi_command=10;
 800a104:	4b72      	ldr	r3, [pc, #456]	; (800a2d0 <_ZN7ESP826612Send_WifiCmdEv+0x7e0>)
 800a106:	220a      	movs	r2, #10
 800a108:	701a      	strb	r2, [r3, #0]
	}
	break;
 800a10a:	e0c8      	b.n	800a29e <_ZN7ESP826612Send_WifiCmdEv+0x7ae>
	case 100:

		len = sprintf(PostUrl_CharFormat,"POST /production?mac=1001 HTTP/1.1\r\n"
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	f103 00d6 	add.w	r0, r3, #214	; 0xd6
									"Host: 122.165.206.136:9005\r\n"
									"Accept: text/html\r\n"
									"Content-Type: application/json\r\n"
									"Content-Length: %d\r\n\r\n[",ContentLength);
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	899b      	ldrh	r3, [r3, #12]
		len = sprintf(PostUrl_CharFormat,"POST /production?mac=1001 HTTP/1.1\r\n"
 800a116:	461a      	mov	r2, r3
 800a118:	4966      	ldr	r1, [pc, #408]	; (800a2b4 <_ZN7ESP826612Send_WifiCmdEv+0x7c4>)
 800a11a:	f005 fe3b 	bl	800fd94 <siprintf>
 800a11e:	4603      	mov	r3, r0
 800a120:	b2da      	uxtb	r2, r3
 800a122:	4b65      	ldr	r3, [pc, #404]	; (800a2b8 <_ZN7ESP826612Send_WifiCmdEv+0x7c8>)
 800a124:	701a      	strb	r2, [r3, #0]
		memcpy(PostUrl_uintFormat,PostUrl_CharFormat,len);
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	f503 70d9 	add.w	r0, r3, #434	; 0x1b2
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	33d6      	adds	r3, #214	; 0xd6
 800a130:	4a61      	ldr	r2, [pc, #388]	; (800a2b8 <_ZN7ESP826612Send_WifiCmdEv+0x7c8>)
 800a132:	7812      	ldrb	r2, [r2, #0]
 800a134:	4619      	mov	r1, r3
 800a136:	f005 fd27 	bl	800fb88 <memcpy>
									"Content-Type: application/json\r\n"
									"Content-Length: %d\r\n\r\n[",ContentLength);
		memcpy(PostUrl_uintFormat,PostUrl_CharFormat,len); */


	NoOfdata_byte	= 	url_buffer;
 800a13a:	4b69      	ldr	r3, [pc, #420]	; (800a2e0 <_ZN7ESP826612Send_WifiCmdEv+0x7f0>)
 800a13c:	781b      	ldrb	r3, [r3, #0]
 800a13e:	b29a      	uxth	r2, r3
 800a140:	4b60      	ldr	r3, [pc, #384]	; (800a2c4 <_ZN7ESP826612Send_WifiCmdEv+0x7d4>)
 800a142:	801a      	strh	r2, [r3, #0]
	wifi_command	=	101;
 800a144:	4b62      	ldr	r3, [pc, #392]	; (800a2d0 <_ZN7ESP826612Send_WifiCmdEv+0x7e0>)
 800a146:	2265      	movs	r2, #101	; 0x65
 800a148:	701a      	strb	r2, [r3, #0]

	NoOfdata_byte	= url_buffer;
 800a14a:	4b65      	ldr	r3, [pc, #404]	; (800a2e0 <_ZN7ESP826612Send_WifiCmdEv+0x7f0>)
 800a14c:	781b      	ldrb	r3, [r3, #0]
 800a14e:	b29a      	uxth	r2, r3
 800a150:	4b5c      	ldr	r3, [pc, #368]	; (800a2c4 <_ZN7ESP826612Send_WifiCmdEv+0x7d4>)
 800a152:	801a      	strh	r2, [r3, #0]
	Timerdelay=0;
 800a154:	4b60      	ldr	r3, [pc, #384]	; (800a2d8 <_ZN7ESP826612Send_WifiCmdEv+0x7e8>)
 800a156:	2200      	movs	r2, #0
 800a158:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit_IT(&hlpuart1,PostUrl_uintFormat,len);
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	f503 73d9 	add.w	r3, r3, #434	; 0x1b2
 800a160:	4a55      	ldr	r2, [pc, #340]	; (800a2b8 <_ZN7ESP826612Send_WifiCmdEv+0x7c8>)
 800a162:	7812      	ldrb	r2, [r2, #0]
 800a164:	b292      	uxth	r2, r2
 800a166:	4619      	mov	r1, r3
 800a168:	4858      	ldr	r0, [pc, #352]	; (800a2cc <_ZN7ESP826612Send_WifiCmdEv+0x7dc>)
 800a16a:	f004 f97d 	bl	800e468 <HAL_UART_Transmit_IT>
	break;
 800a16e:	e09d      	b.n	800a2ac <_ZN7ESP826612Send_WifiCmdEv+0x7bc>
	case 101:
		NoOfdata_byte = 809;//34
 800a170:	4b54      	ldr	r3, [pc, #336]	; (800a2c4 <_ZN7ESP826612Send_WifiCmdEv+0x7d4>)
 800a172:	f240 3229 	movw	r2, #809	; 0x329
 800a176:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit_IT(&hlpuart1,ProductionSet_uintFormat_MEM,NoOfdata_byte);
 800a178:	4b52      	ldr	r3, [pc, #328]	; (800a2c4 <_ZN7ESP826612Send_WifiCmdEv+0x7d4>)
 800a17a:	881b      	ldrh	r3, [r3, #0]
 800a17c:	461a      	mov	r2, r3
 800a17e:	4959      	ldr	r1, [pc, #356]	; (800a2e4 <_ZN7ESP826612Send_WifiCmdEv+0x7f4>)
 800a180:	4852      	ldr	r0, [pc, #328]	; (800a2cc <_ZN7ESP826612Send_WifiCmdEv+0x7dc>)
 800a182:	f004 f971 	bl	800e468 <HAL_UART_Transmit_IT>
		wifi_command=104;
 800a186:	4b52      	ldr	r3, [pc, #328]	; (800a2d0 <_ZN7ESP826612Send_WifiCmdEv+0x7e0>)
 800a188:	2268      	movs	r2, #104	; 0x68
 800a18a:	701a      	strb	r2, [r3, #0]
	break;
 800a18c:	e08e      	b.n	800a2ac <_ZN7ESP826612Send_WifiCmdEv+0x7bc>
	case 104:
		url_buffer=0;
 800a18e:	4b54      	ldr	r3, [pc, #336]	; (800a2e0 <_ZN7ESP826612Send_WifiCmdEv+0x7f0>)
 800a190:	2200      	movs	r2, #0
 800a192:	701a      	strb	r2, [r3, #0]
		OnlineData_buffer[url_buffer] =  ']';
 800a194:	4b52      	ldr	r3, [pc, #328]	; (800a2e0 <_ZN7ESP826612Send_WifiCmdEv+0x7f0>)
 800a196:	781b      	ldrb	r3, [r3, #0]
 800a198:	461a      	mov	r2, r3
 800a19a:	4b53      	ldr	r3, [pc, #332]	; (800a2e8 <_ZN7ESP826612Send_WifiCmdEv+0x7f8>)
 800a19c:	215d      	movs	r1, #93	; 0x5d
 800a19e:	5499      	strb	r1, [r3, r2]
		url_buffer++;
 800a1a0:	4b4f      	ldr	r3, [pc, #316]	; (800a2e0 <_ZN7ESP826612Send_WifiCmdEv+0x7f0>)
 800a1a2:	781b      	ldrb	r3, [r3, #0]
 800a1a4:	3301      	adds	r3, #1
 800a1a6:	b2da      	uxtb	r2, r3
 800a1a8:	4b4d      	ldr	r3, [pc, #308]	; (800a2e0 <_ZN7ESP826612Send_WifiCmdEv+0x7f0>)
 800a1aa:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit_IT(&hlpuart1,OnlineData_buffer,url_buffer);
 800a1ac:	4b4c      	ldr	r3, [pc, #304]	; (800a2e0 <_ZN7ESP826612Send_WifiCmdEv+0x7f0>)
 800a1ae:	781b      	ldrb	r3, [r3, #0]
 800a1b0:	b29b      	uxth	r3, r3
 800a1b2:	461a      	mov	r2, r3
 800a1b4:	494c      	ldr	r1, [pc, #304]	; (800a2e8 <_ZN7ESP826612Send_WifiCmdEv+0x7f8>)
 800a1b6:	4845      	ldr	r0, [pc, #276]	; (800a2cc <_ZN7ESP826612Send_WifiCmdEv+0x7dc>)
 800a1b8:	f004 f956 	bl	800e468 <HAL_UART_Transmit_IT>
		Rxseqdecoder=7;
 800a1bc:	4b45      	ldr	r3, [pc, #276]	; (800a2d4 <_ZN7ESP826612Send_WifiCmdEv+0x7e4>)
 800a1be:	2207      	movs	r2, #7
 800a1c0:	701a      	strb	r2, [r3, #0]
		wifi_command=105;
 800a1c2:	4b43      	ldr	r3, [pc, #268]	; (800a2d0 <_ZN7ESP826612Send_WifiCmdEv+0x7e0>)
 800a1c4:	2269      	movs	r2, #105	; 0x69
 800a1c6:	701a      	strb	r2, [r3, #0]
	break;
 800a1c8:	e070      	b.n	800a2ac <_ZN7ESP826612Send_WifiCmdEv+0x7bc>
	case 105:
		if(++Timerdelay>25)
 800a1ca:	4b43      	ldr	r3, [pc, #268]	; (800a2d8 <_ZN7ESP826612Send_WifiCmdEv+0x7e8>)
 800a1cc:	781b      	ldrb	r3, [r3, #0]
 800a1ce:	3301      	adds	r3, #1
 800a1d0:	b2da      	uxtb	r2, r3
 800a1d2:	4b41      	ldr	r3, [pc, #260]	; (800a2d8 <_ZN7ESP826612Send_WifiCmdEv+0x7e8>)
 800a1d4:	701a      	strb	r2, [r3, #0]
 800a1d6:	4b40      	ldr	r3, [pc, #256]	; (800a2d8 <_ZN7ESP826612Send_WifiCmdEv+0x7e8>)
 800a1d8:	781b      	ldrb	r3, [r3, #0]
 800a1da:	2b19      	cmp	r3, #25
 800a1dc:	bf8c      	ite	hi
 800a1de:	2301      	movhi	r3, #1
 800a1e0:	2300      	movls	r3, #0
 800a1e2:	b2db      	uxtb	r3, r3
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d05c      	beq.n	800a2a2 <_ZN7ESP826612Send_WifiCmdEv+0x7b2>
	   {
		Timerdelay=0;
 800a1e8:	4b3b      	ldr	r3, [pc, #236]	; (800a2d8 <_ZN7ESP826612Send_WifiCmdEv+0x7e8>)
 800a1ea:	2200      	movs	r2, #0
 800a1ec:	701a      	strb	r2, [r3, #0]
		wifi_command=10;
 800a1ee:	4b38      	ldr	r3, [pc, #224]	; (800a2d0 <_ZN7ESP826612Send_WifiCmdEv+0x7e0>)
 800a1f0:	220a      	movs	r2, #10
 800a1f2:	701a      	strb	r2, [r3, #0]
	   }
	break;
 800a1f4:	e055      	b.n	800a2a2 <_ZN7ESP826612Send_WifiCmdEv+0x7b2>
	case 102:

	   if(++Timerdelay>5)
 800a1f6:	4b38      	ldr	r3, [pc, #224]	; (800a2d8 <_ZN7ESP826612Send_WifiCmdEv+0x7e8>)
 800a1f8:	781b      	ldrb	r3, [r3, #0]
 800a1fa:	3301      	adds	r3, #1
 800a1fc:	b2da      	uxtb	r2, r3
 800a1fe:	4b36      	ldr	r3, [pc, #216]	; (800a2d8 <_ZN7ESP826612Send_WifiCmdEv+0x7e8>)
 800a200:	701a      	strb	r2, [r3, #0]
 800a202:	4b35      	ldr	r3, [pc, #212]	; (800a2d8 <_ZN7ESP826612Send_WifiCmdEv+0x7e8>)
 800a204:	781b      	ldrb	r3, [r3, #0]
 800a206:	2b05      	cmp	r3, #5
 800a208:	bf8c      	ite	hi
 800a20a:	2301      	movhi	r3, #1
 800a20c:	2300      	movls	r3, #0
 800a20e:	b2db      	uxtb	r3, r3
 800a210:	2b00      	cmp	r3, #0
 800a212:	d048      	beq.n	800a2a6 <_ZN7ESP826612Send_WifiCmdEv+0x7b6>
	   {
		Timerdelay=0;
 800a214:	4b30      	ldr	r3, [pc, #192]	; (800a2d8 <_ZN7ESP826612Send_WifiCmdEv+0x7e8>)
 800a216:	2200      	movs	r2, #0
 800a218:	701a      	strb	r2, [r3, #0]
		wifi_command=50;
 800a21a:	4b2d      	ldr	r3, [pc, #180]	; (800a2d0 <_ZN7ESP826612Send_WifiCmdEv+0x7e0>)
 800a21c:	2232      	movs	r2, #50	; 0x32
 800a21e:	701a      	strb	r2, [r3, #0]
	   }
	break;
 800a220:	e041      	b.n	800a2a6 <_ZN7ESP826612Send_WifiCmdEv+0x7b6>
	case 103:
	   if(++Timerdelay>2)
 800a222:	4b2d      	ldr	r3, [pc, #180]	; (800a2d8 <_ZN7ESP826612Send_WifiCmdEv+0x7e8>)
 800a224:	781b      	ldrb	r3, [r3, #0]
 800a226:	3301      	adds	r3, #1
 800a228:	b2da      	uxtb	r2, r3
 800a22a:	4b2b      	ldr	r3, [pc, #172]	; (800a2d8 <_ZN7ESP826612Send_WifiCmdEv+0x7e8>)
 800a22c:	701a      	strb	r2, [r3, #0]
 800a22e:	4b2a      	ldr	r3, [pc, #168]	; (800a2d8 <_ZN7ESP826612Send_WifiCmdEv+0x7e8>)
 800a230:	781b      	ldrb	r3, [r3, #0]
 800a232:	2b02      	cmp	r3, #2
 800a234:	bf8c      	ite	hi
 800a236:	2301      	movhi	r3, #1
 800a238:	2300      	movls	r3, #0
 800a23a:	b2db      	uxtb	r3, r3
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d034      	beq.n	800a2aa <_ZN7ESP826612Send_WifiCmdEv+0x7ba>
	   {
		Timerdelay=0;
 800a240:	4b25      	ldr	r3, [pc, #148]	; (800a2d8 <_ZN7ESP826612Send_WifiCmdEv+0x7e8>)
 800a242:	2200      	movs	r2, #0
 800a244:	701a      	strb	r2, [r3, #0]
		wifi_command=10;
 800a246:	4b22      	ldr	r3, [pc, #136]	; (800a2d0 <_ZN7ESP826612Send_WifiCmdEv+0x7e0>)
 800a248:	220a      	movs	r2, #10
 800a24a:	701a      	strb	r2, [r3, #0]
	   }
	break;
 800a24c:	e02d      	b.n	800a2aa <_ZN7ESP826612Send_WifiCmdEv+0x7ba>
	case 110:
	NoOfdata_byte=12;
 800a24e:	4b1d      	ldr	r3, [pc, #116]	; (800a2c4 <_ZN7ESP826612Send_WifiCmdEv+0x7d4>)
 800a250:	220c      	movs	r2, #12
 800a252:	801a      	strh	r2, [r3, #0]
	wifi_command=50;
 800a254:	4b1e      	ldr	r3, [pc, #120]	; (800a2d0 <_ZN7ESP826612Send_WifiCmdEv+0x7e0>)
 800a256:	2232      	movs	r2, #50	; 0x32
 800a258:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CmdCipClose,NoOfdata_byte);
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	f203 238e 	addw	r3, r3, #654	; 0x28e
 800a260:	4a18      	ldr	r2, [pc, #96]	; (800a2c4 <_ZN7ESP826612Send_WifiCmdEv+0x7d4>)
 800a262:	8812      	ldrh	r2, [r2, #0]
 800a264:	4619      	mov	r1, r3
 800a266:	4819      	ldr	r0, [pc, #100]	; (800a2cc <_ZN7ESP826612Send_WifiCmdEv+0x7dc>)
 800a268:	f004 f8fe 	bl	800e468 <HAL_UART_Transmit_IT>
	break;
 800a26c:	e01e      	b.n	800a2ac <_ZN7ESP826612Send_WifiCmdEv+0x7bc>
	case 120:
	break;
	default:
	wifi_command=5;
 800a26e:	4b18      	ldr	r3, [pc, #96]	; (800a2d0 <_ZN7ESP826612Send_WifiCmdEv+0x7e0>)
 800a270:	2205      	movs	r2, #5
 800a272:	701a      	strb	r2, [r3, #0]
	break;
 800a274:	e01a      	b.n	800a2ac <_ZN7ESP826612Send_WifiCmdEv+0x7bc>
	break;
 800a276:	bf00      	nop
 800a278:	e018      	b.n	800a2ac <_ZN7ESP826612Send_WifiCmdEv+0x7bc>
	break;
 800a27a:	bf00      	nop
 800a27c:	e016      	b.n	800a2ac <_ZN7ESP826612Send_WifiCmdEv+0x7bc>
	break;
 800a27e:	bf00      	nop
 800a280:	e014      	b.n	800a2ac <_ZN7ESP826612Send_WifiCmdEv+0x7bc>
	break;
 800a282:	bf00      	nop
 800a284:	e012      	b.n	800a2ac <_ZN7ESP826612Send_WifiCmdEv+0x7bc>
	break;
 800a286:	bf00      	nop
 800a288:	e010      	b.n	800a2ac <_ZN7ESP826612Send_WifiCmdEv+0x7bc>
	break;
 800a28a:	bf00      	nop
 800a28c:	e00e      	b.n	800a2ac <_ZN7ESP826612Send_WifiCmdEv+0x7bc>
	break;
 800a28e:	bf00      	nop
 800a290:	e00c      	b.n	800a2ac <_ZN7ESP826612Send_WifiCmdEv+0x7bc>
	break;
 800a292:	bf00      	nop
 800a294:	e00a      	b.n	800a2ac <_ZN7ESP826612Send_WifiCmdEv+0x7bc>
	break;
 800a296:	bf00      	nop
 800a298:	e008      	b.n	800a2ac <_ZN7ESP826612Send_WifiCmdEv+0x7bc>
	break;
 800a29a:	bf00      	nop
 800a29c:	e006      	b.n	800a2ac <_ZN7ESP826612Send_WifiCmdEv+0x7bc>
	break;
 800a29e:	bf00      	nop
 800a2a0:	e004      	b.n	800a2ac <_ZN7ESP826612Send_WifiCmdEv+0x7bc>
	break;
 800a2a2:	bf00      	nop
 800a2a4:	e002      	b.n	800a2ac <_ZN7ESP826612Send_WifiCmdEv+0x7bc>
	break;
 800a2a6:	bf00      	nop
 800a2a8:	e000      	b.n	800a2ac <_ZN7ESP826612Send_WifiCmdEv+0x7bc>
	break;
 800a2aa:	bf00      	nop
 }
}
 800a2ac:	bf00      	nop
 800a2ae:	3708      	adds	r7, #8
 800a2b0:	46bd      	mov	sp, r7
 800a2b2:	bd80      	pop	{r7, pc}
 800a2b4:	08010790 	.word	0x08010790
 800a2b8:	20000018 	.word	0x20000018
 800a2bc:	20000bc0 	.word	0x20000bc0
 800a2c0:	20000bc4 	.word	0x20000bc4
 800a2c4:	20000bbc 	.word	0x20000bbc
 800a2c8:	0801081c 	.word	0x0801081c
 800a2cc:	20000414 	.word	0x20000414
 800a2d0:	200009f1 	.word	0x200009f1
 800a2d4:	20000bb9 	.word	0x20000bb9
 800a2d8:	20000bbe 	.word	0x20000bbe
 800a2dc:	200009f4 	.word	0x200009f4
 800a2e0:	20000bbf 	.word	0x20000bbf
 800a2e4:	20000bc8 	.word	0x20000bc8
 800a2e8:	20000af0 	.word	0x20000af0

0800a2ec <_ZN7ESP826615RefreshWifiDataEv>:

void ESP8266::RefreshWifiData()
{
 800a2ec:	b580      	push	{r7, lr}
 800a2ee:	b082      	sub	sp, #8
 800a2f0:	af00      	add	r7, sp, #0
 800a2f2:	6078      	str	r0, [r7, #4]
	/*	ProductionSet_uintFormat_MEM[(54*15)-1]=',';
		W25qxx_ReadSector(&ProductionSet_uintFormat_MEM[54*15],1,0,53);*///reduced due to tcp limitation

	}
#endif
	memcpy(ProductionSet_uintFormat_MEM,dummydata,54);
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	f203 23a6 	addw	r3, r3, #678	; 0x2a6
 800a2fa:	2236      	movs	r2, #54	; 0x36
 800a2fc:	4619      	mov	r1, r3
 800a2fe:	481a      	ldr	r0, [pc, #104]	; (800a368 <_ZN7ESP826615RefreshWifiDataEv+0x7c>)
 800a300:	f005 fc42 	bl	800fb88 <memcpy>
	for(scanForUrl=1;scanForUrl<=14;scanForUrl++)
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	2201      	movs	r2, #1
 800a308:	f883 22a3 	strb.w	r2, [r3, #675]	; 0x2a3
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	f893 32a3 	ldrb.w	r3, [r3, #675]	; 0x2a3
 800a312:	2b0e      	cmp	r3, #14
 800a314:	d823      	bhi.n	800a35e <_ZN7ESP826615RefreshWifiDataEv+0x72>
	{
		ProductionSet_uintFormat_MEM[(54*scanForUrl)-1]=',';
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	f893 32a3 	ldrb.w	r3, [r3, #675]	; 0x2a3
 800a31c:	461a      	mov	r2, r3
 800a31e:	2336      	movs	r3, #54	; 0x36
 800a320:	fb02 f303 	mul.w	r3, r2, r3
 800a324:	3b01      	subs	r3, #1
 800a326:	4a10      	ldr	r2, [pc, #64]	; (800a368 <_ZN7ESP826615RefreshWifiDataEv+0x7c>)
 800a328:	212c      	movs	r1, #44	; 0x2c
 800a32a:	54d1      	strb	r1, [r2, r3]
		memcpy(&ProductionSet_uintFormat_MEM[54*scanForUrl],dummydata,54);
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	f893 32a3 	ldrb.w	r3, [r3, #675]	; 0x2a3
 800a332:	461a      	mov	r2, r3
 800a334:	2336      	movs	r3, #54	; 0x36
 800a336:	fb02 f303 	mul.w	r3, r2, r3
 800a33a:	4a0b      	ldr	r2, [pc, #44]	; (800a368 <_ZN7ESP826615RefreshWifiDataEv+0x7c>)
 800a33c:	1898      	adds	r0, r3, r2
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	f203 23a6 	addw	r3, r3, #678	; 0x2a6
 800a344:	2236      	movs	r2, #54	; 0x36
 800a346:	4619      	mov	r1, r3
 800a348:	f005 fc1e 	bl	800fb88 <memcpy>
	for(scanForUrl=1;scanForUrl<=14;scanForUrl++)
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	f893 32a3 	ldrb.w	r3, [r3, #675]	; 0x2a3
 800a352:	3301      	adds	r3, #1
 800a354:	b2da      	uxtb	r2, r3
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	f883 22a3 	strb.w	r2, [r3, #675]	; 0x2a3
 800a35c:	e7d6      	b.n	800a30c <_ZN7ESP826615RefreshWifiDataEv+0x20>
	}
}
 800a35e:	bf00      	nop
 800a360:	3708      	adds	r7, #8
 800a362:	46bd      	mov	sp, r7
 800a364:	bd80      	pop	{r7, pc}
 800a366:	bf00      	nop
 800a368:	20000bc8 	.word	0x20000bc8

0800a36c <_ZN7ESP82664InitEv>:

void ESP8266::Init(void)
{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b090      	sub	sp, #64	; 0x40
 800a370:	af0e      	add	r7, sp, #56	; 0x38
 800a372:	6078      	str	r0, [r7, #4]
	sprintf(dummydata,"%c%02d,%04d,%04d,%03d,%03d,%02d:%02d:%02d %02d/%02d/%02d,%04d,%03d,%03d%c",'"',0,0,
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	f203 20a6 	addw	r0, r3, #678	; 0x2a6
 800a37a:	2322      	movs	r3, #34	; 0x22
 800a37c:	930d      	str	r3, [sp, #52]	; 0x34
 800a37e:	2300      	movs	r3, #0
 800a380:	930c      	str	r3, [sp, #48]	; 0x30
 800a382:	2300      	movs	r3, #0
 800a384:	930b      	str	r3, [sp, #44]	; 0x2c
 800a386:	2300      	movs	r3, #0
 800a388:	930a      	str	r3, [sp, #40]	; 0x28
 800a38a:	2300      	movs	r3, #0
 800a38c:	9309      	str	r3, [sp, #36]	; 0x24
 800a38e:	2300      	movs	r3, #0
 800a390:	9308      	str	r3, [sp, #32]
 800a392:	2300      	movs	r3, #0
 800a394:	9307      	str	r3, [sp, #28]
 800a396:	2300      	movs	r3, #0
 800a398:	9306      	str	r3, [sp, #24]
 800a39a:	2300      	movs	r3, #0
 800a39c:	9305      	str	r3, [sp, #20]
 800a39e:	2300      	movs	r3, #0
 800a3a0:	9304      	str	r3, [sp, #16]
 800a3a2:	2300      	movs	r3, #0
 800a3a4:	9303      	str	r3, [sp, #12]
 800a3a6:	2300      	movs	r3, #0
 800a3a8:	9302      	str	r3, [sp, #8]
 800a3aa:	2300      	movs	r3, #0
 800a3ac:	9301      	str	r3, [sp, #4]
 800a3ae:	2300      	movs	r3, #0
 800a3b0:	9300      	str	r3, [sp, #0]
 800a3b2:	2300      	movs	r3, #0
 800a3b4:	2222      	movs	r2, #34	; 0x22
 800a3b6:	4908      	ldr	r1, [pc, #32]	; (800a3d8 <_ZN7ESP82664InitEv+0x6c>)
 800a3b8:	f005 fcec 	bl	800fd94 <siprintf>
				0,0,0,0,0,0,0,0,0,0,0,0,'"');
	powercycleRefresh=1;
 800a3bc:	4b07      	ldr	r3, [pc, #28]	; (800a3dc <_ZN7ESP82664InitEv+0x70>)
 800a3be:	2201      	movs	r2, #1
 800a3c0:	701a      	strb	r2, [r3, #0]
	wifi_command=5;
 800a3c2:	4b07      	ldr	r3, [pc, #28]	; (800a3e0 <_ZN7ESP82664InitEv+0x74>)
 800a3c4:	2205      	movs	r2, #5
 800a3c6:	701a      	strb	r2, [r3, #0]
	RefreshBlockInfo=0;
 800a3c8:	4b06      	ldr	r3, [pc, #24]	; (800a3e4 <_ZN7ESP82664InitEv+0x78>)
 800a3ca:	2200      	movs	r2, #0
 800a3cc:	701a      	strb	r2, [r3, #0]
}
 800a3ce:	bf00      	nop
 800a3d0:	3708      	adds	r7, #8
 800a3d2:	46bd      	mov	sp, r7
 800a3d4:	bd80      	pop	{r7, pc}
 800a3d6:	bf00      	nop
 800a3d8:	0801082c 	.word	0x0801082c
 800a3dc:	20000bc3 	.word	0x20000bc3
 800a3e0:	200009f1 	.word	0x200009f1
 800a3e4:	20000bc2 	.word	0x20000bc2

0800a3e8 <cppMain>:
  * @brief  The application entry point for cpp
  * @retval int
  */
//TIM_HandleTypeDef htim6;
void cppMain()
{
 800a3e8:	b580      	push	{r7, lr}
 800a3ea:	f5ad 5dcd 	sub.w	sp, sp, #6560	; 0x19a0
 800a3ee:	b086      	sub	sp, #24
 800a3f0:	af00      	add	r7, sp, #0
	GLCD glcd;
 800a3f2:	f607 73b4 	addw	r3, r7, #4020	; 0xfb4
 800a3f6:	4618      	mov	r0, r3
 800a3f8:	f7f9 fe24 	bl	8004044 <_ZN4GLCDC1Ev>
	Modbusrtu ModbusInst;
 800a3fc:	f607 5398 	addw	r3, r7, #3480	; 0xd98
 800a400:	4618      	mov	r0, r3
 800a402:	f7fe fb59 	bl	8008ab8 <_ZN9ModbusrtuC1Ev>
	DisplayRoutine displayRoutineInst;
 800a406:	f507 7356 	add.w	r3, r7, #856	; 0x358
 800a40a:	3b08      	subs	r3, #8
 800a40c:	4618      	mov	r0, r3
 800a40e:	f7f9 fbe3 	bl	8003bd8 <_ZN14DisplayRoutineC1Ev>
	LpdcLogic lpdcLogicInst;
 800a412:	f507 7356 	add.w	r3, r7, #856	; 0x358
 800a416:	3b14      	subs	r3, #20
 800a418:	4618      	mov	r0, r3
 800a41a:	f7f9 fa53 	bl	80038c4 <_ZN9LpdcLogicC1Ev>
	OfflineStorage offlineStorageInst;
 800a41e:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800a422:	3b14      	subs	r3, #20
 800a424:	4618      	mov	r0, r3
 800a426:	f7fe fd35 	bl	8008e94 <_ZN14OfflineStorageC1Ev>
	ESP8266 esp8266Inst;
 800a42a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800a42e:	3b10      	subs	r3, #16
 800a430:	4618      	mov	r0, r3
 800a432:	f7ff f971 	bl	8009718 <_ZN7ESP8266C1Ev>
	SHIFT shiftInst;
 800a436:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a43a:	3b08      	subs	r3, #8
 800a43c:	4618      	mov	r0, r3
 800a43e:	f7ff f84b 	bl	80094d8 <_ZN5SHIFTC1Ev>
	Dwinhmi dwinhmi;
 800a442:	f107 0318 	add.w	r3, r7, #24
 800a446:	3b18      	subs	r3, #24
 800a448:	4618      	mov	r0, r3
 800a44a:	f7fe f8a3 	bl	8008594 <_ZN7DwinhmiC1Ev>

	displayRoutineInst.Init();
 800a44e:	f507 7356 	add.w	r3, r7, #856	; 0x358
 800a452:	3b08      	subs	r3, #8
 800a454:	4618      	mov	r0, r3
 800a456:	f7f9 fdbd 	bl	8003fd4 <_ZN14DisplayRoutine4InitEv>
	//offlineStorageInst.ECUProductionInit();/* Not needed*/
	offlineStorageInst.ReadOfflinedataInit();
 800a45a:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800a45e:	3b14      	subs	r3, #20
 800a460:	4618      	mov	r0, r3
 800a462:	f7fe ff95 	bl	8009390 <_ZN14OfflineStorage19ReadOfflinedataInitEv>
	esp8266Inst.Init();
 800a466:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800a46a:	3b10      	subs	r3, #16
 800a46c:	4618      	mov	r0, r3
 800a46e:	f7ff ff7d 	bl	800a36c <_ZN7ESP82664InitEv>
	TxSeqComplete=1;
 800a472:	4b25      	ldr	r3, [pc, #148]	; (800a508 <cppMain+0x120>)
 800a474:	2201      	movs	r2, #1
 800a476:	701a      	strb	r2, [r3, #0]

	while(1)
	{

		if(Flag1MS)
 800a478:	4b24      	ldr	r3, [pc, #144]	; (800a50c <cppMain+0x124>)
 800a47a:	781b      	ldrb	r3, [r3, #0]
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d008      	beq.n	800a492 <cppMain+0xaa>
		{
			Flag1MS=0;
 800a480:	4b22      	ldr	r3, [pc, #136]	; (800a50c <cppMain+0x124>)
 800a482:	2200      	movs	r2, #0
 800a484:	701a      	strb	r2, [r3, #0]
			lpdcLogicInst.run();
 800a486:	f507 7356 	add.w	r3, r7, #856	; 0x358
 800a48a:	3b14      	subs	r3, #20
 800a48c:	4618      	mov	r0, r3
 800a48e:	f7f9 fa4d 	bl	800392c <_ZN9LpdcLogic3runEv>
		}
 		if(Flag100milliSeconds)
 800a492:	4b1f      	ldr	r3, [pc, #124]	; (800a510 <cppMain+0x128>)
 800a494:	781b      	ldrb	r3, [r3, #0]
 800a496:	2b00      	cmp	r3, #0
 800a498:	d013      	beq.n	800a4c2 <cppMain+0xda>
		{
			Flag100milliSeconds=0;
 800a49a:	4b1d      	ldr	r3, [pc, #116]	; (800a510 <cppMain+0x128>)
 800a49c:	2200      	movs	r2, #0
 800a49e:	701a      	strb	r2, [r3, #0]
			offlineStorageInst.run();
 800a4a0:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800a4a4:	3b14      	subs	r3, #20
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	f7fe fd24 	bl	8008ef4 <_ZN14OfflineStorage3runEv>
			ModbusInst.ModbusReadTransaction();
 800a4ac:	f607 5398 	addw	r3, r7, #3480	; 0xd98
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	f7fe fb4b 	bl	8008b4c <_ZN9Modbusrtu21ModbusReadTransactionEv>
			dwinhmi.dwinFrame();
 800a4b6:	f107 0318 	add.w	r3, r7, #24
 800a4ba:	3b18      	subs	r3, #24
 800a4bc:	4618      	mov	r0, r3
 800a4be:	f7fe f89d 	bl	80085fc <_ZN7Dwinhmi9dwinFrameEv>
		}
		if(Flag1Second)
 800a4c2:	4b14      	ldr	r3, [pc, #80]	; (800a514 <cppMain+0x12c>)
 800a4c4:	781b      	ldrb	r3, [r3, #0]
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d01a      	beq.n	800a500 <cppMain+0x118>
		{
			Flag1Second=0;
 800a4ca:	4b12      	ldr	r3, [pc, #72]	; (800a514 <cppMain+0x12c>)
 800a4cc:	2200      	movs	r2, #0
 800a4ce:	701a      	strb	r2, [r3, #0]
			displayRoutineInst.run();
 800a4d0:	f507 7356 	add.w	r3, r7, #856	; 0x358
 800a4d4:	3b08      	subs	r3, #8
 800a4d6:	4618      	mov	r0, r3
 800a4d8:	f7f9 fc06 	bl	8003ce8 <_ZN14DisplayRoutine3runEv>
			esp8266Inst.run();
 800a4dc:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800a4e0:	3b10      	subs	r3, #16
 800a4e2:	4618      	mov	r0, r3
 800a4e4:	f7ff faf5 	bl	8009ad2 <_ZN7ESP82663runEv>
			shiftInst.run();
 800a4e8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a4ec:	3b08      	subs	r3, #8
 800a4ee:	4618      	mov	r0, r3
 800a4f0:	f7ff f906 	bl	8009700 <_ZN5SHIFT3runEv>
			dwinhmi.dwinDecoder();
 800a4f4:	f107 0318 	add.w	r3, r7, #24
 800a4f8:	3b18      	subs	r3, #24
 800a4fa:	4618      	mov	r0, r3
 800a4fc:	f7fe f9bc 	bl	8008878 <_ZN7Dwinhmi11dwinDecoderEv>
		}
		ESPRXDataSeg();
 800a500:	f7f6 f840 	bl	8000584 <ESPRXDataSeg>
		if(Flag1MS)
 800a504:	e7b8      	b.n	800a478 <cppMain+0x90>
 800a506:	bf00      	nop
 800a508:	200008ef 	.word	0x200008ef
 800a50c:	20000111 	.word	0x20000111
 800a510:	20000113 	.word	0x20000113
 800a514:	20000112 	.word	0x20000112

0800a518 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800a518:	b580      	push	{r7, lr}
 800a51a:	b082      	sub	sp, #8
 800a51c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800a51e:	2300      	movs	r3, #0
 800a520:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800a522:	2003      	movs	r0, #3
 800a524:	f000 f960 	bl	800a7e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800a528:	200f      	movs	r0, #15
 800a52a:	f000 f80d 	bl	800a548 <HAL_InitTick>
 800a52e:	4603      	mov	r3, r0
 800a530:	2b00      	cmp	r3, #0
 800a532:	d002      	beq.n	800a53a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800a534:	2301      	movs	r3, #1
 800a536:	71fb      	strb	r3, [r7, #7]
 800a538:	e001      	b.n	800a53e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800a53a:	f7f8 f989 	bl	8002850 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800a53e:	79fb      	ldrb	r3, [r7, #7]
}
 800a540:	4618      	mov	r0, r3
 800a542:	3708      	adds	r7, #8
 800a544:	46bd      	mov	sp, r7
 800a546:	bd80      	pop	{r7, pc}

0800a548 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800a548:	b580      	push	{r7, lr}
 800a54a:	b084      	sub	sp, #16
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800a550:	2300      	movs	r3, #0
 800a552:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800a554:	4b17      	ldr	r3, [pc, #92]	; (800a5b4 <HAL_InitTick+0x6c>)
 800a556:	781b      	ldrb	r3, [r3, #0]
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d023      	beq.n	800a5a4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800a55c:	4b16      	ldr	r3, [pc, #88]	; (800a5b8 <HAL_InitTick+0x70>)
 800a55e:	681a      	ldr	r2, [r3, #0]
 800a560:	4b14      	ldr	r3, [pc, #80]	; (800a5b4 <HAL_InitTick+0x6c>)
 800a562:	781b      	ldrb	r3, [r3, #0]
 800a564:	4619      	mov	r1, r3
 800a566:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800a56a:	fbb3 f3f1 	udiv	r3, r3, r1
 800a56e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a572:	4618      	mov	r0, r3
 800a574:	f000 f96d 	bl	800a852 <HAL_SYSTICK_Config>
 800a578:	4603      	mov	r3, r0
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d10f      	bne.n	800a59e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	2b0f      	cmp	r3, #15
 800a582:	d809      	bhi.n	800a598 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800a584:	2200      	movs	r2, #0
 800a586:	6879      	ldr	r1, [r7, #4]
 800a588:	f04f 30ff 	mov.w	r0, #4294967295
 800a58c:	f000 f937 	bl	800a7fe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800a590:	4a0a      	ldr	r2, [pc, #40]	; (800a5bc <HAL_InitTick+0x74>)
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	6013      	str	r3, [r2, #0]
 800a596:	e007      	b.n	800a5a8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800a598:	2301      	movs	r3, #1
 800a59a:	73fb      	strb	r3, [r7, #15]
 800a59c:	e004      	b.n	800a5a8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800a59e:	2301      	movs	r3, #1
 800a5a0:	73fb      	strb	r3, [r7, #15]
 800a5a2:	e001      	b.n	800a5a8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800a5a4:	2301      	movs	r3, #1
 800a5a6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800a5a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5aa:	4618      	mov	r0, r3
 800a5ac:	3710      	adds	r7, #16
 800a5ae:	46bd      	mov	sp, r7
 800a5b0:	bd80      	pop	{r7, pc}
 800a5b2:	bf00      	nop
 800a5b4:	20000020 	.word	0x20000020
 800a5b8:	20000014 	.word	0x20000014
 800a5bc:	2000001c 	.word	0x2000001c

0800a5c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800a5c0:	b480      	push	{r7}
 800a5c2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800a5c4:	4b06      	ldr	r3, [pc, #24]	; (800a5e0 <HAL_IncTick+0x20>)
 800a5c6:	781b      	ldrb	r3, [r3, #0]
 800a5c8:	461a      	mov	r2, r3
 800a5ca:	4b06      	ldr	r3, [pc, #24]	; (800a5e4 <HAL_IncTick+0x24>)
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	4413      	add	r3, r2
 800a5d0:	4a04      	ldr	r2, [pc, #16]	; (800a5e4 <HAL_IncTick+0x24>)
 800a5d2:	6013      	str	r3, [r2, #0]
}
 800a5d4:	bf00      	nop
 800a5d6:	46bd      	mov	sp, r7
 800a5d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5dc:	4770      	bx	lr
 800a5de:	bf00      	nop
 800a5e0:	20000020 	.word	0x20000020
 800a5e4:	20000f1c 	.word	0x20000f1c

0800a5e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800a5e8:	b480      	push	{r7}
 800a5ea:	af00      	add	r7, sp, #0
  return uwTick;
 800a5ec:	4b03      	ldr	r3, [pc, #12]	; (800a5fc <HAL_GetTick+0x14>)
 800a5ee:	681b      	ldr	r3, [r3, #0]
}
 800a5f0:	4618      	mov	r0, r3
 800a5f2:	46bd      	mov	sp, r7
 800a5f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f8:	4770      	bx	lr
 800a5fa:	bf00      	nop
 800a5fc:	20000f1c 	.word	0x20000f1c

0800a600 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800a600:	b580      	push	{r7, lr}
 800a602:	b084      	sub	sp, #16
 800a604:	af00      	add	r7, sp, #0
 800a606:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800a608:	f7ff ffee 	bl	800a5e8 <HAL_GetTick>
 800a60c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a618:	d005      	beq.n	800a626 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800a61a:	4b0a      	ldr	r3, [pc, #40]	; (800a644 <HAL_Delay+0x44>)
 800a61c:	781b      	ldrb	r3, [r3, #0]
 800a61e:	461a      	mov	r2, r3
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	4413      	add	r3, r2
 800a624:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800a626:	bf00      	nop
 800a628:	f7ff ffde 	bl	800a5e8 <HAL_GetTick>
 800a62c:	4602      	mov	r2, r0
 800a62e:	68bb      	ldr	r3, [r7, #8]
 800a630:	1ad3      	subs	r3, r2, r3
 800a632:	68fa      	ldr	r2, [r7, #12]
 800a634:	429a      	cmp	r2, r3
 800a636:	d8f7      	bhi.n	800a628 <HAL_Delay+0x28>
  {
  }
}
 800a638:	bf00      	nop
 800a63a:	bf00      	nop
 800a63c:	3710      	adds	r7, #16
 800a63e:	46bd      	mov	sp, r7
 800a640:	bd80      	pop	{r7, pc}
 800a642:	bf00      	nop
 800a644:	20000020 	.word	0x20000020

0800a648 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a648:	b480      	push	{r7}
 800a64a:	b085      	sub	sp, #20
 800a64c:	af00      	add	r7, sp, #0
 800a64e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	f003 0307 	and.w	r3, r3, #7
 800a656:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a658:	4b0c      	ldr	r3, [pc, #48]	; (800a68c <__NVIC_SetPriorityGrouping+0x44>)
 800a65a:	68db      	ldr	r3, [r3, #12]
 800a65c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a65e:	68ba      	ldr	r2, [r7, #8]
 800a660:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800a664:	4013      	ands	r3, r2
 800a666:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a66c:	68bb      	ldr	r3, [r7, #8]
 800a66e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a670:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800a674:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a678:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a67a:	4a04      	ldr	r2, [pc, #16]	; (800a68c <__NVIC_SetPriorityGrouping+0x44>)
 800a67c:	68bb      	ldr	r3, [r7, #8]
 800a67e:	60d3      	str	r3, [r2, #12]
}
 800a680:	bf00      	nop
 800a682:	3714      	adds	r7, #20
 800a684:	46bd      	mov	sp, r7
 800a686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a68a:	4770      	bx	lr
 800a68c:	e000ed00 	.word	0xe000ed00

0800a690 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800a690:	b480      	push	{r7}
 800a692:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a694:	4b04      	ldr	r3, [pc, #16]	; (800a6a8 <__NVIC_GetPriorityGrouping+0x18>)
 800a696:	68db      	ldr	r3, [r3, #12]
 800a698:	0a1b      	lsrs	r3, r3, #8
 800a69a:	f003 0307 	and.w	r3, r3, #7
}
 800a69e:	4618      	mov	r0, r3
 800a6a0:	46bd      	mov	sp, r7
 800a6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a6:	4770      	bx	lr
 800a6a8:	e000ed00 	.word	0xe000ed00

0800a6ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a6ac:	b480      	push	{r7}
 800a6ae:	b083      	sub	sp, #12
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	4603      	mov	r3, r0
 800a6b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a6b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	db0b      	blt.n	800a6d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a6be:	79fb      	ldrb	r3, [r7, #7]
 800a6c0:	f003 021f 	and.w	r2, r3, #31
 800a6c4:	4907      	ldr	r1, [pc, #28]	; (800a6e4 <__NVIC_EnableIRQ+0x38>)
 800a6c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a6ca:	095b      	lsrs	r3, r3, #5
 800a6cc:	2001      	movs	r0, #1
 800a6ce:	fa00 f202 	lsl.w	r2, r0, r2
 800a6d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800a6d6:	bf00      	nop
 800a6d8:	370c      	adds	r7, #12
 800a6da:	46bd      	mov	sp, r7
 800a6dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e0:	4770      	bx	lr
 800a6e2:	bf00      	nop
 800a6e4:	e000e100 	.word	0xe000e100

0800a6e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a6e8:	b480      	push	{r7}
 800a6ea:	b083      	sub	sp, #12
 800a6ec:	af00      	add	r7, sp, #0
 800a6ee:	4603      	mov	r3, r0
 800a6f0:	6039      	str	r1, [r7, #0]
 800a6f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a6f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	db0a      	blt.n	800a712 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a6fc:	683b      	ldr	r3, [r7, #0]
 800a6fe:	b2da      	uxtb	r2, r3
 800a700:	490c      	ldr	r1, [pc, #48]	; (800a734 <__NVIC_SetPriority+0x4c>)
 800a702:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a706:	0112      	lsls	r2, r2, #4
 800a708:	b2d2      	uxtb	r2, r2
 800a70a:	440b      	add	r3, r1
 800a70c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800a710:	e00a      	b.n	800a728 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a712:	683b      	ldr	r3, [r7, #0]
 800a714:	b2da      	uxtb	r2, r3
 800a716:	4908      	ldr	r1, [pc, #32]	; (800a738 <__NVIC_SetPriority+0x50>)
 800a718:	79fb      	ldrb	r3, [r7, #7]
 800a71a:	f003 030f 	and.w	r3, r3, #15
 800a71e:	3b04      	subs	r3, #4
 800a720:	0112      	lsls	r2, r2, #4
 800a722:	b2d2      	uxtb	r2, r2
 800a724:	440b      	add	r3, r1
 800a726:	761a      	strb	r2, [r3, #24]
}
 800a728:	bf00      	nop
 800a72a:	370c      	adds	r7, #12
 800a72c:	46bd      	mov	sp, r7
 800a72e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a732:	4770      	bx	lr
 800a734:	e000e100 	.word	0xe000e100
 800a738:	e000ed00 	.word	0xe000ed00

0800a73c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a73c:	b480      	push	{r7}
 800a73e:	b089      	sub	sp, #36	; 0x24
 800a740:	af00      	add	r7, sp, #0
 800a742:	60f8      	str	r0, [r7, #12]
 800a744:	60b9      	str	r1, [r7, #8]
 800a746:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	f003 0307 	and.w	r3, r3, #7
 800a74e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a750:	69fb      	ldr	r3, [r7, #28]
 800a752:	f1c3 0307 	rsb	r3, r3, #7
 800a756:	2b04      	cmp	r3, #4
 800a758:	bf28      	it	cs
 800a75a:	2304      	movcs	r3, #4
 800a75c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a75e:	69fb      	ldr	r3, [r7, #28]
 800a760:	3304      	adds	r3, #4
 800a762:	2b06      	cmp	r3, #6
 800a764:	d902      	bls.n	800a76c <NVIC_EncodePriority+0x30>
 800a766:	69fb      	ldr	r3, [r7, #28]
 800a768:	3b03      	subs	r3, #3
 800a76a:	e000      	b.n	800a76e <NVIC_EncodePriority+0x32>
 800a76c:	2300      	movs	r3, #0
 800a76e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a770:	f04f 32ff 	mov.w	r2, #4294967295
 800a774:	69bb      	ldr	r3, [r7, #24]
 800a776:	fa02 f303 	lsl.w	r3, r2, r3
 800a77a:	43da      	mvns	r2, r3
 800a77c:	68bb      	ldr	r3, [r7, #8]
 800a77e:	401a      	ands	r2, r3
 800a780:	697b      	ldr	r3, [r7, #20]
 800a782:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a784:	f04f 31ff 	mov.w	r1, #4294967295
 800a788:	697b      	ldr	r3, [r7, #20]
 800a78a:	fa01 f303 	lsl.w	r3, r1, r3
 800a78e:	43d9      	mvns	r1, r3
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a794:	4313      	orrs	r3, r2
         );
}
 800a796:	4618      	mov	r0, r3
 800a798:	3724      	adds	r7, #36	; 0x24
 800a79a:	46bd      	mov	sp, r7
 800a79c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a0:	4770      	bx	lr
	...

0800a7a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a7a4:	b580      	push	{r7, lr}
 800a7a6:	b082      	sub	sp, #8
 800a7a8:	af00      	add	r7, sp, #0
 800a7aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	3b01      	subs	r3, #1
 800a7b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a7b4:	d301      	bcc.n	800a7ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a7b6:	2301      	movs	r3, #1
 800a7b8:	e00f      	b.n	800a7da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a7ba:	4a0a      	ldr	r2, [pc, #40]	; (800a7e4 <SysTick_Config+0x40>)
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	3b01      	subs	r3, #1
 800a7c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a7c2:	210f      	movs	r1, #15
 800a7c4:	f04f 30ff 	mov.w	r0, #4294967295
 800a7c8:	f7ff ff8e 	bl	800a6e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a7cc:	4b05      	ldr	r3, [pc, #20]	; (800a7e4 <SysTick_Config+0x40>)
 800a7ce:	2200      	movs	r2, #0
 800a7d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a7d2:	4b04      	ldr	r3, [pc, #16]	; (800a7e4 <SysTick_Config+0x40>)
 800a7d4:	2207      	movs	r2, #7
 800a7d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a7d8:	2300      	movs	r3, #0
}
 800a7da:	4618      	mov	r0, r3
 800a7dc:	3708      	adds	r7, #8
 800a7de:	46bd      	mov	sp, r7
 800a7e0:	bd80      	pop	{r7, pc}
 800a7e2:	bf00      	nop
 800a7e4:	e000e010 	.word	0xe000e010

0800a7e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a7e8:	b580      	push	{r7, lr}
 800a7ea:	b082      	sub	sp, #8
 800a7ec:	af00      	add	r7, sp, #0
 800a7ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a7f0:	6878      	ldr	r0, [r7, #4]
 800a7f2:	f7ff ff29 	bl	800a648 <__NVIC_SetPriorityGrouping>
}
 800a7f6:	bf00      	nop
 800a7f8:	3708      	adds	r7, #8
 800a7fa:	46bd      	mov	sp, r7
 800a7fc:	bd80      	pop	{r7, pc}

0800a7fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a7fe:	b580      	push	{r7, lr}
 800a800:	b086      	sub	sp, #24
 800a802:	af00      	add	r7, sp, #0
 800a804:	4603      	mov	r3, r0
 800a806:	60b9      	str	r1, [r7, #8]
 800a808:	607a      	str	r2, [r7, #4]
 800a80a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800a80c:	2300      	movs	r3, #0
 800a80e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800a810:	f7ff ff3e 	bl	800a690 <__NVIC_GetPriorityGrouping>
 800a814:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a816:	687a      	ldr	r2, [r7, #4]
 800a818:	68b9      	ldr	r1, [r7, #8]
 800a81a:	6978      	ldr	r0, [r7, #20]
 800a81c:	f7ff ff8e 	bl	800a73c <NVIC_EncodePriority>
 800a820:	4602      	mov	r2, r0
 800a822:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a826:	4611      	mov	r1, r2
 800a828:	4618      	mov	r0, r3
 800a82a:	f7ff ff5d 	bl	800a6e8 <__NVIC_SetPriority>
}
 800a82e:	bf00      	nop
 800a830:	3718      	adds	r7, #24
 800a832:	46bd      	mov	sp, r7
 800a834:	bd80      	pop	{r7, pc}

0800a836 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a836:	b580      	push	{r7, lr}
 800a838:	b082      	sub	sp, #8
 800a83a:	af00      	add	r7, sp, #0
 800a83c:	4603      	mov	r3, r0
 800a83e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a840:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a844:	4618      	mov	r0, r3
 800a846:	f7ff ff31 	bl	800a6ac <__NVIC_EnableIRQ>
}
 800a84a:	bf00      	nop
 800a84c:	3708      	adds	r7, #8
 800a84e:	46bd      	mov	sp, r7
 800a850:	bd80      	pop	{r7, pc}

0800a852 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a852:	b580      	push	{r7, lr}
 800a854:	b082      	sub	sp, #8
 800a856:	af00      	add	r7, sp, #0
 800a858:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a85a:	6878      	ldr	r0, [r7, #4]
 800a85c:	f7ff ffa2 	bl	800a7a4 <SysTick_Config>
 800a860:	4603      	mov	r3, r0
}
 800a862:	4618      	mov	r0, r3
 800a864:	3708      	adds	r7, #8
 800a866:	46bd      	mov	sp, r7
 800a868:	bd80      	pop	{r7, pc}

0800a86a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800a86a:	b480      	push	{r7}
 800a86c:	b085      	sub	sp, #20
 800a86e:	af00      	add	r7, sp, #0
 800a870:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a872:	2300      	movs	r3, #0
 800a874:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800a87c:	b2db      	uxtb	r3, r3
 800a87e:	2b02      	cmp	r3, #2
 800a880:	d008      	beq.n	800a894 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	2204      	movs	r2, #4
 800a886:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	2200      	movs	r2, #0
 800a88c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800a890:	2301      	movs	r3, #1
 800a892:	e022      	b.n	800a8da <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	681a      	ldr	r2, [r3, #0]
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	f022 020e 	bic.w	r2, r2, #14
 800a8a2:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	681a      	ldr	r2, [r3, #0]
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	f022 0201 	bic.w	r2, r2, #1
 800a8b2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a8b8:	f003 021c 	and.w	r2, r3, #28
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8c0:	2101      	movs	r1, #1
 800a8c2:	fa01 f202 	lsl.w	r2, r1, r2
 800a8c6:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	2201      	movs	r2, #1
 800a8cc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	2200      	movs	r2, #0
 800a8d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 800a8d8:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800a8da:	4618      	mov	r0, r3
 800a8dc:	3714      	adds	r7, #20
 800a8de:	46bd      	mov	sp, r7
 800a8e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8e4:	4770      	bx	lr

0800a8e6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800a8e6:	b580      	push	{r7, lr}
 800a8e8:	b084      	sub	sp, #16
 800a8ea:	af00      	add	r7, sp, #0
 800a8ec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a8ee:	2300      	movs	r3, #0
 800a8f0:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800a8f8:	b2db      	uxtb	r3, r3
 800a8fa:	2b02      	cmp	r3, #2
 800a8fc:	d005      	beq.n	800a90a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	2204      	movs	r2, #4
 800a902:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800a904:	2301      	movs	r3, #1
 800a906:	73fb      	strb	r3, [r7, #15]
 800a908:	e029      	b.n	800a95e <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	681a      	ldr	r2, [r3, #0]
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	f022 020e 	bic.w	r2, r2, #14
 800a918:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	681a      	ldr	r2, [r3, #0]
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	f022 0201 	bic.w	r2, r2, #1
 800a928:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a92e:	f003 021c 	and.w	r2, r3, #28
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a936:	2101      	movs	r1, #1
 800a938:	fa01 f202 	lsl.w	r2, r1, r2
 800a93c:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	2201      	movs	r2, #1
 800a942:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	2200      	movs	r2, #0
 800a94a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a952:	2b00      	cmp	r3, #0
 800a954:	d003      	beq.n	800a95e <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a95a:	6878      	ldr	r0, [r7, #4]
 800a95c:	4798      	blx	r3
    }
  }
  return status;
 800a95e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a960:	4618      	mov	r0, r3
 800a962:	3710      	adds	r7, #16
 800a964:	46bd      	mov	sp, r7
 800a966:	bd80      	pop	{r7, pc}

0800a968 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a968:	b480      	push	{r7}
 800a96a:	b087      	sub	sp, #28
 800a96c:	af00      	add	r7, sp, #0
 800a96e:	6078      	str	r0, [r7, #4]
 800a970:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800a972:	2300      	movs	r3, #0
 800a974:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800a976:	e154      	b.n	800ac22 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800a978:	683b      	ldr	r3, [r7, #0]
 800a97a:	681a      	ldr	r2, [r3, #0]
 800a97c:	2101      	movs	r1, #1
 800a97e:	697b      	ldr	r3, [r7, #20]
 800a980:	fa01 f303 	lsl.w	r3, r1, r3
 800a984:	4013      	ands	r3, r2
 800a986:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	f000 8146 	beq.w	800ac1c <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800a990:	683b      	ldr	r3, [r7, #0]
 800a992:	685b      	ldr	r3, [r3, #4]
 800a994:	f003 0303 	and.w	r3, r3, #3
 800a998:	2b01      	cmp	r3, #1
 800a99a:	d005      	beq.n	800a9a8 <HAL_GPIO_Init+0x40>
 800a99c:	683b      	ldr	r3, [r7, #0]
 800a99e:	685b      	ldr	r3, [r3, #4]
 800a9a0:	f003 0303 	and.w	r3, r3, #3
 800a9a4:	2b02      	cmp	r3, #2
 800a9a6:	d130      	bne.n	800aa0a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	689b      	ldr	r3, [r3, #8]
 800a9ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800a9ae:	697b      	ldr	r3, [r7, #20]
 800a9b0:	005b      	lsls	r3, r3, #1
 800a9b2:	2203      	movs	r2, #3
 800a9b4:	fa02 f303 	lsl.w	r3, r2, r3
 800a9b8:	43db      	mvns	r3, r3
 800a9ba:	693a      	ldr	r2, [r7, #16]
 800a9bc:	4013      	ands	r3, r2
 800a9be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800a9c0:	683b      	ldr	r3, [r7, #0]
 800a9c2:	68da      	ldr	r2, [r3, #12]
 800a9c4:	697b      	ldr	r3, [r7, #20]
 800a9c6:	005b      	lsls	r3, r3, #1
 800a9c8:	fa02 f303 	lsl.w	r3, r2, r3
 800a9cc:	693a      	ldr	r2, [r7, #16]
 800a9ce:	4313      	orrs	r3, r2
 800a9d0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	693a      	ldr	r2, [r7, #16]
 800a9d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	685b      	ldr	r3, [r3, #4]
 800a9dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a9de:	2201      	movs	r2, #1
 800a9e0:	697b      	ldr	r3, [r7, #20]
 800a9e2:	fa02 f303 	lsl.w	r3, r2, r3
 800a9e6:	43db      	mvns	r3, r3
 800a9e8:	693a      	ldr	r2, [r7, #16]
 800a9ea:	4013      	ands	r3, r2
 800a9ec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a9ee:	683b      	ldr	r3, [r7, #0]
 800a9f0:	685b      	ldr	r3, [r3, #4]
 800a9f2:	091b      	lsrs	r3, r3, #4
 800a9f4:	f003 0201 	and.w	r2, r3, #1
 800a9f8:	697b      	ldr	r3, [r7, #20]
 800a9fa:	fa02 f303 	lsl.w	r3, r2, r3
 800a9fe:	693a      	ldr	r2, [r7, #16]
 800aa00:	4313      	orrs	r3, r2
 800aa02:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	693a      	ldr	r2, [r7, #16]
 800aa08:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800aa0a:	683b      	ldr	r3, [r7, #0]
 800aa0c:	685b      	ldr	r3, [r3, #4]
 800aa0e:	f003 0303 	and.w	r3, r3, #3
 800aa12:	2b03      	cmp	r3, #3
 800aa14:	d017      	beq.n	800aa46 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	68db      	ldr	r3, [r3, #12]
 800aa1a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800aa1c:	697b      	ldr	r3, [r7, #20]
 800aa1e:	005b      	lsls	r3, r3, #1
 800aa20:	2203      	movs	r2, #3
 800aa22:	fa02 f303 	lsl.w	r3, r2, r3
 800aa26:	43db      	mvns	r3, r3
 800aa28:	693a      	ldr	r2, [r7, #16]
 800aa2a:	4013      	ands	r3, r2
 800aa2c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800aa2e:	683b      	ldr	r3, [r7, #0]
 800aa30:	689a      	ldr	r2, [r3, #8]
 800aa32:	697b      	ldr	r3, [r7, #20]
 800aa34:	005b      	lsls	r3, r3, #1
 800aa36:	fa02 f303 	lsl.w	r3, r2, r3
 800aa3a:	693a      	ldr	r2, [r7, #16]
 800aa3c:	4313      	orrs	r3, r2
 800aa3e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	693a      	ldr	r2, [r7, #16]
 800aa44:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800aa46:	683b      	ldr	r3, [r7, #0]
 800aa48:	685b      	ldr	r3, [r3, #4]
 800aa4a:	f003 0303 	and.w	r3, r3, #3
 800aa4e:	2b02      	cmp	r3, #2
 800aa50:	d123      	bne.n	800aa9a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800aa52:	697b      	ldr	r3, [r7, #20]
 800aa54:	08da      	lsrs	r2, r3, #3
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	3208      	adds	r2, #8
 800aa5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa5e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800aa60:	697b      	ldr	r3, [r7, #20]
 800aa62:	f003 0307 	and.w	r3, r3, #7
 800aa66:	009b      	lsls	r3, r3, #2
 800aa68:	220f      	movs	r2, #15
 800aa6a:	fa02 f303 	lsl.w	r3, r2, r3
 800aa6e:	43db      	mvns	r3, r3
 800aa70:	693a      	ldr	r2, [r7, #16]
 800aa72:	4013      	ands	r3, r2
 800aa74:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800aa76:	683b      	ldr	r3, [r7, #0]
 800aa78:	691a      	ldr	r2, [r3, #16]
 800aa7a:	697b      	ldr	r3, [r7, #20]
 800aa7c:	f003 0307 	and.w	r3, r3, #7
 800aa80:	009b      	lsls	r3, r3, #2
 800aa82:	fa02 f303 	lsl.w	r3, r2, r3
 800aa86:	693a      	ldr	r2, [r7, #16]
 800aa88:	4313      	orrs	r3, r2
 800aa8a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800aa8c:	697b      	ldr	r3, [r7, #20]
 800aa8e:	08da      	lsrs	r2, r3, #3
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	3208      	adds	r2, #8
 800aa94:	6939      	ldr	r1, [r7, #16]
 800aa96:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800aaa0:	697b      	ldr	r3, [r7, #20]
 800aaa2:	005b      	lsls	r3, r3, #1
 800aaa4:	2203      	movs	r2, #3
 800aaa6:	fa02 f303 	lsl.w	r3, r2, r3
 800aaaa:	43db      	mvns	r3, r3
 800aaac:	693a      	ldr	r2, [r7, #16]
 800aaae:	4013      	ands	r3, r2
 800aab0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800aab2:	683b      	ldr	r3, [r7, #0]
 800aab4:	685b      	ldr	r3, [r3, #4]
 800aab6:	f003 0203 	and.w	r2, r3, #3
 800aaba:	697b      	ldr	r3, [r7, #20]
 800aabc:	005b      	lsls	r3, r3, #1
 800aabe:	fa02 f303 	lsl.w	r3, r2, r3
 800aac2:	693a      	ldr	r2, [r7, #16]
 800aac4:	4313      	orrs	r3, r2
 800aac6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	693a      	ldr	r2, [r7, #16]
 800aacc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800aace:	683b      	ldr	r3, [r7, #0]
 800aad0:	685b      	ldr	r3, [r3, #4]
 800aad2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	f000 80a0 	beq.w	800ac1c <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800aadc:	4b58      	ldr	r3, [pc, #352]	; (800ac40 <HAL_GPIO_Init+0x2d8>)
 800aade:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800aae0:	4a57      	ldr	r2, [pc, #348]	; (800ac40 <HAL_GPIO_Init+0x2d8>)
 800aae2:	f043 0301 	orr.w	r3, r3, #1
 800aae6:	6613      	str	r3, [r2, #96]	; 0x60
 800aae8:	4b55      	ldr	r3, [pc, #340]	; (800ac40 <HAL_GPIO_Init+0x2d8>)
 800aaea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800aaec:	f003 0301 	and.w	r3, r3, #1
 800aaf0:	60bb      	str	r3, [r7, #8]
 800aaf2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800aaf4:	4a53      	ldr	r2, [pc, #332]	; (800ac44 <HAL_GPIO_Init+0x2dc>)
 800aaf6:	697b      	ldr	r3, [r7, #20]
 800aaf8:	089b      	lsrs	r3, r3, #2
 800aafa:	3302      	adds	r3, #2
 800aafc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ab00:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800ab02:	697b      	ldr	r3, [r7, #20]
 800ab04:	f003 0303 	and.w	r3, r3, #3
 800ab08:	009b      	lsls	r3, r3, #2
 800ab0a:	220f      	movs	r2, #15
 800ab0c:	fa02 f303 	lsl.w	r3, r2, r3
 800ab10:	43db      	mvns	r3, r3
 800ab12:	693a      	ldr	r2, [r7, #16]
 800ab14:	4013      	ands	r3, r2
 800ab16:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800ab1e:	d019      	beq.n	800ab54 <HAL_GPIO_Init+0x1ec>
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	4a49      	ldr	r2, [pc, #292]	; (800ac48 <HAL_GPIO_Init+0x2e0>)
 800ab24:	4293      	cmp	r3, r2
 800ab26:	d013      	beq.n	800ab50 <HAL_GPIO_Init+0x1e8>
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	4a48      	ldr	r2, [pc, #288]	; (800ac4c <HAL_GPIO_Init+0x2e4>)
 800ab2c:	4293      	cmp	r3, r2
 800ab2e:	d00d      	beq.n	800ab4c <HAL_GPIO_Init+0x1e4>
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	4a47      	ldr	r2, [pc, #284]	; (800ac50 <HAL_GPIO_Init+0x2e8>)
 800ab34:	4293      	cmp	r3, r2
 800ab36:	d007      	beq.n	800ab48 <HAL_GPIO_Init+0x1e0>
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	4a46      	ldr	r2, [pc, #280]	; (800ac54 <HAL_GPIO_Init+0x2ec>)
 800ab3c:	4293      	cmp	r3, r2
 800ab3e:	d101      	bne.n	800ab44 <HAL_GPIO_Init+0x1dc>
 800ab40:	2304      	movs	r3, #4
 800ab42:	e008      	b.n	800ab56 <HAL_GPIO_Init+0x1ee>
 800ab44:	2307      	movs	r3, #7
 800ab46:	e006      	b.n	800ab56 <HAL_GPIO_Init+0x1ee>
 800ab48:	2303      	movs	r3, #3
 800ab4a:	e004      	b.n	800ab56 <HAL_GPIO_Init+0x1ee>
 800ab4c:	2302      	movs	r3, #2
 800ab4e:	e002      	b.n	800ab56 <HAL_GPIO_Init+0x1ee>
 800ab50:	2301      	movs	r3, #1
 800ab52:	e000      	b.n	800ab56 <HAL_GPIO_Init+0x1ee>
 800ab54:	2300      	movs	r3, #0
 800ab56:	697a      	ldr	r2, [r7, #20]
 800ab58:	f002 0203 	and.w	r2, r2, #3
 800ab5c:	0092      	lsls	r2, r2, #2
 800ab5e:	4093      	lsls	r3, r2
 800ab60:	693a      	ldr	r2, [r7, #16]
 800ab62:	4313      	orrs	r3, r2
 800ab64:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800ab66:	4937      	ldr	r1, [pc, #220]	; (800ac44 <HAL_GPIO_Init+0x2dc>)
 800ab68:	697b      	ldr	r3, [r7, #20]
 800ab6a:	089b      	lsrs	r3, r3, #2
 800ab6c:	3302      	adds	r3, #2
 800ab6e:	693a      	ldr	r2, [r7, #16]
 800ab70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800ab74:	4b38      	ldr	r3, [pc, #224]	; (800ac58 <HAL_GPIO_Init+0x2f0>)
 800ab76:	689b      	ldr	r3, [r3, #8]
 800ab78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	43db      	mvns	r3, r3
 800ab7e:	693a      	ldr	r2, [r7, #16]
 800ab80:	4013      	ands	r3, r2
 800ab82:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800ab84:	683b      	ldr	r3, [r7, #0]
 800ab86:	685b      	ldr	r3, [r3, #4]
 800ab88:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d003      	beq.n	800ab98 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 800ab90:	693a      	ldr	r2, [r7, #16]
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	4313      	orrs	r3, r2
 800ab96:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800ab98:	4a2f      	ldr	r2, [pc, #188]	; (800ac58 <HAL_GPIO_Init+0x2f0>)
 800ab9a:	693b      	ldr	r3, [r7, #16]
 800ab9c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800ab9e:	4b2e      	ldr	r3, [pc, #184]	; (800ac58 <HAL_GPIO_Init+0x2f0>)
 800aba0:	68db      	ldr	r3, [r3, #12]
 800aba2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	43db      	mvns	r3, r3
 800aba8:	693a      	ldr	r2, [r7, #16]
 800abaa:	4013      	ands	r3, r2
 800abac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800abae:	683b      	ldr	r3, [r7, #0]
 800abb0:	685b      	ldr	r3, [r3, #4]
 800abb2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d003      	beq.n	800abc2 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800abba:	693a      	ldr	r2, [r7, #16]
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	4313      	orrs	r3, r2
 800abc0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800abc2:	4a25      	ldr	r2, [pc, #148]	; (800ac58 <HAL_GPIO_Init+0x2f0>)
 800abc4:	693b      	ldr	r3, [r7, #16]
 800abc6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800abc8:	4b23      	ldr	r3, [pc, #140]	; (800ac58 <HAL_GPIO_Init+0x2f0>)
 800abca:	685b      	ldr	r3, [r3, #4]
 800abcc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	43db      	mvns	r3, r3
 800abd2:	693a      	ldr	r2, [r7, #16]
 800abd4:	4013      	ands	r3, r2
 800abd6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800abd8:	683b      	ldr	r3, [r7, #0]
 800abda:	685b      	ldr	r3, [r3, #4]
 800abdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d003      	beq.n	800abec <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800abe4:	693a      	ldr	r2, [r7, #16]
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	4313      	orrs	r3, r2
 800abea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800abec:	4a1a      	ldr	r2, [pc, #104]	; (800ac58 <HAL_GPIO_Init+0x2f0>)
 800abee:	693b      	ldr	r3, [r7, #16]
 800abf0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800abf2:	4b19      	ldr	r3, [pc, #100]	; (800ac58 <HAL_GPIO_Init+0x2f0>)
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	43db      	mvns	r3, r3
 800abfc:	693a      	ldr	r2, [r7, #16]
 800abfe:	4013      	ands	r3, r2
 800ac00:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800ac02:	683b      	ldr	r3, [r7, #0]
 800ac04:	685b      	ldr	r3, [r3, #4]
 800ac06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d003      	beq.n	800ac16 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800ac0e:	693a      	ldr	r2, [r7, #16]
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	4313      	orrs	r3, r2
 800ac14:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800ac16:	4a10      	ldr	r2, [pc, #64]	; (800ac58 <HAL_GPIO_Init+0x2f0>)
 800ac18:	693b      	ldr	r3, [r7, #16]
 800ac1a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800ac1c:	697b      	ldr	r3, [r7, #20]
 800ac1e:	3301      	adds	r3, #1
 800ac20:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800ac22:	683b      	ldr	r3, [r7, #0]
 800ac24:	681a      	ldr	r2, [r3, #0]
 800ac26:	697b      	ldr	r3, [r7, #20]
 800ac28:	fa22 f303 	lsr.w	r3, r2, r3
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	f47f aea3 	bne.w	800a978 <HAL_GPIO_Init+0x10>
  }
}
 800ac32:	bf00      	nop
 800ac34:	bf00      	nop
 800ac36:	371c      	adds	r7, #28
 800ac38:	46bd      	mov	sp, r7
 800ac3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac3e:	4770      	bx	lr
 800ac40:	40021000 	.word	0x40021000
 800ac44:	40010000 	.word	0x40010000
 800ac48:	48000400 	.word	0x48000400
 800ac4c:	48000800 	.word	0x48000800
 800ac50:	48000c00 	.word	0x48000c00
 800ac54:	48001000 	.word	0x48001000
 800ac58:	40010400 	.word	0x40010400

0800ac5c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800ac5c:	b480      	push	{r7}
 800ac5e:	b085      	sub	sp, #20
 800ac60:	af00      	add	r7, sp, #0
 800ac62:	6078      	str	r0, [r7, #4]
 800ac64:	460b      	mov	r3, r1
 800ac66:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	691a      	ldr	r2, [r3, #16]
 800ac6c:	887b      	ldrh	r3, [r7, #2]
 800ac6e:	4013      	ands	r3, r2
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	d002      	beq.n	800ac7a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800ac74:	2301      	movs	r3, #1
 800ac76:	73fb      	strb	r3, [r7, #15]
 800ac78:	e001      	b.n	800ac7e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800ac7a:	2300      	movs	r3, #0
 800ac7c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800ac7e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac80:	4618      	mov	r0, r3
 800ac82:	3714      	adds	r7, #20
 800ac84:	46bd      	mov	sp, r7
 800ac86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac8a:	4770      	bx	lr

0800ac8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800ac8c:	b480      	push	{r7}
 800ac8e:	b083      	sub	sp, #12
 800ac90:	af00      	add	r7, sp, #0
 800ac92:	6078      	str	r0, [r7, #4]
 800ac94:	460b      	mov	r3, r1
 800ac96:	807b      	strh	r3, [r7, #2]
 800ac98:	4613      	mov	r3, r2
 800ac9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800ac9c:	787b      	ldrb	r3, [r7, #1]
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d003      	beq.n	800acaa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800aca2:	887a      	ldrh	r2, [r7, #2]
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800aca8:	e002      	b.n	800acb0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800acaa:	887a      	ldrh	r2, [r7, #2]
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	629a      	str	r2, [r3, #40]	; 0x28
}
 800acb0:	bf00      	nop
 800acb2:	370c      	adds	r7, #12
 800acb4:	46bd      	mov	sp, r7
 800acb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acba:	4770      	bx	lr

0800acbc <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800acbc:	b480      	push	{r7}
 800acbe:	b085      	sub	sp, #20
 800acc0:	af00      	add	r7, sp, #0
 800acc2:	6078      	str	r0, [r7, #4]
 800acc4:	460b      	mov	r3, r1
 800acc6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	695b      	ldr	r3, [r3, #20]
 800accc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800acce:	887a      	ldrh	r2, [r7, #2]
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	4013      	ands	r3, r2
 800acd4:	041a      	lsls	r2, r3, #16
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	43d9      	mvns	r1, r3
 800acda:	887b      	ldrh	r3, [r7, #2]
 800acdc:	400b      	ands	r3, r1
 800acde:	431a      	orrs	r2, r3
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	619a      	str	r2, [r3, #24]
}
 800ace4:	bf00      	nop
 800ace6:	3714      	adds	r7, #20
 800ace8:	46bd      	mov	sp, r7
 800acea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acee:	4770      	bx	lr

0800acf0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800acf0:	b580      	push	{r7, lr}
 800acf2:	b082      	sub	sp, #8
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d101      	bne.n	800ad02 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800acfe:	2301      	movs	r3, #1
 800ad00:	e081      	b.n	800ae06 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ad08:	b2db      	uxtb	r3, r3
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d106      	bne.n	800ad1c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	2200      	movs	r2, #0
 800ad12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800ad16:	6878      	ldr	r0, [r7, #4]
 800ad18:	f7f7 fdbe 	bl	8002898 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	2224      	movs	r2, #36	; 0x24
 800ad20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	681a      	ldr	r2, [r3, #0]
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	f022 0201 	bic.w	r2, r2, #1
 800ad32:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	685a      	ldr	r2, [r3, #4]
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800ad40:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	689a      	ldr	r2, [r3, #8]
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800ad50:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	68db      	ldr	r3, [r3, #12]
 800ad56:	2b01      	cmp	r3, #1
 800ad58:	d107      	bne.n	800ad6a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	689a      	ldr	r2, [r3, #8]
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ad66:	609a      	str	r2, [r3, #8]
 800ad68:	e006      	b.n	800ad78 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	689a      	ldr	r2, [r3, #8]
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800ad76:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	68db      	ldr	r3, [r3, #12]
 800ad7c:	2b02      	cmp	r3, #2
 800ad7e:	d104      	bne.n	800ad8a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ad88:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	685b      	ldr	r3, [r3, #4]
 800ad90:	687a      	ldr	r2, [r7, #4]
 800ad92:	6812      	ldr	r2, [r2, #0]
 800ad94:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800ad98:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ad9c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	68da      	ldr	r2, [r3, #12]
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800adac:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	691a      	ldr	r2, [r3, #16]
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	695b      	ldr	r3, [r3, #20]
 800adb6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	699b      	ldr	r3, [r3, #24]
 800adbe:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	430a      	orrs	r2, r1
 800adc6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	69d9      	ldr	r1, [r3, #28]
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	6a1a      	ldr	r2, [r3, #32]
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	430a      	orrs	r2, r1
 800add6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	681a      	ldr	r2, [r3, #0]
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	f042 0201 	orr.w	r2, r2, #1
 800ade6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	2200      	movs	r2, #0
 800adec:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	2220      	movs	r2, #32
 800adf2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	2200      	movs	r2, #0
 800adfa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	2200      	movs	r2, #0
 800ae00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800ae04:	2300      	movs	r3, #0
}
 800ae06:	4618      	mov	r0, r3
 800ae08:	3708      	adds	r7, #8
 800ae0a:	46bd      	mov	sp, r7
 800ae0c:	bd80      	pop	{r7, pc}
	...

0800ae10 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ae10:	b580      	push	{r7, lr}
 800ae12:	b088      	sub	sp, #32
 800ae14:	af02      	add	r7, sp, #8
 800ae16:	60f8      	str	r0, [r7, #12]
 800ae18:	4608      	mov	r0, r1
 800ae1a:	4611      	mov	r1, r2
 800ae1c:	461a      	mov	r2, r3
 800ae1e:	4603      	mov	r3, r0
 800ae20:	817b      	strh	r3, [r7, #10]
 800ae22:	460b      	mov	r3, r1
 800ae24:	813b      	strh	r3, [r7, #8]
 800ae26:	4613      	mov	r3, r2
 800ae28:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ae30:	b2db      	uxtb	r3, r3
 800ae32:	2b20      	cmp	r3, #32
 800ae34:	f040 80f9 	bne.w	800b02a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800ae38:	6a3b      	ldr	r3, [r7, #32]
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d002      	beq.n	800ae44 <HAL_I2C_Mem_Write+0x34>
 800ae3e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d105      	bne.n	800ae50 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ae4a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800ae4c:	2301      	movs	r3, #1
 800ae4e:	e0ed      	b.n	800b02c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ae56:	2b01      	cmp	r3, #1
 800ae58:	d101      	bne.n	800ae5e <HAL_I2C_Mem_Write+0x4e>
 800ae5a:	2302      	movs	r3, #2
 800ae5c:	e0e6      	b.n	800b02c <HAL_I2C_Mem_Write+0x21c>
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	2201      	movs	r2, #1
 800ae62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800ae66:	f7ff fbbf 	bl	800a5e8 <HAL_GetTick>
 800ae6a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800ae6c:	697b      	ldr	r3, [r7, #20]
 800ae6e:	9300      	str	r3, [sp, #0]
 800ae70:	2319      	movs	r3, #25
 800ae72:	2201      	movs	r2, #1
 800ae74:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800ae78:	68f8      	ldr	r0, [r7, #12]
 800ae7a:	f000 fac3 	bl	800b404 <I2C_WaitOnFlagUntilTimeout>
 800ae7e:	4603      	mov	r3, r0
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d001      	beq.n	800ae88 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800ae84:	2301      	movs	r3, #1
 800ae86:	e0d1      	b.n	800b02c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	2221      	movs	r2, #33	; 0x21
 800ae8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	2240      	movs	r2, #64	; 0x40
 800ae94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	2200      	movs	r2, #0
 800ae9c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	6a3a      	ldr	r2, [r7, #32]
 800aea2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800aea8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	2200      	movs	r2, #0
 800aeae:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800aeb0:	88f8      	ldrh	r0, [r7, #6]
 800aeb2:	893a      	ldrh	r2, [r7, #8]
 800aeb4:	8979      	ldrh	r1, [r7, #10]
 800aeb6:	697b      	ldr	r3, [r7, #20]
 800aeb8:	9301      	str	r3, [sp, #4]
 800aeba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aebc:	9300      	str	r3, [sp, #0]
 800aebe:	4603      	mov	r3, r0
 800aec0:	68f8      	ldr	r0, [r7, #12]
 800aec2:	f000 f9d3 	bl	800b26c <I2C_RequestMemoryWrite>
 800aec6:	4603      	mov	r3, r0
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d005      	beq.n	800aed8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	2200      	movs	r2, #0
 800aed0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800aed4:	2301      	movs	r3, #1
 800aed6:	e0a9      	b.n	800b02c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800aedc:	b29b      	uxth	r3, r3
 800aede:	2bff      	cmp	r3, #255	; 0xff
 800aee0:	d90e      	bls.n	800af00 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	22ff      	movs	r2, #255	; 0xff
 800aee6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800aeec:	b2da      	uxtb	r2, r3
 800aeee:	8979      	ldrh	r1, [r7, #10]
 800aef0:	2300      	movs	r3, #0
 800aef2:	9300      	str	r3, [sp, #0]
 800aef4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800aef8:	68f8      	ldr	r0, [r7, #12]
 800aefa:	f000 fc2b 	bl	800b754 <I2C_TransferConfig>
 800aefe:	e00f      	b.n	800af20 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800af04:	b29a      	uxth	r2, r3
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800af0e:	b2da      	uxtb	r2, r3
 800af10:	8979      	ldrh	r1, [r7, #10]
 800af12:	2300      	movs	r3, #0
 800af14:	9300      	str	r3, [sp, #0]
 800af16:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800af1a:	68f8      	ldr	r0, [r7, #12]
 800af1c:	f000 fc1a 	bl	800b754 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800af20:	697a      	ldr	r2, [r7, #20]
 800af22:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800af24:	68f8      	ldr	r0, [r7, #12]
 800af26:	f000 faad 	bl	800b484 <I2C_WaitOnTXISFlagUntilTimeout>
 800af2a:	4603      	mov	r3, r0
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d001      	beq.n	800af34 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800af30:	2301      	movs	r3, #1
 800af32:	e07b      	b.n	800b02c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af38:	781a      	ldrb	r2, [r3, #0]
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af44:	1c5a      	adds	r2, r3, #1
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800af4e:	b29b      	uxth	r3, r3
 800af50:	3b01      	subs	r3, #1
 800af52:	b29a      	uxth	r2, r3
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800af5c:	3b01      	subs	r3, #1
 800af5e:	b29a      	uxth	r2, r3
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800af68:	b29b      	uxth	r3, r3
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d034      	beq.n	800afd8 <HAL_I2C_Mem_Write+0x1c8>
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800af72:	2b00      	cmp	r3, #0
 800af74:	d130      	bne.n	800afd8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800af76:	697b      	ldr	r3, [r7, #20]
 800af78:	9300      	str	r3, [sp, #0]
 800af7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af7c:	2200      	movs	r2, #0
 800af7e:	2180      	movs	r1, #128	; 0x80
 800af80:	68f8      	ldr	r0, [r7, #12]
 800af82:	f000 fa3f 	bl	800b404 <I2C_WaitOnFlagUntilTimeout>
 800af86:	4603      	mov	r3, r0
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d001      	beq.n	800af90 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800af8c:	2301      	movs	r3, #1
 800af8e:	e04d      	b.n	800b02c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800af94:	b29b      	uxth	r3, r3
 800af96:	2bff      	cmp	r3, #255	; 0xff
 800af98:	d90e      	bls.n	800afb8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	22ff      	movs	r2, #255	; 0xff
 800af9e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800afa4:	b2da      	uxtb	r2, r3
 800afa6:	8979      	ldrh	r1, [r7, #10]
 800afa8:	2300      	movs	r3, #0
 800afaa:	9300      	str	r3, [sp, #0]
 800afac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800afb0:	68f8      	ldr	r0, [r7, #12]
 800afb2:	f000 fbcf 	bl	800b754 <I2C_TransferConfig>
 800afb6:	e00f      	b.n	800afd8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800afbc:	b29a      	uxth	r2, r3
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800afc6:	b2da      	uxtb	r2, r3
 800afc8:	8979      	ldrh	r1, [r7, #10]
 800afca:	2300      	movs	r3, #0
 800afcc:	9300      	str	r3, [sp, #0]
 800afce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800afd2:	68f8      	ldr	r0, [r7, #12]
 800afd4:	f000 fbbe 	bl	800b754 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800afdc:	b29b      	uxth	r3, r3
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d19e      	bne.n	800af20 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800afe2:	697a      	ldr	r2, [r7, #20]
 800afe4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800afe6:	68f8      	ldr	r0, [r7, #12]
 800afe8:	f000 fa8c 	bl	800b504 <I2C_WaitOnSTOPFlagUntilTimeout>
 800afec:	4603      	mov	r3, r0
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d001      	beq.n	800aff6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800aff2:	2301      	movs	r3, #1
 800aff4:	e01a      	b.n	800b02c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	2220      	movs	r2, #32
 800affc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	6859      	ldr	r1, [r3, #4]
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	681a      	ldr	r2, [r3, #0]
 800b008:	4b0a      	ldr	r3, [pc, #40]	; (800b034 <HAL_I2C_Mem_Write+0x224>)
 800b00a:	400b      	ands	r3, r1
 800b00c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	2220      	movs	r2, #32
 800b012:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b016:	68fb      	ldr	r3, [r7, #12]
 800b018:	2200      	movs	r2, #0
 800b01a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	2200      	movs	r2, #0
 800b022:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b026:	2300      	movs	r3, #0
 800b028:	e000      	b.n	800b02c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800b02a:	2302      	movs	r3, #2
  }
}
 800b02c:	4618      	mov	r0, r3
 800b02e:	3718      	adds	r7, #24
 800b030:	46bd      	mov	sp, r7
 800b032:	bd80      	pop	{r7, pc}
 800b034:	fe00e800 	.word	0xfe00e800

0800b038 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b038:	b580      	push	{r7, lr}
 800b03a:	b088      	sub	sp, #32
 800b03c:	af02      	add	r7, sp, #8
 800b03e:	60f8      	str	r0, [r7, #12]
 800b040:	4608      	mov	r0, r1
 800b042:	4611      	mov	r1, r2
 800b044:	461a      	mov	r2, r3
 800b046:	4603      	mov	r3, r0
 800b048:	817b      	strh	r3, [r7, #10]
 800b04a:	460b      	mov	r3, r1
 800b04c:	813b      	strh	r3, [r7, #8]
 800b04e:	4613      	mov	r3, r2
 800b050:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b058:	b2db      	uxtb	r3, r3
 800b05a:	2b20      	cmp	r3, #32
 800b05c:	f040 80fd 	bne.w	800b25a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800b060:	6a3b      	ldr	r3, [r7, #32]
 800b062:	2b00      	cmp	r3, #0
 800b064:	d002      	beq.n	800b06c <HAL_I2C_Mem_Read+0x34>
 800b066:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d105      	bne.n	800b078 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b072:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800b074:	2301      	movs	r3, #1
 800b076:	e0f1      	b.n	800b25c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b07e:	2b01      	cmp	r3, #1
 800b080:	d101      	bne.n	800b086 <HAL_I2C_Mem_Read+0x4e>
 800b082:	2302      	movs	r3, #2
 800b084:	e0ea      	b.n	800b25c <HAL_I2C_Mem_Read+0x224>
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	2201      	movs	r2, #1
 800b08a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b08e:	f7ff faab 	bl	800a5e8 <HAL_GetTick>
 800b092:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b094:	697b      	ldr	r3, [r7, #20]
 800b096:	9300      	str	r3, [sp, #0]
 800b098:	2319      	movs	r3, #25
 800b09a:	2201      	movs	r2, #1
 800b09c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b0a0:	68f8      	ldr	r0, [r7, #12]
 800b0a2:	f000 f9af 	bl	800b404 <I2C_WaitOnFlagUntilTimeout>
 800b0a6:	4603      	mov	r3, r0
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d001      	beq.n	800b0b0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800b0ac:	2301      	movs	r3, #1
 800b0ae:	e0d5      	b.n	800b25c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	2222      	movs	r2, #34	; 0x22
 800b0b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	2240      	movs	r2, #64	; 0x40
 800b0bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	2200      	movs	r2, #0
 800b0c4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	6a3a      	ldr	r2, [r7, #32]
 800b0ca:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800b0d0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	2200      	movs	r2, #0
 800b0d6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800b0d8:	88f8      	ldrh	r0, [r7, #6]
 800b0da:	893a      	ldrh	r2, [r7, #8]
 800b0dc:	8979      	ldrh	r1, [r7, #10]
 800b0de:	697b      	ldr	r3, [r7, #20]
 800b0e0:	9301      	str	r3, [sp, #4]
 800b0e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0e4:	9300      	str	r3, [sp, #0]
 800b0e6:	4603      	mov	r3, r0
 800b0e8:	68f8      	ldr	r0, [r7, #12]
 800b0ea:	f000 f913 	bl	800b314 <I2C_RequestMemoryRead>
 800b0ee:	4603      	mov	r3, r0
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d005      	beq.n	800b100 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	2200      	movs	r2, #0
 800b0f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800b0fc:	2301      	movs	r3, #1
 800b0fe:	e0ad      	b.n	800b25c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b104:	b29b      	uxth	r3, r3
 800b106:	2bff      	cmp	r3, #255	; 0xff
 800b108:	d90e      	bls.n	800b128 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	22ff      	movs	r2, #255	; 0xff
 800b10e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b114:	b2da      	uxtb	r2, r3
 800b116:	8979      	ldrh	r1, [r7, #10]
 800b118:	4b52      	ldr	r3, [pc, #328]	; (800b264 <HAL_I2C_Mem_Read+0x22c>)
 800b11a:	9300      	str	r3, [sp, #0]
 800b11c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b120:	68f8      	ldr	r0, [r7, #12]
 800b122:	f000 fb17 	bl	800b754 <I2C_TransferConfig>
 800b126:	e00f      	b.n	800b148 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b12c:	b29a      	uxth	r2, r3
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b136:	b2da      	uxtb	r2, r3
 800b138:	8979      	ldrh	r1, [r7, #10]
 800b13a:	4b4a      	ldr	r3, [pc, #296]	; (800b264 <HAL_I2C_Mem_Read+0x22c>)
 800b13c:	9300      	str	r3, [sp, #0]
 800b13e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b142:	68f8      	ldr	r0, [r7, #12]
 800b144:	f000 fb06 	bl	800b754 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800b148:	697b      	ldr	r3, [r7, #20]
 800b14a:	9300      	str	r3, [sp, #0]
 800b14c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b14e:	2200      	movs	r2, #0
 800b150:	2104      	movs	r1, #4
 800b152:	68f8      	ldr	r0, [r7, #12]
 800b154:	f000 f956 	bl	800b404 <I2C_WaitOnFlagUntilTimeout>
 800b158:	4603      	mov	r3, r0
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	d001      	beq.n	800b162 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800b15e:	2301      	movs	r3, #1
 800b160:	e07c      	b.n	800b25c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b16c:	b2d2      	uxtb	r2, r2
 800b16e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b174:	1c5a      	adds	r2, r3, #1
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b17e:	3b01      	subs	r3, #1
 800b180:	b29a      	uxth	r2, r3
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b18a:	b29b      	uxth	r3, r3
 800b18c:	3b01      	subs	r3, #1
 800b18e:	b29a      	uxth	r2, r3
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b198:	b29b      	uxth	r3, r3
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d034      	beq.n	800b208 <HAL_I2C_Mem_Read+0x1d0>
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d130      	bne.n	800b208 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b1a6:	697b      	ldr	r3, [r7, #20]
 800b1a8:	9300      	str	r3, [sp, #0]
 800b1aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1ac:	2200      	movs	r2, #0
 800b1ae:	2180      	movs	r1, #128	; 0x80
 800b1b0:	68f8      	ldr	r0, [r7, #12]
 800b1b2:	f000 f927 	bl	800b404 <I2C_WaitOnFlagUntilTimeout>
 800b1b6:	4603      	mov	r3, r0
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d001      	beq.n	800b1c0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800b1bc:	2301      	movs	r3, #1
 800b1be:	e04d      	b.n	800b25c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b1c4:	b29b      	uxth	r3, r3
 800b1c6:	2bff      	cmp	r3, #255	; 0xff
 800b1c8:	d90e      	bls.n	800b1e8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	22ff      	movs	r2, #255	; 0xff
 800b1ce:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b1d4:	b2da      	uxtb	r2, r3
 800b1d6:	8979      	ldrh	r1, [r7, #10]
 800b1d8:	2300      	movs	r3, #0
 800b1da:	9300      	str	r3, [sp, #0]
 800b1dc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b1e0:	68f8      	ldr	r0, [r7, #12]
 800b1e2:	f000 fab7 	bl	800b754 <I2C_TransferConfig>
 800b1e6:	e00f      	b.n	800b208 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b1ec:	b29a      	uxth	r2, r3
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b1f6:	b2da      	uxtb	r2, r3
 800b1f8:	8979      	ldrh	r1, [r7, #10]
 800b1fa:	2300      	movs	r3, #0
 800b1fc:	9300      	str	r3, [sp, #0]
 800b1fe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b202:	68f8      	ldr	r0, [r7, #12]
 800b204:	f000 faa6 	bl	800b754 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b20c:	b29b      	uxth	r3, r3
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d19a      	bne.n	800b148 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b212:	697a      	ldr	r2, [r7, #20]
 800b214:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b216:	68f8      	ldr	r0, [r7, #12]
 800b218:	f000 f974 	bl	800b504 <I2C_WaitOnSTOPFlagUntilTimeout>
 800b21c:	4603      	mov	r3, r0
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d001      	beq.n	800b226 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800b222:	2301      	movs	r3, #1
 800b224:	e01a      	b.n	800b25c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	2220      	movs	r2, #32
 800b22c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	6859      	ldr	r1, [r3, #4]
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	681a      	ldr	r2, [r3, #0]
 800b238:	4b0b      	ldr	r3, [pc, #44]	; (800b268 <HAL_I2C_Mem_Read+0x230>)
 800b23a:	400b      	ands	r3, r1
 800b23c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	2220      	movs	r2, #32
 800b242:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	2200      	movs	r2, #0
 800b24a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	2200      	movs	r2, #0
 800b252:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b256:	2300      	movs	r3, #0
 800b258:	e000      	b.n	800b25c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800b25a:	2302      	movs	r3, #2
  }
}
 800b25c:	4618      	mov	r0, r3
 800b25e:	3718      	adds	r7, #24
 800b260:	46bd      	mov	sp, r7
 800b262:	bd80      	pop	{r7, pc}
 800b264:	80002400 	.word	0x80002400
 800b268:	fe00e800 	.word	0xfe00e800

0800b26c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800b26c:	b580      	push	{r7, lr}
 800b26e:	b086      	sub	sp, #24
 800b270:	af02      	add	r7, sp, #8
 800b272:	60f8      	str	r0, [r7, #12]
 800b274:	4608      	mov	r0, r1
 800b276:	4611      	mov	r1, r2
 800b278:	461a      	mov	r2, r3
 800b27a:	4603      	mov	r3, r0
 800b27c:	817b      	strh	r3, [r7, #10]
 800b27e:	460b      	mov	r3, r1
 800b280:	813b      	strh	r3, [r7, #8]
 800b282:	4613      	mov	r3, r2
 800b284:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800b286:	88fb      	ldrh	r3, [r7, #6]
 800b288:	b2da      	uxtb	r2, r3
 800b28a:	8979      	ldrh	r1, [r7, #10]
 800b28c:	4b20      	ldr	r3, [pc, #128]	; (800b310 <I2C_RequestMemoryWrite+0xa4>)
 800b28e:	9300      	str	r3, [sp, #0]
 800b290:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b294:	68f8      	ldr	r0, [r7, #12]
 800b296:	f000 fa5d 	bl	800b754 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b29a:	69fa      	ldr	r2, [r7, #28]
 800b29c:	69b9      	ldr	r1, [r7, #24]
 800b29e:	68f8      	ldr	r0, [r7, #12]
 800b2a0:	f000 f8f0 	bl	800b484 <I2C_WaitOnTXISFlagUntilTimeout>
 800b2a4:	4603      	mov	r3, r0
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d001      	beq.n	800b2ae <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800b2aa:	2301      	movs	r3, #1
 800b2ac:	e02c      	b.n	800b308 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800b2ae:	88fb      	ldrh	r3, [r7, #6]
 800b2b0:	2b01      	cmp	r3, #1
 800b2b2:	d105      	bne.n	800b2c0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b2b4:	893b      	ldrh	r3, [r7, #8]
 800b2b6:	b2da      	uxtb	r2, r3
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	629a      	str	r2, [r3, #40]	; 0x28
 800b2be:	e015      	b.n	800b2ec <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800b2c0:	893b      	ldrh	r3, [r7, #8]
 800b2c2:	0a1b      	lsrs	r3, r3, #8
 800b2c4:	b29b      	uxth	r3, r3
 800b2c6:	b2da      	uxtb	r2, r3
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b2ce:	69fa      	ldr	r2, [r7, #28]
 800b2d0:	69b9      	ldr	r1, [r7, #24]
 800b2d2:	68f8      	ldr	r0, [r7, #12]
 800b2d4:	f000 f8d6 	bl	800b484 <I2C_WaitOnTXISFlagUntilTimeout>
 800b2d8:	4603      	mov	r3, r0
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d001      	beq.n	800b2e2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800b2de:	2301      	movs	r3, #1
 800b2e0:	e012      	b.n	800b308 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b2e2:	893b      	ldrh	r3, [r7, #8]
 800b2e4:	b2da      	uxtb	r2, r3
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800b2ec:	69fb      	ldr	r3, [r7, #28]
 800b2ee:	9300      	str	r3, [sp, #0]
 800b2f0:	69bb      	ldr	r3, [r7, #24]
 800b2f2:	2200      	movs	r2, #0
 800b2f4:	2180      	movs	r1, #128	; 0x80
 800b2f6:	68f8      	ldr	r0, [r7, #12]
 800b2f8:	f000 f884 	bl	800b404 <I2C_WaitOnFlagUntilTimeout>
 800b2fc:	4603      	mov	r3, r0
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d001      	beq.n	800b306 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800b302:	2301      	movs	r3, #1
 800b304:	e000      	b.n	800b308 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800b306:	2300      	movs	r3, #0
}
 800b308:	4618      	mov	r0, r3
 800b30a:	3710      	adds	r7, #16
 800b30c:	46bd      	mov	sp, r7
 800b30e:	bd80      	pop	{r7, pc}
 800b310:	80002000 	.word	0x80002000

0800b314 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800b314:	b580      	push	{r7, lr}
 800b316:	b086      	sub	sp, #24
 800b318:	af02      	add	r7, sp, #8
 800b31a:	60f8      	str	r0, [r7, #12]
 800b31c:	4608      	mov	r0, r1
 800b31e:	4611      	mov	r1, r2
 800b320:	461a      	mov	r2, r3
 800b322:	4603      	mov	r3, r0
 800b324:	817b      	strh	r3, [r7, #10]
 800b326:	460b      	mov	r3, r1
 800b328:	813b      	strh	r3, [r7, #8]
 800b32a:	4613      	mov	r3, r2
 800b32c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800b32e:	88fb      	ldrh	r3, [r7, #6]
 800b330:	b2da      	uxtb	r2, r3
 800b332:	8979      	ldrh	r1, [r7, #10]
 800b334:	4b20      	ldr	r3, [pc, #128]	; (800b3b8 <I2C_RequestMemoryRead+0xa4>)
 800b336:	9300      	str	r3, [sp, #0]
 800b338:	2300      	movs	r3, #0
 800b33a:	68f8      	ldr	r0, [r7, #12]
 800b33c:	f000 fa0a 	bl	800b754 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b340:	69fa      	ldr	r2, [r7, #28]
 800b342:	69b9      	ldr	r1, [r7, #24]
 800b344:	68f8      	ldr	r0, [r7, #12]
 800b346:	f000 f89d 	bl	800b484 <I2C_WaitOnTXISFlagUntilTimeout>
 800b34a:	4603      	mov	r3, r0
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d001      	beq.n	800b354 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800b350:	2301      	movs	r3, #1
 800b352:	e02c      	b.n	800b3ae <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800b354:	88fb      	ldrh	r3, [r7, #6]
 800b356:	2b01      	cmp	r3, #1
 800b358:	d105      	bne.n	800b366 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b35a:	893b      	ldrh	r3, [r7, #8]
 800b35c:	b2da      	uxtb	r2, r3
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	629a      	str	r2, [r3, #40]	; 0x28
 800b364:	e015      	b.n	800b392 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800b366:	893b      	ldrh	r3, [r7, #8]
 800b368:	0a1b      	lsrs	r3, r3, #8
 800b36a:	b29b      	uxth	r3, r3
 800b36c:	b2da      	uxtb	r2, r3
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b374:	69fa      	ldr	r2, [r7, #28]
 800b376:	69b9      	ldr	r1, [r7, #24]
 800b378:	68f8      	ldr	r0, [r7, #12]
 800b37a:	f000 f883 	bl	800b484 <I2C_WaitOnTXISFlagUntilTimeout>
 800b37e:	4603      	mov	r3, r0
 800b380:	2b00      	cmp	r3, #0
 800b382:	d001      	beq.n	800b388 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800b384:	2301      	movs	r3, #1
 800b386:	e012      	b.n	800b3ae <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b388:	893b      	ldrh	r3, [r7, #8]
 800b38a:	b2da      	uxtb	r2, r3
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800b392:	69fb      	ldr	r3, [r7, #28]
 800b394:	9300      	str	r3, [sp, #0]
 800b396:	69bb      	ldr	r3, [r7, #24]
 800b398:	2200      	movs	r2, #0
 800b39a:	2140      	movs	r1, #64	; 0x40
 800b39c:	68f8      	ldr	r0, [r7, #12]
 800b39e:	f000 f831 	bl	800b404 <I2C_WaitOnFlagUntilTimeout>
 800b3a2:	4603      	mov	r3, r0
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d001      	beq.n	800b3ac <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800b3a8:	2301      	movs	r3, #1
 800b3aa:	e000      	b.n	800b3ae <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800b3ac:	2300      	movs	r3, #0
}
 800b3ae:	4618      	mov	r0, r3
 800b3b0:	3710      	adds	r7, #16
 800b3b2:	46bd      	mov	sp, r7
 800b3b4:	bd80      	pop	{r7, pc}
 800b3b6:	bf00      	nop
 800b3b8:	80002000 	.word	0x80002000

0800b3bc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800b3bc:	b480      	push	{r7}
 800b3be:	b083      	sub	sp, #12
 800b3c0:	af00      	add	r7, sp, #0
 800b3c2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	699b      	ldr	r3, [r3, #24]
 800b3ca:	f003 0302 	and.w	r3, r3, #2
 800b3ce:	2b02      	cmp	r3, #2
 800b3d0:	d103      	bne.n	800b3da <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	2200      	movs	r2, #0
 800b3d8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	699b      	ldr	r3, [r3, #24]
 800b3e0:	f003 0301 	and.w	r3, r3, #1
 800b3e4:	2b01      	cmp	r3, #1
 800b3e6:	d007      	beq.n	800b3f8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	699a      	ldr	r2, [r3, #24]
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	f042 0201 	orr.w	r2, r2, #1
 800b3f6:	619a      	str	r2, [r3, #24]
  }
}
 800b3f8:	bf00      	nop
 800b3fa:	370c      	adds	r7, #12
 800b3fc:	46bd      	mov	sp, r7
 800b3fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b402:	4770      	bx	lr

0800b404 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800b404:	b580      	push	{r7, lr}
 800b406:	b084      	sub	sp, #16
 800b408:	af00      	add	r7, sp, #0
 800b40a:	60f8      	str	r0, [r7, #12]
 800b40c:	60b9      	str	r1, [r7, #8]
 800b40e:	603b      	str	r3, [r7, #0]
 800b410:	4613      	mov	r3, r2
 800b412:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b414:	e022      	b.n	800b45c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b416:	683b      	ldr	r3, [r7, #0]
 800b418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b41c:	d01e      	beq.n	800b45c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b41e:	f7ff f8e3 	bl	800a5e8 <HAL_GetTick>
 800b422:	4602      	mov	r2, r0
 800b424:	69bb      	ldr	r3, [r7, #24]
 800b426:	1ad3      	subs	r3, r2, r3
 800b428:	683a      	ldr	r2, [r7, #0]
 800b42a:	429a      	cmp	r2, r3
 800b42c:	d302      	bcc.n	800b434 <I2C_WaitOnFlagUntilTimeout+0x30>
 800b42e:	683b      	ldr	r3, [r7, #0]
 800b430:	2b00      	cmp	r3, #0
 800b432:	d113      	bne.n	800b45c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b438:	f043 0220 	orr.w	r2, r3, #32
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	2220      	movs	r2, #32
 800b444:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	2200      	movs	r2, #0
 800b44c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	2200      	movs	r2, #0
 800b454:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800b458:	2301      	movs	r3, #1
 800b45a:	e00f      	b.n	800b47c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	699a      	ldr	r2, [r3, #24]
 800b462:	68bb      	ldr	r3, [r7, #8]
 800b464:	4013      	ands	r3, r2
 800b466:	68ba      	ldr	r2, [r7, #8]
 800b468:	429a      	cmp	r2, r3
 800b46a:	bf0c      	ite	eq
 800b46c:	2301      	moveq	r3, #1
 800b46e:	2300      	movne	r3, #0
 800b470:	b2db      	uxtb	r3, r3
 800b472:	461a      	mov	r2, r3
 800b474:	79fb      	ldrb	r3, [r7, #7]
 800b476:	429a      	cmp	r2, r3
 800b478:	d0cd      	beq.n	800b416 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b47a:	2300      	movs	r3, #0
}
 800b47c:	4618      	mov	r0, r3
 800b47e:	3710      	adds	r7, #16
 800b480:	46bd      	mov	sp, r7
 800b482:	bd80      	pop	{r7, pc}

0800b484 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800b484:	b580      	push	{r7, lr}
 800b486:	b084      	sub	sp, #16
 800b488:	af00      	add	r7, sp, #0
 800b48a:	60f8      	str	r0, [r7, #12]
 800b48c:	60b9      	str	r1, [r7, #8]
 800b48e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800b490:	e02c      	b.n	800b4ec <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b492:	687a      	ldr	r2, [r7, #4]
 800b494:	68b9      	ldr	r1, [r7, #8]
 800b496:	68f8      	ldr	r0, [r7, #12]
 800b498:	f000 f870 	bl	800b57c <I2C_IsErrorOccurred>
 800b49c:	4603      	mov	r3, r0
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d001      	beq.n	800b4a6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800b4a2:	2301      	movs	r3, #1
 800b4a4:	e02a      	b.n	800b4fc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b4a6:	68bb      	ldr	r3, [r7, #8]
 800b4a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4ac:	d01e      	beq.n	800b4ec <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b4ae:	f7ff f89b 	bl	800a5e8 <HAL_GetTick>
 800b4b2:	4602      	mov	r2, r0
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	1ad3      	subs	r3, r2, r3
 800b4b8:	68ba      	ldr	r2, [r7, #8]
 800b4ba:	429a      	cmp	r2, r3
 800b4bc:	d302      	bcc.n	800b4c4 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800b4be:	68bb      	ldr	r3, [r7, #8]
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d113      	bne.n	800b4ec <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b4c8:	f043 0220 	orr.w	r2, r3, #32
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	2220      	movs	r2, #32
 800b4d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	2200      	movs	r2, #0
 800b4dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	2200      	movs	r2, #0
 800b4e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800b4e8:	2301      	movs	r3, #1
 800b4ea:	e007      	b.n	800b4fc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	699b      	ldr	r3, [r3, #24]
 800b4f2:	f003 0302 	and.w	r3, r3, #2
 800b4f6:	2b02      	cmp	r3, #2
 800b4f8:	d1cb      	bne.n	800b492 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800b4fa:	2300      	movs	r3, #0
}
 800b4fc:	4618      	mov	r0, r3
 800b4fe:	3710      	adds	r7, #16
 800b500:	46bd      	mov	sp, r7
 800b502:	bd80      	pop	{r7, pc}

0800b504 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800b504:	b580      	push	{r7, lr}
 800b506:	b084      	sub	sp, #16
 800b508:	af00      	add	r7, sp, #0
 800b50a:	60f8      	str	r0, [r7, #12]
 800b50c:	60b9      	str	r1, [r7, #8]
 800b50e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b510:	e028      	b.n	800b564 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b512:	687a      	ldr	r2, [r7, #4]
 800b514:	68b9      	ldr	r1, [r7, #8]
 800b516:	68f8      	ldr	r0, [r7, #12]
 800b518:	f000 f830 	bl	800b57c <I2C_IsErrorOccurred>
 800b51c:	4603      	mov	r3, r0
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d001      	beq.n	800b526 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800b522:	2301      	movs	r3, #1
 800b524:	e026      	b.n	800b574 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b526:	f7ff f85f 	bl	800a5e8 <HAL_GetTick>
 800b52a:	4602      	mov	r2, r0
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	1ad3      	subs	r3, r2, r3
 800b530:	68ba      	ldr	r2, [r7, #8]
 800b532:	429a      	cmp	r2, r3
 800b534:	d302      	bcc.n	800b53c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800b536:	68bb      	ldr	r3, [r7, #8]
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d113      	bne.n	800b564 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b540:	f043 0220 	orr.w	r2, r3, #32
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	2220      	movs	r2, #32
 800b54c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	2200      	movs	r2, #0
 800b554:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	2200      	movs	r2, #0
 800b55c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800b560:	2301      	movs	r3, #1
 800b562:	e007      	b.n	800b574 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b564:	68fb      	ldr	r3, [r7, #12]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	699b      	ldr	r3, [r3, #24]
 800b56a:	f003 0320 	and.w	r3, r3, #32
 800b56e:	2b20      	cmp	r3, #32
 800b570:	d1cf      	bne.n	800b512 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800b572:	2300      	movs	r3, #0
}
 800b574:	4618      	mov	r0, r3
 800b576:	3710      	adds	r7, #16
 800b578:	46bd      	mov	sp, r7
 800b57a:	bd80      	pop	{r7, pc}

0800b57c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b57c:	b580      	push	{r7, lr}
 800b57e:	b08a      	sub	sp, #40	; 0x28
 800b580:	af00      	add	r7, sp, #0
 800b582:	60f8      	str	r0, [r7, #12]
 800b584:	60b9      	str	r1, [r7, #8]
 800b586:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b588:	2300      	movs	r3, #0
 800b58a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	699b      	ldr	r3, [r3, #24]
 800b594:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800b596:	2300      	movs	r3, #0
 800b598:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800b59e:	69bb      	ldr	r3, [r7, #24]
 800b5a0:	f003 0310 	and.w	r3, r3, #16
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d075      	beq.n	800b694 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	2210      	movs	r2, #16
 800b5ae:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b5b0:	e056      	b.n	800b660 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800b5b2:	68bb      	ldr	r3, [r7, #8]
 800b5b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5b8:	d052      	beq.n	800b660 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800b5ba:	f7ff f815 	bl	800a5e8 <HAL_GetTick>
 800b5be:	4602      	mov	r2, r0
 800b5c0:	69fb      	ldr	r3, [r7, #28]
 800b5c2:	1ad3      	subs	r3, r2, r3
 800b5c4:	68ba      	ldr	r2, [r7, #8]
 800b5c6:	429a      	cmp	r2, r3
 800b5c8:	d302      	bcc.n	800b5d0 <I2C_IsErrorOccurred+0x54>
 800b5ca:	68bb      	ldr	r3, [r7, #8]
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d147      	bne.n	800b660 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800b5d0:	68fb      	ldr	r3, [r7, #12]
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	685b      	ldr	r3, [r3, #4]
 800b5d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b5da:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800b5e2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	699b      	ldr	r3, [r3, #24]
 800b5ea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b5ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b5f2:	d12e      	bne.n	800b652 <I2C_IsErrorOccurred+0xd6>
 800b5f4:	697b      	ldr	r3, [r7, #20]
 800b5f6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b5fa:	d02a      	beq.n	800b652 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 800b5fc:	7cfb      	ldrb	r3, [r7, #19]
 800b5fe:	2b20      	cmp	r3, #32
 800b600:	d027      	beq.n	800b652 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	685a      	ldr	r2, [r3, #4]
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b610:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800b612:	f7fe ffe9 	bl	800a5e8 <HAL_GetTick>
 800b616:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b618:	e01b      	b.n	800b652 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800b61a:	f7fe ffe5 	bl	800a5e8 <HAL_GetTick>
 800b61e:	4602      	mov	r2, r0
 800b620:	69fb      	ldr	r3, [r7, #28]
 800b622:	1ad3      	subs	r3, r2, r3
 800b624:	2b19      	cmp	r3, #25
 800b626:	d914      	bls.n	800b652 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b62c:	f043 0220 	orr.w	r2, r3, #32
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	2220      	movs	r2, #32
 800b638:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	2200      	movs	r2, #0
 800b640:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	2200      	movs	r2, #0
 800b648:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 800b64c:	2301      	movs	r3, #1
 800b64e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	699b      	ldr	r3, [r3, #24]
 800b658:	f003 0320 	and.w	r3, r3, #32
 800b65c:	2b20      	cmp	r3, #32
 800b65e:	d1dc      	bne.n	800b61a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	699b      	ldr	r3, [r3, #24]
 800b666:	f003 0320 	and.w	r3, r3, #32
 800b66a:	2b20      	cmp	r3, #32
 800b66c:	d003      	beq.n	800b676 <I2C_IsErrorOccurred+0xfa>
 800b66e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b672:	2b00      	cmp	r3, #0
 800b674:	d09d      	beq.n	800b5b2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800b676:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d103      	bne.n	800b686 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	2220      	movs	r2, #32
 800b684:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800b686:	6a3b      	ldr	r3, [r7, #32]
 800b688:	f043 0304 	orr.w	r3, r3, #4
 800b68c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800b68e:	2301      	movs	r3, #1
 800b690:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	699b      	ldr	r3, [r3, #24]
 800b69a:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800b69c:	69bb      	ldr	r3, [r7, #24]
 800b69e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d00b      	beq.n	800b6be <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800b6a6:	6a3b      	ldr	r3, [r7, #32]
 800b6a8:	f043 0301 	orr.w	r3, r3, #1
 800b6ac:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b6b6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b6b8:	2301      	movs	r3, #1
 800b6ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800b6be:	69bb      	ldr	r3, [r7, #24]
 800b6c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	d00b      	beq.n	800b6e0 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800b6c8:	6a3b      	ldr	r3, [r7, #32]
 800b6ca:	f043 0308 	orr.w	r3, r3, #8
 800b6ce:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800b6d8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b6da:	2301      	movs	r3, #1
 800b6dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800b6e0:	69bb      	ldr	r3, [r7, #24]
 800b6e2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d00b      	beq.n	800b702 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800b6ea:	6a3b      	ldr	r3, [r7, #32]
 800b6ec:	f043 0302 	orr.w	r3, r3, #2
 800b6f0:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b6fa:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b6fc:	2301      	movs	r3, #1
 800b6fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800b702:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b706:	2b00      	cmp	r3, #0
 800b708:	d01c      	beq.n	800b744 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800b70a:	68f8      	ldr	r0, [r7, #12]
 800b70c:	f7ff fe56 	bl	800b3bc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	6859      	ldr	r1, [r3, #4]
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	681a      	ldr	r2, [r3, #0]
 800b71a:	4b0d      	ldr	r3, [pc, #52]	; (800b750 <I2C_IsErrorOccurred+0x1d4>)
 800b71c:	400b      	ands	r3, r1
 800b71e:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800b720:	68fb      	ldr	r3, [r7, #12]
 800b722:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b724:	6a3b      	ldr	r3, [r7, #32]
 800b726:	431a      	orrs	r2, r3
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	2220      	movs	r2, #32
 800b730:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	2200      	movs	r2, #0
 800b738:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	2200      	movs	r2, #0
 800b740:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800b744:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800b748:	4618      	mov	r0, r3
 800b74a:	3728      	adds	r7, #40	; 0x28
 800b74c:	46bd      	mov	sp, r7
 800b74e:	bd80      	pop	{r7, pc}
 800b750:	fe00e800 	.word	0xfe00e800

0800b754 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800b754:	b480      	push	{r7}
 800b756:	b087      	sub	sp, #28
 800b758:	af00      	add	r7, sp, #0
 800b75a:	60f8      	str	r0, [r7, #12]
 800b75c:	607b      	str	r3, [r7, #4]
 800b75e:	460b      	mov	r3, r1
 800b760:	817b      	strh	r3, [r7, #10]
 800b762:	4613      	mov	r3, r2
 800b764:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b766:	897b      	ldrh	r3, [r7, #10]
 800b768:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800b76c:	7a7b      	ldrb	r3, [r7, #9]
 800b76e:	041b      	lsls	r3, r3, #16
 800b770:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b774:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b77a:	6a3b      	ldr	r3, [r7, #32]
 800b77c:	4313      	orrs	r3, r2
 800b77e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b782:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	685a      	ldr	r2, [r3, #4]
 800b78a:	6a3b      	ldr	r3, [r7, #32]
 800b78c:	0d5b      	lsrs	r3, r3, #21
 800b78e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800b792:	4b08      	ldr	r3, [pc, #32]	; (800b7b4 <I2C_TransferConfig+0x60>)
 800b794:	430b      	orrs	r3, r1
 800b796:	43db      	mvns	r3, r3
 800b798:	ea02 0103 	and.w	r1, r2, r3
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	697a      	ldr	r2, [r7, #20]
 800b7a2:	430a      	orrs	r2, r1
 800b7a4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800b7a6:	bf00      	nop
 800b7a8:	371c      	adds	r7, #28
 800b7aa:	46bd      	mov	sp, r7
 800b7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7b0:	4770      	bx	lr
 800b7b2:	bf00      	nop
 800b7b4:	03ff63ff 	.word	0x03ff63ff

0800b7b8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800b7b8:	b480      	push	{r7}
 800b7ba:	b083      	sub	sp, #12
 800b7bc:	af00      	add	r7, sp, #0
 800b7be:	6078      	str	r0, [r7, #4]
 800b7c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b7c8:	b2db      	uxtb	r3, r3
 800b7ca:	2b20      	cmp	r3, #32
 800b7cc:	d138      	bne.n	800b840 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b7d4:	2b01      	cmp	r3, #1
 800b7d6:	d101      	bne.n	800b7dc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800b7d8:	2302      	movs	r3, #2
 800b7da:	e032      	b.n	800b842 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	2201      	movs	r2, #1
 800b7e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	2224      	movs	r2, #36	; 0x24
 800b7e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	681a      	ldr	r2, [r3, #0]
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	f022 0201 	bic.w	r2, r2, #1
 800b7fa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	681a      	ldr	r2, [r3, #0]
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800b80a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	6819      	ldr	r1, [r3, #0]
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	683a      	ldr	r2, [r7, #0]
 800b818:	430a      	orrs	r2, r1
 800b81a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	681a      	ldr	r2, [r3, #0]
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	f042 0201 	orr.w	r2, r2, #1
 800b82a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	2220      	movs	r2, #32
 800b830:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	2200      	movs	r2, #0
 800b838:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b83c:	2300      	movs	r3, #0
 800b83e:	e000      	b.n	800b842 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800b840:	2302      	movs	r3, #2
  }
}
 800b842:	4618      	mov	r0, r3
 800b844:	370c      	adds	r7, #12
 800b846:	46bd      	mov	sp, r7
 800b848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b84c:	4770      	bx	lr

0800b84e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800b84e:	b480      	push	{r7}
 800b850:	b085      	sub	sp, #20
 800b852:	af00      	add	r7, sp, #0
 800b854:	6078      	str	r0, [r7, #4]
 800b856:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b85e:	b2db      	uxtb	r3, r3
 800b860:	2b20      	cmp	r3, #32
 800b862:	d139      	bne.n	800b8d8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b86a:	2b01      	cmp	r3, #1
 800b86c:	d101      	bne.n	800b872 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800b86e:	2302      	movs	r3, #2
 800b870:	e033      	b.n	800b8da <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	2201      	movs	r2, #1
 800b876:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	2224      	movs	r2, #36	; 0x24
 800b87e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	681a      	ldr	r2, [r3, #0]
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	f022 0201 	bic.w	r2, r2, #1
 800b890:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800b8a0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800b8a2:	683b      	ldr	r3, [r7, #0]
 800b8a4:	021b      	lsls	r3, r3, #8
 800b8a6:	68fa      	ldr	r2, [r7, #12]
 800b8a8:	4313      	orrs	r3, r2
 800b8aa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	68fa      	ldr	r2, [r7, #12]
 800b8b2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	681a      	ldr	r2, [r3, #0]
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	f042 0201 	orr.w	r2, r2, #1
 800b8c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	2220      	movs	r2, #32
 800b8c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	2200      	movs	r2, #0
 800b8d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b8d4:	2300      	movs	r3, #0
 800b8d6:	e000      	b.n	800b8da <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800b8d8:	2302      	movs	r3, #2
  }
}
 800b8da:	4618      	mov	r0, r3
 800b8dc:	3714      	adds	r7, #20
 800b8de:	46bd      	mov	sp, r7
 800b8e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e4:	4770      	bx	lr
	...

0800b8e8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800b8e8:	b480      	push	{r7}
 800b8ea:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800b8ec:	4b04      	ldr	r3, [pc, #16]	; (800b900 <HAL_PWREx_GetVoltageRange+0x18>)
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800b8f4:	4618      	mov	r0, r3
 800b8f6:	46bd      	mov	sp, r7
 800b8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8fc:	4770      	bx	lr
 800b8fe:	bf00      	nop
 800b900:	40007000 	.word	0x40007000

0800b904 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800b904:	b480      	push	{r7}
 800b906:	b085      	sub	sp, #20
 800b908:	af00      	add	r7, sp, #0
 800b90a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b912:	d130      	bne.n	800b976 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800b914:	4b23      	ldr	r3, [pc, #140]	; (800b9a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800b91c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b920:	d038      	beq.n	800b994 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800b922:	4b20      	ldr	r3, [pc, #128]	; (800b9a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800b92a:	4a1e      	ldr	r2, [pc, #120]	; (800b9a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b92c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b930:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800b932:	4b1d      	ldr	r3, [pc, #116]	; (800b9a8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	2232      	movs	r2, #50	; 0x32
 800b938:	fb02 f303 	mul.w	r3, r2, r3
 800b93c:	4a1b      	ldr	r2, [pc, #108]	; (800b9ac <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800b93e:	fba2 2303 	umull	r2, r3, r2, r3
 800b942:	0c9b      	lsrs	r3, r3, #18
 800b944:	3301      	adds	r3, #1
 800b946:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b948:	e002      	b.n	800b950 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	3b01      	subs	r3, #1
 800b94e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b950:	4b14      	ldr	r3, [pc, #80]	; (800b9a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b952:	695b      	ldr	r3, [r3, #20]
 800b954:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b958:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b95c:	d102      	bne.n	800b964 <HAL_PWREx_ControlVoltageScaling+0x60>
 800b95e:	68fb      	ldr	r3, [r7, #12]
 800b960:	2b00      	cmp	r3, #0
 800b962:	d1f2      	bne.n	800b94a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800b964:	4b0f      	ldr	r3, [pc, #60]	; (800b9a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b966:	695b      	ldr	r3, [r3, #20]
 800b968:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b96c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b970:	d110      	bne.n	800b994 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800b972:	2303      	movs	r3, #3
 800b974:	e00f      	b.n	800b996 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800b976:	4b0b      	ldr	r3, [pc, #44]	; (800b9a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800b97e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b982:	d007      	beq.n	800b994 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800b984:	4b07      	ldr	r3, [pc, #28]	; (800b9a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800b98c:	4a05      	ldr	r2, [pc, #20]	; (800b9a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b98e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800b992:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800b994:	2300      	movs	r3, #0
}
 800b996:	4618      	mov	r0, r3
 800b998:	3714      	adds	r7, #20
 800b99a:	46bd      	mov	sp, r7
 800b99c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9a0:	4770      	bx	lr
 800b9a2:	bf00      	nop
 800b9a4:	40007000 	.word	0x40007000
 800b9a8:	20000014 	.word	0x20000014
 800b9ac:	431bde83 	.word	0x431bde83

0800b9b0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b9b0:	b580      	push	{r7, lr}
 800b9b2:	b088      	sub	sp, #32
 800b9b4:	af00      	add	r7, sp, #0
 800b9b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d102      	bne.n	800b9c4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800b9be:	2301      	movs	r3, #1
 800b9c0:	f000 bc02 	b.w	800c1c8 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b9c4:	4b96      	ldr	r3, [pc, #600]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800b9c6:	689b      	ldr	r3, [r3, #8]
 800b9c8:	f003 030c 	and.w	r3, r3, #12
 800b9cc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b9ce:	4b94      	ldr	r3, [pc, #592]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800b9d0:	68db      	ldr	r3, [r3, #12]
 800b9d2:	f003 0303 	and.w	r3, r3, #3
 800b9d6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	f003 0310 	and.w	r3, r3, #16
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	f000 80e4 	beq.w	800bbae <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800b9e6:	69bb      	ldr	r3, [r7, #24]
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d007      	beq.n	800b9fc <HAL_RCC_OscConfig+0x4c>
 800b9ec:	69bb      	ldr	r3, [r7, #24]
 800b9ee:	2b0c      	cmp	r3, #12
 800b9f0:	f040 808b 	bne.w	800bb0a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800b9f4:	697b      	ldr	r3, [r7, #20]
 800b9f6:	2b01      	cmp	r3, #1
 800b9f8:	f040 8087 	bne.w	800bb0a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800b9fc:	4b88      	ldr	r3, [pc, #544]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	f003 0302 	and.w	r3, r3, #2
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d005      	beq.n	800ba14 <HAL_RCC_OscConfig+0x64>
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	699b      	ldr	r3, [r3, #24]
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	d101      	bne.n	800ba14 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800ba10:	2301      	movs	r3, #1
 800ba12:	e3d9      	b.n	800c1c8 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	6a1a      	ldr	r2, [r3, #32]
 800ba18:	4b81      	ldr	r3, [pc, #516]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	f003 0308 	and.w	r3, r3, #8
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d004      	beq.n	800ba2e <HAL_RCC_OscConfig+0x7e>
 800ba24:	4b7e      	ldr	r3, [pc, #504]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ba2c:	e005      	b.n	800ba3a <HAL_RCC_OscConfig+0x8a>
 800ba2e:	4b7c      	ldr	r3, [pc, #496]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800ba30:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ba34:	091b      	lsrs	r3, r3, #4
 800ba36:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ba3a:	4293      	cmp	r3, r2
 800ba3c:	d223      	bcs.n	800ba86 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	6a1b      	ldr	r3, [r3, #32]
 800ba42:	4618      	mov	r0, r3
 800ba44:	f000 fd8c 	bl	800c560 <RCC_SetFlashLatencyFromMSIRange>
 800ba48:	4603      	mov	r3, r0
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d001      	beq.n	800ba52 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800ba4e:	2301      	movs	r3, #1
 800ba50:	e3ba      	b.n	800c1c8 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800ba52:	4b73      	ldr	r3, [pc, #460]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	4a72      	ldr	r2, [pc, #456]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800ba58:	f043 0308 	orr.w	r3, r3, #8
 800ba5c:	6013      	str	r3, [r2, #0]
 800ba5e:	4b70      	ldr	r3, [pc, #448]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	6a1b      	ldr	r3, [r3, #32]
 800ba6a:	496d      	ldr	r1, [pc, #436]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800ba6c:	4313      	orrs	r3, r2
 800ba6e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800ba70:	4b6b      	ldr	r3, [pc, #428]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800ba72:	685b      	ldr	r3, [r3, #4]
 800ba74:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	69db      	ldr	r3, [r3, #28]
 800ba7c:	021b      	lsls	r3, r3, #8
 800ba7e:	4968      	ldr	r1, [pc, #416]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800ba80:	4313      	orrs	r3, r2
 800ba82:	604b      	str	r3, [r1, #4]
 800ba84:	e025      	b.n	800bad2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800ba86:	4b66      	ldr	r3, [pc, #408]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	4a65      	ldr	r2, [pc, #404]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800ba8c:	f043 0308 	orr.w	r3, r3, #8
 800ba90:	6013      	str	r3, [r2, #0]
 800ba92:	4b63      	ldr	r3, [pc, #396]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	6a1b      	ldr	r3, [r3, #32]
 800ba9e:	4960      	ldr	r1, [pc, #384]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800baa0:	4313      	orrs	r3, r2
 800baa2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800baa4:	4b5e      	ldr	r3, [pc, #376]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800baa6:	685b      	ldr	r3, [r3, #4]
 800baa8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	69db      	ldr	r3, [r3, #28]
 800bab0:	021b      	lsls	r3, r3, #8
 800bab2:	495b      	ldr	r1, [pc, #364]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800bab4:	4313      	orrs	r3, r2
 800bab6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800bab8:	69bb      	ldr	r3, [r7, #24]
 800baba:	2b00      	cmp	r3, #0
 800babc:	d109      	bne.n	800bad2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	6a1b      	ldr	r3, [r3, #32]
 800bac2:	4618      	mov	r0, r3
 800bac4:	f000 fd4c 	bl	800c560 <RCC_SetFlashLatencyFromMSIRange>
 800bac8:	4603      	mov	r3, r0
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d001      	beq.n	800bad2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800bace:	2301      	movs	r3, #1
 800bad0:	e37a      	b.n	800c1c8 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800bad2:	f000 fc81 	bl	800c3d8 <HAL_RCC_GetSysClockFreq>
 800bad6:	4602      	mov	r2, r0
 800bad8:	4b51      	ldr	r3, [pc, #324]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800bada:	689b      	ldr	r3, [r3, #8]
 800badc:	091b      	lsrs	r3, r3, #4
 800bade:	f003 030f 	and.w	r3, r3, #15
 800bae2:	4950      	ldr	r1, [pc, #320]	; (800bc24 <HAL_RCC_OscConfig+0x274>)
 800bae4:	5ccb      	ldrb	r3, [r1, r3]
 800bae6:	f003 031f 	and.w	r3, r3, #31
 800baea:	fa22 f303 	lsr.w	r3, r2, r3
 800baee:	4a4e      	ldr	r2, [pc, #312]	; (800bc28 <HAL_RCC_OscConfig+0x278>)
 800baf0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800baf2:	4b4e      	ldr	r3, [pc, #312]	; (800bc2c <HAL_RCC_OscConfig+0x27c>)
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	4618      	mov	r0, r3
 800baf8:	f7fe fd26 	bl	800a548 <HAL_InitTick>
 800bafc:	4603      	mov	r3, r0
 800bafe:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800bb00:	7bfb      	ldrb	r3, [r7, #15]
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	d052      	beq.n	800bbac <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800bb06:	7bfb      	ldrb	r3, [r7, #15]
 800bb08:	e35e      	b.n	800c1c8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	699b      	ldr	r3, [r3, #24]
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d032      	beq.n	800bb78 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800bb12:	4b43      	ldr	r3, [pc, #268]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	4a42      	ldr	r2, [pc, #264]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800bb18:	f043 0301 	orr.w	r3, r3, #1
 800bb1c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800bb1e:	f7fe fd63 	bl	800a5e8 <HAL_GetTick>
 800bb22:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800bb24:	e008      	b.n	800bb38 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800bb26:	f7fe fd5f 	bl	800a5e8 <HAL_GetTick>
 800bb2a:	4602      	mov	r2, r0
 800bb2c:	693b      	ldr	r3, [r7, #16]
 800bb2e:	1ad3      	subs	r3, r2, r3
 800bb30:	2b02      	cmp	r3, #2
 800bb32:	d901      	bls.n	800bb38 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800bb34:	2303      	movs	r3, #3
 800bb36:	e347      	b.n	800c1c8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800bb38:	4b39      	ldr	r3, [pc, #228]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	f003 0302 	and.w	r3, r3, #2
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d0f0      	beq.n	800bb26 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800bb44:	4b36      	ldr	r3, [pc, #216]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	4a35      	ldr	r2, [pc, #212]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800bb4a:	f043 0308 	orr.w	r3, r3, #8
 800bb4e:	6013      	str	r3, [r2, #0]
 800bb50:	4b33      	ldr	r3, [pc, #204]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	6a1b      	ldr	r3, [r3, #32]
 800bb5c:	4930      	ldr	r1, [pc, #192]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800bb5e:	4313      	orrs	r3, r2
 800bb60:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800bb62:	4b2f      	ldr	r3, [pc, #188]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800bb64:	685b      	ldr	r3, [r3, #4]
 800bb66:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	69db      	ldr	r3, [r3, #28]
 800bb6e:	021b      	lsls	r3, r3, #8
 800bb70:	492b      	ldr	r1, [pc, #172]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800bb72:	4313      	orrs	r3, r2
 800bb74:	604b      	str	r3, [r1, #4]
 800bb76:	e01a      	b.n	800bbae <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800bb78:	4b29      	ldr	r3, [pc, #164]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	4a28      	ldr	r2, [pc, #160]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800bb7e:	f023 0301 	bic.w	r3, r3, #1
 800bb82:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800bb84:	f7fe fd30 	bl	800a5e8 <HAL_GetTick>
 800bb88:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800bb8a:	e008      	b.n	800bb9e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800bb8c:	f7fe fd2c 	bl	800a5e8 <HAL_GetTick>
 800bb90:	4602      	mov	r2, r0
 800bb92:	693b      	ldr	r3, [r7, #16]
 800bb94:	1ad3      	subs	r3, r2, r3
 800bb96:	2b02      	cmp	r3, #2
 800bb98:	d901      	bls.n	800bb9e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800bb9a:	2303      	movs	r3, #3
 800bb9c:	e314      	b.n	800c1c8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800bb9e:	4b20      	ldr	r3, [pc, #128]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800bba0:	681b      	ldr	r3, [r3, #0]
 800bba2:	f003 0302 	and.w	r3, r3, #2
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d1f0      	bne.n	800bb8c <HAL_RCC_OscConfig+0x1dc>
 800bbaa:	e000      	b.n	800bbae <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800bbac:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	f003 0301 	and.w	r3, r3, #1
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d073      	beq.n	800bca2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800bbba:	69bb      	ldr	r3, [r7, #24]
 800bbbc:	2b08      	cmp	r3, #8
 800bbbe:	d005      	beq.n	800bbcc <HAL_RCC_OscConfig+0x21c>
 800bbc0:	69bb      	ldr	r3, [r7, #24]
 800bbc2:	2b0c      	cmp	r3, #12
 800bbc4:	d10e      	bne.n	800bbe4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800bbc6:	697b      	ldr	r3, [r7, #20]
 800bbc8:	2b03      	cmp	r3, #3
 800bbca:	d10b      	bne.n	800bbe4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bbcc:	4b14      	ldr	r3, [pc, #80]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d063      	beq.n	800bca0 <HAL_RCC_OscConfig+0x2f0>
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	685b      	ldr	r3, [r3, #4]
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d15f      	bne.n	800bca0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800bbe0:	2301      	movs	r3, #1
 800bbe2:	e2f1      	b.n	800c1c8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	685b      	ldr	r3, [r3, #4]
 800bbe8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bbec:	d106      	bne.n	800bbfc <HAL_RCC_OscConfig+0x24c>
 800bbee:	4b0c      	ldr	r3, [pc, #48]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	4a0b      	ldr	r2, [pc, #44]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800bbf4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bbf8:	6013      	str	r3, [r2, #0]
 800bbfa:	e025      	b.n	800bc48 <HAL_RCC_OscConfig+0x298>
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	685b      	ldr	r3, [r3, #4]
 800bc00:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800bc04:	d114      	bne.n	800bc30 <HAL_RCC_OscConfig+0x280>
 800bc06:	4b06      	ldr	r3, [pc, #24]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	4a05      	ldr	r2, [pc, #20]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800bc0c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800bc10:	6013      	str	r3, [r2, #0]
 800bc12:	4b03      	ldr	r3, [pc, #12]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	4a02      	ldr	r2, [pc, #8]	; (800bc20 <HAL_RCC_OscConfig+0x270>)
 800bc18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bc1c:	6013      	str	r3, [r2, #0]
 800bc1e:	e013      	b.n	800bc48 <HAL_RCC_OscConfig+0x298>
 800bc20:	40021000 	.word	0x40021000
 800bc24:	08010878 	.word	0x08010878
 800bc28:	20000014 	.word	0x20000014
 800bc2c:	2000001c 	.word	0x2000001c
 800bc30:	4ba0      	ldr	r3, [pc, #640]	; (800beb4 <HAL_RCC_OscConfig+0x504>)
 800bc32:	681b      	ldr	r3, [r3, #0]
 800bc34:	4a9f      	ldr	r2, [pc, #636]	; (800beb4 <HAL_RCC_OscConfig+0x504>)
 800bc36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800bc3a:	6013      	str	r3, [r2, #0]
 800bc3c:	4b9d      	ldr	r3, [pc, #628]	; (800beb4 <HAL_RCC_OscConfig+0x504>)
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	4a9c      	ldr	r2, [pc, #624]	; (800beb4 <HAL_RCC_OscConfig+0x504>)
 800bc42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800bc46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	685b      	ldr	r3, [r3, #4]
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d013      	beq.n	800bc78 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bc50:	f7fe fcca 	bl	800a5e8 <HAL_GetTick>
 800bc54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800bc56:	e008      	b.n	800bc6a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800bc58:	f7fe fcc6 	bl	800a5e8 <HAL_GetTick>
 800bc5c:	4602      	mov	r2, r0
 800bc5e:	693b      	ldr	r3, [r7, #16]
 800bc60:	1ad3      	subs	r3, r2, r3
 800bc62:	2b64      	cmp	r3, #100	; 0x64
 800bc64:	d901      	bls.n	800bc6a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800bc66:	2303      	movs	r3, #3
 800bc68:	e2ae      	b.n	800c1c8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800bc6a:	4b92      	ldr	r3, [pc, #584]	; (800beb4 <HAL_RCC_OscConfig+0x504>)
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d0f0      	beq.n	800bc58 <HAL_RCC_OscConfig+0x2a8>
 800bc76:	e014      	b.n	800bca2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bc78:	f7fe fcb6 	bl	800a5e8 <HAL_GetTick>
 800bc7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800bc7e:	e008      	b.n	800bc92 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800bc80:	f7fe fcb2 	bl	800a5e8 <HAL_GetTick>
 800bc84:	4602      	mov	r2, r0
 800bc86:	693b      	ldr	r3, [r7, #16]
 800bc88:	1ad3      	subs	r3, r2, r3
 800bc8a:	2b64      	cmp	r3, #100	; 0x64
 800bc8c:	d901      	bls.n	800bc92 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800bc8e:	2303      	movs	r3, #3
 800bc90:	e29a      	b.n	800c1c8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800bc92:	4b88      	ldr	r3, [pc, #544]	; (800beb4 <HAL_RCC_OscConfig+0x504>)
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d1f0      	bne.n	800bc80 <HAL_RCC_OscConfig+0x2d0>
 800bc9e:	e000      	b.n	800bca2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bca0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	f003 0302 	and.w	r3, r3, #2
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d060      	beq.n	800bd70 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800bcae:	69bb      	ldr	r3, [r7, #24]
 800bcb0:	2b04      	cmp	r3, #4
 800bcb2:	d005      	beq.n	800bcc0 <HAL_RCC_OscConfig+0x310>
 800bcb4:	69bb      	ldr	r3, [r7, #24]
 800bcb6:	2b0c      	cmp	r3, #12
 800bcb8:	d119      	bne.n	800bcee <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800bcba:	697b      	ldr	r3, [r7, #20]
 800bcbc:	2b02      	cmp	r3, #2
 800bcbe:	d116      	bne.n	800bcee <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800bcc0:	4b7c      	ldr	r3, [pc, #496]	; (800beb4 <HAL_RCC_OscConfig+0x504>)
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d005      	beq.n	800bcd8 <HAL_RCC_OscConfig+0x328>
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	68db      	ldr	r3, [r3, #12]
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d101      	bne.n	800bcd8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800bcd4:	2301      	movs	r3, #1
 800bcd6:	e277      	b.n	800c1c8 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bcd8:	4b76      	ldr	r3, [pc, #472]	; (800beb4 <HAL_RCC_OscConfig+0x504>)
 800bcda:	685b      	ldr	r3, [r3, #4]
 800bcdc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	691b      	ldr	r3, [r3, #16]
 800bce4:	061b      	lsls	r3, r3, #24
 800bce6:	4973      	ldr	r1, [pc, #460]	; (800beb4 <HAL_RCC_OscConfig+0x504>)
 800bce8:	4313      	orrs	r3, r2
 800bcea:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800bcec:	e040      	b.n	800bd70 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	68db      	ldr	r3, [r3, #12]
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	d023      	beq.n	800bd3e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800bcf6:	4b6f      	ldr	r3, [pc, #444]	; (800beb4 <HAL_RCC_OscConfig+0x504>)
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	4a6e      	ldr	r2, [pc, #440]	; (800beb4 <HAL_RCC_OscConfig+0x504>)
 800bcfc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bd00:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bd02:	f7fe fc71 	bl	800a5e8 <HAL_GetTick>
 800bd06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800bd08:	e008      	b.n	800bd1c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800bd0a:	f7fe fc6d 	bl	800a5e8 <HAL_GetTick>
 800bd0e:	4602      	mov	r2, r0
 800bd10:	693b      	ldr	r3, [r7, #16]
 800bd12:	1ad3      	subs	r3, r2, r3
 800bd14:	2b02      	cmp	r3, #2
 800bd16:	d901      	bls.n	800bd1c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800bd18:	2303      	movs	r3, #3
 800bd1a:	e255      	b.n	800c1c8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800bd1c:	4b65      	ldr	r3, [pc, #404]	; (800beb4 <HAL_RCC_OscConfig+0x504>)
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d0f0      	beq.n	800bd0a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bd28:	4b62      	ldr	r3, [pc, #392]	; (800beb4 <HAL_RCC_OscConfig+0x504>)
 800bd2a:	685b      	ldr	r3, [r3, #4]
 800bd2c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	691b      	ldr	r3, [r3, #16]
 800bd34:	061b      	lsls	r3, r3, #24
 800bd36:	495f      	ldr	r1, [pc, #380]	; (800beb4 <HAL_RCC_OscConfig+0x504>)
 800bd38:	4313      	orrs	r3, r2
 800bd3a:	604b      	str	r3, [r1, #4]
 800bd3c:	e018      	b.n	800bd70 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800bd3e:	4b5d      	ldr	r3, [pc, #372]	; (800beb4 <HAL_RCC_OscConfig+0x504>)
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	4a5c      	ldr	r2, [pc, #368]	; (800beb4 <HAL_RCC_OscConfig+0x504>)
 800bd44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bd48:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bd4a:	f7fe fc4d 	bl	800a5e8 <HAL_GetTick>
 800bd4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800bd50:	e008      	b.n	800bd64 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800bd52:	f7fe fc49 	bl	800a5e8 <HAL_GetTick>
 800bd56:	4602      	mov	r2, r0
 800bd58:	693b      	ldr	r3, [r7, #16]
 800bd5a:	1ad3      	subs	r3, r2, r3
 800bd5c:	2b02      	cmp	r3, #2
 800bd5e:	d901      	bls.n	800bd64 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800bd60:	2303      	movs	r3, #3
 800bd62:	e231      	b.n	800c1c8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800bd64:	4b53      	ldr	r3, [pc, #332]	; (800beb4 <HAL_RCC_OscConfig+0x504>)
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d1f0      	bne.n	800bd52 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	f003 0308 	and.w	r3, r3, #8
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d03c      	beq.n	800bdf6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	695b      	ldr	r3, [r3, #20]
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d01c      	beq.n	800bdbe <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800bd84:	4b4b      	ldr	r3, [pc, #300]	; (800beb4 <HAL_RCC_OscConfig+0x504>)
 800bd86:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bd8a:	4a4a      	ldr	r2, [pc, #296]	; (800beb4 <HAL_RCC_OscConfig+0x504>)
 800bd8c:	f043 0301 	orr.w	r3, r3, #1
 800bd90:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bd94:	f7fe fc28 	bl	800a5e8 <HAL_GetTick>
 800bd98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800bd9a:	e008      	b.n	800bdae <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bd9c:	f7fe fc24 	bl	800a5e8 <HAL_GetTick>
 800bda0:	4602      	mov	r2, r0
 800bda2:	693b      	ldr	r3, [r7, #16]
 800bda4:	1ad3      	subs	r3, r2, r3
 800bda6:	2b02      	cmp	r3, #2
 800bda8:	d901      	bls.n	800bdae <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800bdaa:	2303      	movs	r3, #3
 800bdac:	e20c      	b.n	800c1c8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800bdae:	4b41      	ldr	r3, [pc, #260]	; (800beb4 <HAL_RCC_OscConfig+0x504>)
 800bdb0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bdb4:	f003 0302 	and.w	r3, r3, #2
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d0ef      	beq.n	800bd9c <HAL_RCC_OscConfig+0x3ec>
 800bdbc:	e01b      	b.n	800bdf6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800bdbe:	4b3d      	ldr	r3, [pc, #244]	; (800beb4 <HAL_RCC_OscConfig+0x504>)
 800bdc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bdc4:	4a3b      	ldr	r2, [pc, #236]	; (800beb4 <HAL_RCC_OscConfig+0x504>)
 800bdc6:	f023 0301 	bic.w	r3, r3, #1
 800bdca:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bdce:	f7fe fc0b 	bl	800a5e8 <HAL_GetTick>
 800bdd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800bdd4:	e008      	b.n	800bde8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bdd6:	f7fe fc07 	bl	800a5e8 <HAL_GetTick>
 800bdda:	4602      	mov	r2, r0
 800bddc:	693b      	ldr	r3, [r7, #16]
 800bdde:	1ad3      	subs	r3, r2, r3
 800bde0:	2b02      	cmp	r3, #2
 800bde2:	d901      	bls.n	800bde8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800bde4:	2303      	movs	r3, #3
 800bde6:	e1ef      	b.n	800c1c8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800bde8:	4b32      	ldr	r3, [pc, #200]	; (800beb4 <HAL_RCC_OscConfig+0x504>)
 800bdea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bdee:	f003 0302 	and.w	r3, r3, #2
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d1ef      	bne.n	800bdd6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	f003 0304 	and.w	r3, r3, #4
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	f000 80a6 	beq.w	800bf50 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800be04:	2300      	movs	r3, #0
 800be06:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800be08:	4b2a      	ldr	r3, [pc, #168]	; (800beb4 <HAL_RCC_OscConfig+0x504>)
 800be0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800be10:	2b00      	cmp	r3, #0
 800be12:	d10d      	bne.n	800be30 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800be14:	4b27      	ldr	r3, [pc, #156]	; (800beb4 <HAL_RCC_OscConfig+0x504>)
 800be16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be18:	4a26      	ldr	r2, [pc, #152]	; (800beb4 <HAL_RCC_OscConfig+0x504>)
 800be1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800be1e:	6593      	str	r3, [r2, #88]	; 0x58
 800be20:	4b24      	ldr	r3, [pc, #144]	; (800beb4 <HAL_RCC_OscConfig+0x504>)
 800be22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800be28:	60bb      	str	r3, [r7, #8]
 800be2a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800be2c:	2301      	movs	r3, #1
 800be2e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800be30:	4b21      	ldr	r3, [pc, #132]	; (800beb8 <HAL_RCC_OscConfig+0x508>)
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d118      	bne.n	800be6e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800be3c:	4b1e      	ldr	r3, [pc, #120]	; (800beb8 <HAL_RCC_OscConfig+0x508>)
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	4a1d      	ldr	r2, [pc, #116]	; (800beb8 <HAL_RCC_OscConfig+0x508>)
 800be42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800be46:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800be48:	f7fe fbce 	bl	800a5e8 <HAL_GetTick>
 800be4c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800be4e:	e008      	b.n	800be62 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800be50:	f7fe fbca 	bl	800a5e8 <HAL_GetTick>
 800be54:	4602      	mov	r2, r0
 800be56:	693b      	ldr	r3, [r7, #16]
 800be58:	1ad3      	subs	r3, r2, r3
 800be5a:	2b02      	cmp	r3, #2
 800be5c:	d901      	bls.n	800be62 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800be5e:	2303      	movs	r3, #3
 800be60:	e1b2      	b.n	800c1c8 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800be62:	4b15      	ldr	r3, [pc, #84]	; (800beb8 <HAL_RCC_OscConfig+0x508>)
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d0f0      	beq.n	800be50 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	689b      	ldr	r3, [r3, #8]
 800be72:	2b01      	cmp	r3, #1
 800be74:	d108      	bne.n	800be88 <HAL_RCC_OscConfig+0x4d8>
 800be76:	4b0f      	ldr	r3, [pc, #60]	; (800beb4 <HAL_RCC_OscConfig+0x504>)
 800be78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800be7c:	4a0d      	ldr	r2, [pc, #52]	; (800beb4 <HAL_RCC_OscConfig+0x504>)
 800be7e:	f043 0301 	orr.w	r3, r3, #1
 800be82:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800be86:	e029      	b.n	800bedc <HAL_RCC_OscConfig+0x52c>
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	689b      	ldr	r3, [r3, #8]
 800be8c:	2b05      	cmp	r3, #5
 800be8e:	d115      	bne.n	800bebc <HAL_RCC_OscConfig+0x50c>
 800be90:	4b08      	ldr	r3, [pc, #32]	; (800beb4 <HAL_RCC_OscConfig+0x504>)
 800be92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800be96:	4a07      	ldr	r2, [pc, #28]	; (800beb4 <HAL_RCC_OscConfig+0x504>)
 800be98:	f043 0304 	orr.w	r3, r3, #4
 800be9c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800bea0:	4b04      	ldr	r3, [pc, #16]	; (800beb4 <HAL_RCC_OscConfig+0x504>)
 800bea2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bea6:	4a03      	ldr	r2, [pc, #12]	; (800beb4 <HAL_RCC_OscConfig+0x504>)
 800bea8:	f043 0301 	orr.w	r3, r3, #1
 800beac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800beb0:	e014      	b.n	800bedc <HAL_RCC_OscConfig+0x52c>
 800beb2:	bf00      	nop
 800beb4:	40021000 	.word	0x40021000
 800beb8:	40007000 	.word	0x40007000
 800bebc:	4b9a      	ldr	r3, [pc, #616]	; (800c128 <HAL_RCC_OscConfig+0x778>)
 800bebe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bec2:	4a99      	ldr	r2, [pc, #612]	; (800c128 <HAL_RCC_OscConfig+0x778>)
 800bec4:	f023 0301 	bic.w	r3, r3, #1
 800bec8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800becc:	4b96      	ldr	r3, [pc, #600]	; (800c128 <HAL_RCC_OscConfig+0x778>)
 800bece:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bed2:	4a95      	ldr	r2, [pc, #596]	; (800c128 <HAL_RCC_OscConfig+0x778>)
 800bed4:	f023 0304 	bic.w	r3, r3, #4
 800bed8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	689b      	ldr	r3, [r3, #8]
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d016      	beq.n	800bf12 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bee4:	f7fe fb80 	bl	800a5e8 <HAL_GetTick>
 800bee8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800beea:	e00a      	b.n	800bf02 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800beec:	f7fe fb7c 	bl	800a5e8 <HAL_GetTick>
 800bef0:	4602      	mov	r2, r0
 800bef2:	693b      	ldr	r3, [r7, #16]
 800bef4:	1ad3      	subs	r3, r2, r3
 800bef6:	f241 3288 	movw	r2, #5000	; 0x1388
 800befa:	4293      	cmp	r3, r2
 800befc:	d901      	bls.n	800bf02 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800befe:	2303      	movs	r3, #3
 800bf00:	e162      	b.n	800c1c8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bf02:	4b89      	ldr	r3, [pc, #548]	; (800c128 <HAL_RCC_OscConfig+0x778>)
 800bf04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bf08:	f003 0302 	and.w	r3, r3, #2
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d0ed      	beq.n	800beec <HAL_RCC_OscConfig+0x53c>
 800bf10:	e015      	b.n	800bf3e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bf12:	f7fe fb69 	bl	800a5e8 <HAL_GetTick>
 800bf16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800bf18:	e00a      	b.n	800bf30 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bf1a:	f7fe fb65 	bl	800a5e8 <HAL_GetTick>
 800bf1e:	4602      	mov	r2, r0
 800bf20:	693b      	ldr	r3, [r7, #16]
 800bf22:	1ad3      	subs	r3, r2, r3
 800bf24:	f241 3288 	movw	r2, #5000	; 0x1388
 800bf28:	4293      	cmp	r3, r2
 800bf2a:	d901      	bls.n	800bf30 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800bf2c:	2303      	movs	r3, #3
 800bf2e:	e14b      	b.n	800c1c8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800bf30:	4b7d      	ldr	r3, [pc, #500]	; (800c128 <HAL_RCC_OscConfig+0x778>)
 800bf32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bf36:	f003 0302 	and.w	r3, r3, #2
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d1ed      	bne.n	800bf1a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800bf3e:	7ffb      	ldrb	r3, [r7, #31]
 800bf40:	2b01      	cmp	r3, #1
 800bf42:	d105      	bne.n	800bf50 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800bf44:	4b78      	ldr	r3, [pc, #480]	; (800c128 <HAL_RCC_OscConfig+0x778>)
 800bf46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bf48:	4a77      	ldr	r2, [pc, #476]	; (800c128 <HAL_RCC_OscConfig+0x778>)
 800bf4a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bf4e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	f003 0320 	and.w	r3, r3, #32
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d03c      	beq.n	800bfd6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d01c      	beq.n	800bf9e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800bf64:	4b70      	ldr	r3, [pc, #448]	; (800c128 <HAL_RCC_OscConfig+0x778>)
 800bf66:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800bf6a:	4a6f      	ldr	r2, [pc, #444]	; (800c128 <HAL_RCC_OscConfig+0x778>)
 800bf6c:	f043 0301 	orr.w	r3, r3, #1
 800bf70:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bf74:	f7fe fb38 	bl	800a5e8 <HAL_GetTick>
 800bf78:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800bf7a:	e008      	b.n	800bf8e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800bf7c:	f7fe fb34 	bl	800a5e8 <HAL_GetTick>
 800bf80:	4602      	mov	r2, r0
 800bf82:	693b      	ldr	r3, [r7, #16]
 800bf84:	1ad3      	subs	r3, r2, r3
 800bf86:	2b02      	cmp	r3, #2
 800bf88:	d901      	bls.n	800bf8e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800bf8a:	2303      	movs	r3, #3
 800bf8c:	e11c      	b.n	800c1c8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800bf8e:	4b66      	ldr	r3, [pc, #408]	; (800c128 <HAL_RCC_OscConfig+0x778>)
 800bf90:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800bf94:	f003 0302 	and.w	r3, r3, #2
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d0ef      	beq.n	800bf7c <HAL_RCC_OscConfig+0x5cc>
 800bf9c:	e01b      	b.n	800bfd6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800bf9e:	4b62      	ldr	r3, [pc, #392]	; (800c128 <HAL_RCC_OscConfig+0x778>)
 800bfa0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800bfa4:	4a60      	ldr	r2, [pc, #384]	; (800c128 <HAL_RCC_OscConfig+0x778>)
 800bfa6:	f023 0301 	bic.w	r3, r3, #1
 800bfaa:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bfae:	f7fe fb1b 	bl	800a5e8 <HAL_GetTick>
 800bfb2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800bfb4:	e008      	b.n	800bfc8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800bfb6:	f7fe fb17 	bl	800a5e8 <HAL_GetTick>
 800bfba:	4602      	mov	r2, r0
 800bfbc:	693b      	ldr	r3, [r7, #16]
 800bfbe:	1ad3      	subs	r3, r2, r3
 800bfc0:	2b02      	cmp	r3, #2
 800bfc2:	d901      	bls.n	800bfc8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800bfc4:	2303      	movs	r3, #3
 800bfc6:	e0ff      	b.n	800c1c8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800bfc8:	4b57      	ldr	r3, [pc, #348]	; (800c128 <HAL_RCC_OscConfig+0x778>)
 800bfca:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800bfce:	f003 0302 	and.w	r3, r3, #2
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d1ef      	bne.n	800bfb6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	f000 80f3 	beq.w	800c1c6 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bfe4:	2b02      	cmp	r3, #2
 800bfe6:	f040 80c9 	bne.w	800c17c <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800bfea:	4b4f      	ldr	r3, [pc, #316]	; (800c128 <HAL_RCC_OscConfig+0x778>)
 800bfec:	68db      	ldr	r3, [r3, #12]
 800bfee:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800bff0:	697b      	ldr	r3, [r7, #20]
 800bff2:	f003 0203 	and.w	r2, r3, #3
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bffa:	429a      	cmp	r2, r3
 800bffc:	d12c      	bne.n	800c058 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800bffe:	697b      	ldr	r3, [r7, #20]
 800c000:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c008:	3b01      	subs	r3, #1
 800c00a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800c00c:	429a      	cmp	r2, r3
 800c00e:	d123      	bne.n	800c058 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800c010:	697b      	ldr	r3, [r7, #20]
 800c012:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c01a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800c01c:	429a      	cmp	r2, r3
 800c01e:	d11b      	bne.n	800c058 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800c020:	697b      	ldr	r3, [r7, #20]
 800c022:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c02a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800c02c:	429a      	cmp	r2, r3
 800c02e:	d113      	bne.n	800c058 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800c030:	697b      	ldr	r3, [r7, #20]
 800c032:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c03a:	085b      	lsrs	r3, r3, #1
 800c03c:	3b01      	subs	r3, #1
 800c03e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800c040:	429a      	cmp	r2, r3
 800c042:	d109      	bne.n	800c058 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800c044:	697b      	ldr	r3, [r7, #20]
 800c046:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c04e:	085b      	lsrs	r3, r3, #1
 800c050:	3b01      	subs	r3, #1
 800c052:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800c054:	429a      	cmp	r2, r3
 800c056:	d06b      	beq.n	800c130 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800c058:	69bb      	ldr	r3, [r7, #24]
 800c05a:	2b0c      	cmp	r3, #12
 800c05c:	d062      	beq.n	800c124 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800c05e:	4b32      	ldr	r3, [pc, #200]	; (800c128 <HAL_RCC_OscConfig+0x778>)
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800c066:	2b00      	cmp	r3, #0
 800c068:	d001      	beq.n	800c06e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800c06a:	2301      	movs	r3, #1
 800c06c:	e0ac      	b.n	800c1c8 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800c06e:	4b2e      	ldr	r3, [pc, #184]	; (800c128 <HAL_RCC_OscConfig+0x778>)
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	4a2d      	ldr	r2, [pc, #180]	; (800c128 <HAL_RCC_OscConfig+0x778>)
 800c074:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800c078:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800c07a:	f7fe fab5 	bl	800a5e8 <HAL_GetTick>
 800c07e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c080:	e008      	b.n	800c094 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c082:	f7fe fab1 	bl	800a5e8 <HAL_GetTick>
 800c086:	4602      	mov	r2, r0
 800c088:	693b      	ldr	r3, [r7, #16]
 800c08a:	1ad3      	subs	r3, r2, r3
 800c08c:	2b02      	cmp	r3, #2
 800c08e:	d901      	bls.n	800c094 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800c090:	2303      	movs	r3, #3
 800c092:	e099      	b.n	800c1c8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c094:	4b24      	ldr	r3, [pc, #144]	; (800c128 <HAL_RCC_OscConfig+0x778>)
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d1f0      	bne.n	800c082 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800c0a0:	4b21      	ldr	r3, [pc, #132]	; (800c128 <HAL_RCC_OscConfig+0x778>)
 800c0a2:	68da      	ldr	r2, [r3, #12]
 800c0a4:	4b21      	ldr	r3, [pc, #132]	; (800c12c <HAL_RCC_OscConfig+0x77c>)
 800c0a6:	4013      	ands	r3, r2
 800c0a8:	687a      	ldr	r2, [r7, #4]
 800c0aa:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800c0ac:	687a      	ldr	r2, [r7, #4]
 800c0ae:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800c0b0:	3a01      	subs	r2, #1
 800c0b2:	0112      	lsls	r2, r2, #4
 800c0b4:	4311      	orrs	r1, r2
 800c0b6:	687a      	ldr	r2, [r7, #4]
 800c0b8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800c0ba:	0212      	lsls	r2, r2, #8
 800c0bc:	4311      	orrs	r1, r2
 800c0be:	687a      	ldr	r2, [r7, #4]
 800c0c0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800c0c2:	0852      	lsrs	r2, r2, #1
 800c0c4:	3a01      	subs	r2, #1
 800c0c6:	0552      	lsls	r2, r2, #21
 800c0c8:	4311      	orrs	r1, r2
 800c0ca:	687a      	ldr	r2, [r7, #4]
 800c0cc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800c0ce:	0852      	lsrs	r2, r2, #1
 800c0d0:	3a01      	subs	r2, #1
 800c0d2:	0652      	lsls	r2, r2, #25
 800c0d4:	4311      	orrs	r1, r2
 800c0d6:	687a      	ldr	r2, [r7, #4]
 800c0d8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800c0da:	06d2      	lsls	r2, r2, #27
 800c0dc:	430a      	orrs	r2, r1
 800c0de:	4912      	ldr	r1, [pc, #72]	; (800c128 <HAL_RCC_OscConfig+0x778>)
 800c0e0:	4313      	orrs	r3, r2
 800c0e2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800c0e4:	4b10      	ldr	r3, [pc, #64]	; (800c128 <HAL_RCC_OscConfig+0x778>)
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	4a0f      	ldr	r2, [pc, #60]	; (800c128 <HAL_RCC_OscConfig+0x778>)
 800c0ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800c0ee:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800c0f0:	4b0d      	ldr	r3, [pc, #52]	; (800c128 <HAL_RCC_OscConfig+0x778>)
 800c0f2:	68db      	ldr	r3, [r3, #12]
 800c0f4:	4a0c      	ldr	r2, [pc, #48]	; (800c128 <HAL_RCC_OscConfig+0x778>)
 800c0f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800c0fa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800c0fc:	f7fe fa74 	bl	800a5e8 <HAL_GetTick>
 800c100:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c102:	e008      	b.n	800c116 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c104:	f7fe fa70 	bl	800a5e8 <HAL_GetTick>
 800c108:	4602      	mov	r2, r0
 800c10a:	693b      	ldr	r3, [r7, #16]
 800c10c:	1ad3      	subs	r3, r2, r3
 800c10e:	2b02      	cmp	r3, #2
 800c110:	d901      	bls.n	800c116 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800c112:	2303      	movs	r3, #3
 800c114:	e058      	b.n	800c1c8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c116:	4b04      	ldr	r3, [pc, #16]	; (800c128 <HAL_RCC_OscConfig+0x778>)
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d0f0      	beq.n	800c104 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800c122:	e050      	b.n	800c1c6 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800c124:	2301      	movs	r3, #1
 800c126:	e04f      	b.n	800c1c8 <HAL_RCC_OscConfig+0x818>
 800c128:	40021000 	.word	0x40021000
 800c12c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c130:	4b27      	ldr	r3, [pc, #156]	; (800c1d0 <HAL_RCC_OscConfig+0x820>)
 800c132:	681b      	ldr	r3, [r3, #0]
 800c134:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c138:	2b00      	cmp	r3, #0
 800c13a:	d144      	bne.n	800c1c6 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800c13c:	4b24      	ldr	r3, [pc, #144]	; (800c1d0 <HAL_RCC_OscConfig+0x820>)
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	4a23      	ldr	r2, [pc, #140]	; (800c1d0 <HAL_RCC_OscConfig+0x820>)
 800c142:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800c146:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800c148:	4b21      	ldr	r3, [pc, #132]	; (800c1d0 <HAL_RCC_OscConfig+0x820>)
 800c14a:	68db      	ldr	r3, [r3, #12]
 800c14c:	4a20      	ldr	r2, [pc, #128]	; (800c1d0 <HAL_RCC_OscConfig+0x820>)
 800c14e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800c152:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800c154:	f7fe fa48 	bl	800a5e8 <HAL_GetTick>
 800c158:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c15a:	e008      	b.n	800c16e <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c15c:	f7fe fa44 	bl	800a5e8 <HAL_GetTick>
 800c160:	4602      	mov	r2, r0
 800c162:	693b      	ldr	r3, [r7, #16]
 800c164:	1ad3      	subs	r3, r2, r3
 800c166:	2b02      	cmp	r3, #2
 800c168:	d901      	bls.n	800c16e <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800c16a:	2303      	movs	r3, #3
 800c16c:	e02c      	b.n	800c1c8 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c16e:	4b18      	ldr	r3, [pc, #96]	; (800c1d0 <HAL_RCC_OscConfig+0x820>)
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c176:	2b00      	cmp	r3, #0
 800c178:	d0f0      	beq.n	800c15c <HAL_RCC_OscConfig+0x7ac>
 800c17a:	e024      	b.n	800c1c6 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800c17c:	69bb      	ldr	r3, [r7, #24]
 800c17e:	2b0c      	cmp	r3, #12
 800c180:	d01f      	beq.n	800c1c2 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c182:	4b13      	ldr	r3, [pc, #76]	; (800c1d0 <HAL_RCC_OscConfig+0x820>)
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	4a12      	ldr	r2, [pc, #72]	; (800c1d0 <HAL_RCC_OscConfig+0x820>)
 800c188:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800c18c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c18e:	f7fe fa2b 	bl	800a5e8 <HAL_GetTick>
 800c192:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c194:	e008      	b.n	800c1a8 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c196:	f7fe fa27 	bl	800a5e8 <HAL_GetTick>
 800c19a:	4602      	mov	r2, r0
 800c19c:	693b      	ldr	r3, [r7, #16]
 800c19e:	1ad3      	subs	r3, r2, r3
 800c1a0:	2b02      	cmp	r3, #2
 800c1a2:	d901      	bls.n	800c1a8 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 800c1a4:	2303      	movs	r3, #3
 800c1a6:	e00f      	b.n	800c1c8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c1a8:	4b09      	ldr	r3, [pc, #36]	; (800c1d0 <HAL_RCC_OscConfig+0x820>)
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d1f0      	bne.n	800c196 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800c1b4:	4b06      	ldr	r3, [pc, #24]	; (800c1d0 <HAL_RCC_OscConfig+0x820>)
 800c1b6:	68da      	ldr	r2, [r3, #12]
 800c1b8:	4905      	ldr	r1, [pc, #20]	; (800c1d0 <HAL_RCC_OscConfig+0x820>)
 800c1ba:	4b06      	ldr	r3, [pc, #24]	; (800c1d4 <HAL_RCC_OscConfig+0x824>)
 800c1bc:	4013      	ands	r3, r2
 800c1be:	60cb      	str	r3, [r1, #12]
 800c1c0:	e001      	b.n	800c1c6 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800c1c2:	2301      	movs	r3, #1
 800c1c4:	e000      	b.n	800c1c8 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800c1c6:	2300      	movs	r3, #0
}
 800c1c8:	4618      	mov	r0, r3
 800c1ca:	3720      	adds	r7, #32
 800c1cc:	46bd      	mov	sp, r7
 800c1ce:	bd80      	pop	{r7, pc}
 800c1d0:	40021000 	.word	0x40021000
 800c1d4:	feeefffc 	.word	0xfeeefffc

0800c1d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c1d8:	b580      	push	{r7, lr}
 800c1da:	b084      	sub	sp, #16
 800c1dc:	af00      	add	r7, sp, #0
 800c1de:	6078      	str	r0, [r7, #4]
 800c1e0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d101      	bne.n	800c1ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800c1e8:	2301      	movs	r3, #1
 800c1ea:	e0e7      	b.n	800c3bc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800c1ec:	4b75      	ldr	r3, [pc, #468]	; (800c3c4 <HAL_RCC_ClockConfig+0x1ec>)
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	f003 0307 	and.w	r3, r3, #7
 800c1f4:	683a      	ldr	r2, [r7, #0]
 800c1f6:	429a      	cmp	r2, r3
 800c1f8:	d910      	bls.n	800c21c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c1fa:	4b72      	ldr	r3, [pc, #456]	; (800c3c4 <HAL_RCC_ClockConfig+0x1ec>)
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	f023 0207 	bic.w	r2, r3, #7
 800c202:	4970      	ldr	r1, [pc, #448]	; (800c3c4 <HAL_RCC_ClockConfig+0x1ec>)
 800c204:	683b      	ldr	r3, [r7, #0]
 800c206:	4313      	orrs	r3, r2
 800c208:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800c20a:	4b6e      	ldr	r3, [pc, #440]	; (800c3c4 <HAL_RCC_ClockConfig+0x1ec>)
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	f003 0307 	and.w	r3, r3, #7
 800c212:	683a      	ldr	r2, [r7, #0]
 800c214:	429a      	cmp	r2, r3
 800c216:	d001      	beq.n	800c21c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800c218:	2301      	movs	r3, #1
 800c21a:	e0cf      	b.n	800c3bc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	f003 0302 	and.w	r3, r3, #2
 800c224:	2b00      	cmp	r3, #0
 800c226:	d010      	beq.n	800c24a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	689a      	ldr	r2, [r3, #8]
 800c22c:	4b66      	ldr	r3, [pc, #408]	; (800c3c8 <HAL_RCC_ClockConfig+0x1f0>)
 800c22e:	689b      	ldr	r3, [r3, #8]
 800c230:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c234:	429a      	cmp	r2, r3
 800c236:	d908      	bls.n	800c24a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c238:	4b63      	ldr	r3, [pc, #396]	; (800c3c8 <HAL_RCC_ClockConfig+0x1f0>)
 800c23a:	689b      	ldr	r3, [r3, #8]
 800c23c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	689b      	ldr	r3, [r3, #8]
 800c244:	4960      	ldr	r1, [pc, #384]	; (800c3c8 <HAL_RCC_ClockConfig+0x1f0>)
 800c246:	4313      	orrs	r3, r2
 800c248:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	681b      	ldr	r3, [r3, #0]
 800c24e:	f003 0301 	and.w	r3, r3, #1
 800c252:	2b00      	cmp	r3, #0
 800c254:	d04c      	beq.n	800c2f0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	685b      	ldr	r3, [r3, #4]
 800c25a:	2b03      	cmp	r3, #3
 800c25c:	d107      	bne.n	800c26e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c25e:	4b5a      	ldr	r3, [pc, #360]	; (800c3c8 <HAL_RCC_ClockConfig+0x1f0>)
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c266:	2b00      	cmp	r3, #0
 800c268:	d121      	bne.n	800c2ae <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800c26a:	2301      	movs	r3, #1
 800c26c:	e0a6      	b.n	800c3bc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	685b      	ldr	r3, [r3, #4]
 800c272:	2b02      	cmp	r3, #2
 800c274:	d107      	bne.n	800c286 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c276:	4b54      	ldr	r3, [pc, #336]	; (800c3c8 <HAL_RCC_ClockConfig+0x1f0>)
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c27e:	2b00      	cmp	r3, #0
 800c280:	d115      	bne.n	800c2ae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800c282:	2301      	movs	r3, #1
 800c284:	e09a      	b.n	800c3bc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	685b      	ldr	r3, [r3, #4]
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	d107      	bne.n	800c29e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800c28e:	4b4e      	ldr	r3, [pc, #312]	; (800c3c8 <HAL_RCC_ClockConfig+0x1f0>)
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	f003 0302 	and.w	r3, r3, #2
 800c296:	2b00      	cmp	r3, #0
 800c298:	d109      	bne.n	800c2ae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800c29a:	2301      	movs	r3, #1
 800c29c:	e08e      	b.n	800c3bc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c29e:	4b4a      	ldr	r3, [pc, #296]	; (800c3c8 <HAL_RCC_ClockConfig+0x1f0>)
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d101      	bne.n	800c2ae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800c2aa:	2301      	movs	r3, #1
 800c2ac:	e086      	b.n	800c3bc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800c2ae:	4b46      	ldr	r3, [pc, #280]	; (800c3c8 <HAL_RCC_ClockConfig+0x1f0>)
 800c2b0:	689b      	ldr	r3, [r3, #8]
 800c2b2:	f023 0203 	bic.w	r2, r3, #3
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	685b      	ldr	r3, [r3, #4]
 800c2ba:	4943      	ldr	r1, [pc, #268]	; (800c3c8 <HAL_RCC_ClockConfig+0x1f0>)
 800c2bc:	4313      	orrs	r3, r2
 800c2be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c2c0:	f7fe f992 	bl	800a5e8 <HAL_GetTick>
 800c2c4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c2c6:	e00a      	b.n	800c2de <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c2c8:	f7fe f98e 	bl	800a5e8 <HAL_GetTick>
 800c2cc:	4602      	mov	r2, r0
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	1ad3      	subs	r3, r2, r3
 800c2d2:	f241 3288 	movw	r2, #5000	; 0x1388
 800c2d6:	4293      	cmp	r3, r2
 800c2d8:	d901      	bls.n	800c2de <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800c2da:	2303      	movs	r3, #3
 800c2dc:	e06e      	b.n	800c3bc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c2de:	4b3a      	ldr	r3, [pc, #232]	; (800c3c8 <HAL_RCC_ClockConfig+0x1f0>)
 800c2e0:	689b      	ldr	r3, [r3, #8]
 800c2e2:	f003 020c 	and.w	r2, r3, #12
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	685b      	ldr	r3, [r3, #4]
 800c2ea:	009b      	lsls	r3, r3, #2
 800c2ec:	429a      	cmp	r2, r3
 800c2ee:	d1eb      	bne.n	800c2c8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	f003 0302 	and.w	r3, r3, #2
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d010      	beq.n	800c31e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	689a      	ldr	r2, [r3, #8]
 800c300:	4b31      	ldr	r3, [pc, #196]	; (800c3c8 <HAL_RCC_ClockConfig+0x1f0>)
 800c302:	689b      	ldr	r3, [r3, #8]
 800c304:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c308:	429a      	cmp	r2, r3
 800c30a:	d208      	bcs.n	800c31e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c30c:	4b2e      	ldr	r3, [pc, #184]	; (800c3c8 <HAL_RCC_ClockConfig+0x1f0>)
 800c30e:	689b      	ldr	r3, [r3, #8]
 800c310:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	689b      	ldr	r3, [r3, #8]
 800c318:	492b      	ldr	r1, [pc, #172]	; (800c3c8 <HAL_RCC_ClockConfig+0x1f0>)
 800c31a:	4313      	orrs	r3, r2
 800c31c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800c31e:	4b29      	ldr	r3, [pc, #164]	; (800c3c4 <HAL_RCC_ClockConfig+0x1ec>)
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	f003 0307 	and.w	r3, r3, #7
 800c326:	683a      	ldr	r2, [r7, #0]
 800c328:	429a      	cmp	r2, r3
 800c32a:	d210      	bcs.n	800c34e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c32c:	4b25      	ldr	r3, [pc, #148]	; (800c3c4 <HAL_RCC_ClockConfig+0x1ec>)
 800c32e:	681b      	ldr	r3, [r3, #0]
 800c330:	f023 0207 	bic.w	r2, r3, #7
 800c334:	4923      	ldr	r1, [pc, #140]	; (800c3c4 <HAL_RCC_ClockConfig+0x1ec>)
 800c336:	683b      	ldr	r3, [r7, #0]
 800c338:	4313      	orrs	r3, r2
 800c33a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800c33c:	4b21      	ldr	r3, [pc, #132]	; (800c3c4 <HAL_RCC_ClockConfig+0x1ec>)
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	f003 0307 	and.w	r3, r3, #7
 800c344:	683a      	ldr	r2, [r7, #0]
 800c346:	429a      	cmp	r2, r3
 800c348:	d001      	beq.n	800c34e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800c34a:	2301      	movs	r3, #1
 800c34c:	e036      	b.n	800c3bc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	f003 0304 	and.w	r3, r3, #4
 800c356:	2b00      	cmp	r3, #0
 800c358:	d008      	beq.n	800c36c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800c35a:	4b1b      	ldr	r3, [pc, #108]	; (800c3c8 <HAL_RCC_ClockConfig+0x1f0>)
 800c35c:	689b      	ldr	r3, [r3, #8]
 800c35e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	68db      	ldr	r3, [r3, #12]
 800c366:	4918      	ldr	r1, [pc, #96]	; (800c3c8 <HAL_RCC_ClockConfig+0x1f0>)
 800c368:	4313      	orrs	r3, r2
 800c36a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	f003 0308 	and.w	r3, r3, #8
 800c374:	2b00      	cmp	r3, #0
 800c376:	d009      	beq.n	800c38c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800c378:	4b13      	ldr	r3, [pc, #76]	; (800c3c8 <HAL_RCC_ClockConfig+0x1f0>)
 800c37a:	689b      	ldr	r3, [r3, #8]
 800c37c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	691b      	ldr	r3, [r3, #16]
 800c384:	00db      	lsls	r3, r3, #3
 800c386:	4910      	ldr	r1, [pc, #64]	; (800c3c8 <HAL_RCC_ClockConfig+0x1f0>)
 800c388:	4313      	orrs	r3, r2
 800c38a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800c38c:	f000 f824 	bl	800c3d8 <HAL_RCC_GetSysClockFreq>
 800c390:	4602      	mov	r2, r0
 800c392:	4b0d      	ldr	r3, [pc, #52]	; (800c3c8 <HAL_RCC_ClockConfig+0x1f0>)
 800c394:	689b      	ldr	r3, [r3, #8]
 800c396:	091b      	lsrs	r3, r3, #4
 800c398:	f003 030f 	and.w	r3, r3, #15
 800c39c:	490b      	ldr	r1, [pc, #44]	; (800c3cc <HAL_RCC_ClockConfig+0x1f4>)
 800c39e:	5ccb      	ldrb	r3, [r1, r3]
 800c3a0:	f003 031f 	and.w	r3, r3, #31
 800c3a4:	fa22 f303 	lsr.w	r3, r2, r3
 800c3a8:	4a09      	ldr	r2, [pc, #36]	; (800c3d0 <HAL_RCC_ClockConfig+0x1f8>)
 800c3aa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800c3ac:	4b09      	ldr	r3, [pc, #36]	; (800c3d4 <HAL_RCC_ClockConfig+0x1fc>)
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	4618      	mov	r0, r3
 800c3b2:	f7fe f8c9 	bl	800a548 <HAL_InitTick>
 800c3b6:	4603      	mov	r3, r0
 800c3b8:	72fb      	strb	r3, [r7, #11]

  return status;
 800c3ba:	7afb      	ldrb	r3, [r7, #11]
}
 800c3bc:	4618      	mov	r0, r3
 800c3be:	3710      	adds	r7, #16
 800c3c0:	46bd      	mov	sp, r7
 800c3c2:	bd80      	pop	{r7, pc}
 800c3c4:	40022000 	.word	0x40022000
 800c3c8:	40021000 	.word	0x40021000
 800c3cc:	08010878 	.word	0x08010878
 800c3d0:	20000014 	.word	0x20000014
 800c3d4:	2000001c 	.word	0x2000001c

0800c3d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c3d8:	b480      	push	{r7}
 800c3da:	b089      	sub	sp, #36	; 0x24
 800c3dc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800c3de:	2300      	movs	r3, #0
 800c3e0:	61fb      	str	r3, [r7, #28]
 800c3e2:	2300      	movs	r3, #0
 800c3e4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c3e6:	4b3e      	ldr	r3, [pc, #248]	; (800c4e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800c3e8:	689b      	ldr	r3, [r3, #8]
 800c3ea:	f003 030c 	and.w	r3, r3, #12
 800c3ee:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c3f0:	4b3b      	ldr	r3, [pc, #236]	; (800c4e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800c3f2:	68db      	ldr	r3, [r3, #12]
 800c3f4:	f003 0303 	and.w	r3, r3, #3
 800c3f8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800c3fa:	693b      	ldr	r3, [r7, #16]
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d005      	beq.n	800c40c <HAL_RCC_GetSysClockFreq+0x34>
 800c400:	693b      	ldr	r3, [r7, #16]
 800c402:	2b0c      	cmp	r3, #12
 800c404:	d121      	bne.n	800c44a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800c406:	68fb      	ldr	r3, [r7, #12]
 800c408:	2b01      	cmp	r3, #1
 800c40a:	d11e      	bne.n	800c44a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800c40c:	4b34      	ldr	r3, [pc, #208]	; (800c4e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800c40e:	681b      	ldr	r3, [r3, #0]
 800c410:	f003 0308 	and.w	r3, r3, #8
 800c414:	2b00      	cmp	r3, #0
 800c416:	d107      	bne.n	800c428 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800c418:	4b31      	ldr	r3, [pc, #196]	; (800c4e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800c41a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c41e:	0a1b      	lsrs	r3, r3, #8
 800c420:	f003 030f 	and.w	r3, r3, #15
 800c424:	61fb      	str	r3, [r7, #28]
 800c426:	e005      	b.n	800c434 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800c428:	4b2d      	ldr	r3, [pc, #180]	; (800c4e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	091b      	lsrs	r3, r3, #4
 800c42e:	f003 030f 	and.w	r3, r3, #15
 800c432:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800c434:	4a2b      	ldr	r2, [pc, #172]	; (800c4e4 <HAL_RCC_GetSysClockFreq+0x10c>)
 800c436:	69fb      	ldr	r3, [r7, #28]
 800c438:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c43c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800c43e:	693b      	ldr	r3, [r7, #16]
 800c440:	2b00      	cmp	r3, #0
 800c442:	d10d      	bne.n	800c460 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800c444:	69fb      	ldr	r3, [r7, #28]
 800c446:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800c448:	e00a      	b.n	800c460 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800c44a:	693b      	ldr	r3, [r7, #16]
 800c44c:	2b04      	cmp	r3, #4
 800c44e:	d102      	bne.n	800c456 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800c450:	4b25      	ldr	r3, [pc, #148]	; (800c4e8 <HAL_RCC_GetSysClockFreq+0x110>)
 800c452:	61bb      	str	r3, [r7, #24]
 800c454:	e004      	b.n	800c460 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800c456:	693b      	ldr	r3, [r7, #16]
 800c458:	2b08      	cmp	r3, #8
 800c45a:	d101      	bne.n	800c460 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800c45c:	4b23      	ldr	r3, [pc, #140]	; (800c4ec <HAL_RCC_GetSysClockFreq+0x114>)
 800c45e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800c460:	693b      	ldr	r3, [r7, #16]
 800c462:	2b0c      	cmp	r3, #12
 800c464:	d134      	bne.n	800c4d0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800c466:	4b1e      	ldr	r3, [pc, #120]	; (800c4e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800c468:	68db      	ldr	r3, [r3, #12]
 800c46a:	f003 0303 	and.w	r3, r3, #3
 800c46e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800c470:	68bb      	ldr	r3, [r7, #8]
 800c472:	2b02      	cmp	r3, #2
 800c474:	d003      	beq.n	800c47e <HAL_RCC_GetSysClockFreq+0xa6>
 800c476:	68bb      	ldr	r3, [r7, #8]
 800c478:	2b03      	cmp	r3, #3
 800c47a:	d003      	beq.n	800c484 <HAL_RCC_GetSysClockFreq+0xac>
 800c47c:	e005      	b.n	800c48a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800c47e:	4b1a      	ldr	r3, [pc, #104]	; (800c4e8 <HAL_RCC_GetSysClockFreq+0x110>)
 800c480:	617b      	str	r3, [r7, #20]
      break;
 800c482:	e005      	b.n	800c490 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800c484:	4b19      	ldr	r3, [pc, #100]	; (800c4ec <HAL_RCC_GetSysClockFreq+0x114>)
 800c486:	617b      	str	r3, [r7, #20]
      break;
 800c488:	e002      	b.n	800c490 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800c48a:	69fb      	ldr	r3, [r7, #28]
 800c48c:	617b      	str	r3, [r7, #20]
      break;
 800c48e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800c490:	4b13      	ldr	r3, [pc, #76]	; (800c4e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800c492:	68db      	ldr	r3, [r3, #12]
 800c494:	091b      	lsrs	r3, r3, #4
 800c496:	f003 0307 	and.w	r3, r3, #7
 800c49a:	3301      	adds	r3, #1
 800c49c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800c49e:	4b10      	ldr	r3, [pc, #64]	; (800c4e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800c4a0:	68db      	ldr	r3, [r3, #12]
 800c4a2:	0a1b      	lsrs	r3, r3, #8
 800c4a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c4a8:	697a      	ldr	r2, [r7, #20]
 800c4aa:	fb03 f202 	mul.w	r2, r3, r2
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	fbb2 f3f3 	udiv	r3, r2, r3
 800c4b4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800c4b6:	4b0a      	ldr	r3, [pc, #40]	; (800c4e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800c4b8:	68db      	ldr	r3, [r3, #12]
 800c4ba:	0e5b      	lsrs	r3, r3, #25
 800c4bc:	f003 0303 	and.w	r3, r3, #3
 800c4c0:	3301      	adds	r3, #1
 800c4c2:	005b      	lsls	r3, r3, #1
 800c4c4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800c4c6:	697a      	ldr	r2, [r7, #20]
 800c4c8:	683b      	ldr	r3, [r7, #0]
 800c4ca:	fbb2 f3f3 	udiv	r3, r2, r3
 800c4ce:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800c4d0:	69bb      	ldr	r3, [r7, #24]
}
 800c4d2:	4618      	mov	r0, r3
 800c4d4:	3724      	adds	r7, #36	; 0x24
 800c4d6:	46bd      	mov	sp, r7
 800c4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4dc:	4770      	bx	lr
 800c4de:	bf00      	nop
 800c4e0:	40021000 	.word	0x40021000
 800c4e4:	08010890 	.word	0x08010890
 800c4e8:	00f42400 	.word	0x00f42400
 800c4ec:	007a1200 	.word	0x007a1200

0800c4f0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c4f0:	b480      	push	{r7}
 800c4f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800c4f4:	4b03      	ldr	r3, [pc, #12]	; (800c504 <HAL_RCC_GetHCLKFreq+0x14>)
 800c4f6:	681b      	ldr	r3, [r3, #0]
}
 800c4f8:	4618      	mov	r0, r3
 800c4fa:	46bd      	mov	sp, r7
 800c4fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c500:	4770      	bx	lr
 800c502:	bf00      	nop
 800c504:	20000014 	.word	0x20000014

0800c508 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c508:	b580      	push	{r7, lr}
 800c50a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800c50c:	f7ff fff0 	bl	800c4f0 <HAL_RCC_GetHCLKFreq>
 800c510:	4602      	mov	r2, r0
 800c512:	4b06      	ldr	r3, [pc, #24]	; (800c52c <HAL_RCC_GetPCLK1Freq+0x24>)
 800c514:	689b      	ldr	r3, [r3, #8]
 800c516:	0a1b      	lsrs	r3, r3, #8
 800c518:	f003 0307 	and.w	r3, r3, #7
 800c51c:	4904      	ldr	r1, [pc, #16]	; (800c530 <HAL_RCC_GetPCLK1Freq+0x28>)
 800c51e:	5ccb      	ldrb	r3, [r1, r3]
 800c520:	f003 031f 	and.w	r3, r3, #31
 800c524:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c528:	4618      	mov	r0, r3
 800c52a:	bd80      	pop	{r7, pc}
 800c52c:	40021000 	.word	0x40021000
 800c530:	08010888 	.word	0x08010888

0800c534 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c534:	b580      	push	{r7, lr}
 800c536:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800c538:	f7ff ffda 	bl	800c4f0 <HAL_RCC_GetHCLKFreq>
 800c53c:	4602      	mov	r2, r0
 800c53e:	4b06      	ldr	r3, [pc, #24]	; (800c558 <HAL_RCC_GetPCLK2Freq+0x24>)
 800c540:	689b      	ldr	r3, [r3, #8]
 800c542:	0adb      	lsrs	r3, r3, #11
 800c544:	f003 0307 	and.w	r3, r3, #7
 800c548:	4904      	ldr	r1, [pc, #16]	; (800c55c <HAL_RCC_GetPCLK2Freq+0x28>)
 800c54a:	5ccb      	ldrb	r3, [r1, r3]
 800c54c:	f003 031f 	and.w	r3, r3, #31
 800c550:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c554:	4618      	mov	r0, r3
 800c556:	bd80      	pop	{r7, pc}
 800c558:	40021000 	.word	0x40021000
 800c55c:	08010888 	.word	0x08010888

0800c560 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800c560:	b580      	push	{r7, lr}
 800c562:	b086      	sub	sp, #24
 800c564:	af00      	add	r7, sp, #0
 800c566:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800c568:	2300      	movs	r3, #0
 800c56a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800c56c:	4b2a      	ldr	r3, [pc, #168]	; (800c618 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800c56e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c570:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c574:	2b00      	cmp	r3, #0
 800c576:	d003      	beq.n	800c580 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800c578:	f7ff f9b6 	bl	800b8e8 <HAL_PWREx_GetVoltageRange>
 800c57c:	6178      	str	r0, [r7, #20]
 800c57e:	e014      	b.n	800c5aa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800c580:	4b25      	ldr	r3, [pc, #148]	; (800c618 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800c582:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c584:	4a24      	ldr	r2, [pc, #144]	; (800c618 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800c586:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c58a:	6593      	str	r3, [r2, #88]	; 0x58
 800c58c:	4b22      	ldr	r3, [pc, #136]	; (800c618 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800c58e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c590:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c594:	60fb      	str	r3, [r7, #12]
 800c596:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800c598:	f7ff f9a6 	bl	800b8e8 <HAL_PWREx_GetVoltageRange>
 800c59c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800c59e:	4b1e      	ldr	r3, [pc, #120]	; (800c618 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800c5a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c5a2:	4a1d      	ldr	r2, [pc, #116]	; (800c618 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800c5a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c5a8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800c5aa:	697b      	ldr	r3, [r7, #20]
 800c5ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c5b0:	d10b      	bne.n	800c5ca <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	2b80      	cmp	r3, #128	; 0x80
 800c5b6:	d919      	bls.n	800c5ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	2ba0      	cmp	r3, #160	; 0xa0
 800c5bc:	d902      	bls.n	800c5c4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800c5be:	2302      	movs	r3, #2
 800c5c0:	613b      	str	r3, [r7, #16]
 800c5c2:	e013      	b.n	800c5ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800c5c4:	2301      	movs	r3, #1
 800c5c6:	613b      	str	r3, [r7, #16]
 800c5c8:	e010      	b.n	800c5ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	2b80      	cmp	r3, #128	; 0x80
 800c5ce:	d902      	bls.n	800c5d6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800c5d0:	2303      	movs	r3, #3
 800c5d2:	613b      	str	r3, [r7, #16]
 800c5d4:	e00a      	b.n	800c5ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	2b80      	cmp	r3, #128	; 0x80
 800c5da:	d102      	bne.n	800c5e2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800c5dc:	2302      	movs	r3, #2
 800c5de:	613b      	str	r3, [r7, #16]
 800c5e0:	e004      	b.n	800c5ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	2b70      	cmp	r3, #112	; 0x70
 800c5e6:	d101      	bne.n	800c5ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800c5e8:	2301      	movs	r3, #1
 800c5ea:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800c5ec:	4b0b      	ldr	r3, [pc, #44]	; (800c61c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800c5ee:	681b      	ldr	r3, [r3, #0]
 800c5f0:	f023 0207 	bic.w	r2, r3, #7
 800c5f4:	4909      	ldr	r1, [pc, #36]	; (800c61c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800c5f6:	693b      	ldr	r3, [r7, #16]
 800c5f8:	4313      	orrs	r3, r2
 800c5fa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800c5fc:	4b07      	ldr	r3, [pc, #28]	; (800c61c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	f003 0307 	and.w	r3, r3, #7
 800c604:	693a      	ldr	r2, [r7, #16]
 800c606:	429a      	cmp	r2, r3
 800c608:	d001      	beq.n	800c60e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800c60a:	2301      	movs	r3, #1
 800c60c:	e000      	b.n	800c610 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800c60e:	2300      	movs	r3, #0
}
 800c610:	4618      	mov	r0, r3
 800c612:	3718      	adds	r7, #24
 800c614:	46bd      	mov	sp, r7
 800c616:	bd80      	pop	{r7, pc}
 800c618:	40021000 	.word	0x40021000
 800c61c:	40022000 	.word	0x40022000

0800c620 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c620:	b580      	push	{r7, lr}
 800c622:	b086      	sub	sp, #24
 800c624:	af00      	add	r7, sp, #0
 800c626:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800c628:	2300      	movs	r3, #0
 800c62a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800c62c:	2300      	movs	r3, #0
 800c62e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	681b      	ldr	r3, [r3, #0]
 800c634:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c638:	2b00      	cmp	r3, #0
 800c63a:	d031      	beq.n	800c6a0 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c640:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800c644:	d01a      	beq.n	800c67c <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800c646:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800c64a:	d814      	bhi.n	800c676 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	d009      	beq.n	800c664 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800c650:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c654:	d10f      	bne.n	800c676 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800c656:	4b5d      	ldr	r3, [pc, #372]	; (800c7cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c658:	68db      	ldr	r3, [r3, #12]
 800c65a:	4a5c      	ldr	r2, [pc, #368]	; (800c7cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c65c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c660:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800c662:	e00c      	b.n	800c67e <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	3304      	adds	r3, #4
 800c668:	2100      	movs	r1, #0
 800c66a:	4618      	mov	r0, r3
 800c66c:	f000 fa22 	bl	800cab4 <RCCEx_PLLSAI1_Config>
 800c670:	4603      	mov	r3, r0
 800c672:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800c674:	e003      	b.n	800c67e <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c676:	2301      	movs	r3, #1
 800c678:	74fb      	strb	r3, [r7, #19]
      break;
 800c67a:	e000      	b.n	800c67e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800c67c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c67e:	7cfb      	ldrb	r3, [r7, #19]
 800c680:	2b00      	cmp	r3, #0
 800c682:	d10b      	bne.n	800c69c <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800c684:	4b51      	ldr	r3, [pc, #324]	; (800c7cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c686:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c68a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c692:	494e      	ldr	r1, [pc, #312]	; (800c7cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c694:	4313      	orrs	r3, r2
 800c696:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800c69a:	e001      	b.n	800c6a0 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c69c:	7cfb      	ldrb	r3, [r7, #19]
 800c69e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	681b      	ldr	r3, [r3, #0]
 800c6a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	f000 809e 	beq.w	800c7ea <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c6ae:	2300      	movs	r3, #0
 800c6b0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800c6b2:	4b46      	ldr	r3, [pc, #280]	; (800c7cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c6b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c6b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c6ba:	2b00      	cmp	r3, #0
 800c6bc:	d101      	bne.n	800c6c2 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800c6be:	2301      	movs	r3, #1
 800c6c0:	e000      	b.n	800c6c4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800c6c2:	2300      	movs	r3, #0
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d00d      	beq.n	800c6e4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c6c8:	4b40      	ldr	r3, [pc, #256]	; (800c7cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c6ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c6cc:	4a3f      	ldr	r2, [pc, #252]	; (800c7cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c6ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c6d2:	6593      	str	r3, [r2, #88]	; 0x58
 800c6d4:	4b3d      	ldr	r3, [pc, #244]	; (800c7cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c6d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c6d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c6dc:	60bb      	str	r3, [r7, #8]
 800c6de:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800c6e0:	2301      	movs	r3, #1
 800c6e2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c6e4:	4b3a      	ldr	r3, [pc, #232]	; (800c7d0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	4a39      	ldr	r2, [pc, #228]	; (800c7d0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800c6ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c6ee:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c6f0:	f7fd ff7a 	bl	800a5e8 <HAL_GetTick>
 800c6f4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800c6f6:	e009      	b.n	800c70c <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c6f8:	f7fd ff76 	bl	800a5e8 <HAL_GetTick>
 800c6fc:	4602      	mov	r2, r0
 800c6fe:	68fb      	ldr	r3, [r7, #12]
 800c700:	1ad3      	subs	r3, r2, r3
 800c702:	2b02      	cmp	r3, #2
 800c704:	d902      	bls.n	800c70c <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800c706:	2303      	movs	r3, #3
 800c708:	74fb      	strb	r3, [r7, #19]
        break;
 800c70a:	e005      	b.n	800c718 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800c70c:	4b30      	ldr	r3, [pc, #192]	; (800c7d0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800c70e:	681b      	ldr	r3, [r3, #0]
 800c710:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c714:	2b00      	cmp	r3, #0
 800c716:	d0ef      	beq.n	800c6f8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 800c718:	7cfb      	ldrb	r3, [r7, #19]
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	d15a      	bne.n	800c7d4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800c71e:	4b2b      	ldr	r3, [pc, #172]	; (800c7cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c720:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c724:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c728:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800c72a:	697b      	ldr	r3, [r7, #20]
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d01e      	beq.n	800c76e <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c734:	697a      	ldr	r2, [r7, #20]
 800c736:	429a      	cmp	r2, r3
 800c738:	d019      	beq.n	800c76e <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800c73a:	4b24      	ldr	r3, [pc, #144]	; (800c7cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c73c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c740:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c744:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800c746:	4b21      	ldr	r3, [pc, #132]	; (800c7cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c748:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c74c:	4a1f      	ldr	r2, [pc, #124]	; (800c7cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c74e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c752:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c756:	4b1d      	ldr	r3, [pc, #116]	; (800c7cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c758:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c75c:	4a1b      	ldr	r2, [pc, #108]	; (800c7cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c75e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c762:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800c766:	4a19      	ldr	r2, [pc, #100]	; (800c7cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c768:	697b      	ldr	r3, [r7, #20]
 800c76a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800c76e:	697b      	ldr	r3, [r7, #20]
 800c770:	f003 0301 	and.w	r3, r3, #1
 800c774:	2b00      	cmp	r3, #0
 800c776:	d016      	beq.n	800c7a6 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c778:	f7fd ff36 	bl	800a5e8 <HAL_GetTick>
 800c77c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c77e:	e00b      	b.n	800c798 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c780:	f7fd ff32 	bl	800a5e8 <HAL_GetTick>
 800c784:	4602      	mov	r2, r0
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	1ad3      	subs	r3, r2, r3
 800c78a:	f241 3288 	movw	r2, #5000	; 0x1388
 800c78e:	4293      	cmp	r3, r2
 800c790:	d902      	bls.n	800c798 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800c792:	2303      	movs	r3, #3
 800c794:	74fb      	strb	r3, [r7, #19]
            break;
 800c796:	e006      	b.n	800c7a6 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c798:	4b0c      	ldr	r3, [pc, #48]	; (800c7cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c79a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c79e:	f003 0302 	and.w	r3, r3, #2
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d0ec      	beq.n	800c780 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800c7a6:	7cfb      	ldrb	r3, [r7, #19]
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d10b      	bne.n	800c7c4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c7ac:	4b07      	ldr	r3, [pc, #28]	; (800c7cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c7ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c7b2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c7ba:	4904      	ldr	r1, [pc, #16]	; (800c7cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c7bc:	4313      	orrs	r3, r2
 800c7be:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800c7c2:	e009      	b.n	800c7d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c7c4:	7cfb      	ldrb	r3, [r7, #19]
 800c7c6:	74bb      	strb	r3, [r7, #18]
 800c7c8:	e006      	b.n	800c7d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800c7ca:	bf00      	nop
 800c7cc:	40021000 	.word	0x40021000
 800c7d0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c7d4:	7cfb      	ldrb	r3, [r7, #19]
 800c7d6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800c7d8:	7c7b      	ldrb	r3, [r7, #17]
 800c7da:	2b01      	cmp	r3, #1
 800c7dc:	d105      	bne.n	800c7ea <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c7de:	4b8d      	ldr	r3, [pc, #564]	; (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c7e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c7e2:	4a8c      	ldr	r2, [pc, #560]	; (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c7e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c7e8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	f003 0301 	and.w	r3, r3, #1
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	d00a      	beq.n	800c80c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800c7f6:	4b87      	ldr	r3, [pc, #540]	; (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c7f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c7fc:	f023 0203 	bic.w	r2, r3, #3
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	6a1b      	ldr	r3, [r3, #32]
 800c804:	4983      	ldr	r1, [pc, #524]	; (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c806:	4313      	orrs	r3, r2
 800c808:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	f003 0302 	and.w	r3, r3, #2
 800c814:	2b00      	cmp	r3, #0
 800c816:	d00a      	beq.n	800c82e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800c818:	4b7e      	ldr	r3, [pc, #504]	; (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c81a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c81e:	f023 020c 	bic.w	r2, r3, #12
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c826:	497b      	ldr	r1, [pc, #492]	; (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c828:	4313      	orrs	r3, r2
 800c82a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	f003 0304 	and.w	r3, r3, #4
 800c836:	2b00      	cmp	r3, #0
 800c838:	d00a      	beq.n	800c850 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800c83a:	4b76      	ldr	r3, [pc, #472]	; (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c83c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c840:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c848:	4972      	ldr	r1, [pc, #456]	; (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c84a:	4313      	orrs	r3, r2
 800c84c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	681b      	ldr	r3, [r3, #0]
 800c854:	f003 0320 	and.w	r3, r3, #32
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d00a      	beq.n	800c872 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c85c:	4b6d      	ldr	r3, [pc, #436]	; (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c85e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c862:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c86a:	496a      	ldr	r1, [pc, #424]	; (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c86c:	4313      	orrs	r3, r2
 800c86e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	d00a      	beq.n	800c894 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c87e:	4b65      	ldr	r3, [pc, #404]	; (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c880:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c884:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c88c:	4961      	ldr	r1, [pc, #388]	; (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c88e:	4313      	orrs	r3, r2
 800c890:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	681b      	ldr	r3, [r3, #0]
 800c898:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c89c:	2b00      	cmp	r3, #0
 800c89e:	d00a      	beq.n	800c8b6 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800c8a0:	4b5c      	ldr	r3, [pc, #368]	; (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c8a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c8a6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c8ae:	4959      	ldr	r1, [pc, #356]	; (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c8b0:	4313      	orrs	r3, r2
 800c8b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d00a      	beq.n	800c8d8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800c8c2:	4b54      	ldr	r3, [pc, #336]	; (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c8c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c8c8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c8d0:	4950      	ldr	r1, [pc, #320]	; (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c8d2:	4313      	orrs	r3, r2
 800c8d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d00a      	beq.n	800c8fa <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800c8e4:	4b4b      	ldr	r3, [pc, #300]	; (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c8e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c8ea:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c8f2:	4948      	ldr	r1, [pc, #288]	; (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c8f4:	4313      	orrs	r3, r2
 800c8f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c902:	2b00      	cmp	r3, #0
 800c904:	d00a      	beq.n	800c91c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800c906:	4b43      	ldr	r3, [pc, #268]	; (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c908:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c90c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c914:	493f      	ldr	r1, [pc, #252]	; (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c916:	4313      	orrs	r3, r2
 800c918:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800c924:	2b00      	cmp	r3, #0
 800c926:	d028      	beq.n	800c97a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c928:	4b3a      	ldr	r3, [pc, #232]	; (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c92a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c92e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c936:	4937      	ldr	r1, [pc, #220]	; (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c938:	4313      	orrs	r3, r2
 800c93a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c942:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c946:	d106      	bne.n	800c956 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c948:	4b32      	ldr	r3, [pc, #200]	; (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c94a:	68db      	ldr	r3, [r3, #12]
 800c94c:	4a31      	ldr	r2, [pc, #196]	; (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c94e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c952:	60d3      	str	r3, [r2, #12]
 800c954:	e011      	b.n	800c97a <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c95a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c95e:	d10c      	bne.n	800c97a <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	3304      	adds	r3, #4
 800c964:	2101      	movs	r1, #1
 800c966:	4618      	mov	r0, r3
 800c968:	f000 f8a4 	bl	800cab4 <RCCEx_PLLSAI1_Config>
 800c96c:	4603      	mov	r3, r0
 800c96e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800c970:	7cfb      	ldrb	r3, [r7, #19]
 800c972:	2b00      	cmp	r3, #0
 800c974:	d001      	beq.n	800c97a <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 800c976:	7cfb      	ldrb	r3, [r7, #19]
 800c978:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800c982:	2b00      	cmp	r3, #0
 800c984:	d028      	beq.n	800c9d8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800c986:	4b23      	ldr	r3, [pc, #140]	; (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c988:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c98c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c994:	491f      	ldr	r1, [pc, #124]	; (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c996:	4313      	orrs	r3, r2
 800c998:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c9a0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c9a4:	d106      	bne.n	800c9b4 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c9a6:	4b1b      	ldr	r3, [pc, #108]	; (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c9a8:	68db      	ldr	r3, [r3, #12]
 800c9aa:	4a1a      	ldr	r2, [pc, #104]	; (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c9ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c9b0:	60d3      	str	r3, [r2, #12]
 800c9b2:	e011      	b.n	800c9d8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c9b8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c9bc:	d10c      	bne.n	800c9d8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	3304      	adds	r3, #4
 800c9c2:	2101      	movs	r1, #1
 800c9c4:	4618      	mov	r0, r3
 800c9c6:	f000 f875 	bl	800cab4 <RCCEx_PLLSAI1_Config>
 800c9ca:	4603      	mov	r3, r0
 800c9cc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800c9ce:	7cfb      	ldrb	r3, [r7, #19]
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d001      	beq.n	800c9d8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 800c9d4:	7cfb      	ldrb	r3, [r7, #19]
 800c9d6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	681b      	ldr	r3, [r3, #0]
 800c9dc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d02b      	beq.n	800ca3c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c9e4:	4b0b      	ldr	r3, [pc, #44]	; (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c9e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c9ea:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c9f2:	4908      	ldr	r1, [pc, #32]	; (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c9f4:	4313      	orrs	r3, r2
 800c9f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c9fe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ca02:	d109      	bne.n	800ca18 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ca04:	4b03      	ldr	r3, [pc, #12]	; (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800ca06:	68db      	ldr	r3, [r3, #12]
 800ca08:	4a02      	ldr	r2, [pc, #8]	; (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800ca0a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ca0e:	60d3      	str	r3, [r2, #12]
 800ca10:	e014      	b.n	800ca3c <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800ca12:	bf00      	nop
 800ca14:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ca1c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ca20:	d10c      	bne.n	800ca3c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	3304      	adds	r3, #4
 800ca26:	2101      	movs	r1, #1
 800ca28:	4618      	mov	r0, r3
 800ca2a:	f000 f843 	bl	800cab4 <RCCEx_PLLSAI1_Config>
 800ca2e:	4603      	mov	r3, r0
 800ca30:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800ca32:	7cfb      	ldrb	r3, [r7, #19]
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	d001      	beq.n	800ca3c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 800ca38:	7cfb      	ldrb	r3, [r7, #19]
 800ca3a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	d01c      	beq.n	800ca82 <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800ca48:	4b19      	ldr	r3, [pc, #100]	; (800cab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800ca4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ca4e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ca56:	4916      	ldr	r1, [pc, #88]	; (800cab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800ca58:	4313      	orrs	r3, r2
 800ca5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ca62:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ca66:	d10c      	bne.n	800ca82 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	3304      	adds	r3, #4
 800ca6c:	2102      	movs	r1, #2
 800ca6e:	4618      	mov	r0, r3
 800ca70:	f000 f820 	bl	800cab4 <RCCEx_PLLSAI1_Config>
 800ca74:	4603      	mov	r3, r0
 800ca76:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800ca78:	7cfb      	ldrb	r3, [r7, #19]
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	d001      	beq.n	800ca82 <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 800ca7e:	7cfb      	ldrb	r3, [r7, #19]
 800ca80:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d00a      	beq.n	800caa4 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800ca8e:	4b08      	ldr	r3, [pc, #32]	; (800cab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800ca90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ca94:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ca9c:	4904      	ldr	r1, [pc, #16]	; (800cab0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800ca9e:	4313      	orrs	r3, r2
 800caa0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800caa4:	7cbb      	ldrb	r3, [r7, #18]
}
 800caa6:	4618      	mov	r0, r3
 800caa8:	3718      	adds	r7, #24
 800caaa:	46bd      	mov	sp, r7
 800caac:	bd80      	pop	{r7, pc}
 800caae:	bf00      	nop
 800cab0:	40021000 	.word	0x40021000

0800cab4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800cab4:	b580      	push	{r7, lr}
 800cab6:	b084      	sub	sp, #16
 800cab8:	af00      	add	r7, sp, #0
 800caba:	6078      	str	r0, [r7, #4]
 800cabc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800cabe:	2300      	movs	r3, #0
 800cac0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800cac2:	4b74      	ldr	r3, [pc, #464]	; (800cc94 <RCCEx_PLLSAI1_Config+0x1e0>)
 800cac4:	68db      	ldr	r3, [r3, #12]
 800cac6:	f003 0303 	and.w	r3, r3, #3
 800caca:	2b00      	cmp	r3, #0
 800cacc:	d018      	beq.n	800cb00 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800cace:	4b71      	ldr	r3, [pc, #452]	; (800cc94 <RCCEx_PLLSAI1_Config+0x1e0>)
 800cad0:	68db      	ldr	r3, [r3, #12]
 800cad2:	f003 0203 	and.w	r2, r3, #3
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	681b      	ldr	r3, [r3, #0]
 800cada:	429a      	cmp	r2, r3
 800cadc:	d10d      	bne.n	800cafa <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	681b      	ldr	r3, [r3, #0]
       ||
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d009      	beq.n	800cafa <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800cae6:	4b6b      	ldr	r3, [pc, #428]	; (800cc94 <RCCEx_PLLSAI1_Config+0x1e0>)
 800cae8:	68db      	ldr	r3, [r3, #12]
 800caea:	091b      	lsrs	r3, r3, #4
 800caec:	f003 0307 	and.w	r3, r3, #7
 800caf0:	1c5a      	adds	r2, r3, #1
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	685b      	ldr	r3, [r3, #4]
       ||
 800caf6:	429a      	cmp	r2, r3
 800caf8:	d047      	beq.n	800cb8a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800cafa:	2301      	movs	r3, #1
 800cafc:	73fb      	strb	r3, [r7, #15]
 800cafe:	e044      	b.n	800cb8a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	2b03      	cmp	r3, #3
 800cb06:	d018      	beq.n	800cb3a <RCCEx_PLLSAI1_Config+0x86>
 800cb08:	2b03      	cmp	r3, #3
 800cb0a:	d825      	bhi.n	800cb58 <RCCEx_PLLSAI1_Config+0xa4>
 800cb0c:	2b01      	cmp	r3, #1
 800cb0e:	d002      	beq.n	800cb16 <RCCEx_PLLSAI1_Config+0x62>
 800cb10:	2b02      	cmp	r3, #2
 800cb12:	d009      	beq.n	800cb28 <RCCEx_PLLSAI1_Config+0x74>
 800cb14:	e020      	b.n	800cb58 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800cb16:	4b5f      	ldr	r3, [pc, #380]	; (800cc94 <RCCEx_PLLSAI1_Config+0x1e0>)
 800cb18:	681b      	ldr	r3, [r3, #0]
 800cb1a:	f003 0302 	and.w	r3, r3, #2
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d11d      	bne.n	800cb5e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800cb22:	2301      	movs	r3, #1
 800cb24:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800cb26:	e01a      	b.n	800cb5e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800cb28:	4b5a      	ldr	r3, [pc, #360]	; (800cc94 <RCCEx_PLLSAI1_Config+0x1e0>)
 800cb2a:	681b      	ldr	r3, [r3, #0]
 800cb2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d116      	bne.n	800cb62 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800cb34:	2301      	movs	r3, #1
 800cb36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800cb38:	e013      	b.n	800cb62 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800cb3a:	4b56      	ldr	r3, [pc, #344]	; (800cc94 <RCCEx_PLLSAI1_Config+0x1e0>)
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cb42:	2b00      	cmp	r3, #0
 800cb44:	d10f      	bne.n	800cb66 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800cb46:	4b53      	ldr	r3, [pc, #332]	; (800cc94 <RCCEx_PLLSAI1_Config+0x1e0>)
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d109      	bne.n	800cb66 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800cb52:	2301      	movs	r3, #1
 800cb54:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800cb56:	e006      	b.n	800cb66 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800cb58:	2301      	movs	r3, #1
 800cb5a:	73fb      	strb	r3, [r7, #15]
      break;
 800cb5c:	e004      	b.n	800cb68 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800cb5e:	bf00      	nop
 800cb60:	e002      	b.n	800cb68 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800cb62:	bf00      	nop
 800cb64:	e000      	b.n	800cb68 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800cb66:	bf00      	nop
    }

    if(status == HAL_OK)
 800cb68:	7bfb      	ldrb	r3, [r7, #15]
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d10d      	bne.n	800cb8a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800cb6e:	4b49      	ldr	r3, [pc, #292]	; (800cc94 <RCCEx_PLLSAI1_Config+0x1e0>)
 800cb70:	68db      	ldr	r3, [r3, #12]
 800cb72:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	6819      	ldr	r1, [r3, #0]
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	685b      	ldr	r3, [r3, #4]
 800cb7e:	3b01      	subs	r3, #1
 800cb80:	011b      	lsls	r3, r3, #4
 800cb82:	430b      	orrs	r3, r1
 800cb84:	4943      	ldr	r1, [pc, #268]	; (800cc94 <RCCEx_PLLSAI1_Config+0x1e0>)
 800cb86:	4313      	orrs	r3, r2
 800cb88:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800cb8a:	7bfb      	ldrb	r3, [r7, #15]
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	d17c      	bne.n	800cc8a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800cb90:	4b40      	ldr	r3, [pc, #256]	; (800cc94 <RCCEx_PLLSAI1_Config+0x1e0>)
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	4a3f      	ldr	r2, [pc, #252]	; (800cc94 <RCCEx_PLLSAI1_Config+0x1e0>)
 800cb96:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800cb9a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cb9c:	f7fd fd24 	bl	800a5e8 <HAL_GetTick>
 800cba0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800cba2:	e009      	b.n	800cbb8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800cba4:	f7fd fd20 	bl	800a5e8 <HAL_GetTick>
 800cba8:	4602      	mov	r2, r0
 800cbaa:	68bb      	ldr	r3, [r7, #8]
 800cbac:	1ad3      	subs	r3, r2, r3
 800cbae:	2b02      	cmp	r3, #2
 800cbb0:	d902      	bls.n	800cbb8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800cbb2:	2303      	movs	r3, #3
 800cbb4:	73fb      	strb	r3, [r7, #15]
        break;
 800cbb6:	e005      	b.n	800cbc4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800cbb8:	4b36      	ldr	r3, [pc, #216]	; (800cc94 <RCCEx_PLLSAI1_Config+0x1e0>)
 800cbba:	681b      	ldr	r3, [r3, #0]
 800cbbc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cbc0:	2b00      	cmp	r3, #0
 800cbc2:	d1ef      	bne.n	800cba4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800cbc4:	7bfb      	ldrb	r3, [r7, #15]
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	d15f      	bne.n	800cc8a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800cbca:	683b      	ldr	r3, [r7, #0]
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	d110      	bne.n	800cbf2 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800cbd0:	4b30      	ldr	r3, [pc, #192]	; (800cc94 <RCCEx_PLLSAI1_Config+0x1e0>)
 800cbd2:	691b      	ldr	r3, [r3, #16]
 800cbd4:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800cbd8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800cbdc:	687a      	ldr	r2, [r7, #4]
 800cbde:	6892      	ldr	r2, [r2, #8]
 800cbe0:	0211      	lsls	r1, r2, #8
 800cbe2:	687a      	ldr	r2, [r7, #4]
 800cbe4:	68d2      	ldr	r2, [r2, #12]
 800cbe6:	06d2      	lsls	r2, r2, #27
 800cbe8:	430a      	orrs	r2, r1
 800cbea:	492a      	ldr	r1, [pc, #168]	; (800cc94 <RCCEx_PLLSAI1_Config+0x1e0>)
 800cbec:	4313      	orrs	r3, r2
 800cbee:	610b      	str	r3, [r1, #16]
 800cbf0:	e027      	b.n	800cc42 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800cbf2:	683b      	ldr	r3, [r7, #0]
 800cbf4:	2b01      	cmp	r3, #1
 800cbf6:	d112      	bne.n	800cc1e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800cbf8:	4b26      	ldr	r3, [pc, #152]	; (800cc94 <RCCEx_PLLSAI1_Config+0x1e0>)
 800cbfa:	691b      	ldr	r3, [r3, #16]
 800cbfc:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800cc00:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800cc04:	687a      	ldr	r2, [r7, #4]
 800cc06:	6892      	ldr	r2, [r2, #8]
 800cc08:	0211      	lsls	r1, r2, #8
 800cc0a:	687a      	ldr	r2, [r7, #4]
 800cc0c:	6912      	ldr	r2, [r2, #16]
 800cc0e:	0852      	lsrs	r2, r2, #1
 800cc10:	3a01      	subs	r2, #1
 800cc12:	0552      	lsls	r2, r2, #21
 800cc14:	430a      	orrs	r2, r1
 800cc16:	491f      	ldr	r1, [pc, #124]	; (800cc94 <RCCEx_PLLSAI1_Config+0x1e0>)
 800cc18:	4313      	orrs	r3, r2
 800cc1a:	610b      	str	r3, [r1, #16]
 800cc1c:	e011      	b.n	800cc42 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800cc1e:	4b1d      	ldr	r3, [pc, #116]	; (800cc94 <RCCEx_PLLSAI1_Config+0x1e0>)
 800cc20:	691b      	ldr	r3, [r3, #16]
 800cc22:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800cc26:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800cc2a:	687a      	ldr	r2, [r7, #4]
 800cc2c:	6892      	ldr	r2, [r2, #8]
 800cc2e:	0211      	lsls	r1, r2, #8
 800cc30:	687a      	ldr	r2, [r7, #4]
 800cc32:	6952      	ldr	r2, [r2, #20]
 800cc34:	0852      	lsrs	r2, r2, #1
 800cc36:	3a01      	subs	r2, #1
 800cc38:	0652      	lsls	r2, r2, #25
 800cc3a:	430a      	orrs	r2, r1
 800cc3c:	4915      	ldr	r1, [pc, #84]	; (800cc94 <RCCEx_PLLSAI1_Config+0x1e0>)
 800cc3e:	4313      	orrs	r3, r2
 800cc40:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800cc42:	4b14      	ldr	r3, [pc, #80]	; (800cc94 <RCCEx_PLLSAI1_Config+0x1e0>)
 800cc44:	681b      	ldr	r3, [r3, #0]
 800cc46:	4a13      	ldr	r2, [pc, #76]	; (800cc94 <RCCEx_PLLSAI1_Config+0x1e0>)
 800cc48:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800cc4c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cc4e:	f7fd fccb 	bl	800a5e8 <HAL_GetTick>
 800cc52:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800cc54:	e009      	b.n	800cc6a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800cc56:	f7fd fcc7 	bl	800a5e8 <HAL_GetTick>
 800cc5a:	4602      	mov	r2, r0
 800cc5c:	68bb      	ldr	r3, [r7, #8]
 800cc5e:	1ad3      	subs	r3, r2, r3
 800cc60:	2b02      	cmp	r3, #2
 800cc62:	d902      	bls.n	800cc6a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800cc64:	2303      	movs	r3, #3
 800cc66:	73fb      	strb	r3, [r7, #15]
          break;
 800cc68:	e005      	b.n	800cc76 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800cc6a:	4b0a      	ldr	r3, [pc, #40]	; (800cc94 <RCCEx_PLLSAI1_Config+0x1e0>)
 800cc6c:	681b      	ldr	r3, [r3, #0]
 800cc6e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	d0ef      	beq.n	800cc56 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800cc76:	7bfb      	ldrb	r3, [r7, #15]
 800cc78:	2b00      	cmp	r3, #0
 800cc7a:	d106      	bne.n	800cc8a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800cc7c:	4b05      	ldr	r3, [pc, #20]	; (800cc94 <RCCEx_PLLSAI1_Config+0x1e0>)
 800cc7e:	691a      	ldr	r2, [r3, #16]
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	699b      	ldr	r3, [r3, #24]
 800cc84:	4903      	ldr	r1, [pc, #12]	; (800cc94 <RCCEx_PLLSAI1_Config+0x1e0>)
 800cc86:	4313      	orrs	r3, r2
 800cc88:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800cc8a:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc8c:	4618      	mov	r0, r3
 800cc8e:	3710      	adds	r7, #16
 800cc90:	46bd      	mov	sp, r7
 800cc92:	bd80      	pop	{r7, pc}
 800cc94:	40021000 	.word	0x40021000

0800cc98 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800cc98:	b580      	push	{r7, lr}
 800cc9a:	b084      	sub	sp, #16
 800cc9c:	af00      	add	r7, sp, #0
 800cc9e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	2b00      	cmp	r3, #0
 800cca4:	d101      	bne.n	800ccaa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800cca6:	2301      	movs	r3, #1
 800cca8:	e095      	b.n	800cdd6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	d108      	bne.n	800ccc4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	685b      	ldr	r3, [r3, #4]
 800ccb6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ccba:	d009      	beq.n	800ccd0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	2200      	movs	r2, #0
 800ccc0:	61da      	str	r2, [r3, #28]
 800ccc2:	e005      	b.n	800ccd0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	2200      	movs	r2, #0
 800ccc8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	2200      	movs	r2, #0
 800ccce:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	2200      	movs	r2, #0
 800ccd4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800ccdc:	b2db      	uxtb	r3, r3
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	d106      	bne.n	800ccf0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	2200      	movs	r2, #0
 800cce6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800ccea:	6878      	ldr	r0, [r7, #4]
 800ccec:	f7f5 ff2e 	bl	8002b4c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	2202      	movs	r2, #2
 800ccf4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	681a      	ldr	r2, [r3, #0]
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	681b      	ldr	r3, [r3, #0]
 800cd02:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cd06:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	68db      	ldr	r3, [r3, #12]
 800cd0c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800cd10:	d902      	bls.n	800cd18 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800cd12:	2300      	movs	r3, #0
 800cd14:	60fb      	str	r3, [r7, #12]
 800cd16:	e002      	b.n	800cd1e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800cd18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800cd1c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	68db      	ldr	r3, [r3, #12]
 800cd22:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800cd26:	d007      	beq.n	800cd38 <HAL_SPI_Init+0xa0>
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	68db      	ldr	r3, [r3, #12]
 800cd2c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800cd30:	d002      	beq.n	800cd38 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	2200      	movs	r2, #0
 800cd36:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	685b      	ldr	r3, [r3, #4]
 800cd3c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	689b      	ldr	r3, [r3, #8]
 800cd44:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800cd48:	431a      	orrs	r2, r3
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	691b      	ldr	r3, [r3, #16]
 800cd4e:	f003 0302 	and.w	r3, r3, #2
 800cd52:	431a      	orrs	r2, r3
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	695b      	ldr	r3, [r3, #20]
 800cd58:	f003 0301 	and.w	r3, r3, #1
 800cd5c:	431a      	orrs	r2, r3
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	699b      	ldr	r3, [r3, #24]
 800cd62:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800cd66:	431a      	orrs	r2, r3
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	69db      	ldr	r3, [r3, #28]
 800cd6c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800cd70:	431a      	orrs	r2, r3
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	6a1b      	ldr	r3, [r3, #32]
 800cd76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cd7a:	ea42 0103 	orr.w	r1, r2, r3
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cd82:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	430a      	orrs	r2, r1
 800cd8c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	699b      	ldr	r3, [r3, #24]
 800cd92:	0c1b      	lsrs	r3, r3, #16
 800cd94:	f003 0204 	and.w	r2, r3, #4
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cd9c:	f003 0310 	and.w	r3, r3, #16
 800cda0:	431a      	orrs	r2, r3
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cda6:	f003 0308 	and.w	r3, r3, #8
 800cdaa:	431a      	orrs	r2, r3
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	68db      	ldr	r3, [r3, #12]
 800cdb0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800cdb4:	ea42 0103 	orr.w	r1, r2, r3
 800cdb8:	68fb      	ldr	r3, [r7, #12]
 800cdba:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	430a      	orrs	r2, r1
 800cdc4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	2200      	movs	r2, #0
 800cdca:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	2201      	movs	r2, #1
 800cdd0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800cdd4:	2300      	movs	r3, #0
}
 800cdd6:	4618      	mov	r0, r3
 800cdd8:	3710      	adds	r7, #16
 800cdda:	46bd      	mov	sp, r7
 800cddc:	bd80      	pop	{r7, pc}

0800cdde <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800cdde:	b580      	push	{r7, lr}
 800cde0:	b088      	sub	sp, #32
 800cde2:	af00      	add	r7, sp, #0
 800cde4:	60f8      	str	r0, [r7, #12]
 800cde6:	60b9      	str	r1, [r7, #8]
 800cde8:	603b      	str	r3, [r7, #0]
 800cdea:	4613      	mov	r3, r2
 800cdec:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800cdee:	2300      	movs	r3, #0
 800cdf0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800cdf2:	68fb      	ldr	r3, [r7, #12]
 800cdf4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800cdf8:	2b01      	cmp	r3, #1
 800cdfa:	d101      	bne.n	800ce00 <HAL_SPI_Transmit+0x22>
 800cdfc:	2302      	movs	r3, #2
 800cdfe:	e158      	b.n	800d0b2 <HAL_SPI_Transmit+0x2d4>
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	2201      	movs	r2, #1
 800ce04:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ce08:	f7fd fbee 	bl	800a5e8 <HAL_GetTick>
 800ce0c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800ce0e:	88fb      	ldrh	r3, [r7, #6]
 800ce10:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800ce18:	b2db      	uxtb	r3, r3
 800ce1a:	2b01      	cmp	r3, #1
 800ce1c:	d002      	beq.n	800ce24 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800ce1e:	2302      	movs	r3, #2
 800ce20:	77fb      	strb	r3, [r7, #31]
    goto error;
 800ce22:	e13d      	b.n	800d0a0 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 800ce24:	68bb      	ldr	r3, [r7, #8]
 800ce26:	2b00      	cmp	r3, #0
 800ce28:	d002      	beq.n	800ce30 <HAL_SPI_Transmit+0x52>
 800ce2a:	88fb      	ldrh	r3, [r7, #6]
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	d102      	bne.n	800ce36 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800ce30:	2301      	movs	r3, #1
 800ce32:	77fb      	strb	r3, [r7, #31]
    goto error;
 800ce34:	e134      	b.n	800d0a0 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800ce36:	68fb      	ldr	r3, [r7, #12]
 800ce38:	2203      	movs	r2, #3
 800ce3a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ce3e:	68fb      	ldr	r3, [r7, #12]
 800ce40:	2200      	movs	r2, #0
 800ce42:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800ce44:	68fb      	ldr	r3, [r7, #12]
 800ce46:	68ba      	ldr	r2, [r7, #8]
 800ce48:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800ce4a:	68fb      	ldr	r3, [r7, #12]
 800ce4c:	88fa      	ldrh	r2, [r7, #6]
 800ce4e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800ce50:	68fb      	ldr	r3, [r7, #12]
 800ce52:	88fa      	ldrh	r2, [r7, #6]
 800ce54:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800ce56:	68fb      	ldr	r3, [r7, #12]
 800ce58:	2200      	movs	r2, #0
 800ce5a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800ce5c:	68fb      	ldr	r3, [r7, #12]
 800ce5e:	2200      	movs	r2, #0
 800ce60:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800ce64:	68fb      	ldr	r3, [r7, #12]
 800ce66:	2200      	movs	r2, #0
 800ce68:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800ce6c:	68fb      	ldr	r3, [r7, #12]
 800ce6e:	2200      	movs	r2, #0
 800ce70:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	2200      	movs	r2, #0
 800ce76:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ce78:	68fb      	ldr	r3, [r7, #12]
 800ce7a:	689b      	ldr	r3, [r3, #8]
 800ce7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ce80:	d10f      	bne.n	800cea2 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ce82:	68fb      	ldr	r3, [r7, #12]
 800ce84:	681b      	ldr	r3, [r3, #0]
 800ce86:	681a      	ldr	r2, [r3, #0]
 800ce88:	68fb      	ldr	r3, [r7, #12]
 800ce8a:	681b      	ldr	r3, [r3, #0]
 800ce8c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ce90:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800ce92:	68fb      	ldr	r3, [r7, #12]
 800ce94:	681b      	ldr	r3, [r3, #0]
 800ce96:	681a      	ldr	r2, [r3, #0]
 800ce98:	68fb      	ldr	r3, [r7, #12]
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800cea0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800cea2:	68fb      	ldr	r3, [r7, #12]
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	681b      	ldr	r3, [r3, #0]
 800cea8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ceac:	2b40      	cmp	r3, #64	; 0x40
 800ceae:	d007      	beq.n	800cec0 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ceb0:	68fb      	ldr	r3, [r7, #12]
 800ceb2:	681b      	ldr	r3, [r3, #0]
 800ceb4:	681a      	ldr	r2, [r3, #0]
 800ceb6:	68fb      	ldr	r3, [r7, #12]
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cebe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800cec0:	68fb      	ldr	r3, [r7, #12]
 800cec2:	68db      	ldr	r3, [r3, #12]
 800cec4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800cec8:	d94b      	bls.n	800cf62 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ceca:	68fb      	ldr	r3, [r7, #12]
 800cecc:	685b      	ldr	r3, [r3, #4]
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d002      	beq.n	800ced8 <HAL_SPI_Transmit+0xfa>
 800ced2:	8afb      	ldrh	r3, [r7, #22]
 800ced4:	2b01      	cmp	r3, #1
 800ced6:	d13e      	bne.n	800cf56 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ced8:	68fb      	ldr	r3, [r7, #12]
 800ceda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cedc:	881a      	ldrh	r2, [r3, #0]
 800cede:	68fb      	ldr	r3, [r7, #12]
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800cee4:	68fb      	ldr	r3, [r7, #12]
 800cee6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cee8:	1c9a      	adds	r2, r3, #2
 800ceea:	68fb      	ldr	r3, [r7, #12]
 800ceec:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800ceee:	68fb      	ldr	r3, [r7, #12]
 800cef0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cef2:	b29b      	uxth	r3, r3
 800cef4:	3b01      	subs	r3, #1
 800cef6:	b29a      	uxth	r2, r3
 800cef8:	68fb      	ldr	r3, [r7, #12]
 800cefa:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800cefc:	e02b      	b.n	800cf56 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800cefe:	68fb      	ldr	r3, [r7, #12]
 800cf00:	681b      	ldr	r3, [r3, #0]
 800cf02:	689b      	ldr	r3, [r3, #8]
 800cf04:	f003 0302 	and.w	r3, r3, #2
 800cf08:	2b02      	cmp	r3, #2
 800cf0a:	d112      	bne.n	800cf32 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cf0c:	68fb      	ldr	r3, [r7, #12]
 800cf0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf10:	881a      	ldrh	r2, [r3, #0]
 800cf12:	68fb      	ldr	r3, [r7, #12]
 800cf14:	681b      	ldr	r3, [r3, #0]
 800cf16:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800cf18:	68fb      	ldr	r3, [r7, #12]
 800cf1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf1c:	1c9a      	adds	r2, r3, #2
 800cf1e:	68fb      	ldr	r3, [r7, #12]
 800cf20:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800cf22:	68fb      	ldr	r3, [r7, #12]
 800cf24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cf26:	b29b      	uxth	r3, r3
 800cf28:	3b01      	subs	r3, #1
 800cf2a:	b29a      	uxth	r2, r3
 800cf2c:	68fb      	ldr	r3, [r7, #12]
 800cf2e:	87da      	strh	r2, [r3, #62]	; 0x3e
 800cf30:	e011      	b.n	800cf56 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800cf32:	f7fd fb59 	bl	800a5e8 <HAL_GetTick>
 800cf36:	4602      	mov	r2, r0
 800cf38:	69bb      	ldr	r3, [r7, #24]
 800cf3a:	1ad3      	subs	r3, r2, r3
 800cf3c:	683a      	ldr	r2, [r7, #0]
 800cf3e:	429a      	cmp	r2, r3
 800cf40:	d803      	bhi.n	800cf4a <HAL_SPI_Transmit+0x16c>
 800cf42:	683b      	ldr	r3, [r7, #0]
 800cf44:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf48:	d102      	bne.n	800cf50 <HAL_SPI_Transmit+0x172>
 800cf4a:	683b      	ldr	r3, [r7, #0]
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	d102      	bne.n	800cf56 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800cf50:	2303      	movs	r3, #3
 800cf52:	77fb      	strb	r3, [r7, #31]
          goto error;
 800cf54:	e0a4      	b.n	800d0a0 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cf5a:	b29b      	uxth	r3, r3
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	d1ce      	bne.n	800cefe <HAL_SPI_Transmit+0x120>
 800cf60:	e07c      	b.n	800d05c <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800cf62:	68fb      	ldr	r3, [r7, #12]
 800cf64:	685b      	ldr	r3, [r3, #4]
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d002      	beq.n	800cf70 <HAL_SPI_Transmit+0x192>
 800cf6a:	8afb      	ldrh	r3, [r7, #22]
 800cf6c:	2b01      	cmp	r3, #1
 800cf6e:	d170      	bne.n	800d052 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800cf70:	68fb      	ldr	r3, [r7, #12]
 800cf72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cf74:	b29b      	uxth	r3, r3
 800cf76:	2b01      	cmp	r3, #1
 800cf78:	d912      	bls.n	800cfa0 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cf7a:	68fb      	ldr	r3, [r7, #12]
 800cf7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf7e:	881a      	ldrh	r2, [r3, #0]
 800cf80:	68fb      	ldr	r3, [r7, #12]
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800cf86:	68fb      	ldr	r3, [r7, #12]
 800cf88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf8a:	1c9a      	adds	r2, r3, #2
 800cf8c:	68fb      	ldr	r3, [r7, #12]
 800cf8e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800cf90:	68fb      	ldr	r3, [r7, #12]
 800cf92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cf94:	b29b      	uxth	r3, r3
 800cf96:	3b02      	subs	r3, #2
 800cf98:	b29a      	uxth	r2, r3
 800cf9a:	68fb      	ldr	r3, [r7, #12]
 800cf9c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800cf9e:	e058      	b.n	800d052 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800cfa0:	68fb      	ldr	r3, [r7, #12]
 800cfa2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cfa4:	68fb      	ldr	r3, [r7, #12]
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	330c      	adds	r3, #12
 800cfaa:	7812      	ldrb	r2, [r2, #0]
 800cfac:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800cfae:	68fb      	ldr	r3, [r7, #12]
 800cfb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cfb2:	1c5a      	adds	r2, r3, #1
 800cfb4:	68fb      	ldr	r3, [r7, #12]
 800cfb6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800cfb8:	68fb      	ldr	r3, [r7, #12]
 800cfba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cfbc:	b29b      	uxth	r3, r3
 800cfbe:	3b01      	subs	r3, #1
 800cfc0:	b29a      	uxth	r2, r3
 800cfc2:	68fb      	ldr	r3, [r7, #12]
 800cfc4:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800cfc6:	e044      	b.n	800d052 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800cfc8:	68fb      	ldr	r3, [r7, #12]
 800cfca:	681b      	ldr	r3, [r3, #0]
 800cfcc:	689b      	ldr	r3, [r3, #8]
 800cfce:	f003 0302 	and.w	r3, r3, #2
 800cfd2:	2b02      	cmp	r3, #2
 800cfd4:	d12b      	bne.n	800d02e <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800cfd6:	68fb      	ldr	r3, [r7, #12]
 800cfd8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cfda:	b29b      	uxth	r3, r3
 800cfdc:	2b01      	cmp	r3, #1
 800cfde:	d912      	bls.n	800d006 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cfe0:	68fb      	ldr	r3, [r7, #12]
 800cfe2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cfe4:	881a      	ldrh	r2, [r3, #0]
 800cfe6:	68fb      	ldr	r3, [r7, #12]
 800cfe8:	681b      	ldr	r3, [r3, #0]
 800cfea:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800cfec:	68fb      	ldr	r3, [r7, #12]
 800cfee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cff0:	1c9a      	adds	r2, r3, #2
 800cff2:	68fb      	ldr	r3, [r7, #12]
 800cff4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cffa:	b29b      	uxth	r3, r3
 800cffc:	3b02      	subs	r3, #2
 800cffe:	b29a      	uxth	r2, r3
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	87da      	strh	r2, [r3, #62]	; 0x3e
 800d004:	e025      	b.n	800d052 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800d006:	68fb      	ldr	r3, [r7, #12]
 800d008:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d00a:	68fb      	ldr	r3, [r7, #12]
 800d00c:	681b      	ldr	r3, [r3, #0]
 800d00e:	330c      	adds	r3, #12
 800d010:	7812      	ldrb	r2, [r2, #0]
 800d012:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800d014:	68fb      	ldr	r3, [r7, #12]
 800d016:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d018:	1c5a      	adds	r2, r3, #1
 800d01a:	68fb      	ldr	r3, [r7, #12]
 800d01c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800d01e:	68fb      	ldr	r3, [r7, #12]
 800d020:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d022:	b29b      	uxth	r3, r3
 800d024:	3b01      	subs	r3, #1
 800d026:	b29a      	uxth	r2, r3
 800d028:	68fb      	ldr	r3, [r7, #12]
 800d02a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800d02c:	e011      	b.n	800d052 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d02e:	f7fd fadb 	bl	800a5e8 <HAL_GetTick>
 800d032:	4602      	mov	r2, r0
 800d034:	69bb      	ldr	r3, [r7, #24]
 800d036:	1ad3      	subs	r3, r2, r3
 800d038:	683a      	ldr	r2, [r7, #0]
 800d03a:	429a      	cmp	r2, r3
 800d03c:	d803      	bhi.n	800d046 <HAL_SPI_Transmit+0x268>
 800d03e:	683b      	ldr	r3, [r7, #0]
 800d040:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d044:	d102      	bne.n	800d04c <HAL_SPI_Transmit+0x26e>
 800d046:	683b      	ldr	r3, [r7, #0]
 800d048:	2b00      	cmp	r3, #0
 800d04a:	d102      	bne.n	800d052 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800d04c:	2303      	movs	r3, #3
 800d04e:	77fb      	strb	r3, [r7, #31]
          goto error;
 800d050:	e026      	b.n	800d0a0 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800d052:	68fb      	ldr	r3, [r7, #12]
 800d054:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d056:	b29b      	uxth	r3, r3
 800d058:	2b00      	cmp	r3, #0
 800d05a:	d1b5      	bne.n	800cfc8 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800d05c:	69ba      	ldr	r2, [r7, #24]
 800d05e:	6839      	ldr	r1, [r7, #0]
 800d060:	68f8      	ldr	r0, [r7, #12]
 800d062:	f000 fce3 	bl	800da2c <SPI_EndRxTxTransaction>
 800d066:	4603      	mov	r3, r0
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d002      	beq.n	800d072 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d06c:	68fb      	ldr	r3, [r7, #12]
 800d06e:	2220      	movs	r2, #32
 800d070:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	689b      	ldr	r3, [r3, #8]
 800d076:	2b00      	cmp	r3, #0
 800d078:	d10a      	bne.n	800d090 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d07a:	2300      	movs	r3, #0
 800d07c:	613b      	str	r3, [r7, #16]
 800d07e:	68fb      	ldr	r3, [r7, #12]
 800d080:	681b      	ldr	r3, [r3, #0]
 800d082:	68db      	ldr	r3, [r3, #12]
 800d084:	613b      	str	r3, [r7, #16]
 800d086:	68fb      	ldr	r3, [r7, #12]
 800d088:	681b      	ldr	r3, [r3, #0]
 800d08a:	689b      	ldr	r3, [r3, #8]
 800d08c:	613b      	str	r3, [r7, #16]
 800d08e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d094:	2b00      	cmp	r3, #0
 800d096:	d002      	beq.n	800d09e <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 800d098:	2301      	movs	r3, #1
 800d09a:	77fb      	strb	r3, [r7, #31]
 800d09c:	e000      	b.n	800d0a0 <HAL_SPI_Transmit+0x2c2>
  }

error:
 800d09e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800d0a0:	68fb      	ldr	r3, [r7, #12]
 800d0a2:	2201      	movs	r2, #1
 800d0a4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800d0a8:	68fb      	ldr	r3, [r7, #12]
 800d0aa:	2200      	movs	r2, #0
 800d0ac:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800d0b0:	7ffb      	ldrb	r3, [r7, #31]
}
 800d0b2:	4618      	mov	r0, r3
 800d0b4:	3720      	adds	r7, #32
 800d0b6:	46bd      	mov	sp, r7
 800d0b8:	bd80      	pop	{r7, pc}

0800d0ba <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d0ba:	b580      	push	{r7, lr}
 800d0bc:	b088      	sub	sp, #32
 800d0be:	af02      	add	r7, sp, #8
 800d0c0:	60f8      	str	r0, [r7, #12]
 800d0c2:	60b9      	str	r1, [r7, #8]
 800d0c4:	603b      	str	r3, [r7, #0]
 800d0c6:	4613      	mov	r3, r2
 800d0c8:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800d0ca:	2300      	movs	r3, #0
 800d0cc:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800d0ce:	68fb      	ldr	r3, [r7, #12]
 800d0d0:	685b      	ldr	r3, [r3, #4]
 800d0d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d0d6:	d112      	bne.n	800d0fe <HAL_SPI_Receive+0x44>
 800d0d8:	68fb      	ldr	r3, [r7, #12]
 800d0da:	689b      	ldr	r3, [r3, #8]
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d10e      	bne.n	800d0fe <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800d0e0:	68fb      	ldr	r3, [r7, #12]
 800d0e2:	2204      	movs	r2, #4
 800d0e4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800d0e8:	88fa      	ldrh	r2, [r7, #6]
 800d0ea:	683b      	ldr	r3, [r7, #0]
 800d0ec:	9300      	str	r3, [sp, #0]
 800d0ee:	4613      	mov	r3, r2
 800d0f0:	68ba      	ldr	r2, [r7, #8]
 800d0f2:	68b9      	ldr	r1, [r7, #8]
 800d0f4:	68f8      	ldr	r0, [r7, #12]
 800d0f6:	f000 f910 	bl	800d31a <HAL_SPI_TransmitReceive>
 800d0fa:	4603      	mov	r3, r0
 800d0fc:	e109      	b.n	800d312 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d0fe:	68fb      	ldr	r3, [r7, #12]
 800d100:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800d104:	2b01      	cmp	r3, #1
 800d106:	d101      	bne.n	800d10c <HAL_SPI_Receive+0x52>
 800d108:	2302      	movs	r3, #2
 800d10a:	e102      	b.n	800d312 <HAL_SPI_Receive+0x258>
 800d10c:	68fb      	ldr	r3, [r7, #12]
 800d10e:	2201      	movs	r2, #1
 800d110:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d114:	f7fd fa68 	bl	800a5e8 <HAL_GetTick>
 800d118:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800d11a:	68fb      	ldr	r3, [r7, #12]
 800d11c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800d120:	b2db      	uxtb	r3, r3
 800d122:	2b01      	cmp	r3, #1
 800d124:	d002      	beq.n	800d12c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800d126:	2302      	movs	r3, #2
 800d128:	75fb      	strb	r3, [r7, #23]
    goto error;
 800d12a:	e0e9      	b.n	800d300 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 800d12c:	68bb      	ldr	r3, [r7, #8]
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d002      	beq.n	800d138 <HAL_SPI_Receive+0x7e>
 800d132:	88fb      	ldrh	r3, [r7, #6]
 800d134:	2b00      	cmp	r3, #0
 800d136:	d102      	bne.n	800d13e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800d138:	2301      	movs	r3, #1
 800d13a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800d13c:	e0e0      	b.n	800d300 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800d13e:	68fb      	ldr	r3, [r7, #12]
 800d140:	2204      	movs	r2, #4
 800d142:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	2200      	movs	r2, #0
 800d14a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800d14c:	68fb      	ldr	r3, [r7, #12]
 800d14e:	68ba      	ldr	r2, [r7, #8]
 800d150:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	88fa      	ldrh	r2, [r7, #6]
 800d156:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	88fa      	ldrh	r2, [r7, #6]
 800d15e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	2200      	movs	r2, #0
 800d166:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800d168:	68fb      	ldr	r3, [r7, #12]
 800d16a:	2200      	movs	r2, #0
 800d16c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800d16e:	68fb      	ldr	r3, [r7, #12]
 800d170:	2200      	movs	r2, #0
 800d172:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800d174:	68fb      	ldr	r3, [r7, #12]
 800d176:	2200      	movs	r2, #0
 800d178:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800d17a:	68fb      	ldr	r3, [r7, #12]
 800d17c:	2200      	movs	r2, #0
 800d17e:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d180:	68fb      	ldr	r3, [r7, #12]
 800d182:	68db      	ldr	r3, [r3, #12]
 800d184:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800d188:	d908      	bls.n	800d19c <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800d18a:	68fb      	ldr	r3, [r7, #12]
 800d18c:	681b      	ldr	r3, [r3, #0]
 800d18e:	685a      	ldr	r2, [r3, #4]
 800d190:	68fb      	ldr	r3, [r7, #12]
 800d192:	681b      	ldr	r3, [r3, #0]
 800d194:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800d198:	605a      	str	r2, [r3, #4]
 800d19a:	e007      	b.n	800d1ac <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	685a      	ldr	r2, [r3, #4]
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	681b      	ldr	r3, [r3, #0]
 800d1a6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800d1aa:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d1ac:	68fb      	ldr	r3, [r7, #12]
 800d1ae:	689b      	ldr	r3, [r3, #8]
 800d1b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d1b4:	d10f      	bne.n	800d1d6 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800d1b6:	68fb      	ldr	r3, [r7, #12]
 800d1b8:	681b      	ldr	r3, [r3, #0]
 800d1ba:	681a      	ldr	r2, [r3, #0]
 800d1bc:	68fb      	ldr	r3, [r7, #12]
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d1c4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800d1c6:	68fb      	ldr	r3, [r7, #12]
 800d1c8:	681b      	ldr	r3, [r3, #0]
 800d1ca:	681a      	ldr	r2, [r3, #0]
 800d1cc:	68fb      	ldr	r3, [r7, #12]
 800d1ce:	681b      	ldr	r3, [r3, #0]
 800d1d0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800d1d4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d1d6:	68fb      	ldr	r3, [r7, #12]
 800d1d8:	681b      	ldr	r3, [r3, #0]
 800d1da:	681b      	ldr	r3, [r3, #0]
 800d1dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d1e0:	2b40      	cmp	r3, #64	; 0x40
 800d1e2:	d007      	beq.n	800d1f4 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	681a      	ldr	r2, [r3, #0]
 800d1ea:	68fb      	ldr	r3, [r7, #12]
 800d1ec:	681b      	ldr	r3, [r3, #0]
 800d1ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d1f2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800d1f4:	68fb      	ldr	r3, [r7, #12]
 800d1f6:	68db      	ldr	r3, [r3, #12]
 800d1f8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800d1fc:	d867      	bhi.n	800d2ce <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800d1fe:	e030      	b.n	800d262 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800d200:	68fb      	ldr	r3, [r7, #12]
 800d202:	681b      	ldr	r3, [r3, #0]
 800d204:	689b      	ldr	r3, [r3, #8]
 800d206:	f003 0301 	and.w	r3, r3, #1
 800d20a:	2b01      	cmp	r3, #1
 800d20c:	d117      	bne.n	800d23e <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800d20e:	68fb      	ldr	r3, [r7, #12]
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	f103 020c 	add.w	r2, r3, #12
 800d216:	68fb      	ldr	r3, [r7, #12]
 800d218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d21a:	7812      	ldrb	r2, [r2, #0]
 800d21c:	b2d2      	uxtb	r2, r2
 800d21e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d224:	1c5a      	adds	r2, r3, #1
 800d226:	68fb      	ldr	r3, [r7, #12]
 800d228:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800d22a:	68fb      	ldr	r3, [r7, #12]
 800d22c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d230:	b29b      	uxth	r3, r3
 800d232:	3b01      	subs	r3, #1
 800d234:	b29a      	uxth	r2, r3
 800d236:	68fb      	ldr	r3, [r7, #12]
 800d238:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800d23c:	e011      	b.n	800d262 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d23e:	f7fd f9d3 	bl	800a5e8 <HAL_GetTick>
 800d242:	4602      	mov	r2, r0
 800d244:	693b      	ldr	r3, [r7, #16]
 800d246:	1ad3      	subs	r3, r2, r3
 800d248:	683a      	ldr	r2, [r7, #0]
 800d24a:	429a      	cmp	r2, r3
 800d24c:	d803      	bhi.n	800d256 <HAL_SPI_Receive+0x19c>
 800d24e:	683b      	ldr	r3, [r7, #0]
 800d250:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d254:	d102      	bne.n	800d25c <HAL_SPI_Receive+0x1a2>
 800d256:	683b      	ldr	r3, [r7, #0]
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d102      	bne.n	800d262 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 800d25c:	2303      	movs	r3, #3
 800d25e:	75fb      	strb	r3, [r7, #23]
          goto error;
 800d260:	e04e      	b.n	800d300 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800d262:	68fb      	ldr	r3, [r7, #12]
 800d264:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d268:	b29b      	uxth	r3, r3
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	d1c8      	bne.n	800d200 <HAL_SPI_Receive+0x146>
 800d26e:	e034      	b.n	800d2da <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800d270:	68fb      	ldr	r3, [r7, #12]
 800d272:	681b      	ldr	r3, [r3, #0]
 800d274:	689b      	ldr	r3, [r3, #8]
 800d276:	f003 0301 	and.w	r3, r3, #1
 800d27a:	2b01      	cmp	r3, #1
 800d27c:	d115      	bne.n	800d2aa <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800d27e:	68fb      	ldr	r3, [r7, #12]
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	68da      	ldr	r2, [r3, #12]
 800d284:	68fb      	ldr	r3, [r7, #12]
 800d286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d288:	b292      	uxth	r2, r2
 800d28a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800d28c:	68fb      	ldr	r3, [r7, #12]
 800d28e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d290:	1c9a      	adds	r2, r3, #2
 800d292:	68fb      	ldr	r3, [r7, #12]
 800d294:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800d296:	68fb      	ldr	r3, [r7, #12]
 800d298:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d29c:	b29b      	uxth	r3, r3
 800d29e:	3b01      	subs	r3, #1
 800d2a0:	b29a      	uxth	r2, r3
 800d2a2:	68fb      	ldr	r3, [r7, #12]
 800d2a4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800d2a8:	e011      	b.n	800d2ce <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d2aa:	f7fd f99d 	bl	800a5e8 <HAL_GetTick>
 800d2ae:	4602      	mov	r2, r0
 800d2b0:	693b      	ldr	r3, [r7, #16]
 800d2b2:	1ad3      	subs	r3, r2, r3
 800d2b4:	683a      	ldr	r2, [r7, #0]
 800d2b6:	429a      	cmp	r2, r3
 800d2b8:	d803      	bhi.n	800d2c2 <HAL_SPI_Receive+0x208>
 800d2ba:	683b      	ldr	r3, [r7, #0]
 800d2bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d2c0:	d102      	bne.n	800d2c8 <HAL_SPI_Receive+0x20e>
 800d2c2:	683b      	ldr	r3, [r7, #0]
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	d102      	bne.n	800d2ce <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 800d2c8:	2303      	movs	r3, #3
 800d2ca:	75fb      	strb	r3, [r7, #23]
          goto error;
 800d2cc:	e018      	b.n	800d300 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800d2ce:	68fb      	ldr	r3, [r7, #12]
 800d2d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d2d4:	b29b      	uxth	r3, r3
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	d1ca      	bne.n	800d270 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800d2da:	693a      	ldr	r2, [r7, #16]
 800d2dc:	6839      	ldr	r1, [r7, #0]
 800d2de:	68f8      	ldr	r0, [r7, #12]
 800d2e0:	f000 fb4c 	bl	800d97c <SPI_EndRxTransaction>
 800d2e4:	4603      	mov	r3, r0
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	d002      	beq.n	800d2f0 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	2220      	movs	r2, #32
 800d2ee:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d2f0:	68fb      	ldr	r3, [r7, #12]
 800d2f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d002      	beq.n	800d2fe <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 800d2f8:	2301      	movs	r3, #1
 800d2fa:	75fb      	strb	r3, [r7, #23]
 800d2fc:	e000      	b.n	800d300 <HAL_SPI_Receive+0x246>
  }

error :
 800d2fe:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800d300:	68fb      	ldr	r3, [r7, #12]
 800d302:	2201      	movs	r2, #1
 800d304:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	2200      	movs	r2, #0
 800d30c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800d310:	7dfb      	ldrb	r3, [r7, #23]
}
 800d312:	4618      	mov	r0, r3
 800d314:	3718      	adds	r7, #24
 800d316:	46bd      	mov	sp, r7
 800d318:	bd80      	pop	{r7, pc}

0800d31a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800d31a:	b580      	push	{r7, lr}
 800d31c:	b08a      	sub	sp, #40	; 0x28
 800d31e:	af00      	add	r7, sp, #0
 800d320:	60f8      	str	r0, [r7, #12]
 800d322:	60b9      	str	r1, [r7, #8]
 800d324:	607a      	str	r2, [r7, #4]
 800d326:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800d328:	2301      	movs	r3, #1
 800d32a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800d32c:	2300      	movs	r3, #0
 800d32e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d332:	68fb      	ldr	r3, [r7, #12]
 800d334:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800d338:	2b01      	cmp	r3, #1
 800d33a:	d101      	bne.n	800d340 <HAL_SPI_TransmitReceive+0x26>
 800d33c:	2302      	movs	r3, #2
 800d33e:	e1fb      	b.n	800d738 <HAL_SPI_TransmitReceive+0x41e>
 800d340:	68fb      	ldr	r3, [r7, #12]
 800d342:	2201      	movs	r2, #1
 800d344:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d348:	f7fd f94e 	bl	800a5e8 <HAL_GetTick>
 800d34c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800d354:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	685b      	ldr	r3, [r3, #4]
 800d35a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800d35c:	887b      	ldrh	r3, [r7, #2]
 800d35e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800d360:	887b      	ldrh	r3, [r7, #2]
 800d362:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800d364:	7efb      	ldrb	r3, [r7, #27]
 800d366:	2b01      	cmp	r3, #1
 800d368:	d00e      	beq.n	800d388 <HAL_SPI_TransmitReceive+0x6e>
 800d36a:	697b      	ldr	r3, [r7, #20]
 800d36c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d370:	d106      	bne.n	800d380 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	689b      	ldr	r3, [r3, #8]
 800d376:	2b00      	cmp	r3, #0
 800d378:	d102      	bne.n	800d380 <HAL_SPI_TransmitReceive+0x66>
 800d37a:	7efb      	ldrb	r3, [r7, #27]
 800d37c:	2b04      	cmp	r3, #4
 800d37e:	d003      	beq.n	800d388 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800d380:	2302      	movs	r3, #2
 800d382:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800d386:	e1cd      	b.n	800d724 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800d388:	68bb      	ldr	r3, [r7, #8]
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d005      	beq.n	800d39a <HAL_SPI_TransmitReceive+0x80>
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	2b00      	cmp	r3, #0
 800d392:	d002      	beq.n	800d39a <HAL_SPI_TransmitReceive+0x80>
 800d394:	887b      	ldrh	r3, [r7, #2]
 800d396:	2b00      	cmp	r3, #0
 800d398:	d103      	bne.n	800d3a2 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800d39a:	2301      	movs	r3, #1
 800d39c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800d3a0:	e1c0      	b.n	800d724 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800d3a2:	68fb      	ldr	r3, [r7, #12]
 800d3a4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800d3a8:	b2db      	uxtb	r3, r3
 800d3aa:	2b04      	cmp	r3, #4
 800d3ac:	d003      	beq.n	800d3b6 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800d3ae:	68fb      	ldr	r3, [r7, #12]
 800d3b0:	2205      	movs	r2, #5
 800d3b2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d3b6:	68fb      	ldr	r3, [r7, #12]
 800d3b8:	2200      	movs	r2, #0
 800d3ba:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	687a      	ldr	r2, [r7, #4]
 800d3c0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	887a      	ldrh	r2, [r7, #2]
 800d3c6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800d3ca:	68fb      	ldr	r3, [r7, #12]
 800d3cc:	887a      	ldrh	r2, [r7, #2]
 800d3ce:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800d3d2:	68fb      	ldr	r3, [r7, #12]
 800d3d4:	68ba      	ldr	r2, [r7, #8]
 800d3d6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	887a      	ldrh	r2, [r7, #2]
 800d3dc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800d3de:	68fb      	ldr	r3, [r7, #12]
 800d3e0:	887a      	ldrh	r2, [r7, #2]
 800d3e2:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800d3e4:	68fb      	ldr	r3, [r7, #12]
 800d3e6:	2200      	movs	r2, #0
 800d3e8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800d3ea:	68fb      	ldr	r3, [r7, #12]
 800d3ec:	2200      	movs	r2, #0
 800d3ee:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800d3f0:	68fb      	ldr	r3, [r7, #12]
 800d3f2:	68db      	ldr	r3, [r3, #12]
 800d3f4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800d3f8:	d802      	bhi.n	800d400 <HAL_SPI_TransmitReceive+0xe6>
 800d3fa:	8a3b      	ldrh	r3, [r7, #16]
 800d3fc:	2b01      	cmp	r3, #1
 800d3fe:	d908      	bls.n	800d412 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800d400:	68fb      	ldr	r3, [r7, #12]
 800d402:	681b      	ldr	r3, [r3, #0]
 800d404:	685a      	ldr	r2, [r3, #4]
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800d40e:	605a      	str	r2, [r3, #4]
 800d410:	e007      	b.n	800d422 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800d412:	68fb      	ldr	r3, [r7, #12]
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	685a      	ldr	r2, [r3, #4]
 800d418:	68fb      	ldr	r3, [r7, #12]
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800d420:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d422:	68fb      	ldr	r3, [r7, #12]
 800d424:	681b      	ldr	r3, [r3, #0]
 800d426:	681b      	ldr	r3, [r3, #0]
 800d428:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d42c:	2b40      	cmp	r3, #64	; 0x40
 800d42e:	d007      	beq.n	800d440 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	681a      	ldr	r2, [r3, #0]
 800d436:	68fb      	ldr	r3, [r7, #12]
 800d438:	681b      	ldr	r3, [r3, #0]
 800d43a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d43e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d440:	68fb      	ldr	r3, [r7, #12]
 800d442:	68db      	ldr	r3, [r3, #12]
 800d444:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800d448:	d97c      	bls.n	800d544 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d44a:	68fb      	ldr	r3, [r7, #12]
 800d44c:	685b      	ldr	r3, [r3, #4]
 800d44e:	2b00      	cmp	r3, #0
 800d450:	d002      	beq.n	800d458 <HAL_SPI_TransmitReceive+0x13e>
 800d452:	8a7b      	ldrh	r3, [r7, #18]
 800d454:	2b01      	cmp	r3, #1
 800d456:	d169      	bne.n	800d52c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d45c:	881a      	ldrh	r2, [r3, #0]
 800d45e:	68fb      	ldr	r3, [r7, #12]
 800d460:	681b      	ldr	r3, [r3, #0]
 800d462:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800d464:	68fb      	ldr	r3, [r7, #12]
 800d466:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d468:	1c9a      	adds	r2, r3, #2
 800d46a:	68fb      	ldr	r3, [r7, #12]
 800d46c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800d46e:	68fb      	ldr	r3, [r7, #12]
 800d470:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d472:	b29b      	uxth	r3, r3
 800d474:	3b01      	subs	r3, #1
 800d476:	b29a      	uxth	r2, r3
 800d478:	68fb      	ldr	r3, [r7, #12]
 800d47a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d47c:	e056      	b.n	800d52c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800d47e:	68fb      	ldr	r3, [r7, #12]
 800d480:	681b      	ldr	r3, [r3, #0]
 800d482:	689b      	ldr	r3, [r3, #8]
 800d484:	f003 0302 	and.w	r3, r3, #2
 800d488:	2b02      	cmp	r3, #2
 800d48a:	d11b      	bne.n	800d4c4 <HAL_SPI_TransmitReceive+0x1aa>
 800d48c:	68fb      	ldr	r3, [r7, #12]
 800d48e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d490:	b29b      	uxth	r3, r3
 800d492:	2b00      	cmp	r3, #0
 800d494:	d016      	beq.n	800d4c4 <HAL_SPI_TransmitReceive+0x1aa>
 800d496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d498:	2b01      	cmp	r3, #1
 800d49a:	d113      	bne.n	800d4c4 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d49c:	68fb      	ldr	r3, [r7, #12]
 800d49e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d4a0:	881a      	ldrh	r2, [r3, #0]
 800d4a2:	68fb      	ldr	r3, [r7, #12]
 800d4a4:	681b      	ldr	r3, [r3, #0]
 800d4a6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d4ac:	1c9a      	adds	r2, r3, #2
 800d4ae:	68fb      	ldr	r3, [r7, #12]
 800d4b0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d4b6:	b29b      	uxth	r3, r3
 800d4b8:	3b01      	subs	r3, #1
 800d4ba:	b29a      	uxth	r2, r3
 800d4bc:	68fb      	ldr	r3, [r7, #12]
 800d4be:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800d4c0:	2300      	movs	r3, #0
 800d4c2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	681b      	ldr	r3, [r3, #0]
 800d4c8:	689b      	ldr	r3, [r3, #8]
 800d4ca:	f003 0301 	and.w	r3, r3, #1
 800d4ce:	2b01      	cmp	r3, #1
 800d4d0:	d11c      	bne.n	800d50c <HAL_SPI_TransmitReceive+0x1f2>
 800d4d2:	68fb      	ldr	r3, [r7, #12]
 800d4d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d4d8:	b29b      	uxth	r3, r3
 800d4da:	2b00      	cmp	r3, #0
 800d4dc:	d016      	beq.n	800d50c <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800d4de:	68fb      	ldr	r3, [r7, #12]
 800d4e0:	681b      	ldr	r3, [r3, #0]
 800d4e2:	68da      	ldr	r2, [r3, #12]
 800d4e4:	68fb      	ldr	r3, [r7, #12]
 800d4e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d4e8:	b292      	uxth	r2, r2
 800d4ea:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800d4ec:	68fb      	ldr	r3, [r7, #12]
 800d4ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d4f0:	1c9a      	adds	r2, r3, #2
 800d4f2:	68fb      	ldr	r3, [r7, #12]
 800d4f4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800d4f6:	68fb      	ldr	r3, [r7, #12]
 800d4f8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d4fc:	b29b      	uxth	r3, r3
 800d4fe:	3b01      	subs	r3, #1
 800d500:	b29a      	uxth	r2, r3
 800d502:	68fb      	ldr	r3, [r7, #12]
 800d504:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800d508:	2301      	movs	r3, #1
 800d50a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800d50c:	f7fd f86c 	bl	800a5e8 <HAL_GetTick>
 800d510:	4602      	mov	r2, r0
 800d512:	69fb      	ldr	r3, [r7, #28]
 800d514:	1ad3      	subs	r3, r2, r3
 800d516:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d518:	429a      	cmp	r2, r3
 800d51a:	d807      	bhi.n	800d52c <HAL_SPI_TransmitReceive+0x212>
 800d51c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d51e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d522:	d003      	beq.n	800d52c <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800d524:	2303      	movs	r3, #3
 800d526:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800d52a:	e0fb      	b.n	800d724 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d52c:	68fb      	ldr	r3, [r7, #12]
 800d52e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d530:	b29b      	uxth	r3, r3
 800d532:	2b00      	cmp	r3, #0
 800d534:	d1a3      	bne.n	800d47e <HAL_SPI_TransmitReceive+0x164>
 800d536:	68fb      	ldr	r3, [r7, #12]
 800d538:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d53c:	b29b      	uxth	r3, r3
 800d53e:	2b00      	cmp	r3, #0
 800d540:	d19d      	bne.n	800d47e <HAL_SPI_TransmitReceive+0x164>
 800d542:	e0df      	b.n	800d704 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d544:	68fb      	ldr	r3, [r7, #12]
 800d546:	685b      	ldr	r3, [r3, #4]
 800d548:	2b00      	cmp	r3, #0
 800d54a:	d003      	beq.n	800d554 <HAL_SPI_TransmitReceive+0x23a>
 800d54c:	8a7b      	ldrh	r3, [r7, #18]
 800d54e:	2b01      	cmp	r3, #1
 800d550:	f040 80cb 	bne.w	800d6ea <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800d554:	68fb      	ldr	r3, [r7, #12]
 800d556:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d558:	b29b      	uxth	r3, r3
 800d55a:	2b01      	cmp	r3, #1
 800d55c:	d912      	bls.n	800d584 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d55e:	68fb      	ldr	r3, [r7, #12]
 800d560:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d562:	881a      	ldrh	r2, [r3, #0]
 800d564:	68fb      	ldr	r3, [r7, #12]
 800d566:	681b      	ldr	r3, [r3, #0]
 800d568:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d56a:	68fb      	ldr	r3, [r7, #12]
 800d56c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d56e:	1c9a      	adds	r2, r3, #2
 800d570:	68fb      	ldr	r3, [r7, #12]
 800d572:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800d574:	68fb      	ldr	r3, [r7, #12]
 800d576:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d578:	b29b      	uxth	r3, r3
 800d57a:	3b02      	subs	r3, #2
 800d57c:	b29a      	uxth	r2, r3
 800d57e:	68fb      	ldr	r3, [r7, #12]
 800d580:	87da      	strh	r2, [r3, #62]	; 0x3e
 800d582:	e0b2      	b.n	800d6ea <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800d584:	68fb      	ldr	r3, [r7, #12]
 800d586:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d588:	68fb      	ldr	r3, [r7, #12]
 800d58a:	681b      	ldr	r3, [r3, #0]
 800d58c:	330c      	adds	r3, #12
 800d58e:	7812      	ldrb	r2, [r2, #0]
 800d590:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800d592:	68fb      	ldr	r3, [r7, #12]
 800d594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d596:	1c5a      	adds	r2, r3, #1
 800d598:	68fb      	ldr	r3, [r7, #12]
 800d59a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800d59c:	68fb      	ldr	r3, [r7, #12]
 800d59e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d5a0:	b29b      	uxth	r3, r3
 800d5a2:	3b01      	subs	r3, #1
 800d5a4:	b29a      	uxth	r2, r3
 800d5a6:	68fb      	ldr	r3, [r7, #12]
 800d5a8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d5aa:	e09e      	b.n	800d6ea <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800d5ac:	68fb      	ldr	r3, [r7, #12]
 800d5ae:	681b      	ldr	r3, [r3, #0]
 800d5b0:	689b      	ldr	r3, [r3, #8]
 800d5b2:	f003 0302 	and.w	r3, r3, #2
 800d5b6:	2b02      	cmp	r3, #2
 800d5b8:	d134      	bne.n	800d624 <HAL_SPI_TransmitReceive+0x30a>
 800d5ba:	68fb      	ldr	r3, [r7, #12]
 800d5bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d5be:	b29b      	uxth	r3, r3
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d02f      	beq.n	800d624 <HAL_SPI_TransmitReceive+0x30a>
 800d5c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d5c6:	2b01      	cmp	r3, #1
 800d5c8:	d12c      	bne.n	800d624 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800d5ca:	68fb      	ldr	r3, [r7, #12]
 800d5cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d5ce:	b29b      	uxth	r3, r3
 800d5d0:	2b01      	cmp	r3, #1
 800d5d2:	d912      	bls.n	800d5fa <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d5d4:	68fb      	ldr	r3, [r7, #12]
 800d5d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d5d8:	881a      	ldrh	r2, [r3, #0]
 800d5da:	68fb      	ldr	r3, [r7, #12]
 800d5dc:	681b      	ldr	r3, [r3, #0]
 800d5de:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800d5e0:	68fb      	ldr	r3, [r7, #12]
 800d5e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d5e4:	1c9a      	adds	r2, r3, #2
 800d5e6:	68fb      	ldr	r3, [r7, #12]
 800d5e8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800d5ea:	68fb      	ldr	r3, [r7, #12]
 800d5ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d5ee:	b29b      	uxth	r3, r3
 800d5f0:	3b02      	subs	r3, #2
 800d5f2:	b29a      	uxth	r2, r3
 800d5f4:	68fb      	ldr	r3, [r7, #12]
 800d5f6:	87da      	strh	r2, [r3, #62]	; 0x3e
 800d5f8:	e012      	b.n	800d620 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800d5fa:	68fb      	ldr	r3, [r7, #12]
 800d5fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d5fe:	68fb      	ldr	r3, [r7, #12]
 800d600:	681b      	ldr	r3, [r3, #0]
 800d602:	330c      	adds	r3, #12
 800d604:	7812      	ldrb	r2, [r2, #0]
 800d606:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d60c:	1c5a      	adds	r2, r3, #1
 800d60e:	68fb      	ldr	r3, [r7, #12]
 800d610:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800d612:	68fb      	ldr	r3, [r7, #12]
 800d614:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d616:	b29b      	uxth	r3, r3
 800d618:	3b01      	subs	r3, #1
 800d61a:	b29a      	uxth	r2, r3
 800d61c:	68fb      	ldr	r3, [r7, #12]
 800d61e:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800d620:	2300      	movs	r3, #0
 800d622:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800d624:	68fb      	ldr	r3, [r7, #12]
 800d626:	681b      	ldr	r3, [r3, #0]
 800d628:	689b      	ldr	r3, [r3, #8]
 800d62a:	f003 0301 	and.w	r3, r3, #1
 800d62e:	2b01      	cmp	r3, #1
 800d630:	d148      	bne.n	800d6c4 <HAL_SPI_TransmitReceive+0x3aa>
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d638:	b29b      	uxth	r3, r3
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	d042      	beq.n	800d6c4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800d63e:	68fb      	ldr	r3, [r7, #12]
 800d640:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d644:	b29b      	uxth	r3, r3
 800d646:	2b01      	cmp	r3, #1
 800d648:	d923      	bls.n	800d692 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800d64a:	68fb      	ldr	r3, [r7, #12]
 800d64c:	681b      	ldr	r3, [r3, #0]
 800d64e:	68da      	ldr	r2, [r3, #12]
 800d650:	68fb      	ldr	r3, [r7, #12]
 800d652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d654:	b292      	uxth	r2, r2
 800d656:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800d658:	68fb      	ldr	r3, [r7, #12]
 800d65a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d65c:	1c9a      	adds	r2, r3, #2
 800d65e:	68fb      	ldr	r3, [r7, #12]
 800d660:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800d662:	68fb      	ldr	r3, [r7, #12]
 800d664:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d668:	b29b      	uxth	r3, r3
 800d66a:	3b02      	subs	r3, #2
 800d66c:	b29a      	uxth	r2, r3
 800d66e:	68fb      	ldr	r3, [r7, #12]
 800d670:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800d674:	68fb      	ldr	r3, [r7, #12]
 800d676:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d67a:	b29b      	uxth	r3, r3
 800d67c:	2b01      	cmp	r3, #1
 800d67e:	d81f      	bhi.n	800d6c0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800d680:	68fb      	ldr	r3, [r7, #12]
 800d682:	681b      	ldr	r3, [r3, #0]
 800d684:	685a      	ldr	r2, [r3, #4]
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	681b      	ldr	r3, [r3, #0]
 800d68a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800d68e:	605a      	str	r2, [r3, #4]
 800d690:	e016      	b.n	800d6c0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800d692:	68fb      	ldr	r3, [r7, #12]
 800d694:	681b      	ldr	r3, [r3, #0]
 800d696:	f103 020c 	add.w	r2, r3, #12
 800d69a:	68fb      	ldr	r3, [r7, #12]
 800d69c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d69e:	7812      	ldrb	r2, [r2, #0]
 800d6a0:	b2d2      	uxtb	r2, r2
 800d6a2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800d6a4:	68fb      	ldr	r3, [r7, #12]
 800d6a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d6a8:	1c5a      	adds	r2, r3, #1
 800d6aa:	68fb      	ldr	r3, [r7, #12]
 800d6ac:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800d6ae:	68fb      	ldr	r3, [r7, #12]
 800d6b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d6b4:	b29b      	uxth	r3, r3
 800d6b6:	3b01      	subs	r3, #1
 800d6b8:	b29a      	uxth	r2, r3
 800d6ba:	68fb      	ldr	r3, [r7, #12]
 800d6bc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800d6c0:	2301      	movs	r3, #1
 800d6c2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800d6c4:	f7fc ff90 	bl	800a5e8 <HAL_GetTick>
 800d6c8:	4602      	mov	r2, r0
 800d6ca:	69fb      	ldr	r3, [r7, #28]
 800d6cc:	1ad3      	subs	r3, r2, r3
 800d6ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d6d0:	429a      	cmp	r2, r3
 800d6d2:	d803      	bhi.n	800d6dc <HAL_SPI_TransmitReceive+0x3c2>
 800d6d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d6da:	d102      	bne.n	800d6e2 <HAL_SPI_TransmitReceive+0x3c8>
 800d6dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6de:	2b00      	cmp	r3, #0
 800d6e0:	d103      	bne.n	800d6ea <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800d6e2:	2303      	movs	r3, #3
 800d6e4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800d6e8:	e01c      	b.n	800d724 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d6ea:	68fb      	ldr	r3, [r7, #12]
 800d6ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d6ee:	b29b      	uxth	r3, r3
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	f47f af5b 	bne.w	800d5ac <HAL_SPI_TransmitReceive+0x292>
 800d6f6:	68fb      	ldr	r3, [r7, #12]
 800d6f8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d6fc:	b29b      	uxth	r3, r3
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	f47f af54 	bne.w	800d5ac <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800d704:	69fa      	ldr	r2, [r7, #28]
 800d706:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d708:	68f8      	ldr	r0, [r7, #12]
 800d70a:	f000 f98f 	bl	800da2c <SPI_EndRxTxTransaction>
 800d70e:	4603      	mov	r3, r0
 800d710:	2b00      	cmp	r3, #0
 800d712:	d006      	beq.n	800d722 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800d714:	2301      	movs	r3, #1
 800d716:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	2220      	movs	r2, #32
 800d71e:	661a      	str	r2, [r3, #96]	; 0x60
 800d720:	e000      	b.n	800d724 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800d722:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800d724:	68fb      	ldr	r3, [r7, #12]
 800d726:	2201      	movs	r2, #1
 800d728:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800d72c:	68fb      	ldr	r3, [r7, #12]
 800d72e:	2200      	movs	r2, #0
 800d730:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800d734:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800d738:	4618      	mov	r0, r3
 800d73a:	3728      	adds	r7, #40	; 0x28
 800d73c:	46bd      	mov	sp, r7
 800d73e:	bd80      	pop	{r7, pc}

0800d740 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800d740:	b580      	push	{r7, lr}
 800d742:	b088      	sub	sp, #32
 800d744:	af00      	add	r7, sp, #0
 800d746:	60f8      	str	r0, [r7, #12]
 800d748:	60b9      	str	r1, [r7, #8]
 800d74a:	603b      	str	r3, [r7, #0]
 800d74c:	4613      	mov	r3, r2
 800d74e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800d750:	f7fc ff4a 	bl	800a5e8 <HAL_GetTick>
 800d754:	4602      	mov	r2, r0
 800d756:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d758:	1a9b      	subs	r3, r3, r2
 800d75a:	683a      	ldr	r2, [r7, #0]
 800d75c:	4413      	add	r3, r2
 800d75e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800d760:	f7fc ff42 	bl	800a5e8 <HAL_GetTick>
 800d764:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800d766:	4b39      	ldr	r3, [pc, #228]	; (800d84c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800d768:	681b      	ldr	r3, [r3, #0]
 800d76a:	015b      	lsls	r3, r3, #5
 800d76c:	0d1b      	lsrs	r3, r3, #20
 800d76e:	69fa      	ldr	r2, [r7, #28]
 800d770:	fb02 f303 	mul.w	r3, r2, r3
 800d774:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800d776:	e054      	b.n	800d822 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800d778:	683b      	ldr	r3, [r7, #0]
 800d77a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d77e:	d050      	beq.n	800d822 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800d780:	f7fc ff32 	bl	800a5e8 <HAL_GetTick>
 800d784:	4602      	mov	r2, r0
 800d786:	69bb      	ldr	r3, [r7, #24]
 800d788:	1ad3      	subs	r3, r2, r3
 800d78a:	69fa      	ldr	r2, [r7, #28]
 800d78c:	429a      	cmp	r2, r3
 800d78e:	d902      	bls.n	800d796 <SPI_WaitFlagStateUntilTimeout+0x56>
 800d790:	69fb      	ldr	r3, [r7, #28]
 800d792:	2b00      	cmp	r3, #0
 800d794:	d13d      	bne.n	800d812 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800d796:	68fb      	ldr	r3, [r7, #12]
 800d798:	681b      	ldr	r3, [r3, #0]
 800d79a:	685a      	ldr	r2, [r3, #4]
 800d79c:	68fb      	ldr	r3, [r7, #12]
 800d79e:	681b      	ldr	r3, [r3, #0]
 800d7a0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800d7a4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d7a6:	68fb      	ldr	r3, [r7, #12]
 800d7a8:	685b      	ldr	r3, [r3, #4]
 800d7aa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d7ae:	d111      	bne.n	800d7d4 <SPI_WaitFlagStateUntilTimeout+0x94>
 800d7b0:	68fb      	ldr	r3, [r7, #12]
 800d7b2:	689b      	ldr	r3, [r3, #8]
 800d7b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d7b8:	d004      	beq.n	800d7c4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d7ba:	68fb      	ldr	r3, [r7, #12]
 800d7bc:	689b      	ldr	r3, [r3, #8]
 800d7be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d7c2:	d107      	bne.n	800d7d4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800d7c4:	68fb      	ldr	r3, [r7, #12]
 800d7c6:	681b      	ldr	r3, [r3, #0]
 800d7c8:	681a      	ldr	r2, [r3, #0]
 800d7ca:	68fb      	ldr	r3, [r7, #12]
 800d7cc:	681b      	ldr	r3, [r3, #0]
 800d7ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d7d2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d7d4:	68fb      	ldr	r3, [r7, #12]
 800d7d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d7d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d7dc:	d10f      	bne.n	800d7fe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800d7de:	68fb      	ldr	r3, [r7, #12]
 800d7e0:	681b      	ldr	r3, [r3, #0]
 800d7e2:	681a      	ldr	r2, [r3, #0]
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	681b      	ldr	r3, [r3, #0]
 800d7e8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d7ec:	601a      	str	r2, [r3, #0]
 800d7ee:	68fb      	ldr	r3, [r7, #12]
 800d7f0:	681b      	ldr	r3, [r3, #0]
 800d7f2:	681a      	ldr	r2, [r3, #0]
 800d7f4:	68fb      	ldr	r3, [r7, #12]
 800d7f6:	681b      	ldr	r3, [r3, #0]
 800d7f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d7fc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800d7fe:	68fb      	ldr	r3, [r7, #12]
 800d800:	2201      	movs	r2, #1
 800d802:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d806:	68fb      	ldr	r3, [r7, #12]
 800d808:	2200      	movs	r2, #0
 800d80a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800d80e:	2303      	movs	r3, #3
 800d810:	e017      	b.n	800d842 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800d812:	697b      	ldr	r3, [r7, #20]
 800d814:	2b00      	cmp	r3, #0
 800d816:	d101      	bne.n	800d81c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800d818:	2300      	movs	r3, #0
 800d81a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800d81c:	697b      	ldr	r3, [r7, #20]
 800d81e:	3b01      	subs	r3, #1
 800d820:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800d822:	68fb      	ldr	r3, [r7, #12]
 800d824:	681b      	ldr	r3, [r3, #0]
 800d826:	689a      	ldr	r2, [r3, #8]
 800d828:	68bb      	ldr	r3, [r7, #8]
 800d82a:	4013      	ands	r3, r2
 800d82c:	68ba      	ldr	r2, [r7, #8]
 800d82e:	429a      	cmp	r2, r3
 800d830:	bf0c      	ite	eq
 800d832:	2301      	moveq	r3, #1
 800d834:	2300      	movne	r3, #0
 800d836:	b2db      	uxtb	r3, r3
 800d838:	461a      	mov	r2, r3
 800d83a:	79fb      	ldrb	r3, [r7, #7]
 800d83c:	429a      	cmp	r2, r3
 800d83e:	d19b      	bne.n	800d778 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800d840:	2300      	movs	r3, #0
}
 800d842:	4618      	mov	r0, r3
 800d844:	3720      	adds	r7, #32
 800d846:	46bd      	mov	sp, r7
 800d848:	bd80      	pop	{r7, pc}
 800d84a:	bf00      	nop
 800d84c:	20000014 	.word	0x20000014

0800d850 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800d850:	b580      	push	{r7, lr}
 800d852:	b08a      	sub	sp, #40	; 0x28
 800d854:	af00      	add	r7, sp, #0
 800d856:	60f8      	str	r0, [r7, #12]
 800d858:	60b9      	str	r1, [r7, #8]
 800d85a:	607a      	str	r2, [r7, #4]
 800d85c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800d85e:	2300      	movs	r3, #0
 800d860:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800d862:	f7fc fec1 	bl	800a5e8 <HAL_GetTick>
 800d866:	4602      	mov	r2, r0
 800d868:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d86a:	1a9b      	subs	r3, r3, r2
 800d86c:	683a      	ldr	r2, [r7, #0]
 800d86e:	4413      	add	r3, r2
 800d870:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800d872:	f7fc feb9 	bl	800a5e8 <HAL_GetTick>
 800d876:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800d878:	68fb      	ldr	r3, [r7, #12]
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	330c      	adds	r3, #12
 800d87e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800d880:	4b3d      	ldr	r3, [pc, #244]	; (800d978 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800d882:	681a      	ldr	r2, [r3, #0]
 800d884:	4613      	mov	r3, r2
 800d886:	009b      	lsls	r3, r3, #2
 800d888:	4413      	add	r3, r2
 800d88a:	00da      	lsls	r2, r3, #3
 800d88c:	1ad3      	subs	r3, r2, r3
 800d88e:	0d1b      	lsrs	r3, r3, #20
 800d890:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d892:	fb02 f303 	mul.w	r3, r2, r3
 800d896:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800d898:	e060      	b.n	800d95c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800d89a:	68bb      	ldr	r3, [r7, #8]
 800d89c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800d8a0:	d107      	bne.n	800d8b2 <SPI_WaitFifoStateUntilTimeout+0x62>
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	2b00      	cmp	r3, #0
 800d8a6:	d104      	bne.n	800d8b2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800d8a8:	69fb      	ldr	r3, [r7, #28]
 800d8aa:	781b      	ldrb	r3, [r3, #0]
 800d8ac:	b2db      	uxtb	r3, r3
 800d8ae:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800d8b0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800d8b2:	683b      	ldr	r3, [r7, #0]
 800d8b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d8b8:	d050      	beq.n	800d95c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800d8ba:	f7fc fe95 	bl	800a5e8 <HAL_GetTick>
 800d8be:	4602      	mov	r2, r0
 800d8c0:	6a3b      	ldr	r3, [r7, #32]
 800d8c2:	1ad3      	subs	r3, r2, r3
 800d8c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d8c6:	429a      	cmp	r2, r3
 800d8c8:	d902      	bls.n	800d8d0 <SPI_WaitFifoStateUntilTimeout+0x80>
 800d8ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	d13d      	bne.n	800d94c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800d8d0:	68fb      	ldr	r3, [r7, #12]
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	685a      	ldr	r2, [r3, #4]
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	681b      	ldr	r3, [r3, #0]
 800d8da:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800d8de:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d8e0:	68fb      	ldr	r3, [r7, #12]
 800d8e2:	685b      	ldr	r3, [r3, #4]
 800d8e4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d8e8:	d111      	bne.n	800d90e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800d8ea:	68fb      	ldr	r3, [r7, #12]
 800d8ec:	689b      	ldr	r3, [r3, #8]
 800d8ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d8f2:	d004      	beq.n	800d8fe <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d8f4:	68fb      	ldr	r3, [r7, #12]
 800d8f6:	689b      	ldr	r3, [r3, #8]
 800d8f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d8fc:	d107      	bne.n	800d90e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800d8fe:	68fb      	ldr	r3, [r7, #12]
 800d900:	681b      	ldr	r3, [r3, #0]
 800d902:	681a      	ldr	r2, [r3, #0]
 800d904:	68fb      	ldr	r3, [r7, #12]
 800d906:	681b      	ldr	r3, [r3, #0]
 800d908:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d90c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d90e:	68fb      	ldr	r3, [r7, #12]
 800d910:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d912:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d916:	d10f      	bne.n	800d938 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800d918:	68fb      	ldr	r3, [r7, #12]
 800d91a:	681b      	ldr	r3, [r3, #0]
 800d91c:	681a      	ldr	r2, [r3, #0]
 800d91e:	68fb      	ldr	r3, [r7, #12]
 800d920:	681b      	ldr	r3, [r3, #0]
 800d922:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d926:	601a      	str	r2, [r3, #0]
 800d928:	68fb      	ldr	r3, [r7, #12]
 800d92a:	681b      	ldr	r3, [r3, #0]
 800d92c:	681a      	ldr	r2, [r3, #0]
 800d92e:	68fb      	ldr	r3, [r7, #12]
 800d930:	681b      	ldr	r3, [r3, #0]
 800d932:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d936:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800d938:	68fb      	ldr	r3, [r7, #12]
 800d93a:	2201      	movs	r2, #1
 800d93c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d940:	68fb      	ldr	r3, [r7, #12]
 800d942:	2200      	movs	r2, #0
 800d944:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800d948:	2303      	movs	r3, #3
 800d94a:	e010      	b.n	800d96e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800d94c:	69bb      	ldr	r3, [r7, #24]
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d101      	bne.n	800d956 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800d952:	2300      	movs	r3, #0
 800d954:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800d956:	69bb      	ldr	r3, [r7, #24]
 800d958:	3b01      	subs	r3, #1
 800d95a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800d95c:	68fb      	ldr	r3, [r7, #12]
 800d95e:	681b      	ldr	r3, [r3, #0]
 800d960:	689a      	ldr	r2, [r3, #8]
 800d962:	68bb      	ldr	r3, [r7, #8]
 800d964:	4013      	ands	r3, r2
 800d966:	687a      	ldr	r2, [r7, #4]
 800d968:	429a      	cmp	r2, r3
 800d96a:	d196      	bne.n	800d89a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800d96c:	2300      	movs	r3, #0
}
 800d96e:	4618      	mov	r0, r3
 800d970:	3728      	adds	r7, #40	; 0x28
 800d972:	46bd      	mov	sp, r7
 800d974:	bd80      	pop	{r7, pc}
 800d976:	bf00      	nop
 800d978:	20000014 	.word	0x20000014

0800d97c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800d97c:	b580      	push	{r7, lr}
 800d97e:	b086      	sub	sp, #24
 800d980:	af02      	add	r7, sp, #8
 800d982:	60f8      	str	r0, [r7, #12]
 800d984:	60b9      	str	r1, [r7, #8]
 800d986:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d988:	68fb      	ldr	r3, [r7, #12]
 800d98a:	685b      	ldr	r3, [r3, #4]
 800d98c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d990:	d111      	bne.n	800d9b6 <SPI_EndRxTransaction+0x3a>
 800d992:	68fb      	ldr	r3, [r7, #12]
 800d994:	689b      	ldr	r3, [r3, #8]
 800d996:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d99a:	d004      	beq.n	800d9a6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d99c:	68fb      	ldr	r3, [r7, #12]
 800d99e:	689b      	ldr	r3, [r3, #8]
 800d9a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d9a4:	d107      	bne.n	800d9b6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800d9a6:	68fb      	ldr	r3, [r7, #12]
 800d9a8:	681b      	ldr	r3, [r3, #0]
 800d9aa:	681a      	ldr	r2, [r3, #0]
 800d9ac:	68fb      	ldr	r3, [r7, #12]
 800d9ae:	681b      	ldr	r3, [r3, #0]
 800d9b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d9b4:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	9300      	str	r3, [sp, #0]
 800d9ba:	68bb      	ldr	r3, [r7, #8]
 800d9bc:	2200      	movs	r2, #0
 800d9be:	2180      	movs	r1, #128	; 0x80
 800d9c0:	68f8      	ldr	r0, [r7, #12]
 800d9c2:	f7ff febd 	bl	800d740 <SPI_WaitFlagStateUntilTimeout>
 800d9c6:	4603      	mov	r3, r0
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	d007      	beq.n	800d9dc <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d9cc:	68fb      	ldr	r3, [r7, #12]
 800d9ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d9d0:	f043 0220 	orr.w	r2, r3, #32
 800d9d4:	68fb      	ldr	r3, [r7, #12]
 800d9d6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800d9d8:	2303      	movs	r3, #3
 800d9da:	e023      	b.n	800da24 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d9dc:	68fb      	ldr	r3, [r7, #12]
 800d9de:	685b      	ldr	r3, [r3, #4]
 800d9e0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d9e4:	d11d      	bne.n	800da22 <SPI_EndRxTransaction+0xa6>
 800d9e6:	68fb      	ldr	r3, [r7, #12]
 800d9e8:	689b      	ldr	r3, [r3, #8]
 800d9ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d9ee:	d004      	beq.n	800d9fa <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d9f0:	68fb      	ldr	r3, [r7, #12]
 800d9f2:	689b      	ldr	r3, [r3, #8]
 800d9f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d9f8:	d113      	bne.n	800da22 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	9300      	str	r3, [sp, #0]
 800d9fe:	68bb      	ldr	r3, [r7, #8]
 800da00:	2200      	movs	r2, #0
 800da02:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800da06:	68f8      	ldr	r0, [r7, #12]
 800da08:	f7ff ff22 	bl	800d850 <SPI_WaitFifoStateUntilTimeout>
 800da0c:	4603      	mov	r3, r0
 800da0e:	2b00      	cmp	r3, #0
 800da10:	d007      	beq.n	800da22 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800da12:	68fb      	ldr	r3, [r7, #12]
 800da14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800da16:	f043 0220 	orr.w	r2, r3, #32
 800da1a:	68fb      	ldr	r3, [r7, #12]
 800da1c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800da1e:	2303      	movs	r3, #3
 800da20:	e000      	b.n	800da24 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800da22:	2300      	movs	r3, #0
}
 800da24:	4618      	mov	r0, r3
 800da26:	3710      	adds	r7, #16
 800da28:	46bd      	mov	sp, r7
 800da2a:	bd80      	pop	{r7, pc}

0800da2c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800da2c:	b580      	push	{r7, lr}
 800da2e:	b086      	sub	sp, #24
 800da30:	af02      	add	r7, sp, #8
 800da32:	60f8      	str	r0, [r7, #12]
 800da34:	60b9      	str	r1, [r7, #8]
 800da36:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	9300      	str	r3, [sp, #0]
 800da3c:	68bb      	ldr	r3, [r7, #8]
 800da3e:	2200      	movs	r2, #0
 800da40:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800da44:	68f8      	ldr	r0, [r7, #12]
 800da46:	f7ff ff03 	bl	800d850 <SPI_WaitFifoStateUntilTimeout>
 800da4a:	4603      	mov	r3, r0
 800da4c:	2b00      	cmp	r3, #0
 800da4e:	d007      	beq.n	800da60 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800da50:	68fb      	ldr	r3, [r7, #12]
 800da52:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800da54:	f043 0220 	orr.w	r2, r3, #32
 800da58:	68fb      	ldr	r3, [r7, #12]
 800da5a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800da5c:	2303      	movs	r3, #3
 800da5e:	e027      	b.n	800dab0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	9300      	str	r3, [sp, #0]
 800da64:	68bb      	ldr	r3, [r7, #8]
 800da66:	2200      	movs	r2, #0
 800da68:	2180      	movs	r1, #128	; 0x80
 800da6a:	68f8      	ldr	r0, [r7, #12]
 800da6c:	f7ff fe68 	bl	800d740 <SPI_WaitFlagStateUntilTimeout>
 800da70:	4603      	mov	r3, r0
 800da72:	2b00      	cmp	r3, #0
 800da74:	d007      	beq.n	800da86 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800da76:	68fb      	ldr	r3, [r7, #12]
 800da78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800da7a:	f043 0220 	orr.w	r2, r3, #32
 800da7e:	68fb      	ldr	r3, [r7, #12]
 800da80:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800da82:	2303      	movs	r3, #3
 800da84:	e014      	b.n	800dab0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	9300      	str	r3, [sp, #0]
 800da8a:	68bb      	ldr	r3, [r7, #8]
 800da8c:	2200      	movs	r2, #0
 800da8e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800da92:	68f8      	ldr	r0, [r7, #12]
 800da94:	f7ff fedc 	bl	800d850 <SPI_WaitFifoStateUntilTimeout>
 800da98:	4603      	mov	r3, r0
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	d007      	beq.n	800daae <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800da9e:	68fb      	ldr	r3, [r7, #12]
 800daa0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800daa2:	f043 0220 	orr.w	r2, r3, #32
 800daa6:	68fb      	ldr	r3, [r7, #12]
 800daa8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800daaa:	2303      	movs	r3, #3
 800daac:	e000      	b.n	800dab0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800daae:	2300      	movs	r3, #0
}
 800dab0:	4618      	mov	r0, r3
 800dab2:	3710      	adds	r7, #16
 800dab4:	46bd      	mov	sp, r7
 800dab6:	bd80      	pop	{r7, pc}

0800dab8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800dab8:	b580      	push	{r7, lr}
 800daba:	b082      	sub	sp, #8
 800dabc:	af00      	add	r7, sp, #0
 800dabe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d101      	bne.n	800daca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800dac6:	2301      	movs	r3, #1
 800dac8:	e049      	b.n	800db5e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800dad0:	b2db      	uxtb	r3, r3
 800dad2:	2b00      	cmp	r3, #0
 800dad4:	d106      	bne.n	800dae4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	2200      	movs	r2, #0
 800dada:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800dade:	6878      	ldr	r0, [r7, #4]
 800dae0:	f7f5 f8aa 	bl	8002c38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	2202      	movs	r2, #2
 800dae8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	681a      	ldr	r2, [r3, #0]
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	3304      	adds	r3, #4
 800daf4:	4619      	mov	r1, r3
 800daf6:	4610      	mov	r0, r2
 800daf8:	f000 fae6 	bl	800e0c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	2201      	movs	r2, #1
 800db00:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	2201      	movs	r2, #1
 800db08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	2201      	movs	r2, #1
 800db10:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	2201      	movs	r2, #1
 800db18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	2201      	movs	r2, #1
 800db20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	2201      	movs	r2, #1
 800db28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	2201      	movs	r2, #1
 800db30:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	2201      	movs	r2, #1
 800db38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	2201      	movs	r2, #1
 800db40:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	2201      	movs	r2, #1
 800db48:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	2201      	movs	r2, #1
 800db50:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	2201      	movs	r2, #1
 800db58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800db5c:	2300      	movs	r3, #0
}
 800db5e:	4618      	mov	r0, r3
 800db60:	3708      	adds	r7, #8
 800db62:	46bd      	mov	sp, r7
 800db64:	bd80      	pop	{r7, pc}
	...

0800db68 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800db68:	b480      	push	{r7}
 800db6a:	b085      	sub	sp, #20
 800db6c:	af00      	add	r7, sp, #0
 800db6e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800db76:	b2db      	uxtb	r3, r3
 800db78:	2b01      	cmp	r3, #1
 800db7a:	d001      	beq.n	800db80 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800db7c:	2301      	movs	r3, #1
 800db7e:	e033      	b.n	800dbe8 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	2202      	movs	r2, #2
 800db84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	681b      	ldr	r3, [r3, #0]
 800db8c:	4a19      	ldr	r2, [pc, #100]	; (800dbf4 <HAL_TIM_Base_Start+0x8c>)
 800db8e:	4293      	cmp	r3, r2
 800db90:	d009      	beq.n	800dba6 <HAL_TIM_Base_Start+0x3e>
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800db9a:	d004      	beq.n	800dba6 <HAL_TIM_Base_Start+0x3e>
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	681b      	ldr	r3, [r3, #0]
 800dba0:	4a15      	ldr	r2, [pc, #84]	; (800dbf8 <HAL_TIM_Base_Start+0x90>)
 800dba2:	4293      	cmp	r3, r2
 800dba4:	d115      	bne.n	800dbd2 <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	681b      	ldr	r3, [r3, #0]
 800dbaa:	689a      	ldr	r2, [r3, #8]
 800dbac:	4b13      	ldr	r3, [pc, #76]	; (800dbfc <HAL_TIM_Base_Start+0x94>)
 800dbae:	4013      	ands	r3, r2
 800dbb0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dbb2:	68fb      	ldr	r3, [r7, #12]
 800dbb4:	2b06      	cmp	r3, #6
 800dbb6:	d015      	beq.n	800dbe4 <HAL_TIM_Base_Start+0x7c>
 800dbb8:	68fb      	ldr	r3, [r7, #12]
 800dbba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800dbbe:	d011      	beq.n	800dbe4 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	681b      	ldr	r3, [r3, #0]
 800dbc4:	681a      	ldr	r2, [r3, #0]
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	681b      	ldr	r3, [r3, #0]
 800dbca:	f042 0201 	orr.w	r2, r2, #1
 800dbce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dbd0:	e008      	b.n	800dbe4 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	681b      	ldr	r3, [r3, #0]
 800dbd6:	681a      	ldr	r2, [r3, #0]
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	681b      	ldr	r3, [r3, #0]
 800dbdc:	f042 0201 	orr.w	r2, r2, #1
 800dbe0:	601a      	str	r2, [r3, #0]
 800dbe2:	e000      	b.n	800dbe6 <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dbe4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800dbe6:	2300      	movs	r3, #0
}
 800dbe8:	4618      	mov	r0, r3
 800dbea:	3714      	adds	r7, #20
 800dbec:	46bd      	mov	sp, r7
 800dbee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbf2:	4770      	bx	lr
 800dbf4:	40012c00 	.word	0x40012c00
 800dbf8:	40014000 	.word	0x40014000
 800dbfc:	00010007 	.word	0x00010007

0800dc00 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800dc00:	b480      	push	{r7}
 800dc02:	b085      	sub	sp, #20
 800dc04:	af00      	add	r7, sp, #0
 800dc06:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800dc0e:	b2db      	uxtb	r3, r3
 800dc10:	2b01      	cmp	r3, #1
 800dc12:	d001      	beq.n	800dc18 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800dc14:	2301      	movs	r3, #1
 800dc16:	e03b      	b.n	800dc90 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	2202      	movs	r2, #2
 800dc1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	681b      	ldr	r3, [r3, #0]
 800dc24:	68da      	ldr	r2, [r3, #12]
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	f042 0201 	orr.w	r2, r2, #1
 800dc2e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	4a19      	ldr	r2, [pc, #100]	; (800dc9c <HAL_TIM_Base_Start_IT+0x9c>)
 800dc36:	4293      	cmp	r3, r2
 800dc38:	d009      	beq.n	800dc4e <HAL_TIM_Base_Start_IT+0x4e>
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	681b      	ldr	r3, [r3, #0]
 800dc3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dc42:	d004      	beq.n	800dc4e <HAL_TIM_Base_Start_IT+0x4e>
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	681b      	ldr	r3, [r3, #0]
 800dc48:	4a15      	ldr	r2, [pc, #84]	; (800dca0 <HAL_TIM_Base_Start_IT+0xa0>)
 800dc4a:	4293      	cmp	r3, r2
 800dc4c:	d115      	bne.n	800dc7a <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	681b      	ldr	r3, [r3, #0]
 800dc52:	689a      	ldr	r2, [r3, #8]
 800dc54:	4b13      	ldr	r3, [pc, #76]	; (800dca4 <HAL_TIM_Base_Start_IT+0xa4>)
 800dc56:	4013      	ands	r3, r2
 800dc58:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dc5a:	68fb      	ldr	r3, [r7, #12]
 800dc5c:	2b06      	cmp	r3, #6
 800dc5e:	d015      	beq.n	800dc8c <HAL_TIM_Base_Start_IT+0x8c>
 800dc60:	68fb      	ldr	r3, [r7, #12]
 800dc62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800dc66:	d011      	beq.n	800dc8c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	681b      	ldr	r3, [r3, #0]
 800dc6c:	681a      	ldr	r2, [r3, #0]
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	681b      	ldr	r3, [r3, #0]
 800dc72:	f042 0201 	orr.w	r2, r2, #1
 800dc76:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dc78:	e008      	b.n	800dc8c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800dc7a:	687b      	ldr	r3, [r7, #4]
 800dc7c:	681b      	ldr	r3, [r3, #0]
 800dc7e:	681a      	ldr	r2, [r3, #0]
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	f042 0201 	orr.w	r2, r2, #1
 800dc88:	601a      	str	r2, [r3, #0]
 800dc8a:	e000      	b.n	800dc8e <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dc8c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800dc8e:	2300      	movs	r3, #0
}
 800dc90:	4618      	mov	r0, r3
 800dc92:	3714      	adds	r7, #20
 800dc94:	46bd      	mov	sp, r7
 800dc96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc9a:	4770      	bx	lr
 800dc9c:	40012c00 	.word	0x40012c00
 800dca0:	40014000 	.word	0x40014000
 800dca4:	00010007 	.word	0x00010007

0800dca8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800dca8:	b580      	push	{r7, lr}
 800dcaa:	b082      	sub	sp, #8
 800dcac:	af00      	add	r7, sp, #0
 800dcae:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	681b      	ldr	r3, [r3, #0]
 800dcb4:	691b      	ldr	r3, [r3, #16]
 800dcb6:	f003 0302 	and.w	r3, r3, #2
 800dcba:	2b02      	cmp	r3, #2
 800dcbc:	d122      	bne.n	800dd04 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	681b      	ldr	r3, [r3, #0]
 800dcc2:	68db      	ldr	r3, [r3, #12]
 800dcc4:	f003 0302 	and.w	r3, r3, #2
 800dcc8:	2b02      	cmp	r3, #2
 800dcca:	d11b      	bne.n	800dd04 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	681b      	ldr	r3, [r3, #0]
 800dcd0:	f06f 0202 	mvn.w	r2, #2
 800dcd4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	2201      	movs	r2, #1
 800dcda:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	681b      	ldr	r3, [r3, #0]
 800dce0:	699b      	ldr	r3, [r3, #24]
 800dce2:	f003 0303 	and.w	r3, r3, #3
 800dce6:	2b00      	cmp	r3, #0
 800dce8:	d003      	beq.n	800dcf2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800dcea:	6878      	ldr	r0, [r7, #4]
 800dcec:	f000 f9ce 	bl	800e08c <HAL_TIM_IC_CaptureCallback>
 800dcf0:	e005      	b.n	800dcfe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800dcf2:	6878      	ldr	r0, [r7, #4]
 800dcf4:	f000 f9c0 	bl	800e078 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dcf8:	6878      	ldr	r0, [r7, #4]
 800dcfa:	f000 f9d1 	bl	800e0a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	2200      	movs	r2, #0
 800dd02:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	681b      	ldr	r3, [r3, #0]
 800dd08:	691b      	ldr	r3, [r3, #16]
 800dd0a:	f003 0304 	and.w	r3, r3, #4
 800dd0e:	2b04      	cmp	r3, #4
 800dd10:	d122      	bne.n	800dd58 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	681b      	ldr	r3, [r3, #0]
 800dd16:	68db      	ldr	r3, [r3, #12]
 800dd18:	f003 0304 	and.w	r3, r3, #4
 800dd1c:	2b04      	cmp	r3, #4
 800dd1e:	d11b      	bne.n	800dd58 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	681b      	ldr	r3, [r3, #0]
 800dd24:	f06f 0204 	mvn.w	r2, #4
 800dd28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	2202      	movs	r2, #2
 800dd2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	681b      	ldr	r3, [r3, #0]
 800dd34:	699b      	ldr	r3, [r3, #24]
 800dd36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800dd3a:	2b00      	cmp	r3, #0
 800dd3c:	d003      	beq.n	800dd46 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dd3e:	6878      	ldr	r0, [r7, #4]
 800dd40:	f000 f9a4 	bl	800e08c <HAL_TIM_IC_CaptureCallback>
 800dd44:	e005      	b.n	800dd52 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dd46:	6878      	ldr	r0, [r7, #4]
 800dd48:	f000 f996 	bl	800e078 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dd4c:	6878      	ldr	r0, [r7, #4]
 800dd4e:	f000 f9a7 	bl	800e0a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	2200      	movs	r2, #0
 800dd56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	681b      	ldr	r3, [r3, #0]
 800dd5c:	691b      	ldr	r3, [r3, #16]
 800dd5e:	f003 0308 	and.w	r3, r3, #8
 800dd62:	2b08      	cmp	r3, #8
 800dd64:	d122      	bne.n	800ddac <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	681b      	ldr	r3, [r3, #0]
 800dd6a:	68db      	ldr	r3, [r3, #12]
 800dd6c:	f003 0308 	and.w	r3, r3, #8
 800dd70:	2b08      	cmp	r3, #8
 800dd72:	d11b      	bne.n	800ddac <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	681b      	ldr	r3, [r3, #0]
 800dd78:	f06f 0208 	mvn.w	r2, #8
 800dd7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	2204      	movs	r2, #4
 800dd82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	681b      	ldr	r3, [r3, #0]
 800dd88:	69db      	ldr	r3, [r3, #28]
 800dd8a:	f003 0303 	and.w	r3, r3, #3
 800dd8e:	2b00      	cmp	r3, #0
 800dd90:	d003      	beq.n	800dd9a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dd92:	6878      	ldr	r0, [r7, #4]
 800dd94:	f000 f97a 	bl	800e08c <HAL_TIM_IC_CaptureCallback>
 800dd98:	e005      	b.n	800dda6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dd9a:	6878      	ldr	r0, [r7, #4]
 800dd9c:	f000 f96c 	bl	800e078 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dda0:	6878      	ldr	r0, [r7, #4]
 800dda2:	f000 f97d 	bl	800e0a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	2200      	movs	r2, #0
 800ddaa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	681b      	ldr	r3, [r3, #0]
 800ddb0:	691b      	ldr	r3, [r3, #16]
 800ddb2:	f003 0310 	and.w	r3, r3, #16
 800ddb6:	2b10      	cmp	r3, #16
 800ddb8:	d122      	bne.n	800de00 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	681b      	ldr	r3, [r3, #0]
 800ddbe:	68db      	ldr	r3, [r3, #12]
 800ddc0:	f003 0310 	and.w	r3, r3, #16
 800ddc4:	2b10      	cmp	r3, #16
 800ddc6:	d11b      	bne.n	800de00 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	681b      	ldr	r3, [r3, #0]
 800ddcc:	f06f 0210 	mvn.w	r2, #16
 800ddd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	2208      	movs	r2, #8
 800ddd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	681b      	ldr	r3, [r3, #0]
 800dddc:	69db      	ldr	r3, [r3, #28]
 800ddde:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	d003      	beq.n	800ddee <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dde6:	6878      	ldr	r0, [r7, #4]
 800dde8:	f000 f950 	bl	800e08c <HAL_TIM_IC_CaptureCallback>
 800ddec:	e005      	b.n	800ddfa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ddee:	6878      	ldr	r0, [r7, #4]
 800ddf0:	f000 f942 	bl	800e078 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ddf4:	6878      	ldr	r0, [r7, #4]
 800ddf6:	f000 f953 	bl	800e0a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	2200      	movs	r2, #0
 800ddfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	681b      	ldr	r3, [r3, #0]
 800de04:	691b      	ldr	r3, [r3, #16]
 800de06:	f003 0301 	and.w	r3, r3, #1
 800de0a:	2b01      	cmp	r3, #1
 800de0c:	d10e      	bne.n	800de2c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	681b      	ldr	r3, [r3, #0]
 800de12:	68db      	ldr	r3, [r3, #12]
 800de14:	f003 0301 	and.w	r3, r3, #1
 800de18:	2b01      	cmp	r3, #1
 800de1a:	d107      	bne.n	800de2c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	681b      	ldr	r3, [r3, #0]
 800de20:	f06f 0201 	mvn.w	r2, #1
 800de24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800de26:	6878      	ldr	r0, [r7, #4]
 800de28:	f7f3 ffda 	bl	8001de0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	681b      	ldr	r3, [r3, #0]
 800de30:	691b      	ldr	r3, [r3, #16]
 800de32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800de36:	2b80      	cmp	r3, #128	; 0x80
 800de38:	d10e      	bne.n	800de58 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	681b      	ldr	r3, [r3, #0]
 800de3e:	68db      	ldr	r3, [r3, #12]
 800de40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800de44:	2b80      	cmp	r3, #128	; 0x80
 800de46:	d107      	bne.n	800de58 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	681b      	ldr	r3, [r3, #0]
 800de4c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800de50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800de52:	6878      	ldr	r0, [r7, #4]
 800de54:	f000 faa6 	bl	800e3a4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	681b      	ldr	r3, [r3, #0]
 800de5c:	691b      	ldr	r3, [r3, #16]
 800de5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800de62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800de66:	d10e      	bne.n	800de86 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	681b      	ldr	r3, [r3, #0]
 800de6c:	68db      	ldr	r3, [r3, #12]
 800de6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800de72:	2b80      	cmp	r3, #128	; 0x80
 800de74:	d107      	bne.n	800de86 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	681b      	ldr	r3, [r3, #0]
 800de7a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800de7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800de80:	6878      	ldr	r0, [r7, #4]
 800de82:	f000 fa99 	bl	800e3b8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	681b      	ldr	r3, [r3, #0]
 800de8a:	691b      	ldr	r3, [r3, #16]
 800de8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800de90:	2b40      	cmp	r3, #64	; 0x40
 800de92:	d10e      	bne.n	800deb2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	681b      	ldr	r3, [r3, #0]
 800de98:	68db      	ldr	r3, [r3, #12]
 800de9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800de9e:	2b40      	cmp	r3, #64	; 0x40
 800dea0:	d107      	bne.n	800deb2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	681b      	ldr	r3, [r3, #0]
 800dea6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800deaa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800deac:	6878      	ldr	r0, [r7, #4]
 800deae:	f000 f901 	bl	800e0b4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	681b      	ldr	r3, [r3, #0]
 800deb6:	691b      	ldr	r3, [r3, #16]
 800deb8:	f003 0320 	and.w	r3, r3, #32
 800debc:	2b20      	cmp	r3, #32
 800debe:	d10e      	bne.n	800dede <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	681b      	ldr	r3, [r3, #0]
 800dec4:	68db      	ldr	r3, [r3, #12]
 800dec6:	f003 0320 	and.w	r3, r3, #32
 800deca:	2b20      	cmp	r3, #32
 800decc:	d107      	bne.n	800dede <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	681b      	ldr	r3, [r3, #0]
 800ded2:	f06f 0220 	mvn.w	r2, #32
 800ded6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ded8:	6878      	ldr	r0, [r7, #4]
 800deda:	f000 fa59 	bl	800e390 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800dede:	bf00      	nop
 800dee0:	3708      	adds	r7, #8
 800dee2:	46bd      	mov	sp, r7
 800dee4:	bd80      	pop	{r7, pc}

0800dee6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800dee6:	b580      	push	{r7, lr}
 800dee8:	b084      	sub	sp, #16
 800deea:	af00      	add	r7, sp, #0
 800deec:	6078      	str	r0, [r7, #4]
 800deee:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800def0:	2300      	movs	r3, #0
 800def2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800defa:	2b01      	cmp	r3, #1
 800defc:	d101      	bne.n	800df02 <HAL_TIM_ConfigClockSource+0x1c>
 800defe:	2302      	movs	r3, #2
 800df00:	e0b6      	b.n	800e070 <HAL_TIM_ConfigClockSource+0x18a>
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	2201      	movs	r2, #1
 800df06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	2202      	movs	r2, #2
 800df0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	681b      	ldr	r3, [r3, #0]
 800df16:	689b      	ldr	r3, [r3, #8]
 800df18:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800df1a:	68bb      	ldr	r3, [r7, #8]
 800df1c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800df20:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800df24:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800df26:	68bb      	ldr	r3, [r7, #8]
 800df28:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800df2c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	681b      	ldr	r3, [r3, #0]
 800df32:	68ba      	ldr	r2, [r7, #8]
 800df34:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800df36:	683b      	ldr	r3, [r7, #0]
 800df38:	681b      	ldr	r3, [r3, #0]
 800df3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800df3e:	d03e      	beq.n	800dfbe <HAL_TIM_ConfigClockSource+0xd8>
 800df40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800df44:	f200 8087 	bhi.w	800e056 <HAL_TIM_ConfigClockSource+0x170>
 800df48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800df4c:	f000 8086 	beq.w	800e05c <HAL_TIM_ConfigClockSource+0x176>
 800df50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800df54:	d87f      	bhi.n	800e056 <HAL_TIM_ConfigClockSource+0x170>
 800df56:	2b70      	cmp	r3, #112	; 0x70
 800df58:	d01a      	beq.n	800df90 <HAL_TIM_ConfigClockSource+0xaa>
 800df5a:	2b70      	cmp	r3, #112	; 0x70
 800df5c:	d87b      	bhi.n	800e056 <HAL_TIM_ConfigClockSource+0x170>
 800df5e:	2b60      	cmp	r3, #96	; 0x60
 800df60:	d050      	beq.n	800e004 <HAL_TIM_ConfigClockSource+0x11e>
 800df62:	2b60      	cmp	r3, #96	; 0x60
 800df64:	d877      	bhi.n	800e056 <HAL_TIM_ConfigClockSource+0x170>
 800df66:	2b50      	cmp	r3, #80	; 0x50
 800df68:	d03c      	beq.n	800dfe4 <HAL_TIM_ConfigClockSource+0xfe>
 800df6a:	2b50      	cmp	r3, #80	; 0x50
 800df6c:	d873      	bhi.n	800e056 <HAL_TIM_ConfigClockSource+0x170>
 800df6e:	2b40      	cmp	r3, #64	; 0x40
 800df70:	d058      	beq.n	800e024 <HAL_TIM_ConfigClockSource+0x13e>
 800df72:	2b40      	cmp	r3, #64	; 0x40
 800df74:	d86f      	bhi.n	800e056 <HAL_TIM_ConfigClockSource+0x170>
 800df76:	2b30      	cmp	r3, #48	; 0x30
 800df78:	d064      	beq.n	800e044 <HAL_TIM_ConfigClockSource+0x15e>
 800df7a:	2b30      	cmp	r3, #48	; 0x30
 800df7c:	d86b      	bhi.n	800e056 <HAL_TIM_ConfigClockSource+0x170>
 800df7e:	2b20      	cmp	r3, #32
 800df80:	d060      	beq.n	800e044 <HAL_TIM_ConfigClockSource+0x15e>
 800df82:	2b20      	cmp	r3, #32
 800df84:	d867      	bhi.n	800e056 <HAL_TIM_ConfigClockSource+0x170>
 800df86:	2b00      	cmp	r3, #0
 800df88:	d05c      	beq.n	800e044 <HAL_TIM_ConfigClockSource+0x15e>
 800df8a:	2b10      	cmp	r3, #16
 800df8c:	d05a      	beq.n	800e044 <HAL_TIM_ConfigClockSource+0x15e>
 800df8e:	e062      	b.n	800e056 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	6818      	ldr	r0, [r3, #0]
 800df94:	683b      	ldr	r3, [r7, #0]
 800df96:	6899      	ldr	r1, [r3, #8]
 800df98:	683b      	ldr	r3, [r7, #0]
 800df9a:	685a      	ldr	r2, [r3, #4]
 800df9c:	683b      	ldr	r3, [r7, #0]
 800df9e:	68db      	ldr	r3, [r3, #12]
 800dfa0:	f000 f970 	bl	800e284 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	681b      	ldr	r3, [r3, #0]
 800dfa8:	689b      	ldr	r3, [r3, #8]
 800dfaa:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800dfac:	68bb      	ldr	r3, [r7, #8]
 800dfae:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800dfb2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800dfb4:	687b      	ldr	r3, [r7, #4]
 800dfb6:	681b      	ldr	r3, [r3, #0]
 800dfb8:	68ba      	ldr	r2, [r7, #8]
 800dfba:	609a      	str	r2, [r3, #8]
      break;
 800dfbc:	e04f      	b.n	800e05e <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	6818      	ldr	r0, [r3, #0]
 800dfc2:	683b      	ldr	r3, [r7, #0]
 800dfc4:	6899      	ldr	r1, [r3, #8]
 800dfc6:	683b      	ldr	r3, [r7, #0]
 800dfc8:	685a      	ldr	r2, [r3, #4]
 800dfca:	683b      	ldr	r3, [r7, #0]
 800dfcc:	68db      	ldr	r3, [r3, #12]
 800dfce:	f000 f959 	bl	800e284 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	689a      	ldr	r2, [r3, #8]
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	681b      	ldr	r3, [r3, #0]
 800dfdc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800dfe0:	609a      	str	r2, [r3, #8]
      break;
 800dfe2:	e03c      	b.n	800e05e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	6818      	ldr	r0, [r3, #0]
 800dfe8:	683b      	ldr	r3, [r7, #0]
 800dfea:	6859      	ldr	r1, [r3, #4]
 800dfec:	683b      	ldr	r3, [r7, #0]
 800dfee:	68db      	ldr	r3, [r3, #12]
 800dff0:	461a      	mov	r2, r3
 800dff2:	f000 f8cd 	bl	800e190 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	681b      	ldr	r3, [r3, #0]
 800dffa:	2150      	movs	r1, #80	; 0x50
 800dffc:	4618      	mov	r0, r3
 800dffe:	f000 f926 	bl	800e24e <TIM_ITRx_SetConfig>
      break;
 800e002:	e02c      	b.n	800e05e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	6818      	ldr	r0, [r3, #0]
 800e008:	683b      	ldr	r3, [r7, #0]
 800e00a:	6859      	ldr	r1, [r3, #4]
 800e00c:	683b      	ldr	r3, [r7, #0]
 800e00e:	68db      	ldr	r3, [r3, #12]
 800e010:	461a      	mov	r2, r3
 800e012:	f000 f8ec 	bl	800e1ee <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	681b      	ldr	r3, [r3, #0]
 800e01a:	2160      	movs	r1, #96	; 0x60
 800e01c:	4618      	mov	r0, r3
 800e01e:	f000 f916 	bl	800e24e <TIM_ITRx_SetConfig>
      break;
 800e022:	e01c      	b.n	800e05e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	6818      	ldr	r0, [r3, #0]
 800e028:	683b      	ldr	r3, [r7, #0]
 800e02a:	6859      	ldr	r1, [r3, #4]
 800e02c:	683b      	ldr	r3, [r7, #0]
 800e02e:	68db      	ldr	r3, [r3, #12]
 800e030:	461a      	mov	r2, r3
 800e032:	f000 f8ad 	bl	800e190 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	681b      	ldr	r3, [r3, #0]
 800e03a:	2140      	movs	r1, #64	; 0x40
 800e03c:	4618      	mov	r0, r3
 800e03e:	f000 f906 	bl	800e24e <TIM_ITRx_SetConfig>
      break;
 800e042:	e00c      	b.n	800e05e <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	681a      	ldr	r2, [r3, #0]
 800e048:	683b      	ldr	r3, [r7, #0]
 800e04a:	681b      	ldr	r3, [r3, #0]
 800e04c:	4619      	mov	r1, r3
 800e04e:	4610      	mov	r0, r2
 800e050:	f000 f8fd 	bl	800e24e <TIM_ITRx_SetConfig>
      break;
 800e054:	e003      	b.n	800e05e <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800e056:	2301      	movs	r3, #1
 800e058:	73fb      	strb	r3, [r7, #15]
      break;
 800e05a:	e000      	b.n	800e05e <HAL_TIM_ConfigClockSource+0x178>
      break;
 800e05c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	2201      	movs	r2, #1
 800e062:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	2200      	movs	r2, #0
 800e06a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800e06e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e070:	4618      	mov	r0, r3
 800e072:	3710      	adds	r7, #16
 800e074:	46bd      	mov	sp, r7
 800e076:	bd80      	pop	{r7, pc}

0800e078 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800e078:	b480      	push	{r7}
 800e07a:	b083      	sub	sp, #12
 800e07c:	af00      	add	r7, sp, #0
 800e07e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800e080:	bf00      	nop
 800e082:	370c      	adds	r7, #12
 800e084:	46bd      	mov	sp, r7
 800e086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e08a:	4770      	bx	lr

0800e08c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800e08c:	b480      	push	{r7}
 800e08e:	b083      	sub	sp, #12
 800e090:	af00      	add	r7, sp, #0
 800e092:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800e094:	bf00      	nop
 800e096:	370c      	adds	r7, #12
 800e098:	46bd      	mov	sp, r7
 800e09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e09e:	4770      	bx	lr

0800e0a0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800e0a0:	b480      	push	{r7}
 800e0a2:	b083      	sub	sp, #12
 800e0a4:	af00      	add	r7, sp, #0
 800e0a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800e0a8:	bf00      	nop
 800e0aa:	370c      	adds	r7, #12
 800e0ac:	46bd      	mov	sp, r7
 800e0ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0b2:	4770      	bx	lr

0800e0b4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800e0b4:	b480      	push	{r7}
 800e0b6:	b083      	sub	sp, #12
 800e0b8:	af00      	add	r7, sp, #0
 800e0ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800e0bc:	bf00      	nop
 800e0be:	370c      	adds	r7, #12
 800e0c0:	46bd      	mov	sp, r7
 800e0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0c6:	4770      	bx	lr

0800e0c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800e0c8:	b480      	push	{r7}
 800e0ca:	b085      	sub	sp, #20
 800e0cc:	af00      	add	r7, sp, #0
 800e0ce:	6078      	str	r0, [r7, #4]
 800e0d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	681b      	ldr	r3, [r3, #0]
 800e0d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	4a2a      	ldr	r2, [pc, #168]	; (800e184 <TIM_Base_SetConfig+0xbc>)
 800e0dc:	4293      	cmp	r3, r2
 800e0de:	d003      	beq.n	800e0e8 <TIM_Base_SetConfig+0x20>
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e0e6:	d108      	bne.n	800e0fa <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e0e8:	68fb      	ldr	r3, [r7, #12]
 800e0ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e0ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e0f0:	683b      	ldr	r3, [r7, #0]
 800e0f2:	685b      	ldr	r3, [r3, #4]
 800e0f4:	68fa      	ldr	r2, [r7, #12]
 800e0f6:	4313      	orrs	r3, r2
 800e0f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	4a21      	ldr	r2, [pc, #132]	; (800e184 <TIM_Base_SetConfig+0xbc>)
 800e0fe:	4293      	cmp	r3, r2
 800e100:	d00b      	beq.n	800e11a <TIM_Base_SetConfig+0x52>
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e108:	d007      	beq.n	800e11a <TIM_Base_SetConfig+0x52>
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	4a1e      	ldr	r2, [pc, #120]	; (800e188 <TIM_Base_SetConfig+0xc0>)
 800e10e:	4293      	cmp	r3, r2
 800e110:	d003      	beq.n	800e11a <TIM_Base_SetConfig+0x52>
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	4a1d      	ldr	r2, [pc, #116]	; (800e18c <TIM_Base_SetConfig+0xc4>)
 800e116:	4293      	cmp	r3, r2
 800e118:	d108      	bne.n	800e12c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e11a:	68fb      	ldr	r3, [r7, #12]
 800e11c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e120:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e122:	683b      	ldr	r3, [r7, #0]
 800e124:	68db      	ldr	r3, [r3, #12]
 800e126:	68fa      	ldr	r2, [r7, #12]
 800e128:	4313      	orrs	r3, r2
 800e12a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e12c:	68fb      	ldr	r3, [r7, #12]
 800e12e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800e132:	683b      	ldr	r3, [r7, #0]
 800e134:	695b      	ldr	r3, [r3, #20]
 800e136:	4313      	orrs	r3, r2
 800e138:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	68fa      	ldr	r2, [r7, #12]
 800e13e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e140:	683b      	ldr	r3, [r7, #0]
 800e142:	689a      	ldr	r2, [r3, #8]
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e148:	683b      	ldr	r3, [r7, #0]
 800e14a:	681a      	ldr	r2, [r3, #0]
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	4a0c      	ldr	r2, [pc, #48]	; (800e184 <TIM_Base_SetConfig+0xbc>)
 800e154:	4293      	cmp	r3, r2
 800e156:	d007      	beq.n	800e168 <TIM_Base_SetConfig+0xa0>
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	4a0b      	ldr	r2, [pc, #44]	; (800e188 <TIM_Base_SetConfig+0xc0>)
 800e15c:	4293      	cmp	r3, r2
 800e15e:	d003      	beq.n	800e168 <TIM_Base_SetConfig+0xa0>
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	4a0a      	ldr	r2, [pc, #40]	; (800e18c <TIM_Base_SetConfig+0xc4>)
 800e164:	4293      	cmp	r3, r2
 800e166:	d103      	bne.n	800e170 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e168:	683b      	ldr	r3, [r7, #0]
 800e16a:	691a      	ldr	r2, [r3, #16]
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	2201      	movs	r2, #1
 800e174:	615a      	str	r2, [r3, #20]
}
 800e176:	bf00      	nop
 800e178:	3714      	adds	r7, #20
 800e17a:	46bd      	mov	sp, r7
 800e17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e180:	4770      	bx	lr
 800e182:	bf00      	nop
 800e184:	40012c00 	.word	0x40012c00
 800e188:	40014000 	.word	0x40014000
 800e18c:	40014400 	.word	0x40014400

0800e190 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e190:	b480      	push	{r7}
 800e192:	b087      	sub	sp, #28
 800e194:	af00      	add	r7, sp, #0
 800e196:	60f8      	str	r0, [r7, #12]
 800e198:	60b9      	str	r1, [r7, #8]
 800e19a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800e19c:	68fb      	ldr	r3, [r7, #12]
 800e19e:	6a1b      	ldr	r3, [r3, #32]
 800e1a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e1a2:	68fb      	ldr	r3, [r7, #12]
 800e1a4:	6a1b      	ldr	r3, [r3, #32]
 800e1a6:	f023 0201 	bic.w	r2, r3, #1
 800e1aa:	68fb      	ldr	r3, [r7, #12]
 800e1ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e1ae:	68fb      	ldr	r3, [r7, #12]
 800e1b0:	699b      	ldr	r3, [r3, #24]
 800e1b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e1b4:	693b      	ldr	r3, [r7, #16]
 800e1b6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800e1ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	011b      	lsls	r3, r3, #4
 800e1c0:	693a      	ldr	r2, [r7, #16]
 800e1c2:	4313      	orrs	r3, r2
 800e1c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e1c6:	697b      	ldr	r3, [r7, #20]
 800e1c8:	f023 030a 	bic.w	r3, r3, #10
 800e1cc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800e1ce:	697a      	ldr	r2, [r7, #20]
 800e1d0:	68bb      	ldr	r3, [r7, #8]
 800e1d2:	4313      	orrs	r3, r2
 800e1d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e1d6:	68fb      	ldr	r3, [r7, #12]
 800e1d8:	693a      	ldr	r2, [r7, #16]
 800e1da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e1dc:	68fb      	ldr	r3, [r7, #12]
 800e1de:	697a      	ldr	r2, [r7, #20]
 800e1e0:	621a      	str	r2, [r3, #32]
}
 800e1e2:	bf00      	nop
 800e1e4:	371c      	adds	r7, #28
 800e1e6:	46bd      	mov	sp, r7
 800e1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1ec:	4770      	bx	lr

0800e1ee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e1ee:	b480      	push	{r7}
 800e1f0:	b087      	sub	sp, #28
 800e1f2:	af00      	add	r7, sp, #0
 800e1f4:	60f8      	str	r0, [r7, #12]
 800e1f6:	60b9      	str	r1, [r7, #8]
 800e1f8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e1fa:	68fb      	ldr	r3, [r7, #12]
 800e1fc:	6a1b      	ldr	r3, [r3, #32]
 800e1fe:	f023 0210 	bic.w	r2, r3, #16
 800e202:	68fb      	ldr	r3, [r7, #12]
 800e204:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e206:	68fb      	ldr	r3, [r7, #12]
 800e208:	699b      	ldr	r3, [r3, #24]
 800e20a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800e20c:	68fb      	ldr	r3, [r7, #12]
 800e20e:	6a1b      	ldr	r3, [r3, #32]
 800e210:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e212:	697b      	ldr	r3, [r7, #20]
 800e214:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800e218:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	031b      	lsls	r3, r3, #12
 800e21e:	697a      	ldr	r2, [r7, #20]
 800e220:	4313      	orrs	r3, r2
 800e222:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e224:	693b      	ldr	r3, [r7, #16]
 800e226:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800e22a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800e22c:	68bb      	ldr	r3, [r7, #8]
 800e22e:	011b      	lsls	r3, r3, #4
 800e230:	693a      	ldr	r2, [r7, #16]
 800e232:	4313      	orrs	r3, r2
 800e234:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e236:	68fb      	ldr	r3, [r7, #12]
 800e238:	697a      	ldr	r2, [r7, #20]
 800e23a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e23c:	68fb      	ldr	r3, [r7, #12]
 800e23e:	693a      	ldr	r2, [r7, #16]
 800e240:	621a      	str	r2, [r3, #32]
}
 800e242:	bf00      	nop
 800e244:	371c      	adds	r7, #28
 800e246:	46bd      	mov	sp, r7
 800e248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e24c:	4770      	bx	lr

0800e24e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800e24e:	b480      	push	{r7}
 800e250:	b085      	sub	sp, #20
 800e252:	af00      	add	r7, sp, #0
 800e254:	6078      	str	r0, [r7, #4]
 800e256:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	689b      	ldr	r3, [r3, #8]
 800e25c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800e25e:	68fb      	ldr	r3, [r7, #12]
 800e260:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e264:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800e266:	683a      	ldr	r2, [r7, #0]
 800e268:	68fb      	ldr	r3, [r7, #12]
 800e26a:	4313      	orrs	r3, r2
 800e26c:	f043 0307 	orr.w	r3, r3, #7
 800e270:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	68fa      	ldr	r2, [r7, #12]
 800e276:	609a      	str	r2, [r3, #8]
}
 800e278:	bf00      	nop
 800e27a:	3714      	adds	r7, #20
 800e27c:	46bd      	mov	sp, r7
 800e27e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e282:	4770      	bx	lr

0800e284 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800e284:	b480      	push	{r7}
 800e286:	b087      	sub	sp, #28
 800e288:	af00      	add	r7, sp, #0
 800e28a:	60f8      	str	r0, [r7, #12]
 800e28c:	60b9      	str	r1, [r7, #8]
 800e28e:	607a      	str	r2, [r7, #4]
 800e290:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800e292:	68fb      	ldr	r3, [r7, #12]
 800e294:	689b      	ldr	r3, [r3, #8]
 800e296:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e298:	697b      	ldr	r3, [r7, #20]
 800e29a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800e29e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800e2a0:	683b      	ldr	r3, [r7, #0]
 800e2a2:	021a      	lsls	r2, r3, #8
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	431a      	orrs	r2, r3
 800e2a8:	68bb      	ldr	r3, [r7, #8]
 800e2aa:	4313      	orrs	r3, r2
 800e2ac:	697a      	ldr	r2, [r7, #20]
 800e2ae:	4313      	orrs	r3, r2
 800e2b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e2b2:	68fb      	ldr	r3, [r7, #12]
 800e2b4:	697a      	ldr	r2, [r7, #20]
 800e2b6:	609a      	str	r2, [r3, #8]
}
 800e2b8:	bf00      	nop
 800e2ba:	371c      	adds	r7, #28
 800e2bc:	46bd      	mov	sp, r7
 800e2be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2c2:	4770      	bx	lr

0800e2c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e2c4:	b480      	push	{r7}
 800e2c6:	b085      	sub	sp, #20
 800e2c8:	af00      	add	r7, sp, #0
 800e2ca:	6078      	str	r0, [r7, #4]
 800e2cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e2d4:	2b01      	cmp	r3, #1
 800e2d6:	d101      	bne.n	800e2dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e2d8:	2302      	movs	r3, #2
 800e2da:	e04f      	b.n	800e37c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	2201      	movs	r2, #1
 800e2e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	2202      	movs	r2, #2
 800e2e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e2ec:	687b      	ldr	r3, [r7, #4]
 800e2ee:	681b      	ldr	r3, [r3, #0]
 800e2f0:	685b      	ldr	r3, [r3, #4]
 800e2f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	681b      	ldr	r3, [r3, #0]
 800e2f8:	689b      	ldr	r3, [r3, #8]
 800e2fa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	681b      	ldr	r3, [r3, #0]
 800e300:	4a21      	ldr	r2, [pc, #132]	; (800e388 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800e302:	4293      	cmp	r3, r2
 800e304:	d108      	bne.n	800e318 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800e306:	68fb      	ldr	r3, [r7, #12]
 800e308:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800e30c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e30e:	683b      	ldr	r3, [r7, #0]
 800e310:	685b      	ldr	r3, [r3, #4]
 800e312:	68fa      	ldr	r2, [r7, #12]
 800e314:	4313      	orrs	r3, r2
 800e316:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e318:	68fb      	ldr	r3, [r7, #12]
 800e31a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e31e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e320:	683b      	ldr	r3, [r7, #0]
 800e322:	681b      	ldr	r3, [r3, #0]
 800e324:	68fa      	ldr	r2, [r7, #12]
 800e326:	4313      	orrs	r3, r2
 800e328:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	681b      	ldr	r3, [r3, #0]
 800e32e:	68fa      	ldr	r2, [r7, #12]
 800e330:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	681b      	ldr	r3, [r3, #0]
 800e336:	4a14      	ldr	r2, [pc, #80]	; (800e388 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800e338:	4293      	cmp	r3, r2
 800e33a:	d009      	beq.n	800e350 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	681b      	ldr	r3, [r3, #0]
 800e340:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e344:	d004      	beq.n	800e350 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800e346:	687b      	ldr	r3, [r7, #4]
 800e348:	681b      	ldr	r3, [r3, #0]
 800e34a:	4a10      	ldr	r2, [pc, #64]	; (800e38c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800e34c:	4293      	cmp	r3, r2
 800e34e:	d10c      	bne.n	800e36a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e350:	68bb      	ldr	r3, [r7, #8]
 800e352:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e356:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e358:	683b      	ldr	r3, [r7, #0]
 800e35a:	689b      	ldr	r3, [r3, #8]
 800e35c:	68ba      	ldr	r2, [r7, #8]
 800e35e:	4313      	orrs	r3, r2
 800e360:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	68ba      	ldr	r2, [r7, #8]
 800e368:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	2201      	movs	r2, #1
 800e36e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	2200      	movs	r2, #0
 800e376:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e37a:	2300      	movs	r3, #0
}
 800e37c:	4618      	mov	r0, r3
 800e37e:	3714      	adds	r7, #20
 800e380:	46bd      	mov	sp, r7
 800e382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e386:	4770      	bx	lr
 800e388:	40012c00 	.word	0x40012c00
 800e38c:	40014000 	.word	0x40014000

0800e390 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800e390:	b480      	push	{r7}
 800e392:	b083      	sub	sp, #12
 800e394:	af00      	add	r7, sp, #0
 800e396:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e398:	bf00      	nop
 800e39a:	370c      	adds	r7, #12
 800e39c:	46bd      	mov	sp, r7
 800e39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3a2:	4770      	bx	lr

0800e3a4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800e3a4:	b480      	push	{r7}
 800e3a6:	b083      	sub	sp, #12
 800e3a8:	af00      	add	r7, sp, #0
 800e3aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e3ac:	bf00      	nop
 800e3ae:	370c      	adds	r7, #12
 800e3b0:	46bd      	mov	sp, r7
 800e3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3b6:	4770      	bx	lr

0800e3b8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800e3b8:	b480      	push	{r7}
 800e3ba:	b083      	sub	sp, #12
 800e3bc:	af00      	add	r7, sp, #0
 800e3be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800e3c0:	bf00      	nop
 800e3c2:	370c      	adds	r7, #12
 800e3c4:	46bd      	mov	sp, r7
 800e3c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3ca:	4770      	bx	lr

0800e3cc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e3cc:	b580      	push	{r7, lr}
 800e3ce:	b082      	sub	sp, #8
 800e3d0:	af00      	add	r7, sp, #0
 800e3d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	2b00      	cmp	r3, #0
 800e3d8:	d101      	bne.n	800e3de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e3da:	2301      	movs	r3, #1
 800e3dc:	e040      	b.n	800e460 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800e3de:	687b      	ldr	r3, [r7, #4]
 800e3e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d106      	bne.n	800e3f4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	2200      	movs	r2, #0
 800e3ea:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e3ee:	6878      	ldr	r0, [r7, #4]
 800e3f0:	f7f4 faae 	bl	8002950 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	2224      	movs	r2, #36	; 0x24
 800e3f8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	681b      	ldr	r3, [r3, #0]
 800e3fe:	681a      	ldr	r2, [r3, #0]
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	681b      	ldr	r3, [r3, #0]
 800e404:	f022 0201 	bic.w	r2, r2, #1
 800e408:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e40a:	6878      	ldr	r0, [r7, #4]
 800e40c:	f000 fbe8 	bl	800ebe0 <UART_SetConfig>
 800e410:	4603      	mov	r3, r0
 800e412:	2b01      	cmp	r3, #1
 800e414:	d101      	bne.n	800e41a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800e416:	2301      	movs	r3, #1
 800e418:	e022      	b.n	800e460 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e41e:	2b00      	cmp	r3, #0
 800e420:	d002      	beq.n	800e428 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800e422:	6878      	ldr	r0, [r7, #4]
 800e424:	f000 fe36 	bl	800f094 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	681b      	ldr	r3, [r3, #0]
 800e42c:	685a      	ldr	r2, [r3, #4]
 800e42e:	687b      	ldr	r3, [r7, #4]
 800e430:	681b      	ldr	r3, [r3, #0]
 800e432:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800e436:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e438:	687b      	ldr	r3, [r7, #4]
 800e43a:	681b      	ldr	r3, [r3, #0]
 800e43c:	689a      	ldr	r2, [r3, #8]
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	681b      	ldr	r3, [r3, #0]
 800e442:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800e446:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	681b      	ldr	r3, [r3, #0]
 800e44c:	681a      	ldr	r2, [r3, #0]
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	681b      	ldr	r3, [r3, #0]
 800e452:	f042 0201 	orr.w	r2, r2, #1
 800e456:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800e458:	6878      	ldr	r0, [r7, #4]
 800e45a:	f000 febd 	bl	800f1d8 <UART_CheckIdleState>
 800e45e:	4603      	mov	r3, r0
}
 800e460:	4618      	mov	r0, r3
 800e462:	3708      	adds	r7, #8
 800e464:	46bd      	mov	sp, r7
 800e466:	bd80      	pop	{r7, pc}

0800e468 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800e468:	b480      	push	{r7}
 800e46a:	b08b      	sub	sp, #44	; 0x2c
 800e46c:	af00      	add	r7, sp, #0
 800e46e:	60f8      	str	r0, [r7, #12]
 800e470:	60b9      	str	r1, [r7, #8]
 800e472:	4613      	mov	r3, r2
 800e474:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e476:	68fb      	ldr	r3, [r7, #12]
 800e478:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e47a:	2b20      	cmp	r3, #32
 800e47c:	d156      	bne.n	800e52c <HAL_UART_Transmit_IT+0xc4>
  {
    if ((pData == NULL) || (Size == 0U))
 800e47e:	68bb      	ldr	r3, [r7, #8]
 800e480:	2b00      	cmp	r3, #0
 800e482:	d002      	beq.n	800e48a <HAL_UART_Transmit_IT+0x22>
 800e484:	88fb      	ldrh	r3, [r7, #6]
 800e486:	2b00      	cmp	r3, #0
 800e488:	d101      	bne.n	800e48e <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800e48a:	2301      	movs	r3, #1
 800e48c:	e04f      	b.n	800e52e <HAL_UART_Transmit_IT+0xc6>
    }

    __HAL_LOCK(huart);
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800e494:	2b01      	cmp	r3, #1
 800e496:	d101      	bne.n	800e49c <HAL_UART_Transmit_IT+0x34>
 800e498:	2302      	movs	r3, #2
 800e49a:	e048      	b.n	800e52e <HAL_UART_Transmit_IT+0xc6>
 800e49c:	68fb      	ldr	r3, [r7, #12]
 800e49e:	2201      	movs	r2, #1
 800e4a0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 800e4a4:	68fb      	ldr	r3, [r7, #12]
 800e4a6:	68ba      	ldr	r2, [r7, #8]
 800e4a8:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800e4aa:	68fb      	ldr	r3, [r7, #12]
 800e4ac:	88fa      	ldrh	r2, [r7, #6]
 800e4ae:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800e4b2:	68fb      	ldr	r3, [r7, #12]
 800e4b4:	88fa      	ldrh	r2, [r7, #6]
 800e4b6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 800e4ba:	68fb      	ldr	r3, [r7, #12]
 800e4bc:	2200      	movs	r2, #0
 800e4be:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e4c0:	68fb      	ldr	r3, [r7, #12]
 800e4c2:	2200      	movs	r2, #0
 800e4c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e4c8:	68fb      	ldr	r3, [r7, #12]
 800e4ca:	2221      	movs	r2, #33	; 0x21
 800e4cc:	679a      	str	r2, [r3, #120]	; 0x78
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e4ce:	68fb      	ldr	r3, [r7, #12]
 800e4d0:	689b      	ldr	r3, [r3, #8]
 800e4d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e4d6:	d107      	bne.n	800e4e8 <HAL_UART_Transmit_IT+0x80>
 800e4d8:	68fb      	ldr	r3, [r7, #12]
 800e4da:	691b      	ldr	r3, [r3, #16]
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	d103      	bne.n	800e4e8 <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800e4e0:	68fb      	ldr	r3, [r7, #12]
 800e4e2:	4a16      	ldr	r2, [pc, #88]	; (800e53c <HAL_UART_Transmit_IT+0xd4>)
 800e4e4:	669a      	str	r2, [r3, #104]	; 0x68
 800e4e6:	e002      	b.n	800e4ee <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800e4e8:	68fb      	ldr	r3, [r7, #12]
 800e4ea:	4a15      	ldr	r2, [pc, #84]	; (800e540 <HAL_UART_Transmit_IT+0xd8>)
 800e4ec:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 800e4ee:	68fb      	ldr	r3, [r7, #12]
 800e4f0:	2200      	movs	r2, #0
 800e4f2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800e4f6:	68fb      	ldr	r3, [r7, #12]
 800e4f8:	681b      	ldr	r3, [r3, #0]
 800e4fa:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4fc:	697b      	ldr	r3, [r7, #20]
 800e4fe:	e853 3f00 	ldrex	r3, [r3]
 800e502:	613b      	str	r3, [r7, #16]
   return(result);
 800e504:	693b      	ldr	r3, [r7, #16]
 800e506:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e50a:	627b      	str	r3, [r7, #36]	; 0x24
 800e50c:	68fb      	ldr	r3, [r7, #12]
 800e50e:	681b      	ldr	r3, [r3, #0]
 800e510:	461a      	mov	r2, r3
 800e512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e514:	623b      	str	r3, [r7, #32]
 800e516:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e518:	69f9      	ldr	r1, [r7, #28]
 800e51a:	6a3a      	ldr	r2, [r7, #32]
 800e51c:	e841 2300 	strex	r3, r2, [r1]
 800e520:	61bb      	str	r3, [r7, #24]
   return(result);
 800e522:	69bb      	ldr	r3, [r7, #24]
 800e524:	2b00      	cmp	r3, #0
 800e526:	d1e6      	bne.n	800e4f6 <HAL_UART_Transmit_IT+0x8e>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 800e528:	2300      	movs	r3, #0
 800e52a:	e000      	b.n	800e52e <HAL_UART_Transmit_IT+0xc6>
  }
  else
  {
    return HAL_BUSY;
 800e52c:	2302      	movs	r3, #2
  }
}
 800e52e:	4618      	mov	r0, r3
 800e530:	372c      	adds	r7, #44	; 0x2c
 800e532:	46bd      	mov	sp, r7
 800e534:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e538:	4770      	bx	lr
 800e53a:	bf00      	nop
 800e53c:	0800f733 	.word	0x0800f733
 800e540:	0800f67b 	.word	0x0800f67b

0800e544 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e544:	b580      	push	{r7, lr}
 800e546:	b08a      	sub	sp, #40	; 0x28
 800e548:	af00      	add	r7, sp, #0
 800e54a:	60f8      	str	r0, [r7, #12]
 800e54c:	60b9      	str	r1, [r7, #8]
 800e54e:	4613      	mov	r3, r2
 800e550:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800e552:	68fb      	ldr	r3, [r7, #12]
 800e554:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e556:	2b20      	cmp	r3, #32
 800e558:	d142      	bne.n	800e5e0 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800e55a:	68bb      	ldr	r3, [r7, #8]
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	d002      	beq.n	800e566 <HAL_UART_Receive_IT+0x22>
 800e560:	88fb      	ldrh	r3, [r7, #6]
 800e562:	2b00      	cmp	r3, #0
 800e564:	d101      	bne.n	800e56a <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800e566:	2301      	movs	r3, #1
 800e568:	e03b      	b.n	800e5e2 <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 800e56a:	68fb      	ldr	r3, [r7, #12]
 800e56c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800e570:	2b01      	cmp	r3, #1
 800e572:	d101      	bne.n	800e578 <HAL_UART_Receive_IT+0x34>
 800e574:	2302      	movs	r3, #2
 800e576:	e034      	b.n	800e5e2 <HAL_UART_Receive_IT+0x9e>
 800e578:	68fb      	ldr	r3, [r7, #12]
 800e57a:	2201      	movs	r2, #1
 800e57c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e580:	68fb      	ldr	r3, [r7, #12]
 800e582:	2200      	movs	r2, #0
 800e584:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e586:	68fb      	ldr	r3, [r7, #12]
 800e588:	681b      	ldr	r3, [r3, #0]
 800e58a:	4a18      	ldr	r2, [pc, #96]	; (800e5ec <HAL_UART_Receive_IT+0xa8>)
 800e58c:	4293      	cmp	r3, r2
 800e58e:	d01f      	beq.n	800e5d0 <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	681b      	ldr	r3, [r3, #0]
 800e594:	685b      	ldr	r3, [r3, #4]
 800e596:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e59a:	2b00      	cmp	r3, #0
 800e59c:	d018      	beq.n	800e5d0 <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e59e:	68fb      	ldr	r3, [r7, #12]
 800e5a0:	681b      	ldr	r3, [r3, #0]
 800e5a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5a4:	697b      	ldr	r3, [r7, #20]
 800e5a6:	e853 3f00 	ldrex	r3, [r3]
 800e5aa:	613b      	str	r3, [r7, #16]
   return(result);
 800e5ac:	693b      	ldr	r3, [r7, #16]
 800e5ae:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800e5b2:	627b      	str	r3, [r7, #36]	; 0x24
 800e5b4:	68fb      	ldr	r3, [r7, #12]
 800e5b6:	681b      	ldr	r3, [r3, #0]
 800e5b8:	461a      	mov	r2, r3
 800e5ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5bc:	623b      	str	r3, [r7, #32]
 800e5be:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e5c0:	69f9      	ldr	r1, [r7, #28]
 800e5c2:	6a3a      	ldr	r2, [r7, #32]
 800e5c4:	e841 2300 	strex	r3, r2, [r1]
 800e5c8:	61bb      	str	r3, [r7, #24]
   return(result);
 800e5ca:	69bb      	ldr	r3, [r7, #24]
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d1e6      	bne.n	800e59e <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800e5d0:	88fb      	ldrh	r3, [r7, #6]
 800e5d2:	461a      	mov	r2, r3
 800e5d4:	68b9      	ldr	r1, [r7, #8]
 800e5d6:	68f8      	ldr	r0, [r7, #12]
 800e5d8:	f000 ff0c 	bl	800f3f4 <UART_Start_Receive_IT>
 800e5dc:	4603      	mov	r3, r0
 800e5de:	e000      	b.n	800e5e2 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800e5e0:	2302      	movs	r3, #2
  }
}
 800e5e2:	4618      	mov	r0, r3
 800e5e4:	3728      	adds	r7, #40	; 0x28
 800e5e6:	46bd      	mov	sp, r7
 800e5e8:	bd80      	pop	{r7, pc}
 800e5ea:	bf00      	nop
 800e5ec:	40008000 	.word	0x40008000

0800e5f0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800e5f0:	b580      	push	{r7, lr}
 800e5f2:	b0ba      	sub	sp, #232	; 0xe8
 800e5f4:	af00      	add	r7, sp, #0
 800e5f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	69db      	ldr	r3, [r3, #28]
 800e5fe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	681b      	ldr	r3, [r3, #0]
 800e606:	681b      	ldr	r3, [r3, #0]
 800e608:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	681b      	ldr	r3, [r3, #0]
 800e610:	689b      	ldr	r3, [r3, #8]
 800e612:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800e616:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800e61a:	f640 030f 	movw	r3, #2063	; 0x80f
 800e61e:	4013      	ands	r3, r2
 800e620:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800e624:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800e628:	2b00      	cmp	r3, #0
 800e62a:	d115      	bne.n	800e658 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800e62c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e630:	f003 0320 	and.w	r3, r3, #32
 800e634:	2b00      	cmp	r3, #0
 800e636:	d00f      	beq.n	800e658 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800e638:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e63c:	f003 0320 	and.w	r3, r3, #32
 800e640:	2b00      	cmp	r3, #0
 800e642:	d009      	beq.n	800e658 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e648:	2b00      	cmp	r3, #0
 800e64a:	f000 82a6 	beq.w	800eb9a <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e652:	6878      	ldr	r0, [r7, #4]
 800e654:	4798      	blx	r3
      }
      return;
 800e656:	e2a0      	b.n	800eb9a <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800e658:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	f000 8117 	beq.w	800e890 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800e662:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e666:	f003 0301 	and.w	r3, r3, #1
 800e66a:	2b00      	cmp	r3, #0
 800e66c:	d106      	bne.n	800e67c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800e66e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800e672:	4b85      	ldr	r3, [pc, #532]	; (800e888 <HAL_UART_IRQHandler+0x298>)
 800e674:	4013      	ands	r3, r2
 800e676:	2b00      	cmp	r3, #0
 800e678:	f000 810a 	beq.w	800e890 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e67c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e680:	f003 0301 	and.w	r3, r3, #1
 800e684:	2b00      	cmp	r3, #0
 800e686:	d011      	beq.n	800e6ac <HAL_UART_IRQHandler+0xbc>
 800e688:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e68c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e690:	2b00      	cmp	r3, #0
 800e692:	d00b      	beq.n	800e6ac <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	681b      	ldr	r3, [r3, #0]
 800e698:	2201      	movs	r2, #1
 800e69a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e6a2:	f043 0201 	orr.w	r2, r3, #1
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e6ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e6b0:	f003 0302 	and.w	r3, r3, #2
 800e6b4:	2b00      	cmp	r3, #0
 800e6b6:	d011      	beq.n	800e6dc <HAL_UART_IRQHandler+0xec>
 800e6b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e6bc:	f003 0301 	and.w	r3, r3, #1
 800e6c0:	2b00      	cmp	r3, #0
 800e6c2:	d00b      	beq.n	800e6dc <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	681b      	ldr	r3, [r3, #0]
 800e6c8:	2202      	movs	r2, #2
 800e6ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e6d2:	f043 0204 	orr.w	r2, r3, #4
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e6dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e6e0:	f003 0304 	and.w	r3, r3, #4
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	d011      	beq.n	800e70c <HAL_UART_IRQHandler+0x11c>
 800e6e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e6ec:	f003 0301 	and.w	r3, r3, #1
 800e6f0:	2b00      	cmp	r3, #0
 800e6f2:	d00b      	beq.n	800e70c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	681b      	ldr	r3, [r3, #0]
 800e6f8:	2204      	movs	r2, #4
 800e6fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e702:	f043 0202 	orr.w	r2, r3, #2
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800e70c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e710:	f003 0308 	and.w	r3, r3, #8
 800e714:	2b00      	cmp	r3, #0
 800e716:	d017      	beq.n	800e748 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800e718:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e71c:	f003 0320 	and.w	r3, r3, #32
 800e720:	2b00      	cmp	r3, #0
 800e722:	d105      	bne.n	800e730 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800e724:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e728:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800e72c:	2b00      	cmp	r3, #0
 800e72e:	d00b      	beq.n	800e748 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	681b      	ldr	r3, [r3, #0]
 800e734:	2208      	movs	r2, #8
 800e736:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e73e:	f043 0208 	orr.w	r2, r3, #8
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800e748:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e74c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e750:	2b00      	cmp	r3, #0
 800e752:	d012      	beq.n	800e77a <HAL_UART_IRQHandler+0x18a>
 800e754:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e758:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	d00c      	beq.n	800e77a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e760:	687b      	ldr	r3, [r7, #4]
 800e762:	681b      	ldr	r3, [r3, #0]
 800e764:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e768:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e770:	f043 0220 	orr.w	r2, r3, #32
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e780:	2b00      	cmp	r3, #0
 800e782:	f000 820c 	beq.w	800eb9e <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800e786:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e78a:	f003 0320 	and.w	r3, r3, #32
 800e78e:	2b00      	cmp	r3, #0
 800e790:	d00d      	beq.n	800e7ae <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800e792:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e796:	f003 0320 	and.w	r3, r3, #32
 800e79a:	2b00      	cmp	r3, #0
 800e79c:	d007      	beq.n	800e7ae <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e7a2:	2b00      	cmp	r3, #0
 800e7a4:	d003      	beq.n	800e7ae <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e7aa:	6878      	ldr	r0, [r7, #4]
 800e7ac:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e7b4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	681b      	ldr	r3, [r3, #0]
 800e7bc:	689b      	ldr	r3, [r3, #8]
 800e7be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e7c2:	2b40      	cmp	r3, #64	; 0x40
 800e7c4:	d005      	beq.n	800e7d2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800e7c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800e7ca:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e7ce:	2b00      	cmp	r3, #0
 800e7d0:	d04f      	beq.n	800e872 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800e7d2:	6878      	ldr	r0, [r7, #4]
 800e7d4:	f000 fed8 	bl	800f588 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e7d8:	687b      	ldr	r3, [r7, #4]
 800e7da:	681b      	ldr	r3, [r3, #0]
 800e7dc:	689b      	ldr	r3, [r3, #8]
 800e7de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e7e2:	2b40      	cmp	r3, #64	; 0x40
 800e7e4:	d141      	bne.n	800e86a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	681b      	ldr	r3, [r3, #0]
 800e7ea:	3308      	adds	r3, #8
 800e7ec:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800e7f4:	e853 3f00 	ldrex	r3, [r3]
 800e7f8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800e7fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800e800:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e804:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	681b      	ldr	r3, [r3, #0]
 800e80c:	3308      	adds	r3, #8
 800e80e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800e812:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800e816:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e81a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800e81e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800e822:	e841 2300 	strex	r3, r2, [r1]
 800e826:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800e82a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800e82e:	2b00      	cmp	r3, #0
 800e830:	d1d9      	bne.n	800e7e6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e836:	2b00      	cmp	r3, #0
 800e838:	d013      	beq.n	800e862 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e83e:	4a13      	ldr	r2, [pc, #76]	; (800e88c <HAL_UART_IRQHandler+0x29c>)
 800e840:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e846:	4618      	mov	r0, r3
 800e848:	f7fc f84d 	bl	800a8e6 <HAL_DMA_Abort_IT>
 800e84c:	4603      	mov	r3, r0
 800e84e:	2b00      	cmp	r3, #0
 800e850:	d017      	beq.n	800e882 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e856:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e858:	687a      	ldr	r2, [r7, #4]
 800e85a:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800e85c:	4610      	mov	r0, r2
 800e85e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e860:	e00f      	b.n	800e882 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800e862:	6878      	ldr	r0, [r7, #4]
 800e864:	f000 f9a6 	bl	800ebb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e868:	e00b      	b.n	800e882 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e86a:	6878      	ldr	r0, [r7, #4]
 800e86c:	f000 f9a2 	bl	800ebb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e870:	e007      	b.n	800e882 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800e872:	6878      	ldr	r0, [r7, #4]
 800e874:	f000 f99e 	bl	800ebb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	2200      	movs	r2, #0
 800e87c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 800e880:	e18d      	b.n	800eb9e <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e882:	bf00      	nop
    return;
 800e884:	e18b      	b.n	800eb9e <HAL_UART_IRQHandler+0x5ae>
 800e886:	bf00      	nop
 800e888:	04000120 	.word	0x04000120
 800e88c:	0800f64f 	.word	0x0800f64f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e894:	2b01      	cmp	r3, #1
 800e896:	f040 8146 	bne.w	800eb26 <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800e89a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e89e:	f003 0310 	and.w	r3, r3, #16
 800e8a2:	2b00      	cmp	r3, #0
 800e8a4:	f000 813f 	beq.w	800eb26 <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800e8a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e8ac:	f003 0310 	and.w	r3, r3, #16
 800e8b0:	2b00      	cmp	r3, #0
 800e8b2:	f000 8138 	beq.w	800eb26 <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	681b      	ldr	r3, [r3, #0]
 800e8ba:	2210      	movs	r2, #16
 800e8bc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	681b      	ldr	r3, [r3, #0]
 800e8c2:	689b      	ldr	r3, [r3, #8]
 800e8c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e8c8:	2b40      	cmp	r3, #64	; 0x40
 800e8ca:	f040 80b4 	bne.w	800ea36 <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e8d2:	681b      	ldr	r3, [r3, #0]
 800e8d4:	685b      	ldr	r3, [r3, #4]
 800e8d6:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800e8da:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800e8de:	2b00      	cmp	r3, #0
 800e8e0:	f000 815f 	beq.w	800eba2 <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800e8ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800e8ee:	429a      	cmp	r2, r3
 800e8f0:	f080 8157 	bcs.w	800eba2 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800e8fa:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e902:	681b      	ldr	r3, [r3, #0]
 800e904:	681b      	ldr	r3, [r3, #0]
 800e906:	f003 0320 	and.w	r3, r3, #32
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	f040 8085 	bne.w	800ea1a <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e910:	687b      	ldr	r3, [r7, #4]
 800e912:	681b      	ldr	r3, [r3, #0]
 800e914:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e918:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800e91c:	e853 3f00 	ldrex	r3, [r3]
 800e920:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800e924:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800e928:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e92c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	681b      	ldr	r3, [r3, #0]
 800e934:	461a      	mov	r2, r3
 800e936:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800e93a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800e93e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e942:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800e946:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800e94a:	e841 2300 	strex	r3, r2, [r1]
 800e94e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800e952:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800e956:	2b00      	cmp	r3, #0
 800e958:	d1da      	bne.n	800e910 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	681b      	ldr	r3, [r3, #0]
 800e95e:	3308      	adds	r3, #8
 800e960:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e962:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e964:	e853 3f00 	ldrex	r3, [r3]
 800e968:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800e96a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e96c:	f023 0301 	bic.w	r3, r3, #1
 800e970:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	681b      	ldr	r3, [r3, #0]
 800e978:	3308      	adds	r3, #8
 800e97a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800e97e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800e982:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e984:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800e986:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800e98a:	e841 2300 	strex	r3, r2, [r1]
 800e98e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800e990:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e992:	2b00      	cmp	r3, #0
 800e994:	d1e1      	bne.n	800e95a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	681b      	ldr	r3, [r3, #0]
 800e99a:	3308      	adds	r3, #8
 800e99c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e99e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e9a0:	e853 3f00 	ldrex	r3, [r3]
 800e9a4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800e9a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e9a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e9ac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	681b      	ldr	r3, [r3, #0]
 800e9b4:	3308      	adds	r3, #8
 800e9b6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800e9ba:	66fa      	str	r2, [r7, #108]	; 0x6c
 800e9bc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e9be:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800e9c0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800e9c2:	e841 2300 	strex	r3, r2, [r1]
 800e9c6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800e9c8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e9ca:	2b00      	cmp	r3, #0
 800e9cc:	d1e3      	bne.n	800e996 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	2220      	movs	r2, #32
 800e9d2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	2200      	movs	r2, #0
 800e9d8:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	681b      	ldr	r3, [r3, #0]
 800e9de:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e9e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e9e2:	e853 3f00 	ldrex	r3, [r3]
 800e9e6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800e9e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e9ea:	f023 0310 	bic.w	r3, r3, #16
 800e9ee:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	681b      	ldr	r3, [r3, #0]
 800e9f6:	461a      	mov	r2, r3
 800e9f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800e9fc:	65bb      	str	r3, [r7, #88]	; 0x58
 800e9fe:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea00:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ea02:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800ea04:	e841 2300 	strex	r3, r2, [r1]
 800ea08:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800ea0a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ea0c:	2b00      	cmp	r3, #0
 800ea0e:	d1e4      	bne.n	800e9da <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ea14:	4618      	mov	r0, r3
 800ea16:	f7fb ff28 	bl	800a86a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800ea20:	687b      	ldr	r3, [r7, #4]
 800ea22:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800ea26:	b29b      	uxth	r3, r3
 800ea28:	1ad3      	subs	r3, r2, r3
 800ea2a:	b29b      	uxth	r3, r3
 800ea2c:	4619      	mov	r1, r3
 800ea2e:	6878      	ldr	r0, [r7, #4]
 800ea30:	f000 f8ca 	bl	800ebc8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800ea34:	e0b5      	b.n	800eba2 <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800ea42:	b29b      	uxth	r3, r3
 800ea44:	1ad3      	subs	r3, r2, r3
 800ea46:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800ea50:	b29b      	uxth	r3, r3
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	f000 80a7 	beq.w	800eba6 <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 800ea58:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	f000 80a2 	beq.w	800eba6 <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	681b      	ldr	r3, [r3, #0]
 800ea66:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea6a:	e853 3f00 	ldrex	r3, [r3]
 800ea6e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800ea70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ea72:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ea76:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	681b      	ldr	r3, [r3, #0]
 800ea7e:	461a      	mov	r2, r3
 800ea80:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800ea84:	647b      	str	r3, [r7, #68]	; 0x44
 800ea86:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea88:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ea8a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ea8c:	e841 2300 	strex	r3, r2, [r1]
 800ea90:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800ea92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ea94:	2b00      	cmp	r3, #0
 800ea96:	d1e4      	bne.n	800ea62 <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	681b      	ldr	r3, [r3, #0]
 800ea9c:	3308      	adds	r3, #8
 800ea9e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eaa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eaa2:	e853 3f00 	ldrex	r3, [r3]
 800eaa6:	623b      	str	r3, [r7, #32]
   return(result);
 800eaa8:	6a3b      	ldr	r3, [r7, #32]
 800eaaa:	f023 0301 	bic.w	r3, r3, #1
 800eaae:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	681b      	ldr	r3, [r3, #0]
 800eab6:	3308      	adds	r3, #8
 800eab8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800eabc:	633a      	str	r2, [r7, #48]	; 0x30
 800eabe:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eac0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800eac2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800eac4:	e841 2300 	strex	r3, r2, [r1]
 800eac8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800eaca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eacc:	2b00      	cmp	r3, #0
 800eace:	d1e3      	bne.n	800ea98 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	2220      	movs	r2, #32
 800ead4:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	2200      	movs	r2, #0
 800eada:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800eadc:	687b      	ldr	r3, [r7, #4]
 800eade:	2200      	movs	r2, #0
 800eae0:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800eae2:	687b      	ldr	r3, [r7, #4]
 800eae4:	681b      	ldr	r3, [r3, #0]
 800eae6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eae8:	693b      	ldr	r3, [r7, #16]
 800eaea:	e853 3f00 	ldrex	r3, [r3]
 800eaee:	60fb      	str	r3, [r7, #12]
   return(result);
 800eaf0:	68fb      	ldr	r3, [r7, #12]
 800eaf2:	f023 0310 	bic.w	r3, r3, #16
 800eaf6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	681b      	ldr	r3, [r3, #0]
 800eafe:	461a      	mov	r2, r3
 800eb00:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800eb04:	61fb      	str	r3, [r7, #28]
 800eb06:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb08:	69b9      	ldr	r1, [r7, #24]
 800eb0a:	69fa      	ldr	r2, [r7, #28]
 800eb0c:	e841 2300 	strex	r3, r2, [r1]
 800eb10:	617b      	str	r3, [r7, #20]
   return(result);
 800eb12:	697b      	ldr	r3, [r7, #20]
 800eb14:	2b00      	cmp	r3, #0
 800eb16:	d1e4      	bne.n	800eae2 <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800eb18:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800eb1c:	4619      	mov	r1, r3
 800eb1e:	6878      	ldr	r0, [r7, #4]
 800eb20:	f000 f852 	bl	800ebc8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800eb24:	e03f      	b.n	800eba6 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800eb26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800eb2a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800eb2e:	2b00      	cmp	r3, #0
 800eb30:	d00e      	beq.n	800eb50 <HAL_UART_IRQHandler+0x560>
 800eb32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800eb36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800eb3a:	2b00      	cmp	r3, #0
 800eb3c:	d008      	beq.n	800eb50 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	681b      	ldr	r3, [r3, #0]
 800eb42:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800eb46:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800eb48:	6878      	ldr	r0, [r7, #4]
 800eb4a:	f000 ffdc 	bl	800fb06 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800eb4e:	e02d      	b.n	800ebac <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800eb50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800eb54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800eb58:	2b00      	cmp	r3, #0
 800eb5a:	d00e      	beq.n	800eb7a <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800eb5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800eb60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800eb64:	2b00      	cmp	r3, #0
 800eb66:	d008      	beq.n	800eb7a <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800eb6c:	2b00      	cmp	r3, #0
 800eb6e:	d01c      	beq.n	800ebaa <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800eb74:	6878      	ldr	r0, [r7, #4]
 800eb76:	4798      	blx	r3
    }
    return;
 800eb78:	e017      	b.n	800ebaa <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800eb7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800eb7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	d012      	beq.n	800ebac <HAL_UART_IRQHandler+0x5bc>
 800eb86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800eb8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800eb8e:	2b00      	cmp	r3, #0
 800eb90:	d00c      	beq.n	800ebac <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 800eb92:	6878      	ldr	r0, [r7, #4]
 800eb94:	f000 fe2d 	bl	800f7f2 <UART_EndTransmit_IT>
    return;
 800eb98:	e008      	b.n	800ebac <HAL_UART_IRQHandler+0x5bc>
      return;
 800eb9a:	bf00      	nop
 800eb9c:	e006      	b.n	800ebac <HAL_UART_IRQHandler+0x5bc>
    return;
 800eb9e:	bf00      	nop
 800eba0:	e004      	b.n	800ebac <HAL_UART_IRQHandler+0x5bc>
      return;
 800eba2:	bf00      	nop
 800eba4:	e002      	b.n	800ebac <HAL_UART_IRQHandler+0x5bc>
      return;
 800eba6:	bf00      	nop
 800eba8:	e000      	b.n	800ebac <HAL_UART_IRQHandler+0x5bc>
    return;
 800ebaa:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800ebac:	37e8      	adds	r7, #232	; 0xe8
 800ebae:	46bd      	mov	sp, r7
 800ebb0:	bd80      	pop	{r7, pc}
 800ebb2:	bf00      	nop

0800ebb4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ebb4:	b480      	push	{r7}
 800ebb6:	b083      	sub	sp, #12
 800ebb8:	af00      	add	r7, sp, #0
 800ebba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800ebbc:	bf00      	nop
 800ebbe:	370c      	adds	r7, #12
 800ebc0:	46bd      	mov	sp, r7
 800ebc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebc6:	4770      	bx	lr

0800ebc8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ebc8:	b480      	push	{r7}
 800ebca:	b083      	sub	sp, #12
 800ebcc:	af00      	add	r7, sp, #0
 800ebce:	6078      	str	r0, [r7, #4]
 800ebd0:	460b      	mov	r3, r1
 800ebd2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800ebd4:	bf00      	nop
 800ebd6:	370c      	adds	r7, #12
 800ebd8:	46bd      	mov	sp, r7
 800ebda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebde:	4770      	bx	lr

0800ebe0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ebe0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ebe4:	b08a      	sub	sp, #40	; 0x28
 800ebe6:	af00      	add	r7, sp, #0
 800ebe8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ebea:	2300      	movs	r3, #0
 800ebec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ebf0:	68fb      	ldr	r3, [r7, #12]
 800ebf2:	689a      	ldr	r2, [r3, #8]
 800ebf4:	68fb      	ldr	r3, [r7, #12]
 800ebf6:	691b      	ldr	r3, [r3, #16]
 800ebf8:	431a      	orrs	r2, r3
 800ebfa:	68fb      	ldr	r3, [r7, #12]
 800ebfc:	695b      	ldr	r3, [r3, #20]
 800ebfe:	431a      	orrs	r2, r3
 800ec00:	68fb      	ldr	r3, [r7, #12]
 800ec02:	69db      	ldr	r3, [r3, #28]
 800ec04:	4313      	orrs	r3, r2
 800ec06:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ec08:	68fb      	ldr	r3, [r7, #12]
 800ec0a:	681b      	ldr	r3, [r3, #0]
 800ec0c:	681a      	ldr	r2, [r3, #0]
 800ec0e:	4b9e      	ldr	r3, [pc, #632]	; (800ee88 <UART_SetConfig+0x2a8>)
 800ec10:	4013      	ands	r3, r2
 800ec12:	68fa      	ldr	r2, [r7, #12]
 800ec14:	6812      	ldr	r2, [r2, #0]
 800ec16:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ec18:	430b      	orrs	r3, r1
 800ec1a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ec1c:	68fb      	ldr	r3, [r7, #12]
 800ec1e:	681b      	ldr	r3, [r3, #0]
 800ec20:	685b      	ldr	r3, [r3, #4]
 800ec22:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800ec26:	68fb      	ldr	r3, [r7, #12]
 800ec28:	68da      	ldr	r2, [r3, #12]
 800ec2a:	68fb      	ldr	r3, [r7, #12]
 800ec2c:	681b      	ldr	r3, [r3, #0]
 800ec2e:	430a      	orrs	r2, r1
 800ec30:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ec32:	68fb      	ldr	r3, [r7, #12]
 800ec34:	699b      	ldr	r3, [r3, #24]
 800ec36:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ec38:	68fb      	ldr	r3, [r7, #12]
 800ec3a:	681b      	ldr	r3, [r3, #0]
 800ec3c:	4a93      	ldr	r2, [pc, #588]	; (800ee8c <UART_SetConfig+0x2ac>)
 800ec3e:	4293      	cmp	r3, r2
 800ec40:	d004      	beq.n	800ec4c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ec42:	68fb      	ldr	r3, [r7, #12]
 800ec44:	6a1b      	ldr	r3, [r3, #32]
 800ec46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ec48:	4313      	orrs	r3, r2
 800ec4a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ec4c:	68fb      	ldr	r3, [r7, #12]
 800ec4e:	681b      	ldr	r3, [r3, #0]
 800ec50:	689b      	ldr	r3, [r3, #8]
 800ec52:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800ec56:	68fb      	ldr	r3, [r7, #12]
 800ec58:	681b      	ldr	r3, [r3, #0]
 800ec5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ec5c:	430a      	orrs	r2, r1
 800ec5e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ec60:	68fb      	ldr	r3, [r7, #12]
 800ec62:	681b      	ldr	r3, [r3, #0]
 800ec64:	4a8a      	ldr	r2, [pc, #552]	; (800ee90 <UART_SetConfig+0x2b0>)
 800ec66:	4293      	cmp	r3, r2
 800ec68:	d126      	bne.n	800ecb8 <UART_SetConfig+0xd8>
 800ec6a:	4b8a      	ldr	r3, [pc, #552]	; (800ee94 <UART_SetConfig+0x2b4>)
 800ec6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ec70:	f003 0303 	and.w	r3, r3, #3
 800ec74:	2b03      	cmp	r3, #3
 800ec76:	d81b      	bhi.n	800ecb0 <UART_SetConfig+0xd0>
 800ec78:	a201      	add	r2, pc, #4	; (adr r2, 800ec80 <UART_SetConfig+0xa0>)
 800ec7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec7e:	bf00      	nop
 800ec80:	0800ec91 	.word	0x0800ec91
 800ec84:	0800eca1 	.word	0x0800eca1
 800ec88:	0800ec99 	.word	0x0800ec99
 800ec8c:	0800eca9 	.word	0x0800eca9
 800ec90:	2301      	movs	r3, #1
 800ec92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ec96:	e0ab      	b.n	800edf0 <UART_SetConfig+0x210>
 800ec98:	2302      	movs	r3, #2
 800ec9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ec9e:	e0a7      	b.n	800edf0 <UART_SetConfig+0x210>
 800eca0:	2304      	movs	r3, #4
 800eca2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800eca6:	e0a3      	b.n	800edf0 <UART_SetConfig+0x210>
 800eca8:	2308      	movs	r3, #8
 800ecaa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ecae:	e09f      	b.n	800edf0 <UART_SetConfig+0x210>
 800ecb0:	2310      	movs	r3, #16
 800ecb2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ecb6:	e09b      	b.n	800edf0 <UART_SetConfig+0x210>
 800ecb8:	68fb      	ldr	r3, [r7, #12]
 800ecba:	681b      	ldr	r3, [r3, #0]
 800ecbc:	4a76      	ldr	r2, [pc, #472]	; (800ee98 <UART_SetConfig+0x2b8>)
 800ecbe:	4293      	cmp	r3, r2
 800ecc0:	d138      	bne.n	800ed34 <UART_SetConfig+0x154>
 800ecc2:	4b74      	ldr	r3, [pc, #464]	; (800ee94 <UART_SetConfig+0x2b4>)
 800ecc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ecc8:	f003 030c 	and.w	r3, r3, #12
 800eccc:	2b0c      	cmp	r3, #12
 800ecce:	d82d      	bhi.n	800ed2c <UART_SetConfig+0x14c>
 800ecd0:	a201      	add	r2, pc, #4	; (adr r2, 800ecd8 <UART_SetConfig+0xf8>)
 800ecd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ecd6:	bf00      	nop
 800ecd8:	0800ed0d 	.word	0x0800ed0d
 800ecdc:	0800ed2d 	.word	0x0800ed2d
 800ece0:	0800ed2d 	.word	0x0800ed2d
 800ece4:	0800ed2d 	.word	0x0800ed2d
 800ece8:	0800ed1d 	.word	0x0800ed1d
 800ecec:	0800ed2d 	.word	0x0800ed2d
 800ecf0:	0800ed2d 	.word	0x0800ed2d
 800ecf4:	0800ed2d 	.word	0x0800ed2d
 800ecf8:	0800ed15 	.word	0x0800ed15
 800ecfc:	0800ed2d 	.word	0x0800ed2d
 800ed00:	0800ed2d 	.word	0x0800ed2d
 800ed04:	0800ed2d 	.word	0x0800ed2d
 800ed08:	0800ed25 	.word	0x0800ed25
 800ed0c:	2300      	movs	r3, #0
 800ed0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ed12:	e06d      	b.n	800edf0 <UART_SetConfig+0x210>
 800ed14:	2302      	movs	r3, #2
 800ed16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ed1a:	e069      	b.n	800edf0 <UART_SetConfig+0x210>
 800ed1c:	2304      	movs	r3, #4
 800ed1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ed22:	e065      	b.n	800edf0 <UART_SetConfig+0x210>
 800ed24:	2308      	movs	r3, #8
 800ed26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ed2a:	e061      	b.n	800edf0 <UART_SetConfig+0x210>
 800ed2c:	2310      	movs	r3, #16
 800ed2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ed32:	e05d      	b.n	800edf0 <UART_SetConfig+0x210>
 800ed34:	68fb      	ldr	r3, [r7, #12]
 800ed36:	681b      	ldr	r3, [r3, #0]
 800ed38:	4a58      	ldr	r2, [pc, #352]	; (800ee9c <UART_SetConfig+0x2bc>)
 800ed3a:	4293      	cmp	r3, r2
 800ed3c:	d125      	bne.n	800ed8a <UART_SetConfig+0x1aa>
 800ed3e:	4b55      	ldr	r3, [pc, #340]	; (800ee94 <UART_SetConfig+0x2b4>)
 800ed40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ed44:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800ed48:	2b30      	cmp	r3, #48	; 0x30
 800ed4a:	d016      	beq.n	800ed7a <UART_SetConfig+0x19a>
 800ed4c:	2b30      	cmp	r3, #48	; 0x30
 800ed4e:	d818      	bhi.n	800ed82 <UART_SetConfig+0x1a2>
 800ed50:	2b20      	cmp	r3, #32
 800ed52:	d00a      	beq.n	800ed6a <UART_SetConfig+0x18a>
 800ed54:	2b20      	cmp	r3, #32
 800ed56:	d814      	bhi.n	800ed82 <UART_SetConfig+0x1a2>
 800ed58:	2b00      	cmp	r3, #0
 800ed5a:	d002      	beq.n	800ed62 <UART_SetConfig+0x182>
 800ed5c:	2b10      	cmp	r3, #16
 800ed5e:	d008      	beq.n	800ed72 <UART_SetConfig+0x192>
 800ed60:	e00f      	b.n	800ed82 <UART_SetConfig+0x1a2>
 800ed62:	2300      	movs	r3, #0
 800ed64:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ed68:	e042      	b.n	800edf0 <UART_SetConfig+0x210>
 800ed6a:	2302      	movs	r3, #2
 800ed6c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ed70:	e03e      	b.n	800edf0 <UART_SetConfig+0x210>
 800ed72:	2304      	movs	r3, #4
 800ed74:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ed78:	e03a      	b.n	800edf0 <UART_SetConfig+0x210>
 800ed7a:	2308      	movs	r3, #8
 800ed7c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ed80:	e036      	b.n	800edf0 <UART_SetConfig+0x210>
 800ed82:	2310      	movs	r3, #16
 800ed84:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ed88:	e032      	b.n	800edf0 <UART_SetConfig+0x210>
 800ed8a:	68fb      	ldr	r3, [r7, #12]
 800ed8c:	681b      	ldr	r3, [r3, #0]
 800ed8e:	4a3f      	ldr	r2, [pc, #252]	; (800ee8c <UART_SetConfig+0x2ac>)
 800ed90:	4293      	cmp	r3, r2
 800ed92:	d12a      	bne.n	800edea <UART_SetConfig+0x20a>
 800ed94:	4b3f      	ldr	r3, [pc, #252]	; (800ee94 <UART_SetConfig+0x2b4>)
 800ed96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ed9a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800ed9e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800eda2:	d01a      	beq.n	800edda <UART_SetConfig+0x1fa>
 800eda4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800eda8:	d81b      	bhi.n	800ede2 <UART_SetConfig+0x202>
 800edaa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800edae:	d00c      	beq.n	800edca <UART_SetConfig+0x1ea>
 800edb0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800edb4:	d815      	bhi.n	800ede2 <UART_SetConfig+0x202>
 800edb6:	2b00      	cmp	r3, #0
 800edb8:	d003      	beq.n	800edc2 <UART_SetConfig+0x1e2>
 800edba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800edbe:	d008      	beq.n	800edd2 <UART_SetConfig+0x1f2>
 800edc0:	e00f      	b.n	800ede2 <UART_SetConfig+0x202>
 800edc2:	2300      	movs	r3, #0
 800edc4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800edc8:	e012      	b.n	800edf0 <UART_SetConfig+0x210>
 800edca:	2302      	movs	r3, #2
 800edcc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800edd0:	e00e      	b.n	800edf0 <UART_SetConfig+0x210>
 800edd2:	2304      	movs	r3, #4
 800edd4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800edd8:	e00a      	b.n	800edf0 <UART_SetConfig+0x210>
 800edda:	2308      	movs	r3, #8
 800eddc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ede0:	e006      	b.n	800edf0 <UART_SetConfig+0x210>
 800ede2:	2310      	movs	r3, #16
 800ede4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ede8:	e002      	b.n	800edf0 <UART_SetConfig+0x210>
 800edea:	2310      	movs	r3, #16
 800edec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800edf0:	68fb      	ldr	r3, [r7, #12]
 800edf2:	681b      	ldr	r3, [r3, #0]
 800edf4:	4a25      	ldr	r2, [pc, #148]	; (800ee8c <UART_SetConfig+0x2ac>)
 800edf6:	4293      	cmp	r3, r2
 800edf8:	f040 808a 	bne.w	800ef10 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800edfc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ee00:	2b08      	cmp	r3, #8
 800ee02:	d824      	bhi.n	800ee4e <UART_SetConfig+0x26e>
 800ee04:	a201      	add	r2, pc, #4	; (adr r2, 800ee0c <UART_SetConfig+0x22c>)
 800ee06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee0a:	bf00      	nop
 800ee0c:	0800ee31 	.word	0x0800ee31
 800ee10:	0800ee4f 	.word	0x0800ee4f
 800ee14:	0800ee39 	.word	0x0800ee39
 800ee18:	0800ee4f 	.word	0x0800ee4f
 800ee1c:	0800ee3f 	.word	0x0800ee3f
 800ee20:	0800ee4f 	.word	0x0800ee4f
 800ee24:	0800ee4f 	.word	0x0800ee4f
 800ee28:	0800ee4f 	.word	0x0800ee4f
 800ee2c:	0800ee47 	.word	0x0800ee47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ee30:	f7fd fb6a 	bl	800c508 <HAL_RCC_GetPCLK1Freq>
 800ee34:	61f8      	str	r0, [r7, #28]
        break;
 800ee36:	e010      	b.n	800ee5a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ee38:	4b19      	ldr	r3, [pc, #100]	; (800eea0 <UART_SetConfig+0x2c0>)
 800ee3a:	61fb      	str	r3, [r7, #28]
        break;
 800ee3c:	e00d      	b.n	800ee5a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ee3e:	f7fd facb 	bl	800c3d8 <HAL_RCC_GetSysClockFreq>
 800ee42:	61f8      	str	r0, [r7, #28]
        break;
 800ee44:	e009      	b.n	800ee5a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ee46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ee4a:	61fb      	str	r3, [r7, #28]
        break;
 800ee4c:	e005      	b.n	800ee5a <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 800ee4e:	2300      	movs	r3, #0
 800ee50:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800ee52:	2301      	movs	r3, #1
 800ee54:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800ee58:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ee5a:	69fb      	ldr	r3, [r7, #28]
 800ee5c:	2b00      	cmp	r3, #0
 800ee5e:	f000 8109 	beq.w	800f074 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800ee62:	68fb      	ldr	r3, [r7, #12]
 800ee64:	685a      	ldr	r2, [r3, #4]
 800ee66:	4613      	mov	r3, r2
 800ee68:	005b      	lsls	r3, r3, #1
 800ee6a:	4413      	add	r3, r2
 800ee6c:	69fa      	ldr	r2, [r7, #28]
 800ee6e:	429a      	cmp	r2, r3
 800ee70:	d305      	bcc.n	800ee7e <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 800ee72:	68fb      	ldr	r3, [r7, #12]
 800ee74:	685b      	ldr	r3, [r3, #4]
 800ee76:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800ee78:	69fa      	ldr	r2, [r7, #28]
 800ee7a:	429a      	cmp	r2, r3
 800ee7c:	d912      	bls.n	800eea4 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 800ee7e:	2301      	movs	r3, #1
 800ee80:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800ee84:	e0f6      	b.n	800f074 <UART_SetConfig+0x494>
 800ee86:	bf00      	nop
 800ee88:	efff69f3 	.word	0xefff69f3
 800ee8c:	40008000 	.word	0x40008000
 800ee90:	40013800 	.word	0x40013800
 800ee94:	40021000 	.word	0x40021000
 800ee98:	40004400 	.word	0x40004400
 800ee9c:	40004800 	.word	0x40004800
 800eea0:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800eea4:	69fb      	ldr	r3, [r7, #28]
 800eea6:	2200      	movs	r2, #0
 800eea8:	461c      	mov	r4, r3
 800eeaa:	4615      	mov	r5, r2
 800eeac:	f04f 0200 	mov.w	r2, #0
 800eeb0:	f04f 0300 	mov.w	r3, #0
 800eeb4:	022b      	lsls	r3, r5, #8
 800eeb6:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800eeba:	0222      	lsls	r2, r4, #8
 800eebc:	68f9      	ldr	r1, [r7, #12]
 800eebe:	6849      	ldr	r1, [r1, #4]
 800eec0:	0849      	lsrs	r1, r1, #1
 800eec2:	2000      	movs	r0, #0
 800eec4:	4688      	mov	r8, r1
 800eec6:	4681      	mov	r9, r0
 800eec8:	eb12 0a08 	adds.w	sl, r2, r8
 800eecc:	eb43 0b09 	adc.w	fp, r3, r9
 800eed0:	68fb      	ldr	r3, [r7, #12]
 800eed2:	685b      	ldr	r3, [r3, #4]
 800eed4:	2200      	movs	r2, #0
 800eed6:	603b      	str	r3, [r7, #0]
 800eed8:	607a      	str	r2, [r7, #4]
 800eeda:	e9d7 2300 	ldrd	r2, r3, [r7]
 800eede:	4650      	mov	r0, sl
 800eee0:	4659      	mov	r1, fp
 800eee2:	f7f1 f9cd 	bl	8000280 <__aeabi_uldivmod>
 800eee6:	4602      	mov	r2, r0
 800eee8:	460b      	mov	r3, r1
 800eeea:	4613      	mov	r3, r2
 800eeec:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800eeee:	69bb      	ldr	r3, [r7, #24]
 800eef0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800eef4:	d308      	bcc.n	800ef08 <UART_SetConfig+0x328>
 800eef6:	69bb      	ldr	r3, [r7, #24]
 800eef8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800eefc:	d204      	bcs.n	800ef08 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 800eefe:	68fb      	ldr	r3, [r7, #12]
 800ef00:	681b      	ldr	r3, [r3, #0]
 800ef02:	69ba      	ldr	r2, [r7, #24]
 800ef04:	60da      	str	r2, [r3, #12]
 800ef06:	e0b5      	b.n	800f074 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 800ef08:	2301      	movs	r3, #1
 800ef0a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800ef0e:	e0b1      	b.n	800f074 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ef10:	68fb      	ldr	r3, [r7, #12]
 800ef12:	69db      	ldr	r3, [r3, #28]
 800ef14:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ef18:	d15d      	bne.n	800efd6 <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 800ef1a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ef1e:	2b08      	cmp	r3, #8
 800ef20:	d827      	bhi.n	800ef72 <UART_SetConfig+0x392>
 800ef22:	a201      	add	r2, pc, #4	; (adr r2, 800ef28 <UART_SetConfig+0x348>)
 800ef24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef28:	0800ef4d 	.word	0x0800ef4d
 800ef2c:	0800ef55 	.word	0x0800ef55
 800ef30:	0800ef5d 	.word	0x0800ef5d
 800ef34:	0800ef73 	.word	0x0800ef73
 800ef38:	0800ef63 	.word	0x0800ef63
 800ef3c:	0800ef73 	.word	0x0800ef73
 800ef40:	0800ef73 	.word	0x0800ef73
 800ef44:	0800ef73 	.word	0x0800ef73
 800ef48:	0800ef6b 	.word	0x0800ef6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ef4c:	f7fd fadc 	bl	800c508 <HAL_RCC_GetPCLK1Freq>
 800ef50:	61f8      	str	r0, [r7, #28]
        break;
 800ef52:	e014      	b.n	800ef7e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ef54:	f7fd faee 	bl	800c534 <HAL_RCC_GetPCLK2Freq>
 800ef58:	61f8      	str	r0, [r7, #28]
        break;
 800ef5a:	e010      	b.n	800ef7e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ef5c:	4b4c      	ldr	r3, [pc, #304]	; (800f090 <UART_SetConfig+0x4b0>)
 800ef5e:	61fb      	str	r3, [r7, #28]
        break;
 800ef60:	e00d      	b.n	800ef7e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ef62:	f7fd fa39 	bl	800c3d8 <HAL_RCC_GetSysClockFreq>
 800ef66:	61f8      	str	r0, [r7, #28]
        break;
 800ef68:	e009      	b.n	800ef7e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ef6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ef6e:	61fb      	str	r3, [r7, #28]
        break;
 800ef70:	e005      	b.n	800ef7e <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 800ef72:	2300      	movs	r3, #0
 800ef74:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800ef76:	2301      	movs	r3, #1
 800ef78:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800ef7c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ef7e:	69fb      	ldr	r3, [r7, #28]
 800ef80:	2b00      	cmp	r3, #0
 800ef82:	d077      	beq.n	800f074 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800ef84:	69fb      	ldr	r3, [r7, #28]
 800ef86:	005a      	lsls	r2, r3, #1
 800ef88:	68fb      	ldr	r3, [r7, #12]
 800ef8a:	685b      	ldr	r3, [r3, #4]
 800ef8c:	085b      	lsrs	r3, r3, #1
 800ef8e:	441a      	add	r2, r3
 800ef90:	68fb      	ldr	r3, [r7, #12]
 800ef92:	685b      	ldr	r3, [r3, #4]
 800ef94:	fbb2 f3f3 	udiv	r3, r2, r3
 800ef98:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ef9a:	69bb      	ldr	r3, [r7, #24]
 800ef9c:	2b0f      	cmp	r3, #15
 800ef9e:	d916      	bls.n	800efce <UART_SetConfig+0x3ee>
 800efa0:	69bb      	ldr	r3, [r7, #24]
 800efa2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800efa6:	d212      	bcs.n	800efce <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800efa8:	69bb      	ldr	r3, [r7, #24]
 800efaa:	b29b      	uxth	r3, r3
 800efac:	f023 030f 	bic.w	r3, r3, #15
 800efb0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800efb2:	69bb      	ldr	r3, [r7, #24]
 800efb4:	085b      	lsrs	r3, r3, #1
 800efb6:	b29b      	uxth	r3, r3
 800efb8:	f003 0307 	and.w	r3, r3, #7
 800efbc:	b29a      	uxth	r2, r3
 800efbe:	8afb      	ldrh	r3, [r7, #22]
 800efc0:	4313      	orrs	r3, r2
 800efc2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800efc4:	68fb      	ldr	r3, [r7, #12]
 800efc6:	681b      	ldr	r3, [r3, #0]
 800efc8:	8afa      	ldrh	r2, [r7, #22]
 800efca:	60da      	str	r2, [r3, #12]
 800efcc:	e052      	b.n	800f074 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 800efce:	2301      	movs	r3, #1
 800efd0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800efd4:	e04e      	b.n	800f074 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 800efd6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800efda:	2b08      	cmp	r3, #8
 800efdc:	d827      	bhi.n	800f02e <UART_SetConfig+0x44e>
 800efde:	a201      	add	r2, pc, #4	; (adr r2, 800efe4 <UART_SetConfig+0x404>)
 800efe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800efe4:	0800f009 	.word	0x0800f009
 800efe8:	0800f011 	.word	0x0800f011
 800efec:	0800f019 	.word	0x0800f019
 800eff0:	0800f02f 	.word	0x0800f02f
 800eff4:	0800f01f 	.word	0x0800f01f
 800eff8:	0800f02f 	.word	0x0800f02f
 800effc:	0800f02f 	.word	0x0800f02f
 800f000:	0800f02f 	.word	0x0800f02f
 800f004:	0800f027 	.word	0x0800f027
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f008:	f7fd fa7e 	bl	800c508 <HAL_RCC_GetPCLK1Freq>
 800f00c:	61f8      	str	r0, [r7, #28]
        break;
 800f00e:	e014      	b.n	800f03a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f010:	f7fd fa90 	bl	800c534 <HAL_RCC_GetPCLK2Freq>
 800f014:	61f8      	str	r0, [r7, #28]
        break;
 800f016:	e010      	b.n	800f03a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f018:	4b1d      	ldr	r3, [pc, #116]	; (800f090 <UART_SetConfig+0x4b0>)
 800f01a:	61fb      	str	r3, [r7, #28]
        break;
 800f01c:	e00d      	b.n	800f03a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f01e:	f7fd f9db 	bl	800c3d8 <HAL_RCC_GetSysClockFreq>
 800f022:	61f8      	str	r0, [r7, #28]
        break;
 800f024:	e009      	b.n	800f03a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f026:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f02a:	61fb      	str	r3, [r7, #28]
        break;
 800f02c:	e005      	b.n	800f03a <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 800f02e:	2300      	movs	r3, #0
 800f030:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800f032:	2301      	movs	r3, #1
 800f034:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800f038:	bf00      	nop
    }

    if (pclk != 0U)
 800f03a:	69fb      	ldr	r3, [r7, #28]
 800f03c:	2b00      	cmp	r3, #0
 800f03e:	d019      	beq.n	800f074 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800f040:	68fb      	ldr	r3, [r7, #12]
 800f042:	685b      	ldr	r3, [r3, #4]
 800f044:	085a      	lsrs	r2, r3, #1
 800f046:	69fb      	ldr	r3, [r7, #28]
 800f048:	441a      	add	r2, r3
 800f04a:	68fb      	ldr	r3, [r7, #12]
 800f04c:	685b      	ldr	r3, [r3, #4]
 800f04e:	fbb2 f3f3 	udiv	r3, r2, r3
 800f052:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f054:	69bb      	ldr	r3, [r7, #24]
 800f056:	2b0f      	cmp	r3, #15
 800f058:	d909      	bls.n	800f06e <UART_SetConfig+0x48e>
 800f05a:	69bb      	ldr	r3, [r7, #24]
 800f05c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f060:	d205      	bcs.n	800f06e <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800f062:	69bb      	ldr	r3, [r7, #24]
 800f064:	b29a      	uxth	r2, r3
 800f066:	68fb      	ldr	r3, [r7, #12]
 800f068:	681b      	ldr	r3, [r3, #0]
 800f06a:	60da      	str	r2, [r3, #12]
 800f06c:	e002      	b.n	800f074 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 800f06e:	2301      	movs	r3, #1
 800f070:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f074:	68fb      	ldr	r3, [r7, #12]
 800f076:	2200      	movs	r2, #0
 800f078:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800f07a:	68fb      	ldr	r3, [r7, #12]
 800f07c:	2200      	movs	r2, #0
 800f07e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800f080:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800f084:	4618      	mov	r0, r3
 800f086:	3728      	adds	r7, #40	; 0x28
 800f088:	46bd      	mov	sp, r7
 800f08a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f08e:	bf00      	nop
 800f090:	00f42400 	.word	0x00f42400

0800f094 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f094:	b480      	push	{r7}
 800f096:	b083      	sub	sp, #12
 800f098:	af00      	add	r7, sp, #0
 800f09a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f09c:	687b      	ldr	r3, [r7, #4]
 800f09e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f0a0:	f003 0301 	and.w	r3, r3, #1
 800f0a4:	2b00      	cmp	r3, #0
 800f0a6:	d00a      	beq.n	800f0be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f0a8:	687b      	ldr	r3, [r7, #4]
 800f0aa:	681b      	ldr	r3, [r3, #0]
 800f0ac:	685b      	ldr	r3, [r3, #4]
 800f0ae:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800f0b2:	687b      	ldr	r3, [r7, #4]
 800f0b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	681b      	ldr	r3, [r3, #0]
 800f0ba:	430a      	orrs	r2, r1
 800f0bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f0be:	687b      	ldr	r3, [r7, #4]
 800f0c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f0c2:	f003 0302 	and.w	r3, r3, #2
 800f0c6:	2b00      	cmp	r3, #0
 800f0c8:	d00a      	beq.n	800f0e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	681b      	ldr	r3, [r3, #0]
 800f0ce:	685b      	ldr	r3, [r3, #4]
 800f0d0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800f0d4:	687b      	ldr	r3, [r7, #4]
 800f0d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	681b      	ldr	r3, [r3, #0]
 800f0dc:	430a      	orrs	r2, r1
 800f0de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f0e4:	f003 0304 	and.w	r3, r3, #4
 800f0e8:	2b00      	cmp	r3, #0
 800f0ea:	d00a      	beq.n	800f102 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	681b      	ldr	r3, [r3, #0]
 800f0f0:	685b      	ldr	r3, [r3, #4]
 800f0f2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800f0f6:	687b      	ldr	r3, [r7, #4]
 800f0f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f0fa:	687b      	ldr	r3, [r7, #4]
 800f0fc:	681b      	ldr	r3, [r3, #0]
 800f0fe:	430a      	orrs	r2, r1
 800f100:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f106:	f003 0308 	and.w	r3, r3, #8
 800f10a:	2b00      	cmp	r3, #0
 800f10c:	d00a      	beq.n	800f124 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	681b      	ldr	r3, [r3, #0]
 800f112:	685b      	ldr	r3, [r3, #4]
 800f114:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	681b      	ldr	r3, [r3, #0]
 800f120:	430a      	orrs	r2, r1
 800f122:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f128:	f003 0310 	and.w	r3, r3, #16
 800f12c:	2b00      	cmp	r3, #0
 800f12e:	d00a      	beq.n	800f146 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f130:	687b      	ldr	r3, [r7, #4]
 800f132:	681b      	ldr	r3, [r3, #0]
 800f134:	689b      	ldr	r3, [r3, #8]
 800f136:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800f13a:	687b      	ldr	r3, [r7, #4]
 800f13c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	681b      	ldr	r3, [r3, #0]
 800f142:	430a      	orrs	r2, r1
 800f144:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f14a:	f003 0320 	and.w	r3, r3, #32
 800f14e:	2b00      	cmp	r3, #0
 800f150:	d00a      	beq.n	800f168 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	681b      	ldr	r3, [r3, #0]
 800f156:	689b      	ldr	r3, [r3, #8]
 800f158:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f160:	687b      	ldr	r3, [r7, #4]
 800f162:	681b      	ldr	r3, [r3, #0]
 800f164:	430a      	orrs	r2, r1
 800f166:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f168:	687b      	ldr	r3, [r7, #4]
 800f16a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f16c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f170:	2b00      	cmp	r3, #0
 800f172:	d01a      	beq.n	800f1aa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	681b      	ldr	r3, [r3, #0]
 800f178:	685b      	ldr	r3, [r3, #4]
 800f17a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f182:	687b      	ldr	r3, [r7, #4]
 800f184:	681b      	ldr	r3, [r3, #0]
 800f186:	430a      	orrs	r2, r1
 800f188:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f18a:	687b      	ldr	r3, [r7, #4]
 800f18c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f18e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f192:	d10a      	bne.n	800f1aa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	681b      	ldr	r3, [r3, #0]
 800f198:	685b      	ldr	r3, [r3, #4]
 800f19a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	681b      	ldr	r3, [r3, #0]
 800f1a6:	430a      	orrs	r2, r1
 800f1a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f1ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f1b2:	2b00      	cmp	r3, #0
 800f1b4:	d00a      	beq.n	800f1cc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f1b6:	687b      	ldr	r3, [r7, #4]
 800f1b8:	681b      	ldr	r3, [r3, #0]
 800f1ba:	685b      	ldr	r3, [r3, #4]
 800f1bc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	681b      	ldr	r3, [r3, #0]
 800f1c8:	430a      	orrs	r2, r1
 800f1ca:	605a      	str	r2, [r3, #4]
  }
}
 800f1cc:	bf00      	nop
 800f1ce:	370c      	adds	r7, #12
 800f1d0:	46bd      	mov	sp, r7
 800f1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1d6:	4770      	bx	lr

0800f1d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f1d8:	b580      	push	{r7, lr}
 800f1da:	b086      	sub	sp, #24
 800f1dc:	af02      	add	r7, sp, #8
 800f1de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	2200      	movs	r2, #0
 800f1e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f1e8:	f7fb f9fe 	bl	800a5e8 <HAL_GetTick>
 800f1ec:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f1ee:	687b      	ldr	r3, [r7, #4]
 800f1f0:	681b      	ldr	r3, [r3, #0]
 800f1f2:	681b      	ldr	r3, [r3, #0]
 800f1f4:	f003 0308 	and.w	r3, r3, #8
 800f1f8:	2b08      	cmp	r3, #8
 800f1fa:	d10e      	bne.n	800f21a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f1fc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800f200:	9300      	str	r3, [sp, #0]
 800f202:	68fb      	ldr	r3, [r7, #12]
 800f204:	2200      	movs	r2, #0
 800f206:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800f20a:	6878      	ldr	r0, [r7, #4]
 800f20c:	f000 f82d 	bl	800f26a <UART_WaitOnFlagUntilTimeout>
 800f210:	4603      	mov	r3, r0
 800f212:	2b00      	cmp	r3, #0
 800f214:	d001      	beq.n	800f21a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f216:	2303      	movs	r3, #3
 800f218:	e023      	b.n	800f262 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	681b      	ldr	r3, [r3, #0]
 800f21e:	681b      	ldr	r3, [r3, #0]
 800f220:	f003 0304 	and.w	r3, r3, #4
 800f224:	2b04      	cmp	r3, #4
 800f226:	d10e      	bne.n	800f246 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f228:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800f22c:	9300      	str	r3, [sp, #0]
 800f22e:	68fb      	ldr	r3, [r7, #12]
 800f230:	2200      	movs	r2, #0
 800f232:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800f236:	6878      	ldr	r0, [r7, #4]
 800f238:	f000 f817 	bl	800f26a <UART_WaitOnFlagUntilTimeout>
 800f23c:	4603      	mov	r3, r0
 800f23e:	2b00      	cmp	r3, #0
 800f240:	d001      	beq.n	800f246 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f242:	2303      	movs	r3, #3
 800f244:	e00d      	b.n	800f262 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f246:	687b      	ldr	r3, [r7, #4]
 800f248:	2220      	movs	r2, #32
 800f24a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	2220      	movs	r2, #32
 800f250:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f252:	687b      	ldr	r3, [r7, #4]
 800f254:	2200      	movs	r2, #0
 800f256:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800f258:	687b      	ldr	r3, [r7, #4]
 800f25a:	2200      	movs	r2, #0
 800f25c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800f260:	2300      	movs	r3, #0
}
 800f262:	4618      	mov	r0, r3
 800f264:	3710      	adds	r7, #16
 800f266:	46bd      	mov	sp, r7
 800f268:	bd80      	pop	{r7, pc}

0800f26a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f26a:	b580      	push	{r7, lr}
 800f26c:	b09c      	sub	sp, #112	; 0x70
 800f26e:	af00      	add	r7, sp, #0
 800f270:	60f8      	str	r0, [r7, #12]
 800f272:	60b9      	str	r1, [r7, #8]
 800f274:	603b      	str	r3, [r7, #0]
 800f276:	4613      	mov	r3, r2
 800f278:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f27a:	e0a5      	b.n	800f3c8 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f27c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f27e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f282:	f000 80a1 	beq.w	800f3c8 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f286:	f7fb f9af 	bl	800a5e8 <HAL_GetTick>
 800f28a:	4602      	mov	r2, r0
 800f28c:	683b      	ldr	r3, [r7, #0]
 800f28e:	1ad3      	subs	r3, r2, r3
 800f290:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800f292:	429a      	cmp	r2, r3
 800f294:	d302      	bcc.n	800f29c <UART_WaitOnFlagUntilTimeout+0x32>
 800f296:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f298:	2b00      	cmp	r3, #0
 800f29a:	d13e      	bne.n	800f31a <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800f29c:	68fb      	ldr	r3, [r7, #12]
 800f29e:	681b      	ldr	r3, [r3, #0]
 800f2a0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f2a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f2a4:	e853 3f00 	ldrex	r3, [r3]
 800f2a8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800f2aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f2ac:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800f2b0:	667b      	str	r3, [r7, #100]	; 0x64
 800f2b2:	68fb      	ldr	r3, [r7, #12]
 800f2b4:	681b      	ldr	r3, [r3, #0]
 800f2b6:	461a      	mov	r2, r3
 800f2b8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f2ba:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f2bc:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f2be:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800f2c0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800f2c2:	e841 2300 	strex	r3, r2, [r1]
 800f2c6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800f2c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f2ca:	2b00      	cmp	r3, #0
 800f2cc:	d1e6      	bne.n	800f29c <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f2ce:	68fb      	ldr	r3, [r7, #12]
 800f2d0:	681b      	ldr	r3, [r3, #0]
 800f2d2:	3308      	adds	r3, #8
 800f2d4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f2d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f2d8:	e853 3f00 	ldrex	r3, [r3]
 800f2dc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800f2de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f2e0:	f023 0301 	bic.w	r3, r3, #1
 800f2e4:	663b      	str	r3, [r7, #96]	; 0x60
 800f2e6:	68fb      	ldr	r3, [r7, #12]
 800f2e8:	681b      	ldr	r3, [r3, #0]
 800f2ea:	3308      	adds	r3, #8
 800f2ec:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800f2ee:	64ba      	str	r2, [r7, #72]	; 0x48
 800f2f0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f2f2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f2f4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f2f6:	e841 2300 	strex	r3, r2, [r1]
 800f2fa:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800f2fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f2fe:	2b00      	cmp	r3, #0
 800f300:	d1e5      	bne.n	800f2ce <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800f302:	68fb      	ldr	r3, [r7, #12]
 800f304:	2220      	movs	r2, #32
 800f306:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800f308:	68fb      	ldr	r3, [r7, #12]
 800f30a:	2220      	movs	r2, #32
 800f30c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800f30e:	68fb      	ldr	r3, [r7, #12]
 800f310:	2200      	movs	r2, #0
 800f312:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800f316:	2303      	movs	r3, #3
 800f318:	e067      	b.n	800f3ea <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800f31a:	68fb      	ldr	r3, [r7, #12]
 800f31c:	681b      	ldr	r3, [r3, #0]
 800f31e:	681b      	ldr	r3, [r3, #0]
 800f320:	f003 0304 	and.w	r3, r3, #4
 800f324:	2b00      	cmp	r3, #0
 800f326:	d04f      	beq.n	800f3c8 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f328:	68fb      	ldr	r3, [r7, #12]
 800f32a:	681b      	ldr	r3, [r3, #0]
 800f32c:	69db      	ldr	r3, [r3, #28]
 800f32e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f332:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f336:	d147      	bne.n	800f3c8 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f338:	68fb      	ldr	r3, [r7, #12]
 800f33a:	681b      	ldr	r3, [r3, #0]
 800f33c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800f340:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800f342:	68fb      	ldr	r3, [r7, #12]
 800f344:	681b      	ldr	r3, [r3, #0]
 800f346:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f348:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f34a:	e853 3f00 	ldrex	r3, [r3]
 800f34e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f352:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800f356:	66fb      	str	r3, [r7, #108]	; 0x6c
 800f358:	68fb      	ldr	r3, [r7, #12]
 800f35a:	681b      	ldr	r3, [r3, #0]
 800f35c:	461a      	mov	r2, r3
 800f35e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f360:	637b      	str	r3, [r7, #52]	; 0x34
 800f362:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f364:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800f366:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f368:	e841 2300 	strex	r3, r2, [r1]
 800f36c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800f36e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f370:	2b00      	cmp	r3, #0
 800f372:	d1e6      	bne.n	800f342 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f374:	68fb      	ldr	r3, [r7, #12]
 800f376:	681b      	ldr	r3, [r3, #0]
 800f378:	3308      	adds	r3, #8
 800f37a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f37c:	697b      	ldr	r3, [r7, #20]
 800f37e:	e853 3f00 	ldrex	r3, [r3]
 800f382:	613b      	str	r3, [r7, #16]
   return(result);
 800f384:	693b      	ldr	r3, [r7, #16]
 800f386:	f023 0301 	bic.w	r3, r3, #1
 800f38a:	66bb      	str	r3, [r7, #104]	; 0x68
 800f38c:	68fb      	ldr	r3, [r7, #12]
 800f38e:	681b      	ldr	r3, [r3, #0]
 800f390:	3308      	adds	r3, #8
 800f392:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800f394:	623a      	str	r2, [r7, #32]
 800f396:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f398:	69f9      	ldr	r1, [r7, #28]
 800f39a:	6a3a      	ldr	r2, [r7, #32]
 800f39c:	e841 2300 	strex	r3, r2, [r1]
 800f3a0:	61bb      	str	r3, [r7, #24]
   return(result);
 800f3a2:	69bb      	ldr	r3, [r7, #24]
 800f3a4:	2b00      	cmp	r3, #0
 800f3a6:	d1e5      	bne.n	800f374 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800f3a8:	68fb      	ldr	r3, [r7, #12]
 800f3aa:	2220      	movs	r2, #32
 800f3ac:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800f3ae:	68fb      	ldr	r3, [r7, #12]
 800f3b0:	2220      	movs	r2, #32
 800f3b2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f3b4:	68fb      	ldr	r3, [r7, #12]
 800f3b6:	2220      	movs	r2, #32
 800f3b8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f3bc:	68fb      	ldr	r3, [r7, #12]
 800f3be:	2200      	movs	r2, #0
 800f3c0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800f3c4:	2303      	movs	r3, #3
 800f3c6:	e010      	b.n	800f3ea <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f3c8:	68fb      	ldr	r3, [r7, #12]
 800f3ca:	681b      	ldr	r3, [r3, #0]
 800f3cc:	69da      	ldr	r2, [r3, #28]
 800f3ce:	68bb      	ldr	r3, [r7, #8]
 800f3d0:	4013      	ands	r3, r2
 800f3d2:	68ba      	ldr	r2, [r7, #8]
 800f3d4:	429a      	cmp	r2, r3
 800f3d6:	bf0c      	ite	eq
 800f3d8:	2301      	moveq	r3, #1
 800f3da:	2300      	movne	r3, #0
 800f3dc:	b2db      	uxtb	r3, r3
 800f3de:	461a      	mov	r2, r3
 800f3e0:	79fb      	ldrb	r3, [r7, #7]
 800f3e2:	429a      	cmp	r2, r3
 800f3e4:	f43f af4a 	beq.w	800f27c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f3e8:	2300      	movs	r3, #0
}
 800f3ea:	4618      	mov	r0, r3
 800f3ec:	3770      	adds	r7, #112	; 0x70
 800f3ee:	46bd      	mov	sp, r7
 800f3f0:	bd80      	pop	{r7, pc}
	...

0800f3f4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f3f4:	b480      	push	{r7}
 800f3f6:	b097      	sub	sp, #92	; 0x5c
 800f3f8:	af00      	add	r7, sp, #0
 800f3fa:	60f8      	str	r0, [r7, #12]
 800f3fc:	60b9      	str	r1, [r7, #8]
 800f3fe:	4613      	mov	r3, r2
 800f400:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800f402:	68fb      	ldr	r3, [r7, #12]
 800f404:	68ba      	ldr	r2, [r7, #8]
 800f406:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800f408:	68fb      	ldr	r3, [r7, #12]
 800f40a:	88fa      	ldrh	r2, [r7, #6]
 800f40c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800f410:	68fb      	ldr	r3, [r7, #12]
 800f412:	88fa      	ldrh	r2, [r7, #6]
 800f414:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800f418:	68fb      	ldr	r3, [r7, #12]
 800f41a:	2200      	movs	r2, #0
 800f41c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800f41e:	68fb      	ldr	r3, [r7, #12]
 800f420:	689b      	ldr	r3, [r3, #8]
 800f422:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f426:	d10e      	bne.n	800f446 <UART_Start_Receive_IT+0x52>
 800f428:	68fb      	ldr	r3, [r7, #12]
 800f42a:	691b      	ldr	r3, [r3, #16]
 800f42c:	2b00      	cmp	r3, #0
 800f42e:	d105      	bne.n	800f43c <UART_Start_Receive_IT+0x48>
 800f430:	68fb      	ldr	r3, [r7, #12]
 800f432:	f240 12ff 	movw	r2, #511	; 0x1ff
 800f436:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800f43a:	e02d      	b.n	800f498 <UART_Start_Receive_IT+0xa4>
 800f43c:	68fb      	ldr	r3, [r7, #12]
 800f43e:	22ff      	movs	r2, #255	; 0xff
 800f440:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800f444:	e028      	b.n	800f498 <UART_Start_Receive_IT+0xa4>
 800f446:	68fb      	ldr	r3, [r7, #12]
 800f448:	689b      	ldr	r3, [r3, #8]
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	d10d      	bne.n	800f46a <UART_Start_Receive_IT+0x76>
 800f44e:	68fb      	ldr	r3, [r7, #12]
 800f450:	691b      	ldr	r3, [r3, #16]
 800f452:	2b00      	cmp	r3, #0
 800f454:	d104      	bne.n	800f460 <UART_Start_Receive_IT+0x6c>
 800f456:	68fb      	ldr	r3, [r7, #12]
 800f458:	22ff      	movs	r2, #255	; 0xff
 800f45a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800f45e:	e01b      	b.n	800f498 <UART_Start_Receive_IT+0xa4>
 800f460:	68fb      	ldr	r3, [r7, #12]
 800f462:	227f      	movs	r2, #127	; 0x7f
 800f464:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800f468:	e016      	b.n	800f498 <UART_Start_Receive_IT+0xa4>
 800f46a:	68fb      	ldr	r3, [r7, #12]
 800f46c:	689b      	ldr	r3, [r3, #8]
 800f46e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800f472:	d10d      	bne.n	800f490 <UART_Start_Receive_IT+0x9c>
 800f474:	68fb      	ldr	r3, [r7, #12]
 800f476:	691b      	ldr	r3, [r3, #16]
 800f478:	2b00      	cmp	r3, #0
 800f47a:	d104      	bne.n	800f486 <UART_Start_Receive_IT+0x92>
 800f47c:	68fb      	ldr	r3, [r7, #12]
 800f47e:	227f      	movs	r2, #127	; 0x7f
 800f480:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800f484:	e008      	b.n	800f498 <UART_Start_Receive_IT+0xa4>
 800f486:	68fb      	ldr	r3, [r7, #12]
 800f488:	223f      	movs	r2, #63	; 0x3f
 800f48a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800f48e:	e003      	b.n	800f498 <UART_Start_Receive_IT+0xa4>
 800f490:	68fb      	ldr	r3, [r7, #12]
 800f492:	2200      	movs	r2, #0
 800f494:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f498:	68fb      	ldr	r3, [r7, #12]
 800f49a:	2200      	movs	r2, #0
 800f49c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800f4a0:	68fb      	ldr	r3, [r7, #12]
 800f4a2:	2222      	movs	r2, #34	; 0x22
 800f4a4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f4a6:	68fb      	ldr	r3, [r7, #12]
 800f4a8:	681b      	ldr	r3, [r3, #0]
 800f4aa:	3308      	adds	r3, #8
 800f4ac:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f4b0:	e853 3f00 	ldrex	r3, [r3]
 800f4b4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800f4b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f4b8:	f043 0301 	orr.w	r3, r3, #1
 800f4bc:	657b      	str	r3, [r7, #84]	; 0x54
 800f4be:	68fb      	ldr	r3, [r7, #12]
 800f4c0:	681b      	ldr	r3, [r3, #0]
 800f4c2:	3308      	adds	r3, #8
 800f4c4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800f4c6:	64ba      	str	r2, [r7, #72]	; 0x48
 800f4c8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f4ca:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f4cc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f4ce:	e841 2300 	strex	r3, r2, [r1]
 800f4d2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800f4d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f4d6:	2b00      	cmp	r3, #0
 800f4d8:	d1e5      	bne.n	800f4a6 <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f4da:	68fb      	ldr	r3, [r7, #12]
 800f4dc:	689b      	ldr	r3, [r3, #8]
 800f4de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f4e2:	d107      	bne.n	800f4f4 <UART_Start_Receive_IT+0x100>
 800f4e4:	68fb      	ldr	r3, [r7, #12]
 800f4e6:	691b      	ldr	r3, [r3, #16]
 800f4e8:	2b00      	cmp	r3, #0
 800f4ea:	d103      	bne.n	800f4f4 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800f4ec:	68fb      	ldr	r3, [r7, #12]
 800f4ee:	4a24      	ldr	r2, [pc, #144]	; (800f580 <UART_Start_Receive_IT+0x18c>)
 800f4f0:	665a      	str	r2, [r3, #100]	; 0x64
 800f4f2:	e002      	b.n	800f4fa <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800f4f4:	68fb      	ldr	r3, [r7, #12]
 800f4f6:	4a23      	ldr	r2, [pc, #140]	; (800f584 <UART_Start_Receive_IT+0x190>)
 800f4f8:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 800f4fa:	68fb      	ldr	r3, [r7, #12]
 800f4fc:	2200      	movs	r2, #0
 800f4fe:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800f502:	68fb      	ldr	r3, [r7, #12]
 800f504:	691b      	ldr	r3, [r3, #16]
 800f506:	2b00      	cmp	r3, #0
 800f508:	d019      	beq.n	800f53e <UART_Start_Receive_IT+0x14a>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800f50a:	68fb      	ldr	r3, [r7, #12]
 800f50c:	681b      	ldr	r3, [r3, #0]
 800f50e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f510:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f512:	e853 3f00 	ldrex	r3, [r3]
 800f516:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f51a:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800f51e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f520:	68fb      	ldr	r3, [r7, #12]
 800f522:	681b      	ldr	r3, [r3, #0]
 800f524:	461a      	mov	r2, r3
 800f526:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f528:	637b      	str	r3, [r7, #52]	; 0x34
 800f52a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f52c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800f52e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f530:	e841 2300 	strex	r3, r2, [r1]
 800f534:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800f536:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f538:	2b00      	cmp	r3, #0
 800f53a:	d1e6      	bne.n	800f50a <UART_Start_Receive_IT+0x116>
 800f53c:	e018      	b.n	800f570 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800f53e:	68fb      	ldr	r3, [r7, #12]
 800f540:	681b      	ldr	r3, [r3, #0]
 800f542:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f544:	697b      	ldr	r3, [r7, #20]
 800f546:	e853 3f00 	ldrex	r3, [r3]
 800f54a:	613b      	str	r3, [r7, #16]
   return(result);
 800f54c:	693b      	ldr	r3, [r7, #16]
 800f54e:	f043 0320 	orr.w	r3, r3, #32
 800f552:	653b      	str	r3, [r7, #80]	; 0x50
 800f554:	68fb      	ldr	r3, [r7, #12]
 800f556:	681b      	ldr	r3, [r3, #0]
 800f558:	461a      	mov	r2, r3
 800f55a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f55c:	623b      	str	r3, [r7, #32]
 800f55e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f560:	69f9      	ldr	r1, [r7, #28]
 800f562:	6a3a      	ldr	r2, [r7, #32]
 800f564:	e841 2300 	strex	r3, r2, [r1]
 800f568:	61bb      	str	r3, [r7, #24]
   return(result);
 800f56a:	69bb      	ldr	r3, [r7, #24]
 800f56c:	2b00      	cmp	r3, #0
 800f56e:	d1e6      	bne.n	800f53e <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800f570:	2300      	movs	r3, #0
}
 800f572:	4618      	mov	r0, r3
 800f574:	375c      	adds	r7, #92	; 0x5c
 800f576:	46bd      	mov	sp, r7
 800f578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f57c:	4770      	bx	lr
 800f57e:	bf00      	nop
 800f580:	0800f9a7 	.word	0x0800f9a7
 800f584:	0800f847 	.word	0x0800f847

0800f588 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f588:	b480      	push	{r7}
 800f58a:	b095      	sub	sp, #84	; 0x54
 800f58c:	af00      	add	r7, sp, #0
 800f58e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f590:	687b      	ldr	r3, [r7, #4]
 800f592:	681b      	ldr	r3, [r3, #0]
 800f594:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f596:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f598:	e853 3f00 	ldrex	r3, [r3]
 800f59c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800f59e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f5a0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f5a4:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	681b      	ldr	r3, [r3, #0]
 800f5aa:	461a      	mov	r2, r3
 800f5ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f5ae:	643b      	str	r3, [r7, #64]	; 0x40
 800f5b0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5b2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f5b4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800f5b6:	e841 2300 	strex	r3, r2, [r1]
 800f5ba:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800f5bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f5be:	2b00      	cmp	r3, #0
 800f5c0:	d1e6      	bne.n	800f590 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f5c2:	687b      	ldr	r3, [r7, #4]
 800f5c4:	681b      	ldr	r3, [r3, #0]
 800f5c6:	3308      	adds	r3, #8
 800f5c8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5ca:	6a3b      	ldr	r3, [r7, #32]
 800f5cc:	e853 3f00 	ldrex	r3, [r3]
 800f5d0:	61fb      	str	r3, [r7, #28]
   return(result);
 800f5d2:	69fb      	ldr	r3, [r7, #28]
 800f5d4:	f023 0301 	bic.w	r3, r3, #1
 800f5d8:	64bb      	str	r3, [r7, #72]	; 0x48
 800f5da:	687b      	ldr	r3, [r7, #4]
 800f5dc:	681b      	ldr	r3, [r3, #0]
 800f5de:	3308      	adds	r3, #8
 800f5e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f5e2:	62fa      	str	r2, [r7, #44]	; 0x2c
 800f5e4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5e6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f5e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f5ea:	e841 2300 	strex	r3, r2, [r1]
 800f5ee:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f5f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f5f2:	2b00      	cmp	r3, #0
 800f5f4:	d1e5      	bne.n	800f5c2 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f5fa:	2b01      	cmp	r3, #1
 800f5fc:	d118      	bne.n	800f630 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f5fe:	687b      	ldr	r3, [r7, #4]
 800f600:	681b      	ldr	r3, [r3, #0]
 800f602:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f604:	68fb      	ldr	r3, [r7, #12]
 800f606:	e853 3f00 	ldrex	r3, [r3]
 800f60a:	60bb      	str	r3, [r7, #8]
   return(result);
 800f60c:	68bb      	ldr	r3, [r7, #8]
 800f60e:	f023 0310 	bic.w	r3, r3, #16
 800f612:	647b      	str	r3, [r7, #68]	; 0x44
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	681b      	ldr	r3, [r3, #0]
 800f618:	461a      	mov	r2, r3
 800f61a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f61c:	61bb      	str	r3, [r7, #24]
 800f61e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f620:	6979      	ldr	r1, [r7, #20]
 800f622:	69ba      	ldr	r2, [r7, #24]
 800f624:	e841 2300 	strex	r3, r2, [r1]
 800f628:	613b      	str	r3, [r7, #16]
   return(result);
 800f62a:	693b      	ldr	r3, [r7, #16]
 800f62c:	2b00      	cmp	r3, #0
 800f62e:	d1e6      	bne.n	800f5fe <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	2220      	movs	r2, #32
 800f634:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f636:	687b      	ldr	r3, [r7, #4]
 800f638:	2200      	movs	r2, #0
 800f63a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	2200      	movs	r2, #0
 800f640:	665a      	str	r2, [r3, #100]	; 0x64
}
 800f642:	bf00      	nop
 800f644:	3754      	adds	r7, #84	; 0x54
 800f646:	46bd      	mov	sp, r7
 800f648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f64c:	4770      	bx	lr

0800f64e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f64e:	b580      	push	{r7, lr}
 800f650:	b084      	sub	sp, #16
 800f652:	af00      	add	r7, sp, #0
 800f654:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f65a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800f65c:	68fb      	ldr	r3, [r7, #12]
 800f65e:	2200      	movs	r2, #0
 800f660:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800f664:	68fb      	ldr	r3, [r7, #12]
 800f666:	2200      	movs	r2, #0
 800f668:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f66c:	68f8      	ldr	r0, [r7, #12]
 800f66e:	f7ff faa1 	bl	800ebb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f672:	bf00      	nop
 800f674:	3710      	adds	r7, #16
 800f676:	46bd      	mov	sp, r7
 800f678:	bd80      	pop	{r7, pc}

0800f67a <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800f67a:	b480      	push	{r7}
 800f67c:	b08f      	sub	sp, #60	; 0x3c
 800f67e:	af00      	add	r7, sp, #0
 800f680:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800f682:	687b      	ldr	r3, [r7, #4]
 800f684:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f686:	2b21      	cmp	r3, #33	; 0x21
 800f688:	d14d      	bne.n	800f726 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800f690:	b29b      	uxth	r3, r3
 800f692:	2b00      	cmp	r3, #0
 800f694:	d132      	bne.n	800f6fc <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	681b      	ldr	r3, [r3, #0]
 800f69a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f69c:	6a3b      	ldr	r3, [r7, #32]
 800f69e:	e853 3f00 	ldrex	r3, [r3]
 800f6a2:	61fb      	str	r3, [r7, #28]
   return(result);
 800f6a4:	69fb      	ldr	r3, [r7, #28]
 800f6a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f6aa:	637b      	str	r3, [r7, #52]	; 0x34
 800f6ac:	687b      	ldr	r3, [r7, #4]
 800f6ae:	681b      	ldr	r3, [r3, #0]
 800f6b0:	461a      	mov	r2, r3
 800f6b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f6b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f6b6:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f6ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f6bc:	e841 2300 	strex	r3, r2, [r1]
 800f6c0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f6c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f6c4:	2b00      	cmp	r3, #0
 800f6c6:	d1e6      	bne.n	800f696 <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	681b      	ldr	r3, [r3, #0]
 800f6cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6ce:	68fb      	ldr	r3, [r7, #12]
 800f6d0:	e853 3f00 	ldrex	r3, [r3]
 800f6d4:	60bb      	str	r3, [r7, #8]
   return(result);
 800f6d6:	68bb      	ldr	r3, [r7, #8]
 800f6d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f6dc:	633b      	str	r3, [r7, #48]	; 0x30
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	681b      	ldr	r3, [r3, #0]
 800f6e2:	461a      	mov	r2, r3
 800f6e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6e6:	61bb      	str	r3, [r7, #24]
 800f6e8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6ea:	6979      	ldr	r1, [r7, #20]
 800f6ec:	69ba      	ldr	r2, [r7, #24]
 800f6ee:	e841 2300 	strex	r3, r2, [r1]
 800f6f2:	613b      	str	r3, [r7, #16]
   return(result);
 800f6f4:	693b      	ldr	r3, [r7, #16]
 800f6f6:	2b00      	cmp	r3, #0
 800f6f8:	d1e6      	bne.n	800f6c8 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800f6fa:	e014      	b.n	800f726 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f700:	781a      	ldrb	r2, [r3, #0]
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	681b      	ldr	r3, [r3, #0]
 800f706:	b292      	uxth	r2, r2
 800f708:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f70e:	1c5a      	adds	r2, r3, #1
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800f71a:	b29b      	uxth	r3, r3
 800f71c:	3b01      	subs	r3, #1
 800f71e:	b29a      	uxth	r2, r3
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800f726:	bf00      	nop
 800f728:	373c      	adds	r7, #60	; 0x3c
 800f72a:	46bd      	mov	sp, r7
 800f72c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f730:	4770      	bx	lr

0800f732 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800f732:	b480      	push	{r7}
 800f734:	b091      	sub	sp, #68	; 0x44
 800f736:	af00      	add	r7, sp, #0
 800f738:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800f73a:	687b      	ldr	r3, [r7, #4]
 800f73c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f73e:	2b21      	cmp	r3, #33	; 0x21
 800f740:	d151      	bne.n	800f7e6 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800f748:	b29b      	uxth	r3, r3
 800f74a:	2b00      	cmp	r3, #0
 800f74c:	d132      	bne.n	800f7b4 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	681b      	ldr	r3, [r3, #0]
 800f752:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f756:	e853 3f00 	ldrex	r3, [r3]
 800f75a:	623b      	str	r3, [r7, #32]
   return(result);
 800f75c:	6a3b      	ldr	r3, [r7, #32]
 800f75e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f762:	63bb      	str	r3, [r7, #56]	; 0x38
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	681b      	ldr	r3, [r3, #0]
 800f768:	461a      	mov	r2, r3
 800f76a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f76c:	633b      	str	r3, [r7, #48]	; 0x30
 800f76e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f770:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f772:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f774:	e841 2300 	strex	r3, r2, [r1]
 800f778:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800f77a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f77c:	2b00      	cmp	r3, #0
 800f77e:	d1e6      	bne.n	800f74e <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	681b      	ldr	r3, [r3, #0]
 800f784:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f786:	693b      	ldr	r3, [r7, #16]
 800f788:	e853 3f00 	ldrex	r3, [r3]
 800f78c:	60fb      	str	r3, [r7, #12]
   return(result);
 800f78e:	68fb      	ldr	r3, [r7, #12]
 800f790:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f794:	637b      	str	r3, [r7, #52]	; 0x34
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	681b      	ldr	r3, [r3, #0]
 800f79a:	461a      	mov	r2, r3
 800f79c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f79e:	61fb      	str	r3, [r7, #28]
 800f7a0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f7a2:	69b9      	ldr	r1, [r7, #24]
 800f7a4:	69fa      	ldr	r2, [r7, #28]
 800f7a6:	e841 2300 	strex	r3, r2, [r1]
 800f7aa:	617b      	str	r3, [r7, #20]
   return(result);
 800f7ac:	697b      	ldr	r3, [r7, #20]
 800f7ae:	2b00      	cmp	r3, #0
 800f7b0:	d1e6      	bne.n	800f780 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800f7b2:	e018      	b.n	800f7e6 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800f7b4:	687b      	ldr	r3, [r7, #4]
 800f7b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f7b8:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800f7ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f7bc:	881a      	ldrh	r2, [r3, #0]
 800f7be:	687b      	ldr	r3, [r7, #4]
 800f7c0:	681b      	ldr	r3, [r3, #0]
 800f7c2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f7c6:	b292      	uxth	r2, r2
 800f7c8:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f7ce:	1c9a      	adds	r2, r3, #2
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800f7da:	b29b      	uxth	r3, r3
 800f7dc:	3b01      	subs	r3, #1
 800f7de:	b29a      	uxth	r2, r3
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800f7e6:	bf00      	nop
 800f7e8:	3744      	adds	r7, #68	; 0x44
 800f7ea:	46bd      	mov	sp, r7
 800f7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7f0:	4770      	bx	lr

0800f7f2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800f7f2:	b580      	push	{r7, lr}
 800f7f4:	b088      	sub	sp, #32
 800f7f6:	af00      	add	r7, sp, #0
 800f7f8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f7fa:	687b      	ldr	r3, [r7, #4]
 800f7fc:	681b      	ldr	r3, [r3, #0]
 800f7fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f800:	68fb      	ldr	r3, [r7, #12]
 800f802:	e853 3f00 	ldrex	r3, [r3]
 800f806:	60bb      	str	r3, [r7, #8]
   return(result);
 800f808:	68bb      	ldr	r3, [r7, #8]
 800f80a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f80e:	61fb      	str	r3, [r7, #28]
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	681b      	ldr	r3, [r3, #0]
 800f814:	461a      	mov	r2, r3
 800f816:	69fb      	ldr	r3, [r7, #28]
 800f818:	61bb      	str	r3, [r7, #24]
 800f81a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f81c:	6979      	ldr	r1, [r7, #20]
 800f81e:	69ba      	ldr	r2, [r7, #24]
 800f820:	e841 2300 	strex	r3, r2, [r1]
 800f824:	613b      	str	r3, [r7, #16]
   return(result);
 800f826:	693b      	ldr	r3, [r7, #16]
 800f828:	2b00      	cmp	r3, #0
 800f82a:	d1e6      	bne.n	800f7fa <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	2220      	movs	r2, #32
 800f830:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800f832:	687b      	ldr	r3, [r7, #4]
 800f834:	2200      	movs	r2, #0
 800f836:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800f838:	6878      	ldr	r0, [r7, #4]
 800f83a:	f7f9 fadf 	bl	8008dfc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f83e:	bf00      	nop
 800f840:	3720      	adds	r7, #32
 800f842:	46bd      	mov	sp, r7
 800f844:	bd80      	pop	{r7, pc}

0800f846 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800f846:	b580      	push	{r7, lr}
 800f848:	b096      	sub	sp, #88	; 0x58
 800f84a:	af00      	add	r7, sp, #0
 800f84c:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800f84e:	687b      	ldr	r3, [r7, #4]
 800f850:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800f854:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f858:	687b      	ldr	r3, [r7, #4]
 800f85a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f85c:	2b22      	cmp	r3, #34	; 0x22
 800f85e:	f040 8094 	bne.w	800f98a <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f862:	687b      	ldr	r3, [r7, #4]
 800f864:	681b      	ldr	r3, [r3, #0]
 800f866:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800f868:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800f86c:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800f870:	b2d9      	uxtb	r1, r3
 800f872:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800f876:	b2da      	uxtb	r2, r3
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f87c:	400a      	ands	r2, r1
 800f87e:	b2d2      	uxtb	r2, r2
 800f880:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800f882:	687b      	ldr	r3, [r7, #4]
 800f884:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f886:	1c5a      	adds	r2, r3, #1
 800f888:	687b      	ldr	r3, [r7, #4]
 800f88a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800f88c:	687b      	ldr	r3, [r7, #4]
 800f88e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800f892:	b29b      	uxth	r3, r3
 800f894:	3b01      	subs	r3, #1
 800f896:	b29a      	uxth	r2, r3
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800f8a4:	b29b      	uxth	r3, r3
 800f8a6:	2b00      	cmp	r3, #0
 800f8a8:	d179      	bne.n	800f99e <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f8aa:	687b      	ldr	r3, [r7, #4]
 800f8ac:	681b      	ldr	r3, [r3, #0]
 800f8ae:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f8b2:	e853 3f00 	ldrex	r3, [r3]
 800f8b6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800f8b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f8ba:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f8be:	653b      	str	r3, [r7, #80]	; 0x50
 800f8c0:	687b      	ldr	r3, [r7, #4]
 800f8c2:	681b      	ldr	r3, [r3, #0]
 800f8c4:	461a      	mov	r2, r3
 800f8c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f8c8:	647b      	str	r3, [r7, #68]	; 0x44
 800f8ca:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f8cc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f8ce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f8d0:	e841 2300 	strex	r3, r2, [r1]
 800f8d4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800f8d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f8d8:	2b00      	cmp	r3, #0
 800f8da:	d1e6      	bne.n	800f8aa <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f8dc:	687b      	ldr	r3, [r7, #4]
 800f8de:	681b      	ldr	r3, [r3, #0]
 800f8e0:	3308      	adds	r3, #8
 800f8e2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8e6:	e853 3f00 	ldrex	r3, [r3]
 800f8ea:	623b      	str	r3, [r7, #32]
   return(result);
 800f8ec:	6a3b      	ldr	r3, [r7, #32]
 800f8ee:	f023 0301 	bic.w	r3, r3, #1
 800f8f2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f8f4:	687b      	ldr	r3, [r7, #4]
 800f8f6:	681b      	ldr	r3, [r3, #0]
 800f8f8:	3308      	adds	r3, #8
 800f8fa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f8fc:	633a      	str	r2, [r7, #48]	; 0x30
 800f8fe:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f900:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f902:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f904:	e841 2300 	strex	r3, r2, [r1]
 800f908:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800f90a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f90c:	2b00      	cmp	r3, #0
 800f90e:	d1e5      	bne.n	800f8dc <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f910:	687b      	ldr	r3, [r7, #4]
 800f912:	2220      	movs	r2, #32
 800f914:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800f916:	687b      	ldr	r3, [r7, #4]
 800f918:	2200      	movs	r2, #0
 800f91a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f91c:	687b      	ldr	r3, [r7, #4]
 800f91e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f920:	2b01      	cmp	r3, #1
 800f922:	d12e      	bne.n	800f982 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f924:	687b      	ldr	r3, [r7, #4]
 800f926:	2200      	movs	r2, #0
 800f928:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	681b      	ldr	r3, [r3, #0]
 800f92e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f930:	693b      	ldr	r3, [r7, #16]
 800f932:	e853 3f00 	ldrex	r3, [r3]
 800f936:	60fb      	str	r3, [r7, #12]
   return(result);
 800f938:	68fb      	ldr	r3, [r7, #12]
 800f93a:	f023 0310 	bic.w	r3, r3, #16
 800f93e:	64bb      	str	r3, [r7, #72]	; 0x48
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	681b      	ldr	r3, [r3, #0]
 800f944:	461a      	mov	r2, r3
 800f946:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f948:	61fb      	str	r3, [r7, #28]
 800f94a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f94c:	69b9      	ldr	r1, [r7, #24]
 800f94e:	69fa      	ldr	r2, [r7, #28]
 800f950:	e841 2300 	strex	r3, r2, [r1]
 800f954:	617b      	str	r3, [r7, #20]
   return(result);
 800f956:	697b      	ldr	r3, [r7, #20]
 800f958:	2b00      	cmp	r3, #0
 800f95a:	d1e6      	bne.n	800f92a <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800f95c:	687b      	ldr	r3, [r7, #4]
 800f95e:	681b      	ldr	r3, [r3, #0]
 800f960:	69db      	ldr	r3, [r3, #28]
 800f962:	f003 0310 	and.w	r3, r3, #16
 800f966:	2b10      	cmp	r3, #16
 800f968:	d103      	bne.n	800f972 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	681b      	ldr	r3, [r3, #0]
 800f96e:	2210      	movs	r2, #16
 800f970:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f972:	687b      	ldr	r3, [r7, #4]
 800f974:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800f978:	4619      	mov	r1, r3
 800f97a:	6878      	ldr	r0, [r7, #4]
 800f97c:	f7ff f924 	bl	800ebc8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f980:	e00d      	b.n	800f99e <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800f982:	6878      	ldr	r0, [r7, #4]
 800f984:	f7f2 fa82 	bl	8001e8c <HAL_UART_RxCpltCallback>
}
 800f988:	e009      	b.n	800f99e <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	681b      	ldr	r3, [r3, #0]
 800f98e:	8b1b      	ldrh	r3, [r3, #24]
 800f990:	b29a      	uxth	r2, r3
 800f992:	687b      	ldr	r3, [r7, #4]
 800f994:	681b      	ldr	r3, [r3, #0]
 800f996:	f042 0208 	orr.w	r2, r2, #8
 800f99a:	b292      	uxth	r2, r2
 800f99c:	831a      	strh	r2, [r3, #24]
}
 800f99e:	bf00      	nop
 800f9a0:	3758      	adds	r7, #88	; 0x58
 800f9a2:	46bd      	mov	sp, r7
 800f9a4:	bd80      	pop	{r7, pc}

0800f9a6 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800f9a6:	b580      	push	{r7, lr}
 800f9a8:	b096      	sub	sp, #88	; 0x58
 800f9aa:	af00      	add	r7, sp, #0
 800f9ac:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800f9b4:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f9bc:	2b22      	cmp	r3, #34	; 0x22
 800f9be:	f040 8094 	bne.w	800faea <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	681b      	ldr	r3, [r3, #0]
 800f9c6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800f9c8:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f9d0:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800f9d2:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800f9d6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800f9da:	4013      	ands	r3, r2
 800f9dc:	b29a      	uxth	r2, r3
 800f9de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f9e0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f9e6:	1c9a      	adds	r2, r3, #2
 800f9e8:	687b      	ldr	r3, [r7, #4]
 800f9ea:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800f9f2:	b29b      	uxth	r3, r3
 800f9f4:	3b01      	subs	r3, #1
 800f9f6:	b29a      	uxth	r2, r3
 800f9f8:	687b      	ldr	r3, [r7, #4]
 800f9fa:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800fa04:	b29b      	uxth	r3, r3
 800fa06:	2b00      	cmp	r3, #0
 800fa08:	d179      	bne.n	800fafe <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800fa0a:	687b      	ldr	r3, [r7, #4]
 800fa0c:	681b      	ldr	r3, [r3, #0]
 800fa0e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fa12:	e853 3f00 	ldrex	r3, [r3]
 800fa16:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800fa18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa1a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800fa1e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800fa20:	687b      	ldr	r3, [r7, #4]
 800fa22:	681b      	ldr	r3, [r3, #0]
 800fa24:	461a      	mov	r2, r3
 800fa26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fa28:	643b      	str	r3, [r7, #64]	; 0x40
 800fa2a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa2c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800fa2e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800fa30:	e841 2300 	strex	r3, r2, [r1]
 800fa34:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800fa36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa38:	2b00      	cmp	r3, #0
 800fa3a:	d1e6      	bne.n	800fa0a <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fa3c:	687b      	ldr	r3, [r7, #4]
 800fa3e:	681b      	ldr	r3, [r3, #0]
 800fa40:	3308      	adds	r3, #8
 800fa42:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa44:	6a3b      	ldr	r3, [r7, #32]
 800fa46:	e853 3f00 	ldrex	r3, [r3]
 800fa4a:	61fb      	str	r3, [r7, #28]
   return(result);
 800fa4c:	69fb      	ldr	r3, [r7, #28]
 800fa4e:	f023 0301 	bic.w	r3, r3, #1
 800fa52:	64bb      	str	r3, [r7, #72]	; 0x48
 800fa54:	687b      	ldr	r3, [r7, #4]
 800fa56:	681b      	ldr	r3, [r3, #0]
 800fa58:	3308      	adds	r3, #8
 800fa5a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800fa5c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800fa5e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa60:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800fa62:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fa64:	e841 2300 	strex	r3, r2, [r1]
 800fa68:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800fa6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa6c:	2b00      	cmp	r3, #0
 800fa6e:	d1e5      	bne.n	800fa3c <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	2220      	movs	r2, #32
 800fa74:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	2200      	movs	r2, #0
 800fa7a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800fa80:	2b01      	cmp	r3, #1
 800fa82:	d12e      	bne.n	800fae2 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	2200      	movs	r2, #0
 800fa88:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fa8a:	687b      	ldr	r3, [r7, #4]
 800fa8c:	681b      	ldr	r3, [r3, #0]
 800fa8e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa90:	68fb      	ldr	r3, [r7, #12]
 800fa92:	e853 3f00 	ldrex	r3, [r3]
 800fa96:	60bb      	str	r3, [r7, #8]
   return(result);
 800fa98:	68bb      	ldr	r3, [r7, #8]
 800fa9a:	f023 0310 	bic.w	r3, r3, #16
 800fa9e:	647b      	str	r3, [r7, #68]	; 0x44
 800faa0:	687b      	ldr	r3, [r7, #4]
 800faa2:	681b      	ldr	r3, [r3, #0]
 800faa4:	461a      	mov	r2, r3
 800faa6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800faa8:	61bb      	str	r3, [r7, #24]
 800faaa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800faac:	6979      	ldr	r1, [r7, #20]
 800faae:	69ba      	ldr	r2, [r7, #24]
 800fab0:	e841 2300 	strex	r3, r2, [r1]
 800fab4:	613b      	str	r3, [r7, #16]
   return(result);
 800fab6:	693b      	ldr	r3, [r7, #16]
 800fab8:	2b00      	cmp	r3, #0
 800faba:	d1e6      	bne.n	800fa8a <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800fabc:	687b      	ldr	r3, [r7, #4]
 800fabe:	681b      	ldr	r3, [r3, #0]
 800fac0:	69db      	ldr	r3, [r3, #28]
 800fac2:	f003 0310 	and.w	r3, r3, #16
 800fac6:	2b10      	cmp	r3, #16
 800fac8:	d103      	bne.n	800fad2 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800faca:	687b      	ldr	r3, [r7, #4]
 800facc:	681b      	ldr	r3, [r3, #0]
 800face:	2210      	movs	r2, #16
 800fad0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fad2:	687b      	ldr	r3, [r7, #4]
 800fad4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800fad8:	4619      	mov	r1, r3
 800fada:	6878      	ldr	r0, [r7, #4]
 800fadc:	f7ff f874 	bl	800ebc8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800fae0:	e00d      	b.n	800fafe <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800fae2:	6878      	ldr	r0, [r7, #4]
 800fae4:	f7f2 f9d2 	bl	8001e8c <HAL_UART_RxCpltCallback>
}
 800fae8:	e009      	b.n	800fafe <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	681b      	ldr	r3, [r3, #0]
 800faee:	8b1b      	ldrh	r3, [r3, #24]
 800faf0:	b29a      	uxth	r2, r3
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	681b      	ldr	r3, [r3, #0]
 800faf6:	f042 0208 	orr.w	r2, r2, #8
 800fafa:	b292      	uxth	r2, r2
 800fafc:	831a      	strh	r2, [r3, #24]
}
 800fafe:	bf00      	nop
 800fb00:	3758      	adds	r7, #88	; 0x58
 800fb02:	46bd      	mov	sp, r7
 800fb04:	bd80      	pop	{r7, pc}

0800fb06 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800fb06:	b480      	push	{r7}
 800fb08:	b083      	sub	sp, #12
 800fb0a:	af00      	add	r7, sp, #0
 800fb0c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800fb0e:	bf00      	nop
 800fb10:	370c      	adds	r7, #12
 800fb12:	46bd      	mov	sp, r7
 800fb14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb18:	4770      	bx	lr

0800fb1a <_ZdlPvj>:
 800fb1a:	f000 b800 	b.w	800fb1e <_ZdlPv>

0800fb1e <_ZdlPv>:
 800fb1e:	f000 b82b 	b.w	800fb78 <free>
	...

0800fb24 <__errno>:
 800fb24:	4b01      	ldr	r3, [pc, #4]	; (800fb2c <__errno+0x8>)
 800fb26:	6818      	ldr	r0, [r3, #0]
 800fb28:	4770      	bx	lr
 800fb2a:	bf00      	nop
 800fb2c:	20000024 	.word	0x20000024

0800fb30 <__libc_init_array>:
 800fb30:	b570      	push	{r4, r5, r6, lr}
 800fb32:	4d0d      	ldr	r5, [pc, #52]	; (800fb68 <__libc_init_array+0x38>)
 800fb34:	4c0d      	ldr	r4, [pc, #52]	; (800fb6c <__libc_init_array+0x3c>)
 800fb36:	1b64      	subs	r4, r4, r5
 800fb38:	10a4      	asrs	r4, r4, #2
 800fb3a:	2600      	movs	r6, #0
 800fb3c:	42a6      	cmp	r6, r4
 800fb3e:	d109      	bne.n	800fb54 <__libc_init_array+0x24>
 800fb40:	4d0b      	ldr	r5, [pc, #44]	; (800fb70 <__libc_init_array+0x40>)
 800fb42:	4c0c      	ldr	r4, [pc, #48]	; (800fb74 <__libc_init_array+0x44>)
 800fb44:	f000 fc96 	bl	8010474 <_init>
 800fb48:	1b64      	subs	r4, r4, r5
 800fb4a:	10a4      	asrs	r4, r4, #2
 800fb4c:	2600      	movs	r6, #0
 800fb4e:	42a6      	cmp	r6, r4
 800fb50:	d105      	bne.n	800fb5e <__libc_init_array+0x2e>
 800fb52:	bd70      	pop	{r4, r5, r6, pc}
 800fb54:	f855 3b04 	ldr.w	r3, [r5], #4
 800fb58:	4798      	blx	r3
 800fb5a:	3601      	adds	r6, #1
 800fb5c:	e7ee      	b.n	800fb3c <__libc_init_array+0xc>
 800fb5e:	f855 3b04 	ldr.w	r3, [r5], #4
 800fb62:	4798      	blx	r3
 800fb64:	3601      	adds	r6, #1
 800fb66:	e7f2      	b.n	800fb4e <__libc_init_array+0x1e>
 800fb68:	0801099c 	.word	0x0801099c
 800fb6c:	0801099c 	.word	0x0801099c
 800fb70:	0801099c 	.word	0x0801099c
 800fb74:	080109a4 	.word	0x080109a4

0800fb78 <free>:
 800fb78:	4b02      	ldr	r3, [pc, #8]	; (800fb84 <free+0xc>)
 800fb7a:	4601      	mov	r1, r0
 800fb7c:	6818      	ldr	r0, [r3, #0]
 800fb7e:	f000 b819 	b.w	800fbb4 <_free_r>
 800fb82:	bf00      	nop
 800fb84:	20000024 	.word	0x20000024

0800fb88 <memcpy>:
 800fb88:	440a      	add	r2, r1
 800fb8a:	4291      	cmp	r1, r2
 800fb8c:	f100 33ff 	add.w	r3, r0, #4294967295
 800fb90:	d100      	bne.n	800fb94 <memcpy+0xc>
 800fb92:	4770      	bx	lr
 800fb94:	b510      	push	{r4, lr}
 800fb96:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fb9a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fb9e:	4291      	cmp	r1, r2
 800fba0:	d1f9      	bne.n	800fb96 <memcpy+0xe>
 800fba2:	bd10      	pop	{r4, pc}

0800fba4 <memset>:
 800fba4:	4402      	add	r2, r0
 800fba6:	4603      	mov	r3, r0
 800fba8:	4293      	cmp	r3, r2
 800fbaa:	d100      	bne.n	800fbae <memset+0xa>
 800fbac:	4770      	bx	lr
 800fbae:	f803 1b01 	strb.w	r1, [r3], #1
 800fbb2:	e7f9      	b.n	800fba8 <memset+0x4>

0800fbb4 <_free_r>:
 800fbb4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fbb6:	2900      	cmp	r1, #0
 800fbb8:	d044      	beq.n	800fc44 <_free_r+0x90>
 800fbba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fbbe:	9001      	str	r0, [sp, #4]
 800fbc0:	2b00      	cmp	r3, #0
 800fbc2:	f1a1 0404 	sub.w	r4, r1, #4
 800fbc6:	bfb8      	it	lt
 800fbc8:	18e4      	addlt	r4, r4, r3
 800fbca:	f000 f903 	bl	800fdd4 <__malloc_lock>
 800fbce:	4a1e      	ldr	r2, [pc, #120]	; (800fc48 <_free_r+0x94>)
 800fbd0:	9801      	ldr	r0, [sp, #4]
 800fbd2:	6813      	ldr	r3, [r2, #0]
 800fbd4:	b933      	cbnz	r3, 800fbe4 <_free_r+0x30>
 800fbd6:	6063      	str	r3, [r4, #4]
 800fbd8:	6014      	str	r4, [r2, #0]
 800fbda:	b003      	add	sp, #12
 800fbdc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fbe0:	f000 b8fe 	b.w	800fde0 <__malloc_unlock>
 800fbe4:	42a3      	cmp	r3, r4
 800fbe6:	d908      	bls.n	800fbfa <_free_r+0x46>
 800fbe8:	6825      	ldr	r5, [r4, #0]
 800fbea:	1961      	adds	r1, r4, r5
 800fbec:	428b      	cmp	r3, r1
 800fbee:	bf01      	itttt	eq
 800fbf0:	6819      	ldreq	r1, [r3, #0]
 800fbf2:	685b      	ldreq	r3, [r3, #4]
 800fbf4:	1949      	addeq	r1, r1, r5
 800fbf6:	6021      	streq	r1, [r4, #0]
 800fbf8:	e7ed      	b.n	800fbd6 <_free_r+0x22>
 800fbfa:	461a      	mov	r2, r3
 800fbfc:	685b      	ldr	r3, [r3, #4]
 800fbfe:	b10b      	cbz	r3, 800fc04 <_free_r+0x50>
 800fc00:	42a3      	cmp	r3, r4
 800fc02:	d9fa      	bls.n	800fbfa <_free_r+0x46>
 800fc04:	6811      	ldr	r1, [r2, #0]
 800fc06:	1855      	adds	r5, r2, r1
 800fc08:	42a5      	cmp	r5, r4
 800fc0a:	d10b      	bne.n	800fc24 <_free_r+0x70>
 800fc0c:	6824      	ldr	r4, [r4, #0]
 800fc0e:	4421      	add	r1, r4
 800fc10:	1854      	adds	r4, r2, r1
 800fc12:	42a3      	cmp	r3, r4
 800fc14:	6011      	str	r1, [r2, #0]
 800fc16:	d1e0      	bne.n	800fbda <_free_r+0x26>
 800fc18:	681c      	ldr	r4, [r3, #0]
 800fc1a:	685b      	ldr	r3, [r3, #4]
 800fc1c:	6053      	str	r3, [r2, #4]
 800fc1e:	4421      	add	r1, r4
 800fc20:	6011      	str	r1, [r2, #0]
 800fc22:	e7da      	b.n	800fbda <_free_r+0x26>
 800fc24:	d902      	bls.n	800fc2c <_free_r+0x78>
 800fc26:	230c      	movs	r3, #12
 800fc28:	6003      	str	r3, [r0, #0]
 800fc2a:	e7d6      	b.n	800fbda <_free_r+0x26>
 800fc2c:	6825      	ldr	r5, [r4, #0]
 800fc2e:	1961      	adds	r1, r4, r5
 800fc30:	428b      	cmp	r3, r1
 800fc32:	bf04      	itt	eq
 800fc34:	6819      	ldreq	r1, [r3, #0]
 800fc36:	685b      	ldreq	r3, [r3, #4]
 800fc38:	6063      	str	r3, [r4, #4]
 800fc3a:	bf04      	itt	eq
 800fc3c:	1949      	addeq	r1, r1, r5
 800fc3e:	6021      	streq	r1, [r4, #0]
 800fc40:	6054      	str	r4, [r2, #4]
 800fc42:	e7ca      	b.n	800fbda <_free_r+0x26>
 800fc44:	b003      	add	sp, #12
 800fc46:	bd30      	pop	{r4, r5, pc}
 800fc48:	20000f20 	.word	0x20000f20

0800fc4c <sbrk_aligned>:
 800fc4c:	b570      	push	{r4, r5, r6, lr}
 800fc4e:	4e0e      	ldr	r6, [pc, #56]	; (800fc88 <sbrk_aligned+0x3c>)
 800fc50:	460c      	mov	r4, r1
 800fc52:	6831      	ldr	r1, [r6, #0]
 800fc54:	4605      	mov	r5, r0
 800fc56:	b911      	cbnz	r1, 800fc5e <sbrk_aligned+0x12>
 800fc58:	f000 f88c 	bl	800fd74 <_sbrk_r>
 800fc5c:	6030      	str	r0, [r6, #0]
 800fc5e:	4621      	mov	r1, r4
 800fc60:	4628      	mov	r0, r5
 800fc62:	f000 f887 	bl	800fd74 <_sbrk_r>
 800fc66:	1c43      	adds	r3, r0, #1
 800fc68:	d00a      	beq.n	800fc80 <sbrk_aligned+0x34>
 800fc6a:	1cc4      	adds	r4, r0, #3
 800fc6c:	f024 0403 	bic.w	r4, r4, #3
 800fc70:	42a0      	cmp	r0, r4
 800fc72:	d007      	beq.n	800fc84 <sbrk_aligned+0x38>
 800fc74:	1a21      	subs	r1, r4, r0
 800fc76:	4628      	mov	r0, r5
 800fc78:	f000 f87c 	bl	800fd74 <_sbrk_r>
 800fc7c:	3001      	adds	r0, #1
 800fc7e:	d101      	bne.n	800fc84 <sbrk_aligned+0x38>
 800fc80:	f04f 34ff 	mov.w	r4, #4294967295
 800fc84:	4620      	mov	r0, r4
 800fc86:	bd70      	pop	{r4, r5, r6, pc}
 800fc88:	20000f24 	.word	0x20000f24

0800fc8c <_malloc_r>:
 800fc8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc90:	1ccd      	adds	r5, r1, #3
 800fc92:	f025 0503 	bic.w	r5, r5, #3
 800fc96:	3508      	adds	r5, #8
 800fc98:	2d0c      	cmp	r5, #12
 800fc9a:	bf38      	it	cc
 800fc9c:	250c      	movcc	r5, #12
 800fc9e:	2d00      	cmp	r5, #0
 800fca0:	4607      	mov	r7, r0
 800fca2:	db01      	blt.n	800fca8 <_malloc_r+0x1c>
 800fca4:	42a9      	cmp	r1, r5
 800fca6:	d905      	bls.n	800fcb4 <_malloc_r+0x28>
 800fca8:	230c      	movs	r3, #12
 800fcaa:	603b      	str	r3, [r7, #0]
 800fcac:	2600      	movs	r6, #0
 800fcae:	4630      	mov	r0, r6
 800fcb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fcb4:	4e2e      	ldr	r6, [pc, #184]	; (800fd70 <_malloc_r+0xe4>)
 800fcb6:	f000 f88d 	bl	800fdd4 <__malloc_lock>
 800fcba:	6833      	ldr	r3, [r6, #0]
 800fcbc:	461c      	mov	r4, r3
 800fcbe:	bb34      	cbnz	r4, 800fd0e <_malloc_r+0x82>
 800fcc0:	4629      	mov	r1, r5
 800fcc2:	4638      	mov	r0, r7
 800fcc4:	f7ff ffc2 	bl	800fc4c <sbrk_aligned>
 800fcc8:	1c43      	adds	r3, r0, #1
 800fcca:	4604      	mov	r4, r0
 800fccc:	d14d      	bne.n	800fd6a <_malloc_r+0xde>
 800fcce:	6834      	ldr	r4, [r6, #0]
 800fcd0:	4626      	mov	r6, r4
 800fcd2:	2e00      	cmp	r6, #0
 800fcd4:	d140      	bne.n	800fd58 <_malloc_r+0xcc>
 800fcd6:	6823      	ldr	r3, [r4, #0]
 800fcd8:	4631      	mov	r1, r6
 800fcda:	4638      	mov	r0, r7
 800fcdc:	eb04 0803 	add.w	r8, r4, r3
 800fce0:	f000 f848 	bl	800fd74 <_sbrk_r>
 800fce4:	4580      	cmp	r8, r0
 800fce6:	d13a      	bne.n	800fd5e <_malloc_r+0xd2>
 800fce8:	6821      	ldr	r1, [r4, #0]
 800fcea:	3503      	adds	r5, #3
 800fcec:	1a6d      	subs	r5, r5, r1
 800fcee:	f025 0503 	bic.w	r5, r5, #3
 800fcf2:	3508      	adds	r5, #8
 800fcf4:	2d0c      	cmp	r5, #12
 800fcf6:	bf38      	it	cc
 800fcf8:	250c      	movcc	r5, #12
 800fcfa:	4629      	mov	r1, r5
 800fcfc:	4638      	mov	r0, r7
 800fcfe:	f7ff ffa5 	bl	800fc4c <sbrk_aligned>
 800fd02:	3001      	adds	r0, #1
 800fd04:	d02b      	beq.n	800fd5e <_malloc_r+0xd2>
 800fd06:	6823      	ldr	r3, [r4, #0]
 800fd08:	442b      	add	r3, r5
 800fd0a:	6023      	str	r3, [r4, #0]
 800fd0c:	e00e      	b.n	800fd2c <_malloc_r+0xa0>
 800fd0e:	6822      	ldr	r2, [r4, #0]
 800fd10:	1b52      	subs	r2, r2, r5
 800fd12:	d41e      	bmi.n	800fd52 <_malloc_r+0xc6>
 800fd14:	2a0b      	cmp	r2, #11
 800fd16:	d916      	bls.n	800fd46 <_malloc_r+0xba>
 800fd18:	1961      	adds	r1, r4, r5
 800fd1a:	42a3      	cmp	r3, r4
 800fd1c:	6025      	str	r5, [r4, #0]
 800fd1e:	bf18      	it	ne
 800fd20:	6059      	strne	r1, [r3, #4]
 800fd22:	6863      	ldr	r3, [r4, #4]
 800fd24:	bf08      	it	eq
 800fd26:	6031      	streq	r1, [r6, #0]
 800fd28:	5162      	str	r2, [r4, r5]
 800fd2a:	604b      	str	r3, [r1, #4]
 800fd2c:	4638      	mov	r0, r7
 800fd2e:	f104 060b 	add.w	r6, r4, #11
 800fd32:	f000 f855 	bl	800fde0 <__malloc_unlock>
 800fd36:	f026 0607 	bic.w	r6, r6, #7
 800fd3a:	1d23      	adds	r3, r4, #4
 800fd3c:	1af2      	subs	r2, r6, r3
 800fd3e:	d0b6      	beq.n	800fcae <_malloc_r+0x22>
 800fd40:	1b9b      	subs	r3, r3, r6
 800fd42:	50a3      	str	r3, [r4, r2]
 800fd44:	e7b3      	b.n	800fcae <_malloc_r+0x22>
 800fd46:	6862      	ldr	r2, [r4, #4]
 800fd48:	42a3      	cmp	r3, r4
 800fd4a:	bf0c      	ite	eq
 800fd4c:	6032      	streq	r2, [r6, #0]
 800fd4e:	605a      	strne	r2, [r3, #4]
 800fd50:	e7ec      	b.n	800fd2c <_malloc_r+0xa0>
 800fd52:	4623      	mov	r3, r4
 800fd54:	6864      	ldr	r4, [r4, #4]
 800fd56:	e7b2      	b.n	800fcbe <_malloc_r+0x32>
 800fd58:	4634      	mov	r4, r6
 800fd5a:	6876      	ldr	r6, [r6, #4]
 800fd5c:	e7b9      	b.n	800fcd2 <_malloc_r+0x46>
 800fd5e:	230c      	movs	r3, #12
 800fd60:	603b      	str	r3, [r7, #0]
 800fd62:	4638      	mov	r0, r7
 800fd64:	f000 f83c 	bl	800fde0 <__malloc_unlock>
 800fd68:	e7a1      	b.n	800fcae <_malloc_r+0x22>
 800fd6a:	6025      	str	r5, [r4, #0]
 800fd6c:	e7de      	b.n	800fd2c <_malloc_r+0xa0>
 800fd6e:	bf00      	nop
 800fd70:	20000f20 	.word	0x20000f20

0800fd74 <_sbrk_r>:
 800fd74:	b538      	push	{r3, r4, r5, lr}
 800fd76:	4d06      	ldr	r5, [pc, #24]	; (800fd90 <_sbrk_r+0x1c>)
 800fd78:	2300      	movs	r3, #0
 800fd7a:	4604      	mov	r4, r0
 800fd7c:	4608      	mov	r0, r1
 800fd7e:	602b      	str	r3, [r5, #0]
 800fd80:	f7f3 f80c 	bl	8002d9c <_sbrk>
 800fd84:	1c43      	adds	r3, r0, #1
 800fd86:	d102      	bne.n	800fd8e <_sbrk_r+0x1a>
 800fd88:	682b      	ldr	r3, [r5, #0]
 800fd8a:	b103      	cbz	r3, 800fd8e <_sbrk_r+0x1a>
 800fd8c:	6023      	str	r3, [r4, #0]
 800fd8e:	bd38      	pop	{r3, r4, r5, pc}
 800fd90:	20000f28 	.word	0x20000f28

0800fd94 <siprintf>:
 800fd94:	b40e      	push	{r1, r2, r3}
 800fd96:	b500      	push	{lr}
 800fd98:	b09c      	sub	sp, #112	; 0x70
 800fd9a:	ab1d      	add	r3, sp, #116	; 0x74
 800fd9c:	9002      	str	r0, [sp, #8]
 800fd9e:	9006      	str	r0, [sp, #24]
 800fda0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800fda4:	4809      	ldr	r0, [pc, #36]	; (800fdcc <siprintf+0x38>)
 800fda6:	9107      	str	r1, [sp, #28]
 800fda8:	9104      	str	r1, [sp, #16]
 800fdaa:	4909      	ldr	r1, [pc, #36]	; (800fdd0 <siprintf+0x3c>)
 800fdac:	f853 2b04 	ldr.w	r2, [r3], #4
 800fdb0:	9105      	str	r1, [sp, #20]
 800fdb2:	6800      	ldr	r0, [r0, #0]
 800fdb4:	9301      	str	r3, [sp, #4]
 800fdb6:	a902      	add	r1, sp, #8
 800fdb8:	f000 f874 	bl	800fea4 <_svfiprintf_r>
 800fdbc:	9b02      	ldr	r3, [sp, #8]
 800fdbe:	2200      	movs	r2, #0
 800fdc0:	701a      	strb	r2, [r3, #0]
 800fdc2:	b01c      	add	sp, #112	; 0x70
 800fdc4:	f85d eb04 	ldr.w	lr, [sp], #4
 800fdc8:	b003      	add	sp, #12
 800fdca:	4770      	bx	lr
 800fdcc:	20000024 	.word	0x20000024
 800fdd0:	ffff0208 	.word	0xffff0208

0800fdd4 <__malloc_lock>:
 800fdd4:	4801      	ldr	r0, [pc, #4]	; (800fddc <__malloc_lock+0x8>)
 800fdd6:	f000 baf9 	b.w	80103cc <__retarget_lock_acquire_recursive>
 800fdda:	bf00      	nop
 800fddc:	20000f2c 	.word	0x20000f2c

0800fde0 <__malloc_unlock>:
 800fde0:	4801      	ldr	r0, [pc, #4]	; (800fde8 <__malloc_unlock+0x8>)
 800fde2:	f000 baf4 	b.w	80103ce <__retarget_lock_release_recursive>
 800fde6:	bf00      	nop
 800fde8:	20000f2c 	.word	0x20000f2c

0800fdec <__ssputs_r>:
 800fdec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fdf0:	688e      	ldr	r6, [r1, #8]
 800fdf2:	429e      	cmp	r6, r3
 800fdf4:	4682      	mov	sl, r0
 800fdf6:	460c      	mov	r4, r1
 800fdf8:	4690      	mov	r8, r2
 800fdfa:	461f      	mov	r7, r3
 800fdfc:	d838      	bhi.n	800fe70 <__ssputs_r+0x84>
 800fdfe:	898a      	ldrh	r2, [r1, #12]
 800fe00:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800fe04:	d032      	beq.n	800fe6c <__ssputs_r+0x80>
 800fe06:	6825      	ldr	r5, [r4, #0]
 800fe08:	6909      	ldr	r1, [r1, #16]
 800fe0a:	eba5 0901 	sub.w	r9, r5, r1
 800fe0e:	6965      	ldr	r5, [r4, #20]
 800fe10:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fe14:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fe18:	3301      	adds	r3, #1
 800fe1a:	444b      	add	r3, r9
 800fe1c:	106d      	asrs	r5, r5, #1
 800fe1e:	429d      	cmp	r5, r3
 800fe20:	bf38      	it	cc
 800fe22:	461d      	movcc	r5, r3
 800fe24:	0553      	lsls	r3, r2, #21
 800fe26:	d531      	bpl.n	800fe8c <__ssputs_r+0xa0>
 800fe28:	4629      	mov	r1, r5
 800fe2a:	f7ff ff2f 	bl	800fc8c <_malloc_r>
 800fe2e:	4606      	mov	r6, r0
 800fe30:	b950      	cbnz	r0, 800fe48 <__ssputs_r+0x5c>
 800fe32:	230c      	movs	r3, #12
 800fe34:	f8ca 3000 	str.w	r3, [sl]
 800fe38:	89a3      	ldrh	r3, [r4, #12]
 800fe3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fe3e:	81a3      	strh	r3, [r4, #12]
 800fe40:	f04f 30ff 	mov.w	r0, #4294967295
 800fe44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fe48:	6921      	ldr	r1, [r4, #16]
 800fe4a:	464a      	mov	r2, r9
 800fe4c:	f7ff fe9c 	bl	800fb88 <memcpy>
 800fe50:	89a3      	ldrh	r3, [r4, #12]
 800fe52:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800fe56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fe5a:	81a3      	strh	r3, [r4, #12]
 800fe5c:	6126      	str	r6, [r4, #16]
 800fe5e:	6165      	str	r5, [r4, #20]
 800fe60:	444e      	add	r6, r9
 800fe62:	eba5 0509 	sub.w	r5, r5, r9
 800fe66:	6026      	str	r6, [r4, #0]
 800fe68:	60a5      	str	r5, [r4, #8]
 800fe6a:	463e      	mov	r6, r7
 800fe6c:	42be      	cmp	r6, r7
 800fe6e:	d900      	bls.n	800fe72 <__ssputs_r+0x86>
 800fe70:	463e      	mov	r6, r7
 800fe72:	6820      	ldr	r0, [r4, #0]
 800fe74:	4632      	mov	r2, r6
 800fe76:	4641      	mov	r1, r8
 800fe78:	f000 faaa 	bl	80103d0 <memmove>
 800fe7c:	68a3      	ldr	r3, [r4, #8]
 800fe7e:	1b9b      	subs	r3, r3, r6
 800fe80:	60a3      	str	r3, [r4, #8]
 800fe82:	6823      	ldr	r3, [r4, #0]
 800fe84:	4433      	add	r3, r6
 800fe86:	6023      	str	r3, [r4, #0]
 800fe88:	2000      	movs	r0, #0
 800fe8a:	e7db      	b.n	800fe44 <__ssputs_r+0x58>
 800fe8c:	462a      	mov	r2, r5
 800fe8e:	f000 fab9 	bl	8010404 <_realloc_r>
 800fe92:	4606      	mov	r6, r0
 800fe94:	2800      	cmp	r0, #0
 800fe96:	d1e1      	bne.n	800fe5c <__ssputs_r+0x70>
 800fe98:	6921      	ldr	r1, [r4, #16]
 800fe9a:	4650      	mov	r0, sl
 800fe9c:	f7ff fe8a 	bl	800fbb4 <_free_r>
 800fea0:	e7c7      	b.n	800fe32 <__ssputs_r+0x46>
	...

0800fea4 <_svfiprintf_r>:
 800fea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fea8:	4698      	mov	r8, r3
 800feaa:	898b      	ldrh	r3, [r1, #12]
 800feac:	061b      	lsls	r3, r3, #24
 800feae:	b09d      	sub	sp, #116	; 0x74
 800feb0:	4607      	mov	r7, r0
 800feb2:	460d      	mov	r5, r1
 800feb4:	4614      	mov	r4, r2
 800feb6:	d50e      	bpl.n	800fed6 <_svfiprintf_r+0x32>
 800feb8:	690b      	ldr	r3, [r1, #16]
 800feba:	b963      	cbnz	r3, 800fed6 <_svfiprintf_r+0x32>
 800febc:	2140      	movs	r1, #64	; 0x40
 800febe:	f7ff fee5 	bl	800fc8c <_malloc_r>
 800fec2:	6028      	str	r0, [r5, #0]
 800fec4:	6128      	str	r0, [r5, #16]
 800fec6:	b920      	cbnz	r0, 800fed2 <_svfiprintf_r+0x2e>
 800fec8:	230c      	movs	r3, #12
 800feca:	603b      	str	r3, [r7, #0]
 800fecc:	f04f 30ff 	mov.w	r0, #4294967295
 800fed0:	e0d1      	b.n	8010076 <_svfiprintf_r+0x1d2>
 800fed2:	2340      	movs	r3, #64	; 0x40
 800fed4:	616b      	str	r3, [r5, #20]
 800fed6:	2300      	movs	r3, #0
 800fed8:	9309      	str	r3, [sp, #36]	; 0x24
 800feda:	2320      	movs	r3, #32
 800fedc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800fee0:	f8cd 800c 	str.w	r8, [sp, #12]
 800fee4:	2330      	movs	r3, #48	; 0x30
 800fee6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8010090 <_svfiprintf_r+0x1ec>
 800feea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800feee:	f04f 0901 	mov.w	r9, #1
 800fef2:	4623      	mov	r3, r4
 800fef4:	469a      	mov	sl, r3
 800fef6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fefa:	b10a      	cbz	r2, 800ff00 <_svfiprintf_r+0x5c>
 800fefc:	2a25      	cmp	r2, #37	; 0x25
 800fefe:	d1f9      	bne.n	800fef4 <_svfiprintf_r+0x50>
 800ff00:	ebba 0b04 	subs.w	fp, sl, r4
 800ff04:	d00b      	beq.n	800ff1e <_svfiprintf_r+0x7a>
 800ff06:	465b      	mov	r3, fp
 800ff08:	4622      	mov	r2, r4
 800ff0a:	4629      	mov	r1, r5
 800ff0c:	4638      	mov	r0, r7
 800ff0e:	f7ff ff6d 	bl	800fdec <__ssputs_r>
 800ff12:	3001      	adds	r0, #1
 800ff14:	f000 80aa 	beq.w	801006c <_svfiprintf_r+0x1c8>
 800ff18:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ff1a:	445a      	add	r2, fp
 800ff1c:	9209      	str	r2, [sp, #36]	; 0x24
 800ff1e:	f89a 3000 	ldrb.w	r3, [sl]
 800ff22:	2b00      	cmp	r3, #0
 800ff24:	f000 80a2 	beq.w	801006c <_svfiprintf_r+0x1c8>
 800ff28:	2300      	movs	r3, #0
 800ff2a:	f04f 32ff 	mov.w	r2, #4294967295
 800ff2e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ff32:	f10a 0a01 	add.w	sl, sl, #1
 800ff36:	9304      	str	r3, [sp, #16]
 800ff38:	9307      	str	r3, [sp, #28]
 800ff3a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ff3e:	931a      	str	r3, [sp, #104]	; 0x68
 800ff40:	4654      	mov	r4, sl
 800ff42:	2205      	movs	r2, #5
 800ff44:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ff48:	4851      	ldr	r0, [pc, #324]	; (8010090 <_svfiprintf_r+0x1ec>)
 800ff4a:	f7f0 f949 	bl	80001e0 <memchr>
 800ff4e:	9a04      	ldr	r2, [sp, #16]
 800ff50:	b9d8      	cbnz	r0, 800ff8a <_svfiprintf_r+0xe6>
 800ff52:	06d0      	lsls	r0, r2, #27
 800ff54:	bf44      	itt	mi
 800ff56:	2320      	movmi	r3, #32
 800ff58:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ff5c:	0711      	lsls	r1, r2, #28
 800ff5e:	bf44      	itt	mi
 800ff60:	232b      	movmi	r3, #43	; 0x2b
 800ff62:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ff66:	f89a 3000 	ldrb.w	r3, [sl]
 800ff6a:	2b2a      	cmp	r3, #42	; 0x2a
 800ff6c:	d015      	beq.n	800ff9a <_svfiprintf_r+0xf6>
 800ff6e:	9a07      	ldr	r2, [sp, #28]
 800ff70:	4654      	mov	r4, sl
 800ff72:	2000      	movs	r0, #0
 800ff74:	f04f 0c0a 	mov.w	ip, #10
 800ff78:	4621      	mov	r1, r4
 800ff7a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ff7e:	3b30      	subs	r3, #48	; 0x30
 800ff80:	2b09      	cmp	r3, #9
 800ff82:	d94e      	bls.n	8010022 <_svfiprintf_r+0x17e>
 800ff84:	b1b0      	cbz	r0, 800ffb4 <_svfiprintf_r+0x110>
 800ff86:	9207      	str	r2, [sp, #28]
 800ff88:	e014      	b.n	800ffb4 <_svfiprintf_r+0x110>
 800ff8a:	eba0 0308 	sub.w	r3, r0, r8
 800ff8e:	fa09 f303 	lsl.w	r3, r9, r3
 800ff92:	4313      	orrs	r3, r2
 800ff94:	9304      	str	r3, [sp, #16]
 800ff96:	46a2      	mov	sl, r4
 800ff98:	e7d2      	b.n	800ff40 <_svfiprintf_r+0x9c>
 800ff9a:	9b03      	ldr	r3, [sp, #12]
 800ff9c:	1d19      	adds	r1, r3, #4
 800ff9e:	681b      	ldr	r3, [r3, #0]
 800ffa0:	9103      	str	r1, [sp, #12]
 800ffa2:	2b00      	cmp	r3, #0
 800ffa4:	bfbb      	ittet	lt
 800ffa6:	425b      	neglt	r3, r3
 800ffa8:	f042 0202 	orrlt.w	r2, r2, #2
 800ffac:	9307      	strge	r3, [sp, #28]
 800ffae:	9307      	strlt	r3, [sp, #28]
 800ffb0:	bfb8      	it	lt
 800ffb2:	9204      	strlt	r2, [sp, #16]
 800ffb4:	7823      	ldrb	r3, [r4, #0]
 800ffb6:	2b2e      	cmp	r3, #46	; 0x2e
 800ffb8:	d10c      	bne.n	800ffd4 <_svfiprintf_r+0x130>
 800ffba:	7863      	ldrb	r3, [r4, #1]
 800ffbc:	2b2a      	cmp	r3, #42	; 0x2a
 800ffbe:	d135      	bne.n	801002c <_svfiprintf_r+0x188>
 800ffc0:	9b03      	ldr	r3, [sp, #12]
 800ffc2:	1d1a      	adds	r2, r3, #4
 800ffc4:	681b      	ldr	r3, [r3, #0]
 800ffc6:	9203      	str	r2, [sp, #12]
 800ffc8:	2b00      	cmp	r3, #0
 800ffca:	bfb8      	it	lt
 800ffcc:	f04f 33ff 	movlt.w	r3, #4294967295
 800ffd0:	3402      	adds	r4, #2
 800ffd2:	9305      	str	r3, [sp, #20]
 800ffd4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80100a0 <_svfiprintf_r+0x1fc>
 800ffd8:	7821      	ldrb	r1, [r4, #0]
 800ffda:	2203      	movs	r2, #3
 800ffdc:	4650      	mov	r0, sl
 800ffde:	f7f0 f8ff 	bl	80001e0 <memchr>
 800ffe2:	b140      	cbz	r0, 800fff6 <_svfiprintf_r+0x152>
 800ffe4:	2340      	movs	r3, #64	; 0x40
 800ffe6:	eba0 000a 	sub.w	r0, r0, sl
 800ffea:	fa03 f000 	lsl.w	r0, r3, r0
 800ffee:	9b04      	ldr	r3, [sp, #16]
 800fff0:	4303      	orrs	r3, r0
 800fff2:	3401      	adds	r4, #1
 800fff4:	9304      	str	r3, [sp, #16]
 800fff6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fffa:	4826      	ldr	r0, [pc, #152]	; (8010094 <_svfiprintf_r+0x1f0>)
 800fffc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010000:	2206      	movs	r2, #6
 8010002:	f7f0 f8ed 	bl	80001e0 <memchr>
 8010006:	2800      	cmp	r0, #0
 8010008:	d038      	beq.n	801007c <_svfiprintf_r+0x1d8>
 801000a:	4b23      	ldr	r3, [pc, #140]	; (8010098 <_svfiprintf_r+0x1f4>)
 801000c:	bb1b      	cbnz	r3, 8010056 <_svfiprintf_r+0x1b2>
 801000e:	9b03      	ldr	r3, [sp, #12]
 8010010:	3307      	adds	r3, #7
 8010012:	f023 0307 	bic.w	r3, r3, #7
 8010016:	3308      	adds	r3, #8
 8010018:	9303      	str	r3, [sp, #12]
 801001a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801001c:	4433      	add	r3, r6
 801001e:	9309      	str	r3, [sp, #36]	; 0x24
 8010020:	e767      	b.n	800fef2 <_svfiprintf_r+0x4e>
 8010022:	fb0c 3202 	mla	r2, ip, r2, r3
 8010026:	460c      	mov	r4, r1
 8010028:	2001      	movs	r0, #1
 801002a:	e7a5      	b.n	800ff78 <_svfiprintf_r+0xd4>
 801002c:	2300      	movs	r3, #0
 801002e:	3401      	adds	r4, #1
 8010030:	9305      	str	r3, [sp, #20]
 8010032:	4619      	mov	r1, r3
 8010034:	f04f 0c0a 	mov.w	ip, #10
 8010038:	4620      	mov	r0, r4
 801003a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801003e:	3a30      	subs	r2, #48	; 0x30
 8010040:	2a09      	cmp	r2, #9
 8010042:	d903      	bls.n	801004c <_svfiprintf_r+0x1a8>
 8010044:	2b00      	cmp	r3, #0
 8010046:	d0c5      	beq.n	800ffd4 <_svfiprintf_r+0x130>
 8010048:	9105      	str	r1, [sp, #20]
 801004a:	e7c3      	b.n	800ffd4 <_svfiprintf_r+0x130>
 801004c:	fb0c 2101 	mla	r1, ip, r1, r2
 8010050:	4604      	mov	r4, r0
 8010052:	2301      	movs	r3, #1
 8010054:	e7f0      	b.n	8010038 <_svfiprintf_r+0x194>
 8010056:	ab03      	add	r3, sp, #12
 8010058:	9300      	str	r3, [sp, #0]
 801005a:	462a      	mov	r2, r5
 801005c:	4b0f      	ldr	r3, [pc, #60]	; (801009c <_svfiprintf_r+0x1f8>)
 801005e:	a904      	add	r1, sp, #16
 8010060:	4638      	mov	r0, r7
 8010062:	f3af 8000 	nop.w
 8010066:	1c42      	adds	r2, r0, #1
 8010068:	4606      	mov	r6, r0
 801006a:	d1d6      	bne.n	801001a <_svfiprintf_r+0x176>
 801006c:	89ab      	ldrh	r3, [r5, #12]
 801006e:	065b      	lsls	r3, r3, #25
 8010070:	f53f af2c 	bmi.w	800fecc <_svfiprintf_r+0x28>
 8010074:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010076:	b01d      	add	sp, #116	; 0x74
 8010078:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801007c:	ab03      	add	r3, sp, #12
 801007e:	9300      	str	r3, [sp, #0]
 8010080:	462a      	mov	r2, r5
 8010082:	4b06      	ldr	r3, [pc, #24]	; (801009c <_svfiprintf_r+0x1f8>)
 8010084:	a904      	add	r1, sp, #16
 8010086:	4638      	mov	r0, r7
 8010088:	f000 f87a 	bl	8010180 <_printf_i>
 801008c:	e7eb      	b.n	8010066 <_svfiprintf_r+0x1c2>
 801008e:	bf00      	nop
 8010090:	08010960 	.word	0x08010960
 8010094:	0801096a 	.word	0x0801096a
 8010098:	00000000 	.word	0x00000000
 801009c:	0800fded 	.word	0x0800fded
 80100a0:	08010966 	.word	0x08010966

080100a4 <_printf_common>:
 80100a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80100a8:	4616      	mov	r6, r2
 80100aa:	4699      	mov	r9, r3
 80100ac:	688a      	ldr	r2, [r1, #8]
 80100ae:	690b      	ldr	r3, [r1, #16]
 80100b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80100b4:	4293      	cmp	r3, r2
 80100b6:	bfb8      	it	lt
 80100b8:	4613      	movlt	r3, r2
 80100ba:	6033      	str	r3, [r6, #0]
 80100bc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80100c0:	4607      	mov	r7, r0
 80100c2:	460c      	mov	r4, r1
 80100c4:	b10a      	cbz	r2, 80100ca <_printf_common+0x26>
 80100c6:	3301      	adds	r3, #1
 80100c8:	6033      	str	r3, [r6, #0]
 80100ca:	6823      	ldr	r3, [r4, #0]
 80100cc:	0699      	lsls	r1, r3, #26
 80100ce:	bf42      	ittt	mi
 80100d0:	6833      	ldrmi	r3, [r6, #0]
 80100d2:	3302      	addmi	r3, #2
 80100d4:	6033      	strmi	r3, [r6, #0]
 80100d6:	6825      	ldr	r5, [r4, #0]
 80100d8:	f015 0506 	ands.w	r5, r5, #6
 80100dc:	d106      	bne.n	80100ec <_printf_common+0x48>
 80100de:	f104 0a19 	add.w	sl, r4, #25
 80100e2:	68e3      	ldr	r3, [r4, #12]
 80100e4:	6832      	ldr	r2, [r6, #0]
 80100e6:	1a9b      	subs	r3, r3, r2
 80100e8:	42ab      	cmp	r3, r5
 80100ea:	dc26      	bgt.n	801013a <_printf_common+0x96>
 80100ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80100f0:	1e13      	subs	r3, r2, #0
 80100f2:	6822      	ldr	r2, [r4, #0]
 80100f4:	bf18      	it	ne
 80100f6:	2301      	movne	r3, #1
 80100f8:	0692      	lsls	r2, r2, #26
 80100fa:	d42b      	bmi.n	8010154 <_printf_common+0xb0>
 80100fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010100:	4649      	mov	r1, r9
 8010102:	4638      	mov	r0, r7
 8010104:	47c0      	blx	r8
 8010106:	3001      	adds	r0, #1
 8010108:	d01e      	beq.n	8010148 <_printf_common+0xa4>
 801010a:	6823      	ldr	r3, [r4, #0]
 801010c:	68e5      	ldr	r5, [r4, #12]
 801010e:	6832      	ldr	r2, [r6, #0]
 8010110:	f003 0306 	and.w	r3, r3, #6
 8010114:	2b04      	cmp	r3, #4
 8010116:	bf08      	it	eq
 8010118:	1aad      	subeq	r5, r5, r2
 801011a:	68a3      	ldr	r3, [r4, #8]
 801011c:	6922      	ldr	r2, [r4, #16]
 801011e:	bf0c      	ite	eq
 8010120:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010124:	2500      	movne	r5, #0
 8010126:	4293      	cmp	r3, r2
 8010128:	bfc4      	itt	gt
 801012a:	1a9b      	subgt	r3, r3, r2
 801012c:	18ed      	addgt	r5, r5, r3
 801012e:	2600      	movs	r6, #0
 8010130:	341a      	adds	r4, #26
 8010132:	42b5      	cmp	r5, r6
 8010134:	d11a      	bne.n	801016c <_printf_common+0xc8>
 8010136:	2000      	movs	r0, #0
 8010138:	e008      	b.n	801014c <_printf_common+0xa8>
 801013a:	2301      	movs	r3, #1
 801013c:	4652      	mov	r2, sl
 801013e:	4649      	mov	r1, r9
 8010140:	4638      	mov	r0, r7
 8010142:	47c0      	blx	r8
 8010144:	3001      	adds	r0, #1
 8010146:	d103      	bne.n	8010150 <_printf_common+0xac>
 8010148:	f04f 30ff 	mov.w	r0, #4294967295
 801014c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010150:	3501      	adds	r5, #1
 8010152:	e7c6      	b.n	80100e2 <_printf_common+0x3e>
 8010154:	18e1      	adds	r1, r4, r3
 8010156:	1c5a      	adds	r2, r3, #1
 8010158:	2030      	movs	r0, #48	; 0x30
 801015a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801015e:	4422      	add	r2, r4
 8010160:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8010164:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8010168:	3302      	adds	r3, #2
 801016a:	e7c7      	b.n	80100fc <_printf_common+0x58>
 801016c:	2301      	movs	r3, #1
 801016e:	4622      	mov	r2, r4
 8010170:	4649      	mov	r1, r9
 8010172:	4638      	mov	r0, r7
 8010174:	47c0      	blx	r8
 8010176:	3001      	adds	r0, #1
 8010178:	d0e6      	beq.n	8010148 <_printf_common+0xa4>
 801017a:	3601      	adds	r6, #1
 801017c:	e7d9      	b.n	8010132 <_printf_common+0x8e>
	...

08010180 <_printf_i>:
 8010180:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010184:	7e0f      	ldrb	r7, [r1, #24]
 8010186:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8010188:	2f78      	cmp	r7, #120	; 0x78
 801018a:	4691      	mov	r9, r2
 801018c:	4680      	mov	r8, r0
 801018e:	460c      	mov	r4, r1
 8010190:	469a      	mov	sl, r3
 8010192:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8010196:	d807      	bhi.n	80101a8 <_printf_i+0x28>
 8010198:	2f62      	cmp	r7, #98	; 0x62
 801019a:	d80a      	bhi.n	80101b2 <_printf_i+0x32>
 801019c:	2f00      	cmp	r7, #0
 801019e:	f000 80d8 	beq.w	8010352 <_printf_i+0x1d2>
 80101a2:	2f58      	cmp	r7, #88	; 0x58
 80101a4:	f000 80a3 	beq.w	80102ee <_printf_i+0x16e>
 80101a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80101ac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80101b0:	e03a      	b.n	8010228 <_printf_i+0xa8>
 80101b2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80101b6:	2b15      	cmp	r3, #21
 80101b8:	d8f6      	bhi.n	80101a8 <_printf_i+0x28>
 80101ba:	a101      	add	r1, pc, #4	; (adr r1, 80101c0 <_printf_i+0x40>)
 80101bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80101c0:	08010219 	.word	0x08010219
 80101c4:	0801022d 	.word	0x0801022d
 80101c8:	080101a9 	.word	0x080101a9
 80101cc:	080101a9 	.word	0x080101a9
 80101d0:	080101a9 	.word	0x080101a9
 80101d4:	080101a9 	.word	0x080101a9
 80101d8:	0801022d 	.word	0x0801022d
 80101dc:	080101a9 	.word	0x080101a9
 80101e0:	080101a9 	.word	0x080101a9
 80101e4:	080101a9 	.word	0x080101a9
 80101e8:	080101a9 	.word	0x080101a9
 80101ec:	08010339 	.word	0x08010339
 80101f0:	0801025d 	.word	0x0801025d
 80101f4:	0801031b 	.word	0x0801031b
 80101f8:	080101a9 	.word	0x080101a9
 80101fc:	080101a9 	.word	0x080101a9
 8010200:	0801035b 	.word	0x0801035b
 8010204:	080101a9 	.word	0x080101a9
 8010208:	0801025d 	.word	0x0801025d
 801020c:	080101a9 	.word	0x080101a9
 8010210:	080101a9 	.word	0x080101a9
 8010214:	08010323 	.word	0x08010323
 8010218:	682b      	ldr	r3, [r5, #0]
 801021a:	1d1a      	adds	r2, r3, #4
 801021c:	681b      	ldr	r3, [r3, #0]
 801021e:	602a      	str	r2, [r5, #0]
 8010220:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010224:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010228:	2301      	movs	r3, #1
 801022a:	e0a3      	b.n	8010374 <_printf_i+0x1f4>
 801022c:	6820      	ldr	r0, [r4, #0]
 801022e:	6829      	ldr	r1, [r5, #0]
 8010230:	0606      	lsls	r6, r0, #24
 8010232:	f101 0304 	add.w	r3, r1, #4
 8010236:	d50a      	bpl.n	801024e <_printf_i+0xce>
 8010238:	680e      	ldr	r6, [r1, #0]
 801023a:	602b      	str	r3, [r5, #0]
 801023c:	2e00      	cmp	r6, #0
 801023e:	da03      	bge.n	8010248 <_printf_i+0xc8>
 8010240:	232d      	movs	r3, #45	; 0x2d
 8010242:	4276      	negs	r6, r6
 8010244:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010248:	485e      	ldr	r0, [pc, #376]	; (80103c4 <_printf_i+0x244>)
 801024a:	230a      	movs	r3, #10
 801024c:	e019      	b.n	8010282 <_printf_i+0x102>
 801024e:	680e      	ldr	r6, [r1, #0]
 8010250:	602b      	str	r3, [r5, #0]
 8010252:	f010 0f40 	tst.w	r0, #64	; 0x40
 8010256:	bf18      	it	ne
 8010258:	b236      	sxthne	r6, r6
 801025a:	e7ef      	b.n	801023c <_printf_i+0xbc>
 801025c:	682b      	ldr	r3, [r5, #0]
 801025e:	6820      	ldr	r0, [r4, #0]
 8010260:	1d19      	adds	r1, r3, #4
 8010262:	6029      	str	r1, [r5, #0]
 8010264:	0601      	lsls	r1, r0, #24
 8010266:	d501      	bpl.n	801026c <_printf_i+0xec>
 8010268:	681e      	ldr	r6, [r3, #0]
 801026a:	e002      	b.n	8010272 <_printf_i+0xf2>
 801026c:	0646      	lsls	r6, r0, #25
 801026e:	d5fb      	bpl.n	8010268 <_printf_i+0xe8>
 8010270:	881e      	ldrh	r6, [r3, #0]
 8010272:	4854      	ldr	r0, [pc, #336]	; (80103c4 <_printf_i+0x244>)
 8010274:	2f6f      	cmp	r7, #111	; 0x6f
 8010276:	bf0c      	ite	eq
 8010278:	2308      	moveq	r3, #8
 801027a:	230a      	movne	r3, #10
 801027c:	2100      	movs	r1, #0
 801027e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8010282:	6865      	ldr	r5, [r4, #4]
 8010284:	60a5      	str	r5, [r4, #8]
 8010286:	2d00      	cmp	r5, #0
 8010288:	bfa2      	ittt	ge
 801028a:	6821      	ldrge	r1, [r4, #0]
 801028c:	f021 0104 	bicge.w	r1, r1, #4
 8010290:	6021      	strge	r1, [r4, #0]
 8010292:	b90e      	cbnz	r6, 8010298 <_printf_i+0x118>
 8010294:	2d00      	cmp	r5, #0
 8010296:	d04d      	beq.n	8010334 <_printf_i+0x1b4>
 8010298:	4615      	mov	r5, r2
 801029a:	fbb6 f1f3 	udiv	r1, r6, r3
 801029e:	fb03 6711 	mls	r7, r3, r1, r6
 80102a2:	5dc7      	ldrb	r7, [r0, r7]
 80102a4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80102a8:	4637      	mov	r7, r6
 80102aa:	42bb      	cmp	r3, r7
 80102ac:	460e      	mov	r6, r1
 80102ae:	d9f4      	bls.n	801029a <_printf_i+0x11a>
 80102b0:	2b08      	cmp	r3, #8
 80102b2:	d10b      	bne.n	80102cc <_printf_i+0x14c>
 80102b4:	6823      	ldr	r3, [r4, #0]
 80102b6:	07de      	lsls	r6, r3, #31
 80102b8:	d508      	bpl.n	80102cc <_printf_i+0x14c>
 80102ba:	6923      	ldr	r3, [r4, #16]
 80102bc:	6861      	ldr	r1, [r4, #4]
 80102be:	4299      	cmp	r1, r3
 80102c0:	bfde      	ittt	le
 80102c2:	2330      	movle	r3, #48	; 0x30
 80102c4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80102c8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80102cc:	1b52      	subs	r2, r2, r5
 80102ce:	6122      	str	r2, [r4, #16]
 80102d0:	f8cd a000 	str.w	sl, [sp]
 80102d4:	464b      	mov	r3, r9
 80102d6:	aa03      	add	r2, sp, #12
 80102d8:	4621      	mov	r1, r4
 80102da:	4640      	mov	r0, r8
 80102dc:	f7ff fee2 	bl	80100a4 <_printf_common>
 80102e0:	3001      	adds	r0, #1
 80102e2:	d14c      	bne.n	801037e <_printf_i+0x1fe>
 80102e4:	f04f 30ff 	mov.w	r0, #4294967295
 80102e8:	b004      	add	sp, #16
 80102ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80102ee:	4835      	ldr	r0, [pc, #212]	; (80103c4 <_printf_i+0x244>)
 80102f0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80102f4:	6829      	ldr	r1, [r5, #0]
 80102f6:	6823      	ldr	r3, [r4, #0]
 80102f8:	f851 6b04 	ldr.w	r6, [r1], #4
 80102fc:	6029      	str	r1, [r5, #0]
 80102fe:	061d      	lsls	r5, r3, #24
 8010300:	d514      	bpl.n	801032c <_printf_i+0x1ac>
 8010302:	07df      	lsls	r7, r3, #31
 8010304:	bf44      	itt	mi
 8010306:	f043 0320 	orrmi.w	r3, r3, #32
 801030a:	6023      	strmi	r3, [r4, #0]
 801030c:	b91e      	cbnz	r6, 8010316 <_printf_i+0x196>
 801030e:	6823      	ldr	r3, [r4, #0]
 8010310:	f023 0320 	bic.w	r3, r3, #32
 8010314:	6023      	str	r3, [r4, #0]
 8010316:	2310      	movs	r3, #16
 8010318:	e7b0      	b.n	801027c <_printf_i+0xfc>
 801031a:	6823      	ldr	r3, [r4, #0]
 801031c:	f043 0320 	orr.w	r3, r3, #32
 8010320:	6023      	str	r3, [r4, #0]
 8010322:	2378      	movs	r3, #120	; 0x78
 8010324:	4828      	ldr	r0, [pc, #160]	; (80103c8 <_printf_i+0x248>)
 8010326:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801032a:	e7e3      	b.n	80102f4 <_printf_i+0x174>
 801032c:	0659      	lsls	r1, r3, #25
 801032e:	bf48      	it	mi
 8010330:	b2b6      	uxthmi	r6, r6
 8010332:	e7e6      	b.n	8010302 <_printf_i+0x182>
 8010334:	4615      	mov	r5, r2
 8010336:	e7bb      	b.n	80102b0 <_printf_i+0x130>
 8010338:	682b      	ldr	r3, [r5, #0]
 801033a:	6826      	ldr	r6, [r4, #0]
 801033c:	6961      	ldr	r1, [r4, #20]
 801033e:	1d18      	adds	r0, r3, #4
 8010340:	6028      	str	r0, [r5, #0]
 8010342:	0635      	lsls	r5, r6, #24
 8010344:	681b      	ldr	r3, [r3, #0]
 8010346:	d501      	bpl.n	801034c <_printf_i+0x1cc>
 8010348:	6019      	str	r1, [r3, #0]
 801034a:	e002      	b.n	8010352 <_printf_i+0x1d2>
 801034c:	0670      	lsls	r0, r6, #25
 801034e:	d5fb      	bpl.n	8010348 <_printf_i+0x1c8>
 8010350:	8019      	strh	r1, [r3, #0]
 8010352:	2300      	movs	r3, #0
 8010354:	6123      	str	r3, [r4, #16]
 8010356:	4615      	mov	r5, r2
 8010358:	e7ba      	b.n	80102d0 <_printf_i+0x150>
 801035a:	682b      	ldr	r3, [r5, #0]
 801035c:	1d1a      	adds	r2, r3, #4
 801035e:	602a      	str	r2, [r5, #0]
 8010360:	681d      	ldr	r5, [r3, #0]
 8010362:	6862      	ldr	r2, [r4, #4]
 8010364:	2100      	movs	r1, #0
 8010366:	4628      	mov	r0, r5
 8010368:	f7ef ff3a 	bl	80001e0 <memchr>
 801036c:	b108      	cbz	r0, 8010372 <_printf_i+0x1f2>
 801036e:	1b40      	subs	r0, r0, r5
 8010370:	6060      	str	r0, [r4, #4]
 8010372:	6863      	ldr	r3, [r4, #4]
 8010374:	6123      	str	r3, [r4, #16]
 8010376:	2300      	movs	r3, #0
 8010378:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801037c:	e7a8      	b.n	80102d0 <_printf_i+0x150>
 801037e:	6923      	ldr	r3, [r4, #16]
 8010380:	462a      	mov	r2, r5
 8010382:	4649      	mov	r1, r9
 8010384:	4640      	mov	r0, r8
 8010386:	47d0      	blx	sl
 8010388:	3001      	adds	r0, #1
 801038a:	d0ab      	beq.n	80102e4 <_printf_i+0x164>
 801038c:	6823      	ldr	r3, [r4, #0]
 801038e:	079b      	lsls	r3, r3, #30
 8010390:	d413      	bmi.n	80103ba <_printf_i+0x23a>
 8010392:	68e0      	ldr	r0, [r4, #12]
 8010394:	9b03      	ldr	r3, [sp, #12]
 8010396:	4298      	cmp	r0, r3
 8010398:	bfb8      	it	lt
 801039a:	4618      	movlt	r0, r3
 801039c:	e7a4      	b.n	80102e8 <_printf_i+0x168>
 801039e:	2301      	movs	r3, #1
 80103a0:	4632      	mov	r2, r6
 80103a2:	4649      	mov	r1, r9
 80103a4:	4640      	mov	r0, r8
 80103a6:	47d0      	blx	sl
 80103a8:	3001      	adds	r0, #1
 80103aa:	d09b      	beq.n	80102e4 <_printf_i+0x164>
 80103ac:	3501      	adds	r5, #1
 80103ae:	68e3      	ldr	r3, [r4, #12]
 80103b0:	9903      	ldr	r1, [sp, #12]
 80103b2:	1a5b      	subs	r3, r3, r1
 80103b4:	42ab      	cmp	r3, r5
 80103b6:	dcf2      	bgt.n	801039e <_printf_i+0x21e>
 80103b8:	e7eb      	b.n	8010392 <_printf_i+0x212>
 80103ba:	2500      	movs	r5, #0
 80103bc:	f104 0619 	add.w	r6, r4, #25
 80103c0:	e7f5      	b.n	80103ae <_printf_i+0x22e>
 80103c2:	bf00      	nop
 80103c4:	08010971 	.word	0x08010971
 80103c8:	08010982 	.word	0x08010982

080103cc <__retarget_lock_acquire_recursive>:
 80103cc:	4770      	bx	lr

080103ce <__retarget_lock_release_recursive>:
 80103ce:	4770      	bx	lr

080103d0 <memmove>:
 80103d0:	4288      	cmp	r0, r1
 80103d2:	b510      	push	{r4, lr}
 80103d4:	eb01 0402 	add.w	r4, r1, r2
 80103d8:	d902      	bls.n	80103e0 <memmove+0x10>
 80103da:	4284      	cmp	r4, r0
 80103dc:	4623      	mov	r3, r4
 80103de:	d807      	bhi.n	80103f0 <memmove+0x20>
 80103e0:	1e43      	subs	r3, r0, #1
 80103e2:	42a1      	cmp	r1, r4
 80103e4:	d008      	beq.n	80103f8 <memmove+0x28>
 80103e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80103ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 80103ee:	e7f8      	b.n	80103e2 <memmove+0x12>
 80103f0:	4402      	add	r2, r0
 80103f2:	4601      	mov	r1, r0
 80103f4:	428a      	cmp	r2, r1
 80103f6:	d100      	bne.n	80103fa <memmove+0x2a>
 80103f8:	bd10      	pop	{r4, pc}
 80103fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80103fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010402:	e7f7      	b.n	80103f4 <memmove+0x24>

08010404 <_realloc_r>:
 8010404:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010408:	4680      	mov	r8, r0
 801040a:	4614      	mov	r4, r2
 801040c:	460e      	mov	r6, r1
 801040e:	b921      	cbnz	r1, 801041a <_realloc_r+0x16>
 8010410:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010414:	4611      	mov	r1, r2
 8010416:	f7ff bc39 	b.w	800fc8c <_malloc_r>
 801041a:	b92a      	cbnz	r2, 8010428 <_realloc_r+0x24>
 801041c:	f7ff fbca 	bl	800fbb4 <_free_r>
 8010420:	4625      	mov	r5, r4
 8010422:	4628      	mov	r0, r5
 8010424:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010428:	f000 f81b 	bl	8010462 <_malloc_usable_size_r>
 801042c:	4284      	cmp	r4, r0
 801042e:	4607      	mov	r7, r0
 8010430:	d802      	bhi.n	8010438 <_realloc_r+0x34>
 8010432:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010436:	d812      	bhi.n	801045e <_realloc_r+0x5a>
 8010438:	4621      	mov	r1, r4
 801043a:	4640      	mov	r0, r8
 801043c:	f7ff fc26 	bl	800fc8c <_malloc_r>
 8010440:	4605      	mov	r5, r0
 8010442:	2800      	cmp	r0, #0
 8010444:	d0ed      	beq.n	8010422 <_realloc_r+0x1e>
 8010446:	42bc      	cmp	r4, r7
 8010448:	4622      	mov	r2, r4
 801044a:	4631      	mov	r1, r6
 801044c:	bf28      	it	cs
 801044e:	463a      	movcs	r2, r7
 8010450:	f7ff fb9a 	bl	800fb88 <memcpy>
 8010454:	4631      	mov	r1, r6
 8010456:	4640      	mov	r0, r8
 8010458:	f7ff fbac 	bl	800fbb4 <_free_r>
 801045c:	e7e1      	b.n	8010422 <_realloc_r+0x1e>
 801045e:	4635      	mov	r5, r6
 8010460:	e7df      	b.n	8010422 <_realloc_r+0x1e>

08010462 <_malloc_usable_size_r>:
 8010462:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010466:	1f18      	subs	r0, r3, #4
 8010468:	2b00      	cmp	r3, #0
 801046a:	bfbc      	itt	lt
 801046c:	580b      	ldrlt	r3, [r1, r0]
 801046e:	18c0      	addlt	r0, r0, r3
 8010470:	4770      	bx	lr
	...

08010474 <_init>:
 8010474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010476:	bf00      	nop
 8010478:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801047a:	bc08      	pop	{r3}
 801047c:	469e      	mov	lr, r3
 801047e:	4770      	bx	lr

08010480 <_fini>:
 8010480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010482:	bf00      	nop
 8010484:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010486:	bc08      	pop	{r3}
 8010488:	469e      	mov	lr, r3
 801048a:	4770      	bx	lr
