{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 17, "design__inferred_latch__count": 0, "design__instance__count": 9672, "design__instance__area": 17849.6, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.00024676520843058825, "power__switching__total": 7.430012192344293e-05, "power__leakage__total": 5.288596227615017e-08, "power__total": 0.0003211182192899287, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.25586464227114336, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2557897022148617, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.8180489850396333, "timing__setup__ws__corner:nom_tt_025C_1v80": 16.15901058697604, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.818049, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 21.125809, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.2595423671665298, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.259941381332865, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.8357398343258542, "timing__setup__ws__corner:nom_ss_100C_1v60": 13.003661626661074, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.83574, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 17.170593, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25536459780670995, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25536459780670995, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.4397429211900392, "timing__setup__ws__corner:nom_ff_n40C_1v95": 17.397820565527642, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.439743, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 22.360983, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 3, "design__max_fanout_violation__count": 3, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.2541297522126468, "clock__skew__worst_setup": 0.2541297522126468, "timing__hold__ws": 0.4331043424265413, "timing__setup__ws": 12.77075104036227, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.433104, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 17.127348, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 200.0 3500.0", "design__core__bbox": "5.52 10.88 194.12 3487.04", "design__io": 37, "design__die__area": 700000, "design__core__area": 655604, "design__instance__count__stdcell": 9672, "design__instance__area__stdcell": 17849.6, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.0272262, "design__instance__utilization__stdcell": 0.0272262, "design__instance__count__class:inverter": 97, "design__instance__count__class:sequential_cell": 84, "design__instance__count__class:multi_input_combinational_cell": 257, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 57807, "design__instance__count__class:tap_cell": 8960, "design__power_grid_violation__count__net:vccd1": 0, "design__power_grid_violation__count__net:vssd1": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 20386.2, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 188, "design__instance__count__class:clock_buffer": 12, "design__instance__count__class:clock_inverter": 4, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 169, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 70, "antenna_diodes_count": 0, "route__net": 648, "route__net__special": 2, "route__drc_errors__iter:1": 172, "route__wirelength__iter:1": 21066, "route__drc_errors__iter:2": 14, "route__wirelength__iter:2": 20979, "route__drc_errors__iter:3": 17, "route__wirelength__iter:3": 20940, "route__drc_errors__iter:4": 3, "route__wirelength__iter:4": 20944, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 20945, "route__drc_errors": 0, "route__wirelength": 20945, "route__vias": 3719, "route__vias__singlecut": 3719, "route__vias__multicut": 0, "design__disconnected_pin__count": 11, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1743.94, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 29, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 29, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 29, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.255028644309957, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2549139582682696, "timing__hold__ws__corner:min_tt_025C_1v80": 0.8133027814751289, "timing__setup__ws__corner:min_tt_025C_1v80": 16.267592178212116, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.813303, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 21.143414, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 29, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2583696385524512, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.25871636121284763, "timing__hold__ws__corner:min_ss_100C_1v60": 1.8319439816973069, "timing__setup__ws__corner:min_ss_100C_1v60": 13.174867791862932, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.831944, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 17.206966, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 29, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2541297522126468, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2541297522126468, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.4331043424265413, "timing__setup__ws__corner:min_ff_n40C_1v95": 17.481447895178068, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.433104, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 22.37322, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 29, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.25886690745924457, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.25886690745924457, "timing__hold__ws__corner:max_tt_025C_1v80": 0.8226350944394589, "timing__setup__ws__corner:max_tt_025C_1v80": 16.02255085071397, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.822635, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 21.105778, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 29, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.2614104284805965, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.2618489665877261, "timing__hold__ws__corner:max_ss_100C_1v60": 1.843713900403444, "timing__setup__ws__corner:max_ss_100C_1v60": 12.77075104036227, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.843714, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 17.127348, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 29, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.25840189053222873, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.25840189053222873, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.44687932397185853, "timing__setup__ws__corner:max_ff_n40C_1v95": 17.285842579918572, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.446879, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 22.346437, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 29, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 29, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80": 1.79988, "design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80": 1.8, "design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80": 0.000117664, "design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.000103623, "design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80": 6.16222e-07, "design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.000103623, "design_powergrid__voltage__worst": 0.000103623, "design_powergrid__voltage__worst__net:vccd1": 1.79988, "design_powergrid__drop__worst": 0.000117664, "design_powergrid__drop__worst__net:vccd1": 0.000117664, "design_powergrid__voltage__worst__net:vssd1": 0.000103623, "design_powergrid__drop__worst__net:vssd1": 0.000103623, "ir__voltage__worst": 1.8, "ir__drop__avg": 6.9e-07, "ir__drop__worst": 0.000118, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}