/*
** ###################################################################
**     Processors:          MIMX9594AVZXN_ca55
**                          MIMX9594AVZXN_cm33
**                          MIMX9594AVZXN_cm7
**                          MIMX9596AVTXN_ca55
**                          MIMX9596AVTXN_cm33
**                          MIMX9596AVTXN_cm7
**                          MIMX9596AVYXN_ca55
**                          MIMX9596AVYXN_cm33
**                          MIMX9596AVYXN_cm7
**                          MIMX9596AVZXN_ca55
**                          MIMX9596AVZXN_cm33
**                          MIMX9596AVZXN_cm7
**                          MIMX9596CVTXN_ca55
**                          MIMX9596CVTXN_cm33
**                          MIMX9596CVTXN_cm7
**                          MIMX9596CVYXN_ca55
**                          MIMX9596CVYXN_cm33
**                          MIMX9596CVYXN_cm7
**                          MIMX9596CVZXN_ca55
**                          MIMX9596CVZXN_cm33
**                          MIMX9596CVZXN_cm7
**                          MIMX9596DVTXN_ca55
**                          MIMX9596DVTXN_cm33
**                          MIMX9596DVTXN_cm7
**                          MIMX9596DVYXN_ca55
**                          MIMX9596DVYXN_cm33
**                          MIMX9596DVYXN_cm7
**                          MIMX9596DVYXQ_ca55
**                          MIMX9596DVYXQ_cm33
**                          MIMX9596DVYXQ_cm7
**                          MIMX9596DVZXN_ca55
**                          MIMX9596DVZXN_cm33
**                          MIMX9596DVZXN_cm7
**                          MIMX9596XVTXN_ca55
**                          MIMX9596XVTXN_cm33
**                          MIMX9596XVTXN_cm7
**                          MIMX9596XVYXN_ca55
**                          MIMX9596XVYXN_cm33
**                          MIMX9596XVYXN_cm7
**                          MIMX9596XVZXN_ca55
**                          MIMX9596XVZXN_cm33
**                          MIMX9596XVZXN_cm7
**
**     Version:             rev. 1.0, 2023-01-10
**     Build:               b240728
**
**     Abstract:
**         CMSIS Peripheral Access Layer for HSIO_TCU
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2024 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-01-10)
**         Initial version.
**
** ###################################################################
*/

/*!
 * @file HSIO_TCU.h
 * @version 1.0
 * @date 2023-01-10
 * @brief CMSIS Peripheral Access Layer for HSIO_TCU
 *
 * CMSIS Peripheral Access Layer for HSIO_TCU
 */

#if !defined(HSIO_TCU_H_)
#define HSIO_TCU_H_                              /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX9594AVZXN_ca55))
#include "MIMX9594_ca55_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm33))
#include "MIMX9594_cm33_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm7))
#include "MIMX9594_cm7_COMMON.h"
#elif (defined(CPU_MIMX9596AVTXN_ca55) || defined(CPU_MIMX9596AVYXN_ca55) || defined(CPU_MIMX9596AVZXN_ca55) || defined(CPU_MIMX9596CVTXN_ca55) || defined(CPU_MIMX9596CVYXN_ca55) || defined(CPU_MIMX9596CVZXN_ca55) || defined(CPU_MIMX9596DVTXN_ca55) || defined(CPU_MIMX9596DVYXN_ca55) || defined(CPU_MIMX9596DVYXQ_ca55) || defined(CPU_MIMX9596DVZXN_ca55) || defined(CPU_MIMX9596XVTXN_ca55) || defined(CPU_MIMX9596XVYXN_ca55) || defined(CPU_MIMX9596XVZXN_ca55))
#include "MIMX9596_ca55_COMMON.h"
#elif (defined(CPU_MIMX9596AVTXN_cm33) || defined(CPU_MIMX9596AVYXN_cm33) || defined(CPU_MIMX9596AVZXN_cm33) || defined(CPU_MIMX9596CVTXN_cm33) || defined(CPU_MIMX9596CVYXN_cm33) || defined(CPU_MIMX9596CVZXN_cm33) || defined(CPU_MIMX9596DVTXN_cm33) || defined(CPU_MIMX9596DVYXN_cm33) || defined(CPU_MIMX9596DVYXQ_cm33) || defined(CPU_MIMX9596DVZXN_cm33) || defined(CPU_MIMX9596XVTXN_cm33) || defined(CPU_MIMX9596XVYXN_cm33) || defined(CPU_MIMX9596XVZXN_cm33))
#include "MIMX9596_cm33_COMMON.h"
#elif (defined(CPU_MIMX9596AVTXN_cm7) || defined(CPU_MIMX9596AVYXN_cm7) || defined(CPU_MIMX9596AVZXN_cm7) || defined(CPU_MIMX9596CVTXN_cm7) || defined(CPU_MIMX9596CVYXN_cm7) || defined(CPU_MIMX9596CVZXN_cm7) || defined(CPU_MIMX9596DVTXN_cm7) || defined(CPU_MIMX9596DVYXN_cm7) || defined(CPU_MIMX9596DVYXQ_cm7) || defined(CPU_MIMX9596DVZXN_cm7) || defined(CPU_MIMX9596XVTXN_cm7) || defined(CPU_MIMX9596XVYXN_cm7) || defined(CPU_MIMX9596XVZXN_cm7))
#include "MIMX9596_cm7_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- HSIO_TCU Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup HSIO_TCU_Peripheral_Access_Layer HSIO_TCU Peripheral Access Layer
 * @{
 */

/** HSIO_TCU - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[1024];
  __IO uint32_t TCU_MAGIC_KW__MAGIC_KW0;           /**< Magic KW0, offset: 0x400 */
       uint8_t RESERVED_1[12];
  __IO uint32_t TCU_MAGIC_KW__MAGIC_KW1;           /**< Magic KW1, offset: 0x410 */
       uint8_t RESERVED_2[1276];
  struct {                                         /* offset: 0x910 */
    __IO uint32_t RW;                                /**< TCU PCIE0 PHY test control register, offset: 0x910 */
    __IO uint32_t SET;                               /**< TCU PCIE0 PHY test control register, offset: 0x914 */
    __IO uint32_t CLR;                               /**< TCU PCIE0 PHY test control register, offset: 0x918 */
    __IO uint32_t TOG;                               /**< TCU PCIE0 PHY test control register, offset: 0x91C */
  } TCU_PCIE0_PHY_CONTROL_;
  __IO uint32_t TCU_PCIE1_PHY_CONTROL_;            /**< TCU PCIE0 PHY test control register, offset: 0x920 */
       uint8_t RESERVED_3[12];
  __IO uint32_t TCU_DFT_BS;                        /**< PCIE PHY boundary scan control, offset: 0x930 */
       uint8_t RESERVED_4[220];
  struct {                                         /* offset: 0xA10 */
    __IO uint32_t RW;                                /**< TCU USB2 PHY control register, offset: 0xA10 */
    __IO uint32_t SET;                               /**< TCU USB2 PHY control register, offset: 0xA14 */
    __IO uint32_t CLR;                               /**< TCU USB2 PHY control register, offset: 0xA18 */
    __IO uint32_t TOG;                               /**< TCU USB2 PHY control register, offset: 0xA1C */
  } TCU_USB2_PHY_CONTROL_;
  struct {                                         /* offset: 0xA20 */
    __I  uint32_t RW;                                /**< test data out for usb2, offset: 0xA20 */
    __I  uint32_t SET;                               /**< test data out for usb2, offset: 0xA24 */
    __I  uint32_t CLR;                               /**< test data out for usb2, offset: 0xA28 */
    __I  uint32_t TOG;                               /**< test data out for usb2, offset: 0xA2C */
  } USB2_PHY_TESTDATA;
  struct {                                         /* offset: 0xA30 */
    __IO uint32_t RW;                                /**< TCU USB3 PHY control register, offset: 0xA30 */
    __IO uint32_t SET;                               /**< TCU USB3 PHY control register, offset: 0xA34 */
    __IO uint32_t CLR;                               /**< TCU USB3 PHY control register, offset: 0xA38 */
    __IO uint32_t TOG;                               /**< TCU USB3 PHY control register, offset: 0xA3C */
  } TCU_USB3_PHY_CONTROL_;
  struct {                                         /* offset: 0xA40 */
    __I  uint32_t RW;                                /**< test data out for usb3, offset: 0xA40 */
    __I  uint32_t SET;                               /**< test data out for usb3, offset: 0xA44 */
    __I  uint32_t CLR;                               /**< test data out for usb3, offset: 0xA48 */
    __I  uint32_t TOG;                               /**< test data out for usb3, offset: 0xA4C */
  } USB3_PHY_TESTDATA;
       uint8_t RESERVED_5[432];
  __IO uint32_t TCU_PLL_COUNTER;                   /**< tcu pll counter reg, offset: 0xC00 */
       uint8_t RESERVED_6[60];
  __IO uint32_t TCU_DFT_FUSE;                      /**< observe MIX fuse state and override it, offset: 0xC40 */
} HSIO_TCU_Type;

/* ----------------------------------------------------------------------------
   -- HSIO_TCU Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup HSIO_TCU_Register_Masks HSIO_TCU Register Masks
 * @{
 */

/*! @name TCU_MAGIC_KW__MAGIC_KW0 - Magic KW0 */
/*! @{ */

#define HSIO_TCU_TCU_MAGIC_KW__MAGIC_KW0_out_MASK (0xFFFFFFFFU)
#define HSIO_TCU_TCU_MAGIC_KW__MAGIC_KW0_out_SHIFT (0U)
/*! out - 32-Bit Magic KW0 used in conjuction with Magic KW1 to unlock the writes to test mode registers (Value is 0x12345678) */
#define HSIO_TCU_TCU_MAGIC_KW__MAGIC_KW0_out(x)  (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_MAGIC_KW__MAGIC_KW0_out_SHIFT)) & HSIO_TCU_TCU_MAGIC_KW__MAGIC_KW0_out_MASK)
/*! @} */

/*! @name TCU_MAGIC_KW__MAGIC_KW1 - Magic KW1 */
/*! @{ */

#define HSIO_TCU_TCU_MAGIC_KW__MAGIC_KW1_out_MASK (0xFFFFFFFFU)
#define HSIO_TCU_TCU_MAGIC_KW__MAGIC_KW1_out_SHIFT (0U)
/*! out - 32-Bit Magic KW1 used in conjuction with Magic KW0 to unlock the writes to test mode registers (Value - 0x87654321) */
#define HSIO_TCU_TCU_MAGIC_KW__MAGIC_KW1_out(x)  (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_MAGIC_KW__MAGIC_KW1_out_SHIFT)) & HSIO_TCU_TCU_MAGIC_KW__MAGIC_KW1_out_MASK)
/*! @} */

/*! @name TCU_PCIE0_PHY_CONTROL_ - TCU PCIE0 PHY test control register */
/*! @{ */

#define HSIO_TCU_TCU_PCIE0_PHY_CONTROL__test_burnin_MASK (0x1U)
#define HSIO_TCU_TCU_PCIE0_PHY_CONTROL__test_burnin_SHIFT (0U)
/*! test_burnin - testburnin functional for USB PHY stress test */
#define HSIO_TCU_TCU_PCIE0_PHY_CONTROL__test_burnin(x) (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_PCIE0_PHY_CONTROL__test_burnin_SHIFT)) & HSIO_TCU_TCU_PCIE0_PHY_CONTROL__test_burnin_MASK)

#define HSIO_TCU_TCU_PCIE0_PHY_CONTROL__test_powerdown_MASK (0x2U)
#define HSIO_TCU_TCU_PCIE0_PHY_CONTROL__test_powerdown_SHIFT (1U)
/*! test_powerdown - powers down all circuit */
#define HSIO_TCU_TCU_PCIE0_PHY_CONTROL__test_powerdown(x) (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_PCIE0_PHY_CONTROL__test_powerdown_SHIFT)) & HSIO_TCU_TCU_PCIE0_PHY_CONTROL__test_powerdown_MASK)

#define HSIO_TCU_TCU_PCIE0_PHY_CONTROL__test_stop_clk_en_MASK (0x4U)
#define HSIO_TCU_TCU_PCIE0_PHY_CONTROL__test_stop_clk_en_SHIFT (2U)
/*! test_stop_clk_en - Test stop clock */
#define HSIO_TCU_TCU_PCIE0_PHY_CONTROL__test_stop_clk_en(x) (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_PCIE0_PHY_CONTROL__test_stop_clk_en_SHIFT)) & HSIO_TCU_TCU_PCIE0_PHY_CONTROL__test_stop_clk_en_MASK)

#define HSIO_TCU_TCU_PCIE0_PHY_CONTROL__test_tx_ref_clk_en_MASK (0x8U)
#define HSIO_TCU_TCU_PCIE0_PHY_CONTROL__test_tx_ref_clk_en_SHIFT (3U)
/*! test_tx_ref_clk_en - Test ref clock enable */
#define HSIO_TCU_TCU_PCIE0_PHY_CONTROL__test_tx_ref_clk_en(x) (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_PCIE0_PHY_CONTROL__test_tx_ref_clk_en_SHIFT)) & HSIO_TCU_TCU_PCIE0_PHY_CONTROL__test_tx_ref_clk_en_MASK)

#define HSIO_TCU_TCU_PCIE0_PHY_CONTROL__test_mode_MASK (0x10U)
#define HSIO_TCU_TCU_PCIE0_PHY_CONTROL__test_mode_SHIFT (4U)
/*! test_mode - test mode */
#define HSIO_TCU_TCU_PCIE0_PHY_CONTROL__test_mode(x) (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_PCIE0_PHY_CONTROL__test_mode_SHIFT)) & HSIO_TCU_TCU_PCIE0_PHY_CONTROL__test_mode_MASK)
/*! @} */

/*! @name TCU_PCIE1_PHY_CONTROL_ - TCU PCIE0 PHY test control register */
/*! @{ */

#define HSIO_TCU_TCU_PCIE1_PHY_CONTROL__test_burnin_MASK (0x1U)
#define HSIO_TCU_TCU_PCIE1_PHY_CONTROL__test_burnin_SHIFT (0U)
/*! test_burnin - testburnin functional for USB PHY stress test */
#define HSIO_TCU_TCU_PCIE1_PHY_CONTROL__test_burnin(x) (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_PCIE1_PHY_CONTROL__test_burnin_SHIFT)) & HSIO_TCU_TCU_PCIE1_PHY_CONTROL__test_burnin_MASK)

#define HSIO_TCU_TCU_PCIE1_PHY_CONTROL__test_powerdown_MASK (0x2U)
#define HSIO_TCU_TCU_PCIE1_PHY_CONTROL__test_powerdown_SHIFT (1U)
/*! test_powerdown - enable signal for usb loopback test */
#define HSIO_TCU_TCU_PCIE1_PHY_CONTROL__test_powerdown(x) (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_PCIE1_PHY_CONTROL__test_powerdown_SHIFT)) & HSIO_TCU_TCU_PCIE1_PHY_CONTROL__test_powerdown_MASK)

#define HSIO_TCU_TCU_PCIE1_PHY_CONTROL__test_stop_clk_en_MASK (0x4U)
#define HSIO_TCU_TCU_PCIE1_PHY_CONTROL__test_stop_clk_en_SHIFT (2U)
/*! test_stop_clk_en - Test clock stop */
#define HSIO_TCU_TCU_PCIE1_PHY_CONTROL__test_stop_clk_en(x) (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_PCIE1_PHY_CONTROL__test_stop_clk_en_SHIFT)) & HSIO_TCU_TCU_PCIE1_PHY_CONTROL__test_stop_clk_en_MASK)

#define HSIO_TCU_TCU_PCIE1_PHY_CONTROL__test_tx_ref_clk_en_MASK (0x8U)
#define HSIO_TCU_TCU_PCIE1_PHY_CONTROL__test_tx_ref_clk_en_SHIFT (3U)
/*! test_tx_ref_clk_en - Ref test clock enable */
#define HSIO_TCU_TCU_PCIE1_PHY_CONTROL__test_tx_ref_clk_en(x) (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_PCIE1_PHY_CONTROL__test_tx_ref_clk_en_SHIFT)) & HSIO_TCU_TCU_PCIE1_PHY_CONTROL__test_tx_ref_clk_en_MASK)

#define HSIO_TCU_TCU_PCIE1_PHY_CONTROL__test_mode_MASK (0x10U)
#define HSIO_TCU_TCU_PCIE1_PHY_CONTROL__test_mode_SHIFT (4U)
/*! test_mode - test mode */
#define HSIO_TCU_TCU_PCIE1_PHY_CONTROL__test_mode(x) (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_PCIE1_PHY_CONTROL__test_mode_SHIFT)) & HSIO_TCU_TCU_PCIE1_PHY_CONTROL__test_mode_MASK)
/*! @} */

/*! @name TCU_DFT_BS - PCIE PHY boundary scan control */
/*! @{ */

#define HSIO_TCU_TCU_DFT_BS_pcie0_bs_tdi_MASK    (0x1U)
#define HSIO_TCU_TCU_DFT_BS_pcie0_bs_tdi_SHIFT   (0U)
/*! pcie0_bs_tdi - BS TDI */
#define HSIO_TCU_TCU_DFT_BS_pcie0_bs_tdi(x)      (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_DFT_BS_pcie0_bs_tdi_SHIFT)) & HSIO_TCU_TCU_DFT_BS_pcie0_bs_tdi_MASK)

#define HSIO_TCU_TCU_DFT_BS_pcie0_bs_acmode_MASK (0x2U)
#define HSIO_TCU_TCU_DFT_BS_pcie0_bs_acmode_SHIFT (1U)
/*! pcie0_bs_acmode - BS ACMODE */
#define HSIO_TCU_TCU_DFT_BS_pcie0_bs_acmode(x)   (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_DFT_BS_pcie0_bs_acmode_SHIFT)) & HSIO_TCU_TCU_DFT_BS_pcie0_bs_acmode_MASK)

#define HSIO_TCU_TCU_DFT_BS_pcie0_bs_actest_MASK (0x4U)
#define HSIO_TCU_TCU_DFT_BS_pcie0_bs_actest_SHIFT (2U)
/*! pcie0_bs_actest - BS ACTEST */
#define HSIO_TCU_TCU_DFT_BS_pcie0_bs_actest(x)   (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_DFT_BS_pcie0_bs_actest_SHIFT)) & HSIO_TCU_TCU_DFT_BS_pcie0_bs_actest_MASK)

#define HSIO_TCU_TCU_DFT_BS_pcie0_bs_cdr_MASK    (0x8U)
#define HSIO_TCU_TCU_DFT_BS_pcie0_bs_cdr_SHIFT   (3U)
/*! pcie0_bs_cdr - BS CDR */
#define HSIO_TCU_TCU_DFT_BS_pcie0_bs_cdr(x)      (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_DFT_BS_pcie0_bs_cdr_SHIFT)) & HSIO_TCU_TCU_DFT_BS_pcie0_bs_cdr_MASK)

#define HSIO_TCU_TCU_DFT_BS_pcie0_bs_ce_MASK     (0x10U)
#define HSIO_TCU_TCU_DFT_BS_pcie0_bs_ce_SHIFT    (4U)
/*! pcie0_bs_ce - BS CE */
#define HSIO_TCU_TCU_DFT_BS_pcie0_bs_ce(x)       (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_DFT_BS_pcie0_bs_ce_SHIFT)) & HSIO_TCU_TCU_DFT_BS_pcie0_bs_ce_MASK)

#define HSIO_TCU_TCU_DFT_BS_pcie0_bs_rxinit_MASK (0x20U)
#define HSIO_TCU_TCU_DFT_BS_pcie0_bs_rxinit_SHIFT (5U)
/*! pcie0_bs_rxinit - BS RX-INIT */
#define HSIO_TCU_TCU_DFT_BS_pcie0_bs_rxinit(x)   (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_DFT_BS_pcie0_bs_rxinit_SHIFT)) & HSIO_TCU_TCU_DFT_BS_pcie0_bs_rxinit_MASK)

#define HSIO_TCU_TCU_DFT_BS_pcie0_bs_sdr_MASK    (0x40U)
#define HSIO_TCU_TCU_DFT_BS_pcie0_bs_sdr_SHIFT   (6U)
/*! pcie0_bs_sdr - BS SDR */
#define HSIO_TCU_TCU_DFT_BS_pcie0_bs_sdr(x)      (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_DFT_BS_pcie0_bs_sdr_SHIFT)) & HSIO_TCU_TCU_DFT_BS_pcie0_bs_sdr_MASK)

#define HSIO_TCU_TCU_DFT_BS_pcie0_bs_udr_MASK    (0x80U)
#define HSIO_TCU_TCU_DFT_BS_pcie0_bs_udr_SHIFT   (7U)
/*! pcie0_bs_udr - BS UDR */
#define HSIO_TCU_TCU_DFT_BS_pcie0_bs_udr(x)      (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_DFT_BS_pcie0_bs_udr_SHIFT)) & HSIO_TCU_TCU_DFT_BS_pcie0_bs_udr_MASK)

#define HSIO_TCU_TCU_DFT_BS_pcie0_bs_tdo_MASK    (0x100U)
#define HSIO_TCU_TCU_DFT_BS_pcie0_bs_tdo_SHIFT   (8U)
/*! pcie0_bs_tdo - BS TDO */
#define HSIO_TCU_TCU_DFT_BS_pcie0_bs_tdo(x)      (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_DFT_BS_pcie0_bs_tdo_SHIFT)) & HSIO_TCU_TCU_DFT_BS_pcie0_bs_tdo_MASK)

#define HSIO_TCU_TCU_DFT_BS_pcie1_bs_tdi_MASK    (0x10000U)
#define HSIO_TCU_TCU_DFT_BS_pcie1_bs_tdi_SHIFT   (16U)
/*! pcie1_bs_tdi - BS TDI */
#define HSIO_TCU_TCU_DFT_BS_pcie1_bs_tdi(x)      (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_DFT_BS_pcie1_bs_tdi_SHIFT)) & HSIO_TCU_TCU_DFT_BS_pcie1_bs_tdi_MASK)

#define HSIO_TCU_TCU_DFT_BS_pcie1_bs_acmode_MASK (0x20000U)
#define HSIO_TCU_TCU_DFT_BS_pcie1_bs_acmode_SHIFT (17U)
/*! pcie1_bs_acmode - BS ACMODE */
#define HSIO_TCU_TCU_DFT_BS_pcie1_bs_acmode(x)   (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_DFT_BS_pcie1_bs_acmode_SHIFT)) & HSIO_TCU_TCU_DFT_BS_pcie1_bs_acmode_MASK)

#define HSIO_TCU_TCU_DFT_BS_pcie1_bs_actest_MASK (0x40000U)
#define HSIO_TCU_TCU_DFT_BS_pcie1_bs_actest_SHIFT (18U)
/*! pcie1_bs_actest - BS ACTEST */
#define HSIO_TCU_TCU_DFT_BS_pcie1_bs_actest(x)   (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_DFT_BS_pcie1_bs_actest_SHIFT)) & HSIO_TCU_TCU_DFT_BS_pcie1_bs_actest_MASK)

#define HSIO_TCU_TCU_DFT_BS_pcie1_bs_cdr_MASK    (0x80000U)
#define HSIO_TCU_TCU_DFT_BS_pcie1_bs_cdr_SHIFT   (19U)
/*! pcie1_bs_cdr - BS CDR */
#define HSIO_TCU_TCU_DFT_BS_pcie1_bs_cdr(x)      (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_DFT_BS_pcie1_bs_cdr_SHIFT)) & HSIO_TCU_TCU_DFT_BS_pcie1_bs_cdr_MASK)

#define HSIO_TCU_TCU_DFT_BS_pcie1_bs_ce_MASK     (0x100000U)
#define HSIO_TCU_TCU_DFT_BS_pcie1_bs_ce_SHIFT    (20U)
/*! pcie1_bs_ce - BS CE */
#define HSIO_TCU_TCU_DFT_BS_pcie1_bs_ce(x)       (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_DFT_BS_pcie1_bs_ce_SHIFT)) & HSIO_TCU_TCU_DFT_BS_pcie1_bs_ce_MASK)

#define HSIO_TCU_TCU_DFT_BS_pcie1_bs_rxinit_MASK (0x200000U)
#define HSIO_TCU_TCU_DFT_BS_pcie1_bs_rxinit_SHIFT (21U)
/*! pcie1_bs_rxinit - BS RX-INIT */
#define HSIO_TCU_TCU_DFT_BS_pcie1_bs_rxinit(x)   (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_DFT_BS_pcie1_bs_rxinit_SHIFT)) & HSIO_TCU_TCU_DFT_BS_pcie1_bs_rxinit_MASK)

#define HSIO_TCU_TCU_DFT_BS_pcie1_bs_sdr_MASK    (0x400000U)
#define HSIO_TCU_TCU_DFT_BS_pcie1_bs_sdr_SHIFT   (22U)
/*! pcie1_bs_sdr - BS SDR */
#define HSIO_TCU_TCU_DFT_BS_pcie1_bs_sdr(x)      (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_DFT_BS_pcie1_bs_sdr_SHIFT)) & HSIO_TCU_TCU_DFT_BS_pcie1_bs_sdr_MASK)

#define HSIO_TCU_TCU_DFT_BS_pcie1_bs_udr_MASK    (0x800000U)
#define HSIO_TCU_TCU_DFT_BS_pcie1_bs_udr_SHIFT   (23U)
/*! pcie1_bs_udr - BS UDR */
#define HSIO_TCU_TCU_DFT_BS_pcie1_bs_udr(x)      (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_DFT_BS_pcie1_bs_udr_SHIFT)) & HSIO_TCU_TCU_DFT_BS_pcie1_bs_udr_MASK)

#define HSIO_TCU_TCU_DFT_BS_pcie1_bs_tdo_MASK    (0x1000000U)
#define HSIO_TCU_TCU_DFT_BS_pcie1_bs_tdo_SHIFT   (24U)
/*! pcie1_bs_tdo - BS TDO */
#define HSIO_TCU_TCU_DFT_BS_pcie1_bs_tdo(x)      (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_DFT_BS_pcie1_bs_tdo_SHIFT)) & HSIO_TCU_TCU_DFT_BS_pcie1_bs_tdo_MASK)
/*! @} */

/*! @name TCU_USB2_PHY_CONTROL_ - TCU USB2 PHY control register */
/*! @{ */

#define HSIO_TCU_TCU_USB2_PHY_CONTROL__test_mode_MASK (0x1U)
#define HSIO_TCU_TCU_USB2_PHY_CONTROL__test_mode_SHIFT (0U)
/*! test_mode - usb_phy_test_mode */
#define HSIO_TCU_TCU_USB2_PHY_CONTROL__test_mode(x) (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_USB2_PHY_CONTROL__test_mode_SHIFT)) & HSIO_TCU_TCU_USB2_PHY_CONTROL__test_mode_MASK)

#define HSIO_TCU_TCU_USB2_PHY_CONTROL__testburnin_MASK (0x2U)
#define HSIO_TCU_TCU_USB2_PHY_CONTROL__testburnin_SHIFT (1U)
/*! testburnin - testburnin functional for USB PHY stress test */
#define HSIO_TCU_TCU_USB2_PHY_CONTROL__testburnin(x) (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_USB2_PHY_CONTROL__testburnin_SHIFT)) & HSIO_TCU_TCU_USB2_PHY_CONTROL__testburnin_MASK)

#define HSIO_TCU_TCU_USB2_PHY_CONTROL__loopbackenb_MASK (0x4U)
#define HSIO_TCU_TCU_USB2_PHY_CONTROL__loopbackenb_SHIFT (2U)
/*! loopbackenb - enable signal for usb loopback test */
#define HSIO_TCU_TCU_USB2_PHY_CONTROL__loopbackenb(x) (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_USB2_PHY_CONTROL__loopbackenb_SHIFT)) & HSIO_TCU_TCU_USB2_PHY_CONTROL__loopbackenb_MASK)

#define HSIO_TCU_TCU_USB2_PHY_CONTROL__vatestenb_MASK (0x18U)
#define HSIO_TCU_TCU_USB2_PHY_CONTROL__vatestenb_SHIFT (3U)
/*! vatestenb - Analog probes selection */
#define HSIO_TCU_TCU_USB2_PHY_CONTROL__vatestenb(x) (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_USB2_PHY_CONTROL__vatestenb_SHIFT)) & HSIO_TCU_TCU_USB2_PHY_CONTROL__vatestenb_MASK)

#define HSIO_TCU_TCU_USB2_PHY_CONTROL__suspendm0_MASK (0x20U)
#define HSIO_TCU_TCU_USB2_PHY_CONTROL__suspendm0_SHIFT (5U)
/*! suspendm0 - suspend mode */
#define HSIO_TCU_TCU_USB2_PHY_CONTROL__suspendm0(x) (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_USB2_PHY_CONTROL__suspendm0_SHIFT)) & HSIO_TCU_TCU_USB2_PHY_CONTROL__suspendm0_MASK)

#define HSIO_TCU_TCU_USB2_PHY_CONTROL__testclk_MASK (0x10000U)
#define HSIO_TCU_TCU_USB2_PHY_CONTROL__testclk_SHIFT (16U)
/*! testclk - testclk for advanced USB test interface */
#define HSIO_TCU_TCU_USB2_PHY_CONTROL__testclk(x) (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_USB2_PHY_CONTROL__testclk_SHIFT)) & HSIO_TCU_TCU_USB2_PHY_CONTROL__testclk_MASK)

#define HSIO_TCU_TCU_USB2_PHY_CONTROL__testaddr_MASK (0x1E0000U)
#define HSIO_TCU_TCU_USB2_PHY_CONTROL__testaddr_SHIFT (17U)
/*! testaddr - testaddr[3:0] for advanced USB test interface */
#define HSIO_TCU_TCU_USB2_PHY_CONTROL__testaddr(x) (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_USB2_PHY_CONTROL__testaddr_SHIFT)) & HSIO_TCU_TCU_USB2_PHY_CONTROL__testaddr_MASK)

#define HSIO_TCU_TCU_USB2_PHY_CONTROL__testdatain_MASK (0x1FE00000U)
#define HSIO_TCU_TCU_USB2_PHY_CONTROL__testdatain_SHIFT (21U)
/*! testdatain - testdatain[7:0] for advanced USB test interface */
#define HSIO_TCU_TCU_USB2_PHY_CONTROL__testdatain(x) (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_USB2_PHY_CONTROL__testdatain_SHIFT)) & HSIO_TCU_TCU_USB2_PHY_CONTROL__testdatain_MASK)

#define HSIO_TCU_TCU_USB2_PHY_CONTROL__testdataoutsel_MASK (0x20000000U)
#define HSIO_TCU_TCU_USB2_PHY_CONTROL__testdataoutsel_SHIFT (29U)
/*! testdataoutsel - testdataoutsel for advanced USB test interface */
#define HSIO_TCU_TCU_USB2_PHY_CONTROL__testdataoutsel(x) (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_USB2_PHY_CONTROL__testdataoutsel_SHIFT)) & HSIO_TCU_TCU_USB2_PHY_CONTROL__testdataoutsel_MASK)

#define HSIO_TCU_TCU_USB2_PHY_CONTROL__atereset_MASK (0x40000000U)
#define HSIO_TCU_TCU_USB2_PHY_CONTROL__atereset_SHIFT (30U)
/*! atereset - atereset for advanced USB test interface */
#define HSIO_TCU_TCU_USB2_PHY_CONTROL__atereset(x) (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_USB2_PHY_CONTROL__atereset_SHIFT)) & HSIO_TCU_TCU_USB2_PHY_CONTROL__atereset_MASK)
/*! @} */

/*! @name USB2_PHY_TESTDATA - test data out for usb2 */
/*! @{ */

#define HSIO_TCU_USB2_PHY_TESTDATA_out_MASK      (0xFU)
#define HSIO_TCU_USB2_PHY_TESTDATA_out_SHIFT     (0U)
/*! out - bit output for status monitor */
#define HSIO_TCU_USB2_PHY_TESTDATA_out(x)        (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_USB2_PHY_TESTDATA_out_SHIFT)) & HSIO_TCU_USB2_PHY_TESTDATA_out_MASK)
/*! @} */

/*! @name TCU_USB3_PHY_CONTROL_ - TCU USB3 PHY control register */
/*! @{ */

#define HSIO_TCU_TCU_USB3_PHY_CONTROL__test_mode_MASK (0x1U)
#define HSIO_TCU_TCU_USB3_PHY_CONTROL__test_mode_SHIFT (0U)
/*! test_mode - usb_phy_test_mode */
#define HSIO_TCU_TCU_USB3_PHY_CONTROL__test_mode(x) (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_USB3_PHY_CONTROL__test_mode_SHIFT)) & HSIO_TCU_TCU_USB3_PHY_CONTROL__test_mode_MASK)

#define HSIO_TCU_TCU_USB3_PHY_CONTROL__testburnin_MASK (0x2U)
#define HSIO_TCU_TCU_USB3_PHY_CONTROL__testburnin_SHIFT (1U)
/*! testburnin - testburnin functional for USB PHY stress test */
#define HSIO_TCU_TCU_USB3_PHY_CONTROL__testburnin(x) (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_USB3_PHY_CONTROL__testburnin_SHIFT)) & HSIO_TCU_TCU_USB3_PHY_CONTROL__testburnin_MASK)

#define HSIO_TCU_TCU_USB3_PHY_CONTROL__loopbackenb_MASK (0x4U)
#define HSIO_TCU_TCU_USB3_PHY_CONTROL__loopbackenb_SHIFT (2U)
/*! loopbackenb - enable signal for usb loopback test */
#define HSIO_TCU_TCU_USB3_PHY_CONTROL__loopbackenb(x) (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_USB3_PHY_CONTROL__loopbackenb_SHIFT)) & HSIO_TCU_TCU_USB3_PHY_CONTROL__loopbackenb_MASK)

#define HSIO_TCU_TCU_USB3_PHY_CONTROL__vatestenb_MASK (0x8U)
#define HSIO_TCU_TCU_USB3_PHY_CONTROL__vatestenb_SHIFT (3U)
/*! vatestenb - Analog probes selection */
#define HSIO_TCU_TCU_USB3_PHY_CONTROL__vatestenb(x) (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_USB3_PHY_CONTROL__vatestenb_SHIFT)) & HSIO_TCU_TCU_USB3_PHY_CONTROL__vatestenb_MASK)

#define HSIO_TCU_TCU_USB3_PHY_CONTROL__test_powerdown_hsp_MASK (0x10U)
#define HSIO_TCU_TCU_USB3_PHY_CONTROL__test_powerdown_hsp_SHIFT (4U)
/*! test_powerdown_hsp - HS power down */
#define HSIO_TCU_TCU_USB3_PHY_CONTROL__test_powerdown_hsp(x) (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_USB3_PHY_CONTROL__test_powerdown_hsp_SHIFT)) & HSIO_TCU_TCU_USB3_PHY_CONTROL__test_powerdown_hsp_MASK)

#define HSIO_TCU_TCU_USB3_PHY_CONTROL__test_powerdown_ssp_MASK (0x20U)
#define HSIO_TCU_TCU_USB3_PHY_CONTROL__test_powerdown_ssp_SHIFT (5U)
/*! test_powerdown_ssp - SS power down */
#define HSIO_TCU_TCU_USB3_PHY_CONTROL__test_powerdown_ssp(x) (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_USB3_PHY_CONTROL__test_powerdown_ssp_SHIFT)) & HSIO_TCU_TCU_USB3_PHY_CONTROL__test_powerdown_ssp_MASK)

#define HSIO_TCU_TCU_USB3_PHY_CONTROL__atereset_MASK (0x40000000U)
#define HSIO_TCU_TCU_USB3_PHY_CONTROL__atereset_SHIFT (30U)
/*! atereset - ate reset */
#define HSIO_TCU_TCU_USB3_PHY_CONTROL__atereset(x) (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_USB3_PHY_CONTROL__atereset_SHIFT)) & HSIO_TCU_TCU_USB3_PHY_CONTROL__atereset_MASK)
/*! @} */

/*! @name USB3_PHY_TESTDATA - test data out for usb3 */
/*! @{ */

#define HSIO_TCU_USB3_PHY_TESTDATA_out_MASK      (0xFU)
#define HSIO_TCU_USB3_PHY_TESTDATA_out_SHIFT     (0U)
/*! out - bit output for status monitor */
#define HSIO_TCU_USB3_PHY_TESTDATA_out(x)        (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_USB3_PHY_TESTDATA_out_SHIFT)) & HSIO_TCU_USB3_PHY_TESTDATA_out_MASK)
/*! @} */

/*! @name TCU_PLL_COUNTER - tcu pll counter reg */
/*! @{ */

#define HSIO_TCU_TCU_PLL_COUNTER_pll_count_rst_n_MASK (0x1U)
#define HSIO_TCU_TCU_PLL_COUNTER_pll_count_rst_n_SHIFT (0U)
/*! pll_count_rst_n - pll count reset */
#define HSIO_TCU_TCU_PLL_COUNTER_pll_count_rst_n(x) (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_PLL_COUNTER_pll_count_rst_n_SHIFT)) & HSIO_TCU_TCU_PLL_COUNTER_pll_count_rst_n_MASK)

#define HSIO_TCU_TCU_PLL_COUNTER_pll_count_start_MASK (0x2U)
#define HSIO_TCU_TCU_PLL_COUNTER_pll_count_start_SHIFT (1U)
/*! pll_count_start - pll count start */
#define HSIO_TCU_TCU_PLL_COUNTER_pll_count_start(x) (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_PLL_COUNTER_pll_count_start_SHIFT)) & HSIO_TCU_TCU_PLL_COUNTER_pll_count_start_MASK)

#define HSIO_TCU_TCU_PLL_COUNTER_pll_count_div_en_MASK (0x4U)
#define HSIO_TCU_TCU_PLL_COUNTER_pll_count_div_en_SHIFT (2U)
/*! pll_count_div_en - pll count div en */
#define HSIO_TCU_TCU_PLL_COUNTER_pll_count_div_en(x) (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_PLL_COUNTER_pll_count_div_en_SHIFT)) & HSIO_TCU_TCU_PLL_COUNTER_pll_count_div_en_MASK)

#define HSIO_TCU_TCU_PLL_COUNTER_pll_count_clk_sel_MASK (0x78U)
#define HSIO_TCU_TCU_PLL_COUNTER_pll_count_clk_sel_SHIFT (3U)
/*! pll_count_clk_sel - pll count clk sel */
#define HSIO_TCU_TCU_PLL_COUNTER_pll_count_clk_sel(x) (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_PLL_COUNTER_pll_count_clk_sel_SHIFT)) & HSIO_TCU_TCU_PLL_COUNTER_pll_count_clk_sel_MASK)

#define HSIO_TCU_TCU_PLL_COUNTER_pll_count_ref_val_MASK (0xFF00U)
#define HSIO_TCU_TCU_PLL_COUNTER_pll_count_ref_val_SHIFT (8U)
/*! pll_count_ref_val - pll count ref val */
#define HSIO_TCU_TCU_PLL_COUNTER_pll_count_ref_val(x) (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_PLL_COUNTER_pll_count_ref_val_SHIFT)) & HSIO_TCU_TCU_PLL_COUNTER_pll_count_ref_val_MASK)

#define HSIO_TCU_TCU_PLL_COUNTER_pll_count_cnt_MASK (0xFFFF0000U)
#define HSIO_TCU_TCU_PLL_COUNTER_pll_count_cnt_SHIFT (16U)
/*! pll_count_cnt - pll count cnt */
#define HSIO_TCU_TCU_PLL_COUNTER_pll_count_cnt(x) (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_PLL_COUNTER_pll_count_cnt_SHIFT)) & HSIO_TCU_TCU_PLL_COUNTER_pll_count_cnt_MASK)
/*! @} */

/*! @name TCU_DFT_FUSE - observe MIX fuse state and override it */
/*! @{ */

#define HSIO_TCU_TCU_DFT_FUSE_tcu_dft_fuse_disable_MASK (0x1U)
#define HSIO_TCU_TCU_DFT_FUSE_tcu_dft_fuse_disable_SHIFT (0U)
/*! tcu_dft_fuse_disable - dft fuse disable */
#define HSIO_TCU_TCU_DFT_FUSE_tcu_dft_fuse_disable(x) (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_DFT_FUSE_tcu_dft_fuse_disable_SHIFT)) & HSIO_TCU_TCU_DFT_FUSE_tcu_dft_fuse_disable_MASK)

#define HSIO_TCU_TCU_DFT_FUSE_tcu_fuse_obs_MASK  (0x1EU)
#define HSIO_TCU_TCU_DFT_FUSE_tcu_fuse_obs_SHIFT (1U)
/*! tcu_fuse_obs - fuse observation */
#define HSIO_TCU_TCU_DFT_FUSE_tcu_fuse_obs(x)    (((uint32_t)(((uint32_t)(x)) << HSIO_TCU_TCU_DFT_FUSE_tcu_fuse_obs_SHIFT)) & HSIO_TCU_TCU_DFT_FUSE_tcu_fuse_obs_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group HSIO_TCU_Register_Masks */


/*!
 * @}
 */ /* end of group HSIO_TCU_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* HSIO_TCU_H_ */

