INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/data_foward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_foward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_stage
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:27]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:28]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:29]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:30]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:31]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:49]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:50]
WARNING: [VRFC 10-3380] identifier 'is_branch_ins' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:54]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:56]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:57]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:64]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:67]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend_imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_imm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend_offset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_offset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2938] 'rd_EXEout' is already implicitly declared on line 129 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:203]
WARNING: [VRFC 10-2938] 'alu_result_EXEout' is already implicitly declared on line 194 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:205]
WARNING: [VRFC 10-2938] 'ld_EXEout' is already implicitly declared on line 128 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:206]
WARNING: [VRFC 10-2938] 'rd_MEMout' is already implicitly declared on line 188 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:253]
WARNING: [VRFC 10-2938] 'alu_result_MEMout' is already implicitly declared on line 190 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:255]
WARNING: [VRFC 10-2938] 'ld_MEMout' is already implicitly declared on line 186 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:256]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_saturating_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_stage
WARNING: [VRFC 10-3380] identifier 'data_WB' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simcpu
