Analysis & Synthesis report for Lab8
Mon May 02 08:23:54 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for RAM:memory|altsyncram:memory_rtl_0|altsyncram_mm71:auto_generated
 16. Parameter Settings for Inferred Entity Instance: RAM:memory|altsyncram:memory_rtl_0
 17. altsyncram Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "RegisterFile:registers|Multiplexer:u3"
 19. Port Connectivity Checks: "RegisterFile:registers|Multiplexer:u2"
 20. Port Connectivity Checks: "RegisterFile:registers|Decoder:u1"
 21. Port Connectivity Checks: "PCID:instructions|ALU:offsetAdder"
 22. Port Connectivity Checks: "PCID:instructions|ALU:fourAdder"
 23. Port Connectivity Checks: "PCID:instructions|ROM:instructionMemory"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon May 02 08:23:54 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; Lab8                                        ;
; Top-level Entity Name              ; Lab8                                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 947                                         ;
;     Total combinational functions  ; 755                                         ;
;     Dedicated logic registers      ; 254                                         ;
; Total registers                    ; 254                                         ;
; Total pins                         ; 207                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,024                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; Lab8               ; Lab8               ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; Lab8.v                           ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v                       ;         ;
; PCID.v                           ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/PCID.v                       ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ALU.v                        ;         ;
; InstructionDecoder.v             ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/InstructionDecoder.v         ;         ;
; Mux.v                            ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Mux.v                        ;         ;
; ProgramCounter.v                 ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v             ;         ;
; ROM.v                            ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v                        ;         ;
; Decoder.v                        ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Decoder.v                    ;         ;
; Multiplexer.v                    ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v                ;         ;
; Register.v                       ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Register.v                   ;         ;
; RegisterFile.v                   ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/RegisterFile.v               ;         ;
; RAM.v                            ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/RAM.v                        ;         ;
; immGen.v                         ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v                     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_mm71.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/db/altsyncram_mm71.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 947       ;
;                                             ;           ;
; Total combinational functions               ; 755       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 525       ;
;     -- 3 input functions                    ; 123       ;
;     -- <=2 input functions                  ; 107       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 694       ;
;     -- arithmetic mode                      ; 61        ;
;                                             ;           ;
; Total registers                             ; 254       ;
;     -- Dedicated logic registers            ; 254       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 207       ;
; Total memory bits                           ; 1024      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 286       ;
; Total fan-out                               ; 4145      ;
; Average fan-out                             ; 2.85      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                       ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                     ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------+-----------------+--------------+
; |Lab8                                     ; 755 (0)             ; 254 (0)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 207  ; 0            ; 0          ; |Lab8                                                                   ; Lab8            ; work         ;
;    |ALU:logic|                            ; 274 (274)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Lab8|ALU:logic                                                         ; ALU             ; work         ;
;    |Mux:op2Mux|                           ; 39 (39)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Lab8|Mux:op2Mux                                                        ; Mux             ; work         ;
;    |Mux:outMux|                           ; 36 (36)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Lab8|Mux:outMux                                                        ; Mux             ; work         ;
;    |PCID:instructions|                    ; 73 (0)              ; 30 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Lab8|PCID:instructions                                                 ; PCID            ; work         ;
;       |ProgramCounter:PC|                 ; 30 (30)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Lab8|PCID:instructions|ProgramCounter:PC                               ; ProgramCounter  ; work         ;
;       |ROM:instructionMemory|             ; 43 (43)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Lab8|PCID:instructions|ROM:instructionMemory                           ; ROM             ; work         ;
;    |RAM:memory|                           ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Lab8|RAM:memory                                                        ; RAM             ; work         ;
;       |altsyncram:memory_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Lab8|RAM:memory|altsyncram:memory_rtl_0                                ; altsyncram      ; work         ;
;          |altsyncram_mm71:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Lab8|RAM:memory|altsyncram:memory_rtl_0|altsyncram_mm71:auto_generated ; altsyncram_mm71 ; work         ;
;    |RegisterFile:registers|               ; 333 (0)             ; 224 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Lab8|RegisterFile:registers                                            ; RegisterFile    ; work         ;
;       |Decoder:u1|                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Lab8|RegisterFile:registers|Decoder:u1                                 ; Decoder         ; work         ;
;       |Multiplexer:u2|                    ; 163 (163)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Lab8|RegisterFile:registers|Multiplexer:u2                             ; Multiplexer     ; work         ;
;       |Multiplexer:u3|                    ; 163 (163)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Lab8|RegisterFile:registers|Multiplexer:u3                             ; Multiplexer     ; work         ;
;       |Register:r1|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Lab8|RegisterFile:registers|Register:r1                                ; Register        ; work         ;
;       |Register:r2|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Lab8|RegisterFile:registers|Register:r2                                ; Register        ; work         ;
;       |Register:r3|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Lab8|RegisterFile:registers|Register:r3                                ; Register        ; work         ;
;       |Register:r4|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Lab8|RegisterFile:registers|Register:r4                                ; Register        ; work         ;
;       |Register:r5|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Lab8|RegisterFile:registers|Register:r5                                ; Register        ; work         ;
;       |Register:r6|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Lab8|RegisterFile:registers|Register:r6                                ; Register        ; work         ;
;       |Register:r7|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Lab8|RegisterFile:registers|Register:r7                                ; Register        ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                            ;
+------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                         ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; RAM:memory|altsyncram:memory_rtl_0|altsyncram_mm71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 32           ; 32           ; --           ; --           ; 1024 ; None ;
+------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                               ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
; Latch Name                                            ; Latch Enable Signal                              ; Free of Timing Hazards ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
; PCID:instructions|ROM:instructionMemory|out[4]$latch  ; PCID:instructions|ROM:instructionMemory|WideNor0 ; yes                    ;
; PCID:instructions|ROM:instructionMemory|out[5]$latch  ; PCID:instructions|ROM:instructionMemory|WideNor0 ; yes                    ;
; PCID:instructions|ROM:instructionMemory|out[7]$latch  ; PCID:instructions|ROM:instructionMemory|WideNor0 ; yes                    ;
; PCID:instructions|ROM:instructionMemory|out[8]$latch  ; PCID:instructions|ROM:instructionMemory|WideNor0 ; yes                    ;
; PCID:instructions|ROM:instructionMemory|out[9]$latch  ; PCID:instructions|ROM:instructionMemory|WideNor0 ; yes                    ;
; PCID:instructions|ROM:instructionMemory|out[13]$latch ; PCID:instructions|ROM:instructionMemory|WideNor0 ; yes                    ;
; PCID:instructions|ROM:instructionMemory|out[15]$latch ; PCID:instructions|ROM:instructionMemory|WideNor0 ; yes                    ;
; PCID:instructions|ROM:instructionMemory|out[16]$latch ; PCID:instructions|ROM:instructionMemory|WideNor0 ; yes                    ;
; PCID:instructions|ROM:instructionMemory|out[17]$latch ; PCID:instructions|ROM:instructionMemory|WideNor0 ; yes                    ;
; PCID:instructions|ROM:instructionMemory|out[20]$latch ; PCID:instructions|ROM:instructionMemory|WideNor0 ; yes                    ;
; PCID:instructions|ROM:instructionMemory|out[21]$latch ; PCID:instructions|ROM:instructionMemory|WideNor0 ; yes                    ;
; PCID:instructions|ROM:instructionMemory|out[22]$latch ; PCID:instructions|ROM:instructionMemory|WideNor0 ; yes                    ;
; Number of user-specified and inferred latches = 12    ;                                                  ;                        ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                    ;
+----------------------------------------------+--------------------------------------------------------+
; Register name                                ; Reason for Removal                                     ;
+----------------------------------------------+--------------------------------------------------------+
; PCID:instructions|ProgramCounter:PC|out[1]   ; Merged with PCID:instructions|ProgramCounter:PC|out[0] ;
; PCID:instructions|ProgramCounter:PC|out[0]   ; Stuck at GND due to stuck port data_in                 ;
; RegisterFile:registers|Register:r26|read[0]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r22|read[0]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r18|read[0]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r30|read[0]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r21|read[0]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r25|read[0]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r17|read[0]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r29|read[0]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r24|read[0]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r20|read[0]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r16|read[0]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r28|read[0]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r27|read[0]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r23|read[0]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r19|read[0]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r31|read[0]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r9|read[0]   ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r10|read[0]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r8|read[0]   ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r11|read[0]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r14|read[0]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r13|read[0]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r12|read[0]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r15|read[0]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r10|read[1]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r9|read[1]   ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r8|read[1]   ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r11|read[1]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r21|read[1]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r25|read[1]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r17|read[1]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r29|read[1]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r26|read[1]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r22|read[1]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r18|read[1]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r30|read[1]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r20|read[1]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r24|read[1]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r16|read[1]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r28|read[1]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r27|read[1]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r23|read[1]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r19|read[1]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r31|read[1]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r13|read[1]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r14|read[1]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r12|read[1]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r15|read[1]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r10|read[31] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r9|read[31]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r8|read[31]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r11|read[31] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r21|read[31] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r25|read[31] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r17|read[31] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r29|read[31] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r26|read[31] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r22|read[31] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r18|read[31] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r30|read[31] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r20|read[31] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r24|read[31] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r16|read[31] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r28|read[31] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r27|read[31] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r23|read[31] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r19|read[31] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r31|read[31] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r13|read[31] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r14|read[31] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r12|read[31] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r15|read[31] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r26|read[30] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r22|read[30] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r18|read[30] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r30|read[30] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r21|read[30] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r25|read[30] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r17|read[30] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r29|read[30] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r20|read[30] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r24|read[30] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r16|read[30] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r28|read[30] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r27|read[30] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r23|read[30] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r19|read[30] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r31|read[30] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r9|read[30]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r10|read[30] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r8|read[30]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r11|read[30] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r14|read[30] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r13|read[30] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r12|read[30] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r15|read[30] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r10|read[29] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r9|read[29]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r8|read[29]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r11|read[29] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r21|read[29] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r25|read[29] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r17|read[29] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r29|read[29] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r26|read[29] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r22|read[29] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r18|read[29] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r30|read[29] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r20|read[29] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r24|read[29] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r16|read[29] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r28|read[29] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r27|read[29] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r23|read[29] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r19|read[29] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r31|read[29] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r13|read[29] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r14|read[29] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r12|read[29] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r15|read[29] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r26|read[28] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r22|read[28] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r18|read[28] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r30|read[28] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r21|read[28] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r25|read[28] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r17|read[28] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r29|read[28] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r20|read[28] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r24|read[28] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r16|read[28] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r28|read[28] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r27|read[28] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r23|read[28] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r19|read[28] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r31|read[28] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r9|read[28]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r10|read[28] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r8|read[28]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r11|read[28] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r14|read[28] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r13|read[28] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r12|read[28] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r15|read[28] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r10|read[27] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r9|read[27]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r8|read[27]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r11|read[27] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r21|read[27] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r25|read[27] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r17|read[27] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r29|read[27] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r26|read[27] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r22|read[27] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r18|read[27] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r30|read[27] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r20|read[27] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r24|read[27] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r16|read[27] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r28|read[27] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r27|read[27] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r23|read[27] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r19|read[27] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r31|read[27] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r13|read[27] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r14|read[27] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r12|read[27] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r15|read[27] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r26|read[26] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r22|read[26] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r18|read[26] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r30|read[26] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r21|read[26] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r25|read[26] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r17|read[26] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r29|read[26] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r20|read[26] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r24|read[26] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r16|read[26] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r28|read[26] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r27|read[26] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r23|read[26] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r19|read[26] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r31|read[26] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r9|read[26]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r10|read[26] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r8|read[26]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r11|read[26] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r14|read[26] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r13|read[26] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r12|read[26] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r15|read[26] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r10|read[25] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r9|read[25]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r8|read[25]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r11|read[25] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r21|read[25] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r25|read[25] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r17|read[25] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r29|read[25] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r26|read[25] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r22|read[25] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r18|read[25] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r30|read[25] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r20|read[25] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r24|read[25] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r16|read[25] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r28|read[25] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r27|read[25] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r23|read[25] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r19|read[25] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r31|read[25] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r13|read[25] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r14|read[25] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r12|read[25] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r15|read[25] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r26|read[24] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r22|read[24] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r18|read[24] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r30|read[24] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r21|read[24] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r25|read[24] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r17|read[24] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r29|read[24] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r20|read[24] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r24|read[24] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r16|read[24] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r28|read[24] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r27|read[24] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r23|read[24] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r19|read[24] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r31|read[24] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r9|read[24]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r10|read[24] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r8|read[24]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r11|read[24] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r14|read[24] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r13|read[24] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r12|read[24] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r15|read[24] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r10|read[23] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r9|read[23]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r8|read[23]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r11|read[23] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r21|read[23] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r25|read[23] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r17|read[23] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r29|read[23] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r26|read[23] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r22|read[23] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r18|read[23] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r30|read[23] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r20|read[23] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r24|read[23] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r16|read[23] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r28|read[23] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r27|read[23] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r23|read[23] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r19|read[23] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r31|read[23] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r13|read[23] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r14|read[23] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r12|read[23] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r15|read[23] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r26|read[22] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r22|read[22] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r18|read[22] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r30|read[22] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r21|read[22] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r25|read[22] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r17|read[22] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r29|read[22] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r20|read[22] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r24|read[22] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r16|read[22] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r28|read[22] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r27|read[22] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r23|read[22] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r19|read[22] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r31|read[22] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r9|read[22]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r10|read[22] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r8|read[22]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r11|read[22] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r14|read[22] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r13|read[22] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r12|read[22] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r15|read[22] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r10|read[21] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r9|read[21]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r8|read[21]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r11|read[21] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r21|read[21] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r25|read[21] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r17|read[21] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r29|read[21] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r26|read[21] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r22|read[21] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r18|read[21] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r30|read[21] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r20|read[21] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r24|read[21] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r16|read[21] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r28|read[21] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r27|read[21] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r23|read[21] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r19|read[21] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r31|read[21] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r13|read[21] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r14|read[21] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r12|read[21] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r15|read[21] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r26|read[20] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r22|read[20] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r18|read[20] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r30|read[20] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r21|read[20] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r25|read[20] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r17|read[20] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r29|read[20] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r20|read[20] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r24|read[20] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r16|read[20] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r28|read[20] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r27|read[20] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r23|read[20] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r19|read[20] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r31|read[20] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r9|read[20]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r10|read[20] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r8|read[20]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r11|read[20] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r14|read[20] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r13|read[20] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r12|read[20] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r15|read[20] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r10|read[19] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r9|read[19]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r8|read[19]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r11|read[19] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r21|read[19] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r25|read[19] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r17|read[19] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r29|read[19] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r26|read[19] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r22|read[19] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r18|read[19] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r30|read[19] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r20|read[19] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r24|read[19] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r16|read[19] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r28|read[19] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r27|read[19] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r23|read[19] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r19|read[19] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r31|read[19] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r13|read[19] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r14|read[19] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r12|read[19] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r15|read[19] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r26|read[18] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r22|read[18] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r18|read[18] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r30|read[18] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r21|read[18] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r25|read[18] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r17|read[18] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r29|read[18] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r20|read[18] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r24|read[18] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r16|read[18] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r28|read[18] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r27|read[18] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r23|read[18] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r19|read[18] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r31|read[18] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r9|read[18]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r10|read[18] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r8|read[18]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r11|read[18] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r14|read[18] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r13|read[18] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r12|read[18] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r15|read[18] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r10|read[17] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r9|read[17]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r8|read[17]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r11|read[17] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r21|read[17] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r25|read[17] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r17|read[17] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r29|read[17] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r26|read[17] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r22|read[17] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r18|read[17] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r30|read[17] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r20|read[17] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r24|read[17] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r16|read[17] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r28|read[17] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r27|read[17] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r23|read[17] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r19|read[17] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r31|read[17] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r13|read[17] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r14|read[17] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r12|read[17] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r15|read[17] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r26|read[16] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r22|read[16] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r18|read[16] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r30|read[16] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r21|read[16] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r25|read[16] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r17|read[16] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r29|read[16] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r20|read[16] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r24|read[16] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r16|read[16] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r28|read[16] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r27|read[16] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r23|read[16] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r19|read[16] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r31|read[16] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r9|read[16]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r10|read[16] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r8|read[16]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r11|read[16] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r14|read[16] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r13|read[16] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r12|read[16] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r15|read[16] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r10|read[15] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r9|read[15]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r8|read[15]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r11|read[15] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r21|read[15] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r25|read[15] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r17|read[15] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r29|read[15] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r26|read[15] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r22|read[15] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r18|read[15] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r30|read[15] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r20|read[15] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r24|read[15] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r16|read[15] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r28|read[15] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r27|read[15] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r23|read[15] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r19|read[15] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r31|read[15] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r13|read[15] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r14|read[15] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r12|read[15] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r15|read[15] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r26|read[14] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r22|read[14] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r18|read[14] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r30|read[14] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r21|read[14] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r25|read[14] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r17|read[14] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r29|read[14] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r20|read[14] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r24|read[14] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r16|read[14] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r28|read[14] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r27|read[14] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r23|read[14] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r19|read[14] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r31|read[14] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r9|read[14]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r10|read[14] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r8|read[14]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r11|read[14] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r14|read[14] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r13|read[14] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r12|read[14] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r15|read[14] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r10|read[13] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r9|read[13]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r8|read[13]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r11|read[13] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r21|read[13] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r25|read[13] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r17|read[13] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r29|read[13] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r26|read[13] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r22|read[13] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r18|read[13] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r30|read[13] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r20|read[13] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r24|read[13] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r16|read[13] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r28|read[13] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r27|read[13] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r23|read[13] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r19|read[13] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r31|read[13] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r13|read[13] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r14|read[13] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r12|read[13] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r15|read[13] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r26|read[12] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r22|read[12] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r18|read[12] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r30|read[12] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r21|read[12] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r25|read[12] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r17|read[12] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r29|read[12] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r20|read[12] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r24|read[12] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r16|read[12] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r28|read[12] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r27|read[12] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r23|read[12] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r19|read[12] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r31|read[12] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r9|read[12]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r10|read[12] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r8|read[12]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r11|read[12] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r14|read[12] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r13|read[12] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r12|read[12] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r15|read[12] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r10|read[11] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r9|read[11]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r8|read[11]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r11|read[11] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r21|read[11] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r25|read[11] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r17|read[11] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r29|read[11] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r26|read[11] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r22|read[11] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r18|read[11] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r30|read[11] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r20|read[11] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r24|read[11] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r16|read[11] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r28|read[11] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r27|read[11] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r23|read[11] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r19|read[11] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r31|read[11] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r13|read[11] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r14|read[11] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r12|read[11] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r15|read[11] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r26|read[10] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r22|read[10] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r18|read[10] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r30|read[10] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r21|read[10] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r25|read[10] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r17|read[10] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r29|read[10] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r20|read[10] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r24|read[10] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r16|read[10] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r28|read[10] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r27|read[10] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r23|read[10] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r19|read[10] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r31|read[10] ; Lost fanout                                            ;
; RegisterFile:registers|Register:r9|read[10]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r10|read[10] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r8|read[10]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r11|read[10] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r14|read[10] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r13|read[10] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r12|read[10] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r15|read[10] ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r10|read[9]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r9|read[9]   ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r8|read[9]   ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r11|read[9]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r21|read[9]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r25|read[9]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r17|read[9]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r29|read[9]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r26|read[9]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r22|read[9]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r18|read[9]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r30|read[9]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r20|read[9]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r24|read[9]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r16|read[9]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r28|read[9]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r27|read[9]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r23|read[9]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r19|read[9]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r31|read[9]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r13|read[9]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r14|read[9]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r12|read[9]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r15|read[9]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r26|read[8]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r22|read[8]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r18|read[8]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r30|read[8]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r21|read[8]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r25|read[8]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r17|read[8]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r29|read[8]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r20|read[8]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r24|read[8]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r16|read[8]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r28|read[8]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r27|read[8]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r23|read[8]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r19|read[8]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r31|read[8]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r9|read[8]   ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r10|read[8]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r8|read[8]   ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r11|read[8]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r14|read[8]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r13|read[8]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r12|read[8]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r15|read[8]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r10|read[7]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r9|read[7]   ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r8|read[7]   ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r11|read[7]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r21|read[7]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r25|read[7]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r17|read[7]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r29|read[7]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r26|read[7]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r22|read[7]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r18|read[7]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r30|read[7]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r20|read[7]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r24|read[7]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r16|read[7]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r28|read[7]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r27|read[7]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r23|read[7]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r19|read[7]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r31|read[7]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r13|read[7]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r14|read[7]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r12|read[7]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r15|read[7]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r26|read[6]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r22|read[6]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r18|read[6]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r30|read[6]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r21|read[6]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r25|read[6]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r17|read[6]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r29|read[6]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r20|read[6]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r24|read[6]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r16|read[6]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r28|read[6]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r27|read[6]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r23|read[6]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r19|read[6]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r31|read[6]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r9|read[6]   ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r10|read[6]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r8|read[6]   ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r11|read[6]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r14|read[6]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r13|read[6]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r12|read[6]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r15|read[6]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r10|read[5]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r9|read[5]   ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r8|read[5]   ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r11|read[5]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r21|read[5]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r25|read[5]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r17|read[5]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r29|read[5]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r26|read[5]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r22|read[5]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r18|read[5]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r30|read[5]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r20|read[5]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r24|read[5]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r16|read[5]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r28|read[5]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r27|read[5]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r23|read[5]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r19|read[5]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r31|read[5]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r13|read[5]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r14|read[5]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r12|read[5]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r15|read[5]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r26|read[4]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r22|read[4]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r18|read[4]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r30|read[4]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r21|read[4]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r25|read[4]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r17|read[4]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r29|read[4]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r20|read[4]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r24|read[4]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r16|read[4]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r28|read[4]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r27|read[4]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r23|read[4]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r19|read[4]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r31|read[4]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r9|read[4]   ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r10|read[4]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r8|read[4]   ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r11|read[4]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r14|read[4]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r13|read[4]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r12|read[4]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r15|read[4]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r10|read[3]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r9|read[3]   ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r8|read[3]   ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r11|read[3]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r21|read[3]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r25|read[3]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r17|read[3]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r29|read[3]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r26|read[3]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r22|read[3]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r18|read[3]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r30|read[3]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r20|read[3]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r24|read[3]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r16|read[3]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r28|read[3]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r27|read[3]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r23|read[3]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r19|read[3]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r31|read[3]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r13|read[3]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r14|read[3]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r12|read[3]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r15|read[3]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r26|read[2]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r22|read[2]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r18|read[2]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r30|read[2]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r21|read[2]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r25|read[2]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r17|read[2]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r29|read[2]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r20|read[2]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r24|read[2]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r16|read[2]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r28|read[2]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r27|read[2]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r23|read[2]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r19|read[2]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r31|read[2]  ; Lost fanout                                            ;
; RegisterFile:registers|Register:r9|read[2]   ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r10|read[2]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r8|read[2]   ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r11|read[2]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r14|read[2]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r13|read[2]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r12|read[2]  ; Stuck at GND due to stuck port clock_enable            ;
; RegisterFile:registers|Register:r15|read[2]  ; Stuck at GND due to stuck port clock_enable            ;
; Total Number of Removed Registers = 770      ;                                                        ;
+----------------------------------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                            ;
+--------------------------------------------+---------------------------+-----------------------------------------------+
; Register name                              ; Reason for Removal        ; Registers Removed due to This Register        ;
+--------------------------------------------+---------------------------+-----------------------------------------------+
; PCID:instructions|ProgramCounter:PC|out[0] ; Stuck at GND              ; RegisterFile:registers|Register:r22|read[0],  ;
;                                            ; due to stuck port data_in ; RegisterFile:registers|Register:r18|read[0],  ;
;                                            ;                           ; RegisterFile:registers|Register:r21|read[0],  ;
;                                            ;                           ; RegisterFile:registers|Register:r17|read[0],  ;
;                                            ;                           ; RegisterFile:registers|Register:r29|read[0],  ;
;                                            ;                           ; RegisterFile:registers|Register:r20|read[0],  ;
;                                            ;                           ; RegisterFile:registers|Register:r16|read[0],  ;
;                                            ;                           ; RegisterFile:registers|Register:r23|read[0],  ;
;                                            ;                           ; RegisterFile:registers|Register:r19|read[0],  ;
;                                            ;                           ; RegisterFile:registers|Register:r9|read[0],   ;
;                                            ;                           ; RegisterFile:registers|Register:r10|read[0],  ;
;                                            ;                           ; RegisterFile:registers|Register:r8|read[0],   ;
;                                            ;                           ; RegisterFile:registers|Register:r11|read[0],  ;
;                                            ;                           ; RegisterFile:registers|Register:r14|read[0],  ;
;                                            ;                           ; RegisterFile:registers|Register:r13|read[0],  ;
;                                            ;                           ; RegisterFile:registers|Register:r12|read[0],  ;
;                                            ;                           ; RegisterFile:registers|Register:r15|read[0],  ;
;                                            ;                           ; RegisterFile:registers|Register:r10|read[1],  ;
;                                            ;                           ; RegisterFile:registers|Register:r9|read[1],   ;
;                                            ;                           ; RegisterFile:registers|Register:r8|read[1],   ;
;                                            ;                           ; RegisterFile:registers|Register:r11|read[1],  ;
;                                            ;                           ; RegisterFile:registers|Register:r21|read[1],  ;
;                                            ;                           ; RegisterFile:registers|Register:r17|read[1],  ;
;                                            ;                           ; RegisterFile:registers|Register:r29|read[1],  ;
;                                            ;                           ; RegisterFile:registers|Register:r22|read[1],  ;
;                                            ;                           ; RegisterFile:registers|Register:r18|read[1],  ;
;                                            ;                           ; RegisterFile:registers|Register:r20|read[1],  ;
;                                            ;                           ; RegisterFile:registers|Register:r16|read[1],  ;
;                                            ;                           ; RegisterFile:registers|Register:r28|read[1],  ;
;                                            ;                           ; RegisterFile:registers|Register:r23|read[1],  ;
;                                            ;                           ; RegisterFile:registers|Register:r19|read[1],  ;
;                                            ;                           ; RegisterFile:registers|Register:r13|read[1],  ;
;                                            ;                           ; RegisterFile:registers|Register:r14|read[1],  ;
;                                            ;                           ; RegisterFile:registers|Register:r12|read[1],  ;
;                                            ;                           ; RegisterFile:registers|Register:r15|read[1],  ;
;                                            ;                           ; RegisterFile:registers|Register:r10|read[31], ;
;                                            ;                           ; RegisterFile:registers|Register:r9|read[31],  ;
;                                            ;                           ; RegisterFile:registers|Register:r8|read[31],  ;
;                                            ;                           ; RegisterFile:registers|Register:r11|read[31], ;
;                                            ;                           ; RegisterFile:registers|Register:r21|read[31], ;
;                                            ;                           ; RegisterFile:registers|Register:r17|read[31], ;
;                                            ;                           ; RegisterFile:registers|Register:r29|read[31], ;
;                                            ;                           ; RegisterFile:registers|Register:r22|read[31], ;
;                                            ;                           ; RegisterFile:registers|Register:r18|read[31], ;
;                                            ;                           ; RegisterFile:registers|Register:r20|read[31], ;
;                                            ;                           ; RegisterFile:registers|Register:r16|read[31], ;
;                                            ;                           ; RegisterFile:registers|Register:r28|read[31], ;
;                                            ;                           ; RegisterFile:registers|Register:r23|read[31], ;
;                                            ;                           ; RegisterFile:registers|Register:r19|read[31], ;
;                                            ;                           ; RegisterFile:registers|Register:r13|read[31], ;
;                                            ;                           ; RegisterFile:registers|Register:r14|read[31], ;
;                                            ;                           ; RegisterFile:registers|Register:r12|read[31], ;
;                                            ;                           ; RegisterFile:registers|Register:r15|read[31], ;
;                                            ;                           ; RegisterFile:registers|Register:r22|read[30], ;
;                                            ;                           ; RegisterFile:registers|Register:r18|read[30], ;
;                                            ;                           ; RegisterFile:registers|Register:r21|read[30], ;
;                                            ;                           ; RegisterFile:registers|Register:r17|read[30], ;
;                                            ;                           ; RegisterFile:registers|Register:r29|read[30], ;
;                                            ;                           ; RegisterFile:registers|Register:r20|read[30], ;
;                                            ;                           ; RegisterFile:registers|Register:r16|read[30], ;
;                                            ;                           ; RegisterFile:registers|Register:r28|read[30], ;
;                                            ;                           ; RegisterFile:registers|Register:r23|read[30], ;
;                                            ;                           ; RegisterFile:registers|Register:r19|read[30], ;
;                                            ;                           ; RegisterFile:registers|Register:r9|read[30],  ;
;                                            ;                           ; RegisterFile:registers|Register:r10|read[30], ;
;                                            ;                           ; RegisterFile:registers|Register:r8|read[30],  ;
;                                            ;                           ; RegisterFile:registers|Register:r11|read[30], ;
;                                            ;                           ; RegisterFile:registers|Register:r14|read[30], ;
;                                            ;                           ; RegisterFile:registers|Register:r13|read[30], ;
;                                            ;                           ; RegisterFile:registers|Register:r12|read[30], ;
;                                            ;                           ; RegisterFile:registers|Register:r15|read[30], ;
;                                            ;                           ; RegisterFile:registers|Register:r10|read[29], ;
;                                            ;                           ; RegisterFile:registers|Register:r9|read[29],  ;
;                                            ;                           ; RegisterFile:registers|Register:r8|read[29],  ;
;                                            ;                           ; RegisterFile:registers|Register:r11|read[29], ;
;                                            ;                           ; RegisterFile:registers|Register:r21|read[29], ;
;                                            ;                           ; RegisterFile:registers|Register:r17|read[29], ;
;                                            ;                           ; RegisterFile:registers|Register:r29|read[29], ;
;                                            ;                           ; RegisterFile:registers|Register:r22|read[29], ;
;                                            ;                           ; RegisterFile:registers|Register:r18|read[29], ;
;                                            ;                           ; RegisterFile:registers|Register:r20|read[29], ;
;                                            ;                           ; RegisterFile:registers|Register:r16|read[29], ;
;                                            ;                           ; RegisterFile:registers|Register:r28|read[29], ;
;                                            ;                           ; RegisterFile:registers|Register:r23|read[29], ;
;                                            ;                           ; RegisterFile:registers|Register:r19|read[29], ;
;                                            ;                           ; RegisterFile:registers|Register:r13|read[29], ;
;                                            ;                           ; RegisterFile:registers|Register:r14|read[29], ;
;                                            ;                           ; RegisterFile:registers|Register:r12|read[29], ;
;                                            ;                           ; RegisterFile:registers|Register:r15|read[29], ;
;                                            ;                           ; RegisterFile:registers|Register:r22|read[28], ;
;                                            ;                           ; RegisterFile:registers|Register:r18|read[28], ;
;                                            ;                           ; RegisterFile:registers|Register:r21|read[28], ;
;                                            ;                           ; RegisterFile:registers|Register:r17|read[28], ;
;                                            ;                           ; RegisterFile:registers|Register:r29|read[28], ;
;                                            ;                           ; RegisterFile:registers|Register:r20|read[28], ;
;                                            ;                           ; RegisterFile:registers|Register:r16|read[28], ;
;                                            ;                           ; RegisterFile:registers|Register:r28|read[28], ;
;                                            ;                           ; RegisterFile:registers|Register:r23|read[28], ;
;                                            ;                           ; RegisterFile:registers|Register:r19|read[28], ;
;                                            ;                           ; RegisterFile:registers|Register:r9|read[28],  ;
;                                            ;                           ; RegisterFile:registers|Register:r10|read[28], ;
;                                            ;                           ; RegisterFile:registers|Register:r8|read[28],  ;
;                                            ;                           ; RegisterFile:registers|Register:r11|read[28], ;
;                                            ;                           ; RegisterFile:registers|Register:r14|read[28], ;
;                                            ;                           ; RegisterFile:registers|Register:r13|read[28], ;
;                                            ;                           ; RegisterFile:registers|Register:r12|read[28], ;
;                                            ;                           ; RegisterFile:registers|Register:r15|read[28], ;
;                                            ;                           ; RegisterFile:registers|Register:r10|read[27], ;
;                                            ;                           ; RegisterFile:registers|Register:r9|read[27],  ;
;                                            ;                           ; RegisterFile:registers|Register:r8|read[27],  ;
;                                            ;                           ; RegisterFile:registers|Register:r11|read[27], ;
;                                            ;                           ; RegisterFile:registers|Register:r21|read[27], ;
;                                            ;                           ; RegisterFile:registers|Register:r17|read[27], ;
;                                            ;                           ; RegisterFile:registers|Register:r29|read[27], ;
;                                            ;                           ; RegisterFile:registers|Register:r22|read[27], ;
;                                            ;                           ; RegisterFile:registers|Register:r18|read[27], ;
;                                            ;                           ; RegisterFile:registers|Register:r20|read[27], ;
;                                            ;                           ; RegisterFile:registers|Register:r16|read[27], ;
;                                            ;                           ; RegisterFile:registers|Register:r28|read[27], ;
;                                            ;                           ; RegisterFile:registers|Register:r23|read[27], ;
;                                            ;                           ; RegisterFile:registers|Register:r19|read[27], ;
;                                            ;                           ; RegisterFile:registers|Register:r13|read[27], ;
;                                            ;                           ; RegisterFile:registers|Register:r14|read[27], ;
;                                            ;                           ; RegisterFile:registers|Register:r12|read[27], ;
;                                            ;                           ; RegisterFile:registers|Register:r15|read[27], ;
;                                            ;                           ; RegisterFile:registers|Register:r22|read[26], ;
;                                            ;                           ; RegisterFile:registers|Register:r18|read[26], ;
;                                            ;                           ; RegisterFile:registers|Register:r21|read[26], ;
;                                            ;                           ; RegisterFile:registers|Register:r17|read[26], ;
;                                            ;                           ; RegisterFile:registers|Register:r29|read[26], ;
;                                            ;                           ; RegisterFile:registers|Register:r20|read[26], ;
;                                            ;                           ; RegisterFile:registers|Register:r16|read[26], ;
;                                            ;                           ; RegisterFile:registers|Register:r28|read[26], ;
;                                            ;                           ; RegisterFile:registers|Register:r23|read[26], ;
;                                            ;                           ; RegisterFile:registers|Register:r19|read[26], ;
;                                            ;                           ; RegisterFile:registers|Register:r9|read[26],  ;
;                                            ;                           ; RegisterFile:registers|Register:r10|read[26], ;
;                                            ;                           ; RegisterFile:registers|Register:r8|read[26],  ;
;                                            ;                           ; RegisterFile:registers|Register:r11|read[26], ;
;                                            ;                           ; RegisterFile:registers|Register:r14|read[26], ;
;                                            ;                           ; RegisterFile:registers|Register:r13|read[26], ;
;                                            ;                           ; RegisterFile:registers|Register:r12|read[26], ;
;                                            ;                           ; RegisterFile:registers|Register:r15|read[26], ;
;                                            ;                           ; RegisterFile:registers|Register:r10|read[25], ;
;                                            ;                           ; RegisterFile:registers|Register:r9|read[25],  ;
;                                            ;                           ; RegisterFile:registers|Register:r8|read[25],  ;
;                                            ;                           ; RegisterFile:registers|Register:r11|read[25], ;
;                                            ;                           ; RegisterFile:registers|Register:r21|read[25], ;
;                                            ;                           ; RegisterFile:registers|Register:r17|read[25], ;
;                                            ;                           ; RegisterFile:registers|Register:r29|read[25], ;
;                                            ;                           ; RegisterFile:registers|Register:r22|read[25], ;
;                                            ;                           ; RegisterFile:registers|Register:r18|read[25], ;
;                                            ;                           ; RegisterFile:registers|Register:r20|read[25], ;
;                                            ;                           ; RegisterFile:registers|Register:r16|read[25], ;
;                                            ;                           ; RegisterFile:registers|Register:r28|read[25], ;
;                                            ;                           ; RegisterFile:registers|Register:r23|read[25], ;
;                                            ;                           ; RegisterFile:registers|Register:r19|read[25], ;
;                                            ;                           ; RegisterFile:registers|Register:r13|read[25], ;
;                                            ;                           ; RegisterFile:registers|Register:r14|read[25], ;
;                                            ;                           ; RegisterFile:registers|Register:r12|read[25], ;
;                                            ;                           ; RegisterFile:registers|Register:r15|read[25], ;
;                                            ;                           ; RegisterFile:registers|Register:r22|read[24], ;
;                                            ;                           ; RegisterFile:registers|Register:r18|read[24], ;
;                                            ;                           ; RegisterFile:registers|Register:r21|read[24], ;
;                                            ;                           ; RegisterFile:registers|Register:r17|read[24], ;
;                                            ;                           ; RegisterFile:registers|Register:r29|read[24], ;
;                                            ;                           ; RegisterFile:registers|Register:r20|read[24], ;
;                                            ;                           ; RegisterFile:registers|Register:r16|read[24], ;
;                                            ;                           ; RegisterFile:registers|Register:r28|read[24], ;
;                                            ;                           ; RegisterFile:registers|Register:r23|read[24], ;
;                                            ;                           ; RegisterFile:registers|Register:r19|read[24], ;
;                                            ;                           ; RegisterFile:registers|Register:r9|read[24],  ;
;                                            ;                           ; RegisterFile:registers|Register:r10|read[24], ;
;                                            ;                           ; RegisterFile:registers|Register:r8|read[24],  ;
;                                            ;                           ; RegisterFile:registers|Register:r11|read[24], ;
;                                            ;                           ; RegisterFile:registers|Register:r14|read[24], ;
;                                            ;                           ; RegisterFile:registers|Register:r13|read[24], ;
;                                            ;                           ; RegisterFile:registers|Register:r12|read[24], ;
;                                            ;                           ; RegisterFile:registers|Register:r15|read[24], ;
;                                            ;                           ; RegisterFile:registers|Register:r10|read[23], ;
;                                            ;                           ; RegisterFile:registers|Register:r9|read[23],  ;
;                                            ;                           ; RegisterFile:registers|Register:r8|read[23],  ;
;                                            ;                           ; RegisterFile:registers|Register:r11|read[23], ;
;                                            ;                           ; RegisterFile:registers|Register:r21|read[23], ;
;                                            ;                           ; RegisterFile:registers|Register:r17|read[23], ;
;                                            ;                           ; RegisterFile:registers|Register:r29|read[23], ;
;                                            ;                           ; RegisterFile:registers|Register:r22|read[23], ;
;                                            ;                           ; RegisterFile:registers|Register:r18|read[23], ;
;                                            ;                           ; RegisterFile:registers|Register:r20|read[23], ;
;                                            ;                           ; RegisterFile:registers|Register:r16|read[23], ;
;                                            ;                           ; RegisterFile:registers|Register:r28|read[23], ;
;                                            ;                           ; RegisterFile:registers|Register:r23|read[23], ;
;                                            ;                           ; RegisterFile:registers|Register:r19|read[23], ;
;                                            ;                           ; RegisterFile:registers|Register:r13|read[23], ;
;                                            ;                           ; RegisterFile:registers|Register:r14|read[23], ;
;                                            ;                           ; RegisterFile:registers|Register:r12|read[23], ;
;                                            ;                           ; RegisterFile:registers|Register:r15|read[23], ;
;                                            ;                           ; RegisterFile:registers|Register:r22|read[22], ;
;                                            ;                           ; RegisterFile:registers|Register:r18|read[22], ;
;                                            ;                           ; RegisterFile:registers|Register:r21|read[22], ;
;                                            ;                           ; RegisterFile:registers|Register:r17|read[22], ;
;                                            ;                           ; RegisterFile:registers|Register:r29|read[22], ;
;                                            ;                           ; RegisterFile:registers|Register:r20|read[22], ;
;                                            ;                           ; RegisterFile:registers|Register:r16|read[22], ;
;                                            ;                           ; RegisterFile:registers|Register:r28|read[22], ;
;                                            ;                           ; RegisterFile:registers|Register:r23|read[22], ;
;                                            ;                           ; RegisterFile:registers|Register:r19|read[22], ;
;                                            ;                           ; RegisterFile:registers|Register:r9|read[22],  ;
;                                            ;                           ; RegisterFile:registers|Register:r10|read[22], ;
;                                            ;                           ; RegisterFile:registers|Register:r8|read[22],  ;
;                                            ;                           ; RegisterFile:registers|Register:r11|read[22], ;
;                                            ;                           ; RegisterFile:registers|Register:r14|read[22], ;
;                                            ;                           ; RegisterFile:registers|Register:r13|read[22], ;
;                                            ;                           ; RegisterFile:registers|Register:r12|read[22], ;
;                                            ;                           ; RegisterFile:registers|Register:r15|read[22], ;
;                                            ;                           ; RegisterFile:registers|Register:r10|read[21], ;
;                                            ;                           ; RegisterFile:registers|Register:r9|read[21],  ;
;                                            ;                           ; RegisterFile:registers|Register:r8|read[21],  ;
;                                            ;                           ; RegisterFile:registers|Register:r11|read[21], ;
;                                            ;                           ; RegisterFile:registers|Register:r21|read[21], ;
;                                            ;                           ; RegisterFile:registers|Register:r17|read[21], ;
;                                            ;                           ; RegisterFile:registers|Register:r29|read[21], ;
;                                            ;                           ; RegisterFile:registers|Register:r22|read[21], ;
;                                            ;                           ; RegisterFile:registers|Register:r18|read[21], ;
;                                            ;                           ; RegisterFile:registers|Register:r20|read[21], ;
;                                            ;                           ; RegisterFile:registers|Register:r16|read[21], ;
;                                            ;                           ; RegisterFile:registers|Register:r28|read[21], ;
;                                            ;                           ; RegisterFile:registers|Register:r23|read[21], ;
;                                            ;                           ; RegisterFile:registers|Register:r19|read[21], ;
;                                            ;                           ; RegisterFile:registers|Register:r13|read[21], ;
;                                            ;                           ; RegisterFile:registers|Register:r14|read[21], ;
;                                            ;                           ; RegisterFile:registers|Register:r12|read[21], ;
;                                            ;                           ; RegisterFile:registers|Register:r15|read[21], ;
;                                            ;                           ; RegisterFile:registers|Register:r22|read[20], ;
;                                            ;                           ; RegisterFile:registers|Register:r18|read[20], ;
;                                            ;                           ; RegisterFile:registers|Register:r21|read[20], ;
;                                            ;                           ; RegisterFile:registers|Register:r17|read[20], ;
;                                            ;                           ; RegisterFile:registers|Register:r29|read[20], ;
;                                            ;                           ; RegisterFile:registers|Register:r20|read[20], ;
;                                            ;                           ; RegisterFile:registers|Register:r16|read[20], ;
;                                            ;                           ; RegisterFile:registers|Register:r28|read[20], ;
;                                            ;                           ; RegisterFile:registers|Register:r23|read[20], ;
;                                            ;                           ; RegisterFile:registers|Register:r19|read[20], ;
;                                            ;                           ; RegisterFile:registers|Register:r9|read[20],  ;
;                                            ;                           ; RegisterFile:registers|Register:r10|read[20], ;
;                                            ;                           ; RegisterFile:registers|Register:r8|read[20],  ;
;                                            ;                           ; RegisterFile:registers|Register:r11|read[20], ;
;                                            ;                           ; RegisterFile:registers|Register:r14|read[20], ;
;                                            ;                           ; RegisterFile:registers|Register:r13|read[20], ;
;                                            ;                           ; RegisterFile:registers|Register:r12|read[20], ;
;                                            ;                           ; RegisterFile:registers|Register:r15|read[20], ;
;                                            ;                           ; RegisterFile:registers|Register:r10|read[19], ;
;                                            ;                           ; RegisterFile:registers|Register:r9|read[19],  ;
;                                            ;                           ; RegisterFile:registers|Register:r8|read[19],  ;
;                                            ;                           ; RegisterFile:registers|Register:r11|read[19], ;
;                                            ;                           ; RegisterFile:registers|Register:r21|read[19], ;
;                                            ;                           ; RegisterFile:registers|Register:r17|read[19], ;
;                                            ;                           ; RegisterFile:registers|Register:r29|read[19], ;
;                                            ;                           ; RegisterFile:registers|Register:r22|read[19], ;
;                                            ;                           ; RegisterFile:registers|Register:r18|read[19], ;
;                                            ;                           ; RegisterFile:registers|Register:r20|read[19], ;
;                                            ;                           ; RegisterFile:registers|Register:r16|read[19], ;
;                                            ;                           ; RegisterFile:registers|Register:r28|read[19], ;
;                                            ;                           ; RegisterFile:registers|Register:r23|read[19], ;
;                                            ;                           ; RegisterFile:registers|Register:r19|read[19], ;
;                                            ;                           ; RegisterFile:registers|Register:r13|read[19], ;
;                                            ;                           ; RegisterFile:registers|Register:r14|read[19], ;
;                                            ;                           ; RegisterFile:registers|Register:r12|read[19], ;
;                                            ;                           ; RegisterFile:registers|Register:r15|read[19], ;
;                                            ;                           ; RegisterFile:registers|Register:r22|read[18], ;
;                                            ;                           ; RegisterFile:registers|Register:r18|read[18], ;
;                                            ;                           ; RegisterFile:registers|Register:r21|read[18], ;
;                                            ;                           ; RegisterFile:registers|Register:r17|read[18], ;
;                                            ;                           ; RegisterFile:registers|Register:r29|read[18], ;
;                                            ;                           ; RegisterFile:registers|Register:r20|read[18], ;
;                                            ;                           ; RegisterFile:registers|Register:r16|read[18], ;
;                                            ;                           ; RegisterFile:registers|Register:r28|read[18], ;
;                                            ;                           ; RegisterFile:registers|Register:r23|read[18], ;
;                                            ;                           ; RegisterFile:registers|Register:r19|read[18], ;
;                                            ;                           ; RegisterFile:registers|Register:r9|read[18],  ;
;                                            ;                           ; RegisterFile:registers|Register:r10|read[18], ;
;                                            ;                           ; RegisterFile:registers|Register:r8|read[18],  ;
;                                            ;                           ; RegisterFile:registers|Register:r11|read[18], ;
;                                            ;                           ; RegisterFile:registers|Register:r14|read[18], ;
;                                            ;                           ; RegisterFile:registers|Register:r13|read[18], ;
;                                            ;                           ; RegisterFile:registers|Register:r12|read[18], ;
;                                            ;                           ; RegisterFile:registers|Register:r15|read[18], ;
;                                            ;                           ; RegisterFile:registers|Register:r10|read[17], ;
;                                            ;                           ; RegisterFile:registers|Register:r9|read[17],  ;
;                                            ;                           ; RegisterFile:registers|Register:r8|read[17],  ;
;                                            ;                           ; RegisterFile:registers|Register:r11|read[17], ;
;                                            ;                           ; RegisterFile:registers|Register:r21|read[17], ;
;                                            ;                           ; RegisterFile:registers|Register:r17|read[17], ;
;                                            ;                           ; RegisterFile:registers|Register:r29|read[17], ;
;                                            ;                           ; RegisterFile:registers|Register:r22|read[17], ;
;                                            ;                           ; RegisterFile:registers|Register:r18|read[17], ;
;                                            ;                           ; RegisterFile:registers|Register:r20|read[17], ;
;                                            ;                           ; RegisterFile:registers|Register:r16|read[17], ;
;                                            ;                           ; RegisterFile:registers|Register:r28|read[17], ;
;                                            ;                           ; RegisterFile:registers|Register:r23|read[17], ;
;                                            ;                           ; RegisterFile:registers|Register:r19|read[17], ;
;                                            ;                           ; RegisterFile:registers|Register:r13|read[17], ;
;                                            ;                           ; RegisterFile:registers|Register:r14|read[17], ;
;                                            ;                           ; RegisterFile:registers|Register:r12|read[17], ;
;                                            ;                           ; RegisterFile:registers|Register:r15|read[17], ;
;                                            ;                           ; RegisterFile:registers|Register:r22|read[16], ;
;                                            ;                           ; RegisterFile:registers|Register:r18|read[16], ;
;                                            ;                           ; RegisterFile:registers|Register:r21|read[16], ;
;                                            ;                           ; RegisterFile:registers|Register:r17|read[16], ;
;                                            ;                           ; RegisterFile:registers|Register:r29|read[16], ;
;                                            ;                           ; RegisterFile:registers|Register:r20|read[16], ;
;                                            ;                           ; RegisterFile:registers|Register:r16|read[16], ;
;                                            ;                           ; RegisterFile:registers|Register:r28|read[16], ;
;                                            ;                           ; RegisterFile:registers|Register:r23|read[16], ;
;                                            ;                           ; RegisterFile:registers|Register:r19|read[16], ;
;                                            ;                           ; RegisterFile:registers|Register:r9|read[16],  ;
;                                            ;                           ; RegisterFile:registers|Register:r10|read[16], ;
;                                            ;                           ; RegisterFile:registers|Register:r8|read[16],  ;
;                                            ;                           ; RegisterFile:registers|Register:r11|read[16], ;
;                                            ;                           ; RegisterFile:registers|Register:r14|read[16], ;
;                                            ;                           ; RegisterFile:registers|Register:r13|read[16], ;
;                                            ;                           ; RegisterFile:registers|Register:r12|read[16], ;
;                                            ;                           ; RegisterFile:registers|Register:r15|read[16], ;
;                                            ;                           ; RegisterFile:registers|Register:r10|read[15], ;
;                                            ;                           ; RegisterFile:registers|Register:r9|read[15],  ;
;                                            ;                           ; RegisterFile:registers|Register:r8|read[15],  ;
;                                            ;                           ; RegisterFile:registers|Register:r11|read[15], ;
;                                            ;                           ; RegisterFile:registers|Register:r21|read[15], ;
;                                            ;                           ; RegisterFile:registers|Register:r17|read[15], ;
;                                            ;                           ; RegisterFile:registers|Register:r29|read[15], ;
;                                            ;                           ; RegisterFile:registers|Register:r22|read[15], ;
;                                            ;                           ; RegisterFile:registers|Register:r18|read[15], ;
;                                            ;                           ; RegisterFile:registers|Register:r20|read[15], ;
;                                            ;                           ; RegisterFile:registers|Register:r16|read[15], ;
;                                            ;                           ; RegisterFile:registers|Register:r28|read[15], ;
;                                            ;                           ; RegisterFile:registers|Register:r23|read[15], ;
;                                            ;                           ; RegisterFile:registers|Register:r19|read[15], ;
;                                            ;                           ; RegisterFile:registers|Register:r13|read[15], ;
;                                            ;                           ; RegisterFile:registers|Register:r14|read[15], ;
;                                            ;                           ; RegisterFile:registers|Register:r12|read[15], ;
;                                            ;                           ; RegisterFile:registers|Register:r15|read[15], ;
;                                            ;                           ; RegisterFile:registers|Register:r22|read[14], ;
;                                            ;                           ; RegisterFile:registers|Register:r18|read[14], ;
;                                            ;                           ; RegisterFile:registers|Register:r21|read[14], ;
;                                            ;                           ; RegisterFile:registers|Register:r17|read[14], ;
;                                            ;                           ; RegisterFile:registers|Register:r29|read[14], ;
;                                            ;                           ; RegisterFile:registers|Register:r20|read[14], ;
;                                            ;                           ; RegisterFile:registers|Register:r16|read[14], ;
;                                            ;                           ; RegisterFile:registers|Register:r28|read[14], ;
;                                            ;                           ; RegisterFile:registers|Register:r23|read[14], ;
;                                            ;                           ; RegisterFile:registers|Register:r19|read[14], ;
;                                            ;                           ; RegisterFile:registers|Register:r9|read[14],  ;
;                                            ;                           ; RegisterFile:registers|Register:r10|read[14], ;
;                                            ;                           ; RegisterFile:registers|Register:r8|read[14],  ;
;                                            ;                           ; RegisterFile:registers|Register:r11|read[14], ;
;                                            ;                           ; RegisterFile:registers|Register:r14|read[14], ;
;                                            ;                           ; RegisterFile:registers|Register:r13|read[14], ;
;                                            ;                           ; RegisterFile:registers|Register:r12|read[14], ;
;                                            ;                           ; RegisterFile:registers|Register:r15|read[14], ;
;                                            ;                           ; RegisterFile:registers|Register:r10|read[13], ;
;                                            ;                           ; RegisterFile:registers|Register:r9|read[13],  ;
;                                            ;                           ; RegisterFile:registers|Register:r8|read[13],  ;
;                                            ;                           ; RegisterFile:registers|Register:r11|read[13], ;
;                                            ;                           ; RegisterFile:registers|Register:r21|read[13], ;
;                                            ;                           ; RegisterFile:registers|Register:r17|read[13], ;
;                                            ;                           ; RegisterFile:registers|Register:r29|read[13], ;
;                                            ;                           ; RegisterFile:registers|Register:r22|read[13], ;
;                                            ;                           ; RegisterFile:registers|Register:r18|read[13], ;
;                                            ;                           ; RegisterFile:registers|Register:r20|read[13], ;
;                                            ;                           ; RegisterFile:registers|Register:r16|read[13], ;
;                                            ;                           ; RegisterFile:registers|Register:r28|read[13], ;
;                                            ;                           ; RegisterFile:registers|Register:r23|read[13], ;
;                                            ;                           ; RegisterFile:registers|Register:r19|read[13], ;
;                                            ;                           ; RegisterFile:registers|Register:r13|read[13], ;
;                                            ;                           ; RegisterFile:registers|Register:r14|read[13], ;
;                                            ;                           ; RegisterFile:registers|Register:r12|read[13], ;
;                                            ;                           ; RegisterFile:registers|Register:r15|read[13], ;
;                                            ;                           ; RegisterFile:registers|Register:r22|read[12], ;
;                                            ;                           ; RegisterFile:registers|Register:r18|read[12], ;
;                                            ;                           ; RegisterFile:registers|Register:r21|read[12], ;
;                                            ;                           ; RegisterFile:registers|Register:r17|read[12], ;
;                                            ;                           ; RegisterFile:registers|Register:r29|read[12], ;
;                                            ;                           ; RegisterFile:registers|Register:r20|read[12], ;
;                                            ;                           ; RegisterFile:registers|Register:r16|read[12], ;
;                                            ;                           ; RegisterFile:registers|Register:r28|read[12], ;
;                                            ;                           ; RegisterFile:registers|Register:r23|read[12], ;
;                                            ;                           ; RegisterFile:registers|Register:r19|read[12], ;
;                                            ;                           ; RegisterFile:registers|Register:r9|read[12],  ;
;                                            ;                           ; RegisterFile:registers|Register:r10|read[12], ;
;                                            ;                           ; RegisterFile:registers|Register:r8|read[12],  ;
;                                            ;                           ; RegisterFile:registers|Register:r11|read[12], ;
;                                            ;                           ; RegisterFile:registers|Register:r14|read[12], ;
;                                            ;                           ; RegisterFile:registers|Register:r13|read[12], ;
;                                            ;                           ; RegisterFile:registers|Register:r12|read[12], ;
;                                            ;                           ; RegisterFile:registers|Register:r15|read[12], ;
;                                            ;                           ; RegisterFile:registers|Register:r10|read[11], ;
;                                            ;                           ; RegisterFile:registers|Register:r9|read[11],  ;
;                                            ;                           ; RegisterFile:registers|Register:r8|read[11],  ;
;                                            ;                           ; RegisterFile:registers|Register:r11|read[11], ;
;                                            ;                           ; RegisterFile:registers|Register:r21|read[11], ;
;                                            ;                           ; RegisterFile:registers|Register:r17|read[11], ;
;                                            ;                           ; RegisterFile:registers|Register:r29|read[11], ;
;                                            ;                           ; RegisterFile:registers|Register:r22|read[11], ;
;                                            ;                           ; RegisterFile:registers|Register:r18|read[11], ;
;                                            ;                           ; RegisterFile:registers|Register:r20|read[11], ;
;                                            ;                           ; RegisterFile:registers|Register:r16|read[11], ;
;                                            ;                           ; RegisterFile:registers|Register:r28|read[11], ;
;                                            ;                           ; RegisterFile:registers|Register:r23|read[11], ;
;                                            ;                           ; RegisterFile:registers|Register:r19|read[11], ;
;                                            ;                           ; RegisterFile:registers|Register:r13|read[11], ;
;                                            ;                           ; RegisterFile:registers|Register:r14|read[11], ;
;                                            ;                           ; RegisterFile:registers|Register:r12|read[11], ;
;                                            ;                           ; RegisterFile:registers|Register:r15|read[11], ;
;                                            ;                           ; RegisterFile:registers|Register:r22|read[10], ;
;                                            ;                           ; RegisterFile:registers|Register:r18|read[10], ;
;                                            ;                           ; RegisterFile:registers|Register:r21|read[10], ;
;                                            ;                           ; RegisterFile:registers|Register:r17|read[10], ;
;                                            ;                           ; RegisterFile:registers|Register:r29|read[10], ;
;                                            ;                           ; RegisterFile:registers|Register:r20|read[10], ;
;                                            ;                           ; RegisterFile:registers|Register:r16|read[10], ;
;                                            ;                           ; RegisterFile:registers|Register:r28|read[10], ;
;                                            ;                           ; RegisterFile:registers|Register:r23|read[10], ;
;                                            ;                           ; RegisterFile:registers|Register:r19|read[10], ;
;                                            ;                           ; RegisterFile:registers|Register:r9|read[10],  ;
;                                            ;                           ; RegisterFile:registers|Register:r10|read[10], ;
;                                            ;                           ; RegisterFile:registers|Register:r8|read[10],  ;
;                                            ;                           ; RegisterFile:registers|Register:r11|read[10], ;
;                                            ;                           ; RegisterFile:registers|Register:r14|read[10], ;
;                                            ;                           ; RegisterFile:registers|Register:r13|read[10], ;
;                                            ;                           ; RegisterFile:registers|Register:r12|read[10], ;
;                                            ;                           ; RegisterFile:registers|Register:r15|read[10], ;
;                                            ;                           ; RegisterFile:registers|Register:r10|read[9],  ;
;                                            ;                           ; RegisterFile:registers|Register:r9|read[9],   ;
;                                            ;                           ; RegisterFile:registers|Register:r8|read[9],   ;
;                                            ;                           ; RegisterFile:registers|Register:r11|read[9],  ;
;                                            ;                           ; RegisterFile:registers|Register:r21|read[9],  ;
;                                            ;                           ; RegisterFile:registers|Register:r17|read[9],  ;
;                                            ;                           ; RegisterFile:registers|Register:r29|read[9],  ;
;                                            ;                           ; RegisterFile:registers|Register:r22|read[9],  ;
;                                            ;                           ; RegisterFile:registers|Register:r18|read[9],  ;
;                                            ;                           ; RegisterFile:registers|Register:r20|read[9],  ;
;                                            ;                           ; RegisterFile:registers|Register:r16|read[9],  ;
;                                            ;                           ; RegisterFile:registers|Register:r28|read[9],  ;
;                                            ;                           ; RegisterFile:registers|Register:r23|read[9],  ;
;                                            ;                           ; RegisterFile:registers|Register:r19|read[9],  ;
;                                            ;                           ; RegisterFile:registers|Register:r13|read[9],  ;
;                                            ;                           ; RegisterFile:registers|Register:r14|read[9],  ;
;                                            ;                           ; RegisterFile:registers|Register:r12|read[9],  ;
;                                            ;                           ; RegisterFile:registers|Register:r15|read[9],  ;
;                                            ;                           ; RegisterFile:registers|Register:r22|read[8],  ;
;                                            ;                           ; RegisterFile:registers|Register:r18|read[8],  ;
;                                            ;                           ; RegisterFile:registers|Register:r21|read[8],  ;
;                                            ;                           ; RegisterFile:registers|Register:r17|read[8],  ;
;                                            ;                           ; RegisterFile:registers|Register:r29|read[8],  ;
;                                            ;                           ; RegisterFile:registers|Register:r20|read[8],  ;
;                                            ;                           ; RegisterFile:registers|Register:r16|read[8],  ;
;                                            ;                           ; RegisterFile:registers|Register:r28|read[8],  ;
;                                            ;                           ; RegisterFile:registers|Register:r23|read[8],  ;
;                                            ;                           ; RegisterFile:registers|Register:r19|read[8],  ;
;                                            ;                           ; RegisterFile:registers|Register:r9|read[8],   ;
;                                            ;                           ; RegisterFile:registers|Register:r10|read[8],  ;
;                                            ;                           ; RegisterFile:registers|Register:r8|read[8],   ;
;                                            ;                           ; RegisterFile:registers|Register:r11|read[8],  ;
;                                            ;                           ; RegisterFile:registers|Register:r14|read[8],  ;
;                                            ;                           ; RegisterFile:registers|Register:r13|read[8],  ;
;                                            ;                           ; RegisterFile:registers|Register:r12|read[8],  ;
;                                            ;                           ; RegisterFile:registers|Register:r15|read[8],  ;
;                                            ;                           ; RegisterFile:registers|Register:r10|read[7],  ;
;                                            ;                           ; RegisterFile:registers|Register:r9|read[7],   ;
;                                            ;                           ; RegisterFile:registers|Register:r8|read[7],   ;
;                                            ;                           ; RegisterFile:registers|Register:r11|read[7],  ;
;                                            ;                           ; RegisterFile:registers|Register:r21|read[7],  ;
;                                            ;                           ; RegisterFile:registers|Register:r17|read[7],  ;
;                                            ;                           ; RegisterFile:registers|Register:r29|read[7],  ;
;                                            ;                           ; RegisterFile:registers|Register:r22|read[7],  ;
;                                            ;                           ; RegisterFile:registers|Register:r18|read[7],  ;
;                                            ;                           ; RegisterFile:registers|Register:r20|read[7],  ;
;                                            ;                           ; RegisterFile:registers|Register:r16|read[7],  ;
;                                            ;                           ; RegisterFile:registers|Register:r28|read[7],  ;
;                                            ;                           ; RegisterFile:registers|Register:r23|read[7],  ;
;                                            ;                           ; RegisterFile:registers|Register:r19|read[7],  ;
;                                            ;                           ; RegisterFile:registers|Register:r13|read[7],  ;
;                                            ;                           ; RegisterFile:registers|Register:r14|read[7],  ;
;                                            ;                           ; RegisterFile:registers|Register:r12|read[7],  ;
;                                            ;                           ; RegisterFile:registers|Register:r15|read[7],  ;
;                                            ;                           ; RegisterFile:registers|Register:r22|read[6],  ;
;                                            ;                           ; RegisterFile:registers|Register:r18|read[6],  ;
;                                            ;                           ; RegisterFile:registers|Register:r21|read[6],  ;
;                                            ;                           ; RegisterFile:registers|Register:r17|read[6],  ;
;                                            ;                           ; RegisterFile:registers|Register:r29|read[6],  ;
;                                            ;                           ; RegisterFile:registers|Register:r20|read[6],  ;
;                                            ;                           ; RegisterFile:registers|Register:r16|read[6],  ;
;                                            ;                           ; RegisterFile:registers|Register:r28|read[6],  ;
;                                            ;                           ; RegisterFile:registers|Register:r23|read[6],  ;
;                                            ;                           ; RegisterFile:registers|Register:r19|read[6],  ;
;                                            ;                           ; RegisterFile:registers|Register:r9|read[6],   ;
;                                            ;                           ; RegisterFile:registers|Register:r10|read[6],  ;
;                                            ;                           ; RegisterFile:registers|Register:r8|read[6],   ;
;                                            ;                           ; RegisterFile:registers|Register:r11|read[6],  ;
;                                            ;                           ; RegisterFile:registers|Register:r14|read[6],  ;
;                                            ;                           ; RegisterFile:registers|Register:r13|read[6],  ;
;                                            ;                           ; RegisterFile:registers|Register:r12|read[6],  ;
;                                            ;                           ; RegisterFile:registers|Register:r15|read[6],  ;
;                                            ;                           ; RegisterFile:registers|Register:r10|read[5],  ;
;                                            ;                           ; RegisterFile:registers|Register:r9|read[5],   ;
;                                            ;                           ; RegisterFile:registers|Register:r8|read[5],   ;
;                                            ;                           ; RegisterFile:registers|Register:r11|read[5],  ;
;                                            ;                           ; RegisterFile:registers|Register:r21|read[5],  ;
;                                            ;                           ; RegisterFile:registers|Register:r17|read[5],  ;
;                                            ;                           ; RegisterFile:registers|Register:r29|read[5],  ;
;                                            ;                           ; RegisterFile:registers|Register:r22|read[5],  ;
;                                            ;                           ; RegisterFile:registers|Register:r18|read[5],  ;
;                                            ;                           ; RegisterFile:registers|Register:r20|read[5],  ;
;                                            ;                           ; RegisterFile:registers|Register:r16|read[5],  ;
;                                            ;                           ; RegisterFile:registers|Register:r28|read[5],  ;
;                                            ;                           ; RegisterFile:registers|Register:r23|read[5],  ;
;                                            ;                           ; RegisterFile:registers|Register:r19|read[5],  ;
;                                            ;                           ; RegisterFile:registers|Register:r13|read[5],  ;
;                                            ;                           ; RegisterFile:registers|Register:r14|read[5],  ;
;                                            ;                           ; RegisterFile:registers|Register:r12|read[5],  ;
;                                            ;                           ; RegisterFile:registers|Register:r15|read[5],  ;
;                                            ;                           ; RegisterFile:registers|Register:r22|read[4],  ;
;                                            ;                           ; RegisterFile:registers|Register:r18|read[4],  ;
;                                            ;                           ; RegisterFile:registers|Register:r21|read[4],  ;
;                                            ;                           ; RegisterFile:registers|Register:r17|read[4],  ;
;                                            ;                           ; RegisterFile:registers|Register:r29|read[4],  ;
;                                            ;                           ; RegisterFile:registers|Register:r20|read[4],  ;
;                                            ;                           ; RegisterFile:registers|Register:r16|read[4],  ;
;                                            ;                           ; RegisterFile:registers|Register:r28|read[4],  ;
;                                            ;                           ; RegisterFile:registers|Register:r23|read[4],  ;
;                                            ;                           ; RegisterFile:registers|Register:r19|read[4],  ;
;                                            ;                           ; RegisterFile:registers|Register:r9|read[4],   ;
;                                            ;                           ; RegisterFile:registers|Register:r10|read[4],  ;
;                                            ;                           ; RegisterFile:registers|Register:r8|read[4],   ;
;                                            ;                           ; RegisterFile:registers|Register:r11|read[4],  ;
;                                            ;                           ; RegisterFile:registers|Register:r14|read[4],  ;
;                                            ;                           ; RegisterFile:registers|Register:r13|read[4],  ;
;                                            ;                           ; RegisterFile:registers|Register:r12|read[4],  ;
;                                            ;                           ; RegisterFile:registers|Register:r15|read[4],  ;
;                                            ;                           ; RegisterFile:registers|Register:r10|read[3],  ;
;                                            ;                           ; RegisterFile:registers|Register:r9|read[3],   ;
;                                            ;                           ; RegisterFile:registers|Register:r8|read[3],   ;
;                                            ;                           ; RegisterFile:registers|Register:r11|read[3],  ;
;                                            ;                           ; RegisterFile:registers|Register:r21|read[3],  ;
;                                            ;                           ; RegisterFile:registers|Register:r17|read[3],  ;
;                                            ;                           ; RegisterFile:registers|Register:r29|read[3],  ;
;                                            ;                           ; RegisterFile:registers|Register:r22|read[3],  ;
;                                            ;                           ; RegisterFile:registers|Register:r18|read[3],  ;
;                                            ;                           ; RegisterFile:registers|Register:r20|read[3],  ;
;                                            ;                           ; RegisterFile:registers|Register:r16|read[3],  ;
;                                            ;                           ; RegisterFile:registers|Register:r28|read[3],  ;
;                                            ;                           ; RegisterFile:registers|Register:r23|read[3],  ;
;                                            ;                           ; RegisterFile:registers|Register:r19|read[3],  ;
;                                            ;                           ; RegisterFile:registers|Register:r13|read[3],  ;
;                                            ;                           ; RegisterFile:registers|Register:r14|read[3],  ;
;                                            ;                           ; RegisterFile:registers|Register:r12|read[3],  ;
;                                            ;                           ; RegisterFile:registers|Register:r15|read[3],  ;
;                                            ;                           ; RegisterFile:registers|Register:r22|read[2],  ;
;                                            ;                           ; RegisterFile:registers|Register:r18|read[2],  ;
;                                            ;                           ; RegisterFile:registers|Register:r21|read[2],  ;
;                                            ;                           ; RegisterFile:registers|Register:r17|read[2],  ;
;                                            ;                           ; RegisterFile:registers|Register:r29|read[2],  ;
;                                            ;                           ; RegisterFile:registers|Register:r20|read[2],  ;
;                                            ;                           ; RegisterFile:registers|Register:r16|read[2],  ;
;                                            ;                           ; RegisterFile:registers|Register:r28|read[2],  ;
;                                            ;                           ; RegisterFile:registers|Register:r23|read[2],  ;
;                                            ;                           ; RegisterFile:registers|Register:r19|read[2],  ;
;                                            ;                           ; RegisterFile:registers|Register:r9|read[2],   ;
;                                            ;                           ; RegisterFile:registers|Register:r10|read[2],  ;
;                                            ;                           ; RegisterFile:registers|Register:r8|read[2],   ;
;                                            ;                           ; RegisterFile:registers|Register:r11|read[2],  ;
;                                            ;                           ; RegisterFile:registers|Register:r14|read[2],  ;
;                                            ;                           ; RegisterFile:registers|Register:r13|read[2],  ;
;                                            ;                           ; RegisterFile:registers|Register:r12|read[2],  ;
;                                            ;                           ; RegisterFile:registers|Register:r15|read[2]   ;
+--------------------------------------------+---------------------------+-----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 254   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 254   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions               ;
+---------------------------+-------------------------+------+
; Register Name             ; Megafunction            ; Type ;
+---------------------------+-------------------------+------+
; RAM:memory|dataOut[0..31] ; RAM:memory|memory_rtl_0 ; RAM  ;
+---------------------------+-------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 8:1                ; 30 bits   ; 150 LEs       ; 120 LEs              ; 30 LEs                 ; No         ; |Lab8|ALU:logic|Mux2                              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Lab8|Mux:op2Mux|out[10]                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab8|Mux:op2Mux|out[0]                           ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |Lab8|RegisterFile:registers|Multiplexer:u2|Mux26 ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |Lab8|RegisterFile:registers|Multiplexer:u3|Mux0  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for RAM:memory|altsyncram:memory_rtl_0|altsyncram_mm71:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:memory|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                 ;
; WIDTH_A                            ; 32                   ; Untyped                 ;
; WIDTHAD_A                          ; 5                    ; Untyped                 ;
; NUMWORDS_A                         ; 32                   ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 1                    ; Untyped                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_mm71      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                               ;
+-------------------------------------------+------------------------------------+
; Name                                      ; Value                              ;
+-------------------------------------------+------------------------------------+
; Number of entity instances                ; 1                                  ;
; Entity Instance                           ; RAM:memory|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                        ;
;     -- WIDTH_A                            ; 32                                 ;
;     -- NUMWORDS_A                         ; 32                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                       ;
;     -- WIDTH_B                            ; 1                                  ;
;     -- NUMWORDS_B                         ; 1                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ;
+-------------------------------------------+------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:registers|Multiplexer:u3" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; I0   ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:registers|Multiplexer:u2" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; I0   ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:registers|Decoder:u1"                                                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; out[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PCID:instructions|ALU:offsetAdder"                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; funcSel ; Input  ; Info     ; Stuck at GND                                                                                             ;
; status  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PCID:instructions|ALU:fourAdder"                                                                                    ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; operand1[31..3] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; operand1[1..0]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; operand1[2]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; funcSel         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; status          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "PCID:instructions|ROM:instructionMemory" ;
+--------+-------+----------+-----------------------------------------+
; Port   ; Type  ; Severity ; Details                                 ;
+--------+-------+----------+-----------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                            ;
+--------+-------+----------+-----------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 207                         ;
; cycloneiii_ff         ; 254                         ;
;     ENA               ; 254                         ;
; cycloneiii_io_obuf    ; 64                          ;
; cycloneiii_lcell_comb ; 757                         ;
;     arith             ; 61                          ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 31                          ;
;     normal            ; 696                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 76                          ;
;         3 data inputs ; 92                          ;
;         4 data inputs ; 525                         ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 15.60                       ;
; Average LUT depth     ; 9.97                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon May 02 08:23:38 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab8 -c Lab8
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10463): Verilog HDL Declaration warning at Lab8.v(38): "logic" is SystemVerilog-2005 keyword File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file lab8.v
    Info (12023): Found entity 1: Lab8 File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pcid.v
    Info (12023): Found entity 1: PCID File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/PCID.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instructiondecoder.v
    Info (12023): Found entity 1: InstructionDecoder File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/InstructionDecoder.v Line: 1
Warning (12090): Entity "Mux" obtained from "Mux.v" instead of from Quartus Prime megafunction library File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux.v
    Info (12023): Found entity 1: Mux File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file programcounter.v
    Info (12023): Found entity 1: ProgramCounter File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: ROM File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab8_testbench.v
    Info (12023): Found entity 1: Lab8_testbench File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8_testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder.v
    Info (12023): Found entity 1: Decoder File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplexer.v
    Info (12023): Found entity 1: Multiplexer File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: Register File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.v
    Info (12023): Found entity 1: RegisterFile File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/RegisterFile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: RAM File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/RAM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file immgen.v
    Info (12023): Found entity 1: immGen File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at Lab8.v(32): created implicit net for "clearAll" File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v Line: 32
Info (12127): Elaborating entity "Lab8" for the top level hierarchy
Info (12128): Elaborating entity "PCID" for hierarchy "PCID:instructions" File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v Line: 30
Info (12128): Elaborating entity "ProgramCounter" for hierarchy "PCID:instructions|ProgramCounter:PC" File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/PCID.v Line: 18
Info (12128): Elaborating entity "ROM" for hierarchy "PCID:instructions|ROM:instructionMemory" File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/PCID.v Line: 20
Warning (10762): Verilog HDL Case Statement warning at ROM.v(13): can't check case statement for completeness because the case expression has too many possible states File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 13
Warning (10270): Verilog HDL Case Statement warning at ROM.v(13): incomplete case statement has no default case item File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at ROM.v(11): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 11
Info (10041): Inferred latch for "out[0]" at ROM.v(25) File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
Info (10041): Inferred latch for "out[1]" at ROM.v(25) File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
Info (10041): Inferred latch for "out[2]" at ROM.v(25) File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
Info (10041): Inferred latch for "out[3]" at ROM.v(25) File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
Info (10041): Inferred latch for "out[4]" at ROM.v(25) File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
Info (10041): Inferred latch for "out[5]" at ROM.v(25) File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
Info (10041): Inferred latch for "out[6]" at ROM.v(25) File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
Info (10041): Inferred latch for "out[7]" at ROM.v(25) File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
Info (10041): Inferred latch for "out[8]" at ROM.v(25) File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
Info (10041): Inferred latch for "out[9]" at ROM.v(25) File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
Info (10041): Inferred latch for "out[10]" at ROM.v(25) File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
Info (10041): Inferred latch for "out[11]" at ROM.v(25) File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
Info (10041): Inferred latch for "out[12]" at ROM.v(25) File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
Info (10041): Inferred latch for "out[13]" at ROM.v(25) File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
Info (10041): Inferred latch for "out[14]" at ROM.v(25) File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
Info (10041): Inferred latch for "out[15]" at ROM.v(25) File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
Info (10041): Inferred latch for "out[16]" at ROM.v(25) File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
Info (10041): Inferred latch for "out[17]" at ROM.v(25) File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
Info (10041): Inferred latch for "out[18]" at ROM.v(25) File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
Info (10041): Inferred latch for "out[19]" at ROM.v(25) File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
Info (10041): Inferred latch for "out[20]" at ROM.v(25) File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
Info (10041): Inferred latch for "out[21]" at ROM.v(25) File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
Info (10041): Inferred latch for "out[22]" at ROM.v(25) File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
Info (10041): Inferred latch for "out[23]" at ROM.v(25) File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
Info (10041): Inferred latch for "out[24]" at ROM.v(25) File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
Info (10041): Inferred latch for "out[25]" at ROM.v(25) File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
Info (10041): Inferred latch for "out[26]" at ROM.v(25) File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
Info (10041): Inferred latch for "out[27]" at ROM.v(25) File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
Info (10041): Inferred latch for "out[28]" at ROM.v(25) File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
Info (10041): Inferred latch for "out[29]" at ROM.v(25) File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
Info (10041): Inferred latch for "out[30]" at ROM.v(25) File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
Info (10041): Inferred latch for "out[31]" at ROM.v(25) File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
Info (12128): Elaborating entity "InstructionDecoder" for hierarchy "PCID:instructions|InstructionDecoder:id" File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/PCID.v Line: 22
Info (12128): Elaborating entity "ALU" for hierarchy "PCID:instructions|ALU:fourAdder" File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/PCID.v Line: 24
Info (12128): Elaborating entity "Mux" for hierarchy "PCID:instructions|Mux:PCmux" File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/PCID.v Line: 28
Info (12128): Elaborating entity "RegisterFile" for hierarchy "RegisterFile:registers" File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v Line: 32
Info (12128): Elaborating entity "Decoder" for hierarchy "RegisterFile:registers|Decoder:u1" File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/RegisterFile.v Line: 18
Info (12128): Elaborating entity "Multiplexer" for hierarchy "RegisterFile:registers|Multiplexer:u2" File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/RegisterFile.v Line: 27
Info (12128): Elaborating entity "Register" for hierarchy "RegisterFile:registers|Register:r1" File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/RegisterFile.v Line: 34
Info (12128): Elaborating entity "immGen" for hierarchy "immGen:imm" File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v Line: 34
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:memory" File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v Line: 40
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "immGen:imm|immOut[4]" feeding internal logic into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v Line: 5
    Warning (13049): Converted tri-state buffer "immGen:imm|immOut[3]" feeding internal logic into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v Line: 5
    Warning (13049): Converted tri-state buffer "immGen:imm|immOut[2]" feeding internal logic into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v Line: 5
    Warning (13049): Converted tri-state buffer "immGen:imm|immOut[1]" feeding internal logic into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v Line: 5
    Warning (13049): Converted tri-state buffer "immGen:imm|immOut[0]" feeding internal logic into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v Line: 5
    Warning (13049): Converted tri-state buffer "immGen:imm|immOut[5]" feeding internal logic into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v Line: 5
    Warning (13049): Converted tri-state buffer "immGen:imm|immOut[6]" feeding internal logic into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v Line: 5
    Warning (13049): Converted tri-state buffer "immGen:imm|immOut[7]" feeding internal logic into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v Line: 5
    Warning (13049): Converted tri-state buffer "immGen:imm|immOut[8]" feeding internal logic into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v Line: 5
    Warning (13049): Converted tri-state buffer "immGen:imm|immOut[9]" feeding internal logic into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v Line: 5
    Warning (13049): Converted tri-state buffer "immGen:imm|immOut[10]" feeding internal logic into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v Line: 5
    Warning (13049): Converted tri-state buffer "immGen:imm|immOut[12]" feeding internal logic into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v Line: 5
    Warning (13049): Converted tri-state buffer "immGen:imm|immOut[13]" feeding internal logic into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v Line: 5
    Warning (13049): Converted tri-state buffer "immGen:imm|immOut[14]" feeding internal logic into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v Line: 5
    Warning (13049): Converted tri-state buffer "immGen:imm|immOut[15]" feeding internal logic into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v Line: 5
    Warning (13049): Converted tri-state buffer "immGen:imm|immOut[16]" feeding internal logic into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v Line: 5
    Warning (13049): Converted tri-state buffer "immGen:imm|immOut[17]" feeding internal logic into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v Line: 5
    Warning (13049): Converted tri-state buffer "immGen:imm|immOut[18]" feeding internal logic into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v Line: 5
    Warning (13049): Converted tri-state buffer "immGen:imm|immOut[19]" feeding internal logic into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v Line: 5
    Warning (13049): Converted tri-state buffer "immGen:imm|immOut[20]" feeding internal logic into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v Line: 5
    Warning (13049): Converted tri-state buffer "immGen:imm|immOut[21]" feeding internal logic into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v Line: 5
    Warning (13049): Converted tri-state buffer "immGen:imm|immOut[22]" feeding internal logic into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v Line: 5
    Warning (13049): Converted tri-state buffer "immGen:imm|immOut[23]" feeding internal logic into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v Line: 5
    Warning (13049): Converted tri-state buffer "immGen:imm|immOut[24]" feeding internal logic into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v Line: 5
    Warning (13049): Converted tri-state buffer "immGen:imm|immOut[25]" feeding internal logic into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v Line: 5
    Warning (13049): Converted tri-state buffer "immGen:imm|immOut[26]" feeding internal logic into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v Line: 5
    Warning (13049): Converted tri-state buffer "immGen:imm|immOut[27]" feeding internal logic into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v Line: 5
    Warning (13049): Converted tri-state buffer "immGen:imm|immOut[28]" feeding internal logic into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v Line: 5
    Warning (13049): Converted tri-state buffer "immGen:imm|immOut[29]" feeding internal logic into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v Line: 5
    Warning (13049): Converted tri-state buffer "immGen:imm|immOut[30]" feeding internal logic into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v Line: 5
    Warning (13049): Converted tri-state buffer "immGen:imm|immOut[31]" feeding internal logic into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v Line: 5
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:memory|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "RAM:memory|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "RAM:memory|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mm71.tdf
    Info (12023): Found entity 1: altsyncram_mm71 File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/db/altsyncram_mm71.tdf Line: 28
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13044): Always-enabled tri-state buffer(s) removed
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "PCID:instructions|ROM:instructionMemory|out[0]" to the node "instr[0]" into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "PCID:instructions|ROM:instructionMemory|out[1]" to the node "instr[1]" into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 5
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "PCID:instructions|ROM:instructionMemory|out[4]" to the node "instr[4]" into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "PCID:instructions|ROM:instructionMemory|out[5]" to the node "instr[5]" into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "PCID:instructions|ROM:instructionMemory|out[13]" to the node "instr[13]" into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "PCID:instructions|ROM:instructionMemory|out[7]" to the node "instr[7]" into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "PCID:instructions|ROM:instructionMemory|out[8]" to the node "instr[8]" into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "PCID:instructions|ROM:instructionMemory|out[9]" to the node "instr[9]" into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "PCID:instructions|ROM:instructionMemory|out[15]" to the node "instr[15]" into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "PCID:instructions|ROM:instructionMemory|out[16]" to the node "instr[16]" into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "PCID:instructions|ROM:instructionMemory|out[17]" to the node "instr[17]" into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "PCID:instructions|ROM:instructionMemory|out[20]" to the node "instr[20]" into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "PCID:instructions|ROM:instructionMemory|out[21]" to the node "instr[21]" into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "PCID:instructions|ROM:instructionMemory|out[22]" to the node "instr[22]" into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
Warning (13050): Open-drain buffer(s) that do not directly drive top-level pin(s) are removed
    Warning (13051): Converted the fanout from the open-drain buffer "PCID:instructions|ROM:instructionMemory|out[10]" to the node "RegisterFile:registers|Decoder:u1|out" into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 5
    Warning (13051): Converted the fanout from the open-drain buffer "PCID:instructions|ROM:instructionMemory|out[11]" to the node "RegisterFile:registers|Decoder:u1|out" into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 5
    Warning (13051): Converted the fanout from the open-drain buffer "PCID:instructions|ROM:instructionMemory|out[18]" to the node "RegisterFile:registers|Multiplexer:u2|Mux26" into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 5
    Warning (13051): Converted the fanout from the open-drain buffer "PCID:instructions|ROM:instructionMemory|out[19]" to the node "RegisterFile:registers|Multiplexer:u2|Mux26" into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 5
    Warning (13051): Converted the fanout from the open-drain buffer "PCID:instructions|ROM:instructionMemory|out[23]" to the node "RegisterFile:registers|Multiplexer:u3|Mux0" into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 5
    Warning (13051): Converted the fanout from the open-drain buffer "PCID:instructions|ROM:instructionMemory|out[24]" to the node "RegisterFile:registers|Multiplexer:u3|Mux0" into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 5
    Warning (13051): Converted the fanout from the open-drain buffer "PCID:instructions|ROM:instructionMemory|out[25]" to the node "Mux:op2Mux|out[5]" into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 5
    Warning (13051): Converted the fanout from the open-drain buffer "PCID:instructions|ROM:instructionMemory|out[26]" to the node "Mux:op2Mux|out[5]" into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 5
    Warning (13051): Converted the fanout from the open-drain buffer "PCID:instructions|ROM:instructionMemory|out[27]" to the node "Mux:op2Mux|out[6]" into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 5
    Warning (13051): Converted the fanout from the open-drain buffer "PCID:instructions|ROM:instructionMemory|out[28]" to the node "Mux:op2Mux|out[7]" into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 5
    Warning (13051): Converted the fanout from the open-drain buffer "PCID:instructions|ROM:instructionMemory|out[29]" to the node "Mux:op2Mux|out[8]" into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 5
    Warning (13051): Converted the fanout from the open-drain buffer "PCID:instructions|ROM:instructionMemory|out[30]" to the node "Mux:op2Mux|out[9]" into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 5
    Warning (13051): Converted the fanout from the open-drain buffer "PCID:instructions|ROM:instructionMemory|out[31]" to the node "immGen:imm|Mux11" into a wire File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 5
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "immGen:imm|immOut[11]" to the node "Mux:op2Mux|out[11]" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "PCID:instructions|ROM:instructionMemory|out[7]" to the node "RegisterFile:registers|Decoder:u1|out[31]" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
    Warning (13047): Converted the fan-out from the tri-state buffer "PCID:instructions|ROM:instructionMemory|out[8]" to the node "RegisterFile:registers|Decoder:u1|out" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
    Warning (13047): Converted the fan-out from the tri-state buffer "PCID:instructions|ROM:instructionMemory|out[9]" to the node "RegisterFile:registers|Decoder:u1|out" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
    Warning (13047): Converted the fan-out from the tri-state buffer "PCID:instructions|ROM:instructionMemory|out[15]" to the node "RegisterFile:registers|Multiplexer:u2|Mux26" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
    Warning (13047): Converted the fan-out from the tri-state buffer "PCID:instructions|ROM:instructionMemory|out[16]" to the node "RegisterFile:registers|Multiplexer:u2|Mux26" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
    Warning (13047): Converted the fan-out from the tri-state buffer "PCID:instructions|ROM:instructionMemory|out[17]" to the node "RegisterFile:registers|Multiplexer:u2|Mux26" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
    Warning (13047): Converted the fan-out from the tri-state buffer "PCID:instructions|ROM:instructionMemory|out[20]" to the node "RegisterFile:registers|Multiplexer:u3|Mux0" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
    Warning (13047): Converted the fan-out from the tri-state buffer "PCID:instructions|ROM:instructionMemory|out[21]" to the node "RegisterFile:registers|Multiplexer:u3|Mux0" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
    Warning (13047): Converted the fan-out from the tri-state buffer "PCID:instructions|ROM:instructionMemory|out[22]" to the node "RegisterFile:registers|Multiplexer:u3|Mux0" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u3|out[0]" to the node "Mux:op2Mux|out[0]" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u2|out[0]" to the node "ALU:logic|out" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u2|out[1]" to the node "ALU:logic|out" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u3|out[31]" to the node "Mux:op2Mux|out[31]" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u2|out[31]" to the node "ALU:logic|out" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u3|out[30]" to the node "Mux:op2Mux|out[30]" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u2|out[30]" to the node "ALU:logic|out" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u3|out[29]" to the node "Mux:op2Mux|out[29]" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u2|out[29]" to the node "ALU:logic|out" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u3|out[28]" to the node "Mux:op2Mux|out[28]" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u2|out[28]" to the node "ALU:logic|out" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u3|out[27]" to the node "Mux:op2Mux|out[27]" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u2|out[27]" to the node "ALU:logic|out" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u3|out[26]" to the node "Mux:op2Mux|out[26]" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u2|out[26]" to the node "ALU:logic|out" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u3|out[25]" to the node "Mux:op2Mux|out[25]" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u2|out[25]" to the node "ALU:logic|out" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u3|out[24]" to the node "Mux:op2Mux|out[24]" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u2|out[24]" to the node "ALU:logic|out" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u3|out[23]" to the node "Mux:op2Mux|out[23]" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u2|out[23]" to the node "ALU:logic|out" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u3|out[22]" to the node "Mux:op2Mux|out[22]" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u2|out[22]" to the node "ALU:logic|out" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u3|out[21]" to the node "Mux:op2Mux|out[21]" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u2|out[21]" to the node "ALU:logic|out" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u3|out[20]" to the node "Mux:op2Mux|out[20]" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u2|out[20]" to the node "ALU:logic|out" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u3|out[19]" to the node "Mux:op2Mux|out[19]" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u2|out[19]" to the node "ALU:logic|out" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u3|out[18]" to the node "Mux:op2Mux|out[18]" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u2|out[18]" to the node "ALU:logic|out" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u3|out[17]" to the node "Mux:op2Mux|out[17]" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u2|out[17]" to the node "ALU:logic|out" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u3|out[16]" to the node "Mux:op2Mux|out[16]" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u2|out[16]" to the node "ALU:logic|out" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u3|out[15]" to the node "Mux:op2Mux|out[15]" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u2|out[15]" to the node "ALU:logic|out" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u3|out[14]" to the node "Mux:op2Mux|out[14]" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u2|out[14]" to the node "ALU:logic|out" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u3|out[13]" to the node "Mux:op2Mux|out[13]" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u2|out[13]" to the node "ALU:logic|out" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u3|out[12]" to the node "Mux:op2Mux|out[12]" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u2|out[12]" to the node "ALU:logic|out" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u3|out[11]" to the node "Mux:op2Mux|out[11]" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u2|out[11]" to the node "ALU:logic|out" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u3|out[10]" to the node "Mux:op2Mux|out[10]" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u2|out[10]" to the node "ALU:logic|out" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u3|out[9]" to the node "Mux:op2Mux|out[9]" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u2|out[9]" to the node "ALU:logic|out" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u3|out[8]" to the node "Mux:op2Mux|out[8]" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u2|out[8]" to the node "ALU:logic|out" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u3|out[7]" to the node "Mux:op2Mux|out[7]" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u2|out[7]" to the node "ALU:logic|out" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u3|out[6]" to the node "Mux:op2Mux|out[6]" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u2|out[6]" to the node "ALU:logic|out" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u3|out[5]" to the node "Mux:op2Mux|out[5]" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u2|out[5]" to the node "ALU:logic|out" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u3|out[4]" to the node "Mux:op2Mux|out[4]" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u2|out[4]" to the node "ALU:logic|out" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u3|out[3]" to the node "Mux:op2Mux|out[3]" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u2|out[3]" to the node "ALU:logic|out" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u3|out[2]" to the node "Mux:op2Mux|out[2]" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u2|out[2]" to the node "ALU:logic|out" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "RegisterFile:registers|Multiplexer:u3|out[1]" to the node "Mux:op2Mux|out[1]" into an OR gate File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v Line: 12
Warning (13030): Reduced the following open-drain buffers that are fed by GND
    Warning (13031): Reduced fanout from the always-enabled open-drain buffer "PCID:instructions|ROM:instructionMemory|out[2]" to the output pin "instr[2]" to GND File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
    Warning (13031): Reduced fanout from the always-enabled open-drain buffer "PCID:instructions|ROM:instructionMemory|out[3]" to the output pin "instr[3]" to GND File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 5
    Warning (13031): Reduced fanout from the always-enabled open-drain buffer "PCID:instructions|ROM:instructionMemory|out[6]" to the output pin "instr[6]" to GND File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 5
    Warning (13031): Reduced fanout from the always-enabled open-drain buffer "PCID:instructions|ROM:instructionMemory|out[12]" to the output pin "instr[12]" to GND File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 5
    Warning (13031): Reduced fanout from the always-enabled open-drain buffer "PCID:instructions|ROM:instructionMemory|out[14]" to the output pin "instr[14]" to GND File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 5
    Warning (13031): Reduced fanout from the always-enabled open-drain buffer "PCID:instructions|ROM:instructionMemory|out[10]" to the output pin "instr[10]" to GND File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 5
    Warning (13031): Reduced fanout from the always-enabled open-drain buffer "PCID:instructions|ROM:instructionMemory|out[11]" to the output pin "instr[11]" to GND File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 5
    Warning (13031): Reduced fanout from the always-enabled open-drain buffer "PCID:instructions|ROM:instructionMemory|out[18]" to the output pin "instr[18]" to GND File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 5
    Warning (13031): Reduced fanout from the always-enabled open-drain buffer "PCID:instructions|ROM:instructionMemory|out[19]" to the output pin "instr[19]" to GND File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 5
    Warning (13031): Reduced fanout from the always-enabled open-drain buffer "PCID:instructions|ROM:instructionMemory|out[23]" to the output pin "instr[23]" to GND File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 5
    Warning (13031): Reduced fanout from the always-enabled open-drain buffer "PCID:instructions|ROM:instructionMemory|out[24]" to the output pin "instr[24]" to GND File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 5
    Warning (13031): Reduced fanout from the always-enabled open-drain buffer "PCID:instructions|ROM:instructionMemory|out[25]" to the output pin "instr[25]" to GND File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 5
    Warning (13031): Reduced fanout from the always-enabled open-drain buffer "PCID:instructions|ROM:instructionMemory|out[26]" to the output pin "instr[26]" to GND File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 5
    Warning (13031): Reduced fanout from the always-enabled open-drain buffer "PCID:instructions|ROM:instructionMemory|out[27]" to the output pin "instr[27]" to GND File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 5
    Warning (13031): Reduced fanout from the always-enabled open-drain buffer "PCID:instructions|ROM:instructionMemory|out[28]" to the output pin "instr[28]" to GND File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 5
    Warning (13031): Reduced fanout from the always-enabled open-drain buffer "PCID:instructions|ROM:instructionMemory|out[29]" to the output pin "instr[29]" to GND File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 5
    Warning (13031): Reduced fanout from the always-enabled open-drain buffer "PCID:instructions|ROM:instructionMemory|out[30]" to the output pin "instr[30]" to GND File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 5
    Warning (13031): Reduced fanout from the always-enabled open-drain buffer "PCID:instructions|ROM:instructionMemory|out[31]" to the output pin "instr[31]" to GND File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 5
Warning (13012): Latch PCID:instructions|ROM:instructionMemory|out[4]$latch has unsafe behavior File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCID:instructions|ProgramCounter:PC|out[2] File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v Line: 12
Warning (13012): Latch PCID:instructions|ROM:instructionMemory|out[5]$latch has unsafe behavior File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCID:instructions|ProgramCounter:PC|out[2] File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v Line: 12
Warning (13012): Latch PCID:instructions|ROM:instructionMemory|out[7]$latch has unsafe behavior File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCID:instructions|ProgramCounter:PC|out[2] File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v Line: 12
Warning (13012): Latch PCID:instructions|ROM:instructionMemory|out[8]$latch has unsafe behavior File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCID:instructions|ProgramCounter:PC|out[2] File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v Line: 12
Warning (13012): Latch PCID:instructions|ROM:instructionMemory|out[9]$latch has unsafe behavior File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCID:instructions|ProgramCounter:PC|out[2] File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v Line: 12
Warning (13012): Latch PCID:instructions|ROM:instructionMemory|out[13]$latch has unsafe behavior File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCID:instructions|ProgramCounter:PC|out[2] File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v Line: 12
Warning (13012): Latch PCID:instructions|ROM:instructionMemory|out[15]$latch has unsafe behavior File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCID:instructions|ProgramCounter:PC|out[2] File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v Line: 12
Warning (13012): Latch PCID:instructions|ROM:instructionMemory|out[16]$latch has unsafe behavior File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCID:instructions|ProgramCounter:PC|out[2] File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v Line: 12
Warning (13012): Latch PCID:instructions|ROM:instructionMemory|out[17]$latch has unsafe behavior File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCID:instructions|ProgramCounter:PC|out[2] File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v Line: 12
Warning (13012): Latch PCID:instructions|ROM:instructionMemory|out[20]$latch has unsafe behavior File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCID:instructions|ProgramCounter:PC|out[2] File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v Line: 12
Warning (13012): Latch PCID:instructions|ROM:instructionMemory|out[21]$latch has unsafe behavior File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCID:instructions|ProgramCounter:PC|out[2] File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v Line: 12
Warning (13012): Latch PCID:instructions|ROM:instructionMemory|out[22]$latch has unsafe behavior File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCID:instructions|ProgramCounter:PC|out[2] File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v Line: 12
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "instr[0]" is stuck at VCC File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v Line: 7
    Warning (13410): Pin "instr[1]" is stuck at VCC File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v Line: 7
    Warning (13410): Pin "instr[2]" is stuck at GND File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v Line: 7
    Warning (13410): Pin "instr[3]" is stuck at GND File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v Line: 7
    Warning (13410): Pin "instr[6]" is stuck at GND File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v Line: 7
    Warning (13410): Pin "instr[10]" is stuck at GND File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v Line: 7
    Warning (13410): Pin "instr[11]" is stuck at GND File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v Line: 7
    Warning (13410): Pin "instr[12]" is stuck at GND File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v Line: 7
    Warning (13410): Pin "instr[14]" is stuck at GND File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v Line: 7
    Warning (13410): Pin "instr[18]" is stuck at GND File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v Line: 7
    Warning (13410): Pin "instr[19]" is stuck at GND File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v Line: 7
    Warning (13410): Pin "instr[23]" is stuck at GND File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v Line: 7
    Warning (13410): Pin "instr[24]" is stuck at GND File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v Line: 7
    Warning (13410): Pin "instr[25]" is stuck at GND File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v Line: 7
    Warning (13410): Pin "instr[26]" is stuck at GND File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v Line: 7
    Warning (13410): Pin "instr[27]" is stuck at GND File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v Line: 7
    Warning (13410): Pin "instr[28]" is stuck at GND File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v Line: 7
    Warning (13410): Pin "instr[29]" is stuck at GND File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v Line: 7
    Warning (13410): Pin "instr[30]" is stuck at GND File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v Line: 7
    Warning (13410): Pin "instr[31]" is stuck at GND File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v Line: 7
Info (286030): Timing-Driven Synthesis is running
Info (17049): 193 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/output_files/Lab8.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rst" File: C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v Line: 4
Info (21057): Implemented 1218 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 194 output pins
    Info (21061): Implemented 979 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 210 warnings
    Info: Peak virtual memory: 4777 megabytes
    Info: Processing ended: Mon May 02 08:23:54 2022
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/output_files/Lab8.map.smsg.


