==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.342 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.891 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/tomatrix.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 15.924 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>& ap_int_base<4, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<12, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>& ap_int_base<12, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<12, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<12, false>(ap_int_base<12, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<12, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<12, false>(ap_int_base<12, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_uint<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_uint<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:46:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<12, false>(ap_int_base<12, false> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_uint<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:45:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_uint<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_uint<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_uint<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:38:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_uint<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:35:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_uint<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_uint<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_uint<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_uint<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_uint<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_uint<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_uint<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_uint<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_uint<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_uint<12>, int)' (../../src/./read_mem_seq.hpp:38:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_uint<12>, int)' (../../src/./read_mem_seq.hpp:35:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_uint<12>, int)' (../../src/./read_mem_seq.hpp:32:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_uint<12>, int)' (../../src/./read_mem_seq.hpp:28:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_uint<12>, int)' (../../src/./read_mem_seq.hpp:25:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_uint<12>, int)' (../../src/./read_mem_seq.hpp:22:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_uint<12>, int)' (../../src/./read_mem_seq.hpp:18:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_uint<12>, int)' (../../src/./read_mem_seq.hpp:15:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_uint<12>, int)' (../../src/./read_mem_seq.hpp:12:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<15, true>(ap_int_base<15, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<8> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:57)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<8> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<8> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<8> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<8> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:57)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<8> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<8> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<8> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:19)
INFO: [HLS 214-178] Inlining function 'frommatrix(ap_int<8> (*) [9][44], ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<8> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_uint<12>, ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<8> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_int<16>*, ap_int<8> (*) [1][44])' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<8> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 8-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.095 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_3' (../../src/tomatrix.cpp:31) in function 'flt_interleave_manual_seq' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_2' (../../src/tomatrix.cpp:43) in function 'flt_interleave_manual_seq' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../../src/./read_mem_seq.hpp:42:3) in function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_2' (../../src/tomatrix.cpp:31:5) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_32_1' (../../src/tomatrix.cpp:32:29) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (../../src/tomatrix.cpp:44:29) in function 'flt_interleave_manual_seq'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmpx.V' (../../src/tomatrix.cpp:35:22)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x3.V' (../../src/./write_mem_seq.hpp:25:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x4.V' (../../src/./write_mem_seq.hpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x5.V' (../../src/./write_mem_seq.hpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x6.V' (../../src/./write_mem_seq.hpp:35:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x7.V' (../../src/./write_mem_seq.hpp:38:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x8.V' (../../src/./write_mem_seq.hpp:41:17)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../../src/interleave_manual_seq.cpp:36:14)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/tomatrix.cpp:47:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flt_interleave_manual_seq' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:20) on 'x_idx_V', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:20) on 'x_sel_V', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln35_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_seq'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 2, function 'read_seq'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
WARNING: [HLS 200-880] The II Violation in module 'flt_interleave_manual_seq_Pipeline_WRITE' (loop 'WRITE'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('rhs', ../../src/interleave_manual_seq.cpp:36) to 'read_seq' and 'call' operation ('lhs', ../../src/interleave_manual_seq.cpp:36) to 'read_seq'.
WARNING: [HLS 200-880] The II Violation in module 'flt_interleave_manual_seq_Pipeline_WRITE' (loop 'WRITE'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('rhs', ../../src/interleave_manual_seq.cpp:36) to 'read_seq' and 'call' operation ('lhs', ../../src/interleave_manual_seq.cpp:36) to 'read_seq'.
WARNING: [HLS 200-880] The II Violation in module 'flt_interleave_manual_seq_Pipeline_WRITE' (loop 'WRITE'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('rhs', ../../src/interleave_manual_seq.cpp:36) to 'read_seq' and 'call' operation ('lhs', ../../src/interleave_manual_seq.cpp:36) to 'read_seq'.
WARNING: [HLS 200-880] The II Violation in module 'flt_interleave_manual_seq_Pipeline_WRITE' (loop 'WRITE'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('rhs', ../../src/interleave_manual_seq.cpp:36) to 'read_seq' and 'call' operation ('lhs', ../../src/interleave_manual_seq.cpp:36) to 'read_seq'.
WARNING: [HLS 200-880] The II Violation in module 'flt_interleave_manual_seq_Pipeline_WRITE' (loop 'WRITE'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'call' operation ('rhs', ../../src/interleave_manual_seq.cpp:37) to 'read_seq' and 'call' operation ('lhs', ../../src/interleave_manual_seq.cpp:36) to 'read_seq'.
WARNING: [HLS 200-880] The II Violation in module 'flt_interleave_manual_seq_Pipeline_WRITE' (loop 'WRITE'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'call' operation ('rhs', ../../src/interleave_manual_seq.cpp:38) to 'read_seq' and 'call' operation ('lhs', ../../src/interleave_manual_seq.cpp:36) to 'read_seq'.
WARNING: [HLS 200-880] The II Violation in module 'flt_interleave_manual_seq_Pipeline_WRITE' (loop 'WRITE'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between 'call' operation ('rhs', ../../src/interleave_manual_seq.cpp:38) to 'read_seq' and 'call' operation ('lhs', ../../src/interleave_manual_seq.cpp:36) to 'read_seq'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 18, Depth = 19, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln47) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' pipeline 'VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8s_4ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_seq' pipeline 'read_seq' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_45_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_6ns_6ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flt_interleave_manual_seq' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_flt_interleave_manual_seq_ap_int_8_9_44_ap_int_8_1_44_bool_x' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_sel_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_idx_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 1.174 GB.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_x_x0_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpy_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpx_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.076 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.614 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for flt_interleave_manual_seq.
INFO: [VLOG 209-307] Generating Verilog RTL for flt_interleave_manual_seq.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 177.83 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 28.222 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 30.272 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 16.78 seconds; current allocated memory: 1.930 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 18.767 seconds; peak allocated memory: 1.176 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 16.713 seconds; current allocated memory: 1.602 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 18.647 seconds; peak allocated memory: 1.176 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-330] Aborting co-simulation: top function 'flt_interleave_manual_seq' is not invoked in the test bench.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 16.675 seconds; current allocated memory: 2.258 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 18.551 seconds; peak allocated memory: 1.175 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-330] Aborting co-simulation: top function 'flt_interleave_manual_seq' is not invoked in the test bench.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 17.008 seconds; current allocated memory: 1.797 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.175 seconds; peak allocated memory: 1.176 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 16.77 seconds; current allocated memory: 1.738 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 18.826 seconds; peak allocated memory: 1.175 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/tomatrix.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 17.033 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>& ap_int_base<4, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<12, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>& ap_int_base<12, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<12, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<12, false>(ap_int_base<12, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<12, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<12, false>(ap_int_base<12, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_uint<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_uint<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:46:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<12, false>(ap_int_base<12, false> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_uint<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:45:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_uint<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_uint<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_uint<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:38:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_uint<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:35:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_uint<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_uint<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_uint<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_uint<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_uint<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_uint<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_uint<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_uint<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_uint<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_uint<12>, int)' (../../src/./read_mem_seq.hpp:40:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_uint<12>, int)' (../../src/./read_mem_seq.hpp:37:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_uint<12>, int)' (../../src/./read_mem_seq.hpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_uint<12>, int)' (../../src/./read_mem_seq.hpp:30:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_uint<12>, int)' (../../src/./read_mem_seq.hpp:27:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_uint<12>, int)' (../../src/./read_mem_seq.hpp:24:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_uint<12>, int)' (../../src/./read_mem_seq.hpp:20:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_uint<12>, int)' (../../src/./read_mem_seq.hpp:17:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_uint<12>, int)' (../../src/./read_mem_seq.hpp:14:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<15, true>(ap_int_base<15, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_uint<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_uint<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_uint<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_uint<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_uint<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_uint<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:52)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_uint<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:33)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_uint<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:37)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_uint<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:18)
INFO: [HLS 214-178] Inlining function 'frommatrix(ap_int<8> (*) [9][44], ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_uint<12>, ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_int<16>*, ap_int<16> (*) [1][44])' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 16-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.924 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_3' (../../src/tomatrix.cpp:31) in function 'flt_interleave_manual_seq' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_2' (../../src/tomatrix.cpp:43) in function 'flt_interleave_manual_seq' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_2' (../../src/tomatrix.cpp:31:5) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_32_1' (../../src/tomatrix.cpp:32:29) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (../../src/tomatrix.cpp:44:29) in function 'flt_interleave_manual_seq'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmpx.V' (../../src/tomatrix.cpp:35:22)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x3.V' (../../src/./write_mem_seq.hpp:25:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x4.V' (../../src/./write_mem_seq.hpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x5.V' (../../src/./write_mem_seq.hpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x6.V' (../../src/./write_mem_seq.hpp:35:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x7.V' (../../src/./write_mem_seq.hpp:38:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x8.V' (../../src/./write_mem_seq.hpp:41:17)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../../src/interleave_manual_seq.cpp:36:14)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/tomatrix.cpp:47:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flt_interleave_manual_seq' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:20) on 'x_idx_V', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:20) on 'x_sel_V', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln35_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln47) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' pipeline 'VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8s_4ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_45_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_6ns_6ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flt_interleave_manual_seq' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_flt_interleave_manual_seq_ap_int_8_9_44_ap_int_16_1_44_bool_x' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_sel_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_idx_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.174 GB.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_x_x0_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpy_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpx_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.891 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.548 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for flt_interleave_manual_seq.
INFO: [VLOG 209-307] Generating Verilog RTL for flt_interleave_manual_seq.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 155.14 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 28.03 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 30.211 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 17.783 seconds; current allocated memory: 1.543 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.754 seconds; peak allocated memory: 1.176 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/tomatrix.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 16.346 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>& ap_int_base<4, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<12, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>& ap_int_base<12, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<12, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<12, false>(ap_int_base<12, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<12, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<12, false>(ap_int_base<12, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::write_seq(ap_uint<12>, ap_uint<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'interleave_mem_seq<ap_uint<8>, 3564>::write_seq(ap_uint<12>, ap_uint<8>*)' (../../src/./write_mem_seq.hpp:46:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<12, false>(ap_int_base<12, false> const&, int)' into 'interleave_mem_seq<ap_uint<8>, 3564>::write_seq(ap_uint<12>, ap_uint<8>*)' (../../src/./write_mem_seq.hpp:45:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::write_seq(ap_uint<12>, ap_uint<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator++(int)' into 'interleave_mem_seq<ap_uint<8>, 3564>::write_seq(ap_uint<12>, ap_uint<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::write_seq(ap_uint<12>, ap_uint<8>*)' (../../src/./write_mem_seq.hpp:38:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::write_seq(ap_uint<12>, ap_uint<8>*)' (../../src/./write_mem_seq.hpp:35:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::write_seq(ap_uint<12>, ap_uint<8>*)' (../../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::write_seq(ap_uint<12>, ap_uint<8>*)' (../../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::write_seq(ap_uint<12>, ap_uint<8>*)' (../../src/./write_mem_seq.hpp:25:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::write_seq(ap_uint<12>, ap_uint<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::write_seq(ap_uint<12>, ap_uint<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::write_seq(ap_uint<12>, ap_uint<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::write_seq(ap_uint<12>, ap_uint<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator++(int)' into 'interleave_mem_seq<ap_uint<8>, 3564>::write_seq(ap_uint<12>, ap_uint<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::write_seq(ap_uint<12>, ap_uint<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::read_seq(ap_uint<12>, int)' (../../src/./read_mem_seq.hpp:40:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::read_seq(ap_uint<12>, int)' (../../src/./read_mem_seq.hpp:37:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::read_seq(ap_uint<12>, int)' (../../src/./read_mem_seq.hpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::read_seq(ap_uint<12>, int)' (../../src/./read_mem_seq.hpp:30:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::read_seq(ap_uint<12>, int)' (../../src/./read_mem_seq.hpp:27:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::read_seq(ap_uint<12>, int)' (../../src/./read_mem_seq.hpp:24:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::read_seq(ap_uint<12>, int)' (../../src/./read_mem_seq.hpp:20:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::read_seq(ap_uint<12>, int)' (../../src/./read_mem_seq.hpp:17:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::read_seq(ap_uint<12>, int)' (../../src/./read_mem_seq.hpp:14:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::plus operator+<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::plus operator+<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::ap_int_base<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::RType<8, false>::plus operator+<9, false, 8, false>(ap_int_base<9, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<9, false>::RType<8, false>::plus operator+<9, false, 8, false>(ap_int_base<9, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<10, false>(ap_int_base<10, false> const&)' into 'ap_int_base<10, false>::RType<8, false>::plus operator+<10, false, 8, false>(ap_int_base<10, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<10, false>::RType<8, false>::plus operator+<10, false, 8, false>(ap_int_base<10, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<8, false>::plus operator+<11, false, 8, false>(ap_int_base<11, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<11, false>::RType<8, false>::plus operator+<11, false, 8, false>(ap_int_base<11, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::ap_int_base<12, false>(ap_int_base<12, false> const&)' into 'ap_int_base<12, false>::RType<8, false>::plus operator+<12, false, 8, false>(ap_int_base<12, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<12, false>::RType<8, false>::plus operator+<12, false, 8, false>(ap_int_base<12, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::ap_int_base<13, false>(ap_int_base<13, false> const&)' into 'ap_int_base<13, false>::RType<8, false>::plus operator+<13, false, 8, false>(ap_int_base<13, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<13, false>::RType<8, false>::plus operator+<13, false, 8, false>(ap_int_base<13, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<14, false>::RType<8, false>::plus operator+<14, false, 8, false>(ap_int_base<14, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<14, false>::RType<8, false>::plus operator+<14, false, 8, false>(ap_int_base<14, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<15, false>(ap_int_base<15, false> const&)' into 'ap_int_base<15, false>::RType<8, false>::plus operator+<15, false, 8, false>(ap_int_base<15, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<15, false>::RType<8, false>::plus operator+<15, false, 8, false>(ap_int_base<15, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::RType<8, false>::plus operator+<15, false, 8, false>(ap_int_base<15, false> const&, ap_int_base<8, false> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_uint<8>, 3564>::read_seq(ap_uint<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::RType<8, false>::plus operator+<14, false, 8, false>(ap_int_base<14, false> const&, ap_int_base<8, false> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_uint<8>, 3564>::read_seq(ap_uint<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::RType<8, false>::plus operator+<13, false, 8, false>(ap_int_base<13, false> const&, ap_int_base<8, false> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_uint<8>, 3564>::read_seq(ap_uint<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::RType<8, false>::plus operator+<12, false, 8, false>(ap_int_base<12, false> const&, ap_int_base<8, false> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_uint<8>, 3564>::read_seq(ap_uint<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<8, false>::plus operator+<11, false, 8, false>(ap_int_base<11, false> const&, ap_int_base<8, false> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_uint<8>, 3564>::read_seq(ap_uint<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::RType<8, false>::plus operator+<10, false, 8, false>(ap_int_base<10, false> const&, ap_int_base<8, false> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_uint<8>, 3564>::read_seq(ap_uint<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<8, false>::plus operator+<9, false, 8, false>(ap_int_base<9, false> const&, ap_int_base<8, false> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:52)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_uint<8>, 3564>::read_seq(ap_uint<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::plus operator+<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:33)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_uint<8>, 3564>::read_seq(ap_uint<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:37)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_uint<8>, 3564>::read_seq(ap_uint<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:18)
INFO: [HLS 214-178] Inlining function 'frommatrix(ap_int<8> (*) [9][44], ap_uint<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_uint<8>, 3564>::write_seq(ap_uint<12>, ap_uint<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_uint<16>*, ap_int<16> (*) [1][44])' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 16-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.592 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_3' (../../src/tomatrix.cpp:31) in function 'flt_interleave_manual_seq' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_2' (../../src/tomatrix.cpp:43) in function 'flt_interleave_manual_seq' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_2' (../../src/tomatrix.cpp:31:5) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_32_1' (../../src/tomatrix.cpp:32:29) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (../../src/tomatrix.cpp:44:29) in function 'flt_interleave_manual_seq'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmpx.V' (../../src/tomatrix.cpp:35:22)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x3.V' (../../src/./write_mem_seq.hpp:25:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x4.V' (../../src/./write_mem_seq.hpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x5.V' (../../src/./write_mem_seq.hpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x6.V' (../../src/./write_mem_seq.hpp:35:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x7.V' (../../src/./write_mem_seq.hpp:38:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x8.V' (../../src/./write_mem_seq.hpp:41:17)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../../src/interleave_manual_seq.cpp:36:14)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/tomatrix.cpp:47:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flt_interleave_manual_seq' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:20) on 'x_idx_V', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:20) on 'x_sel_V', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln229_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln47) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' pipeline 'VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8s_4ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_45_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_6ns_6ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flt_interleave_manual_seq' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_flt_interleave_manual_seq_ap_int_8_9_44_ap_int_16_1_44_bool_x' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_sel_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_idx_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.174 GB.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_x_x0_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpy_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpx_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.839 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for flt_interleave_manual_seq.
INFO: [VLOG 209-307] Generating Verilog RTL for flt_interleave_manual_seq.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 155.14 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 26.602 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 28.706 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.565 seconds; current allocated memory: 0.008 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.724 seconds; peak allocated memory: 1.172 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/tomatrix.cpp' ... 
WARNING: [HLS 207-5550] unexpected pragma parameter 'II' (../../src/tomatrix.cpp:21:20)
WARNING: [HLS 207-5550] unexpected pragma parameter 'II' (../../src/tomatrix.cpp:23:20)
WARNING: [HLS 207-5550] unexpected pragma parameter 'II' (../../src/tomatrix.cpp:25:20)
WARNING: [HLS 207-5550] unexpected pragma parameter 'II' (../../src/tomatrix.cpp:36:20)
WARNING: [HLS 207-5550] unexpected pragma parameter 'II' (../../src/tomatrix.cpp:38:20)
WARNING: [HLS 207-5550] unexpected pragma parameter 'II' (../../src/tomatrix.cpp:40:20)
WARNING: [HLS 207-5550] unexpected pragma parameter 'II' (../../src/tomatrix.cpp:51:20)
WARNING: [HLS 207-5550] unexpected pragma parameter 'II' (../../src/tomatrix.cpp:53:20)
WARNING: [HLS 207-5550] unexpected pragma parameter 'II' (../../src/tomatrix.cpp:55:20)
WARNING: [HLS 207-5550] unexpected pragma parameter 'II' (../../src/tomatrix.cpp:66:20)
WARNING: [HLS 207-5550] unexpected pragma parameter 'II' (../../src/tomatrix.cpp:68:20)
WARNING: [HLS 207-5550] unexpected pragma parameter 'II' (../../src/tomatrix.cpp:70:20)
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 16.909 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>& ap_int_base<4, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<12, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>& ap_int_base<12, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<12, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<12, false>(ap_int_base<12, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<12, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<12, false>(ap_int_base<12, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::write_seq(ap_uint<12>, ap_uint<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'interleave_mem_seq<ap_uint<8>, 3564>::write_seq(ap_uint<12>, ap_uint<8>*)' (../../src/./write_mem_seq.hpp:46:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<12, false>(ap_int_base<12, false> const&, int)' into 'interleave_mem_seq<ap_uint<8>, 3564>::write_seq(ap_uint<12>, ap_uint<8>*)' (../../src/./write_mem_seq.hpp:45:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::write_seq(ap_uint<12>, ap_uint<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator++(int)' into 'interleave_mem_seq<ap_uint<8>, 3564>::write_seq(ap_uint<12>, ap_uint<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::write_seq(ap_uint<12>, ap_uint<8>*)' (../../src/./write_mem_seq.hpp:38:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::write_seq(ap_uint<12>, ap_uint<8>*)' (../../src/./write_mem_seq.hpp:35:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::write_seq(ap_uint<12>, ap_uint<8>*)' (../../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::write_seq(ap_uint<12>, ap_uint<8>*)' (../../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::write_seq(ap_uint<12>, ap_uint<8>*)' (../../src/./write_mem_seq.hpp:25:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::write_seq(ap_uint<12>, ap_uint<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::write_seq(ap_uint<12>, ap_uint<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::write_seq(ap_uint<12>, ap_uint<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::write_seq(ap_uint<12>, ap_uint<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator++(int)' into 'interleave_mem_seq<ap_uint<8>, 3564>::write_seq(ap_uint<12>, ap_uint<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::write_seq(ap_uint<12>, ap_uint<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::read_seq(ap_uint<12>, int)' (../../src/./read_mem_seq.hpp:40:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::read_seq(ap_uint<12>, int)' (../../src/./read_mem_seq.hpp:37:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::read_seq(ap_uint<12>, int)' (../../src/./read_mem_seq.hpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::read_seq(ap_uint<12>, int)' (../../src/./read_mem_seq.hpp:30:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::read_seq(ap_uint<12>, int)' (../../src/./read_mem_seq.hpp:27:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::read_seq(ap_uint<12>, int)' (../../src/./read_mem_seq.hpp:24:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::read_seq(ap_uint<12>, int)' (../../src/./read_mem_seq.hpp:20:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::read_seq(ap_uint<12>, int)' (../../src/./read_mem_seq.hpp:17:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_uint<8>, 3564>::read_seq(ap_uint<12>, int)' (../../src/./read_mem_seq.hpp:14:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::plus operator+<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::plus operator+<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::ap_int_base<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::RType<8, false>::plus operator+<9, false, 8, false>(ap_int_base<9, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<9, false>::RType<8, false>::plus operator+<9, false, 8, false>(ap_int_base<9, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<10, false>(ap_int_base<10, false> const&)' into 'ap_int_base<10, false>::RType<8, false>::plus operator+<10, false, 8, false>(ap_int_base<10, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<10, false>::RType<8, false>::plus operator+<10, false, 8, false>(ap_int_base<10, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<8, false>::plus operator+<11, false, 8, false>(ap_int_base<11, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<11, false>::RType<8, false>::plus operator+<11, false, 8, false>(ap_int_base<11, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::ap_int_base<12, false>(ap_int_base<12, false> const&)' into 'ap_int_base<12, false>::RType<8, false>::plus operator+<12, false, 8, false>(ap_int_base<12, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<12, false>::RType<8, false>::plus operator+<12, false, 8, false>(ap_int_base<12, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::ap_int_base<13, false>(ap_int_base<13, false> const&)' into 'ap_int_base<13, false>::RType<8, false>::plus operator+<13, false, 8, false>(ap_int_base<13, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<13, false>::RType<8, false>::plus operator+<13, false, 8, false>(ap_int_base<13, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<14, false>::RType<8, false>::plus operator+<14, false, 8, false>(ap_int_base<14, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<14, false>::RType<8, false>::plus operator+<14, false, 8, false>(ap_int_base<14, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<15, false>(ap_int_base<15, false> const&)' into 'ap_int_base<15, false>::RType<8, false>::plus operator+<15, false, 8, false>(ap_int_base<15, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<15, false>::RType<8, false>::plus operator+<15, false, 8, false>(ap_int_base<15, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::RType<8, false>::plus operator+<15, false, 8, false>(ap_int_base<15, false> const&, ap_int_base<8, false> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_uint<8>, 3564>::read_seq(ap_uint<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::RType<8, false>::plus operator+<14, false, 8, false>(ap_int_base<14, false> const&, ap_int_base<8, false> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_uint<8>, 3564>::read_seq(ap_uint<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::RType<8, false>::plus operator+<13, false, 8, false>(ap_int_base<13, false> const&, ap_int_base<8, false> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_uint<8>, 3564>::read_seq(ap_uint<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::RType<8, false>::plus operator+<12, false, 8, false>(ap_int_base<12, false> const&, ap_int_base<8, false> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_uint<8>, 3564>::read_seq(ap_uint<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<8, false>::plus operator+<11, false, 8, false>(ap_int_base<11, false> const&, ap_int_base<8, false> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_uint<8>, 3564>::read_seq(ap_uint<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::RType<8, false>::plus operator+<10, false, 8, false>(ap_int_base<10, false> const&, ap_int_base<8, false> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_uint<8>, 3564>::read_seq(ap_uint<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<8, false>::plus operator+<9, false, 8, false>(ap_int_base<9, false> const&, ap_int_base<8, false> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:52)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_uint<8>, 3564>::read_seq(ap_uint<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::plus operator+<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:33)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_uint<8>, 3564>::read_seq(ap_uint<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:37)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_uint<8>, 3564>::read_seq(ap_uint<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:18)
INFO: [HLS 214-178] Inlining function 'frommatrix(ap_int<8> (*) [9][44], ap_uint<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_uint<8>, 3564>::write_seq(ap_uint<12>, ap_uint<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_uint<16>*, ap_int<16> (*) [1][44])' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 16-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.561 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_3' (../../src/tomatrix.cpp:34) in function 'flt_interleave_manual_seq' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_52_2' (../../src/tomatrix.cpp:49) in function 'flt_interleave_manual_seq' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_2' (../../src/tomatrix.cpp:34:5) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_1' (../../src/tomatrix.cpp:35:29) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_1' (../../src/tomatrix.cpp:50:29) in function 'flt_interleave_manual_seq'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmpx.V' (../../src/tomatrix.cpp:41:13)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x3.V' (../../src/./write_mem_seq.hpp:25:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x4.V' (../../src/./write_mem_seq.hpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x5.V' (../../src/./write_mem_seq.hpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x6.V' (../../src/./write_mem_seq.hpp:35:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x7.V' (../../src/./write_mem_seq.hpp:38:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x8.V' (../../src/./write_mem_seq.hpp:41:17)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../../src/interleave_manual_seq.cpp:36:14)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/tomatrix.cpp:56:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flt_interleave_manual_seq' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:20) on 'x_idx_V', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:20) on 'x_sel_V', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln229_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln56) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_1_VITIS_LOOP_52_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_50_1_VITIS_LOOP_52_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3' pipeline 'VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8s_4ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2' pipeline 'VITIS_LOOP_50_1_VITIS_LOOP_52_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_6ns_6ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flt_interleave_manual_seq' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_flt_interleave_manual_seq_ap_int_8_9_44_ap_int_16_1_44_bool_x' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_sel_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_idx_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_x_x0_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpy_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpx_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.761 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.578 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for flt_interleave_manual_seq.
INFO: [VLOG 209-307] Generating Verilog RTL for flt_interleave_manual_seq.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 155.14 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 27.184 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 29.601 seconds; peak allocated memory: 1.173 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 16.929 seconds; current allocated memory: 1.438 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.001 seconds; peak allocated memory: 1.176 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/tomatrix.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 16.879 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>& ap_int_base<4, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<12, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:46:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:45:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:38:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:35:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:40:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:37:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:30:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:27:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:24:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:20:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:17:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:14:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<15, true>(ap_int_base<15, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:52)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:33)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:37)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:18)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../../src/interleave_manual_seq.cpp:18:1)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_2' is marked as complete unroll implied by the pipeline pragma (../../src/tomatrix.cpp:56:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_3' is marked as complete unroll implied by the pipeline pragma (../../src/tomatrix.cpp:58:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_40_2' is marked as complete unroll implied by the pipeline pragma (../../src/tomatrix.cpp:40:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_3' is marked as complete unroll implied by the pipeline pragma (../../src/tomatrix.cpp:42:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_2' (../../src/tomatrix.cpp:56:19) in function 'tomatrixI' completely with a factor of 9 (../../src/tomatrix.cpp:51:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_56_2' (../../src/tomatrix.cpp:56:19) in function 'tomatrixI' has been removed because the loop is unrolled completely (../../src/tomatrix.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_3' (../../src/tomatrix.cpp:58:19) in function 'tomatrixI' completely with a factor of 1 (../../src/tomatrix.cpp:51:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_58_3' (../../src/tomatrix.cpp:58:19) in function 'tomatrixI' has been removed because the loop is unrolled completely (../../src/tomatrix.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_2' (../../src/tomatrix.cpp:40:19) in function 'frommatrix' completely with a factor of 9 (../../src/tomatrix.cpp:35:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_40_2' (../../src/tomatrix.cpp:40:19) in function 'frommatrix' has been removed because the loop is unrolled completely (../../src/tomatrix.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_3' (../../src/tomatrix.cpp:42:19) in function 'frommatrix' completely with a factor of 9 (../../src/tomatrix.cpp:35:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_42_3' (../../src/tomatrix.cpp:42:19) in function 'frommatrix' has been removed because the loop is unrolled completely (../../src/tomatrix.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_int<16>*, ap_int<16> (*) [1][44])' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 16-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.689 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'mm_out' (../../src/tomatrix.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x3.V' (../../src/./write_mem_seq.hpp:25:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x4.V' (../../src/./write_mem_seq.hpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x5.V' (../../src/./write_mem_seq.hpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x6.V' (../../src/./write_mem_seq.hpp:35:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x7.V' (../../src/./write_mem_seq.hpp:38:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../../src/interleave_manual_seq.cpp:36:14)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/tomatrix.cpp:60:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.374 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flt_interleave_manual_seq' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:20): 'x_x8_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:20): 'x_x8_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:20) on 'x_sel_V', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'frommatrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
WARNING: [HLS 200-885] The II Violation in module 'frommatrix' (loop 'VITIS_LOOP_38_1'): Unable to schedule 'load' operation ('x_in_load_1', ../../src/tomatrix.cpp:44) on array 'x_in' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'x_in'.
WARNING: [HLS 200-885] The II Violation in module 'frommatrix' (loop 'VITIS_LOOP_38_1'): Unable to schedule 'load' operation ('x_in_load_3', ../../src/tomatrix.cpp:44) on array 'x_in' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'x_in'.
WARNING: [HLS 200-885] The II Violation in module 'frommatrix' (loop 'VITIS_LOOP_38_1'): Unable to schedule 'load' operation ('x_in_load_5', ../../src/tomatrix.cpp:44) on array 'x_in' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'x_in'.
WARNING: [HLS 200-885] The II Violation in module 'frommatrix' (loop 'VITIS_LOOP_38_1'): Unable to schedule 'load' operation ('x_in_load_7', ../../src/tomatrix.cpp:44) on array 'x_in' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'x_in'.
WARNING: [HLS 200-885] The II Violation in module 'frommatrix' (loop 'VITIS_LOOP_38_1'): Unable to schedule 'load' operation ('x_in_load_69', ../../src/tomatrix.cpp:44) on array 'x_in' due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array 'x_in'.
WARNING: [HLS 200-885] The II Violation in module 'frommatrix' (loop 'VITIS_LOOP_38_1'): Unable to schedule 'load' operation ('x_in_load_77', ../../src/tomatrix.cpp:44) on array 'x_in' due to limited memory ports (II = 39). Please consider using a memory core with more ports or partitioning the array 'x_in'.
WARNING: [HLS 200-885] The II Violation in module 'frommatrix' (loop 'VITIS_LOOP_38_1'): Unable to schedule 'load' operation ('x_in_load_79', ../../src/tomatrix.cpp:44) on array 'x_in' due to limited memory ports (II = 40). Please consider using a memory core with more ports or partitioning the array 'x_in'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 41, Depth = 42, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.354 seconds; current allocated memory: 1.162 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.654 seconds; current allocated memory: 1.162 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.162 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1'.
WARNING: [HLS 200-885] The II Violation in module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_54_1' (loop 'VITIS_LOOP_54_1'): Unable to schedule 'load' operation ('tmpy_V_load_1', ../../src/tomatrix.cpp:60) on array 'tmpy_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'tmpy_V'.
WARNING: [HLS 200-885] The II Violation in module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_54_1' (loop 'VITIS_LOOP_54_1'): Unable to schedule 'load' operation ('tmpy_V_load_3', ../../src/tomatrix.cpp:60) on array 'tmpy_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'tmpy_V'.
WARNING: [HLS 200-885] The II Violation in module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_54_1' (loop 'VITIS_LOOP_54_1'): Unable to schedule 'load' operation ('tmpy_V_load_5', ../../src/tomatrix.cpp:60) on array 'tmpy_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'tmpy_V'.
WARNING: [HLS 200-885] The II Violation in module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_54_1' (loop 'VITIS_LOOP_54_1'): Unable to schedule 'load' operation ('tmpy_V_load_7', ../../src/tomatrix.cpp:60) on array 'tmpy_V' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'tmpy_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, loop 'VITIS_LOOP_54_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.162 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.162 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
ERROR: [BIND 205-201] Array 'x_x0_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x1_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x2_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x3_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x4_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x5_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x6_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x7_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x0_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 28.127 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 32.506 seconds; peak allocated memory: 1.162 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/tomatrix.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 16.506 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>& ap_int_base<4, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<12, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:46:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:45:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:38:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:35:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:40:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:37:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:30:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:27:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:24:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:20:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:17:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:14:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<15, true>(ap_int_base<15, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:52)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:33)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:37)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:18)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../../src/interleave_manual_seq.cpp:18:1)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_2' is marked as complete unroll implied by the pipeline pragma (../../src/tomatrix.cpp:56:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_3' is marked as complete unroll implied by the pipeline pragma (../../src/tomatrix.cpp:58:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_40_2' is marked as complete unroll implied by the pipeline pragma (../../src/tomatrix.cpp:40:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_3' is marked as complete unroll implied by the pipeline pragma (../../src/tomatrix.cpp:42:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_2' (../../src/tomatrix.cpp:56:19) in function 'tomatrixI' completely with a factor of 9 (../../src/tomatrix.cpp:51:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_56_2' (../../src/tomatrix.cpp:56:19) in function 'tomatrixI' has been removed because the loop is unrolled completely (../../src/tomatrix.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_3' (../../src/tomatrix.cpp:58:19) in function 'tomatrixI' completely with a factor of 1 (../../src/tomatrix.cpp:51:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_58_3' (../../src/tomatrix.cpp:58:19) in function 'tomatrixI' has been removed because the loop is unrolled completely (../../src/tomatrix.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_2' (../../src/tomatrix.cpp:40:19) in function 'frommatrix' completely with a factor of 9 (../../src/tomatrix.cpp:35:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_40_2' (../../src/tomatrix.cpp:40:19) in function 'frommatrix' has been removed because the loop is unrolled completely (../../src/tomatrix.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_3' (../../src/tomatrix.cpp:42:19) in function 'frommatrix' completely with a factor of 9 (../../src/tomatrix.cpp:35:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_42_3' (../../src/tomatrix.cpp:42:19) in function 'frommatrix' has been removed because the loop is unrolled completely (../../src/tomatrix.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_int<16>*, ap_int<16> (*) [1][44])' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 16-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.985 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'mm_out' (../../src/tomatrix.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x3.V' (../../src/./write_mem_seq.hpp:25:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x4.V' (../../src/./write_mem_seq.hpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x5.V' (../../src/./write_mem_seq.hpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x6.V' (../../src/./write_mem_seq.hpp:35:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x7.V' (../../src/./write_mem_seq.hpp:38:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../../src/interleave_manual_seq.cpp:36:14)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/tomatrix.cpp:60:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flt_interleave_manual_seq' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:20): 'x_x8_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:20): 'x_x8_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:20) on 'x_sel_V', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'frommatrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
WARNING: [HLS 200-885] The II Violation in module 'frommatrix' (loop 'VITIS_LOOP_38_1'): Unable to schedule 'load' operation ('x_in_load_1', ../../src/tomatrix.cpp:44) on array 'x_in' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'x_in'.
WARNING: [HLS 200-885] The II Violation in module 'frommatrix' (loop 'VITIS_LOOP_38_1'): Unable to schedule 'load' operation ('x_in_load_3', ../../src/tomatrix.cpp:44) on array 'x_in' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'x_in'.
WARNING: [HLS 200-885] The II Violation in module 'frommatrix' (loop 'VITIS_LOOP_38_1'): Unable to schedule 'load' operation ('x_in_load_5', ../../src/tomatrix.cpp:44) on array 'x_in' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'x_in'.
WARNING: [HLS 200-885] The II Violation in module 'frommatrix' (loop 'VITIS_LOOP_38_1'): Unable to schedule 'load' operation ('x_in_load_7', ../../src/tomatrix.cpp:44) on array 'x_in' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'x_in'.
WARNING: [HLS 200-885] The II Violation in module 'frommatrix' (loop 'VITIS_LOOP_38_1'): Unable to schedule 'load' operation ('x_in_load_69', ../../src/tomatrix.cpp:44) on array 'x_in' due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array 'x_in'.
WARNING: [HLS 200-885] The II Violation in module 'frommatrix' (loop 'VITIS_LOOP_38_1'): Unable to schedule 'load' operation ('x_in_load_77', ../../src/tomatrix.cpp:44) on array 'x_in' due to limited memory ports (II = 39). Please consider using a memory core with more ports or partitioning the array 'x_in'.
WARNING: [HLS 200-885] The II Violation in module 'frommatrix' (loop 'VITIS_LOOP_38_1'): Unable to schedule 'load' operation ('x_in_load_79', ../../src/tomatrix.cpp:44) on array 'x_in' due to limited memory ports (II = 40). Please consider using a memory core with more ports or partitioning the array 'x_in'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 41, Depth = 42, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.234 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.542 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.705 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1'.
WARNING: [HLS 200-885] The II Violation in module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_54_1' (loop 'VITIS_LOOP_54_1'): Unable to schedule 'load' operation ('tmpy_V_load_1', ../../src/tomatrix.cpp:60) on array 'tmpy_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'tmpy_V'.
WARNING: [HLS 200-885] The II Violation in module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_54_1' (loop 'VITIS_LOOP_54_1'): Unable to schedule 'load' operation ('tmpy_V_load_3', ../../src/tomatrix.cpp:60) on array 'tmpy_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'tmpy_V'.
WARNING: [HLS 200-885] The II Violation in module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_54_1' (loop 'VITIS_LOOP_54_1'): Unable to schedule 'load' operation ('tmpy_V_load_5', ../../src/tomatrix.cpp:60) on array 'tmpy_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'tmpy_V'.
WARNING: [HLS 200-885] The II Violation in module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_54_1' (loop 'VITIS_LOOP_54_1'): Unable to schedule 'load' operation ('tmpy_V_load_7', ../../src/tomatrix.cpp:60) on array 'tmpy_V' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'tmpy_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, loop 'VITIS_LOOP_54_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
ERROR: [BIND 205-201] Array 'x_x0_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x1_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x2_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x3_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x4_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x5_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x6_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x7_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x0_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 26.827 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 28.966 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/tomatrix.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 16.409 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>& ap_int_base<4, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<12, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:46:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:45:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:38:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:35:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:40:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:37:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:30:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:27:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:24:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:20:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:17:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:14:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<15, true>(ap_int_base<15, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:52)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:33)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:37)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:18)
INFO: [HLS 214-178] Inlining function 'frommatrix(ap_int<8> (*) [9][44], ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_int<16>*, ap_int<16> (*) [1][44])' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 16-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.465 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_2' (../../src/tomatrix.cpp:56) in function 'flt_interleave_manual_seq' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_2' (../../src/tomatrix.cpp:39:5) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (../../src/tomatrix.cpp:40:29) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_1' (../../src/tomatrix.cpp:57:29) in function 'flt_interleave_manual_seq'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmpx.V' (../../src/tomatrix.cpp:46:13)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x3.V' (../../src/./write_mem_seq.hpp:25:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x4.V' (../../src/./write_mem_seq.hpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x5.V' (../../src/./write_mem_seq.hpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x6.V' (../../src/./write_mem_seq.hpp:35:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x7.V' (../../src/./write_mem_seq.hpp:38:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../../src/interleave_manual_seq.cpp:36:14)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/tomatrix.cpp:63:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flt_interleave_manual_seq' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:20): 'x_x8_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:20): 'x_x8_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:20) on 'x_sel_V', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln46_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_59_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln63) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_1_VITIS_LOOP_59_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_57_1_VITIS_LOOP_59_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
ERROR: [BIND 205-201] Array 'x_x0_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x1_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x2_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x3_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x4_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x5_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x6_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x7_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x0_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 23.808 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 25.932 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/tomatrix.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 17.348 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>& ap_int_base<4, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<12, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:46:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:45:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:38:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:35:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:40:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:37:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:30:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:27:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:24:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:20:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:17:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:14:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<15, true>(ap_int_base<15, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:52)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:33)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:37)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:18)
INFO: [HLS 214-178] Inlining function 'frommatrix(ap_int<8> (*) [9][44], ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_int<16>*, ap_int<16> (*) [1][44])' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 16-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.6 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_2' (../../src/tomatrix.cpp:56) in function 'flt_interleave_manual_seq' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_2' (../../src/tomatrix.cpp:39:5) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (../../src/tomatrix.cpp:40:29) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_1' (../../src/tomatrix.cpp:57:29) in function 'flt_interleave_manual_seq'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmpx.V' (../../src/tomatrix.cpp:46:13)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x3.V' (../../src/./write_mem_seq.hpp:25:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x4.V' (../../src/./write_mem_seq.hpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x5.V' (../../src/./write_mem_seq.hpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x6.V' (../../src/./write_mem_seq.hpp:35:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x7.V' (../../src/./write_mem_seq.hpp:38:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../../src/interleave_manual_seq.cpp:36:14)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/tomatrix.cpp:63:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flt_interleave_manual_seq' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:20): 'x_x8_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:20): 'x_x8_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:20) on 'x_sel_V', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln46_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_59_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln63) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_1_VITIS_LOOP_59_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_57_1_VITIS_LOOP_59_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
ERROR: [BIND 205-201] Array 'x_x0_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x1_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x2_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x3_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x4_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x5_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x6_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x7_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x0_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 24.891 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 27.429 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/tomatrix.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 15.737 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>& ap_int_base<4, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<12, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:46:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:45:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:38:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:35:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:40:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:37:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:30:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:27:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:24:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:20:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:17:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:14:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<15, true>(ap_int_base<15, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:52)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:33)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:37)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:18)
INFO: [HLS 214-178] Inlining function 'frommatrix(ap_int<8> (*) [9][44], ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_int<16>*, ap_int<16> (*) [1][44])' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 16-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.222 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_2' (../../src/tomatrix.cpp:56) in function 'flt_interleave_manual_seq' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_2' (../../src/tomatrix.cpp:39:5) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (../../src/tomatrix.cpp:40:29) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_1' (../../src/tomatrix.cpp:57:29) in function 'flt_interleave_manual_seq'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmpx.V' (../../src/tomatrix.cpp:46:13)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x3.V' (../../src/./write_mem_seq.hpp:25:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x4.V' (../../src/./write_mem_seq.hpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x5.V' (../../src/./write_mem_seq.hpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x6.V' (../../src/./write_mem_seq.hpp:35:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x7.V' (../../src/./write_mem_seq.hpp:38:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../../src/interleave_manual_seq.cpp:36:14)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/tomatrix.cpp:63:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flt_interleave_manual_seq' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM' (../../src/interleave_manual_seq.cpp:20): 'x_x8_V' does not exist or is optimized away.
ERROR: [SYN 201-306] memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:20): conflicting assignments between 'RAM_T2P_BRAM' and 'RAM_1P_BRAM'.
ERROR: [SYN 201-306] memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:20): conflicting assignments between 'RAM_T2P_BRAM' and 'RAM_1P_BRAM'.
ERROR: [SYN 201-306] memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:20): conflicting assignments between 'RAM_T2P_BRAM' and 'RAM_1P_BRAM'.
ERROR: [SYN 201-306] memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:20): conflicting assignments between 'RAM_T2P_BRAM' and 'RAM_1P_BRAM'.
ERROR: [SYN 201-306] memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:20): conflicting assignments between 'RAM_T2P_BRAM' and 'RAM_1P_BRAM'.
ERROR: [SYN 201-306] memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:20): conflicting assignments between 'RAM_T2P_BRAM' and 'RAM_1P_BRAM'.
ERROR: [SYN 201-306] memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:20): conflicting assignments between 'RAM_T2P_BRAM' and 'RAM_1P_BRAM'.
ERROR: [SYN 201-306] memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:20): conflicting assignments between 'RAM_T2P_BRAM' and 'RAM_1P_BRAM'.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:20): 'x_x8_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:20) on 'x_sel_V', which is not an array.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 21.707 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 23.707 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/tomatrix.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 16.682 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>& ap_int_base<4, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<12, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:46:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:45:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:38:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:35:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:40:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:37:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:30:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:27:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:24:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:20:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:17:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:14:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<15, true>(ap_int_base<15, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:52)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:33)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:37)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:18)
INFO: [HLS 214-178] Inlining function 'frommatrix(ap_int<8> (*) [9][44], ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_int<16>*, ap_int<16> (*) [1][44])' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 16-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.327 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_2' (../../src/tomatrix.cpp:56) in function 'flt_interleave_manual_seq' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_2' (../../src/tomatrix.cpp:39:5) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (../../src/tomatrix.cpp:40:29) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_1' (../../src/tomatrix.cpp:57:29) in function 'flt_interleave_manual_seq'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmpx.V' (../../src/tomatrix.cpp:46:13)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x3.V' (../../src/./write_mem_seq.hpp:25:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x4.V' (../../src/./write_mem_seq.hpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x5.V' (../../src/./write_mem_seq.hpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x6.V' (../../src/./write_mem_seq.hpp:35:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x7.V' (../../src/./write_mem_seq.hpp:38:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../../src/interleave_manual_seq.cpp:36:14)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/tomatrix.cpp:63:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flt_interleave_manual_seq' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:20): 'x_x8_V' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln46_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_59_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln63) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_1_VITIS_LOOP_59_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_57_1_VITIS_LOOP_59_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
ERROR: [BIND 205-201] Array 'x_x0_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x1_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x2_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x3_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x4_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x5_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x6_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x7_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x0_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 23.768 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 25.768 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/tomatrix.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 16.069 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>& ap_int_base<4, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<12, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:46:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:45:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:38:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:35:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:40:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:37:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:30:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:27:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:24:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:20:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:17:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:14:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<15, true>(ap_int_base<15, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:52)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:33)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:37)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:18)
INFO: [HLS 214-178] Inlining function 'frommatrix(ap_int<8> (*) [9][44], ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_int<16>*, ap_int<16> (*) [1][44])' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 16-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.131 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_2' (../../src/tomatrix.cpp:56) in function 'flt_interleave_manual_seq' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_2' (../../src/tomatrix.cpp:39:5) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (../../src/tomatrix.cpp:40:29) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_1' (../../src/tomatrix.cpp:57:29) in function 'flt_interleave_manual_seq'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmpx.V' (../../src/tomatrix.cpp:46:13)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x3.V' (../../src/./write_mem_seq.hpp:25:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x4.V' (../../src/./write_mem_seq.hpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x5.V' (../../src/./write_mem_seq.hpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x6.V' (../../src/./write_mem_seq.hpp:35:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x7.V' (../../src/./write_mem_seq.hpp:38:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../../src/interleave_manual_seq.cpp:36:14)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/tomatrix.cpp:63:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flt_interleave_manual_seq' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln46_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_59_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln63) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_1_VITIS_LOOP_59_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_57_1_VITIS_LOOP_59_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3' pipeline 'VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8s_4ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_59_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_59_2' pipeline 'VITIS_LOOP_57_1_VITIS_LOOP_59_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_6ns_6ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_59_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flt_interleave_manual_seq' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'x_sel_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.174 GB.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_x_x0_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpy_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpx_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.812 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for flt_interleave_manual_seq.
INFO: [VLOG 209-307] Generating Verilog RTL for flt_interleave_manual_seq.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 157.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 25.424 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 27.444 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/tomatrix.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 15.613 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>& ap_int_base<4, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<12, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:46:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:45:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:38:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:35:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:40:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:37:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:30:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:27:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:24:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:20:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:17:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:14:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<15, true>(ap_int_base<15, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:52)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:33)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:37)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:18)
INFO: [HLS 214-178] Inlining function 'frommatrix(ap_int<8> (*) [9][44], ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_int<16>*, ap_int<16> (*) [1][44])' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 16-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.041 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_2' (../../src/tomatrix.cpp:56) in function 'flt_interleave_manual_seq' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_2' (../../src/tomatrix.cpp:39:5) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (../../src/tomatrix.cpp:40:29) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_1' (../../src/tomatrix.cpp:57:29) in function 'flt_interleave_manual_seq'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmpx.V' (../../src/tomatrix.cpp:46:13)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x3.V' (../../src/./write_mem_seq.hpp:25:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x4.V' (../../src/./write_mem_seq.hpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x5.V' (../../src/./write_mem_seq.hpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x6.V' (../../src/./write_mem_seq.hpp:35:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x7.V' (../../src/./write_mem_seq.hpp:38:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../../src/interleave_manual_seq.cpp:36:14)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/tomatrix.cpp:63:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flt_interleave_manual_seq' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln46_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_59_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln63) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_1_VITIS_LOOP_59_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_57_1_VITIS_LOOP_59_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3' pipeline 'VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8s_4ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_59_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_59_2' pipeline 'VITIS_LOOP_57_1_VITIS_LOOP_59_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_6ns_6ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_59_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flt_interleave_manual_seq' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'x_sel_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_x_x0_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpy_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpx_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.744 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.465 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for flt_interleave_manual_seq.
INFO: [VLOG 209-307] Generating Verilog RTL for flt_interleave_manual_seq.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 157.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 24.607 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 26.517 seconds; peak allocated memory: 1.173 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/tomatrix.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 15.677 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>& ap_int_base<4, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<12, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:46:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:45:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:38:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:35:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:40:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:37:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:30:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:27:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:24:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:20:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:17:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:14:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<15, true>(ap_int_base<15, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:52)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:33)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:37)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:18)
INFO: [HLS 214-178] Inlining function 'frommatrix(ap_int<8> (*) [9][44], ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_int<16>*, ap_int<16> (*) [1][44])' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 16-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.074 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_2' (../../src/tomatrix.cpp:56) in function 'flt_interleave_manual_seq' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_2' (../../src/tomatrix.cpp:39:5) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (../../src/tomatrix.cpp:40:29) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_1' (../../src/tomatrix.cpp:57:29) in function 'flt_interleave_manual_seq'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmpx.V' (../../src/tomatrix.cpp:46:13)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x3.V' (../../src/./write_mem_seq.hpp:25:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x4.V' (../../src/./write_mem_seq.hpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x5.V' (../../src/./write_mem_seq.hpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x6.V' (../../src/./write_mem_seq.hpp:35:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x7.V' (../../src/./write_mem_seq.hpp:38:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../../src/interleave_manual_seq.cpp:36:14)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/tomatrix.cpp:63:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flt_interleave_manual_seq' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM' (../../src/interleave_manual_seq.cpp:20): 'x_x8_V' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln46_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_59_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln63) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_1_VITIS_LOOP_59_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_57_1_VITIS_LOOP_59_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
ERROR: [BIND 205-201] Array 'x_x0_V' is allocated with multiple cores: RAM_1P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x1_V' is allocated with multiple cores: RAM_1P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x2_V' is allocated with multiple cores: RAM_1P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x3_V' is allocated with multiple cores: RAM_1P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x4_V' is allocated with multiple cores: RAM_1P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x5_V' is allocated with multiple cores: RAM_1P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x6_V' is allocated with multiple cores: RAM_1P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x7_V' is allocated with multiple cores: RAM_1P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x0_V' is allocated with multiple cores: RAM_1P_BRAM, RAM.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 22.556 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 24.464 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/tomatrix.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 15.006 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>& ap_int_base<4, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<12, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:46:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:45:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:38:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:35:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:40:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:37:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:30:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:27:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:24:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:20:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:17:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:14:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<15, true>(ap_int_base<15, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:52)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:33)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:37)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:18)
INFO: [HLS 214-178] Inlining function 'frommatrix(ap_int<8> (*) [9][44], ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_int<16>*, ap_int<16> (*) [1][44])' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 16-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.81 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_2' (../../src/tomatrix.cpp:56) in function 'flt_interleave_manual_seq' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_2' (../../src/tomatrix.cpp:39:5) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (../../src/tomatrix.cpp:40:29) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_1' (../../src/tomatrix.cpp:57:29) in function 'flt_interleave_manual_seq'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmpx.V' (../../src/tomatrix.cpp:46:13)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x3.V' (../../src/./write_mem_seq.hpp:25:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x4.V' (../../src/./write_mem_seq.hpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x5.V' (../../src/./write_mem_seq.hpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x6.V' (../../src/./write_mem_seq.hpp:35:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x7.V' (../../src/./write_mem_seq.hpp:38:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../../src/interleave_manual_seq.cpp:36:14)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/tomatrix.cpp:63:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flt_interleave_manual_seq' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' (../../src/interleave_manual_seq.cpp:20): 'x_x8_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:20): 'x_x8_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:20) on 'x_sel_V', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln46_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_59_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln63) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_1_VITIS_LOOP_59_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_57_1_VITIS_LOOP_59_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
ERROR: [BIND 205-201] Array 'x_x0_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P.
ERROR: [BIND 205-201] Array 'x_x1_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P.
ERROR: [BIND 205-201] Array 'x_x2_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P.
ERROR: [BIND 205-201] Array 'x_x3_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P.
ERROR: [BIND 205-201] Array 'x_x4_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P.
ERROR: [BIND 205-201] Array 'x_x5_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P.
ERROR: [BIND 205-201] Array 'x_x6_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P.
ERROR: [BIND 205-201] Array 'x_x7_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P.
ERROR: [BIND 205-201] Array 'x_x0_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x1_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x2_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x3_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x4_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x5_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x6_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x7_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x0_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 21.58 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 23.632 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/tomatrix.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 15.214 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>& ap_int_base<4, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<12, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:46:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:45:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:38:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:35:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:40:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:37:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:30:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:27:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:24:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:20:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:17:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:14:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<15, true>(ap_int_base<15, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:52)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:33)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:37)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:18)
INFO: [HLS 214-178] Inlining function 'frommatrix(ap_int<8> (*) [9][44], ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_int<16>*, ap_int<16> (*) [1][44])' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 16-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.887 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_2' (../../src/tomatrix.cpp:56) in function 'flt_interleave_manual_seq' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_2' (../../src/tomatrix.cpp:39:5) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (../../src/tomatrix.cpp:40:29) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_1' (../../src/tomatrix.cpp:57:29) in function 'flt_interleave_manual_seq'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmpx.V' (../../src/tomatrix.cpp:46:13)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x3.V' (../../src/./write_mem_seq.hpp:25:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x4.V' (../../src/./write_mem_seq.hpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x5.V' (../../src/./write_mem_seq.hpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x6.V' (../../src/./write_mem_seq.hpp:35:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x7.V' (../../src/./write_mem_seq.hpp:38:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../../src/interleave_manual_seq.cpp:36:14)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/tomatrix.cpp:63:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flt_interleave_manual_seq' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:20): 'x_x8_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:20) on 'x_sel_V', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln46_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_59_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln63) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_1_VITIS_LOOP_59_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_57_1_VITIS_LOOP_59_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
ERROR: [BIND 205-201] Array 'x_x0_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x1_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x2_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x3_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x4_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x5_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x6_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x7_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
ERROR: [BIND 205-201] Array 'x_x0_V' is allocated with multiple cores: RAM_T2P_BRAM, RAM.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 21.794 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 23.803 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/tomatrix.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 16.018 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>& ap_int_base<4, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<12, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:46:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:45:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:38:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:35:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:40:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:37:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:30:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:27:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:24:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:20:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:17:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:14:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<15, true>(ap_int_base<15, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:52)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:33)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:37)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:18)
INFO: [HLS 214-178] Inlining function 'frommatrix(ap_int<8> (*) [9][44], ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_int<16>*, ap_int<16> (*) [1][44])' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 16-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.228 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_2' (../../src/tomatrix.cpp:56) in function 'flt_interleave_manual_seq' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_2' (../../src/tomatrix.cpp:39:5) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (../../src/tomatrix.cpp:40:29) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_1' (../../src/tomatrix.cpp:57:29) in function 'flt_interleave_manual_seq'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmpx.V' (../../src/tomatrix.cpp:46:13)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x3.V' (../../src/./write_mem_seq.hpp:25:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x4.V' (../../src/./write_mem_seq.hpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x5.V' (../../src/./write_mem_seq.hpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x6.V' (../../src/./write_mem_seq.hpp:35:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x7.V' (../../src/./write_mem_seq.hpp:38:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../../src/interleave_manual_seq.cpp:36:14)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/tomatrix.cpp:63:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flt_interleave_manual_seq' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln46_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_59_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln63) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_1_VITIS_LOOP_59_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_57_1_VITIS_LOOP_59_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3' pipeline 'VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8s_4ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_59_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_59_2' pipeline 'VITIS_LOOP_57_1_VITIS_LOOP_59_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_6ns_6ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_59_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flt_interleave_manual_seq' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'x_sel_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.174 GB.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_x_x0_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpy_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpx_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for flt_interleave_manual_seq.
INFO: [VLOG 209-307] Generating Verilog RTL for flt_interleave_manual_seq.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 157.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 25.339 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 27.958 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 19.777 seconds; current allocated memory: 2.105 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.722 seconds; peak allocated memory: 1.176 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 16.646 seconds; current allocated memory: 1.504 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 18.641 seconds; peak allocated memory: 1.175 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/tomatrix.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 15.922 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>& ap_int_base<4, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<12, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:46:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:45:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:38:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:35:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:40:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:37:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:30:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:27:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:24:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:20:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:17:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:14:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<15, true>(ap_int_base<15, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:52)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:33)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:37)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:18)
INFO: [HLS 214-178] Inlining function 'frommatrix(ap_int<8> (*) [9][44], ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_int<16>*, ap_int<16> (*) [1][44])' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 16-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.213 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_2' (../../src/tomatrix.cpp:56) in function 'flt_interleave_manual_seq' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_2' (../../src/tomatrix.cpp:39:5) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (../../src/tomatrix.cpp:40:29) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_1' (../../src/tomatrix.cpp:57:29) in function 'flt_interleave_manual_seq'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmpx.V' (../../src/tomatrix.cpp:46:13)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x3.V' (../../src/./write_mem_seq.hpp:25:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x4.V' (../../src/./write_mem_seq.hpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x5.V' (../../src/./write_mem_seq.hpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x6.V' (../../src/./write_mem_seq.hpp:35:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x7.V' (../../src/./write_mem_seq.hpp:38:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../../src/interleave_manual_seq.cpp:36:14)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/tomatrix.cpp:63:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flt_interleave_manual_seq' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln46_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_59_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln63) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_1_VITIS_LOOP_59_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_57_1_VITIS_LOOP_59_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3' pipeline 'VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8s_4ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_59_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_59_2' pipeline 'VITIS_LOOP_57_1_VITIS_LOOP_59_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_6ns_6ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_59_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flt_interleave_manual_seq' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'x_sel_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.174 GB.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_x_x0_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpy_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpx_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.804 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.469 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for flt_interleave_manual_seq.
INFO: [VLOG 209-307] Generating Verilog RTL for flt_interleave_manual_seq.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 157.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 25.205 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 27.234 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/tomatrix.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 15.952 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>& ap_int_base<4, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<12, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:46:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:45:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:38:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:35:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:40:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:37:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:30:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:27:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:24:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:20:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:17:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:14:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<15, true>(ap_int_base<15, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:52)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:33)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:37)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:18)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../../src/interleave_manual_seq.cpp:18:1)
INFO: [HLS 214-178] Inlining function 'frommatrix(ap_int<8> (*) [9][44], ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_int<16>*, ap_int<16> (*) [1][44])' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 16-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.269 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.175 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_2' (../../src/tomatrix.cpp:56) in function 'flt_interleave_manual_seq' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.175 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_2' (../../src/tomatrix.cpp:39:5) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (../../src/tomatrix.cpp:40:29) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_1' (../../src/tomatrix.cpp:57:29) in function 'flt_interleave_manual_seq'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmpx.V' (../../src/tomatrix.cpp:46:13)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x3.V' (../../src/./write_mem_seq.hpp:25:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x4.V' (../../src/./write_mem_seq.hpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x5.V' (../../src/./write_mem_seq.hpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x6.V' (../../src/./write_mem_seq.hpp:35:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x7.V' (../../src/./write_mem_seq.hpp:38:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../../src/interleave_manual_seq.cpp:36:14)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/tomatrix.cpp:63:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flt_interleave_manual_seq' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln46_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.175 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.175 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.175 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_59_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln63) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_1_VITIS_LOOP_59_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_57_1_VITIS_LOOP_59_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.175 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.175 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3' pipeline 'VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8s_4ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_59_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_59_2' pipeline 'VITIS_LOOP_57_1_VITIS_LOOP_59_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_6ns_6ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_59_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flt_interleave_manual_seq' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'x_sel_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.175 GB.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_x_x0_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpy_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpx_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.758 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 1.175 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for flt_interleave_manual_seq.
INFO: [VLOG 209-307] Generating Verilog RTL for flt_interleave_manual_seq.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 157.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 25.29 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 27.253 seconds; peak allocated memory: 1.175 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 16.885 seconds; current allocated memory: 2.270 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 18.829 seconds; peak allocated memory: 1.175 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/tomatrix.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 16.711 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>& ap_int_base<4, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<12, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:46:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:45:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:38:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:35:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:40:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:37:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:30:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:27:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:24:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:20:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:17:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:14:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<15, true>(ap_int_base<15, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:37:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:52)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:33)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:37)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:36:18)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../../src/interleave_manual_seq.cpp:18:1)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../../src/interleave_manual_seq.cpp:41:7)
INFO: [HLS 214-178] Inlining function 'frommatrix(ap_int<8> (*) [9][44], ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_int<16>*, ap_int<16> (*) [1][44])' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 16-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.624 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_2' (../../src/tomatrix.cpp:59) in function 'flt_interleave_manual_seq' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_2' (../../src/tomatrix.cpp:41:5) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_1' (../../src/tomatrix.cpp:42:29) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_1' (../../src/tomatrix.cpp:60:29) in function 'flt_interleave_manual_seq'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmpx.V' (../../src/tomatrix.cpp:48:13)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x3.V' (../../src/./write_mem_seq.hpp:25:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x4.V' (../../src/./write_mem_seq.hpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x5.V' (../../src/./write_mem_seq.hpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x6.V' (../../src/./write_mem_seq.hpp:35:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x7.V' (../../src/./write_mem_seq.hpp:38:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../../src/interleave_manual_seq.cpp:36:14)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/tomatrix.cpp:66:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flt_interleave_manual_seq' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_62_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1_VITIS_LOOP_62_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_60_1_VITIS_LOOP_62_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' pipeline 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8s_4ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_62_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_62_2' pipeline 'VITIS_LOOP_60_1_VITIS_LOOP_62_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_6ns_6ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_62_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flt_interleave_manual_seq' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'x_sel_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 1.174 GB.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_x_x0_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpy_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpx_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.758 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.534 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for flt_interleave_manual_seq.
INFO: [VLOG 209-307] Generating Verilog RTL for flt_interleave_manual_seq.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 157.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 26.714 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 28.825 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 21.004 seconds; current allocated memory: 2.465 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 0 seconds. Total elapsed time: 25.6 seconds; peak allocated memory: 1.181 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/tomatrix.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 16.746 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>& ap_int_base<4, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<12, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:46:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:45:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:38:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:35:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:40:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:37:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:30:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:27:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:24:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:20:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:17:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:14:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<15, true>(ap_int_base<15, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:39:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:39:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:39:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:39:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:39:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:39:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:52)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:33)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:37)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:38:18)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../../src/interleave_manual_seq.cpp:20:1)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../../src/interleave_manual_seq.cpp:43:7)
INFO: [HLS 214-178] Inlining function 'frommatrix(ap_int<8> (*) [9][44], ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_int<16>*, ap_int<16> (*) [1][44])' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 16-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.935 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_2' (../../src/tomatrix.cpp:59) in function 'flt_interleave_manual_seq' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_2' (../../src/tomatrix.cpp:41:5) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_1' (../../src/tomatrix.cpp:42:29) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_1' (../../src/tomatrix.cpp:60:29) in function 'flt_interleave_manual_seq'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmpx.V' (../../src/tomatrix.cpp:48:13)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x3.V' (../../src/./write_mem_seq.hpp:25:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x4.V' (../../src/./write_mem_seq.hpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x5.V' (../../src/./write_mem_seq.hpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x6.V' (../../src/./write_mem_seq.hpp:35:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x7.V' (../../src/./write_mem_seq.hpp:38:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../../src/interleave_manual_seq.cpp:38:14)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/tomatrix.cpp:66:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flt_interleave_manual_seq' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_62_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1_VITIS_LOOP_62_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_60_1_VITIS_LOOP_62_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' pipeline 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8s_4ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_62_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_62_2' pipeline 'VITIS_LOOP_60_1_VITIS_LOOP_62_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_6ns_6ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_62_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flt_interleave_manual_seq' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'x_sel_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_x_x0_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpy_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpx_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.872 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.735 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for flt_interleave_manual_seq.
INFO: [VLOG 209-307] Generating Verilog RTL for flt_interleave_manual_seq.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 157.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 27.411 seconds; current allocated memory: 0.098 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 29.36 seconds; peak allocated memory: 1.173 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/tomatrix.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 16.079 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>& ap_int_base<4, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<12, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:46:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:45:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:38:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:35:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:40:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:37:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:30:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:27:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:24:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:20:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:17:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:14:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<15, true>(ap_int_base<15, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:43:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:43:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:43:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:43:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:43:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:43:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:42:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:42:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:42:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:42:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:42:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:42:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:52)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:33)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:37)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:18)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../../src/interleave_manual_seq.cpp:23:1)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../../src/interleave_manual_seq.cpp:46:7)
INFO: [HLS 214-178] Inlining function 'frommatrix(ap_int<8> (*) [9][44], ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_int<16>*, ap_int<16> (*) [1][44])' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 16-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
WARNING: [HLS 214-238] The INTERFACE pragma actions in object field. If on struct field, the struct argument must be pointer or reference. If struct by value, this interface pragma will be viewed as invalid and ignored. In function 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.411 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_2' (../../src/tomatrix.cpp:59) in function 'flt_interleave_manual_seq' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_2' (../../src/tomatrix.cpp:41:5) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_1' (../../src/tomatrix.cpp:42:29) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_1' (../../src/tomatrix.cpp:60:29) in function 'flt_interleave_manual_seq'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmpx.V' (../../src/tomatrix.cpp:48:13)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x3.V' (../../src/./write_mem_seq.hpp:25:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x4.V' (../../src/./write_mem_seq.hpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x5.V' (../../src/./write_mem_seq.hpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x6.V' (../../src/./write_mem_seq.hpp:35:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x7.V' (../../src/./write_mem_seq.hpp:38:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../../src/interleave_manual_seq.cpp:41:14)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/tomatrix.cpp:66:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flt_interleave_manual_seq' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_62_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1_VITIS_LOOP_62_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_60_1_VITIS_LOOP_62_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' pipeline 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8s_4ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_62_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_62_2' pipeline 'VITIS_LOOP_60_1_VITIS_LOOP_62_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_6ns_6ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_62_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flt_interleave_manual_seq' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'x_sel_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.174 GB.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_x_x0_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpy_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpx_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.792 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.481 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for flt_interleave_manual_seq.
INFO: [VLOG 209-307] Generating Verilog RTL for flt_interleave_manual_seq.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 157.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 25.631 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 27.616 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/tomatrix.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
WARNING: [HLS 207-5553] Unsupported interface port data type in '#pragma HLS interface BRAM' (../../src/interleave_manual_seq.cpp:24:38)
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 16.189 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>& ap_int_base<4, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<12, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:46:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:45:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:38:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:35:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:40:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:37:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:30:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:27:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:24:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:20:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:17:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:14:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<15, true>(ap_int_base<15, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:39:52)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:39:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:39:33)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:39:37)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:39:18)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../../src/interleave_manual_seq.cpp:20:1)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../../src/interleave_manual_seq.cpp:44:7)
INFO: [HLS 214-178] Inlining function 'frommatrix(ap_int<8> (*) [9][44], ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_int<16>*, ap_int<16> (*) [1][44])' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 16-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.353 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_2' (../../src/tomatrix.cpp:59) in function 'flt_interleave_manual_seq' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_2' (../../src/tomatrix.cpp:41:5) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_1' (../../src/tomatrix.cpp:42:29) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_1' (../../src/tomatrix.cpp:60:29) in function 'flt_interleave_manual_seq'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmpx.V' (../../src/tomatrix.cpp:48:13)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x3.V' (../../src/./write_mem_seq.hpp:25:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x4.V' (../../src/./write_mem_seq.hpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x5.V' (../../src/./write_mem_seq.hpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x6.V' (../../src/./write_mem_seq.hpp:35:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x7.V' (../../src/./write_mem_seq.hpp:38:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../../src/interleave_manual_seq.cpp:39:14)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/tomatrix.cpp:66:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flt_interleave_manual_seq' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_62_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1_VITIS_LOOP_62_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_60_1_VITIS_LOOP_62_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' pipeline 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8s_4ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_62_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_62_2' pipeline 'VITIS_LOOP_60_1_VITIS_LOOP_62_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_6ns_6ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_62_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flt_interleave_manual_seq' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'x_sel_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.174 GB.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_x_x0_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpy_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpx_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.842 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for flt_interleave_manual_seq.
INFO: [VLOG 209-307] Generating Verilog RTL for flt_interleave_manual_seq.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 157.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 25.708 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 27.651 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/tomatrix.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 16.054 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>& ap_int_base<4, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<12, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:46:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:45:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:38:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:35:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:40:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:37:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:30:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:27:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:24:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:20:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:17:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:14:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<15, true>(ap_int_base<15, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:39:52)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:39:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:39:33)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:39:37)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:39:18)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../../src/interleave_manual_seq.cpp:20:1)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../../src/interleave_manual_seq.cpp:44:7)
INFO: [HLS 214-178] Inlining function 'frommatrix(ap_int<8> (*) [9][44], ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_int<16>*, ap_int<16> (*) [1][44])' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 16-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.433 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_2' (../../src/tomatrix.cpp:59) in function 'flt_interleave_manual_seq' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_2' (../../src/tomatrix.cpp:41:5) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_1' (../../src/tomatrix.cpp:42:29) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_1' (../../src/tomatrix.cpp:60:29) in function 'flt_interleave_manual_seq'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmpx.V' (../../src/tomatrix.cpp:48:13)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x3.V' (../../src/./write_mem_seq.hpp:25:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x4.V' (../../src/./write_mem_seq.hpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x5.V' (../../src/./write_mem_seq.hpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x6.V' (../../src/./write_mem_seq.hpp:35:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x7.V' (../../src/./write_mem_seq.hpp:38:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../../src/interleave_manual_seq.cpp:39:14)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/tomatrix.cpp:66:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flt_interleave_manual_seq' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_62_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1_VITIS_LOOP_62_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_60_1_VITIS_LOOP_62_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' pipeline 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8s_4ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_62_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_62_2' pipeline 'VITIS_LOOP_60_1_VITIS_LOOP_62_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_6ns_6ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_62_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flt_interleave_manual_seq' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'x_sel_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.174 GB.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_x_x0_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpy_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpx_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.846 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.511 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for flt_interleave_manual_seq.
INFO: [VLOG 209-307] Generating Verilog RTL for flt_interleave_manual_seq.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 157.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 25.679 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 27.617 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/tomatrix.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 16.498 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>& ap_int_base<4, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<12, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:46:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:45:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:38:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:35:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:40:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:37:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:30:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:27:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:24:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:20:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:17:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:14:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<15, true>(ap_int_base<15, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:39:52)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:39:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:39:33)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:39:37)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:39:18)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../../src/interleave_manual_seq.cpp:20:1)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../../src/interleave_manual_seq.cpp:6:82)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../../src/interleave_manual_seq.cpp:44:7)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../../src/interleave_manual_seq.cpp:9:9)
INFO: [HLS 214-178] Inlining function 'frommatrix(ap_int<8> (*) [9][44], ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_int<16>*, ap_int<16> (*) [1][44])' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating maxi variable '1' with compact=none mode in 16-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating maxi variable 'x_in' with compact=none mode in 8-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/tomatrix.cpp:66:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.491 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_2' (../../src/tomatrix.cpp:59) in function 'flt_interleave_manual_seq' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'flt_interleave_manual_seq' (../../src/tomatrix.cpp:13:47)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_2' (../../src/tomatrix.cpp:41:5) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_1' (../../src/tomatrix.cpp:42:29) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_1' (../../src/tomatrix.cpp:60:29) in function 'flt_interleave_manual_seq'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmpx.V' (../../src/tomatrix.cpp:48:13)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x3.V' (../../src/./write_mem_seq.hpp:25:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x4.V' (../../src/./write_mem_seq.hpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x5.V' (../../src/./write_mem_seq.hpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x6.V' (../../src/./write_mem_seq.hpp:35:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x7.V' (../../src/./write_mem_seq.hpp:38:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../../src/interleave_manual_seq.cpp:39:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flt_interleave_manual_seq' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 76, loop 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_62_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1_VITIS_LOOP_62_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 72, loop 'VITIS_LOOP_60_1_VITIS_LOOP_62_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' pipeline 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_6ns_12ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_10ns_12_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.452 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_62_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_62_2' pipeline 'VITIS_LOOP_60_1_VITIS_LOOP_62_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_8ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_62_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/x_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flt_interleave_manual_seq' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'x_sel_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'x_in', 'y', 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 1.174 GB.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_x_x0_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpy_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpx_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.909 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.672 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for flt_interleave_manual_seq.
INFO: [VLOG 209-307] Generating Verilog RTL for flt_interleave_manual_seq.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 27.497 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 29.407 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/tomatrix.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 16.224 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>& ap_int_base<4, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<12, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:46:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:45:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:38:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:35:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:40:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:37:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:30:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:27:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:24:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:20:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:17:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:14:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<15, true>(ap_int_base<15, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:39:52)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:39:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:39:33)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:39:37)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:39:18)
INFO: [HLS 214-178] Inlining function 'frommatrix(ap_int<8> (*) [9][44], ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_int<16>*, ap_int<16> (*) [1][44])' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 16-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.391 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_2' (../../src/tomatrix.cpp:59) in function 'flt_interleave_manual_seq' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_2' (../../src/tomatrix.cpp:41:5) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_1' (../../src/tomatrix.cpp:42:29) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_1' (../../src/tomatrix.cpp:60:29) in function 'flt_interleave_manual_seq'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmpx.V' (../../src/tomatrix.cpp:48:13)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x3.V' (../../src/./write_mem_seq.hpp:25:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x4.V' (../../src/./write_mem_seq.hpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x5.V' (../../src/./write_mem_seq.hpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x6.V' (../../src/./write_mem_seq.hpp:35:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x7.V' (../../src/./write_mem_seq.hpp:38:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../../src/interleave_manual_seq.cpp:39:14)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/tomatrix.cpp:66:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flt_interleave_manual_seq' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_62_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1_VITIS_LOOP_62_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_60_1_VITIS_LOOP_62_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' pipeline 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8s_4ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_62_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_62_2' pipeline 'VITIS_LOOP_60_1_VITIS_LOOP_62_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_6ns_6ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_62_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flt_interleave_manual_seq' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'x_sel_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 1.174 GB.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_x_x0_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpy_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpx_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.763 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.482 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for flt_interleave_manual_seq.
INFO: [VLOG 209-307] Generating Verilog RTL for flt_interleave_manual_seq.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 157.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 25.837 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 27.879 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 16.641 seconds; current allocated memory: 1.840 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 18.571 seconds; peak allocated memory: 1.176 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/tomatrix.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 19.211 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>& ap_int_base<4, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<12, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:46:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:45:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:38:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:35:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:40:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:37:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:30:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:27:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:24:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:20:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:17:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:14:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<15, true>(ap_int_base<15, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:39:52)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:39:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:39:33)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:39:37)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:39:18)
INFO: [HLS 214-178] Inlining function 'frommatrix(ap_int<8> (*) [9][44], ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_int<16>*, ap_int<16> (*) [1][44])' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 16-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.099 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_2' (../../src/tomatrix.cpp:62) in function 'flt_interleave_manual_seq' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (../../src/tomatrix.cpp:43:5) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (../../src/tomatrix.cpp:44:29) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_1' (../../src/tomatrix.cpp:63:29) in function 'flt_interleave_manual_seq'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmpx.V' (../../src/tomatrix.cpp:50:13)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x3.V' (../../src/./write_mem_seq.hpp:25:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x4.V' (../../src/./write_mem_seq.hpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x5.V' (../../src/./write_mem_seq.hpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x6.V' (../../src/./write_mem_seq.hpp:35:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x7.V' (../../src/./write_mem_seq.hpp:38:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../../src/interleave_manual_seq.cpp:39:14)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/tomatrix.cpp:69:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flt_interleave_manual_seq' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln50_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8s_4ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' pipeline 'VITIS_LOOP_63_1_VITIS_LOOP_65_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_6ns_6ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flt_interleave_manual_seq' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'x_sel_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 1.174 GB.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_x_x0_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpy_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpx_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.912 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.592 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for flt_interleave_manual_seq.
INFO: [VLOG 209-307] Generating Verilog RTL for flt_interleave_manual_seq.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 157.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 30.279 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 32.275 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 19.038 seconds; current allocated memory: 2.215 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.067 seconds; peak allocated memory: 1.176 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/tomatrix.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 18.495 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>& ap_int_base<4, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<12, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:46:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:45:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:38:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:35:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:40:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:37:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:30:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:27:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:24:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:20:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:17:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:14:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<15, true>(ap_int_base<15, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:40:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:39:52)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:39:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:39:33)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:39:37)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:39:18)
INFO: [HLS 214-178] Inlining function 'frommatrix(ap_int<8> (*) [9][44], ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_int<16>*, ap_int<16> (*) [1][44])' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 16-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.97 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_2' (../../src/tomatrix.cpp:62) in function 'flt_interleave_manual_seq' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (../../src/tomatrix.cpp:43:5) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (../../src/tomatrix.cpp:44:29) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_1' (../../src/tomatrix.cpp:63:29) in function 'flt_interleave_manual_seq'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmpx.V' (../../src/tomatrix.cpp:50:13)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x3.V' (../../src/./write_mem_seq.hpp:25:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x4.V' (../../src/./write_mem_seq.hpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x5.V' (../../src/./write_mem_seq.hpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x6.V' (../../src/./write_mem_seq.hpp:35:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x7.V' (../../src/./write_mem_seq.hpp:38:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../../src/interleave_manual_seq.cpp:39:14)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/tomatrix.cpp:69:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flt_interleave_manual_seq' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln50_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8s_4ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.342 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' pipeline 'VITIS_LOOP_63_1_VITIS_LOOP_65_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_6ns_6ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flt_interleave_manual_seq' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'x_sel_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_x_x0_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpy_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpx_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.961 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.632 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for flt_interleave_manual_seq.
INFO: [VLOG 209-307] Generating Verilog RTL for flt_interleave_manual_seq.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 157.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 29.451 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 31.807 seconds; peak allocated memory: 1.173 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 19.362 seconds; current allocated memory: 2.145 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.758 seconds; peak allocated memory: 1.176 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/tomatrix.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 18.526 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>& ap_int_base<4, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<12, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:46:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:45:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:38:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:35:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:40:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:37:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:30:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:27:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:24:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:20:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:17:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:14:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<15, true>(ap_int_base<15, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:43:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:43:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:43:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:43:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:43:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:43:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:42:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:42:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:42:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:42:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:42:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:42:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:52)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:33)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:37)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:18)
INFO: [HLS 214-178] Inlining function 'frommatrix(ap_int<8> (*) [9][44], ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_int<16>*, ap_int<16> (*) [1][44])' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 16-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
WARNING: [HLS 214-238] The INTERFACE pragma actions in object field. If on struct field, the struct argument must be pointer or reference. If struct by value, this interface pragma will be viewed as invalid and ignored. In function 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.866 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_2' (../../src/tomatrix.cpp:62) in function 'flt_interleave_manual_seq' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (../../src/tomatrix.cpp:43:5) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (../../src/tomatrix.cpp:44:29) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_1' (../../src/tomatrix.cpp:63:29) in function 'flt_interleave_manual_seq'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmpx.V' (../../src/tomatrix.cpp:50:13)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x3.V' (../../src/./write_mem_seq.hpp:25:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x4.V' (../../src/./write_mem_seq.hpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x5.V' (../../src/./write_mem_seq.hpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x6.V' (../../src/./write_mem_seq.hpp:35:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x7.V' (../../src/./write_mem_seq.hpp:38:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../../src/interleave_manual_seq.cpp:41:14)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/tomatrix.cpp:69:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flt_interleave_manual_seq' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln50_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8s_4ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' pipeline 'VITIS_LOOP_63_1_VITIS_LOOP_65_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_6ns_6ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flt_interleave_manual_seq' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'x_sel_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.174 GB.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_x_x0_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpy_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpx_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.989 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for flt_interleave_manual_seq.
INFO: [VLOG 209-307] Generating Verilog RTL for flt_interleave_manual_seq.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 157.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 29.35 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 31.71 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 19.844 seconds; current allocated memory: 1.016 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 22.179 seconds; peak allocated memory: 1.175 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/tomatrix.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 18.49 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>& ap_int_base<4, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<12, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:46:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:45:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:38:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:35:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:40:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:37:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:30:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:27:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:24:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:20:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:17:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:14:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<15, true>(ap_int_base<15, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:43:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:43:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:43:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:43:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:43:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:43:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:42:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:42:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:42:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:42:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:42:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:42:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:52)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:33)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:37)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:18)
INFO: [HLS 214-178] Inlining function 'frommatrix(ap_int<8> (*) [9][44], ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_int<16>*, ap_int<16> (*) [1][44])' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 16-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
WARNING: [HLS 214-238] The INTERFACE pragma actions in object field. If on struct field, the struct argument must be pointer or reference. If struct by value, this interface pragma will be viewed as invalid and ignored. In function 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.872 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_2' (../../src/tomatrix.cpp:62) in function 'flt_interleave_manual_seq' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (../../src/tomatrix.cpp:43:5) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (../../src/tomatrix.cpp:44:29) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_1' (../../src/tomatrix.cpp:63:29) in function 'flt_interleave_manual_seq'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmpx.V' (../../src/tomatrix.cpp:50:13)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x3.V' (../../src/./write_mem_seq.hpp:25:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x4.V' (../../src/./write_mem_seq.hpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x5.V' (../../src/./write_mem_seq.hpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x6.V' (../../src/./write_mem_seq.hpp:35:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x7.V' (../../src/./write_mem_seq.hpp:38:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../../src/interleave_manual_seq.cpp:41:14)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/tomatrix.cpp:69:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flt_interleave_manual_seq' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln50_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8s_4ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' pipeline 'VITIS_LOOP_63_1_VITIS_LOOP_65_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_6ns_6ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flt_interleave_manual_seq' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'x_sel_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.396 seconds; current allocated memory: 1.174 GB.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_x_x0_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpy_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpx_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.821 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for flt_interleave_manual_seq.
INFO: [VLOG 209-307] Generating Verilog RTL for flt_interleave_manual_seq.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 157.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 29.252 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 31.681 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 19.1 seconds; current allocated memory: 1.883 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.512 seconds; peak allocated memory: 1.175 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/tomatrix.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 18.659 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>& ap_int_base<4, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<12, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:46:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:45:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:38:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:35:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:40:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:37:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:30:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:27:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:24:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:20:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:17:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:14:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<15, true>(ap_int_base<15, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:43:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:43:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:43:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:43:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:43:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:43:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:42:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:42:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:42:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:42:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:42:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:42:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:52)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:33)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:37)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:18)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../../src/interleave_manual_seq.cpp:22:1)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../../src/interleave_manual_seq.cpp:46:7)
INFO: [HLS 214-178] Inlining function 'frommatrix(ap_int<8> (*) [9][44], ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_int<16>*, ap_int<16> (*) [1][44])' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 16-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
WARNING: [HLS 214-238] The INTERFACE pragma actions in object field. If on struct field, the struct argument must be pointer or reference. If struct by value, this interface pragma will be viewed as invalid and ignored. In function 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.864 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_2' (../../src/tomatrix.cpp:62) in function 'flt_interleave_manual_seq' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (../../src/tomatrix.cpp:43:5) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (../../src/tomatrix.cpp:44:29) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_1' (../../src/tomatrix.cpp:63:29) in function 'flt_interleave_manual_seq'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmpx.V' (../../src/tomatrix.cpp:50:13)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x3.V' (../../src/./write_mem_seq.hpp:25:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x4.V' (../../src/./write_mem_seq.hpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x5.V' (../../src/./write_mem_seq.hpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x6.V' (../../src/./write_mem_seq.hpp:35:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x7.V' (../../src/./write_mem_seq.hpp:38:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../../src/interleave_manual_seq.cpp:41:14)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/tomatrix.cpp:69:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flt_interleave_manual_seq' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln50_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8s_4ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' pipeline 'VITIS_LOOP_63_1_VITIS_LOOP_65_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_6ns_6ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flt_interleave_manual_seq' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'x_sel_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_x_x0_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpy_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpx_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.934 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for flt_interleave_manual_seq.
INFO: [VLOG 209-307] Generating Verilog RTL for flt_interleave_manual_seq.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 157.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 29.454 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 31.79 seconds; peak allocated memory: 1.173 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 19.086 seconds; current allocated memory: 2.348 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.608 seconds; peak allocated memory: 1.175 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/tomatrix.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 18.537 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>& ap_int_base<4, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<12, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:46:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:45:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:38:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:35:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:40:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:37:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:30:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:27:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:24:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:20:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:17:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:14:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<15, true>(ap_int_base<15, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:43:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:43:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:43:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:43:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:43:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:43:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:42:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:42:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:42:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:42:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:42:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:42:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:52)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:33)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:37)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:18)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../../src/interleave_manual_seq.cpp:22:1)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../../src/interleave_manual_seq.cpp:46:7)
INFO: [HLS 214-178] Inlining function 'frommatrix(ap_int<8> (*) [9][44], ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_int<16>*, ap_int<16> (*) [1][44])' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 16-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_2' (../../src/tomatrix.cpp:62) in function 'flt_interleave_manual_seq' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (../../src/tomatrix.cpp:43:5) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (../../src/tomatrix.cpp:44:29) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_1' (../../src/tomatrix.cpp:63:29) in function 'flt_interleave_manual_seq'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmpx.V' (../../src/tomatrix.cpp:50:13)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x3.V' (../../src/./write_mem_seq.hpp:25:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x4.V' (../../src/./write_mem_seq.hpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x5.V' (../../src/./write_mem_seq.hpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x6.V' (../../src/./write_mem_seq.hpp:35:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x7.V' (../../src/./write_mem_seq.hpp:38:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../../src/interleave_manual_seq.cpp:41:14)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/tomatrix.cpp:69:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flt_interleave_manual_seq' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln50_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8s_4ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' pipeline 'VITIS_LOOP_63_1_VITIS_LOOP_65_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_6ns_6ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flt_interleave_manual_seq' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'x_sel_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_x_x0_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpy_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpx_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.862 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for flt_interleave_manual_seq.
INFO: [VLOG 209-307] Generating Verilog RTL for flt_interleave_manual_seq.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 157.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 29.401 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 31.56 seconds; peak allocated memory: 1.173 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 19.197 seconds; current allocated memory: 2.445 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.28 seconds; peak allocated memory: 1.176 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/tomatrix.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 18.415 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>& ap_int_base<4, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<12, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<12, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, true>(ap_int_base<4, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:46:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<12, true>(ap_int_base<12, true> const&, int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:45:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:38:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:35:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:40:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:37:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:30:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:27:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:24:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:20:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:17:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' (../../src/./read_mem_seq.hpp:14:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<15, true>(ap_int_base<15, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:43:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:43:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:43:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:43:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:43:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:43:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:42:57)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:42:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:42:38)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:42:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:42:19)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:42:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:52)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:33)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:37)
INFO: [HLS 214-131] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::read_seq(ap_int<12>, int)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:41:18)
INFO: [HLS 214-178] Inlining function 'frommatrix(ap_int<8> (*) [9][44], ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 3564>::write_seq(ap_int<12>, ap_int<8>*)' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_int<16>*, ap_int<16> (*) [1][44])' into 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 16-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
WARNING: [HLS 214-238] The INTERFACE pragma actions in object field. If on struct field, the struct argument must be pointer or reference. If struct by value, this interface pragma will be viewed as invalid and ignored. In function 'flt_interleave_manual_seq(ap_int<8> (*) [9][44], ap_int<16> (*) [1][44], bool)' (../../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.889 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_2' (../../src/tomatrix.cpp:62) in function 'flt_interleave_manual_seq' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (../../src/tomatrix.cpp:43:5) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (../../src/tomatrix.cpp:44:29) in function 'flt_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_1' (../../src/tomatrix.cpp:63:29) in function 'flt_interleave_manual_seq'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmpx.V' (../../src/tomatrix.cpp:50:13)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x3.V' (../../src/./write_mem_seq.hpp:25:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x4.V' (../../src/./write_mem_seq.hpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x5.V' (../../src/./write_mem_seq.hpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x6.V' (../../src/./write_mem_seq.hpp:35:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x7.V' (../../src/./write_mem_seq.hpp:38:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../../src/interleave_manual_seq.cpp:41:14)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/tomatrix.cpp:69:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flt_interleave_manual_seq' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln50_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8s_4ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' pipeline 'VITIS_LOOP_63_1_VITIS_LOOP_65_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_6ns_6ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flt_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flt_interleave_manual_seq/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flt_interleave_manual_seq' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'x_sel_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flt_interleave_manual_seq/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flt_interleave_manual_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.174 GB.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_x_x0_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpy_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'flt_interleave_manual_seq_tmpx_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.593 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for flt_interleave_manual_seq.
INFO: [VLOG 209-307] Generating Verilog RTL for flt_interleave_manual_seq.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 157.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 29.306 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 31.589 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 19.2 seconds; current allocated memory: 2.559 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.449 seconds; peak allocated memory: 1.176 GB.
