(pcb "C:\Users\dwerner\Documents\KiCad\Aii-WiFi\Aii-WiFi.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.5)-3")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  256540 -72390  256540 -128270  255270 -129540  247650 -129540
            247650 -138430  246380 -139700  182626 -139700  181610 -138684
            181610 -129540  107950 -129540  106680 -128270  106680 -72390
            107950 -71120  255270 -71120  256540 -72390)
    )
    (keepout "" (polygon B.Cu 0  256540 -129540  255270 -129540  255270 -71120  256540 -71120
            256540 -129540))
    (keepout "" (polygon F.Cu 0  256540 -72390  106680 -72390  106680 -71120  256540 -71120
            256540 -72390))
    (keepout "" (polygon B.Cu 0  256540 -72390  106680 -72390  106680 -71120  256540 -71120
            256540 -72390))
    (keepout "" (polygon F.Cu 0  107950 -129540  106680 -129540  106680 -71120  107950 -71120
            107950 -129540))
    (keepout "" (polygon B.Cu 0  107950 -129540  106680 -129540  106680 -71120  107950 -71120
            107950 -129540))
    (keepout "" (polygon F.Cu 0  181610 -129540  106680 -129540  106680 -128270  181610 -128270
            181610 -129540))
    (keepout "" (polygon B.Cu 0  181610 -129540  106680 -129540  106680 -128270  181610 -128270
            181610 -129540))
    (keepout "" (polygon F.Cu 0  256540 -129540  247650 -129540  247650 -128270  256540 -128270
            256540 -129540))
    (keepout "" (polygon B.Cu 0  256540 -129540  247650 -129540  247650 -128270  256540 -128270
            256540 -129540))
    (keepout "" (polygon F.Cu 0  256540 -129540  255270 -129540  255270 -71120  256540 -71120
            256540 -129540))
    (keepout "" (polygon B.Cu 0  256540 -129540  255270 -129540  255270 -71120  256540 -71120
            256540 -129540))
    (keepout "" (polygon B.Cu 0  247650 -139700  246380 -139700  246380 -128270  247650 -128270
            247650 -139700))
    (keepout "" (polygon F.Cu 0  247650 -139700  246380 -139700  246380 -128270  247650 -128270
            247650 -139700))
    (keepout "" (polygon B.Cu 0  247650 -139700  246380 -139700  246380 -128270  247650 -128270
            247650 -139700))
    (keepout "" (polygon F.Cu 0  182880 -139700  181610 -139700  181610 -128270  182880 -128270
            182880 -139700))
    (keepout "" (polygon B.Cu 0  182880 -139700  181610 -139700  181610 -128270  182880 -128270
            182880 -139700))
    (keepout "" (polygon F.Cu 0  247650 -139700  181610 -139700  181610 -138430  247650 -138430
            247650 -139700))
    (keepout "" (polygon B.Cu 0  247650 -139700  181610 -139700  181610 -138430  247650 -138430
            247650 -139700))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 400.1)
      (clearance 400.1 (type default_smd))
      (clearance 100 (type smd_smd))
    )
  )
  (placement
    (component Connector_PinHeader_2.54mm:PinHeader_1x15_P2.54mm_Vertical
      (place J4 214400 -83500 front 0 (PN "NodeMCU ESP8266 Wifi  B"))
      (place J1 192600 -83500 front 0 (PN "NodeMCU ESP8266 Wifi A"))
    )
    (component Capacitor_THT:C_Rect_L7.0mm_W2.0mm_P5.00mm
      (place C1 167900 -123600 front 180 (PN C))
      (place C4 118000 -123000 front 0 (PN C))
      (place C3 147500 -77300 front 0 (PN C))
      (place C2 118800 -99700 front 0 (PN C))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket"
      (place U3 124460 -119380 front 180 (PN 74LS04))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x02_P2.54mm_Vertical
      (place J3 251460 -83820 front 270 (PN "IRQ ENABLE"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical
      (place J2 243586 -75438 front 90 (PN "FTDI CONN"))
    )
    (component "Package_DIP:DIP-28_W15.24mm_Socket"
      (place U1 167750 -104610 front 270 (PN 27C64))
      (place U2 152290 -80860 front 270 (PN 6551))
    )
    (component "Crystal:Crystal_HC52-8mm_Vertical"
      (place Y1 113300 -79200 front 270 (PN Crystal))
    )
    (component Apple2_bus:BUS_A2
      (place BUS1 207010 -134620 front 0 (PN A2_BUS))
    )
  )
  (library
    (image Connector_PinHeader_2.54mm:PinHeader_1x15_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -37350  1800 1800))
      (outline (path signal 50  -1800 -37350  1800 -37350))
      (outline (path signal 50  -1800 1800  -1800 -37350))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -36890))
      (outline (path signal 120  -1330 -1270  -1330 -36890))
      (outline (path signal 120  -1330 -36890  1330 -36890))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -36830  -1270 635))
      (outline (path signal 100  1270 -36830  -1270 -36830))
      (outline (path signal 100  1270 1270  1270 -36830))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Capacitor_THT:C_Rect_L7.0mm_W2.0mm_P5.00mm
      (outline (path signal 50  6250 1250  -1250 1250))
      (outline (path signal 50  6250 -1250  6250 1250))
      (outline (path signal 50  -1250 -1250  6250 -1250))
      (outline (path signal 50  -1250 1250  -1250 -1250))
      (outline (path signal 120  6120 1120  6120 -1120))
      (outline (path signal 120  -1120 1120  -1120 -1120))
      (outline (path signal 120  -1120 -1120  6120 -1120))
      (outline (path signal 120  -1120 1120  6120 1120))
      (outline (path signal 100  6000 1000  -1000 1000))
      (outline (path signal 100  6000 -1000  6000 1000))
      (outline (path signal 100  -1000 -1000  6000 -1000))
      (outline (path signal 100  -1000 1000  -1000 -1000))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x02_P2.54mm_Vertical
      (outline (path signal 50  -1800 -4300  -1800 1800))
      (outline (path signal 50  1750 -4300  -1800 -4300))
      (outline (path signal 50  1750 1800  1750 -4300))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 100  -1270 -3810  -1270 1270))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  1270 635  1270 -3810))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  -1270 1270  635 1270))
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -9400  1800 1800))
      (outline (path signal 50  -1800 -9400  1800 -9400))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -8950))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  -1330 -8950  1330 -8950))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -8890  -1270 635))
      (outline (path signal 100  1270 -8890  -1270 -8890))
      (outline (path signal 100  1270 1270  1270 -8890))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm_Socket"
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  16800 -34650  16800 1600))
      (outline (path signal 50  -1550 -34650  16800 -34650))
      (outline (path signal 50  -1550 1600  -1550 -34650))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  16570 -34410  16570 1390))
      (outline (path signal 120  -1330 -34410  16570 -34410))
      (outline (path signal 120  -1330 1390  -1330 -34410))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  16510 -34350  16510 1330))
      (outline (path signal 100  -1270 -34350  16510 -34350))
      (outline (path signal 100  -1270 1330  -1270 -34350))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Crystal:Crystal_HC52-8mm_Vertical"
      (outline (path signal 50  6400 2100  -2600 2100))
      (outline (path signal 50  6400 -2100  6400 2100))
      (outline (path signal 50  -2600 -2100  6400 -2100))
      (outline (path signal 50  -2600 2100  -2600 -2100))
      (outline (path signal 120  -450 -1850  4250 -1850))
      (outline (path signal 120  -450 1850  4250 1850))
      (outline (path signal 100  -450 -1150  4250 -1150))
      (outline (path signal 100  -450 1150  4250 1150))
      (outline (path signal 100  -450 -1650  4250 -1650))
      (outline (path signal 100  -450 1650  4250 1650))
      (pin Round[A]Pad_1500_um 2 3800 0)
      (pin Round[A]Pad_1500_um 1 0 0)
    )
    (image Apple2_bus:BUS_A2
      (outline (path signal 150  40640 5080  40640 -3810))
      (outline (path signal 150  -25400 -3810  -25400 5080))
      (outline (path signal 150  -24130 -5080  -25400 -3810))
      (outline (path signal 150  39370 -5080  -24130 -5080))
      (outline (path signal 150  40640 -3810  39370 -5080))
      (pin Rect[B]Pad_1778x7620_um (rotate 180) 26 38100 0)
      (pin Rect[B]Pad_1778x7620_um (rotate 180) 27 35560 0)
      (pin Rect[B]Pad_1778x7620_um (rotate 180) 28 33020 0)
      (pin Rect[B]Pad_1778x7620_um (rotate 180) 29 30480 0)
      (pin Rect[B]Pad_1778x7620_um (rotate 180) 30 27940 0)
      (pin Rect[B]Pad_1778x7620_um (rotate 180) 31 25400 0)
      (pin Rect[B]Pad_1778x7620_um (rotate 180) 32 22860 0)
      (pin Rect[B]Pad_1778x7620_um (rotate 180) 33 20320 0)
      (pin Rect[B]Pad_1778x7620_um (rotate 180) 34 17780 0)
      (pin Rect[B]Pad_1778x7620_um (rotate 180) 35 15240 0)
      (pin Rect[B]Pad_1778x7620_um (rotate 180) 36 12700 0)
      (pin Rect[B]Pad_1778x7620_um (rotate 180) 37 10160 0)
      (pin Rect[B]Pad_1778x7620_um (rotate 180) 38 7620 0)
      (pin Rect[B]Pad_1778x7620_um (rotate 180) 39 5080 0)
      (pin Rect[B]Pad_1778x7620_um (rotate 180) 40 2540 0)
      (pin Rect[B]Pad_1778x7620_um (rotate 180) 41 0 0)
      (pin Rect[B]Pad_1778x7620_um (rotate 180) 42 -2540 0)
      (pin Rect[B]Pad_1778x7620_um (rotate 180) 43 -5080 0)
      (pin Rect[B]Pad_1778x7620_um (rotate 180) 44 -7620 0)
      (pin Rect[B]Pad_1778x7620_um (rotate 180) 45 -10160 0)
      (pin Rect[B]Pad_1778x7620_um (rotate 180) 46 -12700 0)
      (pin Rect[B]Pad_1778x7620_um (rotate 180) 47 -15240 0)
      (pin Rect[B]Pad_1778x7620_um (rotate 180) 48 -17780 0)
      (pin Rect[B]Pad_1778x7620_um (rotate 180) 49 -20320 0)
      (pin Rect[B]Pad_1778x7620_um (rotate 180) 50 -22860 0)
      (pin Rect[T]Pad_1778x7620_um (rotate 180) 25 38100 0)
      (pin Rect[T]Pad_1778x7620_um (rotate 180) 24 35560 0)
      (pin Rect[T]Pad_1778x7620_um (rotate 180) 23 33020 0)
      (pin Rect[T]Pad_1778x7620_um (rotate 180) 22 30480 0)
      (pin Rect[T]Pad_1778x7620_um (rotate 180) 21 27940 0)
      (pin Rect[T]Pad_1778x7620_um (rotate 180) 20 25400 0)
      (pin Rect[T]Pad_1778x7620_um (rotate 180) 19 22860 0)
      (pin Rect[T]Pad_1778x7620_um (rotate 180) 18 20320 0)
      (pin Rect[T]Pad_1778x7620_um (rotate 180) 17 17780 0)
      (pin Rect[T]Pad_1778x7620_um (rotate 180) 16 15240 0)
      (pin Rect[T]Pad_1778x7620_um (rotate 180) 15 12700 0)
      (pin Rect[T]Pad_1778x7620_um (rotate 180) 14 10160 0)
      (pin Rect[T]Pad_1778x7620_um (rotate 180) 13 7620 0)
      (pin Rect[T]Pad_1778x7620_um (rotate 180) 12 5080 0)
      (pin Rect[T]Pad_1778x7620_um (rotate 180) 11 2540 0)
      (pin Rect[T]Pad_1778x7620_um (rotate 180) 10 0 0)
      (pin Rect[T]Pad_1778x7620_um (rotate 180) 9 -2540 0)
      (pin Rect[T]Pad_1778x7620_um (rotate 180) 8 -5080 0)
      (pin Rect[T]Pad_1778x7620_um (rotate 180) 7 -7620 0)
      (pin Rect[T]Pad_1778x7620_um (rotate 180) 6 -10160 0)
      (pin Rect[T]Pad_1778x7620_um (rotate 180) 5 -12700 0)
      (pin Rect[T]Pad_1778x7620_um (rotate 180) 4 -15240 0)
      (pin Rect[T]Pad_1778x7620_um (rotate 180) 3 -17780 0)
      (pin Rect[T]Pad_1778x7620_um (rotate 180) 2 -20320 0)
      (pin Rect[T]Pad_1778x7620_um (rotate 180) 1 -22860 0)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[B]Pad_1778x7620_um
      (shape (rect B.Cu -889 -3810 889 3810))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[T]Pad_1778x7620_um
      (shape (rect F.Cu -889 -3810 889 3810))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(U2-Pad7)"
      (pins U2-7 Y1-2)
    )
    (net "Net-(U2-Pad6)"
      (pins U2-6 Y1-1)
    )
    (net GND
      (pins J4-14 J4-7 J1-14 J1-10 C1-2 U3-7 J2-4 U1-14 U1-25 U1-24 U1-23 U1-22 U1-21
        U1-2 U2-17 U2-1 C4-2 C3-2 C2-2 BUS1-26)
    )
    (net IRQ
      (pins J3-1 BUS1-30)
    )
    (net RES
      (pins U2-4 BUS1-31)
    )
    (net IOSEL
      (pins U3-1 BUS1-41)
    )
    (net /D7
      (pins U1-19 U2-25 BUS1-42)
    )
    (net /D6
      (pins U1-18 U2-24 BUS1-43)
    )
    (net /D5
      (pins U1-17 U2-23 BUS1-44)
    )
    (net /D4
      (pins U1-16 U2-22 BUS1-45)
    )
    (net /D3
      (pins U1-15 U2-21 BUS1-46)
    )
    (net /D2
      (pins U1-13 U2-20 BUS1-47)
    )
    (net /D1
      (pins U1-12 U2-19 BUS1-48)
    )
    (net /D0
      (pins U1-11 U2-18 BUS1-49)
    )
    (net VCC
      (pins C1-1 U3-14 J2-1 U1-28 U1-27 U2-15 C4-1 C3-1 C2-1 BUS1-25)
    )
    (net RW
      (pins U2-28 BUS1-18)
    )
    (net /A7
      (pins U1-3 BUS1-9)
    )
    (net /A6
      (pins U1-4 BUS1-8)
    )
    (net /A5
      (pins U1-5 BUS1-7)
    )
    (net /A4
      (pins U1-6 BUS1-6)
    )
    (net /A3
      (pins U1-7 U2-2 BUS1-5)
    )
    (net /A2
      (pins U1-8 U2-3 BUS1-4)
    )
    (net /A1
      (pins U1-9 U2-14 BUS1-3)
    )
    (net /A0
      (pins U1-10 U2-13 BUS1-2)
    )
    (net ROMSEL
      (pins U1-20 BUS1-1)
    )
    (net RX
      (pins J4-13 J2-3 U2-12)
    )
    (net TX
      (pins J4-12 J2-2 U2-10)
    )
    (net IRQ1
      (pins J3-2 U2-26)
    )
    (net ASCS
      (pins U3-2 U2-27)
    )
    (net DCD
      (pins J4-5 U2-16)
    )
    (net CTS
      (pins J4-3 U2-9)
    )
    (net RTS
      (pins J4-2 U2-8)
    )
    (class kicad_default "" +3V3 +5V /A0 /A1 /A2 /A3 /A4 /A5 /A6 /A7 /D0 /D1
      /D2 /D3 /D4 /D5 /D6 /D7 ASCS CTS DCD ESPRX ESPTX GND IOSEL IRQ IRQ1
      "Net-(BUS1-Pad10)" "Net-(BUS1-Pad11)" "Net-(BUS1-Pad12)" "Net-(BUS1-Pad13)"
      "Net-(BUS1-Pad14)" "Net-(BUS1-Pad15)" "Net-(BUS1-Pad16)" "Net-(BUS1-Pad17)"
      "Net-(BUS1-Pad19)" "Net-(BUS1-Pad20)" "Net-(BUS1-Pad21)" "Net-(BUS1-Pad22)"
      "Net-(BUS1-Pad23)" "Net-(BUS1-Pad24)" "Net-(BUS1-Pad27)" "Net-(BUS1-Pad28)"
      "Net-(BUS1-Pad29)" "Net-(BUS1-Pad32)" "Net-(BUS1-Pad33)" "Net-(BUS1-Pad34)"
      "Net-(BUS1-Pad35)" "Net-(BUS1-Pad36)" "Net-(BUS1-Pad37)" "Net-(BUS1-Pad38)"
      "Net-(BUS1-Pad39)" "Net-(BUS1-Pad40)" "Net-(BUS1-Pad50)" "Net-(J1-Pad1)"
      "Net-(J1-Pad11)" "Net-(J1-Pad12)" "Net-(J1-Pad13)" "Net-(J1-Pad2)" "Net-(J1-Pad3)"
      "Net-(J1-Pad4)" "Net-(J1-Pad5)" "Net-(J1-Pad6)" "Net-(J1-Pad7)" "Net-(J1-Pad8)"
      "Net-(J1-Pad9)" "Net-(J4-Pad1)" "Net-(J4-Pad10)" "Net-(J4-Pad11)" "Net-(J4-Pad15)"
      "Net-(J4-Pad4)" "Net-(J4-Pad6)" "Net-(J4-Pad8)" "Net-(J4-Pad9)" "Net-(U1-Pad1)"
      "Net-(U1-Pad26)" "Net-(U2-Pad11)" "Net-(U2-Pad5)" "Net-(U2-Pad6)" "Net-(U2-Pad7)"
      RES ROMSEL RTS RW RX TX VCC
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 400.1)
      )
    )
  )
  (wiring
  )
)
