{
    "code": "module TopModule(\n    input logic clk,\n    input logic shift_ena,\n    input logic count_ena,\n    input logic data,\n    output logic [3:0] q\n);\n\n    always_ff @(posedge clk) begin\n        if (shift_ena) begin\n            q <= {q[2:0], data}; // Shift left and insert new data at LSB\n        end else if (count_ena) begin\n            q <= q - 4'b0001; // Decrement the current value\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}