# vhdl_fifo
This Basic fifo design in vhdl
I have used read and write pointer as a 'signal' therefore all assignments happen in next cycle.
