B_DET_DC_HV_SEC1_R1_SL1_S01-08:stat 0
B_DET_DC_HV_SEC1_R1_SL1_S01-08:vmon 0.1
B_DET_DC_HV_SEC1_R1_SL1_S01-08:vsetrbk 0
B_DET_DC_HV_SEC1_R1_SL1_S01-08:imon 0.1
B_DET_DC_HV_SEC1_R1_SL1_S09-16:stat 0
B_DET_DC_HV_SEC1_R1_SL1_S09-16:vmon 0.1
B_DET_DC_HV_SEC1_R1_SL1_S09-16:vsetrbk 0
B_DET_DC_HV_SEC1_R1_SL1_S09-16:imon 0.1
B_DET_DC_HV_SEC1_R1_SL1_S17-24:stat 0
B_DET_DC_HV_SEC1_R1_SL1_S17-24:vmon 0.1
B_DET_DC_HV_SEC1_R1_SL1_S17-24:vsetrbk 0
B_DET_DC_HV_SEC1_R1_SL1_S17-24:imon 0.1
B_DET_DC_HV_SEC1_R1_SL1_S25-32:stat 0
B_DET_DC_HV_SEC1_R1_SL1_S25-32:vmon 0.1
B_DET_DC_HV_SEC1_R1_SL1_S25-32:vsetrbk 0
B_DET_DC_HV_SEC1_R1_SL1_S25-32:imon 0.1
B_DET_DC_HV_SEC1_R1_SL1_S33-48:stat 0
B_DET_DC_HV_SEC1_R1_SL1_S33-48:vmon 0.1
B_DET_DC_HV_SEC1_R1_SL1_S33-48:vsetrbk 0
B_DET_DC_HV_SEC1_R1_SL1_S33-48:imon 0.1
B_DET_DC_HV_SEC1_R1_SL1_S49-64:stat 0
B_DET_DC_HV_SEC1_R1_SL1_S49-64:vmon 0.1
B_DET_DC_HV_SEC1_R1_SL1_S49-64:vsetrbk 0
B_DET_DC_HV_SEC1_R1_SL1_S49-64:imon 0.1
B_DET_DC_HV_SEC1_R1_SL1_S65-80:stat 0
B_DET_DC_HV_SEC1_R1_SL1_S65-80:vmon 0.1
B_DET_DC_HV_SEC1_R1_SL1_S65-80:vsetrbk 0
B_DET_DC_HV_SEC1_R1_SL1_S65-80:imon 0.1
B_DET_DC_HV_SEC1_R1_SL1_S81-112:stat 0
B_DET_DC_HV_SEC1_R1_SL1_S81-112:vmon 0.1
B_DET_DC_HV_SEC1_R1_SL1_S81-112:vsetrbk 0
B_DET_DC_HV_SEC1_R1_SL1_S81-112:imon 0.1
B_DET_DC_HV_SEC1_R1_SL1_F01-08:stat 0
B_DET_DC_HV_SEC1_R1_SL1_F01-08:vmon 0.1
B_DET_DC_HV_SEC1_R1_SL1_F01-08:vsetrbk 0
B_DET_DC_HV_SEC1_R1_SL1_F01-08:imon 0.1
B_DET_DC_HV_SEC1_R1_SL1_F09-16:stat 0
B_DET_DC_HV_SEC1_R1_SL1_F09-16:vmon 0.1
B_DET_DC_HV_SEC1_R1_SL1_F09-16:vsetrbk 0
B_DET_DC_HV_SEC1_R1_SL1_F09-16:imon 0.1
B_DET_DC_HV_SEC1_R1_SL1_F17-24:stat 0
B_DET_DC_HV_SEC1_R1_SL1_F17-24:vmon 0.1
B_DET_DC_HV_SEC1_R1_SL1_F17-24:vsetrbk 0
B_DET_DC_HV_SEC1_R1_SL1_F17-24:imon 0.1
B_DET_DC_HV_SEC1_R1_SL1_F25-32:stat 0
B_DET_DC_HV_SEC1_R1_SL1_F25-32:vmon 0.1
B_DET_DC_HV_SEC1_R1_SL1_F25-32:vsetrbk 0
B_DET_DC_HV_SEC1_R1_SL1_F25-32:imon 0.1
B_DET_DC_HV_SEC1_R1_SL1_F33-48:stat 0
B_DET_DC_HV_SEC1_R1_SL1_F33-48:vmon 0.1
B_DET_DC_HV_SEC1_R1_SL1_F33-48:vsetrbk 0
B_DET_DC_HV_SEC1_R1_SL1_F33-48:imon 0.1
B_DET_DC_HV_SEC1_R1_SL1_F49-64:stat 0
B_DET_DC_HV_SEC1_R1_SL1_F49-64:vmon 0.1
B_DET_DC_HV_SEC1_R1_SL1_F49-64:vsetrbk 0
B_DET_DC_HV_SEC1_R1_SL1_F49-64:imon 0.1
B_DET_DC_HV_SEC1_R1_SL1_F65-80:stat 0
B_DET_DC_HV_SEC1_R1_SL1_F65-80:vmon 0.1
B_DET_DC_HV_SEC1_R1_SL1_F65-80:vsetrbk 0
B_DET_DC_HV_SEC1_R1_SL1_F65-80:imon 0.1
B_DET_DC_HV_SEC1_R1_SL1_F81-112:stat 0
B_DET_DC_HV_SEC1_R1_SL1_F81-112:vmon 0.1
B_DET_DC_HV_SEC1_R1_SL1_F81-112:vsetrbk 0
B_DET_DC_HV_SEC1_R1_SL1_F81-112:imon 0.1
B_DET_DC_HV_SEC1_R1_SL1_G01-32:stat 0
B_DET_DC_HV_SEC1_R1_SL1_G01-32:vmon 0.1
B_DET_DC_HV_SEC1_R1_SL1_G01-32:vsetrbk 0
B_DET_DC_HV_SEC1_R1_SL1_G01-32:imon 0.1
B_DET_DC_HV_SEC1_R1_SL1_G33-112:stat 0
B_DET_DC_HV_SEC1_R1_SL1_G33-112:vmon 0.1
B_DET_DC_HV_SEC1_R1_SL1_G33-112:vsetrbk 0
B_DET_DC_HV_SEC1_R1_SL1_G33-112:imon 0.1
B_DET_DC_HV_SEC1_R1_SL2_S01-08:stat 0
B_DET_DC_HV_SEC1_R1_SL2_S01-08:vmon 0.1
B_DET_DC_HV_SEC1_R1_SL2_S01-08:vsetrbk 0
B_DET_DC_HV_SEC1_R1_SL2_S01-08:imon 0.1
B_DET_DC_HV_SEC1_R1_SL2_S09-16:stat 0
B_DET_DC_HV_SEC1_R1_SL2_S09-16:vmon 0.1
B_DET_DC_HV_SEC1_R1_SL2_S09-16:vsetrbk 0
B_DET_DC_HV_SEC1_R1_SL2_S09-16:imon 0.1
B_DET_DC_HV_SEC1_R1_SL2_S17-24:stat 0
B_DET_DC_HV_SEC1_R1_SL2_S17-24:vmon 0.1
B_DET_DC_HV_SEC1_R1_SL2_S17-24:vsetrbk 0
B_DET_DC_HV_SEC1_R1_SL2_S17-24:imon 0.1
B_DET_DC_HV_SEC1_R1_SL2_S25-32:stat 0
B_DET_DC_HV_SEC1_R1_SL2_S25-32:vmon 0.1
B_DET_DC_HV_SEC1_R1_SL2_S25-32:vsetrbk 0
B_DET_DC_HV_SEC1_R1_SL2_S25-32:imon 0.1
B_DET_DC_HV_SEC1_R1_SL2_S33-48:stat 0
B_DET_DC_HV_SEC1_R1_SL2_S33-48:vmon 0.1
B_DET_DC_HV_SEC1_R1_SL2_S33-48:vsetrbk 0
B_DET_DC_HV_SEC1_R1_SL2_S33-48:imon 0.1
B_DET_DC_HV_SEC1_R1_SL2_S49-64:stat 0
B_DET_DC_HV_SEC1_R1_SL2_S49-64:vmon 0.1
B_DET_DC_HV_SEC1_R1_SL2_S49-64:vsetrbk 0
B_DET_DC_HV_SEC1_R1_SL2_S49-64:imon 0.1
B_DET_DC_HV_SEC1_R1_SL2_S65-80:stat 0
B_DET_DC_HV_SEC1_R1_SL2_S65-80:vmon 0.1
B_DET_DC_HV_SEC1_R1_SL2_S65-80:vsetrbk 0
B_DET_DC_HV_SEC1_R1_SL2_S65-80:imon 0.1
B_DET_DC_HV_SEC1_R1_SL2_S81-112:stat 0
B_DET_DC_HV_SEC1_R1_SL2_S81-112:vmon 0.1
B_DET_DC_HV_SEC1_R1_SL2_S81-112:vsetrbk 0
B_DET_DC_HV_SEC1_R1_SL2_S81-112:imon 0.1
B_DET_DC_HV_SEC1_R1_SL2_F01-08:stat 0
B_DET_DC_HV_SEC1_R1_SL2_F01-08:vmon 0.1
B_DET_DC_HV_SEC1_R1_SL2_F01-08:vsetrbk 0
B_DET_DC_HV_SEC1_R1_SL2_F01-08:imon 0.1
B_DET_DC_HV_SEC1_R1_SL2_F09-16:stat 0
B_DET_DC_HV_SEC1_R1_SL2_F09-16:vmon 0.1
B_DET_DC_HV_SEC1_R1_SL2_F09-16:vsetrbk 0
B_DET_DC_HV_SEC1_R1_SL2_F09-16:imon 0.1
B_DET_DC_HV_SEC1_R1_SL2_F17-24:stat 0
B_DET_DC_HV_SEC1_R1_SL2_F17-24:vmon 0.1
B_DET_DC_HV_SEC1_R1_SL2_F17-24:vsetrbk 0
B_DET_DC_HV_SEC1_R1_SL2_F17-24:imon 0.1
B_DET_DC_HV_SEC1_R1_SL2_F25-32:stat 0
B_DET_DC_HV_SEC1_R1_SL2_F25-32:vmon 0.1
B_DET_DC_HV_SEC1_R1_SL2_F25-32:vsetrbk 0
B_DET_DC_HV_SEC1_R1_SL2_F25-32:imon 0.1
B_DET_DC_HV_SEC1_R1_SL2_F33-48:stat 0
B_DET_DC_HV_SEC1_R1_SL2_F33-48:vmon 0.1
B_DET_DC_HV_SEC1_R1_SL2_F33-48:vsetrbk 0
B_DET_DC_HV_SEC1_R1_SL2_F33-48:imon 0.1
B_DET_DC_HV_SEC1_R1_SL2_F49-64:stat 0
B_DET_DC_HV_SEC1_R1_SL2_F49-64:vmon 0.1
B_DET_DC_HV_SEC1_R1_SL2_F49-64:vsetrbk 0
B_DET_DC_HV_SEC1_R1_SL2_F49-64:imon 0.1
B_DET_DC_HV_SEC1_R1_SL2_F65-80:stat 0
B_DET_DC_HV_SEC1_R1_SL2_F65-80:vmon 0.1
B_DET_DC_HV_SEC1_R1_SL2_F65-80:vsetrbk 0
B_DET_DC_HV_SEC1_R1_SL2_F65-80:imon 0.1
B_DET_DC_HV_SEC1_R1_SL2_F81-112:stat 0
B_DET_DC_HV_SEC1_R1_SL2_F81-112:vmon 0.1
B_DET_DC_HV_SEC1_R1_SL2_F81-112:vsetrbk 0
B_DET_DC_HV_SEC1_R1_SL2_F81-112:imon 0.1
B_DET_DC_HV_SEC1_R1_SL2_G01-32:stat 0
B_DET_DC_HV_SEC1_R1_SL2_G01-32:vmon 0.1
B_DET_DC_HV_SEC1_R1_SL2_G01-32:vsetrbk 0
B_DET_DC_HV_SEC1_R1_SL2_G01-32:imon 0.1
B_DET_DC_HV_SEC1_R1_SL2_G33-112:stat 0
B_DET_DC_HV_SEC1_R1_SL2_G33-112:vmon 0.1
B_DET_DC_HV_SEC1_R1_SL2_G33-112:vsetrbk 0
B_DET_DC_HV_SEC1_R1_SL2_G33-112:imon 0.1
B_DET_DC_HV_SEC1_R2_SL3_S01-08:stat 0
B_DET_DC_HV_SEC1_R2_SL3_S01-08:vmon 0.1
B_DET_DC_HV_SEC1_R2_SL3_S01-08:vsetrbk 0
B_DET_DC_HV_SEC1_R2_SL3_S01-08:imon 0.1
B_DET_DC_HV_SEC1_R2_SL3_S09-16:stat 0
B_DET_DC_HV_SEC1_R2_SL3_S09-16:vmon 0.1
B_DET_DC_HV_SEC1_R2_SL3_S09-16:vsetrbk 0
B_DET_DC_HV_SEC1_R2_SL3_S09-16:imon 0.1
B_DET_DC_HV_SEC1_R2_SL3_S17-24:stat 0
B_DET_DC_HV_SEC1_R2_SL3_S17-24:vmon 0.1
B_DET_DC_HV_SEC1_R2_SL3_S17-24:vsetrbk 0
B_DET_DC_HV_SEC1_R2_SL3_S17-24:imon 0.1
B_DET_DC_HV_SEC1_R2_SL3_S25-32:stat 0
B_DET_DC_HV_SEC1_R2_SL3_S25-32:vmon 0.1
B_DET_DC_HV_SEC1_R2_SL3_S25-32:vsetrbk 0
B_DET_DC_HV_SEC1_R2_SL3_S25-32:imon 0.1
B_DET_DC_HV_SEC1_R2_SL3_S33-48:stat 0
B_DET_DC_HV_SEC1_R2_SL3_S33-48:vmon 0.1
B_DET_DC_HV_SEC1_R2_SL3_S33-48:vsetrbk 0
B_DET_DC_HV_SEC1_R2_SL3_S33-48:imon 0.1
B_DET_DC_HV_SEC1_R2_SL3_S49-64:stat 0
B_DET_DC_HV_SEC1_R2_SL3_S49-64:vmon 0.1
B_DET_DC_HV_SEC1_R2_SL3_S49-64:vsetrbk 0
B_DET_DC_HV_SEC1_R2_SL3_S49-64:imon 0.1
B_DET_DC_HV_SEC1_R2_SL3_S65-80:stat 0
B_DET_DC_HV_SEC1_R2_SL3_S65-80:vmon 0.1
B_DET_DC_HV_SEC1_R2_SL3_S65-80:vsetrbk 0
B_DET_DC_HV_SEC1_R2_SL3_S65-80:imon 0.1
B_DET_DC_HV_SEC1_R2_SL3_S81-112:stat 0
B_DET_DC_HV_SEC1_R2_SL3_S81-112:vmon 0.1
B_DET_DC_HV_SEC1_R2_SL3_S81-112:vsetrbk 0
B_DET_DC_HV_SEC1_R2_SL3_S81-112:imon 0.1
B_DET_DC_HV_SEC1_R2_SL3_F01-08:stat 0
B_DET_DC_HV_SEC1_R2_SL3_F01-08:vmon 0.1
B_DET_DC_HV_SEC1_R2_SL3_F01-08:vsetrbk 0
B_DET_DC_HV_SEC1_R2_SL3_F01-08:imon 0.1
B_DET_DC_HV_SEC1_R2_SL3_F09-16:stat 0
B_DET_DC_HV_SEC1_R2_SL3_F09-16:vmon 0.1
B_DET_DC_HV_SEC1_R2_SL3_F09-16:vsetrbk 0
B_DET_DC_HV_SEC1_R2_SL3_F09-16:imon 0.1
B_DET_DC_HV_SEC1_R2_SL3_F17-24:stat 0
B_DET_DC_HV_SEC1_R2_SL3_F17-24:vmon 0.1
B_DET_DC_HV_SEC1_R2_SL3_F17-24:vsetrbk 0
B_DET_DC_HV_SEC1_R2_SL3_F17-24:imon 0.1
B_DET_DC_HV_SEC1_R2_SL3_F25-32:stat 0
B_DET_DC_HV_SEC1_R2_SL3_F25-32:vmon 0.1
B_DET_DC_HV_SEC1_R2_SL3_F25-32:vsetrbk 0
B_DET_DC_HV_SEC1_R2_SL3_F25-32:imon 0.1
B_DET_DC_HV_SEC1_R2_SL3_F33-48:stat 0
B_DET_DC_HV_SEC1_R2_SL3_F33-48:vmon 0.1
B_DET_DC_HV_SEC1_R2_SL3_F33-48:vsetrbk 0
B_DET_DC_HV_SEC1_R2_SL3_F33-48:imon 0.1
B_DET_DC_HV_SEC1_R2_SL3_F49-64:stat 0
B_DET_DC_HV_SEC1_R2_SL3_F49-64:vmon 0.1
B_DET_DC_HV_SEC1_R2_SL3_F49-64:vsetrbk 0
B_DET_DC_HV_SEC1_R2_SL3_F49-64:imon 0.1
B_DET_DC_HV_SEC1_R2_SL3_F65-80:stat 0
B_DET_DC_HV_SEC1_R2_SL3_F65-80:vmon 0.1
B_DET_DC_HV_SEC1_R2_SL3_F65-80:vsetrbk 0
B_DET_DC_HV_SEC1_R2_SL3_F65-80:imon 0.1
B_DET_DC_HV_SEC1_R2_SL3_F81-112:stat 0
B_DET_DC_HV_SEC1_R2_SL3_F81-112:vmon 0.1
B_DET_DC_HV_SEC1_R2_SL3_F81-112:vsetrbk 0
B_DET_DC_HV_SEC1_R2_SL3_F81-112:imon 0.1
B_DET_DC_HV_SEC1_R2_SL3_G01-32:stat 0
B_DET_DC_HV_SEC1_R2_SL3_G01-32:vmon 0.1
B_DET_DC_HV_SEC1_R2_SL3_G01-32:vsetrbk 0
B_DET_DC_HV_SEC1_R2_SL3_G01-32:imon 0.1
B_DET_DC_HV_SEC1_R2_SL3_G33-112:stat 0
B_DET_DC_HV_SEC1_R2_SL3_G33-112:vmon 0.1
B_DET_DC_HV_SEC1_R2_SL3_G33-112:vsetrbk 0
B_DET_DC_HV_SEC1_R2_SL3_G33-112:imon 0.1
B_DET_DC_HV_SEC1_R2_SL4_S01-08:stat 0
B_DET_DC_HV_SEC1_R2_SL4_S01-08:vmon 0.1
B_DET_DC_HV_SEC1_R2_SL4_S01-08:vsetrbk 0
B_DET_DC_HV_SEC1_R2_SL4_S01-08:imon 0.1
B_DET_DC_HV_SEC1_R2_SL4_S09-16:stat 0
B_DET_DC_HV_SEC1_R2_SL4_S09-16:vmon 0.1
B_DET_DC_HV_SEC1_R2_SL4_S09-16:vsetrbk 0
B_DET_DC_HV_SEC1_R2_SL4_S09-16:imon 0.1
B_DET_DC_HV_SEC1_R2_SL4_S17-24:stat 0
B_DET_DC_HV_SEC1_R2_SL4_S17-24:vmon 0.1
B_DET_DC_HV_SEC1_R2_SL4_S17-24:vsetrbk 0
B_DET_DC_HV_SEC1_R2_SL4_S17-24:imon 0.1
B_DET_DC_HV_SEC1_R2_SL4_S25-32:stat 0
B_DET_DC_HV_SEC1_R2_SL4_S25-32:vmon 0.1
B_DET_DC_HV_SEC1_R2_SL4_S25-32:vsetrbk 0
B_DET_DC_HV_SEC1_R2_SL4_S25-32:imon 0.1
B_DET_DC_HV_SEC1_R2_SL4_S33-48:stat 0
B_DET_DC_HV_SEC1_R2_SL4_S33-48:vmon 0.1
B_DET_DC_HV_SEC1_R2_SL4_S33-48:vsetrbk 0
B_DET_DC_HV_SEC1_R2_SL4_S33-48:imon 0.1
B_DET_DC_HV_SEC1_R2_SL4_S49-64:stat 0
B_DET_DC_HV_SEC1_R2_SL4_S49-64:vmon 0.1
B_DET_DC_HV_SEC1_R2_SL4_S49-64:vsetrbk 0
B_DET_DC_HV_SEC1_R2_SL4_S49-64:imon 0.1
B_DET_DC_HV_SEC1_R2_SL4_S65-80:stat 0
B_DET_DC_HV_SEC1_R2_SL4_S65-80:vmon 0.1
B_DET_DC_HV_SEC1_R2_SL4_S65-80:vsetrbk 0
B_DET_DC_HV_SEC1_R2_SL4_S65-80:imon 0.1
B_DET_DC_HV_SEC1_R2_SL4_S81-112:stat 0
B_DET_DC_HV_SEC1_R2_SL4_S81-112:vmon 0.1
B_DET_DC_HV_SEC1_R2_SL4_S81-112:vsetrbk 0
B_DET_DC_HV_SEC1_R2_SL4_S81-112:imon 0.1
B_DET_DC_HV_SEC1_R2_SL4_F01-08:stat 0
B_DET_DC_HV_SEC1_R2_SL4_F01-08:vmon 0.1
B_DET_DC_HV_SEC1_R2_SL4_F01-08:vsetrbk 0
B_DET_DC_HV_SEC1_R2_SL4_F01-08:imon 0.1
B_DET_DC_HV_SEC1_R2_SL4_F09-16:stat 0
B_DET_DC_HV_SEC1_R2_SL4_F09-16:vmon 0.1
B_DET_DC_HV_SEC1_R2_SL4_F09-16:vsetrbk 0
B_DET_DC_HV_SEC1_R2_SL4_F09-16:imon 0.1
B_DET_DC_HV_SEC1_R2_SL4_F17-24:stat 0
B_DET_DC_HV_SEC1_R2_SL4_F17-24:vmon 0.1
B_DET_DC_HV_SEC1_R2_SL4_F17-24:vsetrbk 0
B_DET_DC_HV_SEC1_R2_SL4_F17-24:imon 0.1
B_DET_DC_HV_SEC1_R2_SL4_F25-32:stat 0
B_DET_DC_HV_SEC1_R2_SL4_F25-32:vmon 0.1
B_DET_DC_HV_SEC1_R2_SL4_F25-32:vsetrbk 0
B_DET_DC_HV_SEC1_R2_SL4_F25-32:imon 0.1
B_DET_DC_HV_SEC1_R2_SL4_F33-48:stat 0
B_DET_DC_HV_SEC1_R2_SL4_F33-48:vmon 0.1
B_DET_DC_HV_SEC1_R2_SL4_F33-48:vsetrbk 0
B_DET_DC_HV_SEC1_R2_SL4_F33-48:imon 0.1
B_DET_DC_HV_SEC1_R2_SL4_F49-64:stat 0
B_DET_DC_HV_SEC1_R2_SL4_F49-64:vmon 0.1
B_DET_DC_HV_SEC1_R2_SL4_F49-64:vsetrbk 0
B_DET_DC_HV_SEC1_R2_SL4_F49-64:imon 0.1
B_DET_DC_HV_SEC1_R2_SL4_F65-80:stat 0
B_DET_DC_HV_SEC1_R2_SL4_F65-80:vmon 0.1
B_DET_DC_HV_SEC1_R2_SL4_F65-80:vsetrbk 0
B_DET_DC_HV_SEC1_R2_SL4_F65-80:imon 0.1
B_DET_DC_HV_SEC1_R2_SL4_F81-112:stat 0
B_DET_DC_HV_SEC1_R2_SL4_F81-112:vmon 0.1
B_DET_DC_HV_SEC1_R2_SL4_F81-112:vsetrbk 0
B_DET_DC_HV_SEC1_R2_SL4_F81-112:imon 0.1
B_DET_DC_HV_SEC1_R2_SL4_G01-32:stat 0
B_DET_DC_HV_SEC1_R2_SL4_G01-32:vmon 0.1
B_DET_DC_HV_SEC1_R2_SL4_G01-32:vsetrbk 0
B_DET_DC_HV_SEC1_R2_SL4_G01-32:imon 0.1
B_DET_DC_HV_SEC1_R2_SL4_G33-112:stat 0
B_DET_DC_HV_SEC1_R2_SL4_G33-112:vmon 0.1
B_DET_DC_HV_SEC1_R2_SL4_G33-112:vsetrbk 0
B_DET_DC_HV_SEC1_R2_SL4_G33-112:imon 0.1
B_DET_DC_HV_SEC1_R3_SL5_S01-08:stat 0
B_DET_DC_HV_SEC1_R3_SL5_S01-08:vmon 0.1
B_DET_DC_HV_SEC1_R3_SL5_S01-08:vsetrbk 0
B_DET_DC_HV_SEC1_R3_SL5_S01-08:imon 0.1
B_DET_DC_HV_SEC1_R3_SL5_S09-16:stat 0
B_DET_DC_HV_SEC1_R3_SL5_S09-16:vmon 0.1
B_DET_DC_HV_SEC1_R3_SL5_S09-16:vsetrbk 0
B_DET_DC_HV_SEC1_R3_SL5_S09-16:imon 0.1
B_DET_DC_HV_SEC1_R3_SL5_S17-24:stat 0
B_DET_DC_HV_SEC1_R3_SL5_S17-24:vmon 0.1
B_DET_DC_HV_SEC1_R3_SL5_S17-24:vsetrbk 0
B_DET_DC_HV_SEC1_R3_SL5_S17-24:imon 0.1
B_DET_DC_HV_SEC1_R3_SL5_S25-32:stat 0
B_DET_DC_HV_SEC1_R3_SL5_S25-32:vmon 0.1
B_DET_DC_HV_SEC1_R3_SL5_S25-32:vsetrbk 0
B_DET_DC_HV_SEC1_R3_SL5_S25-32:imon 0.1
B_DET_DC_HV_SEC1_R3_SL5_S33-48:stat 0
B_DET_DC_HV_SEC1_R3_SL5_S33-48:vmon 0.1
B_DET_DC_HV_SEC1_R3_SL5_S33-48:vsetrbk 0
B_DET_DC_HV_SEC1_R3_SL5_S33-48:imon 0.1
B_DET_DC_HV_SEC1_R3_SL5_S49-64:stat 0
B_DET_DC_HV_SEC1_R3_SL5_S49-64:vmon 0.1
B_DET_DC_HV_SEC1_R3_SL5_S49-64:vsetrbk 0
B_DET_DC_HV_SEC1_R3_SL5_S49-64:imon 0.1
B_DET_DC_HV_SEC1_R3_SL5_S65-80:stat 0
B_DET_DC_HV_SEC1_R3_SL5_S65-80:vmon 0.1
B_DET_DC_HV_SEC1_R3_SL5_S65-80:vsetrbk 0
B_DET_DC_HV_SEC1_R3_SL5_S65-80:imon 0.1
B_DET_DC_HV_SEC1_R3_SL5_S81-112:stat 0
B_DET_DC_HV_SEC1_R3_SL5_S81-112:vmon 0.1
B_DET_DC_HV_SEC1_R3_SL5_S81-112:vsetrbk 0
B_DET_DC_HV_SEC1_R3_SL5_S81-112:imon 0.1
B_DET_DC_HV_SEC1_R3_SL5_F01-08:stat 0
B_DET_DC_HV_SEC1_R3_SL5_F01-08:vmon 0.1
B_DET_DC_HV_SEC1_R3_SL5_F01-08:vsetrbk 0
B_DET_DC_HV_SEC1_R3_SL5_F01-08:imon 0.1
B_DET_DC_HV_SEC1_R3_SL5_F09-16:stat 0
B_DET_DC_HV_SEC1_R3_SL5_F09-16:vmon 0.1
B_DET_DC_HV_SEC1_R3_SL5_F09-16:vsetrbk 0
B_DET_DC_HV_SEC1_R3_SL5_F09-16:imon 0.1
B_DET_DC_HV_SEC1_R3_SL5_F17-24:stat 0
B_DET_DC_HV_SEC1_R3_SL5_F17-24:vmon 0.1
B_DET_DC_HV_SEC1_R3_SL5_F17-24:vsetrbk 0
B_DET_DC_HV_SEC1_R3_SL5_F17-24:imon 0.1
B_DET_DC_HV_SEC1_R3_SL5_F25-32:stat 0
B_DET_DC_HV_SEC1_R3_SL5_F25-32:vmon 0.1
B_DET_DC_HV_SEC1_R3_SL5_F25-32:vsetrbk 0
B_DET_DC_HV_SEC1_R3_SL5_F25-32:imon 0.1
B_DET_DC_HV_SEC1_R3_SL5_F33-48:stat 0
B_DET_DC_HV_SEC1_R3_SL5_F33-48:vmon 0.1
B_DET_DC_HV_SEC1_R3_SL5_F33-48:vsetrbk 0
B_DET_DC_HV_SEC1_R3_SL5_F33-48:imon 0.1
B_DET_DC_HV_SEC1_R3_SL5_F49-64:stat 0
B_DET_DC_HV_SEC1_R3_SL5_F49-64:vmon 0.1
B_DET_DC_HV_SEC1_R3_SL5_F49-64:vsetrbk 0
B_DET_DC_HV_SEC1_R3_SL5_F49-64:imon 0.1
B_DET_DC_HV_SEC1_R3_SL5_F65-80:stat 0
B_DET_DC_HV_SEC1_R3_SL5_F65-80:vmon 0.1
B_DET_DC_HV_SEC1_R3_SL5_F65-80:vsetrbk 0
B_DET_DC_HV_SEC1_R3_SL5_F65-80:imon 0.1
B_DET_DC_HV_SEC1_R3_SL5_F81-112:stat 0
B_DET_DC_HV_SEC1_R3_SL5_F81-112:vmon 0.1
B_DET_DC_HV_SEC1_R3_SL5_F81-112:vsetrbk 0
B_DET_DC_HV_SEC1_R3_SL5_F81-112:imon 0.1
B_DET_DC_HV_SEC1_R3_SL5_G01-32:stat 0
B_DET_DC_HV_SEC1_R3_SL5_G01-32:vmon 0.1
B_DET_DC_HV_SEC1_R3_SL5_G01-32:vsetrbk 0
B_DET_DC_HV_SEC1_R3_SL5_G01-32:imon 0.1
B_DET_DC_HV_SEC1_R3_SL5_G33-112:stat 0
B_DET_DC_HV_SEC1_R3_SL5_G33-112:vmon 0.1
B_DET_DC_HV_SEC1_R3_SL5_G33-112:vsetrbk 0
B_DET_DC_HV_SEC1_R3_SL5_G33-112:imon 0.1
B_DET_DC_HV_SEC1_R3_SL6_S01-08:stat 0
B_DET_DC_HV_SEC1_R3_SL6_S01-08:vmon 0.1
B_DET_DC_HV_SEC1_R3_SL6_S01-08:vsetrbk 0
B_DET_DC_HV_SEC1_R3_SL6_S01-08:imon 0.1
B_DET_DC_HV_SEC1_R3_SL6_S09-16:stat 0
B_DET_DC_HV_SEC1_R3_SL6_S09-16:vmon 0.1
B_DET_DC_HV_SEC1_R3_SL6_S09-16:vsetrbk 0
B_DET_DC_HV_SEC1_R3_SL6_S09-16:imon 0.1
B_DET_DC_HV_SEC1_R3_SL6_S17-24:stat 0
B_DET_DC_HV_SEC1_R3_SL6_S17-24:vmon 0.1
B_DET_DC_HV_SEC1_R3_SL6_S17-24:vsetrbk 0
B_DET_DC_HV_SEC1_R3_SL6_S17-24:imon 0.1
B_DET_DC_HV_SEC1_R3_SL6_S25-32:stat 0
B_DET_DC_HV_SEC1_R3_SL6_S25-32:vmon 0.1
B_DET_DC_HV_SEC1_R3_SL6_S25-32:vsetrbk 0
B_DET_DC_HV_SEC1_R3_SL6_S25-32:imon 0.1
B_DET_DC_HV_SEC1_R3_SL6_S33-48:stat 0
B_DET_DC_HV_SEC1_R3_SL6_S33-48:vmon 0.1
B_DET_DC_HV_SEC1_R3_SL6_S33-48:vsetrbk 0
B_DET_DC_HV_SEC1_R3_SL6_S33-48:imon 0.1
B_DET_DC_HV_SEC1_R3_SL6_S49-64:stat 0
B_DET_DC_HV_SEC1_R3_SL6_S49-64:vmon 0.1
B_DET_DC_HV_SEC1_R3_SL6_S49-64:vsetrbk 0
B_DET_DC_HV_SEC1_R3_SL6_S49-64:imon 0.1
B_DET_DC_HV_SEC1_R3_SL6_S65-80:stat 0
B_DET_DC_HV_SEC1_R3_SL6_S65-80:vmon 0.1
B_DET_DC_HV_SEC1_R3_SL6_S65-80:vsetrbk 0
B_DET_DC_HV_SEC1_R3_SL6_S65-80:imon 0.1
B_DET_DC_HV_SEC1_R3_SL6_S81-112:stat 0
B_DET_DC_HV_SEC1_R3_SL6_S81-112:vmon 0.1
B_DET_DC_HV_SEC1_R3_SL6_S81-112:vsetrbk 0
B_DET_DC_HV_SEC1_R3_SL6_S81-112:imon 0.1
B_DET_DC_HV_SEC1_R3_SL6_F01-08:stat 0
B_DET_DC_HV_SEC1_R3_SL6_F01-08:vmon 0.1
B_DET_DC_HV_SEC1_R3_SL6_F01-08:vsetrbk 0
B_DET_DC_HV_SEC1_R3_SL6_F01-08:imon 0.1
B_DET_DC_HV_SEC1_R3_SL6_F09-16:stat 0
B_DET_DC_HV_SEC1_R3_SL6_F09-16:vmon 0.1
B_DET_DC_HV_SEC1_R3_SL6_F09-16:vsetrbk 0
B_DET_DC_HV_SEC1_R3_SL6_F09-16:imon 0.1
B_DET_DC_HV_SEC1_R3_SL6_F17-24:stat 0
B_DET_DC_HV_SEC1_R3_SL6_F17-24:vmon 0.1
B_DET_DC_HV_SEC1_R3_SL6_F17-24:vsetrbk 0
B_DET_DC_HV_SEC1_R3_SL6_F17-24:imon 0.1
B_DET_DC_HV_SEC1_R3_SL6_F25-32:stat 0
B_DET_DC_HV_SEC1_R3_SL6_F25-32:vmon 0.1
B_DET_DC_HV_SEC1_R3_SL6_F25-32:vsetrbk 0
B_DET_DC_HV_SEC1_R3_SL6_F25-32:imon 0.1
B_DET_DC_HV_SEC1_R3_SL6_F33-48:stat 0
B_DET_DC_HV_SEC1_R3_SL6_F33-48:vmon 0.1
B_DET_DC_HV_SEC1_R3_SL6_F33-48:vsetrbk 0
B_DET_DC_HV_SEC1_R3_SL6_F33-48:imon 0.1
B_DET_DC_HV_SEC1_R3_SL6_F49-64:stat 0
B_DET_DC_HV_SEC1_R3_SL6_F49-64:vmon 0.1
B_DET_DC_HV_SEC1_R3_SL6_F49-64:vsetrbk 0
B_DET_DC_HV_SEC1_R3_SL6_F49-64:imon 0.1
B_DET_DC_HV_SEC1_R3_SL6_F65-80:stat 0
B_DET_DC_HV_SEC1_R3_SL6_F65-80:vmon 0.1
B_DET_DC_HV_SEC1_R3_SL6_F65-80:vsetrbk 0
B_DET_DC_HV_SEC1_R3_SL6_F65-80:imon 0.1
B_DET_DC_HV_SEC1_R3_SL6_F81-112:stat 0
B_DET_DC_HV_SEC1_R3_SL6_F81-112:vmon 0.1
B_DET_DC_HV_SEC1_R3_SL6_F81-112:vsetrbk 0
B_DET_DC_HV_SEC1_R3_SL6_F81-112:imon 0.1
B_DET_DC_HV_SEC1_R3_SL6_G01-32:stat 0
B_DET_DC_HV_SEC1_R3_SL6_G01-32:vmon 0.1
B_DET_DC_HV_SEC1_R3_SL6_G01-32:vsetrbk 0
B_DET_DC_HV_SEC1_R3_SL6_G01-32:imon 0.1
B_DET_DC_HV_SEC1_R3_SL6_G33-112:stat 0
B_DET_DC_HV_SEC1_R3_SL6_G33-112:vmon 0.1
B_DET_DC_HV_SEC1_R3_SL6_G33-112:vsetrbk 0
B_DET_DC_HV_SEC1_R3_SL6_G33-112:imon 0.1
B_DET_DC_HV_SEC2_R1_SL1_S01-08:stat 0
B_DET_DC_HV_SEC2_R1_SL1_S01-08:vmon 0.1
B_DET_DC_HV_SEC2_R1_SL1_S01-08:vsetrbk 0
B_DET_DC_HV_SEC2_R1_SL1_S01-08:imon 0.1
B_DET_DC_HV_SEC2_R1_SL1_S09-16:stat 0
B_DET_DC_HV_SEC2_R1_SL1_S09-16:vmon 0.1
B_DET_DC_HV_SEC2_R1_SL1_S09-16:vsetrbk 0
B_DET_DC_HV_SEC2_R1_SL1_S09-16:imon 0.1
B_DET_DC_HV_SEC2_R1_SL1_S17-24:stat 0
B_DET_DC_HV_SEC2_R1_SL1_S17-24:vmon 0.1
B_DET_DC_HV_SEC2_R1_SL1_S17-24:vsetrbk 0
B_DET_DC_HV_SEC2_R1_SL1_S17-24:imon 0.1
B_DET_DC_HV_SEC2_R1_SL1_S25-32:stat 0
B_DET_DC_HV_SEC2_R1_SL1_S25-32:vmon 0.1
B_DET_DC_HV_SEC2_R1_SL1_S25-32:vsetrbk 0
B_DET_DC_HV_SEC2_R1_SL1_S25-32:imon 0.1
B_DET_DC_HV_SEC2_R1_SL1_S33-48:stat 0
B_DET_DC_HV_SEC2_R1_SL1_S33-48:vmon 0.1
B_DET_DC_HV_SEC2_R1_SL1_S33-48:vsetrbk 0
B_DET_DC_HV_SEC2_R1_SL1_S33-48:imon 0.1
B_DET_DC_HV_SEC2_R1_SL1_S49-64:stat 0
B_DET_DC_HV_SEC2_R1_SL1_S49-64:vmon 0.1
B_DET_DC_HV_SEC2_R1_SL1_S49-64:vsetrbk 0
B_DET_DC_HV_SEC2_R1_SL1_S49-64:imon 0.1
B_DET_DC_HV_SEC2_R1_SL1_S65-80:stat 0
B_DET_DC_HV_SEC2_R1_SL1_S65-80:vmon 0.1
B_DET_DC_HV_SEC2_R1_SL1_S65-80:vsetrbk 0
B_DET_DC_HV_SEC2_R1_SL1_S65-80:imon 0.1
B_DET_DC_HV_SEC2_R1_SL1_S81-112:stat 0
B_DET_DC_HV_SEC2_R1_SL1_S81-112:vmon 0.1
B_DET_DC_HV_SEC2_R1_SL1_S81-112:vsetrbk 0
B_DET_DC_HV_SEC2_R1_SL1_S81-112:imon 0.1
B_DET_DC_HV_SEC2_R1_SL1_F01-08:stat 0
B_DET_DC_HV_SEC2_R1_SL1_F01-08:vmon 0.1
B_DET_DC_HV_SEC2_R1_SL1_F01-08:vsetrbk 0
B_DET_DC_HV_SEC2_R1_SL1_F01-08:imon 0.1
B_DET_DC_HV_SEC2_R1_SL1_F09-16:stat 0
B_DET_DC_HV_SEC2_R1_SL1_F09-16:vmon 0.1
B_DET_DC_HV_SEC2_R1_SL1_F09-16:vsetrbk 0
B_DET_DC_HV_SEC2_R1_SL1_F09-16:imon 0.1
B_DET_DC_HV_SEC2_R1_SL1_F17-24:stat 0
B_DET_DC_HV_SEC2_R1_SL1_F17-24:vmon 0.1
B_DET_DC_HV_SEC2_R1_SL1_F17-24:vsetrbk 0
B_DET_DC_HV_SEC2_R1_SL1_F17-24:imon 0.1
B_DET_DC_HV_SEC2_R1_SL1_F25-32:stat 0
B_DET_DC_HV_SEC2_R1_SL1_F25-32:vmon 0.1
B_DET_DC_HV_SEC2_R1_SL1_F25-32:vsetrbk 0
B_DET_DC_HV_SEC2_R1_SL1_F25-32:imon 0.1
B_DET_DC_HV_SEC2_R1_SL1_F33-48:stat 0
B_DET_DC_HV_SEC2_R1_SL1_F33-48:vmon 0.1
B_DET_DC_HV_SEC2_R1_SL1_F33-48:vsetrbk 0
B_DET_DC_HV_SEC2_R1_SL1_F33-48:imon 0.1
B_DET_DC_HV_SEC2_R1_SL1_F49-64:stat 0
B_DET_DC_HV_SEC2_R1_SL1_F49-64:vmon 0.1
B_DET_DC_HV_SEC2_R1_SL1_F49-64:vsetrbk 0
B_DET_DC_HV_SEC2_R1_SL1_F49-64:imon 0.1
B_DET_DC_HV_SEC2_R1_SL1_F65-80:stat 0
B_DET_DC_HV_SEC2_R1_SL1_F65-80:vmon 0.1
B_DET_DC_HV_SEC2_R1_SL1_F65-80:vsetrbk 0
B_DET_DC_HV_SEC2_R1_SL1_F65-80:imon 0.1
B_DET_DC_HV_SEC2_R1_SL1_F81-112:stat 0
B_DET_DC_HV_SEC2_R1_SL1_F81-112:vmon 0.1
B_DET_DC_HV_SEC2_R1_SL1_F81-112:vsetrbk 0
B_DET_DC_HV_SEC2_R1_SL1_F81-112:imon 0.1
B_DET_DC_HV_SEC2_R1_SL1_G01-32:stat 0
B_DET_DC_HV_SEC2_R1_SL1_G01-32:vmon 0.1
B_DET_DC_HV_SEC2_R1_SL1_G01-32:vsetrbk 0
B_DET_DC_HV_SEC2_R1_SL1_G01-32:imon 0.1
B_DET_DC_HV_SEC2_R1_SL1_G33-112:stat 0
B_DET_DC_HV_SEC2_R1_SL1_G33-112:vmon 0.1
B_DET_DC_HV_SEC2_R1_SL1_G33-112:vsetrbk 0
B_DET_DC_HV_SEC2_R1_SL1_G33-112:imon 0.1
B_DET_DC_HV_SEC2_R1_SL2_S01-08:stat 0
B_DET_DC_HV_SEC2_R1_SL2_S01-08:vmon 0.1
B_DET_DC_HV_SEC2_R1_SL2_S01-08:vsetrbk 0
B_DET_DC_HV_SEC2_R1_SL2_S01-08:imon 0.1
B_DET_DC_HV_SEC2_R1_SL2_S09-16:stat 0
B_DET_DC_HV_SEC2_R1_SL2_S09-16:vmon 0.1
B_DET_DC_HV_SEC2_R1_SL2_S09-16:vsetrbk 0
B_DET_DC_HV_SEC2_R1_SL2_S09-16:imon 0.1
B_DET_DC_HV_SEC2_R1_SL2_S17-24:stat 0
B_DET_DC_HV_SEC2_R1_SL2_S17-24:vmon 0.1
B_DET_DC_HV_SEC2_R1_SL2_S17-24:vsetrbk 0
B_DET_DC_HV_SEC2_R1_SL2_S17-24:imon 0.1
B_DET_DC_HV_SEC2_R1_SL2_S25-32:stat 0
B_DET_DC_HV_SEC2_R1_SL2_S25-32:vmon 0.1
B_DET_DC_HV_SEC2_R1_SL2_S25-32:vsetrbk 0
B_DET_DC_HV_SEC2_R1_SL2_S25-32:imon 0.1
B_DET_DC_HV_SEC2_R1_SL2_S33-48:stat 0
B_DET_DC_HV_SEC2_R1_SL2_S33-48:vmon 0.1
B_DET_DC_HV_SEC2_R1_SL2_S33-48:vsetrbk 0
B_DET_DC_HV_SEC2_R1_SL2_S33-48:imon 0.1
B_DET_DC_HV_SEC2_R1_SL2_S49-64:stat 0
B_DET_DC_HV_SEC2_R1_SL2_S49-64:vmon 0.1
B_DET_DC_HV_SEC2_R1_SL2_S49-64:vsetrbk 0
B_DET_DC_HV_SEC2_R1_SL2_S49-64:imon 0.1
B_DET_DC_HV_SEC2_R1_SL2_S65-80:stat 0
B_DET_DC_HV_SEC2_R1_SL2_S65-80:vmon 0.1
B_DET_DC_HV_SEC2_R1_SL2_S65-80:vsetrbk 0
B_DET_DC_HV_SEC2_R1_SL2_S65-80:imon 0.1
B_DET_DC_HV_SEC2_R1_SL2_S81-112:stat 0
B_DET_DC_HV_SEC2_R1_SL2_S81-112:vmon 0.1
B_DET_DC_HV_SEC2_R1_SL2_S81-112:vsetrbk 0
B_DET_DC_HV_SEC2_R1_SL2_S81-112:imon 0.1
B_DET_DC_HV_SEC2_R1_SL2_F01-08:stat 0
B_DET_DC_HV_SEC2_R1_SL2_F01-08:vmon 0.1
B_DET_DC_HV_SEC2_R1_SL2_F01-08:vsetrbk 0
B_DET_DC_HV_SEC2_R1_SL2_F01-08:imon 0.1
B_DET_DC_HV_SEC2_R1_SL2_F09-16:stat 0
B_DET_DC_HV_SEC2_R1_SL2_F09-16:vmon 0.1
B_DET_DC_HV_SEC2_R1_SL2_F09-16:vsetrbk 0
B_DET_DC_HV_SEC2_R1_SL2_F09-16:imon 0.1
B_DET_DC_HV_SEC2_R1_SL2_F17-24:stat 0
B_DET_DC_HV_SEC2_R1_SL2_F17-24:vmon 0.1
B_DET_DC_HV_SEC2_R1_SL2_F17-24:vsetrbk 0
B_DET_DC_HV_SEC2_R1_SL2_F17-24:imon 0.1
B_DET_DC_HV_SEC2_R1_SL2_F25-32:stat 0
B_DET_DC_HV_SEC2_R1_SL2_F25-32:vmon 0.1
B_DET_DC_HV_SEC2_R1_SL2_F25-32:vsetrbk 0
B_DET_DC_HV_SEC2_R1_SL2_F25-32:imon 0.1
B_DET_DC_HV_SEC2_R1_SL2_F33-48:stat 0
B_DET_DC_HV_SEC2_R1_SL2_F33-48:vmon 0.1
B_DET_DC_HV_SEC2_R1_SL2_F33-48:vsetrbk 0
B_DET_DC_HV_SEC2_R1_SL2_F33-48:imon 0.1
B_DET_DC_HV_SEC2_R1_SL2_F49-64:stat 0
B_DET_DC_HV_SEC2_R1_SL2_F49-64:vmon 0.1
B_DET_DC_HV_SEC2_R1_SL2_F49-64:vsetrbk 0
B_DET_DC_HV_SEC2_R1_SL2_F49-64:imon 0.1
B_DET_DC_HV_SEC2_R1_SL2_F65-80:stat 0
B_DET_DC_HV_SEC2_R1_SL2_F65-80:vmon 0.1
B_DET_DC_HV_SEC2_R1_SL2_F65-80:vsetrbk 0
B_DET_DC_HV_SEC2_R1_SL2_F65-80:imon 0.1
B_DET_DC_HV_SEC2_R1_SL2_F81-112:stat 0
B_DET_DC_HV_SEC2_R1_SL2_F81-112:vmon 0.1
B_DET_DC_HV_SEC2_R1_SL2_F81-112:vsetrbk 0
B_DET_DC_HV_SEC2_R1_SL2_F81-112:imon 0.1
B_DET_DC_HV_SEC2_R1_SL2_G01-32:stat 0
B_DET_DC_HV_SEC2_R1_SL2_G01-32:vmon 0.1
B_DET_DC_HV_SEC2_R1_SL2_G01-32:vsetrbk 0
B_DET_DC_HV_SEC2_R1_SL2_G01-32:imon 0.1
B_DET_DC_HV_SEC2_R1_SL2_G33-112:stat 0
B_DET_DC_HV_SEC2_R1_SL2_G33-112:vmon 0.1
B_DET_DC_HV_SEC2_R1_SL2_G33-112:vsetrbk 0
B_DET_DC_HV_SEC2_R1_SL2_G33-112:imon 0.1
B_DET_DC_HV_SEC2_R2_SL3_S01-08:stat 0
B_DET_DC_HV_SEC2_R2_SL3_S01-08:vmon 0.1
B_DET_DC_HV_SEC2_R2_SL3_S01-08:vsetrbk 0
B_DET_DC_HV_SEC2_R2_SL3_S01-08:imon 0.1
B_DET_DC_HV_SEC2_R2_SL3_S09-16:stat 0
B_DET_DC_HV_SEC2_R2_SL3_S09-16:vmon 0.1
B_DET_DC_HV_SEC2_R2_SL3_S09-16:vsetrbk 0
B_DET_DC_HV_SEC2_R2_SL3_S09-16:imon 0.1
B_DET_DC_HV_SEC2_R2_SL3_S17-24:stat 0
B_DET_DC_HV_SEC2_R2_SL3_S17-24:vmon 0.1
B_DET_DC_HV_SEC2_R2_SL3_S17-24:vsetrbk 0
B_DET_DC_HV_SEC2_R2_SL3_S17-24:imon 0.1
B_DET_DC_HV_SEC2_R2_SL3_S25-32:stat 0
B_DET_DC_HV_SEC2_R2_SL3_S25-32:vmon 0.1
B_DET_DC_HV_SEC2_R2_SL3_S25-32:vsetrbk 0
B_DET_DC_HV_SEC2_R2_SL3_S25-32:imon 0.1
B_DET_DC_HV_SEC2_R2_SL3_S33-48:stat 0
B_DET_DC_HV_SEC2_R2_SL3_S33-48:vmon 0.1
B_DET_DC_HV_SEC2_R2_SL3_S33-48:vsetrbk 0
B_DET_DC_HV_SEC2_R2_SL3_S33-48:imon 0.1
B_DET_DC_HV_SEC2_R2_SL3_S49-64:stat 0
B_DET_DC_HV_SEC2_R2_SL3_S49-64:vmon 0.1
B_DET_DC_HV_SEC2_R2_SL3_S49-64:vsetrbk 0
B_DET_DC_HV_SEC2_R2_SL3_S49-64:imon 0.1
B_DET_DC_HV_SEC2_R2_SL3_S65-80:stat 0
B_DET_DC_HV_SEC2_R2_SL3_S65-80:vmon 0.1
B_DET_DC_HV_SEC2_R2_SL3_S65-80:vsetrbk 0
B_DET_DC_HV_SEC2_R2_SL3_S65-80:imon 0.1
B_DET_DC_HV_SEC2_R2_SL3_S81-112:stat 0
B_DET_DC_HV_SEC2_R2_SL3_S81-112:vmon 0.1
B_DET_DC_HV_SEC2_R2_SL3_S81-112:vsetrbk 0
B_DET_DC_HV_SEC2_R2_SL3_S81-112:imon 0.1
B_DET_DC_HV_SEC2_R2_SL3_F01-08:stat 0
B_DET_DC_HV_SEC2_R2_SL3_F01-08:vmon 0.1
B_DET_DC_HV_SEC2_R2_SL3_F01-08:vsetrbk 0
B_DET_DC_HV_SEC2_R2_SL3_F01-08:imon 0.1
B_DET_DC_HV_SEC2_R2_SL3_F09-16:stat 0
B_DET_DC_HV_SEC2_R2_SL3_F09-16:vmon 0.1
B_DET_DC_HV_SEC2_R2_SL3_F09-16:vsetrbk 0
B_DET_DC_HV_SEC2_R2_SL3_F09-16:imon 0.1
B_DET_DC_HV_SEC2_R2_SL3_F17-24:stat 0
B_DET_DC_HV_SEC2_R2_SL3_F17-24:vmon 0.1
B_DET_DC_HV_SEC2_R2_SL3_F17-24:vsetrbk 0
B_DET_DC_HV_SEC2_R2_SL3_F17-24:imon 0.1
B_DET_DC_HV_SEC2_R2_SL3_F25-32:stat 0
B_DET_DC_HV_SEC2_R2_SL3_F25-32:vmon 0.1
B_DET_DC_HV_SEC2_R2_SL3_F25-32:vsetrbk 0
B_DET_DC_HV_SEC2_R2_SL3_F25-32:imon 0.1
B_DET_DC_HV_SEC2_R2_SL3_F33-48:stat 0
B_DET_DC_HV_SEC2_R2_SL3_F33-48:vmon 0.1
B_DET_DC_HV_SEC2_R2_SL3_F33-48:vsetrbk 0
B_DET_DC_HV_SEC2_R2_SL3_F33-48:imon 0.1
B_DET_DC_HV_SEC2_R2_SL3_F49-64:stat 0
B_DET_DC_HV_SEC2_R2_SL3_F49-64:vmon 0.1
B_DET_DC_HV_SEC2_R2_SL3_F49-64:vsetrbk 0
B_DET_DC_HV_SEC2_R2_SL3_F49-64:imon 0.1
B_DET_DC_HV_SEC2_R2_SL3_F65-80:stat 0
B_DET_DC_HV_SEC2_R2_SL3_F65-80:vmon 0.1
B_DET_DC_HV_SEC2_R2_SL3_F65-80:vsetrbk 0
B_DET_DC_HV_SEC2_R2_SL3_F65-80:imon 0.1
B_DET_DC_HV_SEC2_R2_SL3_F81-112:stat 0
B_DET_DC_HV_SEC2_R2_SL3_F81-112:vmon 0.1
B_DET_DC_HV_SEC2_R2_SL3_F81-112:vsetrbk 0
B_DET_DC_HV_SEC2_R2_SL3_F81-112:imon 0.1
B_DET_DC_HV_SEC2_R2_SL3_G01-32:stat 0
B_DET_DC_HV_SEC2_R2_SL3_G01-32:vmon 0.1
B_DET_DC_HV_SEC2_R2_SL3_G01-32:vsetrbk 0
B_DET_DC_HV_SEC2_R2_SL3_G01-32:imon 0.1
B_DET_DC_HV_SEC2_R2_SL3_G33-112:stat 0
B_DET_DC_HV_SEC2_R2_SL3_G33-112:vmon 0.1
B_DET_DC_HV_SEC2_R2_SL3_G33-112:vsetrbk 0
B_DET_DC_HV_SEC2_R2_SL3_G33-112:imon 0.1
B_DET_DC_HV_SEC2_R2_SL4_S01-08:stat 0
B_DET_DC_HV_SEC2_R2_SL4_S01-08:vmon 0.1
B_DET_DC_HV_SEC2_R2_SL4_S01-08:vsetrbk 0
B_DET_DC_HV_SEC2_R2_SL4_S01-08:imon 0.1
B_DET_DC_HV_SEC2_R2_SL4_S09-16:stat 0
B_DET_DC_HV_SEC2_R2_SL4_S09-16:vmon 0.1
B_DET_DC_HV_SEC2_R2_SL4_S09-16:vsetrbk 0
B_DET_DC_HV_SEC2_R2_SL4_S09-16:imon 0.1
B_DET_DC_HV_SEC2_R2_SL4_S17-24:stat 0
B_DET_DC_HV_SEC2_R2_SL4_S17-24:vmon 0.1
B_DET_DC_HV_SEC2_R2_SL4_S17-24:vsetrbk 0
B_DET_DC_HV_SEC2_R2_SL4_S17-24:imon 0.1
B_DET_DC_HV_SEC2_R2_SL4_S25-32:stat 0
B_DET_DC_HV_SEC2_R2_SL4_S25-32:vmon 0.1
B_DET_DC_HV_SEC2_R2_SL4_S25-32:vsetrbk 0
B_DET_DC_HV_SEC2_R2_SL4_S25-32:imon 0.1
B_DET_DC_HV_SEC2_R2_SL4_S33-48:stat 0
B_DET_DC_HV_SEC2_R2_SL4_S33-48:vmon 0.1
B_DET_DC_HV_SEC2_R2_SL4_S33-48:vsetrbk 0
B_DET_DC_HV_SEC2_R2_SL4_S33-48:imon 0.1
B_DET_DC_HV_SEC2_R2_SL4_S49-64:stat 0
B_DET_DC_HV_SEC2_R2_SL4_S49-64:vmon 0.1
B_DET_DC_HV_SEC2_R2_SL4_S49-64:vsetrbk 0
B_DET_DC_HV_SEC2_R2_SL4_S49-64:imon 0.1
B_DET_DC_HV_SEC2_R2_SL4_S65-80:stat 0
B_DET_DC_HV_SEC2_R2_SL4_S65-80:vmon 0.1
B_DET_DC_HV_SEC2_R2_SL4_S65-80:vsetrbk 0
B_DET_DC_HV_SEC2_R2_SL4_S65-80:imon 0.1
B_DET_DC_HV_SEC2_R2_SL4_S81-112:stat 0
B_DET_DC_HV_SEC2_R2_SL4_S81-112:vmon 0.1
B_DET_DC_HV_SEC2_R2_SL4_S81-112:vsetrbk 0
B_DET_DC_HV_SEC2_R2_SL4_S81-112:imon 0.1
B_DET_DC_HV_SEC2_R2_SL4_F01-08:stat 0
B_DET_DC_HV_SEC2_R2_SL4_F01-08:vmon 0.1
B_DET_DC_HV_SEC2_R2_SL4_F01-08:vsetrbk 0
B_DET_DC_HV_SEC2_R2_SL4_F01-08:imon 0.1
B_DET_DC_HV_SEC2_R2_SL4_F09-16:stat 0
B_DET_DC_HV_SEC2_R2_SL4_F09-16:vmon 0.1
B_DET_DC_HV_SEC2_R2_SL4_F09-16:vsetrbk 0
B_DET_DC_HV_SEC2_R2_SL4_F09-16:imon 0.1
B_DET_DC_HV_SEC2_R2_SL4_F17-24:stat 0
B_DET_DC_HV_SEC2_R2_SL4_F17-24:vmon 0.1
B_DET_DC_HV_SEC2_R2_SL4_F17-24:vsetrbk 0
B_DET_DC_HV_SEC2_R2_SL4_F17-24:imon 0.1
B_DET_DC_HV_SEC2_R2_SL4_F25-32:stat 0
B_DET_DC_HV_SEC2_R2_SL4_F25-32:vmon 0.1
B_DET_DC_HV_SEC2_R2_SL4_F25-32:vsetrbk 0
B_DET_DC_HV_SEC2_R2_SL4_F25-32:imon 0.1
B_DET_DC_HV_SEC2_R2_SL4_F33-48:stat 0
B_DET_DC_HV_SEC2_R2_SL4_F33-48:vmon 0.1
B_DET_DC_HV_SEC2_R2_SL4_F33-48:vsetrbk 0
B_DET_DC_HV_SEC2_R2_SL4_F33-48:imon 0.1
B_DET_DC_HV_SEC2_R2_SL4_F49-64:stat 0
B_DET_DC_HV_SEC2_R2_SL4_F49-64:vmon 0.1
B_DET_DC_HV_SEC2_R2_SL4_F49-64:vsetrbk 0
B_DET_DC_HV_SEC2_R2_SL4_F49-64:imon 0.1
B_DET_DC_HV_SEC2_R2_SL4_F65-80:stat 0
B_DET_DC_HV_SEC2_R2_SL4_F65-80:vmon 0.1
B_DET_DC_HV_SEC2_R2_SL4_F65-80:vsetrbk 0
B_DET_DC_HV_SEC2_R2_SL4_F65-80:imon 0.1
B_DET_DC_HV_SEC2_R2_SL4_F81-112:stat 0
B_DET_DC_HV_SEC2_R2_SL4_F81-112:vmon 0.1
B_DET_DC_HV_SEC2_R2_SL4_F81-112:vsetrbk 0
B_DET_DC_HV_SEC2_R2_SL4_F81-112:imon 0.1
B_DET_DC_HV_SEC2_R2_SL4_G01-32:stat 0
B_DET_DC_HV_SEC2_R2_SL4_G01-32:vmon 0.1
B_DET_DC_HV_SEC2_R2_SL4_G01-32:vsetrbk 0
B_DET_DC_HV_SEC2_R2_SL4_G01-32:imon 0.1
B_DET_DC_HV_SEC2_R2_SL4_G33-112:stat 0
B_DET_DC_HV_SEC2_R2_SL4_G33-112:vmon 0.1
B_DET_DC_HV_SEC2_R2_SL4_G33-112:vsetrbk 0
B_DET_DC_HV_SEC2_R2_SL4_G33-112:imon 0.1
B_DET_DC_HV_SEC2_R3_SL5_S01-08:stat 0
B_DET_DC_HV_SEC2_R3_SL5_S01-08:vmon 0.1
B_DET_DC_HV_SEC2_R3_SL5_S01-08:vsetrbk 0
B_DET_DC_HV_SEC2_R3_SL5_S01-08:imon 0.1
B_DET_DC_HV_SEC2_R3_SL5_S09-16:stat 0
B_DET_DC_HV_SEC2_R3_SL5_S09-16:vmon 0.1
B_DET_DC_HV_SEC2_R3_SL5_S09-16:vsetrbk 0
B_DET_DC_HV_SEC2_R3_SL5_S09-16:imon 0.1
B_DET_DC_HV_SEC2_R3_SL5_S17-24:stat 0
B_DET_DC_HV_SEC2_R3_SL5_S17-24:vmon 0.1
B_DET_DC_HV_SEC2_R3_SL5_S17-24:vsetrbk 0
B_DET_DC_HV_SEC2_R3_SL5_S17-24:imon 0.1
B_DET_DC_HV_SEC2_R3_SL5_S25-32:stat 0
B_DET_DC_HV_SEC2_R3_SL5_S25-32:vmon 0.1
B_DET_DC_HV_SEC2_R3_SL5_S25-32:vsetrbk 0
B_DET_DC_HV_SEC2_R3_SL5_S25-32:imon 0.1
B_DET_DC_HV_SEC2_R3_SL5_S33-48:stat 0
B_DET_DC_HV_SEC2_R3_SL5_S33-48:vmon 0.1
B_DET_DC_HV_SEC2_R3_SL5_S33-48:vsetrbk 0
B_DET_DC_HV_SEC2_R3_SL5_S33-48:imon 0.1
B_DET_DC_HV_SEC2_R3_SL5_S49-64:stat 0
B_DET_DC_HV_SEC2_R3_SL5_S49-64:vmon 0.1
B_DET_DC_HV_SEC2_R3_SL5_S49-64:vsetrbk 0
B_DET_DC_HV_SEC2_R3_SL5_S49-64:imon 0.1
B_DET_DC_HV_SEC2_R3_SL5_S65-80:stat 0
B_DET_DC_HV_SEC2_R3_SL5_S65-80:vmon 0.1
B_DET_DC_HV_SEC2_R3_SL5_S65-80:vsetrbk 0
B_DET_DC_HV_SEC2_R3_SL5_S65-80:imon 0.1
B_DET_DC_HV_SEC2_R3_SL5_S81-112:stat 0
B_DET_DC_HV_SEC2_R3_SL5_S81-112:vmon 0.1
B_DET_DC_HV_SEC2_R3_SL5_S81-112:vsetrbk 0
B_DET_DC_HV_SEC2_R3_SL5_S81-112:imon 0.1
B_DET_DC_HV_SEC2_R3_SL5_F01-08:stat 0
B_DET_DC_HV_SEC2_R3_SL5_F01-08:vmon 0.1
B_DET_DC_HV_SEC2_R3_SL5_F01-08:vsetrbk 0
B_DET_DC_HV_SEC2_R3_SL5_F01-08:imon 0.1
B_DET_DC_HV_SEC2_R3_SL5_F09-16:stat 0
B_DET_DC_HV_SEC2_R3_SL5_F09-16:vmon 0.1
B_DET_DC_HV_SEC2_R3_SL5_F09-16:vsetrbk 0
B_DET_DC_HV_SEC2_R3_SL5_F09-16:imon 0.1
B_DET_DC_HV_SEC2_R3_SL5_F17-24:stat 0
B_DET_DC_HV_SEC2_R3_SL5_F17-24:vmon 0.1
B_DET_DC_HV_SEC2_R3_SL5_F17-24:vsetrbk 0
B_DET_DC_HV_SEC2_R3_SL5_F17-24:imon 0.1
B_DET_DC_HV_SEC2_R3_SL5_F25-32:stat 0
B_DET_DC_HV_SEC2_R3_SL5_F25-32:vmon 0.1
B_DET_DC_HV_SEC2_R3_SL5_F25-32:vsetrbk 0
B_DET_DC_HV_SEC2_R3_SL5_F25-32:imon 0.1
B_DET_DC_HV_SEC2_R3_SL5_F33-48:stat 0
B_DET_DC_HV_SEC2_R3_SL5_F33-48:vmon 0.1
B_DET_DC_HV_SEC2_R3_SL5_F33-48:vsetrbk 0
B_DET_DC_HV_SEC2_R3_SL5_F33-48:imon 0.1
B_DET_DC_HV_SEC2_R3_SL5_F49-64:stat 0
B_DET_DC_HV_SEC2_R3_SL5_F49-64:vmon 0.1
B_DET_DC_HV_SEC2_R3_SL5_F49-64:vsetrbk 0
B_DET_DC_HV_SEC2_R3_SL5_F49-64:imon 0.1
B_DET_DC_HV_SEC2_R3_SL5_F65-80:stat 0
B_DET_DC_HV_SEC2_R3_SL5_F65-80:vmon 0.1
B_DET_DC_HV_SEC2_R3_SL5_F65-80:vsetrbk 0
B_DET_DC_HV_SEC2_R3_SL5_F65-80:imon 0.1
B_DET_DC_HV_SEC2_R3_SL5_F81-112:stat 0
B_DET_DC_HV_SEC2_R3_SL5_F81-112:vmon 0.1
B_DET_DC_HV_SEC2_R3_SL5_F81-112:vsetrbk 0
B_DET_DC_HV_SEC2_R3_SL5_F81-112:imon 0.1
B_DET_DC_HV_SEC2_R3_SL5_G01-32:stat 0
B_DET_DC_HV_SEC2_R3_SL5_G01-32:vmon 0.1
B_DET_DC_HV_SEC2_R3_SL5_G01-32:vsetrbk 0
B_DET_DC_HV_SEC2_R3_SL5_G01-32:imon 0.1
B_DET_DC_HV_SEC2_R3_SL5_G33-112:stat 0
B_DET_DC_HV_SEC2_R3_SL5_G33-112:vmon 0.1
B_DET_DC_HV_SEC2_R3_SL5_G33-112:vsetrbk 0
B_DET_DC_HV_SEC2_R3_SL5_G33-112:imon 0.1
B_DET_DC_HV_SEC2_R3_SL6_S01-08:stat 0
B_DET_DC_HV_SEC2_R3_SL6_S01-08:vmon 0.1
B_DET_DC_HV_SEC2_R3_SL6_S01-08:vsetrbk 0
B_DET_DC_HV_SEC2_R3_SL6_S01-08:imon 0.1
B_DET_DC_HV_SEC2_R3_SL6_S09-16:stat 0
B_DET_DC_HV_SEC2_R3_SL6_S09-16:vmon 0.1
B_DET_DC_HV_SEC2_R3_SL6_S09-16:vsetrbk 0
B_DET_DC_HV_SEC2_R3_SL6_S09-16:imon 0.1
B_DET_DC_HV_SEC2_R3_SL6_S17-24:stat 0
B_DET_DC_HV_SEC2_R3_SL6_S17-24:vmon 0.1
B_DET_DC_HV_SEC2_R3_SL6_S17-24:vsetrbk 0
B_DET_DC_HV_SEC2_R3_SL6_S17-24:imon 0.1
B_DET_DC_HV_SEC2_R3_SL6_S25-32:stat 0
B_DET_DC_HV_SEC2_R3_SL6_S25-32:vmon 0.1
B_DET_DC_HV_SEC2_R3_SL6_S25-32:vsetrbk 0
B_DET_DC_HV_SEC2_R3_SL6_S25-32:imon 0.1
B_DET_DC_HV_SEC2_R3_SL6_S33-48:stat 0
B_DET_DC_HV_SEC2_R3_SL6_S33-48:vmon 0.1
B_DET_DC_HV_SEC2_R3_SL6_S33-48:vsetrbk 0
B_DET_DC_HV_SEC2_R3_SL6_S33-48:imon 0.1
B_DET_DC_HV_SEC2_R3_SL6_S49-64:stat 0
B_DET_DC_HV_SEC2_R3_SL6_S49-64:vmon 0.1
B_DET_DC_HV_SEC2_R3_SL6_S49-64:vsetrbk 0
B_DET_DC_HV_SEC2_R3_SL6_S49-64:imon 0.1
B_DET_DC_HV_SEC2_R3_SL6_S65-80:stat 0
B_DET_DC_HV_SEC2_R3_SL6_S65-80:vmon 0.1
B_DET_DC_HV_SEC2_R3_SL6_S65-80:vsetrbk 0
B_DET_DC_HV_SEC2_R3_SL6_S65-80:imon 0.1
B_DET_DC_HV_SEC2_R3_SL6_S81-112:stat 0
B_DET_DC_HV_SEC2_R3_SL6_S81-112:vmon 0.1
B_DET_DC_HV_SEC2_R3_SL6_S81-112:vsetrbk 0
B_DET_DC_HV_SEC2_R3_SL6_S81-112:imon 0.1
B_DET_DC_HV_SEC2_R3_SL6_F01-08:stat 0
B_DET_DC_HV_SEC2_R3_SL6_F01-08:vmon 0.1
B_DET_DC_HV_SEC2_R3_SL6_F01-08:vsetrbk 0
B_DET_DC_HV_SEC2_R3_SL6_F01-08:imon 0.1
B_DET_DC_HV_SEC2_R3_SL6_F09-16:stat 0
B_DET_DC_HV_SEC2_R3_SL6_F09-16:vmon 0.1
B_DET_DC_HV_SEC2_R3_SL6_F09-16:vsetrbk 0
B_DET_DC_HV_SEC2_R3_SL6_F09-16:imon 0.1
B_DET_DC_HV_SEC2_R3_SL6_F17-24:stat 0
B_DET_DC_HV_SEC2_R3_SL6_F17-24:vmon 0.1
B_DET_DC_HV_SEC2_R3_SL6_F17-24:vsetrbk 0
B_DET_DC_HV_SEC2_R3_SL6_F17-24:imon 0.1
B_DET_DC_HV_SEC2_R3_SL6_F25-32:stat 0
B_DET_DC_HV_SEC2_R3_SL6_F25-32:vmon 0.1
B_DET_DC_HV_SEC2_R3_SL6_F25-32:vsetrbk 0
B_DET_DC_HV_SEC2_R3_SL6_F25-32:imon 0.1
B_DET_DC_HV_SEC2_R3_SL6_F33-48:stat 0
B_DET_DC_HV_SEC2_R3_SL6_F33-48:vmon 0.1
B_DET_DC_HV_SEC2_R3_SL6_F33-48:vsetrbk 0
B_DET_DC_HV_SEC2_R3_SL6_F33-48:imon 0.1
B_DET_DC_HV_SEC2_R3_SL6_F49-64:stat 0
B_DET_DC_HV_SEC2_R3_SL6_F49-64:vmon 0.1
B_DET_DC_HV_SEC2_R3_SL6_F49-64:vsetrbk 0
B_DET_DC_HV_SEC2_R3_SL6_F49-64:imon 0.1
B_DET_DC_HV_SEC2_R3_SL6_F65-80:stat 0
B_DET_DC_HV_SEC2_R3_SL6_F65-80:vmon 0.1
B_DET_DC_HV_SEC2_R3_SL6_F65-80:vsetrbk 0
B_DET_DC_HV_SEC2_R3_SL6_F65-80:imon 0.1
B_DET_DC_HV_SEC2_R3_SL6_F81-112:stat 0
B_DET_DC_HV_SEC2_R3_SL6_F81-112:vmon 0.1
B_DET_DC_HV_SEC2_R3_SL6_F81-112:vsetrbk 0
B_DET_DC_HV_SEC2_R3_SL6_F81-112:imon 0.1
B_DET_DC_HV_SEC2_R3_SL6_G01-32:stat 0
B_DET_DC_HV_SEC2_R3_SL6_G01-32:vmon 0.1
B_DET_DC_HV_SEC2_R3_SL6_G01-32:vsetrbk 0
B_DET_DC_HV_SEC2_R3_SL6_G01-32:imon 0.1
B_DET_DC_HV_SEC2_R3_SL6_G33-112:stat 0
B_DET_DC_HV_SEC2_R3_SL6_G33-112:vmon 0.1
B_DET_DC_HV_SEC2_R3_SL6_G33-112:vsetrbk 0
B_DET_DC_HV_SEC2_R3_SL6_G33-112:imon 0.1
B_DET_DC_HV_SEC3_R1_SL1_S01-08:stat 0
B_DET_DC_HV_SEC3_R1_SL1_S01-08:vmon 0.1
B_DET_DC_HV_SEC3_R1_SL1_S01-08:vsetrbk 0
B_DET_DC_HV_SEC3_R1_SL1_S01-08:imon 0.1
B_DET_DC_HV_SEC3_R1_SL1_S09-16:stat 0
B_DET_DC_HV_SEC3_R1_SL1_S09-16:vmon 0.1
B_DET_DC_HV_SEC3_R1_SL1_S09-16:vsetrbk 0
B_DET_DC_HV_SEC3_R1_SL1_S09-16:imon 0.1
B_DET_DC_HV_SEC3_R1_SL1_S17-24:stat 0
B_DET_DC_HV_SEC3_R1_SL1_S17-24:vmon 0.1
B_DET_DC_HV_SEC3_R1_SL1_S17-24:vsetrbk 0
B_DET_DC_HV_SEC3_R1_SL1_S17-24:imon 0.1
B_DET_DC_HV_SEC3_R1_SL1_S25-32:stat 0
B_DET_DC_HV_SEC3_R1_SL1_S25-32:vmon 0.1
B_DET_DC_HV_SEC3_R1_SL1_S25-32:vsetrbk 0
B_DET_DC_HV_SEC3_R1_SL1_S25-32:imon 0.1
B_DET_DC_HV_SEC3_R1_SL1_S33-48:stat 0
B_DET_DC_HV_SEC3_R1_SL1_S33-48:vmon 0.1
B_DET_DC_HV_SEC3_R1_SL1_S33-48:vsetrbk 0
B_DET_DC_HV_SEC3_R1_SL1_S33-48:imon 0.1
B_DET_DC_HV_SEC3_R1_SL1_S49-64:stat 0
B_DET_DC_HV_SEC3_R1_SL1_S49-64:vmon 0.1
B_DET_DC_HV_SEC3_R1_SL1_S49-64:vsetrbk 0
B_DET_DC_HV_SEC3_R1_SL1_S49-64:imon 0.1
B_DET_DC_HV_SEC3_R1_SL1_S65-80:stat 0
B_DET_DC_HV_SEC3_R1_SL1_S65-80:vmon 0.1
B_DET_DC_HV_SEC3_R1_SL1_S65-80:vsetrbk 0
B_DET_DC_HV_SEC3_R1_SL1_S65-80:imon 0.1
B_DET_DC_HV_SEC3_R1_SL1_S81-112:stat 0
B_DET_DC_HV_SEC3_R1_SL1_S81-112:vmon 0.1
B_DET_DC_HV_SEC3_R1_SL1_S81-112:vsetrbk 0
B_DET_DC_HV_SEC3_R1_SL1_S81-112:imon 0.1
B_DET_DC_HV_SEC3_R1_SL1_F01-08:stat 0
B_DET_DC_HV_SEC3_R1_SL1_F01-08:vmon 0.1
B_DET_DC_HV_SEC3_R1_SL1_F01-08:vsetrbk 0
B_DET_DC_HV_SEC3_R1_SL1_F01-08:imon 0.1
B_DET_DC_HV_SEC3_R1_SL1_F09-16:stat 0
B_DET_DC_HV_SEC3_R1_SL1_F09-16:vmon 0.1
B_DET_DC_HV_SEC3_R1_SL1_F09-16:vsetrbk 0
B_DET_DC_HV_SEC3_R1_SL1_F09-16:imon 0.1
B_DET_DC_HV_SEC3_R1_SL1_F17-24:stat 0
B_DET_DC_HV_SEC3_R1_SL1_F17-24:vmon 0.1
B_DET_DC_HV_SEC3_R1_SL1_F17-24:vsetrbk 0
B_DET_DC_HV_SEC3_R1_SL1_F17-24:imon 0.1
B_DET_DC_HV_SEC3_R1_SL1_F25-32:stat 0
B_DET_DC_HV_SEC3_R1_SL1_F25-32:vmon 0.1
B_DET_DC_HV_SEC3_R1_SL1_F25-32:vsetrbk 0
B_DET_DC_HV_SEC3_R1_SL1_F25-32:imon 0.1
B_DET_DC_HV_SEC3_R1_SL1_F33-48:stat 0
B_DET_DC_HV_SEC3_R1_SL1_F33-48:vmon 0.1
B_DET_DC_HV_SEC3_R1_SL1_F33-48:vsetrbk 0
B_DET_DC_HV_SEC3_R1_SL1_F33-48:imon 0.1
B_DET_DC_HV_SEC3_R1_SL1_F49-64:stat 0
B_DET_DC_HV_SEC3_R1_SL1_F49-64:vmon 0.1
B_DET_DC_HV_SEC3_R1_SL1_F49-64:vsetrbk 0
B_DET_DC_HV_SEC3_R1_SL1_F49-64:imon 0.1
B_DET_DC_HV_SEC3_R1_SL1_F65-80:stat 0
B_DET_DC_HV_SEC3_R1_SL1_F65-80:vmon 0.1
B_DET_DC_HV_SEC3_R1_SL1_F65-80:vsetrbk 0
B_DET_DC_HV_SEC3_R1_SL1_F65-80:imon 0.1
B_DET_DC_HV_SEC3_R1_SL1_F81-112:stat 0
B_DET_DC_HV_SEC3_R1_SL1_F81-112:vmon 0.1
B_DET_DC_HV_SEC3_R1_SL1_F81-112:vsetrbk 0
B_DET_DC_HV_SEC3_R1_SL1_F81-112:imon 0.1
B_DET_DC_HV_SEC3_R1_SL1_G01-32:stat 0
B_DET_DC_HV_SEC3_R1_SL1_G01-32:vmon 0.1
B_DET_DC_HV_SEC3_R1_SL1_G01-32:vsetrbk 0
B_DET_DC_HV_SEC3_R1_SL1_G01-32:imon 0.1
B_DET_DC_HV_SEC3_R1_SL1_G33-112:stat 0
B_DET_DC_HV_SEC3_R1_SL1_G33-112:vmon 0.1
B_DET_DC_HV_SEC3_R1_SL1_G33-112:vsetrbk 0
B_DET_DC_HV_SEC3_R1_SL1_G33-112:imon 0.1
B_DET_DC_HV_SEC3_R1_SL2_S01-08:stat 0
B_DET_DC_HV_SEC3_R1_SL2_S01-08:vmon 0.1
B_DET_DC_HV_SEC3_R1_SL2_S01-08:vsetrbk 0
B_DET_DC_HV_SEC3_R1_SL2_S01-08:imon 0.1
B_DET_DC_HV_SEC3_R1_SL2_S09-16:stat 0
B_DET_DC_HV_SEC3_R1_SL2_S09-16:vmon 0.1
B_DET_DC_HV_SEC3_R1_SL2_S09-16:vsetrbk 0
B_DET_DC_HV_SEC3_R1_SL2_S09-16:imon 0.1
B_DET_DC_HV_SEC3_R1_SL2_S17-24:stat 0
B_DET_DC_HV_SEC3_R1_SL2_S17-24:vmon 0.1
B_DET_DC_HV_SEC3_R1_SL2_S17-24:vsetrbk 0
B_DET_DC_HV_SEC3_R1_SL2_S17-24:imon 0.1
B_DET_DC_HV_SEC3_R1_SL2_S25-32:stat 0
B_DET_DC_HV_SEC3_R1_SL2_S25-32:vmon 0.1
B_DET_DC_HV_SEC3_R1_SL2_S25-32:vsetrbk 0
B_DET_DC_HV_SEC3_R1_SL2_S25-32:imon 0.1
B_DET_DC_HV_SEC3_R1_SL2_S33-48:stat 0
B_DET_DC_HV_SEC3_R1_SL2_S33-48:vmon 0.1
B_DET_DC_HV_SEC3_R1_SL2_S33-48:vsetrbk 0
B_DET_DC_HV_SEC3_R1_SL2_S33-48:imon 0.1
B_DET_DC_HV_SEC3_R1_SL2_S49-64:stat 0
B_DET_DC_HV_SEC3_R1_SL2_S49-64:vmon 0.1
B_DET_DC_HV_SEC3_R1_SL2_S49-64:vsetrbk 0
B_DET_DC_HV_SEC3_R1_SL2_S49-64:imon 0.1
B_DET_DC_HV_SEC3_R1_SL2_S65-80:stat 0
B_DET_DC_HV_SEC3_R1_SL2_S65-80:vmon 0.1
B_DET_DC_HV_SEC3_R1_SL2_S65-80:vsetrbk 0
B_DET_DC_HV_SEC3_R1_SL2_S65-80:imon 0.1
B_DET_DC_HV_SEC3_R1_SL2_S81-112:stat 0
B_DET_DC_HV_SEC3_R1_SL2_S81-112:vmon 0.1
B_DET_DC_HV_SEC3_R1_SL2_S81-112:vsetrbk 0
B_DET_DC_HV_SEC3_R1_SL2_S81-112:imon 0.1
B_DET_DC_HV_SEC3_R1_SL2_F01-08:stat 0
B_DET_DC_HV_SEC3_R1_SL2_F01-08:vmon 0.1
B_DET_DC_HV_SEC3_R1_SL2_F01-08:vsetrbk 0
B_DET_DC_HV_SEC3_R1_SL2_F01-08:imon 0.1
B_DET_DC_HV_SEC3_R1_SL2_F09-16:stat 0
B_DET_DC_HV_SEC3_R1_SL2_F09-16:vmon 0.1
B_DET_DC_HV_SEC3_R1_SL2_F09-16:vsetrbk 0
B_DET_DC_HV_SEC3_R1_SL2_F09-16:imon 0.1
B_DET_DC_HV_SEC3_R1_SL2_F17-24:stat 0
B_DET_DC_HV_SEC3_R1_SL2_F17-24:vmon 0.1
B_DET_DC_HV_SEC3_R1_SL2_F17-24:vsetrbk 0
B_DET_DC_HV_SEC3_R1_SL2_F17-24:imon 0.1
B_DET_DC_HV_SEC3_R1_SL2_F25-32:stat 0
B_DET_DC_HV_SEC3_R1_SL2_F25-32:vmon 0.1
B_DET_DC_HV_SEC3_R1_SL2_F25-32:vsetrbk 0
B_DET_DC_HV_SEC3_R1_SL2_F25-32:imon 0.1
B_DET_DC_HV_SEC3_R1_SL2_F33-48:stat 0
B_DET_DC_HV_SEC3_R1_SL2_F33-48:vmon 0.1
B_DET_DC_HV_SEC3_R1_SL2_F33-48:vsetrbk 0
B_DET_DC_HV_SEC3_R1_SL2_F33-48:imon 0.1
B_DET_DC_HV_SEC3_R1_SL2_F49-64:stat 0
B_DET_DC_HV_SEC3_R1_SL2_F49-64:vmon 0.1
B_DET_DC_HV_SEC3_R1_SL2_F49-64:vsetrbk 0
B_DET_DC_HV_SEC3_R1_SL2_F49-64:imon 0.1
B_DET_DC_HV_SEC3_R1_SL2_F65-80:stat 0
B_DET_DC_HV_SEC3_R1_SL2_F65-80:vmon 0.1
B_DET_DC_HV_SEC3_R1_SL2_F65-80:vsetrbk 0
B_DET_DC_HV_SEC3_R1_SL2_F65-80:imon 0.1
B_DET_DC_HV_SEC3_R1_SL2_F81-112:stat 0
B_DET_DC_HV_SEC3_R1_SL2_F81-112:vmon 0.1
B_DET_DC_HV_SEC3_R1_SL2_F81-112:vsetrbk 0
B_DET_DC_HV_SEC3_R1_SL2_F81-112:imon 0.1
B_DET_DC_HV_SEC3_R1_SL2_G01-32:stat 0
B_DET_DC_HV_SEC3_R1_SL2_G01-32:vmon 0.1
B_DET_DC_HV_SEC3_R1_SL2_G01-32:vsetrbk 0
B_DET_DC_HV_SEC3_R1_SL2_G01-32:imon 0.1
B_DET_DC_HV_SEC3_R1_SL2_G33-112:stat 0
B_DET_DC_HV_SEC3_R1_SL2_G33-112:vmon 0.1
B_DET_DC_HV_SEC3_R1_SL2_G33-112:vsetrbk 0
B_DET_DC_HV_SEC3_R1_SL2_G33-112:imon 0.1
B_DET_DC_HV_SEC3_R2_SL3_S01-08:stat 0
B_DET_DC_HV_SEC3_R2_SL3_S01-08:vmon 0.1
B_DET_DC_HV_SEC3_R2_SL3_S01-08:vsetrbk 0
B_DET_DC_HV_SEC3_R2_SL3_S01-08:imon 0.1
B_DET_DC_HV_SEC3_R2_SL3_S09-16:stat 0
B_DET_DC_HV_SEC3_R2_SL3_S09-16:vmon 0.1
B_DET_DC_HV_SEC3_R2_SL3_S09-16:vsetrbk 0
B_DET_DC_HV_SEC3_R2_SL3_S09-16:imon 0.1
B_DET_DC_HV_SEC3_R2_SL3_S17-24:stat 0
B_DET_DC_HV_SEC3_R2_SL3_S17-24:vmon 0.1
B_DET_DC_HV_SEC3_R2_SL3_S17-24:vsetrbk 0
B_DET_DC_HV_SEC3_R2_SL3_S17-24:imon 0.1
B_DET_DC_HV_SEC3_R2_SL3_S25-32:stat 0
B_DET_DC_HV_SEC3_R2_SL3_S25-32:vmon 0.1
B_DET_DC_HV_SEC3_R2_SL3_S25-32:vsetrbk 0
B_DET_DC_HV_SEC3_R2_SL3_S25-32:imon 0.1
B_DET_DC_HV_SEC3_R2_SL3_S33-48:stat 0
B_DET_DC_HV_SEC3_R2_SL3_S33-48:vmon 0.1
B_DET_DC_HV_SEC3_R2_SL3_S33-48:vsetrbk 0
B_DET_DC_HV_SEC3_R2_SL3_S33-48:imon 0.1
B_DET_DC_HV_SEC3_R2_SL3_S49-64:stat 0
B_DET_DC_HV_SEC3_R2_SL3_S49-64:vmon 0.1
B_DET_DC_HV_SEC3_R2_SL3_S49-64:vsetrbk 0
B_DET_DC_HV_SEC3_R2_SL3_S49-64:imon 0.1
B_DET_DC_HV_SEC3_R2_SL3_S65-80:stat 0
B_DET_DC_HV_SEC3_R2_SL3_S65-80:vmon 0.1
B_DET_DC_HV_SEC3_R2_SL3_S65-80:vsetrbk 0
B_DET_DC_HV_SEC3_R2_SL3_S65-80:imon 0.1
B_DET_DC_HV_SEC3_R2_SL3_S81-112:stat 0
B_DET_DC_HV_SEC3_R2_SL3_S81-112:vmon 0.1
B_DET_DC_HV_SEC3_R2_SL3_S81-112:vsetrbk 0
B_DET_DC_HV_SEC3_R2_SL3_S81-112:imon 0.1
B_DET_DC_HV_SEC3_R2_SL3_F01-08:stat 0
B_DET_DC_HV_SEC3_R2_SL3_F01-08:vmon 0.1
B_DET_DC_HV_SEC3_R2_SL3_F01-08:vsetrbk 0
B_DET_DC_HV_SEC3_R2_SL3_F01-08:imon 0.1
B_DET_DC_HV_SEC3_R2_SL3_F09-16:stat 0
B_DET_DC_HV_SEC3_R2_SL3_F09-16:vmon 0.1
B_DET_DC_HV_SEC3_R2_SL3_F09-16:vsetrbk 0
B_DET_DC_HV_SEC3_R2_SL3_F09-16:imon 0.1
B_DET_DC_HV_SEC3_R2_SL3_F17-24:stat 0
B_DET_DC_HV_SEC3_R2_SL3_F17-24:vmon 0.1
B_DET_DC_HV_SEC3_R2_SL3_F17-24:vsetrbk 0
B_DET_DC_HV_SEC3_R2_SL3_F17-24:imon 0.1
B_DET_DC_HV_SEC3_R2_SL3_F25-32:stat 0
B_DET_DC_HV_SEC3_R2_SL3_F25-32:vmon 0.1
B_DET_DC_HV_SEC3_R2_SL3_F25-32:vsetrbk 0
B_DET_DC_HV_SEC3_R2_SL3_F25-32:imon 0.1
B_DET_DC_HV_SEC3_R2_SL3_F33-48:stat 0
B_DET_DC_HV_SEC3_R2_SL3_F33-48:vmon 0.1
B_DET_DC_HV_SEC3_R2_SL3_F33-48:vsetrbk 0
B_DET_DC_HV_SEC3_R2_SL3_F33-48:imon 0.1
B_DET_DC_HV_SEC3_R2_SL3_F49-64:stat 0
B_DET_DC_HV_SEC3_R2_SL3_F49-64:vmon 0.1
B_DET_DC_HV_SEC3_R2_SL3_F49-64:vsetrbk 0
B_DET_DC_HV_SEC3_R2_SL3_F49-64:imon 0.1
B_DET_DC_HV_SEC3_R2_SL3_F65-80:stat 0
B_DET_DC_HV_SEC3_R2_SL3_F65-80:vmon 0.1
B_DET_DC_HV_SEC3_R2_SL3_F65-80:vsetrbk 0
B_DET_DC_HV_SEC3_R2_SL3_F65-80:imon 0.1
B_DET_DC_HV_SEC3_R2_SL3_F81-112:stat 0
B_DET_DC_HV_SEC3_R2_SL3_F81-112:vmon 0.1
B_DET_DC_HV_SEC3_R2_SL3_F81-112:vsetrbk 0
B_DET_DC_HV_SEC3_R2_SL3_F81-112:imon 0.1
B_DET_DC_HV_SEC3_R2_SL3_G01-32:stat 0
B_DET_DC_HV_SEC3_R2_SL3_G01-32:vmon 0.1
B_DET_DC_HV_SEC3_R2_SL3_G01-32:vsetrbk 0
B_DET_DC_HV_SEC3_R2_SL3_G01-32:imon 0.1
B_DET_DC_HV_SEC3_R2_SL3_G33-112:stat 0
B_DET_DC_HV_SEC3_R2_SL3_G33-112:vmon 0.1
B_DET_DC_HV_SEC3_R2_SL3_G33-112:vsetrbk 0
B_DET_DC_HV_SEC3_R2_SL3_G33-112:imon 0.1
B_DET_DC_HV_SEC3_R2_SL4_S01-08:stat 0
B_DET_DC_HV_SEC3_R2_SL4_S01-08:vmon 0.1
B_DET_DC_HV_SEC3_R2_SL4_S01-08:vsetrbk 0
B_DET_DC_HV_SEC3_R2_SL4_S01-08:imon 0.1
B_DET_DC_HV_SEC3_R2_SL4_S09-16:stat 0
B_DET_DC_HV_SEC3_R2_SL4_S09-16:vmon 0.1
B_DET_DC_HV_SEC3_R2_SL4_S09-16:vsetrbk 0
B_DET_DC_HV_SEC3_R2_SL4_S09-16:imon 0.1
B_DET_DC_HV_SEC3_R2_SL4_S17-24:stat 0
B_DET_DC_HV_SEC3_R2_SL4_S17-24:vmon 0.1
B_DET_DC_HV_SEC3_R2_SL4_S17-24:vsetrbk 0
B_DET_DC_HV_SEC3_R2_SL4_S17-24:imon 0.1
B_DET_DC_HV_SEC3_R2_SL4_S25-32:stat 0
B_DET_DC_HV_SEC3_R2_SL4_S25-32:vmon 0.1
B_DET_DC_HV_SEC3_R2_SL4_S25-32:vsetrbk 0
B_DET_DC_HV_SEC3_R2_SL4_S25-32:imon 0.1
B_DET_DC_HV_SEC3_R2_SL4_S33-48:stat 0
B_DET_DC_HV_SEC3_R2_SL4_S33-48:vmon 0.1
B_DET_DC_HV_SEC3_R2_SL4_S33-48:vsetrbk 0
B_DET_DC_HV_SEC3_R2_SL4_S33-48:imon 0.1
B_DET_DC_HV_SEC3_R2_SL4_S49-64:stat 0
B_DET_DC_HV_SEC3_R2_SL4_S49-64:vmon 0.1
B_DET_DC_HV_SEC3_R2_SL4_S49-64:vsetrbk 0
B_DET_DC_HV_SEC3_R2_SL4_S49-64:imon 0.1
B_DET_DC_HV_SEC3_R2_SL4_S65-80:stat 0
B_DET_DC_HV_SEC3_R2_SL4_S65-80:vmon 0.1
B_DET_DC_HV_SEC3_R2_SL4_S65-80:vsetrbk 0
B_DET_DC_HV_SEC3_R2_SL4_S65-80:imon 0.1
B_DET_DC_HV_SEC3_R2_SL4_S81-112:stat 0
B_DET_DC_HV_SEC3_R2_SL4_S81-112:vmon 0.1
B_DET_DC_HV_SEC3_R2_SL4_S81-112:vsetrbk 0
B_DET_DC_HV_SEC3_R2_SL4_S81-112:imon 0.1
B_DET_DC_HV_SEC3_R2_SL4_F01-08:stat 0
B_DET_DC_HV_SEC3_R2_SL4_F01-08:vmon 0.1
B_DET_DC_HV_SEC3_R2_SL4_F01-08:vsetrbk 0
B_DET_DC_HV_SEC3_R2_SL4_F01-08:imon 0.1
B_DET_DC_HV_SEC3_R2_SL4_F09-16:stat 0
B_DET_DC_HV_SEC3_R2_SL4_F09-16:vmon 0.1
B_DET_DC_HV_SEC3_R2_SL4_F09-16:vsetrbk 0
B_DET_DC_HV_SEC3_R2_SL4_F09-16:imon 0.1
B_DET_DC_HV_SEC3_R2_SL4_F17-24:stat 0
B_DET_DC_HV_SEC3_R2_SL4_F17-24:vmon 0.1
B_DET_DC_HV_SEC3_R2_SL4_F17-24:vsetrbk 0
B_DET_DC_HV_SEC3_R2_SL4_F17-24:imon 0.1
B_DET_DC_HV_SEC3_R2_SL4_F25-32:stat 0
B_DET_DC_HV_SEC3_R2_SL4_F25-32:vmon 0.1
B_DET_DC_HV_SEC3_R2_SL4_F25-32:vsetrbk 0
B_DET_DC_HV_SEC3_R2_SL4_F25-32:imon 0.1
B_DET_DC_HV_SEC3_R2_SL4_F33-48:stat 0
B_DET_DC_HV_SEC3_R2_SL4_F33-48:vmon 0.1
B_DET_DC_HV_SEC3_R2_SL4_F33-48:vsetrbk 0
B_DET_DC_HV_SEC3_R2_SL4_F33-48:imon 0.1
B_DET_DC_HV_SEC3_R2_SL4_F49-64:stat 0
B_DET_DC_HV_SEC3_R2_SL4_F49-64:vmon 0.1
B_DET_DC_HV_SEC3_R2_SL4_F49-64:vsetrbk 0
B_DET_DC_HV_SEC3_R2_SL4_F49-64:imon 0.1
B_DET_DC_HV_SEC3_R2_SL4_F65-80:stat 0
B_DET_DC_HV_SEC3_R2_SL4_F65-80:vmon 0.1
B_DET_DC_HV_SEC3_R2_SL4_F65-80:vsetrbk 0
B_DET_DC_HV_SEC3_R2_SL4_F65-80:imon 0.1
B_DET_DC_HV_SEC3_R2_SL4_F81-112:stat 0
B_DET_DC_HV_SEC3_R2_SL4_F81-112:vmon 0.1
B_DET_DC_HV_SEC3_R2_SL4_F81-112:vsetrbk 0
B_DET_DC_HV_SEC3_R2_SL4_F81-112:imon 0.1
B_DET_DC_HV_SEC3_R2_SL4_G01-32:stat 0
B_DET_DC_HV_SEC3_R2_SL4_G01-32:vmon 0.1
B_DET_DC_HV_SEC3_R2_SL4_G01-32:vsetrbk 0
B_DET_DC_HV_SEC3_R2_SL4_G01-32:imon 0.1
B_DET_DC_HV_SEC3_R2_SL4_G33-112:stat 0
B_DET_DC_HV_SEC3_R2_SL4_G33-112:vmon 0.1
B_DET_DC_HV_SEC3_R2_SL4_G33-112:vsetrbk 0
B_DET_DC_HV_SEC3_R2_SL4_G33-112:imon 0.1
B_DET_DC_HV_SEC3_R3_SL5_S01-08:stat 0
B_DET_DC_HV_SEC3_R3_SL5_S01-08:vmon 0.1
B_DET_DC_HV_SEC3_R3_SL5_S01-08:vsetrbk 0
B_DET_DC_HV_SEC3_R3_SL5_S01-08:imon 0.1
B_DET_DC_HV_SEC3_R3_SL5_S09-16:stat 0
B_DET_DC_HV_SEC3_R3_SL5_S09-16:vmon 0.1
B_DET_DC_HV_SEC3_R3_SL5_S09-16:vsetrbk 0
B_DET_DC_HV_SEC3_R3_SL5_S09-16:imon 0.1
B_DET_DC_HV_SEC3_R3_SL5_S17-24:stat 0
B_DET_DC_HV_SEC3_R3_SL5_S17-24:vmon 0.1
B_DET_DC_HV_SEC3_R3_SL5_S17-24:vsetrbk 0
B_DET_DC_HV_SEC3_R3_SL5_S17-24:imon 0.1
B_DET_DC_HV_SEC3_R3_SL5_S25-32:stat 0
B_DET_DC_HV_SEC3_R3_SL5_S25-32:vmon 0.1
B_DET_DC_HV_SEC3_R3_SL5_S25-32:vsetrbk 0
B_DET_DC_HV_SEC3_R3_SL5_S25-32:imon 0.1
B_DET_DC_HV_SEC3_R3_SL5_S33-48:stat 0
B_DET_DC_HV_SEC3_R3_SL5_S33-48:vmon 0.1
B_DET_DC_HV_SEC3_R3_SL5_S33-48:vsetrbk 0
B_DET_DC_HV_SEC3_R3_SL5_S33-48:imon 0.1
B_DET_DC_HV_SEC3_R3_SL5_S49-64:stat 0
B_DET_DC_HV_SEC3_R3_SL5_S49-64:vmon 0.1
B_DET_DC_HV_SEC3_R3_SL5_S49-64:vsetrbk 0
B_DET_DC_HV_SEC3_R3_SL5_S49-64:imon 0.1
B_DET_DC_HV_SEC3_R3_SL5_S65-80:stat 0
B_DET_DC_HV_SEC3_R3_SL5_S65-80:vmon 0.1
B_DET_DC_HV_SEC3_R3_SL5_S65-80:vsetrbk 0
B_DET_DC_HV_SEC3_R3_SL5_S65-80:imon 0.1
B_DET_DC_HV_SEC3_R3_SL5_S81-112:stat 0
B_DET_DC_HV_SEC3_R3_SL5_S81-112:vmon 0.1
B_DET_DC_HV_SEC3_R3_SL5_S81-112:vsetrbk 0
B_DET_DC_HV_SEC3_R3_SL5_S81-112:imon 0.1
B_DET_DC_HV_SEC3_R3_SL5_F01-08:stat 0
B_DET_DC_HV_SEC3_R3_SL5_F01-08:vmon 0.1
B_DET_DC_HV_SEC3_R3_SL5_F01-08:vsetrbk 0
B_DET_DC_HV_SEC3_R3_SL5_F01-08:imon 0.1
B_DET_DC_HV_SEC3_R3_SL5_F09-16:stat 0
B_DET_DC_HV_SEC3_R3_SL5_F09-16:vmon 0.1
B_DET_DC_HV_SEC3_R3_SL5_F09-16:vsetrbk 0
B_DET_DC_HV_SEC3_R3_SL5_F09-16:imon 0.1
B_DET_DC_HV_SEC3_R3_SL5_F17-24:stat 0
B_DET_DC_HV_SEC3_R3_SL5_F17-24:vmon 0.1
B_DET_DC_HV_SEC3_R3_SL5_F17-24:vsetrbk 0
B_DET_DC_HV_SEC3_R3_SL5_F17-24:imon 0.1
B_DET_DC_HV_SEC3_R3_SL5_F25-32:stat 0
B_DET_DC_HV_SEC3_R3_SL5_F25-32:vmon 0.1
B_DET_DC_HV_SEC3_R3_SL5_F25-32:vsetrbk 0
B_DET_DC_HV_SEC3_R3_SL5_F25-32:imon 0.1
B_DET_DC_HV_SEC3_R3_SL5_F33-48:stat 0
B_DET_DC_HV_SEC3_R3_SL5_F33-48:vmon 0.1
B_DET_DC_HV_SEC3_R3_SL5_F33-48:vsetrbk 0
B_DET_DC_HV_SEC3_R3_SL5_F33-48:imon 0.1
B_DET_DC_HV_SEC3_R3_SL5_F49-64:stat 0
B_DET_DC_HV_SEC3_R3_SL5_F49-64:vmon 0.1
B_DET_DC_HV_SEC3_R3_SL5_F49-64:vsetrbk 0
B_DET_DC_HV_SEC3_R3_SL5_F49-64:imon 0.1
B_DET_DC_HV_SEC3_R3_SL5_F65-80:stat 0
B_DET_DC_HV_SEC3_R3_SL5_F65-80:vmon 0.1
B_DET_DC_HV_SEC3_R3_SL5_F65-80:vsetrbk 0
B_DET_DC_HV_SEC3_R3_SL5_F65-80:imon 0.1
B_DET_DC_HV_SEC3_R3_SL5_F81-112:stat 0
B_DET_DC_HV_SEC3_R3_SL5_F81-112:vmon 0.1
B_DET_DC_HV_SEC3_R3_SL5_F81-112:vsetrbk 0
B_DET_DC_HV_SEC3_R3_SL5_F81-112:imon 0.1
B_DET_DC_HV_SEC3_R3_SL5_G01-32:stat 0
B_DET_DC_HV_SEC3_R3_SL5_G01-32:vmon 0.1
B_DET_DC_HV_SEC3_R3_SL5_G01-32:vsetrbk 0
B_DET_DC_HV_SEC3_R3_SL5_G01-32:imon 0.1
B_DET_DC_HV_SEC3_R3_SL5_G33-112:stat 0
B_DET_DC_HV_SEC3_R3_SL5_G33-112:vmon 0.1
B_DET_DC_HV_SEC3_R3_SL5_G33-112:vsetrbk 0
B_DET_DC_HV_SEC3_R3_SL5_G33-112:imon 0.1
B_DET_DC_HV_SEC3_R3_SL6_S01-08:stat 0
B_DET_DC_HV_SEC3_R3_SL6_S01-08:vmon 0.1
B_DET_DC_HV_SEC3_R3_SL6_S01-08:vsetrbk 0
B_DET_DC_HV_SEC3_R3_SL6_S01-08:imon 0.1
B_DET_DC_HV_SEC3_R3_SL6_S09-16:stat 0
B_DET_DC_HV_SEC3_R3_SL6_S09-16:vmon 0.1
B_DET_DC_HV_SEC3_R3_SL6_S09-16:vsetrbk 0
B_DET_DC_HV_SEC3_R3_SL6_S09-16:imon 0.1
B_DET_DC_HV_SEC3_R3_SL6_S17-24:stat 0
B_DET_DC_HV_SEC3_R3_SL6_S17-24:vmon 0.1
B_DET_DC_HV_SEC3_R3_SL6_S17-24:vsetrbk 0
B_DET_DC_HV_SEC3_R3_SL6_S17-24:imon 0.1
B_DET_DC_HV_SEC3_R3_SL6_S25-32:stat 0
B_DET_DC_HV_SEC3_R3_SL6_S25-32:vmon 0.1
B_DET_DC_HV_SEC3_R3_SL6_S25-32:vsetrbk 0
B_DET_DC_HV_SEC3_R3_SL6_S25-32:imon 0.1
B_DET_DC_HV_SEC3_R3_SL6_S33-48:stat 0
B_DET_DC_HV_SEC3_R3_SL6_S33-48:vmon 0.1
B_DET_DC_HV_SEC3_R3_SL6_S33-48:vsetrbk 0
B_DET_DC_HV_SEC3_R3_SL6_S33-48:imon 0.1
B_DET_DC_HV_SEC3_R3_SL6_S49-64:stat 0
B_DET_DC_HV_SEC3_R3_SL6_S49-64:vmon 0.1
B_DET_DC_HV_SEC3_R3_SL6_S49-64:vsetrbk 0
B_DET_DC_HV_SEC3_R3_SL6_S49-64:imon 0.1
B_DET_DC_HV_SEC3_R3_SL6_S65-80:stat 0
B_DET_DC_HV_SEC3_R3_SL6_S65-80:vmon 0.1
B_DET_DC_HV_SEC3_R3_SL6_S65-80:vsetrbk 0
B_DET_DC_HV_SEC3_R3_SL6_S65-80:imon 0.1
B_DET_DC_HV_SEC3_R3_SL6_S81-112:stat 0
B_DET_DC_HV_SEC3_R3_SL6_S81-112:vmon 0.1
B_DET_DC_HV_SEC3_R3_SL6_S81-112:vsetrbk 0
B_DET_DC_HV_SEC3_R3_SL6_S81-112:imon 0.1
B_DET_DC_HV_SEC3_R3_SL6_F01-08:stat 0
B_DET_DC_HV_SEC3_R3_SL6_F01-08:vmon 0.1
B_DET_DC_HV_SEC3_R3_SL6_F01-08:vsetrbk 0
B_DET_DC_HV_SEC3_R3_SL6_F01-08:imon 0.1
B_DET_DC_HV_SEC3_R3_SL6_F09-16:stat 0
B_DET_DC_HV_SEC3_R3_SL6_F09-16:vmon 0.1
B_DET_DC_HV_SEC3_R3_SL6_F09-16:vsetrbk 0
B_DET_DC_HV_SEC3_R3_SL6_F09-16:imon 0.1
B_DET_DC_HV_SEC3_R3_SL6_F17-24:stat 0
B_DET_DC_HV_SEC3_R3_SL6_F17-24:vmon 0.1
B_DET_DC_HV_SEC3_R3_SL6_F17-24:vsetrbk 0
B_DET_DC_HV_SEC3_R3_SL6_F17-24:imon 0.1
B_DET_DC_HV_SEC3_R3_SL6_F25-32:stat 0
B_DET_DC_HV_SEC3_R3_SL6_F25-32:vmon 0.1
B_DET_DC_HV_SEC3_R3_SL6_F25-32:vsetrbk 0
B_DET_DC_HV_SEC3_R3_SL6_F25-32:imon 0.1
B_DET_DC_HV_SEC3_R3_SL6_F33-48:stat 0
B_DET_DC_HV_SEC3_R3_SL6_F33-48:vmon 0.1
B_DET_DC_HV_SEC3_R3_SL6_F33-48:vsetrbk 0
B_DET_DC_HV_SEC3_R3_SL6_F33-48:imon 0.1
B_DET_DC_HV_SEC3_R3_SL6_F49-64:stat 0
B_DET_DC_HV_SEC3_R3_SL6_F49-64:vmon 0.1
B_DET_DC_HV_SEC3_R3_SL6_F49-64:vsetrbk 0
B_DET_DC_HV_SEC3_R3_SL6_F49-64:imon 0.1
B_DET_DC_HV_SEC3_R3_SL6_F65-80:stat 0
B_DET_DC_HV_SEC3_R3_SL6_F65-80:vmon 0.1
B_DET_DC_HV_SEC3_R3_SL6_F65-80:vsetrbk 0
B_DET_DC_HV_SEC3_R3_SL6_F65-80:imon 0.1
B_DET_DC_HV_SEC3_R3_SL6_F81-112:stat 0
B_DET_DC_HV_SEC3_R3_SL6_F81-112:vmon 0.1
B_DET_DC_HV_SEC3_R3_SL6_F81-112:vsetrbk 0
B_DET_DC_HV_SEC3_R3_SL6_F81-112:imon 0.1
B_DET_DC_HV_SEC3_R3_SL6_G01-32:stat 0
B_DET_DC_HV_SEC3_R3_SL6_G01-32:vmon 0.1
B_DET_DC_HV_SEC3_R3_SL6_G01-32:vsetrbk 0
B_DET_DC_HV_SEC3_R3_SL6_G01-32:imon 0.1
B_DET_DC_HV_SEC3_R3_SL6_G33-112:stat 0
B_DET_DC_HV_SEC3_R3_SL6_G33-112:vmon 0.1
B_DET_DC_HV_SEC3_R3_SL6_G33-112:vsetrbk 0
B_DET_DC_HV_SEC3_R3_SL6_G33-112:imon 0.1
B_DET_DC_HV_SEC4_R1_SL1_S01-08:stat 0
B_DET_DC_HV_SEC4_R1_SL1_S01-08:vmon 0.1
B_DET_DC_HV_SEC4_R1_SL1_S01-08:vsetrbk 0
B_DET_DC_HV_SEC4_R1_SL1_S01-08:imon 0.1
B_DET_DC_HV_SEC4_R1_SL1_S09-16:stat 0
B_DET_DC_HV_SEC4_R1_SL1_S09-16:vmon 0.1
B_DET_DC_HV_SEC4_R1_SL1_S09-16:vsetrbk 0
B_DET_DC_HV_SEC4_R1_SL1_S09-16:imon 0.1
B_DET_DC_HV_SEC4_R1_SL1_S17-24:stat 0
B_DET_DC_HV_SEC4_R1_SL1_S17-24:vmon 0.1
B_DET_DC_HV_SEC4_R1_SL1_S17-24:vsetrbk 0
B_DET_DC_HV_SEC4_R1_SL1_S17-24:imon 0.1
B_DET_DC_HV_SEC4_R1_SL1_S25-32:stat 0
B_DET_DC_HV_SEC4_R1_SL1_S25-32:vmon 0.1
B_DET_DC_HV_SEC4_R1_SL1_S25-32:vsetrbk 0
B_DET_DC_HV_SEC4_R1_SL1_S25-32:imon 0.1
B_DET_DC_HV_SEC4_R1_SL1_S33-48:stat 0
B_DET_DC_HV_SEC4_R1_SL1_S33-48:vmon 0.1
B_DET_DC_HV_SEC4_R1_SL1_S33-48:vsetrbk 0
B_DET_DC_HV_SEC4_R1_SL1_S33-48:imon 0.1
B_DET_DC_HV_SEC4_R1_SL1_S49-64:stat 0
B_DET_DC_HV_SEC4_R1_SL1_S49-64:vmon 0.1
B_DET_DC_HV_SEC4_R1_SL1_S49-64:vsetrbk 0
B_DET_DC_HV_SEC4_R1_SL1_S49-64:imon 0.1
B_DET_DC_HV_SEC4_R1_SL1_S65-80:stat 0
B_DET_DC_HV_SEC4_R1_SL1_S65-80:vmon 0.1
B_DET_DC_HV_SEC4_R1_SL1_S65-80:vsetrbk 0
B_DET_DC_HV_SEC4_R1_SL1_S65-80:imon 0.1
B_DET_DC_HV_SEC4_R1_SL1_S81-112:stat 0
B_DET_DC_HV_SEC4_R1_SL1_S81-112:vmon 0.1
B_DET_DC_HV_SEC4_R1_SL1_S81-112:vsetrbk 0
B_DET_DC_HV_SEC4_R1_SL1_S81-112:imon 0.1
B_DET_DC_HV_SEC4_R1_SL1_F01-08:stat 0
B_DET_DC_HV_SEC4_R1_SL1_F01-08:vmon 0.1
B_DET_DC_HV_SEC4_R1_SL1_F01-08:vsetrbk 0
B_DET_DC_HV_SEC4_R1_SL1_F01-08:imon 0.1
B_DET_DC_HV_SEC4_R1_SL1_F09-16:stat 0
B_DET_DC_HV_SEC4_R1_SL1_F09-16:vmon 0.1
B_DET_DC_HV_SEC4_R1_SL1_F09-16:vsetrbk 0
B_DET_DC_HV_SEC4_R1_SL1_F09-16:imon 0.1
B_DET_DC_HV_SEC4_R1_SL1_F17-24:stat 0
B_DET_DC_HV_SEC4_R1_SL1_F17-24:vmon 0.1
B_DET_DC_HV_SEC4_R1_SL1_F17-24:vsetrbk 0
B_DET_DC_HV_SEC4_R1_SL1_F17-24:imon 0.1
B_DET_DC_HV_SEC4_R1_SL1_F25-32:stat 0
B_DET_DC_HV_SEC4_R1_SL1_F25-32:vmon 0.1
B_DET_DC_HV_SEC4_R1_SL1_F25-32:vsetrbk 0
B_DET_DC_HV_SEC4_R1_SL1_F25-32:imon 0.1
B_DET_DC_HV_SEC4_R1_SL1_F33-48:stat 0
B_DET_DC_HV_SEC4_R1_SL1_F33-48:vmon 0.1
B_DET_DC_HV_SEC4_R1_SL1_F33-48:vsetrbk 0
B_DET_DC_HV_SEC4_R1_SL1_F33-48:imon 0.1
B_DET_DC_HV_SEC4_R1_SL1_F49-64:stat 0
B_DET_DC_HV_SEC4_R1_SL1_F49-64:vmon 0.1
B_DET_DC_HV_SEC4_R1_SL1_F49-64:vsetrbk 0
B_DET_DC_HV_SEC4_R1_SL1_F49-64:imon 0.1
B_DET_DC_HV_SEC4_R1_SL1_F65-80:stat 0
B_DET_DC_HV_SEC4_R1_SL1_F65-80:vmon 0.1
B_DET_DC_HV_SEC4_R1_SL1_F65-80:vsetrbk 0
B_DET_DC_HV_SEC4_R1_SL1_F65-80:imon 0.1
B_DET_DC_HV_SEC4_R1_SL1_F81-112:stat 0
B_DET_DC_HV_SEC4_R1_SL1_F81-112:vmon 0.1
B_DET_DC_HV_SEC4_R1_SL1_F81-112:vsetrbk 0
B_DET_DC_HV_SEC4_R1_SL1_F81-112:imon 0.1
B_DET_DC_HV_SEC4_R1_SL1_G01-32:stat 0
B_DET_DC_HV_SEC4_R1_SL1_G01-32:vmon 0.1
B_DET_DC_HV_SEC4_R1_SL1_G01-32:vsetrbk 0
B_DET_DC_HV_SEC4_R1_SL1_G01-32:imon 0.1
B_DET_DC_HV_SEC4_R1_SL1_G33-112:stat 0
B_DET_DC_HV_SEC4_R1_SL1_G33-112:vmon 0.1
B_DET_DC_HV_SEC4_R1_SL1_G33-112:vsetrbk 0
B_DET_DC_HV_SEC4_R1_SL1_G33-112:imon 0.1
B_DET_DC_HV_SEC4_R1_SL2_S01-08:stat 0
B_DET_DC_HV_SEC4_R1_SL2_S01-08:vmon 0.1
B_DET_DC_HV_SEC4_R1_SL2_S01-08:vsetrbk 0
B_DET_DC_HV_SEC4_R1_SL2_S01-08:imon 0.1
B_DET_DC_HV_SEC4_R1_SL2_S09-16:stat 0
B_DET_DC_HV_SEC4_R1_SL2_S09-16:vmon 0.1
B_DET_DC_HV_SEC4_R1_SL2_S09-16:vsetrbk 0
B_DET_DC_HV_SEC4_R1_SL2_S09-16:imon 0.1
B_DET_DC_HV_SEC4_R1_SL2_S17-24:stat 0
B_DET_DC_HV_SEC4_R1_SL2_S17-24:vmon 0.1
B_DET_DC_HV_SEC4_R1_SL2_S17-24:vsetrbk 0
B_DET_DC_HV_SEC4_R1_SL2_S17-24:imon 0.1
B_DET_DC_HV_SEC4_R1_SL2_S25-32:stat 0
B_DET_DC_HV_SEC4_R1_SL2_S25-32:vmon 0.1
B_DET_DC_HV_SEC4_R1_SL2_S25-32:vsetrbk 0
B_DET_DC_HV_SEC4_R1_SL2_S25-32:imon 0.1
B_DET_DC_HV_SEC4_R1_SL2_S33-48:stat 0
B_DET_DC_HV_SEC4_R1_SL2_S33-48:vmon 0.1
B_DET_DC_HV_SEC4_R1_SL2_S33-48:vsetrbk 0
B_DET_DC_HV_SEC4_R1_SL2_S33-48:imon 0.1
B_DET_DC_HV_SEC4_R1_SL2_S49-64:stat 0
B_DET_DC_HV_SEC4_R1_SL2_S49-64:vmon 0.1
B_DET_DC_HV_SEC4_R1_SL2_S49-64:vsetrbk 0
B_DET_DC_HV_SEC4_R1_SL2_S49-64:imon 0.1
B_DET_DC_HV_SEC4_R1_SL2_S65-80:stat 0
B_DET_DC_HV_SEC4_R1_SL2_S65-80:vmon 0.1
B_DET_DC_HV_SEC4_R1_SL2_S65-80:vsetrbk 0
B_DET_DC_HV_SEC4_R1_SL2_S65-80:imon 0.1
B_DET_DC_HV_SEC4_R1_SL2_S81-112:stat 0
B_DET_DC_HV_SEC4_R1_SL2_S81-112:vmon 0.1
B_DET_DC_HV_SEC4_R1_SL2_S81-112:vsetrbk 0
B_DET_DC_HV_SEC4_R1_SL2_S81-112:imon 0.1
B_DET_DC_HV_SEC4_R1_SL2_F01-08:stat 0
B_DET_DC_HV_SEC4_R1_SL2_F01-08:vmon 0.1
B_DET_DC_HV_SEC4_R1_SL2_F01-08:vsetrbk 0
B_DET_DC_HV_SEC4_R1_SL2_F01-08:imon 0.1
B_DET_DC_HV_SEC4_R1_SL2_F09-16:stat 0
B_DET_DC_HV_SEC4_R1_SL2_F09-16:vmon 0.1
B_DET_DC_HV_SEC4_R1_SL2_F09-16:vsetrbk 0
B_DET_DC_HV_SEC4_R1_SL2_F09-16:imon 0.1
B_DET_DC_HV_SEC4_R1_SL2_F17-24:stat 0
B_DET_DC_HV_SEC4_R1_SL2_F17-24:vmon 0.1
B_DET_DC_HV_SEC4_R1_SL2_F17-24:vsetrbk 0
B_DET_DC_HV_SEC4_R1_SL2_F17-24:imon 0.1
B_DET_DC_HV_SEC4_R1_SL2_F25-32:stat 0
B_DET_DC_HV_SEC4_R1_SL2_F25-32:vmon 0.1
B_DET_DC_HV_SEC4_R1_SL2_F25-32:vsetrbk 0
B_DET_DC_HV_SEC4_R1_SL2_F25-32:imon 0.1
B_DET_DC_HV_SEC4_R1_SL2_F33-48:stat 0
B_DET_DC_HV_SEC4_R1_SL2_F33-48:vmon 0.1
B_DET_DC_HV_SEC4_R1_SL2_F33-48:vsetrbk 0
B_DET_DC_HV_SEC4_R1_SL2_F33-48:imon 0.1
B_DET_DC_HV_SEC4_R1_SL2_F49-64:stat 0
B_DET_DC_HV_SEC4_R1_SL2_F49-64:vmon 0.1
B_DET_DC_HV_SEC4_R1_SL2_F49-64:vsetrbk 0
B_DET_DC_HV_SEC4_R1_SL2_F49-64:imon 0.1
B_DET_DC_HV_SEC4_R1_SL2_F65-80:stat 0
B_DET_DC_HV_SEC4_R1_SL2_F65-80:vmon 0.1
B_DET_DC_HV_SEC4_R1_SL2_F65-80:vsetrbk 0
B_DET_DC_HV_SEC4_R1_SL2_F65-80:imon 0.1
B_DET_DC_HV_SEC4_R1_SL2_F81-112:stat 0
B_DET_DC_HV_SEC4_R1_SL2_F81-112:vmon 0.1
B_DET_DC_HV_SEC4_R1_SL2_F81-112:vsetrbk 0
B_DET_DC_HV_SEC4_R1_SL2_F81-112:imon 0.1
B_DET_DC_HV_SEC4_R1_SL2_G01-32:stat 0
B_DET_DC_HV_SEC4_R1_SL2_G01-32:vmon 0.1
B_DET_DC_HV_SEC4_R1_SL2_G01-32:vsetrbk 0
B_DET_DC_HV_SEC4_R1_SL2_G01-32:imon 0.1
B_DET_DC_HV_SEC4_R1_SL2_G33-112:stat 0
B_DET_DC_HV_SEC4_R1_SL2_G33-112:vmon 0.1
B_DET_DC_HV_SEC4_R1_SL2_G33-112:vsetrbk 0
B_DET_DC_HV_SEC4_R1_SL2_G33-112:imon 0.1
B_DET_DC_HV_SEC4_R2_SL3_S01-08:stat 0
B_DET_DC_HV_SEC4_R2_SL3_S01-08:vmon 0.1
B_DET_DC_HV_SEC4_R2_SL3_S01-08:vsetrbk 0
B_DET_DC_HV_SEC4_R2_SL3_S01-08:imon 0.1
B_DET_DC_HV_SEC4_R2_SL3_S09-16:stat 0
B_DET_DC_HV_SEC4_R2_SL3_S09-16:vmon 0.1
B_DET_DC_HV_SEC4_R2_SL3_S09-16:vsetrbk 0
B_DET_DC_HV_SEC4_R2_SL3_S09-16:imon 0.1
B_DET_DC_HV_SEC4_R2_SL3_S17-24:stat 0
B_DET_DC_HV_SEC4_R2_SL3_S17-24:vmon 0.1
B_DET_DC_HV_SEC4_R2_SL3_S17-24:vsetrbk 0
B_DET_DC_HV_SEC4_R2_SL3_S17-24:imon 0.1
B_DET_DC_HV_SEC4_R2_SL3_S25-32:stat 0
B_DET_DC_HV_SEC4_R2_SL3_S25-32:vmon 0.1
B_DET_DC_HV_SEC4_R2_SL3_S25-32:vsetrbk 0
B_DET_DC_HV_SEC4_R2_SL3_S25-32:imon 0.1
B_DET_DC_HV_SEC4_R2_SL3_S33-48:stat 0
B_DET_DC_HV_SEC4_R2_SL3_S33-48:vmon 0.1
B_DET_DC_HV_SEC4_R2_SL3_S33-48:vsetrbk 0
B_DET_DC_HV_SEC4_R2_SL3_S33-48:imon 0.1
B_DET_DC_HV_SEC4_R2_SL3_S49-64:stat 0
B_DET_DC_HV_SEC4_R2_SL3_S49-64:vmon 0.1
B_DET_DC_HV_SEC4_R2_SL3_S49-64:vsetrbk 0
B_DET_DC_HV_SEC4_R2_SL3_S49-64:imon 0.1
B_DET_DC_HV_SEC4_R2_SL3_S65-80:stat 0
B_DET_DC_HV_SEC4_R2_SL3_S65-80:vmon 0.1
B_DET_DC_HV_SEC4_R2_SL3_S65-80:vsetrbk 0
B_DET_DC_HV_SEC4_R2_SL3_S65-80:imon 0.1
B_DET_DC_HV_SEC4_R2_SL3_S81-112:stat 0
B_DET_DC_HV_SEC4_R2_SL3_S81-112:vmon 0.1
B_DET_DC_HV_SEC4_R2_SL3_S81-112:vsetrbk 0
B_DET_DC_HV_SEC4_R2_SL3_S81-112:imon 0.1
B_DET_DC_HV_SEC4_R2_SL3_F01-08:stat 0
B_DET_DC_HV_SEC4_R2_SL3_F01-08:vmon 0.1
B_DET_DC_HV_SEC4_R2_SL3_F01-08:vsetrbk 0
B_DET_DC_HV_SEC4_R2_SL3_F01-08:imon 0.1
B_DET_DC_HV_SEC4_R2_SL3_F09-16:stat 0
B_DET_DC_HV_SEC4_R2_SL3_F09-16:vmon 0.1
B_DET_DC_HV_SEC4_R2_SL3_F09-16:vsetrbk 0
B_DET_DC_HV_SEC4_R2_SL3_F09-16:imon 0.1
B_DET_DC_HV_SEC4_R2_SL3_F17-24:stat 0
B_DET_DC_HV_SEC4_R2_SL3_F17-24:vmon 0.1
B_DET_DC_HV_SEC4_R2_SL3_F17-24:vsetrbk 0
B_DET_DC_HV_SEC4_R2_SL3_F17-24:imon 0.1
B_DET_DC_HV_SEC4_R2_SL3_F25-32:stat 0
B_DET_DC_HV_SEC4_R2_SL3_F25-32:vmon 0.1
B_DET_DC_HV_SEC4_R2_SL3_F25-32:vsetrbk 0
B_DET_DC_HV_SEC4_R2_SL3_F25-32:imon 0.1
B_DET_DC_HV_SEC4_R2_SL3_F33-48:stat 0
B_DET_DC_HV_SEC4_R2_SL3_F33-48:vmon 0.1
B_DET_DC_HV_SEC4_R2_SL3_F33-48:vsetrbk 0
B_DET_DC_HV_SEC4_R2_SL3_F33-48:imon 0.1
B_DET_DC_HV_SEC4_R2_SL3_F49-64:stat 0
B_DET_DC_HV_SEC4_R2_SL3_F49-64:vmon 0.1
B_DET_DC_HV_SEC4_R2_SL3_F49-64:vsetrbk 0
B_DET_DC_HV_SEC4_R2_SL3_F49-64:imon 0.1
B_DET_DC_HV_SEC4_R2_SL3_F65-80:stat 0
B_DET_DC_HV_SEC4_R2_SL3_F65-80:vmon 0.1
B_DET_DC_HV_SEC4_R2_SL3_F65-80:vsetrbk 0
B_DET_DC_HV_SEC4_R2_SL3_F65-80:imon 0.1
B_DET_DC_HV_SEC4_R2_SL3_F81-112:stat 0
B_DET_DC_HV_SEC4_R2_SL3_F81-112:vmon 0.1
B_DET_DC_HV_SEC4_R2_SL3_F81-112:vsetrbk 0
B_DET_DC_HV_SEC4_R2_SL3_F81-112:imon 0.1
B_DET_DC_HV_SEC4_R2_SL3_G01-32:stat 0
B_DET_DC_HV_SEC4_R2_SL3_G01-32:vmon 0.1
B_DET_DC_HV_SEC4_R2_SL3_G01-32:vsetrbk 0
B_DET_DC_HV_SEC4_R2_SL3_G01-32:imon 0.1
B_DET_DC_HV_SEC4_R2_SL3_G33-112:stat 0
B_DET_DC_HV_SEC4_R2_SL3_G33-112:vmon 0.1
B_DET_DC_HV_SEC4_R2_SL3_G33-112:vsetrbk 0
B_DET_DC_HV_SEC4_R2_SL3_G33-112:imon 0.1
B_DET_DC_HV_SEC4_R2_SL4_S01-08:stat 0
B_DET_DC_HV_SEC4_R2_SL4_S01-08:vmon 0.1
B_DET_DC_HV_SEC4_R2_SL4_S01-08:vsetrbk 0
B_DET_DC_HV_SEC4_R2_SL4_S01-08:imon 0.1
B_DET_DC_HV_SEC4_R2_SL4_S09-16:stat 0
B_DET_DC_HV_SEC4_R2_SL4_S09-16:vmon 0.1
B_DET_DC_HV_SEC4_R2_SL4_S09-16:vsetrbk 0
B_DET_DC_HV_SEC4_R2_SL4_S09-16:imon 0.1
B_DET_DC_HV_SEC4_R2_SL4_S17-24:stat 0
B_DET_DC_HV_SEC4_R2_SL4_S17-24:vmon 0.1
B_DET_DC_HV_SEC4_R2_SL4_S17-24:vsetrbk 0
B_DET_DC_HV_SEC4_R2_SL4_S17-24:imon 0.1
B_DET_DC_HV_SEC4_R2_SL4_S25-32:stat 0
B_DET_DC_HV_SEC4_R2_SL4_S25-32:vmon 0.1
B_DET_DC_HV_SEC4_R2_SL4_S25-32:vsetrbk 0
B_DET_DC_HV_SEC4_R2_SL4_S25-32:imon 0.1
B_DET_DC_HV_SEC4_R2_SL4_S33-48:stat 0
B_DET_DC_HV_SEC4_R2_SL4_S33-48:vmon 0.1
B_DET_DC_HV_SEC4_R2_SL4_S33-48:vsetrbk 0
B_DET_DC_HV_SEC4_R2_SL4_S33-48:imon 0.1
B_DET_DC_HV_SEC4_R2_SL4_S49-64:stat 0
B_DET_DC_HV_SEC4_R2_SL4_S49-64:vmon 0.1
B_DET_DC_HV_SEC4_R2_SL4_S49-64:vsetrbk 0
B_DET_DC_HV_SEC4_R2_SL4_S49-64:imon 0.1
B_DET_DC_HV_SEC4_R2_SL4_S65-80:stat 0
B_DET_DC_HV_SEC4_R2_SL4_S65-80:vmon 0.1
B_DET_DC_HV_SEC4_R2_SL4_S65-80:vsetrbk 0
B_DET_DC_HV_SEC4_R2_SL4_S65-80:imon 0.1
B_DET_DC_HV_SEC4_R2_SL4_S81-112:stat 0
B_DET_DC_HV_SEC4_R2_SL4_S81-112:vmon 0.1
B_DET_DC_HV_SEC4_R2_SL4_S81-112:vsetrbk 0
B_DET_DC_HV_SEC4_R2_SL4_S81-112:imon 0.1
B_DET_DC_HV_SEC4_R2_SL4_F01-08:stat 0
B_DET_DC_HV_SEC4_R2_SL4_F01-08:vmon 0.1
B_DET_DC_HV_SEC4_R2_SL4_F01-08:vsetrbk 0
B_DET_DC_HV_SEC4_R2_SL4_F01-08:imon 0.1
B_DET_DC_HV_SEC4_R2_SL4_F09-16:stat 0
B_DET_DC_HV_SEC4_R2_SL4_F09-16:vmon 0.1
B_DET_DC_HV_SEC4_R2_SL4_F09-16:vsetrbk 0
B_DET_DC_HV_SEC4_R2_SL4_F09-16:imon 0.1
B_DET_DC_HV_SEC4_R2_SL4_F17-24:stat 0
B_DET_DC_HV_SEC4_R2_SL4_F17-24:vmon 0.1
B_DET_DC_HV_SEC4_R2_SL4_F17-24:vsetrbk 0
B_DET_DC_HV_SEC4_R2_SL4_F17-24:imon 0.1
B_DET_DC_HV_SEC4_R2_SL4_F25-32:stat 0
B_DET_DC_HV_SEC4_R2_SL4_F25-32:vmon 0.1
B_DET_DC_HV_SEC4_R2_SL4_F25-32:vsetrbk 0
B_DET_DC_HV_SEC4_R2_SL4_F25-32:imon 0.1
B_DET_DC_HV_SEC4_R2_SL4_F33-48:stat 0
B_DET_DC_HV_SEC4_R2_SL4_F33-48:vmon 0.1
B_DET_DC_HV_SEC4_R2_SL4_F33-48:vsetrbk 0
B_DET_DC_HV_SEC4_R2_SL4_F33-48:imon 0.1
B_DET_DC_HV_SEC4_R2_SL4_F49-64:stat 0
B_DET_DC_HV_SEC4_R2_SL4_F49-64:vmon 0.1
B_DET_DC_HV_SEC4_R2_SL4_F49-64:vsetrbk 0
B_DET_DC_HV_SEC4_R2_SL4_F49-64:imon 0.1
B_DET_DC_HV_SEC4_R2_SL4_F65-80:stat 0
B_DET_DC_HV_SEC4_R2_SL4_F65-80:vmon 0.1
B_DET_DC_HV_SEC4_R2_SL4_F65-80:vsetrbk 0
B_DET_DC_HV_SEC4_R2_SL4_F65-80:imon 0.1
B_DET_DC_HV_SEC4_R2_SL4_F81-112:stat 0
B_DET_DC_HV_SEC4_R2_SL4_F81-112:vmon 0.1
B_DET_DC_HV_SEC4_R2_SL4_F81-112:vsetrbk 0
B_DET_DC_HV_SEC4_R2_SL4_F81-112:imon 0.1
B_DET_DC_HV_SEC4_R2_SL4_G01-32:stat 0
B_DET_DC_HV_SEC4_R2_SL4_G01-32:vmon 0.1
B_DET_DC_HV_SEC4_R2_SL4_G01-32:vsetrbk 0
B_DET_DC_HV_SEC4_R2_SL4_G01-32:imon 0.1
B_DET_DC_HV_SEC4_R2_SL4_G33-112:stat 0
B_DET_DC_HV_SEC4_R2_SL4_G33-112:vmon 0.1
B_DET_DC_HV_SEC4_R2_SL4_G33-112:vsetrbk 0
B_DET_DC_HV_SEC4_R2_SL4_G33-112:imon 0.1
B_DET_DC_HV_SEC4_R3_SL5_S01-08:stat 0
B_DET_DC_HV_SEC4_R3_SL5_S01-08:vmon 0.1
B_DET_DC_HV_SEC4_R3_SL5_S01-08:vsetrbk 0
B_DET_DC_HV_SEC4_R3_SL5_S01-08:imon 0.1
B_DET_DC_HV_SEC4_R3_SL5_S09-16:stat 0
B_DET_DC_HV_SEC4_R3_SL5_S09-16:vmon 0.1
B_DET_DC_HV_SEC4_R3_SL5_S09-16:vsetrbk 0
B_DET_DC_HV_SEC4_R3_SL5_S09-16:imon 0.1
B_DET_DC_HV_SEC4_R3_SL5_S17-24:stat 0
B_DET_DC_HV_SEC4_R3_SL5_S17-24:vmon 0.1
B_DET_DC_HV_SEC4_R3_SL5_S17-24:vsetrbk 0
B_DET_DC_HV_SEC4_R3_SL5_S17-24:imon 0.1
B_DET_DC_HV_SEC4_R3_SL5_S25-32:stat 0
B_DET_DC_HV_SEC4_R3_SL5_S25-32:vmon 0.1
B_DET_DC_HV_SEC4_R3_SL5_S25-32:vsetrbk 0
B_DET_DC_HV_SEC4_R3_SL5_S25-32:imon 0.1
B_DET_DC_HV_SEC4_R3_SL5_S33-48:stat 0
B_DET_DC_HV_SEC4_R3_SL5_S33-48:vmon 0.1
B_DET_DC_HV_SEC4_R3_SL5_S33-48:vsetrbk 0
B_DET_DC_HV_SEC4_R3_SL5_S33-48:imon 0.1
B_DET_DC_HV_SEC4_R3_SL5_S49-64:stat 0
B_DET_DC_HV_SEC4_R3_SL5_S49-64:vmon 0.1
B_DET_DC_HV_SEC4_R3_SL5_S49-64:vsetrbk 0
B_DET_DC_HV_SEC4_R3_SL5_S49-64:imon 0.1
B_DET_DC_HV_SEC4_R3_SL5_S65-80:stat 0
B_DET_DC_HV_SEC4_R3_SL5_S65-80:vmon 0.1
B_DET_DC_HV_SEC4_R3_SL5_S65-80:vsetrbk 0
B_DET_DC_HV_SEC4_R3_SL5_S65-80:imon 0.1
B_DET_DC_HV_SEC4_R3_SL5_S81-112:stat 0
B_DET_DC_HV_SEC4_R3_SL5_S81-112:vmon 0.1
B_DET_DC_HV_SEC4_R3_SL5_S81-112:vsetrbk 0
B_DET_DC_HV_SEC4_R3_SL5_S81-112:imon 0.1
B_DET_DC_HV_SEC4_R3_SL5_F01-08:stat 0
B_DET_DC_HV_SEC4_R3_SL5_F01-08:vmon 0.1
B_DET_DC_HV_SEC4_R3_SL5_F01-08:vsetrbk 0
B_DET_DC_HV_SEC4_R3_SL5_F01-08:imon 0.1
B_DET_DC_HV_SEC4_R3_SL5_F09-16:stat 0
B_DET_DC_HV_SEC4_R3_SL5_F09-16:vmon 0.1
B_DET_DC_HV_SEC4_R3_SL5_F09-16:vsetrbk 0
B_DET_DC_HV_SEC4_R3_SL5_F09-16:imon 0.1
B_DET_DC_HV_SEC4_R3_SL5_F17-24:stat 0
B_DET_DC_HV_SEC4_R3_SL5_F17-24:vmon 0.1
B_DET_DC_HV_SEC4_R3_SL5_F17-24:vsetrbk 0
B_DET_DC_HV_SEC4_R3_SL5_F17-24:imon 0.1
B_DET_DC_HV_SEC4_R3_SL5_F25-32:stat 0
B_DET_DC_HV_SEC4_R3_SL5_F25-32:vmon 0.1
B_DET_DC_HV_SEC4_R3_SL5_F25-32:vsetrbk 0
B_DET_DC_HV_SEC4_R3_SL5_F25-32:imon 0.1
B_DET_DC_HV_SEC4_R3_SL5_F33-48:stat 0
B_DET_DC_HV_SEC4_R3_SL5_F33-48:vmon 0.1
B_DET_DC_HV_SEC4_R3_SL5_F33-48:vsetrbk 0
B_DET_DC_HV_SEC4_R3_SL5_F33-48:imon 0.1
B_DET_DC_HV_SEC4_R3_SL5_F49-64:stat 0
B_DET_DC_HV_SEC4_R3_SL5_F49-64:vmon 0.1
B_DET_DC_HV_SEC4_R3_SL5_F49-64:vsetrbk 0
B_DET_DC_HV_SEC4_R3_SL5_F49-64:imon 0.1
B_DET_DC_HV_SEC4_R3_SL5_F65-80:stat 0
B_DET_DC_HV_SEC4_R3_SL5_F65-80:vmon 0.1
B_DET_DC_HV_SEC4_R3_SL5_F65-80:vsetrbk 0
B_DET_DC_HV_SEC4_R3_SL5_F65-80:imon 0.1
B_DET_DC_HV_SEC4_R3_SL5_F81-112:stat 0
B_DET_DC_HV_SEC4_R3_SL5_F81-112:vmon 0.1
B_DET_DC_HV_SEC4_R3_SL5_F81-112:vsetrbk 0
B_DET_DC_HV_SEC4_R3_SL5_F81-112:imon 0.1
B_DET_DC_HV_SEC4_R3_SL5_G01-32:stat 0
B_DET_DC_HV_SEC4_R3_SL5_G01-32:vmon 0.1
B_DET_DC_HV_SEC4_R3_SL5_G01-32:vsetrbk 0
B_DET_DC_HV_SEC4_R3_SL5_G01-32:imon 0.1
B_DET_DC_HV_SEC4_R3_SL5_G33-112:stat 0
B_DET_DC_HV_SEC4_R3_SL5_G33-112:vmon 0.1
B_DET_DC_HV_SEC4_R3_SL5_G33-112:vsetrbk 0
B_DET_DC_HV_SEC4_R3_SL5_G33-112:imon 0.1
B_DET_DC_HV_SEC4_R3_SL6_S01-08:stat 0
B_DET_DC_HV_SEC4_R3_SL6_S01-08:vmon 0.1
B_DET_DC_HV_SEC4_R3_SL6_S01-08:vsetrbk 0
B_DET_DC_HV_SEC4_R3_SL6_S01-08:imon 0.1
B_DET_DC_HV_SEC4_R3_SL6_S09-16:stat 0
B_DET_DC_HV_SEC4_R3_SL6_S09-16:vmon 0.1
B_DET_DC_HV_SEC4_R3_SL6_S09-16:vsetrbk 0
B_DET_DC_HV_SEC4_R3_SL6_S09-16:imon 0.1
B_DET_DC_HV_SEC4_R3_SL6_S17-24:stat 0
B_DET_DC_HV_SEC4_R3_SL6_S17-24:vmon 0.1
B_DET_DC_HV_SEC4_R3_SL6_S17-24:vsetrbk 0
B_DET_DC_HV_SEC4_R3_SL6_S17-24:imon 0.1
B_DET_DC_HV_SEC4_R3_SL6_S25-32:stat 0
B_DET_DC_HV_SEC4_R3_SL6_S25-32:vmon 0.1
B_DET_DC_HV_SEC4_R3_SL6_S25-32:vsetrbk 0
B_DET_DC_HV_SEC4_R3_SL6_S25-32:imon 0.1
B_DET_DC_HV_SEC4_R3_SL6_S33-48:stat 0
B_DET_DC_HV_SEC4_R3_SL6_S33-48:vmon 0.1
B_DET_DC_HV_SEC4_R3_SL6_S33-48:vsetrbk 0
B_DET_DC_HV_SEC4_R3_SL6_S33-48:imon 0.1
B_DET_DC_HV_SEC4_R3_SL6_S49-64:stat 0
B_DET_DC_HV_SEC4_R3_SL6_S49-64:vmon 0.1
B_DET_DC_HV_SEC4_R3_SL6_S49-64:vsetrbk 0
B_DET_DC_HV_SEC4_R3_SL6_S49-64:imon 0.1
B_DET_DC_HV_SEC4_R3_SL6_S65-80:stat 0
B_DET_DC_HV_SEC4_R3_SL6_S65-80:vmon 0.1
B_DET_DC_HV_SEC4_R3_SL6_S65-80:vsetrbk 0
B_DET_DC_HV_SEC4_R3_SL6_S65-80:imon 0.1
B_DET_DC_HV_SEC4_R3_SL6_S81-112:stat 0
B_DET_DC_HV_SEC4_R3_SL6_S81-112:vmon 0.1
B_DET_DC_HV_SEC4_R3_SL6_S81-112:vsetrbk 0
B_DET_DC_HV_SEC4_R3_SL6_S81-112:imon 0.1
B_DET_DC_HV_SEC4_R3_SL6_F01-08:stat 0
B_DET_DC_HV_SEC4_R3_SL6_F01-08:vmon 0.1
B_DET_DC_HV_SEC4_R3_SL6_F01-08:vsetrbk 0
B_DET_DC_HV_SEC4_R3_SL6_F01-08:imon 0.1
B_DET_DC_HV_SEC4_R3_SL6_F09-16:stat 0
B_DET_DC_HV_SEC4_R3_SL6_F09-16:vmon 0.1
B_DET_DC_HV_SEC4_R3_SL6_F09-16:vsetrbk 0
B_DET_DC_HV_SEC4_R3_SL6_F09-16:imon 0.1
B_DET_DC_HV_SEC4_R3_SL6_F17-24:stat 0
B_DET_DC_HV_SEC4_R3_SL6_F17-24:vmon 0.1
B_DET_DC_HV_SEC4_R3_SL6_F17-24:vsetrbk 0
B_DET_DC_HV_SEC4_R3_SL6_F17-24:imon 0.1
B_DET_DC_HV_SEC4_R3_SL6_F25-32:stat 0
B_DET_DC_HV_SEC4_R3_SL6_F25-32:vmon 0.1
B_DET_DC_HV_SEC4_R3_SL6_F25-32:vsetrbk 0
B_DET_DC_HV_SEC4_R3_SL6_F25-32:imon 0.1
B_DET_DC_HV_SEC4_R3_SL6_F33-48:stat 0
B_DET_DC_HV_SEC4_R3_SL6_F33-48:vmon 0.1
B_DET_DC_HV_SEC4_R3_SL6_F33-48:vsetrbk 0
B_DET_DC_HV_SEC4_R3_SL6_F33-48:imon 0.1
B_DET_DC_HV_SEC4_R3_SL6_F49-64:stat 0
B_DET_DC_HV_SEC4_R3_SL6_F49-64:vmon 0.1
B_DET_DC_HV_SEC4_R3_SL6_F49-64:vsetrbk 0
B_DET_DC_HV_SEC4_R3_SL6_F49-64:imon 0.1
B_DET_DC_HV_SEC4_R3_SL6_F65-80:stat 0
B_DET_DC_HV_SEC4_R3_SL6_F65-80:vmon 0.1
B_DET_DC_HV_SEC4_R3_SL6_F65-80:vsetrbk 0
B_DET_DC_HV_SEC4_R3_SL6_F65-80:imon 0.1
B_DET_DC_HV_SEC4_R3_SL6_F81-112:stat 0
B_DET_DC_HV_SEC4_R3_SL6_F81-112:vmon 0.1
B_DET_DC_HV_SEC4_R3_SL6_F81-112:vsetrbk 0
B_DET_DC_HV_SEC4_R3_SL6_F81-112:imon 0.1
B_DET_DC_HV_SEC4_R3_SL6_G01-32:stat 0
B_DET_DC_HV_SEC4_R3_SL6_G01-32:vmon 0.1
B_DET_DC_HV_SEC4_R3_SL6_G01-32:vsetrbk 0
B_DET_DC_HV_SEC4_R3_SL6_G01-32:imon 0.1
B_DET_DC_HV_SEC4_R3_SL6_G33-112:stat 0
B_DET_DC_HV_SEC4_R3_SL6_G33-112:vmon 0.1
B_DET_DC_HV_SEC4_R3_SL6_G33-112:vsetrbk 0
B_DET_DC_HV_SEC4_R3_SL6_G33-112:imon 0.1
B_DET_DC_HV_SEC5_R1_SL1_S01-08:stat 0
B_DET_DC_HV_SEC5_R1_SL1_S01-08:vmon 0.1
B_DET_DC_HV_SEC5_R1_SL1_S01-08:vsetrbk 0
B_DET_DC_HV_SEC5_R1_SL1_S01-08:imon 0.1
B_DET_DC_HV_SEC5_R1_SL1_S09-16:stat 0
B_DET_DC_HV_SEC5_R1_SL1_S09-16:vmon 0.1
B_DET_DC_HV_SEC5_R1_SL1_S09-16:vsetrbk 0
B_DET_DC_HV_SEC5_R1_SL1_S09-16:imon 0.1
B_DET_DC_HV_SEC5_R1_SL1_S17-24:stat 0
B_DET_DC_HV_SEC5_R1_SL1_S17-24:vmon 0.1
B_DET_DC_HV_SEC5_R1_SL1_S17-24:vsetrbk 0
B_DET_DC_HV_SEC5_R1_SL1_S17-24:imon 0.1
B_DET_DC_HV_SEC5_R1_SL1_S25-32:stat 0
B_DET_DC_HV_SEC5_R1_SL1_S25-32:vmon 0.1
B_DET_DC_HV_SEC5_R1_SL1_S25-32:vsetrbk 0
B_DET_DC_HV_SEC5_R1_SL1_S25-32:imon 0.1
B_DET_DC_HV_SEC5_R1_SL1_S33-48:stat 0
B_DET_DC_HV_SEC5_R1_SL1_S33-48:vmon 0.1
B_DET_DC_HV_SEC5_R1_SL1_S33-48:vsetrbk 0
B_DET_DC_HV_SEC5_R1_SL1_S33-48:imon 0.1
B_DET_DC_HV_SEC5_R1_SL1_S49-64:stat 0
B_DET_DC_HV_SEC5_R1_SL1_S49-64:vmon 0.1
B_DET_DC_HV_SEC5_R1_SL1_S49-64:vsetrbk 0
B_DET_DC_HV_SEC5_R1_SL1_S49-64:imon 0.1
B_DET_DC_HV_SEC5_R1_SL1_S65-80:stat 0
B_DET_DC_HV_SEC5_R1_SL1_S65-80:vmon 0.1
B_DET_DC_HV_SEC5_R1_SL1_S65-80:vsetrbk 0
B_DET_DC_HV_SEC5_R1_SL1_S65-80:imon 0.1
B_DET_DC_HV_SEC5_R1_SL1_S81-112:stat 0
B_DET_DC_HV_SEC5_R1_SL1_S81-112:vmon 0.1
B_DET_DC_HV_SEC5_R1_SL1_S81-112:vsetrbk 0
B_DET_DC_HV_SEC5_R1_SL1_S81-112:imon 0.1
B_DET_DC_HV_SEC5_R1_SL1_F01-08:stat 0
B_DET_DC_HV_SEC5_R1_SL1_F01-08:vmon 0.1
B_DET_DC_HV_SEC5_R1_SL1_F01-08:vsetrbk 0
B_DET_DC_HV_SEC5_R1_SL1_F01-08:imon 0.1
B_DET_DC_HV_SEC5_R1_SL1_F09-16:stat 0
B_DET_DC_HV_SEC5_R1_SL1_F09-16:vmon 0.1
B_DET_DC_HV_SEC5_R1_SL1_F09-16:vsetrbk 0
B_DET_DC_HV_SEC5_R1_SL1_F09-16:imon 0.1
B_DET_DC_HV_SEC5_R1_SL1_F17-24:stat 0
B_DET_DC_HV_SEC5_R1_SL1_F17-24:vmon 0.1
B_DET_DC_HV_SEC5_R1_SL1_F17-24:vsetrbk 0
B_DET_DC_HV_SEC5_R1_SL1_F17-24:imon 0.1
B_DET_DC_HV_SEC5_R1_SL1_F25-32:stat 0
B_DET_DC_HV_SEC5_R1_SL1_F25-32:vmon 0.1
B_DET_DC_HV_SEC5_R1_SL1_F25-32:vsetrbk 0
B_DET_DC_HV_SEC5_R1_SL1_F25-32:imon 0.1
B_DET_DC_HV_SEC5_R1_SL1_F33-48:stat 0
B_DET_DC_HV_SEC5_R1_SL1_F33-48:vmon 0.1
B_DET_DC_HV_SEC5_R1_SL1_F33-48:vsetrbk 0
B_DET_DC_HV_SEC5_R1_SL1_F33-48:imon 0.1
B_DET_DC_HV_SEC5_R1_SL1_F49-64:stat 0
B_DET_DC_HV_SEC5_R1_SL1_F49-64:vmon 0.1
B_DET_DC_HV_SEC5_R1_SL1_F49-64:vsetrbk 0
B_DET_DC_HV_SEC5_R1_SL1_F49-64:imon 0.1
B_DET_DC_HV_SEC5_R1_SL1_F65-80:stat 0
B_DET_DC_HV_SEC5_R1_SL1_F65-80:vmon 0.1
B_DET_DC_HV_SEC5_R1_SL1_F65-80:vsetrbk 0
B_DET_DC_HV_SEC5_R1_SL1_F65-80:imon 0.1
B_DET_DC_HV_SEC5_R1_SL1_F81-112:stat 0
B_DET_DC_HV_SEC5_R1_SL1_F81-112:vmon 0.1
B_DET_DC_HV_SEC5_R1_SL1_F81-112:vsetrbk 0
B_DET_DC_HV_SEC5_R1_SL1_F81-112:imon 0.1
B_DET_DC_HV_SEC5_R1_SL1_G01-32:stat 0
B_DET_DC_HV_SEC5_R1_SL1_G01-32:vmon 0.1
B_DET_DC_HV_SEC5_R1_SL1_G01-32:vsetrbk 0
B_DET_DC_HV_SEC5_R1_SL1_G01-32:imon 0.1
B_DET_DC_HV_SEC5_R1_SL1_G33-112:stat 0
B_DET_DC_HV_SEC5_R1_SL1_G33-112:vmon 0.1
B_DET_DC_HV_SEC5_R1_SL1_G33-112:vsetrbk 0
B_DET_DC_HV_SEC5_R1_SL1_G33-112:imon 0.1
B_DET_DC_HV_SEC5_R1_SL2_S01-08:stat 0
B_DET_DC_HV_SEC5_R1_SL2_S01-08:vmon 0.1
B_DET_DC_HV_SEC5_R1_SL2_S01-08:vsetrbk 0
B_DET_DC_HV_SEC5_R1_SL2_S01-08:imon 0.1
B_DET_DC_HV_SEC5_R1_SL2_S09-16:stat 0
B_DET_DC_HV_SEC5_R1_SL2_S09-16:vmon 0.1
B_DET_DC_HV_SEC5_R1_SL2_S09-16:vsetrbk 0
B_DET_DC_HV_SEC5_R1_SL2_S09-16:imon 0.1
B_DET_DC_HV_SEC5_R1_SL2_S17-24:stat 0
B_DET_DC_HV_SEC5_R1_SL2_S17-24:vmon 0.1
B_DET_DC_HV_SEC5_R1_SL2_S17-24:vsetrbk 0
B_DET_DC_HV_SEC5_R1_SL2_S17-24:imon 0.1
B_DET_DC_HV_SEC5_R1_SL2_S25-32:stat 0
B_DET_DC_HV_SEC5_R1_SL2_S25-32:vmon 0.1
B_DET_DC_HV_SEC5_R1_SL2_S25-32:vsetrbk 0
B_DET_DC_HV_SEC5_R1_SL2_S25-32:imon 0.1
B_DET_DC_HV_SEC5_R1_SL2_S33-48:stat 0
B_DET_DC_HV_SEC5_R1_SL2_S33-48:vmon 0.1
B_DET_DC_HV_SEC5_R1_SL2_S33-48:vsetrbk 0
B_DET_DC_HV_SEC5_R1_SL2_S33-48:imon 0.1
B_DET_DC_HV_SEC5_R1_SL2_S49-64:stat 0
B_DET_DC_HV_SEC5_R1_SL2_S49-64:vmon 0.1
B_DET_DC_HV_SEC5_R1_SL2_S49-64:vsetrbk 0
B_DET_DC_HV_SEC5_R1_SL2_S49-64:imon 0.1
B_DET_DC_HV_SEC5_R1_SL2_S65-80:stat 0
B_DET_DC_HV_SEC5_R1_SL2_S65-80:vmon 0.1
B_DET_DC_HV_SEC5_R1_SL2_S65-80:vsetrbk 0
B_DET_DC_HV_SEC5_R1_SL2_S65-80:imon 0.1
B_DET_DC_HV_SEC5_R1_SL2_S81-112:stat 0
B_DET_DC_HV_SEC5_R1_SL2_S81-112:vmon 0.1
B_DET_DC_HV_SEC5_R1_SL2_S81-112:vsetrbk 0
B_DET_DC_HV_SEC5_R1_SL2_S81-112:imon 0.1
B_DET_DC_HV_SEC5_R1_SL2_F01-08:stat 0
B_DET_DC_HV_SEC5_R1_SL2_F01-08:vmon 0.1
B_DET_DC_HV_SEC5_R1_SL2_F01-08:vsetrbk 0
B_DET_DC_HV_SEC5_R1_SL2_F01-08:imon 0.1
B_DET_DC_HV_SEC5_R1_SL2_F09-16:stat 0
B_DET_DC_HV_SEC5_R1_SL2_F09-16:vmon 0.1
B_DET_DC_HV_SEC5_R1_SL2_F09-16:vsetrbk 0
B_DET_DC_HV_SEC5_R1_SL2_F09-16:imon 0.1
B_DET_DC_HV_SEC5_R1_SL2_F17-24:stat 0
B_DET_DC_HV_SEC5_R1_SL2_F17-24:vmon 0.1
B_DET_DC_HV_SEC5_R1_SL2_F17-24:vsetrbk 0
B_DET_DC_HV_SEC5_R1_SL2_F17-24:imon 0.1
B_DET_DC_HV_SEC5_R1_SL2_F25-32:stat 0
B_DET_DC_HV_SEC5_R1_SL2_F25-32:vmon 0.1
B_DET_DC_HV_SEC5_R1_SL2_F25-32:vsetrbk 0
B_DET_DC_HV_SEC5_R1_SL2_F25-32:imon 0.1
B_DET_DC_HV_SEC5_R1_SL2_F33-48:stat 0
B_DET_DC_HV_SEC5_R1_SL2_F33-48:vmon 0.1
B_DET_DC_HV_SEC5_R1_SL2_F33-48:vsetrbk 0
B_DET_DC_HV_SEC5_R1_SL2_F33-48:imon 0.1
B_DET_DC_HV_SEC5_R1_SL2_F49-64:stat 0
B_DET_DC_HV_SEC5_R1_SL2_F49-64:vmon 0.1
B_DET_DC_HV_SEC5_R1_SL2_F49-64:vsetrbk 0
B_DET_DC_HV_SEC5_R1_SL2_F49-64:imon 0.1
B_DET_DC_HV_SEC5_R1_SL2_F65-80:stat 0
B_DET_DC_HV_SEC5_R1_SL2_F65-80:vmon 0.1
B_DET_DC_HV_SEC5_R1_SL2_F65-80:vsetrbk 0
B_DET_DC_HV_SEC5_R1_SL2_F65-80:imon 0.1
B_DET_DC_HV_SEC5_R1_SL2_F81-112:stat 0
B_DET_DC_HV_SEC5_R1_SL2_F81-112:vmon 0.1
B_DET_DC_HV_SEC5_R1_SL2_F81-112:vsetrbk 0
B_DET_DC_HV_SEC5_R1_SL2_F81-112:imon 0.1
B_DET_DC_HV_SEC5_R1_SL2_G01-32:stat 0
B_DET_DC_HV_SEC5_R1_SL2_G01-32:vmon 0.1
B_DET_DC_HV_SEC5_R1_SL2_G01-32:vsetrbk 0
B_DET_DC_HV_SEC5_R1_SL2_G01-32:imon 0.1
B_DET_DC_HV_SEC5_R1_SL2_G33-112:stat 0
B_DET_DC_HV_SEC5_R1_SL2_G33-112:vmon 0.1
B_DET_DC_HV_SEC5_R1_SL2_G33-112:vsetrbk 0
B_DET_DC_HV_SEC5_R1_SL2_G33-112:imon 0.1
B_DET_DC_HV_SEC5_R2_SL3_S01-08:stat 0
B_DET_DC_HV_SEC5_R2_SL3_S01-08:vmon 0.1
B_DET_DC_HV_SEC5_R2_SL3_S01-08:vsetrbk 0
B_DET_DC_HV_SEC5_R2_SL3_S01-08:imon 0.1
B_DET_DC_HV_SEC5_R2_SL3_S09-16:stat 0
B_DET_DC_HV_SEC5_R2_SL3_S09-16:vmon 0.1
B_DET_DC_HV_SEC5_R2_SL3_S09-16:vsetrbk 0
B_DET_DC_HV_SEC5_R2_SL3_S09-16:imon 0.1
B_DET_DC_HV_SEC5_R2_SL3_S17-24:stat 0
B_DET_DC_HV_SEC5_R2_SL3_S17-24:vmon 0.1
B_DET_DC_HV_SEC5_R2_SL3_S17-24:vsetrbk 0
B_DET_DC_HV_SEC5_R2_SL3_S17-24:imon 0.1
B_DET_DC_HV_SEC5_R2_SL3_S25-32:stat 0
B_DET_DC_HV_SEC5_R2_SL3_S25-32:vmon 0.1
B_DET_DC_HV_SEC5_R2_SL3_S25-32:vsetrbk 0
B_DET_DC_HV_SEC5_R2_SL3_S25-32:imon 0.1
B_DET_DC_HV_SEC5_R2_SL3_S33-48:stat 0
B_DET_DC_HV_SEC5_R2_SL3_S33-48:vmon 0.1
B_DET_DC_HV_SEC5_R2_SL3_S33-48:vsetrbk 0
B_DET_DC_HV_SEC5_R2_SL3_S33-48:imon 0.1
B_DET_DC_HV_SEC5_R2_SL3_S49-64:stat 0
B_DET_DC_HV_SEC5_R2_SL3_S49-64:vmon 0.1
B_DET_DC_HV_SEC5_R2_SL3_S49-64:vsetrbk 0
B_DET_DC_HV_SEC5_R2_SL3_S49-64:imon 0.1
B_DET_DC_HV_SEC5_R2_SL3_S65-80:stat 0
B_DET_DC_HV_SEC5_R2_SL3_S65-80:vmon 0.1
B_DET_DC_HV_SEC5_R2_SL3_S65-80:vsetrbk 0
B_DET_DC_HV_SEC5_R2_SL3_S65-80:imon 0.1
B_DET_DC_HV_SEC5_R2_SL3_S81-112:stat 0
B_DET_DC_HV_SEC5_R2_SL3_S81-112:vmon 0.1
B_DET_DC_HV_SEC5_R2_SL3_S81-112:vsetrbk 0
B_DET_DC_HV_SEC5_R2_SL3_S81-112:imon 0.1
B_DET_DC_HV_SEC5_R2_SL3_F01-08:stat 0
B_DET_DC_HV_SEC5_R2_SL3_F01-08:vmon 0.1
B_DET_DC_HV_SEC5_R2_SL3_F01-08:vsetrbk 0
B_DET_DC_HV_SEC5_R2_SL3_F01-08:imon 0.1
B_DET_DC_HV_SEC5_R2_SL3_F09-16:stat 0
B_DET_DC_HV_SEC5_R2_SL3_F09-16:vmon 0.1
B_DET_DC_HV_SEC5_R2_SL3_F09-16:vsetrbk 0
B_DET_DC_HV_SEC5_R2_SL3_F09-16:imon 0.1
B_DET_DC_HV_SEC5_R2_SL3_F17-24:stat 0
B_DET_DC_HV_SEC5_R2_SL3_F17-24:vmon 0.1
B_DET_DC_HV_SEC5_R2_SL3_F17-24:vsetrbk 0
B_DET_DC_HV_SEC5_R2_SL3_F17-24:imon 0.1
B_DET_DC_HV_SEC5_R2_SL3_F25-32:stat 0
B_DET_DC_HV_SEC5_R2_SL3_F25-32:vmon 0.1
B_DET_DC_HV_SEC5_R2_SL3_F25-32:vsetrbk 0
B_DET_DC_HV_SEC5_R2_SL3_F25-32:imon 0.1
B_DET_DC_HV_SEC5_R2_SL3_F33-48:stat 0
B_DET_DC_HV_SEC5_R2_SL3_F33-48:vmon 0.1
B_DET_DC_HV_SEC5_R2_SL3_F33-48:vsetrbk 0
B_DET_DC_HV_SEC5_R2_SL3_F33-48:imon 0.1
B_DET_DC_HV_SEC5_R2_SL3_F49-64:stat 0
B_DET_DC_HV_SEC5_R2_SL3_F49-64:vmon 0.1
B_DET_DC_HV_SEC5_R2_SL3_F49-64:vsetrbk 0
B_DET_DC_HV_SEC5_R2_SL3_F49-64:imon 0.1
B_DET_DC_HV_SEC5_R2_SL3_F65-80:stat 0
B_DET_DC_HV_SEC5_R2_SL3_F65-80:vmon 0.1
B_DET_DC_HV_SEC5_R2_SL3_F65-80:vsetrbk 0
B_DET_DC_HV_SEC5_R2_SL3_F65-80:imon 0.1
B_DET_DC_HV_SEC5_R2_SL3_F81-112:stat 0
B_DET_DC_HV_SEC5_R2_SL3_F81-112:vmon 0.1
B_DET_DC_HV_SEC5_R2_SL3_F81-112:vsetrbk 0
B_DET_DC_HV_SEC5_R2_SL3_F81-112:imon 0.1
B_DET_DC_HV_SEC5_R2_SL3_G01-32:stat 0
B_DET_DC_HV_SEC5_R2_SL3_G01-32:vmon 0.1
B_DET_DC_HV_SEC5_R2_SL3_G01-32:vsetrbk 0
B_DET_DC_HV_SEC5_R2_SL3_G01-32:imon 0.1
B_DET_DC_HV_SEC5_R2_SL3_G33-112:stat 0
B_DET_DC_HV_SEC5_R2_SL3_G33-112:vmon 0.1
B_DET_DC_HV_SEC5_R2_SL3_G33-112:vsetrbk 0
B_DET_DC_HV_SEC5_R2_SL3_G33-112:imon 0.1
B_DET_DC_HV_SEC5_R2_SL4_S01-08:stat 0
B_DET_DC_HV_SEC5_R2_SL4_S01-08:vmon 0.1
B_DET_DC_HV_SEC5_R2_SL4_S01-08:vsetrbk 0
B_DET_DC_HV_SEC5_R2_SL4_S01-08:imon 0.1
B_DET_DC_HV_SEC5_R2_SL4_S09-16:stat 0
B_DET_DC_HV_SEC5_R2_SL4_S09-16:vmon 0.1
B_DET_DC_HV_SEC5_R2_SL4_S09-16:vsetrbk 0
B_DET_DC_HV_SEC5_R2_SL4_S09-16:imon 0.1
B_DET_DC_HV_SEC5_R2_SL4_S17-24:stat 0
B_DET_DC_HV_SEC5_R2_SL4_S17-24:vmon 0.1
B_DET_DC_HV_SEC5_R2_SL4_S17-24:vsetrbk 0
B_DET_DC_HV_SEC5_R2_SL4_S17-24:imon 0.1
B_DET_DC_HV_SEC5_R2_SL4_S25-32:stat 0
B_DET_DC_HV_SEC5_R2_SL4_S25-32:vmon 0.1
B_DET_DC_HV_SEC5_R2_SL4_S25-32:vsetrbk 0
B_DET_DC_HV_SEC5_R2_SL4_S25-32:imon 0.1
B_DET_DC_HV_SEC5_R2_SL4_S33-48:stat 0
B_DET_DC_HV_SEC5_R2_SL4_S33-48:vmon 0.1
B_DET_DC_HV_SEC5_R2_SL4_S33-48:vsetrbk 0
B_DET_DC_HV_SEC5_R2_SL4_S33-48:imon 0.1
B_DET_DC_HV_SEC5_R2_SL4_S49-64:stat 0
B_DET_DC_HV_SEC5_R2_SL4_S49-64:vmon 0.1
B_DET_DC_HV_SEC5_R2_SL4_S49-64:vsetrbk 0
B_DET_DC_HV_SEC5_R2_SL4_S49-64:imon 0.1
B_DET_DC_HV_SEC5_R2_SL4_S65-80:stat 0
B_DET_DC_HV_SEC5_R2_SL4_S65-80:vmon 0.1
B_DET_DC_HV_SEC5_R2_SL4_S65-80:vsetrbk 0
B_DET_DC_HV_SEC5_R2_SL4_S65-80:imon 0.1
B_DET_DC_HV_SEC5_R2_SL4_S81-112:stat 0
B_DET_DC_HV_SEC5_R2_SL4_S81-112:vmon 0.1
B_DET_DC_HV_SEC5_R2_SL4_S81-112:vsetrbk 0
B_DET_DC_HV_SEC5_R2_SL4_S81-112:imon 0.1
B_DET_DC_HV_SEC5_R2_SL4_F01-08:stat 0
B_DET_DC_HV_SEC5_R2_SL4_F01-08:vmon 0.1
B_DET_DC_HV_SEC5_R2_SL4_F01-08:vsetrbk 0
B_DET_DC_HV_SEC5_R2_SL4_F01-08:imon 0.1
B_DET_DC_HV_SEC5_R2_SL4_F09-16:stat 0
B_DET_DC_HV_SEC5_R2_SL4_F09-16:vmon 0.1
B_DET_DC_HV_SEC5_R2_SL4_F09-16:vsetrbk 0
B_DET_DC_HV_SEC5_R2_SL4_F09-16:imon 0.1
B_DET_DC_HV_SEC5_R2_SL4_F17-24:stat 0
B_DET_DC_HV_SEC5_R2_SL4_F17-24:vmon 0.1
B_DET_DC_HV_SEC5_R2_SL4_F17-24:vsetrbk 0
B_DET_DC_HV_SEC5_R2_SL4_F17-24:imon 0.1
B_DET_DC_HV_SEC5_R2_SL4_F25-32:stat 0
B_DET_DC_HV_SEC5_R2_SL4_F25-32:vmon 0.1
B_DET_DC_HV_SEC5_R2_SL4_F25-32:vsetrbk 0
B_DET_DC_HV_SEC5_R2_SL4_F25-32:imon 0.1
B_DET_DC_HV_SEC5_R2_SL4_F33-48:stat 0
B_DET_DC_HV_SEC5_R2_SL4_F33-48:vmon 0.1
B_DET_DC_HV_SEC5_R2_SL4_F33-48:vsetrbk 0
B_DET_DC_HV_SEC5_R2_SL4_F33-48:imon 0.1
B_DET_DC_HV_SEC5_R2_SL4_F49-64:stat 0
B_DET_DC_HV_SEC5_R2_SL4_F49-64:vmon 0.1
B_DET_DC_HV_SEC5_R2_SL4_F49-64:vsetrbk 0
B_DET_DC_HV_SEC5_R2_SL4_F49-64:imon 0.1
B_DET_DC_HV_SEC5_R2_SL4_F65-80:stat 0
B_DET_DC_HV_SEC5_R2_SL4_F65-80:vmon 0.1
B_DET_DC_HV_SEC5_R2_SL4_F65-80:vsetrbk 0
B_DET_DC_HV_SEC5_R2_SL4_F65-80:imon 0.1
B_DET_DC_HV_SEC5_R2_SL4_F81-112:stat 0
B_DET_DC_HV_SEC5_R2_SL4_F81-112:vmon 0.1
B_DET_DC_HV_SEC5_R2_SL4_F81-112:vsetrbk 0
B_DET_DC_HV_SEC5_R2_SL4_F81-112:imon 0.1
B_DET_DC_HV_SEC5_R2_SL4_G01-32:stat 0
B_DET_DC_HV_SEC5_R2_SL4_G01-32:vmon 0.1
B_DET_DC_HV_SEC5_R2_SL4_G01-32:vsetrbk 0
B_DET_DC_HV_SEC5_R2_SL4_G01-32:imon 0.1
B_DET_DC_HV_SEC5_R2_SL4_G33-112:stat 0
B_DET_DC_HV_SEC5_R2_SL4_G33-112:vmon 0.1
B_DET_DC_HV_SEC5_R2_SL4_G33-112:vsetrbk 0
B_DET_DC_HV_SEC5_R2_SL4_G33-112:imon 0.1
B_DET_DC_HV_SEC5_R3_SL5_S01-08:stat 0
B_DET_DC_HV_SEC5_R3_SL5_S01-08:vmon 0.1
B_DET_DC_HV_SEC5_R3_SL5_S01-08:vsetrbk 0
B_DET_DC_HV_SEC5_R3_SL5_S01-08:imon 0.1
B_DET_DC_HV_SEC5_R3_SL5_S09-16:stat 0
B_DET_DC_HV_SEC5_R3_SL5_S09-16:vmon 0.1
B_DET_DC_HV_SEC5_R3_SL5_S09-16:vsetrbk 0
B_DET_DC_HV_SEC5_R3_SL5_S09-16:imon 0.1
B_DET_DC_HV_SEC5_R3_SL5_S17-24:stat 0
B_DET_DC_HV_SEC5_R3_SL5_S17-24:vmon 0.1
B_DET_DC_HV_SEC5_R3_SL5_S17-24:vsetrbk 0
B_DET_DC_HV_SEC5_R3_SL5_S17-24:imon 0.1
B_DET_DC_HV_SEC5_R3_SL5_S25-32:stat 0
B_DET_DC_HV_SEC5_R3_SL5_S25-32:vmon 0.1
B_DET_DC_HV_SEC5_R3_SL5_S25-32:vsetrbk 0
B_DET_DC_HV_SEC5_R3_SL5_S25-32:imon 0.1
B_DET_DC_HV_SEC5_R3_SL5_S33-48:stat 0
B_DET_DC_HV_SEC5_R3_SL5_S33-48:vmon 0.1
B_DET_DC_HV_SEC5_R3_SL5_S33-48:vsetrbk 0
B_DET_DC_HV_SEC5_R3_SL5_S33-48:imon 0.1
B_DET_DC_HV_SEC5_R3_SL5_S49-64:stat 0
B_DET_DC_HV_SEC5_R3_SL5_S49-64:vmon 0.1
B_DET_DC_HV_SEC5_R3_SL5_S49-64:vsetrbk 0
B_DET_DC_HV_SEC5_R3_SL5_S49-64:imon 0.1
B_DET_DC_HV_SEC5_R3_SL5_S65-80:stat 0
B_DET_DC_HV_SEC5_R3_SL5_S65-80:vmon 0.1
B_DET_DC_HV_SEC5_R3_SL5_S65-80:vsetrbk 0
B_DET_DC_HV_SEC5_R3_SL5_S65-80:imon 0.1
B_DET_DC_HV_SEC5_R3_SL5_S81-112:stat 0
B_DET_DC_HV_SEC5_R3_SL5_S81-112:vmon 0.1
B_DET_DC_HV_SEC5_R3_SL5_S81-112:vsetrbk 0
B_DET_DC_HV_SEC5_R3_SL5_S81-112:imon 0.1
B_DET_DC_HV_SEC5_R3_SL5_F01-08:stat 0
B_DET_DC_HV_SEC5_R3_SL5_F01-08:vmon 0.1
B_DET_DC_HV_SEC5_R3_SL5_F01-08:vsetrbk 0
B_DET_DC_HV_SEC5_R3_SL5_F01-08:imon 0.1
B_DET_DC_HV_SEC5_R3_SL5_F09-16:stat 0
B_DET_DC_HV_SEC5_R3_SL5_F09-16:vmon 0.1
B_DET_DC_HV_SEC5_R3_SL5_F09-16:vsetrbk 0
B_DET_DC_HV_SEC5_R3_SL5_F09-16:imon 0.1
B_DET_DC_HV_SEC5_R3_SL5_F17-24:stat 0
B_DET_DC_HV_SEC5_R3_SL5_F17-24:vmon 0.1
B_DET_DC_HV_SEC5_R3_SL5_F17-24:vsetrbk 0
B_DET_DC_HV_SEC5_R3_SL5_F17-24:imon 0.1
B_DET_DC_HV_SEC5_R3_SL5_F25-32:stat 0
B_DET_DC_HV_SEC5_R3_SL5_F25-32:vmon 0.1
B_DET_DC_HV_SEC5_R3_SL5_F25-32:vsetrbk 0
B_DET_DC_HV_SEC5_R3_SL5_F25-32:imon 0.1
B_DET_DC_HV_SEC5_R3_SL5_F33-48:stat 0
B_DET_DC_HV_SEC5_R3_SL5_F33-48:vmon 0.1
B_DET_DC_HV_SEC5_R3_SL5_F33-48:vsetrbk 0
B_DET_DC_HV_SEC5_R3_SL5_F33-48:imon 0.1
B_DET_DC_HV_SEC5_R3_SL5_F49-64:stat 0
B_DET_DC_HV_SEC5_R3_SL5_F49-64:vmon 0.1
B_DET_DC_HV_SEC5_R3_SL5_F49-64:vsetrbk 0
B_DET_DC_HV_SEC5_R3_SL5_F49-64:imon 0.1
B_DET_DC_HV_SEC5_R3_SL5_F65-80:stat 0
B_DET_DC_HV_SEC5_R3_SL5_F65-80:vmon 0.1
B_DET_DC_HV_SEC5_R3_SL5_F65-80:vsetrbk 0
B_DET_DC_HV_SEC5_R3_SL5_F65-80:imon 0.1
B_DET_DC_HV_SEC5_R3_SL5_F81-112:stat 0
B_DET_DC_HV_SEC5_R3_SL5_F81-112:vmon 0.1
B_DET_DC_HV_SEC5_R3_SL5_F81-112:vsetrbk 0
B_DET_DC_HV_SEC5_R3_SL5_F81-112:imon 0.1
B_DET_DC_HV_SEC5_R3_SL5_G01-32:stat 0
B_DET_DC_HV_SEC5_R3_SL5_G01-32:vmon 0.1
B_DET_DC_HV_SEC5_R3_SL5_G01-32:vsetrbk 0
B_DET_DC_HV_SEC5_R3_SL5_G01-32:imon 0.1
B_DET_DC_HV_SEC5_R3_SL5_G33-112:stat 0
B_DET_DC_HV_SEC5_R3_SL5_G33-112:vmon 0.1
B_DET_DC_HV_SEC5_R3_SL5_G33-112:vsetrbk 0
B_DET_DC_HV_SEC5_R3_SL5_G33-112:imon 0.1
B_DET_DC_HV_SEC5_R3_SL6_S01-08:stat 0
B_DET_DC_HV_SEC5_R3_SL6_S01-08:vmon 0.1
B_DET_DC_HV_SEC5_R3_SL6_S01-08:vsetrbk 0
B_DET_DC_HV_SEC5_R3_SL6_S01-08:imon 0.1
B_DET_DC_HV_SEC5_R3_SL6_S09-16:stat 0
B_DET_DC_HV_SEC5_R3_SL6_S09-16:vmon 0.1
B_DET_DC_HV_SEC5_R3_SL6_S09-16:vsetrbk 0
B_DET_DC_HV_SEC5_R3_SL6_S09-16:imon 0.1
B_DET_DC_HV_SEC5_R3_SL6_S17-24:stat 0
B_DET_DC_HV_SEC5_R3_SL6_S17-24:vmon 0.1
B_DET_DC_HV_SEC5_R3_SL6_S17-24:vsetrbk 0
B_DET_DC_HV_SEC5_R3_SL6_S17-24:imon 0.1
B_DET_DC_HV_SEC5_R3_SL6_S25-32:stat 0
B_DET_DC_HV_SEC5_R3_SL6_S25-32:vmon 0.1
B_DET_DC_HV_SEC5_R3_SL6_S25-32:vsetrbk 0
B_DET_DC_HV_SEC5_R3_SL6_S25-32:imon 0.1
B_DET_DC_HV_SEC5_R3_SL6_S33-48:stat 0
B_DET_DC_HV_SEC5_R3_SL6_S33-48:vmon 0.1
B_DET_DC_HV_SEC5_R3_SL6_S33-48:vsetrbk 0
B_DET_DC_HV_SEC5_R3_SL6_S33-48:imon 0.1
B_DET_DC_HV_SEC5_R3_SL6_S49-64:stat 0
B_DET_DC_HV_SEC5_R3_SL6_S49-64:vmon 0.1
B_DET_DC_HV_SEC5_R3_SL6_S49-64:vsetrbk 0
B_DET_DC_HV_SEC5_R3_SL6_S49-64:imon 0.1
B_DET_DC_HV_SEC5_R3_SL6_S65-80:stat 0
B_DET_DC_HV_SEC5_R3_SL6_S65-80:vmon 0.1
B_DET_DC_HV_SEC5_R3_SL6_S65-80:vsetrbk 0
B_DET_DC_HV_SEC5_R3_SL6_S65-80:imon 0.1
B_DET_DC_HV_SEC5_R3_SL6_S81-112:stat 0
B_DET_DC_HV_SEC5_R3_SL6_S81-112:vmon 0.1
B_DET_DC_HV_SEC5_R3_SL6_S81-112:vsetrbk 0
B_DET_DC_HV_SEC5_R3_SL6_S81-112:imon 0.1
B_DET_DC_HV_SEC5_R3_SL6_F01-08:stat 0
B_DET_DC_HV_SEC5_R3_SL6_F01-08:vmon 0.1
B_DET_DC_HV_SEC5_R3_SL6_F01-08:vsetrbk 0
B_DET_DC_HV_SEC5_R3_SL6_F01-08:imon 0.1
B_DET_DC_HV_SEC5_R3_SL6_F09-16:stat 0
B_DET_DC_HV_SEC5_R3_SL6_F09-16:vmon 0.1
B_DET_DC_HV_SEC5_R3_SL6_F09-16:vsetrbk 0
B_DET_DC_HV_SEC5_R3_SL6_F09-16:imon 0.1
B_DET_DC_HV_SEC5_R3_SL6_F17-24:stat 0
B_DET_DC_HV_SEC5_R3_SL6_F17-24:vmon 0.1
B_DET_DC_HV_SEC5_R3_SL6_F17-24:vsetrbk 0
B_DET_DC_HV_SEC5_R3_SL6_F17-24:imon 0.1
B_DET_DC_HV_SEC5_R3_SL6_F25-32:stat 0
B_DET_DC_HV_SEC5_R3_SL6_F25-32:vmon 0.1
B_DET_DC_HV_SEC5_R3_SL6_F25-32:vsetrbk 0
B_DET_DC_HV_SEC5_R3_SL6_F25-32:imon 0.1
B_DET_DC_HV_SEC5_R3_SL6_F33-48:stat 0
B_DET_DC_HV_SEC5_R3_SL6_F33-48:vmon 0.1
B_DET_DC_HV_SEC5_R3_SL6_F33-48:vsetrbk 0
B_DET_DC_HV_SEC5_R3_SL6_F33-48:imon 0.1
B_DET_DC_HV_SEC5_R3_SL6_F49-64:stat 0
B_DET_DC_HV_SEC5_R3_SL6_F49-64:vmon 0.1
B_DET_DC_HV_SEC5_R3_SL6_F49-64:vsetrbk 0
B_DET_DC_HV_SEC5_R3_SL6_F49-64:imon 0.1
B_DET_DC_HV_SEC5_R3_SL6_F65-80:stat 0
B_DET_DC_HV_SEC5_R3_SL6_F65-80:vmon 0.1
B_DET_DC_HV_SEC5_R3_SL6_F65-80:vsetrbk 0
B_DET_DC_HV_SEC5_R3_SL6_F65-80:imon 0.1
B_DET_DC_HV_SEC5_R3_SL6_F81-112:stat 0
B_DET_DC_HV_SEC5_R3_SL6_F81-112:vmon 0.1
B_DET_DC_HV_SEC5_R3_SL6_F81-112:vsetrbk 0
B_DET_DC_HV_SEC5_R3_SL6_F81-112:imon 0.1
B_DET_DC_HV_SEC5_R3_SL6_G01-32:stat 0
B_DET_DC_HV_SEC5_R3_SL6_G01-32:vmon 0.1
B_DET_DC_HV_SEC5_R3_SL6_G01-32:vsetrbk 0
B_DET_DC_HV_SEC5_R3_SL6_G01-32:imon 0.1
B_DET_DC_HV_SEC5_R3_SL6_G33-112:stat 0
B_DET_DC_HV_SEC5_R3_SL6_G33-112:vmon 0.1
B_DET_DC_HV_SEC5_R3_SL6_G33-112:vsetrbk 0
B_DET_DC_HV_SEC5_R3_SL6_G33-112:imon 0.1
B_DET_DC_HV_SEC6_R1_SL1_S01-08:stat 0
B_DET_DC_HV_SEC6_R1_SL1_S01-08:vmon 0.1
B_DET_DC_HV_SEC6_R1_SL1_S01-08:vsetrbk 0
B_DET_DC_HV_SEC6_R1_SL1_S01-08:imon 0.1
B_DET_DC_HV_SEC6_R1_SL1_S09-16:stat 0
B_DET_DC_HV_SEC6_R1_SL1_S09-16:vmon 0.1
B_DET_DC_HV_SEC6_R1_SL1_S09-16:vsetrbk 0
B_DET_DC_HV_SEC6_R1_SL1_S09-16:imon 0.1
B_DET_DC_HV_SEC6_R1_SL1_S17-24:stat 0
B_DET_DC_HV_SEC6_R1_SL1_S17-24:vmon 0.1
B_DET_DC_HV_SEC6_R1_SL1_S17-24:vsetrbk 0
B_DET_DC_HV_SEC6_R1_SL1_S17-24:imon 0.1
B_DET_DC_HV_SEC6_R1_SL1_S25-32:stat 0
B_DET_DC_HV_SEC6_R1_SL1_S25-32:vmon 0.1
B_DET_DC_HV_SEC6_R1_SL1_S25-32:vsetrbk 0
B_DET_DC_HV_SEC6_R1_SL1_S25-32:imon 0.1
B_DET_DC_HV_SEC6_R1_SL1_S33-48:stat 0
B_DET_DC_HV_SEC6_R1_SL1_S33-48:vmon 0.1
B_DET_DC_HV_SEC6_R1_SL1_S33-48:vsetrbk 0
B_DET_DC_HV_SEC6_R1_SL1_S33-48:imon 0.1
B_DET_DC_HV_SEC6_R1_SL1_S49-64:stat 0
B_DET_DC_HV_SEC6_R1_SL1_S49-64:vmon 0.1
B_DET_DC_HV_SEC6_R1_SL1_S49-64:vsetrbk 0
B_DET_DC_HV_SEC6_R1_SL1_S49-64:imon 0.1
B_DET_DC_HV_SEC6_R1_SL1_S65-80:stat 0
B_DET_DC_HV_SEC6_R1_SL1_S65-80:vmon 0.1
B_DET_DC_HV_SEC6_R1_SL1_S65-80:vsetrbk 0
B_DET_DC_HV_SEC6_R1_SL1_S65-80:imon 0.1
B_DET_DC_HV_SEC6_R1_SL1_S81-112:stat 0
B_DET_DC_HV_SEC6_R1_SL1_S81-112:vmon 0.1
B_DET_DC_HV_SEC6_R1_SL1_S81-112:vsetrbk 0
B_DET_DC_HV_SEC6_R1_SL1_S81-112:imon 0.1
B_DET_DC_HV_SEC6_R1_SL1_F01-08:stat 0
B_DET_DC_HV_SEC6_R1_SL1_F01-08:vmon 0.1
B_DET_DC_HV_SEC6_R1_SL1_F01-08:vsetrbk 0
B_DET_DC_HV_SEC6_R1_SL1_F01-08:imon 0.1
B_DET_DC_HV_SEC6_R1_SL1_F09-16:stat 0
B_DET_DC_HV_SEC6_R1_SL1_F09-16:vmon 0.1
B_DET_DC_HV_SEC6_R1_SL1_F09-16:vsetrbk 0
B_DET_DC_HV_SEC6_R1_SL1_F09-16:imon 0.1
B_DET_DC_HV_SEC6_R1_SL1_F17-24:stat 0
B_DET_DC_HV_SEC6_R1_SL1_F17-24:vmon 0.1
B_DET_DC_HV_SEC6_R1_SL1_F17-24:vsetrbk 0
B_DET_DC_HV_SEC6_R1_SL1_F17-24:imon 0.1
B_DET_DC_HV_SEC6_R1_SL1_F25-32:stat 0
B_DET_DC_HV_SEC6_R1_SL1_F25-32:vmon 0.1
B_DET_DC_HV_SEC6_R1_SL1_F25-32:vsetrbk 0
B_DET_DC_HV_SEC6_R1_SL1_F25-32:imon 0.1
B_DET_DC_HV_SEC6_R1_SL1_F33-48:stat 0
B_DET_DC_HV_SEC6_R1_SL1_F33-48:vmon 0.1
B_DET_DC_HV_SEC6_R1_SL1_F33-48:vsetrbk 0
B_DET_DC_HV_SEC6_R1_SL1_F33-48:imon 0.1
B_DET_DC_HV_SEC6_R1_SL1_F49-64:stat 0
B_DET_DC_HV_SEC6_R1_SL1_F49-64:vmon 0.1
B_DET_DC_HV_SEC6_R1_SL1_F49-64:vsetrbk 0
B_DET_DC_HV_SEC6_R1_SL1_F49-64:imon 0.1
B_DET_DC_HV_SEC6_R1_SL1_F65-80:stat 0
B_DET_DC_HV_SEC6_R1_SL1_F65-80:vmon 0.1
B_DET_DC_HV_SEC6_R1_SL1_F65-80:vsetrbk 0
B_DET_DC_HV_SEC6_R1_SL1_F65-80:imon 0.1
B_DET_DC_HV_SEC6_R1_SL1_F81-112:stat 0
B_DET_DC_HV_SEC6_R1_SL1_F81-112:vmon 0.1
B_DET_DC_HV_SEC6_R1_SL1_F81-112:vsetrbk 0
B_DET_DC_HV_SEC6_R1_SL1_F81-112:imon 0.1
B_DET_DC_HV_SEC6_R1_SL1_G01-32:stat 0
B_DET_DC_HV_SEC6_R1_SL1_G01-32:vmon 0.1
B_DET_DC_HV_SEC6_R1_SL1_G01-32:vsetrbk 0
B_DET_DC_HV_SEC6_R1_SL1_G01-32:imon 0.1
B_DET_DC_HV_SEC6_R1_SL1_G33-112:stat 0
B_DET_DC_HV_SEC6_R1_SL1_G33-112:vmon 0.1
B_DET_DC_HV_SEC6_R1_SL1_G33-112:vsetrbk 0
B_DET_DC_HV_SEC6_R1_SL1_G33-112:imon 0.1
B_DET_DC_HV_SEC6_R1_SL2_S01-08:stat 0
B_DET_DC_HV_SEC6_R1_SL2_S01-08:vmon 0.1
B_DET_DC_HV_SEC6_R1_SL2_S01-08:vsetrbk 0
B_DET_DC_HV_SEC6_R1_SL2_S01-08:imon 0.1
B_DET_DC_HV_SEC6_R1_SL2_S09-16:stat 0
B_DET_DC_HV_SEC6_R1_SL2_S09-16:vmon 0.1
B_DET_DC_HV_SEC6_R1_SL2_S09-16:vsetrbk 0
B_DET_DC_HV_SEC6_R1_SL2_S09-16:imon 0.1
B_DET_DC_HV_SEC6_R1_SL2_S17-24:stat 0
B_DET_DC_HV_SEC6_R1_SL2_S17-24:vmon 0.1
B_DET_DC_HV_SEC6_R1_SL2_S17-24:vsetrbk 0
B_DET_DC_HV_SEC6_R1_SL2_S17-24:imon 0.1
B_DET_DC_HV_SEC6_R1_SL2_S25-32:stat 0
B_DET_DC_HV_SEC6_R1_SL2_S25-32:vmon 0.1
B_DET_DC_HV_SEC6_R1_SL2_S25-32:vsetrbk 0
B_DET_DC_HV_SEC6_R1_SL2_S25-32:imon 0.1
B_DET_DC_HV_SEC6_R1_SL2_S33-48:stat 0
B_DET_DC_HV_SEC6_R1_SL2_S33-48:vmon 0.1
B_DET_DC_HV_SEC6_R1_SL2_S33-48:vsetrbk 0
B_DET_DC_HV_SEC6_R1_SL2_S33-48:imon 0.1
B_DET_DC_HV_SEC6_R1_SL2_S49-64:stat 0
B_DET_DC_HV_SEC6_R1_SL2_S49-64:vmon 0.1
B_DET_DC_HV_SEC6_R1_SL2_S49-64:vsetrbk 0
B_DET_DC_HV_SEC6_R1_SL2_S49-64:imon 0.1
B_DET_DC_HV_SEC6_R1_SL2_S65-80:stat 0
B_DET_DC_HV_SEC6_R1_SL2_S65-80:vmon 0.1
B_DET_DC_HV_SEC6_R1_SL2_S65-80:vsetrbk 0
B_DET_DC_HV_SEC6_R1_SL2_S65-80:imon 0.1
B_DET_DC_HV_SEC6_R1_SL2_S81-112:stat 0
B_DET_DC_HV_SEC6_R1_SL2_S81-112:vmon 0.1
B_DET_DC_HV_SEC6_R1_SL2_S81-112:vsetrbk 0
B_DET_DC_HV_SEC6_R1_SL2_S81-112:imon 0.1
B_DET_DC_HV_SEC6_R1_SL2_F01-08:stat 0
B_DET_DC_HV_SEC6_R1_SL2_F01-08:vmon 0.1
B_DET_DC_HV_SEC6_R1_SL2_F01-08:vsetrbk 0
B_DET_DC_HV_SEC6_R1_SL2_F01-08:imon 0.1
B_DET_DC_HV_SEC6_R1_SL2_F09-16:stat 0
B_DET_DC_HV_SEC6_R1_SL2_F09-16:vmon 0.1
B_DET_DC_HV_SEC6_R1_SL2_F09-16:vsetrbk 0
B_DET_DC_HV_SEC6_R1_SL2_F09-16:imon 0.1
B_DET_DC_HV_SEC6_R1_SL2_F17-24:stat 0
B_DET_DC_HV_SEC6_R1_SL2_F17-24:vmon 0.1
B_DET_DC_HV_SEC6_R1_SL2_F17-24:vsetrbk 0
B_DET_DC_HV_SEC6_R1_SL2_F17-24:imon 0.1
B_DET_DC_HV_SEC6_R1_SL2_F25-32:stat 0
B_DET_DC_HV_SEC6_R1_SL2_F25-32:vmon 0.1
B_DET_DC_HV_SEC6_R1_SL2_F25-32:vsetrbk 0
B_DET_DC_HV_SEC6_R1_SL2_F25-32:imon 0.1
B_DET_DC_HV_SEC6_R1_SL2_F33-48:stat 0
B_DET_DC_HV_SEC6_R1_SL2_F33-48:vmon 0.1
B_DET_DC_HV_SEC6_R1_SL2_F33-48:vsetrbk 0
B_DET_DC_HV_SEC6_R1_SL2_F33-48:imon 0.1
B_DET_DC_HV_SEC6_R1_SL2_F49-64:stat 0
B_DET_DC_HV_SEC6_R1_SL2_F49-64:vmon 0.1
B_DET_DC_HV_SEC6_R1_SL2_F49-64:vsetrbk 0
B_DET_DC_HV_SEC6_R1_SL2_F49-64:imon 0.1
B_DET_DC_HV_SEC6_R1_SL2_F65-80:stat 0
B_DET_DC_HV_SEC6_R1_SL2_F65-80:vmon 0.1
B_DET_DC_HV_SEC6_R1_SL2_F65-80:vsetrbk 0
B_DET_DC_HV_SEC6_R1_SL2_F65-80:imon 0.1
B_DET_DC_HV_SEC6_R1_SL2_F81-112:stat 0
B_DET_DC_HV_SEC6_R1_SL2_F81-112:vmon 0.1
B_DET_DC_HV_SEC6_R1_SL2_F81-112:vsetrbk 0
B_DET_DC_HV_SEC6_R1_SL2_F81-112:imon 0.1
B_DET_DC_HV_SEC6_R1_SL2_G01-32:stat 0
B_DET_DC_HV_SEC6_R1_SL2_G01-32:vmon 0.1
B_DET_DC_HV_SEC6_R1_SL2_G01-32:vsetrbk 0
B_DET_DC_HV_SEC6_R1_SL2_G01-32:imon 0.1
B_DET_DC_HV_SEC6_R1_SL2_G33-112:stat 0
B_DET_DC_HV_SEC6_R1_SL2_G33-112:vmon 0.1
B_DET_DC_HV_SEC6_R1_SL2_G33-112:vsetrbk 0
B_DET_DC_HV_SEC6_R1_SL2_G33-112:imon 0.1
B_DET_DC_HV_SEC6_R2_SL3_S01-08:stat 0
B_DET_DC_HV_SEC6_R2_SL3_S01-08:vmon 0.1
B_DET_DC_HV_SEC6_R2_SL3_S01-08:vsetrbk 0
B_DET_DC_HV_SEC6_R2_SL3_S01-08:imon 0.1
B_DET_DC_HV_SEC6_R2_SL3_S09-16:stat 0
B_DET_DC_HV_SEC6_R2_SL3_S09-16:vmon 0.1
B_DET_DC_HV_SEC6_R2_SL3_S09-16:vsetrbk 0
B_DET_DC_HV_SEC6_R2_SL3_S09-16:imon 0.1
B_DET_DC_HV_SEC6_R2_SL3_S17-24:stat 0
B_DET_DC_HV_SEC6_R2_SL3_S17-24:vmon 0.1
B_DET_DC_HV_SEC6_R2_SL3_S17-24:vsetrbk 0
B_DET_DC_HV_SEC6_R2_SL3_S17-24:imon 0.1
B_DET_DC_HV_SEC6_R2_SL3_S25-32:stat 0
B_DET_DC_HV_SEC6_R2_SL3_S25-32:vmon 0.1
B_DET_DC_HV_SEC6_R2_SL3_S25-32:vsetrbk 0
B_DET_DC_HV_SEC6_R2_SL3_S25-32:imon 0.1
B_DET_DC_HV_SEC6_R2_SL3_S33-48:stat 0
B_DET_DC_HV_SEC6_R2_SL3_S33-48:vmon 0.1
B_DET_DC_HV_SEC6_R2_SL3_S33-48:vsetrbk 0
B_DET_DC_HV_SEC6_R2_SL3_S33-48:imon 0.1
B_DET_DC_HV_SEC6_R2_SL3_S49-64:stat 0
B_DET_DC_HV_SEC6_R2_SL3_S49-64:vmon 0.1
B_DET_DC_HV_SEC6_R2_SL3_S49-64:vsetrbk 0
B_DET_DC_HV_SEC6_R2_SL3_S49-64:imon 0.1
B_DET_DC_HV_SEC6_R2_SL3_S65-80:stat 0
B_DET_DC_HV_SEC6_R2_SL3_S65-80:vmon 0.1
B_DET_DC_HV_SEC6_R2_SL3_S65-80:vsetrbk 0
B_DET_DC_HV_SEC6_R2_SL3_S65-80:imon 0.1
B_DET_DC_HV_SEC6_R2_SL3_S81-112:stat 0
B_DET_DC_HV_SEC6_R2_SL3_S81-112:vmon 0.1
B_DET_DC_HV_SEC6_R2_SL3_S81-112:vsetrbk 0
B_DET_DC_HV_SEC6_R2_SL3_S81-112:imon 0.1
B_DET_DC_HV_SEC6_R2_SL3_F01-08:stat 0
B_DET_DC_HV_SEC6_R2_SL3_F01-08:vmon 0.1
B_DET_DC_HV_SEC6_R2_SL3_F01-08:vsetrbk 0
B_DET_DC_HV_SEC6_R2_SL3_F01-08:imon 0.1
B_DET_DC_HV_SEC6_R2_SL3_F09-16:stat 0
B_DET_DC_HV_SEC6_R2_SL3_F09-16:vmon 0.1
B_DET_DC_HV_SEC6_R2_SL3_F09-16:vsetrbk 0
B_DET_DC_HV_SEC6_R2_SL3_F09-16:imon 0.1
B_DET_DC_HV_SEC6_R2_SL3_F17-24:stat 0
B_DET_DC_HV_SEC6_R2_SL3_F17-24:vmon 0.1
B_DET_DC_HV_SEC6_R2_SL3_F17-24:vsetrbk 0
B_DET_DC_HV_SEC6_R2_SL3_F17-24:imon 0.1
B_DET_DC_HV_SEC6_R2_SL3_F25-32:stat 0
B_DET_DC_HV_SEC6_R2_SL3_F25-32:vmon 0.1
B_DET_DC_HV_SEC6_R2_SL3_F25-32:vsetrbk 0
B_DET_DC_HV_SEC6_R2_SL3_F25-32:imon 0.1
B_DET_DC_HV_SEC6_R2_SL3_F33-48:stat 0
B_DET_DC_HV_SEC6_R2_SL3_F33-48:vmon 0.1
B_DET_DC_HV_SEC6_R2_SL3_F33-48:vsetrbk 0
B_DET_DC_HV_SEC6_R2_SL3_F33-48:imon 0.1
B_DET_DC_HV_SEC6_R2_SL3_F49-64:stat 0
B_DET_DC_HV_SEC6_R2_SL3_F49-64:vmon 0.1
B_DET_DC_HV_SEC6_R2_SL3_F49-64:vsetrbk 0
B_DET_DC_HV_SEC6_R2_SL3_F49-64:imon 0.1
B_DET_DC_HV_SEC6_R2_SL3_F65-80:stat 0
B_DET_DC_HV_SEC6_R2_SL3_F65-80:vmon 0.1
B_DET_DC_HV_SEC6_R2_SL3_F65-80:vsetrbk 0
B_DET_DC_HV_SEC6_R2_SL3_F65-80:imon 0.1
B_DET_DC_HV_SEC6_R2_SL3_F81-112:stat 0
B_DET_DC_HV_SEC6_R2_SL3_F81-112:vmon 0.1
B_DET_DC_HV_SEC6_R2_SL3_F81-112:vsetrbk 0
B_DET_DC_HV_SEC6_R2_SL3_F81-112:imon 0.1
B_DET_DC_HV_SEC6_R2_SL3_G01-32:stat 0
B_DET_DC_HV_SEC6_R2_SL3_G01-32:vmon 0.1
B_DET_DC_HV_SEC6_R2_SL3_G01-32:vsetrbk 0
B_DET_DC_HV_SEC6_R2_SL3_G01-32:imon 0.1
B_DET_DC_HV_SEC6_R2_SL3_G33-112:stat 0
B_DET_DC_HV_SEC6_R2_SL3_G33-112:vmon 0.1
B_DET_DC_HV_SEC6_R2_SL3_G33-112:vsetrbk 0
B_DET_DC_HV_SEC6_R2_SL3_G33-112:imon 0.1
B_DET_DC_HV_SEC6_R2_SL4_S01-08:stat 0
B_DET_DC_HV_SEC6_R2_SL4_S01-08:vmon 0.1
B_DET_DC_HV_SEC6_R2_SL4_S01-08:vsetrbk 0
B_DET_DC_HV_SEC6_R2_SL4_S01-08:imon 0.1
B_DET_DC_HV_SEC6_R2_SL4_S09-16:stat 0
B_DET_DC_HV_SEC6_R2_SL4_S09-16:vmon 0.1
B_DET_DC_HV_SEC6_R2_SL4_S09-16:vsetrbk 0
B_DET_DC_HV_SEC6_R2_SL4_S09-16:imon 0.1
B_DET_DC_HV_SEC6_R2_SL4_S17-24:stat 0
B_DET_DC_HV_SEC6_R2_SL4_S17-24:vmon 0.1
B_DET_DC_HV_SEC6_R2_SL4_S17-24:vsetrbk 0
B_DET_DC_HV_SEC6_R2_SL4_S17-24:imon 0.1
B_DET_DC_HV_SEC6_R2_SL4_S25-32:stat 0
B_DET_DC_HV_SEC6_R2_SL4_S25-32:vmon 0.1
B_DET_DC_HV_SEC6_R2_SL4_S25-32:vsetrbk 0
B_DET_DC_HV_SEC6_R2_SL4_S25-32:imon 0.1
B_DET_DC_HV_SEC6_R2_SL4_S33-48:stat 0
B_DET_DC_HV_SEC6_R2_SL4_S33-48:vmon 0.1
B_DET_DC_HV_SEC6_R2_SL4_S33-48:vsetrbk 0
B_DET_DC_HV_SEC6_R2_SL4_S33-48:imon 0.1
B_DET_DC_HV_SEC6_R2_SL4_S49-64:stat 0
B_DET_DC_HV_SEC6_R2_SL4_S49-64:vmon 0.1
B_DET_DC_HV_SEC6_R2_SL4_S49-64:vsetrbk 0
B_DET_DC_HV_SEC6_R2_SL4_S49-64:imon 0.1
B_DET_DC_HV_SEC6_R2_SL4_S65-80:stat 0
B_DET_DC_HV_SEC6_R2_SL4_S65-80:vmon 0.1
B_DET_DC_HV_SEC6_R2_SL4_S65-80:vsetrbk 0
B_DET_DC_HV_SEC6_R2_SL4_S65-80:imon 0.1
B_DET_DC_HV_SEC6_R2_SL4_S81-112:stat 0
B_DET_DC_HV_SEC6_R2_SL4_S81-112:vmon 0.1
B_DET_DC_HV_SEC6_R2_SL4_S81-112:vsetrbk 0
B_DET_DC_HV_SEC6_R2_SL4_S81-112:imon 0.1
B_DET_DC_HV_SEC6_R2_SL4_F01-08:stat 0
B_DET_DC_HV_SEC6_R2_SL4_F01-08:vmon 0.1
B_DET_DC_HV_SEC6_R2_SL4_F01-08:vsetrbk 0
B_DET_DC_HV_SEC6_R2_SL4_F01-08:imon 0.1
B_DET_DC_HV_SEC6_R2_SL4_F09-16:stat 0
B_DET_DC_HV_SEC6_R2_SL4_F09-16:vmon 0.1
B_DET_DC_HV_SEC6_R2_SL4_F09-16:vsetrbk 0
B_DET_DC_HV_SEC6_R2_SL4_F09-16:imon 0.1
B_DET_DC_HV_SEC6_R2_SL4_F17-24:stat 0
B_DET_DC_HV_SEC6_R2_SL4_F17-24:vmon 0.1
B_DET_DC_HV_SEC6_R2_SL4_F17-24:vsetrbk 0
B_DET_DC_HV_SEC6_R2_SL4_F17-24:imon 0.1
B_DET_DC_HV_SEC6_R2_SL4_F25-32:stat 0
B_DET_DC_HV_SEC6_R2_SL4_F25-32:vmon 0.1
B_DET_DC_HV_SEC6_R2_SL4_F25-32:vsetrbk 0
B_DET_DC_HV_SEC6_R2_SL4_F25-32:imon 0.1
B_DET_DC_HV_SEC6_R2_SL4_F33-48:stat 0
B_DET_DC_HV_SEC6_R2_SL4_F33-48:vmon 0.1
B_DET_DC_HV_SEC6_R2_SL4_F33-48:vsetrbk 0
B_DET_DC_HV_SEC6_R2_SL4_F33-48:imon 0.1
B_DET_DC_HV_SEC6_R2_SL4_F49-64:stat 0
B_DET_DC_HV_SEC6_R2_SL4_F49-64:vmon 0.1
B_DET_DC_HV_SEC6_R2_SL4_F49-64:vsetrbk 0
B_DET_DC_HV_SEC6_R2_SL4_F49-64:imon 0.1
B_DET_DC_HV_SEC6_R2_SL4_F65-80:stat 0
B_DET_DC_HV_SEC6_R2_SL4_F65-80:vmon 0.1
B_DET_DC_HV_SEC6_R2_SL4_F65-80:vsetrbk 0
B_DET_DC_HV_SEC6_R2_SL4_F65-80:imon 0.1
B_DET_DC_HV_SEC6_R2_SL4_F81-112:stat 0
B_DET_DC_HV_SEC6_R2_SL4_F81-112:vmon 0.1
B_DET_DC_HV_SEC6_R2_SL4_F81-112:vsetrbk 0
B_DET_DC_HV_SEC6_R2_SL4_F81-112:imon 0.1
B_DET_DC_HV_SEC6_R2_SL4_G01-32:stat 0
B_DET_DC_HV_SEC6_R2_SL4_G01-32:vmon 0.1
B_DET_DC_HV_SEC6_R2_SL4_G01-32:vsetrbk 0
B_DET_DC_HV_SEC6_R2_SL4_G01-32:imon 0.1
B_DET_DC_HV_SEC6_R2_SL4_G33-112:stat 0
B_DET_DC_HV_SEC6_R2_SL4_G33-112:vmon 0.1
B_DET_DC_HV_SEC6_R2_SL4_G33-112:vsetrbk 0
B_DET_DC_HV_SEC6_R2_SL4_G33-112:imon 0.1
B_DET_DC_HV_SEC6_R3_SL5_S01-08:stat 0
B_DET_DC_HV_SEC6_R3_SL5_S01-08:vmon 0.1
B_DET_DC_HV_SEC6_R3_SL5_S01-08:vsetrbk 0
B_DET_DC_HV_SEC6_R3_SL5_S01-08:imon 0.1
B_DET_DC_HV_SEC6_R3_SL5_S09-16:stat 0
B_DET_DC_HV_SEC6_R3_SL5_S09-16:vmon 0.1
B_DET_DC_HV_SEC6_R3_SL5_S09-16:vsetrbk 0
B_DET_DC_HV_SEC6_R3_SL5_S09-16:imon 0.1
B_DET_DC_HV_SEC6_R3_SL5_S17-24:stat 0
B_DET_DC_HV_SEC6_R3_SL5_S17-24:vmon 0.1
B_DET_DC_HV_SEC6_R3_SL5_S17-24:vsetrbk 0
B_DET_DC_HV_SEC6_R3_SL5_S17-24:imon 0.1
B_DET_DC_HV_SEC6_R3_SL5_S25-32:stat 0
B_DET_DC_HV_SEC6_R3_SL5_S25-32:vmon 0.1
B_DET_DC_HV_SEC6_R3_SL5_S25-32:vsetrbk 0
B_DET_DC_HV_SEC6_R3_SL5_S25-32:imon 0.1
B_DET_DC_HV_SEC6_R3_SL5_S33-48:stat 0
B_DET_DC_HV_SEC6_R3_SL5_S33-48:vmon 0.1
B_DET_DC_HV_SEC6_R3_SL5_S33-48:vsetrbk 0
B_DET_DC_HV_SEC6_R3_SL5_S33-48:imon 0.1
B_DET_DC_HV_SEC6_R3_SL5_S49-64:stat 0
B_DET_DC_HV_SEC6_R3_SL5_S49-64:vmon 0.1
B_DET_DC_HV_SEC6_R3_SL5_S49-64:vsetrbk 0
B_DET_DC_HV_SEC6_R3_SL5_S49-64:imon 0.1
B_DET_DC_HV_SEC6_R3_SL5_S65-80:stat 0
B_DET_DC_HV_SEC6_R3_SL5_S65-80:vmon 0.1
B_DET_DC_HV_SEC6_R3_SL5_S65-80:vsetrbk 0
B_DET_DC_HV_SEC6_R3_SL5_S65-80:imon 0.1
B_DET_DC_HV_SEC6_R3_SL5_S81-112:stat 0
B_DET_DC_HV_SEC6_R3_SL5_S81-112:vmon 0.1
B_DET_DC_HV_SEC6_R3_SL5_S81-112:vsetrbk 0
B_DET_DC_HV_SEC6_R3_SL5_S81-112:imon 0.1
B_DET_DC_HV_SEC6_R3_SL5_F01-08:stat 0
B_DET_DC_HV_SEC6_R3_SL5_F01-08:vmon 0.1
B_DET_DC_HV_SEC6_R3_SL5_F01-08:vsetrbk 0
B_DET_DC_HV_SEC6_R3_SL5_F01-08:imon 0.1
B_DET_DC_HV_SEC6_R3_SL5_F09-16:stat 0
B_DET_DC_HV_SEC6_R3_SL5_F09-16:vmon 0.1
B_DET_DC_HV_SEC6_R3_SL5_F09-16:vsetrbk 0
B_DET_DC_HV_SEC6_R3_SL5_F09-16:imon 0.1
B_DET_DC_HV_SEC6_R3_SL5_F17-24:stat 0
B_DET_DC_HV_SEC6_R3_SL5_F17-24:vmon 0.1
B_DET_DC_HV_SEC6_R3_SL5_F17-24:vsetrbk 0
B_DET_DC_HV_SEC6_R3_SL5_F17-24:imon 0.1
B_DET_DC_HV_SEC6_R3_SL5_F25-32:stat 0
B_DET_DC_HV_SEC6_R3_SL5_F25-32:vmon 0.1
B_DET_DC_HV_SEC6_R3_SL5_F25-32:vsetrbk 0
B_DET_DC_HV_SEC6_R3_SL5_F25-32:imon 0.1
B_DET_DC_HV_SEC6_R3_SL5_F33-48:stat 0
B_DET_DC_HV_SEC6_R3_SL5_F33-48:vmon 0.1
B_DET_DC_HV_SEC6_R3_SL5_F33-48:vsetrbk 0
B_DET_DC_HV_SEC6_R3_SL5_F33-48:imon 0.1
B_DET_DC_HV_SEC6_R3_SL5_F49-64:stat 0
B_DET_DC_HV_SEC6_R3_SL5_F49-64:vmon 0.1
B_DET_DC_HV_SEC6_R3_SL5_F49-64:vsetrbk 0
B_DET_DC_HV_SEC6_R3_SL5_F49-64:imon 0.1
B_DET_DC_HV_SEC6_R3_SL5_F65-80:stat 0
B_DET_DC_HV_SEC6_R3_SL5_F65-80:vmon 0.1
B_DET_DC_HV_SEC6_R3_SL5_F65-80:vsetrbk 0
B_DET_DC_HV_SEC6_R3_SL5_F65-80:imon 0.1
B_DET_DC_HV_SEC6_R3_SL5_F81-112:stat 0
B_DET_DC_HV_SEC6_R3_SL5_F81-112:vmon 0.1
B_DET_DC_HV_SEC6_R3_SL5_F81-112:vsetrbk 0
B_DET_DC_HV_SEC6_R3_SL5_F81-112:imon 0.1
B_DET_DC_HV_SEC6_R3_SL5_G01-32:stat 0
B_DET_DC_HV_SEC6_R3_SL5_G01-32:vmon 0.1
B_DET_DC_HV_SEC6_R3_SL5_G01-32:vsetrbk 0
B_DET_DC_HV_SEC6_R3_SL5_G01-32:imon 0.1
B_DET_DC_HV_SEC6_R3_SL5_G33-112:stat 0
B_DET_DC_HV_SEC6_R3_SL5_G33-112:vmon 0.1
B_DET_DC_HV_SEC6_R3_SL5_G33-112:vsetrbk 0
B_DET_DC_HV_SEC6_R3_SL5_G33-112:imon 0.1
B_DET_DC_HV_SEC6_R3_SL6_S01-08:stat 0
B_DET_DC_HV_SEC6_R3_SL6_S01-08:vmon 0.1
B_DET_DC_HV_SEC6_R3_SL6_S01-08:vsetrbk 0
B_DET_DC_HV_SEC6_R3_SL6_S01-08:imon 0.1
B_DET_DC_HV_SEC6_R3_SL6_S09-16:stat 0
B_DET_DC_HV_SEC6_R3_SL6_S09-16:vmon 0.1
B_DET_DC_HV_SEC6_R3_SL6_S09-16:vsetrbk 0
B_DET_DC_HV_SEC6_R3_SL6_S09-16:imon 0.1
B_DET_DC_HV_SEC6_R3_SL6_S17-24:stat 0
B_DET_DC_HV_SEC6_R3_SL6_S17-24:vmon 0.1
B_DET_DC_HV_SEC6_R3_SL6_S17-24:vsetrbk 0
B_DET_DC_HV_SEC6_R3_SL6_S17-24:imon 0.1
B_DET_DC_HV_SEC6_R3_SL6_S25-32:stat 0
B_DET_DC_HV_SEC6_R3_SL6_S25-32:vmon 0.1
B_DET_DC_HV_SEC6_R3_SL6_S25-32:vsetrbk 0
B_DET_DC_HV_SEC6_R3_SL6_S25-32:imon 0.1
B_DET_DC_HV_SEC6_R3_SL6_S33-48:stat 0
B_DET_DC_HV_SEC6_R3_SL6_S33-48:vmon 0.1
B_DET_DC_HV_SEC6_R3_SL6_S33-48:vsetrbk 0
B_DET_DC_HV_SEC6_R3_SL6_S33-48:imon 0.1
B_DET_DC_HV_SEC6_R3_SL6_S49-64:stat 0
B_DET_DC_HV_SEC6_R3_SL6_S49-64:vmon 0.1
B_DET_DC_HV_SEC6_R3_SL6_S49-64:vsetrbk 0
B_DET_DC_HV_SEC6_R3_SL6_S49-64:imon 0.1
B_DET_DC_HV_SEC6_R3_SL6_S65-80:stat 0
B_DET_DC_HV_SEC6_R3_SL6_S65-80:vmon 0.1
B_DET_DC_HV_SEC6_R3_SL6_S65-80:vsetrbk 0
B_DET_DC_HV_SEC6_R3_SL6_S65-80:imon 0.1
B_DET_DC_HV_SEC6_R3_SL6_S81-112:stat 0
B_DET_DC_HV_SEC6_R3_SL6_S81-112:vmon 0.1
B_DET_DC_HV_SEC6_R3_SL6_S81-112:vsetrbk 0
B_DET_DC_HV_SEC6_R3_SL6_S81-112:imon 0.1
B_DET_DC_HV_SEC6_R3_SL6_F01-08:stat 0
B_DET_DC_HV_SEC6_R3_SL6_F01-08:vmon 0.1
B_DET_DC_HV_SEC6_R3_SL6_F01-08:vsetrbk 0
B_DET_DC_HV_SEC6_R3_SL6_F01-08:imon 0.1
B_DET_DC_HV_SEC6_R3_SL6_F09-16:stat 0
B_DET_DC_HV_SEC6_R3_SL6_F09-16:vmon 0.1
B_DET_DC_HV_SEC6_R3_SL6_F09-16:vsetrbk 0
B_DET_DC_HV_SEC6_R3_SL6_F09-16:imon 0.1
B_DET_DC_HV_SEC6_R3_SL6_F17-24:stat 0
B_DET_DC_HV_SEC6_R3_SL6_F17-24:vmon 0.1
B_DET_DC_HV_SEC6_R3_SL6_F17-24:vsetrbk 0
B_DET_DC_HV_SEC6_R3_SL6_F17-24:imon 0.1
B_DET_DC_HV_SEC6_R3_SL6_F25-32:stat 0
B_DET_DC_HV_SEC6_R3_SL6_F25-32:vmon 0.1
B_DET_DC_HV_SEC6_R3_SL6_F25-32:vsetrbk 0
B_DET_DC_HV_SEC6_R3_SL6_F25-32:imon 0.1
B_DET_DC_HV_SEC6_R3_SL6_F33-48:stat 0
B_DET_DC_HV_SEC6_R3_SL6_F33-48:vmon 0.1
B_DET_DC_HV_SEC6_R3_SL6_F33-48:vsetrbk 0
B_DET_DC_HV_SEC6_R3_SL6_F33-48:imon 0.1
B_DET_DC_HV_SEC6_R3_SL6_F49-64:stat 0
B_DET_DC_HV_SEC6_R3_SL6_F49-64:vmon 0.1
B_DET_DC_HV_SEC6_R3_SL6_F49-64:vsetrbk 0
B_DET_DC_HV_SEC6_R3_SL6_F49-64:imon 0.1
B_DET_DC_HV_SEC6_R3_SL6_F65-80:stat 0
B_DET_DC_HV_SEC6_R3_SL6_F65-80:vmon 0.1
B_DET_DC_HV_SEC6_R3_SL6_F65-80:vsetrbk 0
B_DET_DC_HV_SEC6_R3_SL6_F65-80:imon 0.1
B_DET_DC_HV_SEC6_R3_SL6_F81-112:stat 0
B_DET_DC_HV_SEC6_R3_SL6_F81-112:vmon 0.1
B_DET_DC_HV_SEC6_R3_SL6_F81-112:vsetrbk 0
B_DET_DC_HV_SEC6_R3_SL6_F81-112:imon 0.1
B_DET_DC_HV_SEC6_R3_SL6_G01-32:stat 0
B_DET_DC_HV_SEC6_R3_SL6_G01-32:vmon 0.1
B_DET_DC_HV_SEC6_R3_SL6_G01-32:vsetrbk 0
B_DET_DC_HV_SEC6_R3_SL6_G01-32:imon 0.1
B_DET_DC_HV_SEC6_R3_SL6_G33-112:stat 0
B_DET_DC_HV_SEC6_R3_SL6_G33-112:vmon 0.1
B_DET_DC_HV_SEC6_R3_SL6_G33-112:vsetrbk 0
B_DET_DC_HV_SEC6_R3_SL6_G33-112:imon 0.1
