============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon Apr 29 11:03:46 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(92)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(92)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(113)
HDL-1007 : undeclared symbol 'GPIO_PSEL', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(573)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.367442s wall, 0.812500s user + 0.031250s system = 0.843750s CPU (61.7%)

RUN-1004 : used memory is 299 MB, reserved memory is 276 MB, peak memory is 305 MB
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75509820030976"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4209067950080"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4196183048192"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75509820030976"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 2 trigger nets, 2 data nets.
KIT-1004 : Chipwatcher code = 1001001100000001
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=2,BUS_DIN_NUM=2,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=34) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=34) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=2,BUS_DIN_NUM=2,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=2,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=2,BUS_DIN_NUM=2,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=34)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=34)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=2,BUS_DIN_NUM=2,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=2,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 25701/8 useful/useless nets, 15063/6 useful/useless insts
SYN-1016 : Merged 19 instances.
SYN-1032 : 25579/4 useful/useless nets, 15287/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 25563/16 useful/useless nets, 15275/12 useful/useless insts
SYN-1020 : Optimized 1 distributor mux.
SYN-1015 : Optimize round 1, 193 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.245389s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (71.5%)

RUN-1004 : used memory is 308 MB, reserved memory is 283 MB, peak memory is 310 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 2 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1032 : 25747/2 useful/useless nets, 15459/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 82943, tnet num: 17299, tinst num: 15458, tnode num: 96329, tedge num: 135331.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 17299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 103 (4.19), #lev = 5 (2.40)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 101 (4.26), #lev = 5 (2.38)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 283 instances into 101 LUTs, name keeping = 80%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 164 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 86 adder to BLE ...
SYN-4008 : Packed 86 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.283346s wall, 0.968750s user + 0.015625s system = 0.984375s CPU (43.1%)

RUN-1004 : used memory is 324 MB, reserved memory is 315 MB, peak memory is 437 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.670234s wall, 1.890625s user + 0.015625s system = 1.906250s CPU (51.9%)

RUN-1004 : used memory is 325 MB, reserved memory is 315 MB, peak memory is 437 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net cmsdk_apb_slave_mux/PSEL0_n will be merged to another kept net VGA_PSEL
SYN-5055 WARNING: The kept net U_APB_VGA_CONTROL/PSEL will be merged to another kept net VGA_PSEL
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[5] will be merged to another kept net isp_out_data[15]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[15] will be merged to another kept net isp_out_data[15]
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[4] will be merged to another kept net isp_out_data[14]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[14] will be merged to another kept net isp_out_data[14]
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[3] will be merged to another kept net isp_out_data[13]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[13] will be merged to another kept net isp_out_data[13]
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[2] will be merged to another kept net isp_out_data[12]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[12] will be merged to another kept net isp_out_data[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 25157/1 useful/useless nets, 14862/0 useful/useless insts
SYN-4016 : Net clk_gen_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (87 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll clk_gen_inst/pll_inst.
SYN-4020 : Net clk_dup_7 is fbclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_7 as clock net
SYN-4025 : Tag rtl::Net clk_gen_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 14862 instances
RUN-0007 : 9000 luts, 2816 seqs, 1939 mslices, 980 lslices, 101 pads, 17 brams, 3 dsps
RUN-1001 : There are total 25157 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 14671 nets have 2 pins
RUN-1001 : 9101 nets have [3 - 5] pins
RUN-1001 : 798 nets have [6 - 10] pins
RUN-1001 : 282 nets have [11 - 20] pins
RUN-1001 : 232 nets have [21 - 99] pins
RUN-1001 : 69 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1329     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     456     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  53   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 69
PHY-3001 : Initial placement ...
PHY-3001 : design contains 14860 instances, 9000 luts, 2816 seqs, 2919 slices, 882 macros(2919 instances: 1939 mslices 980 lslices)
PHY-0007 : Cell area utilization is 75%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 81682, tnet num: 16707, tinst num: 14860, tnode num: 94594, tedge num: 133732.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 16707 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.227480s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (64.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.40767e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 14860.
PHY-3001 : Level 1 #clusters 2149.
PHY-3001 : End clustering;  0.120763s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (38.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 75%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.21146e+06, overlap = 780.406
PHY-3002 : Step(2): len = 1.0601e+06, overlap = 929.938
PHY-3002 : Step(3): len = 723199, overlap = 1206.91
PHY-3002 : Step(4): len = 626139, overlap = 1288.34
PHY-3002 : Step(5): len = 500857, overlap = 1433.53
PHY-3002 : Step(6): len = 425351, overlap = 1545.66
PHY-3002 : Step(7): len = 336304, overlap = 1639.66
PHY-3002 : Step(8): len = 289001, overlap = 1704.81
PHY-3002 : Step(9): len = 244605, overlap = 1760.94
PHY-3002 : Step(10): len = 216330, overlap = 1788.69
PHY-3002 : Step(11): len = 190247, overlap = 1837.56
PHY-3002 : Step(12): len = 170178, overlap = 1871.03
PHY-3002 : Step(13): len = 161454, overlap = 1888.41
PHY-3002 : Step(14): len = 147528, overlap = 1902.69
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32771e-07
PHY-3002 : Step(15): len = 157755, overlap = 1859.53
PHY-3002 : Step(16): len = 181270, overlap = 1853.84
PHY-3002 : Step(17): len = 163853, overlap = 1792.5
PHY-3002 : Step(18): len = 161164, overlap = 1774.41
PHY-3002 : Step(19): len = 142818, overlap = 1782.22
PHY-3002 : Step(20): len = 141658, overlap = 1782.72
PHY-3002 : Step(21): len = 132640, overlap = 1770.38
PHY-3002 : Step(22): len = 134091, overlap = 1750.06
PHY-3002 : Step(23): len = 129611, overlap = 1754.59
PHY-3002 : Step(24): len = 131763, overlap = 1747.53
PHY-3002 : Step(25): len = 126461, overlap = 1763.59
PHY-3002 : Step(26): len = 127336, overlap = 1769.25
PHY-3002 : Step(27): len = 122485, overlap = 1798.62
PHY-3002 : Step(28): len = 122299, overlap = 1782.5
PHY-3002 : Step(29): len = 119186, overlap = 1764.34
PHY-3002 : Step(30): len = 118806, overlap = 1761.81
PHY-3002 : Step(31): len = 119431, overlap = 1731.53
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65542e-07
PHY-3002 : Step(32): len = 127805, overlap = 1706.59
PHY-3002 : Step(33): len = 142330, overlap = 1620.59
PHY-3002 : Step(34): len = 146234, overlap = 1542.94
PHY-3002 : Step(35): len = 150446, overlap = 1547.81
PHY-3002 : Step(36): len = 149464, overlap = 1567.91
PHY-3002 : Step(37): len = 151470, overlap = 1573.22
PHY-3002 : Step(38): len = 150576, overlap = 1565.22
PHY-3002 : Step(39): len = 150826, overlap = 1569.94
PHY-3002 : Step(40): len = 148018, overlap = 1594.09
PHY-3002 : Step(41): len = 147887, overlap = 1610.03
PHY-3002 : Step(42): len = 146174, overlap = 1639.38
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.33108e-06
PHY-3002 : Step(43): len = 160153, overlap = 1582.19
PHY-3002 : Step(44): len = 170958, overlap = 1536.31
PHY-3002 : Step(45): len = 173465, overlap = 1530
PHY-3002 : Step(46): len = 176782, overlap = 1471.88
PHY-3002 : Step(47): len = 177758, overlap = 1483.53
PHY-3002 : Step(48): len = 178535, overlap = 1473.78
PHY-3002 : Step(49): len = 175858, overlap = 1416.03
PHY-3002 : Step(50): len = 175469, overlap = 1384.47
PHY-3002 : Step(51): len = 173861, overlap = 1446.56
PHY-3002 : Step(52): len = 174641, overlap = 1479.25
PHY-3002 : Step(53): len = 171783, overlap = 1504.78
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.66217e-06
PHY-3002 : Step(54): len = 187764, overlap = 1515.38
PHY-3002 : Step(55): len = 196513, overlap = 1498.94
PHY-3002 : Step(56): len = 196498, overlap = 1471.59
PHY-3002 : Step(57): len = 197233, overlap = 1441.84
PHY-3002 : Step(58): len = 197059, overlap = 1449.09
PHY-3002 : Step(59): len = 197887, overlap = 1436.41
PHY-3002 : Step(60): len = 195998, overlap = 1444.78
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.32433e-06
PHY-3002 : Step(61): len = 211751, overlap = 1311.31
PHY-3002 : Step(62): len = 221325, overlap = 1239.56
PHY-3002 : Step(63): len = 225678, overlap = 1237.47
PHY-3002 : Step(64): len = 229237, overlap = 1205.19
PHY-3002 : Step(65): len = 231670, overlap = 1178.38
PHY-3002 : Step(66): len = 233508, overlap = 1179.59
PHY-3002 : Step(67): len = 230148, overlap = 1185.84
PHY-3002 : Step(68): len = 229914, overlap = 1174.84
PHY-3002 : Step(69): len = 228735, overlap = 1162.81
PHY-3002 : Step(70): len = 230325, overlap = 1142.94
PHY-3002 : Step(71): len = 228754, overlap = 1139.97
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.06487e-05
PHY-3002 : Step(72): len = 247101, overlap = 1088.72
PHY-3002 : Step(73): len = 261039, overlap = 1009.91
PHY-3002 : Step(74): len = 266077, overlap = 952.656
PHY-3002 : Step(75): len = 271350, overlap = 913.656
PHY-3002 : Step(76): len = 274359, overlap = 904.312
PHY-3002 : Step(77): len = 274776, overlap = 920
PHY-3002 : Step(78): len = 272313, overlap = 906.562
PHY-3002 : Step(79): len = 270945, overlap = 903.938
PHY-3002 : Step(80): len = 269676, overlap = 920.469
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.12973e-05
PHY-3002 : Step(81): len = 286467, overlap = 851.031
PHY-3002 : Step(82): len = 297927, overlap = 823.969
PHY-3002 : Step(83): len = 300759, overlap = 815.969
PHY-3002 : Step(84): len = 302226, overlap = 799.656
PHY-3002 : Step(85): len = 302913, overlap = 782.062
PHY-3002 : Step(86): len = 304253, overlap = 783.812
PHY-3002 : Step(87): len = 303267, overlap = 784.188
PHY-3002 : Step(88): len = 303821, overlap = 798.062
PHY-3002 : Step(89): len = 302507, overlap = 792.156
PHY-3002 : Step(90): len = 304163, overlap = 804.031
PHY-3002 : Step(91): len = 301946, overlap = 809.938
PHY-3002 : Step(92): len = 302281, overlap = 804.5
PHY-3002 : Step(93): len = 300244, overlap = 820.969
PHY-3002 : Step(94): len = 300142, overlap = 818.719
PHY-3002 : Step(95): len = 299150, overlap = 836.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 4.19425e-05
PHY-3002 : Step(96): len = 310956, overlap = 800.375
PHY-3002 : Step(97): len = 317925, overlap = 791.094
PHY-3002 : Step(98): len = 320941, overlap = 774.781
PHY-3002 : Step(99): len = 322408, overlap = 759.719
PHY-3002 : Step(100): len = 323868, overlap = 765.438
PHY-3002 : Step(101): len = 325022, overlap = 751.406
PHY-3002 : Step(102): len = 324479, overlap = 752.312
PHY-3002 : Step(103): len = 324107, overlap = 766.688
PHY-3002 : Step(104): len = 322881, overlap = 780.844
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 8.3885e-05
PHY-3002 : Step(105): len = 331411, overlap = 752.969
PHY-3002 : Step(106): len = 338962, overlap = 727.156
PHY-3002 : Step(107): len = 341542, overlap = 714.031
PHY-3002 : Step(108): len = 342960, overlap = 703.875
PHY-3002 : Step(109): len = 344227, overlap = 689.188
PHY-3002 : Step(110): len = 345164, overlap = 675.281
PHY-3002 : Step(111): len = 345018, overlap = 650
PHY-3002 : Step(112): len = 345722, overlap = 641.031
PHY-3002 : Step(113): len = 346175, overlap = 645.344
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000164912
PHY-3002 : Step(114): len = 351967, overlap = 636.25
PHY-3002 : Step(115): len = 357739, overlap = 612.531
PHY-3002 : Step(116): len = 360511, overlap = 598.594
PHY-3002 : Step(117): len = 361920, overlap = 603.188
PHY-3002 : Step(118): len = 364306, overlap = 595.562
PHY-3002 : Step(119): len = 366269, overlap = 590.938
PHY-3002 : Step(120): len = 367637, overlap = 575.062
PHY-3002 : Step(121): len = 368977, overlap = 574.75
PHY-3002 : Step(122): len = 369701, overlap = 570.844
PHY-3002 : Step(123): len = 369577, overlap = 565.594
PHY-3002 : Step(124): len = 369651, overlap = 556.125
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000298543
PHY-3002 : Step(125): len = 372424, overlap = 562.688
PHY-3002 : Step(126): len = 374896, overlap = 560.344
PHY-3002 : Step(127): len = 376245, overlap = 550.594
PHY-3002 : Step(128): len = 377104, overlap = 554
PHY-3002 : Step(129): len = 378065, overlap = 545.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00048433
PHY-3002 : Step(130): len = 379657, overlap = 534.281
PHY-3002 : Step(131): len = 380706, overlap = 537.5
PHY-3002 : Step(132): len = 381312, overlap = 535.781
PHY-3002 : Step(133): len = 382627, overlap = 538.062
PHY-3002 : Step(134): len = 384308, overlap = 540.625
PHY-3002 : Step(135): len = 386240, overlap = 526.562
PHY-3002 : Step(136): len = 386586, overlap = 521.531
PHY-3002 : Step(137): len = 387237, overlap = 519.875
PHY-3002 : Step(138): len = 388320, overlap = 518.781
PHY-3002 : Step(139): len = 388996, overlap = 504.062
PHY-3002 : Step(140): len = 388746, overlap = 493.656
PHY-3002 : Step(141): len = 388530, overlap = 498.781
PHY-3002 : Step(142): len = 388601, overlap = 498.562
PHY-3002 : Step(143): len = 388617, overlap = 498.312
PHY-3002 : Step(144): len = 388108, overlap = 503.906
PHY-3002 : Step(145): len = 387969, overlap = 506.375
PHY-3002 : Step(146): len = 387926, overlap = 506.531
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012331s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/25157.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 539448, over cnt = 1681(4%), over = 13841, worst = 211
PHY-1001 : End global iterations;  0.438016s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (46.4%)

PHY-1001 : Congestion index: top1 = 120.80, top5 = 87.62, top10 = 70.89, top15 = 60.89.
PHY-3001 : End congestion estimation;  0.676622s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (57.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16707 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.372369s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (46.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.62627e-05
PHY-3002 : Step(147): len = 431312, overlap = 459.406
PHY-3002 : Step(148): len = 435944, overlap = 418.719
PHY-3002 : Step(149): len = 432312, overlap = 393.094
PHY-3002 : Step(150): len = 412722, overlap = 390.156
PHY-3002 : Step(151): len = 409769, overlap = 383.281
PHY-3002 : Step(152): len = 403274, overlap = 382.031
PHY-3002 : Step(153): len = 398424, overlap = 390.906
PHY-3002 : Step(154): len = 399296, overlap = 387.625
PHY-3002 : Step(155): len = 390086, overlap = 398.719
PHY-3002 : Step(156): len = 389459, overlap = 393.562
PHY-3002 : Step(157): len = 385794, overlap = 404.062
PHY-3002 : Step(158): len = 385468, overlap = 403.5
PHY-3002 : Step(159): len = 385464, overlap = 404.812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000112525
PHY-3002 : Step(160): len = 389096, overlap = 404.594
PHY-3002 : Step(161): len = 389799, overlap = 406.469
PHY-3002 : Step(162): len = 396426, overlap = 394.469
PHY-3002 : Step(163): len = 399063, overlap = 392.031
PHY-3002 : Step(164): len = 401294, overlap = 386.438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000225051
PHY-3002 : Step(165): len = 404699, overlap = 370.562
PHY-3002 : Step(166): len = 407335, overlap = 367
PHY-3002 : Step(167): len = 419220, overlap = 340.625
PHY-3002 : Step(168): len = 426698, overlap = 338.062
PHY-3002 : Step(169): len = 421170, overlap = 327.75
PHY-3002 : Step(170): len = 419889, overlap = 328.25
PHY-3002 : Step(171): len = 415083, overlap = 328.312
PHY-3002 : Step(172): len = 413510, overlap = 332.594
PHY-3002 : Step(173): len = 412677, overlap = 336.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 218/25157.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 537624, over cnt = 2245(6%), over = 16103, worst = 134
PHY-1001 : End global iterations;  0.579534s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (53.9%)

PHY-1001 : Congestion index: top1 = 116.75, top5 = 82.46, top10 = 69.08, top15 = 61.11.
PHY-3001 : End congestion estimation;  0.787291s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (57.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16707 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.391365s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (79.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.86246e-05
PHY-3002 : Step(174): len = 419673, overlap = 721.219
PHY-3002 : Step(175): len = 423931, overlap = 677.625
PHY-3002 : Step(176): len = 414780, overlap = 613.594
PHY-3002 : Step(177): len = 413517, overlap = 600.812
PHY-3002 : Step(178): len = 404135, overlap = 524.625
PHY-3002 : Step(179): len = 404488, overlap = 507.562
PHY-3002 : Step(180): len = 400552, overlap = 493.375
PHY-3002 : Step(181): len = 398259, overlap = 483.375
PHY-3002 : Step(182): len = 393791, overlap = 483.812
PHY-3002 : Step(183): len = 388847, overlap = 481.188
PHY-3002 : Step(184): len = 387889, overlap = 488.875
PHY-3002 : Step(185): len = 383167, overlap = 485.281
PHY-3002 : Step(186): len = 381330, overlap = 492.5
PHY-3002 : Step(187): len = 379754, overlap = 495.312
PHY-3002 : Step(188): len = 378240, overlap = 516.156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.72491e-05
PHY-3002 : Step(189): len = 378887, overlap = 499.344
PHY-3002 : Step(190): len = 379512, overlap = 499.938
PHY-3002 : Step(191): len = 383456, overlap = 479.562
PHY-3002 : Step(192): len = 383520, overlap = 465.688
PHY-3002 : Step(193): len = 383520, overlap = 465.688
PHY-3002 : Step(194): len = 381371, overlap = 469.469
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000114498
PHY-3002 : Step(195): len = 391882, overlap = 431.719
PHY-3002 : Step(196): len = 393551, overlap = 426.469
PHY-3002 : Step(197): len = 396996, overlap = 409.031
PHY-3002 : Step(198): len = 397676, overlap = 399.469
PHY-3002 : Step(199): len = 399764, overlap = 366.281
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000228997
PHY-3002 : Step(200): len = 402463, overlap = 365.125
PHY-3002 : Step(201): len = 404952, overlap = 354.094
PHY-3002 : Step(202): len = 407440, overlap = 351.094
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 81682, tnet num: 16707, tinst num: 14860, tnode num: 94594, tedge num: 133732.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.021979s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (39.8%)

RUN-1004 : used memory is 540 MB, reserved memory is 521 MB, peak memory is 577 MB
OPT-1001 : Total overflow 931.09 peak overflow 8.81
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 478/25157.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 575496, over cnt = 2847(8%), over = 15841, worst = 69
PHY-1001 : End global iterations;  0.645354s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (60.5%)

PHY-1001 : Congestion index: top1 = 82.84, top5 = 66.72, top10 = 58.86, top15 = 54.13.
PHY-1001 : End incremental global routing;  0.851005s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (60.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16707 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.423575s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (51.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.573732s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (52.6%)

OPT-1001 : Current memory(MB): used = 558, reserve = 539, peak = 577.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 16544/25157.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 575496, over cnt = 2847(8%), over = 15841, worst = 69
PHY-1002 : len = 700056, over cnt = 2797(7%), over = 9206, worst = 45
PHY-1002 : len = 790664, over cnt = 1587(4%), over = 4290, worst = 45
PHY-1002 : len = 859544, over cnt = 710(2%), over = 1160, worst = 22
PHY-1002 : len = 900224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.560361s wall, 1.625000s user + 0.031250s system = 1.656250s CPU (106.1%)

PHY-1001 : Congestion index: top1 = 65.91, top5 = 58.41, top10 = 54.84, top15 = 52.23.
OPT-1001 : End congestion update;  1.798379s wall, 1.828125s user + 0.031250s system = 1.859375s CPU (103.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16707 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.407409s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (65.2%)

OPT-0007 : Start: WNS 999120 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.205978s wall, 2.093750s user + 0.031250s system = 2.125000s CPU (96.3%)

OPT-1001 : Current memory(MB): used = 565, reserve = 547, peak = 577.
OPT-1001 : End physical optimization;  4.944168s wall, 3.390625s user + 0.046875s system = 3.437500s CPU (69.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9000 LUT to BLE ...
SYN-4008 : Packed 9000 LUT and 1330 SEQ to BLE.
SYN-4003 : Packing 1486 remaining SEQ's ...
SYN-4005 : Packed 1266 SEQ with LUT/SLICE
SYN-4006 : 6500 single LUT's are left
SYN-4006 : 220 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 9220/12576 primitive instances ...
PHY-3001 : End packing;  0.624821s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (80.0%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7905 instances
RUN-1001 : 3889 mslices, 3889 lslices, 101 pads, 17 brams, 3 dsps
RUN-1001 : There are total 24093 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 13432 nets have 2 pins
RUN-1001 : 9175 nets have [3 - 5] pins
RUN-1001 : 882 nets have [6 - 10] pins
RUN-1001 : 297 nets have [11 - 20] pins
RUN-1001 : 236 nets have [21 - 99] pins
RUN-1001 : 67 nets have 100+ pins
PHY-3001 : design contains 7903 instances, 7778 slices, 882 macros(2919 instances: 1939 mslices 980 lslices)
PHY-3001 : Cell area utilization is 83%
PHY-3001 : After packing: Len = 424434, Over = 484.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 83%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12489/24093.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 850576, over cnt = 1910(5%), over = 3091, worst = 9
PHY-1002 : len = 850624, over cnt = 1396(3%), over = 1870, worst = 8
PHY-1002 : len = 862712, over cnt = 607(1%), over = 736, worst = 8
PHY-1002 : len = 869688, over cnt = 295(0%), over = 331, worst = 3
PHY-1002 : len = 885800, over cnt = 17(0%), over = 19, worst = 2
PHY-1001 : End global iterations;  1.387237s wall, 0.671875s user + 0.031250s system = 0.703125s CPU (50.7%)

PHY-1001 : Congestion index: top1 = 65.60, top5 = 58.02, top10 = 54.01, top15 = 51.35.
PHY-3001 : End congestion estimation;  1.704371s wall, 0.890625s user + 0.031250s system = 0.921875s CPU (54.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78608, tnet num: 15643, tinst num: 7903, tnode num: 89448, tedge num: 131449.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.228294s wall, 0.468750s user + 0.062500s system = 0.531250s CPU (43.3%)

RUN-1004 : used memory is 596 MB, reserved memory is 580 MB, peak memory is 596 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15643 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.686927s wall, 0.796875s user + 0.062500s system = 0.859375s CPU (50.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.17403e-05
PHY-3002 : Step(203): len = 411377, overlap = 493.5
PHY-3002 : Step(204): len = 409496, overlap = 493.25
PHY-3002 : Step(205): len = 403217, overlap = 513.75
PHY-3002 : Step(206): len = 402125, overlap = 520.5
PHY-3002 : Step(207): len = 396074, overlap = 544.25
PHY-3002 : Step(208): len = 392792, overlap = 563
PHY-3002 : Step(209): len = 388733, overlap = 574.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.34806e-05
PHY-3002 : Step(210): len = 397393, overlap = 551
PHY-3002 : Step(211): len = 401166, overlap = 540.5
PHY-3002 : Step(212): len = 405015, overlap = 525.75
PHY-3002 : Step(213): len = 406195, overlap = 521.5
PHY-3002 : Step(214): len = 408307, overlap = 510.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.69611e-05
PHY-3002 : Step(215): len = 419319, overlap = 488.5
PHY-3002 : Step(216): len = 423690, overlap = 471.75
PHY-3002 : Step(217): len = 433220, overlap = 448.5
PHY-3002 : Step(218): len = 436979, overlap = 435.5
PHY-3002 : Step(219): len = 439896, overlap = 425
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.39222e-05
PHY-3002 : Step(220): len = 447233, overlap = 405.75
PHY-3002 : Step(221): len = 450465, overlap = 400.25
PHY-3002 : Step(222): len = 465316, overlap = 390.25
PHY-3002 : Step(223): len = 467278, overlap = 385.25
PHY-3002 : Step(224): len = 464406, overlap = 374
PHY-3002 : Step(225): len = 463801, overlap = 374.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000175661
PHY-3002 : Step(226): len = 473393, overlap = 366.75
PHY-3002 : Step(227): len = 480274, overlap = 360
PHY-3002 : Step(228): len = 491034, overlap = 351.75
PHY-3002 : Step(229): len = 495237, overlap = 348
PHY-3002 : Step(230): len = 491843, overlap = 349.5
PHY-3002 : Step(231): len = 490562, overlap = 349.75
PHY-3002 : Step(232): len = 486712, overlap = 353.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000310732
PHY-3002 : Step(233): len = 496136, overlap = 347
PHY-3002 : Step(234): len = 504625, overlap = 337.75
PHY-3002 : Step(235): len = 510237, overlap = 337.25
PHY-3002 : Step(236): len = 514330, overlap = 336
PHY-3002 : Step(237): len = 515026, overlap = 335.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000610049
PHY-3002 : Step(238): len = 519672, overlap = 332
PHY-3002 : Step(239): len = 530694, overlap = 328.25
PHY-3002 : Step(240): len = 537879, overlap = 325.75
PHY-3002 : Step(241): len = 542693, overlap = 325
PHY-3002 : Step(242): len = 547020, overlap = 319.25
PHY-3002 : Step(243): len = 551763, overlap = 310
PHY-3002 : Step(244): len = 552501, overlap = 308
PHY-3002 : Step(245): len = 552828, overlap = 310
PHY-3002 : Step(246): len = 553605, overlap = 313.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00100561
PHY-3002 : Step(247): len = 555686, overlap = 310.5
PHY-3002 : Step(248): len = 561316, overlap = 310.5
PHY-3002 : Step(249): len = 571263, overlap = 313
PHY-3002 : Step(250): len = 580300, overlap = 310.5
PHY-3002 : Step(251): len = 583530, overlap = 313
PHY-3002 : Step(252): len = 586480, overlap = 312.5
PHY-3002 : Step(253): len = 587984, overlap = 309.75
PHY-3002 : Step(254): len = 588890, overlap = 312.5
PHY-3002 : Step(255): len = 591168, overlap = 307.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.640388s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 661570
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 82%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 250/24093.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 901816, over cnt = 3550(10%), over = 6647, worst = 8
PHY-1002 : len = 933224, over cnt = 2229(6%), over = 3377, worst = 8
PHY-1002 : len = 965656, over cnt = 632(1%), over = 885, worst = 6
PHY-1002 : len = 974344, over cnt = 256(0%), over = 332, worst = 5
PHY-1002 : len = 982104, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End global iterations;  2.589577s wall, 1.515625s user + 0.015625s system = 1.531250s CPU (59.1%)

PHY-1001 : Congestion index: top1 = 61.29, top5 = 55.56, top10 = 52.23, top15 = 50.00.
PHY-3001 : End congestion estimation;  2.929426s wall, 1.609375s user + 0.015625s system = 1.625000s CPU (55.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15643 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.471740s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (36.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.52068e-05
PHY-3002 : Step(256): len = 576339, overlap = 128
PHY-3002 : Step(257): len = 537819, overlap = 181.5
PHY-3002 : Step(258): len = 524412, overlap = 193.75
PHY-3002 : Step(259): len = 517823, overlap = 203.5
PHY-3002 : Step(260): len = 512324, overlap = 200.75
PHY-3002 : Step(261): len = 510159, overlap = 200.75
PHY-3002 : Step(262): len = 509058, overlap = 204
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00018369
PHY-3002 : Step(263): len = 518697, overlap = 200.5
PHY-3002 : Step(264): len = 524433, overlap = 199.75
PHY-3002 : Step(265): len = 526991, overlap = 198.75
PHY-3002 : Step(266): len = 528450, overlap = 194.5
PHY-3002 : Step(267): len = 529645, overlap = 194.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000332831
PHY-3002 : Step(268): len = 535514, overlap = 188.25
PHY-3002 : Step(269): len = 543553, overlap = 183.75
PHY-3002 : Step(270): len = 551395, overlap = 185.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016167s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 594966, Over = 0
PHY-3001 : Spreading special nets. 73 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.044307s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (105.8%)

PHY-3001 : 100 instances has been re-located, deltaX = 38, deltaY = 64, maxDist = 2.
PHY-3001 : Final: Len = 596726, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78608, tnet num: 15643, tinst num: 7903, tnode num: 89448, tedge num: 131449.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.356033s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (61.1%)

RUN-1004 : used memory is 593 MB, reserved memory is 582 MB, peak memory is 625 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2493/24093.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 833784, over cnt = 3386(9%), over = 6151, worst = 8
PHY-1002 : len = 857592, over cnt = 2162(6%), over = 3358, worst = 8
PHY-1002 : len = 886656, over cnt = 808(2%), over = 1164, worst = 6
PHY-1002 : len = 899536, over cnt = 298(0%), over = 419, worst = 6
PHY-1002 : len = 907448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.416432s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (58.2%)

PHY-1001 : Congestion index: top1 = 58.79, top5 = 53.73, top10 = 50.70, top15 = 48.56.
PHY-1001 : End incremental global routing;  2.733720s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (59.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15643 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.491042s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (57.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.574224s wall, 2.125000s user + 0.000000s system = 2.125000s CPU (59.5%)

OPT-1001 : Current memory(MB): used = 610, reserve = 598, peak = 625.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14647/24093.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 907448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.125567s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (24.9%)

PHY-1001 : Congestion index: top1 = 58.79, top5 = 53.73, top10 = 50.70, top15 = 48.56.
OPT-1001 : End congestion update;  0.451925s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (38.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15643 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.356826s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (43.8%)

OPT-0007 : Start: WNS 998995 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.808917s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (40.6%)

OPT-1001 : Current memory(MB): used = 615, reserve = 604, peak = 625.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15643 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.316480s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (59.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14647/24093.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 907448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.115106s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (67.9%)

PHY-1001 : Congestion index: top1 = 58.79, top5 = 53.73, top10 = 50.70, top15 = 48.56.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15643 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.340204s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (41.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998995 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 58.310345
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  6.956457s wall, 3.875000s user + 0.000000s system = 3.875000s CPU (55.7%)

RUN-1003 : finish command "place" in  32.994391s wall, 15.781250s user + 1.015625s system = 16.796875s CPU (50.9%)

RUN-1004 : used memory is 575 MB, reserved memory is 562 MB, peak memory is 625 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.351826s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (64.7%)

RUN-1004 : used memory is 575 MB, reserved memory is 563 MB, peak memory is 631 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 7905 instances
RUN-1001 : 3889 mslices, 3889 lslices, 101 pads, 17 brams, 3 dsps
RUN-1001 : There are total 24093 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 13432 nets have 2 pins
RUN-1001 : 9175 nets have [3 - 5] pins
RUN-1001 : 882 nets have [6 - 10] pins
RUN-1001 : 297 nets have [11 - 20] pins
RUN-1001 : 236 nets have [21 - 99] pins
RUN-1001 : 67 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78608, tnet num: 15643, tinst num: 7903, tnode num: 89448, tedge num: 131449.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.234206s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (35.4%)

RUN-1004 : used memory is 578 MB, reserved memory is 573 MB, peak memory is 631 MB
PHY-1001 : 3889 mslices, 3889 lslices, 101 pads, 17 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15643 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 814936, over cnt = 3477(9%), over = 6485, worst = 9
PHY-1002 : len = 845480, over cnt = 2198(6%), over = 3366, worst = 8
PHY-1002 : len = 869632, over cnt = 983(2%), over = 1454, worst = 7
PHY-1002 : len = 893928, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 894536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.396511s wall, 1.468750s user + 0.015625s system = 1.484375s CPU (61.9%)

PHY-1001 : Congestion index: top1 = 59.09, top5 = 53.25, top10 = 50.03, top15 = 47.87.
PHY-1001 : End global routing;  2.720010s wall, 1.609375s user + 0.015625s system = 1.625000s CPU (59.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 627, reserve = 615, peak = 631.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net sd_rd_data[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net sd_rd_data[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net sd_rd_data[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net sd_rd_data[1] is skipped due to 0 input or output
PHY-1001 : clock net clk_gen_inst/clk0_out will be merged with clock clk_gen_inst/clk0_buf
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sd_rd_data[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net sd_rd_data[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net sd_rd_data[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net sd_rd_data[1] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 901, reserve = 891, peak = 901.
PHY-1001 : End build detailed router design. 3.021799s wall, 1.171875s user + 0.015625s system = 1.187500s CPU (39.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 157912, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.572431s wall, 0.781250s user + 0.031250s system = 0.812500s CPU (51.7%)

PHY-1001 : Current memory(MB): used = 936, reserve = 928, peak = 936.
PHY-1001 : End phase 1; 1.578835s wall, 0.781250s user + 0.031250s system = 0.812500s CPU (51.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 62% nets.
PHY-1022 : len = 2.82568e+06, over cnt = 2655(0%), over = 2668, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 948, reserve = 939, peak = 948.
PHY-1001 : End initial routed; 19.900169s wall, 12.953125s user + 0.171875s system = 13.125000s CPU (66.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15092(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.473    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.050128s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (53.4%)

PHY-1001 : Current memory(MB): used = 968, reserve = 960, peak = 968.
PHY-1001 : End phase 2; 21.950366s wall, 14.046875s user + 0.171875s system = 14.218750s CPU (64.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.82568e+06, over cnt = 2655(0%), over = 2668, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.074944s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (104.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.73626e+06, over cnt = 1149(0%), over = 1153, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.199188s wall, 2.890625s user + 0.000000s system = 2.890625s CPU (131.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.72566e+06, over cnt = 356(0%), over = 356, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.117261s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (88.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.72635e+06, over cnt = 111(0%), over = 111, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.594130s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (76.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.7282e+06, over cnt = 28(0%), over = 28, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.406063s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (65.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.7293e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.287621s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (48.9%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.72983e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.297382s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (78.8%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.72993e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.269933s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (69.5%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.73002e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 8; 0.152472s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (82.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15092(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.473    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.057905s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (56.2%)

PHY-1001 : Commit to database.....
PHY-1001 : 665 feed throughs used by 408 nets
PHY-1001 : End commit to database; 1.763530s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (60.2%)

PHY-1001 : Current memory(MB): used = 1065, reserve = 1060, peak = 1065.
PHY-1001 : End phase 3; 9.456790s wall, 7.640625s user + 0.015625s system = 7.656250s CPU (81.0%)

PHY-1003 : Routed, final wirelength = 2.73002e+06
PHY-1001 : Current memory(MB): used = 1070, reserve = 1066, peak = 1070.
PHY-1001 : End export database. 0.050753s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (30.8%)

PHY-1001 : End detail routing;  36.364013s wall, 23.765625s user + 0.250000s system = 24.015625s CPU (66.0%)

RUN-1003 : finish command "route" in  40.890685s wall, 26.187500s user + 0.265625s system = 26.453125s CPU (64.7%)

RUN-1004 : used memory is 996 MB, reserved memory is 994 MB, peak memory is 1070 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                    15185   out of  19600   77.47%
#reg                     2908   out of  19600   14.84%
#le                     15401
  #lut only             12493   out of  15401   81.12%
  #reg only               216   out of  15401    1.40%
  #lut&reg               2692   out of  15401   17.48%
#dsp                        3   out of     29   10.34%
#bram                       9   out of     64   14.06%
  #bram9k                   9
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_7                                GCLK               io                 clk_syn_8.di                   2137
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc2    257
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    205
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 68
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    53
#6        config_inst_syn_9                        GCLK               config             config_inst.jtck               53
#7        clk_gen_inst/clk0_buf                    GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                |15401  |14570   |615     |2924    |17      |3       |
|  ISP                               |AHBISP                                      |8310   |8003    |220     |609     |2       |0       |
|    u_5X5Window                     |slidingWindow_5X5                           |7734   |7626    |76      |267     |2       |0       |
|      u_fifo_1                      |fifo_buf                                    |1764   |1758    |6       |23      |0       |0       |
|      u_fifo_2                      |fifo_buf                                    |1780   |1774    |6       |23      |0       |0       |
|      u_fifo_3                      |fifo_buf                                    |1780   |1774    |6       |25      |0       |0       |
|      u_fifo_4                      |fifo_buf                                    |48     |42      |6       |27      |2       |0       |
|    u_demosaic                      |demosaic                                    |466    |279     |132     |269     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                  |125    |69      |29      |78      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                  |80     |40      |27      |51      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                  |95     |58      |33      |61      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                  |137    |100     |35      |63      |0       |0       |
|    u_gamma                         |gamma                                       |16     |16      |0       |16      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                   |8      |8       |0       |8       |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                   |4      |4       |0       |4       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                   |4      |4       |0       |4       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                        |14     |11      |3       |5       |0       |0       |
|    Decoder                         |AHBlite_Decoder                             |6      |6       |0       |1       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                            |8      |5       |3       |4       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                           |14     |14      |0       |13      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                           |18     |18      |0       |11      |0       |0       |
|  RAM_CODE                          |Block_RAM                                   |7      |7       |0       |0       |4       |0       |
|  RAM_DATA                          |Block_RAM                                   |8      |8       |0       |0       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                    |6      |6       |0       |4       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                          |22     |19      |0       |22      |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                             |2      |2       |0       |2       |0       |0       |
|  U_sdram                           |SDRAM                                       |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                            |20     |20      |0       |11      |0       |0       |
|  clk_gen_inst                      |clk_gen                                     |0      |0       |0       |0       |0       |0       |
|  cmsdk_apb_slave_mux               |cmsdk_apb_slave_mux                         |2      |2       |0       |1       |0       |0       |
|  sd_reader                         |sd_reader                                   |663    |561     |99      |317     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                  |285    |249     |34      |140     |0       |0       |
|  sdram_top_inst                    |sdram_top                                   |756    |576     |103     |380     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                   |386    |249     |60      |259     |6       |0       |
|      rd_fifo_data                  |fifo_data                                   |140    |80      |18      |113     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |12     |10      |0       |12      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |40     |23      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |31     |23      |0       |31      |0       |0       |
|      wr_fifo_data                  |fifo_data                                   |152    |99      |18      |121     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |20     |20      |0       |19      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |43     |21      |0       |43      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |30     |19      |0       |30      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                  |370    |327     |43      |121     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                 |53     |44      |9       |21      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                 |106    |106     |0       |21      |0       |0       |
|      sdram_init_inst               |sdram_init                                  |45     |41      |4       |23      |0       |0       |
|      sdram_read_inst               |sdram_read                                  |96     |78      |18      |30      |0       |0       |
|      sdram_write_inst              |sdram_write                                 |70     |58      |12      |26      |0       |0       |
|  u_logic                           |cortexm0ds_logic                            |5095   |5039    |56      |1342    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                    |151    |86      |65      |34      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                              |291    |176     |69      |154     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                     |291    |176     |69      |154     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                 |87     |41      |0       |78      |0       |0       |
|        reg_inst                    |register                                    |87     |41      |0       |78      |0       |0       |
|      trigger_inst                  |trigger                                     |204    |135     |69      |76      |0       |0       |
|        bus_inst                    |bus_top                                     |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                     |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                    |123    |86      |37      |50      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       13385  
    #2          2       8018   
    #3          3        561   
    #4          4        596   
    #5        5-10       930   
    #6        11-50      449   
    #7       51-100      33    
    #8       101-500     46    
    #9        >500       16    
  Average     3.08             

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.737712s wall, 1.812500s user + 0.015625s system = 1.828125s CPU (105.2%)

RUN-1004 : used memory is 997 MB, reserved memory is 994 MB, peak memory is 1070 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78608, tnet num: 15643, tinst num: 7903, tnode num: 89448, tedge num: 131449.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.221442s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (72.9%)

RUN-1004 : used memory is 1001 MB, reserved memory is 997 MB, peak memory is 1070 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 15643 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 7 (7 unconstrainted).
TMR-5009 WARNING: No clock constraint on 7 clock net(s): 
		SWCLK_dup_1
		clk_148m_vga_dup_1
		clk_dup_7
		clk_gen_inst/clk0_out
		config_inst_syn_10
		sd_reader/clk
		sdram_top_inst/fifo_ctrl_inst/sys_clk
USR-6122 CRITICAL-WARNING: No clock constraint on PLL clk_gen_inst/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 81f73ed1439c91434be1b9195130ee10fe106d9d705d0b397e26d17d854e9031 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 7903
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 24093, pip num: 182325
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 665
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3174 valid insts, and 485129 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000110101001001100000001
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  27.488619s wall, 103.234375s user + 1.375000s system = 104.609375s CPU (380.6%)

RUN-1004 : used memory is 1103 MB, reserved memory is 1102 MB, peak memory is 1275 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240429_110345.log"
