# Copyright 2026 Serge Rabyking
# SPDX-License-Identifier: Apache-2.0 WITH SHL-2.1
"""Rule 2: params are declared once, per block, and allocated globally.

The test of that rule is the stereo pipeline. Every block is instantiated twice,
from ONE declaration, with no parameter passed to the block and nothing
duplicated in its source -- and the two instances must land at different base
addresses with identical internal layouts. If that is awkward, the allocation is
wrong, so it is tested directly rather than assumed.
"""
from __future__ import annotations

import json

import pytest

from revela.params import (
    BLOCK_ALIGN,
    FIRST_PARAM_OFFSET,
    ID_VERSION_OFFSET,
    AddressAllocator,
    Param,
    ParamSet,
)
from conftest import chain, describe

from revela import designs
from revela.compose import Pipeline
from revela.stream import StreamSpec
from revela.blocks import blacklevel, stats

SPEC = StreamSpec(bit_depth=12)
BLOCKS = [blacklevel, stats]


@pytest.fixture
def stereo() -> Pipeline:
    return designs.build(describe(
        "revela_stereo",
        chain("blacklevel", "stats", prefix="left",
              source="left_in", sink="left_out"),
        chain("blacklevel", "stats", prefix="right",
              source="right_in", sink="right_out"),
        inputs=("left_in", "right_in"), outputs=("left_out", "right_out")))


# --------------------------------------------------------------------------- #
# Instance-based allocation
# --------------------------------------------------------------------------- #

def test_the_same_block_twice_gets_two_bases(stereo):
    """The heart of rule 2: instances get addresses, blocks do not."""
    left = stereo.stage("left.blacklevel")
    right = stereo.stage("right.blacklevel")

    assert left.instance.base != right.instance.base
    # One declaration, shared by both instances -- not a copy.
    assert left.paramset is right.paramset is blacklevel.blacklevel.params


def test_both_instances_have_identical_local_layouts(stereo):
    """A block's internal layout cannot depend on where it was placed."""
    left = stereo.stage("left.blacklevel").instance
    right = stereo.stage("right.blacklevel").instance

    for register in blacklevel.blacklevel.params.registers:
        local = blacklevel.blacklevel.params.offset_of(register.name)
        assert left.address_of(register.name) == left.base + local
        assert right.address_of(register.name) == right.base + local
        assert (right.address_of(register.name)
                - left.address_of(register.name)) == right.base - left.base


def test_block_declarations_hold_no_absolute_address():
    """A block must be describable without knowing where it will live."""
    for register in blacklevel.blacklevel.params.registers:
        assert register.offset < blacklevel.blacklevel.params.size_bytes
    assert blacklevel.blacklevel.params.offset_of("offset_0_0") == FIRST_PARAM_OFFSET


def test_a_block_can_be_allocated_alone_for_a_unit_test():
    """Independent instantiability, the other half of rule 2."""
    allocator = AddressAllocator()
    instance = allocator.allocate("blacklevel", blacklevel.blacklevel.params)
    assert instance.base == 0
    assert instance.address_of("offset_1_1") == FIRST_PARAM_OFFSET + 12


def test_duplicate_instance_paths_are_rejected(stereo):
    with pytest.raises(ValueError, match="already in this pipeline"):
        stereo.add("left.blacklevel", blacklevel.blacklevel)


# --------------------------------------------------------------------------- #
# Layout invariants
# --------------------------------------------------------------------------- #

def test_pipe_is_first_and_at_base_zero(stereo):
    """Convention, not a special case: pipe is allocated like everything else."""
    first = stereo.stages[0]
    assert first.path == "pipe"
    assert first.instance.base == 0
    assert first.paramset.block == "pipe"


def test_every_base_is_power_of_two_aligned(stereo):
    """Alignment is what makes address decode a bit-slice compare."""
    for stage in stereo.stages:
        assert stage.instance.base % BLOCK_ALIGN == 0, (
            f"{stage.path} at 0x{stage.instance.base:04x} is not "
            f"{BLOCK_ALIGN}-byte aligned; decode would need a range comparator")


def test_no_two_blocks_overlap(stereo):
    spans = sorted((s.instance.base, s.instance.base + s.paramset.size_bytes, s.path)
                   for s in stereo.stages)
    for (_, prev_end, prev_path), (start, _, path) in zip(spans, spans[1:]):
        assert prev_end <= start, (
            f"{prev_path} (ends 0x{prev_end:04x}) overlaps {path} "
            f"(starts 0x{start:04x})")


def test_statistics_live_in_a_separate_region(stereo):
    """Statistics are structurally different and are addressed separately."""
    config_top = max(s.instance.base + s.paramset.size_bytes for s in stereo.stages)
    windows = [(base, window)
               for s in stereo.stages
               for window in s.paramset.stats
               for base in [s.instance.stats_bases[window.name]]]

    assert windows, "the stereo pipeline should contain statistics windows"
    for base, window in windows:
        assert base >= stereo.allocator.stats_base > config_top
        # Naturally aligned, so the window decode is a bit-slice compare too.
        assert base % window.size_bytes == 0


def test_statistics_windows_are_double_buffered(stereo):
    """Host reads frame N while frame N+1 accumulates: two buffers, not one."""
    for stage in stereo.stages:
        for window in stage.paramset.stats:
            assert window.size_bytes == window.buffer_bytes * 2
            assert window.buffer_bytes * 8 >= window.words * 4


def test_statistics_windows_do_not_overlap(stereo):
    spans = sorted(
        (s.instance.stats_bases[w.name], s.instance.stats_bases[w.name] + w.size_bytes,
         f"{s.path}.{w.name}")
        for s in stereo.stages for w in s.paramset.stats)
    for (_, prev_end, prev), (start, _, current) in zip(spans, spans[1:]):
        assert prev_end <= start, f"{prev} overlaps {current}"


# --------------------------------------------------------------------------- #
# The emitted register map
# --------------------------------------------------------------------------- #

def test_every_address_in_the_map_is_base_plus_local_offset(stereo):
    for block in stereo.register_map()["blocks"]:
        for register in block["registers"]:
            assert register["address"] == block["base"] + register["offset"]
        assert block["id_version"]["address"] == block["base"] + ID_VERSION_OFFSET


def test_no_address_is_used_twice(stereo):
    seen: dict[int, str] = {}
    for block in stereo.register_map()["blocks"]:
        entries = [(block["id_version"]["address"], "id_version")]
        entries += [(r["address"], r["name"]) for r in block["registers"]]
        for address, name in entries:
            where = f"{block['path']}.{name}"
            assert address not in seen, (
                f"0x{address:04x} is claimed by both {seen[address]} and {where}")
            seen[address] = where


def test_id_version_identifies_the_block_not_the_instance(stereo):
    """Software reads this to prove the bitstream matches what it was built for."""
    blocks = {b["path"]: b for b in stereo.register_map()["blocks"]}
    left, right = blocks["left.blacklevel"], blocks["right.blacklevel"]

    assert left["id"] == right["id"]
    assert left["id_version"]["value"] == right["id_version"]["value"]
    # Distinct block types must not collide on the derived ID.
    ids = {b["block"]: b["id"] for b in blocks.values()}
    assert len(set(ids.values())) == len(ids), f"block ID collision among {ids}"
    # The word packs id in the high half and major.minor in the low half.
    assert left["id_version"]["value"] == (left["id"] << 16) | 0x0100


def test_map_carries_every_declared_description(stereo):
    """Rule 4's paper trail: descriptions reach the map, and so the docs."""
    for block in stereo.register_map()["blocks"]:
        for register in block["registers"]:
            assert register["description"].strip(), (
                f"{block['path']}.{register['name']} has an empty description")


def test_map_round_trips_through_json(stereo, tmp_path):
    path = stereo.write_register_map(tmp_path / "regmap.json")
    assert json.loads(path.read_text()) == stereo.register_map()


def test_map_declares_enough_address_bits(stereo):
    mapping = stereo.register_map()
    top = max(
        max(r["address"] for b in mapping["blocks"] for r in b["registers"]),
        max((w["base"] + w["size_bytes"]
             for b in mapping["blocks"] for w in b["statistics"]), default=0),
    )
    assert top <= (1 << mapping["address_bits"])


# --------------------------------------------------------------------------- #
# Generation follows the allocation
# --------------------------------------------------------------------------- #

def test_each_instance_generates_its_own_modules(stereo):
    """Two eyes must not accidentally share a module and therefore a register."""
    names = stereo.generate().module_names()
    assert "revela_left_blacklevel" in names
    assert "revela_right_blacklevel" in names
    assert len(names) == len(set(names)), f"duplicate module names in {names}"


def test_generated_top_carries_parameter_descriptions():
    """Rule 4: the description written once must appear in the output."""
    pipeline = designs.build(describe("revela_isp", chain("blacklevel")))
    verilog = pipeline.generate().verilog
    # Each register port carries its declared description as a comment, tagged
    # with the CFA colour that element holds -- which the array index alone does
    # not say. The description survives the np2hw trace rather than being
    # replaced by a generic "// register".
    assert "// R: Signed offset ADDED to the pixel" in verilog
    assert "// Gr: Signed offset ADDED to the pixel" in verilog
    # In full, including the part that says what to write.
    assert "Write the negated sensor pedestal" in verilog
    # And the pipeline context keeps its description at the top level.
    assert "Position of the R pixel in the 2x2 CFA tile" in verilog
    # And the address map is stated where a reviewer will see it.
    assert "0x0000  pipe" in verilog


def test_context_is_fanned_out_not_duplicated():
    """One width register per pipeline, not one per block."""
    pipeline = designs.build(describe(
        "revela_stereo",
        chain("blacklevel", "stats", prefix="left",
              source="left_in", sink="left_out"),
        chain("blacklevel", "stats", prefix="right",
              source="right_in", sink="right_out"),
        inputs=("left_in", "right_in"), outputs=("left_out", "right_out")))
    mapping = pipeline.register_map()

    owners = [b["path"] for b in mapping["blocks"]
              if any(r["name"] == "bayer_phase" for r in b["registers"])]
    assert owners == ["pipe"], (
        f"bayer_phase must exist only in the pipe block, found in {owners}")

    consumers = [b["path"] for b in mapping["blocks"]
                 if "bayer_phase" in b["consumes"]]
    assert "left.blacklevel" in consumers and "right.blacklevel" in consumers


def test_unknown_context_signal_is_rejected():
    """A block cannot consume context the pipe block does not provide."""
    from revela.blocks import BAYER, StreamPort, ispblock

    @ispblock(version=(1, 0), description="placeholder",
              consumes=("no_such_signal",),
              inputs=(StreamPort("in", BAYER),),
              outputs=(StreamPort("out", BAYER),),
              params=[Param("x", bits=8, description="placeholder")])
    def broken(pixel, p, ctx, bit_depth):
        return pixel

    pipeline = Pipeline("t", SPEC, 64, 32)
    with pytest.raises(KeyError, match="no_such_signal"):
        pipeline.add("broken", broken)
