<?xml version="1.0" encoding="UTF-8"?>
<config_list>
  <tool_config version="1.0.59" mwdt_version="M-2016.12" />
  <configuration name="BCRs" filename="bcr_contents.txt">
    <string><![CDATA[
	0x4	0xb0141		IDENTITY
	0x60	0x2		BCR_VER
	0x68	0x10		VECBASE_AC_BUILD
	0x6e	0x2		RF_BUILD
	0x72	0x236204	D_CACHE_BUILD
	0x75	0x10304		TIMER_BUILD
	0x76	0x405		AP_BUILD
	0x77	0x246204	I_CACHE_BUILD
	0x78	0x704		ICCM_BUILD
	0x7b	0x20006		MULTIPLY_BUILD
	0x7c	0x3		SWAP_BUILD
	0x7d	0x3		NORM_BUILD
	0x7e	0x2		MINMAX_BUILD
	0x7f	0x303		BARREL_BUILD
	0xc1	0x12047402	ISA_CONFIG
	0xf3	0x1070a01	IRQ_BUILD
	0xff	0x2003		SMART_BUILD
	0x208	0x0		AUX_ICCM
	0x20a	0xf0000000	DMP_PERIPHERAL
]]></string>
  </configuration>
  <configuration name="mw_compiler" filename="ccac.arg">
    <string><![CDATA[
	-arcv2em
	-core1
	-HL
	-Xcode_density
	-Xdiv_rem=radix2
	-Xswap
	-Xbitscan
	-Xmpy_option=wlh5
	-Xshift_assist
	-Xbarrel_shifter
	-Xtimer0
	-Xtimer1
	-Hccm
]]></string>
  </configuration>
  <configuration name="mw_debugger" filename="mdb.arg">
    <string><![CDATA[
	-arcv2em
	-core1
	-chipid=0xb
	-rgf_num_banks=1
	-rgf_num_wr_ports=1
	-Xcode_density
	-Xdiv_rem=radix2
	-Xswap
	-Xbitscan
	-Xmpy_option=wlh5
	-Xshift_assist
	-Xbarrel_shifter
	-Xtimer0
	-Xtimer0_level=1
	-Xtimer1
	-Xtimer1_level=0
	-action_points=2
	-dmp_peripheral
	-smart_stack_entries=8
	-interrupts=10
	-interrupt_priorities=2
	-ext_interrupts=7
	-interrupt_base=0x0
	-dcache=32768,128,4,a
	-dcache_feature=2
	-icache=32768,128,4,a
	-icache_feature=2
	-iccm0_size=0x8000
	-iccm0_base=0x00000000
]]></string>
  </configuration>
  <configuration name="nSIM" filename="nsim.props">
    <string><![CDATA[
	nsim_isa_family=av2em
	nsim_isa_core=1
	arcver=0x41
	chipid=0xb
	nsim_isa_rgf_num_banks=1
	nsim_isa_rgf_num_regs=32
	nsim_isa_rgf_num_wr_ports=1
	nsim_isa_big_endian=0
	nsim_isa_lpc_size=32
	nsim_isa_pc_size=32
	nsim_isa_addr_size=32
	nsim_isa_code_density_option=2
	nsim_isa_div_rem_option=1
	nsim_isa_swap_option=1
	nsim_isa_bitscan_option=1
	nsim_isa_mpy_option=6
	nsim_isa_shift_option=3
	nsim_isa_enable_timer_0=1
	nsim_isa_timer_0_int_level=1
	nsim_isa_enable_timer_1=1
	nsim_isa_timer_1_int_level=0
	nsim_isa_num_actionpoints=2
	nsim_isa_has_dmp_peripheral=1
	nsim_isa_smart_stack_entries=8
	nsim_isa_number_of_interrupts=10
	nsim_isa_number_of_levels=2
	nsim_isa_number_of_external_interrupts=7
	nsim_isa_intvbase_preset=0x0
	dcache=32768,128,4,a
	nsim_isa_dc_feature_level=2
	icache=32768,128,4,a
	nsim_isa_ic_feature_level=2
	iccm0_size=0x8000
	iccm0_base=0x00000000
]]></string>
  </configuration>
  <configuration name="IDE" filename="ide.props">
    <string><![CDATA[
	processor.family=4
	processor.core_version=1
	processor.family_name=arcv2em
	processor.rgf_num_banks=1
	processor.rgf_num_wr_ports=1
	processor.endian=little
	processor.lpc_size=32
	processor.pc_size=32
	processor.addr_size=32
	processor.Xcode_density=1
	processor.Xdiv_rem=radix2
	processor.Xswap=1
	processor.Xbitscan=1
	processor.Xmpy_option=wlh5
	processor.Xshift_assist=1
	processor.Xbarrel_shifter=1
	processor.Xtimer0=1
	processor.Xtimer0_level=1
	processor.Xtimer1=1
	processor.Xtimer1_level=0
	processor.action_points=2
	processor.smart_stack_entries=8
	processor.interrupts=10
	processor.interrupt_priorities=2
	processor.ext_interrupts=7
	processor.interrupt_base=0x0
	processor.dcache.size=32768
	processor.dcache.line_size=128
	processor.dcache.ways=4
	processor.dcache_feature=2
	processor.icache.size=32768
	processor.icache.line_size=128
	processor.icache.ways=4
	processor.icache_feature=2
	processor.Hccm=1
	processor.iccm0_size=0x8000
	processor.iccm0_base=0x00000000
]]></string>
  </configuration>
  <configuration name="architect" filename="architect.txt">
    <string><![CDATA[
	######## Summary of processor build in ARChitect build option format
	######## This is not suitable for input to the ARChitect.
	######## Please use file build_configuration.txt if you wish to invoke
	######## ARChitect with a configuration file.
	-create com.arc.hardware.System.1_0 System
	-create com.arc.hardware.implementation.1_0 System.Implementation
	-create com.arc.hardware.CPU_isle.1_0 System.CPUisle
	-create com.arc.hardware.ARCv2EM.1_0 System.CPUisle.ARCv2EM
	-arcv2em_version 1
	-infer_alu_adder infer	// NO BCR INFO FOR THIS VALUE
	-rgf_impl flip_flops	// NO BCR INFO FOR THIS VALUE
	-code_protection false	// NO BCR INFO FOR THIS VALUE
	-arc_num 1
	-arcv2em true
	-rgf_num_banks 1
	-rgf_banked_regs 32
	-rgf_num_regs 32
	-rgf_wr_ports 1
	-byte_order little
	-lpc_size 32
	-pc_size 32
	-addr_size 32
	-atomic_option false
	-code_density_option true
	-div_rem_option radix2
	-turbo_boost false
	-swap_option true
	-bitscan_option true
	-mpy_option wlh5
	-infer_mpy_wtree instantiate	// NO BCR INFO FOR THIS VALUE
	-shift_option 3
	-timer_0_int_level 1
	-create com.arc.hardware.Timer_0.1_0 "System.CPUisle.ARCv2EM.Timer 0"
	-timer_1_int_level 0
	-create com.arc.hardware.Timer_1.1_0 "System.CPUisle.ARCv2EM.Timer 1"
	-stack_checking false
	-create com.arc.hardware.Debug_Interface.1_0 "System.CPUisle.ARCv2EM.Debug Interface"
	-create com.arc.hardware.JTAG_Interface.1_0 "System.CPUisle.ARCv2EM.JTAG Interface"
	-create com.arc.hardware.SmaRT.1_0 System.CPUisle.ARCv2EM.SmaRT
	-smart_stack_entries 8
	-intvbase_preset 0
	-create com.arc.hardware.Interrupt_Controller.1_0 "System.CPUisle.ARCv2EM.Interrupt Controller"
	-number_of_levels 2
	-number_of_interrupts 10
	-external_interrupts 7
	-firq_option false
	-overload_vectors false
	-create com.arc.hardware.Data_Cache.1_0 "System.CPUisle.ARCv2EM.Data Cache"
	-dc_size 32768
	-dc_ways 4
	-dc_bsize 128
	-dc_feature_level 2
	-create com.arc.hardware.Instruction_Cache.1_0 "System.CPUisle.ARCv2EM.Instruction Cache"
	-ic_size 32768
	-ic_ways 4
	-ic_bsize 128
	-ic_feature_level 2
	-create com.arc.hardware.ICCM0.1_0 System.CPUisle.ARCv2EM.ICCM0
	-iccm0_size 32768
	-iccm0_base 0
	-clock_speed 30
]]></string>
  </configuration>
  <configuration name="assembler_defines" filename="core_config.s">
    <string><![CDATA[
.ifndef __core_config_s
	.define __core_config_s, 1
	.define	core_config_cir_identity,0x000b0141
	.define	core_config_cir_identity_chipid,11
	.define	core_config_cir_identity_arcnum,1
	.define	core_config_cir_identity_arcver,65
	.define	core_config_cir_identity_family,4
	.define	core_config_cir_identity_corever,1
	.define	core_config_bcr_bcr_ver,0x00000002
	.define	core_config_bcr_bcr_ver_version,2
	.define	core_config_bcr_vecbase_ac_build,0x00000010
	.define	core_config_bcr_rf_build,0x00000002
	.define	core_config_bcr_rf_build_version,2
	.define	core_config_bcr_rf_build_p,0
	.define	core_config_bcr_rf_build_e,0
	.define	core_config_bcr_rf_build_r,0
	.define	core_config_bcr_rf_build_b,0
	.define	core_config_bcr_rf_build_d,0
	.define	core_config_bcr_d_cache_build,0x00236204
	.define	core_config_bcr_d_cache_build_version,4
	.define	core_config_bcr_d_cache_build_assoc,2
	.define	core_config_bcr_d_cache_build_capacity,6
	.define	core_config_bcr_d_cache_build_bsize,3
	.define	core_config_bcr_d_cache_build_fl,2
	.define	core_config_bcr_d_cache_build_ioc,0
	.define	core_config_bcr_d_cache_build_cp,0
	.define	core_config_bcr_d_cache_build_u,0
	.define	core_config_bcr_d_cache_build_cycles,0
	.define	core_config_bcr_timer_build,0x00010304
	.define	core_config_bcr_timer_build_sp1,0
	.define	core_config_bcr_timer_build_sp0,0
	.define	core_config_bcr_timer_build_p1,0
	.define	core_config_bcr_timer_build_p0,1
	.define	core_config_bcr_timer_build_st1,0
	.define	core_config_bcr_timer_build_st0,0
	.define	core_config_bcr_timer_build_rtc,0
	.define	core_config_bcr_timer_build_rtsc_ver,1
	.define	core_config_bcr_timer_build_rtsc,0
	.define	core_config_bcr_timer_build_t0,1
	.define	core_config_bcr_timer_build_t1,1
	.define	core_config_bcr_timer_build_version,4
	.define	core_config_bcr_ap_build,0x00000405
	.define	core_config_bcr_ap_build_version,5
	.define	core_config_bcr_ap_build_type,4
	.define	core_config_bcr_i_cache_build,0x00246204
	.define	core_config_bcr_i_cache_build_assoc,2
	.define	core_config_bcr_i_cache_build_version,4
	.define	core_config_bcr_i_cache_build_capacity,6
	.define	core_config_bcr_i_cache_build_bsize,4
	.define	core_config_bcr_i_cache_build_fl,2
	.define	core_config_bcr_i_cache_build_d,0
	.define	core_config_bcr_iccm_build,0x00000704
	.define	core_config_bcr_iccm_build_iccm1_size1,0
	.define	core_config_bcr_iccm_build_iccm0_size1,0
	.define	core_config_bcr_iccm_build_iccm1_size0,0
	.define	core_config_bcr_iccm_build_iccm0_size0,7
	.define	core_config_bcr_iccm_build_version,4
	.define	core_config_bcr_multiply_build,0x00020006
	.define	core_config_bcr_multiply_build_version16x16,2
	.define	core_config_bcr_multiply_build_dsp,0
	.define	core_config_bcr_multiply_build_cyc,0
	.define	core_config_bcr_multiply_build_type,0
	.define	core_config_bcr_multiply_build_version32x32,6
	.define	core_config_bcr_swap_build,0x00000003
	.define	core_config_bcr_swap_build_version,3
	.define	core_config_bcr_norm_build,0x00000003
	.define	core_config_bcr_norm_build_version,3
	.define	core_config_bcr_minmax_build,0x00000002
	.define	core_config_bcr_minmax_build_version,2
	.define	core_config_bcr_barrel_build,0x00000303
	.define	core_config_bcr_barrel_build_version,3
	.define	core_config_bcr_barrel_build_shift_option,3
	.define	core_config_bcr_isa_config,0x12047402
	.define	core_config_bcr_isa_config_d,1
	.define	core_config_bcr_isa_config_c,2
	.define	core_config_bcr_isa_config_l,0
	.define	core_config_bcr_isa_config_n,0
	.define	core_config_bcr_isa_config_a,0
	.define	core_config_bcr_isa_config_b,0
	.define	core_config_bcr_isa_config_addr_size,4
	.define	core_config_bcr_isa_config_lpc_size,7
	.define	core_config_bcr_isa_config_pc_size,4
	.define	core_config_bcr_isa_config_version,2
	.define	core_config_bcr_irq_build,0x01070a01
	.define	core_config_bcr_irq_build_raz,0
	.define	core_config_bcr_irq_build_f,0
	.define	core_config_bcr_irq_build_p,1
	.define	core_config_bcr_irq_build_exts,7
	.define	core_config_bcr_irq_build_irqs,10
	.define	core_config_bcr_irq_build_version,1
	.define	core_config_bcr_smart_build,0x00002003
	.define	core_config_bcr_smart_build_version,3
	.define	core_config_bcr_smart_build_stack_size,8
	.define	core_config_cir_aux_iccm,0x00000000
	.define	core_config_cir_dmp_peripheral,0xf0000000
	.define	core_config_family,4
	.define	core_config_core_version,1
	.define	core_config_family_name,"arcv2em"
	.define	core_config_rgf_num_banks,1
	.define	core_config_rgf_num_wr_ports,1
	.define	core_config_endian,"little"
	.define	core_config_endian_little,1
	.define	core_config_endian_big,0
	.define	core_config_lpc_size,32
	.define	core_config_pc_size,32
	.define	core_config_addr_size,32
	.define	core_config_code_density,1
	.define	core_config_div_rem,"radix2"
	.define	core_config_div_rem_radix2,1
	.define	core_config_swap,1
	.define	core_config_bitscan,1
	.define	core_config_mpy_option,"wlh5"
	.define	core_config_mpy_option_num,6
	.define	core_config_shift_assist,1
	.define	core_config_barrel_shifter,1
	.define	core_config_timer0,1
	.define	core_config_timer0_level,1
	.define	core_config_timer0_vector,16
	.define	core_config_timer1,1
	.define	core_config_timer1_level,0
	.define	core_config_timer1_vector,17
	.define	core_config_action_points,2
	.define	core_config_smart_stack_entries,8
	.define	core_config_interrupts_present,1
	.define	core_config_interrupts_number,10
	.define	core_config_interrupts_priorities,2
	.define	core_config_interrupts_externals,7
	.define	core_config_interrupts,10
	.define	core_config_interrupt_priorities,2
	.define	core_config_ext_interrupts,7
	.define	core_config_interrupts_base,0x0
	.define	core_config_dcache_present,1
	.define	core_config_dcache_size,32768
	.define	core_config_dcache_line_size,128
	.define	core_config_dcache_ways,4
	.define	core_config_dcache_feature,2
	.define	core_config_icache_present,1
	.define	core_config_icache_size,32768
	.define	core_config_icache_line_size,128
	.define	core_config_icache_ways,4
	.define	core_config_icache_feature,2
	.define	core_config_iccm_present,1
	.define	core_config_iccm0_present,1
	.define	core_config_iccm_size,0x8000
	.define	core_config_iccm0_size,0x8000
	.define	core_config_iccm_base,0x00000000
	.define	core_config_iccm0_base,0x00000000
	.define	core_config_clock_speed,30
.endif ; __core_config_s

]]></string>
  </configuration>
  <configuration name="C_defines" filename="core_config.h">
    <string><![CDATA[
#ifndef __core_config_h
	#define __core_config_h  1
	#define	core_config_cir_identity	0x000b0141
	#define	core_config_cir_identity_chipid	11
	#define	core_config_cir_identity_arcnum	1
	#define	core_config_cir_identity_arcver	65
	#define	core_config_cir_identity_family	4
	#define	core_config_cir_identity_corever	1
	#define	core_config_bcr_bcr_ver	0x00000002
	#define	core_config_bcr_bcr_ver_version	2
	#define	core_config_bcr_vecbase_ac_build	0x00000010
	#define	core_config_bcr_rf_build	0x00000002
	#define	core_config_bcr_rf_build_version	2
	#define	core_config_bcr_rf_build_p	0
	#define	core_config_bcr_rf_build_e	0
	#define	core_config_bcr_rf_build_r	0
	#define	core_config_bcr_rf_build_b	0
	#define	core_config_bcr_rf_build_d	0
	#define	core_config_bcr_d_cache_build	0x00236204
	#define	core_config_bcr_d_cache_build_version	4
	#define	core_config_bcr_d_cache_build_assoc	2
	#define	core_config_bcr_d_cache_build_capacity	6
	#define	core_config_bcr_d_cache_build_bsize	3
	#define	core_config_bcr_d_cache_build_fl	2
	#define	core_config_bcr_d_cache_build_ioc	0
	#define	core_config_bcr_d_cache_build_cp	0
	#define	core_config_bcr_d_cache_build_u	0
	#define	core_config_bcr_d_cache_build_cycles	0
	#define	core_config_bcr_timer_build	0x00010304
	#define	core_config_bcr_timer_build_sp1	0
	#define	core_config_bcr_timer_build_sp0	0
	#define	core_config_bcr_timer_build_p1	0
	#define	core_config_bcr_timer_build_p0	1
	#define	core_config_bcr_timer_build_st1	0
	#define	core_config_bcr_timer_build_st0	0
	#define	core_config_bcr_timer_build_rtc	0
	#define	core_config_bcr_timer_build_rtsc_ver	1
	#define	core_config_bcr_timer_build_rtsc	0
	#define	core_config_bcr_timer_build_t0	1
	#define	core_config_bcr_timer_build_t1	1
	#define	core_config_bcr_timer_build_version	4
	#define	core_config_bcr_ap_build	0x00000405
	#define	core_config_bcr_ap_build_version	5
	#define	core_config_bcr_ap_build_type	4
	#define	core_config_bcr_i_cache_build	0x00246204
	#define	core_config_bcr_i_cache_build_assoc	2
	#define	core_config_bcr_i_cache_build_version	4
	#define	core_config_bcr_i_cache_build_capacity	6
	#define	core_config_bcr_i_cache_build_bsize	4
	#define	core_config_bcr_i_cache_build_fl	2
	#define	core_config_bcr_i_cache_build_d	0
	#define	core_config_bcr_iccm_build	0x00000704
	#define	core_config_bcr_iccm_build_iccm1_size1	0
	#define	core_config_bcr_iccm_build_iccm0_size1	0
	#define	core_config_bcr_iccm_build_iccm1_size0	0
	#define	core_config_bcr_iccm_build_iccm0_size0	7
	#define	core_config_bcr_iccm_build_version	4
	#define	core_config_bcr_multiply_build	0x00020006
	#define	core_config_bcr_multiply_build_version16x16	2
	#define	core_config_bcr_multiply_build_dsp	0
	#define	core_config_bcr_multiply_build_cyc	0
	#define	core_config_bcr_multiply_build_type	0
	#define	core_config_bcr_multiply_build_version32x32	6
	#define	core_config_bcr_swap_build	0x00000003
	#define	core_config_bcr_swap_build_version	3
	#define	core_config_bcr_norm_build	0x00000003
	#define	core_config_bcr_norm_build_version	3
	#define	core_config_bcr_minmax_build	0x00000002
	#define	core_config_bcr_minmax_build_version	2
	#define	core_config_bcr_barrel_build	0x00000303
	#define	core_config_bcr_barrel_build_version	3
	#define	core_config_bcr_barrel_build_shift_option	3
	#define	core_config_bcr_isa_config	0x12047402
	#define	core_config_bcr_isa_config_d	1
	#define	core_config_bcr_isa_config_c	2
	#define	core_config_bcr_isa_config_l	0
	#define	core_config_bcr_isa_config_n	0
	#define	core_config_bcr_isa_config_a	0
	#define	core_config_bcr_isa_config_b	0
	#define	core_config_bcr_isa_config_addr_size	4
	#define	core_config_bcr_isa_config_lpc_size	7
	#define	core_config_bcr_isa_config_pc_size	4
	#define	core_config_bcr_isa_config_version	2
	#define	core_config_bcr_irq_build	0x01070a01
	#define	core_config_bcr_irq_build_raz	0
	#define	core_config_bcr_irq_build_f	0
	#define	core_config_bcr_irq_build_p	1
	#define	core_config_bcr_irq_build_exts	7
	#define	core_config_bcr_irq_build_irqs	10
	#define	core_config_bcr_irq_build_version	1
	#define	core_config_bcr_smart_build	0x00002003
	#define	core_config_bcr_smart_build_version	3
	#define	core_config_bcr_smart_build_stack_size	8
	#define	core_config_cir_aux_iccm	0x00000000
	#define	core_config_cir_dmp_peripheral	0xf0000000
	#define	core_config_family	4
	#define	core_config_core_version	1
	#define	core_config_family_name	"arcv2em"
	#define	core_config_rgf_num_banks	1
	#define	core_config_rgf_num_wr_ports	1
	#define	core_config_endian	"little"
	#define	core_config_endian_little	1
	#define	core_config_endian_big	0
	#define	core_config_lpc_size	32
	#define	core_config_pc_size	32
	#define	core_config_addr_size	32
	#define	core_config_code_density	1
	#define	core_config_div_rem	"radix2"
	#define	core_config_div_rem_radix2	1
	#define	core_config_swap	1
	#define	core_config_bitscan	1
	#define	core_config_mpy_option	"wlh5"
	#define	core_config_mpy_option_num	6
	#define	core_config_shift_assist	1
	#define	core_config_barrel_shifter	1
	#define	core_config_timer0	1
	#define	core_config_timer0_level	1
	#define	core_config_timer0_vector	16
	#define	core_config_timer1	1
	#define	core_config_timer1_level	0
	#define	core_config_timer1_vector	17
	#define	core_config_action_points	2
	#define	core_config_smart_stack_entries	8
	#define	core_config_interrupts_present	1
	#define	core_config_interrupts_number	10
	#define	core_config_interrupts_priorities	2
	#define	core_config_interrupts_externals	7
	#define	core_config_interrupts	10
	#define	core_config_interrupt_priorities	2
	#define	core_config_ext_interrupts	7
	#define	core_config_interrupts_base	0x0
	#define	core_config_dcache_present	1
	#define	core_config_dcache_size	32768
	#define	core_config_dcache_line_size	128
	#define	core_config_dcache_ways	4
	#define	core_config_dcache_feature	2
	#define	core_config_icache_present	1
	#define	core_config_icache_size	32768
	#define	core_config_icache_line_size	128
	#define	core_config_icache_ways	4
	#define	core_config_icache_feature	2
	#define	core_config_iccm_present	1
	#define	core_config_iccm0_present	1
	#define	core_config_iccm_size	0x8000
	#define	core_config_iccm0_size	0x8000
	#define	core_config_iccm_base	0x00000000
	#define	core_config_iccm0_base	0x00000000
	#define	core_config_clock_speed	30
#endif /* __core_config_h */

]]></string>
  </configuration>
  <configuration name="core" filename="core.props">
    <string><![CDATA[
	core_config.cir.identity=0x000b0141
	core_config.cir.identity.chipid=11
	core_config.cir.identity.arcnum=1
	core_config.cir.identity.arcver=65
	core_config.cir.identity.family=4
	core_config.cir.identity.corever=1
	core_config.bcr.bcr_ver=0x00000002
	core_config.bcr.bcr_ver.version=2
	core_config.bcr.vecbase_ac_build=0x00000010
	core_config.bcr.rf_build=0x00000002
	core_config.bcr.rf_build.version=2
	core_config.bcr.rf_build.p=0
	core_config.bcr.rf_build.e=0
	core_config.bcr.rf_build.r=0
	core_config.bcr.rf_build.b=0
	core_config.bcr.rf_build.d=0
	core_config.bcr.d_cache_build=0x00236204
	core_config.bcr.d_cache_build.version=4
	core_config.bcr.d_cache_build.assoc=2
	core_config.bcr.d_cache_build.capacity=6
	core_config.bcr.d_cache_build.bsize=3
	core_config.bcr.d_cache_build.fl=2
	core_config.bcr.d_cache_build.ioc=0
	core_config.bcr.d_cache_build.cp=0
	core_config.bcr.d_cache_build.u=0
	core_config.bcr.d_cache_build.cycles=0
	core_config.bcr.timer_build=0x00010304
	core_config.bcr.timer_build.sp1=0
	core_config.bcr.timer_build.sp0=0
	core_config.bcr.timer_build.p1=0
	core_config.bcr.timer_build.p0=1
	core_config.bcr.timer_build.st1=0
	core_config.bcr.timer_build.st0=0
	core_config.bcr.timer_build.rtc=0
	core_config.bcr.timer_build.rtsc_ver=1
	core_config.bcr.timer_build.rtsc=0
	core_config.bcr.timer_build.t0=1
	core_config.bcr.timer_build.t1=1
	core_config.bcr.timer_build.version=4
	core_config.bcr.ap_build=0x00000405
	core_config.bcr.ap_build.version=5
	core_config.bcr.ap_build.type=4
	core_config.bcr.i_cache_build=0x00246204
	core_config.bcr.i_cache_build.assoc=2
	core_config.bcr.i_cache_build.version=4
	core_config.bcr.i_cache_build.capacity=6
	core_config.bcr.i_cache_build.bsize=4
	core_config.bcr.i_cache_build.fl=2
	core_config.bcr.i_cache_build.d=0
	core_config.bcr.iccm_build=0x00000704
	core_config.bcr.iccm_build.iccm1_size1=0
	core_config.bcr.iccm_build.iccm0_size1=0
	core_config.bcr.iccm_build.iccm1_size0=0
	core_config.bcr.iccm_build.iccm0_size0=7
	core_config.bcr.iccm_build.version=4
	core_config.bcr.multiply_build=0x00020006
	core_config.bcr.multiply_build.version16x16=2
	core_config.bcr.multiply_build.dsp=0
	core_config.bcr.multiply_build.cyc=0
	core_config.bcr.multiply_build.type=0
	core_config.bcr.multiply_build.version32x32=6
	core_config.bcr.swap_build=0x00000003
	core_config.bcr.swap_build.version=3
	core_config.bcr.norm_build=0x00000003
	core_config.bcr.norm_build.version=3
	core_config.bcr.minmax_build=0x00000002
	core_config.bcr.minmax_build.version=2
	core_config.bcr.barrel_build=0x00000303
	core_config.bcr.barrel_build.version=3
	core_config.bcr.barrel_build.shift_option=3
	core_config.bcr.isa_config=0x12047402
	core_config.bcr.isa_config.d=1
	core_config.bcr.isa_config.c=2
	core_config.bcr.isa_config.l=0
	core_config.bcr.isa_config.n=0
	core_config.bcr.isa_config.a=0
	core_config.bcr.isa_config.b=0
	core_config.bcr.isa_config.addr_size=4
	core_config.bcr.isa_config.lpc_size=7
	core_config.bcr.isa_config.pc_size=4
	core_config.bcr.isa_config.version=2
	core_config.bcr.irq_build=0x01070a01
	core_config.bcr.irq_build.raz=0
	core_config.bcr.irq_build.f=0
	core_config.bcr.irq_build.p=1
	core_config.bcr.irq_build.exts=7
	core_config.bcr.irq_build.irqs=10
	core_config.bcr.irq_build.version=1
	core_config.bcr.smart_build=0x00002003
	core_config.bcr.smart_build.version=3
	core_config.bcr.smart_build.stack_size=8
	core_config.cir.aux_iccm=0x00000000
	core_config.cir.dmp_peripheral=0xf0000000
	core_config.family=4
	core_config.core_version=1
	core_config.family_name=arcv2em
	core_config.rgf_num_banks=1
	core_config.rgf_num_wr_ports=1
	core_config.endian=little
	core_config.endian_little=1
	core_config.endian_big=0
	core_config.lpc_size=32
	core_config.pc_size=32
	core_config.addr_size=32
	core_config.code_density=1
	core_config.div_rem=radix2
	core_config.div_rem_radix2=1
	core_config.swap=1
	core_config.bitscan=1
	core_config.mpy_option=wlh5
	core_config.mpy_option_num=6
	core_config.shift_assist=1
	core_config.barrel_shifter=1
	core_config.timer0=1
	core_config.timer0_level=1
	core_config.timer0.vector=16
	core_config.timer1=1
	core_config.timer1_level=0
	core_config.timer1.vector=17
	core_config.action_points=2
	core_config.smart_stack_entries=8
	core_config.interrupts.present=1
	core_config.interrupts.number=10
	core_config.interrupts.priorities=2
	core_config.interrupts.externals=7
	core_config.interrupts=10
	core_config.interrupt_priorities=2
	core_config.ext_interrupts=7
	core_config.interrupts.base=0x0
	core_config.dcache.present=1
	core_config.dcache.size=32768
	core_config.dcache.line_size=128
	core_config.dcache.ways=4
	core_config.dcache_feature=2
	core_config.icache.present=1
	core_config.icache.size=32768
	core_config.icache.line_size=128
	core_config.icache.ways=4
	core_config.icache_feature=2
	core_config.iccm.present=1
	core_config.iccm0.present=1
	core_config.iccm.size=0x8000
	core_config.iccm0.size=0x8000
	core_config.iccm.base=0x00000000
	core_config.iccm0.base=0x00000000
	core_config.clock_speed=30
]]></string>
  </configuration>
  <configuration name="gcc_compiler" filename="gcc.arg">
    <string><![CDATA[
	-mcpu=em4_dmips
	-mlittle-endian
	-mcode-density
	-mdiv-rem
	-mswap
	-mnorm
	-mmpy-option=6
	-mbarrel-shifter
	--param l1-cache-size=32768
	--param l1-cache-line-size=128
]]></string>
  </configuration>
  <configuration name="linker_command_file" filename="link_cmd.txt">
    <string><![CDATA[
# SYSTEM memory regions indicate where external memory might be located.
#   The TCF has no specific knowledge of whether SYSTEM regions contain
#   external memory or not.
# CCMWRAP memory regions indicate unusable portions of the address space
#   due to CCM memory wrapping into upper addresses beyond its size

MEMORY {
    ICCM0   : ORIGIN = 0x00000000, LENGTH = 0x00008000
#   CCMWRAP0: ORIGIN = 0x00008000, LENGTH = 0x0fff8000
    SYSTEM0 : ORIGIN = 0x10000000, LENGTH = 0xe0000000
    DMP     : ORIGIN = 0xf0000000, LENGTH = 0x10000000
    }
SECTIONS {
    GROUP: {
        .vectors (TEXT) SIZE(DEFINED _IVTSIZE?_IVTSIZE:132): {}
	.text? : { *('.text$crt*') }
        * (TEXT): {}
    	* (LIT): {}
	} > ICCM0

    GROUP: {
	/* _SDA_BASE_ computed implicitly */
        .sdata?: {}
        .sbss?: {}
        * (DATA): {}
        * (BSS): {}
       .stack ALIGN(4) SIZE(DEFINED _STACKSIZE?_STACKSIZE:65536): {}
       .heap? ALIGN(4) SIZE(DEFINED _HEAPSIZE?_HEAPSIZE:0): {}
	} > SYSTEM0
    }

]]></string>
  </configuration>
  <configuration name="gnu_linker_command_file" filename="memory.x">
    <string><![CDATA[
MEMORY {
    ICCM0    : ORIGIN = 0x00000000, LENGTH = 0x00008000
    CCMWRAP0 : ORIGIN = 0x00008000, LENGTH = 0x0fff8000
    SYSTEM0  : ORIGIN = 0x10000000, LENGTH = 0xe0000000
    DMP      : ORIGIN = 0xf0000000, LENGTH = 0x10000000
    }
REGION_ALIAS("startup", ICCM0)
REGION_ALIAS("text", ICCM0)
REGION_ALIAS("data", SYSTEM0)
REGION_ALIAS("sdata", SYSTEM0)
PROVIDE (__stack_top = (0xefffffff & -4 ));
PROVIDE (__end_heap =  (0xefffffff ));
]]></string>
  </configuration>
</config_list>

