<p><a class="confluence-userlink user-mention" data-account-id="624b374545ece00069cca858" href="https://arterisip.atlassian.net/wiki/people/624b374545ece00069cca858?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Ben Chen (Deactivated)</a> :</p><p style=""><span style="color: inherit;">Below is the task breakdown from our meeting yesterday.  Please add time estimates as appropriate in man days as well as anything I might have missed.</span></p><p style=""><span style="color: inherit;"> </span><a class="confluence-userlink user-mention" data-account-id="624b36daed4d6b0070161eea" href="https://arterisip.atlassian.net/wiki/people/624b36daed4d6b0070161eea?ref=confluence" target="_blank" data-linked-resource-id="754406" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Federico Angiolini</a>, <a class="confluence-userlink user-mention" data-account-id="624b3717f813eb00692cb199" href="https://arterisip.atlassian.net/wiki/people/624b3717f813eb00692cb199?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mokhtar Hirech (Deactivated)</a> :</p><p style="">Below is a fleshed-out list of tasks, may still need some work.</p><p><br/></p><p style=""><strong><span style="color: inherit;">Scheme 2, </span><span style="color: inherit;">Maestro tasks</span></strong></p><p style=""><span style="color: inherit;">- Data model</span></p><ul style="list-style-type: square;"><li style=""><span style="color: inherit;">Need to support 4-ported adapter (Symphony) and 3-ported adapter (Ncore). These will be based on standard 2-ported adapters, but need some gluework to stick together. Agile S/M</span><ul style="list-style-type: square;"><li style=""><span style="color: inherit;"><span style="color: inherit;">Note: this is for now the only case where we would need such an adapter. In the future, there could also be a </span></span>hierarchical address adapter that could share the infrastructure, unless we implement it like the Multicast Station (i.e. as an initiator + target).</li><li style="">Could need to add &quot;vertical splitting&quot; of an adapter as a native concept, like for async adapters (MAES-2030). Agile S</li></ul></li></ul><p><span style="color: inherit;">- Checkers</span></p><ul style="list-style-type: square;"><li><span style="color: inherit;">Need additional checks and intelligence to ensure the adapters on each network have joint lifetime and are placed on the same domain boundary. The checker needs to run before/at route creation, as well as a validation step afterwards. Agile S/M</span><ul style="list-style-type: square;"><li><span style="color: inherit;">Probably also requires some GUI hints, Agile S</span></li></ul></li></ul><p style=""><span style="color: inherit;">-<span> </span><span style="color: inherit;" class="mark9w3bvsxhk">Power</span>-aware automation</span></p><ul><li style=""><span style="color: inherit;">ARTG may need to evaluate extra constraints given by the user. For example: 3 independent power domains A, B, C; communication is needed between A and C; can the ARTG route via B (which could be switched off independently?)? What if there is no other path available (A and C not abutting)? Agile S to Agile L depending on how much we narrow down the flexibility</span></li><li style=""><span style="color: inherit;">ARTG needs to be aware of power domain boundaries to be able to route packets compatibly. Example: 3 independent power domains A, B, C; A communicates with C; if requests go A → B → C but responses come directly C → A, the adapter cannot be inserted. (This said, power adapters may be inserted by independent logic). Agile M</span></li><li style=""><span style="color: inherit;">Configuration network insertion: needs to abide by the same constraints as ARTG, but problem is easier because the topology is chosen by Maestro. Agile S/M</span></li><li style=""><span style="color: inherit;"><span style="color: inherit;" class="mark9w3bvsxhk">Power</span><span> </span>management insertion: need to refactor some code (currently in the mapper), and then extend it, to automate the insertion of PMAs and PMUs, and connectivity therein (Q Channels, etc.). Agile M</span></li><li style=""><span style="color: inherit;">Adapter insertion: need to insert automatically the proper adapters on domain boundaries.</span><ul><li style=""><span style="color: inherit;">For ARTG-generated topologies or CSR network: Agile S</span></li><li style=""><span style="color: inherit;">For user-generated topologies: there may not even be a valid spot to insert adapters. UX may be needed to explain to the user and/or fix. Agile M/L</span></li></ul></li></ul><p style=""><span style="color: inherit;">-<span> </span><span style="color: inherit;" class="mark9w3bvsxhk">Power</span>-aware route-based GUI editing</span></p><ul><li style=""><span style="color: inherit;">Optional intelligence to constrain routing to be compatible with power constraints. Agile M</span></li></ul><p style=""><span style="color: inherit;">- Mapping</span></p><ul><li style=""><span style="color: inherit;">Need to handle two objects (&quot;horizontal&quot; adapters) and map them into another (4-ported adapter) or another two (&quot;vertical&quot; adapter pieces). This is not an issue if we don't need to expose post-mapping parameters of the object. Agile S if all post-mapping parameters can be exposed in pre.</span></li></ul><p style=""><span style="color: inherit;">- Gen_collateral</span></p><ul><li style=""><span style="color: inherit;">Need to handle two objects (&quot;horizontal&quot; adapters) and map them into another two (&quot;vertical&quot; adapter pieces), unless done with ADM support. Agile S?</span></li></ul><p style=""><span style="color: inherit;"> </span></p><p style=""><strong><span style="color: inherit;">Scheme 3, </span><span style="color: inherit;">Maestro Tasks</span></strong></p><p style=""><span style="color: inherit;">- Data Model</span></p><ul><li style=""><span style="color: inherit;">Add power ports to interface units (ATUs + will need to see which unit in the case of Ncore: NcoreUnit or packetizer?). Agile S</span></li></ul><p><span style="color: inherit;">- Checkers</span></p><ul><li><span style="color: inherit;">Trivial, Agile XS</span></li></ul><p style=""><span style="color: inherit;">- Automation</span></p><p style=""><span style="color: inherit;">   -<span> </span><span style="color: inherit;" class="mark9w3bvsxhk">Power</span>-aware ARTG</span></p><ul><li><span style="color: inherit;">ARTG may need to evaluate extra constraints given by the user. For example: 3 independent power domains A, B, C; communication is needed between A and C; can the ARTG route via B (which could be switched off independently?)? What if there is no other path available (A and C not abutting)? Agile S to Agile L depending on how much we narrow down the flexibility.</span></li><li><span style="color: inherit;">Configuration network insertion: needs to abide by the same constraints as ARTG, but problem is easier because the topology is chosen by Maestro. Agile S</span></li><li><span style="color: inherit;"><span style="color: inherit;" class="mark9w3bvsxhk">Power</span><span> </span>management insertion: need to refactor some code (currently in the mapper), and then extend it, to automate the insertion of PMAs and PMUs, and connectivity therein (Q Channels, etc.). Agile M</span></li></ul><p style=""><span style="color: inherit;">-<span> </span><span style="color: inherit;" class="mark9w3bvsxhk">Power</span>-aware route-based GUI editing</span></p><ul><li><span style="color: inherit;">Optional intelligence to constrain routing to be compatible with power constraints. Agile S</span></li></ul><p style=""><span style="color: inherit;">- </span><span style="color: inherit;"> Mapping</span></p><ul><li><span style="color: inherit;letter-spacing: 0.0px;">Extra ATU parameters to be expected. Definitely a</span>nother PAM table entry with an<span style="color: inherit;"> array of<span> </span><span style="color: inherit;" class="mark9w3bvsxhk">power</span><span> </span>domains. Agile S</span></li></ul><p style=""><span style="color: inherit;">- Gen_collateral</span></p><ul><li>No changes?</li></ul>