
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.093574                       # Number of seconds simulated
sim_ticks                                 93573791277                       # Number of ticks simulated
final_tick                               606182994165                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 167456                       # Simulator instruction rate (inst/s)
host_op_rate                                   213623                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1869893                       # Simulator tick rate (ticks/s)
host_mem_usage                               67344512                       # Number of bytes of host memory used
host_seconds                                 50042.32                       # Real time elapsed on the host
sim_insts                                  8379909705                       # Number of instructions simulated
sim_ops                                   10690200469                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2721920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1150080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1707392                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1590528                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       900736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      2750080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1716608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1146880                       # Number of bytes read from this memory
system.physmem.bytes_read::total             13723648                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39424                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4165248                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4165248                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        21265                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8985                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13339                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        12426                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         7037                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        21485                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        13411                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         8960                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                107216                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           32541                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                32541                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        57452                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     29088487                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        56084                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12290621                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        47877                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     18246477                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        49245                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16997580                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        51980                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      9625943                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        54716                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     29389426                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        47877                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     18344966                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        56084                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     12256423                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               146661237                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        57452                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        56084                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        47877                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        49245                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        51980                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        54716                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        47877                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        56084                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             421315                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44512977                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44512977                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44512977                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        57452                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     29088487                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        56084                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12290621                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        47877                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     18246477                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        49245                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16997580                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        51980                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      9625943                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        54716                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     29389426                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        47877                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     18344966                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        56084                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     12256423                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              191174214                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus0.numCycles               224397582                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        17523451                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     15811803                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       921466                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      6545810                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         6275675                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          969764                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        40847                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185833091                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             110264007                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           17523451                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      7245439                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             21808887                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        2880912                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4045576                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         10668540                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       926154                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    213623968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.605580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.933819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       191815081     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          779361      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1594223      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          664223      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3631245      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3224496      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          629087      0.29%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1306118      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9980134      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    213623968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078091                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.491378                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184839675                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5050282                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         21730064                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        68023                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       1935918                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      1538372                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          496                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     129305945                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2726                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       1935918                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       185023480                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3525805                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       946122                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         21623979                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       568658                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     129239486                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           85                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        239925                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       208170                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2941                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    151725821                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608766536                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608766536                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    134722847                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        17002957                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        15011                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         7578                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1444253                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     30512858                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     15437051                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       138970                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       743438                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         128991455                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        15057                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        124103807                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        63365                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      9824719                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     23460199                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           78                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    213623968                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.580945                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.378602                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    169560232     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     13168411      6.16%     85.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10840885      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      4677497      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5930937      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      5758915      2.70%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3268352      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       257212      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       161527      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    213623968                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         314345     11.08%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2451870     86.42%     97.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        71059      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     77846640     62.73%     62.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1083215      0.87%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         7432      0.01%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     29763163     23.98%     87.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     15403357     12.41%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     124103807                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.553053                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            2837274                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022862                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    464732221                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    138834393                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    123048712                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     126941081                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       221892                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1164815                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          488                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         3168                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        91715                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads        11009                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       1935918                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3208604                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       159331                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    129006595                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1382                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     30512858                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     15437051                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         7579                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        109294                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           79                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         3168                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       539109                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       540784                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1079893                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    123235152                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     29661111                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       868655                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   83                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            45063141                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        16145642                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          15402030                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.549182                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             123052582                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            123048712                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         66447194                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        130893397                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.548351                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507644                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    117516368                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     11503076                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        14979                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       941693                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    211688050                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.555139                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.378927                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    169097571     79.88%     79.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15521755      7.33%     87.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7291546      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      7212326      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      1960806      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      8397088      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       626315      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       457155      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1123488      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    211688050                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     117516368                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              44693368                       # Number of memory references committed
system.switch_cpus0.commit.loads             29348035                       # Number of loads committed
system.switch_cpus0.commit.membars               7478                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          15518718                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        104500046                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1138202                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1123488                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           339583707                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          259975009                       # The number of ROB writes
system.switch_cpus0.timesIdled                4080708                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               10773614                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            117516368                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.243976                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.243976                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.445638                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.445638                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609280972                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      142887643                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      154009153                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         14956                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  48                       # Number of system calls
system.switch_cpus1.numCycles               224397582                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18587554                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15209898                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1812804                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7635629                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7310782                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1920410                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        82556                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    178915888                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             103959475                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18587554                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9231192                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             21691426                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4951746                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3825020                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         10944902                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1814903                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    207547657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.615127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.958253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       185856231     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1005586      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1602099      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2175072      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2235924      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1893392      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1067279      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1577837      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10134237      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    207547657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082833                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.463283                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       177099127                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5657152                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         21652668                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23746                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3114961                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3058700                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          363                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     127572258                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1928                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3114961                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       177581261                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1196296                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3348463                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21200401                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1106272                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     127532147                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          142                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        149588                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       483041                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    177947690                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    593315591                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    593315591                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154288203                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        23659474                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        31548                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16380                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3295276                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     11934385                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6469730                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        76163                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1576065                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         127389956                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        31660                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        120970012                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        16572                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     14097754                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     33776014                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1072                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    207547657                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582854                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.273477                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    156341511     75.33%     75.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21076482     10.16%     85.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10654880      5.13%     90.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8038070      3.87%     94.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6324136      3.05%     97.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2564102      1.24%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1598358      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       838586      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       111532      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    207547657                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          23394     11.65%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         74371     37.03%     48.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       103063     51.32%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    101738977     84.10%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1808219      1.49%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15165      0.01%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     10957999      9.06%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6449652      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     120970012                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.539088                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             200828                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001660                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    449705081                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    141519870                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    119166175                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     121170840                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       246548                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      1911478                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          107                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          503                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        93563                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3114961                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         947348                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       106683                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    127421751                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         6745                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     11934385                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6469730                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16383                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         90195                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          503                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1054380                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1020983                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2075363                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    119309726                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     10309122                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1660286                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  135                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            16758522                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        16950119                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6449400                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.531689                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             119166412                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            119166175                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         68405058                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        184343166                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.531049                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371075                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     89939728                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    110669461                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     16752319                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        30588                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1835722                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    204432696                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.541349                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.389937                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    159017198     77.78%     77.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22520940     11.02%     88.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8495246      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4052014      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3429410      1.68%     96.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1957331      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1705632      0.83%     98.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       775500      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2479425      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    204432696                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     89939728                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     110669461                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16399074                       # Number of memory references committed
system.switch_cpus1.commit.loads             10022907                       # Number of loads committed
system.switch_cpus1.commit.membars              15260                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15958593                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         99711929                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2278913                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2479425                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           329374427                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          257958574                       # The number of ROB writes
system.switch_cpus1.timesIdled                2708150                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               16849925                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           89939728                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            110669461                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     89939728                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.494977                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.494977                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.400805                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.400805                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       536978961                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      165995617                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      118258167                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         30560                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  22                       # Number of system calls
system.switch_cpus2.numCycles               224397582                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        17113715                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     15275376                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1359031                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     11343808                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11157778                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1026074                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        40799                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    180729647                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              97204028                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           17113715                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12183852                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             21663630                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        4464724                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2551835                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         10931033                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1334102                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    208043145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.523496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.766235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       186379515     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3301453      1.59%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1665247      0.80%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3263818      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1048361      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3018623      1.45%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          476738      0.23%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          775810      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         8113580      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    208043145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.076265                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.433178                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       178484007                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4838864                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         21620966                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        17287                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3082017                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1621446                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        16016                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     108737433                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        30458                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3082017                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       178735419                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        2913346                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1165769                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         21394063                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       752527                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     108586117                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          134                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         84033                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       604246                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    142306214                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    492116973                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    492116973                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    115431951                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        26874263                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        14575                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         7375                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1625654                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19569671                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      3185397                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        20220                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       726420                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         108024008                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        14627                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        101153250                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        64866                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     19470160                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     39902960                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          106                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    208043145                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.486213                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.098704                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    163674347     78.67%     78.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     14010479      6.73%     85.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     14798412      7.11%     92.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8635694      4.15%     96.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      4438289      2.13%     98.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1112860      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1316147      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        30809      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        26108      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    208043145                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         169128     57.35%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         68521     23.23%     80.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        57262     19.42%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     79324096     78.42%     78.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       793106      0.78%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         7201      0.01%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     17870299     17.67%     96.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      3158548      3.12%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     101153250                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.450777                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             294911                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002915                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    410709422                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    127509050                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     98592340                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     101448161                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        79227                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3971066                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          102                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          265                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        78951                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3082017                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1920657                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        94567                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    108038714                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         7951                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19569671                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      3185397                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         7374                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         36267                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         1601                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          265                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       915672                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       525879                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1441551                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     99876005                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     17618317                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1277245                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   79                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20776704                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        15182914                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           3158387                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.445085                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              98614551                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             98592340                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         59655838                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        129936604                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.439365                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.459115                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     78547350                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     88432064                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     19610594                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        14521                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1350469                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    204961128                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.431458                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.302376                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    172033493     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     12934338      6.31%     90.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8312970      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2618683      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4342863      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       846445      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       537380      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       491868      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2843088      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    204961128                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     78547350                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      88432064                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18705051                       # Number of memory references committed
system.switch_cpus2.commit.loads             15598605                       # Number of loads committed
system.switch_cpus2.commit.membars               7246                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          13568451                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         77282302                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1105966                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2843088                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           310160412                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          219169758                       # The number of ROB writes
system.switch_cpus2.timesIdled                4010459                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               16354437                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           78547350                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             88432064                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     78547350                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.856845                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.856845                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.350037                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.350037                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       464240861                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      128456120                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      115485835                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         14506                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  46                       # Number of system calls
system.switch_cpus3.numCycles               224397582                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        18335791                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     15029647                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1796406                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      7724806                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7179518                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1886993                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        81077                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    175323125                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             104233016                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           18335791                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9066511                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             22938542                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5075023                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5297398                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         10797894                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1783598                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    206809564                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.616440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.967529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       183871022     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2485875      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2861590      1.38%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         1584862      0.77%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1842000      0.89%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1006354      0.49%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          680520      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1779519      0.86%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        10697822      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    206809564                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081711                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.464502                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       173913516                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6733171                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         22760689                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       168543                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3233642                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      2981920                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        16857                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     127282799                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        84727                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3233642                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       174177486                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        2257274                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3726953                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         22676712                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       737494                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     127207084                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          223                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        192116                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       344515                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    176774950                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    592349078                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    592349078                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    151233491                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        25541450                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        33720                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        18956                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1980402                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     12156322                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      6624664                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       173354                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1464318                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         127028354                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        33807                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        120167246                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       167315                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     15700663                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     36146504                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         4103                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    206809564                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.581053                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270337                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    156174114     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     20367043      9.85%     85.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     10948622      5.29%     90.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7565063      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6620145      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3400846      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       808750      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       529388      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       395593      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    206809564                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          30374     11.66%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        112817     43.30%     54.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       117368     45.04%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    100580651     83.70%     83.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1878778      1.56%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        14727      0.01%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     11115610      9.25%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6577480      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     120167246                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.535510                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             260559                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002168                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    447571930                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    142763987                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    118183401                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     120427805                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       305085                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2135718                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          693                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1165                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       141142                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         7366                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3233642                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1826476                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       124447                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    127062271                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        46235                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     12156322                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      6624664                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        18970                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         87172                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1165                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1043061                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1006036                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2049097                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    118404410                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     10438844                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1762836                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  110                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            17014807                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        16570056                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           6575963                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.527655                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             118184966                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            118183401                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         70245150                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        183989564                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.526670                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381789                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     88808686                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    108956476                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     18106847                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        29704                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1806908                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    203575922                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.535213                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.354454                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    159075111     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     20632920     10.14%     88.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8646970      4.25%     92.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5196481      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3600595      1.77%     96.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2324091      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1204689      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       971316      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      1923749      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    203575922                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     88808686                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     108956476                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              16504121                       # Number of memory references committed
system.switch_cpus3.commit.loads             10020601                       # Number of loads committed
system.switch_cpus3.commit.membars              14820                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          15593209                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         98228850                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2216667                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      1923749                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           328714898                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          257360364                       # The number of ROB writes
system.switch_cpus3.timesIdled                2684335                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               17588018                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           88808686                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            108956476                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     88808686                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.526753                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.526753                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.395765                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.395765                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       534140224                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      164022469                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      118778507                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         29676                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus4.numCycles               224397582                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        20402903                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     16984052                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1851477                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      7742136                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7456247                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2196086                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        86161                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    177485510                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             111941036                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           20402903                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      9652333                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             23329283                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5156375                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       5592722                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         11020256                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1769970                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    209695595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.656115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.031911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       186366312     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1430968      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1792836      0.85%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         2870107      1.37%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1209900      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1548035      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1805944      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          829921      0.40%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        11841572      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    209695595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.090923                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.498851                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       176441315                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      6737470                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         23218339                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        10909                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3287554                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3109077                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          527                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     136844024                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2527                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3287554                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       176619509                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         570953                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      5667787                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         23051036                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       498749                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     136003464                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          112                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         72336                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       347666                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    189930843                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    632444233                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    632444233                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    158954088                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        30976751                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        32916                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        17151                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1748312                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     12738237                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      6664005                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        75040                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1512855                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         132791660                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        33036                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        127409682                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       130170                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     16080442                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     32741096                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1235                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    209695595                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.607594                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.328331                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    155715057     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     24614210     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     10068828      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      5642312      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7641211      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2358263      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      2313271      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7      1244449      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        97994      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    209695595                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         878031     78.95%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        120572     10.84%     89.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       113579     10.21%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    107331291     84.24%     84.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1741769      1.37%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        15764      0.01%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     11676836      9.16%     94.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      6644022      5.21%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     127409682                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.567785                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            1112182                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008729                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    465757311                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    148905757                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    124096253                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     128521864                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        95166                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2407079                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          622                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        98910                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked           24                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3287554                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         434046                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        54451                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    132824705                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts       104489                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     12738237                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      6664005                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        17152                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         47490                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           52                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          622                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1095816                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1042282                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2138098                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    125195040                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11485272                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      2214642                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            18128789                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        17705908                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           6643517                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.557916                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             124096606                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            124096253                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         74340971                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        199716947                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.553020                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372232                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     92476314                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    113952116                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     18873046                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        31801                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1867305                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    206408041                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.552072                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.372614                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    158180532     76.63%     76.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     24440853     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      8876018      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4419683      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4043604      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1696632      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1681342      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       800466      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2268911      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    206408041                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     92476314                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     113952116                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              16896251                       # Number of memory references committed
system.switch_cpus4.commit.loads             10331156                       # Number of loads committed
system.switch_cpus4.commit.membars              15864                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          16516763                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        102594322                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2353123                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2268911                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           336963642                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          268937899                       # The number of ROB writes
system.switch_cpus4.timesIdled                2689297                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               14701987                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           92476314                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            113952116                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     92476314                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.426541                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.426541                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.412109                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.412109                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       563309079                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      173386856                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      126556174                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         31774                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus5.numCycles               224397582                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        17530904                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     15818403                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       919186                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      6487654                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         6270195                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          969997                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        40650                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    185790450                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             110321056                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           17530904                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      7240192                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             21814456                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        2881584                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       4066491                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         10664887                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       923853                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    213610876                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.605892                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.934457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       191796420     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          779388      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1595979      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          663060      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         3628879      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3222196      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          626891      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1307737      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         9990326      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    213610876                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078124                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.491632                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       184795916                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      5072342                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         21735351                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        68272                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       1938989                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1539319                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          490                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     129364183                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2722                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       1938989                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       184980252                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        3545966                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       946478                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         21629041                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       570144                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     129297677                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          102                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        241431                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       208561                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         2375                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    151795655                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    609032818                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    609032818                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    134758849                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        17036794                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        15009                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         7572                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1447642                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     30516563                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores     15440809                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       140035                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       745557                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         129046998                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        15055                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        124136682                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        63972                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      9861651                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     23580662                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           72                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    213610876                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.581135                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.378891                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    169549434     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     13154226      6.16%     85.53% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     10841742      5.08%     90.61% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      4680600      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      5936035      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      5761063      2.70%     98.27% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      3268562      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       257367      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       161847      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    213610876                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         314351     11.08%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead       2452564     86.42%     97.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        71059      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     77865861     62.73%     62.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1084638      0.87%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         7434      0.01%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     29771157     23.98%     87.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite     15407592     12.41%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     124136682                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.553200                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            2837974                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022862                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    464786186                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    138926843                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    123080959                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     126974656                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       223415                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      1160887                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          471                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         3148                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        91481                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads        11004                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       1938989                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        3226654                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       160452                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    129062132                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1240                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     30516563                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts     15440809                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         7575                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        110224                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           61                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         3148                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       535721                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       542539                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1078260                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    123268604                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     29669758                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       868078                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   79                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            45076086                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        16150264                       # Number of branches executed
system.switch_cpus5.iew.exec_stores          15406328                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.549331                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             123084955                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            123080959                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         66464886                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        130931223                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.548495                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507632                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    100026525                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    117547538                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     11527809                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        14983                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       939330                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    211671887                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.555329                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.379193                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    169074527     79.88%     79.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     15521659      7.33%     87.21% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      7291090      3.44%     90.65% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      7217082      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      1960064      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      8399310      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       626432      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       456729      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      1124994      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    211671887                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    100026525                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     117547538                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              44704997                       # Number of memory references committed
system.switch_cpus5.commit.loads             29355669                       # Number of loads committed
system.switch_cpus5.commit.membars               7480                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          15522849                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        104527764                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1138510                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      1124994                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           339621941                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          260089883                       # The number of ROB writes
system.switch_cpus5.timesIdled                4078129                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               10786706                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          100026525                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            117547538                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    100026525                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.243381                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.243381                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.445756                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.445756                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       609434486                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      142925201                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      154077769                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         14960                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  22                       # Number of system calls
system.switch_cpus6.numCycles               224397582                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        17108892                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     15272272                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1359602                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups     11381212                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits        11155388                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1026133                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        40836                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    180706427                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              97172685                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           17108892                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     12181521                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             21661593                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        4466155                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       2550867                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         10929963                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1334498                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    208017800                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.523433                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.766063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       186356207     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         3301213      1.59%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1665988      0.80%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3265830      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1048614      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         3018549      1.45%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          476619      0.23%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          772472      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         8112308      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    208017800                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.076244                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.433038                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       178432813                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      4866014                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         21618780                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        17302                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3082887                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1619932                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        16026                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     108710288                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        30481                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3082887                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       178687137                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        2927710                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1170968                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         21389961                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       759133                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     108559571                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          127                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         83824                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       611027                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    142274484                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    492010109                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    492010109                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    115405640                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        26868818                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        14569                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         7371                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1632531                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     19566186                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      3185168                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        20877                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       727153                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         107999522                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        14620                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        101129054                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        64967                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     19466707                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     39904166                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          101                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    208017800                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.486156                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.098610                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    163655364     78.67%     78.67% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     14013666      6.74%     85.41% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     14792508      7.11%     92.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      8634614      4.15%     96.67% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      4437271      2.13%     98.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      1111842      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1315659      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        30726      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        26150      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    208017800                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         169330     57.41%     57.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         68501     23.22%     80.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        57136     19.37%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     79308100     78.42%     78.42% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       793119      0.78%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         7200      0.01%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     17862641     17.66%     96.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      3157994      3.12%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     101129054                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.450669                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             294967                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002917                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    410635842                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    127481098                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     98567999                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     101424021                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        78815                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      3972927                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           82                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          256                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        79010                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3082887                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1919808                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        95231                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    108014206                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        10606                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     19566186                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      3185168                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         7367                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         36056                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents         1646                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          256                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       915858                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       526043                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      1441901                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     99852083                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     17611423                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1276971                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   64                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            20769251                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        15178979                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           3157828                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.444978                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              98590009                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             98567999                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         59643389                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        129920472                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.439256                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.459076                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     78526885                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     88410783                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     19607367                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        14519                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1351022                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    204934913                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.431409                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.302317                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    172014165     83.94%     83.94% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     12933055      6.31%     90.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8310841      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      2617497      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4342083      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       845707      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       537108      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       491616      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2842841      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    204934913                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     78526885                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      88410783                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              18699410                       # Number of memory references committed
system.switch_cpus6.commit.loads             15593252                       # Number of loads committed
system.switch_cpus6.commit.membars               7244                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          13565062                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         77264219                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      1105878                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2842841                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           310109936                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          219121634                       # The number of ROB writes
system.switch_cpus6.timesIdled                4009271                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               16379782                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           78526885                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             88410783                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     78526885                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.857589                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.857589                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.349945                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.349945                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       464122308                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      128427892                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      115446813                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         14506                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  48                       # Number of system calls
system.switch_cpus7.numCycles               224397582                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        18580025                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     15204147                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1815915                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      7726328                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7316508                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1917473                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        82523                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    178902488                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             103881288                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           18580025                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      9233981                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             21687115                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        4951711                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       3818529                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         10946585                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1817823                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    207520321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.614830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.957676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       185833206     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1010475      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1603690      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2175329      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2237618      1.08%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1894205      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1062803      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1576440      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        10126555      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    207520321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082800                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.462934                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       177086608                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      5649588                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         21648383                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        23910                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3111829                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3057036                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          362                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     127494695                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1916                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3111829                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       177571479                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1189870                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      3348710                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         21193516                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      1104914                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     127450760                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          145                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        149001                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       482794                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    177830464                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    592922004                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    592922004                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    154195409                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        23635046                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        31630                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        16471                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          3290450                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     11940671                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      6463923                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        75859                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1549660                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         127299319                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        31746                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        120889878                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        16481                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     14081226                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     33709248                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1174                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    207520321                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582545                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.273127                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    156351878     75.34%     75.34% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     21047475     10.14%     85.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     10657145      5.14%     90.62% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      8039513      3.87%     94.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      6317202      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2562148      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1595089      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       839476      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       110395      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    207520321                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          23180     11.48%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         75625     37.46%     48.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       103079     51.06%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    101674648     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1804364      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        15156      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     10951998      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      6443712      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     120889878                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.538731                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             201884                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001670                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    449518442                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    141412789                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    119080907                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     121091762                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       244730                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      1923778                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          107                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          501                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        91558                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3111829                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         941653                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       106909                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    127331198                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        31785                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     11940671                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      6463923                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        16474                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         90401                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          501                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1055350                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1022671                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2078021                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    119225512                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     10303758                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1664366                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  133                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            16747217                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        16941326                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           6443459                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.531314                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             119081126                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            119080907                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         68363948                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        184234223                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.530669                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371071                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     89885689                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    110602939                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     16728290                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        30572                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1838824                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    204408492                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.541088                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.389892                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    159031539     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     22497437     11.01%     88.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      8492760      4.15%     92.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4045902      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3420025      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      1954876      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1712251      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       775326      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2478376      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    204408492                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     89885689                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     110602939                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              16389254                       # Number of memory references committed
system.switch_cpus7.commit.loads             10016889                       # Number of loads committed
system.switch_cpus7.commit.membars              15252                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          15948961                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         99652032                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2277545                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2478376                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           329260721                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          257774349                       # The number of ROB writes
system.switch_cpus7.timesIdled                2709891                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               16877261                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           89885689                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            110602939                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     89885689                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.496477                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.496477                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.400564                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.400564                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       536590790                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      165884520                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      118169029                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         30544                       # number of misc regfile writes
system.l2.replacements                         107230                       # number of replacements
system.l2.tagsinuse                      32764.961420                       # Cycle average of tags in use
system.l2.total_refs                          1702892                       # Total number of references to valid blocks.
system.l2.sampled_refs                         139994                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.164036                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           222.803168                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.777403                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4681.543080                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.656565                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1990.075312                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.671969                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2904.950994                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      8.598450                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2701.706601                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      9.106287                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   1519.169651                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      7.692671                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   4697.967145                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      7.649255                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   2891.519181                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      9.462695                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   1982.160192                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1453.718575                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            942.117763                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1159.052643                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1209.166803                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data            823.869827                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1413.155018                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1148.554679                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data            953.815495                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.006799                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000268                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.142869                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000295                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.060732                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000265                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.088652                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000262                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.082450                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000278                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.046361                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000235                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.143371                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000233                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.088242                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000289                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.060491                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.044364                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.028751                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.035371                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.036901                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.025143                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.043126                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.035051                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.029108                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999907                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        49994                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        27378                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        35863                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        36531                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        25472                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        49818                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        35762                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        27393                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  288222                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            93241                       # number of Writeback hits
system.l2.Writeback_hits::total                 93241                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           69                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          136                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           63                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          138                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          188                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           69                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           63                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          132                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   858                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        50063                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        27514                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        35926                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        36669                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        25660                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        49887                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        35825                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        27525                       # number of demand (read+write) hits
system.l2.demand_hits::total                   289080                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        50063                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        27514                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        35926                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        36669                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        25660                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        49887                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        35825                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        27525                       # number of overall hits
system.l2.overall_hits::total                  289080                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        21265                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         8985                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        13339                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        12421                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         7037                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        21485                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        13411                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         8960                       # number of ReadReq misses
system.l2.ReadReq_misses::total                107211                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        21265                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         8985                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        13339                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        12426                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         7037                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        21485                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        13411                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         8960                       # number of demand (read+write) misses
system.l2.demand_misses::total                 107216                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        21265                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         8985                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        13339                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        12426                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         7037                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        21485                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        13411                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         8960                       # number of overall misses
system.l2.overall_misses::total                107216                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      6558432                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3417134610                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5996236                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1450375401                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5407148                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2134603220                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5476790                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   2025051027                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5697383                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   1140790605                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      6209233                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   3457702647                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5399651                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   2150180435                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      6213877                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   1447398055                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     17270194750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       830042                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        830042                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      6558432                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3417134610                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5996236                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1450375401                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5407148                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2134603220                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5476790                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   2025881069                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5697383                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   1140790605                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      6209233                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   3457702647                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5399651                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   2150180435                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      6213877                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   1447398055                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17271024792                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      6558432                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3417134610                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5996236                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1450375401                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5407148                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2134603220                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5476790                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   2025881069                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5697383                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   1140790605                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      6209233                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   3457702647                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5399651                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   2150180435                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      6213877                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   1447398055                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17271024792                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        71259                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        36363                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        49202                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        48952                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        32509                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        71303                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        49173                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        36353                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              395433                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        93241                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             93241                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           69                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          136                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           63                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          143                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          188                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           69                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           63                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               863                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        71328                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        36499                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        49265                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        49095                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        32697                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        71372                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        49236                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        36485                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               396296                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        71328                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        36499                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        49265                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        49095                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        32697                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        71372                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        49236                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        36485                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              396296                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.298418                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.247092                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.271107                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.253738                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.950000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.216463                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.301320                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.272731                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.246472                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.271123                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.034965                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.005794                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.298130                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.246171                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.270760                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.253101                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.950000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.215219                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.301028                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.272382                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.245580                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.270545                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.298130                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.246171                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.270760                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.253101                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.950000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.215219                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.301028                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.272382                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.245580                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.270545                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 156153.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 160692.904303                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 146249.658537                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 161421.858765                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 154489.942857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 160027.229927                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 152133.055556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 163034.459947                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 149931.131579                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 162113.202359                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 155230.825000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 160935.659623                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 154275.742857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 160329.612631                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 151557.975610                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 161539.961496                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 161086.033616                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 166008.400000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 166008.400000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 156153.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 160692.904303                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 146249.658537                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 161421.858765                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 154489.942857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 160027.229927                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 152133.055556                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 163035.656607                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 149931.131579                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 162113.202359                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 155230.825000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 160935.659623                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 154275.742857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 160329.612631                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 151557.975610                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 161539.961496                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 161086.263170                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 156153.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 160692.904303                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 146249.658537                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 161421.858765                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 154489.942857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 160027.229927                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 152133.055556                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 163035.656607                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 149931.131579                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 162113.202359                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 155230.825000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 160935.659623                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 154275.742857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 160329.612631                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 151557.975610                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 161539.961496                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 161086.263170                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                32541                       # number of writebacks
system.l2.writebacks::total                     32541                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        21265                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         8985                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        13339                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        12421                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         7037                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        21485                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        13411                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         8960                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           107211                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        21265                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         8985                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        13339                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        12426                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         7037                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        21485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        13411                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         8960                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            107216                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        21265                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         8985                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        13339                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        12426                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         7037                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        21485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        13411                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         8960                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           107216                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      4116010                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2178871026                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3610164                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    927004075                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3372390                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1357367494                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3382091                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1301481735                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3482643                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    730907481                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3884175                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   2206622816                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3366037                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   1368742839                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3828942                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    925533564                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  11025573482                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       537956                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       537956                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      4116010                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2178871026                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3610164                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    927004075                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3372390                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1357367494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3382091                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1302019691                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3482643                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    730907481                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3884175                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   2206622816                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3366037                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   1368742839                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3828942                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    925533564                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11026111438                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      4116010                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2178871026                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3610164                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    927004075                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3372390                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1357367494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3382091                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1302019691                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3482643                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    730907481                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3884175                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   2206622816                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3366037                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   1368742839                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3828942                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    925533564                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11026111438                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.298418                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.247092                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.271107                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.253738                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.216463                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.301320                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.272731                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.246472                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.271123                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.034965                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.005794                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.298130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.246171                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.270760                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.253101                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.950000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.215219                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.301028                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.272382                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.245580                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.270545                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.298130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.246171                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.270760                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.253101                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.950000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.215219                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.301028                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.272382                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.245580                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.270545                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 98000.238095                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 102462.780437                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 88052.780488                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 103172.406789                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        96354                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 101759.314341                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 93946.972222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 104780.753160                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 91648.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 103866.346597                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 97104.375000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 102705.274191                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 96172.485714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 102061.206398                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 93388.829268                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 103296.156696                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 102839.946293                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 107591.200000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107591.200000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 98000.238095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 102462.780437                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 88052.780488                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 103172.406789                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst        96354                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 101759.314341                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 93946.972222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 104781.884033                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 91648.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 103866.346597                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 97104.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 102705.274191                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 96172.485714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 102061.206398                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 93388.829268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 103296.156696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102840.167867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 98000.238095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 102462.780437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 88052.780488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 103172.406789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst        96354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 101759.314341                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 93946.972222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 104781.884033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 91648.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 103866.346597                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 97104.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 102705.274191                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 96172.485714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 102061.206398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 93388.829268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 103296.156696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102840.167867                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               580.444688                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1010676374                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1724703.709898                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.399975                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   540.044713                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865456                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.930200                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     10668484                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10668484                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     10668484                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10668484                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     10668484                       # number of overall hits
system.cpu0.icache.overall_hits::total       10668484                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           56                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           56                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           56                       # number of overall misses
system.cpu0.icache.overall_misses::total           56                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      9604096                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      9604096                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      9604096                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      9604096                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      9604096                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      9604096                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     10668540                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10668540                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     10668540                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10668540                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     10668540                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10668540                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 171501.714286                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 171501.714286                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 171501.714286                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 171501.714286                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 171501.714286                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 171501.714286                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      7585831                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      7585831                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      7585831                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      7585831                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      7585831                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      7585831                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 176414.674419                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 176414.674419                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 176414.674419                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 176414.674419                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 176414.674419                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 176414.674419                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 71328                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               432113687                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 71584                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               6036.456289                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   111.877604                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   144.122396                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.437022                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.562978                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     27999572                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       27999572                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     15329923                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      15329923                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         7488                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         7488                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         7478                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7478                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     43329495                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        43329495                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     43329495                       # number of overall hits
system.cpu0.dcache.overall_hits::total       43329495                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       249105                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       249105                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          228                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          228                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       249333                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        249333                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       249333                       # number of overall misses
system.cpu0.dcache.overall_misses::total       249333                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  27330700020                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  27330700020                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     19888623                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     19888623                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  27350588643                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  27350588643                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  27350588643                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  27350588643                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     28248677                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     28248677                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         7488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     43578828                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     43578828                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     43578828                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     43578828                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008818                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008818                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005721                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005721                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005721                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005721                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 109715.581863                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 109715.581863                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 87230.802632                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 87230.802632                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 109695.020888                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 109695.020888                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 109695.020888                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 109695.020888                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18721                       # number of writebacks
system.cpu0.dcache.writebacks::total            18721                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       177846                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       177846                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          159                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          159                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       178005                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       178005                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       178005                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       178005                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        71259                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        71259                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           69                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        71328                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        71328                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        71328                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        71328                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7074095282                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7074095282                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      4861191                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      4861191                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7078956473                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7078956473                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7078956473                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7078956473                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002523                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002523                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001637                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001637                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001637                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001637                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 99273.008069                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 99273.008069                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 70452.043478                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 70452.043478                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 99245.127762                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 99245.127762                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 99245.127762                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 99245.127762                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               517.187907                       # Cycle average of tags in use
system.cpu1.icache.total_refs               981395214                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1894585.355212                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.187907                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.067609                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.828827                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     10944852                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10944852                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     10944852                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10944852                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     10944852                       # number of overall hits
system.cpu1.icache.overall_hits::total       10944852                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           50                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           50                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           50                       # number of overall misses
system.cpu1.icache.overall_misses::total           50                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7696989                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7696989                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7696989                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7696989                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7696989                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7696989                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     10944902                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10944902                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     10944902                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10944902                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     10944902                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10944902                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 153939.780000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 153939.780000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 153939.780000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 153939.780000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 153939.780000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 153939.780000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6770011                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6770011                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6770011                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6770011                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6770011                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6770011                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 157442.116279                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 157442.116279                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 157442.116279                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 157442.116279                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 157442.116279                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 157442.116279                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 36499                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               160527249                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 36755                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4367.494191                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.743941                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.256059                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.913062                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.086938                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      7538330                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7538330                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6346057                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6346057                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16265                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16265                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15280                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15280                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     13884387                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13884387                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     13884387                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13884387                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       116749                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       116749                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          796                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          796                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       117545                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        117545                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       117545                       # number of overall misses
system.cpu1.dcache.overall_misses::total       117545                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13247211083                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13247211083                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     67994556                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     67994556                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13315205639                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13315205639                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13315205639                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13315205639                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      7655079                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      7655079                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6346853                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6346853                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15280                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15280                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     14001932                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14001932                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     14001932                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14001932                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015251                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015251                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000125                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000125                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008395                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008395                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008395                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008395                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 113467.447970                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 113467.447970                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 85420.296482                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 85420.296482                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 113277.516177                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 113277.516177                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 113277.516177                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 113277.516177                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7711                       # number of writebacks
system.cpu1.dcache.writebacks::total             7711                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80386                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80386                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          660                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          660                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81046                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81046                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81046                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81046                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        36363                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        36363                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          136                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          136                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        36499                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        36499                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        36499                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        36499                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3341573378                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3341573378                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      8951019                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      8951019                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3350524397                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3350524397                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3350524397                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3350524397                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004750                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004750                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002607                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002607                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002607                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002607                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91894.876055                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91894.876055                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65816.316176                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65816.316176                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 91797.703964                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91797.703964                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 91797.703964                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91797.703964                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     2                       # number of replacements
system.cpu2.icache.tagsinuse               559.434642                       # Cycle average of tags in use
system.cpu2.icache.total_refs               898746835                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1596353.170515                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    34.236041                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   525.198601                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.054865                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.841664                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.896530                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     10930988                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10930988                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     10930988                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10930988                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     10930988                       # number of overall hits
system.cpu2.icache.overall_hits::total       10930988                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           45                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           45                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           45                       # number of overall misses
system.cpu2.icache.overall_misses::total           45                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7220085                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7220085                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7220085                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7220085                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7220085                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7220085                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     10931033                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10931033                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     10931033                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10931033                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     10931033                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10931033                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 160446.333333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 160446.333333                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 160446.333333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 160446.333333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 160446.333333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 160446.333333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5955272                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5955272                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5955272                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5955272                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5955272                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5955272                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 165424.222222                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 165424.222222                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 165424.222222                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 165424.222222                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 165424.222222                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 165424.222222                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 49265                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               216611887                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 49521                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4374.142021                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   200.208422                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    55.791578                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.782064                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.217936                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     16094700                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       16094700                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3091481                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3091481                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         7303                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         7303                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         7253                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         7253                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19186181                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19186181                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19186181                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19186181                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       167431                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       167431                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          306                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          306                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       167737                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        167737                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       167737                       # number of overall misses
system.cpu2.dcache.overall_misses::total       167737                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  17592590354                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  17592590354                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     26426586                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     26426586                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  17619016940                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  17619016940                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  17619016940                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  17619016940                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     16262131                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     16262131                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3091787                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3091787                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         7303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         7303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         7253                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         7253                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19353918                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19353918                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19353918                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19353918                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010296                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010296                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000099                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000099                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008667                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008667                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008667                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008667                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 105073.674254                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 105073.674254                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 86361.392157                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 86361.392157                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 105039.537729                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 105039.537729                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 105039.537729                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 105039.537729                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         6457                       # number of writebacks
system.cpu2.dcache.writebacks::total             6457                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       118229                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       118229                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          243                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          243                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       118472                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       118472                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       118472                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       118472                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        49202                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        49202                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           63                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        49265                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        49265                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        49265                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        49265                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4637022864                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4637022864                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      4183926                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      4183926                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4641206790                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4641206790                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4641206790                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4641206790                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003026                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003026                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002545                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002545                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002545                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002545                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 94244.601114                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 94244.601114                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 66411.523810                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 66411.523810                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 94209.008221                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 94209.008221                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 94209.008221                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 94209.008221                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               518.173019                       # Cycle average of tags in use
system.cpu3.icache.total_refs               982477189                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1893019.631985                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    36.173019                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.057970                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.830405                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     10797848                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10797848                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     10797848                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10797848                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     10797848                       # number of overall hits
system.cpu3.icache.overall_hits::total       10797848                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           46                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           46                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           46                       # number of overall misses
system.cpu3.icache.overall_misses::total           46                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7246604                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7246604                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7246604                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7246604                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7246604                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7246604                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     10797894                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10797894                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     10797894                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10797894                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     10797894                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10797894                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 157534.869565                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 157534.869565                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 157534.869565                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 157534.869565                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 157534.869565                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 157534.869565                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5915193                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5915193                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5915193                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5915193                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5915193                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5915193                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 159870.081081                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 159870.081081                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 159870.081081                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 159870.081081                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 159870.081081                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 159870.081081                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 49095                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               166495019                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 49351                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3373.690888                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   234.021427                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    21.978573                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.914146                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.085854                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      7620237                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7620237                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6448054                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6448054                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        15996                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        15996                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        14838                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        14838                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     14068291                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14068291                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     14068291                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14068291                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       167746                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       167746                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3727                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3727                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       171473                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        171473                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       171473                       # number of overall misses
system.cpu3.dcache.overall_misses::total       171473                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  20047426433                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  20047426433                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    468531883                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    468531883                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  20515958316                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  20515958316                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  20515958316                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  20515958316                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      7787983                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      7787983                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6451781                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6451781                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        15996                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        15996                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        14838                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        14838                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     14239764                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     14239764                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     14239764                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     14239764                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021539                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021539                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000578                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000578                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012042                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012042                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012042                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012042                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 119510.607901                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 119510.607901                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 125712.874430                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 125712.874430                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 119645.415407                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 119645.415407                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 119645.415407                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 119645.415407                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        19382                       # number of writebacks
system.cpu3.dcache.writebacks::total            19382                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       118794                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       118794                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3584                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3584                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       122378                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       122378                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       122378                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       122378                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        48952                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        48952                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          143                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          143                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        49095                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        49095                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        49095                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        49095                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4569069459                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4569069459                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      9892361                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      9892361                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4578961820                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4578961820                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4578961820                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4578961820                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006286                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006286                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003448                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003448                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003448                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003448                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93337.748386                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 93337.748386                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 69177.349650                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 69177.349650                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 93267.375904                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 93267.375904                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 93267.375904                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 93267.375904                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               494.420715                       # Cycle average of tags in use
system.cpu4.icache.total_refs               984603769                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1989098.523232                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    39.420715                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.063174                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.792341                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11020208                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11020208                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11020208                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11020208                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11020208                       # number of overall hits
system.cpu4.icache.overall_hits::total       11020208                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           48                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           48                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           48                       # number of overall misses
system.cpu4.icache.overall_misses::total           48                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7455580                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7455580                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7455580                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7455580                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7455580                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7455580                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11020256                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11020256                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11020256                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11020256                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11020256                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11020256                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 155324.583333                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 155324.583333                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 155324.583333                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 155324.583333                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 155324.583333                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 155324.583333                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            8                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            8                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           40                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           40                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6187655                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6187655                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6187655                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6187655                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6187655                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6187655                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 154691.375000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 154691.375000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 154691.375000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 154691.375000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 154691.375000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 154691.375000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 32697                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               158102588                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 32953                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4797.820775                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.249589                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.750411                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.911131                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.088869                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8794699                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8794699                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      6531109                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6531109                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        16899                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        16899                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        15887                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        15887                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     15325808                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        15325808                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     15325808                       # number of overall hits
system.cpu4.dcache.overall_hits::total       15325808                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        83986                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        83986                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         1885                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         1885                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        85871                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         85871                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        85871                       # number of overall misses
system.cpu4.dcache.overall_misses::total        85871                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   8272456899                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   8272456899                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    122623859                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    122623859                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   8395080758                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   8395080758                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   8395080758                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   8395080758                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8878685                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8878685                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      6532994                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6532994                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        16899                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        16899                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        15887                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        15887                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     15411679                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     15411679                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     15411679                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     15411679                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009459                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009459                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000289                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000289                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005572                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005572                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005572                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005572                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 98498.046091                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 98498.046091                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 65052.445093                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 65052.445093                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 97763.863912                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 97763.863912                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 97763.863912                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 97763.863912                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets        73436                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets 24478.666667                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         7254                       # number of writebacks
system.cpu4.dcache.writebacks::total             7254                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        51477                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        51477                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         1697                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         1697                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        53174                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        53174                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        53174                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        53174                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        32509                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        32509                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          188                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          188                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        32697                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        32697                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        32697                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        32697                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   2883726522                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   2883726522                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     13841348                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     13841348                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   2897567870                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   2897567870                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   2897567870                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   2897567870                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003661                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003661                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002122                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002122                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002122                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002122                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 88705.482236                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 88705.482236                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 73624.191489                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 73624.191489                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 88618.768389                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 88618.768389                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 88618.768389                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 88618.768389                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     3                       # number of replacements
system.cpu5.icache.tagsinuse               579.076729                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1010672723                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1730603.977740                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    38.945928                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   540.130801                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.062413                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.865594                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.928008                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     10664833                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       10664833                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     10664833                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        10664833                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     10664833                       # number of overall hits
system.cpu5.icache.overall_hits::total       10664833                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           54                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           54                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           54                       # number of overall misses
system.cpu5.icache.overall_misses::total           54                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      9142354                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      9142354                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      9142354                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      9142354                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      9142354                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      9142354                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     10664887                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     10664887                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     10664887                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     10664887                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     10664887                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     10664887                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 169302.851852                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 169302.851852                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 169302.851852                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 169302.851852                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 169302.851852                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 169302.851852                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           13                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           13                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           41                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           41                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           41                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      7418128                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      7418128                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      7418128                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      7418128                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      7418128                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      7418128                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 180929.951220                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 180929.951220                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 180929.951220                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 180929.951220                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 180929.951220                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 180929.951220                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 71372                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               432123531                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 71628                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               6032.885617                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.877761                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.122239                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.437023                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.562977                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     28005423                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       28005423                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data     15333914                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      15333914                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         7488                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         7488                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         7480                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         7480                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     43339337                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        43339337                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     43339337                       # number of overall hits
system.cpu5.dcache.overall_hits::total       43339337                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       250080                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       250080                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          230                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          230                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       250310                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        250310                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       250310                       # number of overall misses
system.cpu5.dcache.overall_misses::total       250310                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  27480675709                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  27480675709                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     19856622                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     19856622                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  27500532331                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  27500532331                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  27500532331                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  27500532331                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     28255503                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     28255503                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data     15334144                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     15334144                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         7488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         7488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         7480                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         7480                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     43589647                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     43589647                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     43589647                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     43589647                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008851                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008851                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000015                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005742                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005742                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005742                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005742                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 109887.538824                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 109887.538824                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 86333.139130                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 86333.139130                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 109865.895613                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 109865.895613                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 109865.895613                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 109865.895613                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        19725                       # number of writebacks
system.cpu5.dcache.writebacks::total            19725                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       178777                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       178777                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          161                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          161                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       178938                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       178938                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       178938                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       178938                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        71303                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        71303                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           69                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        71372                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        71372                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        71372                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        71372                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   7105446267                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   7105446267                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      4776284                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      4776284                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   7110222551                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   7110222551                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   7110222551                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   7110222551                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002524                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002524                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001637                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001637                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001637                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001637                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 99651.434961                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 99651.434961                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 69221.507246                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 69221.507246                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 99622.016351                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 99622.016351                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 99622.016351                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 99622.016351                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               559.650012                       # Cycle average of tags in use
system.cpu6.icache.total_refs               898745768                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1596351.275311                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    34.451534                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   525.198478                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.055211                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.841664                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.896875                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     10929921                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       10929921                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     10929921                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        10929921                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     10929921                       # number of overall hits
system.cpu6.icache.overall_hits::total       10929921                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           42                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           42                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           42                       # number of overall misses
system.cpu6.icache.overall_misses::total           42                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      6664863                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      6664863                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      6664863                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      6664863                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      6664863                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      6664863                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     10929963                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     10929963                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     10929963                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     10929963                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     10929963                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     10929963                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 158687.214286                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 158687.214286                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 158687.214286                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 158687.214286                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 158687.214286                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 158687.214286                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            6                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            6                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            6                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5860247                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5860247                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5860247                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5860247                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5860247                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5860247                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 162784.638889                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 162784.638889                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 162784.638889                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 162784.638889                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 162784.638889                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 162784.638889                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 49236                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               216605720                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 49492                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4376.580457                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   200.186253                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    55.813747                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.781978                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.218022                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     16088820                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       16088820                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      3091194                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       3091194                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         7303                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         7303                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         7253                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         7253                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     19180014                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        19180014                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     19180014                       # number of overall hits
system.cpu6.dcache.overall_hits::total       19180014                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       167229                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       167229                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          306                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          306                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       167535                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        167535                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       167535                       # number of overall misses
system.cpu6.dcache.overall_misses::total       167535                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  17625167568                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  17625167568                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     26636369                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     26636369                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  17651803937                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  17651803937                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  17651803937                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  17651803937                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     16256049                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     16256049                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      3091500                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      3091500                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         7303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         7303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         7253                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         7253                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     19347549                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     19347549                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     19347549                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     19347549                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010287                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010287                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000099                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000099                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008659                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008659                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008659                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008659                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 105395.401324                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 105395.401324                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 87046.957516                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 87046.957516                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 105361.888185                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 105361.888185                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 105361.888185                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 105361.888185                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         6328                       # number of writebacks
system.cpu6.dcache.writebacks::total             6328                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       118056                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       118056                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          243                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          243                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       118299                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       118299                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       118299                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       118299                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        49173                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        49173                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           63                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        49236                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        49236                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        49236                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        49236                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   4646881317                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   4646881317                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      4148465                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      4148465                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   4651029782                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   4651029782                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   4651029782                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   4651029782                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003025                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003025                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002545                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002545                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002545                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002545                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 94500.667378                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 94500.667378                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 65848.650794                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 65848.650794                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 94464.005646                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 94464.005646                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 94464.005646                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 94464.005646                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               516.957071                       # Cycle average of tags in use
system.cpu7.icache.total_refs               981396900                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1894588.610039                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    41.957071                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.067239                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.828457                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     10946538                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       10946538                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     10946538                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        10946538                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     10946538                       # number of overall hits
system.cpu7.icache.overall_hits::total       10946538                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           47                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           47                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           47                       # number of overall misses
system.cpu7.icache.overall_misses::total           47                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8147068                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8147068                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8147068                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8147068                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8147068                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8147068                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     10946585                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     10946585                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     10946585                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     10946585                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     10946585                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     10946585                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 173341.872340                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 173341.872340                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 173341.872340                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 173341.872340                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 173341.872340                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 173341.872340                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            4                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            4                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            4                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           43                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           43                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           43                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      7182774                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      7182774                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      7182774                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      7182774                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      7182774                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      7182774                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 167041.255814                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 167041.255814                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 167041.255814                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 167041.255814                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 167041.255814                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 167041.255814                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 36485                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               160521567                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 36741                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4369.003756                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.745528                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.254472                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.913068                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.086932                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      7536315                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        7536315                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      6342303                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6342303                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        16360                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        16360                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        15272                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        15272                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     13878618                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        13878618                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     13878618                       # number of overall hits
system.cpu7.dcache.overall_hits::total       13878618                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       116591                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       116591                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          764                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          764                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       117355                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        117355                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       117355                       # number of overall misses
system.cpu7.dcache.overall_misses::total       117355                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  13223412707                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  13223412707                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     65288750                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     65288750                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  13288701457                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  13288701457                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  13288701457                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  13288701457                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      7652906                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      7652906                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      6343067                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6343067                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        16360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        16360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        15272                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        15272                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     13995973                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     13995973                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     13995973                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     13995973                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015235                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015235                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000120                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000120                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008385                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008385                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008385                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008385                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 113417.096577                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 113417.096577                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 85456.479058                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 85456.479058                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 113235.068442                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 113235.068442                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 113235.068442                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 113235.068442                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         7663                       # number of writebacks
system.cpu7.dcache.writebacks::total             7663                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        80238                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        80238                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          632                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          632                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        80870                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        80870                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        80870                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        80870                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        36353                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        36353                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          132                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          132                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        36485                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        36485                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        36485                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        36485                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   3342193848                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   3342193848                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      8704521                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      8704521                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   3350898369                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   3350898369                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   3350898369                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   3350898369                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004750                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004750                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002607                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002607                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002607                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002607                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 91937.222458                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 91937.222458                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65943.340909                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65943.340909                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 91843.178539                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 91843.178539                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 91843.178539                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 91843.178539                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
