# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do dec2_to_4_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/17.1/dec2_to_4/dec2_to_4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:44 on Mar 30,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/17.1/dec2_to_4/dec2_to_4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec2_to_4
# -- Compiling architecture rtl of dec2_to_4
# End time: 18:45:44 on Mar 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.dec2_to_4
# vsim work.dec2_to_4 
# Start time: 18:45:47 on Mar 30,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dec2_to_4(rtl)
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 400ps sim:/dec2_to_4/w0
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave create -driver freeze -pattern clock -initialvalue 0 -period 200ps -dutycycle 50 -starttime 0ps -endtime 400ps sim:/dec2_to_4/w1
wave create -driver freeze -pattern clock -initialvalue 0 -period 400ps -dutycycle 50 -starttime 0ps -endtime 400ps sim:/dec2_to_4/en
add wave -position end  sim:/dec2_to_4/y0
add wave -position end  sim:/dec2_to_4/y1
add wave -position end  sim:/dec2_to_4/y2
add wave -position end  sim:/dec2_to_4/y3
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/intelFPGA_lite/17.1/dec2_to_4/simulation/modelsim/wave.do
wave editwrite -file C:/intelFPGA_lite/17.1/dec2_to_4/simulation/modelsim/wave.do -append
# End time: 18:50:46 on Mar 30,2020, Elapsed time: 0:04:59
# Errors: 0, Warnings: 0
