// Seed: 2874206962
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  initial assume (1) $display(id_1);
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input wand id_2,
    output tri0 id_3,
    output wand id_4,
    input tri id_5,
    inout wire id_6,
    output tri0 id_7,
    input supply0 id_8,
    output tri1 id_9,
    output tri1 id_10,
    output wor id_11,
    input tri id_12,
    output wire id_13,
    output uwire id_14,
    input wand id_15,
    input tri0 id_16
    , id_19,
    output uwire id_17
);
  wire id_20;
  wor  id_21 = 1;
  assign id_4 = ~id_16;
  module_0 modCall_1 (
      id_21,
      id_19,
      id_19,
      id_19,
      id_20,
      id_19,
      id_21
  );
  wire id_22;
  wire id_23;
  assign id_7 = 1;
  assign id_6 = id_1 - 1;
  wire id_24;
  wire id_25;
endmodule
