Loading plugins phase: Elapsed time ==> 0s.150ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Nick\Desktop\ComponentTest\ComponentTest.cydsn\ComponentTest.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Nick\Desktop\ComponentTest\ComponentTest.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.080ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.144ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  ComponentTest.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Nick\Desktop\ComponentTest\ComponentTest.cydsn\ComponentTest.cyprj -dcpsoc3 ComponentTest.v -verilog
======================================================================

======================================================================
Compiling:  ComponentTest.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Nick\Desktop\ComponentTest\ComponentTest.cydsn\ComponentTest.cyprj -dcpsoc3 ComponentTest.v -verilog
======================================================================

======================================================================
Compiling:  ComponentTest.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Nick\Desktop\ComponentTest\ComponentTest.cydsn\ComponentTest.cyprj -dcpsoc3 -verilog ComponentTest.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Dec 10 06:14:09 2015


======================================================================
Compiling:  ComponentTest.v
Program  :   vpp
Options  :    -yv2 -q10 ComponentTest.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Dec 10 06:14:09 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\nor_v1_0\nor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'ComponentTest.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  ComponentTest.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Nick\Desktop\ComponentTest\ComponentTest.cydsn\ComponentTest.cyprj -dcpsoc3 -verilog ComponentTest.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Dec 10 06:14:09 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Nick\Desktop\ComponentTest\ComponentTest.cydsn\codegentemp\ComponentTest.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Nick\Desktop\ComponentTest\ComponentTest.cydsn\codegentemp\ComponentTest.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\nor_v1_0\nor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  ComponentTest.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Nick\Desktop\ComponentTest\ComponentTest.cydsn\ComponentTest.cyprj -dcpsoc3 -verilog ComponentTest.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Dec 10 06:14:09 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Nick\Desktop\ComponentTest\ComponentTest.cydsn\codegentemp\ComponentTest.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Nick\Desktop\ComponentTest\ComponentTest.cydsn\codegentemp\ComponentTest.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\nor_v1_0\nor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\NSDSPI:Net_165\
	\NSDSPI:Net_164\
	\NSDSPI:RX_BYTE_COUNTER:Net_49\
	\NSDSPI:RX_BYTE_COUNTER:Net_82\
	\NSDSPI:RX_BYTE_COUNTER:Net_95\
	\NSDSPI:RX_BYTE_COUNTER:Net_91\
	\NSDSPI:RX_BYTE_COUNTER:Net_102\
	\NSDSPI:RX_BYTE_COUNTER:CounterUDB:ctrl_cmod_2\
	\NSDSPI:RX_BYTE_COUNTER:CounterUDB:ctrl_cmod_1\
	\NSDSPI:RX_BYTE_COUNTER:CounterUDB:ctrl_cmod_0\
	\NSDSPI:RX_BYTE_COUNTER:CounterUDB:ctrl_enable\
	\NSDSPI:RX_BYTE_COUNTER:CounterUDB:control_7\
	\NSDSPI:RX_BYTE_COUNTER:CounterUDB:control_6\
	\NSDSPI:RX_BYTE_COUNTER:CounterUDB:control_5\
	\NSDSPI:RX_BYTE_COUNTER:CounterUDB:control_4\
	\NSDSPI:RX_BYTE_COUNTER:CounterUDB:control_3\
	\NSDSPI:RX_BYTE_COUNTER:CounterUDB:control_2\
	\NSDSPI:RX_BYTE_COUNTER:CounterUDB:control_1\
	\NSDSPI:RX_BYTE_COUNTER:CounterUDB:control_0\
	\NSDSPI:Net_175\
	\NSDSPI:Net_176\
	\NSDSPI:Net_177\
	\NSDSPI:Net_178\
	\NSDSPI:Net_179\


Deleted 24 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \NSDSPI:UDB:SPI_DPTH_d1_load\ to \NSDSPI:UDB:SPI_DPTH_d0_load\
Aliasing \NSDSPI:UDB:SPI_DPTH_f0_load\ to \NSDSPI:UDB:SPI_DPTH_d0_load\
Aliasing \NSDSPI:UDB:SPI_DPTH_f1_load\ to \NSDSPI:Net_15\
Aliasing \NSDSPI:UDB:SPI_DPTH_route_ci\ to \NSDSPI:UDB:SPI_DPTH_d0_load\
Aliasing \NSDSPI:UDB:SPI_DPTH_select_2\ to \NSDSPI:UDB:SPI_DPTH_d0_load\
Aliasing \NSDSPI:UDB:BIT_COUNTER_reset\ to \NSDSPI:UDB:SPI_DPTH_d0_load\
Aliasing zero to \NSDSPI:UDB:SPI_DPTH_d0_load\
Aliasing one to \NSDSPI:RX_BYTE_COUNTER:Net_89\
Aliasing \NSDSPI:RX_BYTE_COUNTER:CounterUDB:ctrl_capmode_1\ to \NSDSPI:UDB:SPI_DPTH_d0_load\
Aliasing \NSDSPI:RX_BYTE_COUNTER:CounterUDB:ctrl_capmode_0\ to \NSDSPI:UDB:SPI_DPTH_d0_load\
Aliasing \NSDSPI:RX_BYTE_COUNTER:CounterUDB:capt_rising\ to \NSDSPI:UDB:SPI_DPTH_d0_load\
Aliasing \NSDSPI:Net_147\ to \NSDSPI:RX_BYTE_COUNTER:Net_89\
Aliasing \NSDSPI:RX_BYTE_COUNTER:CounterUDB:tc_i\ to \NSDSPI:RX_BYTE_COUNTER:CounterUDB:reload_tc\
Aliasing \NSDSPI:CTRL:rst\ to \NSDSPI:UDB:SPI_DPTH_d0_load\
Aliasing tmpOE__SD_MISO_net_0 to \NSDSPI:RX_BYTE_COUNTER:Net_89\
Aliasing tmpOE__SD_MOSI_net_0 to \NSDSPI:RX_BYTE_COUNTER:Net_89\
Aliasing tmpOE__SD_SCLK_net_0 to \NSDSPI:RX_BYTE_COUNTER:Net_89\
Aliasing tmpOE__SD_CS_net_0 to \NSDSPI:RX_BYTE_COUNTER:Net_89\
Aliasing tmpOE__Pin_1_net_0 to \NSDSPI:RX_BYTE_COUNTER:Net_89\
Aliasing \NSDSPI:RX_BYTE_COUNTER:CounterUDB:prevCapture\\D\ to \NSDSPI:UDB:SPI_DPTH_d0_load\
Aliasing \NSDSPI:RX_BYTE_COUNTER:CounterUDB:cmp_out_reg_i\\D\ to \NSDSPI:RX_BYTE_COUNTER:CounterUDB:prevCompare\\D\
Removing Rhs of wire Net_3[0] = \NSDSPI:UDB:Internal_MOSI\[1]
Removing Rhs of wire \NSDSPI:Net_304\[7] = \NSDSPI:UDB:RxDataWaiting\[8]
Removing Rhs of wire \NSDSPI:Net_14\[9] = \NSDSPI:UDB:SpaceForData\[10]
Removing Rhs of wire \NSDSPI:Net_15\[11] = \NSDSPI:UDB:FinalBit\[12]
Removing Lhs of wire \NSDSPI:UDB:SPI_DPTH_d1_load\[16] = \NSDSPI:UDB:SPI_DPTH_d0_load\[15]
Removing Lhs of wire \NSDSPI:UDB:SPI_DPTH_f0_load\[17] = \NSDSPI:UDB:SPI_DPTH_d0_load\[15]
Removing Lhs of wire \NSDSPI:UDB:SPI_DPTH_f1_load\[18] = \NSDSPI:Net_15\[11]
Removing Lhs of wire \NSDSPI:UDB:SPI_DPTH_route_si\[19] = Net_2[20]
Removing Lhs of wire \NSDSPI:UDB:SPI_DPTH_route_ci\[21] = \NSDSPI:UDB:SPI_DPTH_d0_load\[15]
Removing Lhs of wire \NSDSPI:UDB:SPI_DPTH_select_0\[22] = \NSDSPI:UDB:SPIStates_0\[5]
Removing Lhs of wire \NSDSPI:UDB:SPI_DPTH_select_1\[23] = \NSDSPI:UDB:SPIStates_1\[4]
Removing Lhs of wire \NSDSPI:UDB:SPI_DPTH_select_2\[24] = \NSDSPI:UDB:SPI_DPTH_d0_load\[15]
Removing Lhs of wire \NSDSPI:UDB:BIT_COUNTER_en\[25] = \NSDSPI:UDB:EnableCounter\[13]
Removing Lhs of wire \NSDSPI:UDB:BIT_COUNTER_load\[26] = \NSDSPI:UDB:LoadCounter\[14]
Removing Lhs of wire \NSDSPI:UDB:BIT_COUNTER_reset\[27] = \NSDSPI:UDB:SPI_DPTH_d0_load\[15]
Removing Rhs of wire zero[29] = \NSDSPI:UDB:SPI_DPTH_d0_load\[15]
Removing Rhs of wire one[80] = \NSDSPI:RX_BYTE_COUNTER:Net_89\[75]
Removing Lhs of wire \NSDSPI:RX_BYTE_COUNTER:CounterUDB:ctrl_capmode_1\[85] = zero[29]
Removing Lhs of wire \NSDSPI:RX_BYTE_COUNTER:CounterUDB:ctrl_capmode_0\[86] = zero[29]
Removing Lhs of wire \NSDSPI:RX_BYTE_COUNTER:CounterUDB:capt_rising\[97] = zero[29]
Removing Lhs of wire \NSDSPI:RX_BYTE_COUNTER:CounterUDB:capt_falling\[98] = \NSDSPI:RX_BYTE_COUNTER:CounterUDB:prevCapture\[96]
Removing Lhs of wire \NSDSPI:RX_BYTE_COUNTER:CounterUDB:final_enable\[104] = one[80]
Removing Lhs of wire \NSDSPI:Net_147\[105] = one[80]
Removing Lhs of wire \NSDSPI:RX_BYTE_COUNTER:CounterUDB:counter_enable\[106] = one[80]
Removing Rhs of wire \NSDSPI:RX_BYTE_COUNTER:CounterUDB:status_0\[107] = \NSDSPI:RX_BYTE_COUNTER:CounterUDB:cmp_out_status\[108]
Removing Rhs of wire \NSDSPI:RX_BYTE_COUNTER:CounterUDB:status_1\[109] = \NSDSPI:RX_BYTE_COUNTER:CounterUDB:per_zero\[110]
Removing Rhs of wire \NSDSPI:RX_BYTE_COUNTER:CounterUDB:status_2\[111] = \NSDSPI:RX_BYTE_COUNTER:CounterUDB:overflow_status\[112]
Removing Rhs of wire \NSDSPI:RX_BYTE_COUNTER:CounterUDB:status_3\[113] = \NSDSPI:RX_BYTE_COUNTER:CounterUDB:underflow_status\[114]
Removing Lhs of wire \NSDSPI:RX_BYTE_COUNTER:CounterUDB:status_4\[115] = \NSDSPI:RX_BYTE_COUNTER:CounterUDB:hwCapture\[100]
Removing Rhs of wire \NSDSPI:RX_BYTE_COUNTER:CounterUDB:status_5\[116] = \NSDSPI:RX_BYTE_COUNTER:CounterUDB:fifo_full\[117]
Removing Rhs of wire \NSDSPI:RX_BYTE_COUNTER:CounterUDB:status_6\[118] = \NSDSPI:RX_BYTE_COUNTER:CounterUDB:fifo_nempty\[119]
Removing Lhs of wire \NSDSPI:RX_BYTE_COUNTER:CounterUDB:dp_dir\[122] = one[80]
Removing Lhs of wire \NSDSPI:RX_BYTE_COUNTER:CounterUDB:tc_i\[127] = \NSDSPI:RX_BYTE_COUNTER:CounterUDB:reload_tc\[103]
Removing Rhs of wire \NSDSPI:RX_BYTE_COUNTER:CounterUDB:cmp_out_i\[129] = \NSDSPI:RX_BYTE_COUNTER:CounterUDB:cmp_equal\[130]
Removing Rhs of wire \NSDSPI:Net_184\[133] = \NSDSPI:RX_BYTE_COUNTER:CounterUDB:cmp_out_reg_i\[132]
Removing Lhs of wire \NSDSPI:RX_BYTE_COUNTER:CounterUDB:cs_addr_2\[136] = one[80]
Removing Lhs of wire \NSDSPI:RX_BYTE_COUNTER:CounterUDB:cs_addr_1\[137] = \NSDSPI:RX_BYTE_COUNTER:CounterUDB:count_enable\[135]
Removing Lhs of wire \NSDSPI:RX_BYTE_COUNTER:CounterUDB:cs_addr_0\[138] = \NSDSPI:RX_BYTE_COUNTER:CounterUDB:reload\[101]
Removing Rhs of wire \NSDSPI:Net_251\[215] = \NSDSPI:CTRL:control_out_1\[221]
Removing Rhs of wire \NSDSPI:Net_251\[215] = \NSDSPI:CTRL:control_1\[241]
Removing Lhs of wire \NSDSPI:CTRL:clk\[217] = Net_1[6]
Removing Lhs of wire \NSDSPI:CTRL:rst\[218] = zero[29]
Removing Rhs of wire Net_5[219] = \NSDSPI:CTRL:control_out_0\[220]
Removing Rhs of wire Net_5[219] = \NSDSPI:CTRL:control_0\[242]
Removing Rhs of wire \NSDSPI:Net_61\[222] = \NSDSPI:CTRL:control_out_2\[223]
Removing Rhs of wire \NSDSPI:Net_61\[222] = \NSDSPI:CTRL:control_2\[240]
Removing Lhs of wire tmpOE__SD_MISO_net_0[250] = one[80]
Removing Lhs of wire tmpOE__SD_MOSI_net_0[255] = one[80]
Removing Lhs of wire tmpOE__SD_SCLK_net_0[261] = one[80]
Removing Lhs of wire tmpOE__SD_CS_net_0[267] = one[80]
Removing Lhs of wire tmpOE__Pin_1_net_0[276] = one[80]
Removing Lhs of wire \NSDSPI:RX_BYTE_COUNTER:CounterUDB:prevCapture\\D\[284] = zero[29]
Removing Lhs of wire \NSDSPI:RX_BYTE_COUNTER:CounterUDB:overflow_reg_i\\D\[285] = \NSDSPI:RX_BYTE_COUNTER:CounterUDB:overflow\[121]
Removing Lhs of wire \NSDSPI:RX_BYTE_COUNTER:CounterUDB:underflow_reg_i\\D\[286] = \NSDSPI:RX_BYTE_COUNTER:CounterUDB:underflow\[124]
Removing Lhs of wire \NSDSPI:RX_BYTE_COUNTER:CounterUDB:tc_reg_i\\D\[287] = \NSDSPI:RX_BYTE_COUNTER:CounterUDB:reload_tc\[103]
Removing Lhs of wire \NSDSPI:RX_BYTE_COUNTER:CounterUDB:prevCompare\\D\[288] = \NSDSPI:RX_BYTE_COUNTER:CounterUDB:cmp_out_i\[129]
Removing Lhs of wire \NSDSPI:RX_BYTE_COUNTER:CounterUDB:cmp_out_reg_i\\D\[289] = \NSDSPI:RX_BYTE_COUNTER:CounterUDB:cmp_out_i\[129]
Removing Lhs of wire \NSDSPI:RX_BYTE_COUNTER:CounterUDB:count_stored_i\\D\[290] = \NSDSPI:Net_15\[11]

------------------------------------------------------
Aliased 0 equations, 58 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for '\NSDSPI:UDB:LoadCounter\' (cost = 2):
\NSDSPI:UDB:LoadCounter\ <= ((not \NSDSPI:UDB:SPIStates_0\ and \NSDSPI:UDB:SPIStates_1\)
	OR (not \NSDSPI:UDB:SPIStates_1\ and \NSDSPI:UDB:SPIStates_0\));

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\NSDSPI:Net_152\' (cost = 1):
\NSDSPI:Net_152\ <= (\NSDSPI:Net_61\
	OR \NSDSPI:Net_184\);

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\NSDSPI:RX_BYTE_COUNTER:CounterUDB:capt_either_edge\' (cost = 0):
\NSDSPI:RX_BYTE_COUNTER:CounterUDB:capt_either_edge\ <= (\NSDSPI:RX_BYTE_COUNTER:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\NSDSPI:RX_BYTE_COUNTER:CounterUDB:overflow\' (cost = 0):
\NSDSPI:RX_BYTE_COUNTER:CounterUDB:overflow\ <= (\NSDSPI:RX_BYTE_COUNTER:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\NSDSPI:RX_BYTE_COUNTER:CounterUDB:underflow\' (cost = 0):
\NSDSPI:RX_BYTE_COUNTER:CounterUDB:underflow\ <=  ('0') ;


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\NSDSPI:RX_BYTE_COUNTER:CounterUDB:reload_tc\' (cost = 0):
\NSDSPI:RX_BYTE_COUNTER:CounterUDB:reload_tc\ <= (\NSDSPI:RX_BYTE_COUNTER:CounterUDB:per_equal\);


Substituting virtuals - pass 3:

Note: Virtual signal \NSDSPI:UDB:SPIStates_2\\D\ Creating a cycle.

Substituting virtuals - pass 4:

Note: Virtual signal \NSDSPI:UDB:SPIStates_1\\D\ Creating a cycle.

Substituting virtuals - pass 5:

Note: Virtual signal \NSDSPI:UDB:SPIStates_0\\D\ Creating a cycle.

Substituting virtuals - pass 6:

Note: Virtual signal \NSDSPI:UDB:EnableCounter\ Creating a cycle.

Substituting virtuals - pass 7:

Note: Virtual signal \NSDSPI:Net_301\ Creating a cycle.

Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\NSDSPI:Net_63\' (cost = 3):
\NSDSPI:Net_63\ <= ((not \NSDSPI:Net_301\ and not \NSDSPI:Net_251\));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 9 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \NSDSPI:RX_BYTE_COUNTER:CounterUDB:hwCapture\ to zero
Aliasing \NSDSPI:RX_BYTE_COUNTER:CounterUDB:status_3\ to zero
Aliasing \NSDSPI:RX_BYTE_COUNTER:CounterUDB:underflow\ to zero
Removing Lhs of wire \NSDSPI:RX_BYTE_COUNTER:CounterUDB:hwCapture\[100] = zero[29]
Removing Lhs of wire \NSDSPI:RX_BYTE_COUNTER:CounterUDB:status_3\[113] = zero[29]
Removing Lhs of wire \NSDSPI:RX_BYTE_COUNTER:CounterUDB:underflow\[124] = zero[29]

------------------------------------------------------
Aliased 0 equations, 3 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:

Note: Virtual signal \NSDSPI:UDB:SPIStates_2\\D\ Creating a cycle.

Substituting virtuals - pass 2:

Note: Virtual signal \NSDSPI:UDB:SPIStates_1\\D\ Creating a cycle.

Substituting virtuals - pass 3:

Note: Virtual signal \NSDSPI:UDB:SPIStates_0\\D\ Creating a cycle.

Substituting virtuals - pass 4:

Note: Virtual signal \NSDSPI:UDB:EnableCounter\ Creating a cycle.

Substituting virtuals - pass 5:

Note: Virtual signal \NSDSPI:UDB:LoadCounter\ Creating a cycle.

Substituting virtuals - pass 6:

Note: Virtual signal \NSDSPI:Net_301\ Creating a cycle.

Substituting virtuals - pass 7:

Note: Virtual signal \NSDSPI:RX_BYTE_COUNTER:CounterUDB:reload\ Creating a cycle.

Substituting virtuals - pass 8:

Note: Virtual signal \NSDSPI:RX_BYTE_COUNTER:CounterUDB:count_enable\ Creating a cycle.

Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Nick\Desktop\ComponentTest\ComponentTest.cydsn\ComponentTest.cyprj -dcpsoc3 ComponentTest.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.617ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.410, Family: PSoC3, Started at: Thursday, 10 December 2015 06:14:09
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Nick\Desktop\ComponentTest\ComponentTest.cydsn\ComponentTest.cyprj -d CY8C5888LTI-LP097 ComponentTest.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \NSDSPI:RX_BYTE_COUNTER:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \NSDSPI:RX_BYTE_COUNTER:CounterUDB:underflow_reg_i\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'SD_CLK'. Fanout=9, Signal=Net_1
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_47
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \NSDSPI:RX_BYTE_COUNTER:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: SD_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SD_CLK, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \NSDSPI:Net_184\, Duplicate of \NSDSPI:RX_BYTE_COUNTER:CounterUDB:prevCompare\ 
    MacroCell: Name=\NSDSPI:Net_184\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \NSDSPI:RX_BYTE_COUNTER:CounterUDB:cmp_out_i\
        );
        Output = \NSDSPI:Net_184\ (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SD_MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SD_MISO(0)__PA ,
            fb => Net_2 ,
            pad => SD_MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SD_MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SD_MOSI(0)__PA ,
            input => Net_3 ,
            pad => SD_MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SD_SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SD_SCLK(0)__PA ,
            input => Net_4 ,
            pad => SD_SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SD_CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SD_CS(0)__PA ,
            input => Net_5 ,
            pad => SD_CS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            input => Net_1_local ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_4, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NSDSPI:UDB:SPIStates_2\ * \NSDSPI:UDB:SPIStates_1\ * 
              \NSDSPI:UDB:SPIStates_0\ * !Net_1_local
        );
        Output = Net_4 (fanout=1)

    MacroCell: Name=\NSDSPI:UDB:EnableCounter\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \NSDSPI:UDB:SPIStates_2\ * \NSDSPI:UDB:SPIStates_1\ * 
              \NSDSPI:UDB:SPIStates_0\
            + !\NSDSPI:UDB:SPIStates_1\ * !\NSDSPI:UDB:SPIStates_0\
        );
        Output = \NSDSPI:UDB:EnableCounter\ (fanout=1)

    MacroCell: Name=\NSDSPI:UDB:LoadCounter\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\NSDSPI:UDB:SPIStates_1\ * \NSDSPI:UDB:SPIStates_0\
            + \NSDSPI:UDB:SPIStates_1\ * !\NSDSPI:UDB:SPIStates_0\
        );
        Output = \NSDSPI:UDB:LoadCounter\ (fanout=1)

    MacroCell: Name=\NSDSPI:RX_BYTE_COUNTER:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\NSDSPI:Net_301\ * !\NSDSPI:Net_251\
            + \NSDSPI:RX_BYTE_COUNTER:CounterUDB:per_equal\
        );
        Output = \NSDSPI:RX_BYTE_COUNTER:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\NSDSPI:RX_BYTE_COUNTER:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \NSDSPI:RX_BYTE_COUNTER:CounterUDB:cmp_out_i\ * 
              !\NSDSPI:RX_BYTE_COUNTER:CounterUDB:prevCompare\
        );
        Output = \NSDSPI:RX_BYTE_COUNTER:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\NSDSPI:RX_BYTE_COUNTER:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \NSDSPI:RX_BYTE_COUNTER:CounterUDB:per_equal\ * 
              !\NSDSPI:RX_BYTE_COUNTER:CounterUDB:overflow_reg_i\
        );
        Output = \NSDSPI:RX_BYTE_COUNTER:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\NSDSPI:RX_BYTE_COUNTER:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \NSDSPI:Net_15\ * 
              !\NSDSPI:RX_BYTE_COUNTER:CounterUDB:count_stored_i\
        );
        Output = \NSDSPI:RX_BYTE_COUNTER:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\NSDSPI:Net_63\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NSDSPI:Net_301\ * !\NSDSPI:Net_251\
        );
        Output = \NSDSPI:Net_63\ (fanout=1)

    MacroCell: Name=\NSDSPI:Net_301\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \NSDSPI:Net_301\ * 
              !\NSDSPI:RX_BYTE_COUNTER:CounterUDB:prevCompare\ * 
              !\NSDSPI:Net_61\
            + !\NSDSPI:RX_BYTE_COUNTER:CounterUDB:prevCompare\ * 
              \NSDSPI:Net_251\ * !\NSDSPI:Net_61\
        );
        Output = \NSDSPI:Net_301\ (fanout=5)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\NSDSPI:UDB:SPIStates_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\NSDSPI:UDB:SPIStates_2\ * \NSDSPI:UDB:SPIStates_1\ * 
              \NSDSPI:UDB:SPIStates_0\ * \NSDSPI:Net_15\ * 
              !\NSDSPI:UDB:NoTXData\ * !\NSDSPI:Net_301\
            + !\NSDSPI:UDB:SPIStates_2\ * \NSDSPI:UDB:SPIStates_1\ * 
              \NSDSPI:UDB:SPIStates_0\ * \NSDSPI:Net_15\ * 
              \NSDSPI:UDB:NoTXData\ * \NSDSPI:Net_301\
        );
        Output = \NSDSPI:UDB:SPIStates_2\ (fanout=5)

    MacroCell: Name=\NSDSPI:UDB:SPIStates_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\NSDSPI:UDB:SPIStates_2\ * !\NSDSPI:UDB:SPIStates_1\ * 
              \NSDSPI:UDB:NoTXData\ * \NSDSPI:Net_301\
            + \NSDSPI:UDB:SPIStates_2\ * \NSDSPI:UDB:SPIStates_0\
            + !\NSDSPI:UDB:SPIStates_1\ * \NSDSPI:UDB:SPIStates_0\
            + \NSDSPI:UDB:SPIStates_0\ * \NSDSPI:Net_15\ * !\NSDSPI:Net_301\
        );
        Output = \NSDSPI:UDB:SPIStates_1\ (fanout=7)

    MacroCell: Name=\NSDSPI:UDB:SPIStates_0\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\NSDSPI:UDB:SPIStates_2\ * \NSDSPI:UDB:SPIStates_0\ * 
              !\NSDSPI:Net_15\
            + !\NSDSPI:UDB:SPIStates_2\ * !\NSDSPI:UDB:NoTXData\
            + !\NSDSPI:UDB:SPIStates_1\ * \NSDSPI:UDB:SPIStates_0\
            + \NSDSPI:UDB:SPIStates_1\ * !\NSDSPI:UDB:SPIStates_0\
        );
        Output = \NSDSPI:UDB:SPIStates_0\ (fanout=7)

    MacroCell: Name=\NSDSPI:RX_BYTE_COUNTER:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \NSDSPI:RX_BYTE_COUNTER:CounterUDB:per_equal\
        );
        Output = \NSDSPI:RX_BYTE_COUNTER:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\NSDSPI:RX_BYTE_COUNTER:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \NSDSPI:RX_BYTE_COUNTER:CounterUDB:cmp_out_i\
        );
        Output = \NSDSPI:RX_BYTE_COUNTER:CounterUDB:prevCompare\ (fanout=2)

    MacroCell: Name=\NSDSPI:RX_BYTE_COUNTER:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \NSDSPI:Net_15\
        );
        Output = \NSDSPI:RX_BYTE_COUNTER:CounterUDB:count_stored_i\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\NSDSPI:UDB:SPI_DPTH:u0\
        PORT MAP (
            clock => Net_1 ,
            cs_addr_1 => \NSDSPI:UDB:SPIStates_1\ ,
            cs_addr_0 => \NSDSPI:UDB:SPIStates_0\ ,
            route_si => Net_2_SYNCOUT ,
            f1_load => \NSDSPI:Net_15\ ,
            so_comb => Net_3 ,
            f0_bus_stat_comb => \NSDSPI:Net_14\ ,
            f0_blk_stat_comb => \NSDSPI:UDB:NoTXData\ ,
            f1_bus_stat_comb => \NSDSPI:Net_304\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000000100000000000000101000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000101000001100111100000000000000001000"
            d0_init = "11111111"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\NSDSPI:RX_BYTE_COUNTER:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_1 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \NSDSPI:RX_BYTE_COUNTER:CounterUDB:count_enable\ ,
            cs_addr_0 => \NSDSPI:RX_BYTE_COUNTER:CounterUDB:reload\ ,
            chain_out => \NSDSPI:RX_BYTE_COUNTER:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \NSDSPI:RX_BYTE_COUNTER:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\NSDSPI:RX_BYTE_COUNTER:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_1 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \NSDSPI:RX_BYTE_COUNTER:CounterUDB:count_enable\ ,
            cs_addr_0 => \NSDSPI:RX_BYTE_COUNTER:CounterUDB:reload\ ,
            ce0_comb => \NSDSPI:RX_BYTE_COUNTER:CounterUDB:per_equal\ ,
            z0_comb => \NSDSPI:RX_BYTE_COUNTER:CounterUDB:status_1\ ,
            ce1_comb => \NSDSPI:RX_BYTE_COUNTER:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \NSDSPI:RX_BYTE_COUNTER:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \NSDSPI:RX_BYTE_COUNTER:CounterUDB:status_5\ ,
            chain_in => \NSDSPI:RX_BYTE_COUNTER:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \NSDSPI:RX_BYTE_COUNTER:CounterUDB:sC16:counterdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\NSDSPI:RX_BYTE_COUNTER:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \NSDSPI:Net_63\ ,
            clock => Net_1 ,
            status_6 => \NSDSPI:RX_BYTE_COUNTER:CounterUDB:status_6\ ,
            status_5 => \NSDSPI:RX_BYTE_COUNTER:CounterUDB:status_5\ ,
            status_2 => \NSDSPI:RX_BYTE_COUNTER:CounterUDB:status_2\ ,
            status_1 => \NSDSPI:RX_BYTE_COUNTER:CounterUDB:status_1\ ,
            status_0 => \NSDSPI:RX_BYTE_COUNTER:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =SD_MISO(0)_SYNC
        PORT MAP (
            in => Net_2 ,
            out => Net_2_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\NSDSPI:CTRL:Sync:ctrl_reg\
        PORT MAP (
            clock => Net_1 ,
            control_7 => \NSDSPI:CTRL:control_7\ ,
            control_6 => \NSDSPI:CTRL:control_6\ ,
            control_5 => \NSDSPI:CTRL:control_5\ ,
            control_4 => \NSDSPI:CTRL:control_4\ ,
            control_3 => \NSDSPI:CTRL:control_3\ ,
            control_2 => \NSDSPI:Net_61\ ,
            control_1 => \NSDSPI:Net_251\ ,
            control_0 => Net_5 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000110"
            cy_ctrl_mode_1 = "00000110"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\NSDSPI:UDB:BIT_COUNTER:Counter7\
        PORT MAP (
            clock => Net_1 ,
            load => \NSDSPI:UDB:LoadCounter\ ,
            enable => \NSDSPI:UDB:EnableCounter\ ,
            count_6 => \NSDSPI:UDB:BIT_COUNTER_count_6\ ,
            count_5 => \NSDSPI:UDB:BIT_COUNTER_count_5\ ,
            count_4 => \NSDSPI:UDB:BIT_COUNTER_count_4\ ,
            count_3 => \NSDSPI:UDB:BIT_COUNTER_count_3\ ,
            count_2 => \NSDSPI:UDB:BIT_COUNTER_count_2\ ,
            count_1 => \NSDSPI:UDB:BIT_COUNTER_count_1\ ,
            count_0 => \NSDSPI:UDB:BIT_COUNTER_count_0\ ,
            tc => \NSDSPI:Net_15\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\NSDSPI:RX\
        PORT MAP (
            dmareq => \NSDSPI:Net_304\ ,
            termin => zero ,
            termout => \NSDSPI:Net_171\ );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }

    drqcell: Name =\NSDSPI:TX\
        PORT MAP (
            dmareq => \NSDSPI:Net_14\ ,
            termin => zero ,
            termout => \NSDSPI:Net_173\ );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\NSDSPI:RX_DMA_ISR\
        PORT MAP (
            interrupt => \NSDSPI:Net_171\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\NSDSPI:TX_DMA_ISR\
        PORT MAP (
            interrupt => \NSDSPI:Net_173\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\NSDSPI:RX_ISR\
        PORT MAP (
            interrupt => \NSDSPI:Net_304\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =MillisecISR
        PORT MAP (
            interrupt => Net_47_local );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :    8 :   40 :   48 : 16.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    2 :   22 :   24 :  8.33 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   16 :  176 :  192 :  8.33 %
  Unique P-terms              :   21 :  363 :  384 :  5.47 %
  Total P-terms               :   26 :      :      :        
  Datapath Cells              :    3 :   21 :   24 : 12.50 %
  Status Cells                :    3 :   21 :   24 : 12.50 %
    StatusI Registers         :    1 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    1 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.065ms
Tech mapping phase: Elapsed time ==> 0s.110ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(0)][IoId=(7)] : Pin_1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : SD_CS(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : SD_MISO(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : SD_MOSI(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : SD_SCLK(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.013ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.320ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
Warning: sta.M0019: ComponentTest.rpt: Warning-1361: The design contains a combinational loop. Check the design for unintentional latches. Breaking the loop at \NSDSPI:Net_301\/q --> \NSDSPI:Net_301\/main_0  (File=C:\Users\Nick\Desktop\ComponentTest\ComponentTest.cydsn\ComponentTest.rpt)
<CYPRESSTAG name="Detailed placement messages">
Warning-1361: The design contains a combinational loop. Check the design for unintentional latches. Breaking the loop at \NSDSPI:Net_301\/q --> \NSDSPI:Net_301\/main_0 
I2076: Total run-time: 0.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    6 :   42 :   48 :  12.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.67
                   Pterms :            4.00
               Macrocells :            2.67
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.014ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 225, final cost is 225 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          5 :       3.40 :       3.20
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\NSDSPI:RX_BYTE_COUNTER:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \NSDSPI:RX_BYTE_COUNTER:CounterUDB:per_equal\
        );
        Output = \NSDSPI:RX_BYTE_COUNTER:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\NSDSPI:RX_BYTE_COUNTER:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_1 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \NSDSPI:RX_BYTE_COUNTER:CounterUDB:count_enable\ ,
        cs_addr_0 => \NSDSPI:RX_BYTE_COUNTER:CounterUDB:reload\ ,
        chain_out => \NSDSPI:RX_BYTE_COUNTER:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \NSDSPI:RX_BYTE_COUNTER:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(0,4)] contents:
synccell: Name =SD_MISO(0)_SYNC
    PORT MAP (
        in => Net_2 ,
        out => Net_2_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\NSDSPI:RX_BYTE_COUNTER:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \NSDSPI:Net_15\ * 
              !\NSDSPI:RX_BYTE_COUNTER:CounterUDB:count_stored_i\
        );
        Output = \NSDSPI:RX_BYTE_COUNTER:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\NSDSPI:Net_301\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \NSDSPI:Net_301\ * 
              !\NSDSPI:RX_BYTE_COUNTER:CounterUDB:prevCompare\ * 
              !\NSDSPI:Net_61\
            + !\NSDSPI:RX_BYTE_COUNTER:CounterUDB:prevCompare\ * 
              \NSDSPI:Net_251\ * !\NSDSPI:Net_61\
        );
        Output = \NSDSPI:Net_301\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\NSDSPI:RX_BYTE_COUNTER:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \NSDSPI:RX_BYTE_COUNTER:CounterUDB:cmp_out_i\
        );
        Output = \NSDSPI:RX_BYTE_COUNTER:CounterUDB:prevCompare\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\NSDSPI:RX_BYTE_COUNTER:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \NSDSPI:RX_BYTE_COUNTER:CounterUDB:per_equal\ * 
              !\NSDSPI:RX_BYTE_COUNTER:CounterUDB:overflow_reg_i\
        );
        Output = \NSDSPI:RX_BYTE_COUNTER:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\NSDSPI:RX_BYTE_COUNTER:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \NSDSPI:Net_15\
        );
        Output = \NSDSPI:RX_BYTE_COUNTER:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\NSDSPI:RX_BYTE_COUNTER:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \NSDSPI:RX_BYTE_COUNTER:CounterUDB:cmp_out_i\ * 
              !\NSDSPI:RX_BYTE_COUNTER:CounterUDB:prevCompare\
        );
        Output = \NSDSPI:RX_BYTE_COUNTER:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\NSDSPI:Net_63\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NSDSPI:Net_301\ * !\NSDSPI:Net_251\
        );
        Output = \NSDSPI:Net_63\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\NSDSPI:RX_BYTE_COUNTER:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\NSDSPI:Net_301\ * !\NSDSPI:Net_251\
            + \NSDSPI:RX_BYTE_COUNTER:CounterUDB:per_equal\
        );
        Output = \NSDSPI:RX_BYTE_COUNTER:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\NSDSPI:RX_BYTE_COUNTER:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_1 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \NSDSPI:RX_BYTE_COUNTER:CounterUDB:count_enable\ ,
        cs_addr_0 => \NSDSPI:RX_BYTE_COUNTER:CounterUDB:reload\ ,
        ce0_comb => \NSDSPI:RX_BYTE_COUNTER:CounterUDB:per_equal\ ,
        z0_comb => \NSDSPI:RX_BYTE_COUNTER:CounterUDB:status_1\ ,
        ce1_comb => \NSDSPI:RX_BYTE_COUNTER:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \NSDSPI:RX_BYTE_COUNTER:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \NSDSPI:RX_BYTE_COUNTER:CounterUDB:status_5\ ,
        chain_in => \NSDSPI:RX_BYTE_COUNTER:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \NSDSPI:RX_BYTE_COUNTER:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\NSDSPI:RX_BYTE_COUNTER:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \NSDSPI:Net_63\ ,
        clock => Net_1 ,
        status_6 => \NSDSPI:RX_BYTE_COUNTER:CounterUDB:status_6\ ,
        status_5 => \NSDSPI:RX_BYTE_COUNTER:CounterUDB:status_5\ ,
        status_2 => \NSDSPI:RX_BYTE_COUNTER:CounterUDB:status_2\ ,
        status_1 => \NSDSPI:RX_BYTE_COUNTER:CounterUDB:status_1\ ,
        status_0 => \NSDSPI:RX_BYTE_COUNTER:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\NSDSPI:CTRL:Sync:ctrl_reg\
    PORT MAP (
        clock => Net_1 ,
        control_7 => \NSDSPI:CTRL:control_7\ ,
        control_6 => \NSDSPI:CTRL:control_6\ ,
        control_5 => \NSDSPI:CTRL:control_5\ ,
        control_4 => \NSDSPI:CTRL:control_4\ ,
        control_3 => \NSDSPI:CTRL:control_3\ ,
        control_2 => \NSDSPI:Net_61\ ,
        control_1 => \NSDSPI:Net_251\ ,
        control_0 => Net_5 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000110"
        cy_ctrl_mode_1 = "00000110"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\NSDSPI:UDB:SPIStates_1\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\NSDSPI:UDB:SPIStates_2\ * !\NSDSPI:UDB:SPIStates_1\ * 
              \NSDSPI:UDB:NoTXData\ * \NSDSPI:Net_301\
            + \NSDSPI:UDB:SPIStates_2\ * \NSDSPI:UDB:SPIStates_0\
            + !\NSDSPI:UDB:SPIStates_1\ * \NSDSPI:UDB:SPIStates_0\
            + \NSDSPI:UDB:SPIStates_0\ * \NSDSPI:Net_15\ * !\NSDSPI:Net_301\
        );
        Output = \NSDSPI:UDB:SPIStates_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\NSDSPI:UDB:SPIStates_2\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\NSDSPI:UDB:SPIStates_2\ * \NSDSPI:UDB:SPIStates_1\ * 
              \NSDSPI:UDB:SPIStates_0\ * \NSDSPI:Net_15\ * 
              !\NSDSPI:UDB:NoTXData\ * !\NSDSPI:Net_301\
            + !\NSDSPI:UDB:SPIStates_2\ * \NSDSPI:UDB:SPIStates_1\ * 
              \NSDSPI:UDB:SPIStates_0\ * \NSDSPI:Net_15\ * 
              \NSDSPI:UDB:NoTXData\ * \NSDSPI:Net_301\
        );
        Output = \NSDSPI:UDB:SPIStates_2\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_4, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NSDSPI:UDB:SPIStates_2\ * \NSDSPI:UDB:SPIStates_1\ * 
              \NSDSPI:UDB:SPIStates_0\ * !Net_1_local
        );
        Output = Net_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\NSDSPI:UDB:LoadCounter\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\NSDSPI:UDB:SPIStates_1\ * \NSDSPI:UDB:SPIStates_0\
            + \NSDSPI:UDB:SPIStates_1\ * !\NSDSPI:UDB:SPIStates_0\
        );
        Output = \NSDSPI:UDB:LoadCounter\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\NSDSPI:UDB:SPIStates_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\NSDSPI:UDB:SPIStates_2\ * \NSDSPI:UDB:SPIStates_0\ * 
              !\NSDSPI:Net_15\
            + !\NSDSPI:UDB:SPIStates_2\ * !\NSDSPI:UDB:NoTXData\
            + !\NSDSPI:UDB:SPIStates_1\ * \NSDSPI:UDB:SPIStates_0\
            + \NSDSPI:UDB:SPIStates_1\ * !\NSDSPI:UDB:SPIStates_0\
        );
        Output = \NSDSPI:UDB:SPIStates_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\NSDSPI:UDB:EnableCounter\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \NSDSPI:UDB:SPIStates_2\ * \NSDSPI:UDB:SPIStates_1\ * 
              \NSDSPI:UDB:SPIStates_0\
            + !\NSDSPI:UDB:SPIStates_1\ * !\NSDSPI:UDB:SPIStates_0\
        );
        Output = \NSDSPI:UDB:EnableCounter\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\NSDSPI:UDB:SPI_DPTH:u0\
    PORT MAP (
        clock => Net_1 ,
        cs_addr_1 => \NSDSPI:UDB:SPIStates_1\ ,
        cs_addr_0 => \NSDSPI:UDB:SPIStates_0\ ,
        route_si => Net_2_SYNCOUT ,
        f1_load => \NSDSPI:Net_15\ ,
        so_comb => Net_3 ,
        f0_bus_stat_comb => \NSDSPI:Net_14\ ,
        f0_blk_stat_comb => \NSDSPI:UDB:NoTXData\ ,
        f1_bus_stat_comb => \NSDSPI:Net_304\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000000100000000000000101000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000101000001100111100000000000000001000"
        d0_init = "11111111"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\NSDSPI:UDB:BIT_COUNTER:Counter7\
    PORT MAP (
        clock => Net_1 ,
        load => \NSDSPI:UDB:LoadCounter\ ,
        enable => \NSDSPI:UDB:EnableCounter\ ,
        count_6 => \NSDSPI:UDB:BIT_COUNTER_count_6\ ,
        count_5 => \NSDSPI:UDB:BIT_COUNTER_count_5\ ,
        count_4 => \NSDSPI:UDB:BIT_COUNTER_count_4\ ,
        count_3 => \NSDSPI:UDB:BIT_COUNTER_count_3\ ,
        count_2 => \NSDSPI:UDB:BIT_COUNTER_count_2\ ,
        count_1 => \NSDSPI:UDB:BIT_COUNTER_count_1\ ,
        count_0 => \NSDSPI:UDB:BIT_COUNTER_count_0\ ,
        tc => \NSDSPI:Net_15\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1111111"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\NSDSPI:RX_DMA_ISR\
        PORT MAP (
            interrupt => \NSDSPI:Net_171\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =MillisecISR
        PORT MAP (
            interrupt => Net_47_local );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\NSDSPI:RX_ISR\
        PORT MAP (
            interrupt => \NSDSPI:Net_304\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\NSDSPI:TX_DMA_ISR\
        PORT MAP (
            interrupt => \NSDSPI:Net_173\ );
        Properties:
        {
            int_type = "00"
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\NSDSPI:RX\
        PORT MAP (
            dmareq => \NSDSPI:Net_304\ ,
            termin => zero ,
            termout => \NSDSPI:Net_171\ );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\NSDSPI:TX\
        PORT MAP (
            dmareq => \NSDSPI:Net_14\ ,
            termin => zero ,
            termout => \NSDSPI:Net_173\ );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=7]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        input => Net_1_local ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 is empty
Port 3 contains the following IO cells:
[IoId=1]: 
Pin : Name = SD_CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SD_CS(0)__PA ,
        input => Net_5 ,
        pad => SD_CS(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SD_MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SD_MOSI(0)__PA ,
        input => Net_3 ,
        pad => SD_MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SD_SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SD_SCLK(0)__PA ,
        input => Net_4 ,
        pad => SD_SCLK(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SD_MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SD_MISO(0)__PA ,
        fb => Net_2 ,
        pad => SD_MISO(0)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 15 is empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_1 ,
            dclk_0 => Net_1_local ,
            dclk_glb_1 => Net_47 ,
            dclk_1 => Net_47_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |            | 
Port | Pin | Fixed |      Type |       Drive Mode |       Name | Connections
-----+-----+-------+-----------+------------------+------------+----------------
   0 |   7 |     * |      NONE |         CMOS_OUT |   Pin_1(0) | In(Net_1_local)
-----+-----+-------+-----------+------------------+------------+----------------
   3 |   1 |     * |      NONE |         CMOS_OUT |   SD_CS(0) | In(Net_5)
     |   3 |     * |      NONE |         CMOS_OUT | SD_MOSI(0) | In(Net_3)
     |   4 |     * |      NONE |         CMOS_OUT | SD_SCLK(0) | In(Net_4)
     |   5 |     * |      NONE |      RES_PULL_UP | SD_MISO(0) | FB(Net_2)
--------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.001ms
Digital Placement phase: Elapsed time ==> 0s.762ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.204ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.143ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.026ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: ComponentTest.rpt: Warning-1361: The design contains a combinational loop. Check the design for unintentional latches. Breaking the loop at \NSDSPI:Net_301\/main_0 --> \NSDSPI:Net_301\/q  (File=C:\Users\Nick\Desktop\ComponentTest\ComponentTest.cydsn\ComponentTest.rpt)
Warning: sta.M0019: ComponentTest_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( CyBUS_CLK ). (File=C:\Users\Nick\Desktop\ComponentTest\ComponentTest.cydsn\ComponentTest_timing.html)
Timing report is in ComponentTest_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.207ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.128ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.937ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.967ms
API generation phase: Elapsed time ==> 0s.635ms
Dependency generation phase: Elapsed time ==> 0s.006ms
Cleanup phase: Elapsed time ==> 0s.000ms
