@inproceedings{DBLP:conf/rtas/NagarS14,
  author    = {Kartik Nagar and
               Y. N. Srikant},
  title     = {Precise shared cache analysis using optimal interference placement},
  booktitle = {20th {IEEE} Real-Time and Embedded Technology and Applications Symposium,
               {RTAS} 2014, Berlin, Germany, April 15-17, 2014},
  pages     = {125--134},
  year      = {2014},
  crossref  = {DBLP:conf/rtas/2014},
  url       = {https://doi.org/10.1109/RTAS.2014.6925996},
  doi       = {10.1109/RTAS.2014.6925996},
  timestamp = {Wed, 24 May 2017 08:27:34 +0200},
  biburl    = {https://dblp.org/rec/bib/conf/rtas/NagarS14},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@proceedings{DBLP:conf/rtas/2014,
  title     = {20th {IEEE} Real-Time and Embedded Technology and Applications Symposium,
               {RTAS} 2014, Berlin, Germany, April 15-17, 2014},
  publisher = {{IEEE} Computer Society},
  year      = {2014},
  url       = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=6917167},
  isbn      = {978-1-4799-4691-4},
  timestamp = {Mon, 02 May 2016 11:34:59 +0200},
  biburl    = {https://dblp.org/rec/bib/conf/rtas/2014},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

