{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1753109938158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1753109938158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 21 22:58:58 2025 " "Processing started: Mon Jul 21 22:58:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1753109938158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1753109938158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD -c BCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD -c BCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1753109938158 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1753109938443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add6/add6.v 1 1 " "Found 1 design units, including 1 entities, in source file add6/add6.v" { { "Info" "ISGN_ENTITY_NAME" "1 add6 " "Found entity 1: add6" {  } { { "add6/add6.v" "" { Text "C:/Verilog_training/BCD/add6/add6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753109938522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753109938522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdadd/bcdadd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdadd/bcdadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDADD " "Found entity 1: BCDADD" {  } { { "BCDADD/BCDADD.v" "" { Text "C:/Verilog_training/BCD/BCDADD/BCDADD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753109938527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753109938527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla/cla.v 1 1 " "Found 1 design units, including 1 entities, in source file cla/cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA " "Found entity 1: CLA" {  } { { "CLA/CLA.v" "" { Text "C:/Verilog_training/BCD/CLA/CLA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753109938533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753109938533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4/mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4/mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4/mux4.v" "" { Text "C:/Verilog_training/BCD/mux4/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753109938535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753109938535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8/mux8.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8/mux8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8/mux8.v" "" { Text "C:/Verilog_training/BCD/mux8/mux8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753109938535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753109938535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd/fulladd.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladd/fulladd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "fulladd/fulladd.v" "" { Text "C:/Verilog_training/BCD/fulladd/fulladd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753109938535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753109938535 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "BCD BCD.v(1) " "Verilog Module Declaration warning at BCD.v(1): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"BCD\"" {  } { { "BCD.v" "" { Text "C:/Verilog_training/BCD/BCD.v" 1 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753109938538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "C:/Verilog_training/BCD/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753109938538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753109938538 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCD " "Elaborating entity \"BCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1753109938556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add6 add6:a0 " "Elaborating entity \"add6\" for hierarchy \"add6:a0\"" {  } { { "BCD.v" "a0" { Text "C:/Verilog_training/BCD/BCD.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753109938574 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 add6.v(7) " "Verilog HDL assignment warning at add6.v(7): truncated value with size 32 to match size of target (5)" {  } { { "add6/add6.v" "" { Text "C:/Verilog_training/BCD/add6/add6.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753109938574 "|BCD|add6:a0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:m0 " "Elaborating entity \"mux4\" for hierarchy \"mux4:m0\"" {  } { { "BCD.v" "m0" { Text "C:/Verilog_training/BCD/BCD.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753109938576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDADD BCDADD:b0 " "Elaborating entity \"BCDADD\" for hierarchy \"BCDADD:b0\"" {  } { { "BCD.v" "b0" { Text "C:/Verilog_training/BCD/BCD.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753109938586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA BCDADD:b0\|CLA:c_low " "Elaborating entity \"CLA\" for hierarchy \"BCDADD:b0\|CLA:c_low\"" {  } { { "BCDADD/BCDADD.v" "c_low" { Text "C:/Verilog_training/BCD/BCDADD/BCDADD.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753109938588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 mux8:m80 " "Elaborating entity \"mux8\" for hierarchy \"mux8:m80\"" {  } { { "BCD.v" "m80" { Text "C:/Verilog_training/BCD/BCD.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753109938602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd fulladd:f0 " "Elaborating entity \"fulladd\" for hierarchy \"fulladd:f0\"" {  } { { "BCD.v" "f0" { Text "C:/Verilog_training/BCD/BCD.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753109938602 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bcd_hundred\[2\] GND " "Pin \"bcd_hundred\[2\]\" is stuck at GND" {  } { { "BCD.v" "" { Text "C:/Verilog_training/BCD/BCD.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753109939743 "|BCD|bcd_hundred[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bcd_hundred\[3\] GND " "Pin \"bcd_hundred\[3\]\" is stuck at GND" {  } { { "BCD.v" "" { Text "C:/Verilog_training/BCD/BCD.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753109939743 "|BCD|bcd_hundred[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1753109939743 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1753109939872 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1753109940161 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753109940161 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "60 " "Implemented 60 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1753109940192 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1753109940192 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1753109940192 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1753109940192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13102 " "Peak virtual memory: 13102 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1753109940205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 21 22:59:00 2025 " "Processing ended: Mon Jul 21 22:59:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1753109940205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1753109940205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1753109940205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1753109940205 ""}
