//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_convolution_relu_threshold_backward_12 // -- Begin function triton_poi_fused_convolution_relu_threshold_backward_12
.extern .shared .align 16 .b8 global_smem[];
                                        // @triton_poi_fused_convolution_relu_threshold_backward_12
.visible .entry triton_poi_fused_convolution_relu_threshold_backward_12(
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_relu_threshold_backward_12_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_relu_threshold_backward_12_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_relu_threshold_backward_12_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_relu_threshold_backward_12_param_3,
	.param .u32 triton_poi_fused_convolution_relu_threshold_backward_12_param_4,
	.param .u32 triton_poi_fused_convolution_relu_threshold_backward_12_param_5
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<108>;
	.reg .b16 	%rs<45>;
	.reg .b32 	%r<424>;
	.reg .f32 	%f<114>;
	.reg .b64 	%rd<49>;
	.loc	1 19 0                          // cdvdquyhqlj5ir4aq5kytckh6jh5lwld37cycetfwuod46vf4miv.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cdvdquyhqlj5ir4aq5kytckh6jh5lwld37cycetfwuod46vf4miv.py:19:0

// %bb.0:
	ld.param.u64 	%rd23, [triton_poi_fused_convolution_relu_threshold_backward_12_param_0];
	ld.param.u64 	%rd24, [triton_poi_fused_convolution_relu_threshold_backward_12_param_1];
$L__tmp0:
	.loc	1 22 28                         // cdvdquyhqlj5ir4aq5kytckh6jh5lwld37cycetfwuod46vf4miv.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cdvdquyhqlj5ir4aq5kytckh6jh5lwld37cycetfwuod46vf4miv.py:22:33
	shl.b32 	%r110, %r1, 8;
	ld.param.u64 	%rd25, [triton_poi_fused_convolution_relu_threshold_backward_12_param_2];
	ld.param.u64 	%rd26, [triton_poi_fused_convolution_relu_threshold_backward_12_param_3];
	.loc	1 23 44                         // cdvdquyhqlj5ir4aq5kytckh6jh5lwld37cycetfwuod46vf4miv.py:23:44
	mov.u32 	%r111, %tid.x;
	shl.b32 	%r112, %r111, 4;
	and.b32  	%r113, %r112, 240;
	bfe.u32 	%r114, %r111, 4, 4;
	or.b32  	%r115, %r114, 16;
	or.b32  	%r116, %r114, 32;
	or.b32  	%r117, %r114, 48;
	or.b32  	%r118, %r114, 64;
	or.b32  	%r119, %r114, 80;
	or.b32  	%r120, %r114, 96;
	or.b32  	%r121, %r114, 112;
	or.b32  	%r122, %r114, 128;
	or.b32  	%r123, %r114, 144;
	or.b32  	%r124, %r114, 160;
	or.b32  	%r125, %r114, 176;
	or.b32  	%r126, %r114, 192;
	or.b32  	%r127, %r114, 208;
	or.b32  	%r128, %r114, 224;
	or.b32  	%r129, %r114, 240;
	and.b32  	%r130, %r111, 15;
	and.b32  	%r131, %r111, 255;
	.loc	1 23 23                         // cdvdquyhqlj5ir4aq5kytckh6jh5lwld37cycetfwuod46vf4miv.py:23:23
	or.b32  	%r132, %r110, %r113;
	or.b32  	%r133, %r132, 4;
	or.b32  	%r134, %r132, 8;
	or.b32  	%r135, %r132, 12;
	or.b32  	%r136, %r110, %r114;
	or.b32  	%r137, %r110, %r115;
	or.b32  	%r138, %r110, %r116;
	or.b32  	%r139, %r110, %r117;
	or.b32  	%r140, %r110, %r118;
	or.b32  	%r141, %r110, %r119;
	or.b32  	%r142, %r110, %r120;
	or.b32  	%r143, %r110, %r121;
	or.b32  	%r144, %r110, %r122;
	or.b32  	%r145, %r110, %r123;
	or.b32  	%r146, %r110, %r124;
	or.b32  	%r147, %r110, %r125;
	or.b32  	%r148, %r110, %r126;
	or.b32  	%r149, %r110, %r127;
	or.b32  	%r150, %r110, %r128;
	or.b32  	%r151, %r110, %r129;
	or.b32  	%r152, %r110, %r131;
	.loc	1 25 28                         // cdvdquyhqlj5ir4aq5kytckh6jh5lwld37cycetfwuod46vf4miv.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // cdvdquyhqlj5ir4aq5kytckh6jh5lwld37cycetfwuod46vf4miv.py:25:33
	shl.b32 	%r153, %r2, 4;
	.loc	1 26 23                         // cdvdquyhqlj5ir4aq5kytckh6jh5lwld37cycetfwuod46vf4miv.py:26:23
	or.b32  	%r154, %r153, %r114;
	or.b32  	%r155, %r153, %r130;
	.loc	1 27 21                         // cdvdquyhqlj5ir4aq5kytckh6jh5lwld37cycetfwuod46vf4miv.py:27:21
	setp.lt.s32 	%p1, %r154, 9;
	setp.lt.s32 	%p27, %r155, 9;
	.loc	1 30 19                         // cdvdquyhqlj5ir4aq5kytckh6jh5lwld37cycetfwuod46vf4miv.py:30:19
	shr.s32 	%r157, %r132, 31;
	shr.u32 	%r158, %r157, 24;
	add.s32 	%r159, %r132, %r158;
	shr.s32 	%r160, %r159, 8;
	.loc	1 29 19                         // cdvdquyhqlj5ir4aq5kytckh6jh5lwld37cycetfwuod46vf4miv.py:29:19
	and.b32  	%r161, %r159, -256;
	sub.s32 	%r162, %r132, %r161;
	bfe.s32 	%r163, %r1, 23, 1;
	shr.u32 	%r164, %r163, 24;
	add.s32 	%r165, %r133, %r164;
	and.b32  	%r166, %r165, -256;
	sub.s32 	%r167, %r133, %r166;
	add.s32 	%r168, %r134, %r164;
	and.b32  	%r169, %r168, -256;
	sub.s32 	%r170, %r134, %r169;
	add.s32 	%r171, %r135, %r164;
	and.b32  	%r172, %r171, -256;
	sub.s32 	%r173, %r135, %r172;
	add.s32 	%r174, %r152, %r164;
	and.b32  	%r175, %r174, -256;
	sub.s32 	%r176, %r152, %r175;
	.loc	1 32 39                         // cdvdquyhqlj5ir4aq5kytckh6jh5lwld37cycetfwuod46vf4miv.py:32:39
	shl.b32 	%r177, %r154, 8;
	.loc	1 32 35                         // cdvdquyhqlj5ir4aq5kytckh6jh5lwld37cycetfwuod46vf4miv.py:32:35
	mad.lo.s32 	%r178, %r160, 2304, %r177;
	.loc	1 32 44                         // cdvdquyhqlj5ir4aq5kytckh6jh5lwld37cycetfwuod46vf4miv.py:32:44
	add.s32 	%r179, %r178, %r162;
	add.s32 	%r180, %r178, %r167;
	add.s32 	%r181, %r178, %r170;
	add.s32 	%r182, %r178, %r173;
	.loc	1 32 30                         // cdvdquyhqlj5ir4aq5kytckh6jh5lwld37cycetfwuod46vf4miv.py:32:30
	cvt.s64.s32 	%rd27, %r179;
	mul.wide.s32 	%rd28, %r179, 4;
	add.s64 	%rd1, %rd23, %rd28;
	mul.wide.s32 	%rd29, %r180, 4;
	add.s64 	%rd2, %rd23, %rd29;
	mul.wide.s32 	%rd30, %r181, 4;
	add.s64 	%rd3, %rd23, %rd30;
	mul.wide.s32 	%rd31, %r182, 4;
	add.s64 	%rd4, %rd23, %rd31;
	.loc	1 32 54                         // cdvdquyhqlj5ir4aq5kytckh6jh5lwld37cycetfwuod46vf4miv.py:32:54
	// begin inline asm
	mov.u32 %r20, 0x0;
	mov.u32 %r22, 0x0;
	mov.u32 %r24, 0x0;
	mov.u32 %r26, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r20, %r22, %r24, %r26 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r28, 0x0;
	mov.u32 %r30, 0x0;
	mov.u32 %r32, 0x0;
	mov.u32 %r34, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r28, %r30, %r32, %r34 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r36, 0x0;
	mov.u32 %r38, 0x0;
	mov.u32 %r40, 0x0;
	mov.u32 %r42, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r36, %r38, %r40, %r42 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r44, 0x0;
	mov.u32 %r46, 0x0;
	mov.u32 %r48, 0x0;
	mov.u32 %r50, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r44, %r46, %r48, %r50 }, [ %rd4 + 0 ];
	// end inline asm
	shl.b32 	%r183, %r111, 8;
	and.b32  	%r184, %r183, 3840;
	or.b32  	%r185, %r184, %r114;
	shr.u32 	%r186, %r184, 2;
	mov.u32 	%r187, global_smem;
	add.s32 	%r188, %r187, %r186;
	shl.b32 	%r189, %r185, 2;
	add.s32 	%r19, %r188, %r189;
	mov.pred 	%p5, -1;
	// begin inline asm
	@%p5 st.shared.b32 [ %r19 + 0 ], %r20;
	// end inline asm
	or.b32  	%r190, %r184, 16;
	shr.u32 	%r191, %r190, 2;
	add.s32 	%r192, %r187, %r191;
	add.s32 	%r193, %r192, %r189;
	add.s32 	%r21, %r193, 64;
	// begin inline asm
	@%p5 st.shared.b32 [ %r21 + 0 ], %r22;
	// end inline asm
	or.b32  	%r194, %r184, 32;
	shr.u32 	%r195, %r194, 2;
	add.s32 	%r196, %r187, %r195;
	add.s32 	%r197, %r196, %r189;
	add.s32 	%r23, %r197, 128;
	// begin inline asm
	@%p5 st.shared.b32 [ %r23 + 0 ], %r24;
	// end inline asm
	or.b32  	%r198, %r184, 48;
	shr.u32 	%r199, %r198, 2;
	add.s32 	%r200, %r187, %r199;
	add.s32 	%r201, %r200, %r189;
	add.s32 	%r25, %r201, 192;
	// begin inline asm
	@%p5 st.shared.b32 [ %r25 + 0 ], %r26;
	// end inline asm
	or.b32  	%r202, %r184, 64;
	shr.u32 	%r203, %r202, 2;
	add.s32 	%r204, %r187, %r203;
	add.s32 	%r205, %r204, %r189;
	add.s32 	%r27, %r205, 256;
	// begin inline asm
	@%p5 st.shared.b32 [ %r27 + 0 ], %r28;
	// end inline asm
	or.b32  	%r206, %r184, 80;
	shr.u32 	%r207, %r206, 2;
	add.s32 	%r208, %r187, %r207;
	add.s32 	%r209, %r208, %r189;
	add.s32 	%r29, %r209, 320;
	// begin inline asm
	@%p5 st.shared.b32 [ %r29 + 0 ], %r30;
	// end inline asm
	or.b32  	%r210, %r184, 96;
	shr.u32 	%r211, %r210, 2;
	add.s32 	%r212, %r187, %r211;
	add.s32 	%r213, %r212, %r189;
	add.s32 	%r31, %r213, 384;
	// begin inline asm
	@%p5 st.shared.b32 [ %r31 + 0 ], %r32;
	// end inline asm
	or.b32  	%r214, %r184, 112;
	shr.u32 	%r215, %r214, 2;
	add.s32 	%r216, %r187, %r215;
	add.s32 	%r217, %r216, %r189;
	add.s32 	%r33, %r217, 448;
	// begin inline asm
	@%p5 st.shared.b32 [ %r33 + 0 ], %r34;
	// end inline asm
	or.b32  	%r218, %r184, 128;
	shr.u32 	%r219, %r218, 2;
	add.s32 	%r220, %r187, %r219;
	add.s32 	%r221, %r220, %r189;
	add.s32 	%r35, %r221, 512;
	// begin inline asm
	@%p5 st.shared.b32 [ %r35 + 0 ], %r36;
	// end inline asm
	or.b32  	%r222, %r184, 144;
	shr.u32 	%r223, %r222, 2;
	add.s32 	%r224, %r187, %r223;
	add.s32 	%r225, %r224, %r189;
	add.s32 	%r37, %r225, 576;
	// begin inline asm
	@%p5 st.shared.b32 [ %r37 + 0 ], %r38;
	// end inline asm
	or.b32  	%r226, %r184, 160;
	shr.u32 	%r227, %r226, 2;
	add.s32 	%r228, %r187, %r227;
	add.s32 	%r229, %r228, %r189;
	add.s32 	%r39, %r229, 640;
	// begin inline asm
	@%p5 st.shared.b32 [ %r39 + 0 ], %r40;
	// end inline asm
	or.b32  	%r230, %r184, 176;
	shr.u32 	%r231, %r230, 2;
	add.s32 	%r232, %r187, %r231;
	add.s32 	%r233, %r232, %r189;
	add.s32 	%r41, %r233, 704;
	// begin inline asm
	@%p5 st.shared.b32 [ %r41 + 0 ], %r42;
	// end inline asm
	or.b32  	%r234, %r184, 192;
	shr.u32 	%r235, %r234, 2;
	add.s32 	%r236, %r187, %r235;
	add.s32 	%r237, %r236, %r189;
	add.s32 	%r43, %r237, 768;
	// begin inline asm
	@%p5 st.shared.b32 [ %r43 + 0 ], %r44;
	// end inline asm
	or.b32  	%r238, %r184, 208;
	shr.u32 	%r239, %r238, 2;
	add.s32 	%r240, %r187, %r239;
	add.s32 	%r241, %r240, %r189;
	add.s32 	%r45, %r241, 832;
	// begin inline asm
	@%p5 st.shared.b32 [ %r45 + 0 ], %r46;
	// end inline asm
	or.b32  	%r242, %r184, 224;
	shr.u32 	%r243, %r242, 2;
	add.s32 	%r244, %r187, %r243;
	add.s32 	%r245, %r244, %r189;
	add.s32 	%r47, %r245, 896;
	// begin inline asm
	@%p5 st.shared.b32 [ %r47 + 0 ], %r48;
	// end inline asm
	or.b32  	%r246, %r184, 240;
	shr.u32 	%r247, %r246, 2;
	add.s32 	%r248, %r187, %r247;
	add.s32 	%r249, %r248, %r189;
	add.s32 	%r49, %r249, 960;
	// begin inline asm
	@%p5 st.shared.b32 [ %r49 + 0 ], %r50;
	// end inline asm
	bar.sync 	0;
	shr.u32 	%r250, %r111, 2;
	and.b32  	%r251, %r250, 60;
	shl.b32 	%r252, %r131, 2;
	add.s32 	%r253, %r187, %r252;
	add.s32 	%r254, %r253, %r251;
	ld.shared.f32 	%f1, [%r254];
	or.b32  	%r255, %r131, 256;
	shr.u32 	%r256, %r255, 2;
	and.b32  	%r257, %r256, 124;
	add.s32 	%r258, %r253, %r257;
	ld.shared.f32 	%f2, [%r258+1024];
	or.b32  	%r259, %r131, 512;
	shr.u32 	%r260, %r259, 2;
	and.b32  	%r261, %r260, 188;
	add.s32 	%r262, %r253, %r261;
	ld.shared.f32 	%f3, [%r262+2048];
	or.b32  	%r263, %r131, 768;
	shr.u32 	%r264, %r263, 2;
	and.b32  	%r265, %r264, 252;
	add.s32 	%r266, %r253, %r265;
	ld.shared.f32 	%f4, [%r266+3072];
	or.b32  	%r267, %r131, 1024;
	shr.u32 	%r268, %r267, 2;
	and.b32  	%r269, %r268, 316;
	add.s32 	%r270, %r253, %r269;
	ld.shared.f32 	%f5, [%r270+4096];
	or.b32  	%r271, %r131, 1280;
	shr.u32 	%r272, %r271, 2;
	and.b32  	%r273, %r272, 380;
	add.s32 	%r274, %r253, %r273;
	ld.shared.f32 	%f6, [%r274+5120];
	or.b32  	%r275, %r131, 1536;
	shr.u32 	%r276, %r275, 2;
	and.b32  	%r277, %r276, 444;
	add.s32 	%r278, %r253, %r277;
	ld.shared.f32 	%f7, [%r278+6144];
	or.b32  	%r279, %r131, 1792;
	shr.u32 	%r280, %r279, 2;
	and.b32  	%r281, %r280, 508;
	add.s32 	%r282, %r253, %r281;
	ld.shared.f32 	%f8, [%r282+7168];
	or.b32  	%r283, %r131, 2048;
	shr.u32 	%r284, %r283, 2;
	and.b32  	%r285, %r284, 572;
	add.s32 	%r286, %r253, %r285;
	ld.shared.f32 	%f9, [%r286+8192];
	or.b32  	%r287, %r131, 2304;
	shr.u32 	%r288, %r287, 2;
	and.b32  	%r289, %r288, 636;
	add.s32 	%r290, %r253, %r289;
	ld.shared.f32 	%f10, [%r290+9216];
	or.b32  	%r291, %r131, 2560;
	shr.u32 	%r292, %r291, 2;
	and.b32  	%r293, %r292, 700;
	add.s32 	%r294, %r253, %r293;
	ld.shared.f32 	%f11, [%r294+10240];
	or.b32  	%r295, %r131, 2816;
	shr.u32 	%r296, %r295, 2;
	and.b32  	%r297, %r296, 764;
	add.s32 	%r298, %r253, %r297;
	ld.shared.f32 	%f12, [%r298+11264];
	or.b32  	%r299, %r131, 3072;
	shr.u32 	%r300, %r299, 2;
	and.b32  	%r301, %r300, 828;
	add.s32 	%r302, %r253, %r301;
	ld.shared.f32 	%f13, [%r302+12288];
	or.b32  	%r303, %r131, 3328;
	shr.u32 	%r304, %r303, 2;
	and.b32  	%r305, %r304, 892;
	add.s32 	%r306, %r253, %r305;
	ld.shared.f32 	%f14, [%r306+13312];
	or.b32  	%r307, %r131, 3584;
	shr.u32 	%r308, %r307, 2;
	and.b32  	%r309, %r308, 956;
	add.s32 	%r310, %r253, %r309;
	ld.shared.f32 	%f15, [%r310+14336];
	or.b32  	%r311, %r131, 3840;
	shr.u32 	%r312, %r311, 2;
	and.b32  	%r313, %r312, 1020;
	add.s32 	%r314, %r253, %r313;
	ld.shared.f32 	%f16, [%r314+15360];
	bar.sync 	0;
	and.b32  	%r315, %r112, 4080;
	and.b32  	%r316, %r111, 240;
	add.s32 	%r317, %r315, %r316;
	shl.b32 	%r318, %r317, 2;
	add.s32 	%r51, %r187, %r318;
	// begin inline asm
	@%p5 st.shared.v4.b32 [ %r51 + 0 ], { %r20, %r22, %r24, %r26 };
	// end inline asm
	add.s32 	%r56, %r51, 16;
	// begin inline asm
	@%p5 st.shared.v4.b32 [ %r56 + 0 ], { %r28, %r30, %r32, %r34 };
	// end inline asm
	add.s32 	%r61, %r51, 32;
	// begin inline asm
	@%p5 st.shared.v4.b32 [ %r61 + 0 ], { %r36, %r38, %r40, %r42 };
	// end inline asm
	add.s32 	%r66, %r51, 48;
	// begin inline asm
	@%p5 st.shared.v4.b32 [ %r66 + 0 ], { %r44, %r46, %r48, %r50 };
	// end inline asm
	bar.sync 	0;
	ld.shared.f32 	%f17, [%r253];
	ld.shared.f32 	%f18, [%r253+1088];
	ld.shared.f32 	%f19, [%r253+2176];
	ld.shared.f32 	%f20, [%r253+3264];
	ld.shared.f32 	%f21, [%r253+4352];
	ld.shared.f32 	%f22, [%r253+5440];
	ld.shared.f32 	%f23, [%r253+6528];
	ld.shared.f32 	%f24, [%r253+7616];
	ld.shared.f32 	%f25, [%r253+8704];
	ld.shared.f32 	%f26, [%r253+9792];
	ld.shared.f32 	%f27, [%r253+10880];
	ld.shared.f32 	%f28, [%r253+11968];
	ld.shared.f32 	%f29, [%r253+13056];
	ld.shared.f32 	%f30, [%r253+14144];
	ld.shared.f32 	%f31, [%r253+15232];
	ld.shared.f32 	%f32, [%r253+16320];
	.loc	1 33 30                         // cdvdquyhqlj5ir4aq5kytckh6jh5lwld37cycetfwuod46vf4miv.py:33:30
	mul.wide.s32 	%rd32, %r176, 4;
	add.s64 	%rd5, %rd24, %rd32;
	.loc	1 33 35                         // cdvdquyhqlj5ir4aq5kytckh6jh5lwld37cycetfwuod46vf4miv.py:33:35
	// begin inline asm
	mov.u32 %r73, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r73 }, [ %rd5 + 0 ];
	// end inline asm
$L__tmp1:
	.loc	2 121 29                        // triton_helpers.py:121:29
	bar.sync 	0;
	add.s32 	%r72, %r253, %r252;
	// begin inline asm
	@%p5 st.shared.b32 [ %r72 + 0 ], %r73;
	// end inline asm
	bar.sync 	0;
	shl.b32 	%r319, %r114, 3;
	add.s32 	%r320, %r187, %r319;
	ld.shared.f32 	%f33, [%r320];
	shl.b32 	%r321, %r115, 3;
	add.s32 	%r322, %r187, %r321;
	ld.shared.f32 	%f34, [%r322];
	shl.b32 	%r323, %r116, 3;
	add.s32 	%r324, %r187, %r323;
	ld.shared.f32 	%f35, [%r324];
	shl.b32 	%r325, %r117, 3;
	add.s32 	%r326, %r187, %r325;
	ld.shared.f32 	%f36, [%r326];
	shl.b32 	%r327, %r118, 3;
	add.s32 	%r328, %r187, %r327;
	ld.shared.f32 	%f37, [%r328];
	shl.b32 	%r329, %r119, 3;
	add.s32 	%r330, %r187, %r329;
	ld.shared.f32 	%f38, [%r330];
	shl.b32 	%r331, %r120, 3;
	add.s32 	%r332, %r187, %r331;
	ld.shared.f32 	%f39, [%r332];
	shl.b32 	%r333, %r121, 3;
	add.s32 	%r334, %r187, %r333;
	ld.shared.f32 	%f40, [%r334];
	shl.b32 	%r335, %r122, 3;
	add.s32 	%r336, %r187, %r335;
	ld.shared.f32 	%f41, [%r336];
	shl.b32 	%r337, %r123, 3;
	add.s32 	%r338, %r187, %r337;
	ld.shared.f32 	%f42, [%r338];
	shl.b32 	%r339, %r124, 3;
	add.s32 	%r340, %r187, %r339;
	ld.shared.f32 	%f43, [%r340];
	shl.b32 	%r341, %r125, 3;
	add.s32 	%r342, %r187, %r341;
	ld.shared.f32 	%f44, [%r342];
	shl.b32 	%r343, %r126, 3;
	add.s32 	%r344, %r187, %r343;
	ld.shared.f32 	%f45, [%r344];
	shl.b32 	%r345, %r127, 3;
	add.s32 	%r346, %r187, %r345;
	ld.shared.f32 	%f46, [%r346];
	shl.b32 	%r347, %r128, 3;
	add.s32 	%r348, %r187, %r347;
	ld.shared.f32 	%f47, [%r348];
	shl.b32 	%r349, %r129, 3;
	add.s32 	%r350, %r187, %r349;
	ld.shared.f32 	%f48, [%r350];
$L__tmp2:
	.loc	1 34 18                         // cdvdquyhqlj5ir4aq5kytckh6jh5lwld37cycetfwuod46vf4miv.py:34:18
	add.f32 	%f49, %f1, %f33;
	add.f32 	%f50, %f2, %f34;
	add.f32 	%f51, %f3, %f35;
	add.f32 	%f52, %f4, %f36;
	add.f32 	%f53, %f5, %f37;
	add.f32 	%f54, %f6, %f38;
	add.f32 	%f55, %f7, %f39;
	add.f32 	%f56, %f8, %f40;
	add.f32 	%f57, %f9, %f41;
	add.f32 	%f58, %f10, %f42;
	add.f32 	%f59, %f11, %f43;
	add.f32 	%f60, %f12, %f44;
	add.f32 	%f61, %f13, %f45;
	add.f32 	%f62, %f14, %f46;
	add.f32 	%f63, %f15, %f47;
	add.f32 	%f64, %f16, %f48;
$L__tmp3:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p60, %f49, 0f00000000;
	setp.lt.f32 	%p61, %f50, 0f00000000;
	setp.lt.f32 	%p62, %f51, 0f00000000;
	setp.lt.f32 	%p63, %f52, 0f00000000;
	setp.lt.f32 	%p64, %f53, 0f00000000;
	setp.lt.f32 	%p65, %f54, 0f00000000;
	setp.lt.f32 	%p66, %f55, 0f00000000;
	setp.lt.f32 	%p67, %f56, 0f00000000;
	setp.lt.f32 	%p68, %f57, 0f00000000;
	setp.lt.f32 	%p69, %f58, 0f00000000;
	setp.lt.f32 	%p70, %f59, 0f00000000;
	setp.lt.f32 	%p71, %f60, 0f00000000;
	setp.lt.f32 	%p72, %f61, 0f00000000;
	setp.lt.f32 	%p73, %f62, 0f00000000;
	setp.lt.f32 	%p74, %f63, 0f00000000;
	setp.lt.f32 	%p75, %f64, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f65, 0f00000000, %f49, %p60;
	selp.f32 	%f66, 0f00000000, %f50, %p61;
	selp.f32 	%f67, 0f00000000, %f51, %p62;
	selp.f32 	%f68, 0f00000000, %f52, %p63;
	selp.f32 	%f69, 0f00000000, %f53, %p64;
	selp.f32 	%f70, 0f00000000, %f54, %p65;
	selp.f32 	%f71, 0f00000000, %f55, %p66;
	selp.f32 	%f72, 0f00000000, %f56, %p67;
	selp.f32 	%f73, 0f00000000, %f57, %p68;
	selp.f32 	%f74, 0f00000000, %f58, %p69;
	selp.f32 	%f75, 0f00000000, %f59, %p70;
	selp.f32 	%f76, 0f00000000, %f60, %p71;
	selp.f32 	%f77, 0f00000000, %f61, %p72;
	selp.f32 	%f78, 0f00000000, %f62, %p73;
	selp.f32 	%f79, 0f00000000, %f63, %p74;
	selp.f32 	%f80, 0f00000000, %f64, %p75;
$L__tmp4:
	.loc	1 34 18                         // cdvdquyhqlj5ir4aq5kytckh6jh5lwld37cycetfwuod46vf4miv.py:34:18
	mov.b32 	%f81, %r73;
	add.f32 	%f82, %f17, %f81;
	add.f32 	%f83, %f21, %f81;
	add.f32 	%f84, %f25, %f81;
	add.f32 	%f85, %f29, %f81;
	add.f32 	%f86, %f31, %f81;
	add.f32 	%f87, %f18, %f81;
	add.f32 	%f88, %f22, %f81;
	add.f32 	%f89, %f26, %f81;
	add.f32 	%f90, %f30, %f81;
	add.f32 	%f91, %f32, %f81;
	add.f32 	%f92, %f19, %f81;
	add.f32 	%f93, %f20, %f81;
	add.f32 	%f94, %f23, %f81;
	add.f32 	%f95, %f24, %f81;
	add.f32 	%f96, %f27, %f81;
	add.f32 	%f97, %f28, %f81;
$L__tmp5:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p76, %f97, 0f00000000;
	setp.lt.f32 	%p77, %f96, 0f00000000;
	setp.lt.f32 	%p78, %f95, 0f00000000;
	setp.lt.f32 	%p79, %f94, 0f00000000;
	setp.lt.f32 	%p80, %f93, 0f00000000;
	setp.lt.f32 	%p81, %f92, 0f00000000;
	setp.lt.f32 	%p82, %f91, 0f00000000;
	setp.lt.f32 	%p83, %f90, 0f00000000;
	setp.lt.f32 	%p84, %f89, 0f00000000;
	setp.lt.f32 	%p85, %f88, 0f00000000;
	setp.lt.f32 	%p86, %f87, 0f00000000;
	setp.lt.f32 	%p87, %f86, 0f00000000;
	setp.lt.f32 	%p88, %f85, 0f00000000;
	setp.lt.f32 	%p89, %f84, 0f00000000;
	setp.lt.f32 	%p90, %f83, 0f00000000;
	setp.lt.f32 	%p91, %f82, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f98, 0f00000000, %f82, %p91;
	selp.f32 	%f99, 0f00000000, %f83, %p90;
	selp.f32 	%f100, 0f00000000, %f84, %p89;
	selp.f32 	%f101, 0f00000000, %f85, %p88;
	selp.f32 	%f102, 0f00000000, %f86, %p87;
	selp.f32 	%f103, 0f00000000, %f87, %p86;
	selp.f32 	%f104, 0f00000000, %f88, %p85;
	selp.f32 	%f105, 0f00000000, %f89, %p84;
	selp.f32 	%f106, 0f00000000, %f90, %p83;
	selp.f32 	%f107, 0f00000000, %f91, %p82;
	selp.f32 	%f108, 0f00000000, %f92, %p81;
	selp.f32 	%f109, 0f00000000, %f93, %p80;
	selp.f32 	%f110, 0f00000000, %f94, %p79;
	selp.f32 	%f111, 0f00000000, %f95, %p78;
	selp.f32 	%f112, 0f00000000, %f96, %p77;
	selp.f32 	%f113, 0f00000000, %f97, %p76;
$L__tmp6:
	.loc	1 38 19                         // cdvdquyhqlj5ir4aq5kytckh6jh5lwld37cycetfwuod46vf4miv.py:38:19
	setp.le.f32 	%p92, %f113, 0f00000000;
	selp.u16 	%rs17, 1, 0, %p92;
	setp.le.f32 	%p93, %f112, 0f00000000;
	selp.u16 	%rs18, -1, 0, %p93;
	shl.b16 	%rs19, %rs18, 1;
	or.b16  	%rs20, %rs17, %rs19;
	setp.le.f32 	%p94, %f111, 0f00000000;
	selp.u16 	%rs21, 1, 0, %p94;
	setp.le.f32 	%p95, %f110, 0f00000000;
	selp.u16 	%rs22, -1, 0, %p95;
	shl.b16 	%rs23, %rs22, 1;
	or.b16  	%rs24, %rs21, %rs23;
	setp.le.f32 	%p96, %f109, 0f00000000;
	selp.u16 	%rs25, 1, 0, %p96;
	setp.le.f32 	%p97, %f108, 0f00000000;
	selp.u16 	%rs26, -1, 0, %p97;
	shl.b16 	%rs27, %rs26, 1;
	or.b16  	%rs28, %rs25, %rs27;
	setp.le.f32 	%p98, %f107, 0f00000000;
	setp.le.f32 	%p99, %f106, 0f00000000;
	selp.u16 	%rs14, 1, 0, %p99;
	setp.le.f32 	%p100, %f105, 0f00000000;
	selp.u16 	%rs10, 1, 0, %p100;
	setp.le.f32 	%p101, %f104, 0f00000000;
	selp.u16 	%rs6, 1, 0, %p101;
	setp.le.f32 	%p102, %f103, 0f00000000;
	selp.u16 	%rs2, 1, 0, %p102;
	setp.le.f32 	%p103, %f102, 0f00000000;
	setp.le.f32 	%p104, %f101, 0f00000000;
	setp.le.f32 	%p105, %f100, 0f00000000;
	setp.le.f32 	%p106, %f99, 0f00000000;
	setp.le.f32 	%p107, %f98, 0f00000000;
	.loc	1 39 30                         // cdvdquyhqlj5ir4aq5kytckh6jh5lwld37cycetfwuod46vf4miv.py:39:30
	mad.lo.s32 	%r351, %r136, 9, %r155;
	mad.lo.s32 	%r352, %r137, 9, %r155;
	mad.lo.s32 	%r353, %r138, 9, %r155;
	mad.lo.s32 	%r354, %r139, 9, %r155;
	mad.lo.s32 	%r355, %r140, 9, %r155;
	mad.lo.s32 	%r356, %r141, 9, %r155;
	mad.lo.s32 	%r357, %r142, 9, %r155;
	mad.lo.s32 	%r358, %r143, 9, %r155;
	mad.lo.s32 	%r359, %r144, 9, %r155;
	mad.lo.s32 	%r360, %r145, 9, %r155;
	mad.lo.s32 	%r361, %r146, 9, %r155;
	mad.lo.s32 	%r362, %r147, 9, %r155;
	mad.lo.s32 	%r363, %r148, 9, %r155;
	mad.lo.s32 	%r364, %r149, 9, %r155;
	mad.lo.s32 	%r365, %r150, 9, %r155;
	mad.lo.s32 	%r366, %r151, 9, %r155;
	.loc	1 39 25                         // cdvdquyhqlj5ir4aq5kytckh6jh5lwld37cycetfwuod46vf4miv.py:39:25
	mul.wide.s32 	%rd33, %r351, 4;
	add.s64 	%rd6, %rd25, %rd33;
	mul.wide.s32 	%rd34, %r352, 4;
	add.s64 	%rd7, %rd25, %rd34;
	mul.wide.s32 	%rd35, %r353, 4;
	add.s64 	%rd8, %rd25, %rd35;
	mul.wide.s32 	%rd36, %r354, 4;
	add.s64 	%rd9, %rd25, %rd36;
	mul.wide.s32 	%rd37, %r355, 4;
	add.s64 	%rd10, %rd25, %rd37;
	mul.wide.s32 	%rd38, %r356, 4;
	add.s64 	%rd11, %rd25, %rd38;
	mul.wide.s32 	%rd39, %r357, 4;
	add.s64 	%rd12, %rd25, %rd39;
	mul.wide.s32 	%rd40, %r358, 4;
	add.s64 	%rd13, %rd25, %rd40;
	mul.wide.s32 	%rd41, %r359, 4;
	add.s64 	%rd14, %rd25, %rd41;
	mul.wide.s32 	%rd42, %r360, 4;
	add.s64 	%rd15, %rd25, %rd42;
	mul.wide.s32 	%rd43, %r361, 4;
	add.s64 	%rd16, %rd25, %rd43;
	mul.wide.s32 	%rd44, %r362, 4;
	add.s64 	%rd17, %rd25, %rd44;
	mul.wide.s32 	%rd45, %r363, 4;
	add.s64 	%rd18, %rd25, %rd45;
	mul.wide.s32 	%rd46, %r364, 4;
	add.s64 	%rd19, %rd25, %rd46;
	mul.wide.s32 	%rd47, %r365, 4;
	add.s64 	%rd20, %rd25, %rd47;
	mul.wide.s32 	%rd48, %r366, 4;
	add.s64 	%rd21, %rd25, %rd48;
	.loc	1 39 43                         // cdvdquyhqlj5ir4aq5kytckh6jh5lwld37cycetfwuod46vf4miv.py:39:43
	mov.b32 	%r74, %f65;
	// begin inline asm
	@%p27 st.global.b32 [ %rd6 + 0 ], { %r74 };
	// end inline asm
	mov.b32 	%r75, %f66;
	// begin inline asm
	@%p27 st.global.b32 [ %rd7 + 0 ], { %r75 };
	// end inline asm
	mov.b32 	%r76, %f67;
	// begin inline asm
	@%p27 st.global.b32 [ %rd8 + 0 ], { %r76 };
	// end inline asm
	mov.b32 	%r77, %f68;
	// begin inline asm
	@%p27 st.global.b32 [ %rd9 + 0 ], { %r77 };
	// end inline asm
	mov.b32 	%r78, %f69;
	// begin inline asm
	@%p27 st.global.b32 [ %rd10 + 0 ], { %r78 };
	// end inline asm
	mov.b32 	%r79, %f70;
	// begin inline asm
	@%p27 st.global.b32 [ %rd11 + 0 ], { %r79 };
	// end inline asm
	mov.b32 	%r80, %f71;
	// begin inline asm
	@%p27 st.global.b32 [ %rd12 + 0 ], { %r80 };
	// end inline asm
	mov.b32 	%r81, %f72;
	// begin inline asm
	@%p27 st.global.b32 [ %rd13 + 0 ], { %r81 };
	// end inline asm
	mov.b32 	%r82, %f73;
	// begin inline asm
	@%p27 st.global.b32 [ %rd14 + 0 ], { %r82 };
	// end inline asm
	mov.b32 	%r83, %f74;
	// begin inline asm
	@%p27 st.global.b32 [ %rd15 + 0 ], { %r83 };
	// end inline asm
	mov.b32 	%r84, %f75;
	// begin inline asm
	@%p27 st.global.b32 [ %rd16 + 0 ], { %r84 };
	// end inline asm
	mov.b32 	%r85, %f76;
	// begin inline asm
	@%p27 st.global.b32 [ %rd17 + 0 ], { %r85 };
	// end inline asm
	mov.b32 	%r86, %f77;
	// begin inline asm
	@%p27 st.global.b32 [ %rd18 + 0 ], { %r86 };
	// end inline asm
	mov.b32 	%r87, %f78;
	// begin inline asm
	@%p27 st.global.b32 [ %rd19 + 0 ], { %r87 };
	// end inline asm
	mov.b32 	%r88, %f79;
	// begin inline asm
	@%p27 st.global.b32 [ %rd20 + 0 ], { %r88 };
	// end inline asm
	mov.b32 	%r89, %f80;
	// begin inline asm
	@%p27 st.global.b32 [ %rd21 + 0 ], { %r89 };
	// end inline asm
	.loc	1 40 25                         // cdvdquyhqlj5ir4aq5kytckh6jh5lwld37cycetfwuod46vf4miv.py:40:25
	add.s64 	%rd22, %rd26, %rd27;
	.loc	1 40 55                         // cdvdquyhqlj5ir4aq5kytckh6jh5lwld37cycetfwuod46vf4miv.py:40:55
	bar.sync 	0;
	selp.u16 	%rs1, 1, 0, %p107;
	selp.u16 	%rs3, 1, 0, %p97;
	selp.u16 	%rs5, 1, 0, %p106;
	selp.u16 	%rs7, 1, 0, %p95;
	selp.u16 	%rs9, 1, 0, %p105;
	selp.u16 	%rs11, 1, 0, %p93;
	selp.u16 	%rs13, 1, 0, %p104;
	selp.u16 	%rs15, 1, 0, %p103;
	add.s32 	%r90, %r187, %r131;
	// begin inline asm
	@%p5 st.shared.b8 [ %r90 + 0 ], %rs1;
	// end inline asm
	add.s32 	%r91, %r90, 272;
	// begin inline asm
	@%p5 st.shared.b8 [ %r91 + 0 ], %rs2;
	// end inline asm
	add.s32 	%r92, %r90, 544;
	// begin inline asm
	@%p5 st.shared.b8 [ %r92 + 0 ], %rs3;
	// end inline asm
	add.s32 	%r93, %r90, 816;
	and.b16  	%rs4, %rs28, 1;
	// begin inline asm
	@%p5 st.shared.b8 [ %r93 + 0 ], %rs4;
	// end inline asm
	add.s32 	%r94, %r90, 1088;
	// begin inline asm
	@%p5 st.shared.b8 [ %r94 + 0 ], %rs5;
	// end inline asm
	add.s32 	%r95, %r90, 1360;
	// begin inline asm
	@%p5 st.shared.b8 [ %r95 + 0 ], %rs6;
	// end inline asm
	add.s32 	%r96, %r90, 1632;
	// begin inline asm
	@%p5 st.shared.b8 [ %r96 + 0 ], %rs7;
	// end inline asm
	add.s32 	%r97, %r90, 1904;
	and.b16  	%rs8, %rs24, 1;
	// begin inline asm
	@%p5 st.shared.b8 [ %r97 + 0 ], %rs8;
	// end inline asm
	add.s32 	%r98, %r90, 2176;
	// begin inline asm
	@%p5 st.shared.b8 [ %r98 + 0 ], %rs9;
	// end inline asm
	add.s32 	%r99, %r90, 2448;
	// begin inline asm
	@%p5 st.shared.b8 [ %r99 + 0 ], %rs10;
	// end inline asm
	add.s32 	%r100, %r90, 2720;
	// begin inline asm
	@%p5 st.shared.b8 [ %r100 + 0 ], %rs11;
	// end inline asm
	add.s32 	%r101, %r90, 2992;
	and.b16  	%rs12, %rs20, 1;
	// begin inline asm
	@%p5 st.shared.b8 [ %r101 + 0 ], %rs12;
	// end inline asm
	add.s32 	%r102, %r90, 3264;
	// begin inline asm
	@%p5 st.shared.b8 [ %r102 + 0 ], %rs13;
	// end inline asm
	add.s32 	%r103, %r90, 3536;
	// begin inline asm
	@%p5 st.shared.b8 [ %r103 + 0 ], %rs14;
	// end inline asm
	add.s32 	%r104, %r90, 3808;
	// begin inline asm
	@%p5 st.shared.b8 [ %r104 + 0 ], %rs15;
	// end inline asm
	add.s32 	%r105, %r90, 4080;
	.loc	1 38 19                         // cdvdquyhqlj5ir4aq5kytckh6jh5lwld37cycetfwuod46vf4miv.py:38:19
	selp.u16 	%rs16, 1, 0, %p98;
	.loc	1 40 55                         // cdvdquyhqlj5ir4aq5kytckh6jh5lwld37cycetfwuod46vf4miv.py:40:55
	// begin inline asm
	@%p5 st.shared.b8 [ %r105 + 0 ], %rs16;
	// end inline asm
	bar.sync 	0;
	add.s32 	%r367, %r187, %r317;
	ld.shared.v4.u32 	{%r368, %r369, %r370, %r371}, [%r367];
	bfe.u32 	%r376, %r368, 0, 8;
	bfe.u32 	%r377, %r368, 16, 8;
	cvt.u16.u32 	%rs29, %r377;
	bfe.u32 	%r378, %r368, 8, 8;
	cvt.u16.u32 	%rs30, %r378;
	mov.b32 	%r379, {%rs30, %rs29};
	and.b32  	%r380, %r379, 65537;
	bfe.u32 	%r381, %r369, 0, 8;
	bfe.u32 	%r382, %r369, 16, 8;
	cvt.u16.u32 	%rs31, %r382;
	bfe.u32 	%r383, %r369, 8, 8;
	cvt.u16.u32 	%rs32, %r383;
	mov.b32 	%r384, {%rs32, %rs31};
	and.b32  	%r385, %r384, 65537;
	bfe.u32 	%r386, %r370, 0, 8;
	bfe.u32 	%r387, %r370, 16, 8;
	cvt.u16.u32 	%rs33, %r387;
	bfe.u32 	%r388, %r370, 8, 8;
	cvt.u16.u32 	%rs34, %r388;
	mov.b32 	%r389, {%rs34, %rs33};
	and.b32  	%r390, %r389, 65537;
	bfe.u32 	%r391, %r371, 0, 8;
	bfe.u32 	%r392, %r371, 16, 8;
	cvt.u16.u32 	%rs35, %r392;
	bfe.u32 	%r393, %r371, 8, 8;
	cvt.u16.u32 	%rs36, %r393;
	mov.b32 	%r394, {%rs36, %rs35};
	and.b32  	%r395, %r394, 65537;
	mov.b32 	{%rs37, %rs38}, %r380;
	cvt.u32.u16 	%r396, %rs38;
	bfe.u32 	%r397, %r368, 24, 1;
	prmt.b32 	%r398, %r396, %r397, 0x3340U;
	cvt.u32.u16 	%r399, %rs37;
	and.b32  	%r400, %r376, 1;
	prmt.b32 	%r401, %r400, %r399, 0x3340U;
	prmt.b32 	%r402, %r401, %r398, 0x5410U;
	mov.b32 	{%rs39, %rs40}, %r385;
	cvt.u32.u16 	%r403, %rs40;
	bfe.u32 	%r404, %r369, 24, 1;
	prmt.b32 	%r405, %r403, %r404, 0x3340U;
	cvt.u32.u16 	%r406, %rs39;
	and.b32  	%r407, %r381, 1;
	prmt.b32 	%r408, %r407, %r406, 0x3340U;
	prmt.b32 	%r409, %r408, %r405, 0x5410U;
	mov.b32 	{%rs41, %rs42}, %r390;
	cvt.u32.u16 	%r410, %rs42;
	bfe.u32 	%r411, %r370, 24, 1;
	prmt.b32 	%r412, %r410, %r411, 0x3340U;
	cvt.u32.u16 	%r413, %rs41;
	and.b32  	%r414, %r386, 1;
	prmt.b32 	%r415, %r414, %r413, 0x3340U;
	prmt.b32 	%r416, %r415, %r412, 0x5410U;
	mov.b32 	{%rs43, %rs44}, %r395;
	cvt.u32.u16 	%r417, %rs44;
	bfe.u32 	%r418, %r371, 24, 1;
	prmt.b32 	%r419, %r417, %r418, 0x3340U;
	cvt.u32.u16 	%r420, %rs43;
	and.b32  	%r421, %r391, 1;
	prmt.b32 	%r422, %r421, %r420, 0x3340U;
	prmt.b32 	%r423, %r422, %r419, 0x5410U;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd22 + 0 ], { %r402, %r409, %r416, %r423 };
	// end inline asm
	.loc	1 40 4                          // cdvdquyhqlj5ir4aq5kytckh6jh5lwld37cycetfwuod46vf4miv.py:40:4
	ret;
$L__tmp7:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/dv/cdvdquyhqlj5ir4aq5kytckh6jh5lwld37cycetfwuod46vf4miv.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime/triton_helpers.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 200                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xc1 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 100
.b8 118
.b8 100
.b8 113
.b8 117
.b8 121
.b8 104
.b8 113
.b8 108
.b8 106
.b8 53
.b8 105
.b8 114
.b8 52
.b8 97
.b8 113
.b8 53
.b8 107
.b8 121
.b8 116
.b8 99
.b8 107
.b8 104
.b8 54
.b8 106
.b8 104
.b8 53
.b8 108
.b8 119
.b8 108
.b8 100
.b8 51
.b8 55
.b8 99
.b8 121
.b8 99
.b8 101
.b8 116
.b8 102
.b8 119
.b8 117
.b8 111
.b8 100
.b8 52
.b8 54
.b8 118
.b8 102
.b8 52
.b8 109
.b8 105
.b8 118
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 100
.b8 118
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x3a DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 111
.b8 105
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 99
.b8 111
.b8 110
.b8 118
.b8 111
.b8 108
.b8 117
.b8 116
.b8 105
.b8 111
.b8 110
.b8 95
.b8 114
.b8 101
.b8 108
.b8 117
.b8 95
.b8 116
.b8 104
.b8 114
.b8 101
.b8 115
.b8 104
.b8 111
.b8 108
.b8 100
.b8 95
.b8 98
.b8 97
.b8 99
.b8 107
.b8 119
.b8 97
.b8 114
.b8 100
.b8 95
.b8 49
.b8 50
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0x9d:0x2e DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xb2:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp6                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 36                                  // DW_AT_call_line
.b8 40                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
