// Seed: 2476322428
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = -1;
  assign module_2.id_31 = 0;
endmodule
module module_1 (
    input uwire id_0
);
  assign id_2 = "";
  id_3(
      {-1{1}}
  );
  wire id_4;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31
);
  inout wire id_31;
  inout wire id_30;
  inout wire id_29;
  output wire id_28;
  inout wire id_27;
  inout wire id_26;
  inout wire id_25;
  input wire id_24;
  output wire id_23;
  input wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_17 = id_27;
  wire id_32, id_33;
  assign id_7[1] = (1);
  module_0 modCall_1 (
      id_4,
      id_23,
      id_13,
      id_16,
      id_9
  );
  nand primCall (
      id_9,
      id_31,
      id_21,
      id_12,
      id_1,
      id_4,
      id_8,
      id_32,
      id_2,
      id_16,
      id_26,
      id_30,
      id_17,
      id_13,
      id_22,
      id_33,
      id_25,
      id_24,
      id_27,
      id_29,
      id_15,
      id_20
  );
  parameter id_34 = "";
  wire id_35, id_36;
  assign id_31 = -1;
endmodule
