0.6
2019.2
Nov  6 2019
21:42:20
/home/skillet/git/ECE433/FinalProject/FinalProject.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
/home/skillet/git/ECE433/FinalProject/FinalProject.srcs/sim_1/imports/FinalProjectGivenFiles/CRTClock2021fall_tb.v,1638168990,verilog,,,,CRTClock2021fall_tb,,,../../../../FinalProject.srcs/sources_1/ip/Clock50MHzGenerator,,,,,
/home/skillet/git/ECE433/FinalProject/FinalProject.srcs/sim_1/imports/FinalProjectGivenFiles/CRTcontroller2021fall_tb.v,1638168990,verilog,,,,CRTcontroller2021fall_tb,,,../../../../FinalProject.srcs/sources_1/ip/Clock50MHzGenerator,,,,,
/home/skillet/git/ECE433/FinalProject/FinalProject.srcs/sim_1/imports/FinalProjectGivenFiles/hsyncModule2021fall_tb.v,1638168990,verilog,,,,hsyncModule2021fall_tb,,,../../../../FinalProject.srcs/sources_1/ip/Clock50MHzGenerator,,,,,
/home/skillet/git/ECE433/FinalProject/FinalProject.srcs/sim_1/imports/FinalProjectGivenFiles/vsyncModule2021fall_tb.v,1638178429,verilog,,,,vsyncModule2021fall_tb,,,../../../../FinalProject.srcs/sources_1/ip/Clock50MHzGenerator,,,,,
/home/skillet/git/ECE433/FinalProject/FinalProject.srcs/sources_1/imports/FinalProjectGivenFiles/CRTClock2021Template.v,1638285329,verilog,,/home/skillet/git/ECE433/FinalProject/FinalProject.srcs/sources_1/imports/FinalProjectGivenFiles/CRTcontroller2021fall.v,,CRTClock2021fall,,,../../../../FinalProject.srcs/sources_1/ip/Clock50MHzGenerator;../../../../FinalProject.srcs/sources_1/ip/clkGen25,,,,,
/home/skillet/git/ECE433/FinalProject/FinalProject.srcs/sources_1/imports/FinalProjectGivenFiles/CRTcontroller2021fall.v,1638285394,verilog,,/home/skillet/git/ECE433/FinalProject/FinalProject.srcs/sources_1/imports/FinalProjectGivenFiles/FallingEdgePositiveOneShot.v,,CRTcontroller2021fall,,,../../../../FinalProject.srcs/sources_1/ip/Clock50MHzGenerator;../../../../FinalProject.srcs/sources_1/ip/clkGen25,,,,,
/home/skillet/git/ECE433/FinalProject/FinalProject.srcs/sources_1/imports/FinalProjectGivenFiles/FallingEdgePositiveOneShot.v,1638168990,verilog,,/home/skillet/git/ECE433/FinalProject/FinalProject.srcs/sources_1/new/LineClockUnit.v,,FallingEdgePositiveOneShot,,,../../../../FinalProject.srcs/sources_1/ip/Clock50MHzGenerator;../../../../FinalProject.srcs/sources_1/ip/clkGen25,,,,,
/home/skillet/git/ECE433/FinalProject/FinalProject.srcs/sources_1/imports/FinalProjectGivenFiles/OriginalPong.v,1638168990,verilog,,,,game;pong;video_timer,,,,,,,,
/home/skillet/git/ECE433/FinalProject/FinalProject.srcs/sources_1/imports/FinalProjectGivenFiles/UniversalCounter2021fall.v,1638279391,verilog,,/home/skillet/git/ECE433/FinalProject/FinalProject.srcs/sources_1/imports/FinalProjectGivenFiles/hsyncModule2021fall.v,,UniversalCounter2021fall,,,../../../../FinalProject.srcs/sources_1/ip/Clock50MHzGenerator;../../../../FinalProject.srcs/sources_1/ip/clkGen25,,,,,
/home/skillet/git/ECE433/FinalProject/FinalProject.srcs/sources_1/imports/FinalProjectGivenFiles/hsyncModule2021fall.v,1638168990,verilog,,/home/skillet/git/ECE433/FinalProject/FinalProject.srcs/sources_1/imports/FinalProjectGivenFiles/vsyncModule2021fallTemplate.v,,hsyncModule2021fall,,,../../../../FinalProject.srcs/sources_1/ip/Clock50MHzGenerator,,,,,
/home/skillet/git/ECE433/FinalProject/FinalProject.srcs/sources_1/imports/FinalProjectGivenFiles/vsyncModule2021fallTemplate.v,1638180220,verilog,,/home/skillet/git/ECE433/FinalProject/FinalProject.srcs/sim_1/imports/FinalProjectGivenFiles/CRTcontroller2021fall_tb.v,,vsyncModule2021fall,,,../../../../FinalProject.srcs/sources_1/ip/Clock50MHzGenerator,,,,,
/home/skillet/git/ECE433/FinalProject/FinalProject.srcs/sources_1/new/LineClockUnit.v,1638180111,verilog,,/home/skillet/git/ECE433/FinalProject/FinalProject.srcs/sources_1/imports/FinalProjectGivenFiles/UniversalCounter2021fall.v,,RisingEdgePositiveOneShot,,,../../../../FinalProject.srcs/sources_1/ip/Clock50MHzGenerator;../../../../FinalProject.srcs/sources_1/ip/clkGen25,,,,,
