
****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/mdomingu/FPGAPrototypingByVerilogExamples/2.9.1Gate_level_greater_than/2.9.1Gate_level_greater_than.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/mdomingu/FPGAPrototypingByVerilogExamples/2.9.1Gate_level_greater_than/2.9.1Gate_level_greater_than.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Sat Feb  9 21:41:27 2019. For additional details about this file, please refer to the WebTalk help file at /home/mdomingu/Xilinx/Vivado/2017.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb  9 21:41:27 2019...
