\doxysection{PWR Register alias address}
\label{group___p_w_r__register__alias__address}\index{PWR Register alias address@{PWR Register alias address}}
Collaboration diagram for PWR Register alias address\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=337pt]{group___p_w_r__register__alias__address}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ PWR\+\_\+\+OFFSET}~(\textbf{ PWR\+\_\+\+BASE} -\/ \textbf{ PERIPH\+\_\+\+BASE})
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+OFFSET}~0x00U
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+OFFSET}~0x04U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB}~(\textbf{ PWR\+\_\+\+OFFSET} + \textbf{ PWR\+\_\+\+CR\+\_\+\+OFFSET})
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+OFFSET\+\_\+\+BB}~(\textbf{ PWR\+\_\+\+OFFSET} + \textbf{ PWR\+\_\+\+CSR\+\_\+\+OFFSET})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___p_w_r__register__alias__address_gafc4a9746ee5df183f01c6c9b2b193bf8}} 
\index{PWR Register alias address@{PWR Register alias address}!PWR\_CR\_OFFSET@{PWR\_CR\_OFFSET}}
\index{PWR\_CR\_OFFSET@{PWR\_CR\_OFFSET}!PWR Register alias address@{PWR Register alias address}}
\doxysubsubsection{PWR\_CR\_OFFSET}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+OFFSET~0x00U}



Definition at line 364 of file stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

\mbox{\label{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}} 
\index{PWR Register alias address@{PWR Register alias address}!PWR\_CR\_OFFSET\_BB@{PWR\_CR\_OFFSET\_BB}}
\index{PWR\_CR\_OFFSET\_BB@{PWR\_CR\_OFFSET\_BB}!PWR Register alias address@{PWR Register alias address}}
\doxysubsubsection{PWR\_CR\_OFFSET\_BB}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB~(\textbf{ PWR\+\_\+\+OFFSET} + \textbf{ PWR\+\_\+\+CR\+\_\+\+OFFSET})}



Definition at line 366 of file stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

\mbox{\label{group___p_w_r__register__alias__address_ga5108a7917314663531d70bdf05ea2698}} 
\index{PWR Register alias address@{PWR Register alias address}!PWR\_CSR\_OFFSET@{PWR\_CSR\_OFFSET}}
\index{PWR\_CSR\_OFFSET@{PWR\_CSR\_OFFSET}!PWR Register alias address@{PWR Register alias address}}
\doxysubsubsection{PWR\_CSR\_OFFSET}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CSR\+\_\+\+OFFSET~0x04U}



Definition at line 365 of file stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

\mbox{\label{group___p_w_r__register__alias__address_gaa9477acfcacc4610533df164c94ad6fd}} 
\index{PWR Register alias address@{PWR Register alias address}!PWR\_CSR\_OFFSET\_BB@{PWR\_CSR\_OFFSET\_BB}}
\index{PWR\_CSR\_OFFSET\_BB@{PWR\_CSR\_OFFSET\_BB}!PWR Register alias address@{PWR Register alias address}}
\doxysubsubsection{PWR\_CSR\_OFFSET\_BB}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CSR\+\_\+\+OFFSET\+\_\+\+BB~(\textbf{ PWR\+\_\+\+OFFSET} + \textbf{ PWR\+\_\+\+CSR\+\_\+\+OFFSET})}



Definition at line 367 of file stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

\mbox{\label{group___p_w_r__register__alias__address_ga7f88bce73931300319824f22578f90de}} 
\index{PWR Register alias address@{PWR Register alias address}!PWR\_OFFSET@{PWR\_OFFSET}}
\index{PWR\_OFFSET@{PWR\_OFFSET}!PWR Register alias address@{PWR Register alias address}}
\doxysubsubsection{PWR\_OFFSET}
{\footnotesize\ttfamily \#define PWR\+\_\+\+OFFSET~(\textbf{ PWR\+\_\+\+BASE} -\/ \textbf{ PERIPH\+\_\+\+BASE})}



Definition at line 363 of file stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

