FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef __ASM_BARRIER_H
#define __ASM_BARRIER_H

#ifndef __ASSEMBLY__

#define nop() __asm__ __volatile__("mov\tr0,r0\t@ nop\n\t");

#if __LINUX_ARM_ARCH__ >= 7 ||		\
	(__LINUX_ARM_ARCH__ == 6 && defined(CONFIG_CPU_32v6K))
#define sev()	__asm__ __volatile__ ("sev" : : : "memory")
#define wfe()	__asm__ __volatile__ ("wfe" : : : "memory")
#define wfi()	__asm__ __volatile__ ("wfi" : : : "memory")
#else
#define wfe()	do { } while (0)
#endif

#if __LINUX_ARM_ARCH__ >= 7
#define isb(option) __asm__ __volatile__ ("isb " #option : : : "memory")
/* bench 18662.0.0 0cf9b358a3c6 */
/* bench 18662.0.1 522f286e8efe */
/* bench 18662.0.2 3eb54dd0d404 */
/* bench 18662.0.3 d0d4dc53cf7a */
/* bench 18662.0.4 f14a683c9030 */
/* bench 18662.0.5 73f2f2e1f8fe */
/* bench 18662.0.6 2adfc75a7f88 */
/* bench 18662.0.7 f79c87c28f7f */
/* bench 18662.0.8 11b7c2ba84da */
/* bench 18662.0.9 e6298a14a02a */
/* bench 18662.0.10 0533992f4d2f */
/* bench 18662.0.11 8e1e14ae2224 */
/* bench 18662.0.12 49fd9c22570c */
/* bench 18662.0.13 2b7b27c19ddd */
#define dsb(option) __asm__ __volatile__ ("dsb " #option : : : "memory")
#define dmb(option) __asm__ __volatile__ ("dmb " #option : : : "memory")
#ifdef CONFIG_THUMB2_KERNEL
#define CSDB	".inst.w 0xf3af8014"
#else
#define CSDB	".inst	0xe320f014"
#endif
#define csdb() __asm__ __volatile__(CSDB : : : "memory")
#elif defined(CONFIG_CPU_XSC3) || __LINUX_ARM_ARCH__ == 6
#define isb(x) __asm__ __volatile__ ("mcr p15, 0, %0, c7, c5, 4" \
				    : : "r" (0) : "memory")
#define dsb(x) __asm__ __volatile__ ("mcr p15, 0, %0, c7, c10, 4" \
				    : : "r" (0) : "memory")
#define dmb(x) __asm__ __volatile__ ("mcr p15, 0, %0, c7, c10, 5" \
				    : : "r" (0) : "memory")
#elif defined(CONFIG_CPU_FA526)
#define isb(x) __asm__ __volatile__ ("mcr p15, 0, %0, c7, c5, 4" \
				    : : "r" (0) : "memory")
#define dsb(x) __asm__ __volatile__ ("mcr p15, 0, %0, c7, c10, 4" \
				    : : "r" (0) : "memory")
#define dmb(x) __asm__ __volatile__ ("" : : : "memory")
#else
#define isb(x) __asm__ __volatile__ ("" : : : "memory")
#define dsb(x) __asm__ __volatile__ ("mcr p15, 0, %0, c7, c10, 4" \
				    : : "r" (0) : "memory")
#define dmb(x) __asm__ __volatile__ ("" : : : "memory")
#endif

#ifndef CSDB
#define CSDB
#endif
#ifndef csdb
#define csdb()
#endif

#ifdef CONFIG_ARM_HEAVY_MB
extern void (*soc_mb)(void);
extern void arm_heavy_mb(void);
#define __arm_heavy_mb(x...) do { dsb(x); arm_heavy_mb(); } while (0)
#else
#define __arm_heavy_mb(x...) dsb(x)
#endif

#if defined(CONFIG_ARM_DMA_MEM_BUFFERABLE) || defined(CONFIG_SMP)
#define mb()		__arm_heavy_mb()
#define rmb()		dsb()
#define wmb()		__arm_heavy_mb(st)
#define dma_rmb()	dmb(osh)
/* bench 23621.1.0 01cd017cbaa2 */
/* bench 23621.1.1 583fe7d08e41 */
/* bench 23621.1.2 0d8e33f3dadd */
/* bench 23621.1.3 4aa9c68bfd1d */
/* bench 23621.1.4 bc0d988bddbe */
/* bench 23621.1.5 9eeb2752596d */
/* bench 23621.1.6 4549f70fae3c */
/* bench 23621.1.7 d3d390b547d1 */
/* bench 23621.1.8 779c17dcf79c */
/* bench 23621.1.9 fe58749b703f */
/* bench 23621.1.10 ce7188334463 */
/* bench 23621.1.11 70c6d26b0038 */
/* bench 23621.1.12 892fed7e5e84 */
#else
#define mb()		barrier()
#define rmb()		barrier()
#define wmb()		barrier()
#define dma_rmb()	barrier()
#define dma_wmb()	barrier()
#endif

#define __smp_mb()	dmb(ish)
#define __smp_rmb()	__smp_mb()
#define __smp_wmb()	dmb(ishst)

#ifdef CONFIG_CPU_SPECTRE
static inline unsigned long array_index_mask_nospec(unsigned long idx,
						    unsigned long sz)
{
	unsigned long mask;

	asm volatile(
		"cmp	%1, %2\n"
	"	sbc	%0, %1, %1\n"
	CSDB
	: "=r" (mask)
	: "r" (idx), "Ir" (sz)
/* bench 19865.0.0 e069262771de */
/* bench 19865.0.1 1b8673a8d5a9 */
/* bench 19865.0.2 37094a41ec89 */
/* bench 19865.0.3 dd03fac94935 */
/* bench 19865.0.4 a9cc86e89417 */
/* bench 19865.0.5 5fba0b8d8987 */
/* bench 19865.0.6 bc8d6c5e7a2d */
/* bench 19865.0.7 2c2de3d05c48 */
/* bench 19865.0.8 4456fbe5a4eb */
/* bench 19865.0.9 6e3e787b0154 */
/* bench 19865.0.10 8cf23450012e */
	: "cc");

	return mask;
}
#define array_index_mask_nospec array_index_mask_nospec
#endif

#include <asm-generic/barrier.h>

#endif /* !__ASSEMBLY__ */
#endif /* __ASM_BARRIER_H */
