INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cyx/Desktop/Ex2-Computer-Principles/EDA2_TOP/EDA2_TOP.srcs/sources_1/new/CYX_ALU_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CYX_ALU_Core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cyx/Desktop/Ex2-Computer-Principles/EDA2_TOP/EDA2_TOP.srcs/sources_1/new/CYX_ALU_HW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CYX_ALU_HW
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cyx/Desktop/Ex2-Computer-Principles/EDA2_TOP/EDA2_TOP.srcs/sources_1/new/Dynamic_Display_HEX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Digit_decoder
INFO: [VRFC 10-311] analyzing module Dynamic_Display_HEX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cyx/Desktop/Ex2-Computer-Principles/EDA2_TOP/EDA2_TOP.srcs/sim_1/new/CYX_HW_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CYX_HW_tb
