/**
 * @cond
 ***********************************************************************************************************************
 *
 * Copyright (c) 2018, Infineon Technologies AG
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without modification,are permitted provided that the
 * following conditions are met:
 *
 *   Redistributions of source code must retain the above copyright notice, this list of conditions and the  following
 *   disclaimer.
 *
 *   Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the
 *   following disclaimer in the documentation and/or other materials provided with the distribution.
 *
 *   Neither the name of the copyright holders nor the names of its contributors may be used to endorse or promote
 *   products derived from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
 * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT  OF THE
 * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 **********************************************************************************************************************/
#ifndef TEMP_DEFINES_H
#define TEMP_DEFINES_H

/* XML Version 0.1.2 */
#define TEMP_XML_VERSION (00102)

#define ADC1_CALIB11_EN (0x0u) /*decimal 0*/

#define ADC1_CALIB13_EN (0x0u) /*decimal 0*/

#define ADC1_CALIB15_EN (0x0u) /*decimal 0*/

#define ADC1_CALIB16_EN (0x0u) /*decimal 0*/

#define ADC1_CALIB17_EN (0x0u) /*decimal 0*/

#define ADC1_CALIB18_EN (0x0u) /*decimal 0*/

#define ADC1_CALIB19_EN (0x0u) /*decimal 0*/

#define ADC1_CALIB1_EN (0x0u) /*decimal 0*/

#define ADC1_CALIB20_EN (0x0u) /*decimal 0*/

#define ADC1_CALIB21_EN (0x0u) /*decimal 0*/

#define ADC1_CALIB22_EN (0x0u) /*decimal 0*/

#define ADC1_CALIB23_EN (0x0u) /*decimal 0*/

#define ADC1_CALIB24_EN (0x0u) /*decimal 0*/

#define ADC1_CALIB25_EN (0x0u) /*decimal 0*/

#define ADC1_CALIB26_EN (0x0u) /*decimal 0*/

#define ADC1_CALIB3_EN (0x0u) /*decimal 0*/

#define ADC1_CALIB5_EN (0x0u) /*decimal 0*/

#define ADC1_CALIB7_EN (0x0u) /*decimal 0*/

#define ADC1_CALIB9_EN (0x0u) /*decimal 0*/

#define ADC1_CLK (0x3Cu) /*decimal 60*/

#define ADC1_CLKCON_CLKDIVp1 (0x1u) /*decimal 1*/

#define ADC1_CONVCFG0_CTRY low voltage inputs

#define ADC1_CONVCFG0_TCOS (0x0u) /*decimal 0*/

#define ADC1_CONVCFG1_CTRY high voltage inputs

#define ADC1_CONVCFG1_TCOS (0x0u) /*decimal 0*/

#define ADC1_CONVCFG2_CTRY internal CSA

#define ADC1_CONVCFG2_TCOS (0x0u) /*decimal 0*/

#define ADC1_CONVCFG3_CTRY user definable

#define ADC1_CONVCFG3_TCOS (0x0u) /*decimal 0*/

#define ADC1_CONVCFG_TCOSSEL0 (0x0u) /*decimal 0*/

#define ADC1_CONVCFG_TCOSSEL1 (0x0u) /*decimal 0*/

#define ADC1_CONVCFG_TCOSSEL2 (0x0u) /*decimal 0*/

#define ADC1_CONVCFG_TCOSSEL3 (0x0u) /*decimal 0*/

#define ADC1_GREEN CCE9AD

#define ADC1_LOWER_TH0 (0.1)

#define ADC1_LOWER_TH1 (0.1)

#define ADC1_LOWER_TH2 (0.1)

#define ADC1_LOWER_TH3 (0.1)

#define ADC1_S0S0_CH Channel 0

#define ADC1_S0S1_CH Channel 0

#define ADC1_S0S2_CH Channel 0

#define ADC1_S0S3_CH Channel 0

#define ADC1_S0_TIMES (1.6000)

#define ADC1_S1S0_CH Channel 0

#define ADC1_S1S1_CH Channel 0

#define ADC1_S1S2_CH Channel 0

#define ADC1_S1S3_CH Channel 0

#define ADC1_S1_TIMES (1.6000)

#define ADC1_S2S0_CH Channel 0

#define ADC1_S2S1_CH Channel 0

#define ADC1_S2S2_CH Channel 0

#define ADC1_S2S3_CH Channel 0

#define ADC1_S2_TIMES (1.6000)

#define ADC1_S3S0_CH Channel 0

#define ADC1_S3S1_CH Channel 0

#define ADC1_S3S2_CH Channel 0

#define ADC1_S3S3_CH Channel 0

#define ADC1_S3_TIMES (1.6000)

#define ADC1_TIME_IN2CMP (0.4167)

#define ADC1_TIME_IN2FILT (0.4167)

#define ADC1_TIME_IN2RES (0.4000)

#define ADC1_TIME_KERNEL (0.4000)

#define ADC1_UPPER_TH0 (0.1)

#define ADC1_UPPER_TH1 (0.1)

#define ADC1_UPPER_TH2 (0.1)

#define ADC1_UPPER_TH3 (0.1)

#define ADC1_YELLOW FFC90E

#define ADC2_ACTIVE_COLOR FFC90E

#define ADC2_BLACK_COLOR (0x0u) /*decimal 0*/

#define ADC2_BOXCOLOR F1F1F1

#define ADC2_CHCFG0_INSEL VS (3..35V)

#define ADC2_CHCFG0_REPCH (0x1u) /*decimal 1*/

#define ADC2_CHCFG10_INSEL VDDC

#define ADC2_CHCFG10_REPCH (0x1u) /*decimal 1*/

#define ADC2_CHCFG11_INSEL VAREF

#define ADC2_CHCFG11_REPCH (0x1u) /*decimal 1*/

#define ADC2_CHCFG12_INSEL PMU BandGap

#define ADC2_CHCFG12_REPCH (0x1u) /*decimal 1*/

#define ADC2_CHCFG13_INSEL TEMP0 (BDRV)

#define ADC2_CHCFG13_REPCH (0x1u) /*decimal 1*/

#define ADC2_CHCFG14_INSEL TEMP1 (SYS_TEMP)

#define ADC2_CHCFG14_REPCH (0x1u) /*decimal 1*/

#define ADC2_CHCFG1_INSEL VSD

#define ADC2_CHCFG1_REPCH (0x1u) /*decimal 1*/

#define ADC2_CHCFG2_INSEL VCP

#define ADC2_CHCFG2_REPCH (0x1u) /*decimal 1*/

#define ADC2_CHCFG3_INSEL VSD

#define ADC2_CHCFG3_REPCH (0x1u) /*decimal 1*/

#define ADC2_CHCFG4_INSEL MON1 (0..35V)

#define ADC2_CHCFG4_REPCH (0x1u) /*decimal 1*/

#define ADC2_CHCFG5_INSEL MON2 (0..35V)

#define ADC2_CHCFG5_REPCH (0x1u) /*decimal 1*/

#define ADC2_CHCFG6_INSEL MON3 (0..35V)

#define ADC2_CHCFG6_REPCH (0x1u) /*decimal 1*/

#define ADC2_CHCFG7_INSEL VDDEXT

#define ADC2_CHCFG7_REPCH (0x1u) /*decimal 1*/

#define ADC2_CHCFG8_INSEL VCAN

#define ADC2_CHCFG8_REPCH (0x1u) /*decimal 1*/

#define ADC2_CHCFG9_INSEL VDDP

#define ADC2_CHCFG9_REPCH (0x1u) /*decimal 1*/

#define ADC2_CLK (0x3Cu) /*decimal 60*/

#define ADC2_CLKCON_CLKDIVp1 (0x1u) /*decimal 1*/

#define ADC2_CONVCFG0_CTRY Low voltage inputs

#define ADC2_CONVCFG1_CTRY High voltage inputs

#define ADC2_CONVCFG2_CTRY User definable

#define ADC2_CONVCFG3_CTRY User definable

#define ADC2_FILT0_USED_TXT (0x3u) /*decimal 3*/

#define ADC2_FILT1_USED_TXT (0x1u) /*decimal 1*/

#define ADC2_FILT2_USED_TXT (0x2u) /*decimal 2*/

#define ADC2_FILT3_USED_TXT (0x8u) /*decimal 8*/

#define ADC2_FILT4_USED_TXT (0xDu) /*decimal 13*/

#define ADC2_FILT5_USED_TXT (0xEu) /*decimal 14*/

#define ADC2_FILT6_USED_TXT available

#define ADC2_FILT7_USED_TXT available

#define ADC2_GREEN_COLOR CCE9AD

#define ADC2_LOWER_TH0 (18.07)

#define ADC2_LOWER_TH1 (5.30)

#define ADC2_LOWER_TH2 (14.15)

#define ADC2_LOWER_TH3 (4.60)

#define ADC2_LOWER_TH4 (0.95)

#define ADC2_LOWER_TH5 (0.95)

#define ADC2_LOWER_TH6 (0.1)

#define ADC2_LOWER_TH7 (0.1)

#define ADC2_S3S3_BOXCOLOR F1F1F1

#define ADC2_S3S3_COLOR F1F1F1

#define ADC2_SQSLOT0_CHSEL0_user (0x0u) /*decimal 0*/

#define ADC2_SQSLOT0_CHSEL1_user (0x1u) /*decimal 1*/

#define ADC2_SQSLOT0_CHSEL2_user (0x2u) /*decimal 2*/

#define ADC2_SQSLOT0_CHSEL3_user (0x3u) /*decimal 3*/

#define ADC2_SQSLOT1_CHSEL0_user (0xDu) /*decimal 13*/

#define ADC2_SQSLOT1_CHSEL1_user (0x4u) /*decimal 4*/

#define ADC2_SQSLOT1_CHSEL2_user (0x5u) /*decimal 5*/

#define ADC2_SQSLOT1_CHSEL3_user (0x6u) /*decimal 6*/

#define ADC2_SQSLOT2_CHSEL0_user (0x7u) /*decimal 7*/

#define ADC2_SQSLOT2_CHSEL1_user (0x8u) /*decimal 8*/

#define ADC2_SQSLOT2_CHSEL2_user (0x9u) /*decimal 9*/

#define ADC2_SQSLOT2_CHSEL3_user (0xAu) /*decimal 10*/

#define ADC2_SQSLOT3_CHSEL0_user (0xBu) /*decimal 11*/

#define ADC2_SQSLOT3_CHSEL1_user (0xCu) /*decimal 12*/

#define ADC2_SQSLOT3_CHSEL2_user (0xEu) /*decimal 14*/

#define ADC2_SQSLOT3_CHSEL3_user (0xFu) /*decimal 15*/

#define ADC2_TIME_IN2CMP (0.3833)

#define ADC2_TIME_IN2FILT (0.3833)

#define ADC2_TIME_IN2RES (0.3667)

#define ADC2_TIME_KERNEL (0.3667)

#define ADC2_UPPER_TH0 (28.98)

#define ADC2_UPPER_TH1 (5.30)

#define ADC2_UPPER_TH2 (44.05)

#define ADC2_UPPER_TH3 (5.31)

#define ADC2_UPPER_TH4 (1.07)

#define ADC2_UPPER_TH5 (1.07)

#define ADC2_UPPER_TH6 (0.1)

#define ADC2_UPPER_TH7 (0.1)

#define BDRV_ASEQOFFADDDLY_HS1T1OFFADDDLY (0x0u) /*decimal 0*/

#define BDRV_ASEQOFFADDDLY_HS1T1OFFADDDLY_MATH (0x0u) /*decimal 0*/

#define BDRV_ASEQOFFADDDLY_HS2T1OFFADDDLY (0x0u) /*decimal 0*/

#define BDRV_ASEQOFFADDDLY_HS2T1OFFADDDLY_MATH (0x0u) /*decimal 0*/

#define BDRV_ASEQOFFADDDLY_HS3T1OFFADDDLY (0x0u) /*decimal 0*/

#define BDRV_ASEQOFFADDDLY_HS3T1OFFADDDLY_MATH (0x0u) /*decimal 0*/

#define BDRV_ASEQOFFADDDLY_LS1T1OFFADDDLY (0x32u) /*decimal 50*/

#define BDRV_ASEQOFFADDDLY_LS1T1OFFADDDLY_MATH (0x1u) /*decimal 1*/

#define BDRV_ASEQOFFADDDLY_LS2T1OFFADDDLY (0x0u) /*decimal 0*/

#define BDRV_ASEQOFFADDDLY_LS2T1OFFADDDLY_MATH (0x0u) /*decimal 0*/

#define BDRV_ASEQOFFADDDLY_LS3T1OFFADDDLY (0x0u) /*decimal 0*/

#define BDRV_ASEQOFFADDDLY_LS3T1OFFADDDLY_MATH (0x0u) /*decimal 0*/

#define BDRV_ASEQONADDDLY_HS1T1ONADDDLY (0x0u) /*decimal 0*/

#define BDRV_ASEQONADDDLY_HS1T1ONADDDLY_MATH (0x0u) /*decimal 0*/

#define BDRV_ASEQONADDDLY_HS2T1ONADDDLY (0x0u) /*decimal 0*/

#define BDRV_ASEQONADDDLY_HS2T1ONADDDLY_MATH (0x0u) /*decimal 0*/

#define BDRV_ASEQONADDDLY_HS3T1ONADDDLY (0x0u) /*decimal 0*/

#define BDRV_ASEQONADDDLY_HS3T1ONADDDLY_MATH (0x0u) /*decimal 0*/

#define BDRV_ASEQONADDDLY_LS1T1ONADDDLY (0x0u) /*decimal 0*/

#define BDRV_ASEQONADDDLY_LS1T1ONADDDLY_MATH (0x0u) /*decimal 0*/

#define BDRV_ASEQONADDDLY_LS2T1ONADDDLY (0x0u) /*decimal 0*/

#define BDRV_ASEQONADDDLY_LS2T1ONADDDLY_MATH (0x0u) /*decimal 0*/

#define BDRV_ASEQONADDDLY_LS3T1ONADDDLY (0x0u) /*decimal 0*/

#define BDRV_ASEQONADDDLY_LS3T1ONADDDLY_MATH (0x0u) /*decimal 0*/

#define BDRV_BEMFC_CTRL_PHx_COMP_EN (0x0u) /*decimal 0*/

#define BDRV_CP_CLK_SRC (0x14u) /*decimal 20*/

#define BDRV_HB1IGATECLMPC_HB1_ICLMPOFF (0xBu) /*decimal 11*/

#define BDRV_HB1IGATECLMPC_HB1_ICLMPON (0xBu) /*decimal 11*/

#define BDRV_HB1_ASEQOFFIMAX_I1OFFMAX (0x11Fu) /*decimal 287*/

#define BDRV_HB1_ASEQOFFIMAX_I1OFFMAX_REG (0x37u) /*decimal 55*/

#define BDRV_HB1_ASEQOFFIMIN_I1OFFMIN (0x10u) /*decimal 16*/

#define BDRV_HB1_ASEQOFFIMIN_I1OFFMIN_REG (0x6u) /*decimal 6*/

#define BDRV_HB1_ASEQOFFTMAX_T12OFFMAX (0x802u) /*decimal 2050*/

#define BDRV_HB1_ASEQOFFTMAX_T12OFFMAX_REG (0x28u) /*decimal 40*/

#define BDRV_HB1_ASEQOFFTMIN_T12OFFMIN (0x64u) /*decimal 100*/

#define BDRV_HB1_ASEQOFFTMIN_T12OFFMIN_REG (0x1u) /*decimal 1*/

#define BDRV_HB1_ASEQONIMAX_I1ONMAX (0x11Fu) /*decimal 287*/

#define BDRV_HB1_ASEQONIMAX_I1ONMAX_REG (0x37u) /*decimal 55*/

#define BDRV_HB1_ASEQONIMIN_I1ONMIN (0x10u) /*decimal 16*/

#define BDRV_HB1_ASEQONIMIN_I1ONMIN_REG (0x6u) /*decimal 6*/

#define BDRV_HB1_ASEQONTMAX_T12ONMAX (0x802u) /*decimal 2050*/

#define BDRV_HB1_ASEQONTMAX_T12ONMAX_REG (0x28u) /*decimal 40*/

#define BDRV_HB1_ASEQONTMIN_T12ONMIN (0x64u) /*decimal 100*/

#define BDRV_HB1_ASEQONTMIN_T12ONMIN_REG (0x1u) /*decimal 1*/

#define BDRV_HB1_SEQOFFT4I4_I4OFF (0x83u) /*decimal 131*/

#define BDRV_HB1_SEQOFFT4I4_I4OFF_REG (0x20u) /*decimal 32*/

#define BDRV_HB1_SEQOFFT4I4_T4OFF (0x12Cu) /*decimal 300*/

#define BDRV_HB1_SEQOFFT4I4_T4OFF_REG (0x5u) /*decimal 5*/

#define BDRV_HB1_SEQONT4I4_I4ON (0x83u) /*decimal 131*/

#define BDRV_HB1_SEQONT4I4_I4ON_REG (0x20u) /*decimal 32*/

#define BDRV_HB1_SEQONT4I4_T4ON (0x12Cu) /*decimal 300*/

#define BDRV_HB1_SEQONT4I4_T4ON_REG (0x5u) /*decimal 5*/

#define BDRV_HB2IGATECLMPC_HB2_ICLMPOFF (0xBu) /*decimal 11*/

#define BDRV_HB2IGATECLMPC_HB2_ICLMPON (0xBu) /*decimal 11*/

#define BDRV_HB2_ASEQOFFIMAX_I1OFFMAX (0x11Fu) /*decimal 287*/

#define BDRV_HB2_ASEQOFFIMAX_I1OFFMAX_REG (0x37u) /*decimal 55*/

#define BDRV_HB2_ASEQOFFIMIN_I1OFFMIN (0x10u) /*decimal 16*/

#define BDRV_HB2_ASEQOFFIMIN_I1OFFMIN_REG (0x6u) /*decimal 6*/

#define BDRV_HB2_ASEQOFFTMAX_T12OFFMAX (0x802u) /*decimal 2050*/

#define BDRV_HB2_ASEQOFFTMAX_T12OFFMAX_REG (0x28u) /*decimal 40*/

#define BDRV_HB2_ASEQOFFTMIN_T12OFFMIN (0x64u) /*decimal 100*/

#define BDRV_HB2_ASEQOFFTMIN_T12OFFMIN_REG (0x1u) /*decimal 1*/

#define BDRV_HB2_ASEQONIMAX_I1ONMAX (0x11Fu) /*decimal 287*/

#define BDRV_HB2_ASEQONIMAX_I1ONMAX_REG (0x37u) /*decimal 55*/

#define BDRV_HB2_ASEQONIMIN_I1ONMIN (0x10u) /*decimal 16*/

#define BDRV_HB2_ASEQONIMIN_I1ONMIN_REG (0x6u) /*decimal 6*/

#define BDRV_HB2_ASEQONTMAX_T12ONMAX (0x802u) /*decimal 2050*/

#define BDRV_HB2_ASEQONTMAX_T12ONMAX_REG (0x28u) /*decimal 40*/

#define BDRV_HB2_ASEQONTMIN_T12ONMIN (0x64u) /*decimal 100*/

#define BDRV_HB2_ASEQONTMIN_T12ONMIN_REG (0x1u) /*decimal 1*/

#define BDRV_HB2_SEQOFFT4I4_I4OFF (0x83u) /*decimal 131*/

#define BDRV_HB2_SEQOFFT4I4_I4OFF_REG (0x20u) /*decimal 32*/

#define BDRV_HB2_SEQOFFT4I4_T4OFF (0x12Cu) /*decimal 300*/

#define BDRV_HB2_SEQOFFT4I4_T4OFF_REG (0x5u) /*decimal 5*/

#define BDRV_HB2_SEQONT4I4_I4ON (0x83u) /*decimal 131*/

#define BDRV_HB2_SEQONT4I4_I4ON_REG (0x20u) /*decimal 32*/

#define BDRV_HB2_SEQONT4I4_T4ON (0x12Cu) /*decimal 300*/

#define BDRV_HB2_SEQONT4I4_T4ON_REG (0x5u) /*decimal 5*/

#define BDRV_HB3IGATECLMPC_HB3_ICLMPOFF (0xBu) /*decimal 11*/

#define BDRV_HB3IGATECLMPC_HB3_ICLMPON (0xBu) /*decimal 11*/

#define BDRV_HB3_ASEQOFFIMAX_I1OFFMAX (0x11Fu) /*decimal 287*/

#define BDRV_HB3_ASEQOFFIMAX_I1OFFMAX_REG (0x37u) /*decimal 55*/

#define BDRV_HB3_ASEQOFFIMIN_I1OFFMIN (0x10u) /*decimal 16*/

#define BDRV_HB3_ASEQOFFIMIN_I1OFFMIN_REG (0x6u) /*decimal 6*/

#define BDRV_HB3_ASEQOFFTMAX_T12OFFMAX (0x802u) /*decimal 2050*/

#define BDRV_HB3_ASEQOFFTMAX_T12OFFMAX_REG (0x28u) /*decimal 40*/

#define BDRV_HB3_ASEQOFFTMIN_T12OFFMIN (0x64u) /*decimal 100*/

#define BDRV_HB3_ASEQOFFTMIN_T12OFFMIN_REG (0x1u) /*decimal 1*/

#define BDRV_HB3_ASEQONIMAX_I1ONMAX (0x11Fu) /*decimal 287*/

#define BDRV_HB3_ASEQONIMAX_I1ONMAX_REG (0x37u) /*decimal 55*/

#define BDRV_HB3_ASEQONIMIN_I1ONMIN (0x10u) /*decimal 16*/

#define BDRV_HB3_ASEQONIMIN_I1ONMIN_REG (0x6u) /*decimal 6*/

#define BDRV_HB3_ASEQONTMAX_T12ONMAX (0x802u) /*decimal 2050*/

#define BDRV_HB3_ASEQONTMAX_T12ONMAX_REG (0x28u) /*decimal 40*/

#define BDRV_HB3_ASEQONTMIN_T12ONMIN (0x64u) /*decimal 100*/

#define BDRV_HB3_ASEQONTMIN_T12ONMIN_REG (0x1u) /*decimal 1*/

#define BDRV_HB3_SEQOFFT4I4_I4OFF (0x83u) /*decimal 131*/

#define BDRV_HB3_SEQOFFT4I4_I4OFF_REG (0x20u) /*decimal 32*/

#define BDRV_HB3_SEQOFFT4I4_T4OFF (0x12Cu) /*decimal 300*/

#define BDRV_HB3_SEQOFFT4I4_T4OFF_REG (0x5u) /*decimal 5*/

#define BDRV_HB3_SEQONT4I4_I4ON (0x83u) /*decimal 131*/

#define BDRV_HB3_SEQONT4I4_I4ON_REG (0x20u) /*decimal 32*/

#define BDRV_HB3_SEQONT4I4_T4ON (0x12Cu) /*decimal 300*/

#define BDRV_HB3_SEQONT4I4_T4ON_REG (0x5u) /*decimal 5*/

#define BDRV_HCDIS_HCDIS_SSO_MATH (0x1u) /*decimal 1*/

#define BDRV_HCDIS_IHCDIS (0x15Eu) /*decimal 350*/

#define BDRV_HS1AFIC_HS1_IAFOFF (0x50u) /*decimal 80*/

#define BDRV_HS1AFIC_HS1_IAFON (0x50u) /*decimal 80*/

#define BDRV_HS1AFTC_HS1_TAFOFF (0x41Au) /*decimal 1050*/

#define BDRV_HS1AFTC_HS1_TAFON (0x41Au) /*decimal 1050*/

#define BDRV_HS1SEQOFFIC_HS1_I1OFF (0x83u) /*decimal 131*/

#define BDRV_HS1SEQOFFIC_HS1_I1OFF_MATH (0x20u) /*decimal 32*/

#define BDRV_HS1SEQOFFIC_HS1_I2OFF (0x13u) /*decimal 19*/

#define BDRV_HS1SEQOFFIC_HS1_I2OFF_MATH (0x7u) /*decimal 7*/

#define BDRV_HS1SEQOFFIC_HS1_I3OFF (0x13u) /*decimal 19*/

#define BDRV_HS1SEQOFFIC_HS1_I3OFF_MATH (0x7u) /*decimal 7*/

#define BDRV_HS1SEQOFFIC_HS1_I4OFF (0x83u) /*decimal 131*/

#define BDRV_HS1SEQOFFIC_HS1_I4OFF_MATH (0x20u) /*decimal 32*/

#define BDRV_HS1SEQOFFTC_HS1_T1OFF (0x15Eu) /*decimal 350*/

#define BDRV_HS1SEQOFFTC_HS1_T1OFF_MATH (0x6u) /*decimal 6*/

#define BDRV_HS1SEQOFFTC_HS1_T2OFF (0x12Cu) /*decimal 300*/

#define BDRV_HS1SEQOFFTC_HS1_T2OFF_MATH (0x5u) /*decimal 5*/

#define BDRV_HS1SEQOFFTC_HS1_T3OFF (0x12Cu) /*decimal 300*/

#define BDRV_HS1SEQOFFTC_HS1_T3OFF_MATH (0x5u) /*decimal 5*/

#define BDRV_HS1SEQOFFTC_HS1_T4OFF (0xFAu) /*decimal 250*/

#define BDRV_HS1SEQOFFTC_HS1_T4OFF_MATH (0x4u) /*decimal 4*/

#define BDRV_HS1SEQONIC_HS1_I1ON (0x83u) /*decimal 131*/

#define BDRV_HS1SEQONIC_HS1_I1ON_MATH (0x20u) /*decimal 32*/

#define BDRV_HS1SEQONIC_HS1_I2ON (0x13u) /*decimal 19*/

#define BDRV_HS1SEQONIC_HS1_I2ON_MATH (0x7u) /*decimal 7*/

#define BDRV_HS1SEQONIC_HS1_I3ON (0x13u) /*decimal 19*/

#define BDRV_HS1SEQONIC_HS1_I3ON_MATH (0x7u) /*decimal 7*/

#define BDRV_HS1SEQONIC_HS1_I4ON (0x83u) /*decimal 131*/

#define BDRV_HS1SEQONIC_HS1_I4ON_MATH (0x20u) /*decimal 32*/

#define BDRV_HS1SEQONTC_HS1_T1ON (0x15Eu) /*decimal 350*/

#define BDRV_HS1SEQONTC_HS1_T1ON_MATH (0x6u) /*decimal 6*/

#define BDRV_HS1SEQONTC_HS1_T2ON (0x12Cu) /*decimal 300*/

#define BDRV_HS1SEQONTC_HS1_T2ON_MATH (0x5u) /*decimal 5*/

#define BDRV_HS1SEQONTC_HS1_T3ON (0x12Cu) /*decimal 300*/

#define BDRV_HS1SEQONTC_HS1_T3ON_MATH (0x5u) /*decimal 5*/

#define BDRV_HS1SEQONTC_HS1_T4ON (0xFAu) /*decimal 250*/

#define BDRV_HS1SEQONTC_HS1_T4ON_MATH (0x4u) /*decimal 4*/

#define BDRV_HS1_OC_SEL (0x1u) /*decimal 1*/

#define BDRV_HS2AFIC_HS2_IAFOFF (0x50u) /*decimal 80*/

#define BDRV_HS2AFIC_HS2_IAFON (0x50u) /*decimal 80*/

#define BDRV_HS2AFTC_HS2_TAFOFF (0x41Au) /*decimal 1050*/

#define BDRV_HS2AFTC_HS2_TAFON (0x41Au) /*decimal 1050*/

#define BDRV_HS2SEQOFFIC_HS2_I1OFF (0x83u) /*decimal 131*/

#define BDRV_HS2SEQOFFIC_HS2_I1OFF_MATH (0x20u) /*decimal 32*/

#define BDRV_HS2SEQOFFIC_HS2_I2OFF (0x13u) /*decimal 19*/

#define BDRV_HS2SEQOFFIC_HS2_I2OFF_MATH (0x7u) /*decimal 7*/

#define BDRV_HS2SEQOFFIC_HS2_I3OFF (0x13u) /*decimal 19*/

#define BDRV_HS2SEQOFFIC_HS2_I3OFF_MATH (0x7u) /*decimal 7*/

#define BDRV_HS2SEQOFFIC_HS2_I4OFF (0x83u) /*decimal 131*/

#define BDRV_HS2SEQOFFIC_HS2_I4OFF_MATH (0x20u) /*decimal 32*/

#define BDRV_HS2SEQOFFTC_HS2_T1OFF (0x15Eu) /*decimal 350*/

#define BDRV_HS2SEQOFFTC_HS2_T1OFF_MATH (0x6u) /*decimal 6*/

#define BDRV_HS2SEQOFFTC_HS2_T2OFF (0x12Cu) /*decimal 300*/

#define BDRV_HS2SEQOFFTC_HS2_T2OFF_MATH (0x5u) /*decimal 5*/

#define BDRV_HS2SEQOFFTC_HS2_T3OFF (0x12Cu) /*decimal 300*/

#define BDRV_HS2SEQOFFTC_HS2_T3OFF_MATH (0x5u) /*decimal 5*/

#define BDRV_HS2SEQOFFTC_HS2_T4OFF (0xFAu) /*decimal 250*/

#define BDRV_HS2SEQOFFTC_HS2_T4OFF_MATH (0x4u) /*decimal 4*/

#define BDRV_HS2SEQONIC_HS2_I1ON (0x83u) /*decimal 131*/

#define BDRV_HS2SEQONIC_HS2_I1ON_MATH (0x20u) /*decimal 32*/

#define BDRV_HS2SEQONIC_HS2_I2ON (0x13u) /*decimal 19*/

#define BDRV_HS2SEQONIC_HS2_I2ON_MATH (0x7u) /*decimal 7*/

#define BDRV_HS2SEQONIC_HS2_I3ON (0x13u) /*decimal 19*/

#define BDRV_HS2SEQONIC_HS2_I3ON_MATH (0x7u) /*decimal 7*/

#define BDRV_HS2SEQONIC_HS2_I4ON (0x83u) /*decimal 131*/

#define BDRV_HS2SEQONIC_HS2_I4ON_MATH (0x20u) /*decimal 32*/

#define BDRV_HS2SEQONTC_HS2_T1ON (0x15Eu) /*decimal 350*/

#define BDRV_HS2SEQONTC_HS2_T1ON_MATH (0x6u) /*decimal 6*/

#define BDRV_HS2SEQONTC_HS2_T2ON (0x12Cu) /*decimal 300*/

#define BDRV_HS2SEQONTC_HS2_T2ON_MATH (0x5u) /*decimal 5*/

#define BDRV_HS2SEQONTC_HS2_T3ON (0x12Cu) /*decimal 300*/

#define BDRV_HS2SEQONTC_HS2_T3ON_MATH (0x5u) /*decimal 5*/

#define BDRV_HS2SEQONTC_HS2_T4ON (0xFAu) /*decimal 250*/

#define BDRV_HS2SEQONTC_HS2_T4ON_MATH (0x4u) /*decimal 4*/

#define BDRV_HS2_OC_SEL (0x1u) /*decimal 1*/

#define BDRV_HS3AFIC_HS3_IAFOFF (0x50u) /*decimal 80*/

#define BDRV_HS3AFIC_HS3_IAFON (0x50u) /*decimal 80*/

#define BDRV_HS3AFTC_HS3_TAFOFF (0x41Au) /*decimal 1050*/

#define BDRV_HS3AFTC_HS3_TAFON (0x41Au) /*decimal 1050*/

#define BDRV_HS3SEQOFFIC_HS3_I1OFF (0x83u) /*decimal 131*/

#define BDRV_HS3SEQOFFIC_HS3_I1OFF_MATH (0x20u) /*decimal 32*/

#define BDRV_HS3SEQOFFIC_HS3_I2OFF (0x13u) /*decimal 19*/

#define BDRV_HS3SEQOFFIC_HS3_I2OFF_MATH (0x7u) /*decimal 7*/

#define BDRV_HS3SEQOFFIC_HS3_I3OFF (0x13u) /*decimal 19*/

#define BDRV_HS3SEQOFFIC_HS3_I3OFF_MATH (0x7u) /*decimal 7*/

#define BDRV_HS3SEQOFFIC_HS3_I4OFF (0x83u) /*decimal 131*/

#define BDRV_HS3SEQOFFIC_HS3_I4OFF_MATH (0x20u) /*decimal 32*/

#define BDRV_HS3SEQOFFTC_HS3_T1OFF (0x15Eu) /*decimal 350*/

#define BDRV_HS3SEQOFFTC_HS3_T1OFF_MATH (0x6u) /*decimal 6*/

#define BDRV_HS3SEQOFFTC_HS3_T2OFF (0x12Cu) /*decimal 300*/

#define BDRV_HS3SEQOFFTC_HS3_T2OFF_MATH (0x5u) /*decimal 5*/

#define BDRV_HS3SEQOFFTC_HS3_T3OFF (0x12Cu) /*decimal 300*/

#define BDRV_HS3SEQOFFTC_HS3_T3OFF_MATH (0x5u) /*decimal 5*/

#define BDRV_HS3SEQOFFTC_HS3_T4OFF (0xFAu) /*decimal 250*/

#define BDRV_HS3SEQOFFTC_HS3_T4OFF_MATH (0x4u) /*decimal 4*/

#define BDRV_HS3SEQONIC_HS3_I1ON (0x83u) /*decimal 131*/

#define BDRV_HS3SEQONIC_HS3_I1ON_MATH (0x20u) /*decimal 32*/

#define BDRV_HS3SEQONIC_HS3_I2ON (0x13u) /*decimal 19*/

#define BDRV_HS3SEQONIC_HS3_I2ON_MATH (0x7u) /*decimal 7*/

#define BDRV_HS3SEQONIC_HS3_I3ON (0x13u) /*decimal 19*/

#define BDRV_HS3SEQONIC_HS3_I3ON_MATH (0x7u) /*decimal 7*/

#define BDRV_HS3SEQONIC_HS3_I4ON (0x83u) /*decimal 131*/

#define BDRV_HS3SEQONIC_HS3_I4ON_MATH (0x20u) /*decimal 32*/

#define BDRV_HS3SEQONTC_HS3_T1ON (0x15Eu) /*decimal 350*/

#define BDRV_HS3SEQONTC_HS3_T1ON_MATH (0x6u) /*decimal 6*/

#define BDRV_HS3SEQONTC_HS3_T2ON (0x12Cu) /*decimal 300*/

#define BDRV_HS3SEQONTC_HS3_T2ON_MATH (0x5u) /*decimal 5*/

#define BDRV_HS3SEQONTC_HS3_T3ON (0x12Cu) /*decimal 300*/

#define BDRV_HS3SEQONTC_HS3_T3ON_MATH (0x5u) /*decimal 5*/

#define BDRV_HS3SEQONTC_HS3_T4ON (0xFAu) /*decimal 250*/

#define BDRV_HS3SEQONTC_HS3_T4ON_MATH (0x4u) /*decimal 4*/

#define BDRV_HS3_OC_SEL (0x1u) /*decimal 1*/

#define BDRV_LO_DITH (210.53)

#define BDRV_LO_DITH_FREQ (0xD2u) /*decimal 210*/

#define BDRV_LS1AFIC_LS1_IAFOFF (0x50u) /*decimal 80*/

#define BDRV_LS1AFIC_LS1_IAFON (0x50u) /*decimal 80*/

#define BDRV_LS1AFTC_LS1_TAFOFF (0x41Au) /*decimal 1050*/

#define BDRV_LS1AFTC_LS1_TAFON (0x41Au) /*decimal 1050*/

#define BDRV_LS1SEQOFFIC_LS1_I1OFF (0x83u) /*decimal 131*/

#define BDRV_LS1SEQOFFIC_LS1_I1OFF_MATH (0x20u) /*decimal 32*/

#define BDRV_LS1SEQOFFIC_LS1_I2OFF (0x13u) /*decimal 19*/

#define BDRV_LS1SEQOFFIC_LS1_I2OFF_MATH (0x7u) /*decimal 7*/

#define BDRV_LS1SEQOFFIC_LS1_I3OFF (0x13u) /*decimal 19*/

#define BDRV_LS1SEQOFFIC_LS1_I3OFF_MATH (0x7u) /*decimal 7*/

#define BDRV_LS1SEQOFFIC_LS1_I4OFF (0x83u) /*decimal 131*/

#define BDRV_LS1SEQOFFIC_LS1_I4OFF_MATH (0x20u) /*decimal 32*/

#define BDRV_LS1SEQOFFTC_LS1_T1OFF (0x15Eu) /*decimal 350*/

#define BDRV_LS1SEQOFFTC_LS1_T1OFF_MATH (0x6u) /*decimal 6*/

#define BDRV_LS1SEQOFFTC_LS1_T2OFF (0x12Cu) /*decimal 300*/

#define BDRV_LS1SEQOFFTC_LS1_T2OFF_MATH (0x5u) /*decimal 5*/

#define BDRV_LS1SEQOFFTC_LS1_T3OFF (0x12Cu) /*decimal 300*/

#define BDRV_LS1SEQOFFTC_LS1_T3OFF_MATH (0x5u) /*decimal 5*/

#define BDRV_LS1SEQOFFTC_LS1_T4OFF (0xFAu) /*decimal 250*/

#define BDRV_LS1SEQOFFTC_LS1_T4OFF_MATH (0x4u) /*decimal 4*/

#define BDRV_LS1SEQONIC_LS1_I1ON (0x83u) /*decimal 131*/

#define BDRV_LS1SEQONIC_LS1_I1ON_MATH (0x20u) /*decimal 32*/

#define BDRV_LS1SEQONIC_LS1_I2ON (0x13u) /*decimal 19*/

#define BDRV_LS1SEQONIC_LS1_I2ON_MATH (0x7u) /*decimal 7*/

#define BDRV_LS1SEQONIC_LS1_I3ON (0x13u) /*decimal 19*/

#define BDRV_LS1SEQONIC_LS1_I3ON_MATH (0x7u) /*decimal 7*/

#define BDRV_LS1SEQONIC_LS1_I4ON (0x83u) /*decimal 131*/

#define BDRV_LS1SEQONIC_LS1_I4ON_MATH (0x20u) /*decimal 32*/

#define BDRV_LS1SEQONTC_LS1_T1ON (0x15Eu) /*decimal 350*/

#define BDRV_LS1SEQONTC_LS1_T1ON_MATH (0x6u) /*decimal 6*/

#define BDRV_LS1SEQONTC_LS1_T2ON (0x12Cu) /*decimal 300*/

#define BDRV_LS1SEQONTC_LS1_T2ON_MATH (0x5u) /*decimal 5*/

#define BDRV_LS1SEQONTC_LS1_T3ON (0x12Cu) /*decimal 300*/

#define BDRV_LS1SEQONTC_LS1_T3ON_MATH (0x5u) /*decimal 5*/

#define BDRV_LS1SEQONTC_LS1_T4ON (0xFAu) /*decimal 250*/

#define BDRV_LS1SEQONTC_LS1_T4ON_MATH (0x4u) /*decimal 4*/

#define BDRV_LS1_OC_SEL (0x1u) /*decimal 1*/

#define BDRV_LS2AFIC_LS2_IAFOFF (0x50u) /*decimal 80*/

#define BDRV_LS2AFIC_LS2_IAFON (0x50u) /*decimal 80*/

#define BDRV_LS2AFTC_LS2_TAFOFF (0x41Au) /*decimal 1050*/

#define BDRV_LS2AFTC_LS2_TAFON (0x41Au) /*decimal 1050*/

#define BDRV_LS2SEQOFFIC_LS2_I1OFF (0x83u) /*decimal 131*/

#define BDRV_LS2SEQOFFIC_LS2_I1OFF_MATH (0x20u) /*decimal 32*/

#define BDRV_LS2SEQOFFIC_LS2_I2OFF (0x13u) /*decimal 19*/

#define BDRV_LS2SEQOFFIC_LS2_I2OFF_MATH (0x7u) /*decimal 7*/

#define BDRV_LS2SEQOFFIC_LS2_I3OFF (0x13u) /*decimal 19*/

#define BDRV_LS2SEQOFFIC_LS2_I3OFF_MATH (0x7u) /*decimal 7*/

#define BDRV_LS2SEQOFFIC_LS2_I4OFF (0x83u) /*decimal 131*/

#define BDRV_LS2SEQOFFIC_LS2_I4OFF_MATH (0x20u) /*decimal 32*/

#define BDRV_LS2SEQOFFTC_LS2_T1OFF (0x15Eu) /*decimal 350*/

#define BDRV_LS2SEQOFFTC_LS2_T1OFF_MATH (0x6u) /*decimal 6*/

#define BDRV_LS2SEQOFFTC_LS2_T2OFF (0x12Cu) /*decimal 300*/

#define BDRV_LS2SEQOFFTC_LS2_T2OFF_MATH (0x5u) /*decimal 5*/

#define BDRV_LS2SEQOFFTC_LS2_T3OFF (0x12Cu) /*decimal 300*/

#define BDRV_LS2SEQOFFTC_LS2_T3OFF_MATH (0x5u) /*decimal 5*/

#define BDRV_LS2SEQOFFTC_LS2_T4OFF (0xFAu) /*decimal 250*/

#define BDRV_LS2SEQOFFTC_LS2_T4OFF_MATH (0x4u) /*decimal 4*/

#define BDRV_LS2SEQONIC_LS2_I1ON (0x83u) /*decimal 131*/

#define BDRV_LS2SEQONIC_LS2_I1ON_MATH (0x20u) /*decimal 32*/

#define BDRV_LS2SEQONIC_LS2_I2ON (0x13u) /*decimal 19*/

#define BDRV_LS2SEQONIC_LS2_I2ON_MATH (0x7u) /*decimal 7*/

#define BDRV_LS2SEQONIC_LS2_I3ON (0x13u) /*decimal 19*/

#define BDRV_LS2SEQONIC_LS2_I3ON_MATH (0x7u) /*decimal 7*/

#define BDRV_LS2SEQONIC_LS2_I4ON (0x83u) /*decimal 131*/

#define BDRV_LS2SEQONIC_LS2_I4ON_MATH (0x20u) /*decimal 32*/

#define BDRV_LS2SEQONTC_LS2_T1ON (0x15Eu) /*decimal 350*/

#define BDRV_LS2SEQONTC_LS2_T1ON_MATH (0x6u) /*decimal 6*/

#define BDRV_LS2SEQONTC_LS2_T2ON (0x12Cu) /*decimal 300*/

#define BDRV_LS2SEQONTC_LS2_T2ON_MATH (0x5u) /*decimal 5*/

#define BDRV_LS2SEQONTC_LS2_T3ON (0x12Cu) /*decimal 300*/

#define BDRV_LS2SEQONTC_LS2_T3ON_MATH (0x5u) /*decimal 5*/

#define BDRV_LS2SEQONTC_LS2_T4ON (0xFAu) /*decimal 250*/

#define BDRV_LS2SEQONTC_LS2_T4ON_MATH (0x4u) /*decimal 4*/

#define BDRV_LS2_OC_SEL (0x1u) /*decimal 1*/

#define BDRV_LS3AFIC_LS3_IAFOFF (0x50u) /*decimal 80*/

#define BDRV_LS3AFIC_LS3_IAFON (0x50u) /*decimal 80*/

#define BDRV_LS3AFTC_LS3_TAFOFF (0x41Au) /*decimal 1050*/

#define BDRV_LS3AFTC_LS3_TAFON (0x41Au) /*decimal 1050*/

#define BDRV_LS3SEQOFFIC_LS3_I1OFF (0x83u) /*decimal 131*/

#define BDRV_LS3SEQOFFIC_LS3_I1OFF_MATH (0x20u) /*decimal 32*/

#define BDRV_LS3SEQOFFIC_LS3_I2OFF (0x13u) /*decimal 19*/

#define BDRV_LS3SEQOFFIC_LS3_I2OFF_MATH (0x7u) /*decimal 7*/

#define BDRV_LS3SEQOFFIC_LS3_I3OFF (0x13u) /*decimal 19*/

#define BDRV_LS3SEQOFFIC_LS3_I3OFF_MATH (0x7u) /*decimal 7*/

#define BDRV_LS3SEQOFFIC_LS3_I4OFF (0x83u) /*decimal 131*/

#define BDRV_LS3SEQOFFIC_LS3_I4OFF_MATH (0x20u) /*decimal 32*/

#define BDRV_LS3SEQOFFTC_LS3_T1OFF (0x15Eu) /*decimal 350*/

#define BDRV_LS3SEQOFFTC_LS3_T1OFF_MATH (0x6u) /*decimal 6*/

#define BDRV_LS3SEQOFFTC_LS3_T2OFF (0x12Cu) /*decimal 300*/

#define BDRV_LS3SEQOFFTC_LS3_T2OFF_MATH (0x5u) /*decimal 5*/

#define BDRV_LS3SEQOFFTC_LS3_T3OFF (0x12Cu) /*decimal 300*/

#define BDRV_LS3SEQOFFTC_LS3_T3OFF_MATH (0x5u) /*decimal 5*/

#define BDRV_LS3SEQOFFTC_LS3_T4OFF (0xFAu) /*decimal 250*/

#define BDRV_LS3SEQOFFTC_LS3_T4OFF_MATH (0x4u) /*decimal 4*/

#define BDRV_LS3SEQONIC_LS3_I1ON (0x83u) /*decimal 131*/

#define BDRV_LS3SEQONIC_LS3_I1ON_MATH (0x20u) /*decimal 32*/

#define BDRV_LS3SEQONIC_LS3_I2ON (0x13u) /*decimal 19*/

#define BDRV_LS3SEQONIC_LS3_I2ON_MATH (0x7u) /*decimal 7*/

#define BDRV_LS3SEQONIC_LS3_I3ON (0x13u) /*decimal 19*/

#define BDRV_LS3SEQONIC_LS3_I3ON_MATH (0x7u) /*decimal 7*/

#define BDRV_LS3SEQONIC_LS3_I4ON (0x83u) /*decimal 131*/

#define BDRV_LS3SEQONIC_LS3_I4ON_MATH (0x20u) /*decimal 32*/

#define BDRV_LS3SEQONTC_LS3_T1ON (0x15Eu) /*decimal 350*/

#define BDRV_LS3SEQONTC_LS3_T1ON_MATH (0x6u) /*decimal 6*/

#define BDRV_LS3SEQONTC_LS3_T2ON (0x12Cu) /*decimal 300*/

#define BDRV_LS3SEQONTC_LS3_T2ON_MATH (0x5u) /*decimal 5*/

#define BDRV_LS3SEQONTC_LS3_T3ON (0x12Cu) /*decimal 300*/

#define BDRV_LS3SEQONTC_LS3_T3ON_MATH (0x5u) /*decimal 5*/

#define BDRV_LS3SEQONTC_LS3_T4ON (0xFAu) /*decimal 250*/

#define BDRV_LS3SEQONTC_LS3_T4ON_MATH (0x4u) /*decimal 4*/

#define BDRV_LS3_OC_SEL (0x1u) /*decimal 1*/

#define BDRV_MAX_DITH (0x138u) /*decimal 312*/

#define BDRV_MIN_DITH (0xD2u) /*decimal 210*/

#define BDRV_NOTE_F_CP Changing the parameter F_CP updates the range for the lower and upper dithering frequencies.

#define BDRV_UP_DITH (312.5)

#define BDRV_UP_DITH_FREQ (0x138u) /*decimal 312*/

#define BSL_NOTE_NACNAD To apply the NAC/NAD Configuration in Keil uVision, please use 'Rebuild' instead of 'Build'.

#define CANTRX_CTRL_RXD_OUT_SEL (0x0u) /*decimal 0*/

#define CAPREL_INT_EN (0x0u) /*decimal 0*/

#define CCU7_C70B_CMPVAL (0x0u) /*decimal 0*/

#define CCU7_C70B_CMPVAL_CALC (0x0u) /*decimal 0*/

#define CCU7_C70B_CMPVAL_UNIT (0x2u) /*decimal 2*/

#define CCU7_C71B_CMPVAL (0x0u) /*decimal 0*/

#define CCU7_C71B_CMPVAL_CALC (0x0u) /*decimal 0*/

#define CCU7_C71B_CMPVAL_UNIT (0x2u) /*decimal 2*/

#define CCU7_C72B_CMPVAL (0x0u) /*decimal 0*/

#define CCU7_C72B_CMPVAL_CALC (0x0u) /*decimal 0*/

#define CCU7_C72B_CMPVAL_UNIT (0x2u) /*decimal 2*/

#define CCU7_C73_CMPVAL (0x0u) /*decimal 0*/

#define CCU7_C73_CMPVAL_CALC (0x0u) /*decimal 0*/

#define CCU7_C73_CMPVAL_UNIT (0x2u) /*decimal 2*/

#define CCU7_C74_CMPVAL (0x0u) /*decimal 0*/

#define CCU7_C74_CMPVAL_CALC (0x0u) /*decimal 0*/

#define CCU7_C74_CMPVAL_UNIT (0x2u) /*decimal 2*/

#define CCU7_C75_CMPVAL (0x0u) /*decimal 0*/

#define CCU7_C75_CMPVAL_CALC (0x0u) /*decimal 0*/

#define CCU7_C75_CMPVAL_UNIT (0x2u) /*decimal 2*/

#define CCU7_C76_CMPVAL (0x0u) /*decimal 0*/

#define CCU7_C76_CMPVAL_CALC (0x0u) /*decimal 0*/

#define CCU7_C76_CMPVAL_UNIT (0x2u) /*decimal 2*/

#define CCU7_CC70A_CMPVAL (0x0u) /*decimal 0*/

#define CCU7_CC70A_CMPVAL_CALC (0x0u) /*decimal 0*/

#define CCU7_CC70A_CMPVAL_UNIT (0x2u) /*decimal 2*/

#define CCU7_CC70_OUT (0xFFu) /*decimal 255*/

#define CCU7_CC71A_CMPVAL (0x0u) /*decimal 0*/

#define CCU7_CC71A_CMPVAL_CALC (0x0u) /*decimal 0*/

#define CCU7_CC71A_CMPVAL_UNIT (0x2u) /*decimal 2*/

#define CCU7_CC71_OUT (0xFFu) /*decimal 255*/

#define CCU7_CC72A_CMPVAL (0x0u) /*decimal 0*/

#define CCU7_CC72A_CMPVAL_CALC (0x0u) /*decimal 0*/

#define CCU7_CC72A_CMPVAL_UNIT (0x2u) /*decimal 2*/

#define CCU7_CC72_OUT (0xFFu) /*decimal 255*/

#define CCU7_CCU6_COMPATIBLE_MODE (0x0u) /*decimal 0*/

#define CCU7_CH0_DEADTIME_CC7 (0.00000)

#define CCU7_CH0_DEADTIME_COUT7 (0.00000)

#define CCU7_CH1_DEADTIME_CC7 (0.00000)

#define CCU7_CH1_DEADTIME_COUT7 (0.00000)

#define CCU7_CH2_DEADTIME_CC7 (0.00000)

#define CCU7_CH2_DEADTIME_COUT7 (0.00000)

#define CCU7_COUT70_OUT (0xFFu) /*decimal 255*/

#define CCU7_COUT71_OUT (0xFFu) /*decimal 255*/

#define CCU7_COUT72_OUT (0xFFu) /*decimal 255*/

#define CCU7_COUT73_OUT (0xFFu) /*decimal 255*/

#define CCU7_DEADTIME_ALL (0.00000)

#define CCU7_DEADTIME_ALL_TICKS (0x0u) /*decimal 0*/

#define CCU7_DTSEL_OPTION (0x1u) /*decimal 1*/

#define CCU7_FDIV0_CLK_ERROR (0x0u) /*decimal 0*/

#define CCU7_FDIV1_CLK_ERROR (0x0u) /*decimal 0*/

#define CCU7_ISCC70 (0xFFu) /*decimal 255*/

#define CCU7_ISCC71 (0xFFu) /*decimal 255*/

#define CCU7_ISCC72 (0xFFu) /*decimal 255*/

#define CCU7_ISPOS0 (0xFFu) /*decimal 255*/

#define CCU7_ISPOS1 (0xFFu) /*decimal 255*/

#define CCU7_ISPOS2 (0xFFu) /*decimal 255*/

#define CCU7_IST12HR (0xFFu) /*decimal 255*/

#define CCU7_IST13HR (0xFFu) /*decimal 255*/

#define CCU7_IST14HR (0xFFu) /*decimal 255*/

#define CCU7_IST15HR (0xFFu) /*decimal 255*/

#define CCU7_IST16HR (0xFFu) /*decimal 255*/

#define CCU7_ISTRP (0xFFu) /*decimal 255*/

#define CCU7_T12DTC_DTE_ALL (0x0u) /*decimal 0*/

#define CCU7_T12_CLK_BEFPSC (0x3Cu) /*decimal 60*/

#define CCU7_T12_MAX_PERIOD (1092.25)

#define CCU7_T12_PERVAL (0x1u) /*decimal 1*/

#define CCU7_T12_PERVAL_UNIT (0x1u) /*decimal 1*/

#define CCU7_T13_CLK_BEFPSC (0x3Cu) /*decimal 60*/

#define CCU7_T13_MAX_PERIOD (1092.25)

#define CCU7_T13_PERVAL (0x1u) /*decimal 1*/

#define CCU7_T13_PERVAL_UNIT (0x1u) /*decimal 1*/

#define CCU7_T14_ADDPRESC (0x0u) /*decimal 0*/

#define CCU7_T14_CLK_BEFPSC (0x3Cu) /*decimal 60*/

#define CCU7_T14_MAX_PERIOD (1092.25)

#define CCU7_T14_PERVAL (0x1u) /*decimal 1*/

#define CCU7_T14_PERVAL_UNIT (0x1u) /*decimal 1*/

#define CCU7_T15_ADDPRESC (0x0u) /*decimal 0*/

#define CCU7_T15_CLK_BEFPSC (0x3Cu) /*decimal 60*/

#define CCU7_T15_MAX_PERIOD (1092.25)

#define CCU7_T15_PERVAL (0x1u) /*decimal 1*/

#define CCU7_T15_PERVAL_UNIT (0x1u) /*decimal 1*/

#define CCU7_T16_ADDPRESC (0x0u) /*decimal 0*/

#define CCU7_T16_CLK_BEFPSC (0x3Cu) /*decimal 60*/

#define CCU7_T16_MAX_PERIOD (1092.25)

#define CCU7_T16_PERVAL (0xC350u) /*decimal 50000*/

#define CCU7_T16_PERVAL_UNIT (0x0u) /*decimal 0*/

#define CCU7_TIMER_GRAPH_T13_UPDATE (0x0u) /*decimal 0*/

#define CCU7_TIMER_GRAPH_T14_UPDATE (0x0u) /*decimal 0*/

#define CCU7_TIMER_GRAPH_T15_UPDATE (0x0u) /*decimal 0*/

#define CCU7_TIMER_GRAPH_T16_UPDATE (0x0u) /*decimal 0*/

#define CCU7_T_FDIV0_P (0x0u) /*decimal 0*/

#define CCU7_T_FDIV0_Q (0x0u) /*decimal 0*/

#define CCU7_T_FDIV1_P (0x0u) /*decimal 0*/

#define CCU7_T_FDIV1_Q (0x0u) /*decimal 0*/

#define CSACSC_CSAOUT_MAX (3.5)

#define CSACSC_CTRL1_THR_MAX (0x1Fu) /*decimal 31*/

#define CSACSC_I_MAX (0x3Cu) /*decimal 60*/

#define CSACSC_OC_TH (5.00)

#define CSACSC_OC_TH_MAX (60.00)

#define CSACSC_R_SHUNT (5.000)

#define CSACSC_V_CSAOUT (0.75)

#define CSACSC_V_CSAOUT_MAX (3.5)

#define CSACSC_V_CSAOUT_OFF (0.5)

#define CSACSC_V_SHUNT (0.03)

#define CSACSC_V_SHUNT_MAX (0.3)

#define GPT12_CAPRELCON_CAPRELCLR (0x0u) /*decimal 0*/

#define GPT12_CAPRELCON_CAPRELI (0x0u) /*decimal 0*/

#define GPT12_CAPRELCON_CAPRELI_INC (0x0u) /*decimal 0*/

#define GPT12_CAPRELCON_CAPRELI_INTRANS (0x0u) /*decimal 0*/

#define GPT12_CAPRELCON_CAPRELI_OTLTRANS (0x0u) /*decimal 0*/

#define GPT12_CAPRELCON_CAPRELM (0x0u) /*decimal 0*/

#define GPT12_CAPRELCON_CAPRELUD (0x0u) /*decimal 0*/

#define GPT12_CAPRELCON_CAPRELUDE (0x0u) /*decimal 0*/

#define GPT12_CAPRELCON_CLRTxEN (0x0u) /*decimal 0*/

#define GPT12_CAPREL_PISEL_ISCAPRELIN (0xFFu) /*decimal 255*/

#define GPT12_CAPREL_PISEL_IST2IN (0xFFu) /*decimal 255*/

#define GPT12_CAPREL_PISEL_IST3IN (0xFFu) /*decimal 255*/

#define GPT12_CAPREL_PISEL_IST4IN (0xFFu) /*decimal 255*/

#define GPT12_CAPREL_PISEL_IST5IN (0xFFu) /*decimal 255*/

#define GPT12_CAPREL_PISEL_IST6IN (0xFFu) /*decimal 255*/

#define GPT12_CAPREL_REGVAL (0xFFFFu) /*decimal 65535*/

#define GPT12_CAPREL_T5CON_CI_CAPRELTRANS (0x0u) /*decimal 0*/

#define GPT12_CAPREL_T5CON_CI_T2TRANS (0x0u) /*decimal 0*/

#define GPT12_CAPREL_T5CON_CI_T3TRANS (0x0u) /*decimal 0*/

#define GPT12_CAPREL_T5CON_CI_T4TRANS (0x0u) /*decimal 0*/

#define GPT12_CAPREL_T5CON_CI_T5TRANS (0x0u) /*decimal 0*/

#define GPT12_CAPREL_T5CON_CI_T6TRANS (0x0u) /*decimal 0*/

#define GPT12_CAPREL_T5CON_CT3 (0x0u) /*decimal 0*/

#define GPT12_CAPREL_VAL (0x0u) /*decimal 0*/

#define GPT12_CAPREL_VAL_MAX (0xFFFFu) /*decimal 65535*/

#define GPT12_CAPREL_VAL_MAX_TEMP (0xFFFFu) /*decimal 65535*/

#define GPT12_T2CON_CLRTxEN (0x0u) /*decimal 0*/

#define GPT12_T2CON_T2CLR (0x0u) /*decimal 0*/

#define GPT12_T2CON_T2I (0x0u) /*decimal 0*/

#define GPT12_T2CON_T2I_INC (0x0u) /*decimal 0*/

#define GPT12_T2CON_T2I_INTRANS (0x0u) /*decimal 0*/

#define GPT12_T2CON_T2I_OTLTRANS (0x0u) /*decimal 0*/

#define GPT12_T2CON_T2M (0x0u) /*decimal 0*/

#define GPT12_T2CON_T2UD (0x0u) /*decimal 0*/

#define GPT12_T2CON_T2UDE (0x0u) /*decimal 0*/

#define GPT12_T2_CAPRELCON_CAPRELRC (0x0u) /*decimal 0*/

#define GPT12_T2_PISEL_ISCAPRELEUD (0xFFu) /*decimal 255*/

#define GPT12_T2_PISEL_ISCAPRELEUD_DIRCTRL (0xFFu) /*decimal 255*/

#define GPT12_T2_PISEL_ISCAPRELIN (0xFFu) /*decimal 255*/

#define GPT12_T2_PISEL_ISCAPRELIN_OTL (0xFFu) /*decimal 255*/

#define GPT12_T2_PISEL_IST2EUD (0xFFu) /*decimal 255*/

#define GPT12_T2_PISEL_IST2EUD_DIRCTRL (0xFFu) /*decimal 255*/

#define GPT12_T2_PISEL_IST2IN (0xFFu) /*decimal 255*/

#define GPT12_T2_PISEL_IST2IN_OTL (0xFFu) /*decimal 255*/

#define GPT12_T2_PISEL_IST3EUD (0xFFu) /*decimal 255*/

#define GPT12_T2_PISEL_IST3EUD_DIRCTRL (0xFFu) /*decimal 255*/

#define GPT12_T2_PISEL_IST3IN (0xFFu) /*decimal 255*/

#define GPT12_T2_PISEL_IST3IN_OTL (0xFFu) /*decimal 255*/

#define GPT12_T2_PISEL_IST4EUD (0xFFu) /*decimal 255*/

#define GPT12_T2_PISEL_IST4EUD_DIRCTRL (0xFFu) /*decimal 255*/

#define GPT12_T2_PISEL_IST4IN (0xFFu) /*decimal 255*/

#define GPT12_T2_PISEL_IST4IN_OTL (0xFFu) /*decimal 255*/

#define GPT12_T2_PISEL_IST5EUD (0xFFu) /*decimal 255*/

#define GPT12_T2_PISEL_IST5EUD_DIRCTRL (0xFFu) /*decimal 255*/

#define GPT12_T2_PISEL_IST5IN (0xFFu) /*decimal 255*/

#define GPT12_T2_PISEL_IST5IN_OTL (0xFFu) /*decimal 255*/

#define GPT12_T2_PISEL_IST6EUD (0xFFu) /*decimal 255*/

#define GPT12_T2_PISEL_IST6EUD_DIRCTRL (0xFFu) /*decimal 255*/

#define GPT12_T2_PISEL_IST6IN (0xFFu) /*decimal 255*/

#define GPT12_T2_PISEL_IST6IN_OTL (0xFFu) /*decimal 255*/

#define GPT12_T2_REGVAL (0xFFFFu) /*decimal 65535*/

#define GPT12_T2_T2CON_T2RC (0x0u) /*decimal 0*/

#define GPT12_T2_T3CON_T3RC (0x0u) /*decimal 0*/

#define GPT12_T2_T4CON_T4RC (0x0u) /*decimal 0*/

#define GPT12_T2_T5CON_CT3 (0x0u) /*decimal 0*/

#define GPT12_T2_T5CON_T5RC (0x0u) /*decimal 0*/

#define GPT12_T2_T6CON_T6RC (0x0u) /*decimal 0*/

#define GPT12_T2_VAL (0x0u) /*decimal 0*/

#define GPT12_T2_VAL_MAX (0xFFFFu) /*decimal 65535*/

#define GPT12_T2_VAL_MAX_TEMP (0xFFFFu) /*decimal 65535*/

#define GPT12_T3CON_CLRTxEN (0x0u) /*decimal 0*/

#define GPT12_T3CON_T2OTL (0x0u) /*decimal 0*/

#define GPT12_T3CON_T3CLR (0x0u) /*decimal 0*/

#define GPT12_T3CON_T3I (0x0u) /*decimal 0*/

#define GPT12_T3CON_T3I_INC (0x0u) /*decimal 0*/

#define GPT12_T3CON_T3I_INTRANS (0x0u) /*decimal 0*/

#define GPT12_T3CON_T3I_OTLTRANS (0x0u) /*decimal 0*/

#define GPT12_T3CON_T3M (0x0u) /*decimal 0*/

#define GPT12_T3CON_T3OTL (0x0u) /*decimal 0*/

#define GPT12_T3CON_T3UD (0x0u) /*decimal 0*/

#define GPT12_T3CON_T3UDE (0x0u) /*decimal 0*/

#define GPT12_T3CON_T4OTL (0x0u) /*decimal 0*/

#define GPT12_T3_PISEL_ISCAPRELEUD (0xFFu) /*decimal 255*/

#define GPT12_T3_PISEL_ISCAPRELEUD_DIRCTRL (0xFFu) /*decimal 255*/

#define GPT12_T3_PISEL_ISCAPRELIN (0xFFu) /*decimal 255*/

#define GPT12_T3_PISEL_IST2EUD (0xFFu) /*decimal 255*/

#define GPT12_T3_PISEL_IST2EUD_DIRCTRL (0xFFu) /*decimal 255*/

#define GPT12_T3_PISEL_IST2IN (0xFFu) /*decimal 255*/

#define GPT12_T3_PISEL_IST3EUD (0xFFu) /*decimal 255*/

#define GPT12_T3_PISEL_IST3EUD_DIRCTRL (0xFFu) /*decimal 255*/

#define GPT12_T3_PISEL_IST3IN (0xFFu) /*decimal 255*/

#define GPT12_T3_PISEL_IST4EUD (0xFFu) /*decimal 255*/

#define GPT12_T3_PISEL_IST4EUD_DIRCTRL (0xFFu) /*decimal 255*/

#define GPT12_T3_PISEL_IST4IN (0xFFu) /*decimal 255*/

#define GPT12_T3_PISEL_IST5EUD (0xFFu) /*decimal 255*/

#define GPT12_T3_PISEL_IST5EUD_DIRCTRL (0xFFu) /*decimal 255*/

#define GPT12_T3_PISEL_IST5IN (0xFFu) /*decimal 255*/

#define GPT12_T3_PISEL_IST6EUD (0xFFu) /*decimal 255*/

#define GPT12_T3_PISEL_IST6EUD_DIRCTRL (0xFFu) /*decimal 255*/

#define GPT12_T3_PISEL_IST6IN (0xFFu) /*decimal 255*/

#define GPT12_T3_REGVAL (0xFFFFu) /*decimal 65535*/

#define GPT12_T3_T3CON_T2OE (0x0u) /*decimal 0*/

#define GPT12_T3_T3CON_T3OE (0x0u) /*decimal 0*/

#define GPT12_T3_T3CON_T4OE (0x0u) /*decimal 0*/

#define GPT12_T3_T5CON_CI_CAPRELTRANS (0x0u) /*decimal 0*/

#define GPT12_T3_T5CON_CI_T2TRANS (0x0u) /*decimal 0*/

#define GPT12_T3_T5CON_CI_T3TRANS (0x0u) /*decimal 0*/

#define GPT12_T3_T5CON_CI_T4TRANS (0x0u) /*decimal 0*/

#define GPT12_T3_T5CON_CI_T5TRANS (0x0u) /*decimal 0*/

#define GPT12_T3_T5CON_CI_T6TRANS (0x0u) /*decimal 0*/

#define GPT12_T3_T5CON_CT3 (0x0u) /*decimal 0*/

#define GPT12_T3_T6CON_CAPRELOE (0x0u) /*decimal 0*/

#define GPT12_T3_T6CON_T5OE (0x0u) /*decimal 0*/

#define GPT12_T3_T6CON_T6OE (0x0u) /*decimal 0*/

#define GPT12_T3_VAL (0x0u) /*decimal 0*/

#define GPT12_T3_VAL_MAX (0xFFFFu) /*decimal 65535*/

#define GPT12_T3_VAL_MAX_TEMP (0xFFFFu) /*decimal 65535*/

#define GPT12_T4CON_CLRTxEN (0x0u) /*decimal 0*/

#define GPT12_T4CON_T4CLR (0x0u) /*decimal 0*/

#define GPT12_T4CON_T4I (0x0u) /*decimal 0*/

#define GPT12_T4CON_T4I_INC (0x0u) /*decimal 0*/

#define GPT12_T4CON_T4I_INTRANS (0x0u) /*decimal 0*/

#define GPT12_T4CON_T4I_OTLTRANS (0x0u) /*decimal 0*/

#define GPT12_T4CON_T4M (0x0u) /*decimal 0*/

#define GPT12_T4CON_T4UD (0x0u) /*decimal 0*/

#define GPT12_T4CON_T4UDE (0x0u) /*decimal 0*/

#define GPT12_T4_CAPRELCON_CAPRELRC (0x0u) /*decimal 0*/

#define GPT12_T4_PISEL_ISCAPRELEUD (0xFFu) /*decimal 255*/

#define GPT12_T4_PISEL_ISCAPRELEUD_DIRCTRL (0xFFu) /*decimal 255*/

#define GPT12_T4_PISEL_ISCAPRELIN (0xFFu) /*decimal 255*/

#define GPT12_T4_PISEL_ISCAPRELIN_OTL (0xFFu) /*decimal 255*/

#define GPT12_T4_PISEL_IST2EUD (0xFFu) /*decimal 255*/

#define GPT12_T4_PISEL_IST2EUD_DIRCTRL (0xFFu) /*decimal 255*/

#define GPT12_T4_PISEL_IST2IN (0xFFu) /*decimal 255*/

#define GPT12_T4_PISEL_IST2IN_OTL (0xFFu) /*decimal 255*/

#define GPT12_T4_PISEL_IST3EUD (0xFFu) /*decimal 255*/

#define GPT12_T4_PISEL_IST3EUD_DIRCTRL (0xFFu) /*decimal 255*/

#define GPT12_T4_PISEL_IST3IN (0xFFu) /*decimal 255*/

#define GPT12_T4_PISEL_IST3IN_OTL (0xFFu) /*decimal 255*/

#define GPT12_T4_PISEL_IST4EUD (0xFFu) /*decimal 255*/

#define GPT12_T4_PISEL_IST4EUD_DIRCTRL (0xFFu) /*decimal 255*/

#define GPT12_T4_PISEL_IST4IN (0xFFu) /*decimal 255*/

#define GPT12_T4_PISEL_IST4IN_OTL (0xFFu) /*decimal 255*/

#define GPT12_T4_PISEL_IST5EUD (0xFFu) /*decimal 255*/

#define GPT12_T4_PISEL_IST5EUD_DIRCTRL (0xFFu) /*decimal 255*/

#define GPT12_T4_PISEL_IST5IN (0xFFu) /*decimal 255*/

#define GPT12_T4_PISEL_IST5IN_OTL (0xFFu) /*decimal 255*/

#define GPT12_T4_PISEL_IST6EUD (0xFFu) /*decimal 255*/

#define GPT12_T4_PISEL_IST6EUD_DIRCTRL (0xFFu) /*decimal 255*/

#define GPT12_T4_PISEL_IST6IN (0xFFu) /*decimal 255*/

#define GPT12_T4_PISEL_IST6IN_OTL (0xFFu) /*decimal 255*/

#define GPT12_T4_REGVAL (0xFFFFu) /*decimal 65535*/

#define GPT12_T4_T2CON_T2RC (0x0u) /*decimal 0*/

#define GPT12_T4_T3CON_T3RC (0x0u) /*decimal 0*/

#define GPT12_T4_T4CON_T4RC (0x0u) /*decimal 0*/

#define GPT12_T4_T5CON_CT3 (0x0u) /*decimal 0*/

#define GPT12_T4_T5CON_T5RC (0x0u) /*decimal 0*/

#define GPT12_T4_T6CON_T6RC (0x0u) /*decimal 0*/

#define GPT12_T4_VAL (0x0u) /*decimal 0*/

#define GPT12_T4_VAL_MAX (0xFFFFu) /*decimal 65535*/

#define GPT12_T4_VAL_MAX_TEMP (0xFFFFu) /*decimal 65535*/

#define GPT12_T5CON_CLRTxEN (0x0u) /*decimal 0*/

#define GPT12_T5CON_T5CLR (0x0u) /*decimal 0*/

#define GPT12_T5CON_T5I (0x0u) /*decimal 0*/

#define GPT12_T5CON_T5I_INC (0x0u) /*decimal 0*/

#define GPT12_T5CON_T5I_INTRANS (0x0u) /*decimal 0*/

#define GPT12_T5CON_T5I_OTLTRANS (0x0u) /*decimal 0*/

#define GPT12_T5CON_T5M (0x0u) /*decimal 0*/

#define GPT12_T5CON_T5UD (0x0u) /*decimal 0*/

#define GPT12_T5CON_T5UDE (0x0u) /*decimal 0*/

#define GPT12_T5_CAPRELCON_CAPRELRC (0x0u) /*decimal 0*/

#define GPT12_T5_PISEL_ISCAPRELEUD (0xFFu) /*decimal 255*/

#define GPT12_T5_PISEL_ISCAPRELEUD_DIRCTRL (0xFFu) /*decimal 255*/

#define GPT12_T5_PISEL_ISCAPRELIN (0xFFu) /*decimal 255*/

#define GPT12_T5_PISEL_ISCAPRELIN_OTL (0xFFu) /*decimal 255*/

#define GPT12_T5_PISEL_IST2EUD (0xFFu) /*decimal 255*/

#define GPT12_T5_PISEL_IST2EUD_DIRCTRL (0xFFu) /*decimal 255*/

#define GPT12_T5_PISEL_IST2IN (0xFFu) /*decimal 255*/

#define GPT12_T5_PISEL_IST2IN_OTL (0xFFu) /*decimal 255*/

#define GPT12_T5_PISEL_IST3EUD (0xFFu) /*decimal 255*/

#define GPT12_T5_PISEL_IST3EUD_DIRCTRL (0xFFu) /*decimal 255*/

#define GPT12_T5_PISEL_IST3IN (0xFFu) /*decimal 255*/

#define GPT12_T5_PISEL_IST3IN_OTL (0xFFu) /*decimal 255*/

#define GPT12_T5_PISEL_IST4EUD (0xFFu) /*decimal 255*/

#define GPT12_T5_PISEL_IST4EUD_DIRCTRL (0xFFu) /*decimal 255*/

#define GPT12_T5_PISEL_IST4IN (0xFFu) /*decimal 255*/

#define GPT12_T5_PISEL_IST4IN_OTL (0xFFu) /*decimal 255*/

#define GPT12_T5_PISEL_IST5EUD (0xFFu) /*decimal 255*/

#define GPT12_T5_PISEL_IST5EUD_DIRCTRL (0xFFu) /*decimal 255*/

#define GPT12_T5_PISEL_IST5IN (0xFFu) /*decimal 255*/

#define GPT12_T5_PISEL_IST5IN_OTL (0xFFu) /*decimal 255*/

#define GPT12_T5_PISEL_IST6EUD (0xFFu) /*decimal 255*/

#define GPT12_T5_PISEL_IST6EUD_DIRCTRL (0xFFu) /*decimal 255*/

#define GPT12_T5_PISEL_IST6IN (0xFFu) /*decimal 255*/

#define GPT12_T5_PISEL_IST6IN_OTL (0xFFu) /*decimal 255*/

#define GPT12_T5_REGVAL (0xFFFFu) /*decimal 65535*/

#define GPT12_T5_T2CON_T2RC (0x0u) /*decimal 0*/

#define GPT12_T5_T3CON_T3RC (0x0u) /*decimal 0*/

#define GPT12_T5_T4CON_T4RC (0x0u) /*decimal 0*/

#define GPT12_T5_T5CON_CT3 (0x0u) /*decimal 0*/

#define GPT12_T5_T5CON_T5RC (0x0u) /*decimal 0*/

#define GPT12_T5_T6CON_T6RC (0x0u) /*decimal 0*/

#define GPT12_T5_VAL (0x0u) /*decimal 0*/

#define GPT12_T5_VAL_MAX (0xFFFFu) /*decimal 65535*/

#define GPT12_T5_VAL_MAX_TEMP (0xFFFFu) /*decimal 65535*/

#define GPT12_T6CON_CAPRELOTL (0x0u) /*decimal 0*/

#define GPT12_T6CON_CLRTxEN (0x0u) /*decimal 0*/

#define GPT12_T6CON_T5OTL (0x0u) /*decimal 0*/

#define GPT12_T6CON_T6CLR (0x0u) /*decimal 0*/

#define GPT12_T6CON_T6I (0x0u) /*decimal 0*/

#define GPT12_T6CON_T6I_INC (0x0u) /*decimal 0*/

#define GPT12_T6CON_T6I_INTRANS (0x0u) /*decimal 0*/

#define GPT12_T6CON_T6I_OTLTRANS (0x0u) /*decimal 0*/

#define GPT12_T6CON_T6M (0x0u) /*decimal 0*/

#define GPT12_T6CON_T6OTL (0x0u) /*decimal 0*/

#define GPT12_T6CON_T6UD (0x0u) /*decimal 0*/

#define GPT12_T6CON_T6UDE (0x0u) /*decimal 0*/

#define GPT12_T6_PISEL_ISCAPRELEUD (0xFFu) /*decimal 255*/

#define GPT12_T6_PISEL_ISCAPRELEUD_DIRCTRL (0xFFu) /*decimal 255*/

#define GPT12_T6_PISEL_ISCAPRELIN (0xFFu) /*decimal 255*/

#define GPT12_T6_PISEL_IST2EUD (0xFFu) /*decimal 255*/

#define GPT12_T6_PISEL_IST2EUD_DIRCTRL (0xFFu) /*decimal 255*/

#define GPT12_T6_PISEL_IST2IN (0xFFu) /*decimal 255*/

#define GPT12_T6_PISEL_IST3EUD (0xFFu) /*decimal 255*/

#define GPT12_T6_PISEL_IST3EUD_DIRCTRL (0xFFu) /*decimal 255*/

#define GPT12_T6_PISEL_IST3IN (0xFFu) /*decimal 255*/

#define GPT12_T6_PISEL_IST4EUD (0xFFu) /*decimal 255*/

#define GPT12_T6_PISEL_IST4EUD_DIRCTRL (0xFFu) /*decimal 255*/

#define GPT12_T6_PISEL_IST4IN (0xFFu) /*decimal 255*/

#define GPT12_T6_PISEL_IST5EUD (0xFFu) /*decimal 255*/

#define GPT12_T6_PISEL_IST5EUD_DIRCTRL (0xFFu) /*decimal 255*/

#define GPT12_T6_PISEL_IST5IN (0xFFu) /*decimal 255*/

#define GPT12_T6_PISEL_IST6EUD (0xFFu) /*decimal 255*/

#define GPT12_T6_PISEL_IST6EUD_DIRCTRL (0xFFu) /*decimal 255*/

#define GPT12_T6_PISEL_IST6IN (0xFFu) /*decimal 255*/

#define GPT12_T6_REGVAL (0xFFFFu) /*decimal 65535*/

#define GPT12_T6_T3CON_T2OE (0x0u) /*decimal 0*/

#define GPT12_T6_T3CON_T3OE (0x0u) /*decimal 0*/

#define GPT12_T6_T3CON_T4OE (0x0u) /*decimal 0*/

#define GPT12_T6_T5CON_CT3 (0x0u) /*decimal 0*/

#define GPT12_T6_T6CON_CAPRELOE (0x0u) /*decimal 0*/

#define GPT12_T6_T6CON_T5OE (0x0u) /*decimal 0*/

#define GPT12_T6_T6CON_T6OE (0x0u) /*decimal 0*/

#define GPT12_T6_VAL (0x0u) /*decimal 0*/

#define GPT12_T6_VAL_MAX (0xFFFFu) /*decimal 65535*/

#define GPT12_T6_VAL_MAX_TEMP (0xFFFFu) /*decimal 65535*/

#define PLL_SPCTR_SPUPVAL0_CODED (0x1u) /*decimal 1*/

#define PLL_SPCTR_SPUPVAL1_CODED (0x1u) /*decimal 1*/

#define PMU_CYC_SENSE_CTRL_CYC_TOFF (0x480u) /*decimal 1152*/

#define PMU_CYC_SENSE_CTRL_CYC_TOFF_REAL (0x480u) /*decimal 1152*/

#define PMU_CYC_WAKE_CTRL_CYC_TOFF (0x480u) /*decimal 1152*/

#define PMU_CYC_WAKE_CTRL_CYC_TOFF_REAL (0x480u) /*decimal 1152*/

#define PMU_WAKE_GPIO_CTRL0_INP (0xFFu) /*decimal 255*/

#define PMU_WAKE_GPIO_CTRL1_INP (0xFFu) /*decimal 255*/

#define PMU_WAKE_GPIO_CTRL2_INP (0xFFu) /*decimal 255*/

#define PMU_WAKE_GPIO_CTRL3_INP (0xFFu) /*decimal 255*/

#define PMU_WAKE_GPIO_CTRL4_INP (0xFFu) /*decimal 255*/

#define PMU_WAKE_GPIO_CTRL5_INP (0xFFu) /*decimal 255*/

#define PMU_WD_CTRL_WDP (0x3F0u) /*decimal 1008*/

#define PMU_WD_CTRL_WDP_EFFECTIVE (0x3F0u) /*decimal 1008*/

#define SCU_BASIC_XTAL_START_TIME_MS (0x3u) /*decimal 3*/

#define SCU_BASIC_XTAL_fUART_fCAN_MHz (0x3u) /*decimal 3*/

#define SCU_BASIC_fCPU_MHz (0x0u) /*decimal 0*/

#define SCU_BASIC_noXTAL_fUART_fCAN_MHz (0x2u) /*decimal 2*/

#define SCU_BASIC_noXTAL_fUART_fCAN_SEL (0x1u) /*decimal 1*/

#define SCU_CLKOUT_PIN (0x0u) /*decimal 0*/

#define SCU_CLK_CONGIF (0x0u) /*decimal 0*/

#define SCU_PLL0_XTAL (0x1u) /*decimal 1*/

#define SCU_PLL0_fIN (0x5u) /*decimal 5*/

#define SCU_PLL0_fPLL_MHz (0x3Cu) /*decimal 60*/

#define SCU_PLL0_fREF_MHz (0x1u) /*decimal 1*/

#define SCU_PLL0_fVCO_MHz (0x78u) /*decimal 120*/

#define SCU_PLL1_XTAL (0x1u) /*decimal 1*/

#define SCU_PLL1_fIN (0x10u) /*decimal 16*/

#define SCU_PLL1_fPLL_MHz (0x50u) /*decimal 80*/

#define SCU_PLL1_fREF_MHz (0x1u) /*decimal 1*/

#define SCU_PLL1_fVCO_MHz (0xA0u) /*decimal 160*/

#define SCU_XTAL_TYPE (0x0u) /*decimal 0*/

#define SCU_fOUT (0x10u) /*decimal 16*/

#define SCU_fOUT_PRESCALER (0x1u) /*decimal 1*/

#define SCU_fTFILT_PRESCALER (0xFu) /*decimal 15*/

#define SCU_fXTAL_MHz (0x10u) /*decimal 16*/

#define SDADC_ALTSEL_DOUT0_0 (0x0u) /*decimal 0*/

#define SDADC_ALTSEL_DOUT0_1 (0x0u) /*decimal 0*/

#define SDADC_ALTSEL_DOUT1_0 (0x0u) /*decimal 0*/

#define SDADC_ALTSEL_DOUT1_1 (0x0u) /*decimal 0*/

#define SDADC_CFG1_DECF0 (0x10u) /*decimal 16*/

#define SDADC_CFG1_DECF1 (0x10u) /*decimal 16*/

#define SDADC_DITHCFG_DITH_VOLT_SEL (0.00000)

#define SDADC_INSEL_DIN0SEL_0 (0x0u) /*decimal 0*/

#define SDADC_INSEL_DIN0SEL_1 (0x0u) /*decimal 0*/

#define SDADC_INSEL_DIN1SEL_0 (0x0u) /*decimal 0*/

#define SDADC_INSEL_DIN1SEL_1 (0x0u) /*decimal 0*/

#define SDADC_INSEL_IN0NSEL_0 (0x0u) /*decimal 0*/

#define SDADC_INSEL_IN0NSEL_1 (0x0u) /*decimal 0*/

#define SDADC_INSEL_IN0PSEL_0 (0x0u) /*decimal 0*/

#define SDADC_INSEL_IN0PSEL_1 (0x0u) /*decimal 0*/

#define SDADC_INSEL_IN1NSEL_0 (0x0u) /*decimal 0*/

#define SDADC_INSEL_IN1NSEL_1 (0x0u) /*decimal 0*/

#define SDADC_INSEL_IN1PSEL_0 (0x0u) /*decimal 0*/

#define SDADC_INSEL_IN1PSEL_1 (0x0u) /*decimal 0*/

#define SDADC_INSEL_TRG0SEL_0 (0x0u) /*decimal 0*/

#define SDADC_INSEL_TRG0SEL_1 (0x0u) /*decimal 0*/

#define SDADC_INSEL_TRG1SEL_0 (0x0u) /*decimal 0*/

#define SDADC_INSEL_TRG1SEL_1 (0x0u) /*decimal 0*/

#define SSC0_BRM (0xF4240u) /*decimal 1000000*/

#define SSC0_BR_CONFIG (0x0u) /*decimal 0*/

#define SSC0_BR_VAL_AUTO_MASTER (0xF4240u) /*decimal 1000000*/

#define SSC0_BR_VAL_AUTO_SLAVE (0xF4240u) /*decimal 1000000*/

#define SSC0_BR_VAL_MANUAL (0x3E8u) /*decimal 1000*/

#define SSC0_CON_BM (0x2u) /*decimal 2*/

#define SSC0_CON_MSTXENSEL (0x0u) /*decimal 0*/

#define SSC0_CSTIM_END (0x2u) /*decimal 2*/

#define SSC0_CSTIM_HIGH (0x3u) /*decimal 3*/

#define SSC0_CSTIM_ST (0x7u) /*decimal 7*/

#define SSC0_EFFBR (0x3E8u) /*decimal 1000*/

#define SSC0_INSEL_TXEVSEL_M0 (0xFFu) /*decimal 255*/

#define SSC0_INSEL_TXEVSEL_M1 (0xFFu) /*decimal 255*/

#define SSC0_MASTER_CON_CSEN (0x0u) /*decimal 0*/

#define SSC0_MASTER_CON_CSSEL_M0 (0xFFu) /*decimal 255*/

#define SSC0_MASTER_CON_CSSEL_M1 (0xFFu) /*decimal 255*/

#define SSC0_MASTER_INSEL_CLKSEL_M0 (0xFFu) /*decimal 255*/

#define SSC0_MASTER_INSEL_CLKSEL_M1 (0xFFu) /*decimal 255*/

#define SSC0_MASTER_INSEL_CLKSEL_S0 (0xFFu) /*decimal 255*/

#define SSC0_MASTER_INSEL_CLKSEL_S1 (0xFFu) /*decimal 255*/

#define SSC0_MASTER_INSEL_CSSEL_S0 (0xFFu) /*decimal 255*/

#define SSC0_MASTER_INSEL_CSSEL_S1 (0xFFu) /*decimal 255*/

#define SSC0_MASTER_INSEL_MRSTSEL_M0 (0xFFu) /*decimal 255*/

#define SSC0_MASTER_INSEL_MRSTSEL_M1 (0xFFu) /*decimal 255*/

#define SSC0_MASTER_INSEL_MRSTSEL_S0 (0xFFu) /*decimal 255*/

#define SSC0_MASTER_INSEL_MRSTSEL_S1 (0xFFu) /*decimal 255*/

#define SSC0_MASTER_INSEL_MTSRSEL_M0 (0xFFu) /*decimal 255*/

#define SSC0_MASTER_INSEL_MTSRSEL_M1 (0xFFu) /*decimal 255*/

#define SSC0_MASTER_INSEL_MTSRSEL_S0 (0xFFu) /*decimal 255*/

#define SSC0_MASTER_INSEL_MTSRSEL_S1 (0xFFu) /*decimal 255*/

#define SSC0_SLAVE_CON_CSEN (0x0u) /*decimal 0*/

#define SSC0_SLAVE_CON_CSSEL_M0 (0xFFu) /*decimal 255*/

#define SSC0_SLAVE_CON_CSSEL_M1 (0xFFu) /*decimal 255*/

#define SSC0_SLAVE_INSEL_CLKSEL_M0 (0xFFu) /*decimal 255*/

#define SSC0_SLAVE_INSEL_CLKSEL_M1 (0xFFu) /*decimal 255*/

#define SSC0_SLAVE_INSEL_CLKSEL_S0 (0xFFu) /*decimal 255*/

#define SSC0_SLAVE_INSEL_CLKSEL_S1 (0xFFu) /*decimal 255*/

#define SSC0_SLAVE_INSEL_CSSEL_S0 (0xFFu) /*decimal 255*/

#define SSC0_SLAVE_INSEL_CSSEL_S1 (0xFFu) /*decimal 255*/

#define SSC0_SLAVE_INSEL_MRSTSEL_M0 (0xFFu) /*decimal 255*/

#define SSC0_SLAVE_INSEL_MRSTSEL_M1 (0xFFu) /*decimal 255*/

#define SSC0_SLAVE_INSEL_MRSTSEL_S0 (0xFFu) /*decimal 255*/

#define SSC0_SLAVE_INSEL_MRSTSEL_S1 (0xFFu) /*decimal 255*/

#define SSC0_SLAVE_INSEL_MTSRSEL_M0 (0xFFu) /*decimal 255*/

#define SSC0_SLAVE_INSEL_MTSRSEL_M1 (0xFFu) /*decimal 255*/

#define SSC0_SLAVE_INSEL_MTSRSEL_S0 (0xFFu) /*decimal 255*/

#define SSC0_SLAVE_INSEL_MTSRSEL_S1 (0xFFu) /*decimal 255*/

#define SSC1_BRM (0xF4240u) /*decimal 1000000*/

#define SSC1_BR_CONFIG (0x0u) /*decimal 0*/

#define SSC1_BR_VAL_AUTO_MASTER (0xF4240u) /*decimal 1000000*/

#define SSC1_BR_VAL_AUTO_SLAVE (0xF4240u) /*decimal 1000000*/

#define SSC1_BR_VAL_MANUAL (0x3E8u) /*decimal 1000*/

#define SSC1_CON_BM (0x2u) /*decimal 2*/

#define SSC1_CON_MSTXENSEL (0x0u) /*decimal 0*/

#define SSC1_CSTIM_END (0x2u) /*decimal 2*/

#define SSC1_CSTIM_HIGH (0x3u) /*decimal 3*/

#define SSC1_CSTIM_ST (0x7u) /*decimal 7*/

#define SSC1_EFFBR (0x3E8u) /*decimal 1000*/

#define SSC1_INSEL_TXEVSEL_M0 (0xFFu) /*decimal 255*/

#define SSC1_INSEL_TXEVSEL_M1 (0xFFu) /*decimal 255*/

#define SSC1_MASTER_CON_CSEN (0x0u) /*decimal 0*/

#define SSC1_MASTER_CON_CSSEL_M0 (0xFFu) /*decimal 255*/

#define SSC1_MASTER_CON_CSSEL_M1 (0xFFu) /*decimal 255*/

#define SSC1_MASTER_INSEL_CLKSEL_M0 (0xFFu) /*decimal 255*/

#define SSC1_MASTER_INSEL_CLKSEL_M1 (0xFFu) /*decimal 255*/

#define SSC1_MASTER_INSEL_CLKSEL_S0 (0xFFu) /*decimal 255*/

#define SSC1_MASTER_INSEL_CLKSEL_S1 (0xFFu) /*decimal 255*/

#define SSC1_MASTER_INSEL_CSSEL_S0 (0xFFu) /*decimal 255*/

#define SSC1_MASTER_INSEL_CSSEL_S1 (0xFFu) /*decimal 255*/

#define SSC1_MASTER_INSEL_MRSTSEL_M0 (0xFFu) /*decimal 255*/

#define SSC1_MASTER_INSEL_MRSTSEL_M1 (0xFFu) /*decimal 255*/

#define SSC1_MASTER_INSEL_MRSTSEL_S0 (0xFFu) /*decimal 255*/

#define SSC1_MASTER_INSEL_MRSTSEL_S1 (0xFFu) /*decimal 255*/

#define SSC1_MASTER_INSEL_MTSRSEL_M0 (0xFFu) /*decimal 255*/

#define SSC1_MASTER_INSEL_MTSRSEL_M1 (0xFFu) /*decimal 255*/

#define SSC1_MASTER_INSEL_MTSRSEL_S0 (0xFFu) /*decimal 255*/

#define SSC1_MASTER_INSEL_MTSRSEL_S1 (0xFFu) /*decimal 255*/

#define SSC1_SLAVE_CON_CSEN (0x0u) /*decimal 0*/

#define SSC1_SLAVE_CON_CSSEL_M0 (0xFFu) /*decimal 255*/

#define SSC1_SLAVE_CON_CSSEL_M1 (0xFFu) /*decimal 255*/

#define SSC1_SLAVE_INSEL_CLKSEL_M0 (0xFFu) /*decimal 255*/

#define SSC1_SLAVE_INSEL_CLKSEL_M1 (0xFFu) /*decimal 255*/

#define SSC1_SLAVE_INSEL_CLKSEL_S0 (0xFFu) /*decimal 255*/

#define SSC1_SLAVE_INSEL_CLKSEL_S1 (0xFFu) /*decimal 255*/

#define SSC1_SLAVE_INSEL_CSSEL_S0 (0xFFu) /*decimal 255*/

#define SSC1_SLAVE_INSEL_CSSEL_S1 (0xFFu) /*decimal 255*/

#define SSC1_SLAVE_INSEL_MRSTSEL_M0 (0xFFu) /*decimal 255*/

#define SSC1_SLAVE_INSEL_MRSTSEL_M1 (0xFFu) /*decimal 255*/

#define SSC1_SLAVE_INSEL_MRSTSEL_S0 (0xFFu) /*decimal 255*/

#define SSC1_SLAVE_INSEL_MRSTSEL_S1 (0xFFu) /*decimal 255*/

#define SSC1_SLAVE_INSEL_MTSRSEL_M0 (0xFFu) /*decimal 255*/

#define SSC1_SLAVE_INSEL_MTSRSEL_M1 (0xFFu) /*decimal 255*/

#define SSC1_SLAVE_INSEL_MTSRSEL_S0 (0xFFu) /*decimal 255*/

#define SSC1_SLAVE_INSEL_MTSRSEL_S1 (0xFFu) /*decimal 255*/

#define T20_CNTREGVAL (0xFFFFu) /*decimal 65535*/

#define T20_CNTUNIT (0x0u) /*decimal 0*/

#define T20_CNT_REGVAL (0x1u) /*decimal 1*/

#define T20_MODESEL (0x0u) /*decimal 0*/

#define T20_MOD_T2PRE_ (0x0u) /*decimal 0*/

#define T20_RCREGVAL (0xFFFFu) /*decimal 65535*/

#define T20_RCUNIT (0x0u) /*decimal 0*/

#define T20_RC_REGVAL (0x1u) /*decimal 1*/

#define T20_T20_CON_T2EXINSEL (0xFFu) /*decimal 255*/

#define T20_T20_CON_T2INSEL (0xFFu) /*decimal 255*/

#define T20_T20_EXF2_OUTPUT (0xFFu) /*decimal 255*/

#define T20_T21_CON_T2EXINSEL (0xFFu) /*decimal 255*/

#define T20_T21_CON_T2INSEL (0xFFu) /*decimal 255*/

#define T20_T21_EXF2_OUTPUT (0xFFu) /*decimal 255*/

#define T21_CNTREGVAL (0xFFFFu) /*decimal 65535*/

#define T21_CNTUNIT (0x0u) /*decimal 0*/

#define T21_CNT_REGVAL (0x1u) /*decimal 1*/

#define T21_MODESEL (0x0u) /*decimal 0*/

#define T21_MOD_T2PRE_ (0x0u) /*decimal 0*/

#define T21_RCREGVAL (0xFFFFu) /*decimal 65535*/

#define T21_RCUNIT (0x0u) /*decimal 0*/

#define T21_RC_REGVAL (0x1u) /*decimal 1*/

#define T21_T20_CON_T2EXINSEL (0xFFu) /*decimal 255*/

#define T21_T20_CON_T2INSEL (0xFFu) /*decimal 255*/

#define T21_T20_EXF2_OUTPUT (0xFFu) /*decimal 255*/

#define T21_T21_CON_T2EXINSEL (0xFFu) /*decimal 255*/

#define T21_T21_CON_T2INSEL (0xFFu) /*decimal 255*/

#define T21_T21_EXF2_OUTPUT (0xFFu) /*decimal 255*/

#define T2_INT_EN (0x0u) /*decimal 0*/

#define T3_INT_EN (0x0u) /*decimal 0*/

#define T4_INT_EN (0x0u) /*decimal 0*/

#define T5_INT_EN (0x0u) /*decimal 0*/

#define T6_INT_EN (0x0u) /*decimal 0*/

#define UART0_BR_CONFIG (0x0u) /*decimal 0*/

#define UART0_BR_CONFIG_EDIT (0x0u) /*decimal 0*/

#define UART0_BR_VAL_AUTO (0x4B00u) /*decimal 19200*/

#define UART0_BR_VAL_MAN (0x4B00u) /*decimal 19200*/

#define UART0_DEVIATION (0x0u) /*decimal 0*/

#define UART0_EFFBR (0x0u) /*decimal 0*/

#define UART0_MODE (0x0u) /*decimal 0*/

#define UART0_UART0_INSEL_RXDSEL (0xFFu) /*decimal 255*/

#define UART0_UART0_INSEL_TXEVSEL (0xFFu) /*decimal 255*/

#define UART0_UART0_OUTPUT_TXDSEL (0xFFu) /*decimal 255*/

#define UART0_UART1_INSEL_RXDSEL (0xFFu) /*decimal 255*/

#define UART0_UART1_INSEL_TXEVSEL (0xFFu) /*decimal 255*/

#define UART0_UART1_OUTPUT_TXDSEL (0xFFu) /*decimal 255*/

#define UART1_BR_CONFIG (0x0u) /*decimal 0*/

#define UART1_BR_CONFIG_EDIT (0x0u) /*decimal 0*/

#define UART1_BR_VAL_AUTO (0x4B00u) /*decimal 19200*/

#define UART1_BR_VAL_MAN (0x4B00u) /*decimal 19200*/

#define UART1_DEVIATION (0x0u) /*decimal 0*/

#define UART1_EFFBR (0x0u) /*decimal 0*/

#define UART1_MODE (0x0u) /*decimal 0*/

#define UART1_UART0_INSEL_RXDSEL (0xFFu) /*decimal 255*/

#define UART1_UART0_INSEL_TXEVSEL (0xFFu) /*decimal 255*/

#define UART1_UART0_OUTPUT_TXDSEL (0xFFu) /*decimal 255*/

#define UART1_UART1_INSEL_RXDSEL (0xFFu) /*decimal 255*/

#define UART1_UART1_INSEL_TXEVSEL (0xFFu) /*decimal 255*/

#define UART1_UART1_OUTPUT_TXDSEL (0xFFu) /*decimal 255*/

#define fCAPREL (0xE4E1C0u) /*decimal 15000000*/

#define fSDADC (0x3Cu) /*decimal 60*/

#define fT2 (0x7270E0u) /*decimal 7500000*/

#define fT2_scaled (7.5)

#define fT2_unit MHz

#define fT3 (0x7270E0u) /*decimal 7500000*/

#define fT3_scaled (7.5)

#define fT3_unit MHz

#define fT4 (0x7270E0u) /*decimal 7500000*/

#define fT4_scaled (7.5)

#define fT4_unit MHz

#define fT5 (0xE4E1C0u) /*decimal 15000000*/

#define fT5_scaled (0xFu) /*decimal 15*/

#define fT5_unit MHz

#define fT6 (0xE4E1C0u) /*decimal 15000000*/

#define fT6_scaled (0xFu) /*decimal 15*/

#define fT6_unit MHz

#endif /* TEMP_DEFINES_H */
