
DMA_ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bc24  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  0800bec4  0800bec4  0001bec4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800bf4c  0800bf4c  0001bf4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800bf54  0800bf54  0001bf54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800bf58  0800bf58  0001bf58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000074  24000000  0800bf5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000208  24000074  0800bfd0  00020074  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2400027c  0800bfd0  0002027c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 10 .debug_info   00016348  00000000  00000000  000200a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000025d0  00000000  00000000  000363ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000ef0  00000000  00000000  000389c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00000e18  00000000  00000000  000398b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00037fc1  00000000  00000000  0003a6c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00014ebb  00000000  00000000  00072689  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0016b4fe  00000000  00000000  00087544  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  001f2a42  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004358  00000000  00000000  001f2a94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000074 	.word	0x24000074
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800beac 	.word	0x0800beac

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000078 	.word	0x24000078
 80002dc:	0800beac 	.word	0x0800beac

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b974 	b.w	8000680 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	4604      	mov	r4, r0
 80003b8:	468e      	mov	lr, r1
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d14d      	bne.n	800045a <__udivmoddi4+0xaa>
 80003be:	428a      	cmp	r2, r1
 80003c0:	4694      	mov	ip, r2
 80003c2:	d969      	bls.n	8000498 <__udivmoddi4+0xe8>
 80003c4:	fab2 f282 	clz	r2, r2
 80003c8:	b152      	cbz	r2, 80003e0 <__udivmoddi4+0x30>
 80003ca:	fa01 f302 	lsl.w	r3, r1, r2
 80003ce:	f1c2 0120 	rsb	r1, r2, #32
 80003d2:	fa20 f101 	lsr.w	r1, r0, r1
 80003d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80003da:	ea41 0e03 	orr.w	lr, r1, r3
 80003de:	4094      	lsls	r4, r2
 80003e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003e4:	0c21      	lsrs	r1, r4, #16
 80003e6:	fbbe f6f8 	udiv	r6, lr, r8
 80003ea:	fa1f f78c 	uxth.w	r7, ip
 80003ee:	fb08 e316 	mls	r3, r8, r6, lr
 80003f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80003f6:	fb06 f107 	mul.w	r1, r6, r7
 80003fa:	4299      	cmp	r1, r3
 80003fc:	d90a      	bls.n	8000414 <__udivmoddi4+0x64>
 80003fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000402:	f106 30ff 	add.w	r0, r6, #4294967295
 8000406:	f080 811f 	bcs.w	8000648 <__udivmoddi4+0x298>
 800040a:	4299      	cmp	r1, r3
 800040c:	f240 811c 	bls.w	8000648 <__udivmoddi4+0x298>
 8000410:	3e02      	subs	r6, #2
 8000412:	4463      	add	r3, ip
 8000414:	1a5b      	subs	r3, r3, r1
 8000416:	b2a4      	uxth	r4, r4
 8000418:	fbb3 f0f8 	udiv	r0, r3, r8
 800041c:	fb08 3310 	mls	r3, r8, r0, r3
 8000420:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000424:	fb00 f707 	mul.w	r7, r0, r7
 8000428:	42a7      	cmp	r7, r4
 800042a:	d90a      	bls.n	8000442 <__udivmoddi4+0x92>
 800042c:	eb1c 0404 	adds.w	r4, ip, r4
 8000430:	f100 33ff 	add.w	r3, r0, #4294967295
 8000434:	f080 810a 	bcs.w	800064c <__udivmoddi4+0x29c>
 8000438:	42a7      	cmp	r7, r4
 800043a:	f240 8107 	bls.w	800064c <__udivmoddi4+0x29c>
 800043e:	4464      	add	r4, ip
 8000440:	3802      	subs	r0, #2
 8000442:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000446:	1be4      	subs	r4, r4, r7
 8000448:	2600      	movs	r6, #0
 800044a:	b11d      	cbz	r5, 8000454 <__udivmoddi4+0xa4>
 800044c:	40d4      	lsrs	r4, r2
 800044e:	2300      	movs	r3, #0
 8000450:	e9c5 4300 	strd	r4, r3, [r5]
 8000454:	4631      	mov	r1, r6
 8000456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800045a:	428b      	cmp	r3, r1
 800045c:	d909      	bls.n	8000472 <__udivmoddi4+0xc2>
 800045e:	2d00      	cmp	r5, #0
 8000460:	f000 80ef 	beq.w	8000642 <__udivmoddi4+0x292>
 8000464:	2600      	movs	r6, #0
 8000466:	e9c5 0100 	strd	r0, r1, [r5]
 800046a:	4630      	mov	r0, r6
 800046c:	4631      	mov	r1, r6
 800046e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000472:	fab3 f683 	clz	r6, r3
 8000476:	2e00      	cmp	r6, #0
 8000478:	d14a      	bne.n	8000510 <__udivmoddi4+0x160>
 800047a:	428b      	cmp	r3, r1
 800047c:	d302      	bcc.n	8000484 <__udivmoddi4+0xd4>
 800047e:	4282      	cmp	r2, r0
 8000480:	f200 80f9 	bhi.w	8000676 <__udivmoddi4+0x2c6>
 8000484:	1a84      	subs	r4, r0, r2
 8000486:	eb61 0303 	sbc.w	r3, r1, r3
 800048a:	2001      	movs	r0, #1
 800048c:	469e      	mov	lr, r3
 800048e:	2d00      	cmp	r5, #0
 8000490:	d0e0      	beq.n	8000454 <__udivmoddi4+0xa4>
 8000492:	e9c5 4e00 	strd	r4, lr, [r5]
 8000496:	e7dd      	b.n	8000454 <__udivmoddi4+0xa4>
 8000498:	b902      	cbnz	r2, 800049c <__udivmoddi4+0xec>
 800049a:	deff      	udf	#255	; 0xff
 800049c:	fab2 f282 	clz	r2, r2
 80004a0:	2a00      	cmp	r2, #0
 80004a2:	f040 8092 	bne.w	80005ca <__udivmoddi4+0x21a>
 80004a6:	eba1 010c 	sub.w	r1, r1, ip
 80004aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004ae:	fa1f fe8c 	uxth.w	lr, ip
 80004b2:	2601      	movs	r6, #1
 80004b4:	0c20      	lsrs	r0, r4, #16
 80004b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80004ba:	fb07 1113 	mls	r1, r7, r3, r1
 80004be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004c2:	fb0e f003 	mul.w	r0, lr, r3
 80004c6:	4288      	cmp	r0, r1
 80004c8:	d908      	bls.n	80004dc <__udivmoddi4+0x12c>
 80004ca:	eb1c 0101 	adds.w	r1, ip, r1
 80004ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80004d2:	d202      	bcs.n	80004da <__udivmoddi4+0x12a>
 80004d4:	4288      	cmp	r0, r1
 80004d6:	f200 80cb 	bhi.w	8000670 <__udivmoddi4+0x2c0>
 80004da:	4643      	mov	r3, r8
 80004dc:	1a09      	subs	r1, r1, r0
 80004de:	b2a4      	uxth	r4, r4
 80004e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e4:	fb07 1110 	mls	r1, r7, r0, r1
 80004e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80004ec:	fb0e fe00 	mul.w	lr, lr, r0
 80004f0:	45a6      	cmp	lr, r4
 80004f2:	d908      	bls.n	8000506 <__udivmoddi4+0x156>
 80004f4:	eb1c 0404 	adds.w	r4, ip, r4
 80004f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80004fc:	d202      	bcs.n	8000504 <__udivmoddi4+0x154>
 80004fe:	45a6      	cmp	lr, r4
 8000500:	f200 80bb 	bhi.w	800067a <__udivmoddi4+0x2ca>
 8000504:	4608      	mov	r0, r1
 8000506:	eba4 040e 	sub.w	r4, r4, lr
 800050a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800050e:	e79c      	b.n	800044a <__udivmoddi4+0x9a>
 8000510:	f1c6 0720 	rsb	r7, r6, #32
 8000514:	40b3      	lsls	r3, r6
 8000516:	fa22 fc07 	lsr.w	ip, r2, r7
 800051a:	ea4c 0c03 	orr.w	ip, ip, r3
 800051e:	fa20 f407 	lsr.w	r4, r0, r7
 8000522:	fa01 f306 	lsl.w	r3, r1, r6
 8000526:	431c      	orrs	r4, r3
 8000528:	40f9      	lsrs	r1, r7
 800052a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800052e:	fa00 f306 	lsl.w	r3, r0, r6
 8000532:	fbb1 f8f9 	udiv	r8, r1, r9
 8000536:	0c20      	lsrs	r0, r4, #16
 8000538:	fa1f fe8c 	uxth.w	lr, ip
 800053c:	fb09 1118 	mls	r1, r9, r8, r1
 8000540:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000544:	fb08 f00e 	mul.w	r0, r8, lr
 8000548:	4288      	cmp	r0, r1
 800054a:	fa02 f206 	lsl.w	r2, r2, r6
 800054e:	d90b      	bls.n	8000568 <__udivmoddi4+0x1b8>
 8000550:	eb1c 0101 	adds.w	r1, ip, r1
 8000554:	f108 3aff 	add.w	sl, r8, #4294967295
 8000558:	f080 8088 	bcs.w	800066c <__udivmoddi4+0x2bc>
 800055c:	4288      	cmp	r0, r1
 800055e:	f240 8085 	bls.w	800066c <__udivmoddi4+0x2bc>
 8000562:	f1a8 0802 	sub.w	r8, r8, #2
 8000566:	4461      	add	r1, ip
 8000568:	1a09      	subs	r1, r1, r0
 800056a:	b2a4      	uxth	r4, r4
 800056c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000570:	fb09 1110 	mls	r1, r9, r0, r1
 8000574:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000578:	fb00 fe0e 	mul.w	lr, r0, lr
 800057c:	458e      	cmp	lr, r1
 800057e:	d908      	bls.n	8000592 <__udivmoddi4+0x1e2>
 8000580:	eb1c 0101 	adds.w	r1, ip, r1
 8000584:	f100 34ff 	add.w	r4, r0, #4294967295
 8000588:	d26c      	bcs.n	8000664 <__udivmoddi4+0x2b4>
 800058a:	458e      	cmp	lr, r1
 800058c:	d96a      	bls.n	8000664 <__udivmoddi4+0x2b4>
 800058e:	3802      	subs	r0, #2
 8000590:	4461      	add	r1, ip
 8000592:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000596:	fba0 9402 	umull	r9, r4, r0, r2
 800059a:	eba1 010e 	sub.w	r1, r1, lr
 800059e:	42a1      	cmp	r1, r4
 80005a0:	46c8      	mov	r8, r9
 80005a2:	46a6      	mov	lr, r4
 80005a4:	d356      	bcc.n	8000654 <__udivmoddi4+0x2a4>
 80005a6:	d053      	beq.n	8000650 <__udivmoddi4+0x2a0>
 80005a8:	b15d      	cbz	r5, 80005c2 <__udivmoddi4+0x212>
 80005aa:	ebb3 0208 	subs.w	r2, r3, r8
 80005ae:	eb61 010e 	sbc.w	r1, r1, lr
 80005b2:	fa01 f707 	lsl.w	r7, r1, r7
 80005b6:	fa22 f306 	lsr.w	r3, r2, r6
 80005ba:	40f1      	lsrs	r1, r6
 80005bc:	431f      	orrs	r7, r3
 80005be:	e9c5 7100 	strd	r7, r1, [r5]
 80005c2:	2600      	movs	r6, #0
 80005c4:	4631      	mov	r1, r6
 80005c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	40d8      	lsrs	r0, r3
 80005d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80005d4:	fa21 f303 	lsr.w	r3, r1, r3
 80005d8:	4091      	lsls	r1, r2
 80005da:	4301      	orrs	r1, r0
 80005dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005e0:	fa1f fe8c 	uxth.w	lr, ip
 80005e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80005e8:	fb07 3610 	mls	r6, r7, r0, r3
 80005ec:	0c0b      	lsrs	r3, r1, #16
 80005ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80005f2:	fb00 f60e 	mul.w	r6, r0, lr
 80005f6:	429e      	cmp	r6, r3
 80005f8:	fa04 f402 	lsl.w	r4, r4, r2
 80005fc:	d908      	bls.n	8000610 <__udivmoddi4+0x260>
 80005fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000602:	f100 38ff 	add.w	r8, r0, #4294967295
 8000606:	d22f      	bcs.n	8000668 <__udivmoddi4+0x2b8>
 8000608:	429e      	cmp	r6, r3
 800060a:	d92d      	bls.n	8000668 <__udivmoddi4+0x2b8>
 800060c:	3802      	subs	r0, #2
 800060e:	4463      	add	r3, ip
 8000610:	1b9b      	subs	r3, r3, r6
 8000612:	b289      	uxth	r1, r1
 8000614:	fbb3 f6f7 	udiv	r6, r3, r7
 8000618:	fb07 3316 	mls	r3, r7, r6, r3
 800061c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000620:	fb06 f30e 	mul.w	r3, r6, lr
 8000624:	428b      	cmp	r3, r1
 8000626:	d908      	bls.n	800063a <__udivmoddi4+0x28a>
 8000628:	eb1c 0101 	adds.w	r1, ip, r1
 800062c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000630:	d216      	bcs.n	8000660 <__udivmoddi4+0x2b0>
 8000632:	428b      	cmp	r3, r1
 8000634:	d914      	bls.n	8000660 <__udivmoddi4+0x2b0>
 8000636:	3e02      	subs	r6, #2
 8000638:	4461      	add	r1, ip
 800063a:	1ac9      	subs	r1, r1, r3
 800063c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000640:	e738      	b.n	80004b4 <__udivmoddi4+0x104>
 8000642:	462e      	mov	r6, r5
 8000644:	4628      	mov	r0, r5
 8000646:	e705      	b.n	8000454 <__udivmoddi4+0xa4>
 8000648:	4606      	mov	r6, r0
 800064a:	e6e3      	b.n	8000414 <__udivmoddi4+0x64>
 800064c:	4618      	mov	r0, r3
 800064e:	e6f8      	b.n	8000442 <__udivmoddi4+0x92>
 8000650:	454b      	cmp	r3, r9
 8000652:	d2a9      	bcs.n	80005a8 <__udivmoddi4+0x1f8>
 8000654:	ebb9 0802 	subs.w	r8, r9, r2
 8000658:	eb64 0e0c 	sbc.w	lr, r4, ip
 800065c:	3801      	subs	r0, #1
 800065e:	e7a3      	b.n	80005a8 <__udivmoddi4+0x1f8>
 8000660:	4646      	mov	r6, r8
 8000662:	e7ea      	b.n	800063a <__udivmoddi4+0x28a>
 8000664:	4620      	mov	r0, r4
 8000666:	e794      	b.n	8000592 <__udivmoddi4+0x1e2>
 8000668:	4640      	mov	r0, r8
 800066a:	e7d1      	b.n	8000610 <__udivmoddi4+0x260>
 800066c:	46d0      	mov	r8, sl
 800066e:	e77b      	b.n	8000568 <__udivmoddi4+0x1b8>
 8000670:	3b02      	subs	r3, #2
 8000672:	4461      	add	r1, ip
 8000674:	e732      	b.n	80004dc <__udivmoddi4+0x12c>
 8000676:	4630      	mov	r0, r6
 8000678:	e709      	b.n	800048e <__udivmoddi4+0xde>
 800067a:	4464      	add	r4, ip
 800067c:	3802      	subs	r0, #2
 800067e:	e742      	b.n	8000506 <__udivmoddi4+0x156>

08000680 <__aeabi_idiv0>:
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop

08000684 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800068a:	f000 fe55 	bl	8001338 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800068e:	f000 f83d 	bl	800070c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000692:	f000 fa5f 	bl	8000b54 <MX_GPIO_Init>
  MX_DMA_Init();
 8000696:	f000 fa3d 	bl	8000b14 <MX_DMA_Init>
  MX_ADC1_Init();
 800069a:	f000 f8a9 	bl	80007f0 <MX_ADC1_Init>
  MX_USART3_UART_Init();
 800069e:	f000 f9ed 	bl	8000a7c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  if (HAL_ADC_Start_DMA(&hadc1, (uint16_t*)adcResultsDMA, ADC_CHANNELS) != HAL_OK) {
 80006a2:	2220      	movs	r2, #32
 80006a4:	4913      	ldr	r1, [pc, #76]	; (80006f4 <main+0x70>)
 80006a6:	4814      	ldr	r0, [pc, #80]	; (80006f8 <main+0x74>)
 80006a8:	f001 fa92 	bl	8001bd0 <HAL_ADC_Start_DMA>
 80006ac:	4603      	mov	r3, r0
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d001      	beq.n	80006b6 <main+0x32>
  		  Error_Handler();
 80006b2:	f000 fb7f 	bl	8000db4 <Error_Handler>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (adcConversionComplete == 1) {
 80006b6:	4b11      	ldr	r3, [pc, #68]	; (80006fc <main+0x78>)
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	2b01      	cmp	r3, #1
 80006bc:	d1fb      	bne.n	80006b6 <main+0x32>
		  sprintf(message, "%d -- %d -- %d\r\n", adcResultsDMA[0], adcResultsDMA[1], adcResultsDMA[2]);
 80006be:	4b0d      	ldr	r3, [pc, #52]	; (80006f4 <main+0x70>)
 80006c0:	881b      	ldrh	r3, [r3, #0]
 80006c2:	461a      	mov	r2, r3
 80006c4:	4b0b      	ldr	r3, [pc, #44]	; (80006f4 <main+0x70>)
 80006c6:	885b      	ldrh	r3, [r3, #2]
 80006c8:	4619      	mov	r1, r3
 80006ca:	4b0a      	ldr	r3, [pc, #40]	; (80006f4 <main+0x70>)
 80006cc:	889b      	ldrh	r3, [r3, #4]
 80006ce:	9300      	str	r3, [sp, #0]
 80006d0:	460b      	mov	r3, r1
 80006d2:	490b      	ldr	r1, [pc, #44]	; (8000700 <main+0x7c>)
 80006d4:	480b      	ldr	r0, [pc, #44]	; (8000704 <main+0x80>)
 80006d6:	f00a ff7b 	bl	800b5d0 <siprintf>
		  HAL_UART_Transmit_IT(&huart3, message, sizeof(message));
 80006da:	2220      	movs	r2, #32
 80006dc:	4909      	ldr	r1, [pc, #36]	; (8000704 <main+0x80>)
 80006de:	480a      	ldr	r0, [pc, #40]	; (8000708 <main+0x84>)
 80006e0:	f009 f850 	bl	8009784 <HAL_UART_Transmit_IT>
		  HAL_Delay(1);
 80006e4:	2001      	movs	r0, #1
 80006e6:	f000 feb9 	bl	800145c <HAL_Delay>
		  adcConversionComplete = 0;
 80006ea:	4b04      	ldr	r3, [pc, #16]	; (80006fc <main+0x78>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	601a      	str	r2, [r3, #0]
	  if (adcConversionComplete == 1) {
 80006f0:	e7e1      	b.n	80006b6 <main+0x32>
 80006f2:	bf00      	nop
 80006f4:	24000200 	.word	0x24000200
 80006f8:	24000090 	.word	0x24000090
 80006fc:	24000240 	.word	0x24000240
 8000700:	0800bec4 	.word	0x0800bec4
 8000704:	24000244 	.word	0x24000244
 8000708:	2400016c 	.word	0x2400016c

0800070c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b09c      	sub	sp, #112	; 0x70
 8000710:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000712:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000716:	224c      	movs	r2, #76	; 0x4c
 8000718:	2100      	movs	r1, #0
 800071a:	4618      	mov	r0, r3
 800071c:	f00a ff50 	bl	800b5c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000720:	1d3b      	adds	r3, r7, #4
 8000722:	2220      	movs	r2, #32
 8000724:	2100      	movs	r1, #0
 8000726:	4618      	mov	r0, r3
 8000728:	f00a ff4a 	bl	800b5c0 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800072c:	2002      	movs	r0, #2
 800072e:	f005 fabb 	bl	8005ca8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000732:	2300      	movs	r3, #0
 8000734:	603b      	str	r3, [r7, #0]
 8000736:	4b2b      	ldr	r3, [pc, #172]	; (80007e4 <SystemClock_Config+0xd8>)
 8000738:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800073a:	4a2a      	ldr	r2, [pc, #168]	; (80007e4 <SystemClock_Config+0xd8>)
 800073c:	f023 0301 	bic.w	r3, r3, #1
 8000740:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000742:	4b28      	ldr	r3, [pc, #160]	; (80007e4 <SystemClock_Config+0xd8>)
 8000744:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000746:	f003 0301 	and.w	r3, r3, #1
 800074a:	603b      	str	r3, [r7, #0]
 800074c:	4b26      	ldr	r3, [pc, #152]	; (80007e8 <SystemClock_Config+0xdc>)
 800074e:	699b      	ldr	r3, [r3, #24]
 8000750:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000754:	4a24      	ldr	r2, [pc, #144]	; (80007e8 <SystemClock_Config+0xdc>)
 8000756:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800075a:	6193      	str	r3, [r2, #24]
 800075c:	4b22      	ldr	r3, [pc, #136]	; (80007e8 <SystemClock_Config+0xdc>)
 800075e:	699b      	ldr	r3, [r3, #24]
 8000760:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000764:	603b      	str	r3, [r7, #0]
 8000766:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000768:	bf00      	nop
 800076a:	4b1f      	ldr	r3, [pc, #124]	; (80007e8 <SystemClock_Config+0xdc>)
 800076c:	699b      	ldr	r3, [r3, #24]
 800076e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000772:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000776:	d1f8      	bne.n	800076a <SystemClock_Config+0x5e>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSI);
 8000778:	4b1c      	ldr	r3, [pc, #112]	; (80007ec <SystemClock_Config+0xe0>)
 800077a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800077c:	4a1b      	ldr	r2, [pc, #108]	; (80007ec <SystemClock_Config+0xe0>)
 800077e:	f023 0303 	bic.w	r3, r3, #3
 8000782:	6293      	str	r3, [r2, #40]	; 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000784:	2302      	movs	r3, #2
 8000786:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000788:	2301      	movs	r3, #1
 800078a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800078c:	2340      	movs	r3, #64	; 0x40
 800078e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000790:	2300      	movs	r3, #0
 8000792:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000794:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000798:	4618      	mov	r0, r3
 800079a:	f005 fabf 	bl	8005d1c <HAL_RCC_OscConfig>
 800079e:	4603      	mov	r3, r0
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d001      	beq.n	80007a8 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80007a4:	f000 fb06 	bl	8000db4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007a8:	233f      	movs	r3, #63	; 0x3f
 80007aa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80007ac:	2300      	movs	r3, #0
 80007ae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80007b0:	2300      	movs	r3, #0
 80007b2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80007b4:	2300      	movs	r3, #0
 80007b6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80007b8:	2300      	movs	r3, #0
 80007ba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80007bc:	2340      	movs	r3, #64	; 0x40
 80007be:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80007c0:	2300      	movs	r3, #0
 80007c2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80007c4:	2300      	movs	r3, #0
 80007c6:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80007c8:	1d3b      	adds	r3, r7, #4
 80007ca:	2101      	movs	r1, #1
 80007cc:	4618      	mov	r0, r3
 80007ce:	f005 feff 	bl	80065d0 <HAL_RCC_ClockConfig>
 80007d2:	4603      	mov	r3, r0
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d001      	beq.n	80007dc <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80007d8:	f000 faec 	bl	8000db4 <Error_Handler>
  }
}
 80007dc:	bf00      	nop
 80007de:	3770      	adds	r7, #112	; 0x70
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	58000400 	.word	0x58000400
 80007e8:	58024800 	.word	0x58024800
 80007ec:	58024400 	.word	0x58024400

080007f0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b08a      	sub	sp, #40	; 0x28
 80007f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80007f6:	f107 031c 	add.w	r3, r7, #28
 80007fa:	2200      	movs	r2, #0
 80007fc:	601a      	str	r2, [r3, #0]
 80007fe:	605a      	str	r2, [r3, #4]
 8000800:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000802:	463b      	mov	r3, r7
 8000804:	2200      	movs	r2, #0
 8000806:	601a      	str	r2, [r3, #0]
 8000808:	605a      	str	r2, [r3, #4]
 800080a:	609a      	str	r2, [r3, #8]
 800080c:	60da      	str	r2, [r3, #12]
 800080e:	611a      	str	r2, [r3, #16]
 8000810:	615a      	str	r2, [r3, #20]
 8000812:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000814:	4b93      	ldr	r3, [pc, #588]	; (8000a64 <MX_ADC1_Init+0x274>)
 8000816:	4a94      	ldr	r2, [pc, #592]	; (8000a68 <MX_ADC1_Init+0x278>)
 8000818:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 800081a:	4b92      	ldr	r3, [pc, #584]	; (8000a64 <MX_ADC1_Init+0x274>)
 800081c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000820:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000822:	4b90      	ldr	r3, [pc, #576]	; (8000a64 <MX_ADC1_Init+0x274>)
 8000824:	2200      	movs	r2, #0
 8000826:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000828:	4b8e      	ldr	r3, [pc, #568]	; (8000a64 <MX_ADC1_Init+0x274>)
 800082a:	2201      	movs	r2, #1
 800082c:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800082e:	4b8d      	ldr	r3, [pc, #564]	; (8000a64 <MX_ADC1_Init+0x274>)
 8000830:	2204      	movs	r2, #4
 8000832:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000834:	4b8b      	ldr	r3, [pc, #556]	; (8000a64 <MX_ADC1_Init+0x274>)
 8000836:	2200      	movs	r2, #0
 8000838:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800083a:	4b8a      	ldr	r3, [pc, #552]	; (8000a64 <MX_ADC1_Init+0x274>)
 800083c:	2201      	movs	r2, #1
 800083e:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 16;
 8000840:	4b88      	ldr	r3, [pc, #544]	; (8000a64 <MX_ADC1_Init+0x274>)
 8000842:	2210      	movs	r2, #16
 8000844:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000846:	4b87      	ldr	r3, [pc, #540]	; (8000a64 <MX_ADC1_Init+0x274>)
 8000848:	2200      	movs	r2, #0
 800084a:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800084c:	4b85      	ldr	r3, [pc, #532]	; (8000a64 <MX_ADC1_Init+0x274>)
 800084e:	2200      	movs	r2, #0
 8000850:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000852:	4b84      	ldr	r3, [pc, #528]	; (8000a64 <MX_ADC1_Init+0x274>)
 8000854:	2200      	movs	r2, #0
 8000856:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000858:	4b82      	ldr	r3, [pc, #520]	; (8000a64 <MX_ADC1_Init+0x274>)
 800085a:	2203      	movs	r2, #3
 800085c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800085e:	4b81      	ldr	r3, [pc, #516]	; (8000a64 <MX_ADC1_Init+0x274>)
 8000860:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000864:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000866:	4b7f      	ldr	r3, [pc, #508]	; (8000a64 <MX_ADC1_Init+0x274>)
 8000868:	2200      	movs	r2, #0
 800086a:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800086c:	4b7d      	ldr	r3, [pc, #500]	; (8000a64 <MX_ADC1_Init+0x274>)
 800086e:	2200      	movs	r2, #0
 8000870:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000874:	487b      	ldr	r0, [pc, #492]	; (8000a64 <MX_ADC1_Init+0x274>)
 8000876:	f001 f809 	bl	800188c <HAL_ADC_Init>
 800087a:	4603      	mov	r3, r0
 800087c:	2b00      	cmp	r3, #0
 800087e:	d001      	beq.n	8000884 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000880:	f000 fa98 	bl	8000db4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000884:	2300      	movs	r3, #0
 8000886:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000888:	f107 031c 	add.w	r3, r7, #28
 800088c:	4619      	mov	r1, r3
 800088e:	4875      	ldr	r0, [pc, #468]	; (8000a64 <MX_ADC1_Init+0x274>)
 8000890:	f002 f816 	bl	80028c0 <HAL_ADCEx_MultiModeConfigChannel>
 8000894:	4603      	mov	r3, r0
 8000896:	2b00      	cmp	r3, #0
 8000898:	d001      	beq.n	800089e <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 800089a:	f000 fa8b 	bl	8000db4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800089e:	4b73      	ldr	r3, [pc, #460]	; (8000a6c <MX_ADC1_Init+0x27c>)
 80008a0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80008a2:	2306      	movs	r3, #6
 80008a4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80008a6:	2300      	movs	r3, #0
 80008a8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80008aa:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80008ae:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80008b0:	2304      	movs	r3, #4
 80008b2:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80008b4:	2300      	movs	r3, #0
 80008b6:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 80008b8:	2300      	movs	r3, #0
 80008ba:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008bc:	463b      	mov	r3, r7
 80008be:	4619      	mov	r1, r3
 80008c0:	4868      	ldr	r0, [pc, #416]	; (8000a64 <MX_ADC1_Init+0x274>)
 80008c2:	f001 fa5d 	bl	8001d80 <HAL_ADC_ConfigChannel>
 80008c6:	4603      	mov	r3, r0
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d001      	beq.n	80008d0 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 80008cc:	f000 fa72 	bl	8000db4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80008d0:	4b67      	ldr	r3, [pc, #412]	; (8000a70 <MX_ADC1_Init+0x280>)
 80008d2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80008d4:	230c      	movs	r3, #12
 80008d6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008d8:	463b      	mov	r3, r7
 80008da:	4619      	mov	r1, r3
 80008dc:	4861      	ldr	r0, [pc, #388]	; (8000a64 <MX_ADC1_Init+0x274>)
 80008de:	f001 fa4f 	bl	8001d80 <HAL_ADC_ConfigChannel>
 80008e2:	4603      	mov	r3, r0
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d001      	beq.n	80008ec <MX_ADC1_Init+0xfc>
  {
    Error_Handler();
 80008e8:	f000 fa64 	bl	8000db4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80008ec:	4b61      	ldr	r3, [pc, #388]	; (8000a74 <MX_ADC1_Init+0x284>)
 80008ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80008f0:	2312      	movs	r3, #18
 80008f2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008f4:	463b      	mov	r3, r7
 80008f6:	4619      	mov	r1, r3
 80008f8:	485a      	ldr	r0, [pc, #360]	; (8000a64 <MX_ADC1_Init+0x274>)
 80008fa:	f001 fa41 	bl	8001d80 <HAL_ADC_ConfigChannel>
 80008fe:	4603      	mov	r3, r0
 8000900:	2b00      	cmp	r3, #0
 8000902:	d001      	beq.n	8000908 <MX_ADC1_Init+0x118>
  {
    Error_Handler();
 8000904:	f000 fa56 	bl	8000db4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000908:	4b5b      	ldr	r3, [pc, #364]	; (8000a78 <MX_ADC1_Init+0x288>)
 800090a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800090c:	2318      	movs	r3, #24
 800090e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000910:	463b      	mov	r3, r7
 8000912:	4619      	mov	r1, r3
 8000914:	4853      	ldr	r0, [pc, #332]	; (8000a64 <MX_ADC1_Init+0x274>)
 8000916:	f001 fa33 	bl	8001d80 <HAL_ADC_ConfigChannel>
 800091a:	4603      	mov	r3, r0
 800091c:	2b00      	cmp	r3, #0
 800091e:	d001      	beq.n	8000924 <MX_ADC1_Init+0x134>
  {
    Error_Handler();
 8000920:	f000 fa48 	bl	8000db4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000924:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000928:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800092a:	463b      	mov	r3, r7
 800092c:	4619      	mov	r1, r3
 800092e:	484d      	ldr	r0, [pc, #308]	; (8000a64 <MX_ADC1_Init+0x274>)
 8000930:	f001 fa26 	bl	8001d80 <HAL_ADC_ConfigChannel>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d001      	beq.n	800093e <MX_ADC1_Init+0x14e>
  {
    Error_Handler();
 800093a:	f000 fa3b 	bl	8000db4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_6;
 800093e:	f44f 7383 	mov.w	r3, #262	; 0x106
 8000942:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000944:	463b      	mov	r3, r7
 8000946:	4619      	mov	r1, r3
 8000948:	4846      	ldr	r0, [pc, #280]	; (8000a64 <MX_ADC1_Init+0x274>)
 800094a:	f001 fa19 	bl	8001d80 <HAL_ADC_ConfigChannel>
 800094e:	4603      	mov	r3, r0
 8000950:	2b00      	cmp	r3, #0
 8000952:	d001      	beq.n	8000958 <MX_ADC1_Init+0x168>
  {
    Error_Handler();
 8000954:	f000 fa2e 	bl	8000db4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000958:	f44f 7386 	mov.w	r3, #268	; 0x10c
 800095c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800095e:	463b      	mov	r3, r7
 8000960:	4619      	mov	r1, r3
 8000962:	4840      	ldr	r0, [pc, #256]	; (8000a64 <MX_ADC1_Init+0x274>)
 8000964:	f001 fa0c 	bl	8001d80 <HAL_ADC_ConfigChannel>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	d001      	beq.n	8000972 <MX_ADC1_Init+0x182>
  {
    Error_Handler();
 800096e:	f000 fa21 	bl	8000db4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8000972:	f44f 7389 	mov.w	r3, #274	; 0x112
 8000976:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000978:	463b      	mov	r3, r7
 800097a:	4619      	mov	r1, r3
 800097c:	4839      	ldr	r0, [pc, #228]	; (8000a64 <MX_ADC1_Init+0x274>)
 800097e:	f001 f9ff 	bl	8001d80 <HAL_ADC_ConfigChannel>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d001      	beq.n	800098c <MX_ADC1_Init+0x19c>
  {
    Error_Handler();
 8000988:	f000 fa14 	bl	8000db4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_9;
 800098c:	f44f 738c 	mov.w	r3, #280	; 0x118
 8000990:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000992:	463b      	mov	r3, r7
 8000994:	4619      	mov	r1, r3
 8000996:	4833      	ldr	r0, [pc, #204]	; (8000a64 <MX_ADC1_Init+0x274>)
 8000998:	f001 f9f2 	bl	8001d80 <HAL_ADC_ConfigChannel>
 800099c:	4603      	mov	r3, r0
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <MX_ADC1_Init+0x1b6>
  {
    Error_Handler();
 80009a2:	f000 fa07 	bl	8000db4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_10;
 80009a6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80009aa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009ac:	463b      	mov	r3, r7
 80009ae:	4619      	mov	r1, r3
 80009b0:	482c      	ldr	r0, [pc, #176]	; (8000a64 <MX_ADC1_Init+0x274>)
 80009b2:	f001 f9e5 	bl	8001d80 <HAL_ADC_ConfigChannel>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d001      	beq.n	80009c0 <MX_ADC1_Init+0x1d0>
  {
    Error_Handler();
 80009bc:	f000 f9fa 	bl	8000db4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_11;
 80009c0:	f240 2306 	movw	r3, #518	; 0x206
 80009c4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009c6:	463b      	mov	r3, r7
 80009c8:	4619      	mov	r1, r3
 80009ca:	4826      	ldr	r0, [pc, #152]	; (8000a64 <MX_ADC1_Init+0x274>)
 80009cc:	f001 f9d8 	bl	8001d80 <HAL_ADC_ConfigChannel>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d001      	beq.n	80009da <MX_ADC1_Init+0x1ea>
  {
    Error_Handler();
 80009d6:	f000 f9ed 	bl	8000db4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_12;
 80009da:	f44f 7303 	mov.w	r3, #524	; 0x20c
 80009de:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009e0:	463b      	mov	r3, r7
 80009e2:	4619      	mov	r1, r3
 80009e4:	481f      	ldr	r0, [pc, #124]	; (8000a64 <MX_ADC1_Init+0x274>)
 80009e6:	f001 f9cb 	bl	8001d80 <HAL_ADC_ConfigChannel>
 80009ea:	4603      	mov	r3, r0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d001      	beq.n	80009f4 <MX_ADC1_Init+0x204>
  {
    Error_Handler();
 80009f0:	f000 f9e0 	bl	8000db4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_13;
 80009f4:	f240 2312 	movw	r3, #530	; 0x212
 80009f8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009fa:	463b      	mov	r3, r7
 80009fc:	4619      	mov	r1, r3
 80009fe:	4819      	ldr	r0, [pc, #100]	; (8000a64 <MX_ADC1_Init+0x274>)
 8000a00:	f001 f9be 	bl	8001d80 <HAL_ADC_ConfigChannel>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d001      	beq.n	8000a0e <MX_ADC1_Init+0x21e>
  {
    Error_Handler();
 8000a0a:	f000 f9d3 	bl	8000db4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_14;
 8000a0e:	f44f 7306 	mov.w	r3, #536	; 0x218
 8000a12:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a14:	463b      	mov	r3, r7
 8000a16:	4619      	mov	r1, r3
 8000a18:	4812      	ldr	r0, [pc, #72]	; (8000a64 <MX_ADC1_Init+0x274>)
 8000a1a:	f001 f9b1 	bl	8001d80 <HAL_ADC_ConfigChannel>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <MX_ADC1_Init+0x238>
  {
    Error_Handler();
 8000a24:	f000 f9c6 	bl	8000db4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_15;
 8000a28:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000a2c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a2e:	463b      	mov	r3, r7
 8000a30:	4619      	mov	r1, r3
 8000a32:	480c      	ldr	r0, [pc, #48]	; (8000a64 <MX_ADC1_Init+0x274>)
 8000a34:	f001 f9a4 	bl	8001d80 <HAL_ADC_ConfigChannel>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d001      	beq.n	8000a42 <MX_ADC1_Init+0x252>
  {
    Error_Handler();
 8000a3e:	f000 f9b9 	bl	8000db4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_16;
 8000a42:	f240 3306 	movw	r3, #774	; 0x306
 8000a46:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a48:	463b      	mov	r3, r7
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	4805      	ldr	r0, [pc, #20]	; (8000a64 <MX_ADC1_Init+0x274>)
 8000a4e:	f001 f997 	bl	8001d80 <HAL_ADC_ConfigChannel>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d001      	beq.n	8000a5c <MX_ADC1_Init+0x26c>
  {
    Error_Handler();
 8000a58:	f000 f9ac 	bl	8000db4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a5c:	bf00      	nop
 8000a5e:	3728      	adds	r7, #40	; 0x28
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}
 8000a64:	24000090 	.word	0x24000090
 8000a68:	40022000 	.word	0x40022000
 8000a6c:	3ef08000 	.word	0x3ef08000
 8000a70:	2a000400 	.word	0x2a000400
 8000a74:	14f00020 	.word	0x14f00020
 8000a78:	08600004 	.word	0x08600004

08000a7c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a80:	4b22      	ldr	r3, [pc, #136]	; (8000b0c <MX_USART3_UART_Init+0x90>)
 8000a82:	4a23      	ldr	r2, [pc, #140]	; (8000b10 <MX_USART3_UART_Init+0x94>)
 8000a84:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000a86:	4b21      	ldr	r3, [pc, #132]	; (8000b0c <MX_USART3_UART_Init+0x90>)
 8000a88:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a8c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a8e:	4b1f      	ldr	r3, [pc, #124]	; (8000b0c <MX_USART3_UART_Init+0x90>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000a94:	4b1d      	ldr	r3, [pc, #116]	; (8000b0c <MX_USART3_UART_Init+0x90>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000a9a:	4b1c      	ldr	r3, [pc, #112]	; (8000b0c <MX_USART3_UART_Init+0x90>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000aa0:	4b1a      	ldr	r3, [pc, #104]	; (8000b0c <MX_USART3_UART_Init+0x90>)
 8000aa2:	220c      	movs	r2, #12
 8000aa4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000aa6:	4b19      	ldr	r3, [pc, #100]	; (8000b0c <MX_USART3_UART_Init+0x90>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000aac:	4b17      	ldr	r3, [pc, #92]	; (8000b0c <MX_USART3_UART_Init+0x90>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ab2:	4b16      	ldr	r3, [pc, #88]	; (8000b0c <MX_USART3_UART_Init+0x90>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ab8:	4b14      	ldr	r3, [pc, #80]	; (8000b0c <MX_USART3_UART_Init+0x90>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000abe:	4b13      	ldr	r3, [pc, #76]	; (8000b0c <MX_USART3_UART_Init+0x90>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000ac4:	4811      	ldr	r0, [pc, #68]	; (8000b0c <MX_USART3_UART_Init+0x90>)
 8000ac6:	f008 fe0d 	bl	80096e4 <HAL_UART_Init>
 8000aca:	4603      	mov	r3, r0
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d001      	beq.n	8000ad4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000ad0:	f000 f970 	bl	8000db4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ad4:	2100      	movs	r1, #0
 8000ad6:	480d      	ldr	r0, [pc, #52]	; (8000b0c <MX_USART3_UART_Init+0x90>)
 8000ad8:	f00a fc7e 	bl	800b3d8 <HAL_UARTEx_SetTxFifoThreshold>
 8000adc:	4603      	mov	r3, r0
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d001      	beq.n	8000ae6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000ae2:	f000 f967 	bl	8000db4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ae6:	2100      	movs	r1, #0
 8000ae8:	4808      	ldr	r0, [pc, #32]	; (8000b0c <MX_USART3_UART_Init+0x90>)
 8000aea:	f00a fcb3 	bl	800b454 <HAL_UARTEx_SetRxFifoThreshold>
 8000aee:	4603      	mov	r3, r0
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d001      	beq.n	8000af8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000af4:	f000 f95e 	bl	8000db4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000af8:	4804      	ldr	r0, [pc, #16]	; (8000b0c <MX_USART3_UART_Init+0x90>)
 8000afa:	f00a fc34 	bl	800b366 <HAL_UARTEx_DisableFifoMode>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d001      	beq.n	8000b08 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000b04:	f000 f956 	bl	8000db4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000b08:	bf00      	nop
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	2400016c 	.word	0x2400016c
 8000b10:	40004800 	.word	0x40004800

08000b14 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b1a:	4b0d      	ldr	r3, [pc, #52]	; (8000b50 <MX_DMA_Init+0x3c>)
 8000b1c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000b20:	4a0b      	ldr	r2, [pc, #44]	; (8000b50 <MX_DMA_Init+0x3c>)
 8000b22:	f043 0301 	orr.w	r3, r3, #1
 8000b26:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000b2a:	4b09      	ldr	r3, [pc, #36]	; (8000b50 <MX_DMA_Init+0x3c>)
 8000b2c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000b30:	f003 0301 	and.w	r3, r3, #1
 8000b34:	607b      	str	r3, [r7, #4]
 8000b36:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000b38:	2200      	movs	r2, #0
 8000b3a:	2100      	movs	r1, #0
 8000b3c:	200b      	movs	r0, #11
 8000b3e:	f002 f878 	bl	8002c32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000b42:	200b      	movs	r0, #11
 8000b44:	f002 f88f 	bl	8002c66 <HAL_NVIC_EnableIRQ>

}
 8000b48:	bf00      	nop
 8000b4a:	3708      	adds	r7, #8
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	58024400 	.word	0x58024400

08000b54 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b08e      	sub	sp, #56	; 0x38
 8000b58:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b5a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b5e:	2200      	movs	r2, #0
 8000b60:	601a      	str	r2, [r3, #0]
 8000b62:	605a      	str	r2, [r3, #4]
 8000b64:	609a      	str	r2, [r3, #8]
 8000b66:	60da      	str	r2, [r3, #12]
 8000b68:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b6a:	4b83      	ldr	r3, [pc, #524]	; (8000d78 <MX_GPIO_Init+0x224>)
 8000b6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b70:	4a81      	ldr	r2, [pc, #516]	; (8000d78 <MX_GPIO_Init+0x224>)
 8000b72:	f043 0304 	orr.w	r3, r3, #4
 8000b76:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b7a:	4b7f      	ldr	r3, [pc, #508]	; (8000d78 <MX_GPIO_Init+0x224>)
 8000b7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b80:	f003 0304 	and.w	r3, r3, #4
 8000b84:	623b      	str	r3, [r7, #32]
 8000b86:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b88:	4b7b      	ldr	r3, [pc, #492]	; (8000d78 <MX_GPIO_Init+0x224>)
 8000b8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b8e:	4a7a      	ldr	r2, [pc, #488]	; (8000d78 <MX_GPIO_Init+0x224>)
 8000b90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b94:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b98:	4b77      	ldr	r3, [pc, #476]	; (8000d78 <MX_GPIO_Init+0x224>)
 8000b9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ba2:	61fb      	str	r3, [r7, #28]
 8000ba4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ba6:	4b74      	ldr	r3, [pc, #464]	; (8000d78 <MX_GPIO_Init+0x224>)
 8000ba8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000bac:	4a72      	ldr	r2, [pc, #456]	; (8000d78 <MX_GPIO_Init+0x224>)
 8000bae:	f043 0301 	orr.w	r3, r3, #1
 8000bb2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000bb6:	4b70      	ldr	r3, [pc, #448]	; (8000d78 <MX_GPIO_Init+0x224>)
 8000bb8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000bbc:	f003 0301 	and.w	r3, r3, #1
 8000bc0:	61bb      	str	r3, [r7, #24]
 8000bc2:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bc4:	4b6c      	ldr	r3, [pc, #432]	; (8000d78 <MX_GPIO_Init+0x224>)
 8000bc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000bca:	4a6b      	ldr	r2, [pc, #428]	; (8000d78 <MX_GPIO_Init+0x224>)
 8000bcc:	f043 0302 	orr.w	r3, r3, #2
 8000bd0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000bd4:	4b68      	ldr	r3, [pc, #416]	; (8000d78 <MX_GPIO_Init+0x224>)
 8000bd6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000bda:	f003 0302 	and.w	r3, r3, #2
 8000bde:	617b      	str	r3, [r7, #20]
 8000be0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000be2:	4b65      	ldr	r3, [pc, #404]	; (8000d78 <MX_GPIO_Init+0x224>)
 8000be4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000be8:	4a63      	ldr	r2, [pc, #396]	; (8000d78 <MX_GPIO_Init+0x224>)
 8000bea:	f043 0320 	orr.w	r3, r3, #32
 8000bee:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000bf2:	4b61      	ldr	r3, [pc, #388]	; (8000d78 <MX_GPIO_Init+0x224>)
 8000bf4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000bf8:	f003 0320 	and.w	r3, r3, #32
 8000bfc:	613b      	str	r3, [r7, #16]
 8000bfe:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c00:	4b5d      	ldr	r3, [pc, #372]	; (8000d78 <MX_GPIO_Init+0x224>)
 8000c02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c06:	4a5c      	ldr	r2, [pc, #368]	; (8000d78 <MX_GPIO_Init+0x224>)
 8000c08:	f043 0308 	orr.w	r3, r3, #8
 8000c0c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c10:	4b59      	ldr	r3, [pc, #356]	; (8000d78 <MX_GPIO_Init+0x224>)
 8000c12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c16:	f003 0308 	and.w	r3, r3, #8
 8000c1a:	60fb      	str	r3, [r7, #12]
 8000c1c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c1e:	4b56      	ldr	r3, [pc, #344]	; (8000d78 <MX_GPIO_Init+0x224>)
 8000c20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c24:	4a54      	ldr	r2, [pc, #336]	; (8000d78 <MX_GPIO_Init+0x224>)
 8000c26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000c2a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c2e:	4b52      	ldr	r3, [pc, #328]	; (8000d78 <MX_GPIO_Init+0x224>)
 8000c30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c38:	60bb      	str	r3, [r7, #8]
 8000c3a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c3c:	4b4e      	ldr	r3, [pc, #312]	; (8000d78 <MX_GPIO_Init+0x224>)
 8000c3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c42:	4a4d      	ldr	r2, [pc, #308]	; (8000d78 <MX_GPIO_Init+0x224>)
 8000c44:	f043 0310 	orr.w	r3, r3, #16
 8000c48:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c4c:	4b4a      	ldr	r3, [pc, #296]	; (8000d78 <MX_GPIO_Init+0x224>)
 8000c4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c52:	f003 0310 	and.w	r3, r3, #16
 8000c56:	607b      	str	r3, [r7, #4]
 8000c58:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c60:	4846      	ldr	r0, [pc, #280]	; (8000d7c <MX_GPIO_Init+0x228>)
 8000c62:	f005 f807 	bl	8005c74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8000c66:	2200      	movs	r2, #0
 8000c68:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c6c:	4844      	ldr	r0, [pc, #272]	; (8000d80 <MX_GPIO_Init+0x22c>)
 8000c6e:	f005 f801 	bl	8005c74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000c72:	2200      	movs	r2, #0
 8000c74:	2102      	movs	r1, #2
 8000c76:	4843      	ldr	r0, [pc, #268]	; (8000d84 <MX_GPIO_Init+0x230>)
 8000c78:	f004 fffc 	bl	8005c74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000c7c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c80:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c82:	2300      	movs	r3, #0
 8000c84:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c86:	2300      	movs	r3, #0
 8000c88:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000c8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c8e:	4619      	mov	r1, r3
 8000c90:	483d      	ldr	r0, [pc, #244]	; (8000d88 <MX_GPIO_Init+0x234>)
 8000c92:	f004 fe3f 	bl	8005914 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000c96:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c9a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c9c:	2302      	movs	r3, #2
 8000c9e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ca8:	230b      	movs	r3, #11
 8000caa:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	4832      	ldr	r0, [pc, #200]	; (8000d7c <MX_GPIO_Init+0x228>)
 8000cb4:	f004 fe2e 	bl	8005914 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8000cb8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000cbc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8000cca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cce:	4619      	mov	r1, r3
 8000cd0:	482a      	ldr	r0, [pc, #168]	; (8000d7c <MX_GPIO_Init+0x228>)
 8000cd2:	f004 fe1f 	bl	8005914 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 8000cd6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000cda:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cdc:	2301      	movs	r3, #1
 8000cde:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000ce8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cec:	4619      	mov	r1, r3
 8000cee:	4824      	ldr	r0, [pc, #144]	; (8000d80 <MX_GPIO_Init+0x22c>)
 8000cf0:	f004 fe10 	bl	8005914 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 8000cf4:	2380      	movs	r3, #128	; 0x80
 8000cf6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cf8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000cfc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000d02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d06:	4619      	mov	r1, r3
 8000d08:	4820      	ldr	r0, [pc, #128]	; (8000d8c <MX_GPIO_Init+0x238>)
 8000d0a:	f004 fe03 	bl	8005914 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8000d0e:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8000d12:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d14:	2302      	movs	r3, #2
 8000d16:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8000d20:	230a      	movs	r3, #10
 8000d22:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d28:	4619      	mov	r1, r3
 8000d2a:	4819      	ldr	r0, [pc, #100]	; (8000d90 <MX_GPIO_Init+0x23c>)
 8000d2c:	f004 fdf2 	bl	8005914 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG11 PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000d30:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000d34:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d36:	2302      	movs	r3, #2
 8000d38:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d42:	230b      	movs	r3, #11
 8000d44:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d46:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	480f      	ldr	r0, [pc, #60]	; (8000d8c <MX_GPIO_Init+0x238>)
 8000d4e:	f004 fde1 	bl	8005914 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000d52:	2302      	movs	r3, #2
 8000d54:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d56:	2301      	movs	r3, #1
 8000d58:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000d62:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d66:	4619      	mov	r1, r3
 8000d68:	4806      	ldr	r0, [pc, #24]	; (8000d84 <MX_GPIO_Init+0x230>)
 8000d6a:	f004 fdd3 	bl	8005914 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d6e:	bf00      	nop
 8000d70:	3738      	adds	r7, #56	; 0x38
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	58024400 	.word	0x58024400
 8000d7c:	58020400 	.word	0x58020400
 8000d80:	58020c00 	.word	0x58020c00
 8000d84:	58021000 	.word	0x58021000
 8000d88:	58020800 	.word	0x58020800
 8000d8c:	58021800 	.word	0x58021800
 8000d90:	58020000 	.word	0x58020000

08000d94 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000d94:	b480      	push	{r7}
 8000d96:	b083      	sub	sp, #12
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
  adcConversionComplete = 1;
 8000d9c:	4b04      	ldr	r3, [pc, #16]	; (8000db0 <HAL_ADC_ConvCpltCallback+0x1c>)
 8000d9e:	2201      	movs	r2, #1
 8000da0:	601a      	str	r2, [r3, #0]
}
 8000da2:	bf00      	nop
 8000da4:	370c      	adds	r7, #12
 8000da6:	46bd      	mov	sp, r7
 8000da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dac:	4770      	bx	lr
 8000dae:	bf00      	nop
 8000db0:	24000240 	.word	0x24000240

08000db4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000db8:	b672      	cpsid	i
}
 8000dba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000dbc:	e7fe      	b.n	8000dbc <Error_Handler+0x8>
	...

08000dc0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	b083      	sub	sp, #12
 8000dc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dc6:	4b0a      	ldr	r3, [pc, #40]	; (8000df0 <HAL_MspInit+0x30>)
 8000dc8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000dcc:	4a08      	ldr	r2, [pc, #32]	; (8000df0 <HAL_MspInit+0x30>)
 8000dce:	f043 0302 	orr.w	r3, r3, #2
 8000dd2:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000dd6:	4b06      	ldr	r3, [pc, #24]	; (8000df0 <HAL_MspInit+0x30>)
 8000dd8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000ddc:	f003 0302 	and.w	r3, r3, #2
 8000de0:	607b      	str	r3, [r7, #4]
 8000de2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000de4:	bf00      	nop
 8000de6:	370c      	adds	r7, #12
 8000de8:	46bd      	mov	sp, r7
 8000dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dee:	4770      	bx	lr
 8000df0:	58024400 	.word	0x58024400

08000df4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b0be      	sub	sp, #248	; 0xf8
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dfc:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000e00:	2200      	movs	r2, #0
 8000e02:	601a      	str	r2, [r3, #0]
 8000e04:	605a      	str	r2, [r3, #4]
 8000e06:	609a      	str	r2, [r3, #8]
 8000e08:	60da      	str	r2, [r3, #12]
 8000e0a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e0c:	f107 0320 	add.w	r3, r7, #32
 8000e10:	22c0      	movs	r2, #192	; 0xc0
 8000e12:	2100      	movs	r1, #0
 8000e14:	4618      	mov	r0, r3
 8000e16:	f00a fbd3 	bl	800b5c0 <memset>
  if(hadc->Instance==ADC1)
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	4a72      	ldr	r2, [pc, #456]	; (8000fe8 <HAL_ADC_MspInit+0x1f4>)
 8000e20:	4293      	cmp	r3, r2
 8000e22:	f040 80dd 	bne.w	8000fe0 <HAL_ADC_MspInit+0x1ec>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000e26:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000e2a:	f04f 0300 	mov.w	r3, #0
 8000e2e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2M = 4;
 8000e32:	2304      	movs	r3, #4
 8000e34:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLL2.PLL2N = 9;
 8000e36:	2309      	movs	r3, #9
 8000e38:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLL2.PLL2P = 4;
 8000e3a:	2304      	movs	r3, #4
 8000e3c:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000e3e:	2302      	movs	r3, #2
 8000e40:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000e42:	2302      	movs	r3, #2
 8000e44:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000e46:	23c0      	movs	r3, #192	; 0xc0
 8000e48:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8000e4a:	2320      	movs	r3, #32
 8000e4c:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.PLL2.PLL2FRACN = 3072;
 8000e4e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000e52:	647b      	str	r3, [r7, #68]	; 0x44
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000e54:	2300      	movs	r3, #0
 8000e56:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e5a:	f107 0320 	add.w	r3, r7, #32
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f005 ff42 	bl	8006ce8 <HAL_RCCEx_PeriphCLKConfig>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d001      	beq.n	8000e6e <HAL_ADC_MspInit+0x7a>
    {
      Error_Handler();
 8000e6a:	f7ff ffa3 	bl	8000db4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000e6e:	4b5f      	ldr	r3, [pc, #380]	; (8000fec <HAL_ADC_MspInit+0x1f8>)
 8000e70:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000e74:	4a5d      	ldr	r2, [pc, #372]	; (8000fec <HAL_ADC_MspInit+0x1f8>)
 8000e76:	f043 0320 	orr.w	r3, r3, #32
 8000e7a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000e7e:	4b5b      	ldr	r3, [pc, #364]	; (8000fec <HAL_ADC_MspInit+0x1f8>)
 8000e80:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000e84:	f003 0320 	and.w	r3, r3, #32
 8000e88:	61fb      	str	r3, [r7, #28]
 8000e8a:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e8c:	4b57      	ldr	r3, [pc, #348]	; (8000fec <HAL_ADC_MspInit+0x1f8>)
 8000e8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e92:	4a56      	ldr	r2, [pc, #344]	; (8000fec <HAL_ADC_MspInit+0x1f8>)
 8000e94:	f043 0304 	orr.w	r3, r3, #4
 8000e98:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000e9c:	4b53      	ldr	r3, [pc, #332]	; (8000fec <HAL_ADC_MspInit+0x1f8>)
 8000e9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ea2:	f003 0304 	and.w	r3, r3, #4
 8000ea6:	61bb      	str	r3, [r7, #24]
 8000ea8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eaa:	4b50      	ldr	r3, [pc, #320]	; (8000fec <HAL_ADC_MspInit+0x1f8>)
 8000eac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000eb0:	4a4e      	ldr	r2, [pc, #312]	; (8000fec <HAL_ADC_MspInit+0x1f8>)
 8000eb2:	f043 0301 	orr.w	r3, r3, #1
 8000eb6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000eba:	4b4c      	ldr	r3, [pc, #304]	; (8000fec <HAL_ADC_MspInit+0x1f8>)
 8000ebc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ec0:	f003 0301 	and.w	r3, r3, #1
 8000ec4:	617b      	str	r3, [r7, #20]
 8000ec6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ec8:	4b48      	ldr	r3, [pc, #288]	; (8000fec <HAL_ADC_MspInit+0x1f8>)
 8000eca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ece:	4a47      	ldr	r2, [pc, #284]	; (8000fec <HAL_ADC_MspInit+0x1f8>)
 8000ed0:	f043 0302 	orr.w	r3, r3, #2
 8000ed4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ed8:	4b44      	ldr	r3, [pc, #272]	; (8000fec <HAL_ADC_MspInit+0x1f8>)
 8000eda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ede:	f003 0302 	and.w	r3, r3, #2
 8000ee2:	613b      	str	r3, [r7, #16]
 8000ee4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ee6:	4b41      	ldr	r3, [pc, #260]	; (8000fec <HAL_ADC_MspInit+0x1f8>)
 8000ee8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000eec:	4a3f      	ldr	r2, [pc, #252]	; (8000fec <HAL_ADC_MspInit+0x1f8>)
 8000eee:	f043 0320 	orr.w	r3, r3, #32
 8000ef2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ef6:	4b3d      	ldr	r3, [pc, #244]	; (8000fec <HAL_ADC_MspInit+0x1f8>)
 8000ef8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000efc:	f003 0320 	and.w	r3, r3, #32
 8000f00:	60fb      	str	r3, [r7, #12]
 8000f02:	68fb      	ldr	r3, [r7, #12]
    PB0     ------> ADC1_INP9
    PB1     ------> ADC1_INP5
    PF11     ------> ADC1_INP2
    PF12     ------> ADC1_INP6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000f04:	2333      	movs	r3, #51	; 0x33
 8000f06:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f0a:	2303      	movs	r3, #3
 8000f0c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f10:	2300      	movs	r3, #0
 8000f12:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f16:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	4834      	ldr	r0, [pc, #208]	; (8000ff0 <HAL_ADC_MspInit+0x1fc>)
 8000f1e:	f004 fcf9 	bl	8005914 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000f22:	23ff      	movs	r3, #255	; 0xff
 8000f24:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f28:	2303      	movs	r3, #3
 8000f2a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f34:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000f38:	4619      	mov	r1, r3
 8000f3a:	482e      	ldr	r0, [pc, #184]	; (8000ff4 <HAL_ADC_MspInit+0x200>)
 8000f3c:	f004 fcea 	bl	8005914 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000f40:	2303      	movs	r3, #3
 8000f42:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f46:	2303      	movs	r3, #3
 8000f48:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f52:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000f56:	4619      	mov	r1, r3
 8000f58:	4827      	ldr	r0, [pc, #156]	; (8000ff8 <HAL_ADC_MspInit+0x204>)
 8000f5a:	f004 fcdb 	bl	8005914 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000f5e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000f62:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f66:	2303      	movs	r3, #3
 8000f68:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000f72:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000f76:	4619      	mov	r1, r3
 8000f78:	4820      	ldr	r0, [pc, #128]	; (8000ffc <HAL_ADC_MspInit+0x208>)
 8000f7a:	f004 fccb 	bl	8005914 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 8000f7e:	4b20      	ldr	r3, [pc, #128]	; (8001000 <HAL_ADC_MspInit+0x20c>)
 8000f80:	4a20      	ldr	r2, [pc, #128]	; (8001004 <HAL_ADC_MspInit+0x210>)
 8000f82:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000f84:	4b1e      	ldr	r3, [pc, #120]	; (8001000 <HAL_ADC_MspInit+0x20c>)
 8000f86:	2209      	movs	r2, #9
 8000f88:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f8a:	4b1d      	ldr	r3, [pc, #116]	; (8001000 <HAL_ADC_MspInit+0x20c>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f90:	4b1b      	ldr	r3, [pc, #108]	; (8001000 <HAL_ADC_MspInit+0x20c>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000f96:	4b1a      	ldr	r3, [pc, #104]	; (8001000 <HAL_ADC_MspInit+0x20c>)
 8000f98:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f9c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f9e:	4b18      	ldr	r3, [pc, #96]	; (8001000 <HAL_ADC_MspInit+0x20c>)
 8000fa0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000fa4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000fa6:	4b16      	ldr	r3, [pc, #88]	; (8001000 <HAL_ADC_MspInit+0x20c>)
 8000fa8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000fac:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000fae:	4b14      	ldr	r3, [pc, #80]	; (8001000 <HAL_ADC_MspInit+0x20c>)
 8000fb0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000fb4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8000fb6:	4b12      	ldr	r3, [pc, #72]	; (8001000 <HAL_ADC_MspInit+0x20c>)
 8000fb8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000fbc:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000fbe:	4b10      	ldr	r3, [pc, #64]	; (8001000 <HAL_ADC_MspInit+0x20c>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000fc4:	480e      	ldr	r0, [pc, #56]	; (8001000 <HAL_ADC_MspInit+0x20c>)
 8000fc6:	f001 fe69 	bl	8002c9c <HAL_DMA_Init>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d001      	beq.n	8000fd4 <HAL_ADC_MspInit+0x1e0>
    {
      Error_Handler();
 8000fd0:	f7ff fef0 	bl	8000db4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	4a0a      	ldr	r2, [pc, #40]	; (8001000 <HAL_ADC_MspInit+0x20c>)
 8000fd8:	64da      	str	r2, [r3, #76]	; 0x4c
 8000fda:	4a09      	ldr	r2, [pc, #36]	; (8001000 <HAL_ADC_MspInit+0x20c>)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000fe0:	bf00      	nop
 8000fe2:	37f8      	adds	r7, #248	; 0xf8
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	40022000 	.word	0x40022000
 8000fec:	58024400 	.word	0x58024400
 8000ff0:	58020800 	.word	0x58020800
 8000ff4:	58020000 	.word	0x58020000
 8000ff8:	58020400 	.word	0x58020400
 8000ffc:	58021400 	.word	0x58021400
 8001000:	240000f4 	.word	0x240000f4
 8001004:	40020010 	.word	0x40020010

08001008 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b0ba      	sub	sp, #232	; 0xe8
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001010:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001014:	2200      	movs	r2, #0
 8001016:	601a      	str	r2, [r3, #0]
 8001018:	605a      	str	r2, [r3, #4]
 800101a:	609a      	str	r2, [r3, #8]
 800101c:	60da      	str	r2, [r3, #12]
 800101e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001020:	f107 0310 	add.w	r3, r7, #16
 8001024:	22c0      	movs	r2, #192	; 0xc0
 8001026:	2100      	movs	r1, #0
 8001028:	4618      	mov	r0, r3
 800102a:	f00a fac9 	bl	800b5c0 <memset>
  if(huart->Instance==USART3)
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	4a2b      	ldr	r2, [pc, #172]	; (80010e0 <HAL_UART_MspInit+0xd8>)
 8001034:	4293      	cmp	r3, r2
 8001036:	d14e      	bne.n	80010d6 <HAL_UART_MspInit+0xce>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001038:	f04f 0202 	mov.w	r2, #2
 800103c:	f04f 0300 	mov.w	r3, #0
 8001040:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001044:	2300      	movs	r3, #0
 8001046:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800104a:	f107 0310 	add.w	r3, r7, #16
 800104e:	4618      	mov	r0, r3
 8001050:	f005 fe4a 	bl	8006ce8 <HAL_RCCEx_PeriphCLKConfig>
 8001054:	4603      	mov	r3, r0
 8001056:	2b00      	cmp	r3, #0
 8001058:	d001      	beq.n	800105e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800105a:	f7ff feab 	bl	8000db4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800105e:	4b21      	ldr	r3, [pc, #132]	; (80010e4 <HAL_UART_MspInit+0xdc>)
 8001060:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001064:	4a1f      	ldr	r2, [pc, #124]	; (80010e4 <HAL_UART_MspInit+0xdc>)
 8001066:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800106a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800106e:	4b1d      	ldr	r3, [pc, #116]	; (80010e4 <HAL_UART_MspInit+0xdc>)
 8001070:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001074:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001078:	60fb      	str	r3, [r7, #12]
 800107a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800107c:	4b19      	ldr	r3, [pc, #100]	; (80010e4 <HAL_UART_MspInit+0xdc>)
 800107e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001082:	4a18      	ldr	r2, [pc, #96]	; (80010e4 <HAL_UART_MspInit+0xdc>)
 8001084:	f043 0308 	orr.w	r3, r3, #8
 8001088:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800108c:	4b15      	ldr	r3, [pc, #84]	; (80010e4 <HAL_UART_MspInit+0xdc>)
 800108e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001092:	f003 0308 	and.w	r3, r3, #8
 8001096:	60bb      	str	r3, [r7, #8]
 8001098:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800109a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800109e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a2:	2302      	movs	r3, #2
 80010a4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a8:	2300      	movs	r3, #0
 80010aa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ae:	2300      	movs	r3, #0
 80010b0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80010b4:	2307      	movs	r3, #7
 80010b6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010ba:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80010be:	4619      	mov	r1, r3
 80010c0:	4809      	ldr	r0, [pc, #36]	; (80010e8 <HAL_UART_MspInit+0xe0>)
 80010c2:	f004 fc27 	bl	8005914 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80010c6:	2200      	movs	r2, #0
 80010c8:	2100      	movs	r1, #0
 80010ca:	2027      	movs	r0, #39	; 0x27
 80010cc:	f001 fdb1 	bl	8002c32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80010d0:	2027      	movs	r0, #39	; 0x27
 80010d2:	f001 fdc8 	bl	8002c66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80010d6:	bf00      	nop
 80010d8:	37e8      	adds	r7, #232	; 0xe8
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	40004800 	.word	0x40004800
 80010e4:	58024400 	.word	0x58024400
 80010e8:	58020c00 	.word	0x58020c00

080010ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80010f0:	e7fe      	b.n	80010f0 <NMI_Handler+0x4>

080010f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010f2:	b480      	push	{r7}
 80010f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010f6:	e7fe      	b.n	80010f6 <HardFault_Handler+0x4>

080010f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010fc:	e7fe      	b.n	80010fc <MemManage_Handler+0x4>

080010fe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010fe:	b480      	push	{r7}
 8001100:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001102:	e7fe      	b.n	8001102 <BusFault_Handler+0x4>

08001104 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001108:	e7fe      	b.n	8001108 <UsageFault_Handler+0x4>

0800110a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800110a:	b480      	push	{r7}
 800110c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800110e:	bf00      	nop
 8001110:	46bd      	mov	sp, r7
 8001112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001116:	4770      	bx	lr

08001118 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800111c:	bf00      	nop
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr

08001126 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001126:	b480      	push	{r7}
 8001128:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800112a:	bf00      	nop
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr

08001134 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001138:	f000 f970 	bl	800141c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800113c:	bf00      	nop
 800113e:	bd80      	pop	{r7, pc}

08001140 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001144:	4802      	ldr	r0, [pc, #8]	; (8001150 <DMA1_Stream0_IRQHandler+0x10>)
 8001146:	f003 f8d3 	bl	80042f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800114a:	bf00      	nop
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	240000f4 	.word	0x240000f4

08001154 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001158:	4802      	ldr	r0, [pc, #8]	; (8001164 <USART3_IRQHandler+0x10>)
 800115a:	f008 fba7 	bl	80098ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800115e:	bf00      	nop
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	2400016c 	.word	0x2400016c

08001168 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b086      	sub	sp, #24
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001170:	4a14      	ldr	r2, [pc, #80]	; (80011c4 <_sbrk+0x5c>)
 8001172:	4b15      	ldr	r3, [pc, #84]	; (80011c8 <_sbrk+0x60>)
 8001174:	1ad3      	subs	r3, r2, r3
 8001176:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800117c:	4b13      	ldr	r3, [pc, #76]	; (80011cc <_sbrk+0x64>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	2b00      	cmp	r3, #0
 8001182:	d102      	bne.n	800118a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001184:	4b11      	ldr	r3, [pc, #68]	; (80011cc <_sbrk+0x64>)
 8001186:	4a12      	ldr	r2, [pc, #72]	; (80011d0 <_sbrk+0x68>)
 8001188:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800118a:	4b10      	ldr	r3, [pc, #64]	; (80011cc <_sbrk+0x64>)
 800118c:	681a      	ldr	r2, [r3, #0]
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	4413      	add	r3, r2
 8001192:	693a      	ldr	r2, [r7, #16]
 8001194:	429a      	cmp	r2, r3
 8001196:	d207      	bcs.n	80011a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001198:	f00a f9e8 	bl	800b56c <__errno>
 800119c:	4603      	mov	r3, r0
 800119e:	220c      	movs	r2, #12
 80011a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011a2:	f04f 33ff 	mov.w	r3, #4294967295
 80011a6:	e009      	b.n	80011bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011a8:	4b08      	ldr	r3, [pc, #32]	; (80011cc <_sbrk+0x64>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011ae:	4b07      	ldr	r3, [pc, #28]	; (80011cc <_sbrk+0x64>)
 80011b0:	681a      	ldr	r2, [r3, #0]
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	4413      	add	r3, r2
 80011b6:	4a05      	ldr	r2, [pc, #20]	; (80011cc <_sbrk+0x64>)
 80011b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011ba:	68fb      	ldr	r3, [r7, #12]
}
 80011bc:	4618      	mov	r0, r3
 80011be:	3718      	adds	r7, #24
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	24080000 	.word	0x24080000
 80011c8:	00000400 	.word	0x00000400
 80011cc:	24000264 	.word	0x24000264
 80011d0:	24000280 	.word	0x24000280

080011d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80011d8:	4b37      	ldr	r3, [pc, #220]	; (80012b8 <SystemInit+0xe4>)
 80011da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80011de:	4a36      	ldr	r2, [pc, #216]	; (80012b8 <SystemInit+0xe4>)
 80011e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80011e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80011e8:	4b34      	ldr	r3, [pc, #208]	; (80012bc <SystemInit+0xe8>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f003 030f 	and.w	r3, r3, #15
 80011f0:	2b06      	cmp	r3, #6
 80011f2:	d807      	bhi.n	8001204 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80011f4:	4b31      	ldr	r3, [pc, #196]	; (80012bc <SystemInit+0xe8>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f023 030f 	bic.w	r3, r3, #15
 80011fc:	4a2f      	ldr	r2, [pc, #188]	; (80012bc <SystemInit+0xe8>)
 80011fe:	f043 0307 	orr.w	r3, r3, #7
 8001202:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001204:	4b2e      	ldr	r3, [pc, #184]	; (80012c0 <SystemInit+0xec>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4a2d      	ldr	r2, [pc, #180]	; (80012c0 <SystemInit+0xec>)
 800120a:	f043 0301 	orr.w	r3, r3, #1
 800120e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001210:	4b2b      	ldr	r3, [pc, #172]	; (80012c0 <SystemInit+0xec>)
 8001212:	2200      	movs	r2, #0
 8001214:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001216:	4b2a      	ldr	r3, [pc, #168]	; (80012c0 <SystemInit+0xec>)
 8001218:	681a      	ldr	r2, [r3, #0]
 800121a:	4929      	ldr	r1, [pc, #164]	; (80012c0 <SystemInit+0xec>)
 800121c:	4b29      	ldr	r3, [pc, #164]	; (80012c4 <SystemInit+0xf0>)
 800121e:	4013      	ands	r3, r2
 8001220:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001222:	4b26      	ldr	r3, [pc, #152]	; (80012bc <SystemInit+0xe8>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f003 0308 	and.w	r3, r3, #8
 800122a:	2b00      	cmp	r3, #0
 800122c:	d007      	beq.n	800123e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800122e:	4b23      	ldr	r3, [pc, #140]	; (80012bc <SystemInit+0xe8>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	f023 030f 	bic.w	r3, r3, #15
 8001236:	4a21      	ldr	r2, [pc, #132]	; (80012bc <SystemInit+0xe8>)
 8001238:	f043 0307 	orr.w	r3, r3, #7
 800123c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800123e:	4b20      	ldr	r3, [pc, #128]	; (80012c0 <SystemInit+0xec>)
 8001240:	2200      	movs	r2, #0
 8001242:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001244:	4b1e      	ldr	r3, [pc, #120]	; (80012c0 <SystemInit+0xec>)
 8001246:	2200      	movs	r2, #0
 8001248:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800124a:	4b1d      	ldr	r3, [pc, #116]	; (80012c0 <SystemInit+0xec>)
 800124c:	2200      	movs	r2, #0
 800124e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001250:	4b1b      	ldr	r3, [pc, #108]	; (80012c0 <SystemInit+0xec>)
 8001252:	4a1d      	ldr	r2, [pc, #116]	; (80012c8 <SystemInit+0xf4>)
 8001254:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001256:	4b1a      	ldr	r3, [pc, #104]	; (80012c0 <SystemInit+0xec>)
 8001258:	4a1c      	ldr	r2, [pc, #112]	; (80012cc <SystemInit+0xf8>)
 800125a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800125c:	4b18      	ldr	r3, [pc, #96]	; (80012c0 <SystemInit+0xec>)
 800125e:	4a1c      	ldr	r2, [pc, #112]	; (80012d0 <SystemInit+0xfc>)
 8001260:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001262:	4b17      	ldr	r3, [pc, #92]	; (80012c0 <SystemInit+0xec>)
 8001264:	2200      	movs	r2, #0
 8001266:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001268:	4b15      	ldr	r3, [pc, #84]	; (80012c0 <SystemInit+0xec>)
 800126a:	4a19      	ldr	r2, [pc, #100]	; (80012d0 <SystemInit+0xfc>)
 800126c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800126e:	4b14      	ldr	r3, [pc, #80]	; (80012c0 <SystemInit+0xec>)
 8001270:	2200      	movs	r2, #0
 8001272:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001274:	4b12      	ldr	r3, [pc, #72]	; (80012c0 <SystemInit+0xec>)
 8001276:	4a16      	ldr	r2, [pc, #88]	; (80012d0 <SystemInit+0xfc>)
 8001278:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800127a:	4b11      	ldr	r3, [pc, #68]	; (80012c0 <SystemInit+0xec>)
 800127c:	2200      	movs	r2, #0
 800127e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001280:	4b0f      	ldr	r3, [pc, #60]	; (80012c0 <SystemInit+0xec>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4a0e      	ldr	r2, [pc, #56]	; (80012c0 <SystemInit+0xec>)
 8001286:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800128a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800128c:	4b0c      	ldr	r3, [pc, #48]	; (80012c0 <SystemInit+0xec>)
 800128e:	2200      	movs	r2, #0
 8001290:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001292:	4b10      	ldr	r3, [pc, #64]	; (80012d4 <SystemInit+0x100>)
 8001294:	681a      	ldr	r2, [r3, #0]
 8001296:	4b10      	ldr	r3, [pc, #64]	; (80012d8 <SystemInit+0x104>)
 8001298:	4013      	ands	r3, r2
 800129a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800129e:	d202      	bcs.n	80012a6 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80012a0:	4b0e      	ldr	r3, [pc, #56]	; (80012dc <SystemInit+0x108>)
 80012a2:	2201      	movs	r2, #1
 80012a4:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80012a6:	4b0e      	ldr	r3, [pc, #56]	; (80012e0 <SystemInit+0x10c>)
 80012a8:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80012ac:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80012ae:	bf00      	nop
 80012b0:	46bd      	mov	sp, r7
 80012b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b6:	4770      	bx	lr
 80012b8:	e000ed00 	.word	0xe000ed00
 80012bc:	52002000 	.word	0x52002000
 80012c0:	58024400 	.word	0x58024400
 80012c4:	eaf6ed7f 	.word	0xeaf6ed7f
 80012c8:	02020200 	.word	0x02020200
 80012cc:	01ff0000 	.word	0x01ff0000
 80012d0:	01010280 	.word	0x01010280
 80012d4:	5c001000 	.word	0x5c001000
 80012d8:	ffff0000 	.word	0xffff0000
 80012dc:	51008108 	.word	0x51008108
 80012e0:	52004000 	.word	0x52004000

080012e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80012e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800131c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80012e8:	f7ff ff74 	bl	80011d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012ec:	480c      	ldr	r0, [pc, #48]	; (8001320 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80012ee:	490d      	ldr	r1, [pc, #52]	; (8001324 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80012f0:	4a0d      	ldr	r2, [pc, #52]	; (8001328 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80012f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012f4:	e002      	b.n	80012fc <LoopCopyDataInit>

080012f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012fa:	3304      	adds	r3, #4

080012fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001300:	d3f9      	bcc.n	80012f6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001302:	4a0a      	ldr	r2, [pc, #40]	; (800132c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001304:	4c0a      	ldr	r4, [pc, #40]	; (8001330 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001306:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001308:	e001      	b.n	800130e <LoopFillZerobss>

0800130a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800130a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800130c:	3204      	adds	r2, #4

0800130e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800130e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001310:	d3fb      	bcc.n	800130a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001312:	f00a f931 	bl	800b578 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001316:	f7ff f9b5 	bl	8000684 <main>
  bx  lr
 800131a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800131c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001320:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001324:	24000074 	.word	0x24000074
  ldr r2, =_sidata
 8001328:	0800bf5c 	.word	0x0800bf5c
  ldr r2, =_sbss
 800132c:	24000074 	.word	0x24000074
  ldr r4, =_ebss
 8001330:	2400027c 	.word	0x2400027c

08001334 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001334:	e7fe      	b.n	8001334 <ADC3_IRQHandler>
	...

08001338 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800133e:	2003      	movs	r0, #3
 8001340:	f001 fc6c 	bl	8002c1c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001344:	f005 fafa 	bl	800693c <HAL_RCC_GetSysClockFreq>
 8001348:	4602      	mov	r2, r0
 800134a:	4b15      	ldr	r3, [pc, #84]	; (80013a0 <HAL_Init+0x68>)
 800134c:	699b      	ldr	r3, [r3, #24]
 800134e:	0a1b      	lsrs	r3, r3, #8
 8001350:	f003 030f 	and.w	r3, r3, #15
 8001354:	4913      	ldr	r1, [pc, #76]	; (80013a4 <HAL_Init+0x6c>)
 8001356:	5ccb      	ldrb	r3, [r1, r3]
 8001358:	f003 031f 	and.w	r3, r3, #31
 800135c:	fa22 f303 	lsr.w	r3, r2, r3
 8001360:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001362:	4b0f      	ldr	r3, [pc, #60]	; (80013a0 <HAL_Init+0x68>)
 8001364:	699b      	ldr	r3, [r3, #24]
 8001366:	f003 030f 	and.w	r3, r3, #15
 800136a:	4a0e      	ldr	r2, [pc, #56]	; (80013a4 <HAL_Init+0x6c>)
 800136c:	5cd3      	ldrb	r3, [r2, r3]
 800136e:	f003 031f 	and.w	r3, r3, #31
 8001372:	687a      	ldr	r2, [r7, #4]
 8001374:	fa22 f303 	lsr.w	r3, r2, r3
 8001378:	4a0b      	ldr	r2, [pc, #44]	; (80013a8 <HAL_Init+0x70>)
 800137a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800137c:	4a0b      	ldr	r2, [pc, #44]	; (80013ac <HAL_Init+0x74>)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001382:	2000      	movs	r0, #0
 8001384:	f000 f814 	bl	80013b0 <HAL_InitTick>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800138e:	2301      	movs	r3, #1
 8001390:	e002      	b.n	8001398 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001392:	f7ff fd15 	bl	8000dc0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001396:	2300      	movs	r3, #0
}
 8001398:	4618      	mov	r0, r3
 800139a:	3708      	adds	r7, #8
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	58024400 	.word	0x58024400
 80013a4:	0800bed8 	.word	0x0800bed8
 80013a8:	24000004 	.word	0x24000004
 80013ac:	24000000 	.word	0x24000000

080013b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80013b8:	4b15      	ldr	r3, [pc, #84]	; (8001410 <HAL_InitTick+0x60>)
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d101      	bne.n	80013c4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80013c0:	2301      	movs	r3, #1
 80013c2:	e021      	b.n	8001408 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80013c4:	4b13      	ldr	r3, [pc, #76]	; (8001414 <HAL_InitTick+0x64>)
 80013c6:	681a      	ldr	r2, [r3, #0]
 80013c8:	4b11      	ldr	r3, [pc, #68]	; (8001410 <HAL_InitTick+0x60>)
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	4619      	mov	r1, r3
 80013ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80013d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80013da:	4618      	mov	r0, r3
 80013dc:	f001 fc51 	bl	8002c82 <HAL_SYSTICK_Config>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80013e6:	2301      	movs	r3, #1
 80013e8:	e00e      	b.n	8001408 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	2b0f      	cmp	r3, #15
 80013ee:	d80a      	bhi.n	8001406 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013f0:	2200      	movs	r2, #0
 80013f2:	6879      	ldr	r1, [r7, #4]
 80013f4:	f04f 30ff 	mov.w	r0, #4294967295
 80013f8:	f001 fc1b 	bl	8002c32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013fc:	4a06      	ldr	r2, [pc, #24]	; (8001418 <HAL_InitTick+0x68>)
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001402:	2300      	movs	r3, #0
 8001404:	e000      	b.n	8001408 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001406:	2301      	movs	r3, #1
}
 8001408:	4618      	mov	r0, r3
 800140a:	3708      	adds	r7, #8
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	2400000c 	.word	0x2400000c
 8001414:	24000000 	.word	0x24000000
 8001418:	24000008 	.word	0x24000008

0800141c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001420:	4b06      	ldr	r3, [pc, #24]	; (800143c <HAL_IncTick+0x20>)
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	461a      	mov	r2, r3
 8001426:	4b06      	ldr	r3, [pc, #24]	; (8001440 <HAL_IncTick+0x24>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	4413      	add	r3, r2
 800142c:	4a04      	ldr	r2, [pc, #16]	; (8001440 <HAL_IncTick+0x24>)
 800142e:	6013      	str	r3, [r2, #0]
}
 8001430:	bf00      	nop
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	2400000c 	.word	0x2400000c
 8001440:	24000268 	.word	0x24000268

08001444 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  return uwTick;
 8001448:	4b03      	ldr	r3, [pc, #12]	; (8001458 <HAL_GetTick+0x14>)
 800144a:	681b      	ldr	r3, [r3, #0]
}
 800144c:	4618      	mov	r0, r3
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
 8001456:	bf00      	nop
 8001458:	24000268 	.word	0x24000268

0800145c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b084      	sub	sp, #16
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001464:	f7ff ffee 	bl	8001444 <HAL_GetTick>
 8001468:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001474:	d005      	beq.n	8001482 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001476:	4b0a      	ldr	r3, [pc, #40]	; (80014a0 <HAL_Delay+0x44>)
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	461a      	mov	r2, r3
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	4413      	add	r3, r2
 8001480:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001482:	bf00      	nop
 8001484:	f7ff ffde 	bl	8001444 <HAL_GetTick>
 8001488:	4602      	mov	r2, r0
 800148a:	68bb      	ldr	r3, [r7, #8]
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	68fa      	ldr	r2, [r7, #12]
 8001490:	429a      	cmp	r2, r3
 8001492:	d8f7      	bhi.n	8001484 <HAL_Delay+0x28>
  {
  }
}
 8001494:	bf00      	nop
 8001496:	bf00      	nop
 8001498:	3710      	adds	r7, #16
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	2400000c 	.word	0x2400000c

080014a4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80014a8:	4b03      	ldr	r3, [pc, #12]	; (80014b8 <HAL_GetREVID+0x14>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	0c1b      	lsrs	r3, r3, #16
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	46bd      	mov	sp, r7
 80014b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b6:	4770      	bx	lr
 80014b8:	5c001000 	.word	0x5c001000

080014bc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80014bc:	b480      	push	{r7}
 80014be:	b083      	sub	sp, #12
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
 80014c4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	689b      	ldr	r3, [r3, #8]
 80014ca:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	431a      	orrs	r2, r3
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	609a      	str	r2, [r3, #8]
}
 80014d6:	bf00      	nop
 80014d8:	370c      	adds	r7, #12
 80014da:	46bd      	mov	sp, r7
 80014dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e0:	4770      	bx	lr

080014e2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80014e2:	b480      	push	{r7}
 80014e4:	b083      	sub	sp, #12
 80014e6:	af00      	add	r7, sp, #0
 80014e8:	6078      	str	r0, [r7, #4]
 80014ea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	689b      	ldr	r3, [r3, #8]
 80014f0:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	431a      	orrs	r2, r3
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	609a      	str	r2, [r3, #8]
}
 80014fc:	bf00      	nop
 80014fe:	370c      	adds	r7, #12
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr

08001508 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001508:	b480      	push	{r7}
 800150a:	b083      	sub	sp, #12
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	689b      	ldr	r3, [r3, #8]
 8001514:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001518:	4618      	mov	r0, r3
 800151a:	370c      	adds	r7, #12
 800151c:	46bd      	mov	sp, r7
 800151e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001522:	4770      	bx	lr

08001524 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001524:	b480      	push	{r7}
 8001526:	b087      	sub	sp, #28
 8001528:	af00      	add	r7, sp, #0
 800152a:	60f8      	str	r0, [r7, #12]
 800152c:	60b9      	str	r1, [r7, #8]
 800152e:	607a      	str	r2, [r7, #4]
 8001530:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	3360      	adds	r3, #96	; 0x60
 8001536:	461a      	mov	r2, r3
 8001538:	68bb      	ldr	r3, [r7, #8]
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	4413      	add	r3, r2
 800153e:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	430b      	orrs	r3, r1
 8001552:	431a      	orrs	r2, r3
 8001554:	697b      	ldr	r3, [r7, #20]
 8001556:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8001558:	bf00      	nop
 800155a:	371c      	adds	r7, #28
 800155c:	46bd      	mov	sp, r7
 800155e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001562:	4770      	bx	lr

08001564 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8001564:	b480      	push	{r7}
 8001566:	b085      	sub	sp, #20
 8001568:	af00      	add	r7, sp, #0
 800156a:	60f8      	str	r0, [r7, #12]
 800156c:	60b9      	str	r1, [r7, #8]
 800156e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	691b      	ldr	r3, [r3, #16]
 8001574:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8001578:	68bb      	ldr	r3, [r7, #8]
 800157a:	f003 031f 	and.w	r3, r3, #31
 800157e:	6879      	ldr	r1, [r7, #4]
 8001580:	fa01 f303 	lsl.w	r3, r1, r3
 8001584:	431a      	orrs	r2, r3
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	611a      	str	r2, [r3, #16]
}
 800158a:	bf00      	nop
 800158c:	3714      	adds	r7, #20
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr

08001596 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8001596:	b480      	push	{r7}
 8001598:	b087      	sub	sp, #28
 800159a:	af00      	add	r7, sp, #0
 800159c:	60f8      	str	r0, [r7, #12]
 800159e:	60b9      	str	r1, [r7, #8]
 80015a0:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	3360      	adds	r3, #96	; 0x60
 80015a6:	461a      	mov	r2, r3
 80015a8:	68bb      	ldr	r3, [r7, #8]
 80015aa:	009b      	lsls	r3, r3, #2
 80015ac:	4413      	add	r3, r2
 80015ae:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	431a      	orrs	r2, r3
 80015bc:	697b      	ldr	r3, [r7, #20]
 80015be:	601a      	str	r2, [r3, #0]
  }
}
 80015c0:	bf00      	nop
 80015c2:	371c      	adds	r7, #28
 80015c4:	46bd      	mov	sp, r7
 80015c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ca:	4770      	bx	lr

080015cc <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b083      	sub	sp, #12
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d101      	bne.n	80015e4 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80015e0:	2301      	movs	r3, #1
 80015e2:	e000      	b.n	80015e6 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80015e4:	2300      	movs	r3, #0
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	370c      	adds	r7, #12
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr

080015f2 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80015f2:	b480      	push	{r7}
 80015f4:	b087      	sub	sp, #28
 80015f6:	af00      	add	r7, sp, #0
 80015f8:	60f8      	str	r0, [r7, #12]
 80015fa:	60b9      	str	r1, [r7, #8]
 80015fc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	3330      	adds	r3, #48	; 0x30
 8001602:	461a      	mov	r2, r3
 8001604:	68bb      	ldr	r3, [r7, #8]
 8001606:	0a1b      	lsrs	r3, r3, #8
 8001608:	009b      	lsls	r3, r3, #2
 800160a:	f003 030c 	and.w	r3, r3, #12
 800160e:	4413      	add	r3, r2
 8001610:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	681a      	ldr	r2, [r3, #0]
 8001616:	68bb      	ldr	r3, [r7, #8]
 8001618:	f003 031f 	and.w	r3, r3, #31
 800161c:	211f      	movs	r1, #31
 800161e:	fa01 f303 	lsl.w	r3, r1, r3
 8001622:	43db      	mvns	r3, r3
 8001624:	401a      	ands	r2, r3
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	0e9b      	lsrs	r3, r3, #26
 800162a:	f003 011f 	and.w	r1, r3, #31
 800162e:	68bb      	ldr	r3, [r7, #8]
 8001630:	f003 031f 	and.w	r3, r3, #31
 8001634:	fa01 f303 	lsl.w	r3, r1, r3
 8001638:	431a      	orrs	r2, r3
 800163a:	697b      	ldr	r3, [r7, #20]
 800163c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800163e:	bf00      	nop
 8001640:	371c      	adds	r7, #28
 8001642:	46bd      	mov	sp, r7
 8001644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001648:	4770      	bx	lr

0800164a <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 800164a:	b480      	push	{r7}
 800164c:	b083      	sub	sp, #12
 800164e:	af00      	add	r7, sp, #0
 8001650:	6078      	str	r0, [r7, #4]
 8001652:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	68db      	ldr	r3, [r3, #12]
 8001658:	f023 0203 	bic.w	r2, r3, #3
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	431a      	orrs	r2, r3
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	60da      	str	r2, [r3, #12]
}
 8001664:	bf00      	nop
 8001666:	370c      	adds	r7, #12
 8001668:	46bd      	mov	sp, r7
 800166a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166e:	4770      	bx	lr

08001670 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001670:	b480      	push	{r7}
 8001672:	b087      	sub	sp, #28
 8001674:	af00      	add	r7, sp, #0
 8001676:	60f8      	str	r0, [r7, #12]
 8001678:	60b9      	str	r1, [r7, #8]
 800167a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	3314      	adds	r3, #20
 8001680:	461a      	mov	r2, r3
 8001682:	68bb      	ldr	r3, [r7, #8]
 8001684:	0e5b      	lsrs	r3, r3, #25
 8001686:	009b      	lsls	r3, r3, #2
 8001688:	f003 0304 	and.w	r3, r3, #4
 800168c:	4413      	add	r3, r2
 800168e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001690:	697b      	ldr	r3, [r7, #20]
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	68bb      	ldr	r3, [r7, #8]
 8001696:	0d1b      	lsrs	r3, r3, #20
 8001698:	f003 031f 	and.w	r3, r3, #31
 800169c:	2107      	movs	r1, #7
 800169e:	fa01 f303 	lsl.w	r3, r1, r3
 80016a2:	43db      	mvns	r3, r3
 80016a4:	401a      	ands	r2, r3
 80016a6:	68bb      	ldr	r3, [r7, #8]
 80016a8:	0d1b      	lsrs	r3, r3, #20
 80016aa:	f003 031f 	and.w	r3, r3, #31
 80016ae:	6879      	ldr	r1, [r7, #4]
 80016b0:	fa01 f303 	lsl.w	r3, r1, r3
 80016b4:	431a      	orrs	r2, r3
 80016b6:	697b      	ldr	r3, [r7, #20]
 80016b8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80016ba:	bf00      	nop
 80016bc:	371c      	adds	r7, #28
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr
	...

080016c8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b085      	sub	sp, #20
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	60f8      	str	r0, [r7, #12]
 80016d0:	60b9      	str	r1, [r7, #8]
 80016d2:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80016da:	68bb      	ldr	r3, [r7, #8]
 80016dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80016e0:	43db      	mvns	r3, r3
 80016e2:	401a      	ands	r2, r3
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	f003 0318 	and.w	r3, r3, #24
 80016ea:	4908      	ldr	r1, [pc, #32]	; (800170c <LL_ADC_SetChannelSingleDiff+0x44>)
 80016ec:	40d9      	lsrs	r1, r3
 80016ee:	68bb      	ldr	r3, [r7, #8]
 80016f0:	400b      	ands	r3, r1
 80016f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80016f6:	431a      	orrs	r2, r3
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80016fe:	bf00      	nop
 8001700:	3714      	adds	r7, #20
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr
 800170a:	bf00      	nop
 800170c:	000fffff 	.word	0x000fffff

08001710 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	689b      	ldr	r3, [r3, #8]
 800171c:	f003 031f 	and.w	r3, r3, #31
}
 8001720:	4618      	mov	r0, r3
 8001722:	370c      	adds	r7, #12
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr

0800172c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800172c:	b480      	push	{r7}
 800172e:	b083      	sub	sp, #12
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	689a      	ldr	r2, [r3, #8]
 8001738:	4b04      	ldr	r3, [pc, #16]	; (800174c <LL_ADC_DisableDeepPowerDown+0x20>)
 800173a:	4013      	ands	r3, r2
 800173c:	687a      	ldr	r2, [r7, #4]
 800173e:	6093      	str	r3, [r2, #8]
}
 8001740:	bf00      	nop
 8001742:	370c      	adds	r7, #12
 8001744:	46bd      	mov	sp, r7
 8001746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174a:	4770      	bx	lr
 800174c:	5fffffc0 	.word	0x5fffffc0

08001750 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001750:	b480      	push	{r7}
 8001752:	b083      	sub	sp, #12
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	689b      	ldr	r3, [r3, #8]
 800175c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001760:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001764:	d101      	bne.n	800176a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001766:	2301      	movs	r3, #1
 8001768:	e000      	b.n	800176c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800176a:	2300      	movs	r3, #0
}
 800176c:	4618      	mov	r0, r3
 800176e:	370c      	adds	r7, #12
 8001770:	46bd      	mov	sp, r7
 8001772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001776:	4770      	bx	lr

08001778 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001778:	b480      	push	{r7}
 800177a:	b083      	sub	sp, #12
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	689a      	ldr	r2, [r3, #8]
 8001784:	4b05      	ldr	r3, [pc, #20]	; (800179c <LL_ADC_EnableInternalRegulator+0x24>)
 8001786:	4013      	ands	r3, r2
 8001788:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001790:	bf00      	nop
 8001792:	370c      	adds	r7, #12
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr
 800179c:	6fffffc0 	.word	0x6fffffc0

080017a0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b083      	sub	sp, #12
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	689b      	ldr	r3, [r3, #8]
 80017ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017b0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80017b4:	d101      	bne.n	80017ba <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80017b6:	2301      	movs	r3, #1
 80017b8:	e000      	b.n	80017bc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80017ba:	2300      	movs	r3, #0
}
 80017bc:	4618      	mov	r0, r3
 80017be:	370c      	adds	r7, #12
 80017c0:	46bd      	mov	sp, r7
 80017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c6:	4770      	bx	lr

080017c8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	689a      	ldr	r2, [r3, #8]
 80017d4:	4b05      	ldr	r3, [pc, #20]	; (80017ec <LL_ADC_Enable+0x24>)
 80017d6:	4013      	ands	r3, r2
 80017d8:	f043 0201 	orr.w	r2, r3, #1
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80017e0:	bf00      	nop
 80017e2:	370c      	adds	r7, #12
 80017e4:	46bd      	mov	sp, r7
 80017e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ea:	4770      	bx	lr
 80017ec:	7fffffc0 	.word	0x7fffffc0

080017f0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b083      	sub	sp, #12
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	689b      	ldr	r3, [r3, #8]
 80017fc:	f003 0301 	and.w	r3, r3, #1
 8001800:	2b01      	cmp	r3, #1
 8001802:	d101      	bne.n	8001808 <LL_ADC_IsEnabled+0x18>
 8001804:	2301      	movs	r3, #1
 8001806:	e000      	b.n	800180a <LL_ADC_IsEnabled+0x1a>
 8001808:	2300      	movs	r3, #0
}
 800180a:	4618      	mov	r0, r3
 800180c:	370c      	adds	r7, #12
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr
	...

08001818 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001818:	b480      	push	{r7}
 800181a:	b083      	sub	sp, #12
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	689a      	ldr	r2, [r3, #8]
 8001824:	4b05      	ldr	r3, [pc, #20]	; (800183c <LL_ADC_REG_StartConversion+0x24>)
 8001826:	4013      	ands	r3, r2
 8001828:	f043 0204 	orr.w	r2, r3, #4
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001830:	bf00      	nop
 8001832:	370c      	adds	r7, #12
 8001834:	46bd      	mov	sp, r7
 8001836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183a:	4770      	bx	lr
 800183c:	7fffffc0 	.word	0x7fffffc0

08001840 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001840:	b480      	push	{r7}
 8001842:	b083      	sub	sp, #12
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	f003 0304 	and.w	r3, r3, #4
 8001850:	2b04      	cmp	r3, #4
 8001852:	d101      	bne.n	8001858 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001854:	2301      	movs	r3, #1
 8001856:	e000      	b.n	800185a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001858:	2300      	movs	r3, #0
}
 800185a:	4618      	mov	r0, r3
 800185c:	370c      	adds	r7, #12
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr

08001866 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001866:	b480      	push	{r7}
 8001868:	b083      	sub	sp, #12
 800186a:	af00      	add	r7, sp, #0
 800186c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	689b      	ldr	r3, [r3, #8]
 8001872:	f003 0308 	and.w	r3, r3, #8
 8001876:	2b08      	cmp	r3, #8
 8001878:	d101      	bne.n	800187e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800187a:	2301      	movs	r3, #1
 800187c:	e000      	b.n	8001880 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800187e:	2300      	movs	r3, #0
}
 8001880:	4618      	mov	r0, r3
 8001882:	370c      	adds	r7, #12
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr

0800188c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800188c:	b590      	push	{r4, r7, lr}
 800188e:	b089      	sub	sp, #36	; 0x24
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001894:	2300      	movs	r3, #0
 8001896:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001898:	2300      	movs	r3, #0
 800189a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d101      	bne.n	80018a6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80018a2:	2301      	movs	r3, #1
 80018a4:	e18f      	b.n	8001bc6 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	68db      	ldr	r3, [r3, #12]
 80018aa:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d109      	bne.n	80018c8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80018b4:	6878      	ldr	r0, [r7, #4]
 80018b6:	f7ff fa9d 	bl	8000df4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2200      	movs	r2, #0
 80018be:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2200      	movs	r2, #0
 80018c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7ff ff3f 	bl	8001750 <LL_ADC_IsDeepPowerDownEnabled>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d004      	beq.n	80018e2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4618      	mov	r0, r3
 80018de:	f7ff ff25 	bl	800172c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4618      	mov	r0, r3
 80018e8:	f7ff ff5a 	bl	80017a0 <LL_ADC_IsInternalRegulatorEnabled>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d114      	bne.n	800191c <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4618      	mov	r0, r3
 80018f8:	f7ff ff3e 	bl	8001778 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80018fc:	4b87      	ldr	r3, [pc, #540]	; (8001b1c <HAL_ADC_Init+0x290>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	099b      	lsrs	r3, r3, #6
 8001902:	4a87      	ldr	r2, [pc, #540]	; (8001b20 <HAL_ADC_Init+0x294>)
 8001904:	fba2 2303 	umull	r2, r3, r2, r3
 8001908:	099b      	lsrs	r3, r3, #6
 800190a:	3301      	adds	r3, #1
 800190c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800190e:	e002      	b.n	8001916 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8001910:	68bb      	ldr	r3, [r7, #8]
 8001912:	3b01      	subs	r3, #1
 8001914:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001916:	68bb      	ldr	r3, [r7, #8]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d1f9      	bne.n	8001910 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4618      	mov	r0, r3
 8001922:	f7ff ff3d 	bl	80017a0 <LL_ADC_IsInternalRegulatorEnabled>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d10d      	bne.n	8001948 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001930:	f043 0210 	orr.w	r2, r3, #16
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800193c:	f043 0201 	orr.w	r2, r3, #1
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001944:	2301      	movs	r3, #1
 8001946:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4618      	mov	r0, r3
 800194e:	f7ff ff77 	bl	8001840 <LL_ADC_REG_IsConversionOngoing>
 8001952:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001958:	f003 0310 	and.w	r3, r3, #16
 800195c:	2b00      	cmp	r3, #0
 800195e:	f040 8129 	bne.w	8001bb4 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	2b00      	cmp	r3, #0
 8001966:	f040 8125 	bne.w	8001bb4 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800196e:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001972:	f043 0202 	orr.w	r2, r3, #2
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4618      	mov	r0, r3
 8001980:	f7ff ff36 	bl	80017f0 <LL_ADC_IsEnabled>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d136      	bne.n	80019f8 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4a65      	ldr	r2, [pc, #404]	; (8001b24 <HAL_ADC_Init+0x298>)
 8001990:	4293      	cmp	r3, r2
 8001992:	d004      	beq.n	800199e <HAL_ADC_Init+0x112>
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a63      	ldr	r2, [pc, #396]	; (8001b28 <HAL_ADC_Init+0x29c>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d10e      	bne.n	80019bc <HAL_ADC_Init+0x130>
 800199e:	4861      	ldr	r0, [pc, #388]	; (8001b24 <HAL_ADC_Init+0x298>)
 80019a0:	f7ff ff26 	bl	80017f0 <LL_ADC_IsEnabled>
 80019a4:	4604      	mov	r4, r0
 80019a6:	4860      	ldr	r0, [pc, #384]	; (8001b28 <HAL_ADC_Init+0x29c>)
 80019a8:	f7ff ff22 	bl	80017f0 <LL_ADC_IsEnabled>
 80019ac:	4603      	mov	r3, r0
 80019ae:	4323      	orrs	r3, r4
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	bf0c      	ite	eq
 80019b4:	2301      	moveq	r3, #1
 80019b6:	2300      	movne	r3, #0
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	e008      	b.n	80019ce <HAL_ADC_Init+0x142>
 80019bc:	485b      	ldr	r0, [pc, #364]	; (8001b2c <HAL_ADC_Init+0x2a0>)
 80019be:	f7ff ff17 	bl	80017f0 <LL_ADC_IsEnabled>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	bf0c      	ite	eq
 80019c8:	2301      	moveq	r3, #1
 80019ca:	2300      	movne	r3, #0
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d012      	beq.n	80019f8 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4a53      	ldr	r2, [pc, #332]	; (8001b24 <HAL_ADC_Init+0x298>)
 80019d8:	4293      	cmp	r3, r2
 80019da:	d004      	beq.n	80019e6 <HAL_ADC_Init+0x15a>
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a51      	ldr	r2, [pc, #324]	; (8001b28 <HAL_ADC_Init+0x29c>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d101      	bne.n	80019ea <HAL_ADC_Init+0x15e>
 80019e6:	4a52      	ldr	r2, [pc, #328]	; (8001b30 <HAL_ADC_Init+0x2a4>)
 80019e8:	e000      	b.n	80019ec <HAL_ADC_Init+0x160>
 80019ea:	4a52      	ldr	r2, [pc, #328]	; (8001b34 <HAL_ADC_Init+0x2a8>)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	4619      	mov	r1, r3
 80019f2:	4610      	mov	r0, r2
 80019f4:	f7ff fd62 	bl	80014bc <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80019f8:	f7ff fd54 	bl	80014a4 <HAL_GetREVID>
 80019fc:	4603      	mov	r3, r0
 80019fe:	f241 0203 	movw	r2, #4099	; 0x1003
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d914      	bls.n	8001a30 <HAL_ADC_Init+0x1a4>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	689b      	ldr	r3, [r3, #8]
 8001a0a:	2b10      	cmp	r3, #16
 8001a0c:	d110      	bne.n	8001a30 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	7d5b      	ldrb	r3, [r3, #21]
 8001a12:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001a18:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8001a1e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	7f1b      	ldrb	r3, [r3, #28]
 8001a24:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8001a26:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001a28:	f043 030c 	orr.w	r3, r3, #12
 8001a2c:	61bb      	str	r3, [r7, #24]
 8001a2e:	e00d      	b.n	8001a4c <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	7d5b      	ldrb	r3, [r3, #21]
 8001a34:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001a3a:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8001a40:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	7f1b      	ldrb	r3, [r3, #28]
 8001a46:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001a48:	4313      	orrs	r3, r2
 8001a4a:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	7f1b      	ldrb	r3, [r3, #28]
 8001a50:	2b01      	cmp	r3, #1
 8001a52:	d106      	bne.n	8001a62 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6a1b      	ldr	r3, [r3, #32]
 8001a58:	3b01      	subs	r3, #1
 8001a5a:	045b      	lsls	r3, r3, #17
 8001a5c:	69ba      	ldr	r2, [r7, #24]
 8001a5e:	4313      	orrs	r3, r2
 8001a60:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d009      	beq.n	8001a7e <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a6e:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a76:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001a78:	69ba      	ldr	r2, [r7, #24]
 8001a7a:	4313      	orrs	r3, r2
 8001a7c:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	68da      	ldr	r2, [r3, #12]
 8001a84:	4b2c      	ldr	r3, [pc, #176]	; (8001b38 <HAL_ADC_Init+0x2ac>)
 8001a86:	4013      	ands	r3, r2
 8001a88:	687a      	ldr	r2, [r7, #4]
 8001a8a:	6812      	ldr	r2, [r2, #0]
 8001a8c:	69b9      	ldr	r1, [r7, #24]
 8001a8e:	430b      	orrs	r3, r1
 8001a90:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4618      	mov	r0, r3
 8001a98:	f7ff fed2 	bl	8001840 <LL_ADC_REG_IsConversionOngoing>
 8001a9c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f7ff fedf 	bl	8001866 <LL_ADC_INJ_IsConversionOngoing>
 8001aa8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001aaa:	693b      	ldr	r3, [r7, #16]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d15f      	bne.n	8001b70 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d15c      	bne.n	8001b70 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	7d1b      	ldrb	r3, [r3, #20]
 8001aba:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 8001ac0:	4313      	orrs	r3, r2
 8001ac2:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	68da      	ldr	r2, [r3, #12]
 8001aca:	4b1c      	ldr	r3, [pc, #112]	; (8001b3c <HAL_ADC_Init+0x2b0>)
 8001acc:	4013      	ands	r3, r2
 8001ace:	687a      	ldr	r2, [r7, #4]
 8001ad0:	6812      	ldr	r2, [r2, #0]
 8001ad2:	69b9      	ldr	r1, [r7, #24]
 8001ad4:	430b      	orrs	r3, r1
 8001ad6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001ade:	2b01      	cmp	r3, #1
 8001ae0:	d130      	bne.n	8001b44 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ae6:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	691a      	ldr	r2, [r3, #16]
 8001aee:	4b14      	ldr	r3, [pc, #80]	; (8001b40 <HAL_ADC_Init+0x2b4>)
 8001af0:	4013      	ands	r3, r2
 8001af2:	687a      	ldr	r2, [r7, #4]
 8001af4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001af6:	3a01      	subs	r2, #1
 8001af8:	0411      	lsls	r1, r2, #16
 8001afa:	687a      	ldr	r2, [r7, #4]
 8001afc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001afe:	4311      	orrs	r1, r2
 8001b00:	687a      	ldr	r2, [r7, #4]
 8001b02:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001b04:	4311      	orrs	r1, r2
 8001b06:	687a      	ldr	r2, [r7, #4]
 8001b08:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001b0a:	430a      	orrs	r2, r1
 8001b0c:	431a      	orrs	r2, r3
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f042 0201 	orr.w	r2, r2, #1
 8001b16:	611a      	str	r2, [r3, #16]
 8001b18:	e01c      	b.n	8001b54 <HAL_ADC_Init+0x2c8>
 8001b1a:	bf00      	nop
 8001b1c:	24000000 	.word	0x24000000
 8001b20:	053e2d63 	.word	0x053e2d63
 8001b24:	40022000 	.word	0x40022000
 8001b28:	40022100 	.word	0x40022100
 8001b2c:	58026000 	.word	0x58026000
 8001b30:	40022300 	.word	0x40022300
 8001b34:	58026300 	.word	0x58026300
 8001b38:	fff0c003 	.word	0xfff0c003
 8001b3c:	ffffbffc 	.word	0xffffbffc
 8001b40:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	691a      	ldr	r2, [r3, #16]
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f022 0201 	bic.w	r2, r2, #1
 8001b52:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	691b      	ldr	r3, [r3, #16]
 8001b5a:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	430a      	orrs	r2, r1
 8001b68:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8001b6a:	6878      	ldr	r0, [r7, #4]
 8001b6c:	f000 fd76 	bl	800265c <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	68db      	ldr	r3, [r3, #12]
 8001b74:	2b01      	cmp	r3, #1
 8001b76:	d10c      	bne.n	8001b92 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b7e:	f023 010f 	bic.w	r1, r3, #15
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	699b      	ldr	r3, [r3, #24]
 8001b86:	1e5a      	subs	r2, r3, #1
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	430a      	orrs	r2, r1
 8001b8e:	631a      	str	r2, [r3, #48]	; 0x30
 8001b90:	e007      	b.n	8001ba2 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f022 020f 	bic.w	r2, r2, #15
 8001ba0:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ba6:	f023 0303 	bic.w	r3, r3, #3
 8001baa:	f043 0201 	orr.w	r2, r3, #1
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	655a      	str	r2, [r3, #84]	; 0x54
 8001bb2:	e007      	b.n	8001bc4 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bb8:	f043 0210 	orr.w	r2, r3, #16
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001bc4:	7ffb      	ldrb	r3, [r7, #31]
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	3724      	adds	r7, #36	; 0x24
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd90      	pop	{r4, r7, pc}
 8001bce:	bf00      	nop

08001bd0 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b086      	sub	sp, #24
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	60f8      	str	r0, [r7, #12]
 8001bd8:	60b9      	str	r1, [r7, #8]
 8001bda:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a55      	ldr	r2, [pc, #340]	; (8001d38 <HAL_ADC_Start_DMA+0x168>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d004      	beq.n	8001bf0 <HAL_ADC_Start_DMA+0x20>
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a54      	ldr	r2, [pc, #336]	; (8001d3c <HAL_ADC_Start_DMA+0x16c>)
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d101      	bne.n	8001bf4 <HAL_ADC_Start_DMA+0x24>
 8001bf0:	4b53      	ldr	r3, [pc, #332]	; (8001d40 <HAL_ADC_Start_DMA+0x170>)
 8001bf2:	e000      	b.n	8001bf6 <HAL_ADC_Start_DMA+0x26>
 8001bf4:	4b53      	ldr	r3, [pc, #332]	; (8001d44 <HAL_ADC_Start_DMA+0x174>)
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f7ff fd8a 	bl	8001710 <LL_ADC_GetMultimode>
 8001bfc:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4618      	mov	r0, r3
 8001c04:	f7ff fe1c 	bl	8001840 <LL_ADC_REG_IsConversionOngoing>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	f040 808c 	bne.w	8001d28 <HAL_ADC_Start_DMA+0x158>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001c16:	2b01      	cmp	r3, #1
 8001c18:	d101      	bne.n	8001c1e <HAL_ADC_Start_DMA+0x4e>
 8001c1a:	2302      	movs	r3, #2
 8001c1c:	e087      	b.n	8001d2e <HAL_ADC_Start_DMA+0x15e>
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	2201      	movs	r2, #1
 8001c22:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001c26:	693b      	ldr	r3, [r7, #16]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d005      	beq.n	8001c38 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	2b05      	cmp	r3, #5
 8001c30:	d002      	beq.n	8001c38 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	2b09      	cmp	r3, #9
 8001c36:	d170      	bne.n	8001d1a <HAL_ADC_Start_DMA+0x14a>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001c38:	68f8      	ldr	r0, [r7, #12]
 8001c3a:	f000 fbf1 	bl	8002420 <ADC_Enable>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001c42:	7dfb      	ldrb	r3, [r7, #23]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d163      	bne.n	8001d10 <HAL_ADC_Start_DMA+0x140>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001c4c:	4b3e      	ldr	r3, [pc, #248]	; (8001d48 <HAL_ADC_Start_DMA+0x178>)
 8001c4e:	4013      	ands	r3, r2
 8001c50:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a37      	ldr	r2, [pc, #220]	; (8001d3c <HAL_ADC_Start_DMA+0x16c>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d002      	beq.n	8001c68 <HAL_ADC_Start_DMA+0x98>
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	e000      	b.n	8001c6a <HAL_ADC_Start_DMA+0x9a>
 8001c68:	4b33      	ldr	r3, [pc, #204]	; (8001d38 <HAL_ADC_Start_DMA+0x168>)
 8001c6a:	68fa      	ldr	r2, [r7, #12]
 8001c6c:	6812      	ldr	r2, [r2, #0]
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d002      	beq.n	8001c78 <HAL_ADC_Start_DMA+0xa8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001c72:	693b      	ldr	r3, [r7, #16]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d105      	bne.n	8001c84 <HAL_ADC_Start_DMA+0xb4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c7c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c88:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d006      	beq.n	8001c9e <HAL_ADC_Start_DMA+0xce>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c94:	f023 0206 	bic.w	r2, r3, #6
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	659a      	str	r2, [r3, #88]	; 0x58
 8001c9c:	e002      	b.n	8001ca4 <HAL_ADC_Start_DMA+0xd4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ca8:	4a28      	ldr	r2, [pc, #160]	; (8001d4c <HAL_ADC_Start_DMA+0x17c>)
 8001caa:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cb0:	4a27      	ldr	r2, [pc, #156]	; (8001d50 <HAL_ADC_Start_DMA+0x180>)
 8001cb2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cb8:	4a26      	ldr	r2, [pc, #152]	; (8001d54 <HAL_ADC_Start_DMA+0x184>)
 8001cba:	64da      	str	r2, [r3, #76]	; 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	221c      	movs	r2, #28
 8001cc2:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	685a      	ldr	r2, [r3, #4]
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f042 0210 	orr.w	r2, r2, #16
 8001cda:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	681a      	ldr	r2, [r3, #0]
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	4610      	mov	r0, r2
 8001ce8:	f7ff fcaf 	bl	800164a <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	3340      	adds	r3, #64	; 0x40
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	68ba      	ldr	r2, [r7, #8]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	f001 fb2a 	bl	8003354 <HAL_DMA_Start_IT>
 8001d00:	4603      	mov	r3, r0
 8001d02:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f7ff fd85 	bl	8001818 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8001d0e:	e00d      	b.n	8001d2c <HAL_ADC_Start_DMA+0x15c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	2200      	movs	r2, #0
 8001d14:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 8001d18:	e008      	b.n	8001d2c <HAL_ADC_Start_DMA+0x15c>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	2200      	movs	r2, #0
 8001d22:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8001d26:	e001      	b.n	8001d2c <HAL_ADC_Start_DMA+0x15c>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001d28:	2302      	movs	r3, #2
 8001d2a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001d2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	3718      	adds	r7, #24
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	40022000 	.word	0x40022000
 8001d3c:	40022100 	.word	0x40022100
 8001d40:	40022300 	.word	0x40022300
 8001d44:	58026300 	.word	0x58026300
 8001d48:	fffff0fe 	.word	0xfffff0fe
 8001d4c:	08002535 	.word	0x08002535
 8001d50:	0800260d 	.word	0x0800260d
 8001d54:	08002629 	.word	0x08002629

08001d58 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001d60:	bf00      	nop
 8001d62:	370c      	adds	r7, #12
 8001d64:	46bd      	mov	sp, r7
 8001d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6a:	4770      	bx	lr

08001d6c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b083      	sub	sp, #12
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001d74:	bf00      	nop
 8001d76:	370c      	adds	r7, #12
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7e:	4770      	bx	lr

08001d80 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001d80:	b590      	push	{r4, r7, lr}
 8001d82:	b0a1      	sub	sp, #132	; 0x84
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
 8001d88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8001d90:	2300      	movs	r3, #0
 8001d92:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	68db      	ldr	r3, [r3, #12]
 8001d98:	4a9d      	ldr	r2, [pc, #628]	; (8002010 <HAL_ADC_ConfigChannel+0x290>)
 8001d9a:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001da2:	2b01      	cmp	r3, #1
 8001da4:	d101      	bne.n	8001daa <HAL_ADC_ConfigChannel+0x2a>
 8001da6:	2302      	movs	r3, #2
 8001da8:	e321      	b.n	80023ee <HAL_ADC_ConfigChannel+0x66e>
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2201      	movs	r2, #1
 8001dae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4618      	mov	r0, r3
 8001db8:	f7ff fd42 	bl	8001840 <LL_ADC_REG_IsConversionOngoing>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	f040 8306 	bne.w	80023d0 <HAL_ADC_ConfigChannel+0x650>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d108      	bne.n	8001de2 <HAL_ADC_ConfigChannel+0x62>
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	0e9b      	lsrs	r3, r3, #26
 8001dd6:	f003 031f 	and.w	r3, r3, #31
 8001dda:	2201      	movs	r2, #1
 8001ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8001de0:	e016      	b.n	8001e10 <HAL_ADC_ConfigChannel+0x90>
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001de8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001dea:	fa93 f3a3 	rbit	r3, r3
 8001dee:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001df0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001df2:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001df4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d101      	bne.n	8001dfe <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 8001dfa:	2320      	movs	r3, #32
 8001dfc:	e003      	b.n	8001e06 <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 8001dfe:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001e00:	fab3 f383 	clz	r3, r3
 8001e04:	b2db      	uxtb	r3, r3
 8001e06:	f003 031f 	and.w	r3, r3, #31
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e10:	687a      	ldr	r2, [r7, #4]
 8001e12:	6812      	ldr	r2, [r2, #0]
 8001e14:	69d1      	ldr	r1, [r2, #28]
 8001e16:	687a      	ldr	r2, [r7, #4]
 8001e18:	6812      	ldr	r2, [r2, #0]
 8001e1a:	430b      	orrs	r3, r1
 8001e1c:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6818      	ldr	r0, [r3, #0]
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	6859      	ldr	r1, [r3, #4]
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	461a      	mov	r2, r3
 8001e2c:	f7ff fbe1 	bl	80015f2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4618      	mov	r0, r3
 8001e36:	f7ff fd03 	bl	8001840 <LL_ADC_REG_IsConversionOngoing>
 8001e3a:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4618      	mov	r0, r3
 8001e42:	f7ff fd10 	bl	8001866 <LL_ADC_INJ_IsConversionOngoing>
 8001e46:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001e48:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	f040 80b3 	bne.w	8001fb6 <HAL_ADC_ConfigChannel+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001e50:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	f040 80af 	bne.w	8001fb6 <HAL_ADC_ConfigChannel+0x236>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6818      	ldr	r0, [r3, #0]
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	6819      	ldr	r1, [r3, #0]
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	689b      	ldr	r3, [r3, #8]
 8001e64:	461a      	mov	r2, r3
 8001e66:	f7ff fc03 	bl	8001670 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001e6a:	4b6a      	ldr	r3, [pc, #424]	; (8002014 <HAL_ADC_ConfigChannel+0x294>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8001e72:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001e76:	d10b      	bne.n	8001e90 <HAL_ADC_ConfigChannel+0x110>
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	695a      	ldr	r2, [r3, #20]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	68db      	ldr	r3, [r3, #12]
 8001e82:	089b      	lsrs	r3, r3, #2
 8001e84:	f003 0307 	and.w	r3, r3, #7
 8001e88:	005b      	lsls	r3, r3, #1
 8001e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8e:	e01d      	b.n	8001ecc <HAL_ADC_ConfigChannel+0x14c>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	68db      	ldr	r3, [r3, #12]
 8001e96:	f003 0310 	and.w	r3, r3, #16
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d10b      	bne.n	8001eb6 <HAL_ADC_ConfigChannel+0x136>
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	695a      	ldr	r2, [r3, #20]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	68db      	ldr	r3, [r3, #12]
 8001ea8:	089b      	lsrs	r3, r3, #2
 8001eaa:	f003 0307 	and.w	r3, r3, #7
 8001eae:	005b      	lsls	r3, r3, #1
 8001eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb4:	e00a      	b.n	8001ecc <HAL_ADC_ConfigChannel+0x14c>
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	695a      	ldr	r2, [r3, #20]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	089b      	lsrs	r3, r3, #2
 8001ec2:	f003 0304 	and.w	r3, r3, #4
 8001ec6:	005b      	lsls	r3, r3, #1
 8001ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ecc:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	691b      	ldr	r3, [r3, #16]
 8001ed2:	2b04      	cmp	r3, #4
 8001ed4:	d027      	beq.n	8001f26 <HAL_ADC_ConfigChannel+0x1a6>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6818      	ldr	r0, [r3, #0]
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	6919      	ldr	r1, [r3, #16]
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	681a      	ldr	r2, [r3, #0]
 8001ee2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001ee4:	f7ff fb1e 	bl	8001524 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6818      	ldr	r0, [r3, #0]
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	6919      	ldr	r1, [r3, #16]
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	7e5b      	ldrb	r3, [r3, #25]
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d102      	bne.n	8001efe <HAL_ADC_ConfigChannel+0x17e>
 8001ef8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8001efc:	e000      	b.n	8001f00 <HAL_ADC_ConfigChannel+0x180>
 8001efe:	2300      	movs	r3, #0
 8001f00:	461a      	mov	r2, r3
 8001f02:	f7ff fb48 	bl	8001596 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6818      	ldr	r0, [r3, #0]
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	6919      	ldr	r1, [r3, #16]
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	7e1b      	ldrb	r3, [r3, #24]
 8001f12:	2b01      	cmp	r3, #1
 8001f14:	d102      	bne.n	8001f1c <HAL_ADC_ConfigChannel+0x19c>
 8001f16:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001f1a:	e000      	b.n	8001f1e <HAL_ADC_ConfigChannel+0x19e>
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	461a      	mov	r2, r3
 8001f20:	f7ff fb20 	bl	8001564 <LL_ADC_SetDataRightShift>
 8001f24:	e047      	b.n	8001fb6 <HAL_ADC_ConfigChannel+0x236>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f2c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	069b      	lsls	r3, r3, #26
 8001f36:	429a      	cmp	r2, r3
 8001f38:	d107      	bne.n	8001f4a <HAL_ADC_ConfigChannel+0x1ca>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001f48:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001f50:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	069b      	lsls	r3, r3, #26
 8001f5a:	429a      	cmp	r2, r3
 8001f5c:	d107      	bne.n	8001f6e <HAL_ADC_ConfigChannel+0x1ee>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001f6c:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001f74:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	069b      	lsls	r3, r3, #26
 8001f7e:	429a      	cmp	r2, r3
 8001f80:	d107      	bne.n	8001f92 <HAL_ADC_ConfigChannel+0x212>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001f90:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001f98:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	069b      	lsls	r3, r3, #26
 8001fa2:	429a      	cmp	r2, r3
 8001fa4:	d107      	bne.n	8001fb6 <HAL_ADC_ConfigChannel+0x236>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001fb4:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f7ff fc18 	bl	80017f0 <LL_ADC_IsEnabled>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	f040 820d 	bne.w	80023e2 <HAL_ADC_ConfigChannel+0x662>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6818      	ldr	r0, [r3, #0]
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	6819      	ldr	r1, [r3, #0]
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	68db      	ldr	r3, [r3, #12]
 8001fd4:	461a      	mov	r2, r3
 8001fd6:	f7ff fb77 	bl	80016c8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	68db      	ldr	r3, [r3, #12]
 8001fde:	4a0c      	ldr	r2, [pc, #48]	; (8002010 <HAL_ADC_ConfigChannel+0x290>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	f040 8133 	bne.w	800224c <HAL_ADC_ConfigChannel+0x4cc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d110      	bne.n	8002018 <HAL_ADC_ConfigChannel+0x298>
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	0e9b      	lsrs	r3, r3, #26
 8001ffc:	3301      	adds	r3, #1
 8001ffe:	f003 031f 	and.w	r3, r3, #31
 8002002:	2b09      	cmp	r3, #9
 8002004:	bf94      	ite	ls
 8002006:	2301      	movls	r3, #1
 8002008:	2300      	movhi	r3, #0
 800200a:	b2db      	uxtb	r3, r3
 800200c:	e01e      	b.n	800204c <HAL_ADC_ConfigChannel+0x2cc>
 800200e:	bf00      	nop
 8002010:	47ff0000 	.word	0x47ff0000
 8002014:	5c001000 	.word	0x5c001000
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800201e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002020:	fa93 f3a3 	rbit	r3, r3
 8002024:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8002026:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002028:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 800202a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800202c:	2b00      	cmp	r3, #0
 800202e:	d101      	bne.n	8002034 <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 8002030:	2320      	movs	r3, #32
 8002032:	e003      	b.n	800203c <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8002034:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002036:	fab3 f383 	clz	r3, r3
 800203a:	b2db      	uxtb	r3, r3
 800203c:	3301      	adds	r3, #1
 800203e:	f003 031f 	and.w	r3, r3, #31
 8002042:	2b09      	cmp	r3, #9
 8002044:	bf94      	ite	ls
 8002046:	2301      	movls	r3, #1
 8002048:	2300      	movhi	r3, #0
 800204a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800204c:	2b00      	cmp	r3, #0
 800204e:	d079      	beq.n	8002144 <HAL_ADC_ConfigChannel+0x3c4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002058:	2b00      	cmp	r3, #0
 800205a:	d107      	bne.n	800206c <HAL_ADC_ConfigChannel+0x2ec>
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	0e9b      	lsrs	r3, r3, #26
 8002062:	3301      	adds	r3, #1
 8002064:	069b      	lsls	r3, r3, #26
 8002066:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800206a:	e015      	b.n	8002098 <HAL_ADC_ConfigChannel+0x318>
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002072:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002074:	fa93 f3a3 	rbit	r3, r3
 8002078:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 800207a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800207c:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 800207e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002080:	2b00      	cmp	r3, #0
 8002082:	d101      	bne.n	8002088 <HAL_ADC_ConfigChannel+0x308>
    return 32U;
 8002084:	2320      	movs	r3, #32
 8002086:	e003      	b.n	8002090 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8002088:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800208a:	fab3 f383 	clz	r3, r3
 800208e:	b2db      	uxtb	r3, r3
 8002090:	3301      	adds	r3, #1
 8002092:	069b      	lsls	r3, r3, #26
 8002094:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d109      	bne.n	80020b8 <HAL_ADC_ConfigChannel+0x338>
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	0e9b      	lsrs	r3, r3, #26
 80020aa:	3301      	adds	r3, #1
 80020ac:	f003 031f 	and.w	r3, r3, #31
 80020b0:	2101      	movs	r1, #1
 80020b2:	fa01 f303 	lsl.w	r3, r1, r3
 80020b6:	e017      	b.n	80020e8 <HAL_ADC_ConfigChannel+0x368>
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80020c0:	fa93 f3a3 	rbit	r3, r3
 80020c4:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 80020c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020c8:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 80020ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d101      	bne.n	80020d4 <HAL_ADC_ConfigChannel+0x354>
    return 32U;
 80020d0:	2320      	movs	r3, #32
 80020d2:	e003      	b.n	80020dc <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 80020d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80020d6:	fab3 f383 	clz	r3, r3
 80020da:	b2db      	uxtb	r3, r3
 80020dc:	3301      	adds	r3, #1
 80020de:	f003 031f 	and.w	r3, r3, #31
 80020e2:	2101      	movs	r1, #1
 80020e4:	fa01 f303 	lsl.w	r3, r1, r3
 80020e8:	ea42 0103 	orr.w	r1, r2, r3
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d10a      	bne.n	800210e <HAL_ADC_ConfigChannel+0x38e>
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	0e9b      	lsrs	r3, r3, #26
 80020fe:	3301      	adds	r3, #1
 8002100:	f003 021f 	and.w	r2, r3, #31
 8002104:	4613      	mov	r3, r2
 8002106:	005b      	lsls	r3, r3, #1
 8002108:	4413      	add	r3, r2
 800210a:	051b      	lsls	r3, r3, #20
 800210c:	e018      	b.n	8002140 <HAL_ADC_ConfigChannel+0x3c0>
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002114:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002116:	fa93 f3a3 	rbit	r3, r3
 800211a:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 800211c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800211e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8002120:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002122:	2b00      	cmp	r3, #0
 8002124:	d101      	bne.n	800212a <HAL_ADC_ConfigChannel+0x3aa>
    return 32U;
 8002126:	2320      	movs	r3, #32
 8002128:	e003      	b.n	8002132 <HAL_ADC_ConfigChannel+0x3b2>
  return __builtin_clz(value);
 800212a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800212c:	fab3 f383 	clz	r3, r3
 8002130:	b2db      	uxtb	r3, r3
 8002132:	3301      	adds	r3, #1
 8002134:	f003 021f 	and.w	r2, r3, #31
 8002138:	4613      	mov	r3, r2
 800213a:	005b      	lsls	r3, r3, #1
 800213c:	4413      	add	r3, r2
 800213e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002140:	430b      	orrs	r3, r1
 8002142:	e07e      	b.n	8002242 <HAL_ADC_ConfigChannel+0x4c2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800214c:	2b00      	cmp	r3, #0
 800214e:	d107      	bne.n	8002160 <HAL_ADC_ConfigChannel+0x3e0>
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	0e9b      	lsrs	r3, r3, #26
 8002156:	3301      	adds	r3, #1
 8002158:	069b      	lsls	r3, r3, #26
 800215a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800215e:	e015      	b.n	800218c <HAL_ADC_ConfigChannel+0x40c>
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002166:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002168:	fa93 f3a3 	rbit	r3, r3
 800216c:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 800216e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002170:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8002172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002174:	2b00      	cmp	r3, #0
 8002176:	d101      	bne.n	800217c <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8002178:	2320      	movs	r3, #32
 800217a:	e003      	b.n	8002184 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 800217c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800217e:	fab3 f383 	clz	r3, r3
 8002182:	b2db      	uxtb	r3, r3
 8002184:	3301      	adds	r3, #1
 8002186:	069b      	lsls	r3, r3, #26
 8002188:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002194:	2b00      	cmp	r3, #0
 8002196:	d109      	bne.n	80021ac <HAL_ADC_ConfigChannel+0x42c>
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	0e9b      	lsrs	r3, r3, #26
 800219e:	3301      	adds	r3, #1
 80021a0:	f003 031f 	and.w	r3, r3, #31
 80021a4:	2101      	movs	r1, #1
 80021a6:	fa01 f303 	lsl.w	r3, r1, r3
 80021aa:	e017      	b.n	80021dc <HAL_ADC_ConfigChannel+0x45c>
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021b2:	69fb      	ldr	r3, [r7, #28]
 80021b4:	fa93 f3a3 	rbit	r3, r3
 80021b8:	61bb      	str	r3, [r7, #24]
  return result;
 80021ba:	69bb      	ldr	r3, [r7, #24]
 80021bc:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80021be:	6a3b      	ldr	r3, [r7, #32]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d101      	bne.n	80021c8 <HAL_ADC_ConfigChannel+0x448>
    return 32U;
 80021c4:	2320      	movs	r3, #32
 80021c6:	e003      	b.n	80021d0 <HAL_ADC_ConfigChannel+0x450>
  return __builtin_clz(value);
 80021c8:	6a3b      	ldr	r3, [r7, #32]
 80021ca:	fab3 f383 	clz	r3, r3
 80021ce:	b2db      	uxtb	r3, r3
 80021d0:	3301      	adds	r3, #1
 80021d2:	f003 031f 	and.w	r3, r3, #31
 80021d6:	2101      	movs	r1, #1
 80021d8:	fa01 f303 	lsl.w	r3, r1, r3
 80021dc:	ea42 0103 	orr.w	r1, r2, r3
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d10d      	bne.n	8002208 <HAL_ADC_ConfigChannel+0x488>
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	0e9b      	lsrs	r3, r3, #26
 80021f2:	3301      	adds	r3, #1
 80021f4:	f003 021f 	and.w	r2, r3, #31
 80021f8:	4613      	mov	r3, r2
 80021fa:	005b      	lsls	r3, r3, #1
 80021fc:	4413      	add	r3, r2
 80021fe:	3b1e      	subs	r3, #30
 8002200:	051b      	lsls	r3, r3, #20
 8002202:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002206:	e01b      	b.n	8002240 <HAL_ADC_ConfigChannel+0x4c0>
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800220e:	693b      	ldr	r3, [r7, #16]
 8002210:	fa93 f3a3 	rbit	r3, r3
 8002214:	60fb      	str	r3, [r7, #12]
  return result;
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d101      	bne.n	8002224 <HAL_ADC_ConfigChannel+0x4a4>
    return 32U;
 8002220:	2320      	movs	r3, #32
 8002222:	e003      	b.n	800222c <HAL_ADC_ConfigChannel+0x4ac>
  return __builtin_clz(value);
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	fab3 f383 	clz	r3, r3
 800222a:	b2db      	uxtb	r3, r3
 800222c:	3301      	adds	r3, #1
 800222e:	f003 021f 	and.w	r2, r3, #31
 8002232:	4613      	mov	r3, r2
 8002234:	005b      	lsls	r3, r3, #1
 8002236:	4413      	add	r3, r2
 8002238:	3b1e      	subs	r3, #30
 800223a:	051b      	lsls	r3, r3, #20
 800223c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002240:	430b      	orrs	r3, r1
 8002242:	683a      	ldr	r2, [r7, #0]
 8002244:	6892      	ldr	r2, [r2, #8]
 8002246:	4619      	mov	r1, r3
 8002248:	f7ff fa12 	bl	8001670 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	2b00      	cmp	r3, #0
 8002252:	f280 80c6 	bge.w	80023e2 <HAL_ADC_ConfigChannel+0x662>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4a67      	ldr	r2, [pc, #412]	; (80023f8 <HAL_ADC_ConfigChannel+0x678>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d004      	beq.n	800226a <HAL_ADC_ConfigChannel+0x4ea>
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a65      	ldr	r2, [pc, #404]	; (80023fc <HAL_ADC_ConfigChannel+0x67c>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d101      	bne.n	800226e <HAL_ADC_ConfigChannel+0x4ee>
 800226a:	4b65      	ldr	r3, [pc, #404]	; (8002400 <HAL_ADC_ConfigChannel+0x680>)
 800226c:	e000      	b.n	8002270 <HAL_ADC_ConfigChannel+0x4f0>
 800226e:	4b65      	ldr	r3, [pc, #404]	; (8002404 <HAL_ADC_ConfigChannel+0x684>)
 8002270:	4618      	mov	r0, r3
 8002272:	f7ff f949 	bl	8001508 <LL_ADC_GetCommonPathInternalCh>
 8002276:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a5e      	ldr	r2, [pc, #376]	; (80023f8 <HAL_ADC_ConfigChannel+0x678>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d004      	beq.n	800228c <HAL_ADC_ConfigChannel+0x50c>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4a5d      	ldr	r2, [pc, #372]	; (80023fc <HAL_ADC_ConfigChannel+0x67c>)
 8002288:	4293      	cmp	r3, r2
 800228a:	d10e      	bne.n	80022aa <HAL_ADC_ConfigChannel+0x52a>
 800228c:	485a      	ldr	r0, [pc, #360]	; (80023f8 <HAL_ADC_ConfigChannel+0x678>)
 800228e:	f7ff faaf 	bl	80017f0 <LL_ADC_IsEnabled>
 8002292:	4604      	mov	r4, r0
 8002294:	4859      	ldr	r0, [pc, #356]	; (80023fc <HAL_ADC_ConfigChannel+0x67c>)
 8002296:	f7ff faab 	bl	80017f0 <LL_ADC_IsEnabled>
 800229a:	4603      	mov	r3, r0
 800229c:	4323      	orrs	r3, r4
 800229e:	2b00      	cmp	r3, #0
 80022a0:	bf0c      	ite	eq
 80022a2:	2301      	moveq	r3, #1
 80022a4:	2300      	movne	r3, #0
 80022a6:	b2db      	uxtb	r3, r3
 80022a8:	e008      	b.n	80022bc <HAL_ADC_ConfigChannel+0x53c>
 80022aa:	4857      	ldr	r0, [pc, #348]	; (8002408 <HAL_ADC_ConfigChannel+0x688>)
 80022ac:	f7ff faa0 	bl	80017f0 <LL_ADC_IsEnabled>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	bf0c      	ite	eq
 80022b6:	2301      	moveq	r3, #1
 80022b8:	2300      	movne	r3, #0
 80022ba:	b2db      	uxtb	r3, r3
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d07d      	beq.n	80023bc <HAL_ADC_ConfigChannel+0x63c>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a51      	ldr	r2, [pc, #324]	; (800240c <HAL_ADC_ConfigChannel+0x68c>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d130      	bne.n	800232c <HAL_ADC_ConfigChannel+0x5ac>
 80022ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80022cc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d12b      	bne.n	800232c <HAL_ADC_ConfigChannel+0x5ac>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a4b      	ldr	r2, [pc, #300]	; (8002408 <HAL_ADC_ConfigChannel+0x688>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	f040 8081 	bne.w	80023e2 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a44      	ldr	r2, [pc, #272]	; (80023f8 <HAL_ADC_ConfigChannel+0x678>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d004      	beq.n	80022f4 <HAL_ADC_ConfigChannel+0x574>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4a43      	ldr	r2, [pc, #268]	; (80023fc <HAL_ADC_ConfigChannel+0x67c>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d101      	bne.n	80022f8 <HAL_ADC_ConfigChannel+0x578>
 80022f4:	4a42      	ldr	r2, [pc, #264]	; (8002400 <HAL_ADC_ConfigChannel+0x680>)
 80022f6:	e000      	b.n	80022fa <HAL_ADC_ConfigChannel+0x57a>
 80022f8:	4a42      	ldr	r2, [pc, #264]	; (8002404 <HAL_ADC_ConfigChannel+0x684>)
 80022fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80022fc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002300:	4619      	mov	r1, r3
 8002302:	4610      	mov	r0, r2
 8002304:	f7ff f8ed 	bl	80014e2 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002308:	4b41      	ldr	r3, [pc, #260]	; (8002410 <HAL_ADC_ConfigChannel+0x690>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	099b      	lsrs	r3, r3, #6
 800230e:	4a41      	ldr	r2, [pc, #260]	; (8002414 <HAL_ADC_ConfigChannel+0x694>)
 8002310:	fba2 2303 	umull	r2, r3, r2, r3
 8002314:	099b      	lsrs	r3, r3, #6
 8002316:	3301      	adds	r3, #1
 8002318:	005b      	lsls	r3, r3, #1
 800231a:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 800231c:	e002      	b.n	8002324 <HAL_ADC_ConfigChannel+0x5a4>
              {
                wait_loop_index--;
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	3b01      	subs	r3, #1
 8002322:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d1f9      	bne.n	800231e <HAL_ADC_ConfigChannel+0x59e>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800232a:	e05a      	b.n	80023e2 <HAL_ADC_ConfigChannel+0x662>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a39      	ldr	r2, [pc, #228]	; (8002418 <HAL_ADC_ConfigChannel+0x698>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d11e      	bne.n	8002374 <HAL_ADC_ConfigChannel+0x5f4>
 8002336:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002338:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800233c:	2b00      	cmp	r3, #0
 800233e:	d119      	bne.n	8002374 <HAL_ADC_ConfigChannel+0x5f4>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a30      	ldr	r2, [pc, #192]	; (8002408 <HAL_ADC_ConfigChannel+0x688>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d14b      	bne.n	80023e2 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4a2a      	ldr	r2, [pc, #168]	; (80023f8 <HAL_ADC_ConfigChannel+0x678>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d004      	beq.n	800235e <HAL_ADC_ConfigChannel+0x5de>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a28      	ldr	r2, [pc, #160]	; (80023fc <HAL_ADC_ConfigChannel+0x67c>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d101      	bne.n	8002362 <HAL_ADC_ConfigChannel+0x5e2>
 800235e:	4a28      	ldr	r2, [pc, #160]	; (8002400 <HAL_ADC_ConfigChannel+0x680>)
 8002360:	e000      	b.n	8002364 <HAL_ADC_ConfigChannel+0x5e4>
 8002362:	4a28      	ldr	r2, [pc, #160]	; (8002404 <HAL_ADC_ConfigChannel+0x684>)
 8002364:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002366:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800236a:	4619      	mov	r1, r3
 800236c:	4610      	mov	r0, r2
 800236e:	f7ff f8b8 	bl	80014e2 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002372:	e036      	b.n	80023e2 <HAL_ADC_ConfigChannel+0x662>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a28      	ldr	r2, [pc, #160]	; (800241c <HAL_ADC_ConfigChannel+0x69c>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d131      	bne.n	80023e2 <HAL_ADC_ConfigChannel+0x662>
 800237e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002380:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002384:	2b00      	cmp	r3, #0
 8002386:	d12c      	bne.n	80023e2 <HAL_ADC_ConfigChannel+0x662>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a1e      	ldr	r2, [pc, #120]	; (8002408 <HAL_ADC_ConfigChannel+0x688>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d127      	bne.n	80023e2 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4a18      	ldr	r2, [pc, #96]	; (80023f8 <HAL_ADC_ConfigChannel+0x678>)
 8002398:	4293      	cmp	r3, r2
 800239a:	d004      	beq.n	80023a6 <HAL_ADC_ConfigChannel+0x626>
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a16      	ldr	r2, [pc, #88]	; (80023fc <HAL_ADC_ConfigChannel+0x67c>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d101      	bne.n	80023aa <HAL_ADC_ConfigChannel+0x62a>
 80023a6:	4a16      	ldr	r2, [pc, #88]	; (8002400 <HAL_ADC_ConfigChannel+0x680>)
 80023a8:	e000      	b.n	80023ac <HAL_ADC_ConfigChannel+0x62c>
 80023aa:	4a16      	ldr	r2, [pc, #88]	; (8002404 <HAL_ADC_ConfigChannel+0x684>)
 80023ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023ae:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80023b2:	4619      	mov	r1, r3
 80023b4:	4610      	mov	r0, r2
 80023b6:	f7ff f894 	bl	80014e2 <LL_ADC_SetCommonPathInternalCh>
 80023ba:	e012      	b.n	80023e2 <HAL_ADC_ConfigChannel+0x662>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023c0:	f043 0220 	orr.w	r2, r3, #32
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 80023c8:	2301      	movs	r3, #1
 80023ca:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80023ce:	e008      	b.n	80023e2 <HAL_ADC_ConfigChannel+0x662>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023d4:	f043 0220 	orr.w	r2, r3, #32
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2200      	movs	r2, #0
 80023e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80023ea:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3784      	adds	r7, #132	; 0x84
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd90      	pop	{r4, r7, pc}
 80023f6:	bf00      	nop
 80023f8:	40022000 	.word	0x40022000
 80023fc:	40022100 	.word	0x40022100
 8002400:	40022300 	.word	0x40022300
 8002404:	58026300 	.word	0x58026300
 8002408:	58026000 	.word	0x58026000
 800240c:	cb840000 	.word	0xcb840000
 8002410:	24000000 	.word	0x24000000
 8002414:	053e2d63 	.word	0x053e2d63
 8002418:	c7520000 	.word	0xc7520000
 800241c:	cfb80000 	.word	0xcfb80000

08002420 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b084      	sub	sp, #16
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4618      	mov	r0, r3
 800242e:	f7ff f9df 	bl	80017f0 <LL_ADC_IsEnabled>
 8002432:	4603      	mov	r3, r0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d16e      	bne.n	8002516 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	689a      	ldr	r2, [r3, #8]
 800243e:	4b38      	ldr	r3, [pc, #224]	; (8002520 <ADC_Enable+0x100>)
 8002440:	4013      	ands	r3, r2
 8002442:	2b00      	cmp	r3, #0
 8002444:	d00d      	beq.n	8002462 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800244a:	f043 0210 	orr.w	r2, r3, #16
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002456:	f043 0201 	orr.w	r2, r3, #1
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800245e:	2301      	movs	r3, #1
 8002460:	e05a      	b.n	8002518 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4618      	mov	r0, r3
 8002468:	f7ff f9ae 	bl	80017c8 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800246c:	f7fe ffea 	bl	8001444 <HAL_GetTick>
 8002470:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a2b      	ldr	r2, [pc, #172]	; (8002524 <ADC_Enable+0x104>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d004      	beq.n	8002486 <ADC_Enable+0x66>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a29      	ldr	r2, [pc, #164]	; (8002528 <ADC_Enable+0x108>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d101      	bne.n	800248a <ADC_Enable+0x6a>
 8002486:	4b29      	ldr	r3, [pc, #164]	; (800252c <ADC_Enable+0x10c>)
 8002488:	e000      	b.n	800248c <ADC_Enable+0x6c>
 800248a:	4b29      	ldr	r3, [pc, #164]	; (8002530 <ADC_Enable+0x110>)
 800248c:	4618      	mov	r0, r3
 800248e:	f7ff f93f 	bl	8001710 <LL_ADC_GetMultimode>
 8002492:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a23      	ldr	r2, [pc, #140]	; (8002528 <ADC_Enable+0x108>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d002      	beq.n	80024a4 <ADC_Enable+0x84>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	e000      	b.n	80024a6 <ADC_Enable+0x86>
 80024a4:	4b1f      	ldr	r3, [pc, #124]	; (8002524 <ADC_Enable+0x104>)
 80024a6:	687a      	ldr	r2, [r7, #4]
 80024a8:	6812      	ldr	r2, [r2, #0]
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d02c      	beq.n	8002508 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d130      	bne.n	8002516 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80024b4:	e028      	b.n	8002508 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4618      	mov	r0, r3
 80024bc:	f7ff f998 	bl	80017f0 <LL_ADC_IsEnabled>
 80024c0:	4603      	mov	r3, r0
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d104      	bne.n	80024d0 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4618      	mov	r0, r3
 80024cc:	f7ff f97c 	bl	80017c8 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80024d0:	f7fe ffb8 	bl	8001444 <HAL_GetTick>
 80024d4:	4602      	mov	r2, r0
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	1ad3      	subs	r3, r2, r3
 80024da:	2b02      	cmp	r3, #2
 80024dc:	d914      	bls.n	8002508 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f003 0301 	and.w	r3, r3, #1
 80024e8:	2b01      	cmp	r3, #1
 80024ea:	d00d      	beq.n	8002508 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024f0:	f043 0210 	orr.w	r2, r3, #16
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024fc:	f043 0201 	orr.w	r2, r3, #1
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	659a      	str	r2, [r3, #88]	; 0x58

            return HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	e007      	b.n	8002518 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f003 0301 	and.w	r3, r3, #1
 8002512:	2b01      	cmp	r3, #1
 8002514:	d1cf      	bne.n	80024b6 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002516:	2300      	movs	r3, #0
}
 8002518:	4618      	mov	r0, r3
 800251a:	3710      	adds	r7, #16
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}
 8002520:	8000003f 	.word	0x8000003f
 8002524:	40022000 	.word	0x40022000
 8002528:	40022100 	.word	0x40022100
 800252c:	40022300 	.word	0x40022300
 8002530:	58026300 	.word	0x58026300

08002534 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b084      	sub	sp, #16
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002540:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002546:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800254a:	2b00      	cmp	r3, #0
 800254c:	d14b      	bne.n	80025e6 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002552:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f003 0308 	and.w	r3, r3, #8
 8002564:	2b00      	cmp	r3, #0
 8002566:	d021      	beq.n	80025ac <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4618      	mov	r0, r3
 800256e:	f7ff f82d 	bl	80015cc <LL_ADC_REG_IsTriggerSourceSWStart>
 8002572:	4603      	mov	r3, r0
 8002574:	2b00      	cmp	r3, #0
 8002576:	d032      	beq.n	80025de <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	68db      	ldr	r3, [r3, #12]
 800257e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002582:	2b00      	cmp	r3, #0
 8002584:	d12b      	bne.n	80025de <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800258a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002596:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800259a:	2b00      	cmp	r3, #0
 800259c:	d11f      	bne.n	80025de <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025a2:	f043 0201 	orr.w	r2, r3, #1
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	655a      	str	r2, [r3, #84]	; 0x54
 80025aa:	e018      	b.n	80025de <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	68db      	ldr	r3, [r3, #12]
 80025b2:	f003 0303 	and.w	r3, r3, #3
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d111      	bne.n	80025de <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025be:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d105      	bne.n	80025de <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025d6:	f043 0201 	orr.w	r2, r3, #1
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80025de:	68f8      	ldr	r0, [r7, #12]
 80025e0:	f7fe fbd8 	bl	8000d94 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80025e4:	e00e      	b.n	8002604 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025ea:	f003 0310 	and.w	r3, r3, #16
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d003      	beq.n	80025fa <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80025f2:	68f8      	ldr	r0, [r7, #12]
 80025f4:	f7ff fbba 	bl	8001d6c <HAL_ADC_ErrorCallback>
}
 80025f8:	e004      	b.n	8002604 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002600:	6878      	ldr	r0, [r7, #4]
 8002602:	4798      	blx	r3
}
 8002604:	bf00      	nop
 8002606:	3710      	adds	r7, #16
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}

0800260c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b084      	sub	sp, #16
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002618:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800261a:	68f8      	ldr	r0, [r7, #12]
 800261c:	f7ff fb9c 	bl	8001d58 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002620:	bf00      	nop
 8002622:	3710      	adds	r7, #16
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}

08002628 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b084      	sub	sp, #16
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002634:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800263a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002646:	f043 0204 	orr.w	r2, r3, #4
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800264e:	68f8      	ldr	r0, [r7, #12]
 8002650:	f7ff fb8c 	bl	8001d6c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002654:	bf00      	nop
 8002656:	3710      	adds	r7, #16
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}

0800265c <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b084      	sub	sp, #16
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a7a      	ldr	r2, [pc, #488]	; (8002854 <ADC_ConfigureBoostMode+0x1f8>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d004      	beq.n	8002678 <ADC_ConfigureBoostMode+0x1c>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4a79      	ldr	r2, [pc, #484]	; (8002858 <ADC_ConfigureBoostMode+0x1fc>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d109      	bne.n	800268c <ADC_ConfigureBoostMode+0x30>
 8002678:	4b78      	ldr	r3, [pc, #480]	; (800285c <ADC_ConfigureBoostMode+0x200>)
 800267a:	689b      	ldr	r3, [r3, #8]
 800267c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002680:	2b00      	cmp	r3, #0
 8002682:	bf14      	ite	ne
 8002684:	2301      	movne	r3, #1
 8002686:	2300      	moveq	r3, #0
 8002688:	b2db      	uxtb	r3, r3
 800268a:	e008      	b.n	800269e <ADC_ConfigureBoostMode+0x42>
 800268c:	4b74      	ldr	r3, [pc, #464]	; (8002860 <ADC_ConfigureBoostMode+0x204>)
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002694:	2b00      	cmp	r3, #0
 8002696:	bf14      	ite	ne
 8002698:	2301      	movne	r3, #1
 800269a:	2300      	moveq	r3, #0
 800269c:	b2db      	uxtb	r3, r3
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d01c      	beq.n	80026dc <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80026a2:	f004 fac5 	bl	8006c30 <HAL_RCC_GetHCLKFreq>
 80026a6:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80026b0:	d010      	beq.n	80026d4 <ADC_ConfigureBoostMode+0x78>
 80026b2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80026b6:	d873      	bhi.n	80027a0 <ADC_ConfigureBoostMode+0x144>
 80026b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026bc:	d002      	beq.n	80026c4 <ADC_ConfigureBoostMode+0x68>
 80026be:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80026c2:	d16d      	bne.n	80027a0 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	0c1b      	lsrs	r3, r3, #16
 80026ca:	68fa      	ldr	r2, [r7, #12]
 80026cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80026d0:	60fb      	str	r3, [r7, #12]
        break;
 80026d2:	e068      	b.n	80027a6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	089b      	lsrs	r3, r3, #2
 80026d8:	60fb      	str	r3, [r7, #12]
        break;
 80026da:	e064      	b.n	80027a6 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80026dc:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80026e0:	f04f 0100 	mov.w	r1, #0
 80026e4:	f005 fd0a 	bl	80080fc <HAL_RCCEx_GetPeriphCLKFreq>
 80026e8:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 80026f2:	d051      	beq.n	8002798 <ADC_ConfigureBoostMode+0x13c>
 80026f4:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 80026f8:	d854      	bhi.n	80027a4 <ADC_ConfigureBoostMode+0x148>
 80026fa:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 80026fe:	d047      	beq.n	8002790 <ADC_ConfigureBoostMode+0x134>
 8002700:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8002704:	d84e      	bhi.n	80027a4 <ADC_ConfigureBoostMode+0x148>
 8002706:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 800270a:	d03d      	beq.n	8002788 <ADC_ConfigureBoostMode+0x12c>
 800270c:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8002710:	d848      	bhi.n	80027a4 <ADC_ConfigureBoostMode+0x148>
 8002712:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002716:	d033      	beq.n	8002780 <ADC_ConfigureBoostMode+0x124>
 8002718:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800271c:	d842      	bhi.n	80027a4 <ADC_ConfigureBoostMode+0x148>
 800271e:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8002722:	d029      	beq.n	8002778 <ADC_ConfigureBoostMode+0x11c>
 8002724:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8002728:	d83c      	bhi.n	80027a4 <ADC_ConfigureBoostMode+0x148>
 800272a:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 800272e:	d01a      	beq.n	8002766 <ADC_ConfigureBoostMode+0x10a>
 8002730:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8002734:	d836      	bhi.n	80027a4 <ADC_ConfigureBoostMode+0x148>
 8002736:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 800273a:	d014      	beq.n	8002766 <ADC_ConfigureBoostMode+0x10a>
 800273c:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8002740:	d830      	bhi.n	80027a4 <ADC_ConfigureBoostMode+0x148>
 8002742:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002746:	d00e      	beq.n	8002766 <ADC_ConfigureBoostMode+0x10a>
 8002748:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800274c:	d82a      	bhi.n	80027a4 <ADC_ConfigureBoostMode+0x148>
 800274e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002752:	d008      	beq.n	8002766 <ADC_ConfigureBoostMode+0x10a>
 8002754:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002758:	d824      	bhi.n	80027a4 <ADC_ConfigureBoostMode+0x148>
 800275a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800275e:	d002      	beq.n	8002766 <ADC_ConfigureBoostMode+0x10a>
 8002760:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002764:	d11e      	bne.n	80027a4 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	0c9b      	lsrs	r3, r3, #18
 800276c:	005b      	lsls	r3, r3, #1
 800276e:	68fa      	ldr	r2, [r7, #12]
 8002770:	fbb2 f3f3 	udiv	r3, r2, r3
 8002774:	60fb      	str	r3, [r7, #12]
        break;
 8002776:	e016      	b.n	80027a6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	091b      	lsrs	r3, r3, #4
 800277c:	60fb      	str	r3, [r7, #12]
        break;
 800277e:	e012      	b.n	80027a6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	095b      	lsrs	r3, r3, #5
 8002784:	60fb      	str	r3, [r7, #12]
        break;
 8002786:	e00e      	b.n	80027a6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	099b      	lsrs	r3, r3, #6
 800278c:	60fb      	str	r3, [r7, #12]
        break;
 800278e:	e00a      	b.n	80027a6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	09db      	lsrs	r3, r3, #7
 8002794:	60fb      	str	r3, [r7, #12]
        break;
 8002796:	e006      	b.n	80027a6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	0a1b      	lsrs	r3, r3, #8
 800279c:	60fb      	str	r3, [r7, #12]
        break;
 800279e:	e002      	b.n	80027a6 <ADC_ConfigureBoostMode+0x14a>
        break;
 80027a0:	bf00      	nop
 80027a2:	e000      	b.n	80027a6 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80027a4:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80027a6:	f7fe fe7d 	bl	80014a4 <HAL_GetREVID>
 80027aa:	4603      	mov	r3, r0
 80027ac:	f241 0203 	movw	r2, #4099	; 0x1003
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d815      	bhi.n	80027e0 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	4a2b      	ldr	r2, [pc, #172]	; (8002864 <ADC_ConfigureBoostMode+0x208>)
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d908      	bls.n	80027ce <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	689a      	ldr	r2, [r3, #8]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80027ca:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80027cc:	e03e      	b.n	800284c <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	689a      	ldr	r2, [r3, #8]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80027dc:	609a      	str	r2, [r3, #8]
}
 80027de:	e035      	b.n	800284c <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	085b      	lsrs	r3, r3, #1
 80027e4:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	4a1f      	ldr	r2, [pc, #124]	; (8002868 <ADC_ConfigureBoostMode+0x20c>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d808      	bhi.n	8002800 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	689a      	ldr	r2, [r3, #8]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80027fc:	609a      	str	r2, [r3, #8]
}
 80027fe:	e025      	b.n	800284c <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	4a1a      	ldr	r2, [pc, #104]	; (800286c <ADC_ConfigureBoostMode+0x210>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d80a      	bhi.n	800281e <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800281a:	609a      	str	r2, [r3, #8]
}
 800281c:	e016      	b.n	800284c <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	4a13      	ldr	r2, [pc, #76]	; (8002870 <ADC_ConfigureBoostMode+0x214>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d80a      	bhi.n	800283c <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002838:	609a      	str	r2, [r3, #8]
}
 800283a:	e007      	b.n	800284c <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	689a      	ldr	r2, [r3, #8]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800284a:	609a      	str	r2, [r3, #8]
}
 800284c:	bf00      	nop
 800284e:	3710      	adds	r7, #16
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}
 8002854:	40022000 	.word	0x40022000
 8002858:	40022100 	.word	0x40022100
 800285c:	40022300 	.word	0x40022300
 8002860:	58026300 	.word	0x58026300
 8002864:	01312d00 	.word	0x01312d00
 8002868:	005f5e10 	.word	0x005f5e10
 800286c:	00bebc20 	.word	0x00bebc20
 8002870:	017d7840 	.word	0x017d7840

08002874 <LL_ADC_IsEnabled>:
{
 8002874:	b480      	push	{r7}
 8002876:	b083      	sub	sp, #12
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	f003 0301 	and.w	r3, r3, #1
 8002884:	2b01      	cmp	r3, #1
 8002886:	d101      	bne.n	800288c <LL_ADC_IsEnabled+0x18>
 8002888:	2301      	movs	r3, #1
 800288a:	e000      	b.n	800288e <LL_ADC_IsEnabled+0x1a>
 800288c:	2300      	movs	r3, #0
}
 800288e:	4618      	mov	r0, r3
 8002890:	370c      	adds	r7, #12
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr

0800289a <LL_ADC_REG_IsConversionOngoing>:
{
 800289a:	b480      	push	{r7}
 800289c:	b083      	sub	sp, #12
 800289e:	af00      	add	r7, sp, #0
 80028a0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	f003 0304 	and.w	r3, r3, #4
 80028aa:	2b04      	cmp	r3, #4
 80028ac:	d101      	bne.n	80028b2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80028ae:	2301      	movs	r3, #1
 80028b0:	e000      	b.n	80028b4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80028b2:	2300      	movs	r3, #0
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	370c      	adds	r7, #12
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr

080028c0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80028c0:	b590      	push	{r4, r7, lr}
 80028c2:	b09f      	sub	sp, #124	; 0x7c
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
 80028c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028ca:	2300      	movs	r3, #0
 80028cc:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80028d6:	2b01      	cmp	r3, #1
 80028d8:	d101      	bne.n	80028de <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80028da:	2302      	movs	r3, #2
 80028dc:	e0be      	b.n	8002a5c <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2201      	movs	r2, #1
 80028e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80028e6:	2300      	movs	r3, #0
 80028e8:	65fb      	str	r3, [r7, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80028ea:	2300      	movs	r3, #0
 80028ec:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a5c      	ldr	r2, [pc, #368]	; (8002a64 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d102      	bne.n	80028fe <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80028f8:	4b5b      	ldr	r3, [pc, #364]	; (8002a68 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80028fa:	60bb      	str	r3, [r7, #8]
 80028fc:	e001      	b.n	8002902 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80028fe:	2300      	movs	r3, #0
 8002900:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8002902:	68bb      	ldr	r3, [r7, #8]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d10b      	bne.n	8002920 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800290c:	f043 0220 	orr.w	r2, r3, #32
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2200      	movs	r2, #0
 8002918:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 800291c:	2301      	movs	r3, #1
 800291e:	e09d      	b.n	8002a5c <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	4618      	mov	r0, r3
 8002924:	f7ff ffb9 	bl	800289a <LL_ADC_REG_IsConversionOngoing>
 8002928:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4618      	mov	r0, r3
 8002930:	f7ff ffb3 	bl	800289a <LL_ADC_REG_IsConversionOngoing>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d17f      	bne.n	8002a3a <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800293a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800293c:	2b00      	cmp	r3, #0
 800293e:	d17c      	bne.n	8002a3a <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a47      	ldr	r2, [pc, #284]	; (8002a64 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d004      	beq.n	8002954 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a46      	ldr	r2, [pc, #280]	; (8002a68 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d101      	bne.n	8002958 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8002954:	4b45      	ldr	r3, [pc, #276]	; (8002a6c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8002956:	e000      	b.n	800295a <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8002958:	4b45      	ldr	r3, [pc, #276]	; (8002a70 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800295a:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d039      	beq.n	80029d8 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8002964:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002966:	689b      	ldr	r3, [r3, #8]
 8002968:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	431a      	orrs	r2, r3
 8002972:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002974:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4a3a      	ldr	r2, [pc, #232]	; (8002a64 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800297c:	4293      	cmp	r3, r2
 800297e:	d004      	beq.n	800298a <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4a38      	ldr	r2, [pc, #224]	; (8002a68 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002986:	4293      	cmp	r3, r2
 8002988:	d10e      	bne.n	80029a8 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800298a:	4836      	ldr	r0, [pc, #216]	; (8002a64 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800298c:	f7ff ff72 	bl	8002874 <LL_ADC_IsEnabled>
 8002990:	4604      	mov	r4, r0
 8002992:	4835      	ldr	r0, [pc, #212]	; (8002a68 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002994:	f7ff ff6e 	bl	8002874 <LL_ADC_IsEnabled>
 8002998:	4603      	mov	r3, r0
 800299a:	4323      	orrs	r3, r4
 800299c:	2b00      	cmp	r3, #0
 800299e:	bf0c      	ite	eq
 80029a0:	2301      	moveq	r3, #1
 80029a2:	2300      	movne	r3, #0
 80029a4:	b2db      	uxtb	r3, r3
 80029a6:	e008      	b.n	80029ba <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 80029a8:	4832      	ldr	r0, [pc, #200]	; (8002a74 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80029aa:	f7ff ff63 	bl	8002874 <LL_ADC_IsEnabled>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	bf0c      	ite	eq
 80029b4:	2301      	moveq	r3, #1
 80029b6:	2300      	movne	r3, #0
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d047      	beq.n	8002a4e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80029be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029c0:	689a      	ldr	r2, [r3, #8]
 80029c2:	4b2d      	ldr	r3, [pc, #180]	; (8002a78 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80029c4:	4013      	ands	r3, r2
 80029c6:	683a      	ldr	r2, [r7, #0]
 80029c8:	6811      	ldr	r1, [r2, #0]
 80029ca:	683a      	ldr	r2, [r7, #0]
 80029cc:	6892      	ldr	r2, [r2, #8]
 80029ce:	430a      	orrs	r2, r1
 80029d0:	431a      	orrs	r2, r3
 80029d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029d4:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80029d6:	e03a      	b.n	8002a4e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80029d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029da:	689b      	ldr	r3, [r3, #8]
 80029dc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80029e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029e2:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a1e      	ldr	r2, [pc, #120]	; (8002a64 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d004      	beq.n	80029f8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a1d      	ldr	r2, [pc, #116]	; (8002a68 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d10e      	bne.n	8002a16 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 80029f8:	481a      	ldr	r0, [pc, #104]	; (8002a64 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80029fa:	f7ff ff3b 	bl	8002874 <LL_ADC_IsEnabled>
 80029fe:	4604      	mov	r4, r0
 8002a00:	4819      	ldr	r0, [pc, #100]	; (8002a68 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002a02:	f7ff ff37 	bl	8002874 <LL_ADC_IsEnabled>
 8002a06:	4603      	mov	r3, r0
 8002a08:	4323      	orrs	r3, r4
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	bf0c      	ite	eq
 8002a0e:	2301      	moveq	r3, #1
 8002a10:	2300      	movne	r3, #0
 8002a12:	b2db      	uxtb	r3, r3
 8002a14:	e008      	b.n	8002a28 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8002a16:	4817      	ldr	r0, [pc, #92]	; (8002a74 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8002a18:	f7ff ff2c 	bl	8002874 <LL_ADC_IsEnabled>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	bf0c      	ite	eq
 8002a22:	2301      	moveq	r3, #1
 8002a24:	2300      	movne	r3, #0
 8002a26:	b2db      	uxtb	r3, r3
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d010      	beq.n	8002a4e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002a2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a2e:	689a      	ldr	r2, [r3, #8]
 8002a30:	4b11      	ldr	r3, [pc, #68]	; (8002a78 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8002a32:	4013      	ands	r3, r2
 8002a34:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002a36:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002a38:	e009      	b.n	8002a4e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a3e:	f043 0220 	orr.w	r2, r3, #32
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
 8002a48:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8002a4c:	e000      	b.n	8002a50 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002a4e:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2200      	movs	r2, #0
 8002a54:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002a58:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	377c      	adds	r7, #124	; 0x7c
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd90      	pop	{r4, r7, pc}
 8002a64:	40022000 	.word	0x40022000
 8002a68:	40022100 	.word	0x40022100
 8002a6c:	40022300 	.word	0x40022300
 8002a70:	58026300 	.word	0x58026300
 8002a74:	58026000 	.word	0x58026000
 8002a78:	fffff0e0 	.word	0xfffff0e0

08002a7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b085      	sub	sp, #20
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	f003 0307 	and.w	r3, r3, #7
 8002a8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a8c:	4b0b      	ldr	r3, [pc, #44]	; (8002abc <__NVIC_SetPriorityGrouping+0x40>)
 8002a8e:	68db      	ldr	r3, [r3, #12]
 8002a90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a92:	68ba      	ldr	r2, [r7, #8]
 8002a94:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a98:	4013      	ands	r3, r2
 8002a9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002aa0:	68bb      	ldr	r3, [r7, #8]
 8002aa2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002aa4:	4b06      	ldr	r3, [pc, #24]	; (8002ac0 <__NVIC_SetPriorityGrouping+0x44>)
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002aaa:	4a04      	ldr	r2, [pc, #16]	; (8002abc <__NVIC_SetPriorityGrouping+0x40>)
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	60d3      	str	r3, [r2, #12]
}
 8002ab0:	bf00      	nop
 8002ab2:	3714      	adds	r7, #20
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr
 8002abc:	e000ed00 	.word	0xe000ed00
 8002ac0:	05fa0000 	.word	0x05fa0000

08002ac4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ac8:	4b04      	ldr	r3, [pc, #16]	; (8002adc <__NVIC_GetPriorityGrouping+0x18>)
 8002aca:	68db      	ldr	r3, [r3, #12]
 8002acc:	0a1b      	lsrs	r3, r3, #8
 8002ace:	f003 0307 	and.w	r3, r3, #7
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr
 8002adc:	e000ed00 	.word	0xe000ed00

08002ae0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b083      	sub	sp, #12
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002aea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	db0b      	blt.n	8002b0a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002af2:	88fb      	ldrh	r3, [r7, #6]
 8002af4:	f003 021f 	and.w	r2, r3, #31
 8002af8:	4907      	ldr	r1, [pc, #28]	; (8002b18 <__NVIC_EnableIRQ+0x38>)
 8002afa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002afe:	095b      	lsrs	r3, r3, #5
 8002b00:	2001      	movs	r0, #1
 8002b02:	fa00 f202 	lsl.w	r2, r0, r2
 8002b06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002b0a:	bf00      	nop
 8002b0c:	370c      	adds	r7, #12
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b14:	4770      	bx	lr
 8002b16:	bf00      	nop
 8002b18:	e000e100 	.word	0xe000e100

08002b1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b083      	sub	sp, #12
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	4603      	mov	r3, r0
 8002b24:	6039      	str	r1, [r7, #0]
 8002b26:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002b28:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	db0a      	blt.n	8002b46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	b2da      	uxtb	r2, r3
 8002b34:	490c      	ldr	r1, [pc, #48]	; (8002b68 <__NVIC_SetPriority+0x4c>)
 8002b36:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002b3a:	0112      	lsls	r2, r2, #4
 8002b3c:	b2d2      	uxtb	r2, r2
 8002b3e:	440b      	add	r3, r1
 8002b40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b44:	e00a      	b.n	8002b5c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	b2da      	uxtb	r2, r3
 8002b4a:	4908      	ldr	r1, [pc, #32]	; (8002b6c <__NVIC_SetPriority+0x50>)
 8002b4c:	88fb      	ldrh	r3, [r7, #6]
 8002b4e:	f003 030f 	and.w	r3, r3, #15
 8002b52:	3b04      	subs	r3, #4
 8002b54:	0112      	lsls	r2, r2, #4
 8002b56:	b2d2      	uxtb	r2, r2
 8002b58:	440b      	add	r3, r1
 8002b5a:	761a      	strb	r2, [r3, #24]
}
 8002b5c:	bf00      	nop
 8002b5e:	370c      	adds	r7, #12
 8002b60:	46bd      	mov	sp, r7
 8002b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b66:	4770      	bx	lr
 8002b68:	e000e100 	.word	0xe000e100
 8002b6c:	e000ed00 	.word	0xe000ed00

08002b70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b089      	sub	sp, #36	; 0x24
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	60f8      	str	r0, [r7, #12]
 8002b78:	60b9      	str	r1, [r7, #8]
 8002b7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	f003 0307 	and.w	r3, r3, #7
 8002b82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b84:	69fb      	ldr	r3, [r7, #28]
 8002b86:	f1c3 0307 	rsb	r3, r3, #7
 8002b8a:	2b04      	cmp	r3, #4
 8002b8c:	bf28      	it	cs
 8002b8e:	2304      	movcs	r3, #4
 8002b90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b92:	69fb      	ldr	r3, [r7, #28]
 8002b94:	3304      	adds	r3, #4
 8002b96:	2b06      	cmp	r3, #6
 8002b98:	d902      	bls.n	8002ba0 <NVIC_EncodePriority+0x30>
 8002b9a:	69fb      	ldr	r3, [r7, #28]
 8002b9c:	3b03      	subs	r3, #3
 8002b9e:	e000      	b.n	8002ba2 <NVIC_EncodePriority+0x32>
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ba4:	f04f 32ff 	mov.w	r2, #4294967295
 8002ba8:	69bb      	ldr	r3, [r7, #24]
 8002baa:	fa02 f303 	lsl.w	r3, r2, r3
 8002bae:	43da      	mvns	r2, r3
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	401a      	ands	r2, r3
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bb8:	f04f 31ff 	mov.w	r1, #4294967295
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	fa01 f303 	lsl.w	r3, r1, r3
 8002bc2:	43d9      	mvns	r1, r3
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bc8:	4313      	orrs	r3, r2
         );
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	3724      	adds	r7, #36	; 0x24
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr
	...

08002bd8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b082      	sub	sp, #8
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	3b01      	subs	r3, #1
 8002be4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002be8:	d301      	bcc.n	8002bee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002bea:	2301      	movs	r3, #1
 8002bec:	e00f      	b.n	8002c0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bee:	4a0a      	ldr	r2, [pc, #40]	; (8002c18 <SysTick_Config+0x40>)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	3b01      	subs	r3, #1
 8002bf4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bf6:	210f      	movs	r1, #15
 8002bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8002bfc:	f7ff ff8e 	bl	8002b1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c00:	4b05      	ldr	r3, [pc, #20]	; (8002c18 <SysTick_Config+0x40>)
 8002c02:	2200      	movs	r2, #0
 8002c04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c06:	4b04      	ldr	r3, [pc, #16]	; (8002c18 <SysTick_Config+0x40>)
 8002c08:	2207      	movs	r2, #7
 8002c0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c0c:	2300      	movs	r3, #0
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	3708      	adds	r7, #8
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	e000e010 	.word	0xe000e010

08002c1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b082      	sub	sp, #8
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c24:	6878      	ldr	r0, [r7, #4]
 8002c26:	f7ff ff29 	bl	8002a7c <__NVIC_SetPriorityGrouping>
}
 8002c2a:	bf00      	nop
 8002c2c:	3708      	adds	r7, #8
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}

08002c32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c32:	b580      	push	{r7, lr}
 8002c34:	b086      	sub	sp, #24
 8002c36:	af00      	add	r7, sp, #0
 8002c38:	4603      	mov	r3, r0
 8002c3a:	60b9      	str	r1, [r7, #8]
 8002c3c:	607a      	str	r2, [r7, #4]
 8002c3e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002c40:	f7ff ff40 	bl	8002ac4 <__NVIC_GetPriorityGrouping>
 8002c44:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c46:	687a      	ldr	r2, [r7, #4]
 8002c48:	68b9      	ldr	r1, [r7, #8]
 8002c4a:	6978      	ldr	r0, [r7, #20]
 8002c4c:	f7ff ff90 	bl	8002b70 <NVIC_EncodePriority>
 8002c50:	4602      	mov	r2, r0
 8002c52:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002c56:	4611      	mov	r1, r2
 8002c58:	4618      	mov	r0, r3
 8002c5a:	f7ff ff5f 	bl	8002b1c <__NVIC_SetPriority>
}
 8002c5e:	bf00      	nop
 8002c60:	3718      	adds	r7, #24
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}

08002c66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c66:	b580      	push	{r7, lr}
 8002c68:	b082      	sub	sp, #8
 8002c6a:	af00      	add	r7, sp, #0
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c70:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c74:	4618      	mov	r0, r3
 8002c76:	f7ff ff33 	bl	8002ae0 <__NVIC_EnableIRQ>
}
 8002c7a:	bf00      	nop
 8002c7c:	3708      	adds	r7, #8
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}

08002c82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c82:	b580      	push	{r7, lr}
 8002c84:	b082      	sub	sp, #8
 8002c86:	af00      	add	r7, sp, #0
 8002c88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c8a:	6878      	ldr	r0, [r7, #4]
 8002c8c:	f7ff ffa4 	bl	8002bd8 <SysTick_Config>
 8002c90:	4603      	mov	r3, r0
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	3708      	adds	r7, #8
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
	...

08002c9c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b086      	sub	sp, #24
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8002ca4:	f7fe fbce 	bl	8001444 <HAL_GetTick>
 8002ca8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d101      	bne.n	8002cb4 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e316      	b.n	80032e2 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a66      	ldr	r2, [pc, #408]	; (8002e54 <HAL_DMA_Init+0x1b8>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d04a      	beq.n	8002d54 <HAL_DMA_Init+0xb8>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a65      	ldr	r2, [pc, #404]	; (8002e58 <HAL_DMA_Init+0x1bc>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d045      	beq.n	8002d54 <HAL_DMA_Init+0xb8>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a63      	ldr	r2, [pc, #396]	; (8002e5c <HAL_DMA_Init+0x1c0>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d040      	beq.n	8002d54 <HAL_DMA_Init+0xb8>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a62      	ldr	r2, [pc, #392]	; (8002e60 <HAL_DMA_Init+0x1c4>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d03b      	beq.n	8002d54 <HAL_DMA_Init+0xb8>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a60      	ldr	r2, [pc, #384]	; (8002e64 <HAL_DMA_Init+0x1c8>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d036      	beq.n	8002d54 <HAL_DMA_Init+0xb8>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a5f      	ldr	r2, [pc, #380]	; (8002e68 <HAL_DMA_Init+0x1cc>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d031      	beq.n	8002d54 <HAL_DMA_Init+0xb8>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a5d      	ldr	r2, [pc, #372]	; (8002e6c <HAL_DMA_Init+0x1d0>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d02c      	beq.n	8002d54 <HAL_DMA_Init+0xb8>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a5c      	ldr	r2, [pc, #368]	; (8002e70 <HAL_DMA_Init+0x1d4>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d027      	beq.n	8002d54 <HAL_DMA_Init+0xb8>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a5a      	ldr	r2, [pc, #360]	; (8002e74 <HAL_DMA_Init+0x1d8>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d022      	beq.n	8002d54 <HAL_DMA_Init+0xb8>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4a59      	ldr	r2, [pc, #356]	; (8002e78 <HAL_DMA_Init+0x1dc>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d01d      	beq.n	8002d54 <HAL_DMA_Init+0xb8>
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a57      	ldr	r2, [pc, #348]	; (8002e7c <HAL_DMA_Init+0x1e0>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d018      	beq.n	8002d54 <HAL_DMA_Init+0xb8>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4a56      	ldr	r2, [pc, #344]	; (8002e80 <HAL_DMA_Init+0x1e4>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d013      	beq.n	8002d54 <HAL_DMA_Init+0xb8>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a54      	ldr	r2, [pc, #336]	; (8002e84 <HAL_DMA_Init+0x1e8>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d00e      	beq.n	8002d54 <HAL_DMA_Init+0xb8>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a53      	ldr	r2, [pc, #332]	; (8002e88 <HAL_DMA_Init+0x1ec>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d009      	beq.n	8002d54 <HAL_DMA_Init+0xb8>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a51      	ldr	r2, [pc, #324]	; (8002e8c <HAL_DMA_Init+0x1f0>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d004      	beq.n	8002d54 <HAL_DMA_Init+0xb8>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	4a50      	ldr	r2, [pc, #320]	; (8002e90 <HAL_DMA_Init+0x1f4>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d101      	bne.n	8002d58 <HAL_DMA_Init+0xbc>
 8002d54:	2301      	movs	r3, #1
 8002d56:	e000      	b.n	8002d5a <HAL_DMA_Init+0xbe>
 8002d58:	2300      	movs	r3, #0
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	f000 813b 	beq.w	8002fd6 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2202      	movs	r2, #2
 8002d64:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a37      	ldr	r2, [pc, #220]	; (8002e54 <HAL_DMA_Init+0x1b8>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d04a      	beq.n	8002e10 <HAL_DMA_Init+0x174>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a36      	ldr	r2, [pc, #216]	; (8002e58 <HAL_DMA_Init+0x1bc>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d045      	beq.n	8002e10 <HAL_DMA_Init+0x174>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a34      	ldr	r2, [pc, #208]	; (8002e5c <HAL_DMA_Init+0x1c0>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d040      	beq.n	8002e10 <HAL_DMA_Init+0x174>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4a33      	ldr	r2, [pc, #204]	; (8002e60 <HAL_DMA_Init+0x1c4>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d03b      	beq.n	8002e10 <HAL_DMA_Init+0x174>
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4a31      	ldr	r2, [pc, #196]	; (8002e64 <HAL_DMA_Init+0x1c8>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d036      	beq.n	8002e10 <HAL_DMA_Init+0x174>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4a30      	ldr	r2, [pc, #192]	; (8002e68 <HAL_DMA_Init+0x1cc>)
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d031      	beq.n	8002e10 <HAL_DMA_Init+0x174>
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a2e      	ldr	r2, [pc, #184]	; (8002e6c <HAL_DMA_Init+0x1d0>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d02c      	beq.n	8002e10 <HAL_DMA_Init+0x174>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a2d      	ldr	r2, [pc, #180]	; (8002e70 <HAL_DMA_Init+0x1d4>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d027      	beq.n	8002e10 <HAL_DMA_Init+0x174>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a2b      	ldr	r2, [pc, #172]	; (8002e74 <HAL_DMA_Init+0x1d8>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d022      	beq.n	8002e10 <HAL_DMA_Init+0x174>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4a2a      	ldr	r2, [pc, #168]	; (8002e78 <HAL_DMA_Init+0x1dc>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d01d      	beq.n	8002e10 <HAL_DMA_Init+0x174>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a28      	ldr	r2, [pc, #160]	; (8002e7c <HAL_DMA_Init+0x1e0>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d018      	beq.n	8002e10 <HAL_DMA_Init+0x174>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4a27      	ldr	r2, [pc, #156]	; (8002e80 <HAL_DMA_Init+0x1e4>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d013      	beq.n	8002e10 <HAL_DMA_Init+0x174>
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a25      	ldr	r2, [pc, #148]	; (8002e84 <HAL_DMA_Init+0x1e8>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d00e      	beq.n	8002e10 <HAL_DMA_Init+0x174>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4a24      	ldr	r2, [pc, #144]	; (8002e88 <HAL_DMA_Init+0x1ec>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d009      	beq.n	8002e10 <HAL_DMA_Init+0x174>
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a22      	ldr	r2, [pc, #136]	; (8002e8c <HAL_DMA_Init+0x1f0>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d004      	beq.n	8002e10 <HAL_DMA_Init+0x174>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	4a21      	ldr	r2, [pc, #132]	; (8002e90 <HAL_DMA_Init+0x1f4>)
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d108      	bne.n	8002e22 <HAL_DMA_Init+0x186>
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	681a      	ldr	r2, [r3, #0]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f022 0201 	bic.w	r2, r2, #1
 8002e1e:	601a      	str	r2, [r3, #0]
 8002e20:	e007      	b.n	8002e32 <HAL_DMA_Init+0x196>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	681a      	ldr	r2, [r3, #0]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f022 0201 	bic.w	r2, r2, #1
 8002e30:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002e32:	e02f      	b.n	8002e94 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e34:	f7fe fb06 	bl	8001444 <HAL_GetTick>
 8002e38:	4602      	mov	r2, r0
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	1ad3      	subs	r3, r2, r3
 8002e3e:	2b05      	cmp	r3, #5
 8002e40:	d928      	bls.n	8002e94 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2220      	movs	r2, #32
 8002e46:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2203      	movs	r2, #3
 8002e4c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8002e50:	2301      	movs	r3, #1
 8002e52:	e246      	b.n	80032e2 <HAL_DMA_Init+0x646>
 8002e54:	40020010 	.word	0x40020010
 8002e58:	40020028 	.word	0x40020028
 8002e5c:	40020040 	.word	0x40020040
 8002e60:	40020058 	.word	0x40020058
 8002e64:	40020070 	.word	0x40020070
 8002e68:	40020088 	.word	0x40020088
 8002e6c:	400200a0 	.word	0x400200a0
 8002e70:	400200b8 	.word	0x400200b8
 8002e74:	40020410 	.word	0x40020410
 8002e78:	40020428 	.word	0x40020428
 8002e7c:	40020440 	.word	0x40020440
 8002e80:	40020458 	.word	0x40020458
 8002e84:	40020470 	.word	0x40020470
 8002e88:	40020488 	.word	0x40020488
 8002e8c:	400204a0 	.word	0x400204a0
 8002e90:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f003 0301 	and.w	r3, r3, #1
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d1c8      	bne.n	8002e34 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002eaa:	697a      	ldr	r2, [r7, #20]
 8002eac:	4b83      	ldr	r3, [pc, #524]	; (80030bc <HAL_DMA_Init+0x420>)
 8002eae:	4013      	ands	r3, r2
 8002eb0:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8002eba:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	691b      	ldr	r3, [r3, #16]
 8002ec0:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ec6:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	699b      	ldr	r3, [r3, #24]
 8002ecc:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ed2:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6a1b      	ldr	r3, [r3, #32]
 8002ed8:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8002eda:	697a      	ldr	r2, [r7, #20]
 8002edc:	4313      	orrs	r3, r2
 8002ede:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ee4:	2b04      	cmp	r3, #4
 8002ee6:	d107      	bne.n	8002ef8 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	697a      	ldr	r2, [r7, #20]
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8002ef8:	4b71      	ldr	r3, [pc, #452]	; (80030c0 <HAL_DMA_Init+0x424>)
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	4b71      	ldr	r3, [pc, #452]	; (80030c4 <HAL_DMA_Init+0x428>)
 8002efe:	4013      	ands	r3, r2
 8002f00:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002f04:	d328      	bcc.n	8002f58 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	2b28      	cmp	r3, #40	; 0x28
 8002f0c:	d903      	bls.n	8002f16 <HAL_DMA_Init+0x27a>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	2b2e      	cmp	r3, #46	; 0x2e
 8002f14:	d917      	bls.n	8002f46 <HAL_DMA_Init+0x2aa>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	2b3e      	cmp	r3, #62	; 0x3e
 8002f1c:	d903      	bls.n	8002f26 <HAL_DMA_Init+0x28a>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	2b42      	cmp	r3, #66	; 0x42
 8002f24:	d90f      	bls.n	8002f46 <HAL_DMA_Init+0x2aa>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	2b46      	cmp	r3, #70	; 0x46
 8002f2c:	d903      	bls.n	8002f36 <HAL_DMA_Init+0x29a>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	2b48      	cmp	r3, #72	; 0x48
 8002f34:	d907      	bls.n	8002f46 <HAL_DMA_Init+0x2aa>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	2b4e      	cmp	r3, #78	; 0x4e
 8002f3c:	d905      	bls.n	8002f4a <HAL_DMA_Init+0x2ae>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	2b52      	cmp	r3, #82	; 0x52
 8002f44:	d801      	bhi.n	8002f4a <HAL_DMA_Init+0x2ae>
 8002f46:	2301      	movs	r3, #1
 8002f48:	e000      	b.n	8002f4c <HAL_DMA_Init+0x2b0>
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d003      	beq.n	8002f58 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002f56:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	697a      	ldr	r2, [r7, #20]
 8002f5e:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	695b      	ldr	r3, [r3, #20]
 8002f66:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	f023 0307 	bic.w	r3, r3, #7
 8002f6e:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f74:	697a      	ldr	r2, [r7, #20]
 8002f76:	4313      	orrs	r3, r2
 8002f78:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f7e:	2b04      	cmp	r3, #4
 8002f80:	d117      	bne.n	8002fb2 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f86:	697a      	ldr	r2, [r7, #20]
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d00e      	beq.n	8002fb2 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002f94:	6878      	ldr	r0, [r7, #4]
 8002f96:	f002 fb33 	bl	8005600 <DMA_CheckFifoParam>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d008      	beq.n	8002fb2 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2240      	movs	r2, #64	; 0x40
 8002fa4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2201      	movs	r2, #1
 8002faa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e197      	b.n	80032e2 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	697a      	ldr	r2, [r7, #20]
 8002fb8:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f002 fa6e 	bl	800549c <DMA_CalcBaseAndBitshift>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fc8:	f003 031f 	and.w	r3, r3, #31
 8002fcc:	223f      	movs	r2, #63	; 0x3f
 8002fce:	409a      	lsls	r2, r3
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	609a      	str	r2, [r3, #8]
 8002fd4:	e0cd      	b.n	8003172 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a3b      	ldr	r2, [pc, #236]	; (80030c8 <HAL_DMA_Init+0x42c>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d022      	beq.n	8003026 <HAL_DMA_Init+0x38a>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a39      	ldr	r2, [pc, #228]	; (80030cc <HAL_DMA_Init+0x430>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d01d      	beq.n	8003026 <HAL_DMA_Init+0x38a>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a38      	ldr	r2, [pc, #224]	; (80030d0 <HAL_DMA_Init+0x434>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d018      	beq.n	8003026 <HAL_DMA_Init+0x38a>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a36      	ldr	r2, [pc, #216]	; (80030d4 <HAL_DMA_Init+0x438>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d013      	beq.n	8003026 <HAL_DMA_Init+0x38a>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4a35      	ldr	r2, [pc, #212]	; (80030d8 <HAL_DMA_Init+0x43c>)
 8003004:	4293      	cmp	r3, r2
 8003006:	d00e      	beq.n	8003026 <HAL_DMA_Init+0x38a>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a33      	ldr	r2, [pc, #204]	; (80030dc <HAL_DMA_Init+0x440>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d009      	beq.n	8003026 <HAL_DMA_Init+0x38a>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4a32      	ldr	r2, [pc, #200]	; (80030e0 <HAL_DMA_Init+0x444>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d004      	beq.n	8003026 <HAL_DMA_Init+0x38a>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a30      	ldr	r2, [pc, #192]	; (80030e4 <HAL_DMA_Init+0x448>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d101      	bne.n	800302a <HAL_DMA_Init+0x38e>
 8003026:	2301      	movs	r3, #1
 8003028:	e000      	b.n	800302c <HAL_DMA_Init+0x390>
 800302a:	2300      	movs	r3, #0
 800302c:	2b00      	cmp	r3, #0
 800302e:	f000 8097 	beq.w	8003160 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a24      	ldr	r2, [pc, #144]	; (80030c8 <HAL_DMA_Init+0x42c>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d021      	beq.n	8003080 <HAL_DMA_Init+0x3e4>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a22      	ldr	r2, [pc, #136]	; (80030cc <HAL_DMA_Init+0x430>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d01c      	beq.n	8003080 <HAL_DMA_Init+0x3e4>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a21      	ldr	r2, [pc, #132]	; (80030d0 <HAL_DMA_Init+0x434>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d017      	beq.n	8003080 <HAL_DMA_Init+0x3e4>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a1f      	ldr	r2, [pc, #124]	; (80030d4 <HAL_DMA_Init+0x438>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d012      	beq.n	8003080 <HAL_DMA_Init+0x3e4>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a1e      	ldr	r2, [pc, #120]	; (80030d8 <HAL_DMA_Init+0x43c>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d00d      	beq.n	8003080 <HAL_DMA_Init+0x3e4>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a1c      	ldr	r2, [pc, #112]	; (80030dc <HAL_DMA_Init+0x440>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d008      	beq.n	8003080 <HAL_DMA_Init+0x3e4>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a1b      	ldr	r2, [pc, #108]	; (80030e0 <HAL_DMA_Init+0x444>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d003      	beq.n	8003080 <HAL_DMA_Init+0x3e4>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a19      	ldr	r2, [pc, #100]	; (80030e4 <HAL_DMA_Init+0x448>)
 800307e:	4293      	cmp	r3, r2
 8003080:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2202      	movs	r2, #2
 8003086:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2200      	movs	r2, #0
 800308e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800309a:	697a      	ldr	r2, [r7, #20]
 800309c:	4b12      	ldr	r3, [pc, #72]	; (80030e8 <HAL_DMA_Init+0x44c>)
 800309e:	4013      	ands	r3, r2
 80030a0:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	689b      	ldr	r3, [r3, #8]
 80030a6:	2b40      	cmp	r3, #64	; 0x40
 80030a8:	d020      	beq.n	80030ec <HAL_DMA_Init+0x450>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	689b      	ldr	r3, [r3, #8]
 80030ae:	2b80      	cmp	r3, #128	; 0x80
 80030b0:	d102      	bne.n	80030b8 <HAL_DMA_Init+0x41c>
 80030b2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80030b6:	e01a      	b.n	80030ee <HAL_DMA_Init+0x452>
 80030b8:	2300      	movs	r3, #0
 80030ba:	e018      	b.n	80030ee <HAL_DMA_Init+0x452>
 80030bc:	fe10803f 	.word	0xfe10803f
 80030c0:	5c001000 	.word	0x5c001000
 80030c4:	ffff0000 	.word	0xffff0000
 80030c8:	58025408 	.word	0x58025408
 80030cc:	5802541c 	.word	0x5802541c
 80030d0:	58025430 	.word	0x58025430
 80030d4:	58025444 	.word	0x58025444
 80030d8:	58025458 	.word	0x58025458
 80030dc:	5802546c 	.word	0x5802546c
 80030e0:	58025480 	.word	0x58025480
 80030e4:	58025494 	.word	0x58025494
 80030e8:	fffe000f 	.word	0xfffe000f
 80030ec:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80030ee:	687a      	ldr	r2, [r7, #4]
 80030f0:	68d2      	ldr	r2, [r2, #12]
 80030f2:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80030f4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	691b      	ldr	r3, [r3, #16]
 80030fa:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80030fc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	695b      	ldr	r3, [r3, #20]
 8003102:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003104:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	699b      	ldr	r3, [r3, #24]
 800310a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800310c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	69db      	ldr	r3, [r3, #28]
 8003112:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003114:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6a1b      	ldr	r3, [r3, #32]
 800311a:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800311c:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800311e:	697a      	ldr	r2, [r7, #20]
 8003120:	4313      	orrs	r3, r2
 8003122:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	697a      	ldr	r2, [r7, #20]
 800312a:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	461a      	mov	r2, r3
 8003132:	4b6e      	ldr	r3, [pc, #440]	; (80032ec <HAL_DMA_Init+0x650>)
 8003134:	4413      	add	r3, r2
 8003136:	4a6e      	ldr	r2, [pc, #440]	; (80032f0 <HAL_DMA_Init+0x654>)
 8003138:	fba2 2303 	umull	r2, r3, r2, r3
 800313c:	091b      	lsrs	r3, r3, #4
 800313e:	009a      	lsls	r2, r3, #2
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003144:	6878      	ldr	r0, [r7, #4]
 8003146:	f002 f9a9 	bl	800549c <DMA_CalcBaseAndBitshift>
 800314a:	4603      	mov	r3, r0
 800314c:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003152:	f003 031f 	and.w	r3, r3, #31
 8003156:	2201      	movs	r2, #1
 8003158:	409a      	lsls	r2, r3
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	605a      	str	r2, [r3, #4]
 800315e:	e008      	b.n	8003172 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2240      	movs	r2, #64	; 0x40
 8003164:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2203      	movs	r2, #3
 800316a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e0b7      	b.n	80032e2 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a5f      	ldr	r2, [pc, #380]	; (80032f4 <HAL_DMA_Init+0x658>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d072      	beq.n	8003262 <HAL_DMA_Init+0x5c6>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a5d      	ldr	r2, [pc, #372]	; (80032f8 <HAL_DMA_Init+0x65c>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d06d      	beq.n	8003262 <HAL_DMA_Init+0x5c6>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a5c      	ldr	r2, [pc, #368]	; (80032fc <HAL_DMA_Init+0x660>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d068      	beq.n	8003262 <HAL_DMA_Init+0x5c6>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a5a      	ldr	r2, [pc, #360]	; (8003300 <HAL_DMA_Init+0x664>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d063      	beq.n	8003262 <HAL_DMA_Init+0x5c6>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a59      	ldr	r2, [pc, #356]	; (8003304 <HAL_DMA_Init+0x668>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d05e      	beq.n	8003262 <HAL_DMA_Init+0x5c6>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a57      	ldr	r2, [pc, #348]	; (8003308 <HAL_DMA_Init+0x66c>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d059      	beq.n	8003262 <HAL_DMA_Init+0x5c6>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a56      	ldr	r2, [pc, #344]	; (800330c <HAL_DMA_Init+0x670>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d054      	beq.n	8003262 <HAL_DMA_Init+0x5c6>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a54      	ldr	r2, [pc, #336]	; (8003310 <HAL_DMA_Init+0x674>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d04f      	beq.n	8003262 <HAL_DMA_Init+0x5c6>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a53      	ldr	r2, [pc, #332]	; (8003314 <HAL_DMA_Init+0x678>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d04a      	beq.n	8003262 <HAL_DMA_Init+0x5c6>
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a51      	ldr	r2, [pc, #324]	; (8003318 <HAL_DMA_Init+0x67c>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d045      	beq.n	8003262 <HAL_DMA_Init+0x5c6>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a50      	ldr	r2, [pc, #320]	; (800331c <HAL_DMA_Init+0x680>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d040      	beq.n	8003262 <HAL_DMA_Init+0x5c6>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a4e      	ldr	r2, [pc, #312]	; (8003320 <HAL_DMA_Init+0x684>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d03b      	beq.n	8003262 <HAL_DMA_Init+0x5c6>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a4d      	ldr	r2, [pc, #308]	; (8003324 <HAL_DMA_Init+0x688>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d036      	beq.n	8003262 <HAL_DMA_Init+0x5c6>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a4b      	ldr	r2, [pc, #300]	; (8003328 <HAL_DMA_Init+0x68c>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d031      	beq.n	8003262 <HAL_DMA_Init+0x5c6>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a4a      	ldr	r2, [pc, #296]	; (800332c <HAL_DMA_Init+0x690>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d02c      	beq.n	8003262 <HAL_DMA_Init+0x5c6>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a48      	ldr	r2, [pc, #288]	; (8003330 <HAL_DMA_Init+0x694>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d027      	beq.n	8003262 <HAL_DMA_Init+0x5c6>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a47      	ldr	r2, [pc, #284]	; (8003334 <HAL_DMA_Init+0x698>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d022      	beq.n	8003262 <HAL_DMA_Init+0x5c6>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a45      	ldr	r2, [pc, #276]	; (8003338 <HAL_DMA_Init+0x69c>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d01d      	beq.n	8003262 <HAL_DMA_Init+0x5c6>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a44      	ldr	r2, [pc, #272]	; (800333c <HAL_DMA_Init+0x6a0>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d018      	beq.n	8003262 <HAL_DMA_Init+0x5c6>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a42      	ldr	r2, [pc, #264]	; (8003340 <HAL_DMA_Init+0x6a4>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d013      	beq.n	8003262 <HAL_DMA_Init+0x5c6>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4a41      	ldr	r2, [pc, #260]	; (8003344 <HAL_DMA_Init+0x6a8>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d00e      	beq.n	8003262 <HAL_DMA_Init+0x5c6>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a3f      	ldr	r2, [pc, #252]	; (8003348 <HAL_DMA_Init+0x6ac>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d009      	beq.n	8003262 <HAL_DMA_Init+0x5c6>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a3e      	ldr	r2, [pc, #248]	; (800334c <HAL_DMA_Init+0x6b0>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d004      	beq.n	8003262 <HAL_DMA_Init+0x5c6>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a3c      	ldr	r2, [pc, #240]	; (8003350 <HAL_DMA_Init+0x6b4>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d101      	bne.n	8003266 <HAL_DMA_Init+0x5ca>
 8003262:	2301      	movs	r3, #1
 8003264:	e000      	b.n	8003268 <HAL_DMA_Init+0x5cc>
 8003266:	2300      	movs	r3, #0
 8003268:	2b00      	cmp	r3, #0
 800326a:	d032      	beq.n	80032d2 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800326c:	6878      	ldr	r0, [r7, #4]
 800326e:	f002 fa43 	bl	80056f8 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	2b80      	cmp	r3, #128	; 0x80
 8003278:	d102      	bne.n	8003280 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2200      	movs	r2, #0
 800327e:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	685a      	ldr	r2, [r3, #4]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003288:	b2d2      	uxtb	r2, r2
 800328a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003290:	687a      	ldr	r2, [r7, #4]
 8003292:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8003294:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d010      	beq.n	80032c0 <HAL_DMA_Init+0x624>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	2b08      	cmp	r3, #8
 80032a4:	d80c      	bhi.n	80032c0 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	f002 fac0 	bl	800582c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80032b0:	2200      	movs	r2, #0
 80032b2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032b8:	687a      	ldr	r2, [r7, #4]
 80032ba:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80032bc:	605a      	str	r2, [r3, #4]
 80032be:	e008      	b.n	80032d2 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2200      	movs	r2, #0
 80032c4:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2200      	movs	r2, #0
 80032ca:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2200      	movs	r2, #0
 80032d0:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2200      	movs	r2, #0
 80032d6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2201      	movs	r2, #1
 80032dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80032e0:	2300      	movs	r3, #0
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	3718      	adds	r7, #24
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	a7fdabf8 	.word	0xa7fdabf8
 80032f0:	cccccccd 	.word	0xcccccccd
 80032f4:	40020010 	.word	0x40020010
 80032f8:	40020028 	.word	0x40020028
 80032fc:	40020040 	.word	0x40020040
 8003300:	40020058 	.word	0x40020058
 8003304:	40020070 	.word	0x40020070
 8003308:	40020088 	.word	0x40020088
 800330c:	400200a0 	.word	0x400200a0
 8003310:	400200b8 	.word	0x400200b8
 8003314:	40020410 	.word	0x40020410
 8003318:	40020428 	.word	0x40020428
 800331c:	40020440 	.word	0x40020440
 8003320:	40020458 	.word	0x40020458
 8003324:	40020470 	.word	0x40020470
 8003328:	40020488 	.word	0x40020488
 800332c:	400204a0 	.word	0x400204a0
 8003330:	400204b8 	.word	0x400204b8
 8003334:	58025408 	.word	0x58025408
 8003338:	5802541c 	.word	0x5802541c
 800333c:	58025430 	.word	0x58025430
 8003340:	58025444 	.word	0x58025444
 8003344:	58025458 	.word	0x58025458
 8003348:	5802546c 	.word	0x5802546c
 800334c:	58025480 	.word	0x58025480
 8003350:	58025494 	.word	0x58025494

08003354 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b086      	sub	sp, #24
 8003358:	af00      	add	r7, sp, #0
 800335a:	60f8      	str	r0, [r7, #12]
 800335c:	60b9      	str	r1, [r7, #8]
 800335e:	607a      	str	r2, [r7, #4]
 8003360:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003362:	2300      	movs	r3, #0
 8003364:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d101      	bne.n	8003370 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 800336c:	2301      	movs	r3, #1
 800336e:	e226      	b.n	80037be <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003376:	2b01      	cmp	r3, #1
 8003378:	d101      	bne.n	800337e <HAL_DMA_Start_IT+0x2a>
 800337a:	2302      	movs	r3, #2
 800337c:	e21f      	b.n	80037be <HAL_DMA_Start_IT+0x46a>
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2201      	movs	r2, #1
 8003382:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800338c:	b2db      	uxtb	r3, r3
 800338e:	2b01      	cmp	r3, #1
 8003390:	f040 820a 	bne.w	80037a8 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2202      	movs	r2, #2
 8003398:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2200      	movs	r2, #0
 80033a0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a68      	ldr	r2, [pc, #416]	; (8003548 <HAL_DMA_Start_IT+0x1f4>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d04a      	beq.n	8003442 <HAL_DMA_Start_IT+0xee>
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a66      	ldr	r2, [pc, #408]	; (800354c <HAL_DMA_Start_IT+0x1f8>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d045      	beq.n	8003442 <HAL_DMA_Start_IT+0xee>
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a65      	ldr	r2, [pc, #404]	; (8003550 <HAL_DMA_Start_IT+0x1fc>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d040      	beq.n	8003442 <HAL_DMA_Start_IT+0xee>
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a63      	ldr	r2, [pc, #396]	; (8003554 <HAL_DMA_Start_IT+0x200>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d03b      	beq.n	8003442 <HAL_DMA_Start_IT+0xee>
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4a62      	ldr	r2, [pc, #392]	; (8003558 <HAL_DMA_Start_IT+0x204>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d036      	beq.n	8003442 <HAL_DMA_Start_IT+0xee>
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a60      	ldr	r2, [pc, #384]	; (800355c <HAL_DMA_Start_IT+0x208>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d031      	beq.n	8003442 <HAL_DMA_Start_IT+0xee>
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4a5f      	ldr	r2, [pc, #380]	; (8003560 <HAL_DMA_Start_IT+0x20c>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d02c      	beq.n	8003442 <HAL_DMA_Start_IT+0xee>
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a5d      	ldr	r2, [pc, #372]	; (8003564 <HAL_DMA_Start_IT+0x210>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d027      	beq.n	8003442 <HAL_DMA_Start_IT+0xee>
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a5c      	ldr	r2, [pc, #368]	; (8003568 <HAL_DMA_Start_IT+0x214>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d022      	beq.n	8003442 <HAL_DMA_Start_IT+0xee>
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a5a      	ldr	r2, [pc, #360]	; (800356c <HAL_DMA_Start_IT+0x218>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d01d      	beq.n	8003442 <HAL_DMA_Start_IT+0xee>
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a59      	ldr	r2, [pc, #356]	; (8003570 <HAL_DMA_Start_IT+0x21c>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d018      	beq.n	8003442 <HAL_DMA_Start_IT+0xee>
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a57      	ldr	r2, [pc, #348]	; (8003574 <HAL_DMA_Start_IT+0x220>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d013      	beq.n	8003442 <HAL_DMA_Start_IT+0xee>
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a56      	ldr	r2, [pc, #344]	; (8003578 <HAL_DMA_Start_IT+0x224>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d00e      	beq.n	8003442 <HAL_DMA_Start_IT+0xee>
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a54      	ldr	r2, [pc, #336]	; (800357c <HAL_DMA_Start_IT+0x228>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d009      	beq.n	8003442 <HAL_DMA_Start_IT+0xee>
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4a53      	ldr	r2, [pc, #332]	; (8003580 <HAL_DMA_Start_IT+0x22c>)
 8003434:	4293      	cmp	r3, r2
 8003436:	d004      	beq.n	8003442 <HAL_DMA_Start_IT+0xee>
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4a51      	ldr	r2, [pc, #324]	; (8003584 <HAL_DMA_Start_IT+0x230>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d108      	bne.n	8003454 <HAL_DMA_Start_IT+0x100>
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f022 0201 	bic.w	r2, r2, #1
 8003450:	601a      	str	r2, [r3, #0]
 8003452:	e007      	b.n	8003464 <HAL_DMA_Start_IT+0x110>
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	681a      	ldr	r2, [r3, #0]
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f022 0201 	bic.w	r2, r2, #1
 8003462:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	687a      	ldr	r2, [r7, #4]
 8003468:	68b9      	ldr	r1, [r7, #8]
 800346a:	68f8      	ldr	r0, [r7, #12]
 800346c:	f001 fe6a 	bl	8005144 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a34      	ldr	r2, [pc, #208]	; (8003548 <HAL_DMA_Start_IT+0x1f4>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d04a      	beq.n	8003510 <HAL_DMA_Start_IT+0x1bc>
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a33      	ldr	r2, [pc, #204]	; (800354c <HAL_DMA_Start_IT+0x1f8>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d045      	beq.n	8003510 <HAL_DMA_Start_IT+0x1bc>
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a31      	ldr	r2, [pc, #196]	; (8003550 <HAL_DMA_Start_IT+0x1fc>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d040      	beq.n	8003510 <HAL_DMA_Start_IT+0x1bc>
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a30      	ldr	r2, [pc, #192]	; (8003554 <HAL_DMA_Start_IT+0x200>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d03b      	beq.n	8003510 <HAL_DMA_Start_IT+0x1bc>
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a2e      	ldr	r2, [pc, #184]	; (8003558 <HAL_DMA_Start_IT+0x204>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d036      	beq.n	8003510 <HAL_DMA_Start_IT+0x1bc>
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a2d      	ldr	r2, [pc, #180]	; (800355c <HAL_DMA_Start_IT+0x208>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d031      	beq.n	8003510 <HAL_DMA_Start_IT+0x1bc>
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a2b      	ldr	r2, [pc, #172]	; (8003560 <HAL_DMA_Start_IT+0x20c>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d02c      	beq.n	8003510 <HAL_DMA_Start_IT+0x1bc>
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a2a      	ldr	r2, [pc, #168]	; (8003564 <HAL_DMA_Start_IT+0x210>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d027      	beq.n	8003510 <HAL_DMA_Start_IT+0x1bc>
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a28      	ldr	r2, [pc, #160]	; (8003568 <HAL_DMA_Start_IT+0x214>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d022      	beq.n	8003510 <HAL_DMA_Start_IT+0x1bc>
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a27      	ldr	r2, [pc, #156]	; (800356c <HAL_DMA_Start_IT+0x218>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d01d      	beq.n	8003510 <HAL_DMA_Start_IT+0x1bc>
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a25      	ldr	r2, [pc, #148]	; (8003570 <HAL_DMA_Start_IT+0x21c>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d018      	beq.n	8003510 <HAL_DMA_Start_IT+0x1bc>
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a24      	ldr	r2, [pc, #144]	; (8003574 <HAL_DMA_Start_IT+0x220>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d013      	beq.n	8003510 <HAL_DMA_Start_IT+0x1bc>
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a22      	ldr	r2, [pc, #136]	; (8003578 <HAL_DMA_Start_IT+0x224>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d00e      	beq.n	8003510 <HAL_DMA_Start_IT+0x1bc>
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a21      	ldr	r2, [pc, #132]	; (800357c <HAL_DMA_Start_IT+0x228>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d009      	beq.n	8003510 <HAL_DMA_Start_IT+0x1bc>
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a1f      	ldr	r2, [pc, #124]	; (8003580 <HAL_DMA_Start_IT+0x22c>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d004      	beq.n	8003510 <HAL_DMA_Start_IT+0x1bc>
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a1e      	ldr	r2, [pc, #120]	; (8003584 <HAL_DMA_Start_IT+0x230>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d101      	bne.n	8003514 <HAL_DMA_Start_IT+0x1c0>
 8003510:	2301      	movs	r3, #1
 8003512:	e000      	b.n	8003516 <HAL_DMA_Start_IT+0x1c2>
 8003514:	2300      	movs	r3, #0
 8003516:	2b00      	cmp	r3, #0
 8003518:	d036      	beq.n	8003588 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f023 021e 	bic.w	r2, r3, #30
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f042 0216 	orr.w	r2, r2, #22
 800352c:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003532:	2b00      	cmp	r3, #0
 8003534:	d03e      	beq.n	80035b4 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	681a      	ldr	r2, [r3, #0]
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f042 0208 	orr.w	r2, r2, #8
 8003544:	601a      	str	r2, [r3, #0]
 8003546:	e035      	b.n	80035b4 <HAL_DMA_Start_IT+0x260>
 8003548:	40020010 	.word	0x40020010
 800354c:	40020028 	.word	0x40020028
 8003550:	40020040 	.word	0x40020040
 8003554:	40020058 	.word	0x40020058
 8003558:	40020070 	.word	0x40020070
 800355c:	40020088 	.word	0x40020088
 8003560:	400200a0 	.word	0x400200a0
 8003564:	400200b8 	.word	0x400200b8
 8003568:	40020410 	.word	0x40020410
 800356c:	40020428 	.word	0x40020428
 8003570:	40020440 	.word	0x40020440
 8003574:	40020458 	.word	0x40020458
 8003578:	40020470 	.word	0x40020470
 800357c:	40020488 	.word	0x40020488
 8003580:	400204a0 	.word	0x400204a0
 8003584:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f023 020e 	bic.w	r2, r3, #14
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f042 020a 	orr.w	r2, r2, #10
 800359a:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d007      	beq.n	80035b4 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	681a      	ldr	r2, [r3, #0]
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f042 0204 	orr.w	r2, r2, #4
 80035b2:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a83      	ldr	r2, [pc, #524]	; (80037c8 <HAL_DMA_Start_IT+0x474>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d072      	beq.n	80036a4 <HAL_DMA_Start_IT+0x350>
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a82      	ldr	r2, [pc, #520]	; (80037cc <HAL_DMA_Start_IT+0x478>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d06d      	beq.n	80036a4 <HAL_DMA_Start_IT+0x350>
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a80      	ldr	r2, [pc, #512]	; (80037d0 <HAL_DMA_Start_IT+0x47c>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d068      	beq.n	80036a4 <HAL_DMA_Start_IT+0x350>
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a7f      	ldr	r2, [pc, #508]	; (80037d4 <HAL_DMA_Start_IT+0x480>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d063      	beq.n	80036a4 <HAL_DMA_Start_IT+0x350>
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a7d      	ldr	r2, [pc, #500]	; (80037d8 <HAL_DMA_Start_IT+0x484>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d05e      	beq.n	80036a4 <HAL_DMA_Start_IT+0x350>
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a7c      	ldr	r2, [pc, #496]	; (80037dc <HAL_DMA_Start_IT+0x488>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d059      	beq.n	80036a4 <HAL_DMA_Start_IT+0x350>
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a7a      	ldr	r2, [pc, #488]	; (80037e0 <HAL_DMA_Start_IT+0x48c>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d054      	beq.n	80036a4 <HAL_DMA_Start_IT+0x350>
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a79      	ldr	r2, [pc, #484]	; (80037e4 <HAL_DMA_Start_IT+0x490>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d04f      	beq.n	80036a4 <HAL_DMA_Start_IT+0x350>
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a77      	ldr	r2, [pc, #476]	; (80037e8 <HAL_DMA_Start_IT+0x494>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d04a      	beq.n	80036a4 <HAL_DMA_Start_IT+0x350>
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a76      	ldr	r2, [pc, #472]	; (80037ec <HAL_DMA_Start_IT+0x498>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d045      	beq.n	80036a4 <HAL_DMA_Start_IT+0x350>
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a74      	ldr	r2, [pc, #464]	; (80037f0 <HAL_DMA_Start_IT+0x49c>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d040      	beq.n	80036a4 <HAL_DMA_Start_IT+0x350>
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a73      	ldr	r2, [pc, #460]	; (80037f4 <HAL_DMA_Start_IT+0x4a0>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d03b      	beq.n	80036a4 <HAL_DMA_Start_IT+0x350>
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a71      	ldr	r2, [pc, #452]	; (80037f8 <HAL_DMA_Start_IT+0x4a4>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d036      	beq.n	80036a4 <HAL_DMA_Start_IT+0x350>
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a70      	ldr	r2, [pc, #448]	; (80037fc <HAL_DMA_Start_IT+0x4a8>)
 800363c:	4293      	cmp	r3, r2
 800363e:	d031      	beq.n	80036a4 <HAL_DMA_Start_IT+0x350>
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a6e      	ldr	r2, [pc, #440]	; (8003800 <HAL_DMA_Start_IT+0x4ac>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d02c      	beq.n	80036a4 <HAL_DMA_Start_IT+0x350>
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4a6d      	ldr	r2, [pc, #436]	; (8003804 <HAL_DMA_Start_IT+0x4b0>)
 8003650:	4293      	cmp	r3, r2
 8003652:	d027      	beq.n	80036a4 <HAL_DMA_Start_IT+0x350>
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a6b      	ldr	r2, [pc, #428]	; (8003808 <HAL_DMA_Start_IT+0x4b4>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d022      	beq.n	80036a4 <HAL_DMA_Start_IT+0x350>
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a6a      	ldr	r2, [pc, #424]	; (800380c <HAL_DMA_Start_IT+0x4b8>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d01d      	beq.n	80036a4 <HAL_DMA_Start_IT+0x350>
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a68      	ldr	r2, [pc, #416]	; (8003810 <HAL_DMA_Start_IT+0x4bc>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d018      	beq.n	80036a4 <HAL_DMA_Start_IT+0x350>
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a67      	ldr	r2, [pc, #412]	; (8003814 <HAL_DMA_Start_IT+0x4c0>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d013      	beq.n	80036a4 <HAL_DMA_Start_IT+0x350>
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a65      	ldr	r2, [pc, #404]	; (8003818 <HAL_DMA_Start_IT+0x4c4>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d00e      	beq.n	80036a4 <HAL_DMA_Start_IT+0x350>
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a64      	ldr	r2, [pc, #400]	; (800381c <HAL_DMA_Start_IT+0x4c8>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d009      	beq.n	80036a4 <HAL_DMA_Start_IT+0x350>
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a62      	ldr	r2, [pc, #392]	; (8003820 <HAL_DMA_Start_IT+0x4cc>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d004      	beq.n	80036a4 <HAL_DMA_Start_IT+0x350>
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a61      	ldr	r2, [pc, #388]	; (8003824 <HAL_DMA_Start_IT+0x4d0>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d101      	bne.n	80036a8 <HAL_DMA_Start_IT+0x354>
 80036a4:	2301      	movs	r3, #1
 80036a6:	e000      	b.n	80036aa <HAL_DMA_Start_IT+0x356>
 80036a8:	2300      	movs	r3, #0
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d01a      	beq.n	80036e4 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d007      	beq.n	80036cc <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036c0:	681a      	ldr	r2, [r3, #0]
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036ca:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d007      	beq.n	80036e4 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80036de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036e2:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a37      	ldr	r2, [pc, #220]	; (80037c8 <HAL_DMA_Start_IT+0x474>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d04a      	beq.n	8003784 <HAL_DMA_Start_IT+0x430>
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a36      	ldr	r2, [pc, #216]	; (80037cc <HAL_DMA_Start_IT+0x478>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d045      	beq.n	8003784 <HAL_DMA_Start_IT+0x430>
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a34      	ldr	r2, [pc, #208]	; (80037d0 <HAL_DMA_Start_IT+0x47c>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d040      	beq.n	8003784 <HAL_DMA_Start_IT+0x430>
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4a33      	ldr	r2, [pc, #204]	; (80037d4 <HAL_DMA_Start_IT+0x480>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d03b      	beq.n	8003784 <HAL_DMA_Start_IT+0x430>
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a31      	ldr	r2, [pc, #196]	; (80037d8 <HAL_DMA_Start_IT+0x484>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d036      	beq.n	8003784 <HAL_DMA_Start_IT+0x430>
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a30      	ldr	r2, [pc, #192]	; (80037dc <HAL_DMA_Start_IT+0x488>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d031      	beq.n	8003784 <HAL_DMA_Start_IT+0x430>
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a2e      	ldr	r2, [pc, #184]	; (80037e0 <HAL_DMA_Start_IT+0x48c>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d02c      	beq.n	8003784 <HAL_DMA_Start_IT+0x430>
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a2d      	ldr	r2, [pc, #180]	; (80037e4 <HAL_DMA_Start_IT+0x490>)
 8003730:	4293      	cmp	r3, r2
 8003732:	d027      	beq.n	8003784 <HAL_DMA_Start_IT+0x430>
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a2b      	ldr	r2, [pc, #172]	; (80037e8 <HAL_DMA_Start_IT+0x494>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d022      	beq.n	8003784 <HAL_DMA_Start_IT+0x430>
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a2a      	ldr	r2, [pc, #168]	; (80037ec <HAL_DMA_Start_IT+0x498>)
 8003744:	4293      	cmp	r3, r2
 8003746:	d01d      	beq.n	8003784 <HAL_DMA_Start_IT+0x430>
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a28      	ldr	r2, [pc, #160]	; (80037f0 <HAL_DMA_Start_IT+0x49c>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d018      	beq.n	8003784 <HAL_DMA_Start_IT+0x430>
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a27      	ldr	r2, [pc, #156]	; (80037f4 <HAL_DMA_Start_IT+0x4a0>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d013      	beq.n	8003784 <HAL_DMA_Start_IT+0x430>
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a25      	ldr	r2, [pc, #148]	; (80037f8 <HAL_DMA_Start_IT+0x4a4>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d00e      	beq.n	8003784 <HAL_DMA_Start_IT+0x430>
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a24      	ldr	r2, [pc, #144]	; (80037fc <HAL_DMA_Start_IT+0x4a8>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d009      	beq.n	8003784 <HAL_DMA_Start_IT+0x430>
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a22      	ldr	r2, [pc, #136]	; (8003800 <HAL_DMA_Start_IT+0x4ac>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d004      	beq.n	8003784 <HAL_DMA_Start_IT+0x430>
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a21      	ldr	r2, [pc, #132]	; (8003804 <HAL_DMA_Start_IT+0x4b0>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d108      	bne.n	8003796 <HAL_DMA_Start_IT+0x442>
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f042 0201 	orr.w	r2, r2, #1
 8003792:	601a      	str	r2, [r3, #0]
 8003794:	e012      	b.n	80037bc <HAL_DMA_Start_IT+0x468>
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	681a      	ldr	r2, [r3, #0]
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f042 0201 	orr.w	r2, r2, #1
 80037a4:	601a      	str	r2, [r3, #0]
 80037a6:	e009      	b.n	80037bc <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80037ae:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	2200      	movs	r2, #0
 80037b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 80037b8:	2301      	movs	r3, #1
 80037ba:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80037bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80037be:	4618      	mov	r0, r3
 80037c0:	3718      	adds	r7, #24
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}
 80037c6:	bf00      	nop
 80037c8:	40020010 	.word	0x40020010
 80037cc:	40020028 	.word	0x40020028
 80037d0:	40020040 	.word	0x40020040
 80037d4:	40020058 	.word	0x40020058
 80037d8:	40020070 	.word	0x40020070
 80037dc:	40020088 	.word	0x40020088
 80037e0:	400200a0 	.word	0x400200a0
 80037e4:	400200b8 	.word	0x400200b8
 80037e8:	40020410 	.word	0x40020410
 80037ec:	40020428 	.word	0x40020428
 80037f0:	40020440 	.word	0x40020440
 80037f4:	40020458 	.word	0x40020458
 80037f8:	40020470 	.word	0x40020470
 80037fc:	40020488 	.word	0x40020488
 8003800:	400204a0 	.word	0x400204a0
 8003804:	400204b8 	.word	0x400204b8
 8003808:	58025408 	.word	0x58025408
 800380c:	5802541c 	.word	0x5802541c
 8003810:	58025430 	.word	0x58025430
 8003814:	58025444 	.word	0x58025444
 8003818:	58025458 	.word	0x58025458
 800381c:	5802546c 	.word	0x5802546c
 8003820:	58025480 	.word	0x58025480
 8003824:	58025494 	.word	0x58025494

08003828 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b086      	sub	sp, #24
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8003830:	f7fd fe08 	bl	8001444 <HAL_GetTick>
 8003834:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d101      	bne.n	8003840 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 800383c:	2301      	movs	r3, #1
 800383e:	e2dc      	b.n	8003dfa <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003846:	b2db      	uxtb	r3, r3
 8003848:	2b02      	cmp	r3, #2
 800384a:	d008      	beq.n	800385e <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2280      	movs	r2, #128	; 0x80
 8003850:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2200      	movs	r2, #0
 8003856:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	e2cd      	b.n	8003dfa <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a76      	ldr	r2, [pc, #472]	; (8003a3c <HAL_DMA_Abort+0x214>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d04a      	beq.n	80038fe <HAL_DMA_Abort+0xd6>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a74      	ldr	r2, [pc, #464]	; (8003a40 <HAL_DMA_Abort+0x218>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d045      	beq.n	80038fe <HAL_DMA_Abort+0xd6>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4a73      	ldr	r2, [pc, #460]	; (8003a44 <HAL_DMA_Abort+0x21c>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d040      	beq.n	80038fe <HAL_DMA_Abort+0xd6>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4a71      	ldr	r2, [pc, #452]	; (8003a48 <HAL_DMA_Abort+0x220>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d03b      	beq.n	80038fe <HAL_DMA_Abort+0xd6>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4a70      	ldr	r2, [pc, #448]	; (8003a4c <HAL_DMA_Abort+0x224>)
 800388c:	4293      	cmp	r3, r2
 800388e:	d036      	beq.n	80038fe <HAL_DMA_Abort+0xd6>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a6e      	ldr	r2, [pc, #440]	; (8003a50 <HAL_DMA_Abort+0x228>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d031      	beq.n	80038fe <HAL_DMA_Abort+0xd6>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a6d      	ldr	r2, [pc, #436]	; (8003a54 <HAL_DMA_Abort+0x22c>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d02c      	beq.n	80038fe <HAL_DMA_Abort+0xd6>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a6b      	ldr	r2, [pc, #428]	; (8003a58 <HAL_DMA_Abort+0x230>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d027      	beq.n	80038fe <HAL_DMA_Abort+0xd6>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4a6a      	ldr	r2, [pc, #424]	; (8003a5c <HAL_DMA_Abort+0x234>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d022      	beq.n	80038fe <HAL_DMA_Abort+0xd6>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a68      	ldr	r2, [pc, #416]	; (8003a60 <HAL_DMA_Abort+0x238>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d01d      	beq.n	80038fe <HAL_DMA_Abort+0xd6>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4a67      	ldr	r2, [pc, #412]	; (8003a64 <HAL_DMA_Abort+0x23c>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d018      	beq.n	80038fe <HAL_DMA_Abort+0xd6>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a65      	ldr	r2, [pc, #404]	; (8003a68 <HAL_DMA_Abort+0x240>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d013      	beq.n	80038fe <HAL_DMA_Abort+0xd6>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4a64      	ldr	r2, [pc, #400]	; (8003a6c <HAL_DMA_Abort+0x244>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d00e      	beq.n	80038fe <HAL_DMA_Abort+0xd6>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a62      	ldr	r2, [pc, #392]	; (8003a70 <HAL_DMA_Abort+0x248>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d009      	beq.n	80038fe <HAL_DMA_Abort+0xd6>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4a61      	ldr	r2, [pc, #388]	; (8003a74 <HAL_DMA_Abort+0x24c>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d004      	beq.n	80038fe <HAL_DMA_Abort+0xd6>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a5f      	ldr	r2, [pc, #380]	; (8003a78 <HAL_DMA_Abort+0x250>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d101      	bne.n	8003902 <HAL_DMA_Abort+0xda>
 80038fe:	2301      	movs	r3, #1
 8003900:	e000      	b.n	8003904 <HAL_DMA_Abort+0xdc>
 8003902:	2300      	movs	r3, #0
 8003904:	2b00      	cmp	r3, #0
 8003906:	d013      	beq.n	8003930 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f022 021e 	bic.w	r2, r2, #30
 8003916:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	695a      	ldr	r2, [r3, #20]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003926:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	617b      	str	r3, [r7, #20]
 800392e:	e00a      	b.n	8003946 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f022 020e 	bic.w	r2, r2, #14
 800393e:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a3c      	ldr	r2, [pc, #240]	; (8003a3c <HAL_DMA_Abort+0x214>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d072      	beq.n	8003a36 <HAL_DMA_Abort+0x20e>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a3a      	ldr	r2, [pc, #232]	; (8003a40 <HAL_DMA_Abort+0x218>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d06d      	beq.n	8003a36 <HAL_DMA_Abort+0x20e>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a39      	ldr	r2, [pc, #228]	; (8003a44 <HAL_DMA_Abort+0x21c>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d068      	beq.n	8003a36 <HAL_DMA_Abort+0x20e>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a37      	ldr	r2, [pc, #220]	; (8003a48 <HAL_DMA_Abort+0x220>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d063      	beq.n	8003a36 <HAL_DMA_Abort+0x20e>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a36      	ldr	r2, [pc, #216]	; (8003a4c <HAL_DMA_Abort+0x224>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d05e      	beq.n	8003a36 <HAL_DMA_Abort+0x20e>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a34      	ldr	r2, [pc, #208]	; (8003a50 <HAL_DMA_Abort+0x228>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d059      	beq.n	8003a36 <HAL_DMA_Abort+0x20e>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a33      	ldr	r2, [pc, #204]	; (8003a54 <HAL_DMA_Abort+0x22c>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d054      	beq.n	8003a36 <HAL_DMA_Abort+0x20e>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a31      	ldr	r2, [pc, #196]	; (8003a58 <HAL_DMA_Abort+0x230>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d04f      	beq.n	8003a36 <HAL_DMA_Abort+0x20e>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a30      	ldr	r2, [pc, #192]	; (8003a5c <HAL_DMA_Abort+0x234>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d04a      	beq.n	8003a36 <HAL_DMA_Abort+0x20e>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a2e      	ldr	r2, [pc, #184]	; (8003a60 <HAL_DMA_Abort+0x238>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d045      	beq.n	8003a36 <HAL_DMA_Abort+0x20e>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a2d      	ldr	r2, [pc, #180]	; (8003a64 <HAL_DMA_Abort+0x23c>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d040      	beq.n	8003a36 <HAL_DMA_Abort+0x20e>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a2b      	ldr	r2, [pc, #172]	; (8003a68 <HAL_DMA_Abort+0x240>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d03b      	beq.n	8003a36 <HAL_DMA_Abort+0x20e>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4a2a      	ldr	r2, [pc, #168]	; (8003a6c <HAL_DMA_Abort+0x244>)
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d036      	beq.n	8003a36 <HAL_DMA_Abort+0x20e>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4a28      	ldr	r2, [pc, #160]	; (8003a70 <HAL_DMA_Abort+0x248>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d031      	beq.n	8003a36 <HAL_DMA_Abort+0x20e>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4a27      	ldr	r2, [pc, #156]	; (8003a74 <HAL_DMA_Abort+0x24c>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d02c      	beq.n	8003a36 <HAL_DMA_Abort+0x20e>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a25      	ldr	r2, [pc, #148]	; (8003a78 <HAL_DMA_Abort+0x250>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d027      	beq.n	8003a36 <HAL_DMA_Abort+0x20e>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4a24      	ldr	r2, [pc, #144]	; (8003a7c <HAL_DMA_Abort+0x254>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d022      	beq.n	8003a36 <HAL_DMA_Abort+0x20e>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4a22      	ldr	r2, [pc, #136]	; (8003a80 <HAL_DMA_Abort+0x258>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d01d      	beq.n	8003a36 <HAL_DMA_Abort+0x20e>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4a21      	ldr	r2, [pc, #132]	; (8003a84 <HAL_DMA_Abort+0x25c>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d018      	beq.n	8003a36 <HAL_DMA_Abort+0x20e>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4a1f      	ldr	r2, [pc, #124]	; (8003a88 <HAL_DMA_Abort+0x260>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d013      	beq.n	8003a36 <HAL_DMA_Abort+0x20e>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a1e      	ldr	r2, [pc, #120]	; (8003a8c <HAL_DMA_Abort+0x264>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d00e      	beq.n	8003a36 <HAL_DMA_Abort+0x20e>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a1c      	ldr	r2, [pc, #112]	; (8003a90 <HAL_DMA_Abort+0x268>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d009      	beq.n	8003a36 <HAL_DMA_Abort+0x20e>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4a1b      	ldr	r2, [pc, #108]	; (8003a94 <HAL_DMA_Abort+0x26c>)
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d004      	beq.n	8003a36 <HAL_DMA_Abort+0x20e>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a19      	ldr	r2, [pc, #100]	; (8003a98 <HAL_DMA_Abort+0x270>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d132      	bne.n	8003a9c <HAL_DMA_Abort+0x274>
 8003a36:	2301      	movs	r3, #1
 8003a38:	e031      	b.n	8003a9e <HAL_DMA_Abort+0x276>
 8003a3a:	bf00      	nop
 8003a3c:	40020010 	.word	0x40020010
 8003a40:	40020028 	.word	0x40020028
 8003a44:	40020040 	.word	0x40020040
 8003a48:	40020058 	.word	0x40020058
 8003a4c:	40020070 	.word	0x40020070
 8003a50:	40020088 	.word	0x40020088
 8003a54:	400200a0 	.word	0x400200a0
 8003a58:	400200b8 	.word	0x400200b8
 8003a5c:	40020410 	.word	0x40020410
 8003a60:	40020428 	.word	0x40020428
 8003a64:	40020440 	.word	0x40020440
 8003a68:	40020458 	.word	0x40020458
 8003a6c:	40020470 	.word	0x40020470
 8003a70:	40020488 	.word	0x40020488
 8003a74:	400204a0 	.word	0x400204a0
 8003a78:	400204b8 	.word	0x400204b8
 8003a7c:	58025408 	.word	0x58025408
 8003a80:	5802541c 	.word	0x5802541c
 8003a84:	58025430 	.word	0x58025430
 8003a88:	58025444 	.word	0x58025444
 8003a8c:	58025458 	.word	0x58025458
 8003a90:	5802546c 	.word	0x5802546c
 8003a94:	58025480 	.word	0x58025480
 8003a98:	58025494 	.word	0x58025494
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d007      	beq.n	8003ab2 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003aa6:	681a      	ldr	r2, [r3, #0]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003aac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003ab0:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	4a6d      	ldr	r2, [pc, #436]	; (8003c6c <HAL_DMA_Abort+0x444>)
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	d04a      	beq.n	8003b52 <HAL_DMA_Abort+0x32a>
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a6b      	ldr	r2, [pc, #428]	; (8003c70 <HAL_DMA_Abort+0x448>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d045      	beq.n	8003b52 <HAL_DMA_Abort+0x32a>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	4a6a      	ldr	r2, [pc, #424]	; (8003c74 <HAL_DMA_Abort+0x44c>)
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d040      	beq.n	8003b52 <HAL_DMA_Abort+0x32a>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a68      	ldr	r2, [pc, #416]	; (8003c78 <HAL_DMA_Abort+0x450>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d03b      	beq.n	8003b52 <HAL_DMA_Abort+0x32a>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	4a67      	ldr	r2, [pc, #412]	; (8003c7c <HAL_DMA_Abort+0x454>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d036      	beq.n	8003b52 <HAL_DMA_Abort+0x32a>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4a65      	ldr	r2, [pc, #404]	; (8003c80 <HAL_DMA_Abort+0x458>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d031      	beq.n	8003b52 <HAL_DMA_Abort+0x32a>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4a64      	ldr	r2, [pc, #400]	; (8003c84 <HAL_DMA_Abort+0x45c>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d02c      	beq.n	8003b52 <HAL_DMA_Abort+0x32a>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a62      	ldr	r2, [pc, #392]	; (8003c88 <HAL_DMA_Abort+0x460>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d027      	beq.n	8003b52 <HAL_DMA_Abort+0x32a>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4a61      	ldr	r2, [pc, #388]	; (8003c8c <HAL_DMA_Abort+0x464>)
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d022      	beq.n	8003b52 <HAL_DMA_Abort+0x32a>
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a5f      	ldr	r2, [pc, #380]	; (8003c90 <HAL_DMA_Abort+0x468>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d01d      	beq.n	8003b52 <HAL_DMA_Abort+0x32a>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a5e      	ldr	r2, [pc, #376]	; (8003c94 <HAL_DMA_Abort+0x46c>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d018      	beq.n	8003b52 <HAL_DMA_Abort+0x32a>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a5c      	ldr	r2, [pc, #368]	; (8003c98 <HAL_DMA_Abort+0x470>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d013      	beq.n	8003b52 <HAL_DMA_Abort+0x32a>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4a5b      	ldr	r2, [pc, #364]	; (8003c9c <HAL_DMA_Abort+0x474>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d00e      	beq.n	8003b52 <HAL_DMA_Abort+0x32a>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4a59      	ldr	r2, [pc, #356]	; (8003ca0 <HAL_DMA_Abort+0x478>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d009      	beq.n	8003b52 <HAL_DMA_Abort+0x32a>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4a58      	ldr	r2, [pc, #352]	; (8003ca4 <HAL_DMA_Abort+0x47c>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d004      	beq.n	8003b52 <HAL_DMA_Abort+0x32a>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a56      	ldr	r2, [pc, #344]	; (8003ca8 <HAL_DMA_Abort+0x480>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d108      	bne.n	8003b64 <HAL_DMA_Abort+0x33c>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	681a      	ldr	r2, [r3, #0]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f022 0201 	bic.w	r2, r2, #1
 8003b60:	601a      	str	r2, [r3, #0]
 8003b62:	e007      	b.n	8003b74 <HAL_DMA_Abort+0x34c>
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f022 0201 	bic.w	r2, r2, #1
 8003b72:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003b74:	e013      	b.n	8003b9e <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b76:	f7fd fc65 	bl	8001444 <HAL_GetTick>
 8003b7a:	4602      	mov	r2, r0
 8003b7c:	693b      	ldr	r3, [r7, #16]
 8003b7e:	1ad3      	subs	r3, r2, r3
 8003b80:	2b05      	cmp	r3, #5
 8003b82:	d90c      	bls.n	8003b9e <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2220      	movs	r2, #32
 8003b88:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2203      	movs	r2, #3
 8003b8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2200      	movs	r2, #0
 8003b96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e12d      	b.n	8003dfa <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f003 0301 	and.w	r3, r3, #1
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d1e5      	bne.n	8003b76 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a2f      	ldr	r2, [pc, #188]	; (8003c6c <HAL_DMA_Abort+0x444>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d04a      	beq.n	8003c4a <HAL_DMA_Abort+0x422>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a2d      	ldr	r2, [pc, #180]	; (8003c70 <HAL_DMA_Abort+0x448>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d045      	beq.n	8003c4a <HAL_DMA_Abort+0x422>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4a2c      	ldr	r2, [pc, #176]	; (8003c74 <HAL_DMA_Abort+0x44c>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d040      	beq.n	8003c4a <HAL_DMA_Abort+0x422>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a2a      	ldr	r2, [pc, #168]	; (8003c78 <HAL_DMA_Abort+0x450>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d03b      	beq.n	8003c4a <HAL_DMA_Abort+0x422>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a29      	ldr	r2, [pc, #164]	; (8003c7c <HAL_DMA_Abort+0x454>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d036      	beq.n	8003c4a <HAL_DMA_Abort+0x422>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a27      	ldr	r2, [pc, #156]	; (8003c80 <HAL_DMA_Abort+0x458>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d031      	beq.n	8003c4a <HAL_DMA_Abort+0x422>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a26      	ldr	r2, [pc, #152]	; (8003c84 <HAL_DMA_Abort+0x45c>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d02c      	beq.n	8003c4a <HAL_DMA_Abort+0x422>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a24      	ldr	r2, [pc, #144]	; (8003c88 <HAL_DMA_Abort+0x460>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d027      	beq.n	8003c4a <HAL_DMA_Abort+0x422>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a23      	ldr	r2, [pc, #140]	; (8003c8c <HAL_DMA_Abort+0x464>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d022      	beq.n	8003c4a <HAL_DMA_Abort+0x422>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a21      	ldr	r2, [pc, #132]	; (8003c90 <HAL_DMA_Abort+0x468>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d01d      	beq.n	8003c4a <HAL_DMA_Abort+0x422>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4a20      	ldr	r2, [pc, #128]	; (8003c94 <HAL_DMA_Abort+0x46c>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d018      	beq.n	8003c4a <HAL_DMA_Abort+0x422>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a1e      	ldr	r2, [pc, #120]	; (8003c98 <HAL_DMA_Abort+0x470>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d013      	beq.n	8003c4a <HAL_DMA_Abort+0x422>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4a1d      	ldr	r2, [pc, #116]	; (8003c9c <HAL_DMA_Abort+0x474>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d00e      	beq.n	8003c4a <HAL_DMA_Abort+0x422>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a1b      	ldr	r2, [pc, #108]	; (8003ca0 <HAL_DMA_Abort+0x478>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d009      	beq.n	8003c4a <HAL_DMA_Abort+0x422>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4a1a      	ldr	r2, [pc, #104]	; (8003ca4 <HAL_DMA_Abort+0x47c>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d004      	beq.n	8003c4a <HAL_DMA_Abort+0x422>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4a18      	ldr	r2, [pc, #96]	; (8003ca8 <HAL_DMA_Abort+0x480>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d101      	bne.n	8003c4e <HAL_DMA_Abort+0x426>
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e000      	b.n	8003c50 <HAL_DMA_Abort+0x428>
 8003c4e:	2300      	movs	r3, #0
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d02b      	beq.n	8003cac <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c58:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c5e:	f003 031f 	and.w	r3, r3, #31
 8003c62:	223f      	movs	r2, #63	; 0x3f
 8003c64:	409a      	lsls	r2, r3
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	609a      	str	r2, [r3, #8]
 8003c6a:	e02a      	b.n	8003cc2 <HAL_DMA_Abort+0x49a>
 8003c6c:	40020010 	.word	0x40020010
 8003c70:	40020028 	.word	0x40020028
 8003c74:	40020040 	.word	0x40020040
 8003c78:	40020058 	.word	0x40020058
 8003c7c:	40020070 	.word	0x40020070
 8003c80:	40020088 	.word	0x40020088
 8003c84:	400200a0 	.word	0x400200a0
 8003c88:	400200b8 	.word	0x400200b8
 8003c8c:	40020410 	.word	0x40020410
 8003c90:	40020428 	.word	0x40020428
 8003c94:	40020440 	.word	0x40020440
 8003c98:	40020458 	.word	0x40020458
 8003c9c:	40020470 	.word	0x40020470
 8003ca0:	40020488 	.word	0x40020488
 8003ca4:	400204a0 	.word	0x400204a0
 8003ca8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cb0:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cb6:	f003 031f 	and.w	r3, r3, #31
 8003cba:	2201      	movs	r2, #1
 8003cbc:	409a      	lsls	r2, r3
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a4f      	ldr	r2, [pc, #316]	; (8003e04 <HAL_DMA_Abort+0x5dc>)
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d072      	beq.n	8003db2 <HAL_DMA_Abort+0x58a>
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4a4d      	ldr	r2, [pc, #308]	; (8003e08 <HAL_DMA_Abort+0x5e0>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d06d      	beq.n	8003db2 <HAL_DMA_Abort+0x58a>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4a4c      	ldr	r2, [pc, #304]	; (8003e0c <HAL_DMA_Abort+0x5e4>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d068      	beq.n	8003db2 <HAL_DMA_Abort+0x58a>
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a4a      	ldr	r2, [pc, #296]	; (8003e10 <HAL_DMA_Abort+0x5e8>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d063      	beq.n	8003db2 <HAL_DMA_Abort+0x58a>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4a49      	ldr	r2, [pc, #292]	; (8003e14 <HAL_DMA_Abort+0x5ec>)
 8003cf0:	4293      	cmp	r3, r2
 8003cf2:	d05e      	beq.n	8003db2 <HAL_DMA_Abort+0x58a>
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4a47      	ldr	r2, [pc, #284]	; (8003e18 <HAL_DMA_Abort+0x5f0>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d059      	beq.n	8003db2 <HAL_DMA_Abort+0x58a>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4a46      	ldr	r2, [pc, #280]	; (8003e1c <HAL_DMA_Abort+0x5f4>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d054      	beq.n	8003db2 <HAL_DMA_Abort+0x58a>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a44      	ldr	r2, [pc, #272]	; (8003e20 <HAL_DMA_Abort+0x5f8>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d04f      	beq.n	8003db2 <HAL_DMA_Abort+0x58a>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4a43      	ldr	r2, [pc, #268]	; (8003e24 <HAL_DMA_Abort+0x5fc>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d04a      	beq.n	8003db2 <HAL_DMA_Abort+0x58a>
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4a41      	ldr	r2, [pc, #260]	; (8003e28 <HAL_DMA_Abort+0x600>)
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d045      	beq.n	8003db2 <HAL_DMA_Abort+0x58a>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4a40      	ldr	r2, [pc, #256]	; (8003e2c <HAL_DMA_Abort+0x604>)
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d040      	beq.n	8003db2 <HAL_DMA_Abort+0x58a>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a3e      	ldr	r2, [pc, #248]	; (8003e30 <HAL_DMA_Abort+0x608>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d03b      	beq.n	8003db2 <HAL_DMA_Abort+0x58a>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4a3d      	ldr	r2, [pc, #244]	; (8003e34 <HAL_DMA_Abort+0x60c>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d036      	beq.n	8003db2 <HAL_DMA_Abort+0x58a>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a3b      	ldr	r2, [pc, #236]	; (8003e38 <HAL_DMA_Abort+0x610>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d031      	beq.n	8003db2 <HAL_DMA_Abort+0x58a>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4a3a      	ldr	r2, [pc, #232]	; (8003e3c <HAL_DMA_Abort+0x614>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d02c      	beq.n	8003db2 <HAL_DMA_Abort+0x58a>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a38      	ldr	r2, [pc, #224]	; (8003e40 <HAL_DMA_Abort+0x618>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d027      	beq.n	8003db2 <HAL_DMA_Abort+0x58a>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4a37      	ldr	r2, [pc, #220]	; (8003e44 <HAL_DMA_Abort+0x61c>)
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d022      	beq.n	8003db2 <HAL_DMA_Abort+0x58a>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a35      	ldr	r2, [pc, #212]	; (8003e48 <HAL_DMA_Abort+0x620>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d01d      	beq.n	8003db2 <HAL_DMA_Abort+0x58a>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a34      	ldr	r2, [pc, #208]	; (8003e4c <HAL_DMA_Abort+0x624>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d018      	beq.n	8003db2 <HAL_DMA_Abort+0x58a>
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a32      	ldr	r2, [pc, #200]	; (8003e50 <HAL_DMA_Abort+0x628>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d013      	beq.n	8003db2 <HAL_DMA_Abort+0x58a>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a31      	ldr	r2, [pc, #196]	; (8003e54 <HAL_DMA_Abort+0x62c>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d00e      	beq.n	8003db2 <HAL_DMA_Abort+0x58a>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a2f      	ldr	r2, [pc, #188]	; (8003e58 <HAL_DMA_Abort+0x630>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d009      	beq.n	8003db2 <HAL_DMA_Abort+0x58a>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a2e      	ldr	r2, [pc, #184]	; (8003e5c <HAL_DMA_Abort+0x634>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d004      	beq.n	8003db2 <HAL_DMA_Abort+0x58a>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a2c      	ldr	r2, [pc, #176]	; (8003e60 <HAL_DMA_Abort+0x638>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d101      	bne.n	8003db6 <HAL_DMA_Abort+0x58e>
 8003db2:	2301      	movs	r3, #1
 8003db4:	e000      	b.n	8003db8 <HAL_DMA_Abort+0x590>
 8003db6:	2300      	movs	r3, #0
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d015      	beq.n	8003de8 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003dc0:	687a      	ldr	r2, [r7, #4]
 8003dc2:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8003dc4:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d00c      	beq.n	8003de8 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003dd2:	681a      	ldr	r2, [r3, #0]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003dd8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003ddc:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003de2:	687a      	ldr	r2, [r7, #4]
 8003de4:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003de6:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2201      	movs	r2, #1
 8003dec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2200      	movs	r2, #0
 8003df4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 8003df8:	2300      	movs	r3, #0
}
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	3718      	adds	r7, #24
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bd80      	pop	{r7, pc}
 8003e02:	bf00      	nop
 8003e04:	40020010 	.word	0x40020010
 8003e08:	40020028 	.word	0x40020028
 8003e0c:	40020040 	.word	0x40020040
 8003e10:	40020058 	.word	0x40020058
 8003e14:	40020070 	.word	0x40020070
 8003e18:	40020088 	.word	0x40020088
 8003e1c:	400200a0 	.word	0x400200a0
 8003e20:	400200b8 	.word	0x400200b8
 8003e24:	40020410 	.word	0x40020410
 8003e28:	40020428 	.word	0x40020428
 8003e2c:	40020440 	.word	0x40020440
 8003e30:	40020458 	.word	0x40020458
 8003e34:	40020470 	.word	0x40020470
 8003e38:	40020488 	.word	0x40020488
 8003e3c:	400204a0 	.word	0x400204a0
 8003e40:	400204b8 	.word	0x400204b8
 8003e44:	58025408 	.word	0x58025408
 8003e48:	5802541c 	.word	0x5802541c
 8003e4c:	58025430 	.word	0x58025430
 8003e50:	58025444 	.word	0x58025444
 8003e54:	58025458 	.word	0x58025458
 8003e58:	5802546c 	.word	0x5802546c
 8003e5c:	58025480 	.word	0x58025480
 8003e60:	58025494 	.word	0x58025494

08003e64 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b084      	sub	sp, #16
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d101      	bne.n	8003e76 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8003e72:	2301      	movs	r3, #1
 8003e74:	e237      	b.n	80042e6 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e7c:	b2db      	uxtb	r3, r3
 8003e7e:	2b02      	cmp	r3, #2
 8003e80:	d004      	beq.n	8003e8c <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2280      	movs	r2, #128	; 0x80
 8003e86:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	e22c      	b.n	80042e6 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a5c      	ldr	r2, [pc, #368]	; (8004004 <HAL_DMA_Abort_IT+0x1a0>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d04a      	beq.n	8003f2c <HAL_DMA_Abort_IT+0xc8>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a5b      	ldr	r2, [pc, #364]	; (8004008 <HAL_DMA_Abort_IT+0x1a4>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d045      	beq.n	8003f2c <HAL_DMA_Abort_IT+0xc8>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a59      	ldr	r2, [pc, #356]	; (800400c <HAL_DMA_Abort_IT+0x1a8>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d040      	beq.n	8003f2c <HAL_DMA_Abort_IT+0xc8>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4a58      	ldr	r2, [pc, #352]	; (8004010 <HAL_DMA_Abort_IT+0x1ac>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d03b      	beq.n	8003f2c <HAL_DMA_Abort_IT+0xc8>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a56      	ldr	r2, [pc, #344]	; (8004014 <HAL_DMA_Abort_IT+0x1b0>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d036      	beq.n	8003f2c <HAL_DMA_Abort_IT+0xc8>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4a55      	ldr	r2, [pc, #340]	; (8004018 <HAL_DMA_Abort_IT+0x1b4>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d031      	beq.n	8003f2c <HAL_DMA_Abort_IT+0xc8>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a53      	ldr	r2, [pc, #332]	; (800401c <HAL_DMA_Abort_IT+0x1b8>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d02c      	beq.n	8003f2c <HAL_DMA_Abort_IT+0xc8>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	4a52      	ldr	r2, [pc, #328]	; (8004020 <HAL_DMA_Abort_IT+0x1bc>)
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d027      	beq.n	8003f2c <HAL_DMA_Abort_IT+0xc8>
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4a50      	ldr	r2, [pc, #320]	; (8004024 <HAL_DMA_Abort_IT+0x1c0>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d022      	beq.n	8003f2c <HAL_DMA_Abort_IT+0xc8>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a4f      	ldr	r2, [pc, #316]	; (8004028 <HAL_DMA_Abort_IT+0x1c4>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d01d      	beq.n	8003f2c <HAL_DMA_Abort_IT+0xc8>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a4d      	ldr	r2, [pc, #308]	; (800402c <HAL_DMA_Abort_IT+0x1c8>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d018      	beq.n	8003f2c <HAL_DMA_Abort_IT+0xc8>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4a4c      	ldr	r2, [pc, #304]	; (8004030 <HAL_DMA_Abort_IT+0x1cc>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d013      	beq.n	8003f2c <HAL_DMA_Abort_IT+0xc8>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a4a      	ldr	r2, [pc, #296]	; (8004034 <HAL_DMA_Abort_IT+0x1d0>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d00e      	beq.n	8003f2c <HAL_DMA_Abort_IT+0xc8>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4a49      	ldr	r2, [pc, #292]	; (8004038 <HAL_DMA_Abort_IT+0x1d4>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d009      	beq.n	8003f2c <HAL_DMA_Abort_IT+0xc8>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4a47      	ldr	r2, [pc, #284]	; (800403c <HAL_DMA_Abort_IT+0x1d8>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d004      	beq.n	8003f2c <HAL_DMA_Abort_IT+0xc8>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a46      	ldr	r2, [pc, #280]	; (8004040 <HAL_DMA_Abort_IT+0x1dc>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d101      	bne.n	8003f30 <HAL_DMA_Abort_IT+0xcc>
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	e000      	b.n	8003f32 <HAL_DMA_Abort_IT+0xce>
 8003f30:	2300      	movs	r3, #0
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	f000 8086 	beq.w	8004044 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2204      	movs	r2, #4
 8003f3c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a2f      	ldr	r2, [pc, #188]	; (8004004 <HAL_DMA_Abort_IT+0x1a0>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d04a      	beq.n	8003fe0 <HAL_DMA_Abort_IT+0x17c>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a2e      	ldr	r2, [pc, #184]	; (8004008 <HAL_DMA_Abort_IT+0x1a4>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d045      	beq.n	8003fe0 <HAL_DMA_Abort_IT+0x17c>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a2c      	ldr	r2, [pc, #176]	; (800400c <HAL_DMA_Abort_IT+0x1a8>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d040      	beq.n	8003fe0 <HAL_DMA_Abort_IT+0x17c>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a2b      	ldr	r2, [pc, #172]	; (8004010 <HAL_DMA_Abort_IT+0x1ac>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d03b      	beq.n	8003fe0 <HAL_DMA_Abort_IT+0x17c>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a29      	ldr	r2, [pc, #164]	; (8004014 <HAL_DMA_Abort_IT+0x1b0>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d036      	beq.n	8003fe0 <HAL_DMA_Abort_IT+0x17c>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4a28      	ldr	r2, [pc, #160]	; (8004018 <HAL_DMA_Abort_IT+0x1b4>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d031      	beq.n	8003fe0 <HAL_DMA_Abort_IT+0x17c>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a26      	ldr	r2, [pc, #152]	; (800401c <HAL_DMA_Abort_IT+0x1b8>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d02c      	beq.n	8003fe0 <HAL_DMA_Abort_IT+0x17c>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a25      	ldr	r2, [pc, #148]	; (8004020 <HAL_DMA_Abort_IT+0x1bc>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d027      	beq.n	8003fe0 <HAL_DMA_Abort_IT+0x17c>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a23      	ldr	r2, [pc, #140]	; (8004024 <HAL_DMA_Abort_IT+0x1c0>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d022      	beq.n	8003fe0 <HAL_DMA_Abort_IT+0x17c>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a22      	ldr	r2, [pc, #136]	; (8004028 <HAL_DMA_Abort_IT+0x1c4>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d01d      	beq.n	8003fe0 <HAL_DMA_Abort_IT+0x17c>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a20      	ldr	r2, [pc, #128]	; (800402c <HAL_DMA_Abort_IT+0x1c8>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d018      	beq.n	8003fe0 <HAL_DMA_Abort_IT+0x17c>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a1f      	ldr	r2, [pc, #124]	; (8004030 <HAL_DMA_Abort_IT+0x1cc>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d013      	beq.n	8003fe0 <HAL_DMA_Abort_IT+0x17c>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a1d      	ldr	r2, [pc, #116]	; (8004034 <HAL_DMA_Abort_IT+0x1d0>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d00e      	beq.n	8003fe0 <HAL_DMA_Abort_IT+0x17c>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a1c      	ldr	r2, [pc, #112]	; (8004038 <HAL_DMA_Abort_IT+0x1d4>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d009      	beq.n	8003fe0 <HAL_DMA_Abort_IT+0x17c>
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a1a      	ldr	r2, [pc, #104]	; (800403c <HAL_DMA_Abort_IT+0x1d8>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d004      	beq.n	8003fe0 <HAL_DMA_Abort_IT+0x17c>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a19      	ldr	r2, [pc, #100]	; (8004040 <HAL_DMA_Abort_IT+0x1dc>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d108      	bne.n	8003ff2 <HAL_DMA_Abort_IT+0x18e>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	681a      	ldr	r2, [r3, #0]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f022 0201 	bic.w	r2, r2, #1
 8003fee:	601a      	str	r2, [r3, #0]
 8003ff0:	e178      	b.n	80042e4 <HAL_DMA_Abort_IT+0x480>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	681a      	ldr	r2, [r3, #0]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f022 0201 	bic.w	r2, r2, #1
 8004000:	601a      	str	r2, [r3, #0]
 8004002:	e16f      	b.n	80042e4 <HAL_DMA_Abort_IT+0x480>
 8004004:	40020010 	.word	0x40020010
 8004008:	40020028 	.word	0x40020028
 800400c:	40020040 	.word	0x40020040
 8004010:	40020058 	.word	0x40020058
 8004014:	40020070 	.word	0x40020070
 8004018:	40020088 	.word	0x40020088
 800401c:	400200a0 	.word	0x400200a0
 8004020:	400200b8 	.word	0x400200b8
 8004024:	40020410 	.word	0x40020410
 8004028:	40020428 	.word	0x40020428
 800402c:	40020440 	.word	0x40020440
 8004030:	40020458 	.word	0x40020458
 8004034:	40020470 	.word	0x40020470
 8004038:	40020488 	.word	0x40020488
 800403c:	400204a0 	.word	0x400204a0
 8004040:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	681a      	ldr	r2, [r3, #0]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f022 020e 	bic.w	r2, r2, #14
 8004052:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a6c      	ldr	r2, [pc, #432]	; (800420c <HAL_DMA_Abort_IT+0x3a8>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d04a      	beq.n	80040f4 <HAL_DMA_Abort_IT+0x290>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a6b      	ldr	r2, [pc, #428]	; (8004210 <HAL_DMA_Abort_IT+0x3ac>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d045      	beq.n	80040f4 <HAL_DMA_Abort_IT+0x290>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a69      	ldr	r2, [pc, #420]	; (8004214 <HAL_DMA_Abort_IT+0x3b0>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d040      	beq.n	80040f4 <HAL_DMA_Abort_IT+0x290>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a68      	ldr	r2, [pc, #416]	; (8004218 <HAL_DMA_Abort_IT+0x3b4>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d03b      	beq.n	80040f4 <HAL_DMA_Abort_IT+0x290>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a66      	ldr	r2, [pc, #408]	; (800421c <HAL_DMA_Abort_IT+0x3b8>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d036      	beq.n	80040f4 <HAL_DMA_Abort_IT+0x290>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a65      	ldr	r2, [pc, #404]	; (8004220 <HAL_DMA_Abort_IT+0x3bc>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d031      	beq.n	80040f4 <HAL_DMA_Abort_IT+0x290>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a63      	ldr	r2, [pc, #396]	; (8004224 <HAL_DMA_Abort_IT+0x3c0>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d02c      	beq.n	80040f4 <HAL_DMA_Abort_IT+0x290>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4a62      	ldr	r2, [pc, #392]	; (8004228 <HAL_DMA_Abort_IT+0x3c4>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d027      	beq.n	80040f4 <HAL_DMA_Abort_IT+0x290>
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a60      	ldr	r2, [pc, #384]	; (800422c <HAL_DMA_Abort_IT+0x3c8>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d022      	beq.n	80040f4 <HAL_DMA_Abort_IT+0x290>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4a5f      	ldr	r2, [pc, #380]	; (8004230 <HAL_DMA_Abort_IT+0x3cc>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d01d      	beq.n	80040f4 <HAL_DMA_Abort_IT+0x290>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4a5d      	ldr	r2, [pc, #372]	; (8004234 <HAL_DMA_Abort_IT+0x3d0>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d018      	beq.n	80040f4 <HAL_DMA_Abort_IT+0x290>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4a5c      	ldr	r2, [pc, #368]	; (8004238 <HAL_DMA_Abort_IT+0x3d4>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d013      	beq.n	80040f4 <HAL_DMA_Abort_IT+0x290>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a5a      	ldr	r2, [pc, #360]	; (800423c <HAL_DMA_Abort_IT+0x3d8>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d00e      	beq.n	80040f4 <HAL_DMA_Abort_IT+0x290>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4a59      	ldr	r2, [pc, #356]	; (8004240 <HAL_DMA_Abort_IT+0x3dc>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d009      	beq.n	80040f4 <HAL_DMA_Abort_IT+0x290>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a57      	ldr	r2, [pc, #348]	; (8004244 <HAL_DMA_Abort_IT+0x3e0>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d004      	beq.n	80040f4 <HAL_DMA_Abort_IT+0x290>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a56      	ldr	r2, [pc, #344]	; (8004248 <HAL_DMA_Abort_IT+0x3e4>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d108      	bne.n	8004106 <HAL_DMA_Abort_IT+0x2a2>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	681a      	ldr	r2, [r3, #0]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f022 0201 	bic.w	r2, r2, #1
 8004102:	601a      	str	r2, [r3, #0]
 8004104:	e007      	b.n	8004116 <HAL_DMA_Abort_IT+0x2b2>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	681a      	ldr	r2, [r3, #0]
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f022 0201 	bic.w	r2, r2, #1
 8004114:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a3c      	ldr	r2, [pc, #240]	; (800420c <HAL_DMA_Abort_IT+0x3a8>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d072      	beq.n	8004206 <HAL_DMA_Abort_IT+0x3a2>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a3a      	ldr	r2, [pc, #232]	; (8004210 <HAL_DMA_Abort_IT+0x3ac>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d06d      	beq.n	8004206 <HAL_DMA_Abort_IT+0x3a2>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a39      	ldr	r2, [pc, #228]	; (8004214 <HAL_DMA_Abort_IT+0x3b0>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d068      	beq.n	8004206 <HAL_DMA_Abort_IT+0x3a2>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a37      	ldr	r2, [pc, #220]	; (8004218 <HAL_DMA_Abort_IT+0x3b4>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d063      	beq.n	8004206 <HAL_DMA_Abort_IT+0x3a2>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a36      	ldr	r2, [pc, #216]	; (800421c <HAL_DMA_Abort_IT+0x3b8>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d05e      	beq.n	8004206 <HAL_DMA_Abort_IT+0x3a2>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a34      	ldr	r2, [pc, #208]	; (8004220 <HAL_DMA_Abort_IT+0x3bc>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d059      	beq.n	8004206 <HAL_DMA_Abort_IT+0x3a2>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a33      	ldr	r2, [pc, #204]	; (8004224 <HAL_DMA_Abort_IT+0x3c0>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d054      	beq.n	8004206 <HAL_DMA_Abort_IT+0x3a2>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a31      	ldr	r2, [pc, #196]	; (8004228 <HAL_DMA_Abort_IT+0x3c4>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d04f      	beq.n	8004206 <HAL_DMA_Abort_IT+0x3a2>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a30      	ldr	r2, [pc, #192]	; (800422c <HAL_DMA_Abort_IT+0x3c8>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d04a      	beq.n	8004206 <HAL_DMA_Abort_IT+0x3a2>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a2e      	ldr	r2, [pc, #184]	; (8004230 <HAL_DMA_Abort_IT+0x3cc>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d045      	beq.n	8004206 <HAL_DMA_Abort_IT+0x3a2>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a2d      	ldr	r2, [pc, #180]	; (8004234 <HAL_DMA_Abort_IT+0x3d0>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d040      	beq.n	8004206 <HAL_DMA_Abort_IT+0x3a2>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a2b      	ldr	r2, [pc, #172]	; (8004238 <HAL_DMA_Abort_IT+0x3d4>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d03b      	beq.n	8004206 <HAL_DMA_Abort_IT+0x3a2>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a2a      	ldr	r2, [pc, #168]	; (800423c <HAL_DMA_Abort_IT+0x3d8>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d036      	beq.n	8004206 <HAL_DMA_Abort_IT+0x3a2>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a28      	ldr	r2, [pc, #160]	; (8004240 <HAL_DMA_Abort_IT+0x3dc>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d031      	beq.n	8004206 <HAL_DMA_Abort_IT+0x3a2>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a27      	ldr	r2, [pc, #156]	; (8004244 <HAL_DMA_Abort_IT+0x3e0>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d02c      	beq.n	8004206 <HAL_DMA_Abort_IT+0x3a2>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a25      	ldr	r2, [pc, #148]	; (8004248 <HAL_DMA_Abort_IT+0x3e4>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d027      	beq.n	8004206 <HAL_DMA_Abort_IT+0x3a2>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a24      	ldr	r2, [pc, #144]	; (800424c <HAL_DMA_Abort_IT+0x3e8>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d022      	beq.n	8004206 <HAL_DMA_Abort_IT+0x3a2>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4a22      	ldr	r2, [pc, #136]	; (8004250 <HAL_DMA_Abort_IT+0x3ec>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d01d      	beq.n	8004206 <HAL_DMA_Abort_IT+0x3a2>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4a21      	ldr	r2, [pc, #132]	; (8004254 <HAL_DMA_Abort_IT+0x3f0>)
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d018      	beq.n	8004206 <HAL_DMA_Abort_IT+0x3a2>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4a1f      	ldr	r2, [pc, #124]	; (8004258 <HAL_DMA_Abort_IT+0x3f4>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d013      	beq.n	8004206 <HAL_DMA_Abort_IT+0x3a2>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	4a1e      	ldr	r2, [pc, #120]	; (800425c <HAL_DMA_Abort_IT+0x3f8>)
 80041e4:	4293      	cmp	r3, r2
 80041e6:	d00e      	beq.n	8004206 <HAL_DMA_Abort_IT+0x3a2>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a1c      	ldr	r2, [pc, #112]	; (8004260 <HAL_DMA_Abort_IT+0x3fc>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d009      	beq.n	8004206 <HAL_DMA_Abort_IT+0x3a2>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4a1b      	ldr	r2, [pc, #108]	; (8004264 <HAL_DMA_Abort_IT+0x400>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d004      	beq.n	8004206 <HAL_DMA_Abort_IT+0x3a2>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4a19      	ldr	r2, [pc, #100]	; (8004268 <HAL_DMA_Abort_IT+0x404>)
 8004202:	4293      	cmp	r3, r2
 8004204:	d132      	bne.n	800426c <HAL_DMA_Abort_IT+0x408>
 8004206:	2301      	movs	r3, #1
 8004208:	e031      	b.n	800426e <HAL_DMA_Abort_IT+0x40a>
 800420a:	bf00      	nop
 800420c:	40020010 	.word	0x40020010
 8004210:	40020028 	.word	0x40020028
 8004214:	40020040 	.word	0x40020040
 8004218:	40020058 	.word	0x40020058
 800421c:	40020070 	.word	0x40020070
 8004220:	40020088 	.word	0x40020088
 8004224:	400200a0 	.word	0x400200a0
 8004228:	400200b8 	.word	0x400200b8
 800422c:	40020410 	.word	0x40020410
 8004230:	40020428 	.word	0x40020428
 8004234:	40020440 	.word	0x40020440
 8004238:	40020458 	.word	0x40020458
 800423c:	40020470 	.word	0x40020470
 8004240:	40020488 	.word	0x40020488
 8004244:	400204a0 	.word	0x400204a0
 8004248:	400204b8 	.word	0x400204b8
 800424c:	58025408 	.word	0x58025408
 8004250:	5802541c 	.word	0x5802541c
 8004254:	58025430 	.word	0x58025430
 8004258:	58025444 	.word	0x58025444
 800425c:	58025458 	.word	0x58025458
 8004260:	5802546c 	.word	0x5802546c
 8004264:	58025480 	.word	0x58025480
 8004268:	58025494 	.word	0x58025494
 800426c:	2300      	movs	r3, #0
 800426e:	2b00      	cmp	r3, #0
 8004270:	d028      	beq.n	80042c4 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004276:	681a      	ldr	r2, [r3, #0]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800427c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004280:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004286:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800428c:	f003 031f 	and.w	r3, r3, #31
 8004290:	2201      	movs	r2, #1
 8004292:	409a      	lsls	r2, r3
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800429c:	687a      	ldr	r2, [r7, #4]
 800429e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80042a0:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d00c      	beq.n	80042c4 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80042b4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80042b8:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042be:	687a      	ldr	r2, [r7, #4]
 80042c0:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80042c2:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2201      	movs	r2, #1
 80042c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2200      	movs	r2, #0
 80042d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d003      	beq.n	80042e4 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042e0:	6878      	ldr	r0, [r7, #4]
 80042e2:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80042e4:	2300      	movs	r3, #0
}
 80042e6:	4618      	mov	r0, r3
 80042e8:	3710      	adds	r7, #16
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}
 80042ee:	bf00      	nop

080042f0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b08a      	sub	sp, #40	; 0x28
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80042f8:	2300      	movs	r3, #0
 80042fa:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80042fc:	4b67      	ldr	r3, [pc, #412]	; (800449c <HAL_DMA_IRQHandler+0x1ac>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4a67      	ldr	r2, [pc, #412]	; (80044a0 <HAL_DMA_IRQHandler+0x1b0>)
 8004302:	fba2 2303 	umull	r2, r3, r2, r3
 8004306:	0a9b      	lsrs	r3, r3, #10
 8004308:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800430e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004314:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8004316:	6a3b      	ldr	r3, [r7, #32]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 800431c:	69fb      	ldr	r3, [r7, #28]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a5f      	ldr	r2, [pc, #380]	; (80044a4 <HAL_DMA_IRQHandler+0x1b4>)
 8004328:	4293      	cmp	r3, r2
 800432a:	d04a      	beq.n	80043c2 <HAL_DMA_IRQHandler+0xd2>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a5d      	ldr	r2, [pc, #372]	; (80044a8 <HAL_DMA_IRQHandler+0x1b8>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d045      	beq.n	80043c2 <HAL_DMA_IRQHandler+0xd2>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	4a5c      	ldr	r2, [pc, #368]	; (80044ac <HAL_DMA_IRQHandler+0x1bc>)
 800433c:	4293      	cmp	r3, r2
 800433e:	d040      	beq.n	80043c2 <HAL_DMA_IRQHandler+0xd2>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a5a      	ldr	r2, [pc, #360]	; (80044b0 <HAL_DMA_IRQHandler+0x1c0>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d03b      	beq.n	80043c2 <HAL_DMA_IRQHandler+0xd2>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a59      	ldr	r2, [pc, #356]	; (80044b4 <HAL_DMA_IRQHandler+0x1c4>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d036      	beq.n	80043c2 <HAL_DMA_IRQHandler+0xd2>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a57      	ldr	r2, [pc, #348]	; (80044b8 <HAL_DMA_IRQHandler+0x1c8>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d031      	beq.n	80043c2 <HAL_DMA_IRQHandler+0xd2>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4a56      	ldr	r2, [pc, #344]	; (80044bc <HAL_DMA_IRQHandler+0x1cc>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d02c      	beq.n	80043c2 <HAL_DMA_IRQHandler+0xd2>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4a54      	ldr	r2, [pc, #336]	; (80044c0 <HAL_DMA_IRQHandler+0x1d0>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d027      	beq.n	80043c2 <HAL_DMA_IRQHandler+0xd2>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a53      	ldr	r2, [pc, #332]	; (80044c4 <HAL_DMA_IRQHandler+0x1d4>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d022      	beq.n	80043c2 <HAL_DMA_IRQHandler+0xd2>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a51      	ldr	r2, [pc, #324]	; (80044c8 <HAL_DMA_IRQHandler+0x1d8>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d01d      	beq.n	80043c2 <HAL_DMA_IRQHandler+0xd2>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a50      	ldr	r2, [pc, #320]	; (80044cc <HAL_DMA_IRQHandler+0x1dc>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d018      	beq.n	80043c2 <HAL_DMA_IRQHandler+0xd2>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a4e      	ldr	r2, [pc, #312]	; (80044d0 <HAL_DMA_IRQHandler+0x1e0>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d013      	beq.n	80043c2 <HAL_DMA_IRQHandler+0xd2>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4a4d      	ldr	r2, [pc, #308]	; (80044d4 <HAL_DMA_IRQHandler+0x1e4>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d00e      	beq.n	80043c2 <HAL_DMA_IRQHandler+0xd2>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a4b      	ldr	r2, [pc, #300]	; (80044d8 <HAL_DMA_IRQHandler+0x1e8>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d009      	beq.n	80043c2 <HAL_DMA_IRQHandler+0xd2>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4a4a      	ldr	r2, [pc, #296]	; (80044dc <HAL_DMA_IRQHandler+0x1ec>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d004      	beq.n	80043c2 <HAL_DMA_IRQHandler+0xd2>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a48      	ldr	r2, [pc, #288]	; (80044e0 <HAL_DMA_IRQHandler+0x1f0>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d101      	bne.n	80043c6 <HAL_DMA_IRQHandler+0xd6>
 80043c2:	2301      	movs	r3, #1
 80043c4:	e000      	b.n	80043c8 <HAL_DMA_IRQHandler+0xd8>
 80043c6:	2300      	movs	r3, #0
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	f000 842b 	beq.w	8004c24 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043d2:	f003 031f 	and.w	r3, r3, #31
 80043d6:	2208      	movs	r2, #8
 80043d8:	409a      	lsls	r2, r3
 80043da:	69bb      	ldr	r3, [r7, #24]
 80043dc:	4013      	ands	r3, r2
 80043de:	2b00      	cmp	r3, #0
 80043e0:	f000 80a2 	beq.w	8004528 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a2e      	ldr	r2, [pc, #184]	; (80044a4 <HAL_DMA_IRQHandler+0x1b4>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d04a      	beq.n	8004484 <HAL_DMA_IRQHandler+0x194>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a2d      	ldr	r2, [pc, #180]	; (80044a8 <HAL_DMA_IRQHandler+0x1b8>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d045      	beq.n	8004484 <HAL_DMA_IRQHandler+0x194>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a2b      	ldr	r2, [pc, #172]	; (80044ac <HAL_DMA_IRQHandler+0x1bc>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d040      	beq.n	8004484 <HAL_DMA_IRQHandler+0x194>
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4a2a      	ldr	r2, [pc, #168]	; (80044b0 <HAL_DMA_IRQHandler+0x1c0>)
 8004408:	4293      	cmp	r3, r2
 800440a:	d03b      	beq.n	8004484 <HAL_DMA_IRQHandler+0x194>
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a28      	ldr	r2, [pc, #160]	; (80044b4 <HAL_DMA_IRQHandler+0x1c4>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d036      	beq.n	8004484 <HAL_DMA_IRQHandler+0x194>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a27      	ldr	r2, [pc, #156]	; (80044b8 <HAL_DMA_IRQHandler+0x1c8>)
 800441c:	4293      	cmp	r3, r2
 800441e:	d031      	beq.n	8004484 <HAL_DMA_IRQHandler+0x194>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4a25      	ldr	r2, [pc, #148]	; (80044bc <HAL_DMA_IRQHandler+0x1cc>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d02c      	beq.n	8004484 <HAL_DMA_IRQHandler+0x194>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a24      	ldr	r2, [pc, #144]	; (80044c0 <HAL_DMA_IRQHandler+0x1d0>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d027      	beq.n	8004484 <HAL_DMA_IRQHandler+0x194>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a22      	ldr	r2, [pc, #136]	; (80044c4 <HAL_DMA_IRQHandler+0x1d4>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d022      	beq.n	8004484 <HAL_DMA_IRQHandler+0x194>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a21      	ldr	r2, [pc, #132]	; (80044c8 <HAL_DMA_IRQHandler+0x1d8>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d01d      	beq.n	8004484 <HAL_DMA_IRQHandler+0x194>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a1f      	ldr	r2, [pc, #124]	; (80044cc <HAL_DMA_IRQHandler+0x1dc>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d018      	beq.n	8004484 <HAL_DMA_IRQHandler+0x194>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a1e      	ldr	r2, [pc, #120]	; (80044d0 <HAL_DMA_IRQHandler+0x1e0>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d013      	beq.n	8004484 <HAL_DMA_IRQHandler+0x194>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a1c      	ldr	r2, [pc, #112]	; (80044d4 <HAL_DMA_IRQHandler+0x1e4>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d00e      	beq.n	8004484 <HAL_DMA_IRQHandler+0x194>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a1b      	ldr	r2, [pc, #108]	; (80044d8 <HAL_DMA_IRQHandler+0x1e8>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d009      	beq.n	8004484 <HAL_DMA_IRQHandler+0x194>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a19      	ldr	r2, [pc, #100]	; (80044dc <HAL_DMA_IRQHandler+0x1ec>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d004      	beq.n	8004484 <HAL_DMA_IRQHandler+0x194>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a18      	ldr	r2, [pc, #96]	; (80044e0 <HAL_DMA_IRQHandler+0x1f0>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d12f      	bne.n	80044e4 <HAL_DMA_IRQHandler+0x1f4>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f003 0304 	and.w	r3, r3, #4
 800448e:	2b00      	cmp	r3, #0
 8004490:	bf14      	ite	ne
 8004492:	2301      	movne	r3, #1
 8004494:	2300      	moveq	r3, #0
 8004496:	b2db      	uxtb	r3, r3
 8004498:	e02e      	b.n	80044f8 <HAL_DMA_IRQHandler+0x208>
 800449a:	bf00      	nop
 800449c:	24000000 	.word	0x24000000
 80044a0:	1b4e81b5 	.word	0x1b4e81b5
 80044a4:	40020010 	.word	0x40020010
 80044a8:	40020028 	.word	0x40020028
 80044ac:	40020040 	.word	0x40020040
 80044b0:	40020058 	.word	0x40020058
 80044b4:	40020070 	.word	0x40020070
 80044b8:	40020088 	.word	0x40020088
 80044bc:	400200a0 	.word	0x400200a0
 80044c0:	400200b8 	.word	0x400200b8
 80044c4:	40020410 	.word	0x40020410
 80044c8:	40020428 	.word	0x40020428
 80044cc:	40020440 	.word	0x40020440
 80044d0:	40020458 	.word	0x40020458
 80044d4:	40020470 	.word	0x40020470
 80044d8:	40020488 	.word	0x40020488
 80044dc:	400204a0 	.word	0x400204a0
 80044e0:	400204b8 	.word	0x400204b8
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f003 0308 	and.w	r3, r3, #8
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	bf14      	ite	ne
 80044f2:	2301      	movne	r3, #1
 80044f4:	2300      	moveq	r3, #0
 80044f6:	b2db      	uxtb	r3, r3
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d015      	beq.n	8004528 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	681a      	ldr	r2, [r3, #0]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f022 0204 	bic.w	r2, r2, #4
 800450a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004510:	f003 031f 	and.w	r3, r3, #31
 8004514:	2208      	movs	r2, #8
 8004516:	409a      	lsls	r2, r3
 8004518:	6a3b      	ldr	r3, [r7, #32]
 800451a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004520:	f043 0201 	orr.w	r2, r3, #1
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800452c:	f003 031f 	and.w	r3, r3, #31
 8004530:	69ba      	ldr	r2, [r7, #24]
 8004532:	fa22 f303 	lsr.w	r3, r2, r3
 8004536:	f003 0301 	and.w	r3, r3, #1
 800453a:	2b00      	cmp	r3, #0
 800453c:	d06e      	beq.n	800461c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a69      	ldr	r2, [pc, #420]	; (80046e8 <HAL_DMA_IRQHandler+0x3f8>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d04a      	beq.n	80045de <HAL_DMA_IRQHandler+0x2ee>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a67      	ldr	r2, [pc, #412]	; (80046ec <HAL_DMA_IRQHandler+0x3fc>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d045      	beq.n	80045de <HAL_DMA_IRQHandler+0x2ee>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a66      	ldr	r2, [pc, #408]	; (80046f0 <HAL_DMA_IRQHandler+0x400>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d040      	beq.n	80045de <HAL_DMA_IRQHandler+0x2ee>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a64      	ldr	r2, [pc, #400]	; (80046f4 <HAL_DMA_IRQHandler+0x404>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d03b      	beq.n	80045de <HAL_DMA_IRQHandler+0x2ee>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a63      	ldr	r2, [pc, #396]	; (80046f8 <HAL_DMA_IRQHandler+0x408>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d036      	beq.n	80045de <HAL_DMA_IRQHandler+0x2ee>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a61      	ldr	r2, [pc, #388]	; (80046fc <HAL_DMA_IRQHandler+0x40c>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d031      	beq.n	80045de <HAL_DMA_IRQHandler+0x2ee>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a60      	ldr	r2, [pc, #384]	; (8004700 <HAL_DMA_IRQHandler+0x410>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d02c      	beq.n	80045de <HAL_DMA_IRQHandler+0x2ee>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4a5e      	ldr	r2, [pc, #376]	; (8004704 <HAL_DMA_IRQHandler+0x414>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d027      	beq.n	80045de <HAL_DMA_IRQHandler+0x2ee>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a5d      	ldr	r2, [pc, #372]	; (8004708 <HAL_DMA_IRQHandler+0x418>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d022      	beq.n	80045de <HAL_DMA_IRQHandler+0x2ee>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a5b      	ldr	r2, [pc, #364]	; (800470c <HAL_DMA_IRQHandler+0x41c>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d01d      	beq.n	80045de <HAL_DMA_IRQHandler+0x2ee>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4a5a      	ldr	r2, [pc, #360]	; (8004710 <HAL_DMA_IRQHandler+0x420>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d018      	beq.n	80045de <HAL_DMA_IRQHandler+0x2ee>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a58      	ldr	r2, [pc, #352]	; (8004714 <HAL_DMA_IRQHandler+0x424>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d013      	beq.n	80045de <HAL_DMA_IRQHandler+0x2ee>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4a57      	ldr	r2, [pc, #348]	; (8004718 <HAL_DMA_IRQHandler+0x428>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d00e      	beq.n	80045de <HAL_DMA_IRQHandler+0x2ee>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a55      	ldr	r2, [pc, #340]	; (800471c <HAL_DMA_IRQHandler+0x42c>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d009      	beq.n	80045de <HAL_DMA_IRQHandler+0x2ee>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4a54      	ldr	r2, [pc, #336]	; (8004720 <HAL_DMA_IRQHandler+0x430>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d004      	beq.n	80045de <HAL_DMA_IRQHandler+0x2ee>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4a52      	ldr	r2, [pc, #328]	; (8004724 <HAL_DMA_IRQHandler+0x434>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d10a      	bne.n	80045f4 <HAL_DMA_IRQHandler+0x304>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	695b      	ldr	r3, [r3, #20]
 80045e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	bf14      	ite	ne
 80045ec:	2301      	movne	r3, #1
 80045ee:	2300      	moveq	r3, #0
 80045f0:	b2db      	uxtb	r3, r3
 80045f2:	e003      	b.n	80045fc <HAL_DMA_IRQHandler+0x30c>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	2300      	movs	r3, #0
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d00d      	beq.n	800461c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004604:	f003 031f 	and.w	r3, r3, #31
 8004608:	2201      	movs	r2, #1
 800460a:	409a      	lsls	r2, r3
 800460c:	6a3b      	ldr	r3, [r7, #32]
 800460e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004614:	f043 0202 	orr.w	r2, r3, #2
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004620:	f003 031f 	and.w	r3, r3, #31
 8004624:	2204      	movs	r2, #4
 8004626:	409a      	lsls	r2, r3
 8004628:	69bb      	ldr	r3, [r7, #24]
 800462a:	4013      	ands	r3, r2
 800462c:	2b00      	cmp	r3, #0
 800462e:	f000 808f 	beq.w	8004750 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a2c      	ldr	r2, [pc, #176]	; (80046e8 <HAL_DMA_IRQHandler+0x3f8>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d04a      	beq.n	80046d2 <HAL_DMA_IRQHandler+0x3e2>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a2a      	ldr	r2, [pc, #168]	; (80046ec <HAL_DMA_IRQHandler+0x3fc>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d045      	beq.n	80046d2 <HAL_DMA_IRQHandler+0x3e2>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a29      	ldr	r2, [pc, #164]	; (80046f0 <HAL_DMA_IRQHandler+0x400>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d040      	beq.n	80046d2 <HAL_DMA_IRQHandler+0x3e2>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a27      	ldr	r2, [pc, #156]	; (80046f4 <HAL_DMA_IRQHandler+0x404>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d03b      	beq.n	80046d2 <HAL_DMA_IRQHandler+0x3e2>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a26      	ldr	r2, [pc, #152]	; (80046f8 <HAL_DMA_IRQHandler+0x408>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d036      	beq.n	80046d2 <HAL_DMA_IRQHandler+0x3e2>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a24      	ldr	r2, [pc, #144]	; (80046fc <HAL_DMA_IRQHandler+0x40c>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d031      	beq.n	80046d2 <HAL_DMA_IRQHandler+0x3e2>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a23      	ldr	r2, [pc, #140]	; (8004700 <HAL_DMA_IRQHandler+0x410>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d02c      	beq.n	80046d2 <HAL_DMA_IRQHandler+0x3e2>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a21      	ldr	r2, [pc, #132]	; (8004704 <HAL_DMA_IRQHandler+0x414>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d027      	beq.n	80046d2 <HAL_DMA_IRQHandler+0x3e2>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a20      	ldr	r2, [pc, #128]	; (8004708 <HAL_DMA_IRQHandler+0x418>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d022      	beq.n	80046d2 <HAL_DMA_IRQHandler+0x3e2>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a1e      	ldr	r2, [pc, #120]	; (800470c <HAL_DMA_IRQHandler+0x41c>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d01d      	beq.n	80046d2 <HAL_DMA_IRQHandler+0x3e2>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a1d      	ldr	r2, [pc, #116]	; (8004710 <HAL_DMA_IRQHandler+0x420>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d018      	beq.n	80046d2 <HAL_DMA_IRQHandler+0x3e2>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a1b      	ldr	r2, [pc, #108]	; (8004714 <HAL_DMA_IRQHandler+0x424>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d013      	beq.n	80046d2 <HAL_DMA_IRQHandler+0x3e2>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a1a      	ldr	r2, [pc, #104]	; (8004718 <HAL_DMA_IRQHandler+0x428>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d00e      	beq.n	80046d2 <HAL_DMA_IRQHandler+0x3e2>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a18      	ldr	r2, [pc, #96]	; (800471c <HAL_DMA_IRQHandler+0x42c>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d009      	beq.n	80046d2 <HAL_DMA_IRQHandler+0x3e2>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4a17      	ldr	r2, [pc, #92]	; (8004720 <HAL_DMA_IRQHandler+0x430>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d004      	beq.n	80046d2 <HAL_DMA_IRQHandler+0x3e2>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a15      	ldr	r2, [pc, #84]	; (8004724 <HAL_DMA_IRQHandler+0x434>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d12a      	bne.n	8004728 <HAL_DMA_IRQHandler+0x438>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f003 0302 	and.w	r3, r3, #2
 80046dc:	2b00      	cmp	r3, #0
 80046de:	bf14      	ite	ne
 80046e0:	2301      	movne	r3, #1
 80046e2:	2300      	moveq	r3, #0
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	e023      	b.n	8004730 <HAL_DMA_IRQHandler+0x440>
 80046e8:	40020010 	.word	0x40020010
 80046ec:	40020028 	.word	0x40020028
 80046f0:	40020040 	.word	0x40020040
 80046f4:	40020058 	.word	0x40020058
 80046f8:	40020070 	.word	0x40020070
 80046fc:	40020088 	.word	0x40020088
 8004700:	400200a0 	.word	0x400200a0
 8004704:	400200b8 	.word	0x400200b8
 8004708:	40020410 	.word	0x40020410
 800470c:	40020428 	.word	0x40020428
 8004710:	40020440 	.word	0x40020440
 8004714:	40020458 	.word	0x40020458
 8004718:	40020470 	.word	0x40020470
 800471c:	40020488 	.word	0x40020488
 8004720:	400204a0 	.word	0x400204a0
 8004724:	400204b8 	.word	0x400204b8
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	2300      	movs	r3, #0
 8004730:	2b00      	cmp	r3, #0
 8004732:	d00d      	beq.n	8004750 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004738:	f003 031f 	and.w	r3, r3, #31
 800473c:	2204      	movs	r2, #4
 800473e:	409a      	lsls	r2, r3
 8004740:	6a3b      	ldr	r3, [r7, #32]
 8004742:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004748:	f043 0204 	orr.w	r2, r3, #4
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004754:	f003 031f 	and.w	r3, r3, #31
 8004758:	2210      	movs	r2, #16
 800475a:	409a      	lsls	r2, r3
 800475c:	69bb      	ldr	r3, [r7, #24]
 800475e:	4013      	ands	r3, r2
 8004760:	2b00      	cmp	r3, #0
 8004762:	f000 80a6 	beq.w	80048b2 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4a85      	ldr	r2, [pc, #532]	; (8004980 <HAL_DMA_IRQHandler+0x690>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d04a      	beq.n	8004806 <HAL_DMA_IRQHandler+0x516>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a83      	ldr	r2, [pc, #524]	; (8004984 <HAL_DMA_IRQHandler+0x694>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d045      	beq.n	8004806 <HAL_DMA_IRQHandler+0x516>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4a82      	ldr	r2, [pc, #520]	; (8004988 <HAL_DMA_IRQHandler+0x698>)
 8004780:	4293      	cmp	r3, r2
 8004782:	d040      	beq.n	8004806 <HAL_DMA_IRQHandler+0x516>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a80      	ldr	r2, [pc, #512]	; (800498c <HAL_DMA_IRQHandler+0x69c>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d03b      	beq.n	8004806 <HAL_DMA_IRQHandler+0x516>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4a7f      	ldr	r2, [pc, #508]	; (8004990 <HAL_DMA_IRQHandler+0x6a0>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d036      	beq.n	8004806 <HAL_DMA_IRQHandler+0x516>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a7d      	ldr	r2, [pc, #500]	; (8004994 <HAL_DMA_IRQHandler+0x6a4>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d031      	beq.n	8004806 <HAL_DMA_IRQHandler+0x516>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a7c      	ldr	r2, [pc, #496]	; (8004998 <HAL_DMA_IRQHandler+0x6a8>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d02c      	beq.n	8004806 <HAL_DMA_IRQHandler+0x516>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a7a      	ldr	r2, [pc, #488]	; (800499c <HAL_DMA_IRQHandler+0x6ac>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d027      	beq.n	8004806 <HAL_DMA_IRQHandler+0x516>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a79      	ldr	r2, [pc, #484]	; (80049a0 <HAL_DMA_IRQHandler+0x6b0>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d022      	beq.n	8004806 <HAL_DMA_IRQHandler+0x516>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a77      	ldr	r2, [pc, #476]	; (80049a4 <HAL_DMA_IRQHandler+0x6b4>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d01d      	beq.n	8004806 <HAL_DMA_IRQHandler+0x516>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a76      	ldr	r2, [pc, #472]	; (80049a8 <HAL_DMA_IRQHandler+0x6b8>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d018      	beq.n	8004806 <HAL_DMA_IRQHandler+0x516>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a74      	ldr	r2, [pc, #464]	; (80049ac <HAL_DMA_IRQHandler+0x6bc>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d013      	beq.n	8004806 <HAL_DMA_IRQHandler+0x516>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4a73      	ldr	r2, [pc, #460]	; (80049b0 <HAL_DMA_IRQHandler+0x6c0>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d00e      	beq.n	8004806 <HAL_DMA_IRQHandler+0x516>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a71      	ldr	r2, [pc, #452]	; (80049b4 <HAL_DMA_IRQHandler+0x6c4>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d009      	beq.n	8004806 <HAL_DMA_IRQHandler+0x516>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a70      	ldr	r2, [pc, #448]	; (80049b8 <HAL_DMA_IRQHandler+0x6c8>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d004      	beq.n	8004806 <HAL_DMA_IRQHandler+0x516>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a6e      	ldr	r2, [pc, #440]	; (80049bc <HAL_DMA_IRQHandler+0x6cc>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d10a      	bne.n	800481c <HAL_DMA_IRQHandler+0x52c>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f003 0308 	and.w	r3, r3, #8
 8004810:	2b00      	cmp	r3, #0
 8004812:	bf14      	ite	ne
 8004814:	2301      	movne	r3, #1
 8004816:	2300      	moveq	r3, #0
 8004818:	b2db      	uxtb	r3, r3
 800481a:	e009      	b.n	8004830 <HAL_DMA_IRQHandler+0x540>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f003 0304 	and.w	r3, r3, #4
 8004826:	2b00      	cmp	r3, #0
 8004828:	bf14      	ite	ne
 800482a:	2301      	movne	r3, #1
 800482c:	2300      	moveq	r3, #0
 800482e:	b2db      	uxtb	r3, r3
 8004830:	2b00      	cmp	r3, #0
 8004832:	d03e      	beq.n	80048b2 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004838:	f003 031f 	and.w	r3, r3, #31
 800483c:	2210      	movs	r2, #16
 800483e:	409a      	lsls	r2, r3
 8004840:	6a3b      	ldr	r3, [r7, #32]
 8004842:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800484e:	2b00      	cmp	r3, #0
 8004850:	d018      	beq.n	8004884 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800485c:	2b00      	cmp	r3, #0
 800485e:	d108      	bne.n	8004872 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004864:	2b00      	cmp	r3, #0
 8004866:	d024      	beq.n	80048b2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800486c:	6878      	ldr	r0, [r7, #4]
 800486e:	4798      	blx	r3
 8004870:	e01f      	b.n	80048b2 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004876:	2b00      	cmp	r3, #0
 8004878:	d01b      	beq.n	80048b2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800487e:	6878      	ldr	r0, [r7, #4]
 8004880:	4798      	blx	r3
 8004882:	e016      	b.n	80048b2 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800488e:	2b00      	cmp	r3, #0
 8004890:	d107      	bne.n	80048a2 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f022 0208 	bic.w	r2, r2, #8
 80048a0:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d003      	beq.n	80048b2 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ae:	6878      	ldr	r0, [r7, #4]
 80048b0:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048b6:	f003 031f 	and.w	r3, r3, #31
 80048ba:	2220      	movs	r2, #32
 80048bc:	409a      	lsls	r2, r3
 80048be:	69bb      	ldr	r3, [r7, #24]
 80048c0:	4013      	ands	r3, r2
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	f000 8110 	beq.w	8004ae8 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a2c      	ldr	r2, [pc, #176]	; (8004980 <HAL_DMA_IRQHandler+0x690>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d04a      	beq.n	8004968 <HAL_DMA_IRQHandler+0x678>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	4a2b      	ldr	r2, [pc, #172]	; (8004984 <HAL_DMA_IRQHandler+0x694>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d045      	beq.n	8004968 <HAL_DMA_IRQHandler+0x678>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a29      	ldr	r2, [pc, #164]	; (8004988 <HAL_DMA_IRQHandler+0x698>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d040      	beq.n	8004968 <HAL_DMA_IRQHandler+0x678>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4a28      	ldr	r2, [pc, #160]	; (800498c <HAL_DMA_IRQHandler+0x69c>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d03b      	beq.n	8004968 <HAL_DMA_IRQHandler+0x678>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a26      	ldr	r2, [pc, #152]	; (8004990 <HAL_DMA_IRQHandler+0x6a0>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d036      	beq.n	8004968 <HAL_DMA_IRQHandler+0x678>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a25      	ldr	r2, [pc, #148]	; (8004994 <HAL_DMA_IRQHandler+0x6a4>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d031      	beq.n	8004968 <HAL_DMA_IRQHandler+0x678>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a23      	ldr	r2, [pc, #140]	; (8004998 <HAL_DMA_IRQHandler+0x6a8>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d02c      	beq.n	8004968 <HAL_DMA_IRQHandler+0x678>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4a22      	ldr	r2, [pc, #136]	; (800499c <HAL_DMA_IRQHandler+0x6ac>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d027      	beq.n	8004968 <HAL_DMA_IRQHandler+0x678>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a20      	ldr	r2, [pc, #128]	; (80049a0 <HAL_DMA_IRQHandler+0x6b0>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d022      	beq.n	8004968 <HAL_DMA_IRQHandler+0x678>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a1f      	ldr	r2, [pc, #124]	; (80049a4 <HAL_DMA_IRQHandler+0x6b4>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d01d      	beq.n	8004968 <HAL_DMA_IRQHandler+0x678>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4a1d      	ldr	r2, [pc, #116]	; (80049a8 <HAL_DMA_IRQHandler+0x6b8>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d018      	beq.n	8004968 <HAL_DMA_IRQHandler+0x678>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4a1c      	ldr	r2, [pc, #112]	; (80049ac <HAL_DMA_IRQHandler+0x6bc>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d013      	beq.n	8004968 <HAL_DMA_IRQHandler+0x678>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4a1a      	ldr	r2, [pc, #104]	; (80049b0 <HAL_DMA_IRQHandler+0x6c0>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d00e      	beq.n	8004968 <HAL_DMA_IRQHandler+0x678>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4a19      	ldr	r2, [pc, #100]	; (80049b4 <HAL_DMA_IRQHandler+0x6c4>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d009      	beq.n	8004968 <HAL_DMA_IRQHandler+0x678>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a17      	ldr	r2, [pc, #92]	; (80049b8 <HAL_DMA_IRQHandler+0x6c8>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d004      	beq.n	8004968 <HAL_DMA_IRQHandler+0x678>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a16      	ldr	r2, [pc, #88]	; (80049bc <HAL_DMA_IRQHandler+0x6cc>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d12b      	bne.n	80049c0 <HAL_DMA_IRQHandler+0x6d0>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f003 0310 	and.w	r3, r3, #16
 8004972:	2b00      	cmp	r3, #0
 8004974:	bf14      	ite	ne
 8004976:	2301      	movne	r3, #1
 8004978:	2300      	moveq	r3, #0
 800497a:	b2db      	uxtb	r3, r3
 800497c:	e02a      	b.n	80049d4 <HAL_DMA_IRQHandler+0x6e4>
 800497e:	bf00      	nop
 8004980:	40020010 	.word	0x40020010
 8004984:	40020028 	.word	0x40020028
 8004988:	40020040 	.word	0x40020040
 800498c:	40020058 	.word	0x40020058
 8004990:	40020070 	.word	0x40020070
 8004994:	40020088 	.word	0x40020088
 8004998:	400200a0 	.word	0x400200a0
 800499c:	400200b8 	.word	0x400200b8
 80049a0:	40020410 	.word	0x40020410
 80049a4:	40020428 	.word	0x40020428
 80049a8:	40020440 	.word	0x40020440
 80049ac:	40020458 	.word	0x40020458
 80049b0:	40020470 	.word	0x40020470
 80049b4:	40020488 	.word	0x40020488
 80049b8:	400204a0 	.word	0x400204a0
 80049bc:	400204b8 	.word	0x400204b8
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f003 0302 	and.w	r3, r3, #2
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	bf14      	ite	ne
 80049ce:	2301      	movne	r3, #1
 80049d0:	2300      	moveq	r3, #0
 80049d2:	b2db      	uxtb	r3, r3
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	f000 8087 	beq.w	8004ae8 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049de:	f003 031f 	and.w	r3, r3, #31
 80049e2:	2220      	movs	r2, #32
 80049e4:	409a      	lsls	r2, r3
 80049e6:	6a3b      	ldr	r3, [r7, #32]
 80049e8:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80049f0:	b2db      	uxtb	r3, r3
 80049f2:	2b04      	cmp	r3, #4
 80049f4:	d139      	bne.n	8004a6a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	681a      	ldr	r2, [r3, #0]
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f022 0216 	bic.w	r2, r2, #22
 8004a04:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	695a      	ldr	r2, [r3, #20]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004a14:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d103      	bne.n	8004a26 <HAL_DMA_IRQHandler+0x736>
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d007      	beq.n	8004a36 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	681a      	ldr	r2, [r3, #0]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f022 0208 	bic.w	r2, r2, #8
 8004a34:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a3a:	f003 031f 	and.w	r3, r3, #31
 8004a3e:	223f      	movs	r2, #63	; 0x3f
 8004a40:	409a      	lsls	r2, r3
 8004a42:	6a3b      	ldr	r3, [r7, #32]
 8004a44:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2201      	movs	r2, #1
 8004a4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2200      	movs	r2, #0
 8004a52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	f000 834a 	beq.w	80050f4 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a64:	6878      	ldr	r0, [r7, #4]
 8004a66:	4798      	blx	r3
          }
          return;
 8004a68:	e344      	b.n	80050f4 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d018      	beq.n	8004aaa <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d108      	bne.n	8004a98 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d02c      	beq.n	8004ae8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a92:	6878      	ldr	r0, [r7, #4]
 8004a94:	4798      	blx	r3
 8004a96:	e027      	b.n	8004ae8 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d023      	beq.n	8004ae8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004aa4:	6878      	ldr	r0, [r7, #4]
 8004aa6:	4798      	blx	r3
 8004aa8:	e01e      	b.n	8004ae8 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d10f      	bne.n	8004ad8 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	681a      	ldr	r2, [r3, #0]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f022 0210 	bic.w	r2, r2, #16
 8004ac6:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2201      	movs	r2, #1
 8004acc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d003      	beq.n	8004ae8 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ae4:	6878      	ldr	r0, [r7, #4]
 8004ae6:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	f000 8306 	beq.w	80050fe <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004af6:	f003 0301 	and.w	r3, r3, #1
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	f000 8088 	beq.w	8004c10 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2204      	movs	r2, #4
 8004b04:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a7a      	ldr	r2, [pc, #488]	; (8004cf8 <HAL_DMA_IRQHandler+0xa08>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d04a      	beq.n	8004ba8 <HAL_DMA_IRQHandler+0x8b8>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4a79      	ldr	r2, [pc, #484]	; (8004cfc <HAL_DMA_IRQHandler+0xa0c>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d045      	beq.n	8004ba8 <HAL_DMA_IRQHandler+0x8b8>
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4a77      	ldr	r2, [pc, #476]	; (8004d00 <HAL_DMA_IRQHandler+0xa10>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d040      	beq.n	8004ba8 <HAL_DMA_IRQHandler+0x8b8>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4a76      	ldr	r2, [pc, #472]	; (8004d04 <HAL_DMA_IRQHandler+0xa14>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d03b      	beq.n	8004ba8 <HAL_DMA_IRQHandler+0x8b8>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a74      	ldr	r2, [pc, #464]	; (8004d08 <HAL_DMA_IRQHandler+0xa18>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d036      	beq.n	8004ba8 <HAL_DMA_IRQHandler+0x8b8>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4a73      	ldr	r2, [pc, #460]	; (8004d0c <HAL_DMA_IRQHandler+0xa1c>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d031      	beq.n	8004ba8 <HAL_DMA_IRQHandler+0x8b8>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a71      	ldr	r2, [pc, #452]	; (8004d10 <HAL_DMA_IRQHandler+0xa20>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d02c      	beq.n	8004ba8 <HAL_DMA_IRQHandler+0x8b8>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4a70      	ldr	r2, [pc, #448]	; (8004d14 <HAL_DMA_IRQHandler+0xa24>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d027      	beq.n	8004ba8 <HAL_DMA_IRQHandler+0x8b8>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a6e      	ldr	r2, [pc, #440]	; (8004d18 <HAL_DMA_IRQHandler+0xa28>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d022      	beq.n	8004ba8 <HAL_DMA_IRQHandler+0x8b8>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a6d      	ldr	r2, [pc, #436]	; (8004d1c <HAL_DMA_IRQHandler+0xa2c>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d01d      	beq.n	8004ba8 <HAL_DMA_IRQHandler+0x8b8>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a6b      	ldr	r2, [pc, #428]	; (8004d20 <HAL_DMA_IRQHandler+0xa30>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d018      	beq.n	8004ba8 <HAL_DMA_IRQHandler+0x8b8>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a6a      	ldr	r2, [pc, #424]	; (8004d24 <HAL_DMA_IRQHandler+0xa34>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d013      	beq.n	8004ba8 <HAL_DMA_IRQHandler+0x8b8>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a68      	ldr	r2, [pc, #416]	; (8004d28 <HAL_DMA_IRQHandler+0xa38>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d00e      	beq.n	8004ba8 <HAL_DMA_IRQHandler+0x8b8>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4a67      	ldr	r2, [pc, #412]	; (8004d2c <HAL_DMA_IRQHandler+0xa3c>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d009      	beq.n	8004ba8 <HAL_DMA_IRQHandler+0x8b8>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a65      	ldr	r2, [pc, #404]	; (8004d30 <HAL_DMA_IRQHandler+0xa40>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d004      	beq.n	8004ba8 <HAL_DMA_IRQHandler+0x8b8>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4a64      	ldr	r2, [pc, #400]	; (8004d34 <HAL_DMA_IRQHandler+0xa44>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d108      	bne.n	8004bba <HAL_DMA_IRQHandler+0x8ca>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	681a      	ldr	r2, [r3, #0]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f022 0201 	bic.w	r2, r2, #1
 8004bb6:	601a      	str	r2, [r3, #0]
 8004bb8:	e007      	b.n	8004bca <HAL_DMA_IRQHandler+0x8da>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	681a      	ldr	r2, [r3, #0]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f022 0201 	bic.w	r2, r2, #1
 8004bc8:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	3301      	adds	r3, #1
 8004bce:	60fb      	str	r3, [r7, #12]
 8004bd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bd2:	429a      	cmp	r2, r3
 8004bd4:	d307      	bcc.n	8004be6 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f003 0301 	and.w	r3, r3, #1
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d1f2      	bne.n	8004bca <HAL_DMA_IRQHandler+0x8da>
 8004be4:	e000      	b.n	8004be8 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8004be6:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f003 0301 	and.w	r3, r3, #1
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d004      	beq.n	8004c00 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2203      	movs	r2, #3
 8004bfa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8004bfe:	e003      	b.n	8004c08 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2201      	movs	r2, #1
 8004c04:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	f000 8272 	beq.w	80050fe <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c1e:	6878      	ldr	r0, [r7, #4]
 8004c20:	4798      	blx	r3
 8004c22:	e26c      	b.n	80050fe <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a43      	ldr	r2, [pc, #268]	; (8004d38 <HAL_DMA_IRQHandler+0xa48>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d022      	beq.n	8004c74 <HAL_DMA_IRQHandler+0x984>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4a42      	ldr	r2, [pc, #264]	; (8004d3c <HAL_DMA_IRQHandler+0xa4c>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d01d      	beq.n	8004c74 <HAL_DMA_IRQHandler+0x984>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a40      	ldr	r2, [pc, #256]	; (8004d40 <HAL_DMA_IRQHandler+0xa50>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d018      	beq.n	8004c74 <HAL_DMA_IRQHandler+0x984>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4a3f      	ldr	r2, [pc, #252]	; (8004d44 <HAL_DMA_IRQHandler+0xa54>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d013      	beq.n	8004c74 <HAL_DMA_IRQHandler+0x984>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a3d      	ldr	r2, [pc, #244]	; (8004d48 <HAL_DMA_IRQHandler+0xa58>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d00e      	beq.n	8004c74 <HAL_DMA_IRQHandler+0x984>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a3c      	ldr	r2, [pc, #240]	; (8004d4c <HAL_DMA_IRQHandler+0xa5c>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d009      	beq.n	8004c74 <HAL_DMA_IRQHandler+0x984>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4a3a      	ldr	r2, [pc, #232]	; (8004d50 <HAL_DMA_IRQHandler+0xa60>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d004      	beq.n	8004c74 <HAL_DMA_IRQHandler+0x984>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a39      	ldr	r2, [pc, #228]	; (8004d54 <HAL_DMA_IRQHandler+0xa64>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d101      	bne.n	8004c78 <HAL_DMA_IRQHandler+0x988>
 8004c74:	2301      	movs	r3, #1
 8004c76:	e000      	b.n	8004c7a <HAL_DMA_IRQHandler+0x98a>
 8004c78:	2300      	movs	r3, #0
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	f000 823f 	beq.w	80050fe <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c8c:	f003 031f 	and.w	r3, r3, #31
 8004c90:	2204      	movs	r2, #4
 8004c92:	409a      	lsls	r2, r3
 8004c94:	697b      	ldr	r3, [r7, #20]
 8004c96:	4013      	ands	r3, r2
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	f000 80cd 	beq.w	8004e38 <HAL_DMA_IRQHandler+0xb48>
 8004c9e:	693b      	ldr	r3, [r7, #16]
 8004ca0:	f003 0304 	and.w	r3, r3, #4
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	f000 80c7 	beq.w	8004e38 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cae:	f003 031f 	and.w	r3, r3, #31
 8004cb2:	2204      	movs	r2, #4
 8004cb4:	409a      	lsls	r2, r3
 8004cb6:	69fb      	ldr	r3, [r7, #28]
 8004cb8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d049      	beq.n	8004d58 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004cc4:	693b      	ldr	r3, [r7, #16]
 8004cc6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d109      	bne.n	8004ce2 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	f000 8210 	beq.w	80050f8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cdc:	6878      	ldr	r0, [r7, #4]
 8004cde:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004ce0:	e20a      	b.n	80050f8 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	f000 8206 	beq.w	80050f8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cf0:	6878      	ldr	r0, [r7, #4]
 8004cf2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004cf4:	e200      	b.n	80050f8 <HAL_DMA_IRQHandler+0xe08>
 8004cf6:	bf00      	nop
 8004cf8:	40020010 	.word	0x40020010
 8004cfc:	40020028 	.word	0x40020028
 8004d00:	40020040 	.word	0x40020040
 8004d04:	40020058 	.word	0x40020058
 8004d08:	40020070 	.word	0x40020070
 8004d0c:	40020088 	.word	0x40020088
 8004d10:	400200a0 	.word	0x400200a0
 8004d14:	400200b8 	.word	0x400200b8
 8004d18:	40020410 	.word	0x40020410
 8004d1c:	40020428 	.word	0x40020428
 8004d20:	40020440 	.word	0x40020440
 8004d24:	40020458 	.word	0x40020458
 8004d28:	40020470 	.word	0x40020470
 8004d2c:	40020488 	.word	0x40020488
 8004d30:	400204a0 	.word	0x400204a0
 8004d34:	400204b8 	.word	0x400204b8
 8004d38:	58025408 	.word	0x58025408
 8004d3c:	5802541c 	.word	0x5802541c
 8004d40:	58025430 	.word	0x58025430
 8004d44:	58025444 	.word	0x58025444
 8004d48:	58025458 	.word	0x58025458
 8004d4c:	5802546c 	.word	0x5802546c
 8004d50:	58025480 	.word	0x58025480
 8004d54:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	f003 0320 	and.w	r3, r3, #32
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d160      	bne.n	8004e24 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a7f      	ldr	r2, [pc, #508]	; (8004f64 <HAL_DMA_IRQHandler+0xc74>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d04a      	beq.n	8004e02 <HAL_DMA_IRQHandler+0xb12>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4a7d      	ldr	r2, [pc, #500]	; (8004f68 <HAL_DMA_IRQHandler+0xc78>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d045      	beq.n	8004e02 <HAL_DMA_IRQHandler+0xb12>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4a7c      	ldr	r2, [pc, #496]	; (8004f6c <HAL_DMA_IRQHandler+0xc7c>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d040      	beq.n	8004e02 <HAL_DMA_IRQHandler+0xb12>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4a7a      	ldr	r2, [pc, #488]	; (8004f70 <HAL_DMA_IRQHandler+0xc80>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d03b      	beq.n	8004e02 <HAL_DMA_IRQHandler+0xb12>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4a79      	ldr	r2, [pc, #484]	; (8004f74 <HAL_DMA_IRQHandler+0xc84>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d036      	beq.n	8004e02 <HAL_DMA_IRQHandler+0xb12>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a77      	ldr	r2, [pc, #476]	; (8004f78 <HAL_DMA_IRQHandler+0xc88>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d031      	beq.n	8004e02 <HAL_DMA_IRQHandler+0xb12>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4a76      	ldr	r2, [pc, #472]	; (8004f7c <HAL_DMA_IRQHandler+0xc8c>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d02c      	beq.n	8004e02 <HAL_DMA_IRQHandler+0xb12>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a74      	ldr	r2, [pc, #464]	; (8004f80 <HAL_DMA_IRQHandler+0xc90>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d027      	beq.n	8004e02 <HAL_DMA_IRQHandler+0xb12>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a73      	ldr	r2, [pc, #460]	; (8004f84 <HAL_DMA_IRQHandler+0xc94>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d022      	beq.n	8004e02 <HAL_DMA_IRQHandler+0xb12>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a71      	ldr	r2, [pc, #452]	; (8004f88 <HAL_DMA_IRQHandler+0xc98>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d01d      	beq.n	8004e02 <HAL_DMA_IRQHandler+0xb12>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a70      	ldr	r2, [pc, #448]	; (8004f8c <HAL_DMA_IRQHandler+0xc9c>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d018      	beq.n	8004e02 <HAL_DMA_IRQHandler+0xb12>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a6e      	ldr	r2, [pc, #440]	; (8004f90 <HAL_DMA_IRQHandler+0xca0>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d013      	beq.n	8004e02 <HAL_DMA_IRQHandler+0xb12>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	4a6d      	ldr	r2, [pc, #436]	; (8004f94 <HAL_DMA_IRQHandler+0xca4>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d00e      	beq.n	8004e02 <HAL_DMA_IRQHandler+0xb12>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a6b      	ldr	r2, [pc, #428]	; (8004f98 <HAL_DMA_IRQHandler+0xca8>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d009      	beq.n	8004e02 <HAL_DMA_IRQHandler+0xb12>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a6a      	ldr	r2, [pc, #424]	; (8004f9c <HAL_DMA_IRQHandler+0xcac>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d004      	beq.n	8004e02 <HAL_DMA_IRQHandler+0xb12>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a68      	ldr	r2, [pc, #416]	; (8004fa0 <HAL_DMA_IRQHandler+0xcb0>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d108      	bne.n	8004e14 <HAL_DMA_IRQHandler+0xb24>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	681a      	ldr	r2, [r3, #0]
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f022 0208 	bic.w	r2, r2, #8
 8004e10:	601a      	str	r2, [r3, #0]
 8004e12:	e007      	b.n	8004e24 <HAL_DMA_IRQHandler+0xb34>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f022 0204 	bic.w	r2, r2, #4
 8004e22:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	f000 8165 	beq.w	80050f8 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e32:	6878      	ldr	r0, [r7, #4]
 8004e34:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004e36:	e15f      	b.n	80050f8 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e3c:	f003 031f 	and.w	r3, r3, #31
 8004e40:	2202      	movs	r2, #2
 8004e42:	409a      	lsls	r2, r3
 8004e44:	697b      	ldr	r3, [r7, #20]
 8004e46:	4013      	ands	r3, r2
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	f000 80c5 	beq.w	8004fd8 <HAL_DMA_IRQHandler+0xce8>
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	f003 0302 	and.w	r3, r3, #2
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	f000 80bf 	beq.w	8004fd8 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e5e:	f003 031f 	and.w	r3, r3, #31
 8004e62:	2202      	movs	r2, #2
 8004e64:	409a      	lsls	r2, r3
 8004e66:	69fb      	ldr	r3, [r7, #28]
 8004e68:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d018      	beq.n	8004ea6 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004e74:	693b      	ldr	r3, [r7, #16]
 8004e76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d109      	bne.n	8004e92 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	f000 813a 	beq.w	80050fc <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e8c:	6878      	ldr	r0, [r7, #4]
 8004e8e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004e90:	e134      	b.n	80050fc <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	f000 8130 	beq.w	80050fc <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ea0:	6878      	ldr	r0, [r7, #4]
 8004ea2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004ea4:	e12a      	b.n	80050fc <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004ea6:	693b      	ldr	r3, [r7, #16]
 8004ea8:	f003 0320 	and.w	r3, r3, #32
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	f040 8089 	bne.w	8004fc4 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a2b      	ldr	r2, [pc, #172]	; (8004f64 <HAL_DMA_IRQHandler+0xc74>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d04a      	beq.n	8004f52 <HAL_DMA_IRQHandler+0xc62>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a29      	ldr	r2, [pc, #164]	; (8004f68 <HAL_DMA_IRQHandler+0xc78>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d045      	beq.n	8004f52 <HAL_DMA_IRQHandler+0xc62>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4a28      	ldr	r2, [pc, #160]	; (8004f6c <HAL_DMA_IRQHandler+0xc7c>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d040      	beq.n	8004f52 <HAL_DMA_IRQHandler+0xc62>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4a26      	ldr	r2, [pc, #152]	; (8004f70 <HAL_DMA_IRQHandler+0xc80>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d03b      	beq.n	8004f52 <HAL_DMA_IRQHandler+0xc62>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	4a25      	ldr	r2, [pc, #148]	; (8004f74 <HAL_DMA_IRQHandler+0xc84>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d036      	beq.n	8004f52 <HAL_DMA_IRQHandler+0xc62>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4a23      	ldr	r2, [pc, #140]	; (8004f78 <HAL_DMA_IRQHandler+0xc88>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d031      	beq.n	8004f52 <HAL_DMA_IRQHandler+0xc62>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4a22      	ldr	r2, [pc, #136]	; (8004f7c <HAL_DMA_IRQHandler+0xc8c>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d02c      	beq.n	8004f52 <HAL_DMA_IRQHandler+0xc62>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	4a20      	ldr	r2, [pc, #128]	; (8004f80 <HAL_DMA_IRQHandler+0xc90>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d027      	beq.n	8004f52 <HAL_DMA_IRQHandler+0xc62>
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4a1f      	ldr	r2, [pc, #124]	; (8004f84 <HAL_DMA_IRQHandler+0xc94>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d022      	beq.n	8004f52 <HAL_DMA_IRQHandler+0xc62>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a1d      	ldr	r2, [pc, #116]	; (8004f88 <HAL_DMA_IRQHandler+0xc98>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d01d      	beq.n	8004f52 <HAL_DMA_IRQHandler+0xc62>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4a1c      	ldr	r2, [pc, #112]	; (8004f8c <HAL_DMA_IRQHandler+0xc9c>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d018      	beq.n	8004f52 <HAL_DMA_IRQHandler+0xc62>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4a1a      	ldr	r2, [pc, #104]	; (8004f90 <HAL_DMA_IRQHandler+0xca0>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d013      	beq.n	8004f52 <HAL_DMA_IRQHandler+0xc62>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a19      	ldr	r2, [pc, #100]	; (8004f94 <HAL_DMA_IRQHandler+0xca4>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d00e      	beq.n	8004f52 <HAL_DMA_IRQHandler+0xc62>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a17      	ldr	r2, [pc, #92]	; (8004f98 <HAL_DMA_IRQHandler+0xca8>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d009      	beq.n	8004f52 <HAL_DMA_IRQHandler+0xc62>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4a16      	ldr	r2, [pc, #88]	; (8004f9c <HAL_DMA_IRQHandler+0xcac>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d004      	beq.n	8004f52 <HAL_DMA_IRQHandler+0xc62>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a14      	ldr	r2, [pc, #80]	; (8004fa0 <HAL_DMA_IRQHandler+0xcb0>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d128      	bne.n	8004fa4 <HAL_DMA_IRQHandler+0xcb4>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	681a      	ldr	r2, [r3, #0]
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f022 0214 	bic.w	r2, r2, #20
 8004f60:	601a      	str	r2, [r3, #0]
 8004f62:	e027      	b.n	8004fb4 <HAL_DMA_IRQHandler+0xcc4>
 8004f64:	40020010 	.word	0x40020010
 8004f68:	40020028 	.word	0x40020028
 8004f6c:	40020040 	.word	0x40020040
 8004f70:	40020058 	.word	0x40020058
 8004f74:	40020070 	.word	0x40020070
 8004f78:	40020088 	.word	0x40020088
 8004f7c:	400200a0 	.word	0x400200a0
 8004f80:	400200b8 	.word	0x400200b8
 8004f84:	40020410 	.word	0x40020410
 8004f88:	40020428 	.word	0x40020428
 8004f8c:	40020440 	.word	0x40020440
 8004f90:	40020458 	.word	0x40020458
 8004f94:	40020470 	.word	0x40020470
 8004f98:	40020488 	.word	0x40020488
 8004f9c:	400204a0 	.word	0x400204a0
 8004fa0:	400204b8 	.word	0x400204b8
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	681a      	ldr	r2, [r3, #0]
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f022 020a 	bic.w	r2, r2, #10
 8004fb2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	f000 8097 	beq.w	80050fc <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fd2:	6878      	ldr	r0, [r7, #4]
 8004fd4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004fd6:	e091      	b.n	80050fc <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fdc:	f003 031f 	and.w	r3, r3, #31
 8004fe0:	2208      	movs	r2, #8
 8004fe2:	409a      	lsls	r2, r3
 8004fe4:	697b      	ldr	r3, [r7, #20]
 8004fe6:	4013      	ands	r3, r2
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	f000 8088 	beq.w	80050fe <HAL_DMA_IRQHandler+0xe0e>
 8004fee:	693b      	ldr	r3, [r7, #16]
 8004ff0:	f003 0308 	and.w	r3, r3, #8
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	f000 8082 	beq.w	80050fe <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a41      	ldr	r2, [pc, #260]	; (8005104 <HAL_DMA_IRQHandler+0xe14>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d04a      	beq.n	800509a <HAL_DMA_IRQHandler+0xdaa>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a3f      	ldr	r2, [pc, #252]	; (8005108 <HAL_DMA_IRQHandler+0xe18>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d045      	beq.n	800509a <HAL_DMA_IRQHandler+0xdaa>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4a3e      	ldr	r2, [pc, #248]	; (800510c <HAL_DMA_IRQHandler+0xe1c>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d040      	beq.n	800509a <HAL_DMA_IRQHandler+0xdaa>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a3c      	ldr	r2, [pc, #240]	; (8005110 <HAL_DMA_IRQHandler+0xe20>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d03b      	beq.n	800509a <HAL_DMA_IRQHandler+0xdaa>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a3b      	ldr	r2, [pc, #236]	; (8005114 <HAL_DMA_IRQHandler+0xe24>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d036      	beq.n	800509a <HAL_DMA_IRQHandler+0xdaa>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a39      	ldr	r2, [pc, #228]	; (8005118 <HAL_DMA_IRQHandler+0xe28>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d031      	beq.n	800509a <HAL_DMA_IRQHandler+0xdaa>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a38      	ldr	r2, [pc, #224]	; (800511c <HAL_DMA_IRQHandler+0xe2c>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d02c      	beq.n	800509a <HAL_DMA_IRQHandler+0xdaa>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a36      	ldr	r2, [pc, #216]	; (8005120 <HAL_DMA_IRQHandler+0xe30>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d027      	beq.n	800509a <HAL_DMA_IRQHandler+0xdaa>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a35      	ldr	r2, [pc, #212]	; (8005124 <HAL_DMA_IRQHandler+0xe34>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d022      	beq.n	800509a <HAL_DMA_IRQHandler+0xdaa>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a33      	ldr	r2, [pc, #204]	; (8005128 <HAL_DMA_IRQHandler+0xe38>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d01d      	beq.n	800509a <HAL_DMA_IRQHandler+0xdaa>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4a32      	ldr	r2, [pc, #200]	; (800512c <HAL_DMA_IRQHandler+0xe3c>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d018      	beq.n	800509a <HAL_DMA_IRQHandler+0xdaa>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a30      	ldr	r2, [pc, #192]	; (8005130 <HAL_DMA_IRQHandler+0xe40>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d013      	beq.n	800509a <HAL_DMA_IRQHandler+0xdaa>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a2f      	ldr	r2, [pc, #188]	; (8005134 <HAL_DMA_IRQHandler+0xe44>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d00e      	beq.n	800509a <HAL_DMA_IRQHandler+0xdaa>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4a2d      	ldr	r2, [pc, #180]	; (8005138 <HAL_DMA_IRQHandler+0xe48>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d009      	beq.n	800509a <HAL_DMA_IRQHandler+0xdaa>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a2c      	ldr	r2, [pc, #176]	; (800513c <HAL_DMA_IRQHandler+0xe4c>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d004      	beq.n	800509a <HAL_DMA_IRQHandler+0xdaa>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4a2a      	ldr	r2, [pc, #168]	; (8005140 <HAL_DMA_IRQHandler+0xe50>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d108      	bne.n	80050ac <HAL_DMA_IRQHandler+0xdbc>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	681a      	ldr	r2, [r3, #0]
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f022 021c 	bic.w	r2, r2, #28
 80050a8:	601a      	str	r2, [r3, #0]
 80050aa:	e007      	b.n	80050bc <HAL_DMA_IRQHandler+0xdcc>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	681a      	ldr	r2, [r3, #0]
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f022 020e 	bic.w	r2, r2, #14
 80050ba:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050c0:	f003 031f 	and.w	r3, r3, #31
 80050c4:	2201      	movs	r2, #1
 80050c6:	409a      	lsls	r2, r3
 80050c8:	69fb      	ldr	r3, [r7, #28]
 80050ca:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2201      	movs	r2, #1
 80050d0:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2201      	movs	r2, #1
 80050d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2200      	movs	r2, #0
 80050de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d009      	beq.n	80050fe <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050ee:	6878      	ldr	r0, [r7, #4]
 80050f0:	4798      	blx	r3
 80050f2:	e004      	b.n	80050fe <HAL_DMA_IRQHandler+0xe0e>
          return;
 80050f4:	bf00      	nop
 80050f6:	e002      	b.n	80050fe <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80050f8:	bf00      	nop
 80050fa:	e000      	b.n	80050fe <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80050fc:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80050fe:	3728      	adds	r7, #40	; 0x28
 8005100:	46bd      	mov	sp, r7
 8005102:	bd80      	pop	{r7, pc}
 8005104:	40020010 	.word	0x40020010
 8005108:	40020028 	.word	0x40020028
 800510c:	40020040 	.word	0x40020040
 8005110:	40020058 	.word	0x40020058
 8005114:	40020070 	.word	0x40020070
 8005118:	40020088 	.word	0x40020088
 800511c:	400200a0 	.word	0x400200a0
 8005120:	400200b8 	.word	0x400200b8
 8005124:	40020410 	.word	0x40020410
 8005128:	40020428 	.word	0x40020428
 800512c:	40020440 	.word	0x40020440
 8005130:	40020458 	.word	0x40020458
 8005134:	40020470 	.word	0x40020470
 8005138:	40020488 	.word	0x40020488
 800513c:	400204a0 	.word	0x400204a0
 8005140:	400204b8 	.word	0x400204b8

08005144 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005144:	b480      	push	{r7}
 8005146:	b087      	sub	sp, #28
 8005148:	af00      	add	r7, sp, #0
 800514a:	60f8      	str	r0, [r7, #12]
 800514c:	60b9      	str	r1, [r7, #8]
 800514e:	607a      	str	r2, [r7, #4]
 8005150:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005156:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800515c:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4a7f      	ldr	r2, [pc, #508]	; (8005360 <DMA_SetConfig+0x21c>)
 8005164:	4293      	cmp	r3, r2
 8005166:	d072      	beq.n	800524e <DMA_SetConfig+0x10a>
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4a7d      	ldr	r2, [pc, #500]	; (8005364 <DMA_SetConfig+0x220>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d06d      	beq.n	800524e <DMA_SetConfig+0x10a>
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4a7c      	ldr	r2, [pc, #496]	; (8005368 <DMA_SetConfig+0x224>)
 8005178:	4293      	cmp	r3, r2
 800517a:	d068      	beq.n	800524e <DMA_SetConfig+0x10a>
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	4a7a      	ldr	r2, [pc, #488]	; (800536c <DMA_SetConfig+0x228>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d063      	beq.n	800524e <DMA_SetConfig+0x10a>
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	4a79      	ldr	r2, [pc, #484]	; (8005370 <DMA_SetConfig+0x22c>)
 800518c:	4293      	cmp	r3, r2
 800518e:	d05e      	beq.n	800524e <DMA_SetConfig+0x10a>
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4a77      	ldr	r2, [pc, #476]	; (8005374 <DMA_SetConfig+0x230>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d059      	beq.n	800524e <DMA_SetConfig+0x10a>
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4a76      	ldr	r2, [pc, #472]	; (8005378 <DMA_SetConfig+0x234>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d054      	beq.n	800524e <DMA_SetConfig+0x10a>
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	4a74      	ldr	r2, [pc, #464]	; (800537c <DMA_SetConfig+0x238>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d04f      	beq.n	800524e <DMA_SetConfig+0x10a>
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	4a73      	ldr	r2, [pc, #460]	; (8005380 <DMA_SetConfig+0x23c>)
 80051b4:	4293      	cmp	r3, r2
 80051b6:	d04a      	beq.n	800524e <DMA_SetConfig+0x10a>
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	4a71      	ldr	r2, [pc, #452]	; (8005384 <DMA_SetConfig+0x240>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d045      	beq.n	800524e <DMA_SetConfig+0x10a>
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	4a70      	ldr	r2, [pc, #448]	; (8005388 <DMA_SetConfig+0x244>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d040      	beq.n	800524e <DMA_SetConfig+0x10a>
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4a6e      	ldr	r2, [pc, #440]	; (800538c <DMA_SetConfig+0x248>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d03b      	beq.n	800524e <DMA_SetConfig+0x10a>
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a6d      	ldr	r2, [pc, #436]	; (8005390 <DMA_SetConfig+0x24c>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d036      	beq.n	800524e <DMA_SetConfig+0x10a>
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4a6b      	ldr	r2, [pc, #428]	; (8005394 <DMA_SetConfig+0x250>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d031      	beq.n	800524e <DMA_SetConfig+0x10a>
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	4a6a      	ldr	r2, [pc, #424]	; (8005398 <DMA_SetConfig+0x254>)
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d02c      	beq.n	800524e <DMA_SetConfig+0x10a>
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4a68      	ldr	r2, [pc, #416]	; (800539c <DMA_SetConfig+0x258>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d027      	beq.n	800524e <DMA_SetConfig+0x10a>
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	4a67      	ldr	r2, [pc, #412]	; (80053a0 <DMA_SetConfig+0x25c>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d022      	beq.n	800524e <DMA_SetConfig+0x10a>
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4a65      	ldr	r2, [pc, #404]	; (80053a4 <DMA_SetConfig+0x260>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d01d      	beq.n	800524e <DMA_SetConfig+0x10a>
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4a64      	ldr	r2, [pc, #400]	; (80053a8 <DMA_SetConfig+0x264>)
 8005218:	4293      	cmp	r3, r2
 800521a:	d018      	beq.n	800524e <DMA_SetConfig+0x10a>
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a62      	ldr	r2, [pc, #392]	; (80053ac <DMA_SetConfig+0x268>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d013      	beq.n	800524e <DMA_SetConfig+0x10a>
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	4a61      	ldr	r2, [pc, #388]	; (80053b0 <DMA_SetConfig+0x26c>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d00e      	beq.n	800524e <DMA_SetConfig+0x10a>
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4a5f      	ldr	r2, [pc, #380]	; (80053b4 <DMA_SetConfig+0x270>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d009      	beq.n	800524e <DMA_SetConfig+0x10a>
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	4a5e      	ldr	r2, [pc, #376]	; (80053b8 <DMA_SetConfig+0x274>)
 8005240:	4293      	cmp	r3, r2
 8005242:	d004      	beq.n	800524e <DMA_SetConfig+0x10a>
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	4a5c      	ldr	r2, [pc, #368]	; (80053bc <DMA_SetConfig+0x278>)
 800524a:	4293      	cmp	r3, r2
 800524c:	d101      	bne.n	8005252 <DMA_SetConfig+0x10e>
 800524e:	2301      	movs	r3, #1
 8005250:	e000      	b.n	8005254 <DMA_SetConfig+0x110>
 8005252:	2300      	movs	r3, #0
 8005254:	2b00      	cmp	r3, #0
 8005256:	d00d      	beq.n	8005274 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800525c:	68fa      	ldr	r2, [r7, #12]
 800525e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8005260:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005266:	2b00      	cmp	r3, #0
 8005268:	d004      	beq.n	8005274 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800526e:	68fa      	ldr	r2, [r7, #12]
 8005270:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8005272:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a39      	ldr	r2, [pc, #228]	; (8005360 <DMA_SetConfig+0x21c>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d04a      	beq.n	8005314 <DMA_SetConfig+0x1d0>
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4a38      	ldr	r2, [pc, #224]	; (8005364 <DMA_SetConfig+0x220>)
 8005284:	4293      	cmp	r3, r2
 8005286:	d045      	beq.n	8005314 <DMA_SetConfig+0x1d0>
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a36      	ldr	r2, [pc, #216]	; (8005368 <DMA_SetConfig+0x224>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d040      	beq.n	8005314 <DMA_SetConfig+0x1d0>
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4a35      	ldr	r2, [pc, #212]	; (800536c <DMA_SetConfig+0x228>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d03b      	beq.n	8005314 <DMA_SetConfig+0x1d0>
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4a33      	ldr	r2, [pc, #204]	; (8005370 <DMA_SetConfig+0x22c>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d036      	beq.n	8005314 <DMA_SetConfig+0x1d0>
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a32      	ldr	r2, [pc, #200]	; (8005374 <DMA_SetConfig+0x230>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d031      	beq.n	8005314 <DMA_SetConfig+0x1d0>
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a30      	ldr	r2, [pc, #192]	; (8005378 <DMA_SetConfig+0x234>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d02c      	beq.n	8005314 <DMA_SetConfig+0x1d0>
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4a2f      	ldr	r2, [pc, #188]	; (800537c <DMA_SetConfig+0x238>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d027      	beq.n	8005314 <DMA_SetConfig+0x1d0>
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4a2d      	ldr	r2, [pc, #180]	; (8005380 <DMA_SetConfig+0x23c>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d022      	beq.n	8005314 <DMA_SetConfig+0x1d0>
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4a2c      	ldr	r2, [pc, #176]	; (8005384 <DMA_SetConfig+0x240>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d01d      	beq.n	8005314 <DMA_SetConfig+0x1d0>
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a2a      	ldr	r2, [pc, #168]	; (8005388 <DMA_SetConfig+0x244>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d018      	beq.n	8005314 <DMA_SetConfig+0x1d0>
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a29      	ldr	r2, [pc, #164]	; (800538c <DMA_SetConfig+0x248>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d013      	beq.n	8005314 <DMA_SetConfig+0x1d0>
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a27      	ldr	r2, [pc, #156]	; (8005390 <DMA_SetConfig+0x24c>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d00e      	beq.n	8005314 <DMA_SetConfig+0x1d0>
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a26      	ldr	r2, [pc, #152]	; (8005394 <DMA_SetConfig+0x250>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d009      	beq.n	8005314 <DMA_SetConfig+0x1d0>
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4a24      	ldr	r2, [pc, #144]	; (8005398 <DMA_SetConfig+0x254>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d004      	beq.n	8005314 <DMA_SetConfig+0x1d0>
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a23      	ldr	r2, [pc, #140]	; (800539c <DMA_SetConfig+0x258>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d101      	bne.n	8005318 <DMA_SetConfig+0x1d4>
 8005314:	2301      	movs	r3, #1
 8005316:	e000      	b.n	800531a <DMA_SetConfig+0x1d6>
 8005318:	2300      	movs	r3, #0
 800531a:	2b00      	cmp	r3, #0
 800531c:	d059      	beq.n	80053d2 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005322:	f003 031f 	and.w	r3, r3, #31
 8005326:	223f      	movs	r2, #63	; 0x3f
 8005328:	409a      	lsls	r2, r3
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	681a      	ldr	r2, [r3, #0]
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800533c:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	683a      	ldr	r2, [r7, #0]
 8005344:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	689b      	ldr	r3, [r3, #8]
 800534a:	2b40      	cmp	r3, #64	; 0x40
 800534c:	d138      	bne.n	80053c0 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	687a      	ldr	r2, [r7, #4]
 8005354:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	68ba      	ldr	r2, [r7, #8]
 800535c:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800535e:	e086      	b.n	800546e <DMA_SetConfig+0x32a>
 8005360:	40020010 	.word	0x40020010
 8005364:	40020028 	.word	0x40020028
 8005368:	40020040 	.word	0x40020040
 800536c:	40020058 	.word	0x40020058
 8005370:	40020070 	.word	0x40020070
 8005374:	40020088 	.word	0x40020088
 8005378:	400200a0 	.word	0x400200a0
 800537c:	400200b8 	.word	0x400200b8
 8005380:	40020410 	.word	0x40020410
 8005384:	40020428 	.word	0x40020428
 8005388:	40020440 	.word	0x40020440
 800538c:	40020458 	.word	0x40020458
 8005390:	40020470 	.word	0x40020470
 8005394:	40020488 	.word	0x40020488
 8005398:	400204a0 	.word	0x400204a0
 800539c:	400204b8 	.word	0x400204b8
 80053a0:	58025408 	.word	0x58025408
 80053a4:	5802541c 	.word	0x5802541c
 80053a8:	58025430 	.word	0x58025430
 80053ac:	58025444 	.word	0x58025444
 80053b0:	58025458 	.word	0x58025458
 80053b4:	5802546c 	.word	0x5802546c
 80053b8:	58025480 	.word	0x58025480
 80053bc:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	68ba      	ldr	r2, [r7, #8]
 80053c6:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	687a      	ldr	r2, [r7, #4]
 80053ce:	60da      	str	r2, [r3, #12]
}
 80053d0:	e04d      	b.n	800546e <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4a29      	ldr	r2, [pc, #164]	; (800547c <DMA_SetConfig+0x338>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d022      	beq.n	8005422 <DMA_SetConfig+0x2de>
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4a27      	ldr	r2, [pc, #156]	; (8005480 <DMA_SetConfig+0x33c>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d01d      	beq.n	8005422 <DMA_SetConfig+0x2de>
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	4a26      	ldr	r2, [pc, #152]	; (8005484 <DMA_SetConfig+0x340>)
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d018      	beq.n	8005422 <DMA_SetConfig+0x2de>
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	4a24      	ldr	r2, [pc, #144]	; (8005488 <DMA_SetConfig+0x344>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d013      	beq.n	8005422 <DMA_SetConfig+0x2de>
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	4a23      	ldr	r2, [pc, #140]	; (800548c <DMA_SetConfig+0x348>)
 8005400:	4293      	cmp	r3, r2
 8005402:	d00e      	beq.n	8005422 <DMA_SetConfig+0x2de>
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4a21      	ldr	r2, [pc, #132]	; (8005490 <DMA_SetConfig+0x34c>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d009      	beq.n	8005422 <DMA_SetConfig+0x2de>
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	4a20      	ldr	r2, [pc, #128]	; (8005494 <DMA_SetConfig+0x350>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d004      	beq.n	8005422 <DMA_SetConfig+0x2de>
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	4a1e      	ldr	r2, [pc, #120]	; (8005498 <DMA_SetConfig+0x354>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d101      	bne.n	8005426 <DMA_SetConfig+0x2e2>
 8005422:	2301      	movs	r3, #1
 8005424:	e000      	b.n	8005428 <DMA_SetConfig+0x2e4>
 8005426:	2300      	movs	r3, #0
 8005428:	2b00      	cmp	r3, #0
 800542a:	d020      	beq.n	800546e <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005430:	f003 031f 	and.w	r3, r3, #31
 8005434:	2201      	movs	r2, #1
 8005436:	409a      	lsls	r2, r3
 8005438:	693b      	ldr	r3, [r7, #16]
 800543a:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	683a      	ldr	r2, [r7, #0]
 8005442:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	689b      	ldr	r3, [r3, #8]
 8005448:	2b40      	cmp	r3, #64	; 0x40
 800544a:	d108      	bne.n	800545e <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	687a      	ldr	r2, [r7, #4]
 8005452:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	68ba      	ldr	r2, [r7, #8]
 800545a:	60da      	str	r2, [r3, #12]
}
 800545c:	e007      	b.n	800546e <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	68ba      	ldr	r2, [r7, #8]
 8005464:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	687a      	ldr	r2, [r7, #4]
 800546c:	60da      	str	r2, [r3, #12]
}
 800546e:	bf00      	nop
 8005470:	371c      	adds	r7, #28
 8005472:	46bd      	mov	sp, r7
 8005474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005478:	4770      	bx	lr
 800547a:	bf00      	nop
 800547c:	58025408 	.word	0x58025408
 8005480:	5802541c 	.word	0x5802541c
 8005484:	58025430 	.word	0x58025430
 8005488:	58025444 	.word	0x58025444
 800548c:	58025458 	.word	0x58025458
 8005490:	5802546c 	.word	0x5802546c
 8005494:	58025480 	.word	0x58025480
 8005498:	58025494 	.word	0x58025494

0800549c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800549c:	b480      	push	{r7}
 800549e:	b085      	sub	sp, #20
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4a42      	ldr	r2, [pc, #264]	; (80055b4 <DMA_CalcBaseAndBitshift+0x118>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d04a      	beq.n	8005544 <DMA_CalcBaseAndBitshift+0xa8>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	4a41      	ldr	r2, [pc, #260]	; (80055b8 <DMA_CalcBaseAndBitshift+0x11c>)
 80054b4:	4293      	cmp	r3, r2
 80054b6:	d045      	beq.n	8005544 <DMA_CalcBaseAndBitshift+0xa8>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4a3f      	ldr	r2, [pc, #252]	; (80055bc <DMA_CalcBaseAndBitshift+0x120>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d040      	beq.n	8005544 <DMA_CalcBaseAndBitshift+0xa8>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4a3e      	ldr	r2, [pc, #248]	; (80055c0 <DMA_CalcBaseAndBitshift+0x124>)
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d03b      	beq.n	8005544 <DMA_CalcBaseAndBitshift+0xa8>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4a3c      	ldr	r2, [pc, #240]	; (80055c4 <DMA_CalcBaseAndBitshift+0x128>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d036      	beq.n	8005544 <DMA_CalcBaseAndBitshift+0xa8>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	4a3b      	ldr	r2, [pc, #236]	; (80055c8 <DMA_CalcBaseAndBitshift+0x12c>)
 80054dc:	4293      	cmp	r3, r2
 80054de:	d031      	beq.n	8005544 <DMA_CalcBaseAndBitshift+0xa8>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4a39      	ldr	r2, [pc, #228]	; (80055cc <DMA_CalcBaseAndBitshift+0x130>)
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d02c      	beq.n	8005544 <DMA_CalcBaseAndBitshift+0xa8>
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	4a38      	ldr	r2, [pc, #224]	; (80055d0 <DMA_CalcBaseAndBitshift+0x134>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d027      	beq.n	8005544 <DMA_CalcBaseAndBitshift+0xa8>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4a36      	ldr	r2, [pc, #216]	; (80055d4 <DMA_CalcBaseAndBitshift+0x138>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d022      	beq.n	8005544 <DMA_CalcBaseAndBitshift+0xa8>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	4a35      	ldr	r2, [pc, #212]	; (80055d8 <DMA_CalcBaseAndBitshift+0x13c>)
 8005504:	4293      	cmp	r3, r2
 8005506:	d01d      	beq.n	8005544 <DMA_CalcBaseAndBitshift+0xa8>
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	4a33      	ldr	r2, [pc, #204]	; (80055dc <DMA_CalcBaseAndBitshift+0x140>)
 800550e:	4293      	cmp	r3, r2
 8005510:	d018      	beq.n	8005544 <DMA_CalcBaseAndBitshift+0xa8>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	4a32      	ldr	r2, [pc, #200]	; (80055e0 <DMA_CalcBaseAndBitshift+0x144>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d013      	beq.n	8005544 <DMA_CalcBaseAndBitshift+0xa8>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	4a30      	ldr	r2, [pc, #192]	; (80055e4 <DMA_CalcBaseAndBitshift+0x148>)
 8005522:	4293      	cmp	r3, r2
 8005524:	d00e      	beq.n	8005544 <DMA_CalcBaseAndBitshift+0xa8>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	4a2f      	ldr	r2, [pc, #188]	; (80055e8 <DMA_CalcBaseAndBitshift+0x14c>)
 800552c:	4293      	cmp	r3, r2
 800552e:	d009      	beq.n	8005544 <DMA_CalcBaseAndBitshift+0xa8>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	4a2d      	ldr	r2, [pc, #180]	; (80055ec <DMA_CalcBaseAndBitshift+0x150>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d004      	beq.n	8005544 <DMA_CalcBaseAndBitshift+0xa8>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	4a2c      	ldr	r2, [pc, #176]	; (80055f0 <DMA_CalcBaseAndBitshift+0x154>)
 8005540:	4293      	cmp	r3, r2
 8005542:	d101      	bne.n	8005548 <DMA_CalcBaseAndBitshift+0xac>
 8005544:	2301      	movs	r3, #1
 8005546:	e000      	b.n	800554a <DMA_CalcBaseAndBitshift+0xae>
 8005548:	2300      	movs	r3, #0
 800554a:	2b00      	cmp	r3, #0
 800554c:	d024      	beq.n	8005598 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	b2db      	uxtb	r3, r3
 8005554:	3b10      	subs	r3, #16
 8005556:	4a27      	ldr	r2, [pc, #156]	; (80055f4 <DMA_CalcBaseAndBitshift+0x158>)
 8005558:	fba2 2303 	umull	r2, r3, r2, r3
 800555c:	091b      	lsrs	r3, r3, #4
 800555e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	f003 0307 	and.w	r3, r3, #7
 8005566:	4a24      	ldr	r2, [pc, #144]	; (80055f8 <DMA_CalcBaseAndBitshift+0x15c>)
 8005568:	5cd3      	ldrb	r3, [r2, r3]
 800556a:	461a      	mov	r2, r3
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	2b03      	cmp	r3, #3
 8005574:	d908      	bls.n	8005588 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	461a      	mov	r2, r3
 800557c:	4b1f      	ldr	r3, [pc, #124]	; (80055fc <DMA_CalcBaseAndBitshift+0x160>)
 800557e:	4013      	ands	r3, r2
 8005580:	1d1a      	adds	r2, r3, #4
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	659a      	str	r2, [r3, #88]	; 0x58
 8005586:	e00d      	b.n	80055a4 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	461a      	mov	r2, r3
 800558e:	4b1b      	ldr	r3, [pc, #108]	; (80055fc <DMA_CalcBaseAndBitshift+0x160>)
 8005590:	4013      	ands	r3, r2
 8005592:	687a      	ldr	r2, [r7, #4]
 8005594:	6593      	str	r3, [r2, #88]	; 0x58
 8005596:	e005      	b.n	80055a4 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80055a8:	4618      	mov	r0, r3
 80055aa:	3714      	adds	r7, #20
 80055ac:	46bd      	mov	sp, r7
 80055ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b2:	4770      	bx	lr
 80055b4:	40020010 	.word	0x40020010
 80055b8:	40020028 	.word	0x40020028
 80055bc:	40020040 	.word	0x40020040
 80055c0:	40020058 	.word	0x40020058
 80055c4:	40020070 	.word	0x40020070
 80055c8:	40020088 	.word	0x40020088
 80055cc:	400200a0 	.word	0x400200a0
 80055d0:	400200b8 	.word	0x400200b8
 80055d4:	40020410 	.word	0x40020410
 80055d8:	40020428 	.word	0x40020428
 80055dc:	40020440 	.word	0x40020440
 80055e0:	40020458 	.word	0x40020458
 80055e4:	40020470 	.word	0x40020470
 80055e8:	40020488 	.word	0x40020488
 80055ec:	400204a0 	.word	0x400204a0
 80055f0:	400204b8 	.word	0x400204b8
 80055f4:	aaaaaaab 	.word	0xaaaaaaab
 80055f8:	0800bee8 	.word	0x0800bee8
 80055fc:	fffffc00 	.word	0xfffffc00

08005600 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005600:	b480      	push	{r7}
 8005602:	b085      	sub	sp, #20
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005608:	2300      	movs	r3, #0
 800560a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	699b      	ldr	r3, [r3, #24]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d120      	bne.n	8005656 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005618:	2b03      	cmp	r3, #3
 800561a:	d858      	bhi.n	80056ce <DMA_CheckFifoParam+0xce>
 800561c:	a201      	add	r2, pc, #4	; (adr r2, 8005624 <DMA_CheckFifoParam+0x24>)
 800561e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005622:	bf00      	nop
 8005624:	08005635 	.word	0x08005635
 8005628:	08005647 	.word	0x08005647
 800562c:	08005635 	.word	0x08005635
 8005630:	080056cf 	.word	0x080056cf
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005638:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800563c:	2b00      	cmp	r3, #0
 800563e:	d048      	beq.n	80056d2 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8005640:	2301      	movs	r3, #1
 8005642:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005644:	e045      	b.n	80056d2 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800564a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800564e:	d142      	bne.n	80056d6 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8005650:	2301      	movs	r3, #1
 8005652:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005654:	e03f      	b.n	80056d6 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	699b      	ldr	r3, [r3, #24]
 800565a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800565e:	d123      	bne.n	80056a8 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005664:	2b03      	cmp	r3, #3
 8005666:	d838      	bhi.n	80056da <DMA_CheckFifoParam+0xda>
 8005668:	a201      	add	r2, pc, #4	; (adr r2, 8005670 <DMA_CheckFifoParam+0x70>)
 800566a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800566e:	bf00      	nop
 8005670:	08005681 	.word	0x08005681
 8005674:	08005687 	.word	0x08005687
 8005678:	08005681 	.word	0x08005681
 800567c:	08005699 	.word	0x08005699
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8005680:	2301      	movs	r3, #1
 8005682:	73fb      	strb	r3, [r7, #15]
        break;
 8005684:	e030      	b.n	80056e8 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800568a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800568e:	2b00      	cmp	r3, #0
 8005690:	d025      	beq.n	80056de <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8005692:	2301      	movs	r3, #1
 8005694:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005696:	e022      	b.n	80056de <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800569c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80056a0:	d11f      	bne.n	80056e2 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80056a2:	2301      	movs	r3, #1
 80056a4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80056a6:	e01c      	b.n	80056e2 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056ac:	2b02      	cmp	r3, #2
 80056ae:	d902      	bls.n	80056b6 <DMA_CheckFifoParam+0xb6>
 80056b0:	2b03      	cmp	r3, #3
 80056b2:	d003      	beq.n	80056bc <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80056b4:	e018      	b.n	80056e8 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80056b6:	2301      	movs	r3, #1
 80056b8:	73fb      	strb	r3, [r7, #15]
        break;
 80056ba:	e015      	b.n	80056e8 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d00e      	beq.n	80056e6 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80056c8:	2301      	movs	r3, #1
 80056ca:	73fb      	strb	r3, [r7, #15]
    break;
 80056cc:	e00b      	b.n	80056e6 <DMA_CheckFifoParam+0xe6>
        break;
 80056ce:	bf00      	nop
 80056d0:	e00a      	b.n	80056e8 <DMA_CheckFifoParam+0xe8>
        break;
 80056d2:	bf00      	nop
 80056d4:	e008      	b.n	80056e8 <DMA_CheckFifoParam+0xe8>
        break;
 80056d6:	bf00      	nop
 80056d8:	e006      	b.n	80056e8 <DMA_CheckFifoParam+0xe8>
        break;
 80056da:	bf00      	nop
 80056dc:	e004      	b.n	80056e8 <DMA_CheckFifoParam+0xe8>
        break;
 80056de:	bf00      	nop
 80056e0:	e002      	b.n	80056e8 <DMA_CheckFifoParam+0xe8>
        break;
 80056e2:	bf00      	nop
 80056e4:	e000      	b.n	80056e8 <DMA_CheckFifoParam+0xe8>
    break;
 80056e6:	bf00      	nop
    }
  }

  return status;
 80056e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80056ea:	4618      	mov	r0, r3
 80056ec:	3714      	adds	r7, #20
 80056ee:	46bd      	mov	sp, r7
 80056f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f4:	4770      	bx	lr
 80056f6:	bf00      	nop

080056f8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80056f8:	b480      	push	{r7}
 80056fa:	b085      	sub	sp, #20
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	4a38      	ldr	r2, [pc, #224]	; (80057ec <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d022      	beq.n	8005756 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	4a36      	ldr	r2, [pc, #216]	; (80057f0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d01d      	beq.n	8005756 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4a35      	ldr	r2, [pc, #212]	; (80057f4 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d018      	beq.n	8005756 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	4a33      	ldr	r2, [pc, #204]	; (80057f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d013      	beq.n	8005756 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4a32      	ldr	r2, [pc, #200]	; (80057fc <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8005734:	4293      	cmp	r3, r2
 8005736:	d00e      	beq.n	8005756 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4a30      	ldr	r2, [pc, #192]	; (8005800 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800573e:	4293      	cmp	r3, r2
 8005740:	d009      	beq.n	8005756 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	4a2f      	ldr	r2, [pc, #188]	; (8005804 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d004      	beq.n	8005756 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4a2d      	ldr	r2, [pc, #180]	; (8005808 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8005752:	4293      	cmp	r3, r2
 8005754:	d101      	bne.n	800575a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8005756:	2301      	movs	r3, #1
 8005758:	e000      	b.n	800575c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800575a:	2300      	movs	r3, #0
 800575c:	2b00      	cmp	r3, #0
 800575e:	d01a      	beq.n	8005796 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	b2db      	uxtb	r3, r3
 8005766:	3b08      	subs	r3, #8
 8005768:	4a28      	ldr	r2, [pc, #160]	; (800580c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800576a:	fba2 2303 	umull	r2, r3, r2, r3
 800576e:	091b      	lsrs	r3, r3, #4
 8005770:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005772:	68fa      	ldr	r2, [r7, #12]
 8005774:	4b26      	ldr	r3, [pc, #152]	; (8005810 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8005776:	4413      	add	r3, r2
 8005778:	009b      	lsls	r3, r3, #2
 800577a:	461a      	mov	r2, r3
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	4a24      	ldr	r2, [pc, #144]	; (8005814 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8005784:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	f003 031f 	and.w	r3, r3, #31
 800578c:	2201      	movs	r2, #1
 800578e:	409a      	lsls	r2, r3
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8005794:	e024      	b.n	80057e0 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	b2db      	uxtb	r3, r3
 800579c:	3b10      	subs	r3, #16
 800579e:	4a1e      	ldr	r2, [pc, #120]	; (8005818 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80057a0:	fba2 2303 	umull	r2, r3, r2, r3
 80057a4:	091b      	lsrs	r3, r3, #4
 80057a6:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	4a1c      	ldr	r2, [pc, #112]	; (800581c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d806      	bhi.n	80057be <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	4a1b      	ldr	r2, [pc, #108]	; (8005820 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d902      	bls.n	80057be <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	3308      	adds	r3, #8
 80057bc:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80057be:	68fa      	ldr	r2, [r7, #12]
 80057c0:	4b18      	ldr	r3, [pc, #96]	; (8005824 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80057c2:	4413      	add	r3, r2
 80057c4:	009b      	lsls	r3, r3, #2
 80057c6:	461a      	mov	r2, r3
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	4a16      	ldr	r2, [pc, #88]	; (8005828 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80057d0:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	f003 031f 	and.w	r3, r3, #31
 80057d8:	2201      	movs	r2, #1
 80057da:	409a      	lsls	r2, r3
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	669a      	str	r2, [r3, #104]	; 0x68
}
 80057e0:	bf00      	nop
 80057e2:	3714      	adds	r7, #20
 80057e4:	46bd      	mov	sp, r7
 80057e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ea:	4770      	bx	lr
 80057ec:	58025408 	.word	0x58025408
 80057f0:	5802541c 	.word	0x5802541c
 80057f4:	58025430 	.word	0x58025430
 80057f8:	58025444 	.word	0x58025444
 80057fc:	58025458 	.word	0x58025458
 8005800:	5802546c 	.word	0x5802546c
 8005804:	58025480 	.word	0x58025480
 8005808:	58025494 	.word	0x58025494
 800580c:	cccccccd 	.word	0xcccccccd
 8005810:	16009600 	.word	0x16009600
 8005814:	58025880 	.word	0x58025880
 8005818:	aaaaaaab 	.word	0xaaaaaaab
 800581c:	400204b8 	.word	0x400204b8
 8005820:	4002040f 	.word	0x4002040f
 8005824:	10008200 	.word	0x10008200
 8005828:	40020880 	.word	0x40020880

0800582c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800582c:	b480      	push	{r7}
 800582e:	b085      	sub	sp, #20
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	685b      	ldr	r3, [r3, #4]
 8005838:	b2db      	uxtb	r3, r3
 800583a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d04a      	beq.n	80058d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	2b08      	cmp	r3, #8
 8005846:	d847      	bhi.n	80058d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	4a25      	ldr	r2, [pc, #148]	; (80058e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d022      	beq.n	8005898 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a24      	ldr	r2, [pc, #144]	; (80058e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d01d      	beq.n	8005898 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4a22      	ldr	r2, [pc, #136]	; (80058ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d018      	beq.n	8005898 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	4a21      	ldr	r2, [pc, #132]	; (80058f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d013      	beq.n	8005898 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	4a1f      	ldr	r2, [pc, #124]	; (80058f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d00e      	beq.n	8005898 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	4a1e      	ldr	r2, [pc, #120]	; (80058f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8005880:	4293      	cmp	r3, r2
 8005882:	d009      	beq.n	8005898 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	4a1c      	ldr	r2, [pc, #112]	; (80058fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d004      	beq.n	8005898 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	4a1b      	ldr	r2, [pc, #108]	; (8005900 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8005894:	4293      	cmp	r3, r2
 8005896:	d101      	bne.n	800589c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8005898:	2301      	movs	r3, #1
 800589a:	e000      	b.n	800589e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800589c:	2300      	movs	r3, #0
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d00a      	beq.n	80058b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80058a2:	68fa      	ldr	r2, [r7, #12]
 80058a4:	4b17      	ldr	r3, [pc, #92]	; (8005904 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80058a6:	4413      	add	r3, r2
 80058a8:	009b      	lsls	r3, r3, #2
 80058aa:	461a      	mov	r2, r3
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	4a15      	ldr	r2, [pc, #84]	; (8005908 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80058b4:	671a      	str	r2, [r3, #112]	; 0x70
 80058b6:	e009      	b.n	80058cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80058b8:	68fa      	ldr	r2, [r7, #12]
 80058ba:	4b14      	ldr	r3, [pc, #80]	; (800590c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80058bc:	4413      	add	r3, r2
 80058be:	009b      	lsls	r3, r3, #2
 80058c0:	461a      	mov	r2, r3
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	4a11      	ldr	r2, [pc, #68]	; (8005910 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80058ca:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	3b01      	subs	r3, #1
 80058d0:	2201      	movs	r2, #1
 80058d2:	409a      	lsls	r2, r3
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 80058d8:	bf00      	nop
 80058da:	3714      	adds	r7, #20
 80058dc:	46bd      	mov	sp, r7
 80058de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e2:	4770      	bx	lr
 80058e4:	58025408 	.word	0x58025408
 80058e8:	5802541c 	.word	0x5802541c
 80058ec:	58025430 	.word	0x58025430
 80058f0:	58025444 	.word	0x58025444
 80058f4:	58025458 	.word	0x58025458
 80058f8:	5802546c 	.word	0x5802546c
 80058fc:	58025480 	.word	0x58025480
 8005900:	58025494 	.word	0x58025494
 8005904:	1600963f 	.word	0x1600963f
 8005908:	58025940 	.word	0x58025940
 800590c:	1000823f 	.word	0x1000823f
 8005910:	40020940 	.word	0x40020940

08005914 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005914:	b480      	push	{r7}
 8005916:	b089      	sub	sp, #36	; 0x24
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
 800591c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800591e:	2300      	movs	r3, #0
 8005920:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8005922:	4b89      	ldr	r3, [pc, #548]	; (8005b48 <HAL_GPIO_Init+0x234>)
 8005924:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005926:	e194      	b.n	8005c52 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	681a      	ldr	r2, [r3, #0]
 800592c:	2101      	movs	r1, #1
 800592e:	69fb      	ldr	r3, [r7, #28]
 8005930:	fa01 f303 	lsl.w	r3, r1, r3
 8005934:	4013      	ands	r3, r2
 8005936:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	2b00      	cmp	r3, #0
 800593c:	f000 8186 	beq.w	8005c4c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	f003 0303 	and.w	r3, r3, #3
 8005948:	2b01      	cmp	r3, #1
 800594a:	d005      	beq.n	8005958 <HAL_GPIO_Init+0x44>
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	f003 0303 	and.w	r3, r3, #3
 8005954:	2b02      	cmp	r3, #2
 8005956:	d130      	bne.n	80059ba <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	689b      	ldr	r3, [r3, #8]
 800595c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800595e:	69fb      	ldr	r3, [r7, #28]
 8005960:	005b      	lsls	r3, r3, #1
 8005962:	2203      	movs	r2, #3
 8005964:	fa02 f303 	lsl.w	r3, r2, r3
 8005968:	43db      	mvns	r3, r3
 800596a:	69ba      	ldr	r2, [r7, #24]
 800596c:	4013      	ands	r3, r2
 800596e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	68da      	ldr	r2, [r3, #12]
 8005974:	69fb      	ldr	r3, [r7, #28]
 8005976:	005b      	lsls	r3, r3, #1
 8005978:	fa02 f303 	lsl.w	r3, r2, r3
 800597c:	69ba      	ldr	r2, [r7, #24]
 800597e:	4313      	orrs	r3, r2
 8005980:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	69ba      	ldr	r2, [r7, #24]
 8005986:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800598e:	2201      	movs	r2, #1
 8005990:	69fb      	ldr	r3, [r7, #28]
 8005992:	fa02 f303 	lsl.w	r3, r2, r3
 8005996:	43db      	mvns	r3, r3
 8005998:	69ba      	ldr	r2, [r7, #24]
 800599a:	4013      	ands	r3, r2
 800599c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	685b      	ldr	r3, [r3, #4]
 80059a2:	091b      	lsrs	r3, r3, #4
 80059a4:	f003 0201 	and.w	r2, r3, #1
 80059a8:	69fb      	ldr	r3, [r7, #28]
 80059aa:	fa02 f303 	lsl.w	r3, r2, r3
 80059ae:	69ba      	ldr	r2, [r7, #24]
 80059b0:	4313      	orrs	r3, r2
 80059b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	69ba      	ldr	r2, [r7, #24]
 80059b8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	f003 0303 	and.w	r3, r3, #3
 80059c2:	2b03      	cmp	r3, #3
 80059c4:	d017      	beq.n	80059f6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	68db      	ldr	r3, [r3, #12]
 80059ca:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80059cc:	69fb      	ldr	r3, [r7, #28]
 80059ce:	005b      	lsls	r3, r3, #1
 80059d0:	2203      	movs	r2, #3
 80059d2:	fa02 f303 	lsl.w	r3, r2, r3
 80059d6:	43db      	mvns	r3, r3
 80059d8:	69ba      	ldr	r2, [r7, #24]
 80059da:	4013      	ands	r3, r2
 80059dc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	689a      	ldr	r2, [r3, #8]
 80059e2:	69fb      	ldr	r3, [r7, #28]
 80059e4:	005b      	lsls	r3, r3, #1
 80059e6:	fa02 f303 	lsl.w	r3, r2, r3
 80059ea:	69ba      	ldr	r2, [r7, #24]
 80059ec:	4313      	orrs	r3, r2
 80059ee:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	69ba      	ldr	r2, [r7, #24]
 80059f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	685b      	ldr	r3, [r3, #4]
 80059fa:	f003 0303 	and.w	r3, r3, #3
 80059fe:	2b02      	cmp	r3, #2
 8005a00:	d123      	bne.n	8005a4a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005a02:	69fb      	ldr	r3, [r7, #28]
 8005a04:	08da      	lsrs	r2, r3, #3
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	3208      	adds	r2, #8
 8005a0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005a10:	69fb      	ldr	r3, [r7, #28]
 8005a12:	f003 0307 	and.w	r3, r3, #7
 8005a16:	009b      	lsls	r3, r3, #2
 8005a18:	220f      	movs	r2, #15
 8005a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a1e:	43db      	mvns	r3, r3
 8005a20:	69ba      	ldr	r2, [r7, #24]
 8005a22:	4013      	ands	r3, r2
 8005a24:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	691a      	ldr	r2, [r3, #16]
 8005a2a:	69fb      	ldr	r3, [r7, #28]
 8005a2c:	f003 0307 	and.w	r3, r3, #7
 8005a30:	009b      	lsls	r3, r3, #2
 8005a32:	fa02 f303 	lsl.w	r3, r2, r3
 8005a36:	69ba      	ldr	r2, [r7, #24]
 8005a38:	4313      	orrs	r3, r2
 8005a3a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005a3c:	69fb      	ldr	r3, [r7, #28]
 8005a3e:	08da      	lsrs	r2, r3, #3
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	3208      	adds	r2, #8
 8005a44:	69b9      	ldr	r1, [r7, #24]
 8005a46:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005a50:	69fb      	ldr	r3, [r7, #28]
 8005a52:	005b      	lsls	r3, r3, #1
 8005a54:	2203      	movs	r2, #3
 8005a56:	fa02 f303 	lsl.w	r3, r2, r3
 8005a5a:	43db      	mvns	r3, r3
 8005a5c:	69ba      	ldr	r2, [r7, #24]
 8005a5e:	4013      	ands	r3, r2
 8005a60:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	685b      	ldr	r3, [r3, #4]
 8005a66:	f003 0203 	and.w	r2, r3, #3
 8005a6a:	69fb      	ldr	r3, [r7, #28]
 8005a6c:	005b      	lsls	r3, r3, #1
 8005a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a72:	69ba      	ldr	r2, [r7, #24]
 8005a74:	4313      	orrs	r3, r2
 8005a76:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	69ba      	ldr	r2, [r7, #24]
 8005a7c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	685b      	ldr	r3, [r3, #4]
 8005a82:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	f000 80e0 	beq.w	8005c4c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005a8c:	4b2f      	ldr	r3, [pc, #188]	; (8005b4c <HAL_GPIO_Init+0x238>)
 8005a8e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005a92:	4a2e      	ldr	r2, [pc, #184]	; (8005b4c <HAL_GPIO_Init+0x238>)
 8005a94:	f043 0302 	orr.w	r3, r3, #2
 8005a98:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8005a9c:	4b2b      	ldr	r3, [pc, #172]	; (8005b4c <HAL_GPIO_Init+0x238>)
 8005a9e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005aa2:	f003 0302 	and.w	r3, r3, #2
 8005aa6:	60fb      	str	r3, [r7, #12]
 8005aa8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005aaa:	4a29      	ldr	r2, [pc, #164]	; (8005b50 <HAL_GPIO_Init+0x23c>)
 8005aac:	69fb      	ldr	r3, [r7, #28]
 8005aae:	089b      	lsrs	r3, r3, #2
 8005ab0:	3302      	adds	r3, #2
 8005ab2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ab6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005ab8:	69fb      	ldr	r3, [r7, #28]
 8005aba:	f003 0303 	and.w	r3, r3, #3
 8005abe:	009b      	lsls	r3, r3, #2
 8005ac0:	220f      	movs	r2, #15
 8005ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ac6:	43db      	mvns	r3, r3
 8005ac8:	69ba      	ldr	r2, [r7, #24]
 8005aca:	4013      	ands	r3, r2
 8005acc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	4a20      	ldr	r2, [pc, #128]	; (8005b54 <HAL_GPIO_Init+0x240>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d052      	beq.n	8005b7c <HAL_GPIO_Init+0x268>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	4a1f      	ldr	r2, [pc, #124]	; (8005b58 <HAL_GPIO_Init+0x244>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d031      	beq.n	8005b42 <HAL_GPIO_Init+0x22e>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	4a1e      	ldr	r2, [pc, #120]	; (8005b5c <HAL_GPIO_Init+0x248>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d02b      	beq.n	8005b3e <HAL_GPIO_Init+0x22a>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	4a1d      	ldr	r2, [pc, #116]	; (8005b60 <HAL_GPIO_Init+0x24c>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d025      	beq.n	8005b3a <HAL_GPIO_Init+0x226>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	4a1c      	ldr	r2, [pc, #112]	; (8005b64 <HAL_GPIO_Init+0x250>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d01f      	beq.n	8005b36 <HAL_GPIO_Init+0x222>
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	4a1b      	ldr	r2, [pc, #108]	; (8005b68 <HAL_GPIO_Init+0x254>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d019      	beq.n	8005b32 <HAL_GPIO_Init+0x21e>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	4a1a      	ldr	r2, [pc, #104]	; (8005b6c <HAL_GPIO_Init+0x258>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d013      	beq.n	8005b2e <HAL_GPIO_Init+0x21a>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	4a19      	ldr	r2, [pc, #100]	; (8005b70 <HAL_GPIO_Init+0x25c>)
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	d00d      	beq.n	8005b2a <HAL_GPIO_Init+0x216>
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	4a18      	ldr	r2, [pc, #96]	; (8005b74 <HAL_GPIO_Init+0x260>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d007      	beq.n	8005b26 <HAL_GPIO_Init+0x212>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	4a17      	ldr	r2, [pc, #92]	; (8005b78 <HAL_GPIO_Init+0x264>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d101      	bne.n	8005b22 <HAL_GPIO_Init+0x20e>
 8005b1e:	2309      	movs	r3, #9
 8005b20:	e02d      	b.n	8005b7e <HAL_GPIO_Init+0x26a>
 8005b22:	230a      	movs	r3, #10
 8005b24:	e02b      	b.n	8005b7e <HAL_GPIO_Init+0x26a>
 8005b26:	2308      	movs	r3, #8
 8005b28:	e029      	b.n	8005b7e <HAL_GPIO_Init+0x26a>
 8005b2a:	2307      	movs	r3, #7
 8005b2c:	e027      	b.n	8005b7e <HAL_GPIO_Init+0x26a>
 8005b2e:	2306      	movs	r3, #6
 8005b30:	e025      	b.n	8005b7e <HAL_GPIO_Init+0x26a>
 8005b32:	2305      	movs	r3, #5
 8005b34:	e023      	b.n	8005b7e <HAL_GPIO_Init+0x26a>
 8005b36:	2304      	movs	r3, #4
 8005b38:	e021      	b.n	8005b7e <HAL_GPIO_Init+0x26a>
 8005b3a:	2303      	movs	r3, #3
 8005b3c:	e01f      	b.n	8005b7e <HAL_GPIO_Init+0x26a>
 8005b3e:	2302      	movs	r3, #2
 8005b40:	e01d      	b.n	8005b7e <HAL_GPIO_Init+0x26a>
 8005b42:	2301      	movs	r3, #1
 8005b44:	e01b      	b.n	8005b7e <HAL_GPIO_Init+0x26a>
 8005b46:	bf00      	nop
 8005b48:	58000080 	.word	0x58000080
 8005b4c:	58024400 	.word	0x58024400
 8005b50:	58000400 	.word	0x58000400
 8005b54:	58020000 	.word	0x58020000
 8005b58:	58020400 	.word	0x58020400
 8005b5c:	58020800 	.word	0x58020800
 8005b60:	58020c00 	.word	0x58020c00
 8005b64:	58021000 	.word	0x58021000
 8005b68:	58021400 	.word	0x58021400
 8005b6c:	58021800 	.word	0x58021800
 8005b70:	58021c00 	.word	0x58021c00
 8005b74:	58022000 	.word	0x58022000
 8005b78:	58022400 	.word	0x58022400
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	69fa      	ldr	r2, [r7, #28]
 8005b80:	f002 0203 	and.w	r2, r2, #3
 8005b84:	0092      	lsls	r2, r2, #2
 8005b86:	4093      	lsls	r3, r2
 8005b88:	69ba      	ldr	r2, [r7, #24]
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005b8e:	4938      	ldr	r1, [pc, #224]	; (8005c70 <HAL_GPIO_Init+0x35c>)
 8005b90:	69fb      	ldr	r3, [r7, #28]
 8005b92:	089b      	lsrs	r3, r3, #2
 8005b94:	3302      	adds	r3, #2
 8005b96:	69ba      	ldr	r2, [r7, #24]
 8005b98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005b9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005ba4:	693b      	ldr	r3, [r7, #16]
 8005ba6:	43db      	mvns	r3, r3
 8005ba8:	69ba      	ldr	r2, [r7, #24]
 8005baa:	4013      	ands	r3, r2
 8005bac:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d003      	beq.n	8005bc2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8005bba:	69ba      	ldr	r2, [r7, #24]
 8005bbc:	693b      	ldr	r3, [r7, #16]
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8005bc2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005bc6:	69bb      	ldr	r3, [r7, #24]
 8005bc8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005bca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005bce:	685b      	ldr	r3, [r3, #4]
 8005bd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005bd2:	693b      	ldr	r3, [r7, #16]
 8005bd4:	43db      	mvns	r3, r3
 8005bd6:	69ba      	ldr	r2, [r7, #24]
 8005bd8:	4013      	ands	r3, r2
 8005bda:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d003      	beq.n	8005bf0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8005be8:	69ba      	ldr	r2, [r7, #24]
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	4313      	orrs	r3, r2
 8005bee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005bf0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005bf4:	69bb      	ldr	r3, [r7, #24]
 8005bf6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	685b      	ldr	r3, [r3, #4]
 8005bfc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005bfe:	693b      	ldr	r3, [r7, #16]
 8005c00:	43db      	mvns	r3, r3
 8005c02:	69ba      	ldr	r2, [r7, #24]
 8005c04:	4013      	ands	r3, r2
 8005c06:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	685b      	ldr	r3, [r3, #4]
 8005c0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d003      	beq.n	8005c1c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8005c14:	69ba      	ldr	r2, [r7, #24]
 8005c16:	693b      	ldr	r3, [r7, #16]
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005c1c:	697b      	ldr	r3, [r7, #20]
 8005c1e:	69ba      	ldr	r2, [r7, #24]
 8005c20:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005c22:	697b      	ldr	r3, [r7, #20]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005c28:	693b      	ldr	r3, [r7, #16]
 8005c2a:	43db      	mvns	r3, r3
 8005c2c:	69ba      	ldr	r2, [r7, #24]
 8005c2e:	4013      	ands	r3, r2
 8005c30:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d003      	beq.n	8005c46 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8005c3e:	69ba      	ldr	r2, [r7, #24]
 8005c40:	693b      	ldr	r3, [r7, #16]
 8005c42:	4313      	orrs	r3, r2
 8005c44:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8005c46:	697b      	ldr	r3, [r7, #20]
 8005c48:	69ba      	ldr	r2, [r7, #24]
 8005c4a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8005c4c:	69fb      	ldr	r3, [r7, #28]
 8005c4e:	3301      	adds	r3, #1
 8005c50:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	681a      	ldr	r2, [r3, #0]
 8005c56:	69fb      	ldr	r3, [r7, #28]
 8005c58:	fa22 f303 	lsr.w	r3, r2, r3
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	f47f ae63 	bne.w	8005928 <HAL_GPIO_Init+0x14>
  }
}
 8005c62:	bf00      	nop
 8005c64:	bf00      	nop
 8005c66:	3724      	adds	r7, #36	; 0x24
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6e:	4770      	bx	lr
 8005c70:	58000400 	.word	0x58000400

08005c74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005c74:	b480      	push	{r7}
 8005c76:	b083      	sub	sp, #12
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
 8005c7c:	460b      	mov	r3, r1
 8005c7e:	807b      	strh	r3, [r7, #2]
 8005c80:	4613      	mov	r3, r2
 8005c82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005c84:	787b      	ldrb	r3, [r7, #1]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d003      	beq.n	8005c92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005c8a:	887a      	ldrh	r2, [r7, #2]
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8005c90:	e003      	b.n	8005c9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005c92:	887b      	ldrh	r3, [r7, #2]
 8005c94:	041a      	lsls	r2, r3, #16
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	619a      	str	r2, [r3, #24]
}
 8005c9a:	bf00      	nop
 8005c9c:	370c      	adds	r7, #12
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca4:	4770      	bx	lr
	...

08005ca8 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b084      	sub	sp, #16
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8005cb0:	4b19      	ldr	r3, [pc, #100]	; (8005d18 <HAL_PWREx_ConfigSupply+0x70>)
 8005cb2:	68db      	ldr	r3, [r3, #12]
 8005cb4:	f003 0304 	and.w	r3, r3, #4
 8005cb8:	2b04      	cmp	r3, #4
 8005cba:	d00a      	beq.n	8005cd2 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005cbc:	4b16      	ldr	r3, [pc, #88]	; (8005d18 <HAL_PWREx_ConfigSupply+0x70>)
 8005cbe:	68db      	ldr	r3, [r3, #12]
 8005cc0:	f003 0307 	and.w	r3, r3, #7
 8005cc4:	687a      	ldr	r2, [r7, #4]
 8005cc6:	429a      	cmp	r2, r3
 8005cc8:	d001      	beq.n	8005cce <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	e01f      	b.n	8005d0e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005cce:	2300      	movs	r3, #0
 8005cd0:	e01d      	b.n	8005d0e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005cd2:	4b11      	ldr	r3, [pc, #68]	; (8005d18 <HAL_PWREx_ConfigSupply+0x70>)
 8005cd4:	68db      	ldr	r3, [r3, #12]
 8005cd6:	f023 0207 	bic.w	r2, r3, #7
 8005cda:	490f      	ldr	r1, [pc, #60]	; (8005d18 <HAL_PWREx_ConfigSupply+0x70>)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	4313      	orrs	r3, r2
 8005ce0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005ce2:	f7fb fbaf 	bl	8001444 <HAL_GetTick>
 8005ce6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005ce8:	e009      	b.n	8005cfe <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005cea:	f7fb fbab 	bl	8001444 <HAL_GetTick>
 8005cee:	4602      	mov	r2, r0
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	1ad3      	subs	r3, r2, r3
 8005cf4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005cf8:	d901      	bls.n	8005cfe <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	e007      	b.n	8005d0e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005cfe:	4b06      	ldr	r3, [pc, #24]	; (8005d18 <HAL_PWREx_ConfigSupply+0x70>)
 8005d00:	685b      	ldr	r3, [r3, #4]
 8005d02:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005d06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d0a:	d1ee      	bne.n	8005cea <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005d0c:	2300      	movs	r3, #0
}
 8005d0e:	4618      	mov	r0, r3
 8005d10:	3710      	adds	r7, #16
 8005d12:	46bd      	mov	sp, r7
 8005d14:	bd80      	pop	{r7, pc}
 8005d16:	bf00      	nop
 8005d18:	58024800 	.word	0x58024800

08005d1c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b08c      	sub	sp, #48	; 0x30
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d102      	bne.n	8005d30 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	f000 bc48 	b.w	80065c0 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f003 0301 	and.w	r3, r3, #1
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	f000 8088 	beq.w	8005e4e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005d3e:	4b99      	ldr	r3, [pc, #612]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005d40:	691b      	ldr	r3, [r3, #16]
 8005d42:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005d46:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005d48:	4b96      	ldr	r3, [pc, #600]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005d4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d4c:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005d4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d50:	2b10      	cmp	r3, #16
 8005d52:	d007      	beq.n	8005d64 <HAL_RCC_OscConfig+0x48>
 8005d54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d56:	2b18      	cmp	r3, #24
 8005d58:	d111      	bne.n	8005d7e <HAL_RCC_OscConfig+0x62>
 8005d5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d5c:	f003 0303 	and.w	r3, r3, #3
 8005d60:	2b02      	cmp	r3, #2
 8005d62:	d10c      	bne.n	8005d7e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d64:	4b8f      	ldr	r3, [pc, #572]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d06d      	beq.n	8005e4c <HAL_RCC_OscConfig+0x130>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	685b      	ldr	r3, [r3, #4]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d169      	bne.n	8005e4c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005d78:	2301      	movs	r3, #1
 8005d7a:	f000 bc21 	b.w	80065c0 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	685b      	ldr	r3, [r3, #4]
 8005d82:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d86:	d106      	bne.n	8005d96 <HAL_RCC_OscConfig+0x7a>
 8005d88:	4b86      	ldr	r3, [pc, #536]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a85      	ldr	r2, [pc, #532]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005d8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d92:	6013      	str	r3, [r2, #0]
 8005d94:	e02e      	b.n	8005df4 <HAL_RCC_OscConfig+0xd8>
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	685b      	ldr	r3, [r3, #4]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d10c      	bne.n	8005db8 <HAL_RCC_OscConfig+0x9c>
 8005d9e:	4b81      	ldr	r3, [pc, #516]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	4a80      	ldr	r2, [pc, #512]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005da4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005da8:	6013      	str	r3, [r2, #0]
 8005daa:	4b7e      	ldr	r3, [pc, #504]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	4a7d      	ldr	r2, [pc, #500]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005db0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005db4:	6013      	str	r3, [r2, #0]
 8005db6:	e01d      	b.n	8005df4 <HAL_RCC_OscConfig+0xd8>
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	685b      	ldr	r3, [r3, #4]
 8005dbc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005dc0:	d10c      	bne.n	8005ddc <HAL_RCC_OscConfig+0xc0>
 8005dc2:	4b78      	ldr	r3, [pc, #480]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	4a77      	ldr	r2, [pc, #476]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005dc8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005dcc:	6013      	str	r3, [r2, #0]
 8005dce:	4b75      	ldr	r3, [pc, #468]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4a74      	ldr	r2, [pc, #464]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005dd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005dd8:	6013      	str	r3, [r2, #0]
 8005dda:	e00b      	b.n	8005df4 <HAL_RCC_OscConfig+0xd8>
 8005ddc:	4b71      	ldr	r3, [pc, #452]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4a70      	ldr	r2, [pc, #448]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005de2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005de6:	6013      	str	r3, [r2, #0]
 8005de8:	4b6e      	ldr	r3, [pc, #440]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	4a6d      	ldr	r2, [pc, #436]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005dee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005df2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	685b      	ldr	r3, [r3, #4]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d013      	beq.n	8005e24 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dfc:	f7fb fb22 	bl	8001444 <HAL_GetTick>
 8005e00:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005e02:	e008      	b.n	8005e16 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005e04:	f7fb fb1e 	bl	8001444 <HAL_GetTick>
 8005e08:	4602      	mov	r2, r0
 8005e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e0c:	1ad3      	subs	r3, r2, r3
 8005e0e:	2b64      	cmp	r3, #100	; 0x64
 8005e10:	d901      	bls.n	8005e16 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005e12:	2303      	movs	r3, #3
 8005e14:	e3d4      	b.n	80065c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005e16:	4b63      	ldr	r3, [pc, #396]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d0f0      	beq.n	8005e04 <HAL_RCC_OscConfig+0xe8>
 8005e22:	e014      	b.n	8005e4e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e24:	f7fb fb0e 	bl	8001444 <HAL_GetTick>
 8005e28:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005e2a:	e008      	b.n	8005e3e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005e2c:	f7fb fb0a 	bl	8001444 <HAL_GetTick>
 8005e30:	4602      	mov	r2, r0
 8005e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e34:	1ad3      	subs	r3, r2, r3
 8005e36:	2b64      	cmp	r3, #100	; 0x64
 8005e38:	d901      	bls.n	8005e3e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005e3a:	2303      	movs	r3, #3
 8005e3c:	e3c0      	b.n	80065c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005e3e:	4b59      	ldr	r3, [pc, #356]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d1f0      	bne.n	8005e2c <HAL_RCC_OscConfig+0x110>
 8005e4a:	e000      	b.n	8005e4e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f003 0302 	and.w	r3, r3, #2
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	f000 80ca 	beq.w	8005ff0 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005e5c:	4b51      	ldr	r3, [pc, #324]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005e5e:	691b      	ldr	r3, [r3, #16]
 8005e60:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005e64:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005e66:	4b4f      	ldr	r3, [pc, #316]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005e68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e6a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005e6c:	6a3b      	ldr	r3, [r7, #32]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d007      	beq.n	8005e82 <HAL_RCC_OscConfig+0x166>
 8005e72:	6a3b      	ldr	r3, [r7, #32]
 8005e74:	2b18      	cmp	r3, #24
 8005e76:	d156      	bne.n	8005f26 <HAL_RCC_OscConfig+0x20a>
 8005e78:	69fb      	ldr	r3, [r7, #28]
 8005e7a:	f003 0303 	and.w	r3, r3, #3
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d151      	bne.n	8005f26 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005e82:	4b48      	ldr	r3, [pc, #288]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f003 0304 	and.w	r3, r3, #4
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d005      	beq.n	8005e9a <HAL_RCC_OscConfig+0x17e>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	68db      	ldr	r3, [r3, #12]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d101      	bne.n	8005e9a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8005e96:	2301      	movs	r3, #1
 8005e98:	e392      	b.n	80065c0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005e9a:	4b42      	ldr	r3, [pc, #264]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f023 0219 	bic.w	r2, r3, #25
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	68db      	ldr	r3, [r3, #12]
 8005ea6:	493f      	ldr	r1, [pc, #252]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005ea8:	4313      	orrs	r3, r2
 8005eaa:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005eac:	f7fb faca 	bl	8001444 <HAL_GetTick>
 8005eb0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005eb2:	e008      	b.n	8005ec6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005eb4:	f7fb fac6 	bl	8001444 <HAL_GetTick>
 8005eb8:	4602      	mov	r2, r0
 8005eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ebc:	1ad3      	subs	r3, r2, r3
 8005ebe:	2b02      	cmp	r3, #2
 8005ec0:	d901      	bls.n	8005ec6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005ec2:	2303      	movs	r3, #3
 8005ec4:	e37c      	b.n	80065c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005ec6:	4b37      	ldr	r3, [pc, #220]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f003 0304 	and.w	r3, r3, #4
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d0f0      	beq.n	8005eb4 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ed2:	f7fb fae7 	bl	80014a4 <HAL_GetREVID>
 8005ed6:	4603      	mov	r3, r0
 8005ed8:	f241 0203 	movw	r2, #4099	; 0x1003
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d817      	bhi.n	8005f10 <HAL_RCC_OscConfig+0x1f4>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	691b      	ldr	r3, [r3, #16]
 8005ee4:	2b40      	cmp	r3, #64	; 0x40
 8005ee6:	d108      	bne.n	8005efa <HAL_RCC_OscConfig+0x1de>
 8005ee8:	4b2e      	ldr	r3, [pc, #184]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005eea:	685b      	ldr	r3, [r3, #4]
 8005eec:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8005ef0:	4a2c      	ldr	r2, [pc, #176]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005ef2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005ef6:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005ef8:	e07a      	b.n	8005ff0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005efa:	4b2a      	ldr	r3, [pc, #168]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005efc:	685b      	ldr	r3, [r3, #4]
 8005efe:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	691b      	ldr	r3, [r3, #16]
 8005f06:	031b      	lsls	r3, r3, #12
 8005f08:	4926      	ldr	r1, [pc, #152]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005f0e:	e06f      	b.n	8005ff0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f10:	4b24      	ldr	r3, [pc, #144]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	691b      	ldr	r3, [r3, #16]
 8005f1c:	061b      	lsls	r3, r3, #24
 8005f1e:	4921      	ldr	r1, [pc, #132]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005f20:	4313      	orrs	r3, r2
 8005f22:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005f24:	e064      	b.n	8005ff0 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	68db      	ldr	r3, [r3, #12]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d047      	beq.n	8005fbe <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005f2e:	4b1d      	ldr	r3, [pc, #116]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f023 0219 	bic.w	r2, r3, #25
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	68db      	ldr	r3, [r3, #12]
 8005f3a:	491a      	ldr	r1, [pc, #104]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005f3c:	4313      	orrs	r3, r2
 8005f3e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f40:	f7fb fa80 	bl	8001444 <HAL_GetTick>
 8005f44:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005f46:	e008      	b.n	8005f5a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005f48:	f7fb fa7c 	bl	8001444 <HAL_GetTick>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f50:	1ad3      	subs	r3, r2, r3
 8005f52:	2b02      	cmp	r3, #2
 8005f54:	d901      	bls.n	8005f5a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8005f56:	2303      	movs	r3, #3
 8005f58:	e332      	b.n	80065c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005f5a:	4b12      	ldr	r3, [pc, #72]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f003 0304 	and.w	r3, r3, #4
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d0f0      	beq.n	8005f48 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f66:	f7fb fa9d 	bl	80014a4 <HAL_GetREVID>
 8005f6a:	4603      	mov	r3, r0
 8005f6c:	f241 0203 	movw	r2, #4099	; 0x1003
 8005f70:	4293      	cmp	r3, r2
 8005f72:	d819      	bhi.n	8005fa8 <HAL_RCC_OscConfig+0x28c>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	691b      	ldr	r3, [r3, #16]
 8005f78:	2b40      	cmp	r3, #64	; 0x40
 8005f7a:	d108      	bne.n	8005f8e <HAL_RCC_OscConfig+0x272>
 8005f7c:	4b09      	ldr	r3, [pc, #36]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005f7e:	685b      	ldr	r3, [r3, #4]
 8005f80:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8005f84:	4a07      	ldr	r2, [pc, #28]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005f86:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005f8a:	6053      	str	r3, [r2, #4]
 8005f8c:	e030      	b.n	8005ff0 <HAL_RCC_OscConfig+0x2d4>
 8005f8e:	4b05      	ldr	r3, [pc, #20]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005f90:	685b      	ldr	r3, [r3, #4]
 8005f92:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	691b      	ldr	r3, [r3, #16]
 8005f9a:	031b      	lsls	r3, r3, #12
 8005f9c:	4901      	ldr	r1, [pc, #4]	; (8005fa4 <HAL_RCC_OscConfig+0x288>)
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	604b      	str	r3, [r1, #4]
 8005fa2:	e025      	b.n	8005ff0 <HAL_RCC_OscConfig+0x2d4>
 8005fa4:	58024400 	.word	0x58024400
 8005fa8:	4b9a      	ldr	r3, [pc, #616]	; (8006214 <HAL_RCC_OscConfig+0x4f8>)
 8005faa:	685b      	ldr	r3, [r3, #4]
 8005fac:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	691b      	ldr	r3, [r3, #16]
 8005fb4:	061b      	lsls	r3, r3, #24
 8005fb6:	4997      	ldr	r1, [pc, #604]	; (8006214 <HAL_RCC_OscConfig+0x4f8>)
 8005fb8:	4313      	orrs	r3, r2
 8005fba:	604b      	str	r3, [r1, #4]
 8005fbc:	e018      	b.n	8005ff0 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005fbe:	4b95      	ldr	r3, [pc, #596]	; (8006214 <HAL_RCC_OscConfig+0x4f8>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	4a94      	ldr	r2, [pc, #592]	; (8006214 <HAL_RCC_OscConfig+0x4f8>)
 8005fc4:	f023 0301 	bic.w	r3, r3, #1
 8005fc8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fca:	f7fb fa3b 	bl	8001444 <HAL_GetTick>
 8005fce:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005fd0:	e008      	b.n	8005fe4 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005fd2:	f7fb fa37 	bl	8001444 <HAL_GetTick>
 8005fd6:	4602      	mov	r2, r0
 8005fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fda:	1ad3      	subs	r3, r2, r3
 8005fdc:	2b02      	cmp	r3, #2
 8005fde:	d901      	bls.n	8005fe4 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8005fe0:	2303      	movs	r3, #3
 8005fe2:	e2ed      	b.n	80065c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005fe4:	4b8b      	ldr	r3, [pc, #556]	; (8006214 <HAL_RCC_OscConfig+0x4f8>)
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f003 0304 	and.w	r3, r3, #4
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d1f0      	bne.n	8005fd2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f003 0310 	and.w	r3, r3, #16
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	f000 80a9 	beq.w	8006150 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005ffe:	4b85      	ldr	r3, [pc, #532]	; (8006214 <HAL_RCC_OscConfig+0x4f8>)
 8006000:	691b      	ldr	r3, [r3, #16]
 8006002:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006006:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006008:	4b82      	ldr	r3, [pc, #520]	; (8006214 <HAL_RCC_OscConfig+0x4f8>)
 800600a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800600c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800600e:	69bb      	ldr	r3, [r7, #24]
 8006010:	2b08      	cmp	r3, #8
 8006012:	d007      	beq.n	8006024 <HAL_RCC_OscConfig+0x308>
 8006014:	69bb      	ldr	r3, [r7, #24]
 8006016:	2b18      	cmp	r3, #24
 8006018:	d13a      	bne.n	8006090 <HAL_RCC_OscConfig+0x374>
 800601a:	697b      	ldr	r3, [r7, #20]
 800601c:	f003 0303 	and.w	r3, r3, #3
 8006020:	2b01      	cmp	r3, #1
 8006022:	d135      	bne.n	8006090 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006024:	4b7b      	ldr	r3, [pc, #492]	; (8006214 <HAL_RCC_OscConfig+0x4f8>)
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800602c:	2b00      	cmp	r3, #0
 800602e:	d005      	beq.n	800603c <HAL_RCC_OscConfig+0x320>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	69db      	ldr	r3, [r3, #28]
 8006034:	2b80      	cmp	r3, #128	; 0x80
 8006036:	d001      	beq.n	800603c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8006038:	2301      	movs	r3, #1
 800603a:	e2c1      	b.n	80065c0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800603c:	f7fb fa32 	bl	80014a4 <HAL_GetREVID>
 8006040:	4603      	mov	r3, r0
 8006042:	f241 0203 	movw	r2, #4099	; 0x1003
 8006046:	4293      	cmp	r3, r2
 8006048:	d817      	bhi.n	800607a <HAL_RCC_OscConfig+0x35e>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6a1b      	ldr	r3, [r3, #32]
 800604e:	2b20      	cmp	r3, #32
 8006050:	d108      	bne.n	8006064 <HAL_RCC_OscConfig+0x348>
 8006052:	4b70      	ldr	r3, [pc, #448]	; (8006214 <HAL_RCC_OscConfig+0x4f8>)
 8006054:	685b      	ldr	r3, [r3, #4]
 8006056:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800605a:	4a6e      	ldr	r2, [pc, #440]	; (8006214 <HAL_RCC_OscConfig+0x4f8>)
 800605c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006060:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006062:	e075      	b.n	8006150 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006064:	4b6b      	ldr	r3, [pc, #428]	; (8006214 <HAL_RCC_OscConfig+0x4f8>)
 8006066:	685b      	ldr	r3, [r3, #4]
 8006068:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6a1b      	ldr	r3, [r3, #32]
 8006070:	069b      	lsls	r3, r3, #26
 8006072:	4968      	ldr	r1, [pc, #416]	; (8006214 <HAL_RCC_OscConfig+0x4f8>)
 8006074:	4313      	orrs	r3, r2
 8006076:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006078:	e06a      	b.n	8006150 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800607a:	4b66      	ldr	r3, [pc, #408]	; (8006214 <HAL_RCC_OscConfig+0x4f8>)
 800607c:	68db      	ldr	r3, [r3, #12]
 800607e:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6a1b      	ldr	r3, [r3, #32]
 8006086:	061b      	lsls	r3, r3, #24
 8006088:	4962      	ldr	r1, [pc, #392]	; (8006214 <HAL_RCC_OscConfig+0x4f8>)
 800608a:	4313      	orrs	r3, r2
 800608c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800608e:	e05f      	b.n	8006150 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	69db      	ldr	r3, [r3, #28]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d042      	beq.n	800611e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006098:	4b5e      	ldr	r3, [pc, #376]	; (8006214 <HAL_RCC_OscConfig+0x4f8>)
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	4a5d      	ldr	r2, [pc, #372]	; (8006214 <HAL_RCC_OscConfig+0x4f8>)
 800609e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80060a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060a4:	f7fb f9ce 	bl	8001444 <HAL_GetTick>
 80060a8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80060aa:	e008      	b.n	80060be <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80060ac:	f7fb f9ca 	bl	8001444 <HAL_GetTick>
 80060b0:	4602      	mov	r2, r0
 80060b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060b4:	1ad3      	subs	r3, r2, r3
 80060b6:	2b02      	cmp	r3, #2
 80060b8:	d901      	bls.n	80060be <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80060ba:	2303      	movs	r3, #3
 80060bc:	e280      	b.n	80065c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80060be:	4b55      	ldr	r3, [pc, #340]	; (8006214 <HAL_RCC_OscConfig+0x4f8>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d0f0      	beq.n	80060ac <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80060ca:	f7fb f9eb 	bl	80014a4 <HAL_GetREVID>
 80060ce:	4603      	mov	r3, r0
 80060d0:	f241 0203 	movw	r2, #4099	; 0x1003
 80060d4:	4293      	cmp	r3, r2
 80060d6:	d817      	bhi.n	8006108 <HAL_RCC_OscConfig+0x3ec>
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6a1b      	ldr	r3, [r3, #32]
 80060dc:	2b20      	cmp	r3, #32
 80060de:	d108      	bne.n	80060f2 <HAL_RCC_OscConfig+0x3d6>
 80060e0:	4b4c      	ldr	r3, [pc, #304]	; (8006214 <HAL_RCC_OscConfig+0x4f8>)
 80060e2:	685b      	ldr	r3, [r3, #4]
 80060e4:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80060e8:	4a4a      	ldr	r2, [pc, #296]	; (8006214 <HAL_RCC_OscConfig+0x4f8>)
 80060ea:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80060ee:	6053      	str	r3, [r2, #4]
 80060f0:	e02e      	b.n	8006150 <HAL_RCC_OscConfig+0x434>
 80060f2:	4b48      	ldr	r3, [pc, #288]	; (8006214 <HAL_RCC_OscConfig+0x4f8>)
 80060f4:	685b      	ldr	r3, [r3, #4]
 80060f6:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6a1b      	ldr	r3, [r3, #32]
 80060fe:	069b      	lsls	r3, r3, #26
 8006100:	4944      	ldr	r1, [pc, #272]	; (8006214 <HAL_RCC_OscConfig+0x4f8>)
 8006102:	4313      	orrs	r3, r2
 8006104:	604b      	str	r3, [r1, #4]
 8006106:	e023      	b.n	8006150 <HAL_RCC_OscConfig+0x434>
 8006108:	4b42      	ldr	r3, [pc, #264]	; (8006214 <HAL_RCC_OscConfig+0x4f8>)
 800610a:	68db      	ldr	r3, [r3, #12]
 800610c:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6a1b      	ldr	r3, [r3, #32]
 8006114:	061b      	lsls	r3, r3, #24
 8006116:	493f      	ldr	r1, [pc, #252]	; (8006214 <HAL_RCC_OscConfig+0x4f8>)
 8006118:	4313      	orrs	r3, r2
 800611a:	60cb      	str	r3, [r1, #12]
 800611c:	e018      	b.n	8006150 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800611e:	4b3d      	ldr	r3, [pc, #244]	; (8006214 <HAL_RCC_OscConfig+0x4f8>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	4a3c      	ldr	r2, [pc, #240]	; (8006214 <HAL_RCC_OscConfig+0x4f8>)
 8006124:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006128:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800612a:	f7fb f98b 	bl	8001444 <HAL_GetTick>
 800612e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006130:	e008      	b.n	8006144 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006132:	f7fb f987 	bl	8001444 <HAL_GetTick>
 8006136:	4602      	mov	r2, r0
 8006138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800613a:	1ad3      	subs	r3, r2, r3
 800613c:	2b02      	cmp	r3, #2
 800613e:	d901      	bls.n	8006144 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006140:	2303      	movs	r3, #3
 8006142:	e23d      	b.n	80065c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006144:	4b33      	ldr	r3, [pc, #204]	; (8006214 <HAL_RCC_OscConfig+0x4f8>)
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800614c:	2b00      	cmp	r3, #0
 800614e:	d1f0      	bne.n	8006132 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f003 0308 	and.w	r3, r3, #8
 8006158:	2b00      	cmp	r3, #0
 800615a:	d036      	beq.n	80061ca <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	695b      	ldr	r3, [r3, #20]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d019      	beq.n	8006198 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006164:	4b2b      	ldr	r3, [pc, #172]	; (8006214 <HAL_RCC_OscConfig+0x4f8>)
 8006166:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006168:	4a2a      	ldr	r2, [pc, #168]	; (8006214 <HAL_RCC_OscConfig+0x4f8>)
 800616a:	f043 0301 	orr.w	r3, r3, #1
 800616e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006170:	f7fb f968 	bl	8001444 <HAL_GetTick>
 8006174:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006176:	e008      	b.n	800618a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006178:	f7fb f964 	bl	8001444 <HAL_GetTick>
 800617c:	4602      	mov	r2, r0
 800617e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006180:	1ad3      	subs	r3, r2, r3
 8006182:	2b02      	cmp	r3, #2
 8006184:	d901      	bls.n	800618a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8006186:	2303      	movs	r3, #3
 8006188:	e21a      	b.n	80065c0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800618a:	4b22      	ldr	r3, [pc, #136]	; (8006214 <HAL_RCC_OscConfig+0x4f8>)
 800618c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800618e:	f003 0302 	and.w	r3, r3, #2
 8006192:	2b00      	cmp	r3, #0
 8006194:	d0f0      	beq.n	8006178 <HAL_RCC_OscConfig+0x45c>
 8006196:	e018      	b.n	80061ca <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006198:	4b1e      	ldr	r3, [pc, #120]	; (8006214 <HAL_RCC_OscConfig+0x4f8>)
 800619a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800619c:	4a1d      	ldr	r2, [pc, #116]	; (8006214 <HAL_RCC_OscConfig+0x4f8>)
 800619e:	f023 0301 	bic.w	r3, r3, #1
 80061a2:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061a4:	f7fb f94e 	bl	8001444 <HAL_GetTick>
 80061a8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80061aa:	e008      	b.n	80061be <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80061ac:	f7fb f94a 	bl	8001444 <HAL_GetTick>
 80061b0:	4602      	mov	r2, r0
 80061b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061b4:	1ad3      	subs	r3, r2, r3
 80061b6:	2b02      	cmp	r3, #2
 80061b8:	d901      	bls.n	80061be <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80061ba:	2303      	movs	r3, #3
 80061bc:	e200      	b.n	80065c0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80061be:	4b15      	ldr	r3, [pc, #84]	; (8006214 <HAL_RCC_OscConfig+0x4f8>)
 80061c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80061c2:	f003 0302 	and.w	r3, r3, #2
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d1f0      	bne.n	80061ac <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f003 0320 	and.w	r3, r3, #32
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d039      	beq.n	800624a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	699b      	ldr	r3, [r3, #24]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d01c      	beq.n	8006218 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80061de:	4b0d      	ldr	r3, [pc, #52]	; (8006214 <HAL_RCC_OscConfig+0x4f8>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	4a0c      	ldr	r2, [pc, #48]	; (8006214 <HAL_RCC_OscConfig+0x4f8>)
 80061e4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80061e8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80061ea:	f7fb f92b 	bl	8001444 <HAL_GetTick>
 80061ee:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80061f0:	e008      	b.n	8006204 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80061f2:	f7fb f927 	bl	8001444 <HAL_GetTick>
 80061f6:	4602      	mov	r2, r0
 80061f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061fa:	1ad3      	subs	r3, r2, r3
 80061fc:	2b02      	cmp	r3, #2
 80061fe:	d901      	bls.n	8006204 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8006200:	2303      	movs	r3, #3
 8006202:	e1dd      	b.n	80065c0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006204:	4b03      	ldr	r3, [pc, #12]	; (8006214 <HAL_RCC_OscConfig+0x4f8>)
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800620c:	2b00      	cmp	r3, #0
 800620e:	d0f0      	beq.n	80061f2 <HAL_RCC_OscConfig+0x4d6>
 8006210:	e01b      	b.n	800624a <HAL_RCC_OscConfig+0x52e>
 8006212:	bf00      	nop
 8006214:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006218:	4b9b      	ldr	r3, [pc, #620]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4a9a      	ldr	r2, [pc, #616]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 800621e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006222:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006224:	f7fb f90e 	bl	8001444 <HAL_GetTick>
 8006228:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800622a:	e008      	b.n	800623e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800622c:	f7fb f90a 	bl	8001444 <HAL_GetTick>
 8006230:	4602      	mov	r2, r0
 8006232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006234:	1ad3      	subs	r3, r2, r3
 8006236:	2b02      	cmp	r3, #2
 8006238:	d901      	bls.n	800623e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800623a:	2303      	movs	r3, #3
 800623c:	e1c0      	b.n	80065c0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800623e:	4b92      	ldr	r3, [pc, #584]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006246:	2b00      	cmp	r3, #0
 8006248:	d1f0      	bne.n	800622c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f003 0304 	and.w	r3, r3, #4
 8006252:	2b00      	cmp	r3, #0
 8006254:	f000 8081 	beq.w	800635a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006258:	4b8c      	ldr	r3, [pc, #560]	; (800648c <HAL_RCC_OscConfig+0x770>)
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	4a8b      	ldr	r2, [pc, #556]	; (800648c <HAL_RCC_OscConfig+0x770>)
 800625e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006262:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006264:	f7fb f8ee 	bl	8001444 <HAL_GetTick>
 8006268:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800626a:	e008      	b.n	800627e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800626c:	f7fb f8ea 	bl	8001444 <HAL_GetTick>
 8006270:	4602      	mov	r2, r0
 8006272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006274:	1ad3      	subs	r3, r2, r3
 8006276:	2b64      	cmp	r3, #100	; 0x64
 8006278:	d901      	bls.n	800627e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800627a:	2303      	movs	r3, #3
 800627c:	e1a0      	b.n	80065c0 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800627e:	4b83      	ldr	r3, [pc, #524]	; (800648c <HAL_RCC_OscConfig+0x770>)
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006286:	2b00      	cmp	r3, #0
 8006288:	d0f0      	beq.n	800626c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	689b      	ldr	r3, [r3, #8]
 800628e:	2b01      	cmp	r3, #1
 8006290:	d106      	bne.n	80062a0 <HAL_RCC_OscConfig+0x584>
 8006292:	4b7d      	ldr	r3, [pc, #500]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 8006294:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006296:	4a7c      	ldr	r2, [pc, #496]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 8006298:	f043 0301 	orr.w	r3, r3, #1
 800629c:	6713      	str	r3, [r2, #112]	; 0x70
 800629e:	e02d      	b.n	80062fc <HAL_RCC_OscConfig+0x5e0>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	689b      	ldr	r3, [r3, #8]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d10c      	bne.n	80062c2 <HAL_RCC_OscConfig+0x5a6>
 80062a8:	4b77      	ldr	r3, [pc, #476]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 80062aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062ac:	4a76      	ldr	r2, [pc, #472]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 80062ae:	f023 0301 	bic.w	r3, r3, #1
 80062b2:	6713      	str	r3, [r2, #112]	; 0x70
 80062b4:	4b74      	ldr	r3, [pc, #464]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 80062b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062b8:	4a73      	ldr	r2, [pc, #460]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 80062ba:	f023 0304 	bic.w	r3, r3, #4
 80062be:	6713      	str	r3, [r2, #112]	; 0x70
 80062c0:	e01c      	b.n	80062fc <HAL_RCC_OscConfig+0x5e0>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	689b      	ldr	r3, [r3, #8]
 80062c6:	2b05      	cmp	r3, #5
 80062c8:	d10c      	bne.n	80062e4 <HAL_RCC_OscConfig+0x5c8>
 80062ca:	4b6f      	ldr	r3, [pc, #444]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 80062cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062ce:	4a6e      	ldr	r2, [pc, #440]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 80062d0:	f043 0304 	orr.w	r3, r3, #4
 80062d4:	6713      	str	r3, [r2, #112]	; 0x70
 80062d6:	4b6c      	ldr	r3, [pc, #432]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 80062d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062da:	4a6b      	ldr	r2, [pc, #428]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 80062dc:	f043 0301 	orr.w	r3, r3, #1
 80062e0:	6713      	str	r3, [r2, #112]	; 0x70
 80062e2:	e00b      	b.n	80062fc <HAL_RCC_OscConfig+0x5e0>
 80062e4:	4b68      	ldr	r3, [pc, #416]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 80062e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062e8:	4a67      	ldr	r2, [pc, #412]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 80062ea:	f023 0301 	bic.w	r3, r3, #1
 80062ee:	6713      	str	r3, [r2, #112]	; 0x70
 80062f0:	4b65      	ldr	r3, [pc, #404]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 80062f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062f4:	4a64      	ldr	r2, [pc, #400]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 80062f6:	f023 0304 	bic.w	r3, r3, #4
 80062fa:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	689b      	ldr	r3, [r3, #8]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d015      	beq.n	8006330 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006304:	f7fb f89e 	bl	8001444 <HAL_GetTick>
 8006308:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800630a:	e00a      	b.n	8006322 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800630c:	f7fb f89a 	bl	8001444 <HAL_GetTick>
 8006310:	4602      	mov	r2, r0
 8006312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006314:	1ad3      	subs	r3, r2, r3
 8006316:	f241 3288 	movw	r2, #5000	; 0x1388
 800631a:	4293      	cmp	r3, r2
 800631c:	d901      	bls.n	8006322 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800631e:	2303      	movs	r3, #3
 8006320:	e14e      	b.n	80065c0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006322:	4b59      	ldr	r3, [pc, #356]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 8006324:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006326:	f003 0302 	and.w	r3, r3, #2
 800632a:	2b00      	cmp	r3, #0
 800632c:	d0ee      	beq.n	800630c <HAL_RCC_OscConfig+0x5f0>
 800632e:	e014      	b.n	800635a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006330:	f7fb f888 	bl	8001444 <HAL_GetTick>
 8006334:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006336:	e00a      	b.n	800634e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006338:	f7fb f884 	bl	8001444 <HAL_GetTick>
 800633c:	4602      	mov	r2, r0
 800633e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006340:	1ad3      	subs	r3, r2, r3
 8006342:	f241 3288 	movw	r2, #5000	; 0x1388
 8006346:	4293      	cmp	r3, r2
 8006348:	d901      	bls.n	800634e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800634a:	2303      	movs	r3, #3
 800634c:	e138      	b.n	80065c0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800634e:	4b4e      	ldr	r3, [pc, #312]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 8006350:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006352:	f003 0302 	and.w	r3, r3, #2
 8006356:	2b00      	cmp	r3, #0
 8006358:	d1ee      	bne.n	8006338 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800635e:	2b00      	cmp	r3, #0
 8006360:	f000 812d 	beq.w	80065be <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006364:	4b48      	ldr	r3, [pc, #288]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 8006366:	691b      	ldr	r3, [r3, #16]
 8006368:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800636c:	2b18      	cmp	r3, #24
 800636e:	f000 80bd 	beq.w	80064ec <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006376:	2b02      	cmp	r3, #2
 8006378:	f040 809e 	bne.w	80064b8 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800637c:	4b42      	ldr	r3, [pc, #264]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	4a41      	ldr	r2, [pc, #260]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 8006382:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006386:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006388:	f7fb f85c 	bl	8001444 <HAL_GetTick>
 800638c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800638e:	e008      	b.n	80063a2 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006390:	f7fb f858 	bl	8001444 <HAL_GetTick>
 8006394:	4602      	mov	r2, r0
 8006396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006398:	1ad3      	subs	r3, r2, r3
 800639a:	2b02      	cmp	r3, #2
 800639c:	d901      	bls.n	80063a2 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800639e:	2303      	movs	r3, #3
 80063a0:	e10e      	b.n	80065c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80063a2:	4b39      	ldr	r3, [pc, #228]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d1f0      	bne.n	8006390 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80063ae:	4b36      	ldr	r3, [pc, #216]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 80063b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80063b2:	4b37      	ldr	r3, [pc, #220]	; (8006490 <HAL_RCC_OscConfig+0x774>)
 80063b4:	4013      	ands	r3, r2
 80063b6:	687a      	ldr	r2, [r7, #4]
 80063b8:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80063ba:	687a      	ldr	r2, [r7, #4]
 80063bc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80063be:	0112      	lsls	r2, r2, #4
 80063c0:	430a      	orrs	r2, r1
 80063c2:	4931      	ldr	r1, [pc, #196]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 80063c4:	4313      	orrs	r3, r2
 80063c6:	628b      	str	r3, [r1, #40]	; 0x28
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063cc:	3b01      	subs	r3, #1
 80063ce:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063d6:	3b01      	subs	r3, #1
 80063d8:	025b      	lsls	r3, r3, #9
 80063da:	b29b      	uxth	r3, r3
 80063dc:	431a      	orrs	r2, r3
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063e2:	3b01      	subs	r3, #1
 80063e4:	041b      	lsls	r3, r3, #16
 80063e6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80063ea:	431a      	orrs	r2, r3
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063f0:	3b01      	subs	r3, #1
 80063f2:	061b      	lsls	r3, r3, #24
 80063f4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80063f8:	4923      	ldr	r1, [pc, #140]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 80063fa:	4313      	orrs	r3, r2
 80063fc:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80063fe:	4b22      	ldr	r3, [pc, #136]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 8006400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006402:	4a21      	ldr	r2, [pc, #132]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 8006404:	f023 0301 	bic.w	r3, r3, #1
 8006408:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800640a:	4b1f      	ldr	r3, [pc, #124]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 800640c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800640e:	4b21      	ldr	r3, [pc, #132]	; (8006494 <HAL_RCC_OscConfig+0x778>)
 8006410:	4013      	ands	r3, r2
 8006412:	687a      	ldr	r2, [r7, #4]
 8006414:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8006416:	00d2      	lsls	r2, r2, #3
 8006418:	491b      	ldr	r1, [pc, #108]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 800641a:	4313      	orrs	r3, r2
 800641c:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800641e:	4b1a      	ldr	r3, [pc, #104]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 8006420:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006422:	f023 020c 	bic.w	r2, r3, #12
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800642a:	4917      	ldr	r1, [pc, #92]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 800642c:	4313      	orrs	r3, r2
 800642e:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006430:	4b15      	ldr	r3, [pc, #84]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 8006432:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006434:	f023 0202 	bic.w	r2, r3, #2
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800643c:	4912      	ldr	r1, [pc, #72]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 800643e:	4313      	orrs	r3, r2
 8006440:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006442:	4b11      	ldr	r3, [pc, #68]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 8006444:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006446:	4a10      	ldr	r2, [pc, #64]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 8006448:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800644c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800644e:	4b0e      	ldr	r3, [pc, #56]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 8006450:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006452:	4a0d      	ldr	r2, [pc, #52]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 8006454:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006458:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800645a:	4b0b      	ldr	r3, [pc, #44]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 800645c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800645e:	4a0a      	ldr	r2, [pc, #40]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 8006460:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006464:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8006466:	4b08      	ldr	r3, [pc, #32]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 8006468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800646a:	4a07      	ldr	r2, [pc, #28]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 800646c:	f043 0301 	orr.w	r3, r3, #1
 8006470:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006472:	4b05      	ldr	r3, [pc, #20]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4a04      	ldr	r2, [pc, #16]	; (8006488 <HAL_RCC_OscConfig+0x76c>)
 8006478:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800647c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800647e:	f7fa ffe1 	bl	8001444 <HAL_GetTick>
 8006482:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006484:	e011      	b.n	80064aa <HAL_RCC_OscConfig+0x78e>
 8006486:	bf00      	nop
 8006488:	58024400 	.word	0x58024400
 800648c:	58024800 	.word	0x58024800
 8006490:	fffffc0c 	.word	0xfffffc0c
 8006494:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006498:	f7fa ffd4 	bl	8001444 <HAL_GetTick>
 800649c:	4602      	mov	r2, r0
 800649e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064a0:	1ad3      	subs	r3, r2, r3
 80064a2:	2b02      	cmp	r3, #2
 80064a4:	d901      	bls.n	80064aa <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80064a6:	2303      	movs	r3, #3
 80064a8:	e08a      	b.n	80065c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80064aa:	4b47      	ldr	r3, [pc, #284]	; (80065c8 <HAL_RCC_OscConfig+0x8ac>)
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d0f0      	beq.n	8006498 <HAL_RCC_OscConfig+0x77c>
 80064b6:	e082      	b.n	80065be <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80064b8:	4b43      	ldr	r3, [pc, #268]	; (80065c8 <HAL_RCC_OscConfig+0x8ac>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4a42      	ldr	r2, [pc, #264]	; (80065c8 <HAL_RCC_OscConfig+0x8ac>)
 80064be:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80064c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064c4:	f7fa ffbe 	bl	8001444 <HAL_GetTick>
 80064c8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80064ca:	e008      	b.n	80064de <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80064cc:	f7fa ffba 	bl	8001444 <HAL_GetTick>
 80064d0:	4602      	mov	r2, r0
 80064d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064d4:	1ad3      	subs	r3, r2, r3
 80064d6:	2b02      	cmp	r3, #2
 80064d8:	d901      	bls.n	80064de <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80064da:	2303      	movs	r3, #3
 80064dc:	e070      	b.n	80065c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80064de:	4b3a      	ldr	r3, [pc, #232]	; (80065c8 <HAL_RCC_OscConfig+0x8ac>)
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d1f0      	bne.n	80064cc <HAL_RCC_OscConfig+0x7b0>
 80064ea:	e068      	b.n	80065be <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80064ec:	4b36      	ldr	r3, [pc, #216]	; (80065c8 <HAL_RCC_OscConfig+0x8ac>)
 80064ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064f0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80064f2:	4b35      	ldr	r3, [pc, #212]	; (80065c8 <HAL_RCC_OscConfig+0x8ac>)
 80064f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064f6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064fc:	2b01      	cmp	r3, #1
 80064fe:	d031      	beq.n	8006564 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006500:	693b      	ldr	r3, [r7, #16]
 8006502:	f003 0203 	and.w	r2, r3, #3
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800650a:	429a      	cmp	r2, r3
 800650c:	d12a      	bne.n	8006564 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800650e:	693b      	ldr	r3, [r7, #16]
 8006510:	091b      	lsrs	r3, r3, #4
 8006512:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800651a:	429a      	cmp	r2, r3
 800651c:	d122      	bne.n	8006564 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006528:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800652a:	429a      	cmp	r2, r3
 800652c:	d11a      	bne.n	8006564 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	0a5b      	lsrs	r3, r3, #9
 8006532:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800653a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800653c:	429a      	cmp	r2, r3
 800653e:	d111      	bne.n	8006564 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	0c1b      	lsrs	r3, r3, #16
 8006544:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800654c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800654e:	429a      	cmp	r2, r3
 8006550:	d108      	bne.n	8006564 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	0e1b      	lsrs	r3, r3, #24
 8006556:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800655e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006560:	429a      	cmp	r2, r3
 8006562:	d001      	beq.n	8006568 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8006564:	2301      	movs	r3, #1
 8006566:	e02b      	b.n	80065c0 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8006568:	4b17      	ldr	r3, [pc, #92]	; (80065c8 <HAL_RCC_OscConfig+0x8ac>)
 800656a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800656c:	08db      	lsrs	r3, r3, #3
 800656e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006572:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006578:	693a      	ldr	r2, [r7, #16]
 800657a:	429a      	cmp	r2, r3
 800657c:	d01f      	beq.n	80065be <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800657e:	4b12      	ldr	r3, [pc, #72]	; (80065c8 <HAL_RCC_OscConfig+0x8ac>)
 8006580:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006582:	4a11      	ldr	r2, [pc, #68]	; (80065c8 <HAL_RCC_OscConfig+0x8ac>)
 8006584:	f023 0301 	bic.w	r3, r3, #1
 8006588:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800658a:	f7fa ff5b 	bl	8001444 <HAL_GetTick>
 800658e:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8006590:	bf00      	nop
 8006592:	f7fa ff57 	bl	8001444 <HAL_GetTick>
 8006596:	4602      	mov	r2, r0
 8006598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800659a:	4293      	cmp	r3, r2
 800659c:	d0f9      	beq.n	8006592 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800659e:	4b0a      	ldr	r3, [pc, #40]	; (80065c8 <HAL_RCC_OscConfig+0x8ac>)
 80065a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80065a2:	4b0a      	ldr	r3, [pc, #40]	; (80065cc <HAL_RCC_OscConfig+0x8b0>)
 80065a4:	4013      	ands	r3, r2
 80065a6:	687a      	ldr	r2, [r7, #4]
 80065a8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80065aa:	00d2      	lsls	r2, r2, #3
 80065ac:	4906      	ldr	r1, [pc, #24]	; (80065c8 <HAL_RCC_OscConfig+0x8ac>)
 80065ae:	4313      	orrs	r3, r2
 80065b0:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80065b2:	4b05      	ldr	r3, [pc, #20]	; (80065c8 <HAL_RCC_OscConfig+0x8ac>)
 80065b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065b6:	4a04      	ldr	r2, [pc, #16]	; (80065c8 <HAL_RCC_OscConfig+0x8ac>)
 80065b8:	f043 0301 	orr.w	r3, r3, #1
 80065bc:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80065be:	2300      	movs	r3, #0
}
 80065c0:	4618      	mov	r0, r3
 80065c2:	3730      	adds	r7, #48	; 0x30
 80065c4:	46bd      	mov	sp, r7
 80065c6:	bd80      	pop	{r7, pc}
 80065c8:	58024400 	.word	0x58024400
 80065cc:	ffff0007 	.word	0xffff0007

080065d0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b086      	sub	sp, #24
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
 80065d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d101      	bne.n	80065e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80065e0:	2301      	movs	r3, #1
 80065e2:	e19c      	b.n	800691e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80065e4:	4b8a      	ldr	r3, [pc, #552]	; (8006810 <HAL_RCC_ClockConfig+0x240>)
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f003 030f 	and.w	r3, r3, #15
 80065ec:	683a      	ldr	r2, [r7, #0]
 80065ee:	429a      	cmp	r2, r3
 80065f0:	d910      	bls.n	8006614 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80065f2:	4b87      	ldr	r3, [pc, #540]	; (8006810 <HAL_RCC_ClockConfig+0x240>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f023 020f 	bic.w	r2, r3, #15
 80065fa:	4985      	ldr	r1, [pc, #532]	; (8006810 <HAL_RCC_ClockConfig+0x240>)
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	4313      	orrs	r3, r2
 8006600:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006602:	4b83      	ldr	r3, [pc, #524]	; (8006810 <HAL_RCC_ClockConfig+0x240>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f003 030f 	and.w	r3, r3, #15
 800660a:	683a      	ldr	r2, [r7, #0]
 800660c:	429a      	cmp	r2, r3
 800660e:	d001      	beq.n	8006614 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006610:	2301      	movs	r3, #1
 8006612:	e184      	b.n	800691e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f003 0304 	and.w	r3, r3, #4
 800661c:	2b00      	cmp	r3, #0
 800661e:	d010      	beq.n	8006642 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	691a      	ldr	r2, [r3, #16]
 8006624:	4b7b      	ldr	r3, [pc, #492]	; (8006814 <HAL_RCC_ClockConfig+0x244>)
 8006626:	699b      	ldr	r3, [r3, #24]
 8006628:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800662c:	429a      	cmp	r2, r3
 800662e:	d908      	bls.n	8006642 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006630:	4b78      	ldr	r3, [pc, #480]	; (8006814 <HAL_RCC_ClockConfig+0x244>)
 8006632:	699b      	ldr	r3, [r3, #24]
 8006634:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	691b      	ldr	r3, [r3, #16]
 800663c:	4975      	ldr	r1, [pc, #468]	; (8006814 <HAL_RCC_ClockConfig+0x244>)
 800663e:	4313      	orrs	r3, r2
 8006640:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f003 0308 	and.w	r3, r3, #8
 800664a:	2b00      	cmp	r3, #0
 800664c:	d010      	beq.n	8006670 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	695a      	ldr	r2, [r3, #20]
 8006652:	4b70      	ldr	r3, [pc, #448]	; (8006814 <HAL_RCC_ClockConfig+0x244>)
 8006654:	69db      	ldr	r3, [r3, #28]
 8006656:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800665a:	429a      	cmp	r2, r3
 800665c:	d908      	bls.n	8006670 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800665e:	4b6d      	ldr	r3, [pc, #436]	; (8006814 <HAL_RCC_ClockConfig+0x244>)
 8006660:	69db      	ldr	r3, [r3, #28]
 8006662:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	695b      	ldr	r3, [r3, #20]
 800666a:	496a      	ldr	r1, [pc, #424]	; (8006814 <HAL_RCC_ClockConfig+0x244>)
 800666c:	4313      	orrs	r3, r2
 800666e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f003 0310 	and.w	r3, r3, #16
 8006678:	2b00      	cmp	r3, #0
 800667a:	d010      	beq.n	800669e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	699a      	ldr	r2, [r3, #24]
 8006680:	4b64      	ldr	r3, [pc, #400]	; (8006814 <HAL_RCC_ClockConfig+0x244>)
 8006682:	69db      	ldr	r3, [r3, #28]
 8006684:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006688:	429a      	cmp	r2, r3
 800668a:	d908      	bls.n	800669e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800668c:	4b61      	ldr	r3, [pc, #388]	; (8006814 <HAL_RCC_ClockConfig+0x244>)
 800668e:	69db      	ldr	r3, [r3, #28]
 8006690:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	699b      	ldr	r3, [r3, #24]
 8006698:	495e      	ldr	r1, [pc, #376]	; (8006814 <HAL_RCC_ClockConfig+0x244>)
 800669a:	4313      	orrs	r3, r2
 800669c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f003 0320 	and.w	r3, r3, #32
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d010      	beq.n	80066cc <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	69da      	ldr	r2, [r3, #28]
 80066ae:	4b59      	ldr	r3, [pc, #356]	; (8006814 <HAL_RCC_ClockConfig+0x244>)
 80066b0:	6a1b      	ldr	r3, [r3, #32]
 80066b2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80066b6:	429a      	cmp	r2, r3
 80066b8:	d908      	bls.n	80066cc <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80066ba:	4b56      	ldr	r3, [pc, #344]	; (8006814 <HAL_RCC_ClockConfig+0x244>)
 80066bc:	6a1b      	ldr	r3, [r3, #32]
 80066be:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	69db      	ldr	r3, [r3, #28]
 80066c6:	4953      	ldr	r1, [pc, #332]	; (8006814 <HAL_RCC_ClockConfig+0x244>)
 80066c8:	4313      	orrs	r3, r2
 80066ca:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f003 0302 	and.w	r3, r3, #2
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d010      	beq.n	80066fa <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	68da      	ldr	r2, [r3, #12]
 80066dc:	4b4d      	ldr	r3, [pc, #308]	; (8006814 <HAL_RCC_ClockConfig+0x244>)
 80066de:	699b      	ldr	r3, [r3, #24]
 80066e0:	f003 030f 	and.w	r3, r3, #15
 80066e4:	429a      	cmp	r2, r3
 80066e6:	d908      	bls.n	80066fa <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80066e8:	4b4a      	ldr	r3, [pc, #296]	; (8006814 <HAL_RCC_ClockConfig+0x244>)
 80066ea:	699b      	ldr	r3, [r3, #24]
 80066ec:	f023 020f 	bic.w	r2, r3, #15
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	68db      	ldr	r3, [r3, #12]
 80066f4:	4947      	ldr	r1, [pc, #284]	; (8006814 <HAL_RCC_ClockConfig+0x244>)
 80066f6:	4313      	orrs	r3, r2
 80066f8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f003 0301 	and.w	r3, r3, #1
 8006702:	2b00      	cmp	r3, #0
 8006704:	d055      	beq.n	80067b2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006706:	4b43      	ldr	r3, [pc, #268]	; (8006814 <HAL_RCC_ClockConfig+0x244>)
 8006708:	699b      	ldr	r3, [r3, #24]
 800670a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	689b      	ldr	r3, [r3, #8]
 8006712:	4940      	ldr	r1, [pc, #256]	; (8006814 <HAL_RCC_ClockConfig+0x244>)
 8006714:	4313      	orrs	r3, r2
 8006716:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	685b      	ldr	r3, [r3, #4]
 800671c:	2b02      	cmp	r3, #2
 800671e:	d107      	bne.n	8006730 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006720:	4b3c      	ldr	r3, [pc, #240]	; (8006814 <HAL_RCC_ClockConfig+0x244>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006728:	2b00      	cmp	r3, #0
 800672a:	d121      	bne.n	8006770 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800672c:	2301      	movs	r3, #1
 800672e:	e0f6      	b.n	800691e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	685b      	ldr	r3, [r3, #4]
 8006734:	2b03      	cmp	r3, #3
 8006736:	d107      	bne.n	8006748 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006738:	4b36      	ldr	r3, [pc, #216]	; (8006814 <HAL_RCC_ClockConfig+0x244>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006740:	2b00      	cmp	r3, #0
 8006742:	d115      	bne.n	8006770 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006744:	2301      	movs	r3, #1
 8006746:	e0ea      	b.n	800691e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	685b      	ldr	r3, [r3, #4]
 800674c:	2b01      	cmp	r3, #1
 800674e:	d107      	bne.n	8006760 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006750:	4b30      	ldr	r3, [pc, #192]	; (8006814 <HAL_RCC_ClockConfig+0x244>)
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006758:	2b00      	cmp	r3, #0
 800675a:	d109      	bne.n	8006770 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800675c:	2301      	movs	r3, #1
 800675e:	e0de      	b.n	800691e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006760:	4b2c      	ldr	r3, [pc, #176]	; (8006814 <HAL_RCC_ClockConfig+0x244>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f003 0304 	and.w	r3, r3, #4
 8006768:	2b00      	cmp	r3, #0
 800676a:	d101      	bne.n	8006770 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800676c:	2301      	movs	r3, #1
 800676e:	e0d6      	b.n	800691e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006770:	4b28      	ldr	r3, [pc, #160]	; (8006814 <HAL_RCC_ClockConfig+0x244>)
 8006772:	691b      	ldr	r3, [r3, #16]
 8006774:	f023 0207 	bic.w	r2, r3, #7
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	685b      	ldr	r3, [r3, #4]
 800677c:	4925      	ldr	r1, [pc, #148]	; (8006814 <HAL_RCC_ClockConfig+0x244>)
 800677e:	4313      	orrs	r3, r2
 8006780:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006782:	f7fa fe5f 	bl	8001444 <HAL_GetTick>
 8006786:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006788:	e00a      	b.n	80067a0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800678a:	f7fa fe5b 	bl	8001444 <HAL_GetTick>
 800678e:	4602      	mov	r2, r0
 8006790:	697b      	ldr	r3, [r7, #20]
 8006792:	1ad3      	subs	r3, r2, r3
 8006794:	f241 3288 	movw	r2, #5000	; 0x1388
 8006798:	4293      	cmp	r3, r2
 800679a:	d901      	bls.n	80067a0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800679c:	2303      	movs	r3, #3
 800679e:	e0be      	b.n	800691e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80067a0:	4b1c      	ldr	r3, [pc, #112]	; (8006814 <HAL_RCC_ClockConfig+0x244>)
 80067a2:	691b      	ldr	r3, [r3, #16]
 80067a4:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	685b      	ldr	r3, [r3, #4]
 80067ac:	00db      	lsls	r3, r3, #3
 80067ae:	429a      	cmp	r2, r3
 80067b0:	d1eb      	bne.n	800678a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f003 0302 	and.w	r3, r3, #2
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d010      	beq.n	80067e0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	68da      	ldr	r2, [r3, #12]
 80067c2:	4b14      	ldr	r3, [pc, #80]	; (8006814 <HAL_RCC_ClockConfig+0x244>)
 80067c4:	699b      	ldr	r3, [r3, #24]
 80067c6:	f003 030f 	and.w	r3, r3, #15
 80067ca:	429a      	cmp	r2, r3
 80067cc:	d208      	bcs.n	80067e0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80067ce:	4b11      	ldr	r3, [pc, #68]	; (8006814 <HAL_RCC_ClockConfig+0x244>)
 80067d0:	699b      	ldr	r3, [r3, #24]
 80067d2:	f023 020f 	bic.w	r2, r3, #15
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	68db      	ldr	r3, [r3, #12]
 80067da:	490e      	ldr	r1, [pc, #56]	; (8006814 <HAL_RCC_ClockConfig+0x244>)
 80067dc:	4313      	orrs	r3, r2
 80067de:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80067e0:	4b0b      	ldr	r3, [pc, #44]	; (8006810 <HAL_RCC_ClockConfig+0x240>)
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f003 030f 	and.w	r3, r3, #15
 80067e8:	683a      	ldr	r2, [r7, #0]
 80067ea:	429a      	cmp	r2, r3
 80067ec:	d214      	bcs.n	8006818 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80067ee:	4b08      	ldr	r3, [pc, #32]	; (8006810 <HAL_RCC_ClockConfig+0x240>)
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f023 020f 	bic.w	r2, r3, #15
 80067f6:	4906      	ldr	r1, [pc, #24]	; (8006810 <HAL_RCC_ClockConfig+0x240>)
 80067f8:	683b      	ldr	r3, [r7, #0]
 80067fa:	4313      	orrs	r3, r2
 80067fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80067fe:	4b04      	ldr	r3, [pc, #16]	; (8006810 <HAL_RCC_ClockConfig+0x240>)
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f003 030f 	and.w	r3, r3, #15
 8006806:	683a      	ldr	r2, [r7, #0]
 8006808:	429a      	cmp	r2, r3
 800680a:	d005      	beq.n	8006818 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800680c:	2301      	movs	r3, #1
 800680e:	e086      	b.n	800691e <HAL_RCC_ClockConfig+0x34e>
 8006810:	52002000 	.word	0x52002000
 8006814:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f003 0304 	and.w	r3, r3, #4
 8006820:	2b00      	cmp	r3, #0
 8006822:	d010      	beq.n	8006846 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	691a      	ldr	r2, [r3, #16]
 8006828:	4b3f      	ldr	r3, [pc, #252]	; (8006928 <HAL_RCC_ClockConfig+0x358>)
 800682a:	699b      	ldr	r3, [r3, #24]
 800682c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006830:	429a      	cmp	r2, r3
 8006832:	d208      	bcs.n	8006846 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006834:	4b3c      	ldr	r3, [pc, #240]	; (8006928 <HAL_RCC_ClockConfig+0x358>)
 8006836:	699b      	ldr	r3, [r3, #24]
 8006838:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	691b      	ldr	r3, [r3, #16]
 8006840:	4939      	ldr	r1, [pc, #228]	; (8006928 <HAL_RCC_ClockConfig+0x358>)
 8006842:	4313      	orrs	r3, r2
 8006844:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f003 0308 	and.w	r3, r3, #8
 800684e:	2b00      	cmp	r3, #0
 8006850:	d010      	beq.n	8006874 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	695a      	ldr	r2, [r3, #20]
 8006856:	4b34      	ldr	r3, [pc, #208]	; (8006928 <HAL_RCC_ClockConfig+0x358>)
 8006858:	69db      	ldr	r3, [r3, #28]
 800685a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800685e:	429a      	cmp	r2, r3
 8006860:	d208      	bcs.n	8006874 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006862:	4b31      	ldr	r3, [pc, #196]	; (8006928 <HAL_RCC_ClockConfig+0x358>)
 8006864:	69db      	ldr	r3, [r3, #28]
 8006866:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	695b      	ldr	r3, [r3, #20]
 800686e:	492e      	ldr	r1, [pc, #184]	; (8006928 <HAL_RCC_ClockConfig+0x358>)
 8006870:	4313      	orrs	r3, r2
 8006872:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f003 0310 	and.w	r3, r3, #16
 800687c:	2b00      	cmp	r3, #0
 800687e:	d010      	beq.n	80068a2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	699a      	ldr	r2, [r3, #24]
 8006884:	4b28      	ldr	r3, [pc, #160]	; (8006928 <HAL_RCC_ClockConfig+0x358>)
 8006886:	69db      	ldr	r3, [r3, #28]
 8006888:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800688c:	429a      	cmp	r2, r3
 800688e:	d208      	bcs.n	80068a2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006890:	4b25      	ldr	r3, [pc, #148]	; (8006928 <HAL_RCC_ClockConfig+0x358>)
 8006892:	69db      	ldr	r3, [r3, #28]
 8006894:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	699b      	ldr	r3, [r3, #24]
 800689c:	4922      	ldr	r1, [pc, #136]	; (8006928 <HAL_RCC_ClockConfig+0x358>)
 800689e:	4313      	orrs	r3, r2
 80068a0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f003 0320 	and.w	r3, r3, #32
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d010      	beq.n	80068d0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	69da      	ldr	r2, [r3, #28]
 80068b2:	4b1d      	ldr	r3, [pc, #116]	; (8006928 <HAL_RCC_ClockConfig+0x358>)
 80068b4:	6a1b      	ldr	r3, [r3, #32]
 80068b6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80068ba:	429a      	cmp	r2, r3
 80068bc:	d208      	bcs.n	80068d0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80068be:	4b1a      	ldr	r3, [pc, #104]	; (8006928 <HAL_RCC_ClockConfig+0x358>)
 80068c0:	6a1b      	ldr	r3, [r3, #32]
 80068c2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	69db      	ldr	r3, [r3, #28]
 80068ca:	4917      	ldr	r1, [pc, #92]	; (8006928 <HAL_RCC_ClockConfig+0x358>)
 80068cc:	4313      	orrs	r3, r2
 80068ce:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80068d0:	f000 f834 	bl	800693c <HAL_RCC_GetSysClockFreq>
 80068d4:	4602      	mov	r2, r0
 80068d6:	4b14      	ldr	r3, [pc, #80]	; (8006928 <HAL_RCC_ClockConfig+0x358>)
 80068d8:	699b      	ldr	r3, [r3, #24]
 80068da:	0a1b      	lsrs	r3, r3, #8
 80068dc:	f003 030f 	and.w	r3, r3, #15
 80068e0:	4912      	ldr	r1, [pc, #72]	; (800692c <HAL_RCC_ClockConfig+0x35c>)
 80068e2:	5ccb      	ldrb	r3, [r1, r3]
 80068e4:	f003 031f 	and.w	r3, r3, #31
 80068e8:	fa22 f303 	lsr.w	r3, r2, r3
 80068ec:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80068ee:	4b0e      	ldr	r3, [pc, #56]	; (8006928 <HAL_RCC_ClockConfig+0x358>)
 80068f0:	699b      	ldr	r3, [r3, #24]
 80068f2:	f003 030f 	and.w	r3, r3, #15
 80068f6:	4a0d      	ldr	r2, [pc, #52]	; (800692c <HAL_RCC_ClockConfig+0x35c>)
 80068f8:	5cd3      	ldrb	r3, [r2, r3]
 80068fa:	f003 031f 	and.w	r3, r3, #31
 80068fe:	693a      	ldr	r2, [r7, #16]
 8006900:	fa22 f303 	lsr.w	r3, r2, r3
 8006904:	4a0a      	ldr	r2, [pc, #40]	; (8006930 <HAL_RCC_ClockConfig+0x360>)
 8006906:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006908:	4a0a      	ldr	r2, [pc, #40]	; (8006934 <HAL_RCC_ClockConfig+0x364>)
 800690a:	693b      	ldr	r3, [r7, #16]
 800690c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800690e:	4b0a      	ldr	r3, [pc, #40]	; (8006938 <HAL_RCC_ClockConfig+0x368>)
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	4618      	mov	r0, r3
 8006914:	f7fa fd4c 	bl	80013b0 <HAL_InitTick>
 8006918:	4603      	mov	r3, r0
 800691a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800691c:	7bfb      	ldrb	r3, [r7, #15]
}
 800691e:	4618      	mov	r0, r3
 8006920:	3718      	adds	r7, #24
 8006922:	46bd      	mov	sp, r7
 8006924:	bd80      	pop	{r7, pc}
 8006926:	bf00      	nop
 8006928:	58024400 	.word	0x58024400
 800692c:	0800bed8 	.word	0x0800bed8
 8006930:	24000004 	.word	0x24000004
 8006934:	24000000 	.word	0x24000000
 8006938:	24000008 	.word	0x24000008

0800693c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800693c:	b480      	push	{r7}
 800693e:	b089      	sub	sp, #36	; 0x24
 8006940:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006942:	4bb3      	ldr	r3, [pc, #716]	; (8006c10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006944:	691b      	ldr	r3, [r3, #16]
 8006946:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800694a:	2b18      	cmp	r3, #24
 800694c:	f200 8155 	bhi.w	8006bfa <HAL_RCC_GetSysClockFreq+0x2be>
 8006950:	a201      	add	r2, pc, #4	; (adr r2, 8006958 <HAL_RCC_GetSysClockFreq+0x1c>)
 8006952:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006956:	bf00      	nop
 8006958:	080069bd 	.word	0x080069bd
 800695c:	08006bfb 	.word	0x08006bfb
 8006960:	08006bfb 	.word	0x08006bfb
 8006964:	08006bfb 	.word	0x08006bfb
 8006968:	08006bfb 	.word	0x08006bfb
 800696c:	08006bfb 	.word	0x08006bfb
 8006970:	08006bfb 	.word	0x08006bfb
 8006974:	08006bfb 	.word	0x08006bfb
 8006978:	080069e3 	.word	0x080069e3
 800697c:	08006bfb 	.word	0x08006bfb
 8006980:	08006bfb 	.word	0x08006bfb
 8006984:	08006bfb 	.word	0x08006bfb
 8006988:	08006bfb 	.word	0x08006bfb
 800698c:	08006bfb 	.word	0x08006bfb
 8006990:	08006bfb 	.word	0x08006bfb
 8006994:	08006bfb 	.word	0x08006bfb
 8006998:	080069e9 	.word	0x080069e9
 800699c:	08006bfb 	.word	0x08006bfb
 80069a0:	08006bfb 	.word	0x08006bfb
 80069a4:	08006bfb 	.word	0x08006bfb
 80069a8:	08006bfb 	.word	0x08006bfb
 80069ac:	08006bfb 	.word	0x08006bfb
 80069b0:	08006bfb 	.word	0x08006bfb
 80069b4:	08006bfb 	.word	0x08006bfb
 80069b8:	080069ef 	.word	0x080069ef
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80069bc:	4b94      	ldr	r3, [pc, #592]	; (8006c10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f003 0320 	and.w	r3, r3, #32
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d009      	beq.n	80069dc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80069c8:	4b91      	ldr	r3, [pc, #580]	; (8006c10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	08db      	lsrs	r3, r3, #3
 80069ce:	f003 0303 	and.w	r3, r3, #3
 80069d2:	4a90      	ldr	r2, [pc, #576]	; (8006c14 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80069d4:	fa22 f303 	lsr.w	r3, r2, r3
 80069d8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80069da:	e111      	b.n	8006c00 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80069dc:	4b8d      	ldr	r3, [pc, #564]	; (8006c14 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80069de:	61bb      	str	r3, [r7, #24]
      break;
 80069e0:	e10e      	b.n	8006c00 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80069e2:	4b8d      	ldr	r3, [pc, #564]	; (8006c18 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80069e4:	61bb      	str	r3, [r7, #24]
      break;
 80069e6:	e10b      	b.n	8006c00 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80069e8:	4b8c      	ldr	r3, [pc, #560]	; (8006c1c <HAL_RCC_GetSysClockFreq+0x2e0>)
 80069ea:	61bb      	str	r3, [r7, #24]
      break;
 80069ec:	e108      	b.n	8006c00 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80069ee:	4b88      	ldr	r3, [pc, #544]	; (8006c10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80069f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069f2:	f003 0303 	and.w	r3, r3, #3
 80069f6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80069f8:	4b85      	ldr	r3, [pc, #532]	; (8006c10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80069fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069fc:	091b      	lsrs	r3, r3, #4
 80069fe:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006a02:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006a04:	4b82      	ldr	r3, [pc, #520]	; (8006c10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006a06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a08:	f003 0301 	and.w	r3, r3, #1
 8006a0c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006a0e:	4b80      	ldr	r3, [pc, #512]	; (8006c10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006a10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a12:	08db      	lsrs	r3, r3, #3
 8006a14:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006a18:	68fa      	ldr	r2, [r7, #12]
 8006a1a:	fb02 f303 	mul.w	r3, r2, r3
 8006a1e:	ee07 3a90 	vmov	s15, r3
 8006a22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a26:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006a2a:	693b      	ldr	r3, [r7, #16]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	f000 80e1 	beq.w	8006bf4 <HAL_RCC_GetSysClockFreq+0x2b8>
 8006a32:	697b      	ldr	r3, [r7, #20]
 8006a34:	2b02      	cmp	r3, #2
 8006a36:	f000 8083 	beq.w	8006b40 <HAL_RCC_GetSysClockFreq+0x204>
 8006a3a:	697b      	ldr	r3, [r7, #20]
 8006a3c:	2b02      	cmp	r3, #2
 8006a3e:	f200 80a1 	bhi.w	8006b84 <HAL_RCC_GetSysClockFreq+0x248>
 8006a42:	697b      	ldr	r3, [r7, #20]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d003      	beq.n	8006a50 <HAL_RCC_GetSysClockFreq+0x114>
 8006a48:	697b      	ldr	r3, [r7, #20]
 8006a4a:	2b01      	cmp	r3, #1
 8006a4c:	d056      	beq.n	8006afc <HAL_RCC_GetSysClockFreq+0x1c0>
 8006a4e:	e099      	b.n	8006b84 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006a50:	4b6f      	ldr	r3, [pc, #444]	; (8006c10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	f003 0320 	and.w	r3, r3, #32
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d02d      	beq.n	8006ab8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006a5c:	4b6c      	ldr	r3, [pc, #432]	; (8006c10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	08db      	lsrs	r3, r3, #3
 8006a62:	f003 0303 	and.w	r3, r3, #3
 8006a66:	4a6b      	ldr	r2, [pc, #428]	; (8006c14 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006a68:	fa22 f303 	lsr.w	r3, r2, r3
 8006a6c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	ee07 3a90 	vmov	s15, r3
 8006a74:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a78:	693b      	ldr	r3, [r7, #16]
 8006a7a:	ee07 3a90 	vmov	s15, r3
 8006a7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a86:	4b62      	ldr	r3, [pc, #392]	; (8006c10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a8e:	ee07 3a90 	vmov	s15, r3
 8006a92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a96:	ed97 6a02 	vldr	s12, [r7, #8]
 8006a9a:	eddf 5a61 	vldr	s11, [pc, #388]	; 8006c20 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006a9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006aa2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006aa6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006aaa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006aae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ab2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8006ab6:	e087      	b.n	8006bc8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006ab8:	693b      	ldr	r3, [r7, #16]
 8006aba:	ee07 3a90 	vmov	s15, r3
 8006abe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ac2:	eddf 6a58 	vldr	s13, [pc, #352]	; 8006c24 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006ac6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006aca:	4b51      	ldr	r3, [pc, #324]	; (8006c10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ace:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ad2:	ee07 3a90 	vmov	s15, r3
 8006ad6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ada:	ed97 6a02 	vldr	s12, [r7, #8]
 8006ade:	eddf 5a50 	vldr	s11, [pc, #320]	; 8006c20 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006ae2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ae6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006aea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006aee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006af2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006af6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006afa:	e065      	b.n	8006bc8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006afc:	693b      	ldr	r3, [r7, #16]
 8006afe:	ee07 3a90 	vmov	s15, r3
 8006b02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b06:	eddf 6a48 	vldr	s13, [pc, #288]	; 8006c28 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006b0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b0e:	4b40      	ldr	r3, [pc, #256]	; (8006c10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b16:	ee07 3a90 	vmov	s15, r3
 8006b1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b1e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006b22:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8006c20 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006b26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b2e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006b32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b3a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006b3e:	e043      	b.n	8006bc8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006b40:	693b      	ldr	r3, [r7, #16]
 8006b42:	ee07 3a90 	vmov	s15, r3
 8006b46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b4a:	eddf 6a38 	vldr	s13, [pc, #224]	; 8006c2c <HAL_RCC_GetSysClockFreq+0x2f0>
 8006b4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b52:	4b2f      	ldr	r3, [pc, #188]	; (8006c10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b5a:	ee07 3a90 	vmov	s15, r3
 8006b5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b62:	ed97 6a02 	vldr	s12, [r7, #8]
 8006b66:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8006c20 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006b6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b72:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006b76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b7e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006b82:	e021      	b.n	8006bc8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006b84:	693b      	ldr	r3, [r7, #16]
 8006b86:	ee07 3a90 	vmov	s15, r3
 8006b8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b8e:	eddf 6a26 	vldr	s13, [pc, #152]	; 8006c28 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006b92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b96:	4b1e      	ldr	r3, [pc, #120]	; (8006c10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b9e:	ee07 3a90 	vmov	s15, r3
 8006ba2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ba6:	ed97 6a02 	vldr	s12, [r7, #8]
 8006baa:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8006c20 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006bae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006bb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006bb6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006bba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006bbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006bc2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006bc6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006bc8:	4b11      	ldr	r3, [pc, #68]	; (8006c10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006bca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bcc:	0a5b      	lsrs	r3, r3, #9
 8006bce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006bd2:	3301      	adds	r3, #1
 8006bd4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	ee07 3a90 	vmov	s15, r3
 8006bdc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006be0:	edd7 6a07 	vldr	s13, [r7, #28]
 8006be4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006be8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006bec:	ee17 3a90 	vmov	r3, s15
 8006bf0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8006bf2:	e005      	b.n	8006c00 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	61bb      	str	r3, [r7, #24]
      break;
 8006bf8:	e002      	b.n	8006c00 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8006bfa:	4b07      	ldr	r3, [pc, #28]	; (8006c18 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006bfc:	61bb      	str	r3, [r7, #24]
      break;
 8006bfe:	bf00      	nop
  }

  return sysclockfreq;
 8006c00:	69bb      	ldr	r3, [r7, #24]
}
 8006c02:	4618      	mov	r0, r3
 8006c04:	3724      	adds	r7, #36	; 0x24
 8006c06:	46bd      	mov	sp, r7
 8006c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0c:	4770      	bx	lr
 8006c0e:	bf00      	nop
 8006c10:	58024400 	.word	0x58024400
 8006c14:	03d09000 	.word	0x03d09000
 8006c18:	003d0900 	.word	0x003d0900
 8006c1c:	017d7840 	.word	0x017d7840
 8006c20:	46000000 	.word	0x46000000
 8006c24:	4c742400 	.word	0x4c742400
 8006c28:	4a742400 	.word	0x4a742400
 8006c2c:	4bbebc20 	.word	0x4bbebc20

08006c30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b082      	sub	sp, #8
 8006c34:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006c36:	f7ff fe81 	bl	800693c <HAL_RCC_GetSysClockFreq>
 8006c3a:	4602      	mov	r2, r0
 8006c3c:	4b10      	ldr	r3, [pc, #64]	; (8006c80 <HAL_RCC_GetHCLKFreq+0x50>)
 8006c3e:	699b      	ldr	r3, [r3, #24]
 8006c40:	0a1b      	lsrs	r3, r3, #8
 8006c42:	f003 030f 	and.w	r3, r3, #15
 8006c46:	490f      	ldr	r1, [pc, #60]	; (8006c84 <HAL_RCC_GetHCLKFreq+0x54>)
 8006c48:	5ccb      	ldrb	r3, [r1, r3]
 8006c4a:	f003 031f 	and.w	r3, r3, #31
 8006c4e:	fa22 f303 	lsr.w	r3, r2, r3
 8006c52:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006c54:	4b0a      	ldr	r3, [pc, #40]	; (8006c80 <HAL_RCC_GetHCLKFreq+0x50>)
 8006c56:	699b      	ldr	r3, [r3, #24]
 8006c58:	f003 030f 	and.w	r3, r3, #15
 8006c5c:	4a09      	ldr	r2, [pc, #36]	; (8006c84 <HAL_RCC_GetHCLKFreq+0x54>)
 8006c5e:	5cd3      	ldrb	r3, [r2, r3]
 8006c60:	f003 031f 	and.w	r3, r3, #31
 8006c64:	687a      	ldr	r2, [r7, #4]
 8006c66:	fa22 f303 	lsr.w	r3, r2, r3
 8006c6a:	4a07      	ldr	r2, [pc, #28]	; (8006c88 <HAL_RCC_GetHCLKFreq+0x58>)
 8006c6c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006c6e:	4a07      	ldr	r2, [pc, #28]	; (8006c8c <HAL_RCC_GetHCLKFreq+0x5c>)
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006c74:	4b04      	ldr	r3, [pc, #16]	; (8006c88 <HAL_RCC_GetHCLKFreq+0x58>)
 8006c76:	681b      	ldr	r3, [r3, #0]
}
 8006c78:	4618      	mov	r0, r3
 8006c7a:	3708      	adds	r7, #8
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	bd80      	pop	{r7, pc}
 8006c80:	58024400 	.word	0x58024400
 8006c84:	0800bed8 	.word	0x0800bed8
 8006c88:	24000004 	.word	0x24000004
 8006c8c:	24000000 	.word	0x24000000

08006c90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006c94:	f7ff ffcc 	bl	8006c30 <HAL_RCC_GetHCLKFreq>
 8006c98:	4602      	mov	r2, r0
 8006c9a:	4b06      	ldr	r3, [pc, #24]	; (8006cb4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006c9c:	69db      	ldr	r3, [r3, #28]
 8006c9e:	091b      	lsrs	r3, r3, #4
 8006ca0:	f003 0307 	and.w	r3, r3, #7
 8006ca4:	4904      	ldr	r1, [pc, #16]	; (8006cb8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006ca6:	5ccb      	ldrb	r3, [r1, r3]
 8006ca8:	f003 031f 	and.w	r3, r3, #31
 8006cac:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	bd80      	pop	{r7, pc}
 8006cb4:	58024400 	.word	0x58024400
 8006cb8:	0800bed8 	.word	0x0800bed8

08006cbc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006cc0:	f7ff ffb6 	bl	8006c30 <HAL_RCC_GetHCLKFreq>
 8006cc4:	4602      	mov	r2, r0
 8006cc6:	4b06      	ldr	r3, [pc, #24]	; (8006ce0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006cc8:	69db      	ldr	r3, [r3, #28]
 8006cca:	0a1b      	lsrs	r3, r3, #8
 8006ccc:	f003 0307 	and.w	r3, r3, #7
 8006cd0:	4904      	ldr	r1, [pc, #16]	; (8006ce4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006cd2:	5ccb      	ldrb	r3, [r1, r3]
 8006cd4:	f003 031f 	and.w	r3, r3, #31
 8006cd8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006cdc:	4618      	mov	r0, r3
 8006cde:	bd80      	pop	{r7, pc}
 8006ce0:	58024400 	.word	0x58024400
 8006ce4:	0800bed8 	.word	0x0800bed8

08006ce8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006ce8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006cec:	b0ca      	sub	sp, #296	; 0x128
 8006cee:	af00      	add	r7, sp, #0
 8006cf0:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006d00:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006d04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d08:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 8006d0c:	2500      	movs	r5, #0
 8006d0e:	ea54 0305 	orrs.w	r3, r4, r5
 8006d12:	d049      	beq.n	8006da8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8006d14:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006d18:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006d1a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006d1e:	d02f      	beq.n	8006d80 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8006d20:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006d24:	d828      	bhi.n	8006d78 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006d26:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006d2a:	d01a      	beq.n	8006d62 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006d2c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006d30:	d822      	bhi.n	8006d78 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d003      	beq.n	8006d3e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006d36:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006d3a:	d007      	beq.n	8006d4c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006d3c:	e01c      	b.n	8006d78 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d3e:	4bb8      	ldr	r3, [pc, #736]	; (8007020 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006d40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d42:	4ab7      	ldr	r2, [pc, #732]	; (8007020 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006d44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006d48:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006d4a:	e01a      	b.n	8006d82 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006d4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006d50:	3308      	adds	r3, #8
 8006d52:	2102      	movs	r1, #2
 8006d54:	4618      	mov	r0, r3
 8006d56:	f002 fb61 	bl	800941c <RCCEx_PLL2_Config>
 8006d5a:	4603      	mov	r3, r0
 8006d5c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006d60:	e00f      	b.n	8006d82 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006d62:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006d66:	3328      	adds	r3, #40	; 0x28
 8006d68:	2102      	movs	r1, #2
 8006d6a:	4618      	mov	r0, r3
 8006d6c:	f002 fc08 	bl	8009580 <RCCEx_PLL3_Config>
 8006d70:	4603      	mov	r3, r0
 8006d72:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006d76:	e004      	b.n	8006d82 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006d78:	2301      	movs	r3, #1
 8006d7a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8006d7e:	e000      	b.n	8006d82 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8006d80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d82:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d10a      	bne.n	8006da0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006d8a:	4ba5      	ldr	r3, [pc, #660]	; (8007020 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006d8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d8e:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8006d92:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006d96:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006d98:	4aa1      	ldr	r2, [pc, #644]	; (8007020 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006d9a:	430b      	orrs	r3, r1
 8006d9c:	6513      	str	r3, [r2, #80]	; 0x50
 8006d9e:	e003      	b.n	8006da8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006da0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006da4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006da8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006dac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006db0:	f402 7880 	and.w	r8, r2, #256	; 0x100
 8006db4:	f04f 0900 	mov.w	r9, #0
 8006db8:	ea58 0309 	orrs.w	r3, r8, r9
 8006dbc:	d047      	beq.n	8006e4e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8006dbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006dc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006dc4:	2b04      	cmp	r3, #4
 8006dc6:	d82a      	bhi.n	8006e1e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8006dc8:	a201      	add	r2, pc, #4	; (adr r2, 8006dd0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006dca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dce:	bf00      	nop
 8006dd0:	08006de5 	.word	0x08006de5
 8006dd4:	08006df3 	.word	0x08006df3
 8006dd8:	08006e09 	.word	0x08006e09
 8006ddc:	08006e27 	.word	0x08006e27
 8006de0:	08006e27 	.word	0x08006e27
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006de4:	4b8e      	ldr	r3, [pc, #568]	; (8007020 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006de6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006de8:	4a8d      	ldr	r2, [pc, #564]	; (8007020 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006dea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006dee:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006df0:	e01a      	b.n	8006e28 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006df2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006df6:	3308      	adds	r3, #8
 8006df8:	2100      	movs	r1, #0
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	f002 fb0e 	bl	800941c <RCCEx_PLL2_Config>
 8006e00:	4603      	mov	r3, r0
 8006e02:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006e06:	e00f      	b.n	8006e28 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006e08:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006e0c:	3328      	adds	r3, #40	; 0x28
 8006e0e:	2100      	movs	r1, #0
 8006e10:	4618      	mov	r0, r3
 8006e12:	f002 fbb5 	bl	8009580 <RCCEx_PLL3_Config>
 8006e16:	4603      	mov	r3, r0
 8006e18:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006e1c:	e004      	b.n	8006e28 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e1e:	2301      	movs	r3, #1
 8006e20:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8006e24:	e000      	b.n	8006e28 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8006e26:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e28:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d10a      	bne.n	8006e46 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006e30:	4b7b      	ldr	r3, [pc, #492]	; (8007020 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006e32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e34:	f023 0107 	bic.w	r1, r3, #7
 8006e38:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006e3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e3e:	4a78      	ldr	r2, [pc, #480]	; (8007020 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006e40:	430b      	orrs	r3, r1
 8006e42:	6513      	str	r3, [r2, #80]	; 0x50
 8006e44:	e003      	b.n	8006e4e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e46:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006e4a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8006e4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e56:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 8006e5a:	f04f 0b00 	mov.w	fp, #0
 8006e5e:	ea5a 030b 	orrs.w	r3, sl, fp
 8006e62:	d04c      	beq.n	8006efe <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8006e64:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006e68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e6a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e6e:	d030      	beq.n	8006ed2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8006e70:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e74:	d829      	bhi.n	8006eca <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006e76:	2bc0      	cmp	r3, #192	; 0xc0
 8006e78:	d02d      	beq.n	8006ed6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8006e7a:	2bc0      	cmp	r3, #192	; 0xc0
 8006e7c:	d825      	bhi.n	8006eca <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006e7e:	2b80      	cmp	r3, #128	; 0x80
 8006e80:	d018      	beq.n	8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8006e82:	2b80      	cmp	r3, #128	; 0x80
 8006e84:	d821      	bhi.n	8006eca <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d002      	beq.n	8006e90 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8006e8a:	2b40      	cmp	r3, #64	; 0x40
 8006e8c:	d007      	beq.n	8006e9e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8006e8e:	e01c      	b.n	8006eca <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e90:	4b63      	ldr	r3, [pc, #396]	; (8007020 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006e92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e94:	4a62      	ldr	r2, [pc, #392]	; (8007020 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006e96:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006e9a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006e9c:	e01c      	b.n	8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006e9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006ea2:	3308      	adds	r3, #8
 8006ea4:	2100      	movs	r1, #0
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	f002 fab8 	bl	800941c <RCCEx_PLL2_Config>
 8006eac:	4603      	mov	r3, r0
 8006eae:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006eb2:	e011      	b.n	8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006eb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006eb8:	3328      	adds	r3, #40	; 0x28
 8006eba:	2100      	movs	r1, #0
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	f002 fb5f 	bl	8009580 <RCCEx_PLL3_Config>
 8006ec2:	4603      	mov	r3, r0
 8006ec4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006ec8:	e006      	b.n	8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006eca:	2301      	movs	r3, #1
 8006ecc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8006ed0:	e002      	b.n	8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8006ed2:	bf00      	nop
 8006ed4:	e000      	b.n	8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8006ed6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ed8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d10a      	bne.n	8006ef6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8006ee0:	4b4f      	ldr	r3, [pc, #316]	; (8007020 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006ee2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ee4:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 8006ee8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006eec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006eee:	4a4c      	ldr	r2, [pc, #304]	; (8007020 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006ef0:	430b      	orrs	r3, r1
 8006ef2:	6513      	str	r3, [r2, #80]	; 0x50
 8006ef4:	e003      	b.n	8006efe <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ef6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006efa:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006efe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006f02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f06:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 8006f0a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8006f0e:	2300      	movs	r3, #0
 8006f10:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8006f14:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 8006f18:	460b      	mov	r3, r1
 8006f1a:	4313      	orrs	r3, r2
 8006f1c:	d053      	beq.n	8006fc6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8006f1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006f22:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8006f26:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006f2a:	d035      	beq.n	8006f98 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8006f2c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006f30:	d82e      	bhi.n	8006f90 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006f32:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006f36:	d031      	beq.n	8006f9c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8006f38:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006f3c:	d828      	bhi.n	8006f90 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006f3e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006f42:	d01a      	beq.n	8006f7a <HAL_RCCEx_PeriphCLKConfig+0x292>
 8006f44:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006f48:	d822      	bhi.n	8006f90 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d003      	beq.n	8006f56 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8006f4e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006f52:	d007      	beq.n	8006f64 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8006f54:	e01c      	b.n	8006f90 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f56:	4b32      	ldr	r3, [pc, #200]	; (8007020 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006f58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f5a:	4a31      	ldr	r2, [pc, #196]	; (8007020 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006f5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006f60:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006f62:	e01c      	b.n	8006f9e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006f64:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006f68:	3308      	adds	r3, #8
 8006f6a:	2100      	movs	r1, #0
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	f002 fa55 	bl	800941c <RCCEx_PLL2_Config>
 8006f72:	4603      	mov	r3, r0
 8006f74:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006f78:	e011      	b.n	8006f9e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006f7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006f7e:	3328      	adds	r3, #40	; 0x28
 8006f80:	2100      	movs	r1, #0
 8006f82:	4618      	mov	r0, r3
 8006f84:	f002 fafc 	bl	8009580 <RCCEx_PLL3_Config>
 8006f88:	4603      	mov	r3, r0
 8006f8a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006f8e:	e006      	b.n	8006f9e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006f90:	2301      	movs	r3, #1
 8006f92:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8006f96:	e002      	b.n	8006f9e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8006f98:	bf00      	nop
 8006f9a:	e000      	b.n	8006f9e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8006f9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f9e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d10b      	bne.n	8006fbe <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8006fa6:	4b1e      	ldr	r3, [pc, #120]	; (8007020 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006fa8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006faa:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 8006fae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006fb2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8006fb6:	4a1a      	ldr	r2, [pc, #104]	; (8007020 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006fb8:	430b      	orrs	r3, r1
 8006fba:	6593      	str	r3, [r2, #88]	; 0x58
 8006fbc:	e003      	b.n	8006fc6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fbe:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006fc2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006fc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fce:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 8006fd2:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8006fdc:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 8006fe0:	460b      	mov	r3, r1
 8006fe2:	4313      	orrs	r3, r2
 8006fe4:	d056      	beq.n	8007094 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8006fe6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006fea:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006fee:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006ff2:	d038      	beq.n	8007066 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8006ff4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006ff8:	d831      	bhi.n	800705e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006ffa:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006ffe:	d034      	beq.n	800706a <HAL_RCCEx_PeriphCLKConfig+0x382>
 8007000:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007004:	d82b      	bhi.n	800705e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007006:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800700a:	d01d      	beq.n	8007048 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800700c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007010:	d825      	bhi.n	800705e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007012:	2b00      	cmp	r3, #0
 8007014:	d006      	beq.n	8007024 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8007016:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800701a:	d00a      	beq.n	8007032 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800701c:	e01f      	b.n	800705e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800701e:	bf00      	nop
 8007020:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007024:	4ba2      	ldr	r3, [pc, #648]	; (80072b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007026:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007028:	4aa1      	ldr	r2, [pc, #644]	; (80072b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800702a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800702e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007030:	e01c      	b.n	800706c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007032:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007036:	3308      	adds	r3, #8
 8007038:	2100      	movs	r1, #0
 800703a:	4618      	mov	r0, r3
 800703c:	f002 f9ee 	bl	800941c <RCCEx_PLL2_Config>
 8007040:	4603      	mov	r3, r0
 8007042:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8007046:	e011      	b.n	800706c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007048:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800704c:	3328      	adds	r3, #40	; 0x28
 800704e:	2100      	movs	r1, #0
 8007050:	4618      	mov	r0, r3
 8007052:	f002 fa95 	bl	8009580 <RCCEx_PLL3_Config>
 8007056:	4603      	mov	r3, r0
 8007058:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800705c:	e006      	b.n	800706c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800705e:	2301      	movs	r3, #1
 8007060:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8007064:	e002      	b.n	800706c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8007066:	bf00      	nop
 8007068:	e000      	b.n	800706c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800706a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800706c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007070:	2b00      	cmp	r3, #0
 8007072:	d10b      	bne.n	800708c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8007074:	4b8e      	ldr	r3, [pc, #568]	; (80072b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007076:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007078:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 800707c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007080:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007084:	4a8a      	ldr	r2, [pc, #552]	; (80072b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007086:	430b      	orrs	r3, r1
 8007088:	6593      	str	r3, [r2, #88]	; 0x58
 800708a:	e003      	b.n	8007094 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800708c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007090:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007094:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800709c:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 80070a0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80070a4:	2300      	movs	r3, #0
 80070a6:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80070aa:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 80070ae:	460b      	mov	r3, r1
 80070b0:	4313      	orrs	r3, r2
 80070b2:	d03a      	beq.n	800712a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80070b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80070b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80070ba:	2b30      	cmp	r3, #48	; 0x30
 80070bc:	d01f      	beq.n	80070fe <HAL_RCCEx_PeriphCLKConfig+0x416>
 80070be:	2b30      	cmp	r3, #48	; 0x30
 80070c0:	d819      	bhi.n	80070f6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80070c2:	2b20      	cmp	r3, #32
 80070c4:	d00c      	beq.n	80070e0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80070c6:	2b20      	cmp	r3, #32
 80070c8:	d815      	bhi.n	80070f6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d019      	beq.n	8007102 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80070ce:	2b10      	cmp	r3, #16
 80070d0:	d111      	bne.n	80070f6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80070d2:	4b77      	ldr	r3, [pc, #476]	; (80072b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80070d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070d6:	4a76      	ldr	r2, [pc, #472]	; (80072b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80070d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80070dc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80070de:	e011      	b.n	8007104 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80070e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80070e4:	3308      	adds	r3, #8
 80070e6:	2102      	movs	r1, #2
 80070e8:	4618      	mov	r0, r3
 80070ea:	f002 f997 	bl	800941c <RCCEx_PLL2_Config>
 80070ee:	4603      	mov	r3, r0
 80070f0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80070f4:	e006      	b.n	8007104 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80070f6:	2301      	movs	r3, #1
 80070f8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80070fc:	e002      	b.n	8007104 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80070fe:	bf00      	nop
 8007100:	e000      	b.n	8007104 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8007102:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007104:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007108:	2b00      	cmp	r3, #0
 800710a:	d10a      	bne.n	8007122 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800710c:	4b68      	ldr	r3, [pc, #416]	; (80072b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800710e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007110:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 8007114:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007118:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800711a:	4a65      	ldr	r2, [pc, #404]	; (80072b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800711c:	430b      	orrs	r3, r1
 800711e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007120:	e003      	b.n	800712a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007122:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007126:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800712a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800712e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007132:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 8007136:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800713a:	2300      	movs	r3, #0
 800713c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8007140:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 8007144:	460b      	mov	r3, r1
 8007146:	4313      	orrs	r3, r2
 8007148:	d051      	beq.n	80071ee <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800714a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800714e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007150:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007154:	d035      	beq.n	80071c2 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8007156:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800715a:	d82e      	bhi.n	80071ba <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800715c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007160:	d031      	beq.n	80071c6 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8007162:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007166:	d828      	bhi.n	80071ba <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007168:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800716c:	d01a      	beq.n	80071a4 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800716e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007172:	d822      	bhi.n	80071ba <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007174:	2b00      	cmp	r3, #0
 8007176:	d003      	beq.n	8007180 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8007178:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800717c:	d007      	beq.n	800718e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800717e:	e01c      	b.n	80071ba <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007180:	4b4b      	ldr	r3, [pc, #300]	; (80072b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007182:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007184:	4a4a      	ldr	r2, [pc, #296]	; (80072b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007186:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800718a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800718c:	e01c      	b.n	80071c8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800718e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007192:	3308      	adds	r3, #8
 8007194:	2100      	movs	r1, #0
 8007196:	4618      	mov	r0, r3
 8007198:	f002 f940 	bl	800941c <RCCEx_PLL2_Config>
 800719c:	4603      	mov	r3, r0
 800719e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80071a2:	e011      	b.n	80071c8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80071a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80071a8:	3328      	adds	r3, #40	; 0x28
 80071aa:	2100      	movs	r1, #0
 80071ac:	4618      	mov	r0, r3
 80071ae:	f002 f9e7 	bl	8009580 <RCCEx_PLL3_Config>
 80071b2:	4603      	mov	r3, r0
 80071b4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80071b8:	e006      	b.n	80071c8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80071ba:	2301      	movs	r3, #1
 80071bc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80071c0:	e002      	b.n	80071c8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80071c2:	bf00      	nop
 80071c4:	e000      	b.n	80071c8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80071c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071c8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d10a      	bne.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80071d0:	4b37      	ldr	r3, [pc, #220]	; (80072b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80071d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80071d4:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 80071d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80071dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80071de:	4a34      	ldr	r2, [pc, #208]	; (80072b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80071e0:	430b      	orrs	r3, r1
 80071e2:	6513      	str	r3, [r2, #80]	; 0x50
 80071e4:	e003      	b.n	80071ee <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071e6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80071ea:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80071ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80071f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071f6:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 80071fa:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80071fe:	2300      	movs	r3, #0
 8007200:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8007204:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 8007208:	460b      	mov	r3, r1
 800720a:	4313      	orrs	r3, r2
 800720c:	d056      	beq.n	80072bc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800720e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007212:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007214:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007218:	d033      	beq.n	8007282 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800721a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800721e:	d82c      	bhi.n	800727a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007220:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007224:	d02f      	beq.n	8007286 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8007226:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800722a:	d826      	bhi.n	800727a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800722c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007230:	d02b      	beq.n	800728a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8007232:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007236:	d820      	bhi.n	800727a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007238:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800723c:	d012      	beq.n	8007264 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800723e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007242:	d81a      	bhi.n	800727a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007244:	2b00      	cmp	r3, #0
 8007246:	d022      	beq.n	800728e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8007248:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800724c:	d115      	bne.n	800727a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800724e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007252:	3308      	adds	r3, #8
 8007254:	2101      	movs	r1, #1
 8007256:	4618      	mov	r0, r3
 8007258:	f002 f8e0 	bl	800941c <RCCEx_PLL2_Config>
 800725c:	4603      	mov	r3, r0
 800725e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007262:	e015      	b.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007264:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007268:	3328      	adds	r3, #40	; 0x28
 800726a:	2101      	movs	r1, #1
 800726c:	4618      	mov	r0, r3
 800726e:	f002 f987 	bl	8009580 <RCCEx_PLL3_Config>
 8007272:	4603      	mov	r3, r0
 8007274:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007278:	e00a      	b.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800727a:	2301      	movs	r3, #1
 800727c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8007280:	e006      	b.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007282:	bf00      	nop
 8007284:	e004      	b.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007286:	bf00      	nop
 8007288:	e002      	b.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800728a:	bf00      	nop
 800728c:	e000      	b.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800728e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007290:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007294:	2b00      	cmp	r3, #0
 8007296:	d10d      	bne.n	80072b4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8007298:	4b05      	ldr	r3, [pc, #20]	; (80072b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800729a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800729c:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 80072a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80072a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80072a6:	4a02      	ldr	r2, [pc, #8]	; (80072b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80072a8:	430b      	orrs	r3, r1
 80072aa:	6513      	str	r3, [r2, #80]	; 0x50
 80072ac:	e006      	b.n	80072bc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80072ae:	bf00      	nop
 80072b0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072b4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80072b8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80072bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80072c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072c4:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 80072c8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80072cc:	2300      	movs	r3, #0
 80072ce:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80072d2:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 80072d6:	460b      	mov	r3, r1
 80072d8:	4313      	orrs	r3, r2
 80072da:	d055      	beq.n	8007388 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80072dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80072e0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80072e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80072e8:	d033      	beq.n	8007352 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80072ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80072ee:	d82c      	bhi.n	800734a <HAL_RCCEx_PeriphCLKConfig+0x662>
 80072f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072f4:	d02f      	beq.n	8007356 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80072f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072fa:	d826      	bhi.n	800734a <HAL_RCCEx_PeriphCLKConfig+0x662>
 80072fc:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007300:	d02b      	beq.n	800735a <HAL_RCCEx_PeriphCLKConfig+0x672>
 8007302:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007306:	d820      	bhi.n	800734a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007308:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800730c:	d012      	beq.n	8007334 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800730e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007312:	d81a      	bhi.n	800734a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007314:	2b00      	cmp	r3, #0
 8007316:	d022      	beq.n	800735e <HAL_RCCEx_PeriphCLKConfig+0x676>
 8007318:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800731c:	d115      	bne.n	800734a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800731e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007322:	3308      	adds	r3, #8
 8007324:	2101      	movs	r1, #1
 8007326:	4618      	mov	r0, r3
 8007328:	f002 f878 	bl	800941c <RCCEx_PLL2_Config>
 800732c:	4603      	mov	r3, r0
 800732e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007332:	e015      	b.n	8007360 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007334:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007338:	3328      	adds	r3, #40	; 0x28
 800733a:	2101      	movs	r1, #1
 800733c:	4618      	mov	r0, r3
 800733e:	f002 f91f 	bl	8009580 <RCCEx_PLL3_Config>
 8007342:	4603      	mov	r3, r0
 8007344:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007348:	e00a      	b.n	8007360 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800734a:	2301      	movs	r3, #1
 800734c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8007350:	e006      	b.n	8007360 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007352:	bf00      	nop
 8007354:	e004      	b.n	8007360 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007356:	bf00      	nop
 8007358:	e002      	b.n	8007360 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800735a:	bf00      	nop
 800735c:	e000      	b.n	8007360 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800735e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007360:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007364:	2b00      	cmp	r3, #0
 8007366:	d10b      	bne.n	8007380 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8007368:	4ba3      	ldr	r3, [pc, #652]	; (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800736a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800736c:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8007370:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007374:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007378:	4a9f      	ldr	r2, [pc, #636]	; (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800737a:	430b      	orrs	r3, r1
 800737c:	6593      	str	r3, [r2, #88]	; 0x58
 800737e:	e003      	b.n	8007388 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007380:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007384:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007388:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800738c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007390:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 8007394:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007398:	2300      	movs	r3, #0
 800739a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800739e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80073a2:	460b      	mov	r3, r1
 80073a4:	4313      	orrs	r3, r2
 80073a6:	d037      	beq.n	8007418 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80073a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80073ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80073b2:	d00e      	beq.n	80073d2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80073b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80073b8:	d816      	bhi.n	80073e8 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d018      	beq.n	80073f0 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80073be:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80073c2:	d111      	bne.n	80073e8 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80073c4:	4b8c      	ldr	r3, [pc, #560]	; (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80073c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073c8:	4a8b      	ldr	r2, [pc, #556]	; (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80073ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80073ce:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80073d0:	e00f      	b.n	80073f2 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80073d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80073d6:	3308      	adds	r3, #8
 80073d8:	2101      	movs	r1, #1
 80073da:	4618      	mov	r0, r3
 80073dc:	f002 f81e 	bl	800941c <RCCEx_PLL2_Config>
 80073e0:	4603      	mov	r3, r0
 80073e2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80073e6:	e004      	b.n	80073f2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80073e8:	2301      	movs	r3, #1
 80073ea:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80073ee:	e000      	b.n	80073f2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80073f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80073f2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d10a      	bne.n	8007410 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80073fa:	4b7f      	ldr	r3, [pc, #508]	; (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80073fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073fe:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8007402:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007406:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007408:	4a7b      	ldr	r2, [pc, #492]	; (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800740a:	430b      	orrs	r3, r1
 800740c:	6513      	str	r3, [r2, #80]	; 0x50
 800740e:	e003      	b.n	8007418 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007410:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007414:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007418:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800741c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007420:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 8007424:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007428:	2300      	movs	r3, #0
 800742a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800742e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 8007432:	460b      	mov	r3, r1
 8007434:	4313      	orrs	r3, r2
 8007436:	d039      	beq.n	80074ac <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8007438:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800743c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800743e:	2b03      	cmp	r3, #3
 8007440:	d81c      	bhi.n	800747c <HAL_RCCEx_PeriphCLKConfig+0x794>
 8007442:	a201      	add	r2, pc, #4	; (adr r2, 8007448 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8007444:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007448:	08007485 	.word	0x08007485
 800744c:	08007459 	.word	0x08007459
 8007450:	08007467 	.word	0x08007467
 8007454:	08007485 	.word	0x08007485
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007458:	4b67      	ldr	r3, [pc, #412]	; (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800745a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800745c:	4a66      	ldr	r2, [pc, #408]	; (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800745e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007462:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007464:	e00f      	b.n	8007486 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007466:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800746a:	3308      	adds	r3, #8
 800746c:	2102      	movs	r1, #2
 800746e:	4618      	mov	r0, r3
 8007470:	f001 ffd4 	bl	800941c <RCCEx_PLL2_Config>
 8007474:	4603      	mov	r3, r0
 8007476:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800747a:	e004      	b.n	8007486 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800747c:	2301      	movs	r3, #1
 800747e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8007482:	e000      	b.n	8007486 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8007484:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007486:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800748a:	2b00      	cmp	r3, #0
 800748c:	d10a      	bne.n	80074a4 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800748e:	4b5a      	ldr	r3, [pc, #360]	; (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007490:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007492:	f023 0103 	bic.w	r1, r3, #3
 8007496:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800749a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800749c:	4a56      	ldr	r2, [pc, #344]	; (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800749e:	430b      	orrs	r3, r1
 80074a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80074a2:	e003      	b.n	80074ac <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074a4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80074a8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80074ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80074b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074b4:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 80074b8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80074bc:	2300      	movs	r3, #0
 80074be:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80074c2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 80074c6:	460b      	mov	r3, r1
 80074c8:	4313      	orrs	r3, r2
 80074ca:	f000 809f 	beq.w	800760c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80074ce:	4b4b      	ldr	r3, [pc, #300]	; (80075fc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	4a4a      	ldr	r2, [pc, #296]	; (80075fc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80074d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80074d8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80074da:	f7f9 ffb3 	bl	8001444 <HAL_GetTick>
 80074de:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80074e2:	e00b      	b.n	80074fc <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80074e4:	f7f9 ffae 	bl	8001444 <HAL_GetTick>
 80074e8:	4602      	mov	r2, r0
 80074ea:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80074ee:	1ad3      	subs	r3, r2, r3
 80074f0:	2b64      	cmp	r3, #100	; 0x64
 80074f2:	d903      	bls.n	80074fc <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80074f4:	2303      	movs	r3, #3
 80074f6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80074fa:	e005      	b.n	8007508 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80074fc:	4b3f      	ldr	r3, [pc, #252]	; (80075fc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007504:	2b00      	cmp	r3, #0
 8007506:	d0ed      	beq.n	80074e4 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8007508:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800750c:	2b00      	cmp	r3, #0
 800750e:	d179      	bne.n	8007604 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007510:	4b39      	ldr	r3, [pc, #228]	; (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007512:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007514:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007518:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800751c:	4053      	eors	r3, r2
 800751e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007522:	2b00      	cmp	r3, #0
 8007524:	d015      	beq.n	8007552 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007526:	4b34      	ldr	r3, [pc, #208]	; (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007528:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800752a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800752e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007532:	4b31      	ldr	r3, [pc, #196]	; (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007534:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007536:	4a30      	ldr	r2, [pc, #192]	; (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007538:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800753c:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800753e:	4b2e      	ldr	r3, [pc, #184]	; (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007540:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007542:	4a2d      	ldr	r2, [pc, #180]	; (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007544:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007548:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800754a:	4a2b      	ldr	r2, [pc, #172]	; (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800754c:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8007550:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8007552:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007556:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800755a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800755e:	d118      	bne.n	8007592 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007560:	f7f9 ff70 	bl	8001444 <HAL_GetTick>
 8007564:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007568:	e00d      	b.n	8007586 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800756a:	f7f9 ff6b 	bl	8001444 <HAL_GetTick>
 800756e:	4602      	mov	r2, r0
 8007570:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8007574:	1ad2      	subs	r2, r2, r3
 8007576:	f241 3388 	movw	r3, #5000	; 0x1388
 800757a:	429a      	cmp	r2, r3
 800757c:	d903      	bls.n	8007586 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800757e:	2303      	movs	r3, #3
 8007580:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
            break;
 8007584:	e005      	b.n	8007592 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007586:	4b1c      	ldr	r3, [pc, #112]	; (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007588:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800758a:	f003 0302 	and.w	r3, r3, #2
 800758e:	2b00      	cmp	r3, #0
 8007590:	d0eb      	beq.n	800756a <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8007592:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007596:	2b00      	cmp	r3, #0
 8007598:	d129      	bne.n	80075ee <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800759a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800759e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80075a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80075a6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80075aa:	d10e      	bne.n	80075ca <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80075ac:	4b12      	ldr	r3, [pc, #72]	; (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80075ae:	691b      	ldr	r3, [r3, #16]
 80075b0:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 80075b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80075b8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80075bc:	091a      	lsrs	r2, r3, #4
 80075be:	4b10      	ldr	r3, [pc, #64]	; (8007600 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80075c0:	4013      	ands	r3, r2
 80075c2:	4a0d      	ldr	r2, [pc, #52]	; (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80075c4:	430b      	orrs	r3, r1
 80075c6:	6113      	str	r3, [r2, #16]
 80075c8:	e005      	b.n	80075d6 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80075ca:	4b0b      	ldr	r3, [pc, #44]	; (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80075cc:	691b      	ldr	r3, [r3, #16]
 80075ce:	4a0a      	ldr	r2, [pc, #40]	; (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80075d0:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80075d4:	6113      	str	r3, [r2, #16]
 80075d6:	4b08      	ldr	r3, [pc, #32]	; (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80075d8:	6f19      	ldr	r1, [r3, #112]	; 0x70
 80075da:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80075de:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80075e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80075e6:	4a04      	ldr	r2, [pc, #16]	; (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80075e8:	430b      	orrs	r3, r1
 80075ea:	6713      	str	r3, [r2, #112]	; 0x70
 80075ec:	e00e      	b.n	800760c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80075ee:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80075f2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 80075f6:	e009      	b.n	800760c <HAL_RCCEx_PeriphCLKConfig+0x924>
 80075f8:	58024400 	.word	0x58024400
 80075fc:	58024800 	.word	0x58024800
 8007600:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007604:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007608:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800760c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007614:	f002 0301 	and.w	r3, r2, #1
 8007618:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800761c:	2300      	movs	r3, #0
 800761e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007622:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007626:	460b      	mov	r3, r1
 8007628:	4313      	orrs	r3, r2
 800762a:	f000 8089 	beq.w	8007740 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800762e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007632:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007634:	2b28      	cmp	r3, #40	; 0x28
 8007636:	d86b      	bhi.n	8007710 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8007638:	a201      	add	r2, pc, #4	; (adr r2, 8007640 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800763a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800763e:	bf00      	nop
 8007640:	08007719 	.word	0x08007719
 8007644:	08007711 	.word	0x08007711
 8007648:	08007711 	.word	0x08007711
 800764c:	08007711 	.word	0x08007711
 8007650:	08007711 	.word	0x08007711
 8007654:	08007711 	.word	0x08007711
 8007658:	08007711 	.word	0x08007711
 800765c:	08007711 	.word	0x08007711
 8007660:	080076e5 	.word	0x080076e5
 8007664:	08007711 	.word	0x08007711
 8007668:	08007711 	.word	0x08007711
 800766c:	08007711 	.word	0x08007711
 8007670:	08007711 	.word	0x08007711
 8007674:	08007711 	.word	0x08007711
 8007678:	08007711 	.word	0x08007711
 800767c:	08007711 	.word	0x08007711
 8007680:	080076fb 	.word	0x080076fb
 8007684:	08007711 	.word	0x08007711
 8007688:	08007711 	.word	0x08007711
 800768c:	08007711 	.word	0x08007711
 8007690:	08007711 	.word	0x08007711
 8007694:	08007711 	.word	0x08007711
 8007698:	08007711 	.word	0x08007711
 800769c:	08007711 	.word	0x08007711
 80076a0:	08007719 	.word	0x08007719
 80076a4:	08007711 	.word	0x08007711
 80076a8:	08007711 	.word	0x08007711
 80076ac:	08007711 	.word	0x08007711
 80076b0:	08007711 	.word	0x08007711
 80076b4:	08007711 	.word	0x08007711
 80076b8:	08007711 	.word	0x08007711
 80076bc:	08007711 	.word	0x08007711
 80076c0:	08007719 	.word	0x08007719
 80076c4:	08007711 	.word	0x08007711
 80076c8:	08007711 	.word	0x08007711
 80076cc:	08007711 	.word	0x08007711
 80076d0:	08007711 	.word	0x08007711
 80076d4:	08007711 	.word	0x08007711
 80076d8:	08007711 	.word	0x08007711
 80076dc:	08007711 	.word	0x08007711
 80076e0:	08007719 	.word	0x08007719
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80076e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80076e8:	3308      	adds	r3, #8
 80076ea:	2101      	movs	r1, #1
 80076ec:	4618      	mov	r0, r3
 80076ee:	f001 fe95 	bl	800941c <RCCEx_PLL2_Config>
 80076f2:	4603      	mov	r3, r0
 80076f4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80076f8:	e00f      	b.n	800771a <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80076fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80076fe:	3328      	adds	r3, #40	; 0x28
 8007700:	2101      	movs	r1, #1
 8007702:	4618      	mov	r0, r3
 8007704:	f001 ff3c 	bl	8009580 <RCCEx_PLL3_Config>
 8007708:	4603      	mov	r3, r0
 800770a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800770e:	e004      	b.n	800771a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007710:	2301      	movs	r3, #1
 8007712:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8007716:	e000      	b.n	800771a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8007718:	bf00      	nop
    }

    if (ret == HAL_OK)
 800771a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800771e:	2b00      	cmp	r3, #0
 8007720:	d10a      	bne.n	8007738 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007722:	4bbf      	ldr	r3, [pc, #764]	; (8007a20 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007724:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007726:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 800772a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800772e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007730:	4abb      	ldr	r2, [pc, #748]	; (8007a20 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007732:	430b      	orrs	r3, r1
 8007734:	6553      	str	r3, [r2, #84]	; 0x54
 8007736:	e003      	b.n	8007740 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007738:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800773c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007740:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007748:	f002 0302 	and.w	r3, r2, #2
 800774c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007750:	2300      	movs	r3, #0
 8007752:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8007756:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 800775a:	460b      	mov	r3, r1
 800775c:	4313      	orrs	r3, r2
 800775e:	d041      	beq.n	80077e4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007760:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007764:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007766:	2b05      	cmp	r3, #5
 8007768:	d824      	bhi.n	80077b4 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800776a:	a201      	add	r2, pc, #4	; (adr r2, 8007770 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800776c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007770:	080077bd 	.word	0x080077bd
 8007774:	08007789 	.word	0x08007789
 8007778:	0800779f 	.word	0x0800779f
 800777c:	080077bd 	.word	0x080077bd
 8007780:	080077bd 	.word	0x080077bd
 8007784:	080077bd 	.word	0x080077bd
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007788:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800778c:	3308      	adds	r3, #8
 800778e:	2101      	movs	r1, #1
 8007790:	4618      	mov	r0, r3
 8007792:	f001 fe43 	bl	800941c <RCCEx_PLL2_Config>
 8007796:	4603      	mov	r3, r0
 8007798:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800779c:	e00f      	b.n	80077be <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800779e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80077a2:	3328      	adds	r3, #40	; 0x28
 80077a4:	2101      	movs	r1, #1
 80077a6:	4618      	mov	r0, r3
 80077a8:	f001 feea 	bl	8009580 <RCCEx_PLL3_Config>
 80077ac:	4603      	mov	r3, r0
 80077ae:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80077b2:	e004      	b.n	80077be <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80077b4:	2301      	movs	r3, #1
 80077b6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80077ba:	e000      	b.n	80077be <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80077bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80077be:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d10a      	bne.n	80077dc <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80077c6:	4b96      	ldr	r3, [pc, #600]	; (8007a20 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80077c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077ca:	f023 0107 	bic.w	r1, r3, #7
 80077ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80077d2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80077d4:	4a92      	ldr	r2, [pc, #584]	; (8007a20 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80077d6:	430b      	orrs	r3, r1
 80077d8:	6553      	str	r3, [r2, #84]	; 0x54
 80077da:	e003      	b.n	80077e4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077dc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80077e0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80077e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80077e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077ec:	f002 0304 	and.w	r3, r2, #4
 80077f0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80077f4:	2300      	movs	r3, #0
 80077f6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80077fa:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 80077fe:	460b      	mov	r3, r1
 8007800:	4313      	orrs	r3, r2
 8007802:	d044      	beq.n	800788e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007804:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007808:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800780c:	2b05      	cmp	r3, #5
 800780e:	d825      	bhi.n	800785c <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8007810:	a201      	add	r2, pc, #4	; (adr r2, 8007818 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8007812:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007816:	bf00      	nop
 8007818:	08007865 	.word	0x08007865
 800781c:	08007831 	.word	0x08007831
 8007820:	08007847 	.word	0x08007847
 8007824:	08007865 	.word	0x08007865
 8007828:	08007865 	.word	0x08007865
 800782c:	08007865 	.word	0x08007865
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007830:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007834:	3308      	adds	r3, #8
 8007836:	2101      	movs	r1, #1
 8007838:	4618      	mov	r0, r3
 800783a:	f001 fdef 	bl	800941c <RCCEx_PLL2_Config>
 800783e:	4603      	mov	r3, r0
 8007840:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007844:	e00f      	b.n	8007866 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007846:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800784a:	3328      	adds	r3, #40	; 0x28
 800784c:	2101      	movs	r1, #1
 800784e:	4618      	mov	r0, r3
 8007850:	f001 fe96 	bl	8009580 <RCCEx_PLL3_Config>
 8007854:	4603      	mov	r3, r0
 8007856:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800785a:	e004      	b.n	8007866 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800785c:	2301      	movs	r3, #1
 800785e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8007862:	e000      	b.n	8007866 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8007864:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007866:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800786a:	2b00      	cmp	r3, #0
 800786c:	d10b      	bne.n	8007886 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800786e:	4b6c      	ldr	r3, [pc, #432]	; (8007a20 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007870:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007872:	f023 0107 	bic.w	r1, r3, #7
 8007876:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800787a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800787e:	4a68      	ldr	r2, [pc, #416]	; (8007a20 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007880:	430b      	orrs	r3, r1
 8007882:	6593      	str	r3, [r2, #88]	; 0x58
 8007884:	e003      	b.n	800788e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007886:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800788a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800788e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007896:	f002 0320 	and.w	r3, r2, #32
 800789a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800789e:	2300      	movs	r3, #0
 80078a0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80078a4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80078a8:	460b      	mov	r3, r1
 80078aa:	4313      	orrs	r3, r2
 80078ac:	d055      	beq.n	800795a <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80078ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80078b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80078ba:	d033      	beq.n	8007924 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80078bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80078c0:	d82c      	bhi.n	800791c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80078c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80078c6:	d02f      	beq.n	8007928 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80078c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80078cc:	d826      	bhi.n	800791c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80078ce:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80078d2:	d02b      	beq.n	800792c <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80078d4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80078d8:	d820      	bhi.n	800791c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80078da:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80078de:	d012      	beq.n	8007906 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80078e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80078e4:	d81a      	bhi.n	800791c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d022      	beq.n	8007930 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80078ea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80078ee:	d115      	bne.n	800791c <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80078f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80078f4:	3308      	adds	r3, #8
 80078f6:	2100      	movs	r1, #0
 80078f8:	4618      	mov	r0, r3
 80078fa:	f001 fd8f 	bl	800941c <RCCEx_PLL2_Config>
 80078fe:	4603      	mov	r3, r0
 8007900:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007904:	e015      	b.n	8007932 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007906:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800790a:	3328      	adds	r3, #40	; 0x28
 800790c:	2102      	movs	r1, #2
 800790e:	4618      	mov	r0, r3
 8007910:	f001 fe36 	bl	8009580 <RCCEx_PLL3_Config>
 8007914:	4603      	mov	r3, r0
 8007916:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800791a:	e00a      	b.n	8007932 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800791c:	2301      	movs	r3, #1
 800791e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8007922:	e006      	b.n	8007932 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007924:	bf00      	nop
 8007926:	e004      	b.n	8007932 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007928:	bf00      	nop
 800792a:	e002      	b.n	8007932 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800792c:	bf00      	nop
 800792e:	e000      	b.n	8007932 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007930:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007932:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007936:	2b00      	cmp	r3, #0
 8007938:	d10b      	bne.n	8007952 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800793a:	4b39      	ldr	r3, [pc, #228]	; (8007a20 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800793c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800793e:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8007942:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007946:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800794a:	4a35      	ldr	r2, [pc, #212]	; (8007a20 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800794c:	430b      	orrs	r3, r1
 800794e:	6553      	str	r3, [r2, #84]	; 0x54
 8007950:	e003      	b.n	800795a <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007952:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007956:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800795a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800795e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007962:	f002 0340 	and.w	r3, r2, #64	; 0x40
 8007966:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800796a:	2300      	movs	r3, #0
 800796c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8007970:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 8007974:	460b      	mov	r3, r1
 8007976:	4313      	orrs	r3, r2
 8007978:	d058      	beq.n	8007a2c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800797a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800797e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007982:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8007986:	d033      	beq.n	80079f0 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8007988:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800798c:	d82c      	bhi.n	80079e8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800798e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007992:	d02f      	beq.n	80079f4 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8007994:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007998:	d826      	bhi.n	80079e8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800799a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800799e:	d02b      	beq.n	80079f8 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80079a0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80079a4:	d820      	bhi.n	80079e8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80079a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80079aa:	d012      	beq.n	80079d2 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80079ac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80079b0:	d81a      	bhi.n	80079e8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d022      	beq.n	80079fc <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80079b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80079ba:	d115      	bne.n	80079e8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80079bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80079c0:	3308      	adds	r3, #8
 80079c2:	2100      	movs	r1, #0
 80079c4:	4618      	mov	r0, r3
 80079c6:	f001 fd29 	bl	800941c <RCCEx_PLL2_Config>
 80079ca:	4603      	mov	r3, r0
 80079cc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80079d0:	e015      	b.n	80079fe <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80079d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80079d6:	3328      	adds	r3, #40	; 0x28
 80079d8:	2102      	movs	r1, #2
 80079da:	4618      	mov	r0, r3
 80079dc:	f001 fdd0 	bl	8009580 <RCCEx_PLL3_Config>
 80079e0:	4603      	mov	r3, r0
 80079e2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80079e6:	e00a      	b.n	80079fe <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80079e8:	2301      	movs	r3, #1
 80079ea:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80079ee:	e006      	b.n	80079fe <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80079f0:	bf00      	nop
 80079f2:	e004      	b.n	80079fe <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80079f4:	bf00      	nop
 80079f6:	e002      	b.n	80079fe <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80079f8:	bf00      	nop
 80079fa:	e000      	b.n	80079fe <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80079fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80079fe:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d10e      	bne.n	8007a24 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007a06:	4b06      	ldr	r3, [pc, #24]	; (8007a20 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007a08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a0a:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 8007a0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007a12:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007a16:	4a02      	ldr	r2, [pc, #8]	; (8007a20 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007a18:	430b      	orrs	r3, r1
 8007a1a:	6593      	str	r3, [r2, #88]	; 0x58
 8007a1c:	e006      	b.n	8007a2c <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8007a1e:	bf00      	nop
 8007a20:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a24:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007a28:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007a2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a34:	f002 0380 	and.w	r3, r2, #128	; 0x80
 8007a38:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007a42:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 8007a46:	460b      	mov	r3, r1
 8007a48:	4313      	orrs	r3, r2
 8007a4a:	d055      	beq.n	8007af8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007a4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007a50:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8007a54:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8007a58:	d033      	beq.n	8007ac2 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8007a5a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8007a5e:	d82c      	bhi.n	8007aba <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007a60:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007a64:	d02f      	beq.n	8007ac6 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8007a66:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007a6a:	d826      	bhi.n	8007aba <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007a6c:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8007a70:	d02b      	beq.n	8007aca <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8007a72:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8007a76:	d820      	bhi.n	8007aba <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007a78:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007a7c:	d012      	beq.n	8007aa4 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8007a7e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007a82:	d81a      	bhi.n	8007aba <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d022      	beq.n	8007ace <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8007a88:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a8c:	d115      	bne.n	8007aba <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007a8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007a92:	3308      	adds	r3, #8
 8007a94:	2100      	movs	r1, #0
 8007a96:	4618      	mov	r0, r3
 8007a98:	f001 fcc0 	bl	800941c <RCCEx_PLL2_Config>
 8007a9c:	4603      	mov	r3, r0
 8007a9e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007aa2:	e015      	b.n	8007ad0 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007aa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007aa8:	3328      	adds	r3, #40	; 0x28
 8007aaa:	2102      	movs	r1, #2
 8007aac:	4618      	mov	r0, r3
 8007aae:	f001 fd67 	bl	8009580 <RCCEx_PLL3_Config>
 8007ab2:	4603      	mov	r3, r0
 8007ab4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007ab8:	e00a      	b.n	8007ad0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007aba:	2301      	movs	r3, #1
 8007abc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8007ac0:	e006      	b.n	8007ad0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007ac2:	bf00      	nop
 8007ac4:	e004      	b.n	8007ad0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007ac6:	bf00      	nop
 8007ac8:	e002      	b.n	8007ad0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007aca:	bf00      	nop
 8007acc:	e000      	b.n	8007ad0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007ace:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ad0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d10b      	bne.n	8007af0 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007ad8:	4ba1      	ldr	r3, [pc, #644]	; (8007d60 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007ada:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007adc:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 8007ae0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007ae4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8007ae8:	4a9d      	ldr	r2, [pc, #628]	; (8007d60 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007aea:	430b      	orrs	r3, r1
 8007aec:	6593      	str	r3, [r2, #88]	; 0x58
 8007aee:	e003      	b.n	8007af8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007af0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007af4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007af8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b00:	f002 0308 	and.w	r3, r2, #8
 8007b04:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007b08:	2300      	movs	r3, #0
 8007b0a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007b0e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 8007b12:	460b      	mov	r3, r1
 8007b14:	4313      	orrs	r3, r2
 8007b16:	d01e      	beq.n	8007b56 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8007b18:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007b1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007b20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b24:	d10c      	bne.n	8007b40 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007b26:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007b2a:	3328      	adds	r3, #40	; 0x28
 8007b2c:	2102      	movs	r1, #2
 8007b2e:	4618      	mov	r0, r3
 8007b30:	f001 fd26 	bl	8009580 <RCCEx_PLL3_Config>
 8007b34:	4603      	mov	r3, r0
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d002      	beq.n	8007b40 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8007b40:	4b87      	ldr	r3, [pc, #540]	; (8007d60 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007b42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b44:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007b48:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007b4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007b50:	4a83      	ldr	r2, [pc, #524]	; (8007d60 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007b52:	430b      	orrs	r3, r1
 8007b54:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007b56:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b5e:	f002 0310 	and.w	r3, r2, #16
 8007b62:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007b66:	2300      	movs	r3, #0
 8007b68:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8007b6c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 8007b70:	460b      	mov	r3, r1
 8007b72:	4313      	orrs	r3, r2
 8007b74:	d01e      	beq.n	8007bb4 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8007b76:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007b7a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007b7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007b82:	d10c      	bne.n	8007b9e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007b84:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007b88:	3328      	adds	r3, #40	; 0x28
 8007b8a:	2102      	movs	r1, #2
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	f001 fcf7 	bl	8009580 <RCCEx_PLL3_Config>
 8007b92:	4603      	mov	r3, r0
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d002      	beq.n	8007b9e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8007b98:	2301      	movs	r3, #1
 8007b9a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007b9e:	4b70      	ldr	r3, [pc, #448]	; (8007d60 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007ba0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ba2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007ba6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007baa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007bae:	4a6c      	ldr	r2, [pc, #432]	; (8007d60 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007bb0:	430b      	orrs	r3, r1
 8007bb2:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007bb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bbc:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 8007bc0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007bca:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 8007bce:	460b      	mov	r3, r1
 8007bd0:	4313      	orrs	r3, r2
 8007bd2:	d03e      	beq.n	8007c52 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007bd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007bd8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8007bdc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007be0:	d022      	beq.n	8007c28 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8007be2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007be6:	d81b      	bhi.n	8007c20 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d003      	beq.n	8007bf4 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8007bec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007bf0:	d00b      	beq.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8007bf2:	e015      	b.n	8007c20 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007bf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007bf8:	3308      	adds	r3, #8
 8007bfa:	2100      	movs	r1, #0
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	f001 fc0d 	bl	800941c <RCCEx_PLL2_Config>
 8007c02:	4603      	mov	r3, r0
 8007c04:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007c08:	e00f      	b.n	8007c2a <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007c0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007c0e:	3328      	adds	r3, #40	; 0x28
 8007c10:	2102      	movs	r1, #2
 8007c12:	4618      	mov	r0, r3
 8007c14:	f001 fcb4 	bl	8009580 <RCCEx_PLL3_Config>
 8007c18:	4603      	mov	r3, r0
 8007c1a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007c1e:	e004      	b.n	8007c2a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007c20:	2301      	movs	r3, #1
 8007c22:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8007c26:	e000      	b.n	8007c2a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8007c28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c2a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d10b      	bne.n	8007c4a <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007c32:	4b4b      	ldr	r3, [pc, #300]	; (8007d60 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007c34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c36:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8007c3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007c3e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8007c42:	4a47      	ldr	r2, [pc, #284]	; (8007d60 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007c44:	430b      	orrs	r3, r1
 8007c46:	6593      	str	r3, [r2, #88]	; 0x58
 8007c48:	e003      	b.n	8007c52 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c4a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007c4e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007c52:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007c56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c5a:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 8007c5e:	67bb      	str	r3, [r7, #120]	; 0x78
 8007c60:	2300      	movs	r3, #0
 8007c62:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007c64:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 8007c68:	460b      	mov	r3, r1
 8007c6a:	4313      	orrs	r3, r2
 8007c6c:	d03b      	beq.n	8007ce6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8007c6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c76:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007c7a:	d01f      	beq.n	8007cbc <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8007c7c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007c80:	d818      	bhi.n	8007cb4 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8007c82:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007c86:	d003      	beq.n	8007c90 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8007c88:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007c8c:	d007      	beq.n	8007c9e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8007c8e:	e011      	b.n	8007cb4 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007c90:	4b33      	ldr	r3, [pc, #204]	; (8007d60 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007c92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c94:	4a32      	ldr	r2, [pc, #200]	; (8007d60 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007c96:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007c9a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8007c9c:	e00f      	b.n	8007cbe <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007c9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007ca2:	3328      	adds	r3, #40	; 0x28
 8007ca4:	2101      	movs	r1, #1
 8007ca6:	4618      	mov	r0, r3
 8007ca8:	f001 fc6a 	bl	8009580 <RCCEx_PLL3_Config>
 8007cac:	4603      	mov	r3, r0
 8007cae:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8007cb2:	e004      	b.n	8007cbe <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007cb4:	2301      	movs	r3, #1
 8007cb6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8007cba:	e000      	b.n	8007cbe <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8007cbc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007cbe:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d10b      	bne.n	8007cde <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007cc6:	4b26      	ldr	r3, [pc, #152]	; (8007d60 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007cc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007cca:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8007cce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007cd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007cd6:	4a22      	ldr	r2, [pc, #136]	; (8007d60 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007cd8:	430b      	orrs	r3, r1
 8007cda:	6553      	str	r3, [r2, #84]	; 0x54
 8007cdc:	e003      	b.n	8007ce6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007cde:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007ce2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007ce6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007cea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cee:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 8007cf2:	673b      	str	r3, [r7, #112]	; 0x70
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	677b      	str	r3, [r7, #116]	; 0x74
 8007cf8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8007cfc:	460b      	mov	r3, r1
 8007cfe:	4313      	orrs	r3, r2
 8007d00:	d034      	beq.n	8007d6c <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8007d02:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007d06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d003      	beq.n	8007d14 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8007d0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007d10:	d007      	beq.n	8007d22 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8007d12:	e011      	b.n	8007d38 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007d14:	4b12      	ldr	r3, [pc, #72]	; (8007d60 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d18:	4a11      	ldr	r2, [pc, #68]	; (8007d60 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007d1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007d1e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007d20:	e00e      	b.n	8007d40 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007d22:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007d26:	3308      	adds	r3, #8
 8007d28:	2102      	movs	r1, #2
 8007d2a:	4618      	mov	r0, r3
 8007d2c:	f001 fb76 	bl	800941c <RCCEx_PLL2_Config>
 8007d30:	4603      	mov	r3, r0
 8007d32:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007d36:	e003      	b.n	8007d40 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8007d38:	2301      	movs	r3, #1
 8007d3a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8007d3e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d40:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d10d      	bne.n	8007d64 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007d48:	4b05      	ldr	r3, [pc, #20]	; (8007d60 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007d4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007d4c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007d50:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007d54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d56:	4a02      	ldr	r2, [pc, #8]	; (8007d60 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007d58:	430b      	orrs	r3, r1
 8007d5a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007d5c:	e006      	b.n	8007d6c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8007d5e:	bf00      	nop
 8007d60:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d64:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007d68:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007d6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007d70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d74:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 8007d78:	66bb      	str	r3, [r7, #104]	; 0x68
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007d7e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 8007d82:	460b      	mov	r3, r1
 8007d84:	4313      	orrs	r3, r2
 8007d86:	d00c      	beq.n	8007da2 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007d88:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007d8c:	3328      	adds	r3, #40	; 0x28
 8007d8e:	2102      	movs	r1, #2
 8007d90:	4618      	mov	r0, r3
 8007d92:	f001 fbf5 	bl	8009580 <RCCEx_PLL3_Config>
 8007d96:	4603      	mov	r3, r0
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d002      	beq.n	8007da2 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8007d9c:	2301      	movs	r3, #1
 8007d9e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007da2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007da6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007daa:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 8007dae:	663b      	str	r3, [r7, #96]	; 0x60
 8007db0:	2300      	movs	r3, #0
 8007db2:	667b      	str	r3, [r7, #100]	; 0x64
 8007db4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 8007db8:	460b      	mov	r3, r1
 8007dba:	4313      	orrs	r3, r2
 8007dbc:	d038      	beq.n	8007e30 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8007dbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007dc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007dc6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007dca:	d018      	beq.n	8007dfe <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8007dcc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007dd0:	d811      	bhi.n	8007df6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8007dd2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007dd6:	d014      	beq.n	8007e02 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8007dd8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007ddc:	d80b      	bhi.n	8007df6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d011      	beq.n	8007e06 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8007de2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007de6:	d106      	bne.n	8007df6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007de8:	4bc3      	ldr	r3, [pc, #780]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007dea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dec:	4ac2      	ldr	r2, [pc, #776]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007dee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007df2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8007df4:	e008      	b.n	8007e08 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007df6:	2301      	movs	r3, #1
 8007df8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8007dfc:	e004      	b.n	8007e08 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007dfe:	bf00      	nop
 8007e00:	e002      	b.n	8007e08 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007e02:	bf00      	nop
 8007e04:	e000      	b.n	8007e08 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007e06:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007e08:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d10b      	bne.n	8007e28 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007e10:	4bb9      	ldr	r3, [pc, #740]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007e12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e14:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007e18:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007e1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007e20:	4ab5      	ldr	r2, [pc, #724]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007e22:	430b      	orrs	r3, r1
 8007e24:	6553      	str	r3, [r2, #84]	; 0x54
 8007e26:	e003      	b.n	8007e30 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e28:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007e2c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007e30:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e38:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 8007e3c:	65bb      	str	r3, [r7, #88]	; 0x58
 8007e3e:	2300      	movs	r3, #0
 8007e40:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007e42:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 8007e46:	460b      	mov	r3, r1
 8007e48:	4313      	orrs	r3, r2
 8007e4a:	d009      	beq.n	8007e60 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007e4c:	4baa      	ldr	r3, [pc, #680]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007e4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e50:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8007e54:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007e58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007e5a:	4aa7      	ldr	r2, [pc, #668]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007e5c:	430b      	orrs	r3, r1
 8007e5e:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8007e60:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e68:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 8007e6c:	653b      	str	r3, [r7, #80]	; 0x50
 8007e6e:	2300      	movs	r3, #0
 8007e70:	657b      	str	r3, [r7, #84]	; 0x54
 8007e72:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 8007e76:	460b      	mov	r3, r1
 8007e78:	4313      	orrs	r3, r2
 8007e7a:	d00a      	beq.n	8007e92 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8007e7c:	4b9e      	ldr	r3, [pc, #632]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007e7e:	691b      	ldr	r3, [r3, #16]
 8007e80:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 8007e84:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007e88:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8007e8c:	4a9a      	ldr	r2, [pc, #616]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007e8e:	430b      	orrs	r3, r1
 8007e90:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007e92:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e9a:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 8007e9e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007ea0:	2300      	movs	r3, #0
 8007ea2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007ea4:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8007ea8:	460b      	mov	r3, r1
 8007eaa:	4313      	orrs	r3, r2
 8007eac:	d009      	beq.n	8007ec2 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007eae:	4b92      	ldr	r3, [pc, #584]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007eb0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007eb2:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 8007eb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007eba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007ebc:	4a8e      	ldr	r2, [pc, #568]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007ebe:	430b      	orrs	r3, r1
 8007ec0:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007ec2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eca:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 8007ece:	643b      	str	r3, [r7, #64]	; 0x40
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	647b      	str	r3, [r7, #68]	; 0x44
 8007ed4:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8007ed8:	460b      	mov	r3, r1
 8007eda:	4313      	orrs	r3, r2
 8007edc:	d00e      	beq.n	8007efc <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007ede:	4b86      	ldr	r3, [pc, #536]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007ee0:	691b      	ldr	r3, [r3, #16]
 8007ee2:	4a85      	ldr	r2, [pc, #532]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007ee4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007ee8:	6113      	str	r3, [r2, #16]
 8007eea:	4b83      	ldr	r3, [pc, #524]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007eec:	6919      	ldr	r1, [r3, #16]
 8007eee:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007ef2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8007ef6:	4a80      	ldr	r2, [pc, #512]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007ef8:	430b      	orrs	r3, r1
 8007efa:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007efc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f04:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 8007f08:	63bb      	str	r3, [r7, #56]	; 0x38
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007f0e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 8007f12:	460b      	mov	r3, r1
 8007f14:	4313      	orrs	r3, r2
 8007f16:	d009      	beq.n	8007f2c <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007f18:	4b77      	ldr	r3, [pc, #476]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007f1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f1c:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8007f20:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007f24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f26:	4a74      	ldr	r2, [pc, #464]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007f28:	430b      	orrs	r3, r1
 8007f2a:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007f2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f34:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 8007f38:	633b      	str	r3, [r7, #48]	; 0x30
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	637b      	str	r3, [r7, #52]	; 0x34
 8007f3e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 8007f42:	460b      	mov	r3, r1
 8007f44:	4313      	orrs	r3, r2
 8007f46:	d00a      	beq.n	8007f5e <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007f48:	4b6b      	ldr	r3, [pc, #428]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007f4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f4c:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 8007f50:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007f54:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007f58:	4a67      	ldr	r2, [pc, #412]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007f5a:	430b      	orrs	r3, r1
 8007f5c:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8007f5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f66:	2100      	movs	r1, #0
 8007f68:	62b9      	str	r1, [r7, #40]	; 0x28
 8007f6a:	f003 0301 	and.w	r3, r3, #1
 8007f6e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007f70:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 8007f74:	460b      	mov	r3, r1
 8007f76:	4313      	orrs	r3, r2
 8007f78:	d011      	beq.n	8007f9e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007f7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007f7e:	3308      	adds	r3, #8
 8007f80:	2100      	movs	r1, #0
 8007f82:	4618      	mov	r0, r3
 8007f84:	f001 fa4a 	bl	800941c <RCCEx_PLL2_Config>
 8007f88:	4603      	mov	r3, r0
 8007f8a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8007f8e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d003      	beq.n	8007f9e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f96:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007f9a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8007f9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fa6:	2100      	movs	r1, #0
 8007fa8:	6239      	str	r1, [r7, #32]
 8007faa:	f003 0302 	and.w	r3, r3, #2
 8007fae:	627b      	str	r3, [r7, #36]	; 0x24
 8007fb0:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007fb4:	460b      	mov	r3, r1
 8007fb6:	4313      	orrs	r3, r2
 8007fb8:	d011      	beq.n	8007fde <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007fba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007fbe:	3308      	adds	r3, #8
 8007fc0:	2101      	movs	r1, #1
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	f001 fa2a 	bl	800941c <RCCEx_PLL2_Config>
 8007fc8:	4603      	mov	r3, r0
 8007fca:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8007fce:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d003      	beq.n	8007fde <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007fd6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007fda:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8007fde:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007fe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fe6:	2100      	movs	r1, #0
 8007fe8:	61b9      	str	r1, [r7, #24]
 8007fea:	f003 0304 	and.w	r3, r3, #4
 8007fee:	61fb      	str	r3, [r7, #28]
 8007ff0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007ff4:	460b      	mov	r3, r1
 8007ff6:	4313      	orrs	r3, r2
 8007ff8:	d011      	beq.n	800801e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007ffa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007ffe:	3308      	adds	r3, #8
 8008000:	2102      	movs	r1, #2
 8008002:	4618      	mov	r0, r3
 8008004:	f001 fa0a 	bl	800941c <RCCEx_PLL2_Config>
 8008008:	4603      	mov	r3, r0
 800800a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800800e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008012:	2b00      	cmp	r3, #0
 8008014:	d003      	beq.n	800801e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008016:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800801a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800801e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008026:	2100      	movs	r1, #0
 8008028:	6139      	str	r1, [r7, #16]
 800802a:	f003 0308 	and.w	r3, r3, #8
 800802e:	617b      	str	r3, [r7, #20]
 8008030:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8008034:	460b      	mov	r3, r1
 8008036:	4313      	orrs	r3, r2
 8008038:	d011      	beq.n	800805e <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800803a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800803e:	3328      	adds	r3, #40	; 0x28
 8008040:	2100      	movs	r1, #0
 8008042:	4618      	mov	r0, r3
 8008044:	f001 fa9c 	bl	8009580 <RCCEx_PLL3_Config>
 8008048:	4603      	mov	r3, r0
 800804a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  
    if (ret == HAL_OK)
 800804e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008052:	2b00      	cmp	r3, #0
 8008054:	d003      	beq.n	800805e <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008056:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800805a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800805e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008066:	2100      	movs	r1, #0
 8008068:	60b9      	str	r1, [r7, #8]
 800806a:	f003 0310 	and.w	r3, r3, #16
 800806e:	60fb      	str	r3, [r7, #12]
 8008070:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8008074:	460b      	mov	r3, r1
 8008076:	4313      	orrs	r3, r2
 8008078:	d011      	beq.n	800809e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800807a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800807e:	3328      	adds	r3, #40	; 0x28
 8008080:	2101      	movs	r1, #1
 8008082:	4618      	mov	r0, r3
 8008084:	f001 fa7c 	bl	8009580 <RCCEx_PLL3_Config>
 8008088:	4603      	mov	r3, r0
 800808a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800808e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008092:	2b00      	cmp	r3, #0
 8008094:	d003      	beq.n	800809e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008096:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800809a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800809e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80080a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080a6:	2100      	movs	r1, #0
 80080a8:	6039      	str	r1, [r7, #0]
 80080aa:	f003 0320 	and.w	r3, r3, #32
 80080ae:	607b      	str	r3, [r7, #4]
 80080b0:	e9d7 1200 	ldrd	r1, r2, [r7]
 80080b4:	460b      	mov	r3, r1
 80080b6:	4313      	orrs	r3, r2
 80080b8:	d011      	beq.n	80080de <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80080ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80080be:	3328      	adds	r3, #40	; 0x28
 80080c0:	2102      	movs	r1, #2
 80080c2:	4618      	mov	r0, r3
 80080c4:	f001 fa5c 	bl	8009580 <RCCEx_PLL3_Config>
 80080c8:	4603      	mov	r3, r0
 80080ca:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 80080ce:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d003      	beq.n	80080de <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080d6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80080da:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }

  if (status == HAL_OK)
 80080de:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d101      	bne.n	80080ea <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80080e6:	2300      	movs	r3, #0
 80080e8:	e000      	b.n	80080ec <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80080ea:	2301      	movs	r3, #1
}
 80080ec:	4618      	mov	r0, r3
 80080ee:	f507 7794 	add.w	r7, r7, #296	; 0x128
 80080f2:	46bd      	mov	sp, r7
 80080f4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80080f8:	58024400 	.word	0x58024400

080080fc <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80080fc:	b580      	push	{r7, lr}
 80080fe:	b090      	sub	sp, #64	; 0x40
 8008100:	af00      	add	r7, sp, #0
 8008102:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8008106:	e9d7 2300 	ldrd	r2, r3, [r7]
 800810a:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 800810e:	430b      	orrs	r3, r1
 8008110:	f040 8094 	bne.w	800823c <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8008114:	4b9e      	ldr	r3, [pc, #632]	; (8008390 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008116:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008118:	f003 0307 	and.w	r3, r3, #7
 800811c:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800811e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008120:	2b04      	cmp	r3, #4
 8008122:	f200 8087 	bhi.w	8008234 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8008126:	a201      	add	r2, pc, #4	; (adr r2, 800812c <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8008128:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800812c:	08008141 	.word	0x08008141
 8008130:	08008169 	.word	0x08008169
 8008134:	08008191 	.word	0x08008191
 8008138:	0800822d 	.word	0x0800822d
 800813c:	080081b9 	.word	0x080081b9
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008140:	4b93      	ldr	r3, [pc, #588]	; (8008390 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008148:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800814c:	d108      	bne.n	8008160 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800814e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008152:	4618      	mov	r0, r3
 8008154:	f001 f810 	bl	8009178 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008158:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800815a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800815c:	f000 bd45 	b.w	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008160:	2300      	movs	r3, #0
 8008162:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008164:	f000 bd41 	b.w	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008168:	4b89      	ldr	r3, [pc, #548]	; (8008390 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008170:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008174:	d108      	bne.n	8008188 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008176:	f107 0318 	add.w	r3, r7, #24
 800817a:	4618      	mov	r0, r3
 800817c:	f000 fd54 	bl	8008c28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008180:	69bb      	ldr	r3, [r7, #24]
 8008182:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008184:	f000 bd31 	b.w	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008188:	2300      	movs	r3, #0
 800818a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800818c:	f000 bd2d 	b.w	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008190:	4b7f      	ldr	r3, [pc, #508]	; (8008390 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008198:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800819c:	d108      	bne.n	80081b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800819e:	f107 030c 	add.w	r3, r7, #12
 80081a2:	4618      	mov	r0, r3
 80081a4:	f000 fe94 	bl	8008ed0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80081ac:	f000 bd1d 	b.w	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80081b0:	2300      	movs	r3, #0
 80081b2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80081b4:	f000 bd19 	b.w	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80081b8:	4b75      	ldr	r3, [pc, #468]	; (8008390 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80081ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80081bc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80081c0:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80081c2:	4b73      	ldr	r3, [pc, #460]	; (8008390 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	f003 0304 	and.w	r3, r3, #4
 80081ca:	2b04      	cmp	r3, #4
 80081cc:	d10c      	bne.n	80081e8 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 80081ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d109      	bne.n	80081e8 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80081d4:	4b6e      	ldr	r3, [pc, #440]	; (8008390 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	08db      	lsrs	r3, r3, #3
 80081da:	f003 0303 	and.w	r3, r3, #3
 80081de:	4a6d      	ldr	r2, [pc, #436]	; (8008394 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80081e0:	fa22 f303 	lsr.w	r3, r2, r3
 80081e4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80081e6:	e01f      	b.n	8008228 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80081e8:	4b69      	ldr	r3, [pc, #420]	; (8008390 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80081f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80081f4:	d106      	bne.n	8008204 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 80081f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80081f8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80081fc:	d102      	bne.n	8008204 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80081fe:	4b66      	ldr	r3, [pc, #408]	; (8008398 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8008200:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008202:	e011      	b.n	8008228 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008204:	4b62      	ldr	r3, [pc, #392]	; (8008390 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800820c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008210:	d106      	bne.n	8008220 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8008212:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008214:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008218:	d102      	bne.n	8008220 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800821a:	4b60      	ldr	r3, [pc, #384]	; (800839c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800821c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800821e:	e003      	b.n	8008228 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008220:	2300      	movs	r3, #0
 8008222:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8008224:	f000 bce1 	b.w	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008228:	f000 bcdf 	b.w	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800822c:	4b5c      	ldr	r3, [pc, #368]	; (80083a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800822e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008230:	f000 bcdb 	b.w	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008234:	2300      	movs	r3, #0
 8008236:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008238:	f000 bcd7 	b.w	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800823c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008240:	f5a2 7100 	sub.w	r1, r2, #512	; 0x200
 8008244:	430b      	orrs	r3, r1
 8008246:	f040 80ad 	bne.w	80083a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800824a:	4b51      	ldr	r3, [pc, #324]	; (8008390 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800824c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800824e:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 8008252:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 8008254:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008256:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800825a:	d056      	beq.n	800830a <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800825c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800825e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008262:	f200 8090 	bhi.w	8008386 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8008266:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008268:	2bc0      	cmp	r3, #192	; 0xc0
 800826a:	f000 8088 	beq.w	800837e <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800826e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008270:	2bc0      	cmp	r3, #192	; 0xc0
 8008272:	f200 8088 	bhi.w	8008386 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8008276:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008278:	2b80      	cmp	r3, #128	; 0x80
 800827a:	d032      	beq.n	80082e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800827c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800827e:	2b80      	cmp	r3, #128	; 0x80
 8008280:	f200 8081 	bhi.w	8008386 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8008284:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008286:	2b00      	cmp	r3, #0
 8008288:	d003      	beq.n	8008292 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800828a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800828c:	2b40      	cmp	r3, #64	; 0x40
 800828e:	d014      	beq.n	80082ba <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8008290:	e079      	b.n	8008386 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008292:	4b3f      	ldr	r3, [pc, #252]	; (8008390 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800829a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800829e:	d108      	bne.n	80082b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80082a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80082a4:	4618      	mov	r0, r3
 80082a6:	f000 ff67 	bl	8009178 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80082aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082ac:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80082ae:	f000 bc9c 	b.w	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80082b2:	2300      	movs	r3, #0
 80082b4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80082b6:	f000 bc98 	b.w	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80082ba:	4b35      	ldr	r3, [pc, #212]	; (8008390 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80082c2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80082c6:	d108      	bne.n	80082da <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80082c8:	f107 0318 	add.w	r3, r7, #24
 80082cc:	4618      	mov	r0, r3
 80082ce:	f000 fcab 	bl	8008c28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80082d2:	69bb      	ldr	r3, [r7, #24]
 80082d4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80082d6:	f000 bc88 	b.w	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80082da:	2300      	movs	r3, #0
 80082dc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80082de:	f000 bc84 	b.w	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80082e2:	4b2b      	ldr	r3, [pc, #172]	; (8008390 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80082ea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80082ee:	d108      	bne.n	8008302 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80082f0:	f107 030c 	add.w	r3, r7, #12
 80082f4:	4618      	mov	r0, r3
 80082f6:	f000 fdeb 	bl	8008ed0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80082fe:	f000 bc74 	b.w	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008302:	2300      	movs	r3, #0
 8008304:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008306:	f000 bc70 	b.w	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800830a:	4b21      	ldr	r3, [pc, #132]	; (8008390 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800830c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800830e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008312:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008314:	4b1e      	ldr	r3, [pc, #120]	; (8008390 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	f003 0304 	and.w	r3, r3, #4
 800831c:	2b04      	cmp	r3, #4
 800831e:	d10c      	bne.n	800833a <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8008320:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008322:	2b00      	cmp	r3, #0
 8008324:	d109      	bne.n	800833a <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008326:	4b1a      	ldr	r3, [pc, #104]	; (8008390 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	08db      	lsrs	r3, r3, #3
 800832c:	f003 0303 	and.w	r3, r3, #3
 8008330:	4a18      	ldr	r2, [pc, #96]	; (8008394 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8008332:	fa22 f303 	lsr.w	r3, r2, r3
 8008336:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008338:	e01f      	b.n	800837a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800833a:	4b15      	ldr	r3, [pc, #84]	; (8008390 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008342:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008346:	d106      	bne.n	8008356 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8008348:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800834a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800834e:	d102      	bne.n	8008356 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008350:	4b11      	ldr	r3, [pc, #68]	; (8008398 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8008352:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008354:	e011      	b.n	800837a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008356:	4b0e      	ldr	r3, [pc, #56]	; (8008390 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800835e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008362:	d106      	bne.n	8008372 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8008364:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008366:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800836a:	d102      	bne.n	8008372 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800836c:	4b0b      	ldr	r3, [pc, #44]	; (800839c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800836e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008370:	e003      	b.n	800837a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008372:	2300      	movs	r3, #0
 8008374:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8008376:	f000 bc38 	b.w	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800837a:	f000 bc36 	b.w	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800837e:	4b08      	ldr	r3, [pc, #32]	; (80083a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8008380:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008382:	f000 bc32 	b.w	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008386:	2300      	movs	r3, #0
 8008388:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800838a:	f000 bc2e 	b.w	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800838e:	bf00      	nop
 8008390:	58024400 	.word	0x58024400
 8008394:	03d09000 	.word	0x03d09000
 8008398:	003d0900 	.word	0x003d0900
 800839c:	017d7840 	.word	0x017d7840
 80083a0:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80083a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80083a8:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 80083ac:	430b      	orrs	r3, r1
 80083ae:	f040 809c 	bne.w	80084ea <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 80083b2:	4b9e      	ldr	r3, [pc, #632]	; (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80083b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80083b6:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 80083ba:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 80083bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083be:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80083c2:	d054      	beq.n	800846e <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 80083c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083c6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80083ca:	f200 808b 	bhi.w	80084e4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80083ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083d0:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80083d4:	f000 8083 	beq.w	80084de <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 80083d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083da:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80083de:	f200 8081 	bhi.w	80084e4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80083e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083e4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80083e8:	d02f      	beq.n	800844a <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 80083ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083ec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80083f0:	d878      	bhi.n	80084e4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80083f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d004      	beq.n	8008402 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 80083f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083fa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80083fe:	d012      	beq.n	8008426 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8008400:	e070      	b.n	80084e4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008402:	4b8a      	ldr	r3, [pc, #552]	; (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800840a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800840e:	d107      	bne.n	8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008410:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008414:	4618      	mov	r0, r3
 8008416:	f000 feaf 	bl	8009178 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800841a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800841c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800841e:	e3e4      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008420:	2300      	movs	r3, #0
 8008422:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008424:	e3e1      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008426:	4b81      	ldr	r3, [pc, #516]	; (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800842e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008432:	d107      	bne.n	8008444 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008434:	f107 0318 	add.w	r3, r7, #24
 8008438:	4618      	mov	r0, r3
 800843a:	f000 fbf5 	bl	8008c28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800843e:	69bb      	ldr	r3, [r7, #24]
 8008440:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008442:	e3d2      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008444:	2300      	movs	r3, #0
 8008446:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008448:	e3cf      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800844a:	4b78      	ldr	r3, [pc, #480]	; (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008452:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008456:	d107      	bne.n	8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008458:	f107 030c 	add.w	r3, r7, #12
 800845c:	4618      	mov	r0, r3
 800845e:	f000 fd37 	bl	8008ed0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008466:	e3c0      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008468:	2300      	movs	r3, #0
 800846a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800846c:	e3bd      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800846e:	4b6f      	ldr	r3, [pc, #444]	; (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008470:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008472:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008476:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008478:	4b6c      	ldr	r3, [pc, #432]	; (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	f003 0304 	and.w	r3, r3, #4
 8008480:	2b04      	cmp	r3, #4
 8008482:	d10c      	bne.n	800849e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8008484:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008486:	2b00      	cmp	r3, #0
 8008488:	d109      	bne.n	800849e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800848a:	4b68      	ldr	r3, [pc, #416]	; (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	08db      	lsrs	r3, r3, #3
 8008490:	f003 0303 	and.w	r3, r3, #3
 8008494:	4a66      	ldr	r2, [pc, #408]	; (8008630 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8008496:	fa22 f303 	lsr.w	r3, r2, r3
 800849a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800849c:	e01e      	b.n	80084dc <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800849e:	4b63      	ldr	r3, [pc, #396]	; (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80084a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80084aa:	d106      	bne.n	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 80084ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084ae:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80084b2:	d102      	bne.n	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80084b4:	4b5f      	ldr	r3, [pc, #380]	; (8008634 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80084b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80084b8:	e010      	b.n	80084dc <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80084ba:	4b5c      	ldr	r3, [pc, #368]	; (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80084c2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80084c6:	d106      	bne.n	80084d6 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 80084c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084ca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80084ce:	d102      	bne.n	80084d6 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80084d0:	4b59      	ldr	r3, [pc, #356]	; (8008638 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 80084d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80084d4:	e002      	b.n	80084dc <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80084d6:	2300      	movs	r3, #0
 80084d8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 80084da:	e386      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80084dc:	e385      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80084de:	4b57      	ldr	r3, [pc, #348]	; (800863c <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80084e0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80084e2:	e382      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80084e4:	2300      	movs	r3, #0
 80084e6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80084e8:	e37f      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80084ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80084ee:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 80084f2:	430b      	orrs	r3, r1
 80084f4:	f040 80a7 	bne.w	8008646 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 80084f8:	4b4c      	ldr	r3, [pc, #304]	; (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80084fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80084fc:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8008500:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 8008502:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008504:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008508:	d055      	beq.n	80085b6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800850a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800850c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008510:	f200 8096 	bhi.w	8008640 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8008514:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008516:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800851a:	f000 8084 	beq.w	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800851e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008520:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8008524:	f200 808c 	bhi.w	8008640 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8008528:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800852a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800852e:	d030      	beq.n	8008592 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8008530:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008532:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008536:	f200 8083 	bhi.w	8008640 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800853a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800853c:	2b00      	cmp	r3, #0
 800853e:	d004      	beq.n	800854a <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8008540:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008542:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008546:	d012      	beq.n	800856e <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8008548:	e07a      	b.n	8008640 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800854a:	4b38      	ldr	r3, [pc, #224]	; (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008552:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008556:	d107      	bne.n	8008568 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008558:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800855c:	4618      	mov	r0, r3
 800855e:	f000 fe0b 	bl	8009178 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008562:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008564:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008566:	e340      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008568:	2300      	movs	r3, #0
 800856a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800856c:	e33d      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800856e:	4b2f      	ldr	r3, [pc, #188]	; (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008576:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800857a:	d107      	bne.n	800858c <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800857c:	f107 0318 	add.w	r3, r7, #24
 8008580:	4618      	mov	r0, r3
 8008582:	f000 fb51 	bl	8008c28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008586:	69bb      	ldr	r3, [r7, #24]
 8008588:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800858a:	e32e      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800858c:	2300      	movs	r3, #0
 800858e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008590:	e32b      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008592:	4b26      	ldr	r3, [pc, #152]	; (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800859a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800859e:	d107      	bne.n	80085b0 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80085a0:	f107 030c 	add.w	r3, r7, #12
 80085a4:	4618      	mov	r0, r3
 80085a6:	f000 fc93 	bl	8008ed0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80085ae:	e31c      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80085b0:	2300      	movs	r3, #0
 80085b2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80085b4:	e319      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80085b6:	4b1d      	ldr	r3, [pc, #116]	; (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80085b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80085ba:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80085be:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80085c0:	4b1a      	ldr	r3, [pc, #104]	; (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	f003 0304 	and.w	r3, r3, #4
 80085c8:	2b04      	cmp	r3, #4
 80085ca:	d10c      	bne.n	80085e6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 80085cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d109      	bne.n	80085e6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80085d2:	4b16      	ldr	r3, [pc, #88]	; (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	08db      	lsrs	r3, r3, #3
 80085d8:	f003 0303 	and.w	r3, r3, #3
 80085dc:	4a14      	ldr	r2, [pc, #80]	; (8008630 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80085de:	fa22 f303 	lsr.w	r3, r2, r3
 80085e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80085e4:	e01e      	b.n	8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80085e6:	4b11      	ldr	r3, [pc, #68]	; (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80085ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80085f2:	d106      	bne.n	8008602 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 80085f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085f6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80085fa:	d102      	bne.n	8008602 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80085fc:	4b0d      	ldr	r3, [pc, #52]	; (8008634 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80085fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008600:	e010      	b.n	8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008602:	4b0a      	ldr	r3, [pc, #40]	; (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800860a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800860e:	d106      	bne.n	800861e <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8008610:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008612:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008616:	d102      	bne.n	800861e <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008618:	4b07      	ldr	r3, [pc, #28]	; (8008638 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800861a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800861c:	e002      	b.n	8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800861e:	2300      	movs	r3, #0
 8008620:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8008622:	e2e2      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008624:	e2e1      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008626:	4b05      	ldr	r3, [pc, #20]	; (800863c <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8008628:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800862a:	e2de      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800862c:	58024400 	.word	0x58024400
 8008630:	03d09000 	.word	0x03d09000
 8008634:	003d0900 	.word	0x003d0900
 8008638:	017d7840 	.word	0x017d7840
 800863c:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8008640:	2300      	movs	r3, #0
 8008642:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008644:	e2d1      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8008646:	e9d7 2300 	ldrd	r2, r3, [r7]
 800864a:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 800864e:	430b      	orrs	r3, r1
 8008650:	f040 809c 	bne.w	800878c <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8008654:	4b93      	ldr	r3, [pc, #588]	; (80088a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008656:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008658:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800865c:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800865e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008660:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008664:	d054      	beq.n	8008710 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8008666:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008668:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800866c:	f200 808b 	bhi.w	8008786 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8008670:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008672:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008676:	f000 8083 	beq.w	8008780 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800867a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800867c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008680:	f200 8081 	bhi.w	8008786 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8008684:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008686:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800868a:	d02f      	beq.n	80086ec <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800868c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800868e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008692:	d878      	bhi.n	8008786 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8008694:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008696:	2b00      	cmp	r3, #0
 8008698:	d004      	beq.n	80086a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800869a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800869c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80086a0:	d012      	beq.n	80086c8 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 80086a2:	e070      	b.n	8008786 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80086a4:	4b7f      	ldr	r3, [pc, #508]	; (80088a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80086ac:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80086b0:	d107      	bne.n	80086c2 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80086b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80086b6:	4618      	mov	r0, r3
 80086b8:	f000 fd5e 	bl	8009178 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80086bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086be:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80086c0:	e293      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80086c2:	2300      	movs	r3, #0
 80086c4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80086c6:	e290      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80086c8:	4b76      	ldr	r3, [pc, #472]	; (80088a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80086d0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80086d4:	d107      	bne.n	80086e6 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80086d6:	f107 0318 	add.w	r3, r7, #24
 80086da:	4618      	mov	r0, r3
 80086dc:	f000 faa4 	bl	8008c28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80086e0:	69bb      	ldr	r3, [r7, #24]
 80086e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80086e4:	e281      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80086e6:	2300      	movs	r3, #0
 80086e8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80086ea:	e27e      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80086ec:	4b6d      	ldr	r3, [pc, #436]	; (80088a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80086f4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80086f8:	d107      	bne.n	800870a <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80086fa:	f107 030c 	add.w	r3, r7, #12
 80086fe:	4618      	mov	r0, r3
 8008700:	f000 fbe6 	bl	8008ed0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008708:	e26f      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800870a:	2300      	movs	r3, #0
 800870c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800870e:	e26c      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008710:	4b64      	ldr	r3, [pc, #400]	; (80088a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008712:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008714:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008718:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800871a:	4b62      	ldr	r3, [pc, #392]	; (80088a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f003 0304 	and.w	r3, r3, #4
 8008722:	2b04      	cmp	r3, #4
 8008724:	d10c      	bne.n	8008740 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8008726:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008728:	2b00      	cmp	r3, #0
 800872a:	d109      	bne.n	8008740 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800872c:	4b5d      	ldr	r3, [pc, #372]	; (80088a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	08db      	lsrs	r3, r3, #3
 8008732:	f003 0303 	and.w	r3, r3, #3
 8008736:	4a5c      	ldr	r2, [pc, #368]	; (80088a8 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8008738:	fa22 f303 	lsr.w	r3, r2, r3
 800873c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800873e:	e01e      	b.n	800877e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008740:	4b58      	ldr	r3, [pc, #352]	; (80088a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008748:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800874c:	d106      	bne.n	800875c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800874e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008750:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008754:	d102      	bne.n	800875c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008756:	4b55      	ldr	r3, [pc, #340]	; (80088ac <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8008758:	63fb      	str	r3, [r7, #60]	; 0x3c
 800875a:	e010      	b.n	800877e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800875c:	4b51      	ldr	r3, [pc, #324]	; (80088a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008764:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008768:	d106      	bne.n	8008778 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800876a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800876c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008770:	d102      	bne.n	8008778 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008772:	4b4f      	ldr	r3, [pc, #316]	; (80088b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8008774:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008776:	e002      	b.n	800877e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008778:	2300      	movs	r3, #0
 800877a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800877c:	e235      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800877e:	e234      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008780:	4b4c      	ldr	r3, [pc, #304]	; (80088b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8008782:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008784:	e231      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008786:	2300      	movs	r3, #0
 8008788:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800878a:	e22e      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800878c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008790:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 8008794:	430b      	orrs	r3, r1
 8008796:	f040 808f 	bne.w	80088b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800879a:	4b42      	ldr	r3, [pc, #264]	; (80088a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800879c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800879e:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 80087a2:	63bb      	str	r3, [r7, #56]	; 0x38
    switch (srcclk)
 80087a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087a6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80087aa:	d06b      	beq.n	8008884 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 80087ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087ae:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80087b2:	d874      	bhi.n	800889e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80087b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087b6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80087ba:	d056      	beq.n	800886a <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 80087bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087be:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80087c2:	d86c      	bhi.n	800889e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80087c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087c6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80087ca:	d03b      	beq.n	8008844 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 80087cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087ce:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80087d2:	d864      	bhi.n	800889e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80087d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087d6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80087da:	d021      	beq.n	8008820 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 80087dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087de:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80087e2:	d85c      	bhi.n	800889e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80087e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d004      	beq.n	80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 80087ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80087f0:	d004      	beq.n	80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 80087f2:	e054      	b.n	800889e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 80087f4:	f7fe fa4c 	bl	8006c90 <HAL_RCC_GetPCLK1Freq>
 80087f8:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80087fa:	e1f6      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80087fc:	4b29      	ldr	r3, [pc, #164]	; (80088a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008804:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008808:	d107      	bne.n	800881a <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800880a:	f107 0318 	add.w	r3, r7, #24
 800880e:	4618      	mov	r0, r3
 8008810:	f000 fa0a 	bl	8008c28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008814:	69fb      	ldr	r3, [r7, #28]
 8008816:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008818:	e1e7      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800881a:	2300      	movs	r3, #0
 800881c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800881e:	e1e4      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008820:	4b20      	ldr	r3, [pc, #128]	; (80088a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008828:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800882c:	d107      	bne.n	800883e <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800882e:	f107 030c 	add.w	r3, r7, #12
 8008832:	4618      	mov	r0, r3
 8008834:	f000 fb4c 	bl	8008ed0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008838:	693b      	ldr	r3, [r7, #16]
 800883a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800883c:	e1d5      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800883e:	2300      	movs	r3, #0
 8008840:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008842:	e1d2      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008844:	4b17      	ldr	r3, [pc, #92]	; (80088a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	f003 0304 	and.w	r3, r3, #4
 800884c:	2b04      	cmp	r3, #4
 800884e:	d109      	bne.n	8008864 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008850:	4b14      	ldr	r3, [pc, #80]	; (80088a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	08db      	lsrs	r3, r3, #3
 8008856:	f003 0303 	and.w	r3, r3, #3
 800885a:	4a13      	ldr	r2, [pc, #76]	; (80088a8 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800885c:	fa22 f303 	lsr.w	r3, r2, r3
 8008860:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008862:	e1c2      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008864:	2300      	movs	r3, #0
 8008866:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008868:	e1bf      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800886a:	4b0e      	ldr	r3, [pc, #56]	; (80088a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008872:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008876:	d102      	bne.n	800887e <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8008878:	4b0c      	ldr	r3, [pc, #48]	; (80088ac <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800887a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800887c:	e1b5      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800887e:	2300      	movs	r3, #0
 8008880:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008882:	e1b2      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008884:	4b07      	ldr	r3, [pc, #28]	; (80088a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800888c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008890:	d102      	bne.n	8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8008892:	4b07      	ldr	r3, [pc, #28]	; (80088b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8008894:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008896:	e1a8      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008898:	2300      	movs	r3, #0
 800889a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800889c:	e1a5      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800889e:	2300      	movs	r3, #0
 80088a0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80088a2:	e1a2      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80088a4:	58024400 	.word	0x58024400
 80088a8:	03d09000 	.word	0x03d09000
 80088ac:	003d0900 	.word	0x003d0900
 80088b0:	017d7840 	.word	0x017d7840
 80088b4:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80088b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80088bc:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 80088c0:	430b      	orrs	r3, r1
 80088c2:	d173      	bne.n	80089ac <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80088c4:	4b9c      	ldr	r3, [pc, #624]	; (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80088c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80088c8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80088cc:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 80088ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088d0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80088d4:	d02f      	beq.n	8008936 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 80088d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088d8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80088dc:	d863      	bhi.n	80089a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 80088de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d004      	beq.n	80088ee <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 80088e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80088ea:	d012      	beq.n	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 80088ec:	e05b      	b.n	80089a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80088ee:	4b92      	ldr	r3, [pc, #584]	; (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80088f6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80088fa:	d107      	bne.n	800890c <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80088fc:	f107 0318 	add.w	r3, r7, #24
 8008900:	4618      	mov	r0, r3
 8008902:	f000 f991 	bl	8008c28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008906:	69bb      	ldr	r3, [r7, #24]
 8008908:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800890a:	e16e      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800890c:	2300      	movs	r3, #0
 800890e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008910:	e16b      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008912:	4b89      	ldr	r3, [pc, #548]	; (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800891a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800891e:	d107      	bne.n	8008930 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008920:	f107 030c 	add.w	r3, r7, #12
 8008924:	4618      	mov	r0, r3
 8008926:	f000 fad3 	bl	8008ed0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800892a:	697b      	ldr	r3, [r7, #20]
 800892c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800892e:	e15c      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008930:	2300      	movs	r3, #0
 8008932:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008934:	e159      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008936:	4b80      	ldr	r3, [pc, #512]	; (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008938:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800893a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800893e:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008940:	4b7d      	ldr	r3, [pc, #500]	; (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	f003 0304 	and.w	r3, r3, #4
 8008948:	2b04      	cmp	r3, #4
 800894a:	d10c      	bne.n	8008966 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800894c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800894e:	2b00      	cmp	r3, #0
 8008950:	d109      	bne.n	8008966 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008952:	4b79      	ldr	r3, [pc, #484]	; (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	08db      	lsrs	r3, r3, #3
 8008958:	f003 0303 	and.w	r3, r3, #3
 800895c:	4a77      	ldr	r2, [pc, #476]	; (8008b3c <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800895e:	fa22 f303 	lsr.w	r3, r2, r3
 8008962:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008964:	e01e      	b.n	80089a4 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008966:	4b74      	ldr	r3, [pc, #464]	; (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800896e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008972:	d106      	bne.n	8008982 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8008974:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008976:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800897a:	d102      	bne.n	8008982 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800897c:	4b70      	ldr	r3, [pc, #448]	; (8008b40 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800897e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008980:	e010      	b.n	80089a4 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008982:	4b6d      	ldr	r3, [pc, #436]	; (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800898a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800898e:	d106      	bne.n	800899e <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8008990:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008992:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008996:	d102      	bne.n	800899e <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008998:	4b6a      	ldr	r3, [pc, #424]	; (8008b44 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800899a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800899c:	e002      	b.n	80089a4 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800899e:	2300      	movs	r3, #0
 80089a0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 80089a2:	e122      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80089a4:	e121      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80089a6:	2300      	movs	r3, #0
 80089a8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80089aa:	e11e      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80089ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80089b0:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 80089b4:	430b      	orrs	r3, r1
 80089b6:	d133      	bne.n	8008a20 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80089b8:	4b5f      	ldr	r3, [pc, #380]	; (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80089ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80089bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80089c0:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 80089c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d004      	beq.n	80089d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 80089c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80089ce:	d012      	beq.n	80089f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 80089d0:	e023      	b.n	8008a1a <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80089d2:	4b59      	ldr	r3, [pc, #356]	; (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80089da:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80089de:	d107      	bne.n	80089f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80089e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80089e4:	4618      	mov	r0, r3
 80089e6:	f000 fbc7 	bl	8009178 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80089ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089ec:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80089ee:	e0fc      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80089f0:	2300      	movs	r3, #0
 80089f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80089f4:	e0f9      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80089f6:	4b50      	ldr	r3, [pc, #320]	; (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80089fe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008a02:	d107      	bne.n	8008a14 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008a04:	f107 0318 	add.w	r3, r7, #24
 8008a08:	4618      	mov	r0, r3
 8008a0a:	f000 f90d 	bl	8008c28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8008a0e:	6a3b      	ldr	r3, [r7, #32]
 8008a10:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a12:	e0ea      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008a14:	2300      	movs	r3, #0
 8008a16:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008a18:	e0e7      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008a1e:	e0e4      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8008a20:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a24:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 8008a28:	430b      	orrs	r3, r1
 8008a2a:	f040 808d 	bne.w	8008b48 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8008a2e:	4b42      	ldr	r3, [pc, #264]	; (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008a30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a32:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8008a36:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 8008a38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a3a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008a3e:	d06b      	beq.n	8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8008a40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a42:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008a46:	d874      	bhi.n	8008b32 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008a48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a4e:	d056      	beq.n	8008afe <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8008a50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a56:	d86c      	bhi.n	8008b32 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008a58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a5a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008a5e:	d03b      	beq.n	8008ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8008a60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a62:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008a66:	d864      	bhi.n	8008b32 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008a68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a6a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008a6e:	d021      	beq.n	8008ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8008a70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a72:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008a76:	d85c      	bhi.n	8008b32 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008a78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d004      	beq.n	8008a88 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8008a7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a80:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008a84:	d004      	beq.n	8008a90 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8008a86:	e054      	b.n	8008b32 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8008a88:	f000 f8b8 	bl	8008bfc <HAL_RCCEx_GetD3PCLK1Freq>
 8008a8c:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8008a8e:	e0ac      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008a90:	4b29      	ldr	r3, [pc, #164]	; (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008a98:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008a9c:	d107      	bne.n	8008aae <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008a9e:	f107 0318 	add.w	r3, r7, #24
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	f000 f8c0 	bl	8008c28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008aa8:	69fb      	ldr	r3, [r7, #28]
 8008aaa:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008aac:	e09d      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008aae:	2300      	movs	r3, #0
 8008ab0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008ab2:	e09a      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008ab4:	4b20      	ldr	r3, [pc, #128]	; (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008abc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008ac0:	d107      	bne.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008ac2:	f107 030c 	add.w	r3, r7, #12
 8008ac6:	4618      	mov	r0, r3
 8008ac8:	f000 fa02 	bl	8008ed0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008acc:	693b      	ldr	r3, [r7, #16]
 8008ace:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008ad0:	e08b      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008ad6:	e088      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008ad8:	4b17      	ldr	r3, [pc, #92]	; (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	f003 0304 	and.w	r3, r3, #4
 8008ae0:	2b04      	cmp	r3, #4
 8008ae2:	d109      	bne.n	8008af8 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008ae4:	4b14      	ldr	r3, [pc, #80]	; (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	08db      	lsrs	r3, r3, #3
 8008aea:	f003 0303 	and.w	r3, r3, #3
 8008aee:	4a13      	ldr	r2, [pc, #76]	; (8008b3c <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8008af0:	fa22 f303 	lsr.w	r3, r2, r3
 8008af4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008af6:	e078      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008af8:	2300      	movs	r3, #0
 8008afa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008afc:	e075      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008afe:	4b0e      	ldr	r3, [pc, #56]	; (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b06:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008b0a:	d102      	bne.n	8008b12 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8008b0c:	4b0c      	ldr	r3, [pc, #48]	; (8008b40 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8008b0e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008b10:	e06b      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008b12:	2300      	movs	r3, #0
 8008b14:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008b16:	e068      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008b18:	4b07      	ldr	r3, [pc, #28]	; (8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008b20:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008b24:	d102      	bne.n	8008b2c <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8008b26:	4b07      	ldr	r3, [pc, #28]	; (8008b44 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8008b28:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008b2a:	e05e      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008b30:	e05b      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8008b32:	2300      	movs	r3, #0
 8008b34:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008b36:	e058      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008b38:	58024400 	.word	0x58024400
 8008b3c:	03d09000 	.word	0x03d09000
 8008b40:	003d0900 	.word	0x003d0900
 8008b44:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8008b48:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b4c:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 8008b50:	430b      	orrs	r3, r1
 8008b52:	d148      	bne.n	8008be6 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8008b54:	4b27      	ldr	r3, [pc, #156]	; (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008b56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008b58:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008b5c:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 8008b5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b60:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008b64:	d02a      	beq.n	8008bbc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8008b66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b68:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008b6c:	d838      	bhi.n	8008be0 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8008b6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d004      	beq.n	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8008b74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b76:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008b7a:	d00d      	beq.n	8008b98 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8008b7c:	e030      	b.n	8008be0 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008b7e:	4b1d      	ldr	r3, [pc, #116]	; (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008b86:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008b8a:	d102      	bne.n	8008b92 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8008b8c:	4b1a      	ldr	r3, [pc, #104]	; (8008bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8008b8e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008b90:	e02b      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008b92:	2300      	movs	r3, #0
 8008b94:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008b96:	e028      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008b98:	4b16      	ldr	r3, [pc, #88]	; (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008ba0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008ba4:	d107      	bne.n	8008bb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008ba6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008baa:	4618      	mov	r0, r3
 8008bac:	f000 fae4 	bl	8009178 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008bb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bb2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008bb4:	e019      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008bba:	e016      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008bbc:	4b0d      	ldr	r3, [pc, #52]	; (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008bc4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008bc8:	d107      	bne.n	8008bda <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008bca:	f107 0318 	add.w	r3, r7, #24
 8008bce:	4618      	mov	r0, r3
 8008bd0:	f000 f82a 	bl	8008c28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008bd4:	69fb      	ldr	r3, [r7, #28]
 8008bd6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008bd8:	e007      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008bda:	2300      	movs	r3, #0
 8008bdc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008bde:	e004      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008be0:	2300      	movs	r3, #0
 8008be2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008be4:	e001      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8008be6:	2300      	movs	r3, #0
 8008be8:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  return frequency;
 8008bea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8008bec:	4618      	mov	r0, r3
 8008bee:	3740      	adds	r7, #64	; 0x40
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	bd80      	pop	{r7, pc}
 8008bf4:	58024400 	.word	0x58024400
 8008bf8:	017d7840 	.word	0x017d7840

08008bfc <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008c00:	f7fe f816 	bl	8006c30 <HAL_RCC_GetHCLKFreq>
 8008c04:	4602      	mov	r2, r0
 8008c06:	4b06      	ldr	r3, [pc, #24]	; (8008c20 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008c08:	6a1b      	ldr	r3, [r3, #32]
 8008c0a:	091b      	lsrs	r3, r3, #4
 8008c0c:	f003 0307 	and.w	r3, r3, #7
 8008c10:	4904      	ldr	r1, [pc, #16]	; (8008c24 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8008c12:	5ccb      	ldrb	r3, [r1, r3]
 8008c14:	f003 031f 	and.w	r3, r3, #31
 8008c18:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	bd80      	pop	{r7, pc}
 8008c20:	58024400 	.word	0x58024400
 8008c24:	0800bed8 	.word	0x0800bed8

08008c28 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8008c28:	b480      	push	{r7}
 8008c2a:	b089      	sub	sp, #36	; 0x24
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008c30:	4ba1      	ldr	r3, [pc, #644]	; (8008eb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008c32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c34:	f003 0303 	and.w	r3, r3, #3
 8008c38:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8008c3a:	4b9f      	ldr	r3, [pc, #636]	; (8008eb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008c3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c3e:	0b1b      	lsrs	r3, r3, #12
 8008c40:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008c44:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008c46:	4b9c      	ldr	r3, [pc, #624]	; (8008eb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c4a:	091b      	lsrs	r3, r3, #4
 8008c4c:	f003 0301 	and.w	r3, r3, #1
 8008c50:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8008c52:	4b99      	ldr	r3, [pc, #612]	; (8008eb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008c54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c56:	08db      	lsrs	r3, r3, #3
 8008c58:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008c5c:	693a      	ldr	r2, [r7, #16]
 8008c5e:	fb02 f303 	mul.w	r3, r2, r3
 8008c62:	ee07 3a90 	vmov	s15, r3
 8008c66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c6a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8008c6e:	697b      	ldr	r3, [r7, #20]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	f000 8111 	beq.w	8008e98 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8008c76:	69bb      	ldr	r3, [r7, #24]
 8008c78:	2b02      	cmp	r3, #2
 8008c7a:	f000 8083 	beq.w	8008d84 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8008c7e:	69bb      	ldr	r3, [r7, #24]
 8008c80:	2b02      	cmp	r3, #2
 8008c82:	f200 80a1 	bhi.w	8008dc8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8008c86:	69bb      	ldr	r3, [r7, #24]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d003      	beq.n	8008c94 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008c8c:	69bb      	ldr	r3, [r7, #24]
 8008c8e:	2b01      	cmp	r3, #1
 8008c90:	d056      	beq.n	8008d40 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8008c92:	e099      	b.n	8008dc8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008c94:	4b88      	ldr	r3, [pc, #544]	; (8008eb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	f003 0320 	and.w	r3, r3, #32
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d02d      	beq.n	8008cfc <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008ca0:	4b85      	ldr	r3, [pc, #532]	; (8008eb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	08db      	lsrs	r3, r3, #3
 8008ca6:	f003 0303 	and.w	r3, r3, #3
 8008caa:	4a84      	ldr	r2, [pc, #528]	; (8008ebc <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8008cac:	fa22 f303 	lsr.w	r3, r2, r3
 8008cb0:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008cb2:	68bb      	ldr	r3, [r7, #8]
 8008cb4:	ee07 3a90 	vmov	s15, r3
 8008cb8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008cbc:	697b      	ldr	r3, [r7, #20]
 8008cbe:	ee07 3a90 	vmov	s15, r3
 8008cc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008cc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008cca:	4b7b      	ldr	r3, [pc, #492]	; (8008eb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ccc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008cd2:	ee07 3a90 	vmov	s15, r3
 8008cd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008cda:	ed97 6a03 	vldr	s12, [r7, #12]
 8008cde:	eddf 5a78 	vldr	s11, [pc, #480]	; 8008ec0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008ce2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008ce6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008cea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008cee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008cf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008cf6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008cfa:	e087      	b.n	8008e0c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008cfc:	697b      	ldr	r3, [r7, #20]
 8008cfe:	ee07 3a90 	vmov	s15, r3
 8008d02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d06:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8008ec4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008d0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008d0e:	4b6a      	ldr	r3, [pc, #424]	; (8008eb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008d10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d16:	ee07 3a90 	vmov	s15, r3
 8008d1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d1e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008d22:	eddf 5a67 	vldr	s11, [pc, #412]	; 8008ec0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008d26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d2e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008d32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d3a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008d3e:	e065      	b.n	8008e0c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008d40:	697b      	ldr	r3, [r7, #20]
 8008d42:	ee07 3a90 	vmov	s15, r3
 8008d46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d4a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8008ec8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008d4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008d52:	4b59      	ldr	r3, [pc, #356]	; (8008eb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008d54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d5a:	ee07 3a90 	vmov	s15, r3
 8008d5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d62:	ed97 6a03 	vldr	s12, [r7, #12]
 8008d66:	eddf 5a56 	vldr	s11, [pc, #344]	; 8008ec0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008d6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d72:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008d76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d7e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008d82:	e043      	b.n	8008e0c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008d84:	697b      	ldr	r3, [r7, #20]
 8008d86:	ee07 3a90 	vmov	s15, r3
 8008d8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d8e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8008ecc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8008d92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008d96:	4b48      	ldr	r3, [pc, #288]	; (8008eb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008d98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d9e:	ee07 3a90 	vmov	s15, r3
 8008da2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008da6:	ed97 6a03 	vldr	s12, [r7, #12]
 8008daa:	eddf 5a45 	vldr	s11, [pc, #276]	; 8008ec0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008dae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008db2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008db6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008dba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008dbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008dc2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008dc6:	e021      	b.n	8008e0c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008dc8:	697b      	ldr	r3, [r7, #20]
 8008dca:	ee07 3a90 	vmov	s15, r3
 8008dce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008dd2:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8008ec8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008dd6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008dda:	4b37      	ldr	r3, [pc, #220]	; (8008eb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ddc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008de2:	ee07 3a90 	vmov	s15, r3
 8008de6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008dea:	ed97 6a03 	vldr	s12, [r7, #12]
 8008dee:	eddf 5a34 	vldr	s11, [pc, #208]	; 8008ec0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008df2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008df6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008dfa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008dfe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008e02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e06:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008e0a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8008e0c:	4b2a      	ldr	r3, [pc, #168]	; (8008eb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e10:	0a5b      	lsrs	r3, r3, #9
 8008e12:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008e16:	ee07 3a90 	vmov	s15, r3
 8008e1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e1e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008e22:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008e26:	edd7 6a07 	vldr	s13, [r7, #28]
 8008e2a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008e2e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008e32:	ee17 2a90 	vmov	r2, s15
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8008e3a:	4b1f      	ldr	r3, [pc, #124]	; (8008eb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e3e:	0c1b      	lsrs	r3, r3, #16
 8008e40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008e44:	ee07 3a90 	vmov	s15, r3
 8008e48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e4c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008e50:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008e54:	edd7 6a07 	vldr	s13, [r7, #28]
 8008e58:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008e5c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008e60:	ee17 2a90 	vmov	r2, s15
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8008e68:	4b13      	ldr	r3, [pc, #76]	; (8008eb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e6c:	0e1b      	lsrs	r3, r3, #24
 8008e6e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008e72:	ee07 3a90 	vmov	s15, r3
 8008e76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e7a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008e7e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008e82:	edd7 6a07 	vldr	s13, [r7, #28]
 8008e86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008e8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008e8e:	ee17 2a90 	vmov	r2, s15
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8008e96:	e008      	b.n	8008eaa <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	2200      	movs	r2, #0
 8008ea2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	2200      	movs	r2, #0
 8008ea8:	609a      	str	r2, [r3, #8]
}
 8008eaa:	bf00      	nop
 8008eac:	3724      	adds	r7, #36	; 0x24
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb4:	4770      	bx	lr
 8008eb6:	bf00      	nop
 8008eb8:	58024400 	.word	0x58024400
 8008ebc:	03d09000 	.word	0x03d09000
 8008ec0:	46000000 	.word	0x46000000
 8008ec4:	4c742400 	.word	0x4c742400
 8008ec8:	4a742400 	.word	0x4a742400
 8008ecc:	4bbebc20 	.word	0x4bbebc20

08008ed0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8008ed0:	b480      	push	{r7}
 8008ed2:	b089      	sub	sp, #36	; 0x24
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008ed8:	4ba1      	ldr	r3, [pc, #644]	; (8009160 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008eda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008edc:	f003 0303 	and.w	r3, r3, #3
 8008ee0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8008ee2:	4b9f      	ldr	r3, [pc, #636]	; (8009160 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008ee4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ee6:	0d1b      	lsrs	r3, r3, #20
 8008ee8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008eec:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8008eee:	4b9c      	ldr	r3, [pc, #624]	; (8009160 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008ef0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ef2:	0a1b      	lsrs	r3, r3, #8
 8008ef4:	f003 0301 	and.w	r3, r3, #1
 8008ef8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8008efa:	4b99      	ldr	r3, [pc, #612]	; (8009160 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008efc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008efe:	08db      	lsrs	r3, r3, #3
 8008f00:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008f04:	693a      	ldr	r2, [r7, #16]
 8008f06:	fb02 f303 	mul.w	r3, r2, r3
 8008f0a:	ee07 3a90 	vmov	s15, r3
 8008f0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f12:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8008f16:	697b      	ldr	r3, [r7, #20]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	f000 8111 	beq.w	8009140 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8008f1e:	69bb      	ldr	r3, [r7, #24]
 8008f20:	2b02      	cmp	r3, #2
 8008f22:	f000 8083 	beq.w	800902c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8008f26:	69bb      	ldr	r3, [r7, #24]
 8008f28:	2b02      	cmp	r3, #2
 8008f2a:	f200 80a1 	bhi.w	8009070 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8008f2e:	69bb      	ldr	r3, [r7, #24]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d003      	beq.n	8008f3c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8008f34:	69bb      	ldr	r3, [r7, #24]
 8008f36:	2b01      	cmp	r3, #1
 8008f38:	d056      	beq.n	8008fe8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8008f3a:	e099      	b.n	8009070 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008f3c:	4b88      	ldr	r3, [pc, #544]	; (8009160 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	f003 0320 	and.w	r3, r3, #32
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d02d      	beq.n	8008fa4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008f48:	4b85      	ldr	r3, [pc, #532]	; (8009160 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	08db      	lsrs	r3, r3, #3
 8008f4e:	f003 0303 	and.w	r3, r3, #3
 8008f52:	4a84      	ldr	r2, [pc, #528]	; (8009164 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8008f54:	fa22 f303 	lsr.w	r3, r2, r3
 8008f58:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008f5a:	68bb      	ldr	r3, [r7, #8]
 8008f5c:	ee07 3a90 	vmov	s15, r3
 8008f60:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f64:	697b      	ldr	r3, [r7, #20]
 8008f66:	ee07 3a90 	vmov	s15, r3
 8008f6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f72:	4b7b      	ldr	r3, [pc, #492]	; (8009160 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f7a:	ee07 3a90 	vmov	s15, r3
 8008f7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f82:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f86:	eddf 5a78 	vldr	s11, [pc, #480]	; 8009168 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008f8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f92:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008f96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f9e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008fa2:	e087      	b.n	80090b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008fa4:	697b      	ldr	r3, [r7, #20]
 8008fa6:	ee07 3a90 	vmov	s15, r3
 8008faa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fae:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800916c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8008fb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008fb6:	4b6a      	ldr	r3, [pc, #424]	; (8009160 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008fbe:	ee07 3a90 	vmov	s15, r3
 8008fc2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008fc6:	ed97 6a03 	vldr	s12, [r7, #12]
 8008fca:	eddf 5a67 	vldr	s11, [pc, #412]	; 8009168 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008fce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008fd2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008fd6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008fda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008fde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008fe2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008fe6:	e065      	b.n	80090b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008fe8:	697b      	ldr	r3, [r7, #20]
 8008fea:	ee07 3a90 	vmov	s15, r3
 8008fee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ff2:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8009170 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008ff6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ffa:	4b59      	ldr	r3, [pc, #356]	; (8009160 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ffe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009002:	ee07 3a90 	vmov	s15, r3
 8009006:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800900a:	ed97 6a03 	vldr	s12, [r7, #12]
 800900e:	eddf 5a56 	vldr	s11, [pc, #344]	; 8009168 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009012:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009016:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800901a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800901e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009022:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009026:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800902a:	e043      	b.n	80090b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800902c:	697b      	ldr	r3, [r7, #20]
 800902e:	ee07 3a90 	vmov	s15, r3
 8009032:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009036:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8009174 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800903a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800903e:	4b48      	ldr	r3, [pc, #288]	; (8009160 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009042:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009046:	ee07 3a90 	vmov	s15, r3
 800904a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800904e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009052:	eddf 5a45 	vldr	s11, [pc, #276]	; 8009168 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009056:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800905a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800905e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009062:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009066:	ee67 7a27 	vmul.f32	s15, s14, s15
 800906a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800906e:	e021      	b.n	80090b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009070:	697b      	ldr	r3, [r7, #20]
 8009072:	ee07 3a90 	vmov	s15, r3
 8009076:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800907a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8009170 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800907e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009082:	4b37      	ldr	r3, [pc, #220]	; (8009160 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009086:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800908a:	ee07 3a90 	vmov	s15, r3
 800908e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009092:	ed97 6a03 	vldr	s12, [r7, #12]
 8009096:	eddf 5a34 	vldr	s11, [pc, #208]	; 8009168 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800909a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800909e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80090a2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80090a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80090aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80090ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80090b2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80090b4:	4b2a      	ldr	r3, [pc, #168]	; (8009160 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80090b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090b8:	0a5b      	lsrs	r3, r3, #9
 80090ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80090be:	ee07 3a90 	vmov	s15, r3
 80090c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090c6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80090ca:	ee37 7a87 	vadd.f32	s14, s15, s14
 80090ce:	edd7 6a07 	vldr	s13, [r7, #28]
 80090d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80090d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80090da:	ee17 2a90 	vmov	r2, s15
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80090e2:	4b1f      	ldr	r3, [pc, #124]	; (8009160 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80090e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090e6:	0c1b      	lsrs	r3, r3, #16
 80090e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80090ec:	ee07 3a90 	vmov	s15, r3
 80090f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090f4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80090f8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80090fc:	edd7 6a07 	vldr	s13, [r7, #28]
 8009100:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009104:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009108:	ee17 2a90 	vmov	r2, s15
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8009110:	4b13      	ldr	r3, [pc, #76]	; (8009160 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009114:	0e1b      	lsrs	r3, r3, #24
 8009116:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800911a:	ee07 3a90 	vmov	s15, r3
 800911e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009122:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009126:	ee37 7a87 	vadd.f32	s14, s15, s14
 800912a:	edd7 6a07 	vldr	s13, [r7, #28]
 800912e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009132:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009136:	ee17 2a90 	vmov	r2, s15
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800913e:	e008      	b.n	8009152 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	2200      	movs	r2, #0
 8009144:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	2200      	movs	r2, #0
 800914a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	2200      	movs	r2, #0
 8009150:	609a      	str	r2, [r3, #8]
}
 8009152:	bf00      	nop
 8009154:	3724      	adds	r7, #36	; 0x24
 8009156:	46bd      	mov	sp, r7
 8009158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915c:	4770      	bx	lr
 800915e:	bf00      	nop
 8009160:	58024400 	.word	0x58024400
 8009164:	03d09000 	.word	0x03d09000
 8009168:	46000000 	.word	0x46000000
 800916c:	4c742400 	.word	0x4c742400
 8009170:	4a742400 	.word	0x4a742400
 8009174:	4bbebc20 	.word	0x4bbebc20

08009178 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8009178:	b480      	push	{r7}
 800917a:	b089      	sub	sp, #36	; 0x24
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009180:	4ba0      	ldr	r3, [pc, #640]	; (8009404 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009182:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009184:	f003 0303 	and.w	r3, r3, #3
 8009188:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800918a:	4b9e      	ldr	r3, [pc, #632]	; (8009404 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800918c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800918e:	091b      	lsrs	r3, r3, #4
 8009190:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009194:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8009196:	4b9b      	ldr	r3, [pc, #620]	; (8009404 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009198:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800919a:	f003 0301 	and.w	r3, r3, #1
 800919e:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80091a0:	4b98      	ldr	r3, [pc, #608]	; (8009404 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80091a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80091a4:	08db      	lsrs	r3, r3, #3
 80091a6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80091aa:	693a      	ldr	r2, [r7, #16]
 80091ac:	fb02 f303 	mul.w	r3, r2, r3
 80091b0:	ee07 3a90 	vmov	s15, r3
 80091b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091b8:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 80091bc:	697b      	ldr	r3, [r7, #20]
 80091be:	2b00      	cmp	r3, #0
 80091c0:	f000 8111 	beq.w	80093e6 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 80091c4:	69bb      	ldr	r3, [r7, #24]
 80091c6:	2b02      	cmp	r3, #2
 80091c8:	f000 8083 	beq.w	80092d2 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 80091cc:	69bb      	ldr	r3, [r7, #24]
 80091ce:	2b02      	cmp	r3, #2
 80091d0:	f200 80a1 	bhi.w	8009316 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 80091d4:	69bb      	ldr	r3, [r7, #24]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d003      	beq.n	80091e2 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 80091da:	69bb      	ldr	r3, [r7, #24]
 80091dc:	2b01      	cmp	r3, #1
 80091de:	d056      	beq.n	800928e <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 80091e0:	e099      	b.n	8009316 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80091e2:	4b88      	ldr	r3, [pc, #544]	; (8009404 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	f003 0320 	and.w	r3, r3, #32
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d02d      	beq.n	800924a <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80091ee:	4b85      	ldr	r3, [pc, #532]	; (8009404 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	08db      	lsrs	r3, r3, #3
 80091f4:	f003 0303 	and.w	r3, r3, #3
 80091f8:	4a83      	ldr	r2, [pc, #524]	; (8009408 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 80091fa:	fa22 f303 	lsr.w	r3, r2, r3
 80091fe:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009200:	68bb      	ldr	r3, [r7, #8]
 8009202:	ee07 3a90 	vmov	s15, r3
 8009206:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800920a:	697b      	ldr	r3, [r7, #20]
 800920c:	ee07 3a90 	vmov	s15, r3
 8009210:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009214:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009218:	4b7a      	ldr	r3, [pc, #488]	; (8009404 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800921a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800921c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009220:	ee07 3a90 	vmov	s15, r3
 8009224:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009228:	ed97 6a03 	vldr	s12, [r7, #12]
 800922c:	eddf 5a77 	vldr	s11, [pc, #476]	; 800940c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009230:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009234:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009238:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800923c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009240:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009244:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009248:	e087      	b.n	800935a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800924a:	697b      	ldr	r3, [r7, #20]
 800924c:	ee07 3a90 	vmov	s15, r3
 8009250:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009254:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8009410 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009258:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800925c:	4b69      	ldr	r3, [pc, #420]	; (8009404 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800925e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009260:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009264:	ee07 3a90 	vmov	s15, r3
 8009268:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800926c:	ed97 6a03 	vldr	s12, [r7, #12]
 8009270:	eddf 5a66 	vldr	s11, [pc, #408]	; 800940c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009274:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009278:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800927c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009280:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009284:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009288:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800928c:	e065      	b.n	800935a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800928e:	697b      	ldr	r3, [r7, #20]
 8009290:	ee07 3a90 	vmov	s15, r3
 8009294:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009298:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8009414 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800929c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80092a0:	4b58      	ldr	r3, [pc, #352]	; (8009404 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80092a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092a8:	ee07 3a90 	vmov	s15, r3
 80092ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80092b0:	ed97 6a03 	vldr	s12, [r7, #12]
 80092b4:	eddf 5a55 	vldr	s11, [pc, #340]	; 800940c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80092b8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80092bc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80092c0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80092c4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80092c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80092cc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80092d0:	e043      	b.n	800935a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80092d2:	697b      	ldr	r3, [r7, #20]
 80092d4:	ee07 3a90 	vmov	s15, r3
 80092d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092dc:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8009418 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 80092e0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80092e4:	4b47      	ldr	r3, [pc, #284]	; (8009404 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80092e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092ec:	ee07 3a90 	vmov	s15, r3
 80092f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80092f4:	ed97 6a03 	vldr	s12, [r7, #12]
 80092f8:	eddf 5a44 	vldr	s11, [pc, #272]	; 800940c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80092fc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009300:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009304:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009308:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800930c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009310:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009314:	e021      	b.n	800935a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009316:	697b      	ldr	r3, [r7, #20]
 8009318:	ee07 3a90 	vmov	s15, r3
 800931c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009320:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8009410 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009324:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009328:	4b36      	ldr	r3, [pc, #216]	; (8009404 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800932a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800932c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009330:	ee07 3a90 	vmov	s15, r3
 8009334:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009338:	ed97 6a03 	vldr	s12, [r7, #12]
 800933c:	eddf 5a33 	vldr	s11, [pc, #204]	; 800940c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009340:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009344:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009348:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800934c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009350:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009354:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009358:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800935a:	4b2a      	ldr	r3, [pc, #168]	; (8009404 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800935c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800935e:	0a5b      	lsrs	r3, r3, #9
 8009360:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009364:	ee07 3a90 	vmov	s15, r3
 8009368:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800936c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009370:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009374:	edd7 6a07 	vldr	s13, [r7, #28]
 8009378:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800937c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009380:	ee17 2a90 	vmov	r2, s15
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8009388:	4b1e      	ldr	r3, [pc, #120]	; (8009404 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800938a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800938c:	0c1b      	lsrs	r3, r3, #16
 800938e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009392:	ee07 3a90 	vmov	s15, r3
 8009396:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800939a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800939e:	ee37 7a87 	vadd.f32	s14, s15, s14
 80093a2:	edd7 6a07 	vldr	s13, [r7, #28]
 80093a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80093aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80093ae:	ee17 2a90 	vmov	r2, s15
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 80093b6:	4b13      	ldr	r3, [pc, #76]	; (8009404 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80093b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093ba:	0e1b      	lsrs	r3, r3, #24
 80093bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80093c0:	ee07 3a90 	vmov	s15, r3
 80093c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093c8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80093cc:	ee37 7a87 	vadd.f32	s14, s15, s14
 80093d0:	edd7 6a07 	vldr	s13, [r7, #28]
 80093d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80093d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80093dc:	ee17 2a90 	vmov	r2, s15
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80093e4:	e008      	b.n	80093f8 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	2200      	movs	r2, #0
 80093ea:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	2200      	movs	r2, #0
 80093f0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	2200      	movs	r2, #0
 80093f6:	609a      	str	r2, [r3, #8]
}
 80093f8:	bf00      	nop
 80093fa:	3724      	adds	r7, #36	; 0x24
 80093fc:	46bd      	mov	sp, r7
 80093fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009402:	4770      	bx	lr
 8009404:	58024400 	.word	0x58024400
 8009408:	03d09000 	.word	0x03d09000
 800940c:	46000000 	.word	0x46000000
 8009410:	4c742400 	.word	0x4c742400
 8009414:	4a742400 	.word	0x4a742400
 8009418:	4bbebc20 	.word	0x4bbebc20

0800941c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800941c:	b580      	push	{r7, lr}
 800941e:	b084      	sub	sp, #16
 8009420:	af00      	add	r7, sp, #0
 8009422:	6078      	str	r0, [r7, #4]
 8009424:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009426:	2300      	movs	r3, #0
 8009428:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800942a:	4b53      	ldr	r3, [pc, #332]	; (8009578 <RCCEx_PLL2_Config+0x15c>)
 800942c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800942e:	f003 0303 	and.w	r3, r3, #3
 8009432:	2b03      	cmp	r3, #3
 8009434:	d101      	bne.n	800943a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8009436:	2301      	movs	r3, #1
 8009438:	e099      	b.n	800956e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800943a:	4b4f      	ldr	r3, [pc, #316]	; (8009578 <RCCEx_PLL2_Config+0x15c>)
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	4a4e      	ldr	r2, [pc, #312]	; (8009578 <RCCEx_PLL2_Config+0x15c>)
 8009440:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009444:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009446:	f7f7 fffd 	bl	8001444 <HAL_GetTick>
 800944a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800944c:	e008      	b.n	8009460 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800944e:	f7f7 fff9 	bl	8001444 <HAL_GetTick>
 8009452:	4602      	mov	r2, r0
 8009454:	68bb      	ldr	r3, [r7, #8]
 8009456:	1ad3      	subs	r3, r2, r3
 8009458:	2b02      	cmp	r3, #2
 800945a:	d901      	bls.n	8009460 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800945c:	2303      	movs	r3, #3
 800945e:	e086      	b.n	800956e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009460:	4b45      	ldr	r3, [pc, #276]	; (8009578 <RCCEx_PLL2_Config+0x15c>)
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009468:	2b00      	cmp	r3, #0
 800946a:	d1f0      	bne.n	800944e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800946c:	4b42      	ldr	r3, [pc, #264]	; (8009578 <RCCEx_PLL2_Config+0x15c>)
 800946e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009470:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	031b      	lsls	r3, r3, #12
 800947a:	493f      	ldr	r1, [pc, #252]	; (8009578 <RCCEx_PLL2_Config+0x15c>)
 800947c:	4313      	orrs	r3, r2
 800947e:	628b      	str	r3, [r1, #40]	; 0x28
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	685b      	ldr	r3, [r3, #4]
 8009484:	3b01      	subs	r3, #1
 8009486:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	689b      	ldr	r3, [r3, #8]
 800948e:	3b01      	subs	r3, #1
 8009490:	025b      	lsls	r3, r3, #9
 8009492:	b29b      	uxth	r3, r3
 8009494:	431a      	orrs	r2, r3
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	68db      	ldr	r3, [r3, #12]
 800949a:	3b01      	subs	r3, #1
 800949c:	041b      	lsls	r3, r3, #16
 800949e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80094a2:	431a      	orrs	r2, r3
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	691b      	ldr	r3, [r3, #16]
 80094a8:	3b01      	subs	r3, #1
 80094aa:	061b      	lsls	r3, r3, #24
 80094ac:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80094b0:	4931      	ldr	r1, [pc, #196]	; (8009578 <RCCEx_PLL2_Config+0x15c>)
 80094b2:	4313      	orrs	r3, r2
 80094b4:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80094b6:	4b30      	ldr	r3, [pc, #192]	; (8009578 <RCCEx_PLL2_Config+0x15c>)
 80094b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094ba:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	695b      	ldr	r3, [r3, #20]
 80094c2:	492d      	ldr	r1, [pc, #180]	; (8009578 <RCCEx_PLL2_Config+0x15c>)
 80094c4:	4313      	orrs	r3, r2
 80094c6:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80094c8:	4b2b      	ldr	r3, [pc, #172]	; (8009578 <RCCEx_PLL2_Config+0x15c>)
 80094ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094cc:	f023 0220 	bic.w	r2, r3, #32
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	699b      	ldr	r3, [r3, #24]
 80094d4:	4928      	ldr	r1, [pc, #160]	; (8009578 <RCCEx_PLL2_Config+0x15c>)
 80094d6:	4313      	orrs	r3, r2
 80094d8:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80094da:	4b27      	ldr	r3, [pc, #156]	; (8009578 <RCCEx_PLL2_Config+0x15c>)
 80094dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094de:	4a26      	ldr	r2, [pc, #152]	; (8009578 <RCCEx_PLL2_Config+0x15c>)
 80094e0:	f023 0310 	bic.w	r3, r3, #16
 80094e4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80094e6:	4b24      	ldr	r3, [pc, #144]	; (8009578 <RCCEx_PLL2_Config+0x15c>)
 80094e8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80094ea:	4b24      	ldr	r3, [pc, #144]	; (800957c <RCCEx_PLL2_Config+0x160>)
 80094ec:	4013      	ands	r3, r2
 80094ee:	687a      	ldr	r2, [r7, #4]
 80094f0:	69d2      	ldr	r2, [r2, #28]
 80094f2:	00d2      	lsls	r2, r2, #3
 80094f4:	4920      	ldr	r1, [pc, #128]	; (8009578 <RCCEx_PLL2_Config+0x15c>)
 80094f6:	4313      	orrs	r3, r2
 80094f8:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80094fa:	4b1f      	ldr	r3, [pc, #124]	; (8009578 <RCCEx_PLL2_Config+0x15c>)
 80094fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094fe:	4a1e      	ldr	r2, [pc, #120]	; (8009578 <RCCEx_PLL2_Config+0x15c>)
 8009500:	f043 0310 	orr.w	r3, r3, #16
 8009504:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8009506:	683b      	ldr	r3, [r7, #0]
 8009508:	2b00      	cmp	r3, #0
 800950a:	d106      	bne.n	800951a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800950c:	4b1a      	ldr	r3, [pc, #104]	; (8009578 <RCCEx_PLL2_Config+0x15c>)
 800950e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009510:	4a19      	ldr	r2, [pc, #100]	; (8009578 <RCCEx_PLL2_Config+0x15c>)
 8009512:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009516:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009518:	e00f      	b.n	800953a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800951a:	683b      	ldr	r3, [r7, #0]
 800951c:	2b01      	cmp	r3, #1
 800951e:	d106      	bne.n	800952e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8009520:	4b15      	ldr	r3, [pc, #84]	; (8009578 <RCCEx_PLL2_Config+0x15c>)
 8009522:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009524:	4a14      	ldr	r2, [pc, #80]	; (8009578 <RCCEx_PLL2_Config+0x15c>)
 8009526:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800952a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800952c:	e005      	b.n	800953a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800952e:	4b12      	ldr	r3, [pc, #72]	; (8009578 <RCCEx_PLL2_Config+0x15c>)
 8009530:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009532:	4a11      	ldr	r2, [pc, #68]	; (8009578 <RCCEx_PLL2_Config+0x15c>)
 8009534:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009538:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800953a:	4b0f      	ldr	r3, [pc, #60]	; (8009578 <RCCEx_PLL2_Config+0x15c>)
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	4a0e      	ldr	r2, [pc, #56]	; (8009578 <RCCEx_PLL2_Config+0x15c>)
 8009540:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8009544:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009546:	f7f7 ff7d 	bl	8001444 <HAL_GetTick>
 800954a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800954c:	e008      	b.n	8009560 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800954e:	f7f7 ff79 	bl	8001444 <HAL_GetTick>
 8009552:	4602      	mov	r2, r0
 8009554:	68bb      	ldr	r3, [r7, #8]
 8009556:	1ad3      	subs	r3, r2, r3
 8009558:	2b02      	cmp	r3, #2
 800955a:	d901      	bls.n	8009560 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800955c:	2303      	movs	r3, #3
 800955e:	e006      	b.n	800956e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009560:	4b05      	ldr	r3, [pc, #20]	; (8009578 <RCCEx_PLL2_Config+0x15c>)
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009568:	2b00      	cmp	r3, #0
 800956a:	d0f0      	beq.n	800954e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800956c:	7bfb      	ldrb	r3, [r7, #15]
}
 800956e:	4618      	mov	r0, r3
 8009570:	3710      	adds	r7, #16
 8009572:	46bd      	mov	sp, r7
 8009574:	bd80      	pop	{r7, pc}
 8009576:	bf00      	nop
 8009578:	58024400 	.word	0x58024400
 800957c:	ffff0007 	.word	0xffff0007

08009580 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8009580:	b580      	push	{r7, lr}
 8009582:	b084      	sub	sp, #16
 8009584:	af00      	add	r7, sp, #0
 8009586:	6078      	str	r0, [r7, #4]
 8009588:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800958a:	2300      	movs	r3, #0
 800958c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800958e:	4b53      	ldr	r3, [pc, #332]	; (80096dc <RCCEx_PLL3_Config+0x15c>)
 8009590:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009592:	f003 0303 	and.w	r3, r3, #3
 8009596:	2b03      	cmp	r3, #3
 8009598:	d101      	bne.n	800959e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800959a:	2301      	movs	r3, #1
 800959c:	e099      	b.n	80096d2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800959e:	4b4f      	ldr	r3, [pc, #316]	; (80096dc <RCCEx_PLL3_Config+0x15c>)
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	4a4e      	ldr	r2, [pc, #312]	; (80096dc <RCCEx_PLL3_Config+0x15c>)
 80095a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80095a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80095aa:	f7f7 ff4b 	bl	8001444 <HAL_GetTick>
 80095ae:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80095b0:	e008      	b.n	80095c4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80095b2:	f7f7 ff47 	bl	8001444 <HAL_GetTick>
 80095b6:	4602      	mov	r2, r0
 80095b8:	68bb      	ldr	r3, [r7, #8]
 80095ba:	1ad3      	subs	r3, r2, r3
 80095bc:	2b02      	cmp	r3, #2
 80095be:	d901      	bls.n	80095c4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80095c0:	2303      	movs	r3, #3
 80095c2:	e086      	b.n	80096d2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80095c4:	4b45      	ldr	r3, [pc, #276]	; (80096dc <RCCEx_PLL3_Config+0x15c>)
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d1f0      	bne.n	80095b2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80095d0:	4b42      	ldr	r3, [pc, #264]	; (80096dc <RCCEx_PLL3_Config+0x15c>)
 80095d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095d4:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	051b      	lsls	r3, r3, #20
 80095de:	493f      	ldr	r1, [pc, #252]	; (80096dc <RCCEx_PLL3_Config+0x15c>)
 80095e0:	4313      	orrs	r3, r2
 80095e2:	628b      	str	r3, [r1, #40]	; 0x28
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	685b      	ldr	r3, [r3, #4]
 80095e8:	3b01      	subs	r3, #1
 80095ea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	689b      	ldr	r3, [r3, #8]
 80095f2:	3b01      	subs	r3, #1
 80095f4:	025b      	lsls	r3, r3, #9
 80095f6:	b29b      	uxth	r3, r3
 80095f8:	431a      	orrs	r2, r3
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	68db      	ldr	r3, [r3, #12]
 80095fe:	3b01      	subs	r3, #1
 8009600:	041b      	lsls	r3, r3, #16
 8009602:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8009606:	431a      	orrs	r2, r3
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	691b      	ldr	r3, [r3, #16]
 800960c:	3b01      	subs	r3, #1
 800960e:	061b      	lsls	r3, r3, #24
 8009610:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8009614:	4931      	ldr	r1, [pc, #196]	; (80096dc <RCCEx_PLL3_Config+0x15c>)
 8009616:	4313      	orrs	r3, r2
 8009618:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800961a:	4b30      	ldr	r3, [pc, #192]	; (80096dc <RCCEx_PLL3_Config+0x15c>)
 800961c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800961e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	695b      	ldr	r3, [r3, #20]
 8009626:	492d      	ldr	r1, [pc, #180]	; (80096dc <RCCEx_PLL3_Config+0x15c>)
 8009628:	4313      	orrs	r3, r2
 800962a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800962c:	4b2b      	ldr	r3, [pc, #172]	; (80096dc <RCCEx_PLL3_Config+0x15c>)
 800962e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009630:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	699b      	ldr	r3, [r3, #24]
 8009638:	4928      	ldr	r1, [pc, #160]	; (80096dc <RCCEx_PLL3_Config+0x15c>)
 800963a:	4313      	orrs	r3, r2
 800963c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800963e:	4b27      	ldr	r3, [pc, #156]	; (80096dc <RCCEx_PLL3_Config+0x15c>)
 8009640:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009642:	4a26      	ldr	r2, [pc, #152]	; (80096dc <RCCEx_PLL3_Config+0x15c>)
 8009644:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009648:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800964a:	4b24      	ldr	r3, [pc, #144]	; (80096dc <RCCEx_PLL3_Config+0x15c>)
 800964c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800964e:	4b24      	ldr	r3, [pc, #144]	; (80096e0 <RCCEx_PLL3_Config+0x160>)
 8009650:	4013      	ands	r3, r2
 8009652:	687a      	ldr	r2, [r7, #4]
 8009654:	69d2      	ldr	r2, [r2, #28]
 8009656:	00d2      	lsls	r2, r2, #3
 8009658:	4920      	ldr	r1, [pc, #128]	; (80096dc <RCCEx_PLL3_Config+0x15c>)
 800965a:	4313      	orrs	r3, r2
 800965c:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800965e:	4b1f      	ldr	r3, [pc, #124]	; (80096dc <RCCEx_PLL3_Config+0x15c>)
 8009660:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009662:	4a1e      	ldr	r2, [pc, #120]	; (80096dc <RCCEx_PLL3_Config+0x15c>)
 8009664:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009668:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800966a:	683b      	ldr	r3, [r7, #0]
 800966c:	2b00      	cmp	r3, #0
 800966e:	d106      	bne.n	800967e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8009670:	4b1a      	ldr	r3, [pc, #104]	; (80096dc <RCCEx_PLL3_Config+0x15c>)
 8009672:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009674:	4a19      	ldr	r2, [pc, #100]	; (80096dc <RCCEx_PLL3_Config+0x15c>)
 8009676:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800967a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800967c:	e00f      	b.n	800969e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800967e:	683b      	ldr	r3, [r7, #0]
 8009680:	2b01      	cmp	r3, #1
 8009682:	d106      	bne.n	8009692 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8009684:	4b15      	ldr	r3, [pc, #84]	; (80096dc <RCCEx_PLL3_Config+0x15c>)
 8009686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009688:	4a14      	ldr	r2, [pc, #80]	; (80096dc <RCCEx_PLL3_Config+0x15c>)
 800968a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800968e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009690:	e005      	b.n	800969e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8009692:	4b12      	ldr	r3, [pc, #72]	; (80096dc <RCCEx_PLL3_Config+0x15c>)
 8009694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009696:	4a11      	ldr	r2, [pc, #68]	; (80096dc <RCCEx_PLL3_Config+0x15c>)
 8009698:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800969c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800969e:	4b0f      	ldr	r3, [pc, #60]	; (80096dc <RCCEx_PLL3_Config+0x15c>)
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	4a0e      	ldr	r2, [pc, #56]	; (80096dc <RCCEx_PLL3_Config+0x15c>)
 80096a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80096a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80096aa:	f7f7 fecb 	bl	8001444 <HAL_GetTick>
 80096ae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80096b0:	e008      	b.n	80096c4 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80096b2:	f7f7 fec7 	bl	8001444 <HAL_GetTick>
 80096b6:	4602      	mov	r2, r0
 80096b8:	68bb      	ldr	r3, [r7, #8]
 80096ba:	1ad3      	subs	r3, r2, r3
 80096bc:	2b02      	cmp	r3, #2
 80096be:	d901      	bls.n	80096c4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80096c0:	2303      	movs	r3, #3
 80096c2:	e006      	b.n	80096d2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80096c4:	4b05      	ldr	r3, [pc, #20]	; (80096dc <RCCEx_PLL3_Config+0x15c>)
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d0f0      	beq.n	80096b2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80096d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80096d2:	4618      	mov	r0, r3
 80096d4:	3710      	adds	r7, #16
 80096d6:	46bd      	mov	sp, r7
 80096d8:	bd80      	pop	{r7, pc}
 80096da:	bf00      	nop
 80096dc:	58024400 	.word	0x58024400
 80096e0:	ffff0007 	.word	0xffff0007

080096e4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80096e4:	b580      	push	{r7, lr}
 80096e6:	b082      	sub	sp, #8
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d101      	bne.n	80096f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80096f2:	2301      	movs	r3, #1
 80096f4:	e042      	b.n	800977c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d106      	bne.n	800970e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	2200      	movs	r2, #0
 8009704:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009708:	6878      	ldr	r0, [r7, #4]
 800970a:	f7f7 fc7d 	bl	8001008 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	2224      	movs	r2, #36	; 0x24
 8009712:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	681a      	ldr	r2, [r3, #0]
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	f022 0201 	bic.w	r2, r2, #1
 8009724:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009726:	6878      	ldr	r0, [r7, #4]
 8009728:	f000 fc9a 	bl	800a060 <UART_SetConfig>
 800972c:	4603      	mov	r3, r0
 800972e:	2b01      	cmp	r3, #1
 8009730:	d101      	bne.n	8009736 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8009732:	2301      	movs	r3, #1
 8009734:	e022      	b.n	800977c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800973a:	2b00      	cmp	r3, #0
 800973c:	d002      	beq.n	8009744 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800973e:	6878      	ldr	r0, [r7, #4]
 8009740:	f001 f9f6 	bl	800ab30 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	685a      	ldr	r2, [r3, #4]
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009752:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	689a      	ldr	r2, [r3, #8]
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009762:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	681a      	ldr	r2, [r3, #0]
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	f042 0201 	orr.w	r2, r2, #1
 8009772:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009774:	6878      	ldr	r0, [r7, #4]
 8009776:	f001 fa7d 	bl	800ac74 <UART_CheckIdleState>
 800977a:	4603      	mov	r3, r0
}
 800977c:	4618      	mov	r0, r3
 800977e:	3708      	adds	r7, #8
 8009780:	46bd      	mov	sp, r7
 8009782:	bd80      	pop	{r7, pc}

08009784 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009784:	b480      	push	{r7}
 8009786:	b091      	sub	sp, #68	; 0x44
 8009788:	af00      	add	r7, sp, #0
 800978a:	60f8      	str	r0, [r7, #12]
 800978c:	60b9      	str	r1, [r7, #8]
 800978e:	4613      	mov	r3, r2
 8009790:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009798:	2b20      	cmp	r3, #32
 800979a:	d178      	bne.n	800988e <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800979c:	68bb      	ldr	r3, [r7, #8]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d002      	beq.n	80097a8 <HAL_UART_Transmit_IT+0x24>
 80097a2:	88fb      	ldrh	r3, [r7, #6]
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d101      	bne.n	80097ac <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 80097a8:	2301      	movs	r3, #1
 80097aa:	e071      	b.n	8009890 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	68ba      	ldr	r2, [r7, #8]
 80097b0:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	88fa      	ldrh	r2, [r7, #6]
 80097b6:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	88fa      	ldrh	r2, [r7, #6]
 80097be:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    huart->TxISR       = NULL;
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	2200      	movs	r2, #0
 80097c6:	679a      	str	r2, [r3, #120]	; 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	2200      	movs	r2, #0
 80097cc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	2221      	movs	r2, #33	; 0x21
 80097d4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80097dc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80097e0:	d12a      	bne.n	8009838 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	689b      	ldr	r3, [r3, #8]
 80097e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80097ea:	d107      	bne.n	80097fc <HAL_UART_Transmit_IT+0x78>
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	691b      	ldr	r3, [r3, #16]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d103      	bne.n	80097fc <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	4a29      	ldr	r2, [pc, #164]	; (800989c <HAL_UART_Transmit_IT+0x118>)
 80097f8:	679a      	str	r2, [r3, #120]	; 0x78
 80097fa:	e002      	b.n	8009802 <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	4a28      	ldr	r2, [pc, #160]	; (80098a0 <HAL_UART_Transmit_IT+0x11c>)
 8009800:	679a      	str	r2, [r3, #120]	; 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	3308      	adds	r3, #8
 8009808:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800980a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800980c:	e853 3f00 	ldrex	r3, [r3]
 8009810:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009814:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8009818:	63bb      	str	r3, [r7, #56]	; 0x38
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	3308      	adds	r3, #8
 8009820:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009822:	637a      	str	r2, [r7, #52]	; 0x34
 8009824:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009826:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009828:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800982a:	e841 2300 	strex	r3, r2, [r1]
 800982e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009830:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009832:	2b00      	cmp	r3, #0
 8009834:	d1e5      	bne.n	8009802 <HAL_UART_Transmit_IT+0x7e>
 8009836:	e028      	b.n	800988a <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	689b      	ldr	r3, [r3, #8]
 800983c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009840:	d107      	bne.n	8009852 <HAL_UART_Transmit_IT+0xce>
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	691b      	ldr	r3, [r3, #16]
 8009846:	2b00      	cmp	r3, #0
 8009848:	d103      	bne.n	8009852 <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	4a15      	ldr	r2, [pc, #84]	; (80098a4 <HAL_UART_Transmit_IT+0x120>)
 800984e:	679a      	str	r2, [r3, #120]	; 0x78
 8009850:	e002      	b.n	8009858 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	4a14      	ldr	r2, [pc, #80]	; (80098a8 <HAL_UART_Transmit_IT+0x124>)
 8009856:	679a      	str	r2, [r3, #120]	; 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800985e:	697b      	ldr	r3, [r7, #20]
 8009860:	e853 3f00 	ldrex	r3, [r3]
 8009864:	613b      	str	r3, [r7, #16]
   return(result);
 8009866:	693b      	ldr	r3, [r7, #16]
 8009868:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800986c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	461a      	mov	r2, r3
 8009874:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009876:	623b      	str	r3, [r7, #32]
 8009878:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800987a:	69f9      	ldr	r1, [r7, #28]
 800987c:	6a3a      	ldr	r2, [r7, #32]
 800987e:	e841 2300 	strex	r3, r2, [r1]
 8009882:	61bb      	str	r3, [r7, #24]
   return(result);
 8009884:	69bb      	ldr	r3, [r7, #24]
 8009886:	2b00      	cmp	r3, #0
 8009888:	d1e6      	bne.n	8009858 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 800988a:	2300      	movs	r3, #0
 800988c:	e000      	b.n	8009890 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800988e:	2302      	movs	r3, #2
  }
}
 8009890:	4618      	mov	r0, r3
 8009892:	3744      	adds	r7, #68	; 0x44
 8009894:	46bd      	mov	sp, r7
 8009896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800989a:	4770      	bx	lr
 800989c:	0800b1eb 	.word	0x0800b1eb
 80098a0:	0800b10b 	.word	0x0800b10b
 80098a4:	0800b049 	.word	0x0800b049
 80098a8:	0800af91 	.word	0x0800af91

080098ac <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80098ac:	b580      	push	{r7, lr}
 80098ae:	b0ba      	sub	sp, #232	; 0xe8
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	69db      	ldr	r3, [r3, #28]
 80098ba:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	689b      	ldr	r3, [r3, #8]
 80098ce:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80098d2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80098d6:	f640 030f 	movw	r3, #2063	; 0x80f
 80098da:	4013      	ands	r3, r2
 80098dc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80098e0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d11b      	bne.n	8009920 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80098e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80098ec:	f003 0320 	and.w	r3, r3, #32
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d015      	beq.n	8009920 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80098f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80098f8:	f003 0320 	and.w	r3, r3, #32
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d105      	bne.n	800990c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009900:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009904:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009908:	2b00      	cmp	r3, #0
 800990a:	d009      	beq.n	8009920 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009910:	2b00      	cmp	r3, #0
 8009912:	f000 8377 	beq.w	800a004 <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800991a:	6878      	ldr	r0, [r7, #4]
 800991c:	4798      	blx	r3
      }
      return;
 800991e:	e371      	b.n	800a004 <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009920:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009924:	2b00      	cmp	r3, #0
 8009926:	f000 8123 	beq.w	8009b70 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800992a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800992e:	4b8d      	ldr	r3, [pc, #564]	; (8009b64 <HAL_UART_IRQHandler+0x2b8>)
 8009930:	4013      	ands	r3, r2
 8009932:	2b00      	cmp	r3, #0
 8009934:	d106      	bne.n	8009944 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8009936:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800993a:	4b8b      	ldr	r3, [pc, #556]	; (8009b68 <HAL_UART_IRQHandler+0x2bc>)
 800993c:	4013      	ands	r3, r2
 800993e:	2b00      	cmp	r3, #0
 8009940:	f000 8116 	beq.w	8009b70 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009944:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009948:	f003 0301 	and.w	r3, r3, #1
 800994c:	2b00      	cmp	r3, #0
 800994e:	d011      	beq.n	8009974 <HAL_UART_IRQHandler+0xc8>
 8009950:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009954:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009958:	2b00      	cmp	r3, #0
 800995a:	d00b      	beq.n	8009974 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	2201      	movs	r2, #1
 8009962:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800996a:	f043 0201 	orr.w	r2, r3, #1
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009974:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009978:	f003 0302 	and.w	r3, r3, #2
 800997c:	2b00      	cmp	r3, #0
 800997e:	d011      	beq.n	80099a4 <HAL_UART_IRQHandler+0xf8>
 8009980:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009984:	f003 0301 	and.w	r3, r3, #1
 8009988:	2b00      	cmp	r3, #0
 800998a:	d00b      	beq.n	80099a4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	2202      	movs	r2, #2
 8009992:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800999a:	f043 0204 	orr.w	r2, r3, #4
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80099a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80099a8:	f003 0304 	and.w	r3, r3, #4
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d011      	beq.n	80099d4 <HAL_UART_IRQHandler+0x128>
 80099b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80099b4:	f003 0301 	and.w	r3, r3, #1
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d00b      	beq.n	80099d4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	2204      	movs	r2, #4
 80099c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80099ca:	f043 0202 	orr.w	r2, r3, #2
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80099d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80099d8:	f003 0308 	and.w	r3, r3, #8
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d017      	beq.n	8009a10 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80099e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80099e4:	f003 0320 	and.w	r3, r3, #32
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d105      	bne.n	80099f8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80099ec:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80099f0:	4b5c      	ldr	r3, [pc, #368]	; (8009b64 <HAL_UART_IRQHandler+0x2b8>)
 80099f2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d00b      	beq.n	8009a10 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	2208      	movs	r2, #8
 80099fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009a06:	f043 0208 	orr.w	r2, r3, #8
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009a10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a14:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d012      	beq.n	8009a42 <HAL_UART_IRQHandler+0x196>
 8009a1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009a20:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d00c      	beq.n	8009a42 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009a30:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009a38:	f043 0220 	orr.w	r2, r3, #32
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	f000 82dd 	beq.w	800a008 <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009a4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a52:	f003 0320 	and.w	r3, r3, #32
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d013      	beq.n	8009a82 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009a5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009a5e:	f003 0320 	and.w	r3, r3, #32
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d105      	bne.n	8009a72 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009a66:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009a6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d007      	beq.n	8009a82 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d003      	beq.n	8009a82 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009a7e:	6878      	ldr	r0, [r7, #4]
 8009a80:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009a88:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	689b      	ldr	r3, [r3, #8]
 8009a92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a96:	2b40      	cmp	r3, #64	; 0x40
 8009a98:	d005      	beq.n	8009aa6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009a9a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009a9e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d054      	beq.n	8009b50 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009aa6:	6878      	ldr	r0, [r7, #4]
 8009aa8:	f001 f9f6 	bl	800ae98 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	689b      	ldr	r3, [r3, #8]
 8009ab2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ab6:	2b40      	cmp	r3, #64	; 0x40
 8009ab8:	d146      	bne.n	8009b48 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	3308      	adds	r3, #8
 8009ac0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ac4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009ac8:	e853 3f00 	ldrex	r3, [r3]
 8009acc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009ad0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009ad4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009ad8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	3308      	adds	r3, #8
 8009ae2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009ae6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009aea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009aee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009af2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009af6:	e841 2300 	strex	r3, r2, [r1]
 8009afa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009afe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d1d9      	bne.n	8009aba <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d017      	beq.n	8009b40 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009b16:	4a15      	ldr	r2, [pc, #84]	; (8009b6c <HAL_UART_IRQHandler+0x2c0>)
 8009b18:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009b20:	4618      	mov	r0, r3
 8009b22:	f7fa f99f 	bl	8003e64 <HAL_DMA_Abort_IT>
 8009b26:	4603      	mov	r3, r0
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d019      	beq.n	8009b60 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009b32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009b34:	687a      	ldr	r2, [r7, #4]
 8009b36:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 8009b3a:	4610      	mov	r0, r2
 8009b3c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b3e:	e00f      	b.n	8009b60 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009b40:	6878      	ldr	r0, [r7, #4]
 8009b42:	f000 fa77 	bl	800a034 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b46:	e00b      	b.n	8009b60 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009b48:	6878      	ldr	r0, [r7, #4]
 8009b4a:	f000 fa73 	bl	800a034 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b4e:	e007      	b.n	8009b60 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009b50:	6878      	ldr	r0, [r7, #4]
 8009b52:	f000 fa6f 	bl	800a034 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	2200      	movs	r2, #0
 8009b5a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 8009b5e:	e253      	b.n	800a008 <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b60:	bf00      	nop
    return;
 8009b62:	e251      	b.n	800a008 <HAL_UART_IRQHandler+0x75c>
 8009b64:	10000001 	.word	0x10000001
 8009b68:	04000120 	.word	0x04000120
 8009b6c:	0800af65 	.word	0x0800af65

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009b74:	2b01      	cmp	r3, #1
 8009b76:	f040 81e7 	bne.w	8009f48 <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009b7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b7e:	f003 0310 	and.w	r3, r3, #16
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	f000 81e0 	beq.w	8009f48 <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009b88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009b8c:	f003 0310 	and.w	r3, r3, #16
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	f000 81d9 	beq.w	8009f48 <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	2210      	movs	r2, #16
 8009b9c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	689b      	ldr	r3, [r3, #8]
 8009ba4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ba8:	2b40      	cmp	r3, #64	; 0x40
 8009baa:	f040 8151 	bne.w	8009e50 <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	4a96      	ldr	r2, [pc, #600]	; (8009e10 <HAL_UART_IRQHandler+0x564>)
 8009bb8:	4293      	cmp	r3, r2
 8009bba:	d068      	beq.n	8009c8e <HAL_UART_IRQHandler+0x3e2>
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	4a93      	ldr	r2, [pc, #588]	; (8009e14 <HAL_UART_IRQHandler+0x568>)
 8009bc6:	4293      	cmp	r3, r2
 8009bc8:	d061      	beq.n	8009c8e <HAL_UART_IRQHandler+0x3e2>
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	4a91      	ldr	r2, [pc, #580]	; (8009e18 <HAL_UART_IRQHandler+0x56c>)
 8009bd4:	4293      	cmp	r3, r2
 8009bd6:	d05a      	beq.n	8009c8e <HAL_UART_IRQHandler+0x3e2>
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	4a8e      	ldr	r2, [pc, #568]	; (8009e1c <HAL_UART_IRQHandler+0x570>)
 8009be2:	4293      	cmp	r3, r2
 8009be4:	d053      	beq.n	8009c8e <HAL_UART_IRQHandler+0x3e2>
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	4a8c      	ldr	r2, [pc, #560]	; (8009e20 <HAL_UART_IRQHandler+0x574>)
 8009bf0:	4293      	cmp	r3, r2
 8009bf2:	d04c      	beq.n	8009c8e <HAL_UART_IRQHandler+0x3e2>
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	4a89      	ldr	r2, [pc, #548]	; (8009e24 <HAL_UART_IRQHandler+0x578>)
 8009bfe:	4293      	cmp	r3, r2
 8009c00:	d045      	beq.n	8009c8e <HAL_UART_IRQHandler+0x3e2>
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	4a87      	ldr	r2, [pc, #540]	; (8009e28 <HAL_UART_IRQHandler+0x57c>)
 8009c0c:	4293      	cmp	r3, r2
 8009c0e:	d03e      	beq.n	8009c8e <HAL_UART_IRQHandler+0x3e2>
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	4a84      	ldr	r2, [pc, #528]	; (8009e2c <HAL_UART_IRQHandler+0x580>)
 8009c1a:	4293      	cmp	r3, r2
 8009c1c:	d037      	beq.n	8009c8e <HAL_UART_IRQHandler+0x3e2>
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	4a82      	ldr	r2, [pc, #520]	; (8009e30 <HAL_UART_IRQHandler+0x584>)
 8009c28:	4293      	cmp	r3, r2
 8009c2a:	d030      	beq.n	8009c8e <HAL_UART_IRQHandler+0x3e2>
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	4a7f      	ldr	r2, [pc, #508]	; (8009e34 <HAL_UART_IRQHandler+0x588>)
 8009c36:	4293      	cmp	r3, r2
 8009c38:	d029      	beq.n	8009c8e <HAL_UART_IRQHandler+0x3e2>
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	4a7d      	ldr	r2, [pc, #500]	; (8009e38 <HAL_UART_IRQHandler+0x58c>)
 8009c44:	4293      	cmp	r3, r2
 8009c46:	d022      	beq.n	8009c8e <HAL_UART_IRQHandler+0x3e2>
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	4a7a      	ldr	r2, [pc, #488]	; (8009e3c <HAL_UART_IRQHandler+0x590>)
 8009c52:	4293      	cmp	r3, r2
 8009c54:	d01b      	beq.n	8009c8e <HAL_UART_IRQHandler+0x3e2>
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	4a78      	ldr	r2, [pc, #480]	; (8009e40 <HAL_UART_IRQHandler+0x594>)
 8009c60:	4293      	cmp	r3, r2
 8009c62:	d014      	beq.n	8009c8e <HAL_UART_IRQHandler+0x3e2>
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	4a75      	ldr	r2, [pc, #468]	; (8009e44 <HAL_UART_IRQHandler+0x598>)
 8009c6e:	4293      	cmp	r3, r2
 8009c70:	d00d      	beq.n	8009c8e <HAL_UART_IRQHandler+0x3e2>
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	4a73      	ldr	r2, [pc, #460]	; (8009e48 <HAL_UART_IRQHandler+0x59c>)
 8009c7c:	4293      	cmp	r3, r2
 8009c7e:	d006      	beq.n	8009c8e <HAL_UART_IRQHandler+0x3e2>
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	4a70      	ldr	r2, [pc, #448]	; (8009e4c <HAL_UART_IRQHandler+0x5a0>)
 8009c8a:	4293      	cmp	r3, r2
 8009c8c:	d106      	bne.n	8009c9c <HAL_UART_IRQHandler+0x3f0>
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	685b      	ldr	r3, [r3, #4]
 8009c98:	b29b      	uxth	r3, r3
 8009c9a:	e005      	b.n	8009ca8 <HAL_UART_IRQHandler+0x3fc>
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	685b      	ldr	r3, [r3, #4]
 8009ca6:	b29b      	uxth	r3, r3
 8009ca8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009cac:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	f000 81ab 	beq.w	800a00c <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009cbc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009cc0:	429a      	cmp	r2, r3
 8009cc2:	f080 81a3 	bcs.w	800a00c <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009ccc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009cd6:	69db      	ldr	r3, [r3, #28]
 8009cd8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009cdc:	f000 8087 	beq.w	8009dee <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ce8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009cec:	e853 3f00 	ldrex	r3, [r3]
 8009cf0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009cf4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009cf8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009cfc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	461a      	mov	r2, r3
 8009d06:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009d0a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8009d0e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d12:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009d16:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009d1a:	e841 2300 	strex	r3, r2, [r1]
 8009d1e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009d22:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d1da      	bne.n	8009ce0 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	3308      	adds	r3, #8
 8009d30:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d32:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009d34:	e853 3f00 	ldrex	r3, [r3]
 8009d38:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009d3a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009d3c:	f023 0301 	bic.w	r3, r3, #1
 8009d40:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	3308      	adds	r3, #8
 8009d4a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009d4e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009d52:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d54:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009d56:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009d5a:	e841 2300 	strex	r3, r2, [r1]
 8009d5e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009d60:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d1e1      	bne.n	8009d2a <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	3308      	adds	r3, #8
 8009d6c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d6e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009d70:	e853 3f00 	ldrex	r3, [r3]
 8009d74:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009d76:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009d78:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009d7c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	3308      	adds	r3, #8
 8009d86:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009d8a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009d8c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d8e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009d90:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009d92:	e841 2300 	strex	r3, r2, [r1]
 8009d96:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009d98:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d1e3      	bne.n	8009d66 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	2220      	movs	r2, #32
 8009da2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	2200      	movs	r2, #0
 8009daa:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009db2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009db4:	e853 3f00 	ldrex	r3, [r3]
 8009db8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009dba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009dbc:	f023 0310 	bic.w	r3, r3, #16
 8009dc0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	461a      	mov	r2, r3
 8009dca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009dce:	65bb      	str	r3, [r7, #88]	; 0x58
 8009dd0:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dd2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009dd4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009dd6:	e841 2300 	strex	r3, r2, [r1]
 8009dda:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009ddc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d1e4      	bne.n	8009dac <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009de8:	4618      	mov	r0, r3
 8009dea:	f7f9 fd1d 	bl	8003828 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	2202      	movs	r2, #2
 8009df2:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009e00:	b29b      	uxth	r3, r3
 8009e02:	1ad3      	subs	r3, r2, r3
 8009e04:	b29b      	uxth	r3, r3
 8009e06:	4619      	mov	r1, r3
 8009e08:	6878      	ldr	r0, [r7, #4]
 8009e0a:	f000 f91d 	bl	800a048 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009e0e:	e0fd      	b.n	800a00c <HAL_UART_IRQHandler+0x760>
 8009e10:	40020010 	.word	0x40020010
 8009e14:	40020028 	.word	0x40020028
 8009e18:	40020040 	.word	0x40020040
 8009e1c:	40020058 	.word	0x40020058
 8009e20:	40020070 	.word	0x40020070
 8009e24:	40020088 	.word	0x40020088
 8009e28:	400200a0 	.word	0x400200a0
 8009e2c:	400200b8 	.word	0x400200b8
 8009e30:	40020410 	.word	0x40020410
 8009e34:	40020428 	.word	0x40020428
 8009e38:	40020440 	.word	0x40020440
 8009e3c:	40020458 	.word	0x40020458
 8009e40:	40020470 	.word	0x40020470
 8009e44:	40020488 	.word	0x40020488
 8009e48:	400204a0 	.word	0x400204a0
 8009e4c:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009e5c:	b29b      	uxth	r3, r3
 8009e5e:	1ad3      	subs	r3, r2, r3
 8009e60:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009e6a:	b29b      	uxth	r3, r3
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	f000 80cf 	beq.w	800a010 <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 8009e72:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	f000 80ca 	beq.w	800a010 <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e84:	e853 3f00 	ldrex	r3, [r3]
 8009e88:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009e8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e8c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009e90:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	461a      	mov	r2, r3
 8009e9a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009e9e:	647b      	str	r3, [r7, #68]	; 0x44
 8009ea0:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ea2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009ea4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009ea6:	e841 2300 	strex	r3, r2, [r1]
 8009eaa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009eac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d1e4      	bne.n	8009e7c <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	3308      	adds	r3, #8
 8009eb8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ebc:	e853 3f00 	ldrex	r3, [r3]
 8009ec0:	623b      	str	r3, [r7, #32]
   return(result);
 8009ec2:	6a3a      	ldr	r2, [r7, #32]
 8009ec4:	4b55      	ldr	r3, [pc, #340]	; (800a01c <HAL_UART_IRQHandler+0x770>)
 8009ec6:	4013      	ands	r3, r2
 8009ec8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	3308      	adds	r3, #8
 8009ed2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009ed6:	633a      	str	r2, [r7, #48]	; 0x30
 8009ed8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eda:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009edc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009ede:	e841 2300 	strex	r3, r2, [r1]
 8009ee2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009ee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d1e3      	bne.n	8009eb2 <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	2220      	movs	r2, #32
 8009eee:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	2200      	movs	r2, #0
 8009ef6:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	2200      	movs	r2, #0
 8009efc:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f04:	693b      	ldr	r3, [r7, #16]
 8009f06:	e853 3f00 	ldrex	r3, [r3]
 8009f0a:	60fb      	str	r3, [r7, #12]
   return(result);
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	f023 0310 	bic.w	r3, r3, #16
 8009f12:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	461a      	mov	r2, r3
 8009f1c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8009f20:	61fb      	str	r3, [r7, #28]
 8009f22:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f24:	69b9      	ldr	r1, [r7, #24]
 8009f26:	69fa      	ldr	r2, [r7, #28]
 8009f28:	e841 2300 	strex	r3, r2, [r1]
 8009f2c:	617b      	str	r3, [r7, #20]
   return(result);
 8009f2e:	697b      	ldr	r3, [r7, #20]
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d1e4      	bne.n	8009efe <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	2202      	movs	r2, #2
 8009f38:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009f3a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009f3e:	4619      	mov	r1, r3
 8009f40:	6878      	ldr	r0, [r7, #4]
 8009f42:	f000 f881 	bl	800a048 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009f46:	e063      	b.n	800a010 <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009f48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009f4c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d00e      	beq.n	8009f72 <HAL_UART_IRQHandler+0x6c6>
 8009f54:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009f58:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d008      	beq.n	8009f72 <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8009f68:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009f6a:	6878      	ldr	r0, [r7, #4]
 8009f6c:	f001 f9dd 	bl	800b32a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009f70:	e051      	b.n	800a016 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009f72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009f76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d014      	beq.n	8009fa8 <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009f7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009f82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d105      	bne.n	8009f96 <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009f8a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009f8e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d008      	beq.n	8009fa8 <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d03a      	beq.n	800a014 <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009fa2:	6878      	ldr	r0, [r7, #4]
 8009fa4:	4798      	blx	r3
    }
    return;
 8009fa6:	e035      	b.n	800a014 <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009fa8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009fac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d009      	beq.n	8009fc8 <HAL_UART_IRQHandler+0x71c>
 8009fb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009fb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d003      	beq.n	8009fc8 <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 8009fc0:	6878      	ldr	r0, [r7, #4]
 8009fc2:	f001 f987 	bl	800b2d4 <UART_EndTransmit_IT>
    return;
 8009fc6:	e026      	b.n	800a016 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009fc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009fcc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d009      	beq.n	8009fe8 <HAL_UART_IRQHandler+0x73c>
 8009fd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009fd8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d003      	beq.n	8009fe8 <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009fe0:	6878      	ldr	r0, [r7, #4]
 8009fe2:	f001 f9b6 	bl	800b352 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009fe6:	e016      	b.n	800a016 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009fe8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009fec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d010      	beq.n	800a016 <HAL_UART_IRQHandler+0x76a>
 8009ff4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	da0c      	bge.n	800a016 <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009ffc:	6878      	ldr	r0, [r7, #4]
 8009ffe:	f001 f99e 	bl	800b33e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a002:	e008      	b.n	800a016 <HAL_UART_IRQHandler+0x76a>
      return;
 800a004:	bf00      	nop
 800a006:	e006      	b.n	800a016 <HAL_UART_IRQHandler+0x76a>
    return;
 800a008:	bf00      	nop
 800a00a:	e004      	b.n	800a016 <HAL_UART_IRQHandler+0x76a>
      return;
 800a00c:	bf00      	nop
 800a00e:	e002      	b.n	800a016 <HAL_UART_IRQHandler+0x76a>
      return;
 800a010:	bf00      	nop
 800a012:	e000      	b.n	800a016 <HAL_UART_IRQHandler+0x76a>
    return;
 800a014:	bf00      	nop
  }
}
 800a016:	37e8      	adds	r7, #232	; 0xe8
 800a018:	46bd      	mov	sp, r7
 800a01a:	bd80      	pop	{r7, pc}
 800a01c:	effffffe 	.word	0xeffffffe

0800a020 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a020:	b480      	push	{r7}
 800a022:	b083      	sub	sp, #12
 800a024:	af00      	add	r7, sp, #0
 800a026:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a028:	bf00      	nop
 800a02a:	370c      	adds	r7, #12
 800a02c:	46bd      	mov	sp, r7
 800a02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a032:	4770      	bx	lr

0800a034 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a034:	b480      	push	{r7}
 800a036:	b083      	sub	sp, #12
 800a038:	af00      	add	r7, sp, #0
 800a03a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a03c:	bf00      	nop
 800a03e:	370c      	adds	r7, #12
 800a040:	46bd      	mov	sp, r7
 800a042:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a046:	4770      	bx	lr

0800a048 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a048:	b480      	push	{r7}
 800a04a:	b083      	sub	sp, #12
 800a04c:	af00      	add	r7, sp, #0
 800a04e:	6078      	str	r0, [r7, #4]
 800a050:	460b      	mov	r3, r1
 800a052:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a054:	bf00      	nop
 800a056:	370c      	adds	r7, #12
 800a058:	46bd      	mov	sp, r7
 800a05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a05e:	4770      	bx	lr

0800a060 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a060:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a064:	b092      	sub	sp, #72	; 0x48
 800a066:	af00      	add	r7, sp, #0
 800a068:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a06a:	2300      	movs	r3, #0
 800a06c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a070:	697b      	ldr	r3, [r7, #20]
 800a072:	689a      	ldr	r2, [r3, #8]
 800a074:	697b      	ldr	r3, [r7, #20]
 800a076:	691b      	ldr	r3, [r3, #16]
 800a078:	431a      	orrs	r2, r3
 800a07a:	697b      	ldr	r3, [r7, #20]
 800a07c:	695b      	ldr	r3, [r3, #20]
 800a07e:	431a      	orrs	r2, r3
 800a080:	697b      	ldr	r3, [r7, #20]
 800a082:	69db      	ldr	r3, [r3, #28]
 800a084:	4313      	orrs	r3, r2
 800a086:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a088:	697b      	ldr	r3, [r7, #20]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	681a      	ldr	r2, [r3, #0]
 800a08e:	4bbe      	ldr	r3, [pc, #760]	; (800a388 <UART_SetConfig+0x328>)
 800a090:	4013      	ands	r3, r2
 800a092:	697a      	ldr	r2, [r7, #20]
 800a094:	6812      	ldr	r2, [r2, #0]
 800a096:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a098:	430b      	orrs	r3, r1
 800a09a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a09c:	697b      	ldr	r3, [r7, #20]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	685b      	ldr	r3, [r3, #4]
 800a0a2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a0a6:	697b      	ldr	r3, [r7, #20]
 800a0a8:	68da      	ldr	r2, [r3, #12]
 800a0aa:	697b      	ldr	r3, [r7, #20]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	430a      	orrs	r2, r1
 800a0b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a0b2:	697b      	ldr	r3, [r7, #20]
 800a0b4:	699b      	ldr	r3, [r3, #24]
 800a0b6:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a0b8:	697b      	ldr	r3, [r7, #20]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	4ab3      	ldr	r2, [pc, #716]	; (800a38c <UART_SetConfig+0x32c>)
 800a0be:	4293      	cmp	r3, r2
 800a0c0:	d004      	beq.n	800a0cc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a0c2:	697b      	ldr	r3, [r7, #20]
 800a0c4:	6a1b      	ldr	r3, [r3, #32]
 800a0c6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a0c8:	4313      	orrs	r3, r2
 800a0ca:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a0cc:	697b      	ldr	r3, [r7, #20]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	689a      	ldr	r2, [r3, #8]
 800a0d2:	4baf      	ldr	r3, [pc, #700]	; (800a390 <UART_SetConfig+0x330>)
 800a0d4:	4013      	ands	r3, r2
 800a0d6:	697a      	ldr	r2, [r7, #20]
 800a0d8:	6812      	ldr	r2, [r2, #0]
 800a0da:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a0dc:	430b      	orrs	r3, r1
 800a0de:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a0e0:	697b      	ldr	r3, [r7, #20]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a0e6:	f023 010f 	bic.w	r1, r3, #15
 800a0ea:	697b      	ldr	r3, [r7, #20]
 800a0ec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a0ee:	697b      	ldr	r3, [r7, #20]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	430a      	orrs	r2, r1
 800a0f4:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a0f6:	697b      	ldr	r3, [r7, #20]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	4aa6      	ldr	r2, [pc, #664]	; (800a394 <UART_SetConfig+0x334>)
 800a0fc:	4293      	cmp	r3, r2
 800a0fe:	d177      	bne.n	800a1f0 <UART_SetConfig+0x190>
 800a100:	4ba5      	ldr	r3, [pc, #660]	; (800a398 <UART_SetConfig+0x338>)
 800a102:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a104:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a108:	2b28      	cmp	r3, #40	; 0x28
 800a10a:	d86d      	bhi.n	800a1e8 <UART_SetConfig+0x188>
 800a10c:	a201      	add	r2, pc, #4	; (adr r2, 800a114 <UART_SetConfig+0xb4>)
 800a10e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a112:	bf00      	nop
 800a114:	0800a1b9 	.word	0x0800a1b9
 800a118:	0800a1e9 	.word	0x0800a1e9
 800a11c:	0800a1e9 	.word	0x0800a1e9
 800a120:	0800a1e9 	.word	0x0800a1e9
 800a124:	0800a1e9 	.word	0x0800a1e9
 800a128:	0800a1e9 	.word	0x0800a1e9
 800a12c:	0800a1e9 	.word	0x0800a1e9
 800a130:	0800a1e9 	.word	0x0800a1e9
 800a134:	0800a1c1 	.word	0x0800a1c1
 800a138:	0800a1e9 	.word	0x0800a1e9
 800a13c:	0800a1e9 	.word	0x0800a1e9
 800a140:	0800a1e9 	.word	0x0800a1e9
 800a144:	0800a1e9 	.word	0x0800a1e9
 800a148:	0800a1e9 	.word	0x0800a1e9
 800a14c:	0800a1e9 	.word	0x0800a1e9
 800a150:	0800a1e9 	.word	0x0800a1e9
 800a154:	0800a1c9 	.word	0x0800a1c9
 800a158:	0800a1e9 	.word	0x0800a1e9
 800a15c:	0800a1e9 	.word	0x0800a1e9
 800a160:	0800a1e9 	.word	0x0800a1e9
 800a164:	0800a1e9 	.word	0x0800a1e9
 800a168:	0800a1e9 	.word	0x0800a1e9
 800a16c:	0800a1e9 	.word	0x0800a1e9
 800a170:	0800a1e9 	.word	0x0800a1e9
 800a174:	0800a1d1 	.word	0x0800a1d1
 800a178:	0800a1e9 	.word	0x0800a1e9
 800a17c:	0800a1e9 	.word	0x0800a1e9
 800a180:	0800a1e9 	.word	0x0800a1e9
 800a184:	0800a1e9 	.word	0x0800a1e9
 800a188:	0800a1e9 	.word	0x0800a1e9
 800a18c:	0800a1e9 	.word	0x0800a1e9
 800a190:	0800a1e9 	.word	0x0800a1e9
 800a194:	0800a1d9 	.word	0x0800a1d9
 800a198:	0800a1e9 	.word	0x0800a1e9
 800a19c:	0800a1e9 	.word	0x0800a1e9
 800a1a0:	0800a1e9 	.word	0x0800a1e9
 800a1a4:	0800a1e9 	.word	0x0800a1e9
 800a1a8:	0800a1e9 	.word	0x0800a1e9
 800a1ac:	0800a1e9 	.word	0x0800a1e9
 800a1b0:	0800a1e9 	.word	0x0800a1e9
 800a1b4:	0800a1e1 	.word	0x0800a1e1
 800a1b8:	2301      	movs	r3, #1
 800a1ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a1be:	e222      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a1c0:	2304      	movs	r3, #4
 800a1c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a1c6:	e21e      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a1c8:	2308      	movs	r3, #8
 800a1ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a1ce:	e21a      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a1d0:	2310      	movs	r3, #16
 800a1d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a1d6:	e216      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a1d8:	2320      	movs	r3, #32
 800a1da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a1de:	e212      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a1e0:	2340      	movs	r3, #64	; 0x40
 800a1e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a1e6:	e20e      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a1e8:	2380      	movs	r3, #128	; 0x80
 800a1ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a1ee:	e20a      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a1f0:	697b      	ldr	r3, [r7, #20]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	4a69      	ldr	r2, [pc, #420]	; (800a39c <UART_SetConfig+0x33c>)
 800a1f6:	4293      	cmp	r3, r2
 800a1f8:	d130      	bne.n	800a25c <UART_SetConfig+0x1fc>
 800a1fa:	4b67      	ldr	r3, [pc, #412]	; (800a398 <UART_SetConfig+0x338>)
 800a1fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a1fe:	f003 0307 	and.w	r3, r3, #7
 800a202:	2b05      	cmp	r3, #5
 800a204:	d826      	bhi.n	800a254 <UART_SetConfig+0x1f4>
 800a206:	a201      	add	r2, pc, #4	; (adr r2, 800a20c <UART_SetConfig+0x1ac>)
 800a208:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a20c:	0800a225 	.word	0x0800a225
 800a210:	0800a22d 	.word	0x0800a22d
 800a214:	0800a235 	.word	0x0800a235
 800a218:	0800a23d 	.word	0x0800a23d
 800a21c:	0800a245 	.word	0x0800a245
 800a220:	0800a24d 	.word	0x0800a24d
 800a224:	2300      	movs	r3, #0
 800a226:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a22a:	e1ec      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a22c:	2304      	movs	r3, #4
 800a22e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a232:	e1e8      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a234:	2308      	movs	r3, #8
 800a236:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a23a:	e1e4      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a23c:	2310      	movs	r3, #16
 800a23e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a242:	e1e0      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a244:	2320      	movs	r3, #32
 800a246:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a24a:	e1dc      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a24c:	2340      	movs	r3, #64	; 0x40
 800a24e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a252:	e1d8      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a254:	2380      	movs	r3, #128	; 0x80
 800a256:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a25a:	e1d4      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a25c:	697b      	ldr	r3, [r7, #20]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	4a4f      	ldr	r2, [pc, #316]	; (800a3a0 <UART_SetConfig+0x340>)
 800a262:	4293      	cmp	r3, r2
 800a264:	d130      	bne.n	800a2c8 <UART_SetConfig+0x268>
 800a266:	4b4c      	ldr	r3, [pc, #304]	; (800a398 <UART_SetConfig+0x338>)
 800a268:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a26a:	f003 0307 	and.w	r3, r3, #7
 800a26e:	2b05      	cmp	r3, #5
 800a270:	d826      	bhi.n	800a2c0 <UART_SetConfig+0x260>
 800a272:	a201      	add	r2, pc, #4	; (adr r2, 800a278 <UART_SetConfig+0x218>)
 800a274:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a278:	0800a291 	.word	0x0800a291
 800a27c:	0800a299 	.word	0x0800a299
 800a280:	0800a2a1 	.word	0x0800a2a1
 800a284:	0800a2a9 	.word	0x0800a2a9
 800a288:	0800a2b1 	.word	0x0800a2b1
 800a28c:	0800a2b9 	.word	0x0800a2b9
 800a290:	2300      	movs	r3, #0
 800a292:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a296:	e1b6      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a298:	2304      	movs	r3, #4
 800a29a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a29e:	e1b2      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a2a0:	2308      	movs	r3, #8
 800a2a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a2a6:	e1ae      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a2a8:	2310      	movs	r3, #16
 800a2aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a2ae:	e1aa      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a2b0:	2320      	movs	r3, #32
 800a2b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a2b6:	e1a6      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a2b8:	2340      	movs	r3, #64	; 0x40
 800a2ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a2be:	e1a2      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a2c0:	2380      	movs	r3, #128	; 0x80
 800a2c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a2c6:	e19e      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a2c8:	697b      	ldr	r3, [r7, #20]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	4a35      	ldr	r2, [pc, #212]	; (800a3a4 <UART_SetConfig+0x344>)
 800a2ce:	4293      	cmp	r3, r2
 800a2d0:	d130      	bne.n	800a334 <UART_SetConfig+0x2d4>
 800a2d2:	4b31      	ldr	r3, [pc, #196]	; (800a398 <UART_SetConfig+0x338>)
 800a2d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a2d6:	f003 0307 	and.w	r3, r3, #7
 800a2da:	2b05      	cmp	r3, #5
 800a2dc:	d826      	bhi.n	800a32c <UART_SetConfig+0x2cc>
 800a2de:	a201      	add	r2, pc, #4	; (adr r2, 800a2e4 <UART_SetConfig+0x284>)
 800a2e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2e4:	0800a2fd 	.word	0x0800a2fd
 800a2e8:	0800a305 	.word	0x0800a305
 800a2ec:	0800a30d 	.word	0x0800a30d
 800a2f0:	0800a315 	.word	0x0800a315
 800a2f4:	0800a31d 	.word	0x0800a31d
 800a2f8:	0800a325 	.word	0x0800a325
 800a2fc:	2300      	movs	r3, #0
 800a2fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a302:	e180      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a304:	2304      	movs	r3, #4
 800a306:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a30a:	e17c      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a30c:	2308      	movs	r3, #8
 800a30e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a312:	e178      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a314:	2310      	movs	r3, #16
 800a316:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a31a:	e174      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a31c:	2320      	movs	r3, #32
 800a31e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a322:	e170      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a324:	2340      	movs	r3, #64	; 0x40
 800a326:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a32a:	e16c      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a32c:	2380      	movs	r3, #128	; 0x80
 800a32e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a332:	e168      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a334:	697b      	ldr	r3, [r7, #20]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	4a1b      	ldr	r2, [pc, #108]	; (800a3a8 <UART_SetConfig+0x348>)
 800a33a:	4293      	cmp	r3, r2
 800a33c:	d142      	bne.n	800a3c4 <UART_SetConfig+0x364>
 800a33e:	4b16      	ldr	r3, [pc, #88]	; (800a398 <UART_SetConfig+0x338>)
 800a340:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a342:	f003 0307 	and.w	r3, r3, #7
 800a346:	2b05      	cmp	r3, #5
 800a348:	d838      	bhi.n	800a3bc <UART_SetConfig+0x35c>
 800a34a:	a201      	add	r2, pc, #4	; (adr r2, 800a350 <UART_SetConfig+0x2f0>)
 800a34c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a350:	0800a369 	.word	0x0800a369
 800a354:	0800a371 	.word	0x0800a371
 800a358:	0800a379 	.word	0x0800a379
 800a35c:	0800a381 	.word	0x0800a381
 800a360:	0800a3ad 	.word	0x0800a3ad
 800a364:	0800a3b5 	.word	0x0800a3b5
 800a368:	2300      	movs	r3, #0
 800a36a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a36e:	e14a      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a370:	2304      	movs	r3, #4
 800a372:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a376:	e146      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a378:	2308      	movs	r3, #8
 800a37a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a37e:	e142      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a380:	2310      	movs	r3, #16
 800a382:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a386:	e13e      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a388:	cfff69f3 	.word	0xcfff69f3
 800a38c:	58000c00 	.word	0x58000c00
 800a390:	11fff4ff 	.word	0x11fff4ff
 800a394:	40011000 	.word	0x40011000
 800a398:	58024400 	.word	0x58024400
 800a39c:	40004400 	.word	0x40004400
 800a3a0:	40004800 	.word	0x40004800
 800a3a4:	40004c00 	.word	0x40004c00
 800a3a8:	40005000 	.word	0x40005000
 800a3ac:	2320      	movs	r3, #32
 800a3ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a3b2:	e128      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a3b4:	2340      	movs	r3, #64	; 0x40
 800a3b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a3ba:	e124      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a3bc:	2380      	movs	r3, #128	; 0x80
 800a3be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a3c2:	e120      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a3c4:	697b      	ldr	r3, [r7, #20]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	4acb      	ldr	r2, [pc, #812]	; (800a6f8 <UART_SetConfig+0x698>)
 800a3ca:	4293      	cmp	r3, r2
 800a3cc:	d176      	bne.n	800a4bc <UART_SetConfig+0x45c>
 800a3ce:	4bcb      	ldr	r3, [pc, #812]	; (800a6fc <UART_SetConfig+0x69c>)
 800a3d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a3d2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a3d6:	2b28      	cmp	r3, #40	; 0x28
 800a3d8:	d86c      	bhi.n	800a4b4 <UART_SetConfig+0x454>
 800a3da:	a201      	add	r2, pc, #4	; (adr r2, 800a3e0 <UART_SetConfig+0x380>)
 800a3dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3e0:	0800a485 	.word	0x0800a485
 800a3e4:	0800a4b5 	.word	0x0800a4b5
 800a3e8:	0800a4b5 	.word	0x0800a4b5
 800a3ec:	0800a4b5 	.word	0x0800a4b5
 800a3f0:	0800a4b5 	.word	0x0800a4b5
 800a3f4:	0800a4b5 	.word	0x0800a4b5
 800a3f8:	0800a4b5 	.word	0x0800a4b5
 800a3fc:	0800a4b5 	.word	0x0800a4b5
 800a400:	0800a48d 	.word	0x0800a48d
 800a404:	0800a4b5 	.word	0x0800a4b5
 800a408:	0800a4b5 	.word	0x0800a4b5
 800a40c:	0800a4b5 	.word	0x0800a4b5
 800a410:	0800a4b5 	.word	0x0800a4b5
 800a414:	0800a4b5 	.word	0x0800a4b5
 800a418:	0800a4b5 	.word	0x0800a4b5
 800a41c:	0800a4b5 	.word	0x0800a4b5
 800a420:	0800a495 	.word	0x0800a495
 800a424:	0800a4b5 	.word	0x0800a4b5
 800a428:	0800a4b5 	.word	0x0800a4b5
 800a42c:	0800a4b5 	.word	0x0800a4b5
 800a430:	0800a4b5 	.word	0x0800a4b5
 800a434:	0800a4b5 	.word	0x0800a4b5
 800a438:	0800a4b5 	.word	0x0800a4b5
 800a43c:	0800a4b5 	.word	0x0800a4b5
 800a440:	0800a49d 	.word	0x0800a49d
 800a444:	0800a4b5 	.word	0x0800a4b5
 800a448:	0800a4b5 	.word	0x0800a4b5
 800a44c:	0800a4b5 	.word	0x0800a4b5
 800a450:	0800a4b5 	.word	0x0800a4b5
 800a454:	0800a4b5 	.word	0x0800a4b5
 800a458:	0800a4b5 	.word	0x0800a4b5
 800a45c:	0800a4b5 	.word	0x0800a4b5
 800a460:	0800a4a5 	.word	0x0800a4a5
 800a464:	0800a4b5 	.word	0x0800a4b5
 800a468:	0800a4b5 	.word	0x0800a4b5
 800a46c:	0800a4b5 	.word	0x0800a4b5
 800a470:	0800a4b5 	.word	0x0800a4b5
 800a474:	0800a4b5 	.word	0x0800a4b5
 800a478:	0800a4b5 	.word	0x0800a4b5
 800a47c:	0800a4b5 	.word	0x0800a4b5
 800a480:	0800a4ad 	.word	0x0800a4ad
 800a484:	2301      	movs	r3, #1
 800a486:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a48a:	e0bc      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a48c:	2304      	movs	r3, #4
 800a48e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a492:	e0b8      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a494:	2308      	movs	r3, #8
 800a496:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a49a:	e0b4      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a49c:	2310      	movs	r3, #16
 800a49e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a4a2:	e0b0      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a4a4:	2320      	movs	r3, #32
 800a4a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a4aa:	e0ac      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a4ac:	2340      	movs	r3, #64	; 0x40
 800a4ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a4b2:	e0a8      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a4b4:	2380      	movs	r3, #128	; 0x80
 800a4b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a4ba:	e0a4      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a4bc:	697b      	ldr	r3, [r7, #20]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	4a8f      	ldr	r2, [pc, #572]	; (800a700 <UART_SetConfig+0x6a0>)
 800a4c2:	4293      	cmp	r3, r2
 800a4c4:	d130      	bne.n	800a528 <UART_SetConfig+0x4c8>
 800a4c6:	4b8d      	ldr	r3, [pc, #564]	; (800a6fc <UART_SetConfig+0x69c>)
 800a4c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a4ca:	f003 0307 	and.w	r3, r3, #7
 800a4ce:	2b05      	cmp	r3, #5
 800a4d0:	d826      	bhi.n	800a520 <UART_SetConfig+0x4c0>
 800a4d2:	a201      	add	r2, pc, #4	; (adr r2, 800a4d8 <UART_SetConfig+0x478>)
 800a4d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4d8:	0800a4f1 	.word	0x0800a4f1
 800a4dc:	0800a4f9 	.word	0x0800a4f9
 800a4e0:	0800a501 	.word	0x0800a501
 800a4e4:	0800a509 	.word	0x0800a509
 800a4e8:	0800a511 	.word	0x0800a511
 800a4ec:	0800a519 	.word	0x0800a519
 800a4f0:	2300      	movs	r3, #0
 800a4f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a4f6:	e086      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a4f8:	2304      	movs	r3, #4
 800a4fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a4fe:	e082      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a500:	2308      	movs	r3, #8
 800a502:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a506:	e07e      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a508:	2310      	movs	r3, #16
 800a50a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a50e:	e07a      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a510:	2320      	movs	r3, #32
 800a512:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a516:	e076      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a518:	2340      	movs	r3, #64	; 0x40
 800a51a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a51e:	e072      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a520:	2380      	movs	r3, #128	; 0x80
 800a522:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a526:	e06e      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a528:	697b      	ldr	r3, [r7, #20]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	4a75      	ldr	r2, [pc, #468]	; (800a704 <UART_SetConfig+0x6a4>)
 800a52e:	4293      	cmp	r3, r2
 800a530:	d130      	bne.n	800a594 <UART_SetConfig+0x534>
 800a532:	4b72      	ldr	r3, [pc, #456]	; (800a6fc <UART_SetConfig+0x69c>)
 800a534:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a536:	f003 0307 	and.w	r3, r3, #7
 800a53a:	2b05      	cmp	r3, #5
 800a53c:	d826      	bhi.n	800a58c <UART_SetConfig+0x52c>
 800a53e:	a201      	add	r2, pc, #4	; (adr r2, 800a544 <UART_SetConfig+0x4e4>)
 800a540:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a544:	0800a55d 	.word	0x0800a55d
 800a548:	0800a565 	.word	0x0800a565
 800a54c:	0800a56d 	.word	0x0800a56d
 800a550:	0800a575 	.word	0x0800a575
 800a554:	0800a57d 	.word	0x0800a57d
 800a558:	0800a585 	.word	0x0800a585
 800a55c:	2300      	movs	r3, #0
 800a55e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a562:	e050      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a564:	2304      	movs	r3, #4
 800a566:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a56a:	e04c      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a56c:	2308      	movs	r3, #8
 800a56e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a572:	e048      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a574:	2310      	movs	r3, #16
 800a576:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a57a:	e044      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a57c:	2320      	movs	r3, #32
 800a57e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a582:	e040      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a584:	2340      	movs	r3, #64	; 0x40
 800a586:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a58a:	e03c      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a58c:	2380      	movs	r3, #128	; 0x80
 800a58e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a592:	e038      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a594:	697b      	ldr	r3, [r7, #20]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	4a5b      	ldr	r2, [pc, #364]	; (800a708 <UART_SetConfig+0x6a8>)
 800a59a:	4293      	cmp	r3, r2
 800a59c:	d130      	bne.n	800a600 <UART_SetConfig+0x5a0>
 800a59e:	4b57      	ldr	r3, [pc, #348]	; (800a6fc <UART_SetConfig+0x69c>)
 800a5a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a5a2:	f003 0307 	and.w	r3, r3, #7
 800a5a6:	2b05      	cmp	r3, #5
 800a5a8:	d826      	bhi.n	800a5f8 <UART_SetConfig+0x598>
 800a5aa:	a201      	add	r2, pc, #4	; (adr r2, 800a5b0 <UART_SetConfig+0x550>)
 800a5ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5b0:	0800a5c9 	.word	0x0800a5c9
 800a5b4:	0800a5d1 	.word	0x0800a5d1
 800a5b8:	0800a5d9 	.word	0x0800a5d9
 800a5bc:	0800a5e1 	.word	0x0800a5e1
 800a5c0:	0800a5e9 	.word	0x0800a5e9
 800a5c4:	0800a5f1 	.word	0x0800a5f1
 800a5c8:	2302      	movs	r3, #2
 800a5ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a5ce:	e01a      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a5d0:	2304      	movs	r3, #4
 800a5d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a5d6:	e016      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a5d8:	2308      	movs	r3, #8
 800a5da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a5de:	e012      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a5e0:	2310      	movs	r3, #16
 800a5e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a5e6:	e00e      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a5e8:	2320      	movs	r3, #32
 800a5ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a5ee:	e00a      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a5f0:	2340      	movs	r3, #64	; 0x40
 800a5f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a5f6:	e006      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a5f8:	2380      	movs	r3, #128	; 0x80
 800a5fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a5fe:	e002      	b.n	800a606 <UART_SetConfig+0x5a6>
 800a600:	2380      	movs	r3, #128	; 0x80
 800a602:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a606:	697b      	ldr	r3, [r7, #20]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	4a3f      	ldr	r2, [pc, #252]	; (800a708 <UART_SetConfig+0x6a8>)
 800a60c:	4293      	cmp	r3, r2
 800a60e:	f040 80f8 	bne.w	800a802 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a612:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800a616:	2b20      	cmp	r3, #32
 800a618:	dc46      	bgt.n	800a6a8 <UART_SetConfig+0x648>
 800a61a:	2b02      	cmp	r3, #2
 800a61c:	f2c0 8082 	blt.w	800a724 <UART_SetConfig+0x6c4>
 800a620:	3b02      	subs	r3, #2
 800a622:	2b1e      	cmp	r3, #30
 800a624:	d87e      	bhi.n	800a724 <UART_SetConfig+0x6c4>
 800a626:	a201      	add	r2, pc, #4	; (adr r2, 800a62c <UART_SetConfig+0x5cc>)
 800a628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a62c:	0800a6af 	.word	0x0800a6af
 800a630:	0800a725 	.word	0x0800a725
 800a634:	0800a6b7 	.word	0x0800a6b7
 800a638:	0800a725 	.word	0x0800a725
 800a63c:	0800a725 	.word	0x0800a725
 800a640:	0800a725 	.word	0x0800a725
 800a644:	0800a6c7 	.word	0x0800a6c7
 800a648:	0800a725 	.word	0x0800a725
 800a64c:	0800a725 	.word	0x0800a725
 800a650:	0800a725 	.word	0x0800a725
 800a654:	0800a725 	.word	0x0800a725
 800a658:	0800a725 	.word	0x0800a725
 800a65c:	0800a725 	.word	0x0800a725
 800a660:	0800a725 	.word	0x0800a725
 800a664:	0800a6d7 	.word	0x0800a6d7
 800a668:	0800a725 	.word	0x0800a725
 800a66c:	0800a725 	.word	0x0800a725
 800a670:	0800a725 	.word	0x0800a725
 800a674:	0800a725 	.word	0x0800a725
 800a678:	0800a725 	.word	0x0800a725
 800a67c:	0800a725 	.word	0x0800a725
 800a680:	0800a725 	.word	0x0800a725
 800a684:	0800a725 	.word	0x0800a725
 800a688:	0800a725 	.word	0x0800a725
 800a68c:	0800a725 	.word	0x0800a725
 800a690:	0800a725 	.word	0x0800a725
 800a694:	0800a725 	.word	0x0800a725
 800a698:	0800a725 	.word	0x0800a725
 800a69c:	0800a725 	.word	0x0800a725
 800a6a0:	0800a725 	.word	0x0800a725
 800a6a4:	0800a717 	.word	0x0800a717
 800a6a8:	2b40      	cmp	r3, #64	; 0x40
 800a6aa:	d037      	beq.n	800a71c <UART_SetConfig+0x6bc>
 800a6ac:	e03a      	b.n	800a724 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800a6ae:	f7fe faa5 	bl	8008bfc <HAL_RCCEx_GetD3PCLK1Freq>
 800a6b2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800a6b4:	e03c      	b.n	800a730 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a6b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a6ba:	4618      	mov	r0, r3
 800a6bc:	f7fe fab4 	bl	8008c28 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a6c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6c2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a6c4:	e034      	b.n	800a730 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a6c6:	f107 0318 	add.w	r3, r7, #24
 800a6ca:	4618      	mov	r0, r3
 800a6cc:	f7fe fc00 	bl	8008ed0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a6d0:	69fb      	ldr	r3, [r7, #28]
 800a6d2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a6d4:	e02c      	b.n	800a730 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a6d6:	4b09      	ldr	r3, [pc, #36]	; (800a6fc <UART_SetConfig+0x69c>)
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	f003 0320 	and.w	r3, r3, #32
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d016      	beq.n	800a710 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a6e2:	4b06      	ldr	r3, [pc, #24]	; (800a6fc <UART_SetConfig+0x69c>)
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	08db      	lsrs	r3, r3, #3
 800a6e8:	f003 0303 	and.w	r3, r3, #3
 800a6ec:	4a07      	ldr	r2, [pc, #28]	; (800a70c <UART_SetConfig+0x6ac>)
 800a6ee:	fa22 f303 	lsr.w	r3, r2, r3
 800a6f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a6f4:	e01c      	b.n	800a730 <UART_SetConfig+0x6d0>
 800a6f6:	bf00      	nop
 800a6f8:	40011400 	.word	0x40011400
 800a6fc:	58024400 	.word	0x58024400
 800a700:	40007800 	.word	0x40007800
 800a704:	40007c00 	.word	0x40007c00
 800a708:	58000c00 	.word	0x58000c00
 800a70c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800a710:	4b9d      	ldr	r3, [pc, #628]	; (800a988 <UART_SetConfig+0x928>)
 800a712:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a714:	e00c      	b.n	800a730 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a716:	4b9d      	ldr	r3, [pc, #628]	; (800a98c <UART_SetConfig+0x92c>)
 800a718:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a71a:	e009      	b.n	800a730 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a71c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a720:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a722:	e005      	b.n	800a730 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800a724:	2300      	movs	r3, #0
 800a726:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800a728:	2301      	movs	r3, #1
 800a72a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800a72e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a730:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a732:	2b00      	cmp	r3, #0
 800a734:	f000 81de 	beq.w	800aaf4 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a738:	697b      	ldr	r3, [r7, #20]
 800a73a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a73c:	4a94      	ldr	r2, [pc, #592]	; (800a990 <UART_SetConfig+0x930>)
 800a73e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a742:	461a      	mov	r2, r3
 800a744:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a746:	fbb3 f3f2 	udiv	r3, r3, r2
 800a74a:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a74c:	697b      	ldr	r3, [r7, #20]
 800a74e:	685a      	ldr	r2, [r3, #4]
 800a750:	4613      	mov	r3, r2
 800a752:	005b      	lsls	r3, r3, #1
 800a754:	4413      	add	r3, r2
 800a756:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a758:	429a      	cmp	r2, r3
 800a75a:	d305      	bcc.n	800a768 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a75c:	697b      	ldr	r3, [r7, #20]
 800a75e:	685b      	ldr	r3, [r3, #4]
 800a760:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a762:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a764:	429a      	cmp	r2, r3
 800a766:	d903      	bls.n	800a770 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800a768:	2301      	movs	r3, #1
 800a76a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800a76e:	e1c1      	b.n	800aaf4 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a770:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a772:	2200      	movs	r2, #0
 800a774:	60bb      	str	r3, [r7, #8]
 800a776:	60fa      	str	r2, [r7, #12]
 800a778:	697b      	ldr	r3, [r7, #20]
 800a77a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a77c:	4a84      	ldr	r2, [pc, #528]	; (800a990 <UART_SetConfig+0x930>)
 800a77e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a782:	b29b      	uxth	r3, r3
 800a784:	2200      	movs	r2, #0
 800a786:	603b      	str	r3, [r7, #0]
 800a788:	607a      	str	r2, [r7, #4]
 800a78a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a78e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a792:	f7f5 fdf5 	bl	8000380 <__aeabi_uldivmod>
 800a796:	4602      	mov	r2, r0
 800a798:	460b      	mov	r3, r1
 800a79a:	4610      	mov	r0, r2
 800a79c:	4619      	mov	r1, r3
 800a79e:	f04f 0200 	mov.w	r2, #0
 800a7a2:	f04f 0300 	mov.w	r3, #0
 800a7a6:	020b      	lsls	r3, r1, #8
 800a7a8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a7ac:	0202      	lsls	r2, r0, #8
 800a7ae:	6979      	ldr	r1, [r7, #20]
 800a7b0:	6849      	ldr	r1, [r1, #4]
 800a7b2:	0849      	lsrs	r1, r1, #1
 800a7b4:	2000      	movs	r0, #0
 800a7b6:	460c      	mov	r4, r1
 800a7b8:	4605      	mov	r5, r0
 800a7ba:	eb12 0804 	adds.w	r8, r2, r4
 800a7be:	eb43 0905 	adc.w	r9, r3, r5
 800a7c2:	697b      	ldr	r3, [r7, #20]
 800a7c4:	685b      	ldr	r3, [r3, #4]
 800a7c6:	2200      	movs	r2, #0
 800a7c8:	469a      	mov	sl, r3
 800a7ca:	4693      	mov	fp, r2
 800a7cc:	4652      	mov	r2, sl
 800a7ce:	465b      	mov	r3, fp
 800a7d0:	4640      	mov	r0, r8
 800a7d2:	4649      	mov	r1, r9
 800a7d4:	f7f5 fdd4 	bl	8000380 <__aeabi_uldivmod>
 800a7d8:	4602      	mov	r2, r0
 800a7da:	460b      	mov	r3, r1
 800a7dc:	4613      	mov	r3, r2
 800a7de:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a7e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7e2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a7e6:	d308      	bcc.n	800a7fa <UART_SetConfig+0x79a>
 800a7e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a7ee:	d204      	bcs.n	800a7fa <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800a7f0:	697b      	ldr	r3, [r7, #20]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a7f6:	60da      	str	r2, [r3, #12]
 800a7f8:	e17c      	b.n	800aaf4 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800a7fa:	2301      	movs	r3, #1
 800a7fc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800a800:	e178      	b.n	800aaf4 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a802:	697b      	ldr	r3, [r7, #20]
 800a804:	69db      	ldr	r3, [r3, #28]
 800a806:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a80a:	f040 80c5 	bne.w	800a998 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800a80e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800a812:	2b20      	cmp	r3, #32
 800a814:	dc48      	bgt.n	800a8a8 <UART_SetConfig+0x848>
 800a816:	2b00      	cmp	r3, #0
 800a818:	db7b      	blt.n	800a912 <UART_SetConfig+0x8b2>
 800a81a:	2b20      	cmp	r3, #32
 800a81c:	d879      	bhi.n	800a912 <UART_SetConfig+0x8b2>
 800a81e:	a201      	add	r2, pc, #4	; (adr r2, 800a824 <UART_SetConfig+0x7c4>)
 800a820:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a824:	0800a8af 	.word	0x0800a8af
 800a828:	0800a8b7 	.word	0x0800a8b7
 800a82c:	0800a913 	.word	0x0800a913
 800a830:	0800a913 	.word	0x0800a913
 800a834:	0800a8bf 	.word	0x0800a8bf
 800a838:	0800a913 	.word	0x0800a913
 800a83c:	0800a913 	.word	0x0800a913
 800a840:	0800a913 	.word	0x0800a913
 800a844:	0800a8cf 	.word	0x0800a8cf
 800a848:	0800a913 	.word	0x0800a913
 800a84c:	0800a913 	.word	0x0800a913
 800a850:	0800a913 	.word	0x0800a913
 800a854:	0800a913 	.word	0x0800a913
 800a858:	0800a913 	.word	0x0800a913
 800a85c:	0800a913 	.word	0x0800a913
 800a860:	0800a913 	.word	0x0800a913
 800a864:	0800a8df 	.word	0x0800a8df
 800a868:	0800a913 	.word	0x0800a913
 800a86c:	0800a913 	.word	0x0800a913
 800a870:	0800a913 	.word	0x0800a913
 800a874:	0800a913 	.word	0x0800a913
 800a878:	0800a913 	.word	0x0800a913
 800a87c:	0800a913 	.word	0x0800a913
 800a880:	0800a913 	.word	0x0800a913
 800a884:	0800a913 	.word	0x0800a913
 800a888:	0800a913 	.word	0x0800a913
 800a88c:	0800a913 	.word	0x0800a913
 800a890:	0800a913 	.word	0x0800a913
 800a894:	0800a913 	.word	0x0800a913
 800a898:	0800a913 	.word	0x0800a913
 800a89c:	0800a913 	.word	0x0800a913
 800a8a0:	0800a913 	.word	0x0800a913
 800a8a4:	0800a905 	.word	0x0800a905
 800a8a8:	2b40      	cmp	r3, #64	; 0x40
 800a8aa:	d02e      	beq.n	800a90a <UART_SetConfig+0x8aa>
 800a8ac:	e031      	b.n	800a912 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a8ae:	f7fc f9ef 	bl	8006c90 <HAL_RCC_GetPCLK1Freq>
 800a8b2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800a8b4:	e033      	b.n	800a91e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a8b6:	f7fc fa01 	bl	8006cbc <HAL_RCC_GetPCLK2Freq>
 800a8ba:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800a8bc:	e02f      	b.n	800a91e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a8be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a8c2:	4618      	mov	r0, r3
 800a8c4:	f7fe f9b0 	bl	8008c28 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a8c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8ca:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a8cc:	e027      	b.n	800a91e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a8ce:	f107 0318 	add.w	r3, r7, #24
 800a8d2:	4618      	mov	r0, r3
 800a8d4:	f7fe fafc 	bl	8008ed0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a8d8:	69fb      	ldr	r3, [r7, #28]
 800a8da:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a8dc:	e01f      	b.n	800a91e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a8de:	4b2d      	ldr	r3, [pc, #180]	; (800a994 <UART_SetConfig+0x934>)
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	f003 0320 	and.w	r3, r3, #32
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d009      	beq.n	800a8fe <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a8ea:	4b2a      	ldr	r3, [pc, #168]	; (800a994 <UART_SetConfig+0x934>)
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	08db      	lsrs	r3, r3, #3
 800a8f0:	f003 0303 	and.w	r3, r3, #3
 800a8f4:	4a24      	ldr	r2, [pc, #144]	; (800a988 <UART_SetConfig+0x928>)
 800a8f6:	fa22 f303 	lsr.w	r3, r2, r3
 800a8fa:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a8fc:	e00f      	b.n	800a91e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800a8fe:	4b22      	ldr	r3, [pc, #136]	; (800a988 <UART_SetConfig+0x928>)
 800a900:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a902:	e00c      	b.n	800a91e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a904:	4b21      	ldr	r3, [pc, #132]	; (800a98c <UART_SetConfig+0x92c>)
 800a906:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a908:	e009      	b.n	800a91e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a90a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a90e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a910:	e005      	b.n	800a91e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800a912:	2300      	movs	r3, #0
 800a914:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800a916:	2301      	movs	r3, #1
 800a918:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800a91c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a91e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a920:	2b00      	cmp	r3, #0
 800a922:	f000 80e7 	beq.w	800aaf4 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a926:	697b      	ldr	r3, [r7, #20]
 800a928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a92a:	4a19      	ldr	r2, [pc, #100]	; (800a990 <UART_SetConfig+0x930>)
 800a92c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a930:	461a      	mov	r2, r3
 800a932:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a934:	fbb3 f3f2 	udiv	r3, r3, r2
 800a938:	005a      	lsls	r2, r3, #1
 800a93a:	697b      	ldr	r3, [r7, #20]
 800a93c:	685b      	ldr	r3, [r3, #4]
 800a93e:	085b      	lsrs	r3, r3, #1
 800a940:	441a      	add	r2, r3
 800a942:	697b      	ldr	r3, [r7, #20]
 800a944:	685b      	ldr	r3, [r3, #4]
 800a946:	fbb2 f3f3 	udiv	r3, r2, r3
 800a94a:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a94c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a94e:	2b0f      	cmp	r3, #15
 800a950:	d916      	bls.n	800a980 <UART_SetConfig+0x920>
 800a952:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a954:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a958:	d212      	bcs.n	800a980 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a95a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a95c:	b29b      	uxth	r3, r3
 800a95e:	f023 030f 	bic.w	r3, r3, #15
 800a962:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a964:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a966:	085b      	lsrs	r3, r3, #1
 800a968:	b29b      	uxth	r3, r3
 800a96a:	f003 0307 	and.w	r3, r3, #7
 800a96e:	b29a      	uxth	r2, r3
 800a970:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800a972:	4313      	orrs	r3, r2
 800a974:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800a976:	697b      	ldr	r3, [r7, #20]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800a97c:	60da      	str	r2, [r3, #12]
 800a97e:	e0b9      	b.n	800aaf4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800a980:	2301      	movs	r3, #1
 800a982:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800a986:	e0b5      	b.n	800aaf4 <UART_SetConfig+0xa94>
 800a988:	03d09000 	.word	0x03d09000
 800a98c:	003d0900 	.word	0x003d0900
 800a990:	0800bef0 	.word	0x0800bef0
 800a994:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800a998:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800a99c:	2b20      	cmp	r3, #32
 800a99e:	dc49      	bgt.n	800aa34 <UART_SetConfig+0x9d4>
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	db7c      	blt.n	800aa9e <UART_SetConfig+0xa3e>
 800a9a4:	2b20      	cmp	r3, #32
 800a9a6:	d87a      	bhi.n	800aa9e <UART_SetConfig+0xa3e>
 800a9a8:	a201      	add	r2, pc, #4	; (adr r2, 800a9b0 <UART_SetConfig+0x950>)
 800a9aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9ae:	bf00      	nop
 800a9b0:	0800aa3b 	.word	0x0800aa3b
 800a9b4:	0800aa43 	.word	0x0800aa43
 800a9b8:	0800aa9f 	.word	0x0800aa9f
 800a9bc:	0800aa9f 	.word	0x0800aa9f
 800a9c0:	0800aa4b 	.word	0x0800aa4b
 800a9c4:	0800aa9f 	.word	0x0800aa9f
 800a9c8:	0800aa9f 	.word	0x0800aa9f
 800a9cc:	0800aa9f 	.word	0x0800aa9f
 800a9d0:	0800aa5b 	.word	0x0800aa5b
 800a9d4:	0800aa9f 	.word	0x0800aa9f
 800a9d8:	0800aa9f 	.word	0x0800aa9f
 800a9dc:	0800aa9f 	.word	0x0800aa9f
 800a9e0:	0800aa9f 	.word	0x0800aa9f
 800a9e4:	0800aa9f 	.word	0x0800aa9f
 800a9e8:	0800aa9f 	.word	0x0800aa9f
 800a9ec:	0800aa9f 	.word	0x0800aa9f
 800a9f0:	0800aa6b 	.word	0x0800aa6b
 800a9f4:	0800aa9f 	.word	0x0800aa9f
 800a9f8:	0800aa9f 	.word	0x0800aa9f
 800a9fc:	0800aa9f 	.word	0x0800aa9f
 800aa00:	0800aa9f 	.word	0x0800aa9f
 800aa04:	0800aa9f 	.word	0x0800aa9f
 800aa08:	0800aa9f 	.word	0x0800aa9f
 800aa0c:	0800aa9f 	.word	0x0800aa9f
 800aa10:	0800aa9f 	.word	0x0800aa9f
 800aa14:	0800aa9f 	.word	0x0800aa9f
 800aa18:	0800aa9f 	.word	0x0800aa9f
 800aa1c:	0800aa9f 	.word	0x0800aa9f
 800aa20:	0800aa9f 	.word	0x0800aa9f
 800aa24:	0800aa9f 	.word	0x0800aa9f
 800aa28:	0800aa9f 	.word	0x0800aa9f
 800aa2c:	0800aa9f 	.word	0x0800aa9f
 800aa30:	0800aa91 	.word	0x0800aa91
 800aa34:	2b40      	cmp	r3, #64	; 0x40
 800aa36:	d02e      	beq.n	800aa96 <UART_SetConfig+0xa36>
 800aa38:	e031      	b.n	800aa9e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800aa3a:	f7fc f929 	bl	8006c90 <HAL_RCC_GetPCLK1Freq>
 800aa3e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800aa40:	e033      	b.n	800aaaa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800aa42:	f7fc f93b 	bl	8006cbc <HAL_RCC_GetPCLK2Freq>
 800aa46:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800aa48:	e02f      	b.n	800aaaa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aa4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800aa4e:	4618      	mov	r0, r3
 800aa50:	f7fe f8ea 	bl	8008c28 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800aa54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa56:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800aa58:	e027      	b.n	800aaaa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aa5a:	f107 0318 	add.w	r3, r7, #24
 800aa5e:	4618      	mov	r0, r3
 800aa60:	f7fe fa36 	bl	8008ed0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800aa64:	69fb      	ldr	r3, [r7, #28]
 800aa66:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800aa68:	e01f      	b.n	800aaaa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800aa6a:	4b2d      	ldr	r3, [pc, #180]	; (800ab20 <UART_SetConfig+0xac0>)
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	f003 0320 	and.w	r3, r3, #32
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d009      	beq.n	800aa8a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800aa76:	4b2a      	ldr	r3, [pc, #168]	; (800ab20 <UART_SetConfig+0xac0>)
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	08db      	lsrs	r3, r3, #3
 800aa7c:	f003 0303 	and.w	r3, r3, #3
 800aa80:	4a28      	ldr	r2, [pc, #160]	; (800ab24 <UART_SetConfig+0xac4>)
 800aa82:	fa22 f303 	lsr.w	r3, r2, r3
 800aa86:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800aa88:	e00f      	b.n	800aaaa <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800aa8a:	4b26      	ldr	r3, [pc, #152]	; (800ab24 <UART_SetConfig+0xac4>)
 800aa8c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800aa8e:	e00c      	b.n	800aaaa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800aa90:	4b25      	ldr	r3, [pc, #148]	; (800ab28 <UART_SetConfig+0xac8>)
 800aa92:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800aa94:	e009      	b.n	800aaaa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aa96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800aa9a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800aa9c:	e005      	b.n	800aaaa <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800aa9e:	2300      	movs	r3, #0
 800aaa0:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800aaa2:	2301      	movs	r3, #1
 800aaa4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800aaa8:	bf00      	nop
    }

    if (pclk != 0U)
 800aaaa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d021      	beq.n	800aaf4 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aab0:	697b      	ldr	r3, [r7, #20]
 800aab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aab4:	4a1d      	ldr	r2, [pc, #116]	; (800ab2c <UART_SetConfig+0xacc>)
 800aab6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aaba:	461a      	mov	r2, r3
 800aabc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aabe:	fbb3 f2f2 	udiv	r2, r3, r2
 800aac2:	697b      	ldr	r3, [r7, #20]
 800aac4:	685b      	ldr	r3, [r3, #4]
 800aac6:	085b      	lsrs	r3, r3, #1
 800aac8:	441a      	add	r2, r3
 800aaca:	697b      	ldr	r3, [r7, #20]
 800aacc:	685b      	ldr	r3, [r3, #4]
 800aace:	fbb2 f3f3 	udiv	r3, r2, r3
 800aad2:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800aad4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aad6:	2b0f      	cmp	r3, #15
 800aad8:	d909      	bls.n	800aaee <UART_SetConfig+0xa8e>
 800aada:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aadc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aae0:	d205      	bcs.n	800aaee <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800aae2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aae4:	b29a      	uxth	r2, r3
 800aae6:	697b      	ldr	r3, [r7, #20]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	60da      	str	r2, [r3, #12]
 800aaec:	e002      	b.n	800aaf4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800aaee:	2301      	movs	r3, #1
 800aaf0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800aaf4:	697b      	ldr	r3, [r7, #20]
 800aaf6:	2201      	movs	r2, #1
 800aaf8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800aafc:	697b      	ldr	r3, [r7, #20]
 800aafe:	2201      	movs	r2, #1
 800ab00:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ab04:	697b      	ldr	r3, [r7, #20]
 800ab06:	2200      	movs	r2, #0
 800ab08:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800ab0a:	697b      	ldr	r3, [r7, #20]
 800ab0c:	2200      	movs	r2, #0
 800ab0e:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800ab10:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800ab14:	4618      	mov	r0, r3
 800ab16:	3748      	adds	r7, #72	; 0x48
 800ab18:	46bd      	mov	sp, r7
 800ab1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ab1e:	bf00      	nop
 800ab20:	58024400 	.word	0x58024400
 800ab24:	03d09000 	.word	0x03d09000
 800ab28:	003d0900 	.word	0x003d0900
 800ab2c:	0800bef0 	.word	0x0800bef0

0800ab30 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ab30:	b480      	push	{r7}
 800ab32:	b083      	sub	sp, #12
 800ab34:	af00      	add	r7, sp, #0
 800ab36:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab3c:	f003 0301 	and.w	r3, r3, #1
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d00a      	beq.n	800ab5a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	685b      	ldr	r3, [r3, #4]
 800ab4a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	430a      	orrs	r2, r1
 800ab58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab5e:	f003 0302 	and.w	r3, r3, #2
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d00a      	beq.n	800ab7c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	685b      	ldr	r3, [r3, #4]
 800ab6c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	430a      	orrs	r2, r1
 800ab7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab80:	f003 0304 	and.w	r3, r3, #4
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d00a      	beq.n	800ab9e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	685b      	ldr	r3, [r3, #4]
 800ab8e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	430a      	orrs	r2, r1
 800ab9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aba2:	f003 0308 	and.w	r3, r3, #8
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d00a      	beq.n	800abc0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	685b      	ldr	r3, [r3, #4]
 800abb0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	430a      	orrs	r2, r1
 800abbe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abc4:	f003 0310 	and.w	r3, r3, #16
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d00a      	beq.n	800abe2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	689b      	ldr	r3, [r3, #8]
 800abd2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	430a      	orrs	r2, r1
 800abe0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abe6:	f003 0320 	and.w	r3, r3, #32
 800abea:	2b00      	cmp	r3, #0
 800abec:	d00a      	beq.n	800ac04 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	689b      	ldr	r3, [r3, #8]
 800abf4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	430a      	orrs	r2, r1
 800ac02:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d01a      	beq.n	800ac46 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	685b      	ldr	r3, [r3, #4]
 800ac16:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	430a      	orrs	r2, r1
 800ac24:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac2a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ac2e:	d10a      	bne.n	800ac46 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	685b      	ldr	r3, [r3, #4]
 800ac36:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	430a      	orrs	r2, r1
 800ac44:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d00a      	beq.n	800ac68 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	685b      	ldr	r3, [r3, #4]
 800ac58:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	430a      	orrs	r2, r1
 800ac66:	605a      	str	r2, [r3, #4]
  }
}
 800ac68:	bf00      	nop
 800ac6a:	370c      	adds	r7, #12
 800ac6c:	46bd      	mov	sp, r7
 800ac6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac72:	4770      	bx	lr

0800ac74 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ac74:	b580      	push	{r7, lr}
 800ac76:	b098      	sub	sp, #96	; 0x60
 800ac78:	af02      	add	r7, sp, #8
 800ac7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	2200      	movs	r2, #0
 800ac80:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ac84:	f7f6 fbde 	bl	8001444 <HAL_GetTick>
 800ac88:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	f003 0308 	and.w	r3, r3, #8
 800ac94:	2b08      	cmp	r3, #8
 800ac96:	d12f      	bne.n	800acf8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ac98:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ac9c:	9300      	str	r3, [sp, #0]
 800ac9e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800aca0:	2200      	movs	r2, #0
 800aca2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800aca6:	6878      	ldr	r0, [r7, #4]
 800aca8:	f000 f88e 	bl	800adc8 <UART_WaitOnFlagUntilTimeout>
 800acac:	4603      	mov	r3, r0
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d022      	beq.n	800acf8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acba:	e853 3f00 	ldrex	r3, [r3]
 800acbe:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800acc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800acc2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800acc6:	653b      	str	r3, [r7, #80]	; 0x50
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	461a      	mov	r2, r3
 800acce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800acd0:	647b      	str	r3, [r7, #68]	; 0x44
 800acd2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acd4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800acd6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800acd8:	e841 2300 	strex	r3, r2, [r1]
 800acdc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800acde:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d1e6      	bne.n	800acb2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	2220      	movs	r2, #32
 800ace8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	2200      	movs	r2, #0
 800acf0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800acf4:	2303      	movs	r3, #3
 800acf6:	e063      	b.n	800adc0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	f003 0304 	and.w	r3, r3, #4
 800ad02:	2b04      	cmp	r3, #4
 800ad04:	d149      	bne.n	800ad9a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ad06:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ad0a:	9300      	str	r3, [sp, #0]
 800ad0c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ad0e:	2200      	movs	r2, #0
 800ad10:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800ad14:	6878      	ldr	r0, [r7, #4]
 800ad16:	f000 f857 	bl	800adc8 <UART_WaitOnFlagUntilTimeout>
 800ad1a:	4603      	mov	r3, r0
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d03c      	beq.n	800ad9a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad28:	e853 3f00 	ldrex	r3, [r3]
 800ad2c:	623b      	str	r3, [r7, #32]
   return(result);
 800ad2e:	6a3b      	ldr	r3, [r7, #32]
 800ad30:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ad34:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	461a      	mov	r2, r3
 800ad3c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ad3e:	633b      	str	r3, [r7, #48]	; 0x30
 800ad40:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad42:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ad44:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ad46:	e841 2300 	strex	r3, r2, [r1]
 800ad4a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ad4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d1e6      	bne.n	800ad20 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	3308      	adds	r3, #8
 800ad58:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad5a:	693b      	ldr	r3, [r7, #16]
 800ad5c:	e853 3f00 	ldrex	r3, [r3]
 800ad60:	60fb      	str	r3, [r7, #12]
   return(result);
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	f023 0301 	bic.w	r3, r3, #1
 800ad68:	64bb      	str	r3, [r7, #72]	; 0x48
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	3308      	adds	r3, #8
 800ad70:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ad72:	61fa      	str	r2, [r7, #28]
 800ad74:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad76:	69b9      	ldr	r1, [r7, #24]
 800ad78:	69fa      	ldr	r2, [r7, #28]
 800ad7a:	e841 2300 	strex	r3, r2, [r1]
 800ad7e:	617b      	str	r3, [r7, #20]
   return(result);
 800ad80:	697b      	ldr	r3, [r7, #20]
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d1e5      	bne.n	800ad52 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	2220      	movs	r2, #32
 800ad8a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	2200      	movs	r2, #0
 800ad92:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ad96:	2303      	movs	r3, #3
 800ad98:	e012      	b.n	800adc0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	2220      	movs	r2, #32
 800ad9e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	2220      	movs	r2, #32
 800ada6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	2200      	movs	r2, #0
 800adae:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	2200      	movs	r2, #0
 800adb4:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	2200      	movs	r2, #0
 800adba:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800adbe:	2300      	movs	r3, #0
}
 800adc0:	4618      	mov	r0, r3
 800adc2:	3758      	adds	r7, #88	; 0x58
 800adc4:	46bd      	mov	sp, r7
 800adc6:	bd80      	pop	{r7, pc}

0800adc8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800adc8:	b580      	push	{r7, lr}
 800adca:	b084      	sub	sp, #16
 800adcc:	af00      	add	r7, sp, #0
 800adce:	60f8      	str	r0, [r7, #12]
 800add0:	60b9      	str	r1, [r7, #8]
 800add2:	603b      	str	r3, [r7, #0]
 800add4:	4613      	mov	r3, r2
 800add6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800add8:	e049      	b.n	800ae6e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800adda:	69bb      	ldr	r3, [r7, #24]
 800addc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ade0:	d045      	beq.n	800ae6e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ade2:	f7f6 fb2f 	bl	8001444 <HAL_GetTick>
 800ade6:	4602      	mov	r2, r0
 800ade8:	683b      	ldr	r3, [r7, #0]
 800adea:	1ad3      	subs	r3, r2, r3
 800adec:	69ba      	ldr	r2, [r7, #24]
 800adee:	429a      	cmp	r2, r3
 800adf0:	d302      	bcc.n	800adf8 <UART_WaitOnFlagUntilTimeout+0x30>
 800adf2:	69bb      	ldr	r3, [r7, #24]
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d101      	bne.n	800adfc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800adf8:	2303      	movs	r3, #3
 800adfa:	e048      	b.n	800ae8e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	f003 0304 	and.w	r3, r3, #4
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d031      	beq.n	800ae6e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	69db      	ldr	r3, [r3, #28]
 800ae10:	f003 0308 	and.w	r3, r3, #8
 800ae14:	2b08      	cmp	r3, #8
 800ae16:	d110      	bne.n	800ae3a <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	2208      	movs	r2, #8
 800ae1e:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800ae20:	68f8      	ldr	r0, [r7, #12]
 800ae22:	f000 f839 	bl	800ae98 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	2208      	movs	r2, #8
 800ae2a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	2200      	movs	r2, #0
 800ae32:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 800ae36:	2301      	movs	r3, #1
 800ae38:	e029      	b.n	800ae8e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	69db      	ldr	r3, [r3, #28]
 800ae40:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ae44:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ae48:	d111      	bne.n	800ae6e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ae52:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ae54:	68f8      	ldr	r0, [r7, #12]
 800ae56:	f000 f81f 	bl	800ae98 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	2220      	movs	r2, #32
 800ae5e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	2200      	movs	r2, #0
 800ae66:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800ae6a:	2303      	movs	r3, #3
 800ae6c:	e00f      	b.n	800ae8e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	69da      	ldr	r2, [r3, #28]
 800ae74:	68bb      	ldr	r3, [r7, #8]
 800ae76:	4013      	ands	r3, r2
 800ae78:	68ba      	ldr	r2, [r7, #8]
 800ae7a:	429a      	cmp	r2, r3
 800ae7c:	bf0c      	ite	eq
 800ae7e:	2301      	moveq	r3, #1
 800ae80:	2300      	movne	r3, #0
 800ae82:	b2db      	uxtb	r3, r3
 800ae84:	461a      	mov	r2, r3
 800ae86:	79fb      	ldrb	r3, [r7, #7]
 800ae88:	429a      	cmp	r2, r3
 800ae8a:	d0a6      	beq.n	800adda <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ae8c:	2300      	movs	r3, #0
}
 800ae8e:	4618      	mov	r0, r3
 800ae90:	3710      	adds	r7, #16
 800ae92:	46bd      	mov	sp, r7
 800ae94:	bd80      	pop	{r7, pc}
	...

0800ae98 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ae98:	b480      	push	{r7}
 800ae9a:	b095      	sub	sp, #84	; 0x54
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aea6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aea8:	e853 3f00 	ldrex	r3, [r3]
 800aeac:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800aeae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aeb0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800aeb4:	64fb      	str	r3, [r7, #76]	; 0x4c
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	461a      	mov	r2, r3
 800aebc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aebe:	643b      	str	r3, [r7, #64]	; 0x40
 800aec0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aec2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800aec4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800aec6:	e841 2300 	strex	r3, r2, [r1]
 800aeca:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800aecc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d1e6      	bne.n	800aea0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	3308      	adds	r3, #8
 800aed8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aeda:	6a3b      	ldr	r3, [r7, #32]
 800aedc:	e853 3f00 	ldrex	r3, [r3]
 800aee0:	61fb      	str	r3, [r7, #28]
   return(result);
 800aee2:	69fa      	ldr	r2, [r7, #28]
 800aee4:	4b1e      	ldr	r3, [pc, #120]	; (800af60 <UART_EndRxTransfer+0xc8>)
 800aee6:	4013      	ands	r3, r2
 800aee8:	64bb      	str	r3, [r7, #72]	; 0x48
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	3308      	adds	r3, #8
 800aef0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800aef2:	62fa      	str	r2, [r7, #44]	; 0x2c
 800aef4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aef6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800aef8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800aefa:	e841 2300 	strex	r3, r2, [r1]
 800aefe:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800af00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af02:	2b00      	cmp	r3, #0
 800af04:	d1e5      	bne.n	800aed2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800af0a:	2b01      	cmp	r3, #1
 800af0c:	d118      	bne.n	800af40 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	e853 3f00 	ldrex	r3, [r3]
 800af1a:	60bb      	str	r3, [r7, #8]
   return(result);
 800af1c:	68bb      	ldr	r3, [r7, #8]
 800af1e:	f023 0310 	bic.w	r3, r3, #16
 800af22:	647b      	str	r3, [r7, #68]	; 0x44
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	461a      	mov	r2, r3
 800af2a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800af2c:	61bb      	str	r3, [r7, #24]
 800af2e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af30:	6979      	ldr	r1, [r7, #20]
 800af32:	69ba      	ldr	r2, [r7, #24]
 800af34:	e841 2300 	strex	r3, r2, [r1]
 800af38:	613b      	str	r3, [r7, #16]
   return(result);
 800af3a:	693b      	ldr	r3, [r7, #16]
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d1e6      	bne.n	800af0e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	2220      	movs	r2, #32
 800af44:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	2200      	movs	r2, #0
 800af4c:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	2200      	movs	r2, #0
 800af52:	675a      	str	r2, [r3, #116]	; 0x74
}
 800af54:	bf00      	nop
 800af56:	3754      	adds	r7, #84	; 0x54
 800af58:	46bd      	mov	sp, r7
 800af5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af5e:	4770      	bx	lr
 800af60:	effffffe 	.word	0xeffffffe

0800af64 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800af64:	b580      	push	{r7, lr}
 800af66:	b084      	sub	sp, #16
 800af68:	af00      	add	r7, sp, #0
 800af6a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af70:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	2200      	movs	r2, #0
 800af76:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	2200      	movs	r2, #0
 800af7e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800af82:	68f8      	ldr	r0, [r7, #12]
 800af84:	f7ff f856 	bl	800a034 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800af88:	bf00      	nop
 800af8a:	3710      	adds	r7, #16
 800af8c:	46bd      	mov	sp, r7
 800af8e:	bd80      	pop	{r7, pc}

0800af90 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800af90:	b480      	push	{r7}
 800af92:	b08f      	sub	sp, #60	; 0x3c
 800af94:	af00      	add	r7, sp, #0
 800af96:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800af9e:	2b21      	cmp	r3, #33	; 0x21
 800afa0:	d14c      	bne.n	800b03c <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800afa8:	b29b      	uxth	r3, r3
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d132      	bne.n	800b014 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afb4:	6a3b      	ldr	r3, [r7, #32]
 800afb6:	e853 3f00 	ldrex	r3, [r3]
 800afba:	61fb      	str	r3, [r7, #28]
   return(result);
 800afbc:	69fb      	ldr	r3, [r7, #28]
 800afbe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800afc2:	637b      	str	r3, [r7, #52]	; 0x34
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	461a      	mov	r2, r3
 800afca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800afcc:	62fb      	str	r3, [r7, #44]	; 0x2c
 800afce:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afd0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800afd2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800afd4:	e841 2300 	strex	r3, r2, [r1]
 800afd8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800afda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d1e6      	bne.n	800afae <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	e853 3f00 	ldrex	r3, [r3]
 800afec:	60bb      	str	r3, [r7, #8]
   return(result);
 800afee:	68bb      	ldr	r3, [r7, #8]
 800aff0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aff4:	633b      	str	r3, [r7, #48]	; 0x30
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	461a      	mov	r2, r3
 800affc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800affe:	61bb      	str	r3, [r7, #24]
 800b000:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b002:	6979      	ldr	r1, [r7, #20]
 800b004:	69ba      	ldr	r2, [r7, #24]
 800b006:	e841 2300 	strex	r3, r2, [r1]
 800b00a:	613b      	str	r3, [r7, #16]
   return(result);
 800b00c:	693b      	ldr	r3, [r7, #16]
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d1e6      	bne.n	800afe0 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800b012:	e013      	b.n	800b03c <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b018:	781a      	ldrb	r2, [r3, #0]
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b024:	1c5a      	adds	r2, r3, #1
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800b030:	b29b      	uxth	r3, r3
 800b032:	3b01      	subs	r3, #1
 800b034:	b29a      	uxth	r2, r3
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 800b03c:	bf00      	nop
 800b03e:	373c      	adds	r7, #60	; 0x3c
 800b040:	46bd      	mov	sp, r7
 800b042:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b046:	4770      	bx	lr

0800b048 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800b048:	b480      	push	{r7}
 800b04a:	b091      	sub	sp, #68	; 0x44
 800b04c:	af00      	add	r7, sp, #0
 800b04e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b056:	2b21      	cmp	r3, #33	; 0x21
 800b058:	d151      	bne.n	800b0fe <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800b060:	b29b      	uxth	r3, r3
 800b062:	2b00      	cmp	r3, #0
 800b064:	d132      	bne.n	800b0cc <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b06c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b06e:	e853 3f00 	ldrex	r3, [r3]
 800b072:	623b      	str	r3, [r7, #32]
   return(result);
 800b074:	6a3b      	ldr	r3, [r7, #32]
 800b076:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b07a:	63bb      	str	r3, [r7, #56]	; 0x38
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	461a      	mov	r2, r3
 800b082:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b084:	633b      	str	r3, [r7, #48]	; 0x30
 800b086:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b088:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b08a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b08c:	e841 2300 	strex	r3, r2, [r1]
 800b090:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b092:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b094:	2b00      	cmp	r3, #0
 800b096:	d1e6      	bne.n	800b066 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b09e:	693b      	ldr	r3, [r7, #16]
 800b0a0:	e853 3f00 	ldrex	r3, [r3]
 800b0a4:	60fb      	str	r3, [r7, #12]
   return(result);
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b0ac:	637b      	str	r3, [r7, #52]	; 0x34
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	461a      	mov	r2, r3
 800b0b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b0b6:	61fb      	str	r3, [r7, #28]
 800b0b8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0ba:	69b9      	ldr	r1, [r7, #24]
 800b0bc:	69fa      	ldr	r2, [r7, #28]
 800b0be:	e841 2300 	strex	r3, r2, [r1]
 800b0c2:	617b      	str	r3, [r7, #20]
   return(result);
 800b0c4:	697b      	ldr	r3, [r7, #20]
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d1e6      	bne.n	800b098 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800b0ca:	e018      	b.n	800b0fe <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b0d0:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800b0d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b0d4:	881b      	ldrh	r3, [r3, #0]
 800b0d6:	461a      	mov	r2, r3
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b0e0:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b0e6:	1c9a      	adds	r2, r3, #2
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800b0f2:	b29b      	uxth	r3, r3
 800b0f4:	3b01      	subs	r3, #1
 800b0f6:	b29a      	uxth	r2, r3
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 800b0fe:	bf00      	nop
 800b100:	3744      	adds	r7, #68	; 0x44
 800b102:	46bd      	mov	sp, r7
 800b104:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b108:	4770      	bx	lr

0800b10a <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800b10a:	b480      	push	{r7}
 800b10c:	b091      	sub	sp, #68	; 0x44
 800b10e:	af00      	add	r7, sp, #0
 800b110:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b118:	2b21      	cmp	r3, #33	; 0x21
 800b11a:	d160      	bne.n	800b1de <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800b122:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800b124:	e057      	b.n	800b1d6 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800b12c:	b29b      	uxth	r3, r3
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d133      	bne.n	800b19a <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	3308      	adds	r3, #8
 800b138:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b13a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b13c:	e853 3f00 	ldrex	r3, [r3]
 800b140:	623b      	str	r3, [r7, #32]
   return(result);
 800b142:	6a3b      	ldr	r3, [r7, #32]
 800b144:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800b148:	63bb      	str	r3, [r7, #56]	; 0x38
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	3308      	adds	r3, #8
 800b150:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b152:	633a      	str	r2, [r7, #48]	; 0x30
 800b154:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b156:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b158:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b15a:	e841 2300 	strex	r3, r2, [r1]
 800b15e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b162:	2b00      	cmp	r3, #0
 800b164:	d1e5      	bne.n	800b132 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b16c:	693b      	ldr	r3, [r7, #16]
 800b16e:	e853 3f00 	ldrex	r3, [r3]
 800b172:	60fb      	str	r3, [r7, #12]
   return(result);
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b17a:	637b      	str	r3, [r7, #52]	; 0x34
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	461a      	mov	r2, r3
 800b182:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b184:	61fb      	str	r3, [r7, #28]
 800b186:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b188:	69b9      	ldr	r1, [r7, #24]
 800b18a:	69fa      	ldr	r2, [r7, #28]
 800b18c:	e841 2300 	strex	r3, r2, [r1]
 800b190:	617b      	str	r3, [r7, #20]
   return(result);
 800b192:	697b      	ldr	r3, [r7, #20]
 800b194:	2b00      	cmp	r3, #0
 800b196:	d1e6      	bne.n	800b166 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800b198:	e021      	b.n	800b1de <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	69db      	ldr	r3, [r3, #28]
 800b1a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d013      	beq.n	800b1d0 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b1ac:	781a      	ldrb	r2, [r3, #0]
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr++;
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b1b8:	1c5a      	adds	r2, r3, #1
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800b1c4:	b29b      	uxth	r3, r3
 800b1c6:	3b01      	subs	r3, #1
 800b1c8:	b29a      	uxth	r2, r3
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800b1d0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800b1d2:	3b01      	subs	r3, #1
 800b1d4:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800b1d6:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d1a4      	bne.n	800b126 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800b1dc:	e7ff      	b.n	800b1de <UART_TxISR_8BIT_FIFOEN+0xd4>
 800b1de:	bf00      	nop
 800b1e0:	3744      	adds	r7, #68	; 0x44
 800b1e2:	46bd      	mov	sp, r7
 800b1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1e8:	4770      	bx	lr

0800b1ea <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800b1ea:	b480      	push	{r7}
 800b1ec:	b091      	sub	sp, #68	; 0x44
 800b1ee:	af00      	add	r7, sp, #0
 800b1f0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b1f8:	2b21      	cmp	r3, #33	; 0x21
 800b1fa:	d165      	bne.n	800b2c8 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800b202:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800b204:	e05c      	b.n	800b2c0 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800b20c:	b29b      	uxth	r3, r3
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d133      	bne.n	800b27a <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	3308      	adds	r3, #8
 800b218:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b21a:	6a3b      	ldr	r3, [r7, #32]
 800b21c:	e853 3f00 	ldrex	r3, [r3]
 800b220:	61fb      	str	r3, [r7, #28]
   return(result);
 800b222:	69fb      	ldr	r3, [r7, #28]
 800b224:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800b228:	637b      	str	r3, [r7, #52]	; 0x34
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	3308      	adds	r3, #8
 800b230:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b232:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b234:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b236:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b238:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b23a:	e841 2300 	strex	r3, r2, [r1]
 800b23e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b242:	2b00      	cmp	r3, #0
 800b244:	d1e5      	bne.n	800b212 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	e853 3f00 	ldrex	r3, [r3]
 800b252:	60bb      	str	r3, [r7, #8]
   return(result);
 800b254:	68bb      	ldr	r3, [r7, #8]
 800b256:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b25a:	633b      	str	r3, [r7, #48]	; 0x30
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	461a      	mov	r2, r3
 800b262:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b264:	61bb      	str	r3, [r7, #24]
 800b266:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b268:	6979      	ldr	r1, [r7, #20]
 800b26a:	69ba      	ldr	r2, [r7, #24]
 800b26c:	e841 2300 	strex	r3, r2, [r1]
 800b270:	613b      	str	r3, [r7, #16]
   return(result);
 800b272:	693b      	ldr	r3, [r7, #16]
 800b274:	2b00      	cmp	r3, #0
 800b276:	d1e6      	bne.n	800b246 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800b278:	e026      	b.n	800b2c8 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	69db      	ldr	r3, [r3, #28]
 800b280:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b284:	2b00      	cmp	r3, #0
 800b286:	d018      	beq.n	800b2ba <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b28c:	63bb      	str	r3, [r7, #56]	; 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800b28e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b290:	881b      	ldrh	r3, [r3, #0]
 800b292:	461a      	mov	r2, r3
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b29c:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b2a2:	1c9a      	adds	r2, r3, #2
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800b2ae:	b29b      	uxth	r3, r3
 800b2b0:	3b01      	subs	r3, #1
 800b2b2:	b29a      	uxth	r2, r3
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800b2ba:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800b2bc:	3b01      	subs	r3, #1
 800b2be:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800b2c0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d19f      	bne.n	800b206 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800b2c6:	e7ff      	b.n	800b2c8 <UART_TxISR_16BIT_FIFOEN+0xde>
 800b2c8:	bf00      	nop
 800b2ca:	3744      	adds	r7, #68	; 0x44
 800b2cc:	46bd      	mov	sp, r7
 800b2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d2:	4770      	bx	lr

0800b2d4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b2d4:	b580      	push	{r7, lr}
 800b2d6:	b088      	sub	sp, #32
 800b2d8:	af00      	add	r7, sp, #0
 800b2da:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	e853 3f00 	ldrex	r3, [r3]
 800b2e8:	60bb      	str	r3, [r7, #8]
   return(result);
 800b2ea:	68bb      	ldr	r3, [r7, #8]
 800b2ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b2f0:	61fb      	str	r3, [r7, #28]
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	461a      	mov	r2, r3
 800b2f8:	69fb      	ldr	r3, [r7, #28]
 800b2fa:	61bb      	str	r3, [r7, #24]
 800b2fc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2fe:	6979      	ldr	r1, [r7, #20]
 800b300:	69ba      	ldr	r2, [r7, #24]
 800b302:	e841 2300 	strex	r3, r2, [r1]
 800b306:	613b      	str	r3, [r7, #16]
   return(result);
 800b308:	693b      	ldr	r3, [r7, #16]
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d1e6      	bne.n	800b2dc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	2220      	movs	r2, #32
 800b312:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	2200      	movs	r2, #0
 800b31a:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b31c:	6878      	ldr	r0, [r7, #4]
 800b31e:	f7fe fe7f 	bl	800a020 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b322:	bf00      	nop
 800b324:	3720      	adds	r7, #32
 800b326:	46bd      	mov	sp, r7
 800b328:	bd80      	pop	{r7, pc}

0800b32a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b32a:	b480      	push	{r7}
 800b32c:	b083      	sub	sp, #12
 800b32e:	af00      	add	r7, sp, #0
 800b330:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b332:	bf00      	nop
 800b334:	370c      	adds	r7, #12
 800b336:	46bd      	mov	sp, r7
 800b338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b33c:	4770      	bx	lr

0800b33e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800b33e:	b480      	push	{r7}
 800b340:	b083      	sub	sp, #12
 800b342:	af00      	add	r7, sp, #0
 800b344:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800b346:	bf00      	nop
 800b348:	370c      	adds	r7, #12
 800b34a:	46bd      	mov	sp, r7
 800b34c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b350:	4770      	bx	lr

0800b352 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800b352:	b480      	push	{r7}
 800b354:	b083      	sub	sp, #12
 800b356:	af00      	add	r7, sp, #0
 800b358:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800b35a:	bf00      	nop
 800b35c:	370c      	adds	r7, #12
 800b35e:	46bd      	mov	sp, r7
 800b360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b364:	4770      	bx	lr

0800b366 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b366:	b480      	push	{r7}
 800b368:	b085      	sub	sp, #20
 800b36a:	af00      	add	r7, sp, #0
 800b36c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800b374:	2b01      	cmp	r3, #1
 800b376:	d101      	bne.n	800b37c <HAL_UARTEx_DisableFifoMode+0x16>
 800b378:	2302      	movs	r3, #2
 800b37a:	e027      	b.n	800b3cc <HAL_UARTEx_DisableFifoMode+0x66>
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	2201      	movs	r2, #1
 800b380:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	2224      	movs	r2, #36	; 0x24
 800b388:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	681a      	ldr	r2, [r3, #0]
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	f022 0201 	bic.w	r2, r2, #1
 800b3a2:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800b3aa:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	2200      	movs	r2, #0
 800b3b0:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	68fa      	ldr	r2, [r7, #12]
 800b3b8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	2220      	movs	r2, #32
 800b3be:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	2200      	movs	r2, #0
 800b3c6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800b3ca:	2300      	movs	r3, #0
}
 800b3cc:	4618      	mov	r0, r3
 800b3ce:	3714      	adds	r7, #20
 800b3d0:	46bd      	mov	sp, r7
 800b3d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3d6:	4770      	bx	lr

0800b3d8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b3d8:	b580      	push	{r7, lr}
 800b3da:	b084      	sub	sp, #16
 800b3dc:	af00      	add	r7, sp, #0
 800b3de:	6078      	str	r0, [r7, #4]
 800b3e0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800b3e8:	2b01      	cmp	r3, #1
 800b3ea:	d101      	bne.n	800b3f0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b3ec:	2302      	movs	r3, #2
 800b3ee:	e02d      	b.n	800b44c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	2201      	movs	r2, #1
 800b3f4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	2224      	movs	r2, #36	; 0x24
 800b3fc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	681a      	ldr	r2, [r3, #0]
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	f022 0201 	bic.w	r2, r2, #1
 800b416:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	689b      	ldr	r3, [r3, #8]
 800b41e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	683a      	ldr	r2, [r7, #0]
 800b428:	430a      	orrs	r2, r1
 800b42a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b42c:	6878      	ldr	r0, [r7, #4]
 800b42e:	f000 f84f 	bl	800b4d0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	68fa      	ldr	r2, [r7, #12]
 800b438:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	2220      	movs	r2, #32
 800b43e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	2200      	movs	r2, #0
 800b446:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800b44a:	2300      	movs	r3, #0
}
 800b44c:	4618      	mov	r0, r3
 800b44e:	3710      	adds	r7, #16
 800b450:	46bd      	mov	sp, r7
 800b452:	bd80      	pop	{r7, pc}

0800b454 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b454:	b580      	push	{r7, lr}
 800b456:	b084      	sub	sp, #16
 800b458:	af00      	add	r7, sp, #0
 800b45a:	6078      	str	r0, [r7, #4]
 800b45c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800b464:	2b01      	cmp	r3, #1
 800b466:	d101      	bne.n	800b46c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b468:	2302      	movs	r3, #2
 800b46a:	e02d      	b.n	800b4c8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	2201      	movs	r2, #1
 800b470:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	2224      	movs	r2, #36	; 0x24
 800b478:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	681a      	ldr	r2, [r3, #0]
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	f022 0201 	bic.w	r2, r2, #1
 800b492:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	689b      	ldr	r3, [r3, #8]
 800b49a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	683a      	ldr	r2, [r7, #0]
 800b4a4:	430a      	orrs	r2, r1
 800b4a6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b4a8:	6878      	ldr	r0, [r7, #4]
 800b4aa:	f000 f811 	bl	800b4d0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	68fa      	ldr	r2, [r7, #12]
 800b4b4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	2220      	movs	r2, #32
 800b4ba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	2200      	movs	r2, #0
 800b4c2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800b4c6:	2300      	movs	r3, #0
}
 800b4c8:	4618      	mov	r0, r3
 800b4ca:	3710      	adds	r7, #16
 800b4cc:	46bd      	mov	sp, r7
 800b4ce:	bd80      	pop	{r7, pc}

0800b4d0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b4d0:	b480      	push	{r7}
 800b4d2:	b085      	sub	sp, #20
 800b4d4:	af00      	add	r7, sp, #0
 800b4d6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d108      	bne.n	800b4f2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	2201      	movs	r2, #1
 800b4e4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	2201      	movs	r2, #1
 800b4ec:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b4f0:	e031      	b.n	800b556 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b4f2:	2310      	movs	r3, #16
 800b4f4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b4f6:	2310      	movs	r3, #16
 800b4f8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	689b      	ldr	r3, [r3, #8]
 800b500:	0e5b      	lsrs	r3, r3, #25
 800b502:	b2db      	uxtb	r3, r3
 800b504:	f003 0307 	and.w	r3, r3, #7
 800b508:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	689b      	ldr	r3, [r3, #8]
 800b510:	0f5b      	lsrs	r3, r3, #29
 800b512:	b2db      	uxtb	r3, r3
 800b514:	f003 0307 	and.w	r3, r3, #7
 800b518:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b51a:	7bbb      	ldrb	r3, [r7, #14]
 800b51c:	7b3a      	ldrb	r2, [r7, #12]
 800b51e:	4911      	ldr	r1, [pc, #68]	; (800b564 <UARTEx_SetNbDataToProcess+0x94>)
 800b520:	5c8a      	ldrb	r2, [r1, r2]
 800b522:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b526:	7b3a      	ldrb	r2, [r7, #12]
 800b528:	490f      	ldr	r1, [pc, #60]	; (800b568 <UARTEx_SetNbDataToProcess+0x98>)
 800b52a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b52c:	fb93 f3f2 	sdiv	r3, r3, r2
 800b530:	b29a      	uxth	r2, r3
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b538:	7bfb      	ldrb	r3, [r7, #15]
 800b53a:	7b7a      	ldrb	r2, [r7, #13]
 800b53c:	4909      	ldr	r1, [pc, #36]	; (800b564 <UARTEx_SetNbDataToProcess+0x94>)
 800b53e:	5c8a      	ldrb	r2, [r1, r2]
 800b540:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b544:	7b7a      	ldrb	r2, [r7, #13]
 800b546:	4908      	ldr	r1, [pc, #32]	; (800b568 <UARTEx_SetNbDataToProcess+0x98>)
 800b548:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b54a:	fb93 f3f2 	sdiv	r3, r3, r2
 800b54e:	b29a      	uxth	r2, r3
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800b556:	bf00      	nop
 800b558:	3714      	adds	r7, #20
 800b55a:	46bd      	mov	sp, r7
 800b55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b560:	4770      	bx	lr
 800b562:	bf00      	nop
 800b564:	0800bf08 	.word	0x0800bf08
 800b568:	0800bf10 	.word	0x0800bf10

0800b56c <__errno>:
 800b56c:	4b01      	ldr	r3, [pc, #4]	; (800b574 <__errno+0x8>)
 800b56e:	6818      	ldr	r0, [r3, #0]
 800b570:	4770      	bx	lr
 800b572:	bf00      	nop
 800b574:	24000010 	.word	0x24000010

0800b578 <__libc_init_array>:
 800b578:	b570      	push	{r4, r5, r6, lr}
 800b57a:	4d0d      	ldr	r5, [pc, #52]	; (800b5b0 <__libc_init_array+0x38>)
 800b57c:	4c0d      	ldr	r4, [pc, #52]	; (800b5b4 <__libc_init_array+0x3c>)
 800b57e:	1b64      	subs	r4, r4, r5
 800b580:	10a4      	asrs	r4, r4, #2
 800b582:	2600      	movs	r6, #0
 800b584:	42a6      	cmp	r6, r4
 800b586:	d109      	bne.n	800b59c <__libc_init_array+0x24>
 800b588:	4d0b      	ldr	r5, [pc, #44]	; (800b5b8 <__libc_init_array+0x40>)
 800b58a:	4c0c      	ldr	r4, [pc, #48]	; (800b5bc <__libc_init_array+0x44>)
 800b58c:	f000 fc8e 	bl	800beac <_init>
 800b590:	1b64      	subs	r4, r4, r5
 800b592:	10a4      	asrs	r4, r4, #2
 800b594:	2600      	movs	r6, #0
 800b596:	42a6      	cmp	r6, r4
 800b598:	d105      	bne.n	800b5a6 <__libc_init_array+0x2e>
 800b59a:	bd70      	pop	{r4, r5, r6, pc}
 800b59c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b5a0:	4798      	blx	r3
 800b5a2:	3601      	adds	r6, #1
 800b5a4:	e7ee      	b.n	800b584 <__libc_init_array+0xc>
 800b5a6:	f855 3b04 	ldr.w	r3, [r5], #4
 800b5aa:	4798      	blx	r3
 800b5ac:	3601      	adds	r6, #1
 800b5ae:	e7f2      	b.n	800b596 <__libc_init_array+0x1e>
 800b5b0:	0800bf54 	.word	0x0800bf54
 800b5b4:	0800bf54 	.word	0x0800bf54
 800b5b8:	0800bf54 	.word	0x0800bf54
 800b5bc:	0800bf58 	.word	0x0800bf58

0800b5c0 <memset>:
 800b5c0:	4402      	add	r2, r0
 800b5c2:	4603      	mov	r3, r0
 800b5c4:	4293      	cmp	r3, r2
 800b5c6:	d100      	bne.n	800b5ca <memset+0xa>
 800b5c8:	4770      	bx	lr
 800b5ca:	f803 1b01 	strb.w	r1, [r3], #1
 800b5ce:	e7f9      	b.n	800b5c4 <memset+0x4>

0800b5d0 <siprintf>:
 800b5d0:	b40e      	push	{r1, r2, r3}
 800b5d2:	b500      	push	{lr}
 800b5d4:	b09c      	sub	sp, #112	; 0x70
 800b5d6:	ab1d      	add	r3, sp, #116	; 0x74
 800b5d8:	9002      	str	r0, [sp, #8]
 800b5da:	9006      	str	r0, [sp, #24]
 800b5dc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b5e0:	4809      	ldr	r0, [pc, #36]	; (800b608 <siprintf+0x38>)
 800b5e2:	9107      	str	r1, [sp, #28]
 800b5e4:	9104      	str	r1, [sp, #16]
 800b5e6:	4909      	ldr	r1, [pc, #36]	; (800b60c <siprintf+0x3c>)
 800b5e8:	f853 2b04 	ldr.w	r2, [r3], #4
 800b5ec:	9105      	str	r1, [sp, #20]
 800b5ee:	6800      	ldr	r0, [r0, #0]
 800b5f0:	9301      	str	r3, [sp, #4]
 800b5f2:	a902      	add	r1, sp, #8
 800b5f4:	f000 f868 	bl	800b6c8 <_svfiprintf_r>
 800b5f8:	9b02      	ldr	r3, [sp, #8]
 800b5fa:	2200      	movs	r2, #0
 800b5fc:	701a      	strb	r2, [r3, #0]
 800b5fe:	b01c      	add	sp, #112	; 0x70
 800b600:	f85d eb04 	ldr.w	lr, [sp], #4
 800b604:	b003      	add	sp, #12
 800b606:	4770      	bx	lr
 800b608:	24000010 	.word	0x24000010
 800b60c:	ffff0208 	.word	0xffff0208

0800b610 <__ssputs_r>:
 800b610:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b614:	688e      	ldr	r6, [r1, #8]
 800b616:	429e      	cmp	r6, r3
 800b618:	4682      	mov	sl, r0
 800b61a:	460c      	mov	r4, r1
 800b61c:	4690      	mov	r8, r2
 800b61e:	461f      	mov	r7, r3
 800b620:	d838      	bhi.n	800b694 <__ssputs_r+0x84>
 800b622:	898a      	ldrh	r2, [r1, #12]
 800b624:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b628:	d032      	beq.n	800b690 <__ssputs_r+0x80>
 800b62a:	6825      	ldr	r5, [r4, #0]
 800b62c:	6909      	ldr	r1, [r1, #16]
 800b62e:	eba5 0901 	sub.w	r9, r5, r1
 800b632:	6965      	ldr	r5, [r4, #20]
 800b634:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b638:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b63c:	3301      	adds	r3, #1
 800b63e:	444b      	add	r3, r9
 800b640:	106d      	asrs	r5, r5, #1
 800b642:	429d      	cmp	r5, r3
 800b644:	bf38      	it	cc
 800b646:	461d      	movcc	r5, r3
 800b648:	0553      	lsls	r3, r2, #21
 800b64a:	d531      	bpl.n	800b6b0 <__ssputs_r+0xa0>
 800b64c:	4629      	mov	r1, r5
 800b64e:	f000 fb63 	bl	800bd18 <_malloc_r>
 800b652:	4606      	mov	r6, r0
 800b654:	b950      	cbnz	r0, 800b66c <__ssputs_r+0x5c>
 800b656:	230c      	movs	r3, #12
 800b658:	f8ca 3000 	str.w	r3, [sl]
 800b65c:	89a3      	ldrh	r3, [r4, #12]
 800b65e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b662:	81a3      	strh	r3, [r4, #12]
 800b664:	f04f 30ff 	mov.w	r0, #4294967295
 800b668:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b66c:	6921      	ldr	r1, [r4, #16]
 800b66e:	464a      	mov	r2, r9
 800b670:	f000 fabe 	bl	800bbf0 <memcpy>
 800b674:	89a3      	ldrh	r3, [r4, #12]
 800b676:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b67a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b67e:	81a3      	strh	r3, [r4, #12]
 800b680:	6126      	str	r6, [r4, #16]
 800b682:	6165      	str	r5, [r4, #20]
 800b684:	444e      	add	r6, r9
 800b686:	eba5 0509 	sub.w	r5, r5, r9
 800b68a:	6026      	str	r6, [r4, #0]
 800b68c:	60a5      	str	r5, [r4, #8]
 800b68e:	463e      	mov	r6, r7
 800b690:	42be      	cmp	r6, r7
 800b692:	d900      	bls.n	800b696 <__ssputs_r+0x86>
 800b694:	463e      	mov	r6, r7
 800b696:	6820      	ldr	r0, [r4, #0]
 800b698:	4632      	mov	r2, r6
 800b69a:	4641      	mov	r1, r8
 800b69c:	f000 fab6 	bl	800bc0c <memmove>
 800b6a0:	68a3      	ldr	r3, [r4, #8]
 800b6a2:	1b9b      	subs	r3, r3, r6
 800b6a4:	60a3      	str	r3, [r4, #8]
 800b6a6:	6823      	ldr	r3, [r4, #0]
 800b6a8:	4433      	add	r3, r6
 800b6aa:	6023      	str	r3, [r4, #0]
 800b6ac:	2000      	movs	r0, #0
 800b6ae:	e7db      	b.n	800b668 <__ssputs_r+0x58>
 800b6b0:	462a      	mov	r2, r5
 800b6b2:	f000 fba5 	bl	800be00 <_realloc_r>
 800b6b6:	4606      	mov	r6, r0
 800b6b8:	2800      	cmp	r0, #0
 800b6ba:	d1e1      	bne.n	800b680 <__ssputs_r+0x70>
 800b6bc:	6921      	ldr	r1, [r4, #16]
 800b6be:	4650      	mov	r0, sl
 800b6c0:	f000 fabe 	bl	800bc40 <_free_r>
 800b6c4:	e7c7      	b.n	800b656 <__ssputs_r+0x46>
	...

0800b6c8 <_svfiprintf_r>:
 800b6c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6cc:	4698      	mov	r8, r3
 800b6ce:	898b      	ldrh	r3, [r1, #12]
 800b6d0:	061b      	lsls	r3, r3, #24
 800b6d2:	b09d      	sub	sp, #116	; 0x74
 800b6d4:	4607      	mov	r7, r0
 800b6d6:	460d      	mov	r5, r1
 800b6d8:	4614      	mov	r4, r2
 800b6da:	d50e      	bpl.n	800b6fa <_svfiprintf_r+0x32>
 800b6dc:	690b      	ldr	r3, [r1, #16]
 800b6de:	b963      	cbnz	r3, 800b6fa <_svfiprintf_r+0x32>
 800b6e0:	2140      	movs	r1, #64	; 0x40
 800b6e2:	f000 fb19 	bl	800bd18 <_malloc_r>
 800b6e6:	6028      	str	r0, [r5, #0]
 800b6e8:	6128      	str	r0, [r5, #16]
 800b6ea:	b920      	cbnz	r0, 800b6f6 <_svfiprintf_r+0x2e>
 800b6ec:	230c      	movs	r3, #12
 800b6ee:	603b      	str	r3, [r7, #0]
 800b6f0:	f04f 30ff 	mov.w	r0, #4294967295
 800b6f4:	e0d1      	b.n	800b89a <_svfiprintf_r+0x1d2>
 800b6f6:	2340      	movs	r3, #64	; 0x40
 800b6f8:	616b      	str	r3, [r5, #20]
 800b6fa:	2300      	movs	r3, #0
 800b6fc:	9309      	str	r3, [sp, #36]	; 0x24
 800b6fe:	2320      	movs	r3, #32
 800b700:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b704:	f8cd 800c 	str.w	r8, [sp, #12]
 800b708:	2330      	movs	r3, #48	; 0x30
 800b70a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b8b4 <_svfiprintf_r+0x1ec>
 800b70e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b712:	f04f 0901 	mov.w	r9, #1
 800b716:	4623      	mov	r3, r4
 800b718:	469a      	mov	sl, r3
 800b71a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b71e:	b10a      	cbz	r2, 800b724 <_svfiprintf_r+0x5c>
 800b720:	2a25      	cmp	r2, #37	; 0x25
 800b722:	d1f9      	bne.n	800b718 <_svfiprintf_r+0x50>
 800b724:	ebba 0b04 	subs.w	fp, sl, r4
 800b728:	d00b      	beq.n	800b742 <_svfiprintf_r+0x7a>
 800b72a:	465b      	mov	r3, fp
 800b72c:	4622      	mov	r2, r4
 800b72e:	4629      	mov	r1, r5
 800b730:	4638      	mov	r0, r7
 800b732:	f7ff ff6d 	bl	800b610 <__ssputs_r>
 800b736:	3001      	adds	r0, #1
 800b738:	f000 80aa 	beq.w	800b890 <_svfiprintf_r+0x1c8>
 800b73c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b73e:	445a      	add	r2, fp
 800b740:	9209      	str	r2, [sp, #36]	; 0x24
 800b742:	f89a 3000 	ldrb.w	r3, [sl]
 800b746:	2b00      	cmp	r3, #0
 800b748:	f000 80a2 	beq.w	800b890 <_svfiprintf_r+0x1c8>
 800b74c:	2300      	movs	r3, #0
 800b74e:	f04f 32ff 	mov.w	r2, #4294967295
 800b752:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b756:	f10a 0a01 	add.w	sl, sl, #1
 800b75a:	9304      	str	r3, [sp, #16]
 800b75c:	9307      	str	r3, [sp, #28]
 800b75e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b762:	931a      	str	r3, [sp, #104]	; 0x68
 800b764:	4654      	mov	r4, sl
 800b766:	2205      	movs	r2, #5
 800b768:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b76c:	4851      	ldr	r0, [pc, #324]	; (800b8b4 <_svfiprintf_r+0x1ec>)
 800b76e:	f7f4 fdb7 	bl	80002e0 <memchr>
 800b772:	9a04      	ldr	r2, [sp, #16]
 800b774:	b9d8      	cbnz	r0, 800b7ae <_svfiprintf_r+0xe6>
 800b776:	06d0      	lsls	r0, r2, #27
 800b778:	bf44      	itt	mi
 800b77a:	2320      	movmi	r3, #32
 800b77c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b780:	0711      	lsls	r1, r2, #28
 800b782:	bf44      	itt	mi
 800b784:	232b      	movmi	r3, #43	; 0x2b
 800b786:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b78a:	f89a 3000 	ldrb.w	r3, [sl]
 800b78e:	2b2a      	cmp	r3, #42	; 0x2a
 800b790:	d015      	beq.n	800b7be <_svfiprintf_r+0xf6>
 800b792:	9a07      	ldr	r2, [sp, #28]
 800b794:	4654      	mov	r4, sl
 800b796:	2000      	movs	r0, #0
 800b798:	f04f 0c0a 	mov.w	ip, #10
 800b79c:	4621      	mov	r1, r4
 800b79e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b7a2:	3b30      	subs	r3, #48	; 0x30
 800b7a4:	2b09      	cmp	r3, #9
 800b7a6:	d94e      	bls.n	800b846 <_svfiprintf_r+0x17e>
 800b7a8:	b1b0      	cbz	r0, 800b7d8 <_svfiprintf_r+0x110>
 800b7aa:	9207      	str	r2, [sp, #28]
 800b7ac:	e014      	b.n	800b7d8 <_svfiprintf_r+0x110>
 800b7ae:	eba0 0308 	sub.w	r3, r0, r8
 800b7b2:	fa09 f303 	lsl.w	r3, r9, r3
 800b7b6:	4313      	orrs	r3, r2
 800b7b8:	9304      	str	r3, [sp, #16]
 800b7ba:	46a2      	mov	sl, r4
 800b7bc:	e7d2      	b.n	800b764 <_svfiprintf_r+0x9c>
 800b7be:	9b03      	ldr	r3, [sp, #12]
 800b7c0:	1d19      	adds	r1, r3, #4
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	9103      	str	r1, [sp, #12]
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	bfbb      	ittet	lt
 800b7ca:	425b      	neglt	r3, r3
 800b7cc:	f042 0202 	orrlt.w	r2, r2, #2
 800b7d0:	9307      	strge	r3, [sp, #28]
 800b7d2:	9307      	strlt	r3, [sp, #28]
 800b7d4:	bfb8      	it	lt
 800b7d6:	9204      	strlt	r2, [sp, #16]
 800b7d8:	7823      	ldrb	r3, [r4, #0]
 800b7da:	2b2e      	cmp	r3, #46	; 0x2e
 800b7dc:	d10c      	bne.n	800b7f8 <_svfiprintf_r+0x130>
 800b7de:	7863      	ldrb	r3, [r4, #1]
 800b7e0:	2b2a      	cmp	r3, #42	; 0x2a
 800b7e2:	d135      	bne.n	800b850 <_svfiprintf_r+0x188>
 800b7e4:	9b03      	ldr	r3, [sp, #12]
 800b7e6:	1d1a      	adds	r2, r3, #4
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	9203      	str	r2, [sp, #12]
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	bfb8      	it	lt
 800b7f0:	f04f 33ff 	movlt.w	r3, #4294967295
 800b7f4:	3402      	adds	r4, #2
 800b7f6:	9305      	str	r3, [sp, #20]
 800b7f8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b8c4 <_svfiprintf_r+0x1fc>
 800b7fc:	7821      	ldrb	r1, [r4, #0]
 800b7fe:	2203      	movs	r2, #3
 800b800:	4650      	mov	r0, sl
 800b802:	f7f4 fd6d 	bl	80002e0 <memchr>
 800b806:	b140      	cbz	r0, 800b81a <_svfiprintf_r+0x152>
 800b808:	2340      	movs	r3, #64	; 0x40
 800b80a:	eba0 000a 	sub.w	r0, r0, sl
 800b80e:	fa03 f000 	lsl.w	r0, r3, r0
 800b812:	9b04      	ldr	r3, [sp, #16]
 800b814:	4303      	orrs	r3, r0
 800b816:	3401      	adds	r4, #1
 800b818:	9304      	str	r3, [sp, #16]
 800b81a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b81e:	4826      	ldr	r0, [pc, #152]	; (800b8b8 <_svfiprintf_r+0x1f0>)
 800b820:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b824:	2206      	movs	r2, #6
 800b826:	f7f4 fd5b 	bl	80002e0 <memchr>
 800b82a:	2800      	cmp	r0, #0
 800b82c:	d038      	beq.n	800b8a0 <_svfiprintf_r+0x1d8>
 800b82e:	4b23      	ldr	r3, [pc, #140]	; (800b8bc <_svfiprintf_r+0x1f4>)
 800b830:	bb1b      	cbnz	r3, 800b87a <_svfiprintf_r+0x1b2>
 800b832:	9b03      	ldr	r3, [sp, #12]
 800b834:	3307      	adds	r3, #7
 800b836:	f023 0307 	bic.w	r3, r3, #7
 800b83a:	3308      	adds	r3, #8
 800b83c:	9303      	str	r3, [sp, #12]
 800b83e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b840:	4433      	add	r3, r6
 800b842:	9309      	str	r3, [sp, #36]	; 0x24
 800b844:	e767      	b.n	800b716 <_svfiprintf_r+0x4e>
 800b846:	fb0c 3202 	mla	r2, ip, r2, r3
 800b84a:	460c      	mov	r4, r1
 800b84c:	2001      	movs	r0, #1
 800b84e:	e7a5      	b.n	800b79c <_svfiprintf_r+0xd4>
 800b850:	2300      	movs	r3, #0
 800b852:	3401      	adds	r4, #1
 800b854:	9305      	str	r3, [sp, #20]
 800b856:	4619      	mov	r1, r3
 800b858:	f04f 0c0a 	mov.w	ip, #10
 800b85c:	4620      	mov	r0, r4
 800b85e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b862:	3a30      	subs	r2, #48	; 0x30
 800b864:	2a09      	cmp	r2, #9
 800b866:	d903      	bls.n	800b870 <_svfiprintf_r+0x1a8>
 800b868:	2b00      	cmp	r3, #0
 800b86a:	d0c5      	beq.n	800b7f8 <_svfiprintf_r+0x130>
 800b86c:	9105      	str	r1, [sp, #20]
 800b86e:	e7c3      	b.n	800b7f8 <_svfiprintf_r+0x130>
 800b870:	fb0c 2101 	mla	r1, ip, r1, r2
 800b874:	4604      	mov	r4, r0
 800b876:	2301      	movs	r3, #1
 800b878:	e7f0      	b.n	800b85c <_svfiprintf_r+0x194>
 800b87a:	ab03      	add	r3, sp, #12
 800b87c:	9300      	str	r3, [sp, #0]
 800b87e:	462a      	mov	r2, r5
 800b880:	4b0f      	ldr	r3, [pc, #60]	; (800b8c0 <_svfiprintf_r+0x1f8>)
 800b882:	a904      	add	r1, sp, #16
 800b884:	4638      	mov	r0, r7
 800b886:	f3af 8000 	nop.w
 800b88a:	1c42      	adds	r2, r0, #1
 800b88c:	4606      	mov	r6, r0
 800b88e:	d1d6      	bne.n	800b83e <_svfiprintf_r+0x176>
 800b890:	89ab      	ldrh	r3, [r5, #12]
 800b892:	065b      	lsls	r3, r3, #25
 800b894:	f53f af2c 	bmi.w	800b6f0 <_svfiprintf_r+0x28>
 800b898:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b89a:	b01d      	add	sp, #116	; 0x74
 800b89c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8a0:	ab03      	add	r3, sp, #12
 800b8a2:	9300      	str	r3, [sp, #0]
 800b8a4:	462a      	mov	r2, r5
 800b8a6:	4b06      	ldr	r3, [pc, #24]	; (800b8c0 <_svfiprintf_r+0x1f8>)
 800b8a8:	a904      	add	r1, sp, #16
 800b8aa:	4638      	mov	r0, r7
 800b8ac:	f000 f87a 	bl	800b9a4 <_printf_i>
 800b8b0:	e7eb      	b.n	800b88a <_svfiprintf_r+0x1c2>
 800b8b2:	bf00      	nop
 800b8b4:	0800bf18 	.word	0x0800bf18
 800b8b8:	0800bf22 	.word	0x0800bf22
 800b8bc:	00000000 	.word	0x00000000
 800b8c0:	0800b611 	.word	0x0800b611
 800b8c4:	0800bf1e 	.word	0x0800bf1e

0800b8c8 <_printf_common>:
 800b8c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b8cc:	4616      	mov	r6, r2
 800b8ce:	4699      	mov	r9, r3
 800b8d0:	688a      	ldr	r2, [r1, #8]
 800b8d2:	690b      	ldr	r3, [r1, #16]
 800b8d4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b8d8:	4293      	cmp	r3, r2
 800b8da:	bfb8      	it	lt
 800b8dc:	4613      	movlt	r3, r2
 800b8de:	6033      	str	r3, [r6, #0]
 800b8e0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b8e4:	4607      	mov	r7, r0
 800b8e6:	460c      	mov	r4, r1
 800b8e8:	b10a      	cbz	r2, 800b8ee <_printf_common+0x26>
 800b8ea:	3301      	adds	r3, #1
 800b8ec:	6033      	str	r3, [r6, #0]
 800b8ee:	6823      	ldr	r3, [r4, #0]
 800b8f0:	0699      	lsls	r1, r3, #26
 800b8f2:	bf42      	ittt	mi
 800b8f4:	6833      	ldrmi	r3, [r6, #0]
 800b8f6:	3302      	addmi	r3, #2
 800b8f8:	6033      	strmi	r3, [r6, #0]
 800b8fa:	6825      	ldr	r5, [r4, #0]
 800b8fc:	f015 0506 	ands.w	r5, r5, #6
 800b900:	d106      	bne.n	800b910 <_printf_common+0x48>
 800b902:	f104 0a19 	add.w	sl, r4, #25
 800b906:	68e3      	ldr	r3, [r4, #12]
 800b908:	6832      	ldr	r2, [r6, #0]
 800b90a:	1a9b      	subs	r3, r3, r2
 800b90c:	42ab      	cmp	r3, r5
 800b90e:	dc26      	bgt.n	800b95e <_printf_common+0x96>
 800b910:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b914:	1e13      	subs	r3, r2, #0
 800b916:	6822      	ldr	r2, [r4, #0]
 800b918:	bf18      	it	ne
 800b91a:	2301      	movne	r3, #1
 800b91c:	0692      	lsls	r2, r2, #26
 800b91e:	d42b      	bmi.n	800b978 <_printf_common+0xb0>
 800b920:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b924:	4649      	mov	r1, r9
 800b926:	4638      	mov	r0, r7
 800b928:	47c0      	blx	r8
 800b92a:	3001      	adds	r0, #1
 800b92c:	d01e      	beq.n	800b96c <_printf_common+0xa4>
 800b92e:	6823      	ldr	r3, [r4, #0]
 800b930:	68e5      	ldr	r5, [r4, #12]
 800b932:	6832      	ldr	r2, [r6, #0]
 800b934:	f003 0306 	and.w	r3, r3, #6
 800b938:	2b04      	cmp	r3, #4
 800b93a:	bf08      	it	eq
 800b93c:	1aad      	subeq	r5, r5, r2
 800b93e:	68a3      	ldr	r3, [r4, #8]
 800b940:	6922      	ldr	r2, [r4, #16]
 800b942:	bf0c      	ite	eq
 800b944:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b948:	2500      	movne	r5, #0
 800b94a:	4293      	cmp	r3, r2
 800b94c:	bfc4      	itt	gt
 800b94e:	1a9b      	subgt	r3, r3, r2
 800b950:	18ed      	addgt	r5, r5, r3
 800b952:	2600      	movs	r6, #0
 800b954:	341a      	adds	r4, #26
 800b956:	42b5      	cmp	r5, r6
 800b958:	d11a      	bne.n	800b990 <_printf_common+0xc8>
 800b95a:	2000      	movs	r0, #0
 800b95c:	e008      	b.n	800b970 <_printf_common+0xa8>
 800b95e:	2301      	movs	r3, #1
 800b960:	4652      	mov	r2, sl
 800b962:	4649      	mov	r1, r9
 800b964:	4638      	mov	r0, r7
 800b966:	47c0      	blx	r8
 800b968:	3001      	adds	r0, #1
 800b96a:	d103      	bne.n	800b974 <_printf_common+0xac>
 800b96c:	f04f 30ff 	mov.w	r0, #4294967295
 800b970:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b974:	3501      	adds	r5, #1
 800b976:	e7c6      	b.n	800b906 <_printf_common+0x3e>
 800b978:	18e1      	adds	r1, r4, r3
 800b97a:	1c5a      	adds	r2, r3, #1
 800b97c:	2030      	movs	r0, #48	; 0x30
 800b97e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b982:	4422      	add	r2, r4
 800b984:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b988:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b98c:	3302      	adds	r3, #2
 800b98e:	e7c7      	b.n	800b920 <_printf_common+0x58>
 800b990:	2301      	movs	r3, #1
 800b992:	4622      	mov	r2, r4
 800b994:	4649      	mov	r1, r9
 800b996:	4638      	mov	r0, r7
 800b998:	47c0      	blx	r8
 800b99a:	3001      	adds	r0, #1
 800b99c:	d0e6      	beq.n	800b96c <_printf_common+0xa4>
 800b99e:	3601      	adds	r6, #1
 800b9a0:	e7d9      	b.n	800b956 <_printf_common+0x8e>
	...

0800b9a4 <_printf_i>:
 800b9a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b9a8:	7e0f      	ldrb	r7, [r1, #24]
 800b9aa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b9ac:	2f78      	cmp	r7, #120	; 0x78
 800b9ae:	4691      	mov	r9, r2
 800b9b0:	4680      	mov	r8, r0
 800b9b2:	460c      	mov	r4, r1
 800b9b4:	469a      	mov	sl, r3
 800b9b6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b9ba:	d807      	bhi.n	800b9cc <_printf_i+0x28>
 800b9bc:	2f62      	cmp	r7, #98	; 0x62
 800b9be:	d80a      	bhi.n	800b9d6 <_printf_i+0x32>
 800b9c0:	2f00      	cmp	r7, #0
 800b9c2:	f000 80d8 	beq.w	800bb76 <_printf_i+0x1d2>
 800b9c6:	2f58      	cmp	r7, #88	; 0x58
 800b9c8:	f000 80a3 	beq.w	800bb12 <_printf_i+0x16e>
 800b9cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b9d0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b9d4:	e03a      	b.n	800ba4c <_printf_i+0xa8>
 800b9d6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b9da:	2b15      	cmp	r3, #21
 800b9dc:	d8f6      	bhi.n	800b9cc <_printf_i+0x28>
 800b9de:	a101      	add	r1, pc, #4	; (adr r1, 800b9e4 <_printf_i+0x40>)
 800b9e0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b9e4:	0800ba3d 	.word	0x0800ba3d
 800b9e8:	0800ba51 	.word	0x0800ba51
 800b9ec:	0800b9cd 	.word	0x0800b9cd
 800b9f0:	0800b9cd 	.word	0x0800b9cd
 800b9f4:	0800b9cd 	.word	0x0800b9cd
 800b9f8:	0800b9cd 	.word	0x0800b9cd
 800b9fc:	0800ba51 	.word	0x0800ba51
 800ba00:	0800b9cd 	.word	0x0800b9cd
 800ba04:	0800b9cd 	.word	0x0800b9cd
 800ba08:	0800b9cd 	.word	0x0800b9cd
 800ba0c:	0800b9cd 	.word	0x0800b9cd
 800ba10:	0800bb5d 	.word	0x0800bb5d
 800ba14:	0800ba81 	.word	0x0800ba81
 800ba18:	0800bb3f 	.word	0x0800bb3f
 800ba1c:	0800b9cd 	.word	0x0800b9cd
 800ba20:	0800b9cd 	.word	0x0800b9cd
 800ba24:	0800bb7f 	.word	0x0800bb7f
 800ba28:	0800b9cd 	.word	0x0800b9cd
 800ba2c:	0800ba81 	.word	0x0800ba81
 800ba30:	0800b9cd 	.word	0x0800b9cd
 800ba34:	0800b9cd 	.word	0x0800b9cd
 800ba38:	0800bb47 	.word	0x0800bb47
 800ba3c:	682b      	ldr	r3, [r5, #0]
 800ba3e:	1d1a      	adds	r2, r3, #4
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	602a      	str	r2, [r5, #0]
 800ba44:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ba48:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ba4c:	2301      	movs	r3, #1
 800ba4e:	e0a3      	b.n	800bb98 <_printf_i+0x1f4>
 800ba50:	6820      	ldr	r0, [r4, #0]
 800ba52:	6829      	ldr	r1, [r5, #0]
 800ba54:	0606      	lsls	r6, r0, #24
 800ba56:	f101 0304 	add.w	r3, r1, #4
 800ba5a:	d50a      	bpl.n	800ba72 <_printf_i+0xce>
 800ba5c:	680e      	ldr	r6, [r1, #0]
 800ba5e:	602b      	str	r3, [r5, #0]
 800ba60:	2e00      	cmp	r6, #0
 800ba62:	da03      	bge.n	800ba6c <_printf_i+0xc8>
 800ba64:	232d      	movs	r3, #45	; 0x2d
 800ba66:	4276      	negs	r6, r6
 800ba68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ba6c:	485e      	ldr	r0, [pc, #376]	; (800bbe8 <_printf_i+0x244>)
 800ba6e:	230a      	movs	r3, #10
 800ba70:	e019      	b.n	800baa6 <_printf_i+0x102>
 800ba72:	680e      	ldr	r6, [r1, #0]
 800ba74:	602b      	str	r3, [r5, #0]
 800ba76:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ba7a:	bf18      	it	ne
 800ba7c:	b236      	sxthne	r6, r6
 800ba7e:	e7ef      	b.n	800ba60 <_printf_i+0xbc>
 800ba80:	682b      	ldr	r3, [r5, #0]
 800ba82:	6820      	ldr	r0, [r4, #0]
 800ba84:	1d19      	adds	r1, r3, #4
 800ba86:	6029      	str	r1, [r5, #0]
 800ba88:	0601      	lsls	r1, r0, #24
 800ba8a:	d501      	bpl.n	800ba90 <_printf_i+0xec>
 800ba8c:	681e      	ldr	r6, [r3, #0]
 800ba8e:	e002      	b.n	800ba96 <_printf_i+0xf2>
 800ba90:	0646      	lsls	r6, r0, #25
 800ba92:	d5fb      	bpl.n	800ba8c <_printf_i+0xe8>
 800ba94:	881e      	ldrh	r6, [r3, #0]
 800ba96:	4854      	ldr	r0, [pc, #336]	; (800bbe8 <_printf_i+0x244>)
 800ba98:	2f6f      	cmp	r7, #111	; 0x6f
 800ba9a:	bf0c      	ite	eq
 800ba9c:	2308      	moveq	r3, #8
 800ba9e:	230a      	movne	r3, #10
 800baa0:	2100      	movs	r1, #0
 800baa2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800baa6:	6865      	ldr	r5, [r4, #4]
 800baa8:	60a5      	str	r5, [r4, #8]
 800baaa:	2d00      	cmp	r5, #0
 800baac:	bfa2      	ittt	ge
 800baae:	6821      	ldrge	r1, [r4, #0]
 800bab0:	f021 0104 	bicge.w	r1, r1, #4
 800bab4:	6021      	strge	r1, [r4, #0]
 800bab6:	b90e      	cbnz	r6, 800babc <_printf_i+0x118>
 800bab8:	2d00      	cmp	r5, #0
 800baba:	d04d      	beq.n	800bb58 <_printf_i+0x1b4>
 800babc:	4615      	mov	r5, r2
 800babe:	fbb6 f1f3 	udiv	r1, r6, r3
 800bac2:	fb03 6711 	mls	r7, r3, r1, r6
 800bac6:	5dc7      	ldrb	r7, [r0, r7]
 800bac8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800bacc:	4637      	mov	r7, r6
 800bace:	42bb      	cmp	r3, r7
 800bad0:	460e      	mov	r6, r1
 800bad2:	d9f4      	bls.n	800babe <_printf_i+0x11a>
 800bad4:	2b08      	cmp	r3, #8
 800bad6:	d10b      	bne.n	800baf0 <_printf_i+0x14c>
 800bad8:	6823      	ldr	r3, [r4, #0]
 800bada:	07de      	lsls	r6, r3, #31
 800badc:	d508      	bpl.n	800baf0 <_printf_i+0x14c>
 800bade:	6923      	ldr	r3, [r4, #16]
 800bae0:	6861      	ldr	r1, [r4, #4]
 800bae2:	4299      	cmp	r1, r3
 800bae4:	bfde      	ittt	le
 800bae6:	2330      	movle	r3, #48	; 0x30
 800bae8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800baec:	f105 35ff 	addle.w	r5, r5, #4294967295
 800baf0:	1b52      	subs	r2, r2, r5
 800baf2:	6122      	str	r2, [r4, #16]
 800baf4:	f8cd a000 	str.w	sl, [sp]
 800baf8:	464b      	mov	r3, r9
 800bafa:	aa03      	add	r2, sp, #12
 800bafc:	4621      	mov	r1, r4
 800bafe:	4640      	mov	r0, r8
 800bb00:	f7ff fee2 	bl	800b8c8 <_printf_common>
 800bb04:	3001      	adds	r0, #1
 800bb06:	d14c      	bne.n	800bba2 <_printf_i+0x1fe>
 800bb08:	f04f 30ff 	mov.w	r0, #4294967295
 800bb0c:	b004      	add	sp, #16
 800bb0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb12:	4835      	ldr	r0, [pc, #212]	; (800bbe8 <_printf_i+0x244>)
 800bb14:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800bb18:	6829      	ldr	r1, [r5, #0]
 800bb1a:	6823      	ldr	r3, [r4, #0]
 800bb1c:	f851 6b04 	ldr.w	r6, [r1], #4
 800bb20:	6029      	str	r1, [r5, #0]
 800bb22:	061d      	lsls	r5, r3, #24
 800bb24:	d514      	bpl.n	800bb50 <_printf_i+0x1ac>
 800bb26:	07df      	lsls	r7, r3, #31
 800bb28:	bf44      	itt	mi
 800bb2a:	f043 0320 	orrmi.w	r3, r3, #32
 800bb2e:	6023      	strmi	r3, [r4, #0]
 800bb30:	b91e      	cbnz	r6, 800bb3a <_printf_i+0x196>
 800bb32:	6823      	ldr	r3, [r4, #0]
 800bb34:	f023 0320 	bic.w	r3, r3, #32
 800bb38:	6023      	str	r3, [r4, #0]
 800bb3a:	2310      	movs	r3, #16
 800bb3c:	e7b0      	b.n	800baa0 <_printf_i+0xfc>
 800bb3e:	6823      	ldr	r3, [r4, #0]
 800bb40:	f043 0320 	orr.w	r3, r3, #32
 800bb44:	6023      	str	r3, [r4, #0]
 800bb46:	2378      	movs	r3, #120	; 0x78
 800bb48:	4828      	ldr	r0, [pc, #160]	; (800bbec <_printf_i+0x248>)
 800bb4a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800bb4e:	e7e3      	b.n	800bb18 <_printf_i+0x174>
 800bb50:	0659      	lsls	r1, r3, #25
 800bb52:	bf48      	it	mi
 800bb54:	b2b6      	uxthmi	r6, r6
 800bb56:	e7e6      	b.n	800bb26 <_printf_i+0x182>
 800bb58:	4615      	mov	r5, r2
 800bb5a:	e7bb      	b.n	800bad4 <_printf_i+0x130>
 800bb5c:	682b      	ldr	r3, [r5, #0]
 800bb5e:	6826      	ldr	r6, [r4, #0]
 800bb60:	6961      	ldr	r1, [r4, #20]
 800bb62:	1d18      	adds	r0, r3, #4
 800bb64:	6028      	str	r0, [r5, #0]
 800bb66:	0635      	lsls	r5, r6, #24
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	d501      	bpl.n	800bb70 <_printf_i+0x1cc>
 800bb6c:	6019      	str	r1, [r3, #0]
 800bb6e:	e002      	b.n	800bb76 <_printf_i+0x1d2>
 800bb70:	0670      	lsls	r0, r6, #25
 800bb72:	d5fb      	bpl.n	800bb6c <_printf_i+0x1c8>
 800bb74:	8019      	strh	r1, [r3, #0]
 800bb76:	2300      	movs	r3, #0
 800bb78:	6123      	str	r3, [r4, #16]
 800bb7a:	4615      	mov	r5, r2
 800bb7c:	e7ba      	b.n	800baf4 <_printf_i+0x150>
 800bb7e:	682b      	ldr	r3, [r5, #0]
 800bb80:	1d1a      	adds	r2, r3, #4
 800bb82:	602a      	str	r2, [r5, #0]
 800bb84:	681d      	ldr	r5, [r3, #0]
 800bb86:	6862      	ldr	r2, [r4, #4]
 800bb88:	2100      	movs	r1, #0
 800bb8a:	4628      	mov	r0, r5
 800bb8c:	f7f4 fba8 	bl	80002e0 <memchr>
 800bb90:	b108      	cbz	r0, 800bb96 <_printf_i+0x1f2>
 800bb92:	1b40      	subs	r0, r0, r5
 800bb94:	6060      	str	r0, [r4, #4]
 800bb96:	6863      	ldr	r3, [r4, #4]
 800bb98:	6123      	str	r3, [r4, #16]
 800bb9a:	2300      	movs	r3, #0
 800bb9c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bba0:	e7a8      	b.n	800baf4 <_printf_i+0x150>
 800bba2:	6923      	ldr	r3, [r4, #16]
 800bba4:	462a      	mov	r2, r5
 800bba6:	4649      	mov	r1, r9
 800bba8:	4640      	mov	r0, r8
 800bbaa:	47d0      	blx	sl
 800bbac:	3001      	adds	r0, #1
 800bbae:	d0ab      	beq.n	800bb08 <_printf_i+0x164>
 800bbb0:	6823      	ldr	r3, [r4, #0]
 800bbb2:	079b      	lsls	r3, r3, #30
 800bbb4:	d413      	bmi.n	800bbde <_printf_i+0x23a>
 800bbb6:	68e0      	ldr	r0, [r4, #12]
 800bbb8:	9b03      	ldr	r3, [sp, #12]
 800bbba:	4298      	cmp	r0, r3
 800bbbc:	bfb8      	it	lt
 800bbbe:	4618      	movlt	r0, r3
 800bbc0:	e7a4      	b.n	800bb0c <_printf_i+0x168>
 800bbc2:	2301      	movs	r3, #1
 800bbc4:	4632      	mov	r2, r6
 800bbc6:	4649      	mov	r1, r9
 800bbc8:	4640      	mov	r0, r8
 800bbca:	47d0      	blx	sl
 800bbcc:	3001      	adds	r0, #1
 800bbce:	d09b      	beq.n	800bb08 <_printf_i+0x164>
 800bbd0:	3501      	adds	r5, #1
 800bbd2:	68e3      	ldr	r3, [r4, #12]
 800bbd4:	9903      	ldr	r1, [sp, #12]
 800bbd6:	1a5b      	subs	r3, r3, r1
 800bbd8:	42ab      	cmp	r3, r5
 800bbda:	dcf2      	bgt.n	800bbc2 <_printf_i+0x21e>
 800bbdc:	e7eb      	b.n	800bbb6 <_printf_i+0x212>
 800bbde:	2500      	movs	r5, #0
 800bbe0:	f104 0619 	add.w	r6, r4, #25
 800bbe4:	e7f5      	b.n	800bbd2 <_printf_i+0x22e>
 800bbe6:	bf00      	nop
 800bbe8:	0800bf29 	.word	0x0800bf29
 800bbec:	0800bf3a 	.word	0x0800bf3a

0800bbf0 <memcpy>:
 800bbf0:	440a      	add	r2, r1
 800bbf2:	4291      	cmp	r1, r2
 800bbf4:	f100 33ff 	add.w	r3, r0, #4294967295
 800bbf8:	d100      	bne.n	800bbfc <memcpy+0xc>
 800bbfa:	4770      	bx	lr
 800bbfc:	b510      	push	{r4, lr}
 800bbfe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bc02:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bc06:	4291      	cmp	r1, r2
 800bc08:	d1f9      	bne.n	800bbfe <memcpy+0xe>
 800bc0a:	bd10      	pop	{r4, pc}

0800bc0c <memmove>:
 800bc0c:	4288      	cmp	r0, r1
 800bc0e:	b510      	push	{r4, lr}
 800bc10:	eb01 0402 	add.w	r4, r1, r2
 800bc14:	d902      	bls.n	800bc1c <memmove+0x10>
 800bc16:	4284      	cmp	r4, r0
 800bc18:	4623      	mov	r3, r4
 800bc1a:	d807      	bhi.n	800bc2c <memmove+0x20>
 800bc1c:	1e43      	subs	r3, r0, #1
 800bc1e:	42a1      	cmp	r1, r4
 800bc20:	d008      	beq.n	800bc34 <memmove+0x28>
 800bc22:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bc26:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bc2a:	e7f8      	b.n	800bc1e <memmove+0x12>
 800bc2c:	4402      	add	r2, r0
 800bc2e:	4601      	mov	r1, r0
 800bc30:	428a      	cmp	r2, r1
 800bc32:	d100      	bne.n	800bc36 <memmove+0x2a>
 800bc34:	bd10      	pop	{r4, pc}
 800bc36:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bc3a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bc3e:	e7f7      	b.n	800bc30 <memmove+0x24>

0800bc40 <_free_r>:
 800bc40:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bc42:	2900      	cmp	r1, #0
 800bc44:	d044      	beq.n	800bcd0 <_free_r+0x90>
 800bc46:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bc4a:	9001      	str	r0, [sp, #4]
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	f1a1 0404 	sub.w	r4, r1, #4
 800bc52:	bfb8      	it	lt
 800bc54:	18e4      	addlt	r4, r4, r3
 800bc56:	f000 f913 	bl	800be80 <__malloc_lock>
 800bc5a:	4a1e      	ldr	r2, [pc, #120]	; (800bcd4 <_free_r+0x94>)
 800bc5c:	9801      	ldr	r0, [sp, #4]
 800bc5e:	6813      	ldr	r3, [r2, #0]
 800bc60:	b933      	cbnz	r3, 800bc70 <_free_r+0x30>
 800bc62:	6063      	str	r3, [r4, #4]
 800bc64:	6014      	str	r4, [r2, #0]
 800bc66:	b003      	add	sp, #12
 800bc68:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bc6c:	f000 b90e 	b.w	800be8c <__malloc_unlock>
 800bc70:	42a3      	cmp	r3, r4
 800bc72:	d908      	bls.n	800bc86 <_free_r+0x46>
 800bc74:	6825      	ldr	r5, [r4, #0]
 800bc76:	1961      	adds	r1, r4, r5
 800bc78:	428b      	cmp	r3, r1
 800bc7a:	bf01      	itttt	eq
 800bc7c:	6819      	ldreq	r1, [r3, #0]
 800bc7e:	685b      	ldreq	r3, [r3, #4]
 800bc80:	1949      	addeq	r1, r1, r5
 800bc82:	6021      	streq	r1, [r4, #0]
 800bc84:	e7ed      	b.n	800bc62 <_free_r+0x22>
 800bc86:	461a      	mov	r2, r3
 800bc88:	685b      	ldr	r3, [r3, #4]
 800bc8a:	b10b      	cbz	r3, 800bc90 <_free_r+0x50>
 800bc8c:	42a3      	cmp	r3, r4
 800bc8e:	d9fa      	bls.n	800bc86 <_free_r+0x46>
 800bc90:	6811      	ldr	r1, [r2, #0]
 800bc92:	1855      	adds	r5, r2, r1
 800bc94:	42a5      	cmp	r5, r4
 800bc96:	d10b      	bne.n	800bcb0 <_free_r+0x70>
 800bc98:	6824      	ldr	r4, [r4, #0]
 800bc9a:	4421      	add	r1, r4
 800bc9c:	1854      	adds	r4, r2, r1
 800bc9e:	42a3      	cmp	r3, r4
 800bca0:	6011      	str	r1, [r2, #0]
 800bca2:	d1e0      	bne.n	800bc66 <_free_r+0x26>
 800bca4:	681c      	ldr	r4, [r3, #0]
 800bca6:	685b      	ldr	r3, [r3, #4]
 800bca8:	6053      	str	r3, [r2, #4]
 800bcaa:	4421      	add	r1, r4
 800bcac:	6011      	str	r1, [r2, #0]
 800bcae:	e7da      	b.n	800bc66 <_free_r+0x26>
 800bcb0:	d902      	bls.n	800bcb8 <_free_r+0x78>
 800bcb2:	230c      	movs	r3, #12
 800bcb4:	6003      	str	r3, [r0, #0]
 800bcb6:	e7d6      	b.n	800bc66 <_free_r+0x26>
 800bcb8:	6825      	ldr	r5, [r4, #0]
 800bcba:	1961      	adds	r1, r4, r5
 800bcbc:	428b      	cmp	r3, r1
 800bcbe:	bf04      	itt	eq
 800bcc0:	6819      	ldreq	r1, [r3, #0]
 800bcc2:	685b      	ldreq	r3, [r3, #4]
 800bcc4:	6063      	str	r3, [r4, #4]
 800bcc6:	bf04      	itt	eq
 800bcc8:	1949      	addeq	r1, r1, r5
 800bcca:	6021      	streq	r1, [r4, #0]
 800bccc:	6054      	str	r4, [r2, #4]
 800bcce:	e7ca      	b.n	800bc66 <_free_r+0x26>
 800bcd0:	b003      	add	sp, #12
 800bcd2:	bd30      	pop	{r4, r5, pc}
 800bcd4:	2400026c 	.word	0x2400026c

0800bcd8 <sbrk_aligned>:
 800bcd8:	b570      	push	{r4, r5, r6, lr}
 800bcda:	4e0e      	ldr	r6, [pc, #56]	; (800bd14 <sbrk_aligned+0x3c>)
 800bcdc:	460c      	mov	r4, r1
 800bcde:	6831      	ldr	r1, [r6, #0]
 800bce0:	4605      	mov	r5, r0
 800bce2:	b911      	cbnz	r1, 800bcea <sbrk_aligned+0x12>
 800bce4:	f000 f8bc 	bl	800be60 <_sbrk_r>
 800bce8:	6030      	str	r0, [r6, #0]
 800bcea:	4621      	mov	r1, r4
 800bcec:	4628      	mov	r0, r5
 800bcee:	f000 f8b7 	bl	800be60 <_sbrk_r>
 800bcf2:	1c43      	adds	r3, r0, #1
 800bcf4:	d00a      	beq.n	800bd0c <sbrk_aligned+0x34>
 800bcf6:	1cc4      	adds	r4, r0, #3
 800bcf8:	f024 0403 	bic.w	r4, r4, #3
 800bcfc:	42a0      	cmp	r0, r4
 800bcfe:	d007      	beq.n	800bd10 <sbrk_aligned+0x38>
 800bd00:	1a21      	subs	r1, r4, r0
 800bd02:	4628      	mov	r0, r5
 800bd04:	f000 f8ac 	bl	800be60 <_sbrk_r>
 800bd08:	3001      	adds	r0, #1
 800bd0a:	d101      	bne.n	800bd10 <sbrk_aligned+0x38>
 800bd0c:	f04f 34ff 	mov.w	r4, #4294967295
 800bd10:	4620      	mov	r0, r4
 800bd12:	bd70      	pop	{r4, r5, r6, pc}
 800bd14:	24000270 	.word	0x24000270

0800bd18 <_malloc_r>:
 800bd18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd1c:	1ccd      	adds	r5, r1, #3
 800bd1e:	f025 0503 	bic.w	r5, r5, #3
 800bd22:	3508      	adds	r5, #8
 800bd24:	2d0c      	cmp	r5, #12
 800bd26:	bf38      	it	cc
 800bd28:	250c      	movcc	r5, #12
 800bd2a:	2d00      	cmp	r5, #0
 800bd2c:	4607      	mov	r7, r0
 800bd2e:	db01      	blt.n	800bd34 <_malloc_r+0x1c>
 800bd30:	42a9      	cmp	r1, r5
 800bd32:	d905      	bls.n	800bd40 <_malloc_r+0x28>
 800bd34:	230c      	movs	r3, #12
 800bd36:	603b      	str	r3, [r7, #0]
 800bd38:	2600      	movs	r6, #0
 800bd3a:	4630      	mov	r0, r6
 800bd3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd40:	4e2e      	ldr	r6, [pc, #184]	; (800bdfc <_malloc_r+0xe4>)
 800bd42:	f000 f89d 	bl	800be80 <__malloc_lock>
 800bd46:	6833      	ldr	r3, [r6, #0]
 800bd48:	461c      	mov	r4, r3
 800bd4a:	bb34      	cbnz	r4, 800bd9a <_malloc_r+0x82>
 800bd4c:	4629      	mov	r1, r5
 800bd4e:	4638      	mov	r0, r7
 800bd50:	f7ff ffc2 	bl	800bcd8 <sbrk_aligned>
 800bd54:	1c43      	adds	r3, r0, #1
 800bd56:	4604      	mov	r4, r0
 800bd58:	d14d      	bne.n	800bdf6 <_malloc_r+0xde>
 800bd5a:	6834      	ldr	r4, [r6, #0]
 800bd5c:	4626      	mov	r6, r4
 800bd5e:	2e00      	cmp	r6, #0
 800bd60:	d140      	bne.n	800bde4 <_malloc_r+0xcc>
 800bd62:	6823      	ldr	r3, [r4, #0]
 800bd64:	4631      	mov	r1, r6
 800bd66:	4638      	mov	r0, r7
 800bd68:	eb04 0803 	add.w	r8, r4, r3
 800bd6c:	f000 f878 	bl	800be60 <_sbrk_r>
 800bd70:	4580      	cmp	r8, r0
 800bd72:	d13a      	bne.n	800bdea <_malloc_r+0xd2>
 800bd74:	6821      	ldr	r1, [r4, #0]
 800bd76:	3503      	adds	r5, #3
 800bd78:	1a6d      	subs	r5, r5, r1
 800bd7a:	f025 0503 	bic.w	r5, r5, #3
 800bd7e:	3508      	adds	r5, #8
 800bd80:	2d0c      	cmp	r5, #12
 800bd82:	bf38      	it	cc
 800bd84:	250c      	movcc	r5, #12
 800bd86:	4629      	mov	r1, r5
 800bd88:	4638      	mov	r0, r7
 800bd8a:	f7ff ffa5 	bl	800bcd8 <sbrk_aligned>
 800bd8e:	3001      	adds	r0, #1
 800bd90:	d02b      	beq.n	800bdea <_malloc_r+0xd2>
 800bd92:	6823      	ldr	r3, [r4, #0]
 800bd94:	442b      	add	r3, r5
 800bd96:	6023      	str	r3, [r4, #0]
 800bd98:	e00e      	b.n	800bdb8 <_malloc_r+0xa0>
 800bd9a:	6822      	ldr	r2, [r4, #0]
 800bd9c:	1b52      	subs	r2, r2, r5
 800bd9e:	d41e      	bmi.n	800bdde <_malloc_r+0xc6>
 800bda0:	2a0b      	cmp	r2, #11
 800bda2:	d916      	bls.n	800bdd2 <_malloc_r+0xba>
 800bda4:	1961      	adds	r1, r4, r5
 800bda6:	42a3      	cmp	r3, r4
 800bda8:	6025      	str	r5, [r4, #0]
 800bdaa:	bf18      	it	ne
 800bdac:	6059      	strne	r1, [r3, #4]
 800bdae:	6863      	ldr	r3, [r4, #4]
 800bdb0:	bf08      	it	eq
 800bdb2:	6031      	streq	r1, [r6, #0]
 800bdb4:	5162      	str	r2, [r4, r5]
 800bdb6:	604b      	str	r3, [r1, #4]
 800bdb8:	4638      	mov	r0, r7
 800bdba:	f104 060b 	add.w	r6, r4, #11
 800bdbe:	f000 f865 	bl	800be8c <__malloc_unlock>
 800bdc2:	f026 0607 	bic.w	r6, r6, #7
 800bdc6:	1d23      	adds	r3, r4, #4
 800bdc8:	1af2      	subs	r2, r6, r3
 800bdca:	d0b6      	beq.n	800bd3a <_malloc_r+0x22>
 800bdcc:	1b9b      	subs	r3, r3, r6
 800bdce:	50a3      	str	r3, [r4, r2]
 800bdd0:	e7b3      	b.n	800bd3a <_malloc_r+0x22>
 800bdd2:	6862      	ldr	r2, [r4, #4]
 800bdd4:	42a3      	cmp	r3, r4
 800bdd6:	bf0c      	ite	eq
 800bdd8:	6032      	streq	r2, [r6, #0]
 800bdda:	605a      	strne	r2, [r3, #4]
 800bddc:	e7ec      	b.n	800bdb8 <_malloc_r+0xa0>
 800bdde:	4623      	mov	r3, r4
 800bde0:	6864      	ldr	r4, [r4, #4]
 800bde2:	e7b2      	b.n	800bd4a <_malloc_r+0x32>
 800bde4:	4634      	mov	r4, r6
 800bde6:	6876      	ldr	r6, [r6, #4]
 800bde8:	e7b9      	b.n	800bd5e <_malloc_r+0x46>
 800bdea:	230c      	movs	r3, #12
 800bdec:	603b      	str	r3, [r7, #0]
 800bdee:	4638      	mov	r0, r7
 800bdf0:	f000 f84c 	bl	800be8c <__malloc_unlock>
 800bdf4:	e7a1      	b.n	800bd3a <_malloc_r+0x22>
 800bdf6:	6025      	str	r5, [r4, #0]
 800bdf8:	e7de      	b.n	800bdb8 <_malloc_r+0xa0>
 800bdfa:	bf00      	nop
 800bdfc:	2400026c 	.word	0x2400026c

0800be00 <_realloc_r>:
 800be00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be04:	4680      	mov	r8, r0
 800be06:	4614      	mov	r4, r2
 800be08:	460e      	mov	r6, r1
 800be0a:	b921      	cbnz	r1, 800be16 <_realloc_r+0x16>
 800be0c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800be10:	4611      	mov	r1, r2
 800be12:	f7ff bf81 	b.w	800bd18 <_malloc_r>
 800be16:	b92a      	cbnz	r2, 800be24 <_realloc_r+0x24>
 800be18:	f7ff ff12 	bl	800bc40 <_free_r>
 800be1c:	4625      	mov	r5, r4
 800be1e:	4628      	mov	r0, r5
 800be20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be24:	f000 f838 	bl	800be98 <_malloc_usable_size_r>
 800be28:	4284      	cmp	r4, r0
 800be2a:	4607      	mov	r7, r0
 800be2c:	d802      	bhi.n	800be34 <_realloc_r+0x34>
 800be2e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800be32:	d812      	bhi.n	800be5a <_realloc_r+0x5a>
 800be34:	4621      	mov	r1, r4
 800be36:	4640      	mov	r0, r8
 800be38:	f7ff ff6e 	bl	800bd18 <_malloc_r>
 800be3c:	4605      	mov	r5, r0
 800be3e:	2800      	cmp	r0, #0
 800be40:	d0ed      	beq.n	800be1e <_realloc_r+0x1e>
 800be42:	42bc      	cmp	r4, r7
 800be44:	4622      	mov	r2, r4
 800be46:	4631      	mov	r1, r6
 800be48:	bf28      	it	cs
 800be4a:	463a      	movcs	r2, r7
 800be4c:	f7ff fed0 	bl	800bbf0 <memcpy>
 800be50:	4631      	mov	r1, r6
 800be52:	4640      	mov	r0, r8
 800be54:	f7ff fef4 	bl	800bc40 <_free_r>
 800be58:	e7e1      	b.n	800be1e <_realloc_r+0x1e>
 800be5a:	4635      	mov	r5, r6
 800be5c:	e7df      	b.n	800be1e <_realloc_r+0x1e>
	...

0800be60 <_sbrk_r>:
 800be60:	b538      	push	{r3, r4, r5, lr}
 800be62:	4d06      	ldr	r5, [pc, #24]	; (800be7c <_sbrk_r+0x1c>)
 800be64:	2300      	movs	r3, #0
 800be66:	4604      	mov	r4, r0
 800be68:	4608      	mov	r0, r1
 800be6a:	602b      	str	r3, [r5, #0]
 800be6c:	f7f5 f97c 	bl	8001168 <_sbrk>
 800be70:	1c43      	adds	r3, r0, #1
 800be72:	d102      	bne.n	800be7a <_sbrk_r+0x1a>
 800be74:	682b      	ldr	r3, [r5, #0]
 800be76:	b103      	cbz	r3, 800be7a <_sbrk_r+0x1a>
 800be78:	6023      	str	r3, [r4, #0]
 800be7a:	bd38      	pop	{r3, r4, r5, pc}
 800be7c:	24000274 	.word	0x24000274

0800be80 <__malloc_lock>:
 800be80:	4801      	ldr	r0, [pc, #4]	; (800be88 <__malloc_lock+0x8>)
 800be82:	f000 b811 	b.w	800bea8 <__retarget_lock_acquire_recursive>
 800be86:	bf00      	nop
 800be88:	24000278 	.word	0x24000278

0800be8c <__malloc_unlock>:
 800be8c:	4801      	ldr	r0, [pc, #4]	; (800be94 <__malloc_unlock+0x8>)
 800be8e:	f000 b80c 	b.w	800beaa <__retarget_lock_release_recursive>
 800be92:	bf00      	nop
 800be94:	24000278 	.word	0x24000278

0800be98 <_malloc_usable_size_r>:
 800be98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be9c:	1f18      	subs	r0, r3, #4
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	bfbc      	itt	lt
 800bea2:	580b      	ldrlt	r3, [r1, r0]
 800bea4:	18c0      	addlt	r0, r0, r3
 800bea6:	4770      	bx	lr

0800bea8 <__retarget_lock_acquire_recursive>:
 800bea8:	4770      	bx	lr

0800beaa <__retarget_lock_release_recursive>:
 800beaa:	4770      	bx	lr

0800beac <_init>:
 800beac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800beae:	bf00      	nop
 800beb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800beb2:	bc08      	pop	{r3}
 800beb4:	469e      	mov	lr, r3
 800beb6:	4770      	bx	lr

0800beb8 <_fini>:
 800beb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800beba:	bf00      	nop
 800bebc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bebe:	bc08      	pop	{r3}
 800bec0:	469e      	mov	lr, r3
 800bec2:	4770      	bx	lr
