# VHDL
Kode i VHDL for utviklingsbrett DE-10-LITE.

Den bruker FPGA-chippen Altera MAX 10 FPGA.

<img width="853" height="583" alt="Screenshot 2025-11-11 133704" src="https://github.com/user-attachments/assets/b4a4c933-9a50-48bc-9ce7-ab0f17c7454c" />

#Assignments

<img width="818" height="116" alt="Screenshot 2025-11-11 133509" src="https://github.com/user-attachments/assets/105e2d64-bc0e-4320-9724-636fb8c5651e" />
<img width="813" height="325" alt="Screenshot 2025-11-11 133525" src="https://github.com/user-attachments/assets/7c6ed875-1733-44d6-9358-ad16ef0c4cf6" />
<img width="815" height="324" alt="Screenshot 2025-11-11 133536" src="https://github.com/user-attachments/assets/78b33dbf-266a-4770-a991-b8b9e544e593" />
