$date
	Sun Nov  3 00:17:33 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module FullAdder_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry_out $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % carry_in $end
$var integer 32 & file [31:0] $end
$scope module dut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % carry_in $end
$var wire 1 " carry_out $end
$var wire 1 ' sum1 $end
$var wire 1 ! sum $end
$var wire 2 ( carry [1:0] $end
$scope module halfadder1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ) carry $end
$var wire 1 ' sum $end
$upscope $end
$scope module halfadder2 $end
$var wire 1 ' a $end
$var wire 1 % b $end
$var wire 1 * carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 + i [31:0] $end
$upscope $end
$scope task display $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
0*
0)
b0 (
0'
b10000000000000000000000000000011 &
0%
0$
0#
0"
0!
$end
#1
1!
1%
b1 +
#2
1'
0%
1$
b10 +
#3
1"
0!
b10 (
1*
1%
b11 +
#4
0"
1!
b0 (
0*
0%
0$
1#
b100 +
#5
1"
0!
b10 (
1*
1%
b101 +
#6
0*
0'
b1 (
1)
0%
1$
b110 +
#7
1!
1%
b111 +
#8
b1000 +
