Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Nov  7 14:00:21 2020
| Host         : DESKTOP-90KFNRA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file p2_control_sets_placed.rpt
| Design       : p2
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             120 |           53 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              56 |           17 |
| Yes          | No                    | No                     |              98 |           36 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              47 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------------------------------+-----------------------------------------------+------------------+----------------+
|         Clock Signal         |             Enable Signal             |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+------------------------------+---------------------------------------+-----------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG               |                                       |                                               |                2 |              2 |
|  pipeline_register/IDEX/E[0] |                                       |                                               |                1 |              3 |
|  clockDivider/AN_reg[3]      |                                       |                                               |                1 |              4 |
|  manual_clk_IBUF_BUFG        |                                       | pipeline_register/IDEX/idexflush              |                2 |              7 |
|  clk_IBUF_BUFG               |                                       | clockDivider/count[17]_i_1_n_0                |                5 |             17 |
|  manual_clk_IBUF_BUFG        |                                       | pipeline_register/MEMWB/WB_Memory[31]_i_1_n_0 |               10 |             32 |
| ~manual_clk_IBUF_BUFG        | pipeline_register/EXMEM/MEM_MemWrite  |                                               |                8 |             32 |
|  manual_clk_IBUF_BUFG        | pipeline_register/IDEX/EX_Rd_reg[0]_0 | pipeline_register/IDEX/SR[0]                  |               15 |             47 |
|  manual_clk_IBUF_BUFG        | pipeline_register/IDEX/EX_Rd_reg[0]_0 |                                               |               36 |             98 |
|  manual_clk_IBUF_BUFG        |                                       |                                               |               49 |            111 |
| ~manual_clk_IBUF_BUFG        | pipeline_register/MEMWB/wbregwrite    |                                               |               15 |            120 |
+------------------------------+---------------------------------------+-----------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     1 |
| 7      |                     1 |
| 16+    |                     7 |
+--------+-----------------------+


