
[Device]
Family = plsiGal;
PartNumber = GAL22V10D-10LP;
Package = 24PDIP;
PartType = GAL22V10D;
Speed = -10;
Operating_condition = COM;
Status = Obsolete;

[Revision]
Parent = plsigal.lci;
DATE = 09/29/2017;
TIME = 01:37:58;
Source_Format = Pure_VHDL;
Synthesis = Synplify;

[Ignore Assignments]

[Clear Assignments]

[Backannotate Assignments]

[Global Constraints]

[Location Assignments]
layer = OFF;

[Group Assignments]
layer = OFF;

[Resource Reservations]
layer = OFF;

[Fitter Report Format]

[Power]

[Source Constraint Option]

[Fast Bypass]

[OSM Bypass]

[Input Registers]

[Netlist/Delay Format]

[IO Types]
layer = OFF;

[Pullup]

[Slewrate]

[Region]

[Timing Constraints]

[HSI Attributes]

[Input Delay]
