{"context": " More than 1 year has passed since last update.\n\n\u968e\u5c64\u69cb\u9020\u306e\u8a18\u8ff0\u65b9\u6cd5\nVHDL \u3067\u306f\u4ed6\u306e\u56de\u8def\u3092\u30a4\u30f3\u30b9\u30bf\u30f3\u30b9\u3068\u3057\u3066\u547c\u3073\u51fa\u3057\u3066\u968e\u5c64\u69cb\u9020\u3092\u69cb\u7bc9\u3059\u308b\u3053\u3068\u304c\u51fa\u6765\u307e\u3059\u3002\n\u3053\u3053\u3067\u306f\u305d\u306e\u8a18\u8ff0\u306e\u4f8b\u3092\u3001\u6b21\u306e\u3088\u3046\u306a\u56de\u8def\u3092\u547c\u3073\u51fa\u3059\u5834\u5408\u3067\u3001\u7d39\u4ecb\u3057\u307e\u3059\u3002\n\nsub.vhd\nlibrary ieee;\nuse     ieee.std_logic_1164.all;\nentity  sub is\n    generic (\n        W : integer\n    );\n    port(\n        I : in  std_logic_vector(W-1 downto 0);\n        O : out std_logic_vector(W-1 downto 0)\n    );\nend sub;\n\n\n\ncomponent \u5ba3\u8a00\u3092\u4f7f\u3046\u65b9\u6cd5\n\u30a4\u30f3\u30b9\u30bf\u30f3\u30b9\u3068\u3057\u3066\u547c\u3073\u51fa\u3059\u524d\u306b component \u5ba3\u8a00\u3057\u3066\u304a\u304d\u307e\u3059\u3002\n\nmain1.vhd\nlibrary ieee;\nuse     ieee.std_logic_1164.all;\nentity  main is\nend     main;\narchitecture model of main is\n    signal i : std_logic_vector(9 downto 0);\n    signal o : std_logic_vector(9 downto 0);\n    component sub\n        generic (\n            W : integer\n        );\n        port(\n            I : in  std_logic_vector(W-1 downto 0);\n            O : out std_logic_vector(W-1 downto 0)\n        );\n    end component;\nbegin\n    u: sub generic map(W => 10) port map (I => i,O => o);\nend model;\n\n\n\nentity \u3092\u4f7f\u3046\u65b9\u6cd5\n\u6b21\u306e\u3088\u3046\u306b entity \u3092\u4f7f\u3063\u3066\u547c\u3073\u51fa\u3057\u307e\u3059\u3002library\u540d.entity\u540d\u3067\u6307\u5b9a\u3059\u308b\u5fc5\u8981\u304c\u3042\u308a\u307e\u3059\u3002\n\nmain2.vhd\nlibrary ieee;\nuse     ieee.std_logic_1164.all;\nentity  main is\nend     main;\narchitecture model of main is\n    signal i : std_logic_vector(9 downto 0);\n    signal o : std_logic_vector(9 downto 0);\nbegin\n    u: entity work.sub generic map(W => 10) port map (I => i,O => o);\nend model;\n\n\n\n\u305d\u308c\u305e\u308c\u306e\u65b9\u6cd5\u306e\u7279\u9577\n\nentity \u3092\u4f7f\u3046\u65b9\u6cd5\u306e\u5229\u70b9\u3068\u6ce8\u610f\u70b9\nentity \u3092\u4f7f\u3046\u65b9\u6cd5\u3067\u306f\u3001\u3044\u3061\u3044\u3061 component \u5ba3\u8a00\u3092\u3057\u306a\u304f\u3066\u3082\u826f\u3044\u3068\u3044\u3046\u5229\u70b9\u304c\u3042\u308a\u307e\u3059\u3002\n\u3067\u3059\u304c\u3001entity \u3092\u4f7f\u3046\u65b9\u6cd5\u306f\u51e6\u7406\u7cfb\u306b\u3088\u3063\u3066\u306f\u30d5\u30a1\u30a4\u30eb\u3092\u8aad\u307f\u8fbc\u3080\u9806\u756a\u306b\u6ce8\u610f\u304c\u5fc5\u8981\u306a\u5834\u5408\u304c\u3042\u308a\u307e\u3059\u3002\n\u3068\u8a00\u3046\u306e\u3082\u3001\u30a4\u30f3\u30b9\u30bf\u30f3\u30b9\u3068\u3057\u3066\u547c\u3073\u51fa\u3059\"\u524d\"\u306b\u3001\u5bfe\u8c61\u3068\u306a\u308b entity \u5ba3\u8a00\u3092\u30e9\u30a4\u30d6\u30e9\u30ea\u306b\u53d6\u308a\u8fbc\u3093\u3067\u304a\u304f\u5fc5\u8981\u304c\u3042\u308b\u306e\u3067\u3059\u3002\n\u4f8b\u3048\u3070\u3001ghdl \u306e\u5834\u5408\u3001\u3044\u304d\u306a\u308a main2.vhd \u3092\u8aad\u307f\u8fbc\u3080\u3068\u6b21\u306e\u3088\u3046\u306a\u30a8\u30e9\u30fc\u304c\u51fa\u307e\u3059\u3002\n$ ghdl -a --work=work main2.vhd\nmain2.vhd:9:20: primary unit \"sub\" not found in library \"work\"\n\n\u30a8\u30e9\u30fc\u304c\u51fa\u306a\u3044\u3088\u3046\u306b\u3059\u308b\u306b\u306f\u3001sub.vhd \u3092\u8aad\u307f\u8fbc\u3093\u3067\u304b\u3089 main2.vhd \u3092\u8aad\u307f\u8fbc\u307f\u307e\u3059\u3002\n$ ghdl -a --work=work sub.vhd\n$ ghdl -a --work=work main2.vhd\n\n\u3053\u306e\u3088\u3046\u306b\u3001entity \u3092\u4f7f\u3046\u306b\u306f\u30d5\u30a1\u30a4\u30eb\u3092\u8aad\u307f\u8fbc\u3080\u9806\u756a\u306b\u6c17\u3092\u4f7f\u3046\u5fc5\u8981\u304c\u3042\u308a\u307e\u3059\u3002\n\u540c\u69d8\u306e\u6ce8\u610f\u304c\u5fc5\u8981\u306a\u51e6\u7406\u7cfb\u306b\u306f Mentor Graphics\u793e\u306e modelsim \u304c\u3042\u308a\u307e\u3059\u3002\n\u4e00\u65b9\u3001\u3053\u306e\u3088\u3046\u306a\u6ce8\u610f\u304c\u5fc5\u8981\u306e\u7121\u3044\u51e6\u7406\u7cfb\u306b\u306f\u3001Xilinx \u793e\u306e Vivado \u304c\u3042\u308a\u307e\u3059\u3002\nVivado \u306f\u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u306bVHDL\u30d5\u30a1\u30a4\u30eb\u3092\u767b\u9332\u3059\u308b\u969b\u3001\u8efd\u304f\u30a2\u30ca\u30e9\u30a4\u30ba\u3092\u3057\u3066\u968e\u5c64\u69cb\u9020\u3092\u8a8d\u8b58\u3057\u307e\u3059\u3002\n\u305d\u306e\u304a\u304b\u3052\u304b\u3001\u9069\u5f53\u306a\u9806\u756a\u3067\u30d5\u30a1\u30a4\u30eb\u3092\u767b\u9332\u3057\u3066\u3082\u3001\u3061\u3083\u3093\u3068\u30a2\u30ca\u30e9\u30a4\u30ba\u3067\u304d\u307e\u3059\u3002\n\u3055\u3089\u306b\u3001\u51e6\u7406\u7cfb\u306e\u7d44\u307f\u5408\u308f\u305b\u306b\u3082\u6ce8\u610f\u304c\u5fc5\u8981\u3067\u3059\u3002\n\u4f8b\u3048\u3070\u3001\u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u306f Vivado \u3067\u4f5c\u308a\u3001\u30b7\u30df\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u3060\u3051\u306f modelsim \u3092\u4f7f\u3046\u3088\u3046\u306a\u5834\u5408\u3067\u3059\u3002\nVivado \u304b\u3089 modelsim \u3092\u4f7f\u3046\u5834\u5408\u3001Vivado \u306f modelsim \u7528\u306e\u30b9\u30af\u30ea\u30d7\u30c8\u30d5\u30a1\u30a4\u30eb\u3092\u751f\u6210\u3057\u3066 modelsim \u306b\u30d5\u30a1\u30a4\u30eb\u3092\u8aad\u307f\u8fbc\u307e\u305b\u307e\u3059\u3002\n\u305d\u306e\u969b\u3001\u305d\u306e\u30d5\u30a1\u30a4\u30eb\u3092\u8aad\u307f\u8fbc\u3080\u9806\u756a\u306b\u3088\u3063\u3066\u306f\u8aad\u307f\u8fbc\u307f\u6642\u306b\u30a8\u30e9\u30fc\u304c\u51fa\u308b\u3053\u3068\u304c\u3042\u308a\u307e\u3059\uff08\u7d4c\u9a13\u8ac7\uff09\u3002\n\ncomponent \u5ba3\u8a00\u3092\u4f7f\u3046\u65b9\u6cd5\u306e\u5229\u70b9\u3068\u6b20\u70b9\ncomponent \u5ba3\u8a00\u3092\u4f7f\u3046\u5834\u5408\u306f\u3001entity \u3092\u4f7f\u3046\u65b9\u6cd5\u3068\u9055\u3063\u3066\u3001\u30d5\u30a1\u30a4\u30eb\u3092\u8aad\u307f\u8fbc\u3080\u9806\u756a\u306b\u6c17\u3092\u4f7f\u3046\u5fc5\u8981\u304c\u3042\u308a\u307e\u305b\u3093\u3002\n\u30bd\u30fc\u30b9\u30d5\u30a1\u30a4\u30eb\u304c\u591a\u304f\u306a\u308c\u3070\u306a\u308b\u307b\u3069\u3001\u30bd\u30fc\u30b9\u30d5\u30a1\u30a4\u30eb\u3092\u77db\u76fe\u7121\u304f\u9806\u756a\u306b\u8aad\u307f\u8fbc\u3080\u306e\u304c\u96e3\u3057\u304f\u306a\u308a\u307e\u3059\u3002\n\u7279\u306b\u305f\u304f\u3055\u3093\u306e\u30c1\u30fc\u30e0\u3067\u306e\u5927\u898f\u6a21\u306a\u958b\u767a\u3084\u30aa\u30fc\u30d7\u30f3\u30bd\u30fc\u30b9\u306a\u3069\u5916\u90e8\u306e\u30e9\u30a4\u30d6\u30e9\u30ea\u3092\u4f7f\u7528\u3059\u308b\u6642\u306f\u3001component \u5ba3\u8a00\u3092\u4f7f\u3063\u305f\u65b9\u304c\u826f\u3044\u5834\u5408\u304c\u3042\u308a\u307e\u3059\u3002\ncomponent \u5ba3\u8a00\u3092\u4f7f\u3046\u65b9\u6cd5\u306e\u6b20\u70b9\u306f\u3001\u4f55\u3068\u8a00\u3063\u3066\u3082\u3001\u3044\u3061\u3044\u3061 component \u5ba3\u8a00\u3092\u8a18\u8ff0\u3057\u3066\u304a\u304f\u5fc5\u8981\u304c\u3042\u308b\u3053\u3068\u3067\u3057\u3087\u3046\u3002\n\u8a18\u8ff0\u91cf\u304c\u5897\u3048\u308b\u3070\u304b\u308a\u304b\u3001entity \u5ba3\u8a00\u3068 component \u5ba3\u8a00\u306e\uff12\u7b87\u6240\u3067\u30a4\u30f3\u30bf\u30fc\u30d5\u30a7\u30fc\u30b9\u3092\u7ba1\u7406\u3057\u306a\u3051\u308c\u3070\u306a\u3089\u305a\u3001\u305f\u3044\u3078\u3093\u9762\u5012\u3067\u3059\u3002\n## \u968e\u5c64\u69cb\u9020\u306e\u8a18\u8ff0\u65b9\u6cd5\n\nVHDL \u3067\u306f\u4ed6\u306e\u56de\u8def\u3092\u30a4\u30f3\u30b9\u30bf\u30f3\u30b9\u3068\u3057\u3066\u547c\u3073\u51fa\u3057\u3066\u968e\u5c64\u69cb\u9020\u3092\u69cb\u7bc9\u3059\u308b\u3053\u3068\u304c\u51fa\u6765\u307e\u3059\u3002\n\u3053\u3053\u3067\u306f\u305d\u306e\u8a18\u8ff0\u306e\u4f8b\u3092\u3001\u6b21\u306e\u3088\u3046\u306a\u56de\u8def\u3092\u547c\u3073\u51fa\u3059\u5834\u5408\u3067\u3001\u7d39\u4ecb\u3057\u307e\u3059\u3002\n\n````VHDL:sub.vhd\nlibrary ieee;\nuse     ieee.std_logic_1164.all;\nentity  sub is\n    generic (\n        W : integer\n    );\n    port(\n        I : in  std_logic_vector(W-1 downto 0);\n        O : out std_logic_vector(W-1 downto 0)\n    );\nend sub;\n````\n\n### component \u5ba3\u8a00\u3092\u4f7f\u3046\u65b9\u6cd5\n\n\u30a4\u30f3\u30b9\u30bf\u30f3\u30b9\u3068\u3057\u3066\u547c\u3073\u51fa\u3059\u524d\u306b component \u5ba3\u8a00\u3057\u3066\u304a\u304d\u307e\u3059\u3002\n\n````VHDL:main1.vhd\nlibrary ieee;\nuse     ieee.std_logic_1164.all;\nentity  main is\nend     main;\narchitecture model of main is\n    signal i : std_logic_vector(9 downto 0);\n    signal o : std_logic_vector(9 downto 0);\n    component sub\n        generic (\n            W : integer\n        );\n        port(\n            I : in  std_logic_vector(W-1 downto 0);\n            O : out std_logic_vector(W-1 downto 0)\n        );\n    end component;\nbegin\n    u: sub generic map(W => 10) port map (I => i,O => o);\nend model;\n````\n\n### entity \u3092\u4f7f\u3046\u65b9\u6cd5\n\n\u6b21\u306e\u3088\u3046\u306b entity \u3092\u4f7f\u3063\u3066\u547c\u3073\u51fa\u3057\u307e\u3059\u3002library\u540d.entity\u540d\u3067\u6307\u5b9a\u3059\u308b\u5fc5\u8981\u304c\u3042\u308a\u307e\u3059\u3002\n\n````VHDL:main2.vhd\nlibrary ieee;\nuse     ieee.std_logic_1164.all;\nentity  main is\nend     main;\narchitecture model of main is\n    signal i : std_logic_vector(9 downto 0);\n    signal o : std_logic_vector(9 downto 0);\nbegin\n    u: entity work.sub generic map(W => 10) port map (I => i,O => o);\nend model;\n````\n\n## \u305d\u308c\u305e\u308c\u306e\u65b9\u6cd5\u306e\u7279\u9577\n\n### entity \u3092\u4f7f\u3046\u65b9\u6cd5\u306e\u5229\u70b9\u3068\u6ce8\u610f\u70b9\n\nentity \u3092\u4f7f\u3046\u65b9\u6cd5\u3067\u306f\u3001\u3044\u3061\u3044\u3061 component \u5ba3\u8a00\u3092\u3057\u306a\u304f\u3066\u3082\u826f\u3044\u3068\u3044\u3046\u5229\u70b9\u304c\u3042\u308a\u307e\u3059\u3002\n\n\u3067\u3059\u304c\u3001entity \u3092\u4f7f\u3046\u65b9\u6cd5\u306f\u51e6\u7406\u7cfb\u306b\u3088\u3063\u3066\u306f\u30d5\u30a1\u30a4\u30eb\u3092\u8aad\u307f\u8fbc\u3080\u9806\u756a\u306b\u6ce8\u610f\u304c\u5fc5\u8981\u306a\u5834\u5408\u304c\u3042\u308a\u307e\u3059\u3002\n\u3068\u8a00\u3046\u306e\u3082\u3001\u30a4\u30f3\u30b9\u30bf\u30f3\u30b9\u3068\u3057\u3066\u547c\u3073\u51fa\u3059\"\u524d\"\u306b\u3001\u5bfe\u8c61\u3068\u306a\u308b entity \u5ba3\u8a00\u3092\u30e9\u30a4\u30d6\u30e9\u30ea\u306b\u53d6\u308a\u8fbc\u3093\u3067\u304a\u304f\u5fc5\u8981\u304c\u3042\u308b\u306e\u3067\u3059\u3002\n\u4f8b\u3048\u3070\u3001ghdl \u306e\u5834\u5408\u3001\u3044\u304d\u306a\u308a main2.vhd \u3092\u8aad\u307f\u8fbc\u3080\u3068\u6b21\u306e\u3088\u3046\u306a\u30a8\u30e9\u30fc\u304c\u51fa\u307e\u3059\u3002\n\n````shell\n$ ghdl -a --work=work main2.vhd\nmain2.vhd:9:20: primary unit \"sub\" not found in library \"work\"\n````\n\n\u30a8\u30e9\u30fc\u304c\u51fa\u306a\u3044\u3088\u3046\u306b\u3059\u308b\u306b\u306f\u3001sub.vhd \u3092\u8aad\u307f\u8fbc\u3093\u3067\u304b\u3089 main2.vhd \u3092\u8aad\u307f\u8fbc\u307f\u307e\u3059\u3002\n\n````shell\n$ ghdl -a --work=work sub.vhd\n$ ghdl -a --work=work main2.vhd\n````\n\n\u3053\u306e\u3088\u3046\u306b\u3001entity \u3092\u4f7f\u3046\u306b\u306f\u30d5\u30a1\u30a4\u30eb\u3092\u8aad\u307f\u8fbc\u3080\u9806\u756a\u306b\u6c17\u3092\u4f7f\u3046\u5fc5\u8981\u304c\u3042\u308a\u307e\u3059\u3002\n\u540c\u69d8\u306e\u6ce8\u610f\u304c\u5fc5\u8981\u306a\u51e6\u7406\u7cfb\u306b\u306f Mentor Graphics\u793e\u306e modelsim \u304c\u3042\u308a\u307e\u3059\u3002\n\n\u4e00\u65b9\u3001\u3053\u306e\u3088\u3046\u306a\u6ce8\u610f\u304c\u5fc5\u8981\u306e\u7121\u3044\u51e6\u7406\u7cfb\u306b\u306f\u3001Xilinx \u793e\u306e Vivado \u304c\u3042\u308a\u307e\u3059\u3002\nVivado \u306f\u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u306bVHDL\u30d5\u30a1\u30a4\u30eb\u3092\u767b\u9332\u3059\u308b\u969b\u3001\u8efd\u304f\u30a2\u30ca\u30e9\u30a4\u30ba\u3092\u3057\u3066\u968e\u5c64\u69cb\u9020\u3092\u8a8d\u8b58\u3057\u307e\u3059\u3002\n\u305d\u306e\u304a\u304b\u3052\u304b\u3001\u9069\u5f53\u306a\u9806\u756a\u3067\u30d5\u30a1\u30a4\u30eb\u3092\u767b\u9332\u3057\u3066\u3082\u3001\u3061\u3083\u3093\u3068\u30a2\u30ca\u30e9\u30a4\u30ba\u3067\u304d\u307e\u3059\u3002\n\n\u3055\u3089\u306b\u3001\u51e6\u7406\u7cfb\u306e\u7d44\u307f\u5408\u308f\u305b\u306b\u3082\u6ce8\u610f\u304c\u5fc5\u8981\u3067\u3059\u3002\n\u4f8b\u3048\u3070\u3001\u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u306f Vivado \u3067\u4f5c\u308a\u3001\u30b7\u30df\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u3060\u3051\u306f modelsim \u3092\u4f7f\u3046\u3088\u3046\u306a\u5834\u5408\u3067\u3059\u3002\nVivado \u304b\u3089 modelsim \u3092\u4f7f\u3046\u5834\u5408\u3001Vivado \u306f modelsim \u7528\u306e\u30b9\u30af\u30ea\u30d7\u30c8\u30d5\u30a1\u30a4\u30eb\u3092\u751f\u6210\u3057\u3066 modelsim \u306b\u30d5\u30a1\u30a4\u30eb\u3092\u8aad\u307f\u8fbc\u307e\u305b\u307e\u3059\u3002\n\u305d\u306e\u969b\u3001\u305d\u306e\u30d5\u30a1\u30a4\u30eb\u3092\u8aad\u307f\u8fbc\u3080\u9806\u756a\u306b\u3088\u3063\u3066\u306f\u8aad\u307f\u8fbc\u307f\u6642\u306b\u30a8\u30e9\u30fc\u304c\u51fa\u308b\u3053\u3068\u304c\u3042\u308a\u307e\u3059\uff08\u7d4c\u9a13\u8ac7\uff09\u3002\n\n### component \u5ba3\u8a00\u3092\u4f7f\u3046\u65b9\u6cd5\u306e\u5229\u70b9\u3068\u6b20\u70b9\n\ncomponent \u5ba3\u8a00\u3092\u4f7f\u3046\u5834\u5408\u306f\u3001entity \u3092\u4f7f\u3046\u65b9\u6cd5\u3068\u9055\u3063\u3066\u3001\u30d5\u30a1\u30a4\u30eb\u3092\u8aad\u307f\u8fbc\u3080\u9806\u756a\u306b\u6c17\u3092\u4f7f\u3046\u5fc5\u8981\u304c\u3042\u308a\u307e\u305b\u3093\u3002\n\u30bd\u30fc\u30b9\u30d5\u30a1\u30a4\u30eb\u304c\u591a\u304f\u306a\u308c\u3070\u306a\u308b\u307b\u3069\u3001\u30bd\u30fc\u30b9\u30d5\u30a1\u30a4\u30eb\u3092\u77db\u76fe\u7121\u304f\u9806\u756a\u306b\u8aad\u307f\u8fbc\u3080\u306e\u304c\u96e3\u3057\u304f\u306a\u308a\u307e\u3059\u3002\n\u7279\u306b\u305f\u304f\u3055\u3093\u306e\u30c1\u30fc\u30e0\u3067\u306e\u5927\u898f\u6a21\u306a\u958b\u767a\u3084\u30aa\u30fc\u30d7\u30f3\u30bd\u30fc\u30b9\u306a\u3069\u5916\u90e8\u306e\u30e9\u30a4\u30d6\u30e9\u30ea\u3092\u4f7f\u7528\u3059\u308b\u6642\u306f\u3001component \u5ba3\u8a00\u3092\u4f7f\u3063\u305f\u65b9\u304c\u826f\u3044\u5834\u5408\u304c\u3042\u308a\u307e\u3059\u3002\n\ncomponent \u5ba3\u8a00\u3092\u4f7f\u3046\u65b9\u6cd5\u306e\u6b20\u70b9\u306f\u3001\u4f55\u3068\u8a00\u3063\u3066\u3082\u3001\u3044\u3061\u3044\u3061 component \u5ba3\u8a00\u3092\u8a18\u8ff0\u3057\u3066\u304a\u304f\u5fc5\u8981\u304c\u3042\u308b\u3053\u3068\u3067\u3057\u3087\u3046\u3002\n\u8a18\u8ff0\u91cf\u304c\u5897\u3048\u308b\u3070\u304b\u308a\u304b\u3001entity \u5ba3\u8a00\u3068 component \u5ba3\u8a00\u306e\uff12\u7b87\u6240\u3067\u30a4\u30f3\u30bf\u30fc\u30d5\u30a7\u30fc\u30b9\u3092\u7ba1\u7406\u3057\u306a\u3051\u308c\u3070\u306a\u3089\u305a\u3001\u305f\u3044\u3078\u3093\u9762\u5012\u3067\u3059\u3002\n\n\n\n", "tags": ["VHDL"]}