// -----------------------------------------------------------------------------
// Auto-Generated by:        __   _ __      _  __
//                          / /  (_) /____ | |/_/
//                         / /__/ / __/ -_)>  <
//                        /____/_/\__/\__/_/|_|
//                     Build your hardware, easily!
//                   https://github.com/enjoy-digital/litex
//
// Filename   : hps_proto2_platform.v
// Device     : LIFCL-17-8UWG72C
// LiteX sha1 : d36e1b60
// Date       : 2022-01-04 22:05:56
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
// Module
//------------------------------------------------------------------------------

module top (
	output wire spiflash4x_cs_n,
	output wire spiflash4x_clk,
	inout  wire [3:0] spiflash4x_dq,
	output reg  user_led0,
	input  wire serial_rx,
	output reg  serial_tx
);


//------------------------------------------------------------------------------
// Signals
//------------------------------------------------------------------------------

(* keep = "true" *) wire sys_clk;
wire sys_rst;
wire por_clk;
reg  por_rst = 1'd0;
wire soc_clkout;
reg  [11:0] soc_por_counter = 12'd4095;
reg  soc_soc_rst = 1'd0;
wire soc_cpu_rst;
reg  [1:0] soc_reset_storage = 2'd0;
reg  soc_reset_re = 1'd0;
reg  [31:0] soc_scratch_storage = 32'd305419896;
reg  soc_scratch_re = 1'd0;
wire [31:0] soc_bus_errors_status;
wire soc_bus_errors_we;
reg  soc_bus_errors_re = 1'd0;
wire soc_bus_error;
reg  [31:0] soc_bus_errors = 32'd0;
wire soc_reset;
reg  [31:0] soc_interrupt = 32'd0;
wire [29:0] soc_ibus_adr;
wire [31:0] soc_ibus_dat_w;
wire [31:0] soc_ibus_dat_r;
wire [3:0] soc_ibus_sel;
wire soc_ibus_cyc;
wire soc_ibus_stb;
wire soc_ibus_ack;
wire soc_ibus_we;
wire [2:0] soc_ibus_cti;
wire [1:0] soc_ibus_bte;
wire soc_ibus_err;
wire [29:0] soc_dbus_adr;
wire [31:0] soc_dbus_dat_w;
wire [31:0] soc_dbus_dat_r;
wire [3:0] soc_dbus_sel;
wire soc_dbus_cyc;
wire soc_dbus_stb;
wire soc_dbus_ack;
wire soc_dbus_we;
wire [2:0] soc_dbus_cti;
wire [1:0] soc_dbus_bte;
wire soc_dbus_err;
wire soc_vexriscv_cfu_bus_cmd_valid;
wire soc_vexriscv_cfu_bus_cmd_ready;
wire [9:0] soc_vexriscv_cfu_bus_cmd_payload_function_id;
wire [31:0] soc_vexriscv_cfu_bus_cmd_payload_inputs_0;
wire [31:0] soc_vexriscv_cfu_bus_cmd_payload_inputs_1;
wire soc_vexriscv_cfu_bus_rsp_valid;
wire soc_vexriscv_cfu_bus_rsp_ready;
wire [31:0] soc_vexriscv_cfu_bus_rsp_payload_outputs_0;
reg  [31:0] soc_vexriscv = 32'd538968064;
wire [29:0] soc_lram_bus_adr;
wire [31:0] soc_lram_bus_dat_w;
wire [31:0] soc_lram_bus_dat_r;
wire [3:0] soc_lram_bus_sel;
wire soc_lram_bus_cyc;
wire soc_lram_bus_stb;
reg  soc_lram_bus_ack = 1'd0;
wire soc_lram_bus_we;
wire [2:0] soc_lram_bus_cti;
wire [1:0] soc_lram_bus_bte;
reg  soc_lram_bus_err = 1'd0;
wire [31:0] soc_lram_datain;
wire [31:0] soc_lram_dataout;
wire soc_lram_cs;
wire soc_lram_wren;
wire [29:0] soc_arena_bus_adr;
wire [31:0] soc_arena_bus_dat_w;
reg  [31:0] soc_arena_bus_dat_r = 32'd0;
wire [3:0] soc_arena_bus_sel;
wire soc_arena_bus_cyc;
wire soc_arena_bus_stb;
reg  soc_arena_bus_ack = 1'd0;
wire soc_arena_bus_we;
wire [2:0] soc_arena_bus_cti;
wire [1:0] soc_arena_bus_bte;
reg  soc_arena_bus_err = 1'd0;
wire [31:0] soc_arena_datain0;
wire [31:0] soc_arena_dataout0;
reg  soc_arena_cs0 = 1'd0;
reg  soc_arena_wren0 = 1'd0;
wire [13:0] soc_arena_b_addr0;
wire [31:0] soc_arena_b_dout0;
wire [31:0] soc_arena_datain1;
wire [31:0] soc_arena_dataout1;
reg  soc_arena_cs1 = 1'd0;
reg  soc_arena_wren1 = 1'd0;
wire [13:0] soc_arena_b_addr1;
wire [31:0] soc_arena_b_dout1;
wire [31:0] soc_arena_datain2;
wire [31:0] soc_arena_dataout2;
reg  soc_arena_cs2 = 1'd0;
reg  soc_arena_wren2 = 1'd0;
wire [13:0] soc_arena_b_addr2;
wire [31:0] soc_arena_b_dout2;
wire [31:0] soc_arena_datain3;
wire [31:0] soc_arena_dataout3;
reg  soc_arena_cs3 = 1'd0;
reg  soc_arena_wren3 = 1'd0;
wire [13:0] soc_arena_b_addr3;
wire [31:0] soc_arena_b_dout3;
reg  soc_litespiddrphycore_source_valid = 1'd0;
wire soc_litespiddrphycore_source_ready;
reg  soc_litespiddrphycore_source_first = 1'd0;
reg  soc_litespiddrphycore_source_last = 1'd0;
wire [31:0] soc_litespiddrphycore_source_payload_data;
wire soc_litespiddrphycore_sink_valid;
reg  soc_litespiddrphycore_sink_ready = 1'd0;
wire soc_litespiddrphycore_sink_first;
wire soc_litespiddrphycore_sink_last;
wire [31:0] soc_litespiddrphycore_sink_payload_data;
wire [5:0] soc_litespiddrphycore_sink_payload_len;
wire [3:0] soc_litespiddrphycore_sink_payload_width;
wire [7:0] soc_litespiddrphycore_sink_payload_mask;
wire soc_litespiddrphycore_cs;
reg  soc_litespiddrphycore_en = 1'd0;
wire soc_litespiddrphycore_wait;
wire soc_litespiddrphycore_done;
reg  [3:0] soc_litespiddrphycore_count = 4'd11;
wire soc_litespiddrphycore_cs_enable;
reg  [3:0] soc_litespiddrphycore0 = 4'd0;
reg  [3:0] soc_litespiddrphycore1 = 4'd0;
wire [3:0] soc_litespiddrphycore2;
wire [3:0] soc_litespiddrphycore3;
reg  [3:0] soc_litespiddrphycore4 = 4'd0;
wire [3:0] soc_litespiddrphycore5;
reg  [7:0] soc_litespiddrphycore_sr_cnt = 8'd0;
reg  soc_litespiddrphycore_sr_out_load = 1'd0;
reg  soc_litespiddrphycore_sr_out_shift = 1'd0;
reg  [31:0] soc_litespiddrphycore_sr_out = 32'd0;
reg  soc_litespiddrphycore_sr_in_shift = 1'd0;
reg  [31:0] soc_litespiddrphycore_sr_in = 32'd0;
reg  soc_litespiddrphycore6 = 1'd0;
reg  [1:0] soc_litespiddrphycore7 = 2'd0;
reg  [3:0] soc_litespiddrphycore8 = 4'd0;
reg  [7:0] soc_litespiddrphycore9 = 8'd0;
wire soc_crossbar_source_valid;
wire soc_crossbar_source_ready;
wire soc_crossbar_source_first;
wire soc_crossbar_source_last;
wire [31:0] soc_crossbar_source_payload_data;
wire [5:0] soc_crossbar_source_payload_len;
wire [3:0] soc_crossbar_source_payload_width;
wire [7:0] soc_crossbar_source_payload_mask;
wire soc_crossbar_sink_valid;
wire soc_crossbar_sink_ready;
wire soc_crossbar_sink_first;
wire soc_crossbar_sink_last;
wire [31:0] soc_crossbar_sink_payload_data;
reg  soc_crossbar_cs = 1'd0;
reg  soc_litespimmap_source_valid = 1'd0;
wire soc_litespimmap_source_ready;
reg  soc_litespimmap_source_first = 1'd0;
reg  soc_litespimmap_source_last = 1'd0;
reg  [31:0] soc_litespimmap_source_payload_data = 32'd0;
reg  [5:0] soc_litespimmap_source_payload_len = 6'd0;
reg  [3:0] soc_litespimmap_source_payload_width = 4'd0;
reg  [7:0] soc_litespimmap_source_payload_mask = 8'd0;
wire soc_litespimmap_sink_valid;
reg  soc_litespimmap_sink_ready = 1'd0;
wire soc_litespimmap_sink_first;
wire soc_litespimmap_sink_last;
wire [31:0] soc_litespimmap_sink_payload_data;
wire [29:0] soc_litespimmap_bus_adr;
wire [31:0] soc_litespimmap_bus_dat_w;
reg  [31:0] soc_litespimmap_bus_dat_r = 32'd0;
wire [3:0] soc_litespimmap_bus_sel;
wire soc_litespimmap_bus_cyc;
wire soc_litespimmap_bus_stb;
reg  soc_litespimmap_bus_ack = 1'd0;
wire soc_litespimmap_bus_we;
wire [2:0] soc_litespimmap_bus_cti;
wire [1:0] soc_litespimmap_bus_bte;
reg  soc_litespimmap_bus_err = 1'd0;
reg  soc_litespimmap_cs = 1'd0;
reg  soc_litespimmap_burst_cs = 1'd0;
reg  [29:0] soc_litespimmap_burst_adr = 30'd0;
reg  soc_litespimmap_wait = 1'd0;
wire soc_litespimmap_done;
reg  [8:0] soc_litespimmap_count = 9'd256;
reg  [7:0] soc_litespimmap_storage = 8'd8;
reg  soc_litespimmap_re = 1'd0;
wire [7:0] soc_litespimmap_spi_dummy_bits;
reg  [31:0] soc_litespimmap_dummy = 32'd57005;
reg  [1:0] soc_litespimmap = 2'd0;
wire soc_port_mmap_user_port_source_valid;
wire soc_port_mmap_user_port_source_ready;
wire soc_port_mmap_user_port_source_first;
wire soc_port_mmap_user_port_source_last;
wire [31:0] soc_port_mmap_user_port_source_payload_data;
wire soc_port_mmap_user_port_sink_valid;
wire soc_port_mmap_user_port_sink_ready;
wire soc_port_mmap_user_port_sink_first;
wire soc_port_mmap_user_port_sink_last;
wire [31:0] soc_port_mmap_user_port_sink_payload_data;
wire [5:0] soc_port_mmap_user_port_sink_payload_len;
wire [3:0] soc_port_mmap_user_port_sink_payload_width;
wire [7:0] soc_port_mmap_user_port_sink_payload_mask;
wire soc_port_mmap_internal_port_source_valid;
wire soc_port_mmap_internal_port_source_ready;
wire soc_port_mmap_internal_port_source_first;
wire soc_port_mmap_internal_port_source_last;
wire [31:0] soc_port_mmap_internal_port_source_payload_data;
wire soc_port_mmap_internal_port_sink_valid;
wire soc_port_mmap_internal_port_sink_ready;
wire soc_port_mmap_internal_port_sink_first;
wire soc_port_mmap_internal_port_sink_last;
wire [31:0] soc_port_mmap_internal_port_sink_payload_data;
wire [5:0] soc_port_mmap_internal_port_sink_payload_len;
wire [3:0] soc_port_mmap_internal_port_sink_payload_width;
wire [7:0] soc_port_mmap_internal_port_sink_payload_mask;
wire soc_port_mmap_request;
wire soc_master_sink_sink_valid;
wire soc_master_sink_sink_ready;
wire soc_master_sink_sink_first;
wire soc_master_sink_sink_last;
wire [31:0] soc_master_sink_sink_payload_data;
wire soc_master_source_source_valid;
wire soc_master_source_source_ready;
wire soc_master_source_source_first;
wire soc_master_source_source_last;
wire [31:0] soc_master_source_source_payload_data;
wire [5:0] soc_master_source_source_payload_len;
wire [3:0] soc_master_source_source_payload_width;
wire [7:0] soc_master_source_source_payload_mask;
wire soc_master_cs;
reg  soc_master_cs_storage = 1'd0;
reg  soc_master_cs_re = 1'd0;
wire [7:0] soc_master_len;
wire [3:0] soc_master_width;
wire [7:0] soc_master_mask;
reg  [23:0] soc_master_phyconfig_storage = 24'd0;
reg  soc_master_phyconfig_re = 1'd0;
reg  soc_master_rxtx_re = 1'd0;
wire [31:0] soc_master_rxtx_r;
reg  soc_master_rxtx_we = 1'd0;
wire [31:0] soc_master_rxtx_w;
wire soc_master_tx_ready;
wire soc_master_rx_ready;
reg  [1:0] soc_master_status_status = 2'd0;
wire soc_master_status_we;
reg  soc_master_status_re = 1'd0;
wire soc_master_tx_fifo_sink_valid;
wire soc_master_tx_fifo_sink_ready;
reg  soc_master_tx_fifo_sink_first = 1'd0;
wire soc_master_tx_fifo_sink_last;
wire [31:0] soc_master_tx_fifo_sink_payload_data;
wire [5:0] soc_master_tx_fifo_sink_payload_len;
wire [3:0] soc_master_tx_fifo_sink_payload_width;
wire [7:0] soc_master_tx_fifo_sink_payload_mask;
reg  soc_master_tx_fifo_source_valid = 1'd0;
wire soc_master_tx_fifo_source_ready;
reg  soc_master_tx_fifo_source_first = 1'd0;
reg  soc_master_tx_fifo_source_last = 1'd0;
reg  [31:0] soc_master_tx_fifo_source_payload_data = 32'd0;
reg  [5:0] soc_master_tx_fifo_source_payload_len = 6'd0;
reg  [3:0] soc_master_tx_fifo_source_payload_width = 4'd0;
reg  [7:0] soc_master_tx_fifo_source_payload_mask = 8'd0;
wire soc_master_rx_fifo_sink_valid;
wire soc_master_rx_fifo_sink_ready;
wire soc_master_rx_fifo_sink_first;
wire soc_master_rx_fifo_sink_last;
wire [31:0] soc_master_rx_fifo_sink_payload_data;
reg  soc_master_rx_fifo_source_valid = 1'd0;
wire soc_master_rx_fifo_source_ready;
reg  soc_master_rx_fifo_source_first = 1'd0;
reg  soc_master_rx_fifo_source_last = 1'd0;
reg  [31:0] soc_master_rx_fifo_source_payload_data = 32'd0;
wire soc_port_master_user_port_source_valid;
wire soc_port_master_user_port_source_ready;
wire soc_port_master_user_port_source_first;
wire soc_port_master_user_port_source_last;
wire [31:0] soc_port_master_user_port_source_payload_data;
wire soc_port_master_user_port_sink_valid;
wire soc_port_master_user_port_sink_ready;
wire soc_port_master_user_port_sink_first;
wire soc_port_master_user_port_sink_last;
wire [31:0] soc_port_master_user_port_sink_payload_data;
wire [5:0] soc_port_master_user_port_sink_payload_len;
wire [3:0] soc_port_master_user_port_sink_payload_width;
wire [7:0] soc_port_master_user_port_sink_payload_mask;
wire soc_port_master_internal_port_source_valid;
wire soc_port_master_internal_port_source_ready;
wire soc_port_master_internal_port_source_first;
wire soc_port_master_internal_port_source_last;
wire [31:0] soc_port_master_internal_port_source_payload_data;
wire soc_port_master_internal_port_sink_valid;
wire soc_port_master_internal_port_sink_ready;
wire soc_port_master_internal_port_sink_first;
wire soc_port_master_internal_port_sink_last;
wire [31:0] soc_port_master_internal_port_sink_payload_data;
wire [5:0] soc_port_master_internal_port_sink_payload_len;
wire [3:0] soc_port_master_internal_port_sink_payload_width;
wire [7:0] soc_port_master_internal_port_sink_payload_mask;
wire soc_port_master_request;
reg  soc_storage = 1'd0;
reg  soc_re = 1'd0;
reg  soc_chaser = 1'd0;
reg  soc_mode = 1'd0;
wire soc_wait;
wire soc_done;
reg  [24:0] soc_count = 25'd28125000;
wire soc_hpssoc_tx_sink_valid;
reg  soc_hpssoc_tx_sink_ready = 1'd0;
wire soc_hpssoc_tx_sink_first;
wire soc_hpssoc_tx_sink_last;
wire [7:0] soc_hpssoc_tx_sink_payload_data;
reg  [7:0] soc_hpssoc_tx_data = 8'd0;
reg  [3:0] soc_hpssoc_tx_count = 4'd0;
reg  soc_hpssoc_tx_enable = 1'd0;
reg  soc_hpssoc_tx_tick = 1'd0;
reg  [31:0] soc_hpssoc_tx_phase = 32'd0;
reg  soc_hpssoc_rx_source_valid = 1'd0;
wire soc_hpssoc_rx_source_ready;
reg  soc_hpssoc_rx_source_first = 1'd0;
reg  soc_hpssoc_rx_source_last = 1'd0;
reg  [7:0] soc_hpssoc_rx_source_payload_data = 8'd0;
reg  [7:0] soc_hpssoc_rx_data = 8'd0;
reg  [3:0] soc_hpssoc_rx_count = 4'd0;
reg  soc_hpssoc_rx_enable = 1'd0;
reg  soc_hpssoc_rx_tick = 1'd0;
reg  [31:0] soc_hpssoc_rx_phase = 32'd0;
wire soc_hpssoc_rx_rx;
reg  soc_hpssoc_rx_rx_d = 1'd0;
reg  soc_hpssoc_rxtx_re = 1'd0;
wire [7:0] soc_hpssoc_rxtx_r;
reg  soc_hpssoc_rxtx_we = 1'd0;
wire [7:0] soc_hpssoc_rxtx_w;
wire soc_hpssoc_txfull_status;
wire soc_hpssoc_txfull_we;
reg  soc_hpssoc_txfull_re = 1'd0;
wire soc_hpssoc_rxempty_status;
wire soc_hpssoc_rxempty_we;
reg  soc_hpssoc_rxempty_re = 1'd0;
wire soc_hpssoc_irq;
wire soc_hpssoc_tx_status;
reg  soc_hpssoc_tx_pending = 1'd0;
wire soc_hpssoc_tx_trigger;
reg  soc_hpssoc_tx_clear = 1'd0;
reg  soc_hpssoc_tx_trigger_d = 1'd0;
wire soc_hpssoc_rx_status;
reg  soc_hpssoc_rx_pending = 1'd0;
wire soc_hpssoc_rx_trigger;
reg  soc_hpssoc_rx_clear = 1'd0;
reg  soc_hpssoc_rx_trigger_d = 1'd0;
wire soc_hpssoc_tx0;
wire soc_hpssoc_rx0;
reg  [1:0] soc_hpssoc_status_status = 2'd0;
wire soc_hpssoc_status_we;
reg  soc_hpssoc_status_re = 1'd0;
wire soc_hpssoc_tx1;
wire soc_hpssoc_rx1;
reg  [1:0] soc_hpssoc_pending_status = 2'd0;
wire soc_hpssoc_pending_we;
reg  soc_hpssoc_pending_re = 1'd0;
reg  [1:0] soc_hpssoc_pending_r = 2'd0;
wire soc_hpssoc_tx2;
wire soc_hpssoc_rx2;
reg  [1:0] soc_hpssoc_enable_storage = 2'd0;
reg  soc_hpssoc_enable_re = 1'd0;
wire soc_hpssoc_txempty_status;
wire soc_hpssoc_txempty_we;
reg  soc_hpssoc_txempty_re = 1'd0;
wire soc_hpssoc_rxfull_status;
wire soc_hpssoc_rxfull_we;
reg  soc_hpssoc_rxfull_re = 1'd0;
wire soc_hpssoc_uart_sink_valid;
wire soc_hpssoc_uart_sink_ready;
wire soc_hpssoc_uart_sink_first;
wire soc_hpssoc_uart_sink_last;
wire [7:0] soc_hpssoc_uart_sink_payload_data;
wire soc_hpssoc_uart_source_valid;
wire soc_hpssoc_uart_source_ready;
wire soc_hpssoc_uart_source_first;
wire soc_hpssoc_uart_source_last;
wire [7:0] soc_hpssoc_uart_source_payload_data;
wire soc_hpssoc_tx_fifo_sink_valid;
wire soc_hpssoc_tx_fifo_sink_ready;
reg  soc_hpssoc_tx_fifo_sink_first = 1'd0;
reg  soc_hpssoc_tx_fifo_sink_last = 1'd0;
wire [7:0] soc_hpssoc_tx_fifo_sink_payload_data;
wire soc_hpssoc_tx_fifo_source_valid;
wire soc_hpssoc_tx_fifo_source_ready;
wire soc_hpssoc_tx_fifo_source_first;
wire soc_hpssoc_tx_fifo_source_last;
wire [7:0] soc_hpssoc_tx_fifo_source_payload_data;
wire soc_hpssoc_tx_fifo_re;
reg  soc_hpssoc_tx_fifo_readable = 1'd0;
wire soc_hpssoc_tx_fifo_syncfifo_we;
wire soc_hpssoc_tx_fifo_syncfifo_writable;
wire soc_hpssoc_tx_fifo_syncfifo_re;
wire soc_hpssoc_tx_fifo_syncfifo_readable;
wire [9:0] soc_hpssoc_tx_fifo_syncfifo_din;
wire [9:0] soc_hpssoc_tx_fifo_syncfifo_dout;
reg  [4:0] soc_hpssoc_tx_fifo_level0 = 5'd0;
reg  soc_hpssoc_tx_fifo_replace = 1'd0;
reg  [3:0] soc_hpssoc_tx_fifo_produce = 4'd0;
reg  [3:0] soc_hpssoc_tx_fifo_consume = 4'd0;
reg  [3:0] soc_hpssoc_tx_fifo_wrport_adr = 4'd0;
wire [9:0] soc_hpssoc_tx_fifo_wrport_dat_r;
wire soc_hpssoc_tx_fifo_wrport_we;
wire [9:0] soc_hpssoc_tx_fifo_wrport_dat_w;
wire soc_hpssoc_tx_fifo_do_read;
wire [3:0] soc_hpssoc_tx_fifo_rdport_adr;
wire [9:0] soc_hpssoc_tx_fifo_rdport_dat_r;
wire soc_hpssoc_tx_fifo_rdport_re;
wire [4:0] soc_hpssoc_tx_fifo_level1;
wire [7:0] soc_hpssoc_tx_fifo_fifo_in_payload_data;
wire soc_hpssoc_tx_fifo_fifo_in_first;
wire soc_hpssoc_tx_fifo_fifo_in_last;
wire [7:0] soc_hpssoc_tx_fifo_fifo_out_payload_data;
wire soc_hpssoc_tx_fifo_fifo_out_first;
wire soc_hpssoc_tx_fifo_fifo_out_last;
wire soc_hpssoc_rx_fifo_sink_valid;
wire soc_hpssoc_rx_fifo_sink_ready;
wire soc_hpssoc_rx_fifo_sink_first;
wire soc_hpssoc_rx_fifo_sink_last;
wire [7:0] soc_hpssoc_rx_fifo_sink_payload_data;
wire soc_hpssoc_rx_fifo_source_valid;
wire soc_hpssoc_rx_fifo_source_ready;
wire soc_hpssoc_rx_fifo_source_first;
wire soc_hpssoc_rx_fifo_source_last;
wire [7:0] soc_hpssoc_rx_fifo_source_payload_data;
wire soc_hpssoc_rx_fifo_re;
reg  soc_hpssoc_rx_fifo_readable = 1'd0;
wire soc_hpssoc_rx_fifo_syncfifo_we;
wire soc_hpssoc_rx_fifo_syncfifo_writable;
wire soc_hpssoc_rx_fifo_syncfifo_re;
wire soc_hpssoc_rx_fifo_syncfifo_readable;
wire [9:0] soc_hpssoc_rx_fifo_syncfifo_din;
wire [9:0] soc_hpssoc_rx_fifo_syncfifo_dout;
reg  [4:0] soc_hpssoc_rx_fifo_level0 = 5'd0;
reg  soc_hpssoc_rx_fifo_replace = 1'd0;
reg  [3:0] soc_hpssoc_rx_fifo_produce = 4'd0;
reg  [3:0] soc_hpssoc_rx_fifo_consume = 4'd0;
reg  [3:0] soc_hpssoc_rx_fifo_wrport_adr = 4'd0;
wire [9:0] soc_hpssoc_rx_fifo_wrport_dat_r;
wire soc_hpssoc_rx_fifo_wrport_we;
wire [9:0] soc_hpssoc_rx_fifo_wrport_dat_w;
wire soc_hpssoc_rx_fifo_do_read;
wire [3:0] soc_hpssoc_rx_fifo_rdport_adr;
wire [9:0] soc_hpssoc_rx_fifo_rdport_dat_r;
wire soc_hpssoc_rx_fifo_rdport_re;
wire [4:0] soc_hpssoc_rx_fifo_level1;
wire [7:0] soc_hpssoc_rx_fifo_fifo_in_payload_data;
wire soc_hpssoc_rx_fifo_fifo_in_first;
wire soc_hpssoc_rx_fifo_fifo_in_last;
wire [7:0] soc_hpssoc_rx_fifo_fifo_out_payload_data;
wire soc_hpssoc_rx_fifo_fifo_out_first;
wire soc_hpssoc_rx_fifo_fifo_out_last;
reg  [31:0] soc_timer_load_storage = 32'd0;
reg  soc_timer_load_re = 1'd0;
reg  [31:0] soc_timer_reload_storage = 32'd0;
reg  soc_timer_reload_re = 1'd0;
reg  soc_timer_en_storage = 1'd0;
reg  soc_timer_en_re = 1'd0;
reg  soc_timer_update_value_storage = 1'd0;
reg  soc_timer_update_value_re = 1'd0;
reg  [31:0] soc_timer_value_status = 32'd0;
wire soc_timer_value_we;
reg  soc_timer_value_re = 1'd0;
wire soc_timer_irq;
wire soc_timer_zero_status;
reg  soc_timer_zero_pending = 1'd0;
wire soc_timer_zero_trigger;
reg  soc_timer_zero_clear = 1'd0;
reg  soc_timer_zero_trigger_d = 1'd0;
wire soc_timer_zero0;
wire soc_timer_status_status;
wire soc_timer_status_we;
reg  soc_timer_status_re = 1'd0;
wire soc_timer_zero1;
wire soc_timer_pending_status;
wire soc_timer_pending_we;
reg  soc_timer_pending_re = 1'd0;
reg  soc_timer_pending_r = 1'd0;
wire soc_timer_zero2;
reg  soc_timer_enable_storage = 1'd0;
reg  soc_timer_enable_re = 1'd0;
reg  [31:0] soc_timer_value = 32'd0;
reg  soc_uptime_latch_storage = 1'd0;
reg  soc_uptime_latch_re = 1'd0;
reg  [63:0] soc_uptime_cycles_status = 64'd0;
wire soc_uptime_cycles_we;
reg  soc_uptime_cycles_re = 1'd0;
reg  [63:0] soc_uptime_cycles = 64'd0;
wire [13:0] cfu_lram_bus_lram0_addr;
wire [31:0] cfu_lram_bus_lram0_din;
wire [13:0] cfu_lram_bus_lram1_addr;
wire [31:0] cfu_lram_bus_lram1_din;
wire [13:0] cfu_lram_bus_lram2_addr;
wire [31:0] cfu_lram_bus_lram2_din;
wire [13:0] cfu_lram_bus_lram3_addr;
wire [31:0] cfu_lram_bus_lram3_din;
reg  [1:0] vns_litespiphy_state = 2'd0;
reg  [1:0] vns_litespiphy_next_state = 2'd0;
reg  soc_litespiddrphycore_en_litespiphy_next_value0 = 1'd0;
reg  soc_litespiddrphycore_en_litespiphy_next_value_ce0 = 1'd0;
reg  [7:0] soc_litespiddrphycore_sr_cnt_litespiphy_next_value1 = 8'd0;
reg  soc_litespiddrphycore_sr_cnt_litespiphy_next_value_ce1 = 1'd0;
wire [1:0] vns_litespi_request;
reg  vns_litespi_grant = 1'd0;
reg  vns_litespi_tx_mux_source_valid = 1'd0;
wire vns_litespi_tx_mux_source_ready;
reg  vns_litespi_tx_mux_source_first = 1'd0;
reg  vns_litespi_tx_mux_source_last = 1'd0;
reg  [31:0] vns_litespi_tx_mux_source_payload_data = 32'd0;
reg  [5:0] vns_litespi_tx_mux_source_payload_len = 6'd0;
reg  [3:0] vns_litespi_tx_mux_source_payload_width = 4'd0;
reg  [7:0] vns_litespi_tx_mux_source_payload_mask = 8'd0;
wire vns_litespi_tx_mux_endpoint0_sink_valid;
reg  vns_litespi_tx_mux_endpoint0_sink_ready = 1'd0;
wire vns_litespi_tx_mux_endpoint0_sink_first;
wire vns_litespi_tx_mux_endpoint0_sink_last;
wire [31:0] vns_litespi_tx_mux_endpoint0_sink_payload_data;
wire [5:0] vns_litespi_tx_mux_endpoint0_sink_payload_len;
wire [3:0] vns_litespi_tx_mux_endpoint0_sink_payload_width;
wire [7:0] vns_litespi_tx_mux_endpoint0_sink_payload_mask;
wire vns_litespi_tx_mux_endpoint1_sink_valid;
reg  vns_litespi_tx_mux_endpoint1_sink_ready = 1'd0;
wire vns_litespi_tx_mux_endpoint1_sink_first;
wire vns_litespi_tx_mux_endpoint1_sink_last;
wire [31:0] vns_litespi_tx_mux_endpoint1_sink_payload_data;
wire [5:0] vns_litespi_tx_mux_endpoint1_sink_payload_len;
wire [3:0] vns_litespi_tx_mux_endpoint1_sink_payload_width;
wire [7:0] vns_litespi_tx_mux_endpoint1_sink_payload_mask;
wire vns_litespi_tx_mux_sel;
wire vns_litespi_rx_demux_sink_valid;
reg  vns_litespi_rx_demux_sink_ready = 1'd0;
wire vns_litespi_rx_demux_sink_first;
wire vns_litespi_rx_demux_sink_last;
wire [31:0] vns_litespi_rx_demux_sink_payload_data;
reg  vns_litespi_rx_demux_endpoint0_source_valid = 1'd0;
wire vns_litespi_rx_demux_endpoint0_source_ready;
reg  vns_litespi_rx_demux_endpoint0_source_first = 1'd0;
reg  vns_litespi_rx_demux_endpoint0_source_last = 1'd0;
reg  [31:0] vns_litespi_rx_demux_endpoint0_source_payload_data = 32'd0;
reg  vns_litespi_rx_demux_endpoint1_source_valid = 1'd0;
wire vns_litespi_rx_demux_endpoint1_source_ready;
reg  vns_litespi_rx_demux_endpoint1_source_first = 1'd0;
reg  vns_litespi_rx_demux_endpoint1_source_last = 1'd0;
reg  [31:0] vns_litespi_rx_demux_endpoint1_source_payload_data = 32'd0;
wire vns_litespi_rx_demux_sel;
reg  [3:0] vns_litespi_state = 4'd0;
reg  [3:0] vns_litespi_next_state = 4'd0;
reg  soc_litespimmap_burst_cs_litespi_next_value0 = 1'd0;
reg  soc_litespimmap_burst_cs_litespi_next_value_ce0 = 1'd0;
reg  [29:0] soc_litespimmap_burst_adr_litespi_next_value1 = 30'd0;
reg  soc_litespimmap_burst_adr_litespi_next_value_ce1 = 1'd0;
reg  vns_rs232phytx_state = 1'd0;
reg  vns_rs232phytx_next_state = 1'd0;
reg  [3:0] soc_hpssoc_tx_count_rs232phytx_next_value0 = 4'd0;
reg  soc_hpssoc_tx_count_rs232phytx_next_value_ce0 = 1'd0;
reg  soc_hpssoc_serial_tx_rs232phytx_next_value1 = 1'd0;
reg  soc_hpssoc_serial_tx_rs232phytx_next_value_ce1 = 1'd0;
reg  [7:0] soc_hpssoc_tx_data_rs232phytx_next_value2 = 8'd0;
reg  soc_hpssoc_tx_data_rs232phytx_next_value_ce2 = 1'd0;
reg  vns_rs232phyrx_state = 1'd0;
reg  vns_rs232phyrx_next_state = 1'd0;
reg  [3:0] soc_hpssoc_rx_count_rs232phyrx_next_value0 = 4'd0;
reg  soc_hpssoc_rx_count_rs232phyrx_next_value_ce0 = 1'd0;
reg  [7:0] soc_hpssoc_rx_data_rs232phyrx_next_value1 = 8'd0;
reg  soc_hpssoc_rx_data_rs232phyrx_next_value_ce1 = 1'd0;
reg  [13:0] vns_hpssoc_adr = 14'd0;
reg  vns_hpssoc_we = 1'd0;
reg  [31:0] vns_hpssoc_dat_w = 32'd0;
wire [31:0] vns_hpssoc_dat_r;
wire [29:0] vns_hpssoc_wishbone_adr;
wire [31:0] vns_hpssoc_wishbone_dat_w;
reg  [31:0] vns_hpssoc_wishbone_dat_r = 32'd0;
wire [3:0] vns_hpssoc_wishbone_sel;
wire vns_hpssoc_wishbone_cyc;
wire vns_hpssoc_wishbone_stb;
reg  vns_hpssoc_wishbone_ack = 1'd0;
wire vns_hpssoc_wishbone_we;
wire [2:0] vns_hpssoc_wishbone_cti;
wire [1:0] vns_hpssoc_wishbone_bte;
reg  vns_hpssoc_wishbone_err = 1'd0;
wire [29:0] vns_shared_adr;
wire [31:0] vns_shared_dat_w;
reg  [31:0] vns_shared_dat_r = 32'd0;
wire [3:0] vns_shared_sel;
wire vns_shared_cyc;
wire vns_shared_stb;
reg  vns_shared_ack = 1'd0;
wire vns_shared_we;
wire [2:0] vns_shared_cti;
wire [1:0] vns_shared_bte;
wire vns_shared_err;
wire [1:0] vns_request;
reg  vns_grant = 1'd0;
reg  [3:0] vns_slave_sel = 4'd0;
reg  [3:0] vns_slave_sel_r = 4'd0;
reg  vns_error = 1'd0;
wire vns_wait;
wire vns_done;
reg  [19:0] vns_count = 20'd1000000;
wire [13:0] vns_interface0_bank_bus_adr;
wire vns_interface0_bank_bus_we;
wire [31:0] vns_interface0_bank_bus_dat_w;
reg  [31:0] vns_interface0_bank_bus_dat_r = 32'd0;
reg  vns_csrbank0_reset0_re = 1'd0;
wire [1:0] vns_csrbank0_reset0_r;
reg  vns_csrbank0_reset0_we = 1'd0;
wire [1:0] vns_csrbank0_reset0_w;
reg  vns_csrbank0_scratch0_re = 1'd0;
wire [31:0] vns_csrbank0_scratch0_r;
reg  vns_csrbank0_scratch0_we = 1'd0;
wire [31:0] vns_csrbank0_scratch0_w;
reg  vns_csrbank0_bus_errors_re = 1'd0;
wire [31:0] vns_csrbank0_bus_errors_r;
reg  vns_csrbank0_bus_errors_we = 1'd0;
wire [31:0] vns_csrbank0_bus_errors_w;
wire vns_csrbank0_sel;
wire [13:0] vns_interface1_bank_bus_adr;
wire vns_interface1_bank_bus_we;
wire [31:0] vns_interface1_bank_bus_dat_w;
reg  [31:0] vns_interface1_bank_bus_dat_r = 32'd0;
reg  vns_csrbank1_out0_re = 1'd0;
wire vns_csrbank1_out0_r;
reg  vns_csrbank1_out0_we = 1'd0;
wire vns_csrbank1_out0_w;
wire vns_csrbank1_sel;
wire [13:0] vns_interface2_bank_bus_adr;
wire vns_interface2_bank_bus_we;
wire [31:0] vns_interface2_bank_bus_dat_w;
reg  [31:0] vns_interface2_bank_bus_dat_r = 32'd0;
reg  vns_csrbank2_mmap_dummy_bits0_re = 1'd0;
wire [7:0] vns_csrbank2_mmap_dummy_bits0_r;
reg  vns_csrbank2_mmap_dummy_bits0_we = 1'd0;
wire [7:0] vns_csrbank2_mmap_dummy_bits0_w;
reg  vns_csrbank2_master_cs0_re = 1'd0;
wire vns_csrbank2_master_cs0_r;
reg  vns_csrbank2_master_cs0_we = 1'd0;
wire vns_csrbank2_master_cs0_w;
reg  vns_csrbank2_master_phyconfig0_re = 1'd0;
wire [23:0] vns_csrbank2_master_phyconfig0_r;
reg  vns_csrbank2_master_phyconfig0_we = 1'd0;
wire [23:0] vns_csrbank2_master_phyconfig0_w;
reg  vns_csrbank2_master_status_re = 1'd0;
wire [1:0] vns_csrbank2_master_status_r;
reg  vns_csrbank2_master_status_we = 1'd0;
wire [1:0] vns_csrbank2_master_status_w;
wire vns_csrbank2_sel;
wire [13:0] vns_interface3_bank_bus_adr;
wire vns_interface3_bank_bus_we;
wire [31:0] vns_interface3_bank_bus_dat_w;
reg  [31:0] vns_interface3_bank_bus_dat_r = 32'd0;
reg  vns_csrbank3_load0_re = 1'd0;
wire [31:0] vns_csrbank3_load0_r;
reg  vns_csrbank3_load0_we = 1'd0;
wire [31:0] vns_csrbank3_load0_w;
reg  vns_csrbank3_reload0_re = 1'd0;
wire [31:0] vns_csrbank3_reload0_r;
reg  vns_csrbank3_reload0_we = 1'd0;
wire [31:0] vns_csrbank3_reload0_w;
reg  vns_csrbank3_en0_re = 1'd0;
wire vns_csrbank3_en0_r;
reg  vns_csrbank3_en0_we = 1'd0;
wire vns_csrbank3_en0_w;
reg  vns_csrbank3_update_value0_re = 1'd0;
wire vns_csrbank3_update_value0_r;
reg  vns_csrbank3_update_value0_we = 1'd0;
wire vns_csrbank3_update_value0_w;
reg  vns_csrbank3_value_re = 1'd0;
wire [31:0] vns_csrbank3_value_r;
reg  vns_csrbank3_value_we = 1'd0;
wire [31:0] vns_csrbank3_value_w;
reg  vns_csrbank3_ev_status_re = 1'd0;
wire vns_csrbank3_ev_status_r;
reg  vns_csrbank3_ev_status_we = 1'd0;
wire vns_csrbank3_ev_status_w;
reg  vns_csrbank3_ev_pending_re = 1'd0;
wire vns_csrbank3_ev_pending_r;
reg  vns_csrbank3_ev_pending_we = 1'd0;
wire vns_csrbank3_ev_pending_w;
reg  vns_csrbank3_ev_enable0_re = 1'd0;
wire vns_csrbank3_ev_enable0_r;
reg  vns_csrbank3_ev_enable0_we = 1'd0;
wire vns_csrbank3_ev_enable0_w;
reg  vns_csrbank3_uptime_latch0_re = 1'd0;
wire vns_csrbank3_uptime_latch0_r;
reg  vns_csrbank3_uptime_latch0_we = 1'd0;
wire vns_csrbank3_uptime_latch0_w;
reg  vns_csrbank3_uptime_cycles1_re = 1'd0;
wire [31:0] vns_csrbank3_uptime_cycles1_r;
reg  vns_csrbank3_uptime_cycles1_we = 1'd0;
wire [31:0] vns_csrbank3_uptime_cycles1_w;
reg  vns_csrbank3_uptime_cycles0_re = 1'd0;
wire [31:0] vns_csrbank3_uptime_cycles0_r;
reg  vns_csrbank3_uptime_cycles0_we = 1'd0;
wire [31:0] vns_csrbank3_uptime_cycles0_w;
wire vns_csrbank3_sel;
wire [13:0] vns_interface4_bank_bus_adr;
wire vns_interface4_bank_bus_we;
wire [31:0] vns_interface4_bank_bus_dat_w;
reg  [31:0] vns_interface4_bank_bus_dat_r = 32'd0;
reg  vns_csrbank4_txfull_re = 1'd0;
wire vns_csrbank4_txfull_r;
reg  vns_csrbank4_txfull_we = 1'd0;
wire vns_csrbank4_txfull_w;
reg  vns_csrbank4_rxempty_re = 1'd0;
wire vns_csrbank4_rxempty_r;
reg  vns_csrbank4_rxempty_we = 1'd0;
wire vns_csrbank4_rxempty_w;
reg  vns_csrbank4_ev_status_re = 1'd0;
wire [1:0] vns_csrbank4_ev_status_r;
reg  vns_csrbank4_ev_status_we = 1'd0;
wire [1:0] vns_csrbank4_ev_status_w;
reg  vns_csrbank4_ev_pending_re = 1'd0;
wire [1:0] vns_csrbank4_ev_pending_r;
reg  vns_csrbank4_ev_pending_we = 1'd0;
wire [1:0] vns_csrbank4_ev_pending_w;
reg  vns_csrbank4_ev_enable0_re = 1'd0;
wire [1:0] vns_csrbank4_ev_enable0_r;
reg  vns_csrbank4_ev_enable0_we = 1'd0;
wire [1:0] vns_csrbank4_ev_enable0_w;
reg  vns_csrbank4_txempty_re = 1'd0;
wire vns_csrbank4_txempty_r;
reg  vns_csrbank4_txempty_we = 1'd0;
wire vns_csrbank4_txempty_w;
reg  vns_csrbank4_rxfull_re = 1'd0;
wire vns_csrbank4_rxfull_r;
reg  vns_csrbank4_rxfull_we = 1'd0;
wire vns_csrbank4_rxfull_w;
wire vns_csrbank4_sel;
wire [13:0] vns_csr_interconnect_adr;
wire vns_csr_interconnect_we;
wire [31:0] vns_csr_interconnect_dat_w;
wire [31:0] vns_csr_interconnect_dat_r;
reg  vns_state = 1'd0;
reg  vns_next_state = 1'd0;
reg  [29:0] vns_array_muxed0 = 30'd0;
reg  [31:0] vns_array_muxed1 = 32'd0;
reg  [3:0] vns_array_muxed2 = 4'd0;
reg  vns_array_muxed3 = 1'd0;
reg  vns_array_muxed4 = 1'd0;
reg  vns_array_muxed5 = 1'd0;
reg  [2:0] vns_array_muxed6 = 3'd0;
reg  [1:0] vns_array_muxed7 = 2'd0;
wire vns_rst1;
wire vns_latticenxddrtristateimpl0__o;
(* syn_useioff = 1 *) wire vns_latticenxddrtristateimpl0_oe;
wire vns_latticenxddrtristateimpl0__i;
wire vns_latticenxddrtristateimpl1__o;
(* syn_useioff = 1 *) wire vns_latticenxddrtristateimpl1_oe;
wire vns_latticenxddrtristateimpl1__i;
wire vns_latticenxddrtristateimpl2__o;
(* syn_useioff = 1 *) wire vns_latticenxddrtristateimpl2_oe;
wire vns_latticenxddrtristateimpl2__i;
wire vns_latticenxddrtristateimpl3__o;
(* syn_useioff = 1 *) wire vns_latticenxddrtristateimpl3_oe;
wire vns_latticenxddrtristateimpl3__i;
reg  vns_regs0 = 1'd0;
reg  vns_regs1 = 1'd0;

//------------------------------------------------------------------------------
// Combinatorial Logic
//------------------------------------------------------------------------------

assign soc_reset = (soc_soc_rst | soc_cpu_rst);
assign soc_arena_b_addr0 = cfu_lram_bus_lram0_addr;
assign soc_arena_b_addr1 = cfu_lram_bus_lram1_addr;
assign soc_arena_b_addr2 = cfu_lram_bus_lram2_addr;
assign soc_arena_b_addr3 = cfu_lram_bus_lram3_addr;
assign cfu_lram_bus_lram0_din = soc_arena_b_dout0;
assign cfu_lram_bus_lram1_din = soc_arena_b_dout1;
assign cfu_lram_bus_lram2_din = soc_arena_b_dout2;
assign cfu_lram_bus_lram3_din = soc_arena_b_dout3;
assign soc_bus_error = vns_error;
always @(*) begin
	soc_interrupt <= 32'd0;
	soc_interrupt[1] <= soc_timer_irq;
	soc_interrupt[0] <= soc_hpssoc_irq;
end
assign por_clk = sys_clk;
assign sys_clk = soc_clkout;
assign soc_bus_errors_status = soc_bus_errors;
assign soc_lram_datain = soc_lram_bus_dat_w[31:0];
assign soc_lram_cs = 1'd1;
assign soc_lram_wren = ((soc_lram_bus_we & soc_lram_bus_stb) & soc_lram_bus_cyc);
assign soc_lram_bus_dat_r[31:0] = soc_lram_dataout;
assign soc_arena_datain0 = soc_arena_bus_dat_w[31:0];
assign soc_arena_datain1 = soc_arena_bus_dat_w[31:0];
assign soc_arena_datain2 = soc_arena_bus_dat_w[31:0];
assign soc_arena_datain3 = soc_arena_bus_dat_w[31:0];
always @(*) begin
	soc_arena_cs0 <= 1'd0;
	soc_arena_cs1 <= 1'd0;
	soc_arena_cs2 <= 1'd0;
	soc_arena_cs3 <= 1'd0;
	soc_arena_wren0 <= 1'd0;
	soc_arena_wren3 <= 1'd0;
	soc_arena_wren2 <= 1'd0;
	soc_arena_wren1 <= 1'd0;
	soc_arena_bus_dat_r <= 32'd0;
	if ((soc_arena_bus_adr[1:0] == 1'd0)) begin
		soc_arena_cs0 <= 1'd1;
		soc_arena_wren0 <= ((soc_arena_bus_we & soc_arena_bus_stb) & soc_arena_bus_cyc);
		soc_arena_bus_dat_r[31:0] <= soc_arena_dataout0;
	end
	if ((soc_arena_bus_adr[1:0] == 1'd1)) begin
		soc_arena_cs1 <= 1'd1;
		soc_arena_wren1 <= ((soc_arena_bus_we & soc_arena_bus_stb) & soc_arena_bus_cyc);
		soc_arena_bus_dat_r[31:0] <= soc_arena_dataout1;
	end
	if ((soc_arena_bus_adr[1:0] == 2'd2)) begin
		soc_arena_cs2 <= 1'd1;
		soc_arena_wren2 <= ((soc_arena_bus_we & soc_arena_bus_stb) & soc_arena_bus_cyc);
		soc_arena_bus_dat_r[31:0] <= soc_arena_dataout2;
	end
	if ((soc_arena_bus_adr[1:0] == 2'd3)) begin
		soc_arena_cs3 <= 1'd1;
		soc_arena_wren3 <= ((soc_arena_bus_we & soc_arena_bus_stb) & soc_arena_bus_cyc);
		soc_arena_bus_dat_r[31:0] <= soc_arena_dataout3;
	end
end
assign soc_litespiddrphycore_wait = soc_litespiddrphycore_cs;
assign soc_litespiddrphycore_cs_enable = soc_litespiddrphycore_done;
assign spiflash4x_cs_n = (~soc_litespiddrphycore_cs_enable);
assign soc_litespiddrphycore5 = soc_litespiddrphycore_sink_payload_mask;
always @(*) begin
	soc_litespiddrphycore1 <= 4'd0;
	case (soc_litespiddrphycore_sink_payload_width)
		1'd1: begin
			soc_litespiddrphycore1 <= soc_litespiddrphycore_sr_out[31];
		end
		2'd2: begin
			soc_litespiddrphycore1 <= soc_litespiddrphycore_sr_out[31:30];
		end
		3'd4: begin
			soc_litespiddrphycore1 <= soc_litespiddrphycore_sr_out[31:28];
		end
		4'd8: begin
			soc_litespiddrphycore1 <= soc_litespiddrphycore_sr_out[31:24];
		end
	endcase
end
assign soc_litespiddrphycore_source_payload_data = soc_litespiddrphycore_sr_in;
assign soc_litespiddrphycore_done = (soc_litespiddrphycore_count == 1'd0);
always @(*) begin
	soc_litespiddrphycore_sink_ready <= 1'd0;
	soc_litespiddrphycore_sr_cnt_litespiphy_next_value_ce1 <= 1'd0;
	soc_litespiddrphycore_source_last <= 1'd0;
	soc_litespiddrphycore_sr_out_load <= 1'd0;
	soc_litespiddrphycore_sr_out_shift <= 1'd0;
	soc_litespiddrphycore_source_valid <= 1'd0;
	soc_litespiddrphycore_sr_in_shift <= 1'd0;
	vns_litespiphy_next_state <= 2'd0;
	soc_litespiddrphycore_en_litespiphy_next_value0 <= 1'd0;
	soc_litespiddrphycore_en_litespiphy_next_value_ce0 <= 1'd0;
	soc_litespiddrphycore_sr_cnt_litespiphy_next_value1 <= 8'd0;
	vns_litespiphy_next_state <= vns_litespiphy_state;
	case (vns_litespiphy_state)
		1'd1: begin
			soc_litespiddrphycore_en_litespiphy_next_value0 <= 1'd1;
			soc_litespiddrphycore_en_litespiphy_next_value_ce0 <= 1'd1;
			soc_litespiddrphycore_sr_in_shift <= 1'd1;
			soc_litespiddrphycore_sr_out_shift <= 1'd1;
			soc_litespiddrphycore_sr_cnt_litespiphy_next_value1 <= (soc_litespiddrphycore_sr_cnt - soc_litespiddrphycore_sink_payload_width);
			soc_litespiddrphycore_sr_cnt_litespiphy_next_value_ce1 <= 1'd1;
			if ((soc_litespiddrphycore_sr_cnt == 1'd0)) begin
				soc_litespiddrphycore_sr_cnt_litespiphy_next_value1 <= (3'd4 * soc_litespiddrphycore_sink_payload_width);
				soc_litespiddrphycore_sr_cnt_litespiphy_next_value_ce1 <= 1'd1;
				vns_litespiphy_next_state <= 2'd2;
			end
		end
		2'd2: begin
			soc_litespiddrphycore_en_litespiphy_next_value0 <= 1'd0;
			soc_litespiddrphycore_en_litespiphy_next_value_ce0 <= 1'd1;
			soc_litespiddrphycore_sr_in_shift <= 1'd1;
			soc_litespiddrphycore_sr_cnt_litespiphy_next_value1 <= (soc_litespiddrphycore_sr_cnt - soc_litespiddrphycore_sink_payload_width);
			soc_litespiddrphycore_sr_cnt_litespiphy_next_value_ce1 <= 1'd1;
			if ((soc_litespiddrphycore_sr_cnt == 1'd0)) begin
				soc_litespiddrphycore_sink_ready <= 1'd1;
				vns_litespiphy_next_state <= 2'd3;
			end
		end
		2'd3: begin
			soc_litespiddrphycore_source_valid <= 1'd1;
			soc_litespiddrphycore_source_last <= 1'd1;
			if (soc_litespiddrphycore_source_ready) begin
				vns_litespiphy_next_state <= 1'd0;
			end
		end
		default: begin
			soc_litespiddrphycore_en_litespiphy_next_value0 <= 1'd0;
			soc_litespiddrphycore_en_litespiphy_next_value_ce0 <= 1'd1;
			if ((soc_litespiddrphycore_cs_enable & soc_litespiddrphycore_sink_valid)) begin
				soc_litespiddrphycore_sr_cnt_litespiphy_next_value1 <= (soc_litespiddrphycore_sink_payload_len - soc_litespiddrphycore_sink_payload_width);
				soc_litespiddrphycore_sr_cnt_litespiphy_next_value_ce1 <= 1'd1;
				soc_litespiddrphycore_sr_out_load <= 1'd1;
				vns_litespiphy_next_state <= 1'd1;
			end
		end
	endcase
end
assign soc_litespiddrphycore_cs = soc_crossbar_cs;
assign soc_litespimmap_sink_valid = soc_port_mmap_user_port_source_valid;
assign soc_port_mmap_user_port_source_ready = soc_litespimmap_sink_ready;
assign soc_litespimmap_sink_first = soc_port_mmap_user_port_source_first;
assign soc_litespimmap_sink_last = soc_port_mmap_user_port_source_last;
assign soc_litespimmap_sink_payload_data = soc_port_mmap_user_port_source_payload_data;
assign soc_port_mmap_user_port_sink_valid = soc_litespimmap_source_valid;
assign soc_litespimmap_source_ready = soc_port_mmap_user_port_sink_ready;
assign soc_port_mmap_user_port_sink_first = soc_litespimmap_source_first;
assign soc_port_mmap_user_port_sink_last = soc_litespimmap_source_last;
assign soc_port_mmap_user_port_sink_payload_data = soc_litespimmap_source_payload_data;
assign soc_port_mmap_user_port_sink_payload_len = soc_litespimmap_source_payload_len;
assign soc_port_mmap_user_port_sink_payload_width = soc_litespimmap_source_payload_width;
assign soc_port_mmap_user_port_sink_payload_mask = soc_litespimmap_source_payload_mask;
assign soc_master_sink_sink_valid = soc_port_master_user_port_source_valid;
assign soc_port_master_user_port_source_ready = soc_master_sink_sink_ready;
assign soc_master_sink_sink_first = soc_port_master_user_port_source_first;
assign soc_master_sink_sink_last = soc_port_master_user_port_source_last;
assign soc_master_sink_sink_payload_data = soc_port_master_user_port_source_payload_data;
assign soc_port_master_user_port_sink_valid = soc_master_source_source_valid;
assign soc_master_source_source_ready = soc_port_master_user_port_sink_ready;
assign soc_port_master_user_port_sink_first = soc_master_source_source_first;
assign soc_port_master_user_port_sink_last = soc_master_source_source_last;
assign soc_port_master_user_port_sink_payload_data = soc_master_source_source_payload_data;
assign soc_port_master_user_port_sink_payload_len = soc_master_source_source_payload_len;
assign soc_port_master_user_port_sink_payload_width = soc_master_source_source_payload_width;
assign soc_port_master_user_port_sink_payload_mask = soc_master_source_source_payload_mask;
assign soc_litespiddrphycore_sink_valid = soc_crossbar_source_valid;
assign soc_crossbar_source_ready = soc_litespiddrphycore_sink_ready;
assign soc_litespiddrphycore_sink_first = soc_crossbar_source_first;
assign soc_litespiddrphycore_sink_last = soc_crossbar_source_last;
assign soc_litespiddrphycore_sink_payload_data = soc_crossbar_source_payload_data;
assign soc_litespiddrphycore_sink_payload_len = soc_crossbar_source_payload_len;
assign soc_litespiddrphycore_sink_payload_width = soc_crossbar_source_payload_width;
assign soc_litespiddrphycore_sink_payload_mask = soc_crossbar_source_payload_mask;
assign soc_crossbar_sink_valid = soc_litespiddrphycore_source_valid;
assign soc_litespiddrphycore_source_ready = soc_crossbar_sink_ready;
assign soc_crossbar_sink_first = soc_litespiddrphycore_source_first;
assign soc_crossbar_sink_last = soc_litespiddrphycore_source_last;
assign soc_crossbar_sink_payload_data = soc_litespiddrphycore_source_payload_data;
assign soc_port_mmap_internal_port_sink_valid = soc_port_mmap_user_port_sink_valid;
assign soc_port_mmap_user_port_sink_ready = soc_port_mmap_internal_port_sink_ready;
assign soc_port_mmap_internal_port_sink_first = soc_port_mmap_user_port_sink_first;
assign soc_port_mmap_internal_port_sink_last = soc_port_mmap_user_port_sink_last;
assign soc_port_mmap_internal_port_sink_payload_data = soc_port_mmap_user_port_sink_payload_data;
assign soc_port_mmap_internal_port_sink_payload_len = soc_port_mmap_user_port_sink_payload_len;
assign soc_port_mmap_internal_port_sink_payload_width = soc_port_mmap_user_port_sink_payload_width;
assign soc_port_mmap_internal_port_sink_payload_mask = soc_port_mmap_user_port_sink_payload_mask;
assign soc_port_mmap_user_port_source_valid = soc_port_mmap_internal_port_source_valid;
assign soc_port_mmap_internal_port_source_ready = soc_port_mmap_user_port_source_ready;
assign soc_port_mmap_user_port_source_first = soc_port_mmap_internal_port_source_first;
assign soc_port_mmap_user_port_source_last = soc_port_mmap_internal_port_source_last;
assign soc_port_mmap_user_port_source_payload_data = soc_port_mmap_internal_port_source_payload_data;
assign soc_port_mmap_request = soc_litespimmap_cs;
assign soc_port_master_internal_port_sink_valid = soc_port_master_user_port_sink_valid;
assign soc_port_master_user_port_sink_ready = soc_port_master_internal_port_sink_ready;
assign soc_port_master_internal_port_sink_first = soc_port_master_user_port_sink_first;
assign soc_port_master_internal_port_sink_last = soc_port_master_user_port_sink_last;
assign soc_port_master_internal_port_sink_payload_data = soc_port_master_user_port_sink_payload_data;
assign soc_port_master_internal_port_sink_payload_len = soc_port_master_user_port_sink_payload_len;
assign soc_port_master_internal_port_sink_payload_width = soc_port_master_user_port_sink_payload_width;
assign soc_port_master_internal_port_sink_payload_mask = soc_port_master_user_port_sink_payload_mask;
assign soc_port_master_user_port_source_valid = soc_port_master_internal_port_source_valid;
assign soc_port_master_internal_port_source_ready = soc_port_master_user_port_source_ready;
assign soc_port_master_user_port_source_first = soc_port_master_internal_port_source_first;
assign soc_port_master_user_port_source_last = soc_port_master_internal_port_source_last;
assign soc_port_master_user_port_source_payload_data = soc_port_master_internal_port_source_payload_data;
assign soc_port_master_request = soc_master_cs;
assign vns_litespi_tx_mux_endpoint0_sink_valid = soc_port_mmap_internal_port_sink_valid;
assign soc_port_mmap_internal_port_sink_ready = vns_litespi_tx_mux_endpoint0_sink_ready;
assign vns_litespi_tx_mux_endpoint0_sink_first = soc_port_mmap_internal_port_sink_first;
assign vns_litespi_tx_mux_endpoint0_sink_last = soc_port_mmap_internal_port_sink_last;
assign vns_litespi_tx_mux_endpoint0_sink_payload_data = soc_port_mmap_internal_port_sink_payload_data;
assign vns_litespi_tx_mux_endpoint0_sink_payload_len = soc_port_mmap_internal_port_sink_payload_len;
assign vns_litespi_tx_mux_endpoint0_sink_payload_width = soc_port_mmap_internal_port_sink_payload_width;
assign vns_litespi_tx_mux_endpoint0_sink_payload_mask = soc_port_mmap_internal_port_sink_payload_mask;
assign soc_port_mmap_internal_port_source_valid = vns_litespi_rx_demux_endpoint0_source_valid;
assign vns_litespi_rx_demux_endpoint0_source_ready = soc_port_mmap_internal_port_source_ready;
assign soc_port_mmap_internal_port_source_first = vns_litespi_rx_demux_endpoint0_source_first;
assign soc_port_mmap_internal_port_source_last = vns_litespi_rx_demux_endpoint0_source_last;
assign soc_port_mmap_internal_port_source_payload_data = vns_litespi_rx_demux_endpoint0_source_payload_data;
assign vns_litespi_tx_mux_endpoint1_sink_valid = soc_port_master_internal_port_sink_valid;
assign soc_port_master_internal_port_sink_ready = vns_litespi_tx_mux_endpoint1_sink_ready;
assign vns_litespi_tx_mux_endpoint1_sink_first = soc_port_master_internal_port_sink_first;
assign vns_litespi_tx_mux_endpoint1_sink_last = soc_port_master_internal_port_sink_last;
assign vns_litespi_tx_mux_endpoint1_sink_payload_data = soc_port_master_internal_port_sink_payload_data;
assign vns_litespi_tx_mux_endpoint1_sink_payload_len = soc_port_master_internal_port_sink_payload_len;
assign vns_litespi_tx_mux_endpoint1_sink_payload_width = soc_port_master_internal_port_sink_payload_width;
assign vns_litespi_tx_mux_endpoint1_sink_payload_mask = soc_port_master_internal_port_sink_payload_mask;
assign soc_port_master_internal_port_source_valid = vns_litespi_rx_demux_endpoint1_source_valid;
assign vns_litespi_rx_demux_endpoint1_source_ready = soc_port_master_internal_port_source_ready;
assign soc_port_master_internal_port_source_first = vns_litespi_rx_demux_endpoint1_source_first;
assign soc_port_master_internal_port_source_last = vns_litespi_rx_demux_endpoint1_source_last;
assign soc_port_master_internal_port_source_payload_data = vns_litespi_rx_demux_endpoint1_source_payload_data;
assign vns_litespi_request = {soc_port_master_request, soc_port_mmap_request};
assign soc_crossbar_source_valid = vns_litespi_tx_mux_source_valid;
assign vns_litespi_tx_mux_source_ready = soc_crossbar_source_ready;
assign soc_crossbar_source_first = vns_litespi_tx_mux_source_first;
assign soc_crossbar_source_last = vns_litespi_tx_mux_source_last;
assign soc_crossbar_source_payload_data = vns_litespi_tx_mux_source_payload_data;
assign soc_crossbar_source_payload_len = vns_litespi_tx_mux_source_payload_len;
assign soc_crossbar_source_payload_width = vns_litespi_tx_mux_source_payload_width;
assign soc_crossbar_source_payload_mask = vns_litespi_tx_mux_source_payload_mask;
assign vns_litespi_tx_mux_sel = vns_litespi_grant;
assign vns_litespi_rx_demux_sink_valid = soc_crossbar_sink_valid;
assign soc_crossbar_sink_ready = vns_litespi_rx_demux_sink_ready;
assign vns_litespi_rx_demux_sink_first = soc_crossbar_sink_first;
assign vns_litespi_rx_demux_sink_last = soc_crossbar_sink_last;
assign vns_litespi_rx_demux_sink_payload_data = soc_crossbar_sink_payload_data;
assign vns_litespi_rx_demux_sel = vns_litespi_grant;
always @(*) begin
	soc_crossbar_cs <= 1'd0;
	case (vns_litespi_grant)
		1'd0: begin
			soc_crossbar_cs <= soc_litespimmap_cs;
		end
		1'd1: begin
			soc_crossbar_cs <= soc_master_cs;
		end
	endcase
end
always @(*) begin
	vns_litespi_tx_mux_source_valid <= 1'd0;
	vns_litespi_tx_mux_endpoint1_sink_ready <= 1'd0;
	vns_litespi_tx_mux_source_first <= 1'd0;
	vns_litespi_tx_mux_source_last <= 1'd0;
	vns_litespi_tx_mux_source_payload_data <= 32'd0;
	vns_litespi_tx_mux_source_payload_len <= 6'd0;
	vns_litespi_tx_mux_source_payload_width <= 4'd0;
	vns_litespi_tx_mux_source_payload_mask <= 8'd0;
	vns_litespi_tx_mux_endpoint0_sink_ready <= 1'd0;
	case (vns_litespi_tx_mux_sel)
		1'd0: begin
			vns_litespi_tx_mux_source_valid <= vns_litespi_tx_mux_endpoint0_sink_valid;
			vns_litespi_tx_mux_endpoint0_sink_ready <= vns_litespi_tx_mux_source_ready;
			vns_litespi_tx_mux_source_first <= vns_litespi_tx_mux_endpoint0_sink_first;
			vns_litespi_tx_mux_source_last <= vns_litespi_tx_mux_endpoint0_sink_last;
			vns_litespi_tx_mux_source_payload_data <= vns_litespi_tx_mux_endpoint0_sink_payload_data;
			vns_litespi_tx_mux_source_payload_len <= vns_litespi_tx_mux_endpoint0_sink_payload_len;
			vns_litespi_tx_mux_source_payload_width <= vns_litespi_tx_mux_endpoint0_sink_payload_width;
			vns_litespi_tx_mux_source_payload_mask <= vns_litespi_tx_mux_endpoint0_sink_payload_mask;
		end
		1'd1: begin
			vns_litespi_tx_mux_source_valid <= vns_litespi_tx_mux_endpoint1_sink_valid;
			vns_litespi_tx_mux_endpoint1_sink_ready <= vns_litespi_tx_mux_source_ready;
			vns_litespi_tx_mux_source_first <= vns_litespi_tx_mux_endpoint1_sink_first;
			vns_litespi_tx_mux_source_last <= vns_litespi_tx_mux_endpoint1_sink_last;
			vns_litespi_tx_mux_source_payload_data <= vns_litespi_tx_mux_endpoint1_sink_payload_data;
			vns_litespi_tx_mux_source_payload_len <= vns_litespi_tx_mux_endpoint1_sink_payload_len;
			vns_litespi_tx_mux_source_payload_width <= vns_litespi_tx_mux_endpoint1_sink_payload_width;
			vns_litespi_tx_mux_source_payload_mask <= vns_litespi_tx_mux_endpoint1_sink_payload_mask;
		end
	endcase
end
always @(*) begin
	vns_litespi_rx_demux_endpoint0_source_valid <= 1'd0;
	vns_litespi_rx_demux_endpoint0_source_first <= 1'd0;
	vns_litespi_rx_demux_endpoint0_source_last <= 1'd0;
	vns_litespi_rx_demux_endpoint0_source_payload_data <= 32'd0;
	vns_litespi_rx_demux_endpoint1_source_valid <= 1'd0;
	vns_litespi_rx_demux_endpoint1_source_first <= 1'd0;
	vns_litespi_rx_demux_endpoint1_source_last <= 1'd0;
	vns_litespi_rx_demux_endpoint1_source_payload_data <= 32'd0;
	vns_litespi_rx_demux_sink_ready <= 1'd0;
	case (vns_litespi_rx_demux_sel)
		1'd0: begin
			vns_litespi_rx_demux_endpoint0_source_valid <= vns_litespi_rx_demux_sink_valid;
			vns_litespi_rx_demux_sink_ready <= vns_litespi_rx_demux_endpoint0_source_ready;
			vns_litespi_rx_demux_endpoint0_source_first <= vns_litespi_rx_demux_sink_first;
			vns_litespi_rx_demux_endpoint0_source_last <= vns_litespi_rx_demux_sink_last;
			vns_litespi_rx_demux_endpoint0_source_payload_data <= vns_litespi_rx_demux_sink_payload_data;
		end
		1'd1: begin
			vns_litespi_rx_demux_endpoint1_source_valid <= vns_litespi_rx_demux_sink_valid;
			vns_litespi_rx_demux_sink_ready <= vns_litespi_rx_demux_endpoint1_source_ready;
			vns_litespi_rx_demux_endpoint1_source_first <= vns_litespi_rx_demux_sink_first;
			vns_litespi_rx_demux_endpoint1_source_last <= vns_litespi_rx_demux_sink_last;
			vns_litespi_rx_demux_endpoint1_source_payload_data <= vns_litespi_rx_demux_sink_payload_data;
		end
	endcase
end
assign soc_litespimmap_spi_dummy_bits = soc_litespimmap_storage;
assign soc_litespimmap_done = (soc_litespimmap_count == 1'd0);
always @(*) begin
	vns_litespi_next_state <= 4'd0;
	soc_litespimmap_wait <= 1'd0;
	soc_litespimmap_burst_cs_litespi_next_value0 <= 1'd0;
	soc_litespimmap_burst_cs_litespi_next_value_ce0 <= 1'd0;
	soc_litespimmap_source_valid <= 1'd0;
	soc_litespimmap_burst_adr_litespi_next_value1 <= 30'd0;
	soc_litespimmap_burst_adr_litespi_next_value_ce1 <= 1'd0;
	soc_litespimmap_source_last <= 1'd0;
	soc_litespimmap_source_payload_data <= 32'd0;
	soc_litespimmap_source_payload_len <= 6'd0;
	soc_litespimmap_source_payload_width <= 4'd0;
	soc_litespimmap_source_payload_mask <= 8'd0;
	soc_litespimmap_sink_ready <= 1'd0;
	soc_litespimmap_bus_dat_r <= 32'd0;
	soc_litespimmap_bus_ack <= 1'd0;
	soc_litespimmap_cs <= 1'd0;
	vns_litespi_next_state <= vns_litespi_state;
	case (vns_litespi_state)
		1'd1: begin
			soc_litespimmap_cs <= 1'd1;
			soc_litespimmap_source_valid <= 1'd1;
			soc_litespimmap_source_payload_data <= 7'd107;
			soc_litespimmap_source_payload_len <= 4'd8;
			soc_litespimmap_source_payload_width <= 1'd1;
			soc_litespimmap_source_payload_mask <= 1'd1;
			soc_litespimmap_burst_adr_litespi_next_value1 <= soc_litespimmap_bus_adr;
			soc_litespimmap_burst_adr_litespi_next_value_ce1 <= 1'd1;
			if (soc_litespimmap_source_ready) begin
				vns_litespi_next_state <= 2'd2;
			end
		end
		2'd2: begin
			soc_litespimmap_cs <= 1'd1;
			soc_litespimmap_sink_ready <= 1'd1;
			if (soc_litespimmap_sink_valid) begin
				vns_litespi_next_state <= 2'd3;
			end
		end
		2'd3: begin
			soc_litespimmap_cs <= 1'd1;
			soc_litespimmap_source_valid <= 1'd1;
			soc_litespimmap_source_payload_width <= 1'd1;
			soc_litespimmap_source_payload_mask <= 1'd1;
			soc_litespimmap_source_payload_data <= {soc_litespimmap_bus_adr, soc_litespimmap};
			soc_litespimmap_source_payload_len <= 5'd24;
			soc_litespimmap_burst_cs_litespi_next_value0 <= 1'd1;
			soc_litespimmap_burst_cs_litespi_next_value_ce0 <= 1'd1;
			soc_litespimmap_burst_adr_litespi_next_value1 <= soc_litespimmap_bus_adr;
			soc_litespimmap_burst_adr_litespi_next_value_ce1 <= 1'd1;
			if (soc_litespimmap_source_ready) begin
				vns_litespi_next_state <= 3'd4;
			end
		end
		3'd4: begin
			soc_litespimmap_cs <= 1'd1;
			soc_litespimmap_sink_ready <= 1'd1;
			if (soc_litespimmap_sink_valid) begin
				if ((soc_litespimmap_spi_dummy_bits == 1'd0)) begin
					vns_litespi_next_state <= 3'd7;
				end else begin
					vns_litespi_next_state <= 3'd5;
				end
			end
		end
		3'd5: begin
			soc_litespimmap_cs <= 1'd1;
			soc_litespimmap_source_valid <= 1'd1;
			soc_litespimmap_source_payload_width <= 1'd1;
			soc_litespimmap_source_payload_mask <= 1'd1;
			soc_litespimmap_source_payload_data <= soc_litespimmap_dummy;
			soc_litespimmap_source_payload_len <= soc_litespimmap_spi_dummy_bits;
			soc_litespimmap_burst_cs_litespi_next_value0 <= 1'd1;
			soc_litespimmap_burst_cs_litespi_next_value_ce0 <= 1'd1;
			soc_litespimmap_burst_adr_litespi_next_value1 <= soc_litespimmap_bus_adr;
			soc_litespimmap_burst_adr_litespi_next_value_ce1 <= 1'd1;
			if (soc_litespimmap_source_ready) begin
				vns_litespi_next_state <= 3'd6;
			end
		end
		3'd6: begin
			soc_litespimmap_cs <= 1'd1;
			soc_litespimmap_sink_ready <= 1'd1;
			if (soc_litespimmap_sink_valid) begin
				vns_litespi_next_state <= 3'd7;
			end
		end
		3'd7: begin
			soc_litespimmap_cs <= 1'd1;
			soc_litespimmap_source_valid <= 1'd1;
			soc_litespimmap_source_last <= 1'd1;
			soc_litespimmap_source_payload_width <= 3'd4;
			soc_litespimmap_source_payload_len <= 6'd32;
			soc_litespimmap_source_payload_mask <= 1'd0;
			if (soc_litespimmap_source_ready) begin
				vns_litespi_next_state <= 4'd8;
			end
		end
		4'd8: begin
			soc_litespimmap_cs <= 1'd1;
			soc_litespimmap_sink_ready <= 1'd1;
			soc_litespimmap_bus_dat_r <= {soc_litespimmap_sink_payload_data[7:0], soc_litespimmap_sink_payload_data[15:8], soc_litespimmap_sink_payload_data[23:16], soc_litespimmap_sink_payload_data[31:24]};
			if (soc_litespimmap_sink_valid) begin
				soc_litespimmap_bus_ack <= 1'd1;
				soc_litespimmap_burst_adr_litespi_next_value1 <= (soc_litespimmap_burst_adr + 1'd1);
				soc_litespimmap_burst_adr_litespi_next_value_ce1 <= 1'd1;
				vns_litespi_next_state <= 1'd0;
			end
		end
		default: begin
			soc_litespimmap_wait <= 1'd1;
			soc_litespimmap_burst_cs_litespi_next_value0 <= (soc_litespimmap_burst_cs & (~soc_litespimmap_done));
			soc_litespimmap_burst_cs_litespi_next_value_ce0 <= 1'd1;
			soc_litespimmap_cs <= soc_litespimmap_burst_cs;
			if (((soc_litespimmap_bus_cyc & soc_litespimmap_bus_stb) & (~soc_litespimmap_bus_we))) begin
				if ((soc_litespimmap_burst_cs & (soc_litespimmap_bus_adr == soc_litespimmap_burst_adr))) begin
					vns_litespi_next_state <= 3'd7;
				end else begin
					soc_litespimmap_cs <= 1'd0;
					vns_litespi_next_state <= 1'd1;
				end
			end
		end
	endcase
end
assign soc_master_rx_fifo_sink_valid = soc_master_sink_sink_valid;
assign soc_master_sink_sink_ready = soc_master_rx_fifo_sink_ready;
assign soc_master_rx_fifo_sink_first = soc_master_sink_sink_first;
assign soc_master_rx_fifo_sink_last = soc_master_sink_sink_last;
assign soc_master_rx_fifo_sink_payload_data = soc_master_sink_sink_payload_data;
assign soc_master_source_source_valid = soc_master_tx_fifo_source_valid;
assign soc_master_tx_fifo_source_ready = soc_master_source_source_ready;
assign soc_master_source_source_first = soc_master_tx_fifo_source_first;
assign soc_master_source_source_last = soc_master_tx_fifo_source_last;
assign soc_master_source_source_payload_data = soc_master_tx_fifo_source_payload_data;
assign soc_master_source_source_payload_len = soc_master_tx_fifo_source_payload_len;
assign soc_master_source_source_payload_width = soc_master_tx_fifo_source_payload_width;
assign soc_master_source_source_payload_mask = soc_master_tx_fifo_source_payload_mask;
assign soc_master_cs = soc_master_cs_storage;
assign soc_master_tx_fifo_sink_valid = soc_master_rxtx_re;
assign soc_master_tx_ready = soc_master_tx_fifo_sink_ready;
assign soc_master_tx_fifo_sink_payload_data = soc_master_rxtx_r;
assign soc_master_tx_fifo_sink_payload_len = soc_master_len;
assign soc_master_tx_fifo_sink_payload_width = soc_master_width;
assign soc_master_tx_fifo_sink_payload_mask = soc_master_mask;
assign soc_master_tx_fifo_sink_last = 1'd1;
assign soc_master_rx_fifo_source_ready = soc_master_rxtx_we;
assign soc_master_rx_ready = soc_master_rx_fifo_source_valid;
assign soc_master_rxtx_w = soc_master_rx_fifo_source_payload_data;
assign soc_master_tx_fifo_sink_ready = ((~soc_master_tx_fifo_source_valid) | soc_master_tx_fifo_source_ready);
assign soc_master_rx_fifo_sink_ready = ((~soc_master_rx_fifo_source_valid) | soc_master_rx_fifo_source_ready);
assign soc_wait = (~soc_done);
always @(*) begin
	user_led0 <= 1'd0;
	if ((soc_mode == 1'd1)) begin
		{user_led0} <= soc_storage;
	end else begin
		{user_led0} <= soc_chaser;
	end
end
assign soc_done = (soc_count == 1'd0);
always @(*) begin
	soc_hpssoc_tx_sink_ready <= 1'd0;
	soc_hpssoc_serial_tx_rs232phytx_next_value1 <= 1'd0;
	soc_hpssoc_serial_tx_rs232phytx_next_value_ce1 <= 1'd0;
	soc_hpssoc_tx_data_rs232phytx_next_value2 <= 8'd0;
	soc_hpssoc_tx_data_rs232phytx_next_value_ce2 <= 1'd0;
	soc_hpssoc_tx_enable <= 1'd0;
	vns_rs232phytx_next_state <= 1'd0;
	soc_hpssoc_tx_count_rs232phytx_next_value0 <= 4'd0;
	soc_hpssoc_tx_count_rs232phytx_next_value_ce0 <= 1'd0;
	vns_rs232phytx_next_state <= vns_rs232phytx_state;
	case (vns_rs232phytx_state)
		1'd1: begin
			soc_hpssoc_tx_enable <= 1'd1;
			if (soc_hpssoc_tx_tick) begin
				soc_hpssoc_serial_tx_rs232phytx_next_value1 <= soc_hpssoc_tx_data;
				soc_hpssoc_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
				soc_hpssoc_tx_count_rs232phytx_next_value0 <= (soc_hpssoc_tx_count + 1'd1);
				soc_hpssoc_tx_count_rs232phytx_next_value_ce0 <= 1'd1;
				soc_hpssoc_tx_data_rs232phytx_next_value2 <= {1'd1, soc_hpssoc_tx_data[7:1]};
				soc_hpssoc_tx_data_rs232phytx_next_value_ce2 <= 1'd1;
				if ((soc_hpssoc_tx_count == 4'd9)) begin
					soc_hpssoc_tx_sink_ready <= 1'd1;
					vns_rs232phytx_next_state <= 1'd0;
				end
			end
		end
		default: begin
			soc_hpssoc_tx_count_rs232phytx_next_value0 <= 1'd0;
			soc_hpssoc_tx_count_rs232phytx_next_value_ce0 <= 1'd1;
			soc_hpssoc_serial_tx_rs232phytx_next_value1 <= 1'd1;
			soc_hpssoc_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
			if (soc_hpssoc_tx_sink_valid) begin
				soc_hpssoc_serial_tx_rs232phytx_next_value1 <= 1'd0;
				soc_hpssoc_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
				soc_hpssoc_tx_data_rs232phytx_next_value2 <= soc_hpssoc_tx_sink_payload_data;
				soc_hpssoc_tx_data_rs232phytx_next_value_ce2 <= 1'd1;
				vns_rs232phytx_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	soc_hpssoc_rx_source_valid <= 1'd0;
	soc_hpssoc_rx_data_rs232phyrx_next_value1 <= 8'd0;
	soc_hpssoc_rx_source_payload_data <= 8'd0;
	soc_hpssoc_rx_data_rs232phyrx_next_value_ce1 <= 1'd0;
	soc_hpssoc_rx_enable <= 1'd0;
	vns_rs232phyrx_next_state <= 1'd0;
	soc_hpssoc_rx_count_rs232phyrx_next_value0 <= 4'd0;
	soc_hpssoc_rx_count_rs232phyrx_next_value_ce0 <= 1'd0;
	vns_rs232phyrx_next_state <= vns_rs232phyrx_state;
	case (vns_rs232phyrx_state)
		1'd1: begin
			soc_hpssoc_rx_enable <= 1'd1;
			if (soc_hpssoc_rx_tick) begin
				soc_hpssoc_rx_count_rs232phyrx_next_value0 <= (soc_hpssoc_rx_count + 1'd1);
				soc_hpssoc_rx_count_rs232phyrx_next_value_ce0 <= 1'd1;
				soc_hpssoc_rx_data_rs232phyrx_next_value1 <= {soc_hpssoc_rx_rx, soc_hpssoc_rx_data[7:1]};
				soc_hpssoc_rx_data_rs232phyrx_next_value_ce1 <= 1'd1;
				if ((soc_hpssoc_rx_count == 4'd9)) begin
					soc_hpssoc_rx_source_valid <= (soc_hpssoc_rx_rx == 1'd1);
					soc_hpssoc_rx_source_payload_data <= soc_hpssoc_rx_data;
					vns_rs232phyrx_next_state <= 1'd0;
				end
			end
		end
		default: begin
			soc_hpssoc_rx_count_rs232phyrx_next_value0 <= 1'd0;
			soc_hpssoc_rx_count_rs232phyrx_next_value_ce0 <= 1'd1;
			if (((soc_hpssoc_rx_rx == 1'd0) & (soc_hpssoc_rx_rx_d == 1'd1))) begin
				vns_rs232phyrx_next_state <= 1'd1;
			end
		end
	endcase
end
assign soc_hpssoc_uart_sink_valid = soc_hpssoc_rx_source_valid;
assign soc_hpssoc_rx_source_ready = soc_hpssoc_uart_sink_ready;
assign soc_hpssoc_uart_sink_first = soc_hpssoc_rx_source_first;
assign soc_hpssoc_uart_sink_last = soc_hpssoc_rx_source_last;
assign soc_hpssoc_uart_sink_payload_data = soc_hpssoc_rx_source_payload_data;
assign soc_hpssoc_tx_sink_valid = soc_hpssoc_uart_source_valid;
assign soc_hpssoc_uart_source_ready = soc_hpssoc_tx_sink_ready;
assign soc_hpssoc_tx_sink_first = soc_hpssoc_uart_source_first;
assign soc_hpssoc_tx_sink_last = soc_hpssoc_uart_source_last;
assign soc_hpssoc_tx_sink_payload_data = soc_hpssoc_uart_source_payload_data;
assign soc_hpssoc_tx_fifo_sink_valid = soc_hpssoc_rxtx_re;
assign soc_hpssoc_tx_fifo_sink_payload_data = soc_hpssoc_rxtx_r;
assign soc_hpssoc_uart_source_valid = soc_hpssoc_tx_fifo_source_valid;
assign soc_hpssoc_tx_fifo_source_ready = soc_hpssoc_uart_source_ready;
assign soc_hpssoc_uart_source_first = soc_hpssoc_tx_fifo_source_first;
assign soc_hpssoc_uart_source_last = soc_hpssoc_tx_fifo_source_last;
assign soc_hpssoc_uart_source_payload_data = soc_hpssoc_tx_fifo_source_payload_data;
assign soc_hpssoc_txfull_status = (~soc_hpssoc_tx_fifo_sink_ready);
assign soc_hpssoc_txempty_status = (~soc_hpssoc_tx_fifo_source_valid);
assign soc_hpssoc_tx_trigger = soc_hpssoc_tx_fifo_sink_ready;
assign soc_hpssoc_rx_fifo_sink_valid = soc_hpssoc_uart_sink_valid;
assign soc_hpssoc_uart_sink_ready = soc_hpssoc_rx_fifo_sink_ready;
assign soc_hpssoc_rx_fifo_sink_first = soc_hpssoc_uart_sink_first;
assign soc_hpssoc_rx_fifo_sink_last = soc_hpssoc_uart_sink_last;
assign soc_hpssoc_rx_fifo_sink_payload_data = soc_hpssoc_uart_sink_payload_data;
assign soc_hpssoc_rxtx_w = soc_hpssoc_rx_fifo_source_payload_data;
assign soc_hpssoc_rx_fifo_source_ready = (soc_hpssoc_rx_clear | (1'd0 & soc_hpssoc_rxtx_we));
assign soc_hpssoc_rxempty_status = (~soc_hpssoc_rx_fifo_source_valid);
assign soc_hpssoc_rxfull_status = (~soc_hpssoc_rx_fifo_sink_ready);
assign soc_hpssoc_rx_trigger = soc_hpssoc_rx_fifo_source_valid;
assign soc_hpssoc_tx0 = soc_hpssoc_tx_status;
assign soc_hpssoc_tx1 = soc_hpssoc_tx_pending;
always @(*) begin
	soc_hpssoc_tx_clear <= 1'd0;
	if ((soc_hpssoc_pending_re & soc_hpssoc_pending_r[0])) begin
		soc_hpssoc_tx_clear <= 1'd1;
	end
end
assign soc_hpssoc_rx0 = soc_hpssoc_rx_status;
assign soc_hpssoc_rx1 = soc_hpssoc_rx_pending;
always @(*) begin
	soc_hpssoc_rx_clear <= 1'd0;
	if ((soc_hpssoc_pending_re & soc_hpssoc_pending_r[1])) begin
		soc_hpssoc_rx_clear <= 1'd1;
	end
end
assign soc_hpssoc_irq = ((soc_hpssoc_pending_status[0] & soc_hpssoc_enable_storage[0]) | (soc_hpssoc_pending_status[1] & soc_hpssoc_enable_storage[1]));
assign soc_hpssoc_tx_status = soc_hpssoc_tx_trigger;
assign soc_hpssoc_rx_status = soc_hpssoc_rx_trigger;
assign soc_hpssoc_tx_fifo_syncfifo_din = {soc_hpssoc_tx_fifo_fifo_in_last, soc_hpssoc_tx_fifo_fifo_in_first, soc_hpssoc_tx_fifo_fifo_in_payload_data};
assign {soc_hpssoc_tx_fifo_fifo_out_last, soc_hpssoc_tx_fifo_fifo_out_first, soc_hpssoc_tx_fifo_fifo_out_payload_data} = soc_hpssoc_tx_fifo_syncfifo_dout;
assign soc_hpssoc_tx_fifo_sink_ready = soc_hpssoc_tx_fifo_syncfifo_writable;
assign soc_hpssoc_tx_fifo_syncfifo_we = soc_hpssoc_tx_fifo_sink_valid;
assign soc_hpssoc_tx_fifo_fifo_in_first = soc_hpssoc_tx_fifo_sink_first;
assign soc_hpssoc_tx_fifo_fifo_in_last = soc_hpssoc_tx_fifo_sink_last;
assign soc_hpssoc_tx_fifo_fifo_in_payload_data = soc_hpssoc_tx_fifo_sink_payload_data;
assign soc_hpssoc_tx_fifo_source_valid = soc_hpssoc_tx_fifo_readable;
assign soc_hpssoc_tx_fifo_source_first = soc_hpssoc_tx_fifo_fifo_out_first;
assign soc_hpssoc_tx_fifo_source_last = soc_hpssoc_tx_fifo_fifo_out_last;
assign soc_hpssoc_tx_fifo_source_payload_data = soc_hpssoc_tx_fifo_fifo_out_payload_data;
assign soc_hpssoc_tx_fifo_re = soc_hpssoc_tx_fifo_source_ready;
assign soc_hpssoc_tx_fifo_syncfifo_re = (soc_hpssoc_tx_fifo_syncfifo_readable & ((~soc_hpssoc_tx_fifo_readable) | soc_hpssoc_tx_fifo_re));
assign soc_hpssoc_tx_fifo_level1 = (soc_hpssoc_tx_fifo_level0 + soc_hpssoc_tx_fifo_readable);
always @(*) begin
	soc_hpssoc_tx_fifo_wrport_adr <= 4'd0;
	if (soc_hpssoc_tx_fifo_replace) begin
		soc_hpssoc_tx_fifo_wrport_adr <= (soc_hpssoc_tx_fifo_produce - 1'd1);
	end else begin
		soc_hpssoc_tx_fifo_wrport_adr <= soc_hpssoc_tx_fifo_produce;
	end
end
assign soc_hpssoc_tx_fifo_wrport_dat_w = soc_hpssoc_tx_fifo_syncfifo_din;
assign soc_hpssoc_tx_fifo_wrport_we = (soc_hpssoc_tx_fifo_syncfifo_we & (soc_hpssoc_tx_fifo_syncfifo_writable | soc_hpssoc_tx_fifo_replace));
assign soc_hpssoc_tx_fifo_do_read = (soc_hpssoc_tx_fifo_syncfifo_readable & soc_hpssoc_tx_fifo_syncfifo_re);
assign soc_hpssoc_tx_fifo_rdport_adr = soc_hpssoc_tx_fifo_consume;
assign soc_hpssoc_tx_fifo_syncfifo_dout = soc_hpssoc_tx_fifo_rdport_dat_r;
assign soc_hpssoc_tx_fifo_rdport_re = soc_hpssoc_tx_fifo_do_read;
assign soc_hpssoc_tx_fifo_syncfifo_writable = (soc_hpssoc_tx_fifo_level0 != 5'd16);
assign soc_hpssoc_tx_fifo_syncfifo_readable = (soc_hpssoc_tx_fifo_level0 != 1'd0);
assign soc_hpssoc_rx_fifo_syncfifo_din = {soc_hpssoc_rx_fifo_fifo_in_last, soc_hpssoc_rx_fifo_fifo_in_first, soc_hpssoc_rx_fifo_fifo_in_payload_data};
assign {soc_hpssoc_rx_fifo_fifo_out_last, soc_hpssoc_rx_fifo_fifo_out_first, soc_hpssoc_rx_fifo_fifo_out_payload_data} = soc_hpssoc_rx_fifo_syncfifo_dout;
assign soc_hpssoc_rx_fifo_sink_ready = soc_hpssoc_rx_fifo_syncfifo_writable;
assign soc_hpssoc_rx_fifo_syncfifo_we = soc_hpssoc_rx_fifo_sink_valid;
assign soc_hpssoc_rx_fifo_fifo_in_first = soc_hpssoc_rx_fifo_sink_first;
assign soc_hpssoc_rx_fifo_fifo_in_last = soc_hpssoc_rx_fifo_sink_last;
assign soc_hpssoc_rx_fifo_fifo_in_payload_data = soc_hpssoc_rx_fifo_sink_payload_data;
assign soc_hpssoc_rx_fifo_source_valid = soc_hpssoc_rx_fifo_readable;
assign soc_hpssoc_rx_fifo_source_first = soc_hpssoc_rx_fifo_fifo_out_first;
assign soc_hpssoc_rx_fifo_source_last = soc_hpssoc_rx_fifo_fifo_out_last;
assign soc_hpssoc_rx_fifo_source_payload_data = soc_hpssoc_rx_fifo_fifo_out_payload_data;
assign soc_hpssoc_rx_fifo_re = soc_hpssoc_rx_fifo_source_ready;
assign soc_hpssoc_rx_fifo_syncfifo_re = (soc_hpssoc_rx_fifo_syncfifo_readable & ((~soc_hpssoc_rx_fifo_readable) | soc_hpssoc_rx_fifo_re));
assign soc_hpssoc_rx_fifo_level1 = (soc_hpssoc_rx_fifo_level0 + soc_hpssoc_rx_fifo_readable);
always @(*) begin
	soc_hpssoc_rx_fifo_wrport_adr <= 4'd0;
	if (soc_hpssoc_rx_fifo_replace) begin
		soc_hpssoc_rx_fifo_wrport_adr <= (soc_hpssoc_rx_fifo_produce - 1'd1);
	end else begin
		soc_hpssoc_rx_fifo_wrport_adr <= soc_hpssoc_rx_fifo_produce;
	end
end
assign soc_hpssoc_rx_fifo_wrport_dat_w = soc_hpssoc_rx_fifo_syncfifo_din;
assign soc_hpssoc_rx_fifo_wrport_we = (soc_hpssoc_rx_fifo_syncfifo_we & (soc_hpssoc_rx_fifo_syncfifo_writable | soc_hpssoc_rx_fifo_replace));
assign soc_hpssoc_rx_fifo_do_read = (soc_hpssoc_rx_fifo_syncfifo_readable & soc_hpssoc_rx_fifo_syncfifo_re);
assign soc_hpssoc_rx_fifo_rdport_adr = soc_hpssoc_rx_fifo_consume;
assign soc_hpssoc_rx_fifo_syncfifo_dout = soc_hpssoc_rx_fifo_rdport_dat_r;
assign soc_hpssoc_rx_fifo_rdport_re = soc_hpssoc_rx_fifo_do_read;
assign soc_hpssoc_rx_fifo_syncfifo_writable = (soc_hpssoc_rx_fifo_level0 != 5'd16);
assign soc_hpssoc_rx_fifo_syncfifo_readable = (soc_hpssoc_rx_fifo_level0 != 1'd0);
assign soc_timer_zero_trigger = (soc_timer_value == 1'd0);
assign soc_timer_zero0 = soc_timer_zero_status;
assign soc_timer_zero1 = soc_timer_zero_pending;
always @(*) begin
	soc_timer_zero_clear <= 1'd0;
	if ((soc_timer_pending_re & soc_timer_pending_r)) begin
		soc_timer_zero_clear <= 1'd1;
	end
end
assign soc_timer_irq = (soc_timer_pending_status & soc_timer_enable_storage);
assign soc_timer_zero_status = soc_timer_zero_trigger;
always @(*) begin
	vns_hpssoc_wishbone_dat_r <= 32'd0;
	vns_hpssoc_adr <= 14'd0;
	vns_hpssoc_dat_w <= 32'd0;
	vns_next_state <= 1'd0;
	vns_hpssoc_wishbone_ack <= 1'd0;
	vns_hpssoc_we <= 1'd0;
	vns_next_state <= vns_state;
	case (vns_state)
		1'd1: begin
			vns_hpssoc_wishbone_ack <= 1'd1;
			vns_hpssoc_wishbone_dat_r <= vns_hpssoc_dat_r;
			vns_next_state <= 1'd0;
		end
		default: begin
			vns_hpssoc_dat_w <= vns_hpssoc_wishbone_dat_w;
			if ((vns_hpssoc_wishbone_cyc & vns_hpssoc_wishbone_stb)) begin
				vns_hpssoc_adr <= vns_hpssoc_wishbone_adr;
				vns_hpssoc_we <= (vns_hpssoc_wishbone_we & (vns_hpssoc_wishbone_sel != 1'd0));
				vns_next_state <= 1'd1;
			end
		end
	endcase
end
assign vns_shared_adr = vns_array_muxed0;
assign vns_shared_dat_w = vns_array_muxed1;
assign vns_shared_sel = vns_array_muxed2;
assign vns_shared_cyc = vns_array_muxed3;
assign vns_shared_stb = vns_array_muxed4;
assign vns_shared_we = vns_array_muxed5;
assign vns_shared_cti = vns_array_muxed6;
assign vns_shared_bte = vns_array_muxed7;
assign soc_ibus_dat_r = vns_shared_dat_r;
assign soc_dbus_dat_r = vns_shared_dat_r;
assign soc_ibus_ack = (vns_shared_ack & (vns_grant == 1'd0));
assign soc_dbus_ack = (vns_shared_ack & (vns_grant == 1'd1));
assign soc_ibus_err = (vns_shared_err & (vns_grant == 1'd0));
assign soc_dbus_err = (vns_shared_err & (vns_grant == 1'd1));
assign vns_request = {soc_dbus_cyc, soc_ibus_cyc};
always @(*) begin
	vns_slave_sel <= 4'd0;
	vns_slave_sel[0] <= (vns_shared_adr[29:14] == 15'd16384);
	vns_slave_sel[1] <= (vns_shared_adr[29:16] == 13'd6144);
	vns_slave_sel[2] <= (vns_shared_adr[29:22] == 6'd32);
	vns_slave_sel[3] <= (vns_shared_adr[29:14] == 16'd61440);
end
assign soc_lram_bus_adr = vns_shared_adr;
assign soc_lram_bus_dat_w = vns_shared_dat_w;
assign soc_lram_bus_sel = vns_shared_sel;
assign soc_lram_bus_stb = vns_shared_stb;
assign soc_lram_bus_we = vns_shared_we;
assign soc_lram_bus_cti = vns_shared_cti;
assign soc_lram_bus_bte = vns_shared_bte;
assign soc_arena_bus_adr = vns_shared_adr;
assign soc_arena_bus_dat_w = vns_shared_dat_w;
assign soc_arena_bus_sel = vns_shared_sel;
assign soc_arena_bus_stb = vns_shared_stb;
assign soc_arena_bus_we = vns_shared_we;
assign soc_arena_bus_cti = vns_shared_cti;
assign soc_arena_bus_bte = vns_shared_bte;
assign soc_litespimmap_bus_adr = vns_shared_adr;
assign soc_litespimmap_bus_dat_w = vns_shared_dat_w;
assign soc_litespimmap_bus_sel = vns_shared_sel;
assign soc_litespimmap_bus_stb = vns_shared_stb;
assign soc_litespimmap_bus_we = vns_shared_we;
assign soc_litespimmap_bus_cti = vns_shared_cti;
assign soc_litespimmap_bus_bte = vns_shared_bte;
assign vns_hpssoc_wishbone_adr = vns_shared_adr;
assign vns_hpssoc_wishbone_dat_w = vns_shared_dat_w;
assign vns_hpssoc_wishbone_sel = vns_shared_sel;
assign vns_hpssoc_wishbone_stb = vns_shared_stb;
assign vns_hpssoc_wishbone_we = vns_shared_we;
assign vns_hpssoc_wishbone_cti = vns_shared_cti;
assign vns_hpssoc_wishbone_bte = vns_shared_bte;
assign soc_lram_bus_cyc = (vns_shared_cyc & vns_slave_sel[0]);
assign soc_arena_bus_cyc = (vns_shared_cyc & vns_slave_sel[1]);
assign soc_litespimmap_bus_cyc = (vns_shared_cyc & vns_slave_sel[2]);
assign vns_hpssoc_wishbone_cyc = (vns_shared_cyc & vns_slave_sel[3]);
assign vns_shared_err = (((soc_lram_bus_err | soc_arena_bus_err) | soc_litespimmap_bus_err) | vns_hpssoc_wishbone_err);
assign vns_wait = ((vns_shared_stb & vns_shared_cyc) & (~vns_shared_ack));
always @(*) begin
	vns_error <= 1'd0;
	vns_shared_dat_r <= 32'd0;
	vns_shared_ack <= 1'd0;
	vns_shared_ack <= (((soc_lram_bus_ack | soc_arena_bus_ack) | soc_litespimmap_bus_ack) | vns_hpssoc_wishbone_ack);
	vns_shared_dat_r <= (((({32{vns_slave_sel_r[0]}} & soc_lram_bus_dat_r) | ({32{vns_slave_sel_r[1]}} & soc_arena_bus_dat_r)) | ({32{vns_slave_sel_r[2]}} & soc_litespimmap_bus_dat_r)) | ({32{vns_slave_sel_r[3]}} & vns_hpssoc_wishbone_dat_r));
	if (vns_done) begin
		vns_shared_dat_r <= 32'd4294967295;
		vns_shared_ack <= 1'd1;
		vns_error <= 1'd1;
	end
end
assign vns_done = (vns_count == 1'd0);
assign vns_csrbank0_sel = (vns_interface0_bank_bus_adr[13:9] == 2'd3);
assign vns_csrbank0_reset0_r = vns_interface0_bank_bus_dat_w[1:0];
always @(*) begin
	vns_csrbank0_reset0_we <= 1'd0;
	vns_csrbank0_reset0_re <= 1'd0;
	if ((vns_csrbank0_sel & (vns_interface0_bank_bus_adr[8:0] == 1'd0))) begin
		vns_csrbank0_reset0_re <= vns_interface0_bank_bus_we;
		vns_csrbank0_reset0_we <= (~vns_interface0_bank_bus_we);
	end
end
assign vns_csrbank0_scratch0_r = vns_interface0_bank_bus_dat_w[31:0];
always @(*) begin
	vns_csrbank0_scratch0_re <= 1'd0;
	vns_csrbank0_scratch0_we <= 1'd0;
	if ((vns_csrbank0_sel & (vns_interface0_bank_bus_adr[8:0] == 1'd1))) begin
		vns_csrbank0_scratch0_re <= vns_interface0_bank_bus_we;
		vns_csrbank0_scratch0_we <= (~vns_interface0_bank_bus_we);
	end
end
assign vns_csrbank0_bus_errors_r = vns_interface0_bank_bus_dat_w[31:0];
always @(*) begin
	vns_csrbank0_bus_errors_we <= 1'd0;
	vns_csrbank0_bus_errors_re <= 1'd0;
	if ((vns_csrbank0_sel & (vns_interface0_bank_bus_adr[8:0] == 2'd2))) begin
		vns_csrbank0_bus_errors_re <= vns_interface0_bank_bus_we;
		vns_csrbank0_bus_errors_we <= (~vns_interface0_bank_bus_we);
	end
end
always @(*) begin
	soc_soc_rst <= 1'd0;
	if (soc_reset_re) begin
		soc_soc_rst <= soc_reset_storage[0];
	end
end
assign soc_cpu_rst = soc_reset_storage[1];
assign vns_csrbank0_reset0_w = soc_reset_storage[1:0];
assign vns_csrbank0_scratch0_w = soc_scratch_storage[31:0];
assign vns_csrbank0_bus_errors_w = soc_bus_errors_status[31:0];
assign soc_bus_errors_we = vns_csrbank0_bus_errors_we;
assign vns_csrbank1_sel = (vns_interface1_bank_bus_adr[13:9] == 2'd2);
assign vns_csrbank1_out0_r = vns_interface1_bank_bus_dat_w[0];
always @(*) begin
	vns_csrbank1_out0_re <= 1'd0;
	vns_csrbank1_out0_we <= 1'd0;
	if ((vns_csrbank1_sel & (vns_interface1_bank_bus_adr[8:0] == 1'd0))) begin
		vns_csrbank1_out0_re <= vns_interface1_bank_bus_we;
		vns_csrbank1_out0_we <= (~vns_interface1_bank_bus_we);
	end
end
assign vns_csrbank1_out0_w = soc_storage;
assign vns_csrbank2_sel = (vns_interface2_bank_bus_adr[13:9] == 1'd0);
assign vns_csrbank2_mmap_dummy_bits0_r = vns_interface2_bank_bus_dat_w[7:0];
always @(*) begin
	vns_csrbank2_mmap_dummy_bits0_re <= 1'd0;
	vns_csrbank2_mmap_dummy_bits0_we <= 1'd0;
	if ((vns_csrbank2_sel & (vns_interface2_bank_bus_adr[8:0] == 1'd0))) begin
		vns_csrbank2_mmap_dummy_bits0_re <= vns_interface2_bank_bus_we;
		vns_csrbank2_mmap_dummy_bits0_we <= (~vns_interface2_bank_bus_we);
	end
end
assign vns_csrbank2_master_cs0_r = vns_interface2_bank_bus_dat_w[0];
always @(*) begin
	vns_csrbank2_master_cs0_we <= 1'd0;
	vns_csrbank2_master_cs0_re <= 1'd0;
	if ((vns_csrbank2_sel & (vns_interface2_bank_bus_adr[8:0] == 1'd1))) begin
		vns_csrbank2_master_cs0_re <= vns_interface2_bank_bus_we;
		vns_csrbank2_master_cs0_we <= (~vns_interface2_bank_bus_we);
	end
end
assign vns_csrbank2_master_phyconfig0_r = vns_interface2_bank_bus_dat_w[23:0];
always @(*) begin
	vns_csrbank2_master_phyconfig0_re <= 1'd0;
	vns_csrbank2_master_phyconfig0_we <= 1'd0;
	if ((vns_csrbank2_sel & (vns_interface2_bank_bus_adr[8:0] == 2'd2))) begin
		vns_csrbank2_master_phyconfig0_re <= vns_interface2_bank_bus_we;
		vns_csrbank2_master_phyconfig0_we <= (~vns_interface2_bank_bus_we);
	end
end
assign soc_master_rxtx_r = vns_interface2_bank_bus_dat_w[31:0];
always @(*) begin
	soc_master_rxtx_re <= 1'd0;
	soc_master_rxtx_we <= 1'd0;
	if ((vns_csrbank2_sel & (vns_interface2_bank_bus_adr[8:0] == 2'd3))) begin
		soc_master_rxtx_re <= vns_interface2_bank_bus_we;
		soc_master_rxtx_we <= (~vns_interface2_bank_bus_we);
	end
end
assign vns_csrbank2_master_status_r = vns_interface2_bank_bus_dat_w[1:0];
always @(*) begin
	vns_csrbank2_master_status_we <= 1'd0;
	vns_csrbank2_master_status_re <= 1'd0;
	if ((vns_csrbank2_sel & (vns_interface2_bank_bus_adr[8:0] == 3'd4))) begin
		vns_csrbank2_master_status_re <= vns_interface2_bank_bus_we;
		vns_csrbank2_master_status_we <= (~vns_interface2_bank_bus_we);
	end
end
assign vns_csrbank2_mmap_dummy_bits0_w = soc_litespimmap_storage[7:0];
assign vns_csrbank2_master_cs0_w = soc_master_cs_storage;
assign soc_master_len = soc_master_phyconfig_storage[7:0];
assign soc_master_width = soc_master_phyconfig_storage[11:8];
assign soc_master_mask = soc_master_phyconfig_storage[23:16];
assign vns_csrbank2_master_phyconfig0_w = soc_master_phyconfig_storage[23:0];
always @(*) begin
	soc_master_status_status <= 2'd0;
	soc_master_status_status[0] <= soc_master_tx_ready;
	soc_master_status_status[1] <= soc_master_rx_ready;
end
assign vns_csrbank2_master_status_w = soc_master_status_status[1:0];
assign soc_master_status_we = vns_csrbank2_master_status_we;
assign vns_csrbank3_sel = (vns_interface3_bank_bus_adr[13:9] == 3'd4);
assign vns_csrbank3_load0_r = vns_interface3_bank_bus_dat_w[31:0];
always @(*) begin
	vns_csrbank3_load0_re <= 1'd0;
	vns_csrbank3_load0_we <= 1'd0;
	if ((vns_csrbank3_sel & (vns_interface3_bank_bus_adr[8:0] == 1'd0))) begin
		vns_csrbank3_load0_re <= vns_interface3_bank_bus_we;
		vns_csrbank3_load0_we <= (~vns_interface3_bank_bus_we);
	end
end
assign vns_csrbank3_reload0_r = vns_interface3_bank_bus_dat_w[31:0];
always @(*) begin
	vns_csrbank3_reload0_re <= 1'd0;
	vns_csrbank3_reload0_we <= 1'd0;
	if ((vns_csrbank3_sel & (vns_interface3_bank_bus_adr[8:0] == 1'd1))) begin
		vns_csrbank3_reload0_re <= vns_interface3_bank_bus_we;
		vns_csrbank3_reload0_we <= (~vns_interface3_bank_bus_we);
	end
end
assign vns_csrbank3_en0_r = vns_interface3_bank_bus_dat_w[0];
always @(*) begin
	vns_csrbank3_en0_we <= 1'd0;
	vns_csrbank3_en0_re <= 1'd0;
	if ((vns_csrbank3_sel & (vns_interface3_bank_bus_adr[8:0] == 2'd2))) begin
		vns_csrbank3_en0_re <= vns_interface3_bank_bus_we;
		vns_csrbank3_en0_we <= (~vns_interface3_bank_bus_we);
	end
end
assign vns_csrbank3_update_value0_r = vns_interface3_bank_bus_dat_w[0];
always @(*) begin
	vns_csrbank3_update_value0_re <= 1'd0;
	vns_csrbank3_update_value0_we <= 1'd0;
	if ((vns_csrbank3_sel & (vns_interface3_bank_bus_adr[8:0] == 2'd3))) begin
		vns_csrbank3_update_value0_re <= vns_interface3_bank_bus_we;
		vns_csrbank3_update_value0_we <= (~vns_interface3_bank_bus_we);
	end
end
assign vns_csrbank3_value_r = vns_interface3_bank_bus_dat_w[31:0];
always @(*) begin
	vns_csrbank3_value_we <= 1'd0;
	vns_csrbank3_value_re <= 1'd0;
	if ((vns_csrbank3_sel & (vns_interface3_bank_bus_adr[8:0] == 3'd4))) begin
		vns_csrbank3_value_re <= vns_interface3_bank_bus_we;
		vns_csrbank3_value_we <= (~vns_interface3_bank_bus_we);
	end
end
assign vns_csrbank3_ev_status_r = vns_interface3_bank_bus_dat_w[0];
always @(*) begin
	vns_csrbank3_ev_status_we <= 1'd0;
	vns_csrbank3_ev_status_re <= 1'd0;
	if ((vns_csrbank3_sel & (vns_interface3_bank_bus_adr[8:0] == 3'd5))) begin
		vns_csrbank3_ev_status_re <= vns_interface3_bank_bus_we;
		vns_csrbank3_ev_status_we <= (~vns_interface3_bank_bus_we);
	end
end
assign vns_csrbank3_ev_pending_r = vns_interface3_bank_bus_dat_w[0];
always @(*) begin
	vns_csrbank3_ev_pending_re <= 1'd0;
	vns_csrbank3_ev_pending_we <= 1'd0;
	if ((vns_csrbank3_sel & (vns_interface3_bank_bus_adr[8:0] == 3'd6))) begin
		vns_csrbank3_ev_pending_re <= vns_interface3_bank_bus_we;
		vns_csrbank3_ev_pending_we <= (~vns_interface3_bank_bus_we);
	end
end
assign vns_csrbank3_ev_enable0_r = vns_interface3_bank_bus_dat_w[0];
always @(*) begin
	vns_csrbank3_ev_enable0_re <= 1'd0;
	vns_csrbank3_ev_enable0_we <= 1'd0;
	if ((vns_csrbank3_sel & (vns_interface3_bank_bus_adr[8:0] == 3'd7))) begin
		vns_csrbank3_ev_enable0_re <= vns_interface3_bank_bus_we;
		vns_csrbank3_ev_enable0_we <= (~vns_interface3_bank_bus_we);
	end
end
assign vns_csrbank3_uptime_latch0_r = vns_interface3_bank_bus_dat_w[0];
always @(*) begin
	vns_csrbank3_uptime_latch0_we <= 1'd0;
	vns_csrbank3_uptime_latch0_re <= 1'd0;
	if ((vns_csrbank3_sel & (vns_interface3_bank_bus_adr[8:0] == 4'd8))) begin
		vns_csrbank3_uptime_latch0_re <= vns_interface3_bank_bus_we;
		vns_csrbank3_uptime_latch0_we <= (~vns_interface3_bank_bus_we);
	end
end
assign vns_csrbank3_uptime_cycles1_r = vns_interface3_bank_bus_dat_w[31:0];
always @(*) begin
	vns_csrbank3_uptime_cycles1_re <= 1'd0;
	vns_csrbank3_uptime_cycles1_we <= 1'd0;
	if ((vns_csrbank3_sel & (vns_interface3_bank_bus_adr[8:0] == 4'd9))) begin
		vns_csrbank3_uptime_cycles1_re <= vns_interface3_bank_bus_we;
		vns_csrbank3_uptime_cycles1_we <= (~vns_interface3_bank_bus_we);
	end
end
assign vns_csrbank3_uptime_cycles0_r = vns_interface3_bank_bus_dat_w[31:0];
always @(*) begin
	vns_csrbank3_uptime_cycles0_re <= 1'd0;
	vns_csrbank3_uptime_cycles0_we <= 1'd0;
	if ((vns_csrbank3_sel & (vns_interface3_bank_bus_adr[8:0] == 4'd10))) begin
		vns_csrbank3_uptime_cycles0_re <= vns_interface3_bank_bus_we;
		vns_csrbank3_uptime_cycles0_we <= (~vns_interface3_bank_bus_we);
	end
end
assign vns_csrbank3_load0_w = soc_timer_load_storage[31:0];
assign vns_csrbank3_reload0_w = soc_timer_reload_storage[31:0];
assign vns_csrbank3_en0_w = soc_timer_en_storage;
assign vns_csrbank3_update_value0_w = soc_timer_update_value_storage;
assign vns_csrbank3_value_w = soc_timer_value_status[31:0];
assign soc_timer_value_we = vns_csrbank3_value_we;
assign soc_timer_status_status = soc_timer_zero0;
assign vns_csrbank3_ev_status_w = soc_timer_status_status;
assign soc_timer_status_we = vns_csrbank3_ev_status_we;
assign soc_timer_pending_status = soc_timer_zero1;
assign vns_csrbank3_ev_pending_w = soc_timer_pending_status;
assign soc_timer_pending_we = vns_csrbank3_ev_pending_we;
assign soc_timer_zero2 = soc_timer_enable_storage;
assign vns_csrbank3_ev_enable0_w = soc_timer_enable_storage;
assign vns_csrbank3_uptime_latch0_w = soc_uptime_latch_storage;
assign vns_csrbank3_uptime_cycles1_w = soc_uptime_cycles_status[63:32];
assign vns_csrbank3_uptime_cycles0_w = soc_uptime_cycles_status[31:0];
assign soc_uptime_cycles_we = vns_csrbank3_uptime_cycles0_we;
assign vns_csrbank4_sel = (vns_interface4_bank_bus_adr[13:9] == 3'd5);
assign soc_hpssoc_rxtx_r = vns_interface4_bank_bus_dat_w[7:0];
always @(*) begin
	soc_hpssoc_rxtx_we <= 1'd0;
	soc_hpssoc_rxtx_re <= 1'd0;
	if ((vns_csrbank4_sel & (vns_interface4_bank_bus_adr[8:0] == 1'd0))) begin
		soc_hpssoc_rxtx_re <= vns_interface4_bank_bus_we;
		soc_hpssoc_rxtx_we <= (~vns_interface4_bank_bus_we);
	end
end
assign vns_csrbank4_txfull_r = vns_interface4_bank_bus_dat_w[0];
always @(*) begin
	vns_csrbank4_txfull_re <= 1'd0;
	vns_csrbank4_txfull_we <= 1'd0;
	if ((vns_csrbank4_sel & (vns_interface4_bank_bus_adr[8:0] == 1'd1))) begin
		vns_csrbank4_txfull_re <= vns_interface4_bank_bus_we;
		vns_csrbank4_txfull_we <= (~vns_interface4_bank_bus_we);
	end
end
assign vns_csrbank4_rxempty_r = vns_interface4_bank_bus_dat_w[0];
always @(*) begin
	vns_csrbank4_rxempty_re <= 1'd0;
	vns_csrbank4_rxempty_we <= 1'd0;
	if ((vns_csrbank4_sel & (vns_interface4_bank_bus_adr[8:0] == 2'd2))) begin
		vns_csrbank4_rxempty_re <= vns_interface4_bank_bus_we;
		vns_csrbank4_rxempty_we <= (~vns_interface4_bank_bus_we);
	end
end
assign vns_csrbank4_ev_status_r = vns_interface4_bank_bus_dat_w[1:0];
always @(*) begin
	vns_csrbank4_ev_status_we <= 1'd0;
	vns_csrbank4_ev_status_re <= 1'd0;
	if ((vns_csrbank4_sel & (vns_interface4_bank_bus_adr[8:0] == 2'd3))) begin
		vns_csrbank4_ev_status_re <= vns_interface4_bank_bus_we;
		vns_csrbank4_ev_status_we <= (~vns_interface4_bank_bus_we);
	end
end
assign vns_csrbank4_ev_pending_r = vns_interface4_bank_bus_dat_w[1:0];
always @(*) begin
	vns_csrbank4_ev_pending_we <= 1'd0;
	vns_csrbank4_ev_pending_re <= 1'd0;
	if ((vns_csrbank4_sel & (vns_interface4_bank_bus_adr[8:0] == 3'd4))) begin
		vns_csrbank4_ev_pending_re <= vns_interface4_bank_bus_we;
		vns_csrbank4_ev_pending_we <= (~vns_interface4_bank_bus_we);
	end
end
assign vns_csrbank4_ev_enable0_r = vns_interface4_bank_bus_dat_w[1:0];
always @(*) begin
	vns_csrbank4_ev_enable0_re <= 1'd0;
	vns_csrbank4_ev_enable0_we <= 1'd0;
	if ((vns_csrbank4_sel & (vns_interface4_bank_bus_adr[8:0] == 3'd5))) begin
		vns_csrbank4_ev_enable0_re <= vns_interface4_bank_bus_we;
		vns_csrbank4_ev_enable0_we <= (~vns_interface4_bank_bus_we);
	end
end
assign vns_csrbank4_txempty_r = vns_interface4_bank_bus_dat_w[0];
always @(*) begin
	vns_csrbank4_txempty_we <= 1'd0;
	vns_csrbank4_txempty_re <= 1'd0;
	if ((vns_csrbank4_sel & (vns_interface4_bank_bus_adr[8:0] == 3'd6))) begin
		vns_csrbank4_txempty_re <= vns_interface4_bank_bus_we;
		vns_csrbank4_txempty_we <= (~vns_interface4_bank_bus_we);
	end
end
assign vns_csrbank4_rxfull_r = vns_interface4_bank_bus_dat_w[0];
always @(*) begin
	vns_csrbank4_rxfull_we <= 1'd0;
	vns_csrbank4_rxfull_re <= 1'd0;
	if ((vns_csrbank4_sel & (vns_interface4_bank_bus_adr[8:0] == 3'd7))) begin
		vns_csrbank4_rxfull_re <= vns_interface4_bank_bus_we;
		vns_csrbank4_rxfull_we <= (~vns_interface4_bank_bus_we);
	end
end
assign vns_csrbank4_txfull_w = soc_hpssoc_txfull_status;
assign soc_hpssoc_txfull_we = vns_csrbank4_txfull_we;
assign vns_csrbank4_rxempty_w = soc_hpssoc_rxempty_status;
assign soc_hpssoc_rxempty_we = vns_csrbank4_rxempty_we;
always @(*) begin
	soc_hpssoc_status_status <= 2'd0;
	soc_hpssoc_status_status[0] <= soc_hpssoc_tx0;
	soc_hpssoc_status_status[1] <= soc_hpssoc_rx0;
end
assign vns_csrbank4_ev_status_w = soc_hpssoc_status_status[1:0];
assign soc_hpssoc_status_we = vns_csrbank4_ev_status_we;
always @(*) begin
	soc_hpssoc_pending_status <= 2'd0;
	soc_hpssoc_pending_status[0] <= soc_hpssoc_tx1;
	soc_hpssoc_pending_status[1] <= soc_hpssoc_rx1;
end
assign vns_csrbank4_ev_pending_w = soc_hpssoc_pending_status[1:0];
assign soc_hpssoc_pending_we = vns_csrbank4_ev_pending_we;
assign soc_hpssoc_tx2 = soc_hpssoc_enable_storage[0];
assign soc_hpssoc_rx2 = soc_hpssoc_enable_storage[1];
assign vns_csrbank4_ev_enable0_w = soc_hpssoc_enable_storage[1:0];
assign vns_csrbank4_txempty_w = soc_hpssoc_txempty_status;
assign soc_hpssoc_txempty_we = vns_csrbank4_txempty_we;
assign vns_csrbank4_rxfull_w = soc_hpssoc_rxfull_status;
assign soc_hpssoc_rxfull_we = vns_csrbank4_rxfull_we;
assign vns_csr_interconnect_adr = vns_hpssoc_adr;
assign vns_csr_interconnect_we = vns_hpssoc_we;
assign vns_csr_interconnect_dat_w = vns_hpssoc_dat_w;
assign vns_hpssoc_dat_r = vns_csr_interconnect_dat_r;
assign vns_interface0_bank_bus_adr = vns_csr_interconnect_adr;
assign vns_interface1_bank_bus_adr = vns_csr_interconnect_adr;
assign vns_interface2_bank_bus_adr = vns_csr_interconnect_adr;
assign vns_interface3_bank_bus_adr = vns_csr_interconnect_adr;
assign vns_interface4_bank_bus_adr = vns_csr_interconnect_adr;
assign vns_interface0_bank_bus_we = vns_csr_interconnect_we;
assign vns_interface1_bank_bus_we = vns_csr_interconnect_we;
assign vns_interface2_bank_bus_we = vns_csr_interconnect_we;
assign vns_interface3_bank_bus_we = vns_csr_interconnect_we;
assign vns_interface4_bank_bus_we = vns_csr_interconnect_we;
assign vns_interface0_bank_bus_dat_w = vns_csr_interconnect_dat_w;
assign vns_interface1_bank_bus_dat_w = vns_csr_interconnect_dat_w;
assign vns_interface2_bank_bus_dat_w = vns_csr_interconnect_dat_w;
assign vns_interface3_bank_bus_dat_w = vns_csr_interconnect_dat_w;
assign vns_interface4_bank_bus_dat_w = vns_csr_interconnect_dat_w;
assign vns_csr_interconnect_dat_r = ((((vns_interface0_bank_bus_dat_r | vns_interface1_bank_bus_dat_r) | vns_interface2_bank_bus_dat_r) | vns_interface3_bank_bus_dat_r) | vns_interface4_bank_bus_dat_r);
always @(*) begin
	vns_array_muxed0 <= 30'd0;
	case (vns_grant)
		1'd0: begin
			vns_array_muxed0 <= soc_ibus_adr;
		end
		default: begin
			vns_array_muxed0 <= soc_dbus_adr;
		end
	endcase
end
always @(*) begin
	vns_array_muxed1 <= 32'd0;
	case (vns_grant)
		1'd0: begin
			vns_array_muxed1 <= soc_ibus_dat_w;
		end
		default: begin
			vns_array_muxed1 <= soc_dbus_dat_w;
		end
	endcase
end
always @(*) begin
	vns_array_muxed2 <= 4'd0;
	case (vns_grant)
		1'd0: begin
			vns_array_muxed2 <= soc_ibus_sel;
		end
		default: begin
			vns_array_muxed2 <= soc_dbus_sel;
		end
	endcase
end
always @(*) begin
	vns_array_muxed3 <= 1'd0;
	case (vns_grant)
		1'd0: begin
			vns_array_muxed3 <= soc_ibus_cyc;
		end
		default: begin
			vns_array_muxed3 <= soc_dbus_cyc;
		end
	endcase
end
always @(*) begin
	vns_array_muxed4 <= 1'd0;
	case (vns_grant)
		1'd0: begin
			vns_array_muxed4 <= soc_ibus_stb;
		end
		default: begin
			vns_array_muxed4 <= soc_dbus_stb;
		end
	endcase
end
always @(*) begin
	vns_array_muxed5 <= 1'd0;
	case (vns_grant)
		1'd0: begin
			vns_array_muxed5 <= soc_ibus_we;
		end
		default: begin
			vns_array_muxed5 <= soc_dbus_we;
		end
	endcase
end
always @(*) begin
	vns_array_muxed6 <= 3'd0;
	case (vns_grant)
		1'd0: begin
			vns_array_muxed6 <= soc_ibus_cti;
		end
		default: begin
			vns_array_muxed6 <= soc_dbus_cti;
		end
	endcase
end
always @(*) begin
	vns_array_muxed7 <= 2'd0;
	case (vns_grant)
		1'd0: begin
			vns_array_muxed7 <= soc_ibus_bte;
		end
		default: begin
			vns_array_muxed7 <= soc_dbus_bte;
		end
	endcase
end
assign soc_hpssoc_rx_rx = vns_regs1;


//------------------------------------------------------------------------------
// Synchronous Logic
//------------------------------------------------------------------------------

always @(posedge por_clk) begin
	if ((soc_por_counter != 1'd0)) begin
		soc_por_counter <= (soc_por_counter - 1'd1);
	end
	if (por_rst) begin
		soc_por_counter <= 12'd4095;
	end
end

always @(posedge sys_clk) begin
	if ((soc_bus_errors != 32'd4294967295)) begin
		if (soc_bus_error) begin
			soc_bus_errors <= (soc_bus_errors + 1'd1);
		end
	end
	soc_lram_bus_ack <= ((soc_lram_bus_stb & soc_lram_bus_cyc) & (~soc_lram_bus_ack));
	soc_arena_bus_ack <= ((soc_arena_bus_stb & soc_arena_bus_cyc) & (~soc_arena_bus_ack));
	if (soc_litespiddrphycore_sr_out_load) begin
		soc_litespiddrphycore_sr_out <= (soc_litespiddrphycore_sink_payload_data <<< (6'd32 - soc_litespiddrphycore_sink_payload_len));
	end
	if (soc_litespiddrphycore_sr_out_shift) begin
		soc_litespiddrphycore4 <= soc_litespiddrphycore5;
		soc_litespiddrphycore0 <= soc_litespiddrphycore1;
		case (soc_litespiddrphycore_sink_payload_width)
			1'd1: begin
				soc_litespiddrphycore_sr_out <= {soc_litespiddrphycore_sr_out, soc_litespiddrphycore6};
			end
			2'd2: begin
				soc_litespiddrphycore_sr_out <= {soc_litespiddrphycore_sr_out, soc_litespiddrphycore7};
			end
			3'd4: begin
				soc_litespiddrphycore_sr_out <= {soc_litespiddrphycore_sr_out, soc_litespiddrphycore8};
			end
			4'd8: begin
				soc_litespiddrphycore_sr_out <= {soc_litespiddrphycore_sr_out, soc_litespiddrphycore9};
			end
		endcase
	end
	if (soc_litespiddrphycore_sr_in_shift) begin
		case (soc_litespiddrphycore_sink_payload_width)
			1'd1: begin
				soc_litespiddrphycore_sr_in <= {soc_litespiddrphycore_sr_in, soc_litespiddrphycore2[1]};
			end
			2'd2: begin
				soc_litespiddrphycore_sr_in <= {soc_litespiddrphycore_sr_in, soc_litespiddrphycore2[1:0]};
			end
			3'd4: begin
				soc_litespiddrphycore_sr_in <= {soc_litespiddrphycore_sr_in, soc_litespiddrphycore2[3:0]};
			end
			4'd8: begin
				soc_litespiddrphycore_sr_in <= {soc_litespiddrphycore_sr_in, soc_litespiddrphycore2[3:0]};
			end
		endcase
	end
	if (soc_litespiddrphycore_wait) begin
		if ((~soc_litespiddrphycore_done)) begin
			soc_litespiddrphycore_count <= (soc_litespiddrphycore_count - 1'd1);
		end
	end else begin
		soc_litespiddrphycore_count <= 4'd11;
	end
	vns_litespiphy_state <= vns_litespiphy_next_state;
	if (soc_litespiddrphycore_en_litespiphy_next_value_ce0) begin
		soc_litespiddrphycore_en <= soc_litespiddrphycore_en_litespiphy_next_value0;
	end
	if (soc_litespiddrphycore_sr_cnt_litespiphy_next_value_ce1) begin
		soc_litespiddrphycore_sr_cnt <= soc_litespiddrphycore_sr_cnt_litespiphy_next_value1;
	end
	case (vns_litespi_grant)
		1'd0: begin
			if ((~vns_litespi_request[0])) begin
				if (vns_litespi_request[1]) begin
					vns_litespi_grant <= 1'd1;
				end
			end
		end
		1'd1: begin
			if ((~vns_litespi_request[1])) begin
				if (vns_litespi_request[0]) begin
					vns_litespi_grant <= 1'd0;
				end
			end
		end
	endcase
	if (soc_litespimmap_wait) begin
		if ((~soc_litespimmap_done)) begin
			soc_litespimmap_count <= (soc_litespimmap_count - 1'd1);
		end
	end else begin
		soc_litespimmap_count <= 9'd256;
	end
	vns_litespi_state <= vns_litespi_next_state;
	if (soc_litespimmap_burst_cs_litespi_next_value_ce0) begin
		soc_litespimmap_burst_cs <= soc_litespimmap_burst_cs_litespi_next_value0;
	end
	if (soc_litespimmap_burst_adr_litespi_next_value_ce1) begin
		soc_litespimmap_burst_adr <= soc_litespimmap_burst_adr_litespi_next_value1;
	end
	if (((~soc_master_tx_fifo_source_valid) | soc_master_tx_fifo_source_ready)) begin
		soc_master_tx_fifo_source_valid <= soc_master_tx_fifo_sink_valid;
		soc_master_tx_fifo_source_first <= soc_master_tx_fifo_sink_first;
		soc_master_tx_fifo_source_last <= soc_master_tx_fifo_sink_last;
		soc_master_tx_fifo_source_payload_data <= soc_master_tx_fifo_sink_payload_data;
		soc_master_tx_fifo_source_payload_len <= soc_master_tx_fifo_sink_payload_len;
		soc_master_tx_fifo_source_payload_width <= soc_master_tx_fifo_sink_payload_width;
		soc_master_tx_fifo_source_payload_mask <= soc_master_tx_fifo_sink_payload_mask;
	end
	if (((~soc_master_rx_fifo_source_valid) | soc_master_rx_fifo_source_ready)) begin
		soc_master_rx_fifo_source_valid <= soc_master_rx_fifo_sink_valid;
		soc_master_rx_fifo_source_first <= soc_master_rx_fifo_sink_first;
		soc_master_rx_fifo_source_last <= soc_master_rx_fifo_sink_last;
		soc_master_rx_fifo_source_payload_data <= soc_master_rx_fifo_sink_payload_data;
	end
	if (soc_done) begin
		soc_chaser <= {soc_chaser, (~soc_chaser)};
	end
	if (soc_re) begin
		soc_mode <= 1'd1;
	end
	if (soc_wait) begin
		if ((~soc_done)) begin
			soc_count <= (soc_count - 1'd1);
		end
	end else begin
		soc_count <= 25'd28125000;
	end
	{soc_hpssoc_tx_tick, soc_hpssoc_tx_phase} <= 24'd8796093;
	if (soc_hpssoc_tx_enable) begin
		{soc_hpssoc_tx_tick, soc_hpssoc_tx_phase} <= (soc_hpssoc_tx_phase + 24'd8796093);
	end
	vns_rs232phytx_state <= vns_rs232phytx_next_state;
	if (soc_hpssoc_tx_count_rs232phytx_next_value_ce0) begin
		soc_hpssoc_tx_count <= soc_hpssoc_tx_count_rs232phytx_next_value0;
	end
	if (soc_hpssoc_serial_tx_rs232phytx_next_value_ce1) begin
		serial_tx <= soc_hpssoc_serial_tx_rs232phytx_next_value1;
	end
	if (soc_hpssoc_tx_data_rs232phytx_next_value_ce2) begin
		soc_hpssoc_tx_data <= soc_hpssoc_tx_data_rs232phytx_next_value2;
	end
	soc_hpssoc_rx_rx_d <= soc_hpssoc_rx_rx;
	{soc_hpssoc_rx_tick, soc_hpssoc_rx_phase} <= 32'd2147483648;
	if (soc_hpssoc_rx_enable) begin
		{soc_hpssoc_rx_tick, soc_hpssoc_rx_phase} <= (soc_hpssoc_rx_phase + 24'd8796093);
	end
	vns_rs232phyrx_state <= vns_rs232phyrx_next_state;
	if (soc_hpssoc_rx_count_rs232phyrx_next_value_ce0) begin
		soc_hpssoc_rx_count <= soc_hpssoc_rx_count_rs232phyrx_next_value0;
	end
	if (soc_hpssoc_rx_data_rs232phyrx_next_value_ce1) begin
		soc_hpssoc_rx_data <= soc_hpssoc_rx_data_rs232phyrx_next_value1;
	end
	if (soc_hpssoc_tx_clear) begin
		soc_hpssoc_tx_pending <= 1'd0;
	end
	soc_hpssoc_tx_trigger_d <= soc_hpssoc_tx_trigger;
	if ((soc_hpssoc_tx_trigger & (~soc_hpssoc_tx_trigger_d))) begin
		soc_hpssoc_tx_pending <= 1'd1;
	end
	if (soc_hpssoc_rx_clear) begin
		soc_hpssoc_rx_pending <= 1'd0;
	end
	soc_hpssoc_rx_trigger_d <= soc_hpssoc_rx_trigger;
	if ((soc_hpssoc_rx_trigger & (~soc_hpssoc_rx_trigger_d))) begin
		soc_hpssoc_rx_pending <= 1'd1;
	end
	if (soc_hpssoc_tx_fifo_syncfifo_re) begin
		soc_hpssoc_tx_fifo_readable <= 1'd1;
	end else begin
		if (soc_hpssoc_tx_fifo_re) begin
			soc_hpssoc_tx_fifo_readable <= 1'd0;
		end
	end
	if (((soc_hpssoc_tx_fifo_syncfifo_we & soc_hpssoc_tx_fifo_syncfifo_writable) & (~soc_hpssoc_tx_fifo_replace))) begin
		soc_hpssoc_tx_fifo_produce <= (soc_hpssoc_tx_fifo_produce + 1'd1);
	end
	if (soc_hpssoc_tx_fifo_do_read) begin
		soc_hpssoc_tx_fifo_consume <= (soc_hpssoc_tx_fifo_consume + 1'd1);
	end
	if (((soc_hpssoc_tx_fifo_syncfifo_we & soc_hpssoc_tx_fifo_syncfifo_writable) & (~soc_hpssoc_tx_fifo_replace))) begin
		if ((~soc_hpssoc_tx_fifo_do_read)) begin
			soc_hpssoc_tx_fifo_level0 <= (soc_hpssoc_tx_fifo_level0 + 1'd1);
		end
	end else begin
		if (soc_hpssoc_tx_fifo_do_read) begin
			soc_hpssoc_tx_fifo_level0 <= (soc_hpssoc_tx_fifo_level0 - 1'd1);
		end
	end
	if (soc_hpssoc_rx_fifo_syncfifo_re) begin
		soc_hpssoc_rx_fifo_readable <= 1'd1;
	end else begin
		if (soc_hpssoc_rx_fifo_re) begin
			soc_hpssoc_rx_fifo_readable <= 1'd0;
		end
	end
	if (((soc_hpssoc_rx_fifo_syncfifo_we & soc_hpssoc_rx_fifo_syncfifo_writable) & (~soc_hpssoc_rx_fifo_replace))) begin
		soc_hpssoc_rx_fifo_produce <= (soc_hpssoc_rx_fifo_produce + 1'd1);
	end
	if (soc_hpssoc_rx_fifo_do_read) begin
		soc_hpssoc_rx_fifo_consume <= (soc_hpssoc_rx_fifo_consume + 1'd1);
	end
	if (((soc_hpssoc_rx_fifo_syncfifo_we & soc_hpssoc_rx_fifo_syncfifo_writable) & (~soc_hpssoc_rx_fifo_replace))) begin
		if ((~soc_hpssoc_rx_fifo_do_read)) begin
			soc_hpssoc_rx_fifo_level0 <= (soc_hpssoc_rx_fifo_level0 + 1'd1);
		end
	end else begin
		if (soc_hpssoc_rx_fifo_do_read) begin
			soc_hpssoc_rx_fifo_level0 <= (soc_hpssoc_rx_fifo_level0 - 1'd1);
		end
	end
	if (soc_timer_en_storage) begin
		if ((soc_timer_value == 1'd0)) begin
			soc_timer_value <= soc_timer_reload_storage;
		end else begin
			soc_timer_value <= (soc_timer_value - 1'd1);
		end
	end else begin
		soc_timer_value <= soc_timer_load_storage;
	end
	if (soc_timer_update_value_re) begin
		soc_timer_value_status <= soc_timer_value;
	end
	soc_uptime_cycles <= (soc_uptime_cycles + 1'd1);
	if (soc_uptime_latch_re) begin
		soc_uptime_cycles_status <= soc_uptime_cycles;
	end
	if (soc_timer_zero_clear) begin
		soc_timer_zero_pending <= 1'd0;
	end
	soc_timer_zero_trigger_d <= soc_timer_zero_trigger;
	if ((soc_timer_zero_trigger & (~soc_timer_zero_trigger_d))) begin
		soc_timer_zero_pending <= 1'd1;
	end
	vns_state <= vns_next_state;
	case (vns_grant)
		1'd0: begin
			if ((~vns_request[0])) begin
				if (vns_request[1]) begin
					vns_grant <= 1'd1;
				end
			end
		end
		1'd1: begin
			if ((~vns_request[1])) begin
				if (vns_request[0]) begin
					vns_grant <= 1'd0;
				end
			end
		end
	endcase
	vns_slave_sel_r <= vns_slave_sel;
	if (vns_wait) begin
		if ((~vns_done)) begin
			vns_count <= (vns_count - 1'd1);
		end
	end else begin
		vns_count <= 20'd1000000;
	end
	vns_interface0_bank_bus_dat_r <= 1'd0;
	if (vns_csrbank0_sel) begin
		case (vns_interface0_bank_bus_adr[8:0])
			1'd0: begin
				vns_interface0_bank_bus_dat_r <= vns_csrbank0_reset0_w;
			end
			1'd1: begin
				vns_interface0_bank_bus_dat_r <= vns_csrbank0_scratch0_w;
			end
			2'd2: begin
				vns_interface0_bank_bus_dat_r <= vns_csrbank0_bus_errors_w;
			end
		endcase
	end
	if (vns_csrbank0_reset0_re) begin
		soc_reset_storage[1:0] <= vns_csrbank0_reset0_r;
	end
	soc_reset_re <= vns_csrbank0_reset0_re;
	if (vns_csrbank0_scratch0_re) begin
		soc_scratch_storage[31:0] <= vns_csrbank0_scratch0_r;
	end
	soc_scratch_re <= vns_csrbank0_scratch0_re;
	soc_bus_errors_re <= vns_csrbank0_bus_errors_re;
	vns_interface1_bank_bus_dat_r <= 1'd0;
	if (vns_csrbank1_sel) begin
		case (vns_interface1_bank_bus_adr[8:0])
			1'd0: begin
				vns_interface1_bank_bus_dat_r <= vns_csrbank1_out0_w;
			end
		endcase
	end
	if (vns_csrbank1_out0_re) begin
		soc_storage <= vns_csrbank1_out0_r;
	end
	soc_re <= vns_csrbank1_out0_re;
	vns_interface2_bank_bus_dat_r <= 1'd0;
	if (vns_csrbank2_sel) begin
		case (vns_interface2_bank_bus_adr[8:0])
			1'd0: begin
				vns_interface2_bank_bus_dat_r <= vns_csrbank2_mmap_dummy_bits0_w;
			end
			1'd1: begin
				vns_interface2_bank_bus_dat_r <= vns_csrbank2_master_cs0_w;
			end
			2'd2: begin
				vns_interface2_bank_bus_dat_r <= vns_csrbank2_master_phyconfig0_w;
			end
			2'd3: begin
				vns_interface2_bank_bus_dat_r <= soc_master_rxtx_w;
			end
			3'd4: begin
				vns_interface2_bank_bus_dat_r <= vns_csrbank2_master_status_w;
			end
		endcase
	end
	if (vns_csrbank2_mmap_dummy_bits0_re) begin
		soc_litespimmap_storage[7:0] <= vns_csrbank2_mmap_dummy_bits0_r;
	end
	soc_litespimmap_re <= vns_csrbank2_mmap_dummy_bits0_re;
	if (vns_csrbank2_master_cs0_re) begin
		soc_master_cs_storage <= vns_csrbank2_master_cs0_r;
	end
	soc_master_cs_re <= vns_csrbank2_master_cs0_re;
	if (vns_csrbank2_master_phyconfig0_re) begin
		soc_master_phyconfig_storage[23:0] <= vns_csrbank2_master_phyconfig0_r;
	end
	soc_master_phyconfig_re <= vns_csrbank2_master_phyconfig0_re;
	soc_master_status_re <= vns_csrbank2_master_status_re;
	vns_interface3_bank_bus_dat_r <= 1'd0;
	if (vns_csrbank3_sel) begin
		case (vns_interface3_bank_bus_adr[8:0])
			1'd0: begin
				vns_interface3_bank_bus_dat_r <= vns_csrbank3_load0_w;
			end
			1'd1: begin
				vns_interface3_bank_bus_dat_r <= vns_csrbank3_reload0_w;
			end
			2'd2: begin
				vns_interface3_bank_bus_dat_r <= vns_csrbank3_en0_w;
			end
			2'd3: begin
				vns_interface3_bank_bus_dat_r <= vns_csrbank3_update_value0_w;
			end
			3'd4: begin
				vns_interface3_bank_bus_dat_r <= vns_csrbank3_value_w;
			end
			3'd5: begin
				vns_interface3_bank_bus_dat_r <= vns_csrbank3_ev_status_w;
			end
			3'd6: begin
				vns_interface3_bank_bus_dat_r <= vns_csrbank3_ev_pending_w;
			end
			3'd7: begin
				vns_interface3_bank_bus_dat_r <= vns_csrbank3_ev_enable0_w;
			end
			4'd8: begin
				vns_interface3_bank_bus_dat_r <= vns_csrbank3_uptime_latch0_w;
			end
			4'd9: begin
				vns_interface3_bank_bus_dat_r <= vns_csrbank3_uptime_cycles1_w;
			end
			4'd10: begin
				vns_interface3_bank_bus_dat_r <= vns_csrbank3_uptime_cycles0_w;
			end
		endcase
	end
	if (vns_csrbank3_load0_re) begin
		soc_timer_load_storage[31:0] <= vns_csrbank3_load0_r;
	end
	soc_timer_load_re <= vns_csrbank3_load0_re;
	if (vns_csrbank3_reload0_re) begin
		soc_timer_reload_storage[31:0] <= vns_csrbank3_reload0_r;
	end
	soc_timer_reload_re <= vns_csrbank3_reload0_re;
	if (vns_csrbank3_en0_re) begin
		soc_timer_en_storage <= vns_csrbank3_en0_r;
	end
	soc_timer_en_re <= vns_csrbank3_en0_re;
	if (vns_csrbank3_update_value0_re) begin
		soc_timer_update_value_storage <= vns_csrbank3_update_value0_r;
	end
	soc_timer_update_value_re <= vns_csrbank3_update_value0_re;
	soc_timer_value_re <= vns_csrbank3_value_re;
	soc_timer_status_re <= vns_csrbank3_ev_status_re;
	if (vns_csrbank3_ev_pending_re) begin
		soc_timer_pending_r <= vns_csrbank3_ev_pending_r;
	end
	soc_timer_pending_re <= vns_csrbank3_ev_pending_re;
	if (vns_csrbank3_ev_enable0_re) begin
		soc_timer_enable_storage <= vns_csrbank3_ev_enable0_r;
	end
	soc_timer_enable_re <= vns_csrbank3_ev_enable0_re;
	if (vns_csrbank3_uptime_latch0_re) begin
		soc_uptime_latch_storage <= vns_csrbank3_uptime_latch0_r;
	end
	soc_uptime_latch_re <= vns_csrbank3_uptime_latch0_re;
	soc_uptime_cycles_re <= vns_csrbank3_uptime_cycles0_re;
	vns_interface4_bank_bus_dat_r <= 1'd0;
	if (vns_csrbank4_sel) begin
		case (vns_interface4_bank_bus_adr[8:0])
			1'd0: begin
				vns_interface4_bank_bus_dat_r <= soc_hpssoc_rxtx_w;
			end
			1'd1: begin
				vns_interface4_bank_bus_dat_r <= vns_csrbank4_txfull_w;
			end
			2'd2: begin
				vns_interface4_bank_bus_dat_r <= vns_csrbank4_rxempty_w;
			end
			2'd3: begin
				vns_interface4_bank_bus_dat_r <= vns_csrbank4_ev_status_w;
			end
			3'd4: begin
				vns_interface4_bank_bus_dat_r <= vns_csrbank4_ev_pending_w;
			end
			3'd5: begin
				vns_interface4_bank_bus_dat_r <= vns_csrbank4_ev_enable0_w;
			end
			3'd6: begin
				vns_interface4_bank_bus_dat_r <= vns_csrbank4_txempty_w;
			end
			3'd7: begin
				vns_interface4_bank_bus_dat_r <= vns_csrbank4_rxfull_w;
			end
		endcase
	end
	soc_hpssoc_txfull_re <= vns_csrbank4_txfull_re;
	soc_hpssoc_rxempty_re <= vns_csrbank4_rxempty_re;
	soc_hpssoc_status_re <= vns_csrbank4_ev_status_re;
	if (vns_csrbank4_ev_pending_re) begin
		soc_hpssoc_pending_r[1:0] <= vns_csrbank4_ev_pending_r;
	end
	soc_hpssoc_pending_re <= vns_csrbank4_ev_pending_re;
	if (vns_csrbank4_ev_enable0_re) begin
		soc_hpssoc_enable_storage[1:0] <= vns_csrbank4_ev_enable0_r;
	end
	soc_hpssoc_enable_re <= vns_csrbank4_ev_enable0_re;
	soc_hpssoc_txempty_re <= vns_csrbank4_txempty_re;
	soc_hpssoc_rxfull_re <= vns_csrbank4_rxfull_re;
	if (sys_rst) begin
		soc_reset_storage <= 2'd0;
		soc_reset_re <= 1'd0;
		soc_scratch_storage <= 32'd305419896;
		soc_scratch_re <= 1'd0;
		soc_bus_errors_re <= 1'd0;
		soc_bus_errors <= 32'd0;
		soc_lram_bus_ack <= 1'd0;
		soc_arena_bus_ack <= 1'd0;
		soc_litespiddrphycore_en <= 1'd0;
		soc_litespiddrphycore_count <= 4'd11;
		soc_litespiddrphycore0 <= 4'd0;
		soc_litespiddrphycore4 <= 4'd0;
		soc_litespimmap_burst_cs <= 1'd0;
		soc_litespimmap_count <= 9'd256;
		soc_litespimmap_storage <= 8'd8;
		soc_litespimmap_re <= 1'd0;
		soc_master_cs_storage <= 1'd0;
		soc_master_cs_re <= 1'd0;
		soc_master_phyconfig_storage <= 24'd0;
		soc_master_phyconfig_re <= 1'd0;
		soc_master_status_re <= 1'd0;
		soc_master_tx_fifo_source_valid <= 1'd0;
		soc_master_tx_fifo_source_payload_data <= 32'd0;
		soc_master_tx_fifo_source_payload_len <= 6'd0;
		soc_master_tx_fifo_source_payload_width <= 4'd0;
		soc_master_tx_fifo_source_payload_mask <= 8'd0;
		soc_master_rx_fifo_source_valid <= 1'd0;
		soc_master_rx_fifo_source_payload_data <= 32'd0;
		soc_storage <= 1'd0;
		soc_re <= 1'd0;
		soc_chaser <= 1'd0;
		soc_mode <= 1'd0;
		soc_count <= 25'd28125000;
		serial_tx <= 1'd1;
		soc_hpssoc_tx_tick <= 1'd0;
		soc_hpssoc_rx_tick <= 1'd0;
		soc_hpssoc_rx_rx_d <= 1'd0;
		soc_hpssoc_txfull_re <= 1'd0;
		soc_hpssoc_rxempty_re <= 1'd0;
		soc_hpssoc_tx_pending <= 1'd0;
		soc_hpssoc_tx_trigger_d <= 1'd0;
		soc_hpssoc_rx_pending <= 1'd0;
		soc_hpssoc_rx_trigger_d <= 1'd0;
		soc_hpssoc_status_re <= 1'd0;
		soc_hpssoc_pending_re <= 1'd0;
		soc_hpssoc_pending_r <= 2'd0;
		soc_hpssoc_enable_storage <= 2'd0;
		soc_hpssoc_enable_re <= 1'd0;
		soc_hpssoc_txempty_re <= 1'd0;
		soc_hpssoc_rxfull_re <= 1'd0;
		soc_hpssoc_tx_fifo_readable <= 1'd0;
		soc_hpssoc_tx_fifo_level0 <= 5'd0;
		soc_hpssoc_tx_fifo_produce <= 4'd0;
		soc_hpssoc_tx_fifo_consume <= 4'd0;
		soc_hpssoc_rx_fifo_readable <= 1'd0;
		soc_hpssoc_rx_fifo_level0 <= 5'd0;
		soc_hpssoc_rx_fifo_produce <= 4'd0;
		soc_hpssoc_rx_fifo_consume <= 4'd0;
		soc_timer_load_storage <= 32'd0;
		soc_timer_load_re <= 1'd0;
		soc_timer_reload_storage <= 32'd0;
		soc_timer_reload_re <= 1'd0;
		soc_timer_en_storage <= 1'd0;
		soc_timer_en_re <= 1'd0;
		soc_timer_update_value_storage <= 1'd0;
		soc_timer_update_value_re <= 1'd0;
		soc_timer_value_status <= 32'd0;
		soc_timer_value_re <= 1'd0;
		soc_timer_zero_pending <= 1'd0;
		soc_timer_zero_trigger_d <= 1'd0;
		soc_timer_status_re <= 1'd0;
		soc_timer_pending_re <= 1'd0;
		soc_timer_pending_r <= 1'd0;
		soc_timer_enable_storage <= 1'd0;
		soc_timer_enable_re <= 1'd0;
		soc_timer_value <= 32'd0;
		soc_uptime_latch_storage <= 1'd0;
		soc_uptime_latch_re <= 1'd0;
		soc_uptime_cycles_status <= 64'd0;
		soc_uptime_cycles_re <= 1'd0;
		vns_litespiphy_state <= 2'd0;
		vns_litespi_grant <= 1'd0;
		vns_litespi_state <= 4'd0;
		vns_rs232phytx_state <= 1'd0;
		vns_rs232phyrx_state <= 1'd0;
		vns_grant <= 1'd0;
		vns_slave_sel_r <= 4'd0;
		vns_count <= 20'd1000000;
		vns_state <= 1'd0;
	end
	vns_regs0 <= serial_rx;
	vns_regs1 <= vns_regs0;
end


//------------------------------------------------------------------------------
// Specialized Logic
//------------------------------------------------------------------------------

SP512K #(
	.ECC_BYTE_SEL("BYTE_EN")
) SP512K (
	.AD(soc_lram_bus_adr[13:0]),
	.BYTEEN_N((~soc_lram_bus_sel[3:0])),
	.CE(1'd1),
	.CEOUT(1'd0),
	.CLK(sys_clk),
	.CS(soc_lram_cs),
	.DI(soc_lram_datain),
	.RSTOUT(1'd0),
	.WE(soc_lram_wren),
	.DO(soc_lram_dataout)
);

DPSC512K #(
	.ECC_BYTE_SEL("BYTE_EN")
) DPSC512K (
	.ADA(soc_arena_bus_adr[15:2]),
	.ADB(soc_arena_b_addr0),
	.BENA_N((~soc_arena_bus_sel[3:0])),
	.CEA(1'd1),
	.CEB(1'd1),
	.CEOUTA(1'd0),
	.CEOUTB(1'd0),
	.CLK(sys_clk),
	.CSA(soc_arena_cs0),
	.CSB(1'd1),
	.DIA(soc_arena_datain0),
	.RSTA(1'd0),
	.RSTB(1'd0),
	.WEA(soc_arena_wren0),
	.WEB(1'd0),
	.DOA(soc_arena_dataout0),
	.DOB(soc_arena_b_dout0)
);

DPSC512K #(
	.ECC_BYTE_SEL("BYTE_EN")
) DPSC512K_1 (
	.ADA(soc_arena_bus_adr[15:2]),
	.ADB(soc_arena_b_addr1),
	.BENA_N((~soc_arena_bus_sel[3:0])),
	.CEA(1'd1),
	.CEB(1'd1),
	.CEOUTA(1'd0),
	.CEOUTB(1'd0),
	.CLK(sys_clk),
	.CSA(soc_arena_cs1),
	.CSB(1'd1),
	.DIA(soc_arena_datain1),
	.RSTA(1'd0),
	.RSTB(1'd0),
	.WEA(soc_arena_wren1),
	.WEB(1'd0),
	.DOA(soc_arena_dataout1),
	.DOB(soc_arena_b_dout1)
);

DPSC512K #(
	.ECC_BYTE_SEL("BYTE_EN")
) DPSC512K_2 (
	.ADA(soc_arena_bus_adr[15:2]),
	.ADB(soc_arena_b_addr2),
	.BENA_N((~soc_arena_bus_sel[3:0])),
	.CEA(1'd1),
	.CEB(1'd1),
	.CEOUTA(1'd0),
	.CEOUTB(1'd0),
	.CLK(sys_clk),
	.CSA(soc_arena_cs2),
	.CSB(1'd1),
	.DIA(soc_arena_datain2),
	.RSTA(1'd0),
	.RSTB(1'd0),
	.WEA(soc_arena_wren2),
	.WEB(1'd0),
	.DOA(soc_arena_dataout2),
	.DOB(soc_arena_b_dout2)
);

DPSC512K #(
	.ECC_BYTE_SEL("BYTE_EN")
) DPSC512K_3 (
	.ADA(soc_arena_bus_adr[15:2]),
	.ADB(soc_arena_b_addr3),
	.BENA_N((~soc_arena_bus_sel[3:0])),
	.CEA(1'd1),
	.CEB(1'd1),
	.CEOUTA(1'd0),
	.CEOUTB(1'd0),
	.CLK(sys_clk),
	.CSA(soc_arena_cs3),
	.CSB(1'd1),
	.DIA(soc_arena_datain3),
	.RSTA(1'd0),
	.RSTB(1'd0),
	.WEA(soc_arena_wren3),
	.WEB(1'd0),
	.DOA(soc_arena_dataout3),
	.DOB(soc_arena_b_dout3)
);

//------------------------------------------------------------------------------
// Memory storage: 16-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage[0:15];
reg [9:0] storage_dat0;
reg [9:0] storage_dat1;
always @(posedge sys_clk) begin
	if (soc_hpssoc_tx_fifo_wrport_we)
		storage[soc_hpssoc_tx_fifo_wrport_adr] <= soc_hpssoc_tx_fifo_wrport_dat_w;
	storage_dat0 <= storage[soc_hpssoc_tx_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (soc_hpssoc_tx_fifo_rdport_re)
		storage_dat1 <= storage[soc_hpssoc_tx_fifo_rdport_adr];
end
assign soc_hpssoc_tx_fifo_wrport_dat_r = storage_dat0;
assign soc_hpssoc_tx_fifo_rdport_dat_r = storage_dat1;


//------------------------------------------------------------------------------
// Memory storage_1: 16-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage_1[0:15];
reg [9:0] storage_1_dat0;
reg [9:0] storage_1_dat1;
always @(posedge sys_clk) begin
	if (soc_hpssoc_rx_fifo_wrport_we)
		storage_1[soc_hpssoc_rx_fifo_wrport_adr] <= soc_hpssoc_rx_fifo_wrport_dat_w;
	storage_1_dat0 <= storage_1[soc_hpssoc_rx_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (soc_hpssoc_rx_fifo_rdport_re)
		storage_1_dat1 <= storage_1[soc_hpssoc_rx_fifo_rdport_adr];
end
assign soc_hpssoc_rx_fifo_wrport_dat_r = storage_1_dat0;
assign soc_hpssoc_rx_fifo_rdport_dat_r = storage_1_dat1;


OSCA #(
	.HF_CLK_DIV("7"),
	.HF_OSC_EN("ENABLED")
) OSCA (
	.HFOUTEN(1'd1),
	.HFCLKOUT(soc_clkout)
);

VexRiscv VexRiscv(
	.CfuPlugin_bus_cmd_ready(soc_vexriscv_cfu_bus_cmd_ready),
	.CfuPlugin_bus_rsp_payload_outputs_0(soc_vexriscv_cfu_bus_rsp_payload_outputs_0),
	.CfuPlugin_bus_rsp_valid(soc_vexriscv_cfu_bus_rsp_valid),
	.clk(sys_clk),
	.dBusWishbone_ACK(soc_dbus_ack),
	.dBusWishbone_DAT_MISO(soc_dbus_dat_r),
	.dBusWishbone_ERR(soc_dbus_err),
	.externalInterruptArray(soc_interrupt),
	.externalResetVector(soc_vexriscv),
	.iBusWishbone_ACK(soc_ibus_ack),
	.iBusWishbone_DAT_MISO(soc_ibus_dat_r),
	.iBusWishbone_ERR(soc_ibus_err),
	.reset((sys_rst | soc_reset)),
	.softwareInterrupt(1'd0),
	.timerInterrupt(1'd0),
	.CfuPlugin_bus_cmd_payload_function_id(soc_vexriscv_cfu_bus_cmd_payload_function_id),
	.CfuPlugin_bus_cmd_payload_inputs_0(soc_vexriscv_cfu_bus_cmd_payload_inputs_0),
	.CfuPlugin_bus_cmd_payload_inputs_1(soc_vexriscv_cfu_bus_cmd_payload_inputs_1),
	.CfuPlugin_bus_cmd_valid(soc_vexriscv_cfu_bus_cmd_valid),
	.CfuPlugin_bus_rsp_ready(soc_vexriscv_cfu_bus_rsp_ready),
	.dBusWishbone_ADR(soc_dbus_adr),
	.dBusWishbone_BTE(soc_dbus_bte),
	.dBusWishbone_CTI(soc_dbus_cti),
	.dBusWishbone_CYC(soc_dbus_cyc),
	.dBusWishbone_DAT_MOSI(soc_dbus_dat_w),
	.dBusWishbone_SEL(soc_dbus_sel),
	.dBusWishbone_STB(soc_dbus_stb),
	.dBusWishbone_WE(soc_dbus_we),
	.iBusWishbone_ADR(soc_ibus_adr),
	.iBusWishbone_BTE(soc_ibus_bte),
	.iBusWishbone_CTI(soc_ibus_cti),
	.iBusWishbone_CYC(soc_ibus_cyc),
	.iBusWishbone_DAT_MOSI(soc_ibus_dat_w),
	.iBusWishbone_SEL(soc_ibus_sel),
	.iBusWishbone_STB(soc_ibus_stb),
	.iBusWishbone_WE(soc_ibus_we)
);

Cfu Cfu(
	.clk(sys_clk),
	.cmd_payload_function_id(soc_vexriscv_cfu_bus_cmd_payload_function_id),
	.cmd_payload_inputs_0(soc_vexriscv_cfu_bus_cmd_payload_inputs_0),
	.cmd_payload_inputs_1(soc_vexriscv_cfu_bus_cmd_payload_inputs_1),
	.cmd_valid(soc_vexriscv_cfu_bus_cmd_valid),
	.port0_din(cfu_lram_bus_lram0_din),
	.port1_din(cfu_lram_bus_lram1_din),
	.port2_din(cfu_lram_bus_lram2_din),
	.port3_din(cfu_lram_bus_lram3_din),
	.reset(sys_rst),
	.rsp_ready(soc_vexriscv_cfu_bus_rsp_ready),
	.cmd_ready(soc_vexriscv_cfu_bus_cmd_ready),
	.port0_addr(cfu_lram_bus_lram0_addr),
	.port1_addr(cfu_lram_bus_lram1_addr),
	.port2_addr(cfu_lram_bus_lram2_addr),
	.port3_addr(cfu_lram_bus_lram3_addr),
	.rsp_payload_outputs_0(soc_vexriscv_cfu_bus_rsp_payload_outputs_0),
	.rsp_valid(soc_vexriscv_cfu_bus_rsp_valid)
);

FD1P3BX FD1P3BX(
	.CK(sys_clk),
	.D(1'd0),
	.PD((soc_por_counter != 1'd0)),
	.SP(1'd1),
	.Q(vns_rst1)
);

FD1P3BX FD1P3BX_1(
	.CK(sys_clk),
	.D(vns_rst1),
	.PD((soc_por_counter != 1'd0)),
	.SP(1'd1),
	.Q(sys_rst)
);

ODDRX1 ODDRX1(
	.D0(soc_litespiddrphycore_en),
	.D1(1'd0),
	.SCLK(sys_clk),
	.Q(spiflash4x_clk)
);

assign spiflash4x_dq[0] = vns_latticenxddrtristateimpl0_oe ? vns_latticenxddrtristateimpl0__o : 1'bz;
assign vns_latticenxddrtristateimpl0__i = spiflash4x_dq[0];

assign spiflash4x_dq[1] = vns_latticenxddrtristateimpl1_oe ? vns_latticenxddrtristateimpl1__o : 1'bz;
assign vns_latticenxddrtristateimpl1__i = spiflash4x_dq[1];

assign spiflash4x_dq[2] = vns_latticenxddrtristateimpl2_oe ? vns_latticenxddrtristateimpl2__o : 1'bz;
assign vns_latticenxddrtristateimpl2__i = spiflash4x_dq[2];

assign spiflash4x_dq[3] = vns_latticenxddrtristateimpl3_oe ? vns_latticenxddrtristateimpl3__o : 1'bz;
assign vns_latticenxddrtristateimpl3__i = spiflash4x_dq[3];

ODDRX1 ODDRX1_1(
	.D0(soc_litespiddrphycore0[0]),
	.D1(soc_litespiddrphycore1[0]),
	.SCLK(sys_clk),
	.Q(vns_latticenxddrtristateimpl0__o)
);

FD1P3BX FD1P3BX_2(
	.CK(sys_clk),
	.D((soc_litespiddrphycore4[0] | soc_litespiddrphycore5[0])),
	.PD(1'd0),
	.SP(1'd1),
	.Q(vns_latticenxddrtristateimpl0_oe)
);

IDDRX1 IDDRX1(
	.D(vns_latticenxddrtristateimpl0__i),
	.SCLK(sys_clk),
	.Q0(soc_litespiddrphycore2[0]),
	.Q1(soc_litespiddrphycore3[0])
);

ODDRX1 ODDRX1_2(
	.D0(soc_litespiddrphycore0[1]),
	.D1(soc_litespiddrphycore1[1]),
	.SCLK(sys_clk),
	.Q(vns_latticenxddrtristateimpl1__o)
);

FD1P3BX FD1P3BX_3(
	.CK(sys_clk),
	.D((soc_litespiddrphycore4[1] | soc_litespiddrphycore5[1])),
	.PD(1'd0),
	.SP(1'd1),
	.Q(vns_latticenxddrtristateimpl1_oe)
);

IDDRX1 IDDRX1_1(
	.D(vns_latticenxddrtristateimpl1__i),
	.SCLK(sys_clk),
	.Q0(soc_litespiddrphycore2[1]),
	.Q1(soc_litespiddrphycore3[1])
);

ODDRX1 ODDRX1_3(
	.D0(soc_litespiddrphycore0[2]),
	.D1(soc_litespiddrphycore1[2]),
	.SCLK(sys_clk),
	.Q(vns_latticenxddrtristateimpl2__o)
);

FD1P3BX FD1P3BX_4(
	.CK(sys_clk),
	.D((soc_litespiddrphycore4[2] | soc_litespiddrphycore5[2])),
	.PD(1'd0),
	.SP(1'd1),
	.Q(vns_latticenxddrtristateimpl2_oe)
);

IDDRX1 IDDRX1_2(
	.D(vns_latticenxddrtristateimpl2__i),
	.SCLK(sys_clk),
	.Q0(soc_litespiddrphycore2[2]),
	.Q1(soc_litespiddrphycore3[2])
);

ODDRX1 ODDRX1_4(
	.D0(soc_litespiddrphycore0[3]),
	.D1(soc_litespiddrphycore1[3]),
	.SCLK(sys_clk),
	.Q(vns_latticenxddrtristateimpl3__o)
);

FD1P3BX FD1P3BX_5(
	.CK(sys_clk),
	.D((soc_litespiddrphycore4[3] | soc_litespiddrphycore5[3])),
	.PD(1'd0),
	.SP(1'd1),
	.Q(vns_latticenxddrtristateimpl3_oe)
);

IDDRX1 IDDRX1_3(
	.D(vns_latticenxddrtristateimpl3__i),
	.SCLK(sys_clk),
	.Q0(soc_litespiddrphycore2[3]),
	.Q1(soc_litespiddrphycore3[3])
);

endmodule

// -----------------------------------------------------------------------------
//  Auto-Generated by LiteX on 2022-01-04 22:05:56.
//------------------------------------------------------------------------------
