## IEEE SSCS Open-Source Ecosystem Chipathon 2023

**List of Accepted Projects:**

| Name        | Affiliation                                                     | Team Alias      | Notebook Title                                                          |  
| ----------- | --------------------------------------------------------------- | ----------------|------------------------------------------------------------------------ |
| Junbeom Park | SNU,	South Korea | South Korea | 10-Bit 100-MS/s Current-Steering DAC using IEEE SSCS Open-Source Tools |
| Aya Khaled | Egypt | Egypt | Current steering DAC |
| Gabriel Maranhão | Universidade Federal de Santa Catarina, Brazil | Brazil | Analog blocks |
| Akira Tsuchiya |The University of Shiga Prefecture, Japan | Japan |Development of Process Portable Design Automation for Analog Circuits |
| Nouman Ahmad | National University of Computer Emerging Sciences, Pakistan | Pakistan1 |Current Steering Digital to Analog Converter |
| Juan Sebastián Moya Baquero | Universidad Industrial de Santander | Colombia | 11-bit differential ADC SAR |
| Jorge Marín | Universidad técnica Federico Santa María, Chile | Chile1 | PMIC for lab-bench-on-chip |
| Jorge Marín | Universidad técnica Federico Santa María, Chile | Chile2 | 12-bit SAR ADC design for a lab-bench-on-chip |
| Sanaullah Hukam | National University of Computer Emerging Sciences, Pakistan | Pakistan2| Phase Locked Loop Based Tunable Clock Generator for ADC and DAC |
| Mubeen Yousaf | Fast National University, Pakistan | Pakistan3 |Scope Mux and Signal Conditioning |
| Numan Ijaz | National University of Computer And Emerging Sciences, Pakistan | Pakistan4 |12-Bit Pipeline Analog to Digital Converter (ADC) |
| Muhammad Umar | Fast National Univeristy, Islamabad, Pakistan | Pakistan5 |Arbitrary Waveform Generator MUX and Signal Cconditioning |
| Hafiz Azeem Abbas | National University of Computer And Emerging Sciences, Pakistan | Pakistan6 |A Low Phase-Noise Tunable Differential Clock Generator |
