<!-- filename:             rx_alst4_zipper_hsmc_b_container.xml -->
<!-- filename description: rx                                  (rx, tx, or rxtx describing transceiver functionality) -->
<!--                          alst4_zipper                     (platform and rf frontend description)                 -->
<!--                                       hsmc_b              (slot description, if applicable)                      -->
<!--                                              container    (yep, it's a container alright)                        -->
<hdlcontainer platform="alst4">


  <!-- ***** start lime rx connection type 1 (rx connection from adc to the assembly) ***** -->
  <!--connection external="in_from_adc" device="lime_adc" port="out" card="lime_zipper_hsmc_alst4" slot="hsmc_alst4_b"/-->
  <!--connection external="out" interconnect="pcie"/-->
  <!-- ***** end lime rx connection type 1 (rx connection from adc to the assembly) ***** -->


  <!-- ***** start lime rx connection type 2 (rx connection from adc to the interconnect, i.e. completely bypass the assembly) ***** -->
  <connection device="lime_adc" port="out" card="lime_zipper_hsmc_alst4" slot="hsmc_alst4_b" interconnect="pcie"/>                   <!-- modify interconnect for your situation, e.g. pcie or zynq, also add/remove slot/card as necessary -->
  <!-- ***** end lime rx connection type 2 (rx connection from adc to the interconnect, i.e. completely bypass the assembly) ***** -->


  <!-- ***** start lime tx connection type 1 (tx connection from adc to the assembly) ***** -->
  <!--connection external="in" interconnect="pcie"/-->                                                                   <!-- modify interconnect for your situation, e.g. pcie or zynq, also add/remove slot/card as necessary -->
  <!--connection external="out_to_dac" device="lime_dac" port="in" card="lime_zipper_hsmc_alst4" slot="hsmc_alst4_b"/--> <!-- add/remove slot/card as necessary -->
  <!-- ***** end lime tx connection type 1 (tx connection from adc to the assembly) ***** -->


  <!-- ***** start lime tx connection type 2 (rx connection from adc to the interconnect, i.e. completely bypass the assembly) ***** -->
  <!--connection device="lime_dac" port="in" card="lime_zipper_hsmc_alst4" slot="hsmc_alst4_b" interconnect="pcie"/-->                   <!-- modify interconnect for your situation, e.g. pcie or zynq, also add/remove slot/card as necessary -->
  <!-- ***** end lime tx connection type 2 (rx connection from adc to the interconnect, i.e. completely bypass the assembly) ***** -->


  <!-- ***** start zipper frontend non-assembly-related devices ***** -->
  <device name="si5351" card="lime_zipper_hsmc_alst4" slot="hsmc_alst4_b"/> <!-- i2c bus -->
  <device name="lime_tx" card="lime_zipper_hsmc_alst4" slot="hsmc_alst4_b"/> <!-- lime_tx and lime_rx control the lime_spi device for configuring the lime -->
  <device name="lime_rx" card="lime_zipper_hsmc_alst4" slot="hsmc_alst4_b"/> <!-- lime_tx and lime_rx control the lime_spi device for configuring the lime -->
  <!-- ***** end zipper frontend non-assembly-related devices ***** -->


</hdlcontainer>

