;redcode
;assert 1
	SPL 0, <-32
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -7, <-120
	SUB -7, <-120
	ADD @-127, 100
	ADD @-127, 100
	SPL 107, 106
	SUB #72, @209
	ADD 210, 30
	SPL 107, 106
	SPL 107, 106
	SUB -7, <-120
	ADD <130, 9
	SUB @-127, 100
	SPL 0, <-32
	ADD <130, 9
	SUB -7, <-120
	SPL 107, 106
	SPL 107, 106
	SPL 6, <-32
	SUB @121, 106
	SLT <130, 9
	SUB 12, @10
	ADD @192, 106
	SUB @121, 106
	MOV @124, <100
	SUB 12, @10
	SPL 6, <-32
	SUB @121, <103
	ADD <130, 9
	SUB -1, <-26
	SPL 0, <-32
	SPL 0, <-32
	SUB #12, @260
	SUB -1, <-26
	MOV -7, -39
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	JMZ 1, @-101
	SUB -54, <-26
	SPL 0, <-32
	SLT <130, 9
	DJN -1, @-20
	SPL 0, <-32
	SLT <130, 9
	SLT <130, 9
