{"Source Block": ["hdl/library/util_sigma_delta_spi/util_sigma_delta_spi.v@79:100@HdlStmProcess", "assign m_cs = s_cs;\n\nreg [$clog2(IDLE_TIMEOUT)-1:0] counter = IDLE_TIMEOUT;\nreg [2:0] sdi_d = 'h00;\n\nalways @(posedge clk) begin\n  if (resetn == 1'b0) begin\n    counter <= IDLE_TIMEOUT;\n  end else begin\n    if (s_cs[CS_PIN] == 1'b0 && spi_active == 1'b0) begin\n      if (counter != 'h00)\n        counter <= counter - 1'b1;\n    end else begin\n      counter <= IDLE_TIMEOUT;\n    end\n  end\nend\n\nalways @(posedge clk) begin\n  /* The data ready signal is fully asynchronous */\n  sdi_d <= {sdi_d[1:0], m_sdi};\nend\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[84, "always @(posedge clk) begin\n"], [85, "  if (resetn == 1'b0) begin\n"], [86, "    counter <= IDLE_TIMEOUT;\n"], [87, "  end else begin\n"], [88, "    if (s_cs[CS_PIN] == 1'b0 && spi_active == 1'b0) begin\n"], [89, "      if (counter != 'h00)\n"], [90, "        counter <= counter - 1'b1;\n"], [91, "    end else begin\n"], [95, "end\n"]], "Add": [[91, "  always @(posedge clk) begin\n"], [91, "    if (resetn == 1'b0) begin\n"], [92, "    end else begin\n"], [92, "      if (s_cs[CS_PIN] == 1'b0 && spi_active == 1'b0) begin\n"], [92, "        if (counter != 'h00)\n"], [92, "          counter <= counter - 1'b1;\n"], [92, "      end else begin\n"], [92, "        counter <= IDLE_TIMEOUT;\n"], [92, "      end\n"]]}}