<module name="SEC_MMR0_BOOT_CTRL" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CTRLMMR_SEC_CLSTR0_DEF" acronym="CTRLMMR_SEC_CLSTR0_DEF" offset="0x20" width="32" description="Defines the type of the processor cluster.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CORE_NUM" width="3" begin="18" end="16" resetval="0x2" description="Number of cores in cluster" range="" rwaccess="R"/>
    <bitfield id="DSP_CORE_TYPE" width="8" begin="15" end="8" resetval="0xFF" description="DSP core type configuration. Not shown values are reserved. 0h - C7x 1h - C6x FFh - Not DSP" range="" rwaccess="R"/>
    <bitfield id="ARM_CORE_TYPE" width="8" begin="7" end="0" resetval="0x10" description="ARM core type configuration. Not shown values are reserved. 0h - A53 1h - A57 10h - R5 FFh - Not ARM" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR0_CFG" acronym="CTRLMMR_SEC_CLSTR0_CFG" offset="0x40" width="32" description="Configures cluster level characteristics.">
    <bitfield id="CLSTR_CFG_RSVD" width="28" begin="31" end="4" resetval="0x0" description="Reserved for future use. Write '0' to ensure compatibility with future devices." range="" rwaccess="RW"/>
    <bitfield id="LOCKSTEP_EN" width="1" begin="3" end="3" resetval="0xX" description="Lockstep enable. Indicates if R5 lockstep operation is supported on the device" range="" rwaccess="R"/>
    <bitfield id="DBG_NO_CLKSTOP" width="1" begin="2" end="2" resetval="0x0" description="CPU clockstop behavior" range="" rwaccess="RW"/>
    <bitfield id="TEINIT" width="1" begin="1" end="1" resetval="0x0" description="Exception handling state at reset:" range="" rwaccess="RW"/>
    <bitfield id="LOCKSTEP" width="1" begin="0" end="0" resetval="0xX" description="When set, Core0 and Core1 operate in lockstep mode. Can only be changed if lockstep operation is supported as indicated by CLSTR0_CFG_lockstep_en = 1. If CLSTR0_CFG_lockstep_en = 0, lockstep is not supported, this bit will be read only with a value of 0." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR0_CORE0_CFG" acronym="CTRLMMR_SEC_CLSTR0_CORE0_CFG" offset="0x100" width="32" description="Configures the TCM and interrupt operation of R5 Core0.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NMFI_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable Core0 Non-Maskable Fast Interrupts when set" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCM_RSTBASE" width="1" begin="11" end="11" resetval="0x1" description="Core0 A/BTCM Reset Base Address Indicator" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="10" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BTCM_EN" width="1" begin="7" end="7" resetval="0x1" description="Enable Core0 BTCM RAM at reset when set" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="6" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ATCM_EN" width="1" begin="3" end="3" resetval="0x0" description="Enable Core0 ATCM RAM at reset when set" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR0_CORE0_BOOTVECT_LO" acronym="CTRLMMR_SEC_CLSTR0_CORE0_BOOTVECT_LO" offset="0x110" width="32" description="Contains the lower 32 bits of the boot vector location for R5 Core0. Bits 4:0 are not used and are always 0.">
    <bitfield id="VECT_ADDR" width="25" begin="31" end="7" resetval="0x4" description="Specifies the lower 25 bits of the 41-bit vector address corresponding to Vector Table address bits[31:7]. Note bits 6:0 of the Vector Table address are always 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="6" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR0_CORE0_BOOTVECT_HI" acronym="CTRLMMR_SEC_CLSTR0_CORE0_BOOTVECT_HI" offset="0x114" width="32" description="Contains the lower 16 bits of the boot vector location for R5 Core0.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VECT_ADDR" width="16" begin="15" end="0" resetval="0x0" description="Specifies the upper 16 bits of the 41-bit vector address corresponding to Vector Table address bits[47:32]." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR0_CORE0_PMCTRL" acronym="CTRLMMR_SEC_CLSTR0_CORE0_PMCTRL" offset="0x120" width="32" description="Configures Cluster Core0 power state.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CORE_HALT" width="1" begin="0" end="0" resetval="0x0" description="Halt Core0.When 0, indicates that Core0 is in the Halt state." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR0_CORE0_PMSTAT" acronym="CTRLMMR_SEC_CLSTR0_CORE0_PMSTAT" offset="0x130" width="32" description="Shows Cluster Core0 power status.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_GATE" width="1" begin="3" end="3" resetval="0xX" description="Core0 Clock StoppedWhen 0, indicates clock stopped due to WFI or WFE state" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WFE" width="1" begin="1" end="1" resetval="0xX" description="Core0 WFE" range="" rwaccess="R"/>
    <bitfield id="WFI" width="1" begin="0" end="0" resetval="0xX" description="Core0 WFI" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR0_CORE1_CFG" acronym="CTRLMMR_SEC_CLSTR0_CORE1_CFG" offset="0x180" width="32" description="Configures the TCM and interrupt operation of R5 Core1.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NMFI_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable Core1 Non-Maskable Fast Interrupts when set" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCM_RSTBASE" width="1" begin="11" end="11" resetval="0x1" description="Core1 A/BTCM Reset Base Address Indicator" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="10" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BTCM_EN" width="1" begin="7" end="7" resetval="0x1" description="Enable Core1 BTCM RAM at reset when set" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="6" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ATCM_EN" width="1" begin="3" end="3" resetval="0x0" description="Enable Core1 ATCM RAM at reset when set" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR0_CORE1_BOOTVECT_LO" acronym="CTRLMMR_SEC_CLSTR0_CORE1_BOOTVECT_LO" offset="0x190" width="32" description="Contains the lower 32 bits of the boot vector location for R5 Core1. Bits 4:0 are not used and are always 0.">
    <bitfield id="VECT_ADDR" width="25" begin="31" end="7" resetval="0x4" description="Specifies the lower 25 bits of the 41-bit vector address corresponding to Vector Table address bits[31:7]. Note bits 6:0 of the Vector Table address are always 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="6" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR0_CORE1_BOOTVECT_HI" acronym="CTRLMMR_SEC_CLSTR0_CORE1_BOOTVECT_HI" offset="0x194" width="32" description="Contains the lower 16 bits of the boot vector location for R5 Core1.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VECT_ADDR" width="16" begin="15" end="0" resetval="0x0" description="Specifies the upper 16 bits of the 41-bit vector address corresponding to Vector Table address bits[47:32]." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR0_CORE1_PMCTRL" acronym="CTRLMMR_SEC_CLSTR0_CORE1_PMCTRL" offset="0x1A0" width="32" description="Configures Cluster Core1 power state.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CORE_HALT" width="1" begin="0" end="0" resetval="0x0" description="Halt Core1.When 0, indicates that Core1 is in the Halt state." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR0_CORE1_PMSTAT" acronym="CTRLMMR_SEC_CLSTR0_CORE1_PMSTAT" offset="0x1B0" width="32" description="Shows Cluster Core1 power status.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_GATE" width="1" begin="3" end="3" resetval="0xX" description="Core1 Clock StoppedWhen 0, indicates clock stopped due to WFI or WFE state" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WFE" width="1" begin="1" end="1" resetval="0xX" description="Core1 WFE" range="" rwaccess="R"/>
    <bitfield id="WFI" width="1" begin="0" end="0" resetval="0xX" description="Core1 WFI" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR1_DEF" acronym="CTRLMMR_SEC_CLSTR1_DEF" offset="0x1020" width="32" description="Defines the type of the processor cluster.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CORE_NUM" width="3" begin="18" end="16" resetval="0x2" description="Number of cores in cluster" range="" rwaccess="R"/>
    <bitfield id="DSP_CORE_TYPE" width="8" begin="15" end="8" resetval="0xFF" description="DSP core type configuration. Not shown values are reserved. 0h - C7x 1h - C6x FFh - Not DSP" range="" rwaccess="R"/>
    <bitfield id="ARM_CORE_TYPE" width="8" begin="7" end="0" resetval="0x10" description="ARM core type configuration. Not shown values are reserved. 0h - A53 1h - A57 10h - R5 FFh - Not ARM" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR1_CFG" acronym="CTRLMMR_SEC_CLSTR1_CFG" offset="0x1040" width="32" description="Configures cluster level characteristics.">
    <bitfield id="CLSTR_CFG_RSVD" width="28" begin="31" end="4" resetval="0x0" description="Reserved for future use. Write '0' to ensure compatibility with future devices." range="" rwaccess="RW"/>
    <bitfield id="LOCKSTEP_EN" width="1" begin="3" end="3" resetval="0xX" description="Lockstep enable. Indicates if R5 lockstep operation is supported on the device" range="" rwaccess="R"/>
    <bitfield id="DBG_NO_CLKSTOP" width="1" begin="2" end="2" resetval="0x0" description="CPU clockstop behavior" range="" rwaccess="RW"/>
    <bitfield id="TEINIT" width="1" begin="1" end="1" resetval="0x0" description="Exception handling state at reset:" range="" rwaccess="RW"/>
    <bitfield id="LOCKSTEP" width="1" begin="0" end="0" resetval="0xX" description="When set, Core0 and Core1 operate in lockstep mode. Can only be changed if lockstep operation is supported as indicated by CLSTR1_CFG_lockstep_en = 1. If CLSTR1_CFG_lockstep_en = 0, lockstep is not supported, this bit will be read only with a value of 0." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR1_CORE0_CFG" acronym="CTRLMMR_SEC_CLSTR1_CORE0_CFG" offset="0x1100" width="32" description="Configures the TCM and interrupt operation of R5 Core0.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NMFI_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable Core0 Non-Maskable Fast Interrupts when set" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCM_RSTBASE" width="1" begin="11" end="11" resetval="0x1" description="Core0 A/BTCM Reset Base Address Indicator" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="10" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BTCM_EN" width="1" begin="7" end="7" resetval="0x1" description="Enable Core0 BTCM RAM at reset when set" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="6" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ATCM_EN" width="1" begin="3" end="3" resetval="0x0" description="Enable Core0 ATCM RAM at reset when set" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR1_CORE0_BOOTVECT_LO" acronym="CTRLMMR_SEC_CLSTR1_CORE0_BOOTVECT_LO" offset="0x1110" width="32" description="Contains the lower 32 bits of the boot vector location for R5 Core0. Bits 4:0 are not used and are always 0.">
    <bitfield id="VECT_ADDR" width="25" begin="31" end="7" resetval="0x4" description="Specifies the lower 25 bits of the 41-bit vector address corresponding to Vector Table address bits[31:7]. Note bits 6:0 of the Vector Table address are always 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="6" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR1_CORE0_BOOTVECT_HI" acronym="CTRLMMR_SEC_CLSTR1_CORE0_BOOTVECT_HI" offset="0x1114" width="32" description="Contains the lower 16 bits of the boot vector location for R5 Core0.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VECT_ADDR" width="16" begin="15" end="0" resetval="0x0" description="Specifies the upper 16 bits of the 41-bit vector address corresponding to Vector Table address bits[47:32]." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR1_CORE0_PMCTRL" acronym="CTRLMMR_SEC_CLSTR1_CORE0_PMCTRL" offset="0x1120" width="32" description="Configures Cluster Core0 power state.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CORE_HALT" width="1" begin="0" end="0" resetval="0x0" description="Halt Core0.When 0, indicates that Core0 is in the Halt state." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR1_CORE0_PMSTAT" acronym="CTRLMMR_SEC_CLSTR1_CORE0_PMSTAT" offset="0x1130" width="32" description="Shows Cluster Core0 power status.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_GATE" width="1" begin="3" end="3" resetval="0xX" description="Core0 Clock StoppedWhen 0, indicates clock stopped due to WFI or WFE state" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WFE" width="1" begin="1" end="1" resetval="0xX" description="Core0 WFE" range="" rwaccess="R"/>
    <bitfield id="WFI" width="1" begin="0" end="0" resetval="0xX" description="Core0 WFI" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR1_CORE1_CFG" acronym="CTRLMMR_SEC_CLSTR1_CORE1_CFG" offset="0x1180" width="32" description="Configures the TCM and interrupt operation of R5 Core1.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NMFI_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable Core1 Non-Maskable Fast Interrupts when set" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCM_RSTBASE" width="1" begin="11" end="11" resetval="0x1" description="Core1 A/BTCM Reset Base Address Indicator" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="10" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BTCM_EN" width="1" begin="7" end="7" resetval="0x1" description="Enable Core1 BTCM RAM at reset when set" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="6" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ATCM_EN" width="1" begin="3" end="3" resetval="0x0" description="Enable Core1 ATCM RAM at reset when set" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR1_CORE1_BOOTVECT_LO" acronym="CTRLMMR_SEC_CLSTR1_CORE1_BOOTVECT_LO" offset="0x1190" width="32" description="Contains the lower 32 bits of the boot vector location for R5 Core1. Bits 4:0 are not used and are always 0.">
    <bitfield id="VECT_ADDR" width="25" begin="31" end="7" resetval="0x4" description="Specifies the lower 25 bits of the 41-bit vector address corresponding to Vector Table address bits[31:7]. Note bits 6:0 of the Vector Table address are always 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="6" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR1_CORE1_BOOTVECT_HI" acronym="CTRLMMR_SEC_CLSTR1_CORE1_BOOTVECT_HI" offset="0x1194" width="32" description="Contains the lower 16 bits of the boot vector location for R5 Core1.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VECT_ADDR" width="16" begin="15" end="0" resetval="0x0" description="Specifies the upper 16 bits of the 41-bit vector address corresponding to Vector Table address bits[47:32]." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR1_CORE1_PMCTRL" acronym="CTRLMMR_SEC_CLSTR1_CORE1_PMCTRL" offset="0x11A0" width="32" description="Configures Cluster Core1 power state.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CORE_HALT" width="1" begin="0" end="0" resetval="0x0" description="Halt Core1.When 0, indicates that Core1 is in the Halt state." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR1_CORE1_PMSTAT" acronym="CTRLMMR_SEC_CLSTR1_CORE1_PMSTAT" offset="0x11B0" width="32" description="Shows Cluster Core1 power status.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_GATE" width="1" begin="3" end="3" resetval="0xX" description="Core1 Clock StoppedWhen 0, indicates clock stopped due to WFI or WFE state" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WFE" width="1" begin="1" end="1" resetval="0xX" description="Core1 WFE" range="" rwaccess="R"/>
    <bitfield id="WFI" width="1" begin="0" end="0" resetval="0xX" description="Core1 WFI" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR2_DEF" acronym="CTRLMMR_SEC_CLSTR2_DEF" offset="0x2020" width="32" description="Defines the type of the processor cluster.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CORE_NUM" width="3" begin="18" end="16" resetval="0x1" description="Number of cores in cluster" range="" rwaccess="R"/>
    <bitfield id="DSP_CORE_TYPE" width="8" begin="15" end="8" resetval="0x1" description="DSP core type configuration. Not shown values are reserved. 0h - C7x 1h - C6x FFh - Not DSP" range="" rwaccess="R"/>
    <bitfield id="ARM_CORE_TYPE" width="8" begin="7" end="0" resetval="0xFF" description="ARM core type configuration. Not shown values are reserved. 0h - A53 1h - A57 10h - R5 FFh - Not ARM" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR2_CFG" acronym="CTRLMMR_SEC_CLSTR2_CFG" offset="0x2040" width="32" description="Configures cluster level characteristics.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SSCLK_MODE" width="2" begin="1" end="0" resetval="0x0" description="Controls the C66 clock rate for cluster logic and bus interfaces 0h - Div2 clock mode 1h - Div3 clock mode 2h - Div4 clock mode3h - Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR2_CORE0_CFG" acronym="CTRLMMR_SEC_CLSTR2_CORE0_CFG" offset="0x2100" width="32" description="Configures the C66 operation.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BIG_ENDIAN" width="1" begin="16" end="16" resetval="0x0" description="When big endian operation is selected, C66 core operates in big endian and corepac bridges will swzzle the data in from and out to the SoC (which is always little endian)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR2_CORE0_BOOTVECT_LO" acronym="CTRLMMR_SEC_CLSTR2_CORE0_BOOTVECT_LO" offset="0x2110" width="32" description="Contains the boot vector for the C66 core.">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GEM_ISTP_RST_VAL" width="22" begin="21" end="0" resetval="0x2000" description="C66 interrupt service table pointer" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR3_DEF" acronym="CTRLMMR_SEC_CLSTR3_DEF" offset="0x3020" width="32" description="Defines the type of the processor cluster.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CORE_NUM" width="3" begin="18" end="16" resetval="0x1" description="Number of cores in cluster" range="" rwaccess="R"/>
    <bitfield id="DSP_CORE_TYPE" width="8" begin="15" end="8" resetval="0x1" description="DSP core type configuration. Not shown values are reserved. 0h - C7x 1h - C6x FFh - Not DSP" range="" rwaccess="R"/>
    <bitfield id="ARM_CORE_TYPE" width="8" begin="7" end="0" resetval="0xFF" description="ARM core type configuration. Not shown values are reserved. 0h - A53 1h - A57 10h - R5 FFh - Not ARM" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR3_CFG" acronym="CTRLMMR_SEC_CLSTR3_CFG" offset="0x3040" width="32" description="Configures cluster level characteristics.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SSCLK_MODE" width="2" begin="1" end="0" resetval="0x0" description="Controls the C66 clock rate for cluster logic and bus interfaces 0h - Div2 clock mode 1h - Div3 clock mode 2h - Div4 clock mode3h - Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR3_CORE0_CFG" acronym="CTRLMMR_SEC_CLSTR3_CORE0_CFG" offset="0x3100" width="32" description="Configures the C66 operation.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BIG_ENDIAN" width="1" begin="16" end="16" resetval="0x0" description="When big endian operation is selected, C66 core operates in big endian and corepac bridges will swzzle the data in from and out to the SoC (which is always little endian)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR3_CORE0_BOOTVECT_LO" acronym="CTRLMMR_SEC_CLSTR3_CORE0_BOOTVECT_LO" offset="0x3110" width="32" description="Contains the boot vector for the C66 core.">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GEM_ISTP_RST_VAL" width="22" begin="21" end="0" resetval="0x2000" description="C66 interrupt service table pointer" range="" rwaccess="RW"/>
  </register>
</module>
