
---------- Begin Simulation Statistics ----------
final_tick                                 1455355500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  80354                       # Simulator instruction rate (inst/s)
host_mem_usage                                 858888                       # Number of bytes of host memory used
host_op_rate                                    92755                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    35.26                       # Real time elapsed on the host
host_tick_rate                               41277279                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2833100                       # Number of instructions simulated
sim_ops                                       3270344                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001455                       # Number of seconds simulated
sim_ticks                                  1455355500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.721891                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  308885                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               312884                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7534                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            539112                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1267                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2054                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              787                       # Number of indirect misses.
system.cpu.branchPred.lookups                  666847                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect       331114                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong       124960                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect       270195                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong       185879                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.whPredictorCorrect         1579                       # Number of time the WH predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.whPredictorWrong           45                       # Number of time the WH predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          369                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           78                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0        42589                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2        18492                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4         6543                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6         1535                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         7023                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8         6759                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          974                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10         3108                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11         7677                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12         5920                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13         3132                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14         5413                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15         1267                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16         2509                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17         2383                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18         2960                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19         1179                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20         5016                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22         3583                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24         5440                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26         8056                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28         5060                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect         2321                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit          283                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong          812                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect       305206                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         1220                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2        26875                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4          497                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6        30111                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7         2369                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8         6808                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9         1933                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10         7704                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11         7906                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12         1567                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13         7461                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14         6286                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15         5714                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16         2000                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17         2141                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18         1519                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19         1821                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20         4328                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22         2748                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24         7721                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26         4715                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28         2935                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30        11459                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect       140664                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit          323                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong         2821                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   37534                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          154                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    990792                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   984320                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              6114                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     559313                       # Number of branches committed
system.cpu.commit.bw_lim_events                183790                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             388                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          319034                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2845009                       # Number of instructions committed
system.cpu.commit.committedOps                3282253                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2771715                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.184196                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.301421                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1872181     67.55%     67.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       292057     10.54%     78.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       131420      4.74%     82.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       126635      4.57%     87.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        59317      2.14%     89.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        22626      0.82%     90.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        59090      2.13%     92.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        24599      0.89%     93.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       183790      6.63%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2771715                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                29833                       # Number of function calls committed.
system.cpu.commit.int_insts                   2980509                       # Number of committed integer instructions.
system.cpu.commit.loads                        448105                       # Number of loads committed
system.cpu.commit.membars                         278                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           38      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2375636     72.38%     72.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           17827      0.54%     72.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              512      0.02%     72.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            625      0.02%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp            137      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1604      0.05%     73.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult           946      0.03%     73.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc         1506      0.05%     73.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            628      0.02%     73.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          1211      0.04%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              98      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             162      0.00%     73.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             152      0.00%     73.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     73.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            754      0.02%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          448105     13.65%     86.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         432312     13.17%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3282253                       # Class of committed instruction
system.cpu.commit.refs                         880417                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     29063                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2833100                       # Number of Instructions Simulated
system.cpu.committedOps                       3270344                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.027395                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.027395                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1879260                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1455                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               297130                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                3677987                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   333115                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    505147                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   9082                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  4569                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 89474                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      666847                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    454646                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2294633                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  3270                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        3324879                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  169                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           118                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   21042                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.229101                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             510601                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             347686                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.142290                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2816078                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.370821                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.637832                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2082309     73.94%     73.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    64783      2.30%     76.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    86491      3.07%     79.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    52054      1.85%     81.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    95106      3.38%     84.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    79247      2.81%     87.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    49540      1.76%     89.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    59872      2.13%     91.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   246676      8.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2816078                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           94635                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 7950                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   608130                       # Number of branches executed
system.cpu.iew.exec_nop                         12169                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.215817                       # Inst execution rate
system.cpu.iew.exec_refs                       982383                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     464790                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   57945                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                508872                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                532                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               907                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               476711                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             3608833                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                517593                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              7863                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               3538894                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    381                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 48124                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   9082                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 48538                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         14053                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            15942                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1285                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        60767                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        44399                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             38                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         4297                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           3653                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   3531115                       # num instructions consuming a value
system.cpu.iew.wb_count                       3503155                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.592195                       # average fanout of values written-back
system.cpu.iew.wb_producers                   2091107                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.203538                       # insts written-back per cycle
system.cpu.iew.wb_sent                        3514259                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  4008883                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2558990                       # number of integer regfile writes
system.cpu.ipc                               0.973335                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.973335                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                60      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2531670     71.38%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                19202      0.54%     71.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   608      0.02%     71.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 650      0.02%     71.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                 137      0.00%     71.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                2006      0.06%     72.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult               1052      0.03%     72.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc            1535      0.04%     72.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 810      0.02%     72.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               1548      0.04%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  108      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  176      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  160      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 823      0.02%     72.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               519725     14.65%     86.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              466487     13.15%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3546757                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         980                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000276                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    679     69.29%     69.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                      39      3.98%     73.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     73.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     73.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     73.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  114     11.63%     84.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                72      7.35%     92.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     92.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                   76      7.76%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3515025                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            9853290                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3471961                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           3881571                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    3596132                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   3546757                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 532                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          326319                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              8290                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            144                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       187270                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2816078                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.259467                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.713850                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1709648     60.71%     60.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              143742      5.10%     65.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              163022      5.79%     71.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              121693      4.32%     75.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              677973     24.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2816078                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.218518                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  32652                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              65572                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        31194                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             41447                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              5438                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4987                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               508872                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              476711                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2454194                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   6559                       # number of misc regfile writes
system.cpu.numCycles                          2910713                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  112886                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               3318812                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  49717                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   374599                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    219                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   418                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               5446441                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                3634512                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             3681114                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    552032                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 256942                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   9082                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                349278                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   362302                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          4109071                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        1418201                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              24459                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    407613                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            531                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            36888                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      6151031                       # The number of ROB reads
system.cpu.rob.rob_writes                     7246972                       # The number of ROB writes
system.cpu.timesIdled                            1480                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    32046                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   10103                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   109                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          433                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         27827                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        29342                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           34                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        59706                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             34                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1883                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          327                       # Transaction distribution
system.membus.trans_dist::CleanEvict              106                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8908                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8908                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1883                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         16603                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        38618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       711552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  711552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             27394                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   27394    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               27394                       # Request fanout histogram
system.membus.reqLayer0.occupancy            32237500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           57235250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1455355500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              4280                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        26776                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1984                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1049                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9241                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9241                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2494                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1787                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        16842                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        16842                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        83098                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 90069                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       286528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2398528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2685056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             467                       # Total snoops (count)
system.tol2bus.snoopTraffic                     20928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            30831                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001135                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033674                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  30796     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     35      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              30831                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           58286000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          24963000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3739500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1455355500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 1232                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1498                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2730                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1232                       # number of overall hits
system.l2.overall_hits::.cpu.data                1498                       # number of overall hits
system.l2.overall_hits::total                    2730                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1262                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               9530                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10792                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1262                       # number of overall misses
system.l2.overall_misses::.cpu.data              9530                       # number of overall misses
system.l2.overall_misses::total                 10792                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     98105000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    744156000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        842261000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     98105000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    744156000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       842261000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2494                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            11028                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                13522                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2494                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           11028                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               13522                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.506014                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.864164                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.798107                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.506014                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.864164                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.798107                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77737.717908                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78085.624344                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78044.940697                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77737.717908                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78085.624344                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78044.940697                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 327                       # number of writebacks
system.l2.writebacks::total                       327                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          9530                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10792                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         9530                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10792                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     85494002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    648855002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    734349004                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     85494002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    648855002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    734349004                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.506014                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.864164                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.798107                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.506014                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.864164                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.798107                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67744.851030                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68085.519622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68045.682357                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67744.851030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68085.519622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68045.682357                       # average overall mshr miss latency
system.l2.replacements                            467                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        26449                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            26449                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        26449                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        26449                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1984                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1984                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1984                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1984                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               333                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   333                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            8908                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8908                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    693921000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     693921000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          9241                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9241                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.963965                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.963965                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77898.630445                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77898.630445                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         8908                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8908                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    604840002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    604840002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.963965                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.963965                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67898.518410                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67898.518410                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1232                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1232                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1262                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1262                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     98105000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     98105000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2494                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2494                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.506014                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.506014                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77737.717908                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77737.717908                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1262                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1262                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     85494002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     85494002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.506014                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.506014                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67744.851030                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67744.851030                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1165                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1165                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          622                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             622                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     50235000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     50235000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1787                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1787                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.348069                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.348069                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80763.665595                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80763.665595                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          622                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          622                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     44015000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     44015000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.348069                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.348069                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70763.665595                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70763.665595                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data           239                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               239                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data        16603                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           16603                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        16842                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         16842                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.985809                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.985809                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        16603                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        16603                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data    321147000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    321147000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.985809                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.985809                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19342.709149                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19342.709149                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1455355500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 12478.986497                       # Cycle average of tags in use
system.l2.tags.total_refs                       43101                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     27653                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.558637                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    7172.383924                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       948.826644                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4357.775928                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.218884                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.028956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.132989                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.380828                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         26947                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          717                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        20254                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5806                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.822357                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    505293                       # Number of tag accesses
system.l2.tags.data_accesses                   505293                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1455355500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          80704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         609920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             690624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        80704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         80704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        20928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           20928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            9530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               10791                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          327                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                327                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          55453118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         419086608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             474539726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     55453118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         55453118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       14379992                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             14379992                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       14379992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         55453118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        419086608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            488919718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       327.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1261.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      9530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000237497750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           19                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           19                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               22178                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                290                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10791                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        327                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10791                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      327                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               32                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       5.57                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     89085750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   53955000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               291417000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8255.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27005.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     8533                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     117                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                35.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 10791                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  327                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2442                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    290.044226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   183.153228                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   326.645641                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          415     16.99%     16.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1311     53.69%     70.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          220      9.01%     79.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           47      1.92%     81.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           40      1.64%     83.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           22      0.90%     84.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           23      0.94%     85.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           19      0.78%     85.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          345     14.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2442                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           19                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     567.157895                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     99.678537                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1955.213068                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511            17     89.47%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      5.26%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      5.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            19                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           19                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.263158                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.251378                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.653376                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               16     84.21%     84.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      5.26%     89.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2     10.53%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            19                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 690624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   19776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  690624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                20928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       474.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        13.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    474.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     14.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1455279500                       # Total gap between requests
system.mem_ctrls.avgGap                     130894.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        80704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       609920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        19776                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 55453117.812108449638                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 419086608.048686385155                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 13588432.517003579065                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1261                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         9530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          327                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     33607500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    257809500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   7938185750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26651.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27052.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  24275797.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              8211000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              4349070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            35343000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             631620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     114323040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        432769650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        194419200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          790046580                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        542.854705                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    500489250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     48360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    906506250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              9282000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4918320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            41704740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             981360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     114323040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        426574890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        199635840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          797420190                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        547.921240                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    513657750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     48360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    893337750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1455355500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       451798                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           451798                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       451798                       # number of overall hits
system.cpu.icache.overall_hits::total          451798                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2846                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2846                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2846                       # number of overall misses
system.cpu.icache.overall_misses::total          2846                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    136601999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    136601999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    136601999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    136601999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       454644                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       454644                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       454644                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       454644                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006260                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006260                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006260                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006260                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47997.891427                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47997.891427                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47997.891427                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47997.891427                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1713                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    85.650000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1984                       # number of writebacks
system.cpu.icache.writebacks::total              1984                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          352                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          352                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          352                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          352                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2494                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2494                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2494                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2494                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    114930999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    114930999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    114930999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    114930999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005486                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005486                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005486                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005486                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46082.998797                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46082.998797                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46082.998797                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46082.998797                       # average overall mshr miss latency
system.cpu.icache.replacements                   1984                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       451798                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          451798                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2846                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2846                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    136601999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    136601999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       454644                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       454644                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006260                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006260                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47997.891427                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47997.891427                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          352                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          352                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2494                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2494                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    114930999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    114930999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005486                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005486                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46082.998797                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46082.998797                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1455355500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           491.484734                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              454291                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2493                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            182.226635                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   491.484734                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.959931                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.959931                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          183                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          176                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            911781                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           911781                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1455355500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1455355500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1455355500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1455355500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1455355500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       861896                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           861896                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       861947                       # number of overall hits
system.cpu.dcache.overall_hits::total          861947                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        54848                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          54848                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        54854                       # number of overall misses
system.cpu.dcache.overall_misses::total         54854                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3180090183                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3180090183                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3180090183                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3180090183                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       916744                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       916744                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       916801                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       916801                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.059829                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.059829                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.059832                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.059832                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57980.057304                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57980.057304                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57973.715372                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57973.715372                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       267697                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             16372                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.350904                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        26449                       # number of writebacks
system.cpu.dcache.writebacks::total             26449                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        26984                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        26984                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        26984                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        26984                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        27864                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        27864                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        27867                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        27867                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1308944072                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1308944072                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1309214072                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1309214072                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030395                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030395                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030396                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030396                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46976.172552                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46976.172552                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46980.804249                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46980.804249                       # average overall mshr miss latency
system.cpu.dcache.replacements                  27358                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       478316                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          478316                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3903                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3903                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    153104500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    153104500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       482219                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       482219                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008094                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008094                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39227.389188                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39227.389188                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2121                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2121                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1782                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1782                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     65057000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     65057000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003695                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003695                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36507.856341                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36507.856341                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       383500                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         383500                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        34107                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        34107                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2477969546                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2477969546                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       417607                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       417607                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.081672                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.081672                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72652.814554                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72652.814554                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        24863                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        24863                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         9244                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9244                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    711708935                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    711708935                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022136                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022136                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76991.446884                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76991.446884                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           51                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            51                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            6                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            6                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.105263                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.105263                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       270000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       270000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.052632                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.052632                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        90000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        90000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           80                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           80                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data        16838                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        16838                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data    549016137                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total    549016137                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        16918                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        16918                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.995271                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.995271                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32605.780793                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32605.780793                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        16838                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        16838                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data    532178137                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total    532178137                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.995271                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.995271                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31605.780793                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31605.780793                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          296                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          296                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       343500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       343500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.023102                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.023102                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 49071.428571                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 49071.428571                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       123000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       123000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.009901                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.009901                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        41000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        41000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1455355500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           502.006730                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              890391                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             27870                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.948009                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   502.006730                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.980482                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.980482                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          353                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1862634                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1862634                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1455355500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1455355500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
