$date
	Tue Jun 27 20:56:26 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_sipo $end
$scope module sipo_inst $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 # si $end
$var reg 4 $ int_reg [3:0] $end
$var reg 4 % po [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
b0 $
0#
1"
0!
$end
#5
b0 %
1!
#10
0!
0"
#15
b0 $
1!
#20
0!
1#
#25
b1 $
1!
#30
0!
0#
#35
b1 %
b10 $
1!
#40
0!
1#
#45
b10 %
b101 $
1!
#50
0!
0#
#55
b101 %
b1010 $
1!
#60
b0 $
0!
1"
#65
b0 %
1!
#70
0!
0"
#75
b0 $
1!
#80
0!
1#
#85
b1 $
1!
#90
0!
0#
#95
b1 %
b10 $
1!
#100
0!
1#
