0.7
2020.2
Oct 14 2022
05:20:55
C:/git/ECE_exp2/week2/half_adder_with_case/half_adder_with_case.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/git/ECE_exp2/week2/half_adder_with_case/half_adder_with_case.srcs/sources_1/new/half_adder_with_case.v,1694332912,verilog,,,,half_adder_with_case,,,,,,,,
