// Seed: 4186376241
module module_0 (
    output logic id_0,
    input id_1,
    output reg id_2,
    input logic id_3
);
  always #id_4;
  assign id_2 = 1;
  logic id_5;
  type_11(
      id_2
  );
  initial id_2 <= (1'h0);
  logic id_6 = 1;
endmodule
`define pp_4 0
