
manager.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000009c  00800100  00003732  000037c6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00003732  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000022b  0080019c  0080019c  00003862  2**0
                  ALLOC
  3 .stab         0000bf34  00000000  00000000  00003864  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00002f8c  00000000  00000000  0000f798  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000011  00000000  00000000  00012724  2**0
                  CONTENTS, READONLY
  6 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00012738  2**2
                  CONTENTS, READONLY
  7 .debug_aranges 000000e0  00000000  00000000  00012778  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00000d2d  00000000  00000000  00012858  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000008fa  00000000  00000000  00013585  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000052c  00000000  00000000  00013e7f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000318  00000000  00000000  000143ab  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 5d 00 	jmp	0xba	; 0xba <__ctors_end>
       4:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
       8:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
       c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      10:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      14:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      18:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      1c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      20:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      24:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      28:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      2c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      30:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      34:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      38:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      3c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      40:	0c 94 fe 13 	jmp	0x27fc	; 0x27fc <__vector_16>
      44:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      48:	0c 94 38 12 	jmp	0x2470	; 0x2470 <__vector_18>
      4c:	0c 94 6d 12 	jmp	0x24da	; 0x24da <__vector_19>
      50:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      54:	0c 94 2c 13 	jmp	0x2658	; 0x2658 <__vector_21>
      58:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      5c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      60:	0c 94 ef 14 	jmp	0x29de	; 0x29de <__vector_24>
      64:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      68:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      6c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      70:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      74:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      78:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      7c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      80:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      84:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      88:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      8c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      90:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      94:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      98:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      9c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      a0:	0c 94 79 16 	jmp	0x2cf2	; 0x2cf2 <__vector_40>
      a4:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      a8:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      ac:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      b0:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>

000000b4 <EE_IdTable>:
      b4:	52 50 55 69 64 00                                   RPUid.

000000ba <__ctors_end>:
      ba:	11 24       	eor	r1, r1
      bc:	1f be       	out	0x3f, r1	; 63
      be:	cf ef       	ldi	r28, 0xFF	; 255
      c0:	d8 e0       	ldi	r29, 0x08	; 8
      c2:	de bf       	out	0x3e, r29	; 62
      c4:	cd bf       	out	0x3d, r28	; 61

000000c6 <__do_copy_data>:
      c6:	11 e0       	ldi	r17, 0x01	; 1
      c8:	a0 e0       	ldi	r26, 0x00	; 0
      ca:	b1 e0       	ldi	r27, 0x01	; 1
      cc:	e2 e3       	ldi	r30, 0x32	; 50
      ce:	f7 e3       	ldi	r31, 0x37	; 55
      d0:	02 c0       	rjmp	.+4      	; 0xd6 <__do_copy_data+0x10>
      d2:	05 90       	lpm	r0, Z+
      d4:	0d 92       	st	X+, r0
      d6:	ac 39       	cpi	r26, 0x9C	; 156
      d8:	b1 07       	cpc	r27, r17
      da:	d9 f7       	brne	.-10     	; 0xd2 <__do_copy_data+0xc>

000000dc <__do_clear_bss>:
      dc:	23 e0       	ldi	r18, 0x03	; 3
      de:	ac e9       	ldi	r26, 0x9C	; 156
      e0:	b1 e0       	ldi	r27, 0x01	; 1
      e2:	01 c0       	rjmp	.+2      	; 0xe6 <.do_clear_bss_start>

000000e4 <.do_clear_bss_loop>:
      e4:	1d 92       	st	X+, r1

000000e6 <.do_clear_bss_start>:
      e6:	a7 3c       	cpi	r26, 0xC7	; 199
      e8:	b2 07       	cpc	r27, r18
      ea:	e1 f7       	brne	.-8      	; 0xe4 <.do_clear_bss_loop>
      ec:	0e 94 5f 01 	call	0x2be	; 0x2be <main>
      f0:	0c 94 97 1b 	jmp	0x372e	; 0x372e <_exit>

000000f4 <__bad_interrupt>:
      f4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000f8 <setup>:
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
      f8:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
      fa:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
      fc:	25 9a       	sbi	0x04, 5	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
      fe:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     100:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     102:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     104:	2d 9a       	sbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     106:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     108:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     10a:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     10c:	53 98       	cbi	0x0a, 3	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     10e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     110:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     112:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     114:	5b 9a       	sbi	0x0b, 3	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     116:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     118:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     11a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     11c:	52 9a       	sbi	0x0a, 2	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     11e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     120:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     122:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     124:	5a 9a       	sbi	0x0b, 2	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     126:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     128:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     12a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     12c:	3b 9a       	sbi	0x07, 3	; 7
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     12e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     130:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     132:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     134:	43 9a       	sbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     136:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     138:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     13a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     13c:	54 9a       	sbi	0x0a, 4	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     13e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     140:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     142:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     144:	5c 98       	cbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     146:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     148:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     14a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     14c:	55 9a       	sbi	0x0a, 5	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     14e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     150:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     152:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     154:	5d 9a       	sbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     156:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     158:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     15a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     15c:	3a 9a       	sbi	0x07, 2	; 7
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     15e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     160:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     162:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     164:	42 98       	cbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     166:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     168:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     16a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     16c:	57 9a       	sbi	0x0a, 7	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     16e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     170:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     172:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     174:	5f 98       	cbi	0x0b, 7	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     176:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     178:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     17a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     17c:	56 9a       	sbi	0x0a, 6	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     17e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     180:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     182:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     184:	5e 98       	cbi	0x0b, 6	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     186:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     188:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     18a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     18c:	22 9a       	sbi	0x04, 2	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     18e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     190:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     192:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     194:	2a 9a       	sbi	0x05, 2	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     196:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     198:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     19a:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     19c:	20 98       	cbi	0x04, 0	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     19e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     1a0:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     1a2:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     1a4:	28 9a       	sbi	0x05, 0	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     1a6:	8f bf       	out	0x3f, r24	; 63
    digitalWrite(MGR_nSS, HIGH); 
    pinMode(SHUTDOWN, INPUT);
    digitalWrite(SHUTDOWN, HIGH); // trun on a weak pullup 

    // from rpubus_manager_state.h
    bootloader_address = RPU_HOST_CONNECT; 
     1a8:	80 e3       	ldi	r24, 0x30	; 48
     1aa:	80 93 01 03 	sts	0x0301, r24	; 0x800301 <bootloader_address>
    host_active = 0;
     1ae:	10 92 03 03 	sts	0x0303, r1	; 0x800303 <host_active>
    lockout_active = 0;
     1b2:	10 92 ee 02 	sts	0x02EE, r1	; 0x8002ee <lockout_active>
    status_byt = 0;
     1b6:	10 92 f0 02 	sts	0x02F0, r1	; 0x8002f0 <status_byt>
    write_rpu_address_to_eeprom = 0;
     1ba:	10 92 f5 02 	sts	0x02F5, r1	; 0x8002f5 <write_rpu_address_to_eeprom>
    shutdown_detected = 0;
     1be:	10 92 f3 02 	sts	0x02F3, r1	; 0x8002f3 <shutdown_detected>
    shutdown_started = 0;
     1c2:	10 92 f2 02 	sts	0x02F2, r1	; 0x8002f2 <shutdown_started>
    arduino_mode_started =0;
     1c6:	10 92 04 03 	sts	0x0304, r1	; 0x800304 <arduino_mode_started>
    arduino_mode = 0;
     1ca:	10 92 fc 02 	sts	0x02FC, r1	; 0x8002fc <arduino_mode>
    test_mode_started = 0;
     1ce:	10 92 ed 02 	sts	0x02ED, r1	; 0x8002ed <test_mode_started>
    test_mode = 0;
     1d2:	10 92 06 03 	sts	0x0306, r1	; 0x800306 <test_mode>
    transceiver_state = 0;
     1d6:	10 92 f4 02 	sts	0x02F4, r1	; 0x8002f4 <transceiver_state>
    
    // from smbus_cmds.h
    smbus_has_numBytes_to_handle = 0;
     1da:	10 92 55 03 	sts	0x0355, r1	; 0x800355 <smbus_has_numBytes_to_handle+0x1>
     1de:	10 92 54 03 	sts	0x0354, r1	; 0x800354 <smbus_has_numBytes_to_handle>
    
    // from dtr_transmition.h
    uart_output = 0;
     1e2:	10 92 07 03 	sts	0x0307, r1	; 0x800307 <uart_output>

    //Timer0 Fast PWM mode, Timer1 & Timer2 Phase Correct PWM mode.
    initTimers();
     1e6:	0e 94 54 14 	call	0x28a8	; 0x28a8 <initTimers>

    // Initialize ADC and put in Auto Trigger mode to fetch an array of channels
    init_ADC_single_conversion(EXTERNAL_AVCC); // warning AREF must not be connected to anything
     1ea:	80 e4       	ldi	r24, 0x40	; 64
     1ec:	0e 94 91 13 	call	0x2722	; 0x2722 <init_ADC_single_conversion>
    enable_ADC_auto_conversion(BURST_MODE);
     1f0:	80 e0       	ldi	r24, 0x00	; 0
     1f2:	0e 94 ac 13 	call	0x2758	; 0x2758 <enable_ADC_auto_conversion>
    adc_started_at = millis();
     1f6:	0e 94 48 14 	call	0x2890	; 0x2890 <millis>
     1fa:	60 93 7e 03 	sts	0x037E, r22	; 0x80037e <adc_started_at>
     1fe:	70 93 7f 03 	sts	0x037F, r23	; 0x80037f <adc_started_at+0x1>
     202:	80 93 80 03 	sts	0x0380, r24	; 0x800380 <adc_started_at+0x2>
     206:	90 93 81 03 	sts	0x0381, r25	; 0x800381 <adc_started_at+0x3>

    /* Initialize UART, it returns a pointer to FILE so redirect of stdin and stdout works*/
    stdout = stdin = uartstream0_init(DTR_BAUD);
     20a:	60 e9       	ldi	r22, 0x90	; 144
     20c:	70 ed       	ldi	r23, 0xD0	; 208
     20e:	83 e0       	ldi	r24, 0x03	; 3
     210:	90 e0       	ldi	r25, 0x00	; 0
     212:	0e 94 05 13 	call	0x260a	; 0x260a <uartstream0_init>
     216:	90 93 c2 03 	sts	0x03C2, r25	; 0x8003c2 <__iob+0x1>
     21a:	80 93 c1 03 	sts	0x03C1, r24	; 0x8003c1 <__iob>
     21e:	90 93 c4 03 	sts	0x03C4, r25	; 0x8003c4 <__iob+0x3>
     222:	80 93 c3 03 	sts	0x03C3, r24	; 0x8003c3 <__iob+0x2>

    // can use with a true I2C bus master that does clock stretching and repeated starts 
    twi0_setAddress(I2C0_ADDRESS);
     226:	89 e2       	ldi	r24, 0x29	; 41
     228:	0e 94 b8 14 	call	0x2970	; 0x2970 <twi0_setAddress>
    twi0_attachSlaveTxEvent(transmit_i2c_event); // called when I2C slave has been requested to send data
     22c:	8b e9       	ldi	r24, 0x9B	; 155
     22e:	9b e0       	ldi	r25, 0x0B	; 11
     230:	0e 94 da 14 	call	0x29b4	; 0x29b4 <twi0_attachSlaveTxEvent>
    twi0_attachSlaveRxEvent(receive_i2c_event); // called when I2C slave has received data
     234:	8e e5       	ldi	r24, 0x5E	; 94
     236:	9b e0       	ldi	r25, 0x0B	; 11
     238:	0e 94 d5 14 	call	0x29aa	; 0x29aa <twi0_attachSlaveRxEvent>
    twi0_init(false); // do not use internal pull-up
     23c:	80 e0       	ldi	r24, 0x00	; 0
     23e:	0e 94 9a 14 	call	0x2934	; 0x2934 <twi0_init>

    // with interleaved buffer for use with SMbus bus master that does not like clock-stretching (e.g., R-Pi Zero) 
    twi1_setAddress(I2C1_ADDRESS);
     242:	8a e2       	ldi	r24, 0x2A	; 42
     244:	0e 94 42 16 	call	0x2c84	; 0x2c84 <twi1_setAddress>
    twi1_attachSlaveTxEvent(transmit_smbus_event); // called when SMBus slave has been requested to send data
     248:	88 e2       	ldi	r24, 0x28	; 40
     24a:	9c e0       	ldi	r25, 0x0C	; 12
     24c:	0e 94 64 16 	call	0x2cc8	; 0x2cc8 <twi1_attachSlaveTxEvent>
    twi1_attachSlaveRxEvent(receive_smbus_event); // called when SMBus slave has received data
     250:	8b ea       	ldi	r24, 0xAB	; 171
     252:	9b e0       	ldi	r25, 0x0B	; 11
     254:	0e 94 5f 16 	call	0x2cbe	; 0x2cbe <twi1_attachSlaveRxEvent>
    twi1_init(false); // do not use internal pull-up a Raspberry Pi has them on board
     258:	80 e0       	ldi	r24, 0x00	; 0
     25a:	0e 94 1e 16 	call	0x2c3c	; 0x2c3c <twi1_init>

    sei(); // Enable global interrupts to start TIMER0 and UART
     25e:	78 94       	sei
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     260:	2f eb       	ldi	r18, 0xBF	; 191
     262:	84 ed       	ldi	r24, 0xD4	; 212
     264:	91 e0       	ldi	r25, 0x01	; 1
     266:	21 50       	subi	r18, 0x01	; 1
     268:	80 40       	sbci	r24, 0x00	; 0
     26a:	90 40       	sbci	r25, 0x00	; 0
     26c:	e1 f7       	brne	.-8      	; 0x266 <setup+0x16e>
     26e:	00 c0       	rjmp	.+0      	; 0x270 <setup+0x178>
     270:	00 00       	nop
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     272:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     274:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     276:	5f 9a       	sbi	0x0b, 7	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     278:	8f bf       	out	0x3f, r24	; 63

    _delay_ms(50); // wait for UART glitch to clear, blocking at this point is OK.
    digitalWrite(DTR_DE, HIGH);  // then allow DTR pair driver to enable

    // load reference calibration
    LoadAnalogRefFromEEPROM();
     27a:	0e 94 7d 0d 	call	0x1afa	; 0x1afa <LoadAnalogRefFromEEPROM>

    // Use eeprom value for rpu_address if ID was valid    
    if (check_for_eeprom_id())
     27e:	0e 94 5c 0c 	call	0x18b8	; 0x18b8 <check_for_eeprom_id>
     282:	88 23       	and	r24, r24
     284:	29 f0       	breq	.+10     	; 0x290 <setup+0x198>
    {
        rpu_address = eeprom_read_byte((uint8_t*)(EE_RPU_ADDRESS));
     286:	82 e3       	ldi	r24, 0x32	; 50
     288:	90 e0       	ldi	r25, 0x00	; 0
     28a:	0e 94 18 1b 	call	0x3630	; 0x3630 <eeprom_read_byte>
     28e:	01 c0       	rjmp	.+2      	; 0x292 <setup+0x19a>
    }
    else
    {
        rpu_address = RPU_ADDRESS;
     290:	81 e3       	ldi	r24, 0x31	; 49
     292:	80 93 02 03 	sts	0x0302, r24	; 0x800302 <rpu_address>
    }

    // load Battery Limits from EEPROM (or set defaults)
    LoadBatLimitsFromEEPROM();
     296:	0e 94 46 0f 	call	0x1e8c	; 0x1e8c <LoadBatLimitsFromEEPROM>

    // load Day-Night state machine values from EEPROM (or set defaults)
    LoadDayNightValuesFromEEPROM();
     29a:	0e 94 72 10 	call	0x20e4	; 0x20e4 <LoadDayNightValuesFromEEPROM>
    dayTmrStarted = millis();
     29e:	0e 94 48 14 	call	0x2890	; 0x2890 <millis>
     2a2:	60 93 a8 03 	sts	0x03A8, r22	; 0x8003a8 <dayTmrStarted>
     2a6:	70 93 a9 03 	sts	0x03A9, r23	; 0x8003a9 <dayTmrStarted+0x1>
     2aa:	80 93 aa 03 	sts	0x03AA, r24	; 0x8003aa <dayTmrStarted+0x2>
     2ae:	90 93 ab 03 	sts	0x03AB, r25	; 0x8003ab <dayTmrStarted+0x3>
    printf("%c", uart_output); 
#endif
#if defined(HOST_LOCKOUT)
// this will keep the host off the bus until the HOST_LOCKOUT_STATUS bit in status_byt is clear 
// status_byt is zero at this point, but this shows how to set the bit without changing other bits
    status_byt |= (1<<HOST_LOCKOUT_STATUS);
     2b2:	80 91 f0 02 	lds	r24, 0x02F0	; 0x8002f0 <status_byt>
     2b6:	88 60       	ori	r24, 0x08	; 8
     2b8:	80 93 f0 02 	sts	0x02F0, r24	; 0x8002f0 <status_byt>
     2bc:	08 95       	ret

000002be <main>:
#endif
}

int main(void)
{
    setup();
     2be:	0e 94 7c 00 	call	0xf8	; 0xf8 <setup>

    blink_started_at = millis();
     2c2:	0e 94 48 14 	call	0x2890	; 0x2890 <millis>
     2c6:	60 93 f8 02 	sts	0x02F8, r22	; 0x8002f8 <blink_started_at>
     2ca:	70 93 f9 02 	sts	0x02F9, r23	; 0x8002f9 <blink_started_at+0x1>
     2ce:	80 93 fa 02 	sts	0x02FA, r24	; 0x8002fa <blink_started_at+0x2>
     2d2:	90 93 fb 02 	sts	0x02FB, r25	; 0x8002fb <blink_started_at+0x3>

    while (1) // scan time for each loop varies depending on how much of each thing needs to be done 
    {
        if (!test_mode) 
     2d6:	80 91 06 03 	lds	r24, 0x0306	; 0x800306 <test_mode>
     2da:	81 11       	cpse	r24, r1
     2dc:	0a c0       	rjmp	.+20     	; 0x2f2 <main+0x34>
        {
            blink_on_activate();
     2de:	0e 94 0b 02 	call	0x416	; 0x416 <blink_on_activate>
            check_Bootload_Time();
     2e2:	0e 94 ba 02 	call	0x574	; 0x574 <check_Bootload_Time>
            check_DTR();
     2e6:	0e 94 5d 03 	call	0x6ba	; 0x6ba <check_DTR>
            check_lockout();
     2ea:	0e 94 e3 02 	call	0x5c6	; 0x5c6 <check_lockout>
            check_shutdown();
     2ee:	0e 94 0c 03 	call	0x618	; 0x618 <check_shutdown>
        }
        save_rpu_addr_state();
     2f2:	0e 94 31 0c 	call	0x1862	; 0x1862 <save_rpu_addr_state>
        check_uart();
     2f6:	0e 94 17 04 	call	0x82e	; 0x82e <check_uart>
        adc_burst();
     2fa:	0e 94 77 0c 	call	0x18ee	; 0x18ee <adc_burst>
        CalReferancesFromI2CtoEE();
     2fe:	0e 94 d1 0d 	call	0x1ba2	; 0x1ba2 <CalReferancesFromI2CtoEE>
        BatLimitsFromI2CtoEE();
     302:	0e 94 9d 0f 	call	0x1f3a	; 0x1f3a <BatLimitsFromI2CtoEE>
        check_if_alt_should_be_on();
     306:	0e 94 ff 0d 	call	0x1bfe	; 0x1bfe <check_if_alt_should_be_on>
        DayNightValuesFromI2CtoEE();
     30a:	0e 94 1e 11 	call	0x223c	; 0x223c <DayNightValuesFromI2CtoEE>
        check_daynight();
     30e:	0e 94 6b 11 	call	0x22d6	; 0x22d6 <check_daynight>
        handle_smbus_receive();
     312:	0e 94 b4 0b 	call	0x1768	; 0x1768 <handle_smbus_receive>
    }    
     316:	df cf       	rjmp	.-66     	; 0x2d6 <main+0x18>

00000318 <connect_normal_mode>:
volatile uint8_t status_byt;

void connect_normal_mode(void)
{
    // connect the local mcu if it has talked to the rpu manager (e.g. got an address)
    if(host_is_foreign)
     318:	80 91 f7 02 	lds	r24, 0x02F7	; 0x8002f7 <host_is_foreign>
     31c:	88 23       	and	r24, r24
     31e:	c1 f0       	breq	.+48     	; 0x350 <connect_normal_mode+0x38>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     320:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     322:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     324:	43 98       	cbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     326:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     328:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     32a:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     32c:	5c 98       	cbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     32e:	8f bf       	out	0x3f, r24	; 63
    {
        digitalWrite(RX_DE, LOW); // disallow RX pair driver to enable if FTDI_TX is low
        digitalWrite(RX_nRE, LOW);  // enable RX pair recevior to output to local MCU's RX input
        if(local_mcu_is_rpu_aware)
     330:	80 91 f6 02 	lds	r24, 0x02F6	; 0x8002f6 <local_mcu_is_rpu_aware>
     334:	88 23       	and	r24, r24
     336:	21 f0       	breq	.+8      	; 0x340 <connect_normal_mode+0x28>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     338:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     33a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     33c:	5d 9a       	sbi	0x0b, 5	; 11
     33e:	03 c0       	rjmp	.+6      	; 0x346 <connect_normal_mode+0x2e>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     340:	8f b7       	in	r24, 0x3f	; 63
     342:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     344:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     346:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     348:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     34a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     34c:	42 9a       	sbi	0x08, 2	; 8
     34e:	17 c0       	rjmp	.+46     	; 0x37e <connect_normal_mode+0x66>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     350:	8f b7       	in	r24, 0x3f	; 63
     352:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     354:	43 9a       	sbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     356:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     358:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     35a:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     35c:	5c 98       	cbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     35e:	8f bf       	out	0x3f, r24	; 63
     // connect both the local mcu and host/ftdi uart if mcu is rpu aware, otherwise block MCU from using the TX pair
    else
    {
        digitalWrite(RX_DE, HIGH); // allow RX pair driver to enable if FTDI_TX is low
        digitalWrite(RX_nRE, LOW);  // enable RX pair recevior to output to local MCU's RX input
        if(local_mcu_is_rpu_aware)
     360:	80 91 f6 02 	lds	r24, 0x02F6	; 0x8002f6 <local_mcu_is_rpu_aware>
     364:	88 23       	and	r24, r24
     366:	21 f0       	breq	.+8      	; 0x370 <connect_normal_mode+0x58>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     368:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     36a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     36c:	5d 9a       	sbi	0x0b, 5	; 11
     36e:	03 c0       	rjmp	.+6      	; 0x376 <connect_normal_mode+0x5e>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     370:	8f b7       	in	r24, 0x3f	; 63
     372:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     374:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     376:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     378:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     37a:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     37c:	42 98       	cbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     37e:	8f bf       	out	0x3f, r24	; 63
    __asm__ volatile ("" ::: "memory");
     380:	08 95       	ret

00000382 <connect_bootload_mode>:
}

void connect_bootload_mode(void)
{
    // connect the remote host and local mcu
    if (host_is_foreign)
     382:	80 91 f7 02 	lds	r24, 0x02F7	; 0x8002f7 <host_is_foreign>
     386:	88 23       	and	r24, r24
     388:	81 f0       	breq	.+32     	; 0x3aa <connect_bootload_mode+0x28>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     38a:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     38c:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     38e:	43 98       	cbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     390:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     392:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     394:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     396:	5c 98       	cbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     398:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     39a:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     39c:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     39e:	5d 9a       	sbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3a0:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3a2:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3a4:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     3a6:	42 9a       	sbi	0x08, 2	; 8
     3a8:	0f c0       	rjmp	.+30     	; 0x3c8 <connect_bootload_mode+0x46>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3aa:	8f b7       	in	r24, 0x3f	; 63
     3ac:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     3ae:	43 9a       	sbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3b0:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3b2:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3b4:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     3b6:	5c 98       	cbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3b8:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3ba:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3bc:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     3be:	5d 9a       	sbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3c0:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3c2:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3c4:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     3c6:	42 98       	cbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3c8:	8f bf       	out	0x3f, r24	; 63
    __asm__ volatile ("" ::: "memory");
     3ca:	08 95       	ret

000003cc <connect_lockout_mode>:
}

void connect_lockout_mode(void)
{
    // lockout everything
    if (host_is_foreign)
     3cc:	80 91 f7 02 	lds	r24, 0x02F7	; 0x8002f7 <host_is_foreign>
     3d0:	88 23       	and	r24, r24
     3d2:	81 f0       	breq	.+32     	; 0x3f4 <connect_lockout_mode+0x28>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3d4:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3d6:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     3d8:	43 98       	cbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3da:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3dc:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3de:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     3e0:	5c 9a       	sbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3e2:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3e4:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3e6:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     3e8:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3ea:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3ec:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3ee:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     3f0:	42 9a       	sbi	0x08, 2	; 8
     3f2:	0f c0       	rjmp	.+30     	; 0x412 <__LOCK_REGION_LENGTH__+0x12>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3f4:	8f b7       	in	r24, 0x3f	; 63
     3f6:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     3f8:	43 9a       	sbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3fa:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3fc:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3fe:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     400:	5c 9a       	sbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     402:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     404:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     406:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     408:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     40a:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     40c:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     40e:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     410:	42 98       	cbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     412:	8f bf       	out	0x3f, r24	; 63
    __asm__ volatile ("" ::: "memory");
     414:	08 95       	ret

00000416 <blink_on_activate>:
    }
}

// blink if the host is active, fast blink if status_byt, slow blink in lockout
void blink_on_activate(void)
{
     416:	0f 93       	push	r16
     418:	1f 93       	push	r17
    if (shutdown_detected) // do not blink,  power usage needs to be very stable to tell if the host has haulted. 
     41a:	80 91 f3 02 	lds	r24, 0x02F3	; 0x8002f3 <shutdown_detected>
     41e:	81 11       	cpse	r24, r1
     420:	a6 c0       	rjmp	.+332    	; 0x56e <blink_on_activate+0x158>
    {
        return;
    }
    
    unsigned long kRuntime = millis() - blink_started_at;
     422:	0e 94 48 14 	call	0x2890	; 0x2890 <millis>
     426:	00 91 f8 02 	lds	r16, 0x02F8	; 0x8002f8 <blink_started_at>
     42a:	10 91 f9 02 	lds	r17, 0x02F9	; 0x8002f9 <blink_started_at+0x1>
     42e:	20 91 fa 02 	lds	r18, 0x02FA	; 0x8002fa <blink_started_at+0x2>
     432:	30 91 fb 02 	lds	r19, 0x02FB	; 0x8002fb <blink_started_at+0x3>
     436:	dc 01       	movw	r26, r24
     438:	cb 01       	movw	r24, r22
     43a:	80 1b       	sub	r24, r16
     43c:	91 0b       	sbc	r25, r17
     43e:	a2 0b       	sbc	r26, r18
     440:	b3 0b       	sbc	r27, r19
    
    // Remote will start with the lockout bit set so don't blink for that
    if (!(status_byt & ~(1<<HOST_LOCKOUT_STATUS) )) 
     442:	20 91 f0 02 	lds	r18, 0x02F0	; 0x8002f0 <status_byt>
     446:	27 7f       	andi	r18, 0xF7	; 247
     448:	09 f0       	breq	.+2      	; 0x44c <blink_on_activate+0x36>
     44a:	6d c0       	rjmp	.+218    	; 0x526 <blink_on_activate+0x110>
    {
        // blink half as fast when host is foreign
        if (host_is_foreign)
     44c:	20 91 f7 02 	lds	r18, 0x02F7	; 0x8002f7 <host_is_foreign>
     450:	22 23       	and	r18, r18
     452:	21 f0       	breq	.+8      	; 0x45c <blink_on_activate+0x46>
        {
            kRuntime = kRuntime >> 1;
     454:	b6 95       	lsr	r27
     456:	a7 95       	ror	r26
     458:	97 95       	ror	r25
     45a:	87 95       	ror	r24
        }
        
        if ( bootloader_started  && (kRuntime > BLINK_BOOTLD_DELAY) )
     45c:	20 91 ef 02 	lds	r18, 0x02EF	; 0x8002ef <bootloader_started>
     460:	22 23       	and	r18, r18
     462:	e9 f0       	breq	.+58     	; 0x49e <blink_on_activate+0x88>
     464:	8c 34       	cpi	r24, 0x4C	; 76
     466:	91 05       	cpc	r25, r1
     468:	a1 05       	cpc	r26, r1
     46a:	b1 05       	cpc	r27, r1
     46c:	c0 f0       	brcs	.+48     	; 0x49e <blink_on_activate+0x88>
static inline __attribute__((always_inline))
void digitalToggle(uint8_t pin_num) {
    if (!badPin(pin_num)) 
    {
        // Ckeck if pin is in OUTPUT mode befor changing it
        if( ( ( (*pinMap[pin_num].ddr) >> pinMap[pin_num].bit ) & 1) == OUTPUT )  
     46e:	25 9b       	sbis	0x04, 5	; 4
     470:	09 c0       	rjmp	.+18     	; 0x484 <blink_on_activate+0x6e>
static inline __attribute__((always_inline))
bool digitalRead(uint8_t pin_num) 
{
    if (!badPin(pin_num)) 
    {
        return (*pinMap[pin_num].pin >> pinMap[pin_num].bit) & 1;
     472:	93 b1       	in	r25, 0x03	; 3
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     474:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     476:	f8 94       	cli
    {
        if (value_for_bit) 
     478:	95 fd       	sbrc	r25, 5
     47a:	02 c0       	rjmp	.+4      	; 0x480 <blink_on_activate+0x6a>
        {
            *register_addr |= 1 << bit_offset;
     47c:	2d 9a       	sbi	0x05, 5	; 5
     47e:	01 c0       	rjmp	.+2      	; 0x482 <blink_on_activate+0x6c>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     480:	2d 98       	cbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     482:	8f bf       	out	0x3f, r24	; 63
        {
            digitalToggle(LED_BUILTIN);
            
            // next toggle 
            blink_started_at += BLINK_BOOTLD_DELAY; 
     484:	80 91 f8 02 	lds	r24, 0x02F8	; 0x8002f8 <blink_started_at>
     488:	90 91 f9 02 	lds	r25, 0x02F9	; 0x8002f9 <blink_started_at+0x1>
     48c:	a0 91 fa 02 	lds	r26, 0x02FA	; 0x8002fa <blink_started_at+0x2>
     490:	b0 91 fb 02 	lds	r27, 0x02FB	; 0x8002fb <blink_started_at+0x3>
     494:	85 5b       	subi	r24, 0xB5	; 181
     496:	9f 4f       	sbci	r25, 0xFF	; 255
     498:	af 4f       	sbci	r26, 0xFF	; 255
     49a:	bf 4f       	sbci	r27, 0xFF	; 255
     49c:	60 c0       	rjmp	.+192    	; 0x55e <blink_on_activate+0x148>
        }
        else if ( lockout_active  && (kRuntime > BLINK_LOCKOUT_DELAY) )
     49e:	20 91 ee 02 	lds	r18, 0x02EE	; 0x8002ee <lockout_active>
     4a2:	22 23       	and	r18, r18
     4a4:	f1 f0       	breq	.+60     	; 0x4e2 <blink_on_activate+0xcc>
     4a6:	81 3d       	cpi	r24, 0xD1	; 209
     4a8:	27 e0       	ldi	r18, 0x07	; 7
     4aa:	92 07       	cpc	r25, r18
     4ac:	a1 05       	cpc	r26, r1
     4ae:	b1 05       	cpc	r27, r1
     4b0:	c0 f0       	brcs	.+48     	; 0x4e2 <blink_on_activate+0xcc>
static inline __attribute__((always_inline))
void digitalToggle(uint8_t pin_num) {
    if (!badPin(pin_num)) 
    {
        // Ckeck if pin is in OUTPUT mode befor changing it
        if( ( ( (*pinMap[pin_num].ddr) >> pinMap[pin_num].bit ) & 1) == OUTPUT )  
     4b2:	25 9b       	sbis	0x04, 5	; 4
     4b4:	09 c0       	rjmp	.+18     	; 0x4c8 <blink_on_activate+0xb2>
static inline __attribute__((always_inline))
bool digitalRead(uint8_t pin_num) 
{
    if (!badPin(pin_num)) 
    {
        return (*pinMap[pin_num].pin >> pinMap[pin_num].bit) & 1;
     4b6:	93 b1       	in	r25, 0x03	; 3
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     4b8:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     4ba:	f8 94       	cli
    {
        if (value_for_bit) 
     4bc:	95 fd       	sbrc	r25, 5
     4be:	02 c0       	rjmp	.+4      	; 0x4c4 <blink_on_activate+0xae>
        {
            *register_addr |= 1 << bit_offset;
     4c0:	2d 9a       	sbi	0x05, 5	; 5
     4c2:	01 c0       	rjmp	.+2      	; 0x4c6 <blink_on_activate+0xb0>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     4c4:	2d 98       	cbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     4c6:	8f bf       	out	0x3f, r24	; 63
        {
            digitalToggle(LED_BUILTIN);
            
            // next toggle 
            blink_started_at += BLINK_LOCKOUT_DELAY; 
     4c8:	80 91 f8 02 	lds	r24, 0x02F8	; 0x8002f8 <blink_started_at>
     4cc:	90 91 f9 02 	lds	r25, 0x02F9	; 0x8002f9 <blink_started_at+0x1>
     4d0:	a0 91 fa 02 	lds	r26, 0x02FA	; 0x8002fa <blink_started_at+0x2>
     4d4:	b0 91 fb 02 	lds	r27, 0x02FB	; 0x8002fb <blink_started_at+0x3>
     4d8:	80 53       	subi	r24, 0x30	; 48
     4da:	98 4f       	sbci	r25, 0xF8	; 248
     4dc:	af 4f       	sbci	r26, 0xFF	; 255
     4de:	bf 4f       	sbci	r27, 0xFF	; 255
     4e0:	3e c0       	rjmp	.+124    	; 0x55e <blink_on_activate+0x148>
        }
        else if ( host_active  && (kRuntime > BLINK_ACTIVE_DELAY) )
     4e2:	20 91 03 03 	lds	r18, 0x0303	; 0x800303 <host_active>
     4e6:	22 23       	and	r18, r18
     4e8:	09 f4       	brne	.+2      	; 0x4ec <blink_on_activate+0xd6>
     4ea:	41 c0       	rjmp	.+130    	; 0x56e <blink_on_activate+0x158>
     4ec:	85 3f       	cpi	r24, 0xF5	; 245
     4ee:	91 40       	sbci	r25, 0x01	; 1
     4f0:	a1 05       	cpc	r26, r1
     4f2:	b1 05       	cpc	r27, r1
     4f4:	e0 f1       	brcs	.+120    	; 0x56e <blink_on_activate+0x158>
static inline __attribute__((always_inline))
void digitalToggle(uint8_t pin_num) {
    if (!badPin(pin_num)) 
    {
        // Ckeck if pin is in OUTPUT mode befor changing it
        if( ( ( (*pinMap[pin_num].ddr) >> pinMap[pin_num].bit ) & 1) == OUTPUT )  
     4f6:	25 9b       	sbis	0x04, 5	; 4
     4f8:	09 c0       	rjmp	.+18     	; 0x50c <blink_on_activate+0xf6>
static inline __attribute__((always_inline))
bool digitalRead(uint8_t pin_num) 
{
    if (!badPin(pin_num)) 
    {
        return (*pinMap[pin_num].pin >> pinMap[pin_num].bit) & 1;
     4fa:	93 b1       	in	r25, 0x03	; 3
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     4fc:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     4fe:	f8 94       	cli
    {
        if (value_for_bit) 
     500:	95 fd       	sbrc	r25, 5
     502:	02 c0       	rjmp	.+4      	; 0x508 <blink_on_activate+0xf2>
        {
            *register_addr |= 1 << bit_offset;
     504:	2d 9a       	sbi	0x05, 5	; 5
     506:	01 c0       	rjmp	.+2      	; 0x50a <blink_on_activate+0xf4>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     508:	2d 98       	cbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     50a:	8f bf       	out	0x3f, r24	; 63
        {
            digitalToggle(LED_BUILTIN);
            
            // next toggle 
            blink_started_at += BLINK_ACTIVE_DELAY; 
     50c:	80 91 f8 02 	lds	r24, 0x02F8	; 0x8002f8 <blink_started_at>
     510:	90 91 f9 02 	lds	r25, 0x02F9	; 0x8002f9 <blink_started_at+0x1>
     514:	a0 91 fa 02 	lds	r26, 0x02FA	; 0x8002fa <blink_started_at+0x2>
     518:	b0 91 fb 02 	lds	r27, 0x02FB	; 0x8002fb <blink_started_at+0x3>
     51c:	8c 50       	subi	r24, 0x0C	; 12
     51e:	9e 4f       	sbci	r25, 0xFE	; 254
     520:	af 4f       	sbci	r26, 0xFF	; 255
     522:	bf 4f       	sbci	r27, 0xFF	; 255
     524:	1c c0       	rjmp	.+56     	; 0x55e <blink_on_activate+0x148>
        }
        // else spin the loop
    }
    else
    {
        if ( (kRuntime > BLINK_STATUS_DELAY))
     526:	89 3c       	cpi	r24, 0xC9	; 201
     528:	91 05       	cpc	r25, r1
     52a:	a1 05       	cpc	r26, r1
     52c:	b1 05       	cpc	r27, r1
     52e:	f8 f0       	brcs	.+62     	; 0x56e <blink_on_activate+0x158>
static inline __attribute__((always_inline))
void digitalToggle(uint8_t pin_num) {
    if (!badPin(pin_num)) 
    {
        // Ckeck if pin is in OUTPUT mode befor changing it
        if( ( ( (*pinMap[pin_num].ddr) >> pinMap[pin_num].bit ) & 1) == OUTPUT )  
     530:	25 9b       	sbis	0x04, 5	; 4
     532:	09 c0       	rjmp	.+18     	; 0x546 <blink_on_activate+0x130>
static inline __attribute__((always_inline))
bool digitalRead(uint8_t pin_num) 
{
    if (!badPin(pin_num)) 
    {
        return (*pinMap[pin_num].pin >> pinMap[pin_num].bit) & 1;
     534:	93 b1       	in	r25, 0x03	; 3
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     536:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     538:	f8 94       	cli
    {
        if (value_for_bit) 
     53a:	95 fd       	sbrc	r25, 5
     53c:	02 c0       	rjmp	.+4      	; 0x542 <blink_on_activate+0x12c>
        {
            *register_addr |= 1 << bit_offset;
     53e:	2d 9a       	sbi	0x05, 5	; 5
     540:	01 c0       	rjmp	.+2      	; 0x544 <blink_on_activate+0x12e>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     542:	2d 98       	cbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     544:	8f bf       	out	0x3f, r24	; 63
        {
            digitalToggle(LED_BUILTIN);
            
            // next toggle 
            blink_started_at += BLINK_STATUS_DELAY; 
     546:	80 91 f8 02 	lds	r24, 0x02F8	; 0x8002f8 <blink_started_at>
     54a:	90 91 f9 02 	lds	r25, 0x02F9	; 0x8002f9 <blink_started_at+0x1>
     54e:	a0 91 fa 02 	lds	r26, 0x02FA	; 0x8002fa <blink_started_at+0x2>
     552:	b0 91 fb 02 	lds	r27, 0x02FB	; 0x8002fb <blink_started_at+0x3>
     556:	88 53       	subi	r24, 0x38	; 56
     558:	9f 4f       	sbci	r25, 0xFF	; 255
     55a:	af 4f       	sbci	r26, 0xFF	; 255
     55c:	bf 4f       	sbci	r27, 0xFF	; 255
     55e:	80 93 f8 02 	sts	0x02F8, r24	; 0x8002f8 <blink_started_at>
     562:	90 93 f9 02 	sts	0x02F9, r25	; 0x8002f9 <blink_started_at+0x1>
     566:	a0 93 fa 02 	sts	0x02FA, r26	; 0x8002fa <blink_started_at+0x2>
     56a:	b0 93 fb 02 	sts	0x02FB, r27	; 0x8002fb <blink_started_at+0x3>
        }
    }
}
     56e:	1f 91       	pop	r17
     570:	0f 91       	pop	r16
     572:	08 95       	ret

00000574 <check_Bootload_Time>:

void check_Bootload_Time(void)
{
     574:	0f 93       	push	r16
     576:	1f 93       	push	r17
    if (bootloader_started)
     578:	80 91 ef 02 	lds	r24, 0x02EF	; 0x8002ef <bootloader_started>
     57c:	88 23       	and	r24, r24
     57e:	01 f1       	breq	.+64     	; 0x5c0 <check_Bootload_Time+0x4c>
    {
        unsigned long kRuntime = millis() - bootloader_started_at;
     580:	0e 94 48 14 	call	0x2890	; 0x2890 <millis>
        
        if (!arduino_mode && (kRuntime > BOOTLOADER_ACTIVE))
     584:	20 91 fc 02 	lds	r18, 0x02FC	; 0x8002fc <arduino_mode>
     588:	21 11       	cpse	r18, r1
     58a:	1a c0       	rjmp	.+52     	; 0x5c0 <check_Bootload_Time+0x4c>
     58c:	00 91 e5 02 	lds	r16, 0x02E5	; 0x8002e5 <bootloader_started_at>
     590:	10 91 e6 02 	lds	r17, 0x02E6	; 0x8002e6 <bootloader_started_at+0x1>
     594:	20 91 e7 02 	lds	r18, 0x02E7	; 0x8002e7 <bootloader_started_at+0x2>
     598:	30 91 e8 02 	lds	r19, 0x02E8	; 0x8002e8 <bootloader_started_at+0x3>
     59c:	dc 01       	movw	r26, r24
     59e:	cb 01       	movw	r24, r22
     5a0:	80 1b       	sub	r24, r16
     5a2:	91 0b       	sbc	r25, r17
     5a4:	a2 0b       	sbc	r26, r18
     5a6:	b3 0b       	sbc	r27, r19
     5a8:	89 33       	cpi	r24, 0x39	; 57
     5aa:	91 4c       	sbci	r25, 0xC1	; 193
     5ac:	a1 40       	sbci	r26, 0x01	; 1
     5ae:	b1 05       	cpc	r27, r1
     5b0:	38 f0       	brcs	.+14     	; 0x5c0 <check_Bootload_Time+0x4c>
        {
            connect_normal_mode();
     5b2:	0e 94 8c 01 	call	0x318	; 0x318 <connect_normal_mode>
            host_active =1;
     5b6:	81 e0       	ldi	r24, 0x01	; 1
     5b8:	80 93 03 03 	sts	0x0303, r24	; 0x800303 <host_active>
            bootloader_started = 0;
     5bc:	10 92 ef 02 	sts	0x02EF, r1	; 0x8002ef <bootloader_started>
        }
    }
}
     5c0:	1f 91       	pop	r17
     5c2:	0f 91       	pop	r16
     5c4:	08 95       	ret

000005c6 <check_lockout>:


// lockout needs to happoen for a long enough time to insure bootloading is finished,
void check_lockout(void)
{
     5c6:	0f 93       	push	r16
     5c8:	1f 93       	push	r17
    unsigned long kRuntime = millis() - lockout_started_at;
     5ca:	0e 94 48 14 	call	0x2890	; 0x2890 <millis>
    
    if (!arduino_mode && ( lockout_active && (kRuntime > LOCKOUT_DELAY) ))
     5ce:	20 91 fc 02 	lds	r18, 0x02FC	; 0x8002fc <arduino_mode>
     5d2:	21 11       	cpse	r18, r1
     5d4:	1e c0       	rjmp	.+60     	; 0x612 <check_lockout+0x4c>
     5d6:	20 91 ee 02 	lds	r18, 0x02EE	; 0x8002ee <lockout_active>
     5da:	22 23       	and	r18, r18
     5dc:	d1 f0       	breq	.+52     	; 0x612 <check_lockout+0x4c>
     5de:	00 91 e9 02 	lds	r16, 0x02E9	; 0x8002e9 <lockout_started_at>
     5e2:	10 91 ea 02 	lds	r17, 0x02EA	; 0x8002ea <lockout_started_at+0x1>
     5e6:	20 91 eb 02 	lds	r18, 0x02EB	; 0x8002eb <lockout_started_at+0x2>
     5ea:	30 91 ec 02 	lds	r19, 0x02EC	; 0x8002ec <lockout_started_at+0x3>
     5ee:	dc 01       	movw	r26, r24
     5f0:	cb 01       	movw	r24, r22
     5f2:	80 1b       	sub	r24, r16
     5f4:	91 0b       	sbc	r25, r17
     5f6:	a2 0b       	sbc	r26, r18
     5f8:	b3 0b       	sbc	r27, r19
     5fa:	81 3c       	cpi	r24, 0xC1	; 193
     5fc:	94 4d       	sbci	r25, 0xD4	; 212
     5fe:	a1 40       	sbci	r26, 0x01	; 1
     600:	b1 05       	cpc	r27, r1
     602:	38 f0       	brcs	.+14     	; 0x612 <check_lockout+0x4c>
    {
        connect_normal_mode();
     604:	0e 94 8c 01 	call	0x318	; 0x318 <connect_normal_mode>

        host_active = 1;
     608:	81 e0       	ldi	r24, 0x01	; 1
     60a:	80 93 03 03 	sts	0x0303, r24	; 0x800303 <host_active>
        lockout_active =0;
     60e:	10 92 ee 02 	sts	0x02EE, r1	; 0x8002ee <lockout_active>
    }
}
     612:	1f 91       	pop	r17
     614:	0f 91       	pop	r16
     616:	08 95       	ret

00000618 <check_shutdown>:


void check_shutdown(void)
{
     618:	0f 93       	push	r16
     61a:	1f 93       	push	r17
    if (shutdown_started)
     61c:	80 91 f2 02 	lds	r24, 0x02F2	; 0x8002f2 <shutdown_started>
     620:	88 23       	and	r24, r24
     622:	19 f1       	breq	.+70     	; 0x66a <check_shutdown+0x52>
    {
        unsigned long kRuntime = millis() - shutdown_started_at;
     624:	0e 94 48 14 	call	0x2890	; 0x2890 <millis>
        
        if ( kRuntime > SHUTDOWN_TIME)
     628:	00 91 fd 02 	lds	r16, 0x02FD	; 0x8002fd <shutdown_started_at>
     62c:	10 91 fe 02 	lds	r17, 0x02FE	; 0x8002fe <shutdown_started_at+0x1>
     630:	20 91 ff 02 	lds	r18, 0x02FF	; 0x8002ff <shutdown_started_at+0x2>
     634:	30 91 00 03 	lds	r19, 0x0300	; 0x800300 <shutdown_started_at+0x3>
     638:	dc 01       	movw	r26, r24
     63a:	cb 01       	movw	r24, r22
     63c:	80 1b       	sub	r24, r16
     63e:	91 0b       	sbc	r25, r17
     640:	a2 0b       	sbc	r26, r18
     642:	b3 0b       	sbc	r27, r19
     644:	89 3e       	cpi	r24, 0xE9	; 233
     646:	93 40       	sbci	r25, 0x03	; 3
     648:	a1 05       	cpc	r26, r1
     64a:	b1 05       	cpc	r27, r1
     64c:	98 f1       	brcs	.+102    	; 0x6b4 <check_shutdown+0x9c>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     64e:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     650:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     652:	20 98       	cbi	0x04, 0	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     654:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     656:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     658:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     65a:	28 9a       	sbi	0x05, 0	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     65c:	8f bf       	out	0x3f, r24	; 63
        {
            pinMode(SHUTDOWN, INPUT);
            digitalWrite(SHUTDOWN, HIGH); // trun on a weak pullup 
            shutdown_started = 0; // set with I2C command 5
     65e:	10 92 f2 02 	sts	0x02F2, r1	; 0x8002f2 <shutdown_started>
            shutdown_detected = 1; // clear when reading with I2C command 4
     662:	81 e0       	ldi	r24, 0x01	; 1
     664:	80 93 f3 02 	sts	0x02F3, r24	; 0x8002f3 <shutdown_detected>
     668:	25 c0       	rjmp	.+74     	; 0x6b4 <check_shutdown+0x9c>
        }
    }
    else
        if (!shutdown_detected) 
     66a:	80 91 f3 02 	lds	r24, 0x02F3	; 0x8002f3 <shutdown_detected>
     66e:	81 11       	cpse	r24, r1
     670:	21 c0       	rjmp	.+66     	; 0x6b4 <check_shutdown+0x9c>
        { 
            // I2C cmd set shutdown_started =1 and set shutdown_detected = 0
            // but if it is a manual event it can have a debounce time
            if( !digitalRead(SHUTDOWN) ) 
     672:	18 99       	sbic	0x03, 0	; 3
     674:	1f c0       	rjmp	.+62     	; 0x6b4 <check_shutdown+0x9c>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     676:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     678:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     67a:	20 9a       	sbi	0x04, 0	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     67c:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     67e:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     680:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     682:	28 98       	cbi	0x05, 0	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     684:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     686:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     688:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     68a:	25 9a       	sbi	0x04, 5	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     68c:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     68e:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     690:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     692:	2d 9a       	sbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     694:	8f bf       	out	0x3f, r24	; 63
            {
                pinMode(SHUTDOWN, OUTPUT);
                digitalWrite(SHUTDOWN, LOW);
                pinMode(LED_BUILTIN, OUTPUT);
                digitalWrite(LED_BUILTIN, HIGH);
                shutdown_detected = 0; // set after SHUTDOWN_TIME timer runs
     696:	10 92 f3 02 	sts	0x02F3, r1	; 0x8002f3 <shutdown_detected>
                shutdown_started = 1; // it is cleared after SHUTDOWN_TIME timer runs
     69a:	81 e0       	ldi	r24, 0x01	; 1
     69c:	80 93 f2 02 	sts	0x02F2, r24	; 0x8002f2 <shutdown_started>
                shutdown_started_at = millis();
     6a0:	0e 94 48 14 	call	0x2890	; 0x2890 <millis>
     6a4:	60 93 fd 02 	sts	0x02FD, r22	; 0x8002fd <shutdown_started_at>
     6a8:	70 93 fe 02 	sts	0x02FE, r23	; 0x8002fe <shutdown_started_at+0x1>
     6ac:	80 93 ff 02 	sts	0x02FF, r24	; 0x8002ff <shutdown_started_at+0x2>
     6b0:	90 93 00 03 	sts	0x0300, r25	; 0x800300 <shutdown_started_at+0x3>
            }
        }
}
     6b4:	1f 91       	pop	r17
     6b6:	0f 91       	pop	r16
     6b8:	08 95       	ret

000006ba <check_DTR>:
uint8_t uart_previous_byte;
uint8_t my_mcu_is_target_and_i_have_it_reset;

void check_DTR(void)
{
    if (!host_is_foreign) 
     6ba:	80 91 f7 02 	lds	r24, 0x02F7	; 0x8002f7 <host_is_foreign>
     6be:	81 11       	cpse	r24, r1
     6c0:	b5 c0       	rjmp	.+362    	; 0x82c <check_DTR+0x172>
    {
        if ( !digitalRead(HOST_nRTS) )  // if HOST_nRTS is set (active low) then assume avrdude wants to use the bootloader
     6c2:	4b 99       	sbic	0x09, 3	; 9
     6c4:	56 c0       	rjmp	.+172    	; 0x772 <check_DTR+0xb8>
        {
            if ( !(status_byt & (1<<HOST_LOCKOUT_STATUS)) )
     6c6:	80 91 f0 02 	lds	r24, 0x02F0	; 0x8002f0 <status_byt>
     6ca:	83 fd       	sbrc	r24, 3
     6cc:	af c0       	rjmp	.+350    	; 0x82c <check_DTR+0x172>
            {
                if (digitalRead(HOST_nCTS))
     6ce:	4a 9b       	sbis	0x09, 2	; 9
     6d0:	05 c0       	rjmp	.+10     	; 0x6dc <check_DTR+0x22>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     6d2:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     6d4:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     6d6:	5a 98       	cbi	0x0b, 2	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     6d8:	8f bf       	out	0x3f, r24	; 63
    __asm__ volatile ("" ::: "memory");
     6da:	08 95       	ret
                { // tell the host that it is OK to use serial
                    digitalWrite(HOST_nCTS, LOW);
                }
                else
                {
                    if ( !(bootloader_started  || lockout_active || host_active || uart_has_TTL) )
     6dc:	80 91 ef 02 	lds	r24, 0x02EF	; 0x8002ef <bootloader_started>
     6e0:	81 11       	cpse	r24, r1
     6e2:	a4 c0       	rjmp	.+328    	; 0x82c <check_DTR+0x172>
     6e4:	80 91 ee 02 	lds	r24, 0x02EE	; 0x8002ee <lockout_active>
     6e8:	81 11       	cpse	r24, r1
     6ea:	a0 c0       	rjmp	.+320    	; 0x82c <check_DTR+0x172>
     6ec:	80 91 03 03 	lds	r24, 0x0303	; 0x800303 <host_active>
     6f0:	81 11       	cpse	r24, r1
     6f2:	9c c0       	rjmp	.+312    	; 0x82c <check_DTR+0x172>
     6f4:	80 91 05 03 	lds	r24, 0x0305	; 0x800305 <uart_has_TTL>
     6f8:	81 11       	cpse	r24, r1
     6fa:	98 c0       	rjmp	.+304    	; 0x82c <check_DTR+0x172>
                    {
                        // send the bootload_addres on the DTR pair when nDTR/nRTS becomes active
                        uart_started_at = millis();
     6fc:	0e 94 48 14 	call	0x2890	; 0x2890 <millis>
     700:	60 93 0a 03 	sts	0x030A, r22	; 0x80030a <uart_started_at>
     704:	70 93 0b 03 	sts	0x030B, r23	; 0x80030b <uart_started_at+0x1>
     708:	80 93 0c 03 	sts	0x030C, r24	; 0x80030c <uart_started_at+0x2>
     70c:	90 93 0d 03 	sts	0x030D, r25	; 0x80030d <uart_started_at+0x3>
                        uart_output= bootloader_address; // set by I2C, default is RPU_HOST_CONNECT
     710:	80 91 01 03 	lds	r24, 0x0301	; 0x800301 <bootloader_address>
     714:	80 93 07 03 	sts	0x0307, r24	; 0x800307 <uart_output>
                        printf("%c%c", uart_output, ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 )  ); 
     718:	20 91 07 03 	lds	r18, 0x0307	; 0x800307 <uart_output>
     71c:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <uart_output>
     720:	40 91 07 03 	lds	r20, 0x0307	; 0x800307 <uart_output>
     724:	30 e0       	ldi	r19, 0x00	; 0
     726:	20 95       	com	r18
     728:	30 95       	com	r19
     72a:	2a 70       	andi	r18, 0x0A	; 10
     72c:	33 27       	eor	r19, r19
     72e:	64 e0       	ldi	r22, 0x04	; 4
     730:	22 0f       	add	r18, r18
     732:	33 1f       	adc	r19, r19
     734:	6a 95       	dec	r22
     736:	e1 f7       	brne	.-8      	; 0x730 <check_DTR+0x76>
     738:	89 2f       	mov	r24, r25
     73a:	90 e0       	ldi	r25, 0x00	; 0
     73c:	80 95       	com	r24
     73e:	90 95       	com	r25
     740:	80 75       	andi	r24, 0x50	; 80
     742:	99 27       	eor	r25, r25
     744:	74 e0       	ldi	r23, 0x04	; 4
     746:	95 95       	asr	r25
     748:	87 95       	ror	r24
     74a:	7a 95       	dec	r23
     74c:	e1 f7       	brne	.-8      	; 0x746 <check_DTR+0x8c>
     74e:	82 2b       	or	r24, r18
     750:	93 2b       	or	r25, r19
     752:	9f 93       	push	r25
     754:	8f 93       	push	r24
     756:	1f 92       	push	r1
     758:	4f 93       	push	r20
     75a:	86 e1       	ldi	r24, 0x16	; 22
     75c:	91 e0       	ldi	r25, 0x01	; 1
     75e:	9f 93       	push	r25
     760:	8f 93       	push	r24
     762:	0e 94 71 18 	call	0x30e2	; 0x30e2 <printf>
                        uart_has_TTL = 1;
     766:	81 e0       	ldi	r24, 0x01	; 1
     768:	80 93 05 03 	sts	0x0305, r24	; 0x800305 <uart_has_TTL>
                        localhost_active = 1;
     76c:	80 93 f1 02 	sts	0x02F1, r24	; 0x8002f1 <localhost_active>
     770:	57 c0       	rjmp	.+174    	; 0x820 <check_DTR+0x166>
                }
            }
        }
        else
        {
            if ( host_active && localhost_active && (!uart_has_TTL) && (!bootloader_started) && (!lockout_active) )
     772:	80 91 03 03 	lds	r24, 0x0303	; 0x800303 <host_active>
     776:	88 23       	and	r24, r24
     778:	09 f4       	brne	.+2      	; 0x77c <check_DTR+0xc2>
     77a:	58 c0       	rjmp	.+176    	; 0x82c <check_DTR+0x172>
     77c:	80 91 f1 02 	lds	r24, 0x02F1	; 0x8002f1 <localhost_active>
     780:	88 23       	and	r24, r24
     782:	09 f4       	brne	.+2      	; 0x786 <check_DTR+0xcc>
     784:	53 c0       	rjmp	.+166    	; 0x82c <check_DTR+0x172>
     786:	80 91 05 03 	lds	r24, 0x0305	; 0x800305 <uart_has_TTL>
     78a:	81 11       	cpse	r24, r1
     78c:	4f c0       	rjmp	.+158    	; 0x82c <check_DTR+0x172>
     78e:	80 91 ef 02 	lds	r24, 0x02EF	; 0x8002ef <bootloader_started>
     792:	81 11       	cpse	r24, r1
     794:	4b c0       	rjmp	.+150    	; 0x82c <check_DTR+0x172>
     796:	80 91 ee 02 	lds	r24, 0x02EE	; 0x8002ee <lockout_active>
     79a:	81 11       	cpse	r24, r1
     79c:	47 c0       	rjmp	.+142    	; 0x82c <check_DTR+0x172>
            {
                // send a byte on the DTR pair when FTDI_nDTR is first non-active
                uart_started_at = millis();
     79e:	0e 94 48 14 	call	0x2890	; 0x2890 <millis>
     7a2:	60 93 0a 03 	sts	0x030A, r22	; 0x80030a <uart_started_at>
     7a6:	70 93 0b 03 	sts	0x030B, r23	; 0x80030b <uart_started_at+0x1>
     7aa:	80 93 0c 03 	sts	0x030C, r24	; 0x80030c <uart_started_at+0x2>
     7ae:	90 93 0d 03 	sts	0x030D, r25	; 0x80030d <uart_started_at+0x3>
                uart_output= RPU_HOST_DISCONNECT;
     7b2:	8f ec       	ldi	r24, 0xCF	; 207
     7b4:	80 93 07 03 	sts	0x0307, r24	; 0x800307 <uart_output>
                printf("%c%c", uart_output, ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 ) ); 
     7b8:	20 91 07 03 	lds	r18, 0x0307	; 0x800307 <uart_output>
     7bc:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <uart_output>
     7c0:	40 91 07 03 	lds	r20, 0x0307	; 0x800307 <uart_output>
     7c4:	30 e0       	ldi	r19, 0x00	; 0
     7c6:	20 95       	com	r18
     7c8:	30 95       	com	r19
     7ca:	2a 70       	andi	r18, 0x0A	; 10
     7cc:	33 27       	eor	r19, r19
     7ce:	84 e0       	ldi	r24, 0x04	; 4
     7d0:	22 0f       	add	r18, r18
     7d2:	33 1f       	adc	r19, r19
     7d4:	8a 95       	dec	r24
     7d6:	e1 f7       	brne	.-8      	; 0x7d0 <check_DTR+0x116>
     7d8:	89 2f       	mov	r24, r25
     7da:	90 e0       	ldi	r25, 0x00	; 0
     7dc:	80 95       	com	r24
     7de:	90 95       	com	r25
     7e0:	80 75       	andi	r24, 0x50	; 80
     7e2:	99 27       	eor	r25, r25
     7e4:	54 e0       	ldi	r21, 0x04	; 4
     7e6:	95 95       	asr	r25
     7e8:	87 95       	ror	r24
     7ea:	5a 95       	dec	r21
     7ec:	e1 f7       	brne	.-8      	; 0x7e6 <check_DTR+0x12c>
     7ee:	82 2b       	or	r24, r18
     7f0:	93 2b       	or	r25, r19
     7f2:	9f 93       	push	r25
     7f4:	8f 93       	push	r24
     7f6:	1f 92       	push	r1
     7f8:	4f 93       	push	r20
     7fa:	86 e1       	ldi	r24, 0x16	; 22
     7fc:	91 e0       	ldi	r25, 0x01	; 1
     7fe:	9f 93       	push	r25
     800:	8f 93       	push	r24
     802:	0e 94 71 18 	call	0x30e2	; 0x30e2 <printf>
                uart_has_TTL = 1;
     806:	81 e0       	ldi	r24, 0x01	; 1
     808:	80 93 05 03 	sts	0x0305, r24	; 0x800305 <uart_has_TTL>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     80c:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     80e:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     810:	2d 9a       	sbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     812:	8f bf       	out	0x3f, r24	; 63
                digitalWrite(LED_BUILTIN, HIGH);
                localhost_active = 0;
     814:	10 92 f1 02 	sts	0x02F1, r1	; 0x8002f1 <localhost_active>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     818:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     81a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     81c:	5a 9a       	sbi	0x0b, 2	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     81e:	8f bf       	out	0x3f, r24	; 63
    __asm__ volatile ("" ::: "memory");
     820:	0f 90       	pop	r0
     822:	0f 90       	pop	r0
     824:	0f 90       	pop	r0
     826:	0f 90       	pop	r0
     828:	0f 90       	pop	r0
     82a:	0f 90       	pop	r0
     82c:	08 95       	ret

0000082e <check_uart>:

     Both I2C events and nRTS events (e.g., check_DTR) place state changes on 
     the DTR pair. This function drives those state changes.
*/
void check_uart(void)
{
     82e:	4f 92       	push	r4
     830:	5f 92       	push	r5
     832:	6f 92       	push	r6
     834:	7f 92       	push	r7
     836:	8f 92       	push	r8
     838:	9f 92       	push	r9
     83a:	af 92       	push	r10
     83c:	bf 92       	push	r11
     83e:	cf 92       	push	r12
     840:	df 92       	push	r13
     842:	ef 92       	push	r14
     844:	ff 92       	push	r15
     846:	0f 93       	push	r16
     848:	1f 93       	push	r17
     84a:	cf 93       	push	r28
     84c:	df 93       	push	r29
    unsigned long kRuntime = millis() - uart_started_at;
     84e:	0e 94 48 14 	call	0x2890	; 0x2890 <millis>
 
    if ( uart_has_TTL && (kRuntime > UART_TTL) )
     852:	20 91 05 03 	lds	r18, 0x0305	; 0x800305 <uart_has_TTL>
     856:	22 23       	and	r18, r18
     858:	d9 f0       	breq	.+54     	; 0x890 <check_uart+0x62>
     85a:	40 90 0a 03 	lds	r4, 0x030A	; 0x80030a <uart_started_at>
     85e:	50 90 0b 03 	lds	r5, 0x030B	; 0x80030b <uart_started_at+0x1>
     862:	60 90 0c 03 	lds	r6, 0x030C	; 0x80030c <uart_started_at+0x2>
     866:	70 90 0d 03 	lds	r7, 0x030D	; 0x80030d <uart_started_at+0x3>
     86a:	dc 01       	movw	r26, r24
     86c:	cb 01       	movw	r24, r22
     86e:	84 19       	sub	r24, r4
     870:	95 09       	sbc	r25, r5
     872:	a6 09       	sbc	r26, r6
     874:	b7 09       	sbc	r27, r7
     876:	85 3f       	cpi	r24, 0xF5	; 245
     878:	91 40       	sbci	r25, 0x01	; 1
     87a:	a1 05       	cpc	r26, r1
     87c:	b1 05       	cpc	r27, r1
     87e:	40 f0       	brcs	.+16     	; 0x890 <check_uart+0x62>
    { // perhaps the DTR line is stuck (e.g. pulled low) so may need to time out
        status_byt &= (1<<DTR_READBACK_TIMEOUT);
     880:	80 91 f0 02 	lds	r24, 0x02F0	; 0x8002f0 <status_byt>
     884:	81 70       	andi	r24, 0x01	; 1
     886:	80 93 f0 02 	sts	0x02F0, r24	; 0x8002f0 <status_byt>
        uart_has_TTL = 0;
     88a:	10 92 05 03 	sts	0x0305, r1	; 0x800305 <uart_has_TTL>
     88e:	f0 c1       	rjmp	.+992    	; 0xc70 <__stack+0x371>
    }
    else
    {
        if ( uart0_available() )
     890:	0e 94 ed 12 	call	0x25da	; 0x25da <uart0_available>
     894:	89 2b       	or	r24, r25
     896:	09 f4       	brne	.+2      	; 0x89a <check_uart+0x6c>
     898:	eb c1       	rjmp	.+982    	; 0xc70 <__stack+0x371>
        {
            uint8_t input;
            input = (uint8_t)(getchar());
     89a:	80 91 c1 03 	lds	r24, 0x03C1	; 0x8003c1 <__iob>
     89e:	90 91 c2 03 	lds	r25, 0x03C2	; 0x8003c2 <__iob+0x1>
     8a2:	0e 94 33 18 	call	0x3066	; 0x3066 <fgetc>
            
            // The test interface can glitch the DTR pair, so a check byte is used to make 
            // sure the data is real and not caused by testing.
            // how the check byte was made:   ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 ) 
            // do that to the previous input to see if this input is a valid check.
            if (  (input ==  ( (~uart_previous_byte & 0x0A) << 4 | (~uart_previous_byte & 0x50) >> 4 ) )  )
     8a6:	60 91 08 03 	lds	r22, 0x0308	; 0x800308 <uart_previous_byte>
     8aa:	26 2f       	mov	r18, r22
     8ac:	30 e0       	ldi	r19, 0x00	; 0
     8ae:	20 95       	com	r18
     8b0:	30 95       	com	r19
     8b2:	a9 01       	movw	r20, r18
     8b4:	4a 70       	andi	r20, 0x0A	; 10
     8b6:	55 27       	eor	r21, r21
     8b8:	74 e0       	ldi	r23, 0x04	; 4
     8ba:	44 0f       	add	r20, r20
     8bc:	55 1f       	adc	r21, r21
     8be:	7a 95       	dec	r23
     8c0:	e1 f7       	brne	.-8      	; 0x8ba <check_uart+0x8c>
     8c2:	20 75       	andi	r18, 0x50	; 80
     8c4:	33 27       	eor	r19, r19
     8c6:	e4 e0       	ldi	r30, 0x04	; 4
     8c8:	35 95       	asr	r19
     8ca:	27 95       	ror	r18
     8cc:	ea 95       	dec	r30
     8ce:	e1 f7       	brne	.-8      	; 0x8c8 <check_uart+0x9a>
     8d0:	24 2b       	or	r18, r20
     8d2:	35 2b       	or	r19, r21
     8d4:	ac 01       	movw	r20, r24
     8d6:	55 27       	eor	r21, r21
     8d8:	24 17       	cp	r18, r20
     8da:	35 07       	cpc	r19, r21
     8dc:	39 f4       	brne	.+14     	; 0x8ec <check_uart+0xbe>
            {
                input = uart_previous_byte; // replace input with the valid byte. 
                uart_previous_byte = 0; 
     8de:	10 92 08 03 	sts	0x0308, r1	; 0x800308 <uart_previous_byte>
            

            // was this byte sent with the local DTR pair driver, if so the status_byt may need update
            // and the lockout from a local host needs to be treated differently since I 
            // need to ignore the local host's nRTS if getting control from a remote host
            if ( uart_has_TTL )
     8e2:	80 91 05 03 	lds	r24, 0x0305	; 0x800305 <uart_has_TTL>
     8e6:	81 11       	cpse	r24, r1
     8e8:	04 c0       	rjmp	.+8      	; 0x8f2 <check_uart+0xc4>
     8ea:	0f c0       	rjmp	.+30     	; 0x90a <__stack+0xb>
                input = uart_previous_byte; // replace input with the valid byte. 
                uart_previous_byte = 0; 
            }
            else
            {
                uart_previous_byte = input; // this byte may be a state change or a glitch
     8ec:	80 93 08 03 	sts	0x0308, r24	; 0x800308 <uart_previous_byte>
                return;
     8f0:	bf c1       	rjmp	.+894    	; 0xc70 <__stack+0x371>
            // was this byte sent with the local DTR pair driver, if so the status_byt may need update
            // and the lockout from a local host needs to be treated differently since I 
            // need to ignore the local host's nRTS if getting control from a remote host
            if ( uart_has_TTL )
            {
                if(input != uart_output) 
     8f2:	80 91 07 03 	lds	r24, 0x0307	; 0x800307 <uart_output>
     8f6:	68 17       	cp	r22, r24
     8f8:	29 f0       	breq	.+10     	; 0x904 <__stack+0x5>
                { // sent byte did not match.
                    status_byt &= (1<<DTR_READBACK_NOT_MATCH);
     8fa:	80 91 f0 02 	lds	r24, 0x02F0	; 0x8002f0 <status_byt>
     8fe:	84 70       	andi	r24, 0x04	; 4
     900:	80 93 f0 02 	sts	0x02F0, r24	; 0x8002f0 <status_byt>
                }
                uart_has_TTL = 0;
     904:	10 92 05 03 	sts	0x0305, r1	; 0x800305 <uart_has_TTL>
     908:	04 c0       	rjmp	.+8      	; 0x912 <__stack+0x13>
                host_is_foreign = 0;
            }
            else
            {
                if (localhost_active)
     90a:	80 91 f1 02 	lds	r24, 0x02F1	; 0x8002f1 <localhost_active>
     90e:	88 23       	and	r24, r24
     910:	19 f0       	breq	.+6      	; 0x918 <__stack+0x19>
                {
                    host_is_foreign = 0; // used to connect the host
     912:	10 92 f7 02 	sts	0x02F7, r1	; 0x8002f7 <host_is_foreign>
     916:	03 c0       	rjmp	.+6      	; 0x91e <__stack+0x1f>
                }
                else
                {
                    host_is_foreign = 1; // used to lockout the host
     918:	81 e0       	ldi	r24, 0x01	; 1
     91a:	80 93 f7 02 	sts	0x02F7, r24	; 0x8002f7 <host_is_foreign>
                }
            }

            if (input == RPU_NORMAL_MODE) // end the lockout or bootloader if it was set.
     91e:	61 11       	cpse	r22, r1
     920:	27 c0       	rjmp	.+78     	; 0x970 <__stack+0x71>
            { 
                lockout_started_at = millis() - LOCKOUT_DELAY;
     922:	0e 94 48 14 	call	0x2890	; 0x2890 <millis>
     926:	dc 01       	movw	r26, r24
     928:	cb 01       	movw	r24, r22
     92a:	80 5c       	subi	r24, 0xC0	; 192
     92c:	94 4d       	sbci	r25, 0xD4	; 212
     92e:	a1 40       	sbci	r26, 0x01	; 1
     930:	b1 09       	sbc	r27, r1
     932:	80 93 e9 02 	sts	0x02E9, r24	; 0x8002e9 <lockout_started_at>
     936:	90 93 ea 02 	sts	0x02EA, r25	; 0x8002ea <lockout_started_at+0x1>
     93a:	a0 93 eb 02 	sts	0x02EB, r26	; 0x8002eb <lockout_started_at+0x2>
     93e:	b0 93 ec 02 	sts	0x02EC, r27	; 0x8002ec <lockout_started_at+0x3>
                bootloader_started_at = millis() - BOOTLOADER_ACTIVE;
     942:	0e 94 48 14 	call	0x2890	; 0x2890 <millis>
     946:	dc 01       	movw	r26, r24
     948:	cb 01       	movw	r24, r22
     94a:	88 53       	subi	r24, 0x38	; 56
     94c:	91 4c       	sbci	r25, 0xC1	; 193
     94e:	a1 40       	sbci	r26, 0x01	; 1
     950:	b1 09       	sbc	r27, r1
     952:	80 93 e5 02 	sts	0x02E5, r24	; 0x8002e5 <bootloader_started_at>
     956:	90 93 e6 02 	sts	0x02E6, r25	; 0x8002e6 <bootloader_started_at+0x1>
     95a:	a0 93 e7 02 	sts	0x02E7, r26	; 0x8002e7 <bootloader_started_at+0x2>
     95e:	b0 93 e8 02 	sts	0x02E8, r27	; 0x8002e8 <bootloader_started_at+0x3>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     962:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     964:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     966:	2d 98       	cbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     968:	8f bf       	out	0x3f, r24	; 63
                digitalWrite(LED_BUILTIN, LOW);
                arduino_mode = 0;
     96a:	10 92 fc 02 	sts	0x02FC, r1	; 0x8002fc <arduino_mode>
     96e:	59 c1       	rjmp	.+690    	; 0xc22 <__stack+0x323>
                blink_started_at = millis();
                return;
            }
            if (input == RPU_ARDUINO_MODE) 
     970:	6f 3f       	cpi	r22, 0xFF	; 255
     972:	31 f4       	brne	.+12     	; 0x980 <__stack+0x81>
            {
                arduino_mode_started = 0;
     974:	10 92 04 03 	sts	0x0304, r1	; 0x800304 <arduino_mode_started>
                arduino_mode = 1;
     978:	81 e0       	ldi	r24, 0x01	; 1
     97a:	80 93 fc 02 	sts	0x02FC, r24	; 0x8002fc <arduino_mode>
                return;
     97e:	78 c1       	rjmp	.+752    	; 0xc70 <__stack+0x371>
            }
            if (input == RPU_START_TEST_MODE) 
     980:	61 30       	cpi	r22, 0x01	; 1
     982:	09 f0       	breq	.+2      	; 0x986 <__stack+0x87>
     984:	6f c0       	rjmp	.+222    	; 0xa64 <__stack+0x165>
static inline __attribute__((always_inline))
bool digitalRead(uint8_t pin_num) 
{
    if (!badPin(pin_num)) 
    {
        return (*pinMap[pin_num].pin >> pinMap[pin_num].bit) & 1;
     986:	f9 b1       	in	r31, 0x09	; 9
     988:	e9 b1       	in	r30, 0x09	; 9
     98a:	56 b1       	in	r21, 0x06	; 6
     98c:	49 b1       	in	r20, 0x09	; 9
     98e:	39 b1       	in	r19, 0x09	; 9
     990:	89 b1       	in	r24, 0x09	; 9
     992:	29 b1       	in	r18, 0x09	; 9
     994:	76 b1       	in	r23, 0x06	; 6
            {
                // fill transceiver_state with HOST_nRTS:HOST_nCTS:TX_nRE:TX_DE:DTR_nRE:DTR_DE:RX_nRE:RX_DE
                transceiver_state = (digitalRead(HOST_nRTS)<<7) | (digitalRead(HOST_nCTS)<<6) |  (digitalRead(TX_nRE)<<5) | (digitalRead(TX_DE)<<4) | (digitalRead(DTR_nRE)<<3) | (digitalRead(DTR_DE)<<2) | (digitalRead(RX_nRE)<<1) | (digitalRead(RX_DE));
     996:	90 e0       	ldi	r25, 0x00	; 0
     998:	88 0f       	add	r24, r24
     99a:	89 2f       	mov	r24, r25
     99c:	88 1f       	adc	r24, r24
     99e:	99 0b       	sbc	r25, r25
     9a0:	88 0f       	add	r24, r24
     9a2:	99 1f       	adc	r25, r25
     9a4:	88 0f       	add	r24, r24
     9a6:	99 1f       	adc	r25, r25
     9a8:	73 fb       	bst	r23, 3
     9aa:	99 27       	eor	r25, r25
     9ac:	90 f9       	bld	r25, 0
     9ae:	89 2b       	or	r24, r25
     9b0:	f3 fb       	bst	r31, 3
     9b2:	aa 24       	eor	r10, r10
     9b4:	a0 f8       	bld	r10, 0
     9b6:	b1 2c       	mov	r11, r1
     9b8:	b6 94       	lsr	r11
     9ba:	ba 2c       	mov	r11, r10
     9bc:	aa 24       	eor	r10, r10
     9be:	b7 94       	ror	r11
     9c0:	a7 94       	ror	r10
     9c2:	a8 2a       	or	r10, r24
     9c4:	e2 fb       	bst	r30, 2
     9c6:	cc 24       	eor	r12, r12
     9c8:	c0 f8       	bld	r12, 0
     9ca:	d1 2c       	mov	r13, r1
     9cc:	d6 e0       	ldi	r29, 0x06	; 6
     9ce:	cc 0c       	add	r12, r12
     9d0:	dd 1c       	adc	r13, r13
     9d2:	da 95       	dec	r29
     9d4:	e1 f7       	brne	.-8      	; 0x9ce <__stack+0xcf>
     9d6:	ca 28       	or	r12, r10
     9d8:	52 fb       	bst	r21, 2
     9da:	ee 24       	eor	r14, r14
     9dc:	e0 f8       	bld	r14, 0
     9de:	f1 2c       	mov	r15, r1
     9e0:	15 e0       	ldi	r17, 0x05	; 5
     9e2:	ee 0c       	add	r14, r14
     9e4:	ff 1c       	adc	r15, r15
     9e6:	1a 95       	dec	r17
     9e8:	e1 f7       	brne	.-8      	; 0x9e2 <__stack+0xe3>
     9ea:	ec 28       	or	r14, r12
     9ec:	45 fb       	bst	r20, 5
     9ee:	00 27       	eor	r16, r16
     9f0:	00 f9       	bld	r16, 0
     9f2:	10 e0       	ldi	r17, 0x00	; 0
     9f4:	84 e0       	ldi	r24, 0x04	; 4
     9f6:	00 0f       	add	r16, r16
     9f8:	11 1f       	adc	r17, r17
     9fa:	8a 95       	dec	r24
     9fc:	e1 f7       	brne	.-8      	; 0x9f6 <__stack+0xf7>
     9fe:	0e 29       	or	r16, r14
     a00:	36 fb       	bst	r19, 6
     a02:	33 27       	eor	r19, r19
     a04:	30 f9       	bld	r19, 0
     a06:	c3 2f       	mov	r28, r19
     a08:	80 e0       	ldi	r24, 0x00	; 0
     a0a:	d8 2f       	mov	r29, r24
     a0c:	93 e0       	ldi	r25, 0x03	; 3
     a0e:	cc 0f       	add	r28, r28
     a10:	dd 1f       	adc	r29, r29
     a12:	9a 95       	dec	r25
     a14:	e1 f7       	brne	.-8      	; 0xa0e <__stack+0x10f>
     a16:	c0 2b       	or	r28, r16
     a18:	24 fb       	bst	r18, 4
     a1a:	88 24       	eor	r8, r8
     a1c:	80 f8       	bld	r8, 0
     a1e:	91 2c       	mov	r9, r1
     a20:	88 0c       	add	r8, r8
     a22:	99 1c       	adc	r9, r9
     a24:	8c 2a       	or	r8, r28
     a26:	80 92 f4 02 	sts	0x02F4, r8	; 0x8002f4 <transceiver_state>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a2a:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a2c:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     a2e:	2b 98       	cbi	0x05, 3	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a30:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a32:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a34:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     a36:	42 9a       	sbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a38:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a3a:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a3c:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     a3e:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a40:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a42:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a44:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     a46:	5f 98       	cbi	0x0b, 7	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a48:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a4a:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a4c:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     a4e:	5c 9a       	sbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a50:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a52:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a54:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     a56:	43 98       	cbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a58:	8f bf       	out	0x3f, r24	; 63
                // DTR_nRE active would block uart from seeing RPU_END_TEST_MODE
                digitalWrite(DTR_DE, LOW); 
                digitalWrite(RX_nRE, HIGH);
                digitalWrite(RX_DE, LOW);

                test_mode_started = 0;
     a5a:	10 92 ed 02 	sts	0x02ED, r1	; 0x8002ed <test_mode_started>
                test_mode = 1;
     a5e:	60 93 06 03 	sts	0x0306, r22	; 0x800306 <test_mode>
                return;
     a62:	06 c1       	rjmp	.+524    	; 0xc70 <__stack+0x371>
            }
            if (input == RPU_END_TEST_MODE) 
     a64:	6e 3f       	cpi	r22, 0xFE	; 254
     a66:	09 f0       	breq	.+2      	; 0xa6a <__stack+0x16b>
     a68:	76 c0       	rjmp	.+236    	; 0xb56 <__stack+0x257>
            {
                // recover transceiver controls
                digitalWrite(HOST_nRTS, ( (transceiver_state>>7) & 0x01) );
     a6a:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     a6e:	88 1f       	adc	r24, r24
     a70:	88 27       	eor	r24, r24
     a72:	88 1f       	adc	r24, r24
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a74:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a76:	f8 94       	cli
    {
        if (value_for_bit) 
     a78:	88 23       	and	r24, r24
     a7a:	11 f0       	breq	.+4      	; 0xa80 <__stack+0x181>
        {
            *register_addr |= 1 << bit_offset;
     a7c:	5b 9a       	sbi	0x0b, 3	; 11
     a7e:	01 c0       	rjmp	.+2      	; 0xa82 <__stack+0x183>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     a80:	5b 98       	cbi	0x0b, 3	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a82:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
     a84:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     a88:	86 fb       	bst	r24, 6
     a8a:	88 27       	eor	r24, r24
     a8c:	80 f9       	bld	r24, 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a8e:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a90:	f8 94       	cli
    {
        if (value_for_bit) 
     a92:	88 23       	and	r24, r24
     a94:	11 f0       	breq	.+4      	; 0xa9a <__stack+0x19b>
        {
            *register_addr |= 1 << bit_offset;
     a96:	5a 9a       	sbi	0x0b, 2	; 11
     a98:	01 c0       	rjmp	.+2      	; 0xa9c <__stack+0x19d>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     a9a:	5a 98       	cbi	0x0b, 2	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a9c:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
     a9e:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     aa2:	85 fb       	bst	r24, 5
     aa4:	88 27       	eor	r24, r24
     aa6:	80 f9       	bld	r24, 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     aa8:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     aaa:	f8 94       	cli
    {
        if (value_for_bit) 
     aac:	88 23       	and	r24, r24
     aae:	11 f0       	breq	.+4      	; 0xab4 <__stack+0x1b5>
        {
            *register_addr |= 1 << bit_offset;
     ab0:	42 9a       	sbi	0x08, 2	; 8
     ab2:	01 c0       	rjmp	.+2      	; 0xab6 <__stack+0x1b7>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     ab4:	42 98       	cbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     ab6:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
     ab8:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     abc:	82 95       	swap	r24
     abe:	81 70       	andi	r24, 0x01	; 1
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     ac0:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     ac2:	f8 94       	cli
    {
        if (value_for_bit) 
     ac4:	88 23       	and	r24, r24
     ac6:	11 f0       	breq	.+4      	; 0xacc <__stack+0x1cd>
        {
            *register_addr |= 1 << bit_offset;
     ac8:	5d 9a       	sbi	0x0b, 5	; 11
     aca:	01 c0       	rjmp	.+2      	; 0xace <__stack+0x1cf>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     acc:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     ace:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
     ad0:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     ad4:	83 fb       	bst	r24, 3
     ad6:	88 27       	eor	r24, r24
     ad8:	80 f9       	bld	r24, 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     ada:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     adc:	f8 94       	cli
    {
        if (value_for_bit) 
     ade:	88 23       	and	r24, r24
     ae0:	11 f0       	breq	.+4      	; 0xae6 <__stack+0x1e7>
        {
            *register_addr |= 1 << bit_offset;
     ae2:	5e 9a       	sbi	0x0b, 6	; 11
     ae4:	01 c0       	rjmp	.+2      	; 0xae8 <__stack+0x1e9>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     ae6:	5e 98       	cbi	0x0b, 6	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     ae8:	9f bf       	out	0x3f, r25	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     aea:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     aec:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     aee:	59 9a       	sbi	0x0b, 1	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     af0:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     af2:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     af4:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     af6:	51 98       	cbi	0x0a, 1	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     af8:	8f bf       	out	0x3f, r24	; 63
                // DTR_nRE is always active... but
                digitalWrite(DTR_nRE, ( (transceiver_state>>3) & 0x01) );
                // the I2C command fnEndTestMode() sets the DTR_TXD pin and turns on the UART... but
                digitalWrite(DTR_TXD,HIGH); // strong pullup
                pinMode(DTR_TXD,INPUT); // the DTR pair driver will see a weak pullup when UART starts
                UCSR0B |= (1<<RXEN0)|(1<<TXEN0); // turn on UART
     afa:	80 91 c1 00 	lds	r24, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
     afe:	88 61       	ori	r24, 0x18	; 24
     b00:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
     b04:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     b08:	82 fb       	bst	r24, 2
     b0a:	88 27       	eor	r24, r24
     b0c:	80 f9       	bld	r24, 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     b0e:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     b10:	f8 94       	cli
    {
        if (value_for_bit) 
     b12:	88 23       	and	r24, r24
     b14:	11 f0       	breq	.+4      	; 0xb1a <__stack+0x21b>
        {
            *register_addr |= 1 << bit_offset;
     b16:	5f 9a       	sbi	0x0b, 7	; 11
     b18:	01 c0       	rjmp	.+2      	; 0xb1c <__stack+0x21d>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     b1a:	5f 98       	cbi	0x0b, 7	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     b1c:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
     b1e:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     b22:	86 95       	lsr	r24
     b24:	81 70       	andi	r24, 0x01	; 1
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     b26:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     b28:	f8 94       	cli
    {
        if (value_for_bit) 
     b2a:	88 23       	and	r24, r24
     b2c:	11 f0       	breq	.+4      	; 0xb32 <__stack+0x233>
        {
            *register_addr |= 1 << bit_offset;
     b2e:	5c 9a       	sbi	0x0b, 4	; 11
     b30:	01 c0       	rjmp	.+2      	; 0xb34 <__stack+0x235>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     b32:	5c 98       	cbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     b34:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
     b36:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     b3a:	81 70       	andi	r24, 0x01	; 1
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     b3c:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     b3e:	f8 94       	cli
    {
        if (value_for_bit) 
     b40:	88 23       	and	r24, r24
     b42:	11 f0       	breq	.+4      	; 0xb48 <__stack+0x249>
        {
            *register_addr |= 1 << bit_offset;
     b44:	43 9a       	sbi	0x08, 3	; 8
     b46:	01 c0       	rjmp	.+2      	; 0xb4a <__stack+0x24b>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     b48:	43 98       	cbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     b4a:	9f bf       	out	0x3f, r25	; 63
                digitalWrite(DTR_DE, ( (transceiver_state>>2) & 0x01) );
                digitalWrite(RX_nRE, ( (transceiver_state>>1) & 0x01) );
                digitalWrite(RX_DE, ( (transceiver_state) & 0x01) );

                test_mode_started = 0;
     b4c:	10 92 ed 02 	sts	0x02ED, r1	; 0x8002ed <test_mode_started>
                test_mode = 0;
     b50:	10 92 06 03 	sts	0x0306, r1	; 0x800306 <test_mode>
                return;
     b54:	8d c0       	rjmp	.+282    	; 0xc70 <__stack+0x371>
            }
            if (input == rpu_address) // that is my local address
     b56:	80 91 02 03 	lds	r24, 0x0302	; 0x800302 <rpu_address>
     b5a:	68 13       	cpse	r22, r24
     b5c:	4d c0       	rjmp	.+154    	; 0xbf8 <__stack+0x2f9>
            {
                if(!my_mcu_is_target_and_i_have_it_reset)
     b5e:	80 91 09 03 	lds	r24, 0x0309	; 0x800309 <my_mcu_is_target_and_i_have_it_reset>
     b62:	81 11       	cpse	r24, r1
     b64:	14 c0       	rjmp	.+40     	; 0xb8e <__stack+0x28f>
                {
                    connect_bootload_mode();
     b66:	0e 94 c1 01 	call	0x382	; 0x382 <connect_bootload_mode>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     b6a:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     b6c:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     b6e:	2a 98       	cbi	0x05, 2	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     b70:	8f bf       	out	0x3f, r24	; 63

                    // start the bootloader
                    digitalWrite(MGR_nSS, LOW);   // nSS goes through a open collector buffer to nRESET
                    target_reset_started_at = millis();
     b72:	0e 94 48 14 	call	0x2890	; 0x2890 <millis>
     b76:	60 93 0e 03 	sts	0x030E, r22	; 0x80030e <target_reset_started_at>
     b7a:	70 93 0f 03 	sts	0x030F, r23	; 0x80030f <target_reset_started_at+0x1>
     b7e:	80 93 10 03 	sts	0x0310, r24	; 0x800310 <target_reset_started_at+0x2>
     b82:	90 93 11 03 	sts	0x0311, r25	; 0x800311 <target_reset_started_at+0x3>
                    my_mcu_is_target_and_i_have_it_reset = 1;
     b86:	81 e0       	ldi	r24, 0x01	; 1
     b88:	80 93 09 03 	sts	0x0309, r24	; 0x800309 <my_mcu_is_target_and_i_have_it_reset>
                    return; 
     b8c:	71 c0       	rjmp	.+226    	; 0xc70 <__stack+0x371>
                }
                unsigned long kRuntime= millis() - target_reset_started_at;
     b8e:	0e 94 48 14 	call	0x2890	; 0x2890 <millis>
                if (kRuntime < 20UL) // hold reset low for a short time but don't delay (the mcu runs 200k instruction in 20 mSec)
     b92:	00 91 0e 03 	lds	r16, 0x030E	; 0x80030e <target_reset_started_at>
     b96:	10 91 0f 03 	lds	r17, 0x030F	; 0x80030f <target_reset_started_at+0x1>
     b9a:	20 91 10 03 	lds	r18, 0x0310	; 0x800310 <target_reset_started_at+0x2>
     b9e:	30 91 11 03 	lds	r19, 0x0311	; 0x800311 <target_reset_started_at+0x3>
     ba2:	dc 01       	movw	r26, r24
     ba4:	cb 01       	movw	r24, r22
     ba6:	80 1b       	sub	r24, r16
     ba8:	91 0b       	sbc	r25, r17
     baa:	a2 0b       	sbc	r26, r18
     bac:	b3 0b       	sbc	r27, r19
     bae:	44 97       	sbiw	r24, 0x14	; 20
     bb0:	a1 05       	cpc	r26, r1
     bb2:	b1 05       	cpc	r27, r1
     bb4:	08 f4       	brcc	.+2      	; 0xbb8 <__stack+0x2b9>
     bb6:	5c c0       	rjmp	.+184    	; 0xc70 <__stack+0x371>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     bb8:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     bba:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     bbc:	2a 9a       	sbi	0x05, 2	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     bbe:	8f bf       	out	0x3f, r24	; 63
                {
                    return;
                } 
                //_delay_ms(20);  // hold reset low for a short time, but this locks the mcu which which blocks i2c, SMBus, and ADC burst. 
                digitalWrite(MGR_nSS, HIGH); // this will release the buffer with open colllector on MCU nRESET.
                my_mcu_is_target_and_i_have_it_reset = 0;
     bc0:	10 92 09 03 	sts	0x0309, r1	; 0x800309 <my_mcu_is_target_and_i_have_it_reset>
                bootloader_started = 1;
     bc4:	81 e0       	ldi	r24, 0x01	; 1
     bc6:	80 93 ef 02 	sts	0x02EF, r24	; 0x8002ef <bootloader_started>
                local_mcu_is_rpu_aware = 0; // after a reset it may be loaded with new software
     bca:	10 92 f6 02 	sts	0x02F6, r1	; 0x8002f6 <local_mcu_is_rpu_aware>
                blink_started_at = millis();
     bce:	0e 94 48 14 	call	0x2890	; 0x2890 <millis>
     bd2:	60 93 f8 02 	sts	0x02F8, r22	; 0x8002f8 <blink_started_at>
     bd6:	70 93 f9 02 	sts	0x02F9, r23	; 0x8002f9 <blink_started_at+0x1>
     bda:	80 93 fa 02 	sts	0x02FA, r24	; 0x8002fa <blink_started_at+0x2>
     bde:	90 93 fb 02 	sts	0x02FB, r25	; 0x8002fb <blink_started_at+0x3>
                bootloader_started_at = millis();
     be2:	0e 94 48 14 	call	0x2890	; 0x2890 <millis>
     be6:	60 93 e5 02 	sts	0x02E5, r22	; 0x8002e5 <bootloader_started_at>
     bea:	70 93 e6 02 	sts	0x02E6, r23	; 0x8002e6 <bootloader_started_at+0x1>
     bee:	80 93 e7 02 	sts	0x02E7, r24	; 0x8002e7 <bootloader_started_at+0x2>
     bf2:	90 93 e8 02 	sts	0x02E8, r25	; 0x8002e8 <bootloader_started_at+0x3>
                return;
     bf6:	3c c0       	rjmp	.+120    	; 0xc70 <__stack+0x371>
            }
            if (input <= 0x7F) // values > 0x80 are for a host disconnect e.g. the bitwise negation of an RPU_ADDRESS
     bf8:	67 fd       	sbrc	r22, 7
     bfa:	1e c0       	rjmp	.+60     	; 0xc38 <__stack+0x339>
            {  
                lockout_active =1;
     bfc:	81 e0       	ldi	r24, 0x01	; 1
     bfe:	80 93 ee 02 	sts	0x02EE, r24	; 0x8002ee <lockout_active>
                bootloader_started = 0;
     c02:	10 92 ef 02 	sts	0x02EF, r1	; 0x8002ef <bootloader_started>
                host_active =0;
     c06:	10 92 03 03 	sts	0x0303, r1	; 0x800303 <host_active>

                connect_lockout_mode();
     c0a:	0e 94 e6 01 	call	0x3cc	; 0x3cc <connect_lockout_mode>

                lockout_started_at = millis();
     c0e:	0e 94 48 14 	call	0x2890	; 0x2890 <millis>
     c12:	60 93 e9 02 	sts	0x02E9, r22	; 0x8002e9 <lockout_started_at>
     c16:	70 93 ea 02 	sts	0x02EA, r23	; 0x8002ea <lockout_started_at+0x1>
     c1a:	80 93 eb 02 	sts	0x02EB, r24	; 0x8002eb <lockout_started_at+0x2>
     c1e:	90 93 ec 02 	sts	0x02EC, r25	; 0x8002ec <lockout_started_at+0x3>
                blink_started_at = millis();
     c22:	0e 94 48 14 	call	0x2890	; 0x2890 <millis>
     c26:	60 93 f8 02 	sts	0x02F8, r22	; 0x8002f8 <blink_started_at>
     c2a:	70 93 f9 02 	sts	0x02F9, r23	; 0x8002f9 <blink_started_at+0x1>
     c2e:	80 93 fa 02 	sts	0x02FA, r24	; 0x8002fa <blink_started_at+0x2>
     c32:	90 93 fb 02 	sts	0x02FB, r25	; 0x8002fb <blink_started_at+0x3>
                return;
     c36:	1c c0       	rjmp	.+56     	; 0xc70 <__stack+0x371>
            }
            if (input > 0x7F) // RPU_HOST_DISCONNECT is the bitwise negation of an RPU_ADDRESS it will be > 0x80 (seen as a uint8_t)
            { 
                host_is_foreign = 0;
     c38:	10 92 f7 02 	sts	0x02F7, r1	; 0x8002f7 <host_is_foreign>
                lockout_active =0;
     c3c:	10 92 ee 02 	sts	0x02EE, r1	; 0x8002ee <lockout_active>
                host_active =0;
     c40:	10 92 03 03 	sts	0x0303, r1	; 0x800303 <host_active>
                bootloader_started = 0;
     c44:	10 92 ef 02 	sts	0x02EF, r1	; 0x8002ef <bootloader_started>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     c48:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     c4a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     c4c:	2d 9a       	sbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     c4e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     c50:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     c52:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     c54:	43 98       	cbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     c56:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     c58:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     c5a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     c5c:	5c 9a       	sbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     c5e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     c60:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     c62:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     c64:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     c66:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     c68:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     c6a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     c6c:	42 9a       	sbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     c6e:	8f bf       	out	0x3f, r24	; 63
            }
            // nothing can get past this point.
            return;
        }
    }
     c70:	df 91       	pop	r29
     c72:	cf 91       	pop	r28
     c74:	1f 91       	pop	r17
     c76:	0f 91       	pop	r16
     c78:	ff 90       	pop	r15
     c7a:	ef 90       	pop	r14
     c7c:	df 90       	pop	r13
     c7e:	cf 90       	pop	r12
     c80:	bf 90       	pop	r11
     c82:	af 90       	pop	r10
     c84:	9f 90       	pop	r9
     c86:	8f 90       	pop	r8
     c88:	7f 90       	pop	r7
     c8a:	6f 90       	pop	r6
     c8c:	5f 90       	pop	r5
     c8e:	4f 90       	pop	r4
     c90:	08 95       	ret

00000c92 <fnWtMgrAddr>:
    }
}

// (Obsolete) I2C command to access manager address
void fnWtMgrAddr(uint8_t* i2cBuffer)
{
     c92:	fc 01       	movw	r30, r24
    uint8_t tmp_addr = i2cBuffer[1];
     c94:	91 81       	ldd	r25, Z+1	; 0x01
    i2cBuffer[1] = rpu_address; // ASCII values in range 0x30..0x7A. e.g.,'1' is 0x31
     c96:	80 91 02 03 	lds	r24, 0x0302	; 0x800302 <rpu_address>
     c9a:	81 83       	std	Z+1, r24	; 0x01
    if ( (tmp_addr>='0') && (tmp_addr<='z') ) 
     c9c:	80 ed       	ldi	r24, 0xD0	; 208
     c9e:	89 0f       	add	r24, r25
     ca0:	8b 34       	cpi	r24, 0x4B	; 75
     ca2:	28 f4       	brcc	.+10     	; 0xcae <fnWtMgrAddr+0x1c>
    {
        rpu_address = tmp_addr;
     ca4:	90 93 02 03 	sts	0x0302, r25	; 0x800302 <rpu_address>
        write_rpu_address_to_eeprom = 1;
     ca8:	81 e0       	ldi	r24, 0x01	; 1
     caa:	80 93 f5 02 	sts	0x02F5, r24	; 0x8002f5 <write_rpu_address_to_eeprom>
     cae:	08 95       	ret

00000cb0 <fnRdBootldAddr>:

// I2C_COMMAND_TO_READ_ADDRESS_SENT_ON_ACTIVE_DTR
void fnRdBootldAddr(uint8_t* i2cBuffer)
{
    // replace data[1] with address sent when HOST_nRTS toggles
    i2cBuffer[1] = bootloader_address;
     cb0:	20 91 01 03 	lds	r18, 0x0301	; 0x800301 <bootloader_address>
     cb4:	fc 01       	movw	r30, r24
     cb6:	21 83       	std	Z+1, r18	; 0x01
     cb8:	08 95       	ret

00000cba <fnWtBootldAddr>:

// I2C_COMMAND_TO_SET_ADDRESS_SENT_ON_ACTIVE_DTR
void fnWtBootldAddr(uint8_t* i2cBuffer)
{
    // set the byte that is sent when HOST_nRTS toggles
    bootloader_address = i2cBuffer[1];
     cba:	fc 01       	movw	r30, r24
     cbc:	81 81       	ldd	r24, Z+1	; 0x01
     cbe:	80 93 01 03 	sts	0x0301, r24	; 0x800301 <bootloader_address>
     cc2:	08 95       	ret

00000cc4 <fnRdShtdnDtct>:

// I2C_COMMAND_TO_READ_SW_SHUTDOWN_DETECTED
void fnRdShtdnDtct(uint8_t* i2cBuffer)
{
    // when ICP1 pin is pulled  down the host (e.g. R-Pi Zero) should be set up to hault
    i2cBuffer[1] = shutdown_detected;
     cc4:	20 91 f3 02 	lds	r18, 0x02F3	; 0x8002f3 <shutdown_detected>
     cc8:	fc 01       	movw	r30, r24
     cca:	21 83       	std	Z+1, r18	; 0x01
    // reading clears this flag that was set in check_shutdown() but it is up to the I2C master to do somthing about it.
    shutdown_detected = 0;
     ccc:	10 92 f3 02 	sts	0x02F3, r1	; 0x8002f3 <shutdown_detected>
     cd0:	08 95       	ret

00000cd2 <fnRdStatus>:
    // else ignore
}

// I2C_COMMAND_TO_READ_STATUS
void fnRdStatus(uint8_t* i2cBuffer)
{
     cd2:	fc 01       	movw	r30, r24
    i2cBuffer[1] = status_byt & 0x0F; // bits 0..3
     cd4:	80 91 f0 02 	lds	r24, 0x02F0	; 0x8002f0 <status_byt>
     cd8:	8f 70       	andi	r24, 0x0F	; 15
     cda:	81 83       	std	Z+1, r24	; 0x01
    if (digitalRead(ALT_EN)) i2cBuffer[1] += (1<<4); // include bit 4 if alternat power is enabled
     cdc:	1b 9b       	sbis	0x03, 3	; 3
     cde:	02 c0       	rjmp	.+4      	; 0xce4 <fnRdStatus+0x12>
     ce0:	80 5f       	subi	r24, 0xF0	; 240
     ce2:	81 83       	std	Z+1, r24	; 0x01
    if (digitalRead(PIPWR_EN)) i2cBuffer[1] += (1<<5); // include bit 5 if sbc has power
     ce4:	19 9b       	sbis	0x03, 1	; 3
     ce6:	03 c0       	rjmp	.+6      	; 0xcee <fnRdStatus+0x1c>
     ce8:	81 81       	ldd	r24, Z+1	; 0x01
     cea:	80 5e       	subi	r24, 0xE0	; 224
     cec:	81 83       	std	Z+1, r24	; 0x01
    if (daynight_state==DAYNIGHT_FAIL_STATE) i2cBuffer[1] += (1<<6); //  include bit 6 if daynight state has failed
     cee:	80 91 a6 03 	lds	r24, 0x03A6	; 0x8003a6 <daynight_state>
     cf2:	87 30       	cpi	r24, 0x07	; 7
     cf4:	19 f4       	brne	.+6      	; 0xcfc <fnRdStatus+0x2a>
     cf6:	81 81       	ldd	r24, Z+1	; 0x01
     cf8:	80 5c       	subi	r24, 0xC0	; 192
     cfa:	81 83       	std	Z+1, r24	; 0x01
     cfc:	08 95       	ret

00000cfe <fnWtStatus>:
}

// I2C_COMMAND_TO_SET_STATUS
void fnWtStatus(uint8_t* i2cBuffer)
{
     cfe:	fc 01       	movw	r30, r24
    if ( (i2cBuffer[1] & 0x10) ) 
     d00:	81 81       	ldd	r24, Z+1	; 0x01
     d02:	84 ff       	sbrs	r24, 4
     d04:	0b c0       	rjmp	.+22     	; 0xd1c <fnWtStatus+0x1e>
    {
        enable_alternate_power = 1;
     d06:	81 e0       	ldi	r24, 0x01	; 1
     d08:	80 93 8b 03 	sts	0x038B, r24	; 0x80038b <enable_alternate_power>
        alt_pwm_accum_charge_time = 0; // clear charge time
     d0c:	10 92 90 03 	sts	0x0390, r1	; 0x800390 <alt_pwm_accum_charge_time>
     d10:	10 92 91 03 	sts	0x0391, r1	; 0x800391 <alt_pwm_accum_charge_time+0x1>
     d14:	10 92 92 03 	sts	0x0392, r1	; 0x800392 <alt_pwm_accum_charge_time+0x2>
     d18:	10 92 93 03 	sts	0x0393, r1	; 0x800393 <alt_pwm_accum_charge_time+0x3>
    }
    if ( ( i2cBuffer[1] & (1<<5) ) && !shutdown_started && !shutdown_detected )
     d1c:	81 81       	ldd	r24, Z+1	; 0x01
     d1e:	85 ff       	sbrs	r24, 5
     d20:	0c c0       	rjmp	.+24     	; 0xd3a <fnWtStatus+0x3c>
     d22:	80 91 f2 02 	lds	r24, 0x02F2	; 0x8002f2 <shutdown_started>
     d26:	81 11       	cpse	r24, r1
     d28:	08 c0       	rjmp	.+16     	; 0xd3a <fnWtStatus+0x3c>
     d2a:	80 91 f3 02 	lds	r24, 0x02F3	; 0x8002f3 <shutdown_detected>
     d2e:	81 11       	cpse	r24, r1
     d30:	04 c0       	rjmp	.+8      	; 0xd3a <fnWtStatus+0x3c>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     d32:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     d34:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     d36:	29 9a       	sbi	0x05, 1	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     d38:	8f bf       	out	0x3f, r24	; 63
    {
        digitalWrite(PIPWR_EN,HIGH); //restart SBC 
    } 
    if ( ( i2cBuffer[1] & (1<<6) ) ) daynight_state = DAYNIGHT_START_STATE; // restart the state machine
     d3a:	81 81       	ldd	r24, Z+1	; 0x01
     d3c:	86 fd       	sbrc	r24, 6
     d3e:	10 92 a6 03 	sts	0x03A6, r1	; 0x8003a6 <daynight_state>
    status_byt = i2cBuffer[1] & 0x0F; // set bits 0..3
     d42:	8f 70       	andi	r24, 0x0F	; 15
     d44:	80 93 f0 02 	sts	0x02F0, r24	; 0x8002f0 <status_byt>
     d48:	08 95       	ret

00000d4a <fnRdArduinMode>:
}

// I2C command to read arduino_mode
void fnRdArduinMode(uint8_t* i2cBuffer)
{
    i2cBuffer[1] = arduino_mode;
     d4a:	20 91 fc 02 	lds	r18, 0x02FC	; 0x8002fc <arduino_mode>
     d4e:	fc 01       	movw	r30, r24
     d50:	21 83       	std	Z+1, r18	; 0x01
     d52:	08 95       	ret

00000d54 <fnBatStartChrg>:
}

// I2C command for Battery charge start limit (uint16_t)
void fnBatStartChrg(uint8_t* i2cBuffer)
{
     d54:	fc 01       	movw	r30, r24
    // battery_low_limit is a uint16_t e.g., two bytes
    uint16_t old = battery_low_limit;
     d56:	80 91 97 03 	lds	r24, 0x0397	; 0x800397 <battery_low_limit>
     d5a:	90 91 98 03 	lds	r25, 0x0398	; 0x800398 <battery_low_limit+0x1>
    uint16_t new = 0;

    new += ((uint16_t)i2cBuffer[1])<<8;
     d5e:	21 81       	ldd	r18, Z+1	; 0x01
     d60:	30 e0       	ldi	r19, 0x00	; 0
     d62:	32 2f       	mov	r19, r18
     d64:	22 27       	eor	r18, r18
    i2cBuffer[1] =  ( (0xFF00 & old) >>8 ); 
     d66:	91 83       	std	Z+1, r25	; 0x01

    new += ((uint16_t)i2cBuffer[2]);
     d68:	92 81       	ldd	r25, Z+2	; 0x02
     d6a:	29 0f       	add	r18, r25
     d6c:	31 1d       	adc	r19, r1
    i2cBuffer[2] =  ( (0x00FF & old) ); 
     d6e:	82 83       	std	Z+2, r24	; 0x02

    // new is ready
    battery_low_limit = new;
     d70:	30 93 98 03 	sts	0x0398, r19	; 0x800398 <battery_low_limit+0x1>
     d74:	20 93 97 03 	sts	0x0397, r18	; 0x800397 <battery_low_limit>

    bat_limit_loaded = BAT_LOW_LIM_TOSAVE; // main loop will save to eeprom or load default value if new value is out of range
     d78:	83 e0       	ldi	r24, 0x03	; 3
     d7a:	80 93 96 03 	sts	0x0396, r24	; 0x800396 <bat_limit_loaded>
     d7e:	08 95       	ret

00000d80 <fnBatDoneChrg>:
}

// I2C command for Battery charge done limit (uint16_t)
void fnBatDoneChrg(uint8_t* i2cBuffer)
{
     d80:	fc 01       	movw	r30, r24
    // battery_high_limit is a uint16_t e.g., two bytes
    uint16_t old = battery_high_limit;
     d82:	80 91 94 03 	lds	r24, 0x0394	; 0x800394 <battery_high_limit>
     d86:	90 91 95 03 	lds	r25, 0x0395	; 0x800395 <battery_high_limit+0x1>
    uint16_t new = 0;

    new += ((uint16_t)i2cBuffer[1])<<8;
     d8a:	21 81       	ldd	r18, Z+1	; 0x01
     d8c:	30 e0       	ldi	r19, 0x00	; 0
     d8e:	32 2f       	mov	r19, r18
     d90:	22 27       	eor	r18, r18
    i2cBuffer[1] =  ( (0xFF00 & old) >>8 ); 
     d92:	91 83       	std	Z+1, r25	; 0x01

    new += ((uint16_t)i2cBuffer[2]);
     d94:	92 81       	ldd	r25, Z+2	; 0x02
     d96:	29 0f       	add	r18, r25
     d98:	31 1d       	adc	r19, r1
    i2cBuffer[2] =  ( (0x00FF & old) ); 
     d9a:	82 83       	std	Z+2, r24	; 0x02

    // new is ready
    battery_high_limit = new;
     d9c:	30 93 95 03 	sts	0x0395, r19	; 0x800395 <battery_high_limit+0x1>
     da0:	20 93 94 03 	sts	0x0394, r18	; 0x800394 <battery_high_limit>

    bat_limit_loaded = BAT_HIGH_LIM_TOSAVE; // main loop will save to eeprom or load default value if new value is out of range
     da4:	82 e0       	ldi	r24, 0x02	; 2
     da6:	80 93 96 03 	sts	0x0396, r24	; 0x800396 <bat_limit_loaded>
     daa:	08 95       	ret

00000dac <fnRdBatChrgTime>:
}

// I2C command to read battery charging time while doing pwm e.g., absorption time
void fnRdBatChrgTime(uint8_t* i2cBuffer)
{
     dac:	fc 01       	movw	r30, r24
    // there are four bytes in an unsigned long
    unsigned long my_copy = alt_pwm_accum_charge_time; //updates in ISR so copy first (when SMBus is done this is not used as an ISR callback)
     dae:	80 91 90 03 	lds	r24, 0x0390	; 0x800390 <alt_pwm_accum_charge_time>
     db2:	90 91 91 03 	lds	r25, 0x0391	; 0x800391 <alt_pwm_accum_charge_time+0x1>
     db6:	20 91 92 03 	lds	r18, 0x0392	; 0x800392 <alt_pwm_accum_charge_time+0x2>
     dba:	30 91 93 03 	lds	r19, 0x0393	; 0x800393 <alt_pwm_accum_charge_time+0x3>

    i2cBuffer[1] = ( (0xFF000000UL & my_copy) >>24 ); 
     dbe:	31 83       	std	Z+1, r19	; 0x01
    i2cBuffer[2] = ( (0x00FF0000UL & my_copy) >>16 ); 
     dc0:	22 83       	std	Z+2, r18	; 0x02
    i2cBuffer[3] = ( (0x0000FF00UL & my_copy) >>8 ); 
     dc2:	93 83       	std	Z+3, r25	; 0x03
    i2cBuffer[4] = ( (0x000000FFUL & my_copy) );
     dc4:	84 83       	std	Z+4, r24	; 0x04
     dc6:	08 95       	ret

00000dc8 <fnMorningThreshold>:
}

// I2C command for day-night Morning Threshold (uint16_t)
void fnMorningThreshold(uint8_t* i2cBuffer)
{
     dc8:	fc 01       	movw	r30, r24
    // daynight_morning_threshold is a uint16_t e.g., two bytes
    uint16_t old = daynight_morning_threshold;
     dca:	80 91 9d 03 	lds	r24, 0x039D	; 0x80039d <daynight_morning_threshold>
     dce:	90 91 9e 03 	lds	r25, 0x039E	; 0x80039e <daynight_morning_threshold+0x1>
    uint16_t new = 0;

    new += ((uint16_t)i2cBuffer[1])<<8;
     dd2:	21 81       	ldd	r18, Z+1	; 0x01
     dd4:	30 e0       	ldi	r19, 0x00	; 0
     dd6:	32 2f       	mov	r19, r18
     dd8:	22 27       	eor	r18, r18
    i2cBuffer[1] =  ( (0xFF00 & old) >>8 ); 
     dda:	91 83       	std	Z+1, r25	; 0x01

    new += ((uint16_t)i2cBuffer[2]);
     ddc:	92 81       	ldd	r25, Z+2	; 0x02
     dde:	29 0f       	add	r18, r25
     de0:	31 1d       	adc	r19, r1
    i2cBuffer[2] =  ( (0x00FF & old) ); 
     de2:	82 83       	std	Z+2, r24	; 0x02

    // new is ready
    daynight_morning_threshold = new;
     de4:	30 93 9e 03 	sts	0x039E, r19	; 0x80039e <daynight_morning_threshold+0x1>
     de8:	20 93 9d 03 	sts	0x039D, r18	; 0x80039d <daynight_morning_threshold>
    
    daynight_values_loaded = DAYNIGHT_MORNING_THRESHOLD_TOSAVE; // main loop will save to eeprom or load default value if new value is out of range
     dec:	82 e0       	ldi	r24, 0x02	; 2
     dee:	80 93 9f 03 	sts	0x039F, r24	; 0x80039f <daynight_values_loaded>
     df2:	08 95       	ret

00000df4 <fnEveningThreshold>:
}

// I2C command for day-night Evening Threshold (uint16_t)
void fnEveningThreshold(uint8_t* i2cBuffer)
{
     df4:	fc 01       	movw	r30, r24
    // daynight_evening_threshold is a uint16_t e.g., two bytes
    uint16_t old = daynight_evening_threshold;
     df6:	80 91 a0 03 	lds	r24, 0x03A0	; 0x8003a0 <daynight_evening_threshold>
     dfa:	90 91 a1 03 	lds	r25, 0x03A1	; 0x8003a1 <daynight_evening_threshold+0x1>
    uint16_t new = 0;

    new += ((uint16_t)i2cBuffer[1])<<8;
     dfe:	21 81       	ldd	r18, Z+1	; 0x01
     e00:	30 e0       	ldi	r19, 0x00	; 0
     e02:	32 2f       	mov	r19, r18
     e04:	22 27       	eor	r18, r18
    i2cBuffer[1] =  ( (0xFF00 & old) >>8 ); 
     e06:	91 83       	std	Z+1, r25	; 0x01

    new += ((uint16_t)i2cBuffer[2]);
     e08:	92 81       	ldd	r25, Z+2	; 0x02
     e0a:	29 0f       	add	r18, r25
     e0c:	31 1d       	adc	r19, r1
    i2cBuffer[2] =  ( (0x00FF & old) ); 
     e0e:	82 83       	std	Z+2, r24	; 0x02

    // new is ready
    daynight_evening_threshold = new;
     e10:	30 93 a1 03 	sts	0x03A1, r19	; 0x8003a1 <daynight_evening_threshold+0x1>
     e14:	20 93 a0 03 	sts	0x03A0, r18	; 0x8003a0 <daynight_evening_threshold>

    daynight_values_loaded = DAYNIGHT_EVENING_THRESHOLD_TOSAVE; // main loop will save to eeprom or load default value if new value is out of range
     e18:	83 e0       	ldi	r24, 0x03	; 3
     e1a:	80 93 9f 03 	sts	0x039F, r24	; 0x80039f <daynight_values_loaded>
     e1e:	08 95       	ret

00000e20 <fnRdTimedAccumAltI>:
    i2cBuffer[2] = ( (0x00FF & adc_buffer) ); 
}

// I2C command to read timed accumulation of analog channel ALT_I
void fnRdTimedAccumAltI(uint8_t* i2cBuffer)
{
     e20:	fc 01       	movw	r30, r24
    // there are four bytes in the unsigned long accumulate_alt_ti
    unsigned long my_copy = accumulate_alt_ti; //updates in ISR so copy first (when SMBus is done this is not used as an ISR callback)
     e22:	80 91 76 03 	lds	r24, 0x0376	; 0x800376 <accumulate_alt_ti>
     e26:	90 91 77 03 	lds	r25, 0x0377	; 0x800377 <accumulate_alt_ti+0x1>
     e2a:	20 91 78 03 	lds	r18, 0x0378	; 0x800378 <accumulate_alt_ti+0x2>
     e2e:	30 91 79 03 	lds	r19, 0x0379	; 0x800379 <accumulate_alt_ti+0x3>

    i2cBuffer[1] = ( (0xFF000000UL & my_copy) >>24 ); 
     e32:	31 83       	std	Z+1, r19	; 0x01
    i2cBuffer[2] = ( (0x00FF0000UL & my_copy) >>16 ); 
     e34:	22 83       	std	Z+2, r18	; 0x02
    i2cBuffer[3] = ( (0x0000FF00UL & my_copy) >>8 ); 
     e36:	93 83       	std	Z+3, r25	; 0x03
    i2cBuffer[4] = ( (0x000000FFUL & my_copy) );
     e38:	84 83       	std	Z+4, r24	; 0x04
     e3a:	08 95       	ret

00000e3c <fnRdTimedAccumPwrI>:
}

// I2C command to read timed accumulation of analog channel PWR_I
void fnRdTimedAccumPwrI(uint8_t* i2cBuffer)
{
     e3c:	fc 01       	movw	r30, r24
    // there are four bytes in the unsigned long accumulate_pwr_ti
    unsigned long my_copy = accumulate_pwr_ti; //updates in ISR so copy first (when SMBus is done this is not used as an ISR callback)
     e3e:	80 91 7a 03 	lds	r24, 0x037A	; 0x80037a <accumulate_pwr_ti>
     e42:	90 91 7b 03 	lds	r25, 0x037B	; 0x80037b <accumulate_pwr_ti+0x1>
     e46:	20 91 7c 03 	lds	r18, 0x037C	; 0x80037c <accumulate_pwr_ti+0x2>
     e4a:	30 91 7d 03 	lds	r19, 0x037D	; 0x80037d <accumulate_pwr_ti+0x3>

    i2cBuffer[1] = ( (0xFF000000UL & my_copy) >>24 ); 
     e4e:	31 83       	std	Z+1, r19	; 0x01
    i2cBuffer[2] = ( (0x00FF0000UL & my_copy) >>16 ); 
     e50:	22 83       	std	Z+2, r18	; 0x02
    i2cBuffer[3] = ( (0x0000FF00UL & my_copy) >>8 ); 
     e52:	93 83       	std	Z+3, r25	; 0x03
    i2cBuffer[4] = ( (0x000000FFUL & my_copy) );
     e54:	84 83       	std	Z+4, r24	; 0x04
     e56:	08 95       	ret

00000e58 <fnAnalogRefExternAVCC>:
// I2C command for Analog referance EXTERNAL_AVCC
// swap the I2C buffer with the ref_extern_avcc_uV in use
// set ref_loaded so main loop will try to save it to EEPROM
// the main loop will reload EEPROM or default value if new is out of range
void fnAnalogRefExternAVCC(uint8_t* i2cBuffer)
{
     e58:	0f 93       	push	r16
     e5a:	1f 93       	push	r17
     e5c:	cf 93       	push	r28
     e5e:	df 93       	push	r29
     e60:	fc 01       	movw	r30, r24
    // I work with ref_extern_avcc_uV as a uint32_t, but it is a float (both are four bytes)
    uint32_t old = ref_extern_avcc_uV;
     e62:	c0 91 83 03 	lds	r28, 0x0383	; 0x800383 <ref_extern_avcc_uV>
     e66:	d0 91 84 03 	lds	r29, 0x0384	; 0x800384 <ref_extern_avcc_uV+0x1>
     e6a:	80 91 85 03 	lds	r24, 0x0385	; 0x800385 <ref_extern_avcc_uV+0x2>
     e6e:	90 91 86 03 	lds	r25, 0x0386	; 0x800386 <ref_extern_avcc_uV+0x3>
    uint32_t new = 0;
    new += ((uint32_t)i2cBuffer[1])<<24; // cast, multiply by 2**24, and sum 
     e72:	41 81       	ldd	r20, Z+1	; 0x01
     e74:	50 e0       	ldi	r21, 0x00	; 0
     e76:	60 e0       	ldi	r22, 0x00	; 0
     e78:	70 e0       	ldi	r23, 0x00	; 0
     e7a:	34 2f       	mov	r19, r20
     e7c:	22 27       	eor	r18, r18
     e7e:	11 27       	eor	r17, r17
     e80:	00 27       	eor	r16, r16
    i2cBuffer[1] = ( (0xFF000000UL & old) >>24 ); // swap the return value with the old byte
     e82:	91 83       	std	Z+1, r25	; 0x01

    new += ((uint32_t)i2cBuffer[2])<<16;
     e84:	42 81       	ldd	r20, Z+2	; 0x02
     e86:	50 e0       	ldi	r21, 0x00	; 0
     e88:	60 e0       	ldi	r22, 0x00	; 0
     e8a:	70 e0       	ldi	r23, 0x00	; 0
     e8c:	ba 01       	movw	r22, r20
     e8e:	55 27       	eor	r21, r21
     e90:	44 27       	eor	r20, r20
     e92:	40 0f       	add	r20, r16
     e94:	51 1f       	adc	r21, r17
     e96:	62 1f       	adc	r22, r18
     e98:	73 1f       	adc	r23, r19
    i2cBuffer[2] =  ( (0x00FF0000UL & old) >>16 ); 
     e9a:	82 83       	std	Z+2, r24	; 0x02

    new += ((uint32_t)i2cBuffer[3])<<8;
     e9c:	83 81       	ldd	r24, Z+3	; 0x03
     e9e:	90 e0       	ldi	r25, 0x00	; 0
     ea0:	a0 e0       	ldi	r26, 0x00	; 0
     ea2:	b0 e0       	ldi	r27, 0x00	; 0
     ea4:	ba 2f       	mov	r27, r26
     ea6:	a9 2f       	mov	r26, r25
     ea8:	98 2f       	mov	r25, r24
     eaa:	88 27       	eor	r24, r24
    i2cBuffer[3] =  ( (0x0000FF00UL & old) >>8 ); 
     eac:	d3 83       	std	Z+3, r29	; 0x03
     eae:	24 81       	ldd	r18, Z+4	; 0x04
     eb0:	42 0f       	add	r20, r18
     eb2:	51 1d       	adc	r21, r1
     eb4:	61 1d       	adc	r22, r1
     eb6:	71 1d       	adc	r23, r1

    new += ((uint32_t)i2cBuffer[4]);
    i2cBuffer[4] =  ( (0x000000FFUL & old) ); 
     eb8:	c4 83       	std	Z+4, r28	; 0x04

    // new is ready
    ref_extern_avcc_uV = new;
     eba:	84 0f       	add	r24, r20
     ebc:	95 1f       	adc	r25, r21
     ebe:	a6 1f       	adc	r26, r22
     ec0:	b7 1f       	adc	r27, r23
     ec2:	80 93 83 03 	sts	0x0383, r24	; 0x800383 <ref_extern_avcc_uV>
     ec6:	90 93 84 03 	sts	0x0384, r25	; 0x800384 <ref_extern_avcc_uV+0x1>
     eca:	a0 93 85 03 	sts	0x0385, r26	; 0x800385 <ref_extern_avcc_uV+0x2>
     ece:	b0 93 86 03 	sts	0x0386, r27	; 0x800386 <ref_extern_avcc_uV+0x3>

    ref_loaded = REF_AVCC_TOSAVE; // main loop will save to eeprom or load default value if new value is out of range
     ed2:	82 e0       	ldi	r24, 0x02	; 2
     ed4:	80 93 82 03 	sts	0x0382, r24	; 0x800382 <ref_loaded>
}
     ed8:	df 91       	pop	r29
     eda:	cf 91       	pop	r28
     edc:	1f 91       	pop	r17
     ede:	0f 91       	pop	r16
     ee0:	08 95       	ret

00000ee2 <fnAnalogRefIntern1V1>:

// I2C command for Analog referance INTERNAL_1V1
void fnAnalogRefIntern1V1(uint8_t* i2cBuffer)
{
     ee2:	0f 93       	push	r16
     ee4:	1f 93       	push	r17
     ee6:	cf 93       	push	r28
     ee8:	df 93       	push	r29
     eea:	fc 01       	movw	r30, r24
    // I work with ref_extern_avcc_uV as a uint32_t, but it is a float (both are four bytes)
    uint32_t old = ref_intern_1v1_uV;
     eec:	c0 91 87 03 	lds	r28, 0x0387	; 0x800387 <ref_intern_1v1_uV>
     ef0:	d0 91 88 03 	lds	r29, 0x0388	; 0x800388 <ref_intern_1v1_uV+0x1>
     ef4:	80 91 89 03 	lds	r24, 0x0389	; 0x800389 <ref_intern_1v1_uV+0x2>
     ef8:	90 91 8a 03 	lds	r25, 0x038A	; 0x80038a <ref_intern_1v1_uV+0x3>
    uint32_t new = 0;
    new += ((uint32_t)i2cBuffer[1])<<24; // cast, multiply by 2**24, and sum 
     efc:	41 81       	ldd	r20, Z+1	; 0x01
     efe:	50 e0       	ldi	r21, 0x00	; 0
     f00:	60 e0       	ldi	r22, 0x00	; 0
     f02:	70 e0       	ldi	r23, 0x00	; 0
     f04:	34 2f       	mov	r19, r20
     f06:	22 27       	eor	r18, r18
     f08:	11 27       	eor	r17, r17
     f0a:	00 27       	eor	r16, r16
    i2cBuffer[1] = ( (0xFF000000UL & old) >>24 ); // swap the return value with the old byte
     f0c:	91 83       	std	Z+1, r25	; 0x01

    new += ((uint32_t)i2cBuffer[2])<<16;
     f0e:	42 81       	ldd	r20, Z+2	; 0x02
     f10:	50 e0       	ldi	r21, 0x00	; 0
     f12:	60 e0       	ldi	r22, 0x00	; 0
     f14:	70 e0       	ldi	r23, 0x00	; 0
     f16:	ba 01       	movw	r22, r20
     f18:	55 27       	eor	r21, r21
     f1a:	44 27       	eor	r20, r20
     f1c:	40 0f       	add	r20, r16
     f1e:	51 1f       	adc	r21, r17
     f20:	62 1f       	adc	r22, r18
     f22:	73 1f       	adc	r23, r19
    i2cBuffer[2] =  ( (0x00FF0000UL & old) >>16 ); 
     f24:	82 83       	std	Z+2, r24	; 0x02

    new += ((uint32_t)i2cBuffer[3])<<8;
     f26:	83 81       	ldd	r24, Z+3	; 0x03
     f28:	90 e0       	ldi	r25, 0x00	; 0
     f2a:	a0 e0       	ldi	r26, 0x00	; 0
     f2c:	b0 e0       	ldi	r27, 0x00	; 0
     f2e:	ba 2f       	mov	r27, r26
     f30:	a9 2f       	mov	r26, r25
     f32:	98 2f       	mov	r25, r24
     f34:	88 27       	eor	r24, r24
    i2cBuffer[3] =  ( (0x0000FF00UL & old) >>8 ); 
     f36:	d3 83       	std	Z+3, r29	; 0x03
     f38:	24 81       	ldd	r18, Z+4	; 0x04
     f3a:	42 0f       	add	r20, r18
     f3c:	51 1d       	adc	r21, r1
     f3e:	61 1d       	adc	r22, r1
     f40:	71 1d       	adc	r23, r1

    new += ((uint32_t)i2cBuffer[4]);
    i2cBuffer[4] =  ( (0x000000FFUL & old) ); 
     f42:	c4 83       	std	Z+4, r28	; 0x04

    // new is ready
    ref_intern_1v1_uV = new;
     f44:	84 0f       	add	r24, r20
     f46:	95 1f       	adc	r25, r21
     f48:	a6 1f       	adc	r26, r22
     f4a:	b7 1f       	adc	r27, r23
     f4c:	80 93 87 03 	sts	0x0387, r24	; 0x800387 <ref_intern_1v1_uV>
     f50:	90 93 88 03 	sts	0x0388, r25	; 0x800388 <ref_intern_1v1_uV+0x1>
     f54:	a0 93 89 03 	sts	0x0389, r26	; 0x800389 <ref_intern_1v1_uV+0x2>
     f58:	b0 93 8a 03 	sts	0x038A, r27	; 0x80038a <ref_intern_1v1_uV+0x3>
    
    ref_loaded = REF_1V1_TOSAVE; // main loop will save to eeprom or load default value if new value is out of range
     f5c:	83 e0       	ldi	r24, 0x03	; 3
     f5e:	80 93 82 03 	sts	0x0382, r24	; 0x800382 <ref_loaded>
}
     f62:	df 91       	pop	r29
     f64:	cf 91       	pop	r28
     f66:	1f 91       	pop	r17
     f68:	0f 91       	pop	r16
     f6a:	08 95       	ret

00000f6c <fnMorningDebounce>:
    }
}

// I2C command for day-night morning debounce time (unsigned long)
void fnMorningDebounce(uint8_t* i2cBuffer)
{
     f6c:	0f 93       	push	r16
     f6e:	1f 93       	push	r17
     f70:	cf 93       	push	r28
     f72:	df 93       	push	r29
     f74:	fc 01       	movw	r30, r24
    // daynight_morning_debounce is a unsigned long and has four bytes
    uint32_t old = daynight_morning_debounce;
     f76:	c0 91 a2 03 	lds	r28, 0x03A2	; 0x8003a2 <daynight_morning_debounce>
     f7a:	d0 91 a3 03 	lds	r29, 0x03A3	; 0x8003a3 <daynight_morning_debounce+0x1>
     f7e:	80 91 a4 03 	lds	r24, 0x03A4	; 0x8003a4 <daynight_morning_debounce+0x2>
     f82:	90 91 a5 03 	lds	r25, 0x03A5	; 0x8003a5 <daynight_morning_debounce+0x3>
    uint32_t new = 0;
    new += ((uint32_t)i2cBuffer[1])<<24; // cast, multiply by 2**24, and sum 
     f86:	41 81       	ldd	r20, Z+1	; 0x01
     f88:	50 e0       	ldi	r21, 0x00	; 0
     f8a:	60 e0       	ldi	r22, 0x00	; 0
     f8c:	70 e0       	ldi	r23, 0x00	; 0
     f8e:	34 2f       	mov	r19, r20
     f90:	22 27       	eor	r18, r18
     f92:	11 27       	eor	r17, r17
     f94:	00 27       	eor	r16, r16
    i2cBuffer[1] = ( (0xFF000000UL & old) >>24 ); // swap the return value with the old byte
     f96:	91 83       	std	Z+1, r25	; 0x01

    new += ((uint32_t)i2cBuffer[2])<<16;
     f98:	42 81       	ldd	r20, Z+2	; 0x02
     f9a:	50 e0       	ldi	r21, 0x00	; 0
     f9c:	60 e0       	ldi	r22, 0x00	; 0
     f9e:	70 e0       	ldi	r23, 0x00	; 0
     fa0:	ba 01       	movw	r22, r20
     fa2:	55 27       	eor	r21, r21
     fa4:	44 27       	eor	r20, r20
     fa6:	40 0f       	add	r20, r16
     fa8:	51 1f       	adc	r21, r17
     faa:	62 1f       	adc	r22, r18
     fac:	73 1f       	adc	r23, r19
    i2cBuffer[2] =  ( (0x00FF0000UL & old) >>16 ); 
     fae:	82 83       	std	Z+2, r24	; 0x02

    new += ((uint32_t)i2cBuffer[3])<<8;
     fb0:	83 81       	ldd	r24, Z+3	; 0x03
     fb2:	90 e0       	ldi	r25, 0x00	; 0
     fb4:	a0 e0       	ldi	r26, 0x00	; 0
     fb6:	b0 e0       	ldi	r27, 0x00	; 0
     fb8:	ba 2f       	mov	r27, r26
     fba:	a9 2f       	mov	r26, r25
     fbc:	98 2f       	mov	r25, r24
     fbe:	88 27       	eor	r24, r24
    i2cBuffer[3] =  ( (0x0000FF00UL & old) >>8 ); 
     fc0:	d3 83       	std	Z+3, r29	; 0x03
     fc2:	24 81       	ldd	r18, Z+4	; 0x04
     fc4:	42 0f       	add	r20, r18
     fc6:	51 1d       	adc	r21, r1
     fc8:	61 1d       	adc	r22, r1
     fca:	71 1d       	adc	r23, r1

    new += ((uint32_t)i2cBuffer[4]);
    i2cBuffer[4] =  ( (0x000000FFUL & old) ); 
     fcc:	c4 83       	std	Z+4, r28	; 0x04

    // new is ready
    daynight_morning_debounce = new;
     fce:	84 0f       	add	r24, r20
     fd0:	95 1f       	adc	r25, r21
     fd2:	a6 1f       	adc	r26, r22
     fd4:	b7 1f       	adc	r27, r23
     fd6:	80 93 a2 03 	sts	0x03A2, r24	; 0x8003a2 <daynight_morning_debounce>
     fda:	90 93 a3 03 	sts	0x03A3, r25	; 0x8003a3 <daynight_morning_debounce+0x1>
     fde:	a0 93 a4 03 	sts	0x03A4, r26	; 0x8003a4 <daynight_morning_debounce+0x2>
     fe2:	b0 93 a5 03 	sts	0x03A5, r27	; 0x8003a5 <daynight_morning_debounce+0x3>

    daynight_values_loaded = DAYNIGHT_MORNING_DEBOUNCE_TOSAVE; // main loop will save to eeprom or load default value if new value is out of range
     fe6:	84 e0       	ldi	r24, 0x04	; 4
     fe8:	80 93 9f 03 	sts	0x039F, r24	; 0x80039f <daynight_values_loaded>
}
     fec:	df 91       	pop	r29
     fee:	cf 91       	pop	r28
     ff0:	1f 91       	pop	r17
     ff2:	0f 91       	pop	r16
     ff4:	08 95       	ret

00000ff6 <fnEveningDebounce>:

// I2C command for day-night evening debounce time (unsigned long)
void fnEveningDebounce(uint8_t* i2cBuffer)
{
     ff6:	0f 93       	push	r16
     ff8:	1f 93       	push	r17
     ffa:	cf 93       	push	r28
     ffc:	df 93       	push	r29
     ffe:	fc 01       	movw	r30, r24
    // daynight_evening_debounce is a unsigned long and has four bytes
    uint32_t old = daynight_evening_debounce;
    1000:	c0 91 99 03 	lds	r28, 0x0399	; 0x800399 <daynight_evening_debounce>
    1004:	d0 91 9a 03 	lds	r29, 0x039A	; 0x80039a <daynight_evening_debounce+0x1>
    1008:	80 91 9b 03 	lds	r24, 0x039B	; 0x80039b <daynight_evening_debounce+0x2>
    100c:	90 91 9c 03 	lds	r25, 0x039C	; 0x80039c <daynight_evening_debounce+0x3>
    uint32_t new = 0;
    new += ((uint32_t)i2cBuffer[1])<<24; // cast, multiply by 2**24, and sum 
    1010:	41 81       	ldd	r20, Z+1	; 0x01
    1012:	50 e0       	ldi	r21, 0x00	; 0
    1014:	60 e0       	ldi	r22, 0x00	; 0
    1016:	70 e0       	ldi	r23, 0x00	; 0
    1018:	34 2f       	mov	r19, r20
    101a:	22 27       	eor	r18, r18
    101c:	11 27       	eor	r17, r17
    101e:	00 27       	eor	r16, r16
    i2cBuffer[1] = ( (0xFF000000UL & old) >>24 ); // swap the return value with the old byte
    1020:	91 83       	std	Z+1, r25	; 0x01

    new += ((uint32_t)i2cBuffer[2])<<16;
    1022:	42 81       	ldd	r20, Z+2	; 0x02
    1024:	50 e0       	ldi	r21, 0x00	; 0
    1026:	60 e0       	ldi	r22, 0x00	; 0
    1028:	70 e0       	ldi	r23, 0x00	; 0
    102a:	ba 01       	movw	r22, r20
    102c:	55 27       	eor	r21, r21
    102e:	44 27       	eor	r20, r20
    1030:	40 0f       	add	r20, r16
    1032:	51 1f       	adc	r21, r17
    1034:	62 1f       	adc	r22, r18
    1036:	73 1f       	adc	r23, r19
    i2cBuffer[2] =  ( (0x00FF0000UL & old) >>16 ); 
    1038:	82 83       	std	Z+2, r24	; 0x02

    new += ((uint32_t)i2cBuffer[3])<<8;
    103a:	83 81       	ldd	r24, Z+3	; 0x03
    103c:	90 e0       	ldi	r25, 0x00	; 0
    103e:	a0 e0       	ldi	r26, 0x00	; 0
    1040:	b0 e0       	ldi	r27, 0x00	; 0
    1042:	ba 2f       	mov	r27, r26
    1044:	a9 2f       	mov	r26, r25
    1046:	98 2f       	mov	r25, r24
    1048:	88 27       	eor	r24, r24
    i2cBuffer[3] =  ( (0x0000FF00UL & old) >>8 ); 
    104a:	d3 83       	std	Z+3, r29	; 0x03
    104c:	24 81       	ldd	r18, Z+4	; 0x04
    104e:	42 0f       	add	r20, r18
    1050:	51 1d       	adc	r21, r1
    1052:	61 1d       	adc	r22, r1
    1054:	71 1d       	adc	r23, r1

    new += ((uint32_t)i2cBuffer[4]);
    i2cBuffer[4] =  ( (0x000000FFUL & old) ); 
    1056:	c4 83       	std	Z+4, r28	; 0x04

    // new is ready
    daynight_evening_debounce = new;
    1058:	84 0f       	add	r24, r20
    105a:	95 1f       	adc	r25, r21
    105c:	a6 1f       	adc	r26, r22
    105e:	b7 1f       	adc	r27, r23
    1060:	80 93 99 03 	sts	0x0399, r24	; 0x800399 <daynight_evening_debounce>
    1064:	90 93 9a 03 	sts	0x039A, r25	; 0x80039a <daynight_evening_debounce+0x1>
    1068:	a0 93 9b 03 	sts	0x039B, r26	; 0x80039b <daynight_evening_debounce+0x2>
    106c:	b0 93 9c 03 	sts	0x039C, r27	; 0x80039c <daynight_evening_debounce+0x3>

    daynight_values_loaded = DAYNIGHT_EVENING_DEBOUNCE_TOSAVE; // main loop will save to eeprom or load default value if new value is out of range
    1070:	85 e0       	ldi	r24, 0x05	; 5
    1072:	80 93 9f 03 	sts	0x039F, r24	; 0x80039f <daynight_values_loaded>
}
    1076:	df 91       	pop	r29
    1078:	cf 91       	pop	r28
    107a:	1f 91       	pop	r17
    107c:	0f 91       	pop	r16
    107e:	08 95       	ret

00001080 <fnNull>:
    i2cBuffer[4] =  ( (0x000000FFUL & daynight_timer) );
}

/* Dummy function */
void fnNull(uint8_t* i2cBuffer)
{
    1080:	08 95       	ret

00001082 <fnDayNightTimer>:
    daynight_values_loaded = DAYNIGHT_EVENING_DEBOUNCE_TOSAVE; // main loop will save to eeprom or load default value if new value is out of range
}

// I2C command to read day daynight timer offset
void fnDayNightTimer(uint8_t* i2cBuffer)
{
    1082:	0f 93       	push	r16
    1084:	1f 93       	push	r17
    1086:	cf 93       	push	r28
    1088:	df 93       	push	r29
    108a:	ec 01       	movw	r28, r24
    unsigned long daynight_timer = millis() - dayTmrStarted;
    108c:	0e 94 48 14 	call	0x2890	; 0x2890 <millis>
    1090:	00 91 a8 03 	lds	r16, 0x03A8	; 0x8003a8 <dayTmrStarted>
    1094:	10 91 a9 03 	lds	r17, 0x03A9	; 0x8003a9 <dayTmrStarted+0x1>
    1098:	20 91 aa 03 	lds	r18, 0x03AA	; 0x8003aa <dayTmrStarted+0x2>
    109c:	30 91 ab 03 	lds	r19, 0x03AB	; 0x8003ab <dayTmrStarted+0x3>
    10a0:	dc 01       	movw	r26, r24
    10a2:	cb 01       	movw	r24, r22
    10a4:	80 1b       	sub	r24, r16
    10a6:	91 0b       	sbc	r25, r17
    10a8:	a2 0b       	sbc	r26, r18
    10aa:	b3 0b       	sbc	r27, r19
    // there are four bytes in an unsigned long
    i2cBuffer[1] = ( (0xFF000000UL & daynight_timer) >>24 ); 
    10ac:	b9 83       	std	Y+1, r27	; 0x01
    i2cBuffer[2] =  ( (0x00FF0000UL & daynight_timer) >>16 ); 
    10ae:	aa 83       	std	Y+2, r26	; 0x02
    i2cBuffer[3] =  ( (0x0000FF00UL & daynight_timer) >>8 ); 
    10b0:	9b 83       	std	Y+3, r25	; 0x03
    i2cBuffer[4] =  ( (0x000000FFUL & daynight_timer) );
    10b2:	8c 83       	std	Y+4, r24	; 0x04
}
    10b4:	df 91       	pop	r29
    10b6:	cf 91       	pop	r28
    10b8:	1f 91       	pop	r17
    10ba:	0f 91       	pop	r16
    10bc:	08 95       	ret

000010be <fnAnalogRead>:
// I2C command to read the analog channel sent.
// returns analogRead with high byte after command byte, then low byte next.
// Most AVR have ten analog bits, thus range is: 0..1023
// returns zero when given an invalid channel
void fnAnalogRead(uint8_t* i2cBuffer)
{
    10be:	cf 93       	push	r28
    10c0:	df 93       	push	r29
    10c2:	ec 01       	movw	r28, r24
    uint16_t channel = 0;
    channel += ((uint16_t)i2cBuffer[1])<<8;
    channel += ((uint16_t)i2cBuffer[2]);
    10c4:	89 81       	ldd	r24, Y+1	; 0x01
    10c6:	90 e0       	ldi	r25, 0x00	; 0
    10c8:	98 2f       	mov	r25, r24
    10ca:	88 27       	eor	r24, r24
    10cc:	2a 81       	ldd	r18, Y+2	; 0x02
    10ce:	82 0f       	add	r24, r18
    10d0:	91 1d       	adc	r25, r1
    uint16_t adc_reading;
    if ( (channel == ALT_I) || (channel == ALT_V) || (channel == PWR_I) || (channel == PWR_V) )
    10d2:	82 30       	cpi	r24, 0x02	; 2
    10d4:	91 05       	cpc	r25, r1
    10d6:	30 f0       	brcs	.+12     	; 0x10e4 <fnAnalogRead+0x26>
    10d8:	9c 01       	movw	r18, r24
    10da:	26 50       	subi	r18, 0x06	; 6
    10dc:	31 09       	sbc	r19, r1
    10de:	22 30       	cpi	r18, 0x02	; 2
    10e0:	31 05       	cpc	r19, r1
    10e2:	18 f4       	brcc	.+6      	; 0x10ea <fnAnalogRead+0x2c>
    {
        adc_reading = analogRead((uint8_t)channel);
    10e4:	0e 94 d2 13 	call	0x27a4	; 0x27a4 <analogRead>
    10e8:	02 c0       	rjmp	.+4      	; 0x10ee <fnAnalogRead+0x30>
    }
    else
    {
        adc_reading = 0; 
    10ea:	80 e0       	ldi	r24, 0x00	; 0
    10ec:	90 e0       	ldi	r25, 0x00	; 0
    }
    i2cBuffer[1] = ( (0xFF00 & adc_reading) >>8 ); 
    10ee:	99 83       	std	Y+1, r25	; 0x01
    i2cBuffer[2] = ( (0x00FF & adc_reading) ); 
    10f0:	8a 83       	std	Y+2, r24	; 0x02
}
    10f2:	df 91       	pop	r29
    10f4:	cf 91       	pop	r28
    10f6:	08 95       	ret

000010f8 <fnDayNightState>:
// I2C command to read Day-Night state. It is one byte,
// the low nimmble has daynight_state, the high nimmble has daynight_work
// bit 4 set from master will clear daynight_work (readback depends on if bit 5 is set)
// bit 5 set from master will include daynight_work otherwise only daynight_state is in readback.
void fnDayNightState(uint8_t* i2cBuffer)
{ 
    10f8:	fc 01       	movw	r30, r24
    if (i2cBuffer[1] & (1<<4) )
    10fa:	81 81       	ldd	r24, Z+1	; 0x01
    10fc:	84 fd       	sbrc	r24, 4
    {
        daynight_work = 0;  // clear daynight_work
    10fe:	10 92 a7 03 	sts	0x03A7, r1	; 0x8003a7 <daynight_work>
    1102:	90 91 a6 03 	lds	r25, 0x03A6	; 0x8003a6 <daynight_state>
    }
    if (i2cBuffer[1] & (1<<5) ) 
    1106:	85 ff       	sbrs	r24, 5
    1108:	05 c0       	rjmp	.+10     	; 0x1114 <fnDayNightState+0x1c>
    {
        i2cBuffer[1] = daynight_state + daynight_work;  // send back daynight_state + daynignt_work
    110a:	80 91 a7 03 	lds	r24, 0x03A7	; 0x8003a7 <daynight_work>
    110e:	89 0f       	add	r24, r25
    1110:	81 83       	std	Z+1, r24	; 0x01
    1112:	08 95       	ret
    }
    else
    {
        i2cBuffer[1] = daynight_state;  // send back only daynight_state
    1114:	91 83       	std	Z+1, r25	; 0x01
    1116:	08 95       	ret

00001118 <fnRdXcvrCntlInTestMode>:
    }
}

// I2C command to read transceiver control bits
void fnRdXcvrCntlInTestMode(uint8_t* i2cBuffer)
{
    1118:	7f 92       	push	r7
    111a:	8f 92       	push	r8
    111c:	9f 92       	push	r9
    111e:	af 92       	push	r10
    1120:	bf 92       	push	r11
    1122:	cf 92       	push	r12
    1124:	df 92       	push	r13
    1126:	ef 92       	push	r14
    1128:	ff 92       	push	r15
    112a:	0f 93       	push	r16
    112c:	1f 93       	push	r17
    112e:	cf 93       	push	r28
    1130:	df 93       	push	r29
    if (test_mode)
    1132:	e0 91 06 03 	lds	r30, 0x0306	; 0x800306 <test_mode>
    1136:	ee 23       	and	r30, r30
    1138:	09 f4       	brne	.+2      	; 0x113c <fnRdXcvrCntlInTestMode+0x24>
    113a:	55 c0       	rjmp	.+170    	; 0x11e6 <fnRdXcvrCntlInTestMode+0xce>
static inline __attribute__((always_inline))
bool digitalRead(uint8_t pin_num) 
{
    if (!badPin(pin_num)) 
    {
        return (*pinMap[pin_num].pin >> pinMap[pin_num].bit) & 1;
    113c:	e9 b1       	in	r30, 0x09	; 9
    113e:	b9 b1       	in	r27, 0x09	; 9
    1140:	f6 b1       	in	r31, 0x06	; 6
    1142:	79 b0       	in	r7, 0x09	; 9
    1144:	a9 b0       	in	r10, 0x09	; 9
    1146:	09 b1       	in	r16, 0x09	; 9
    1148:	b9 b0       	in	r11, 0x09	; 9
    114a:	c6 b1       	in	r28, 0x06	; 6
    {
        i2cBuffer[1] = ( (digitalRead(HOST_nRTS)<<7) | (digitalRead(HOST_nCTS)<<6) | (digitalRead(TX_nRE)<<5) | (digitalRead(TX_DE)<<4) | (digitalRead(DTR_nRE)<<3) | (digitalRead(DTR_DE)<<2) | (digitalRead(RX_nRE)<<1) | (digitalRead(RX_DE)) ); 
    114c:	10 e0       	ldi	r17, 0x00	; 0
    114e:	00 0f       	add	r16, r16
    1150:	01 2f       	mov	r16, r17
    1152:	00 1f       	adc	r16, r16
    1154:	11 0b       	sbc	r17, r17
    1156:	00 0f       	add	r16, r16
    1158:	11 1f       	adc	r17, r17
    115a:	00 0f       	add	r16, r16
    115c:	11 1f       	adc	r17, r17
    115e:	c3 fb       	bst	r28, 3
    1160:	cc 27       	eor	r28, r28
    1162:	c0 f9       	bld	r28, 0
    1164:	ac 2f       	mov	r26, r28
    1166:	a0 2b       	or	r26, r16
    1168:	e3 fb       	bst	r30, 3
    116a:	88 24       	eor	r8, r8
    116c:	80 f8       	bld	r8, 0
    116e:	91 2c       	mov	r9, r1
    1170:	e4 01       	movw	r28, r8
    1172:	d6 95       	lsr	r29
    1174:	dc 2f       	mov	r29, r28
    1176:	cc 27       	eor	r28, r28
    1178:	d7 95       	ror	r29
    117a:	c7 95       	ror	r28
    117c:	ca 2b       	or	r28, r26
    117e:	b2 fb       	bst	r27, 2
    1180:	cc 24       	eor	r12, r12
    1182:	c0 f8       	bld	r12, 0
    1184:	d1 2c       	mov	r13, r1
    1186:	d6 01       	movw	r26, r12
    1188:	56 e0       	ldi	r21, 0x06	; 6
    118a:	aa 0f       	add	r26, r26
    118c:	bb 1f       	adc	r27, r27
    118e:	5a 95       	dec	r21
    1190:	e1 f7       	brne	.-8      	; 0x118a <fnRdXcvrCntlInTestMode+0x72>
    1192:	ac 2b       	or	r26, r28
    1194:	f2 fb       	bst	r31, 2
    1196:	ee 24       	eor	r14, r14
    1198:	e0 f8       	bld	r14, 0
    119a:	f1 2c       	mov	r15, r1
    119c:	f7 01       	movw	r30, r14
    119e:	65 e0       	ldi	r22, 0x05	; 5
    11a0:	ee 0f       	add	r30, r30
    11a2:	ff 1f       	adc	r31, r31
    11a4:	6a 95       	dec	r22
    11a6:	e1 f7       	brne	.-8      	; 0x11a0 <fnRdXcvrCntlInTestMode+0x88>
    11a8:	ea 2b       	or	r30, r26
    11aa:	75 fa       	bst	r7, 5
    11ac:	66 27       	eor	r22, r22
    11ae:	60 f9       	bld	r22, 0
    11b0:	70 e0       	ldi	r23, 0x00	; 0
    11b2:	f4 e0       	ldi	r31, 0x04	; 4
    11b4:	66 0f       	add	r22, r22
    11b6:	77 1f       	adc	r23, r23
    11b8:	fa 95       	dec	r31
    11ba:	e1 f7       	brne	.-8      	; 0x11b4 <fnRdXcvrCntlInTestMode+0x9c>
    11bc:	6e 2b       	or	r22, r30
    11be:	a6 fa       	bst	r10, 6
    11c0:	44 27       	eor	r20, r20
    11c2:	40 f9       	bld	r20, 0
    11c4:	50 e0       	ldi	r21, 0x00	; 0
    11c6:	a3 e0       	ldi	r26, 0x03	; 3
    11c8:	44 0f       	add	r20, r20
    11ca:	55 1f       	adc	r21, r21
    11cc:	aa 95       	dec	r26
    11ce:	e1 f7       	brne	.-8      	; 0x11c8 <fnRdXcvrCntlInTestMode+0xb0>
    11d0:	46 2b       	or	r20, r22
    11d2:	b4 fa       	bst	r11, 4
    11d4:	22 27       	eor	r18, r18
    11d6:	20 f9       	bld	r18, 0
    11d8:	30 e0       	ldi	r19, 0x00	; 0
    11da:	22 0f       	add	r18, r18
    11dc:	33 1f       	adc	r19, r19
    11de:	24 2b       	or	r18, r20
    11e0:	fc 01       	movw	r30, r24
    11e2:	21 83       	std	Z+1, r18	; 0x01
    11e4:	02 c0       	rjmp	.+4      	; 0x11ea <fnRdXcvrCntlInTestMode+0xd2>
    }
    else 
    {
        i2cBuffer[1] = 0; 
    11e6:	fc 01       	movw	r30, r24
    11e8:	11 82       	std	Z+1, r1	; 0x01
    }
}
    11ea:	df 91       	pop	r29
    11ec:	cf 91       	pop	r28
    11ee:	1f 91       	pop	r17
    11f0:	0f 91       	pop	r16
    11f2:	ff 90       	pop	r15
    11f4:	ef 90       	pop	r14
    11f6:	df 90       	pop	r13
    11f8:	cf 90       	pop	r12
    11fa:	bf 90       	pop	r11
    11fc:	af 90       	pop	r10
    11fe:	9f 90       	pop	r9
    1200:	8f 90       	pop	r8
    1202:	7f 90       	pop	r7
    1204:	08 95       	ret

00001206 <fnWtXcvrCntlInTestMode>:

// I2C command to write transceiver control bits
void fnWtXcvrCntlInTestMode(uint8_t* i2cBuffer)
{
    1206:	cf 93       	push	r28
    1208:	df 93       	push	r29
    120a:	fc 01       	movw	r30, r24
    if (test_mode)
    120c:	80 91 06 03 	lds	r24, 0x0306	; 0x800306 <test_mode>
    1210:	88 23       	and	r24, r24
    1212:	09 f4       	brne	.+2      	; 0x1216 <fnWtXcvrCntlInTestMode+0x10>
    1214:	6e c0       	rjmp	.+220    	; 0x12f2 <fnWtXcvrCntlInTestMode+0xec>
    {
        // mask the needed bit and shift it to position zero so digitalWrite can move it to where it needs to go.
        digitalWrite(HOST_nRTS, ( (i2cBuffer[1] & (1<<7))>>7 ) );
    1216:	81 81       	ldd	r24, Z+1	; 0x01
    1218:	88 1f       	adc	r24, r24
    121a:	88 27       	eor	r24, r24
    121c:	88 1f       	adc	r24, r24
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    121e:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1220:	f8 94       	cli
    {
        if (value_for_bit) 
    1222:	88 23       	and	r24, r24
    1224:	11 f0       	breq	.+4      	; 0x122a <fnWtXcvrCntlInTestMode+0x24>
        {
            *register_addr |= 1 << bit_offset;
    1226:	5b 9a       	sbi	0x0b, 3	; 11
    1228:	01 c0       	rjmp	.+2      	; 0x122c <fnWtXcvrCntlInTestMode+0x26>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    122a:	5b 98       	cbi	0x0b, 3	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    122c:	9f bf       	out	0x3f, r25	; 63
        digitalWrite(HOST_nCTS, ( (i2cBuffer[1] & (1<<6))>>6 ) );
    122e:	81 81       	ldd	r24, Z+1	; 0x01
    1230:	86 fb       	bst	r24, 6
    1232:	88 27       	eor	r24, r24
    1234:	80 f9       	bld	r24, 0
    1236:	c8 2f       	mov	r28, r24
    1238:	80 e0       	ldi	r24, 0x00	; 0
    123a:	d8 2f       	mov	r29, r24
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    123c:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    123e:	f8 94       	cli
    {
        if (value_for_bit) 
    1240:	cd 2b       	or	r28, r29
    1242:	11 f0       	breq	.+4      	; 0x1248 <fnWtXcvrCntlInTestMode+0x42>
        {
            *register_addr |= 1 << bit_offset;
    1244:	5a 9a       	sbi	0x0b, 2	; 11
    1246:	01 c0       	rjmp	.+2      	; 0x124a <fnWtXcvrCntlInTestMode+0x44>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    1248:	5a 98       	cbi	0x0b, 2	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    124a:	8f bf       	out	0x3f, r24	; 63
        digitalWrite(TX_nRE, ( (i2cBuffer[1] & (1<<5))>>5 ) );
    124c:	81 81       	ldd	r24, Z+1	; 0x01
    124e:	85 fb       	bst	r24, 5
    1250:	aa 27       	eor	r26, r26
    1252:	a0 f9       	bld	r26, 0
    1254:	b0 e0       	ldi	r27, 0x00	; 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1256:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1258:	f8 94       	cli
    {
        if (value_for_bit) 
    125a:	ab 2b       	or	r26, r27
    125c:	11 f0       	breq	.+4      	; 0x1262 <fnWtXcvrCntlInTestMode+0x5c>
        {
            *register_addr |= 1 << bit_offset;
    125e:	42 9a       	sbi	0x08, 2	; 8
    1260:	01 c0       	rjmp	.+2      	; 0x1264 <fnWtXcvrCntlInTestMode+0x5e>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    1262:	42 98       	cbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1264:	8f bf       	out	0x3f, r24	; 63
        digitalWrite(TX_DE, ( (i2cBuffer[1] & (1<<4))>>4 ) );
    1266:	81 81       	ldd	r24, Z+1	; 0x01
    1268:	84 fb       	bst	r24, 4
    126a:	66 27       	eor	r22, r22
    126c:	60 f9       	bld	r22, 0
    126e:	70 e0       	ldi	r23, 0x00	; 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1270:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1272:	f8 94       	cli
    {
        if (value_for_bit) 
    1274:	67 2b       	or	r22, r23
    1276:	11 f0       	breq	.+4      	; 0x127c <fnWtXcvrCntlInTestMode+0x76>
        {
            *register_addr |= 1 << bit_offset;
    1278:	5d 9a       	sbi	0x0b, 5	; 11
    127a:	01 c0       	rjmp	.+2      	; 0x127e <fnWtXcvrCntlInTestMode+0x78>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    127c:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    127e:	8f bf       	out	0x3f, r24	; 63
        digitalWrite(DTR_nRE, ( (i2cBuffer[1] & (1<<3))>>3 ) ); // setting this will blind others state change but I need it for testing
    1280:	81 81       	ldd	r24, Z+1	; 0x01
    1282:	83 fb       	bst	r24, 3
    1284:	44 27       	eor	r20, r20
    1286:	40 f9       	bld	r20, 0
    1288:	50 e0       	ldi	r21, 0x00	; 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    128a:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    128c:	f8 94       	cli
    {
        if (value_for_bit) 
    128e:	45 2b       	or	r20, r21
    1290:	11 f0       	breq	.+4      	; 0x1296 <fnWtXcvrCntlInTestMode+0x90>
        {
            *register_addr |= 1 << bit_offset;
    1292:	5e 9a       	sbi	0x0b, 6	; 11
    1294:	01 c0       	rjmp	.+2      	; 0x1298 <fnWtXcvrCntlInTestMode+0x92>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    1296:	5e 98       	cbi	0x0b, 6	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1298:	8f bf       	out	0x3f, r24	; 63
        if ( (i2cBuffer[1] & (1<<2))>>2 ) // enabling the dtr driver in testmode needs to cause a transcever load on the dtr pair
    129a:	81 81       	ldd	r24, Z+1	; 0x01
    129c:	82 ff       	sbrs	r24, 2
    129e:	11 c0       	rjmp	.+34     	; 0x12c2 <fnWtXcvrCntlInTestMode+0xbc>
        {
            UCSR0B &= ~( (1<<RXEN0)|(1<<TXEN0) ); // turn off UART 
    12a0:	80 91 c1 00 	lds	r24, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    12a4:	87 7e       	andi	r24, 0xE7	; 231
    12a6:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    12aa:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    12ac:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    12ae:	51 9a       	sbi	0x0a, 1	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    12b0:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    12b2:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    12b4:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    12b6:	59 98       	cbi	0x0b, 1	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    12b8:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    12ba:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    12bc:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    12be:	5f 9a       	sbi	0x0b, 7	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    12c0:	8f bf       	out	0x3f, r24	; 63
            pinMode(DTR_TXD,OUTPUT);
            digitalWrite(DTR_TXD,LOW); // the DTR pair will be driven and load the transceiver 
            digitalWrite(DTR_DE,  1); 
        }
        digitalWrite(RX_nRE, ( (i2cBuffer[1] & (1<<1))>>1 ) );
    12c2:	81 81       	ldd	r24, Z+1	; 0x01
    12c4:	81 fb       	bst	r24, 1
    12c6:	22 27       	eor	r18, r18
    12c8:	20 f9       	bld	r18, 0
    12ca:	30 e0       	ldi	r19, 0x00	; 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    12cc:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    12ce:	f8 94       	cli
    {
        if (value_for_bit) 
    12d0:	23 2b       	or	r18, r19
    12d2:	11 f0       	breq	.+4      	; 0x12d8 <fnWtXcvrCntlInTestMode+0xd2>
        {
            *register_addr |= 1 << bit_offset;
    12d4:	5c 9a       	sbi	0x0b, 4	; 11
    12d6:	01 c0       	rjmp	.+2      	; 0x12da <fnWtXcvrCntlInTestMode+0xd4>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    12d8:	5c 98       	cbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    12da:	8f bf       	out	0x3f, r24	; 63
    __asm__ volatile ("" ::: "memory");
    12dc:	81 81       	ldd	r24, Z+1	; 0x01
    12de:	81 70       	andi	r24, 0x01	; 1
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    12e0:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    12e2:	f8 94       	cli
    {
        if (value_for_bit) 
    12e4:	88 23       	and	r24, r24
    12e6:	11 f0       	breq	.+4      	; 0x12ec <fnWtXcvrCntlInTestMode+0xe6>
        {
            *register_addr |= 1 << bit_offset;
    12e8:	43 9a       	sbi	0x08, 3	; 8
    12ea:	01 c0       	rjmp	.+2      	; 0x12ee <fnWtXcvrCntlInTestMode+0xe8>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    12ec:	43 98       	cbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    12ee:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
    12f0:	01 c0       	rjmp	.+2      	; 0x12f4 <fnWtXcvrCntlInTestMode+0xee>
        digitalWrite(RX_DE,  (i2cBuffer[1] & 1) );
    }
    else 
    {
        i2cBuffer[1] = 0; 
    12f2:	11 82       	std	Z+1, r1	; 0x01
    }
}
    12f4:	df 91       	pop	r29
    12f6:	cf 91       	pop	r28
    12f8:	08 95       	ret

000012fa <fnWtShtdnDtct>:

// I2C_COMMAND_TO_SET_SW_FOR_SHUTDOWN
void fnWtShtdnDtct(uint8_t* i2cBuffer)
{
    // pull ICP1 pin low to hault the host (e.g. Pi Zero on RPUpi)
    if (i2cBuffer[1] == 1)
    12fa:	fc 01       	movw	r30, r24
    12fc:	81 81       	ldd	r24, Z+1	; 0x01
    12fe:	81 30       	cpi	r24, 0x01	; 1
    1300:	f1 f4       	brne	.+60     	; 0x133e <fnWtShtdnDtct+0x44>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1302:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1304:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    1306:	20 9a       	sbi	0x04, 0	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1308:	9f bf       	out	0x3f, r25	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    130a:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    130c:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    130e:	28 98       	cbi	0x05, 0	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1310:	9f bf       	out	0x3f, r25	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1312:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1314:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    1316:	25 9a       	sbi	0x04, 5	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1318:	9f bf       	out	0x3f, r25	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    131a:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    131c:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    131e:	2d 9a       	sbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1320:	9f bf       	out	0x3f, r25	; 63
    {
        pinMode(SHUTDOWN, OUTPUT);
        digitalWrite(SHUTDOWN, LOW);
        pinMode(LED_BUILTIN, OUTPUT);
        digitalWrite(LED_BUILTIN, HIGH);
        shutdown_started = 1; // it is cleared in check_shutdown()
    1322:	80 93 f2 02 	sts	0x02F2, r24	; 0x8002f2 <shutdown_started>
        shutdown_detected = 0; // it is set in check_shutdown()
    1326:	10 92 f3 02 	sts	0x02F3, r1	; 0x8002f3 <shutdown_detected>
        shutdown_started_at = millis();
    132a:	0e 94 48 14 	call	0x2890	; 0x2890 <millis>
    132e:	60 93 fd 02 	sts	0x02FD, r22	; 0x8002fd <shutdown_started_at>
    1332:	70 93 fe 02 	sts	0x02FE, r23	; 0x8002fe <shutdown_started_at+0x1>
    1336:	80 93 ff 02 	sts	0x02FF, r24	; 0x8002ff <shutdown_started_at+0x2>
    133a:	90 93 00 03 	sts	0x0300, r25	; 0x800300 <shutdown_started_at+0x3>
    133e:	08 95       	ret

00001340 <fnRdMgrAddr>:
  *    all managers lockout serial except the address to bootload and the host */

// I2C command to access manager address and set RPU_NORMAL_MODE
// if given a valid address (ASCII 48..122) it will save that rather than setting normal mode.
void fnRdMgrAddr(uint8_t* i2cBuffer)
{
    1340:	cf 93       	push	r28
    1342:	fc 01       	movw	r30, r24
    uint8_t tmp_addr = i2cBuffer[1];
    1344:	91 81       	ldd	r25, Z+1	; 0x01
    i2cBuffer[1] = rpu_address; // ASCII values in range 0x30..0x7A. e.g.,'1' is 0x31
    1346:	80 91 02 03 	lds	r24, 0x0302	; 0x800302 <rpu_address>
    134a:	81 83       	std	Z+1, r24	; 0x01
    if ( (tmp_addr>='0') && (tmp_addr<='z') ) 
    134c:	80 ed       	ldi	r24, 0xD0	; 208
    134e:	89 0f       	add	r24, r25
    1350:	8b 34       	cpi	r24, 0x4B	; 75
    1352:	30 f4       	brcc	.+12     	; 0x1360 <fnRdMgrAddr+0x20>
    {
        rpu_address = tmp_addr;
    1354:	90 93 02 03 	sts	0x0302, r25	; 0x800302 <rpu_address>
        write_rpu_address_to_eeprom = 1;
    1358:	81 e0       	ldi	r24, 0x01	; 1
    135a:	80 93 f5 02 	sts	0x02F5, r24	; 0x8002f5 <write_rpu_address_to_eeprom>
        return;
    135e:	9d c0       	rjmp	.+314    	; 0x149a <fnRdMgrAddr+0x15a>
    }
    local_mcu_is_rpu_aware =1; 
    1360:	c1 e0       	ldi	r28, 0x01	; 1
    1362:	c0 93 f6 02 	sts	0x02F6, r28	; 0x8002f6 <local_mcu_is_rpu_aware>
    // end the local mcu lockout. 
    if (localhost_active) 
    1366:	80 91 f1 02 	lds	r24, 0x02F1	; 0x8002f1 <localhost_active>
    136a:	88 23       	and	r24, r24
    136c:	b1 f1       	breq	.+108    	; 0x13da <fnRdMgrAddr+0x9a>
    {
        // If the local host is active then broadcast on DTR pair
        uart_started_at = millis();
    136e:	0e 94 48 14 	call	0x2890	; 0x2890 <millis>
    1372:	60 93 0a 03 	sts	0x030A, r22	; 0x80030a <uart_started_at>
    1376:	70 93 0b 03 	sts	0x030B, r23	; 0x80030b <uart_started_at+0x1>
    137a:	80 93 0c 03 	sts	0x030C, r24	; 0x80030c <uart_started_at+0x2>
    137e:	90 93 0d 03 	sts	0x030D, r25	; 0x80030d <uart_started_at+0x3>
        uart_output = RPU_NORMAL_MODE;
    1382:	10 92 07 03 	sts	0x0307, r1	; 0x800307 <uart_output>
        printf("%c%c", uart_output, ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 ) ); 
    1386:	20 91 07 03 	lds	r18, 0x0307	; 0x800307 <uart_output>
    138a:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <uart_output>
    138e:	40 91 07 03 	lds	r20, 0x0307	; 0x800307 <uart_output>
    1392:	30 e0       	ldi	r19, 0x00	; 0
    1394:	20 95       	com	r18
    1396:	30 95       	com	r19
    1398:	2a 70       	andi	r18, 0x0A	; 10
    139a:	33 27       	eor	r19, r19
    139c:	64 e0       	ldi	r22, 0x04	; 4
    139e:	22 0f       	add	r18, r18
    13a0:	33 1f       	adc	r19, r19
    13a2:	6a 95       	dec	r22
    13a4:	e1 f7       	brne	.-8      	; 0x139e <fnRdMgrAddr+0x5e>
    13a6:	89 2f       	mov	r24, r25
    13a8:	90 e0       	ldi	r25, 0x00	; 0
    13aa:	80 95       	com	r24
    13ac:	90 95       	com	r25
    13ae:	80 75       	andi	r24, 0x50	; 80
    13b0:	99 27       	eor	r25, r25
    13b2:	74 e0       	ldi	r23, 0x04	; 4
    13b4:	95 95       	asr	r25
    13b6:	87 95       	ror	r24
    13b8:	7a 95       	dec	r23
    13ba:	e1 f7       	brne	.-8      	; 0x13b4 <fnRdMgrAddr+0x74>
    13bc:	82 2b       	or	r24, r18
    13be:	93 2b       	or	r25, r19
    13c0:	9f 93       	push	r25
    13c2:	8f 93       	push	r24
    13c4:	1f 92       	push	r1
    13c6:	4f 93       	push	r20
    13c8:	86 e1       	ldi	r24, 0x16	; 22
    13ca:	91 e0       	ldi	r25, 0x01	; 1
    13cc:	9f 93       	push	r25
    13ce:	8f 93       	push	r24
    13d0:	0e 94 71 18 	call	0x30e2	; 0x30e2 <printf>
        uart_has_TTL = 1; // causes host_is_foreign to be false
    13d4:	c0 93 05 03 	sts	0x0305, r28	; 0x800305 <uart_has_TTL>
    13d8:	39 c0       	rjmp	.+114    	; 0x144c <fnRdMgrAddr+0x10c>
    }
    else 
        if (bootloader_started)
    13da:	80 91 ef 02 	lds	r24, 0x02EF	; 0x8002ef <bootloader_started>
    13de:	88 23       	and	r24, r24
    13e0:	e1 f1       	breq	.+120    	; 0x145a <fnRdMgrAddr+0x11a>
        {
            // If the bootloader_started has not timed out yet broadcast on DTR pair
            uart_started_at = millis();
    13e2:	0e 94 48 14 	call	0x2890	; 0x2890 <millis>
    13e6:	60 93 0a 03 	sts	0x030A, r22	; 0x80030a <uart_started_at>
    13ea:	70 93 0b 03 	sts	0x030B, r23	; 0x80030b <uart_started_at+0x1>
    13ee:	80 93 0c 03 	sts	0x030C, r24	; 0x80030c <uart_started_at+0x2>
    13f2:	90 93 0d 03 	sts	0x030D, r25	; 0x80030d <uart_started_at+0x3>
            uart_output = RPU_NORMAL_MODE;
    13f6:	10 92 07 03 	sts	0x0307, r1	; 0x800307 <uart_output>
            printf("%c%c", uart_output, ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 ) ); 
    13fa:	20 91 07 03 	lds	r18, 0x0307	; 0x800307 <uart_output>
    13fe:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <uart_output>
    1402:	40 91 07 03 	lds	r20, 0x0307	; 0x800307 <uart_output>
    1406:	30 e0       	ldi	r19, 0x00	; 0
    1408:	20 95       	com	r18
    140a:	30 95       	com	r19
    140c:	2a 70       	andi	r18, 0x0A	; 10
    140e:	33 27       	eor	r19, r19
    1410:	84 e0       	ldi	r24, 0x04	; 4
    1412:	22 0f       	add	r18, r18
    1414:	33 1f       	adc	r19, r19
    1416:	8a 95       	dec	r24
    1418:	e1 f7       	brne	.-8      	; 0x1412 <fnRdMgrAddr+0xd2>
    141a:	89 2f       	mov	r24, r25
    141c:	90 e0       	ldi	r25, 0x00	; 0
    141e:	80 95       	com	r24
    1420:	90 95       	com	r25
    1422:	80 75       	andi	r24, 0x50	; 80
    1424:	99 27       	eor	r25, r25
    1426:	54 e0       	ldi	r21, 0x04	; 4
    1428:	95 95       	asr	r25
    142a:	87 95       	ror	r24
    142c:	5a 95       	dec	r21
    142e:	e1 f7       	brne	.-8      	; 0x1428 <fnRdMgrAddr+0xe8>
    1430:	82 2b       	or	r24, r18
    1432:	93 2b       	or	r25, r19
    1434:	9f 93       	push	r25
    1436:	8f 93       	push	r24
    1438:	1f 92       	push	r1
    143a:	4f 93       	push	r20
    143c:	86 e1       	ldi	r24, 0x16	; 22
    143e:	91 e0       	ldi	r25, 0x01	; 1
    1440:	9f 93       	push	r25
    1442:	8f 93       	push	r24
    1444:	0e 94 71 18 	call	0x30e2	; 0x30e2 <printf>
            uart_has_TTL = 0; // causes host_is_foreign to be true, so local DTR/RTS is not accepted
    1448:	10 92 05 03 	sts	0x0305, r1	; 0x800305 <uart_has_TTL>
    144c:	0f 90       	pop	r0
    144e:	0f 90       	pop	r0
    1450:	0f 90       	pop	r0
    1452:	0f 90       	pop	r0
    1454:	0f 90       	pop	r0
    1456:	0f 90       	pop	r0
    1458:	20 c0       	rjmp	.+64     	; 0x149a <fnRdMgrAddr+0x15a>
        } 
        else
        {
            lockout_started_at = millis() - LOCKOUT_DELAY;
    145a:	0e 94 48 14 	call	0x2890	; 0x2890 <millis>
    145e:	dc 01       	movw	r26, r24
    1460:	cb 01       	movw	r24, r22
    1462:	80 5c       	subi	r24, 0xC0	; 192
    1464:	94 4d       	sbci	r25, 0xD4	; 212
    1466:	a1 40       	sbci	r26, 0x01	; 1
    1468:	b1 09       	sbc	r27, r1
    146a:	80 93 e9 02 	sts	0x02E9, r24	; 0x8002e9 <lockout_started_at>
    146e:	90 93 ea 02 	sts	0x02EA, r25	; 0x8002ea <lockout_started_at+0x1>
    1472:	a0 93 eb 02 	sts	0x02EB, r26	; 0x8002eb <lockout_started_at+0x2>
    1476:	b0 93 ec 02 	sts	0x02EC, r27	; 0x8002ec <lockout_started_at+0x3>
            bootloader_started_at = millis() - BOOTLOADER_ACTIVE;
    147a:	0e 94 48 14 	call	0x2890	; 0x2890 <millis>
    147e:	dc 01       	movw	r26, r24
    1480:	cb 01       	movw	r24, r22
    1482:	88 53       	subi	r24, 0x38	; 56
    1484:	91 4c       	sbci	r25, 0xC1	; 193
    1486:	a1 40       	sbci	r26, 0x01	; 1
    1488:	b1 09       	sbc	r27, r1
    148a:	80 93 e5 02 	sts	0x02E5, r24	; 0x8002e5 <bootloader_started_at>
    148e:	90 93 e6 02 	sts	0x02E6, r25	; 0x8002e6 <bootloader_started_at+0x1>
    1492:	a0 93 e7 02 	sts	0x02E7, r26	; 0x8002e7 <bootloader_started_at+0x2>
    1496:	b0 93 e8 02 	sts	0x02E8, r27	; 0x8002e8 <bootloader_started_at+0x3>
        }
        
}
    149a:	cf 91       	pop	r28
    149c:	08 95       	ret

0000149e <fnWtArduinMode>:
/********* PIONT TO POINT MODE ***********
  *    arduino_mode LOCKOUT_DELAY and BOOTLOADER_ACTIVE last forever when the host RTS toggles   */

// I2C command to set arduino_mode
void fnWtArduinMode(uint8_t* i2cBuffer)
{
    149e:	cf 93       	push	r28
    if (i2cBuffer[1] == 1)
    14a0:	fc 01       	movw	r30, r24
    14a2:	c1 81       	ldd	r28, Z+1	; 0x01
    14a4:	c1 30       	cpi	r28, 0x01	; 1
    14a6:	09 f0       	breq	.+2      	; 0x14aa <fnWtArduinMode+0xc>
    14a8:	45 c0       	rjmp	.+138    	; 0x1534 <fnWtArduinMode+0x96>
    {
        if (!arduino_mode_started)
    14aa:	20 91 04 03 	lds	r18, 0x0304	; 0x800304 <arduino_mode_started>
    14ae:	21 11       	cpse	r18, r1
    14b0:	41 c0       	rjmp	.+130    	; 0x1534 <fnWtArduinMode+0x96>
        {
            uart_started_at = millis();
    14b2:	0e 94 48 14 	call	0x2890	; 0x2890 <millis>
    14b6:	60 93 0a 03 	sts	0x030A, r22	; 0x80030a <uart_started_at>
    14ba:	70 93 0b 03 	sts	0x030B, r23	; 0x80030b <uart_started_at+0x1>
    14be:	80 93 0c 03 	sts	0x030C, r24	; 0x80030c <uart_started_at+0x2>
    14c2:	90 93 0d 03 	sts	0x030D, r25	; 0x80030d <uart_started_at+0x3>
            uart_output = RPU_ARDUINO_MODE;
    14c6:	8f ef       	ldi	r24, 0xFF	; 255
    14c8:	80 93 07 03 	sts	0x0307, r24	; 0x800307 <uart_output>
            printf("%c%c", uart_output, ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 ) ); 
    14cc:	20 91 07 03 	lds	r18, 0x0307	; 0x800307 <uart_output>
    14d0:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <uart_output>
    14d4:	40 91 07 03 	lds	r20, 0x0307	; 0x800307 <uart_output>
    14d8:	30 e0       	ldi	r19, 0x00	; 0
    14da:	20 95       	com	r18
    14dc:	30 95       	com	r19
    14de:	2a 70       	andi	r18, 0x0A	; 10
    14e0:	33 27       	eor	r19, r19
    14e2:	84 e0       	ldi	r24, 0x04	; 4
    14e4:	22 0f       	add	r18, r18
    14e6:	33 1f       	adc	r19, r19
    14e8:	8a 95       	dec	r24
    14ea:	e1 f7       	brne	.-8      	; 0x14e4 <fnWtArduinMode+0x46>
    14ec:	89 2f       	mov	r24, r25
    14ee:	90 e0       	ldi	r25, 0x00	; 0
    14f0:	80 95       	com	r24
    14f2:	90 95       	com	r25
    14f4:	80 75       	andi	r24, 0x50	; 80
    14f6:	99 27       	eor	r25, r25
    14f8:	54 e0       	ldi	r21, 0x04	; 4
    14fa:	95 95       	asr	r25
    14fc:	87 95       	ror	r24
    14fe:	5a 95       	dec	r21
    1500:	e1 f7       	brne	.-8      	; 0x14fa <fnWtArduinMode+0x5c>
    1502:	82 2b       	or	r24, r18
    1504:	93 2b       	or	r25, r19
    1506:	9f 93       	push	r25
    1508:	8f 93       	push	r24
    150a:	1f 92       	push	r1
    150c:	4f 93       	push	r20
    150e:	86 e1       	ldi	r24, 0x16	; 22
    1510:	91 e0       	ldi	r25, 0x01	; 1
    1512:	9f 93       	push	r25
    1514:	8f 93       	push	r24
    1516:	0e 94 71 18 	call	0x30e2	; 0x30e2 <printf>
            uart_has_TTL = 1; // causes host_is_foreign to be false
    151a:	c0 93 05 03 	sts	0x0305, r28	; 0x800305 <uart_has_TTL>
            arduino_mode_started = 1; // it is cleared by check_uart where arduino_mode is set
    151e:	c0 93 04 03 	sts	0x0304, r28	; 0x800304 <arduino_mode_started>
            arduino_mode = 0; // system wide state is set by check_uart when RPU_ARDUINO_MODE seen
    1522:	10 92 fc 02 	sts	0x02FC, r1	; 0x8002fc <arduino_mode>
    1526:	0f 90       	pop	r0
    1528:	0f 90       	pop	r0
    152a:	0f 90       	pop	r0
    152c:	0f 90       	pop	r0
    152e:	0f 90       	pop	r0
    1530:	0f 90       	pop	r0
    1532:	02 c0       	rjmp	.+4      	; 0x1538 <fnWtArduinMode+0x9a>
        } 
        else
        {
            i2cBuffer[1] = 0; // repeated commands are ignored until check_uart is done
    1534:	fc 01       	movw	r30, r24
    1536:	11 82       	std	Z+1, r1	; 0x01
    else 
    {
        // read the local address to send a byte on DTR for RPU_NORMAL_MODE
        i2cBuffer[1] = 0; // ignore everything but the command
    }
}
    1538:	cf 91       	pop	r28
    153a:	08 95       	ret

0000153c <fnStartTestMode>:
/********* TEST MODE ***********
  *    trancever control for testing      */

// I2C command to start test_mode
void fnStartTestMode(uint8_t* i2cBuffer)
{
    153c:	cf 93       	push	r28
    153e:	fc 01       	movw	r30, r24
    if (i2cBuffer[1] == 1)
    1540:	c1 81       	ldd	r28, Z+1	; 0x01
    1542:	c1 30       	cpi	r28, 0x01	; 1
    1544:	09 f0       	breq	.+2      	; 0x1548 <fnStartTestMode+0xc>
    1546:	48 c0       	rjmp	.+144    	; 0x15d8 <fnStartTestMode+0x9c>
    {
        if (!test_mode_started && !test_mode)
    1548:	80 91 ed 02 	lds	r24, 0x02ED	; 0x8002ed <test_mode_started>
    154c:	81 11       	cpse	r24, r1
    154e:	42 c0       	rjmp	.+132    	; 0x15d4 <fnStartTestMode+0x98>
    1550:	80 91 06 03 	lds	r24, 0x0306	; 0x800306 <test_mode>
    1554:	81 11       	cpse	r24, r1
    1556:	3e c0       	rjmp	.+124    	; 0x15d4 <fnStartTestMode+0x98>
        {
            uart_started_at = millis();
    1558:	0e 94 48 14 	call	0x2890	; 0x2890 <millis>
    155c:	60 93 0a 03 	sts	0x030A, r22	; 0x80030a <uart_started_at>
    1560:	70 93 0b 03 	sts	0x030B, r23	; 0x80030b <uart_started_at+0x1>
    1564:	80 93 0c 03 	sts	0x030C, r24	; 0x80030c <uart_started_at+0x2>
    1568:	90 93 0d 03 	sts	0x030D, r25	; 0x80030d <uart_started_at+0x3>
            uart_output = RPU_START_TEST_MODE;
    156c:	c0 93 07 03 	sts	0x0307, r28	; 0x800307 <uart_output>
            printf("%c%c", uart_output, ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 ) ); 
    1570:	20 91 07 03 	lds	r18, 0x0307	; 0x800307 <uart_output>
    1574:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <uart_output>
    1578:	40 91 07 03 	lds	r20, 0x0307	; 0x800307 <uart_output>
    157c:	30 e0       	ldi	r19, 0x00	; 0
    157e:	20 95       	com	r18
    1580:	30 95       	com	r19
    1582:	2a 70       	andi	r18, 0x0A	; 10
    1584:	33 27       	eor	r19, r19
    1586:	84 e0       	ldi	r24, 0x04	; 4
    1588:	22 0f       	add	r18, r18
    158a:	33 1f       	adc	r19, r19
    158c:	8a 95       	dec	r24
    158e:	e1 f7       	brne	.-8      	; 0x1588 <fnStartTestMode+0x4c>
    1590:	89 2f       	mov	r24, r25
    1592:	90 e0       	ldi	r25, 0x00	; 0
    1594:	80 95       	com	r24
    1596:	90 95       	com	r25
    1598:	80 75       	andi	r24, 0x50	; 80
    159a:	99 27       	eor	r25, r25
    159c:	54 e0       	ldi	r21, 0x04	; 4
    159e:	95 95       	asr	r25
    15a0:	87 95       	ror	r24
    15a2:	5a 95       	dec	r21
    15a4:	e1 f7       	brne	.-8      	; 0x159e <fnStartTestMode+0x62>
    15a6:	82 2b       	or	r24, r18
    15a8:	93 2b       	or	r25, r19
    15aa:	9f 93       	push	r25
    15ac:	8f 93       	push	r24
    15ae:	1f 92       	push	r1
    15b0:	4f 93       	push	r20
    15b2:	86 e1       	ldi	r24, 0x16	; 22
    15b4:	91 e0       	ldi	r25, 0x01	; 1
    15b6:	9f 93       	push	r25
    15b8:	8f 93       	push	r24
    15ba:	0e 94 71 18 	call	0x30e2	; 0x30e2 <printf>
            uart_has_TTL = 1; // causes host_is_foreign to be false
    15be:	c0 93 05 03 	sts	0x0305, r28	; 0x800305 <uart_has_TTL>
            test_mode_started = 1; // it is cleared by check_uart where test_mode is set
    15c2:	c0 93 ed 02 	sts	0x02ED, r28	; 0x8002ed <test_mode_started>
    15c6:	0f 90       	pop	r0
    15c8:	0f 90       	pop	r0
    15ca:	0f 90       	pop	r0
    15cc:	0f 90       	pop	r0
    15ce:	0f 90       	pop	r0
    15d0:	0f 90       	pop	r0
    15d2:	04 c0       	rjmp	.+8      	; 0x15dc <fnStartTestMode+0xa0>
        } 
        else
        {
            i2cBuffer[1] = 2; // repeated commands are ignored until check_uart is done
    15d4:	82 e0       	ldi	r24, 0x02	; 2
    15d6:	01 c0       	rjmp	.+2      	; 0x15da <fnStartTestMode+0x9e>
        }
    }
    else 
    {
        // read the local address to send a byte on DTR for RPU_NORMAL_MODE
        i2cBuffer[1] = 3; // ignore everything but the command
    15d8:	83 e0       	ldi	r24, 0x03	; 3
    15da:	81 83       	std	Z+1, r24	; 0x01
    }
}
    15dc:	cf 91       	pop	r28
    15de:	08 95       	ret

000015e0 <fnEndTestMode>:

// I2C command to end test_mode
void fnEndTestMode(uint8_t* i2cBuffer)
{
    15e0:	1f 93       	push	r17
    15e2:	cf 93       	push	r28
    15e4:	df 93       	push	r29
    15e6:	ec 01       	movw	r28, r24
    if (i2cBuffer[1] == 1)
    15e8:	19 81       	ldd	r17, Y+1	; 0x01
    15ea:	11 30       	cpi	r17, 0x01	; 1
    15ec:	09 f0       	breq	.+2      	; 0x15f0 <fnEndTestMode+0x10>
    15ee:	61 c0       	rjmp	.+194    	; 0x16b2 <fnEndTestMode+0xd2>
    {
        if (!test_mode_started && test_mode)
    15f0:	80 91 ed 02 	lds	r24, 0x02ED	; 0x8002ed <test_mode_started>
    15f4:	81 11       	cpse	r24, r1
    15f6:	5d c0       	rjmp	.+186    	; 0x16b2 <fnEndTestMode+0xd2>
    15f8:	80 91 06 03 	lds	r24, 0x0306	; 0x800306 <test_mode>
    15fc:	88 23       	and	r24, r24
    15fe:	09 f4       	brne	.+2      	; 0x1602 <fnEndTestMode+0x22>
    1600:	58 c0       	rjmp	.+176    	; 0x16b2 <fnEndTestMode+0xd2>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1602:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1604:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    1606:	59 9a       	sbi	0x0b, 1	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1608:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    160a:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    160c:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    160e:	51 98       	cbi	0x0a, 1	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1610:	8f bf       	out	0x3f, r24	; 63
        {
            digitalWrite(DTR_TXD,HIGH); // strong pullup
            pinMode(DTR_TXD,INPUT); // the DTR pair driver will see a weak pullup when UART starts
            UCSR0B |= (1<<RXEN0)|(1<<TXEN0); // turn on UART
    1612:	80 91 c1 00 	lds	r24, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    1616:	88 61       	ori	r24, 0x18	; 24
    1618:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    161c:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    161e:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    1620:	5f 9a       	sbi	0x0b, 7	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1622:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1624:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1626:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    1628:	5e 98       	cbi	0x0b, 6	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    162a:	8f bf       	out	0x3f, r24	; 63
            digitalWrite(DTR_DE, HIGH); //DTR transceiver may have been turned off during the test
            digitalWrite(DTR_nRE, LOW); 
            uart_started_at = millis();
    162c:	0e 94 48 14 	call	0x2890	; 0x2890 <millis>
    1630:	60 93 0a 03 	sts	0x030A, r22	; 0x80030a <uart_started_at>
    1634:	70 93 0b 03 	sts	0x030B, r23	; 0x80030b <uart_started_at+0x1>
    1638:	80 93 0c 03 	sts	0x030C, r24	; 0x80030c <uart_started_at+0x2>
    163c:	90 93 0d 03 	sts	0x030D, r25	; 0x80030d <uart_started_at+0x3>
            uart_output = RPU_END_TEST_MODE;
    1640:	8e ef       	ldi	r24, 0xFE	; 254
    1642:	80 93 07 03 	sts	0x0307, r24	; 0x800307 <uart_output>
            printf("%c%c", uart_output, ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 ) ); 
    1646:	20 91 07 03 	lds	r18, 0x0307	; 0x800307 <uart_output>
    164a:	80 91 07 03 	lds	r24, 0x0307	; 0x800307 <uart_output>
    164e:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <uart_output>
    1652:	30 e0       	ldi	r19, 0x00	; 0
    1654:	20 95       	com	r18
    1656:	30 95       	com	r19
    1658:	2a 70       	andi	r18, 0x0A	; 10
    165a:	33 27       	eor	r19, r19
    165c:	a9 01       	movw	r20, r18
    165e:	24 e0       	ldi	r18, 0x04	; 4
    1660:	44 0f       	add	r20, r20
    1662:	55 1f       	adc	r21, r21
    1664:	2a 95       	dec	r18
    1666:	e1 f7       	brne	.-8      	; 0x1660 <fnEndTestMode+0x80>
    1668:	28 2f       	mov	r18, r24
    166a:	30 e0       	ldi	r19, 0x00	; 0
    166c:	20 95       	com	r18
    166e:	30 95       	com	r19
    1670:	20 75       	andi	r18, 0x50	; 80
    1672:	33 27       	eor	r19, r19
    1674:	64 e0       	ldi	r22, 0x04	; 4
    1676:	35 95       	asr	r19
    1678:	27 95       	ror	r18
    167a:	6a 95       	dec	r22
    167c:	e1 f7       	brne	.-8      	; 0x1676 <fnEndTestMode+0x96>
    167e:	24 2b       	or	r18, r20
    1680:	35 2b       	or	r19, r21
    1682:	3f 93       	push	r19
    1684:	2f 93       	push	r18
    1686:	1f 92       	push	r1
    1688:	9f 93       	push	r25
    168a:	86 e1       	ldi	r24, 0x16	; 22
    168c:	91 e0       	ldi	r25, 0x01	; 1
    168e:	9f 93       	push	r25
    1690:	8f 93       	push	r24
    1692:	0e 94 71 18 	call	0x30e2	; 0x30e2 <printf>
            uart_has_TTL = 1; // causes host_is_foreign to be false
    1696:	10 93 05 03 	sts	0x0305, r17	; 0x800305 <uart_has_TTL>
            test_mode_started = 1; // it is cleared by check_uart where test_mode is also cleared
    169a:	10 93 ed 02 	sts	0x02ED, r17	; 0x8002ed <test_mode_started>
            i2cBuffer[1] = transceiver_state; // replace the data byte with the transceiver_state.
    169e:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
    16a2:	89 83       	std	Y+1, r24	; 0x01
    16a4:	0f 90       	pop	r0
    16a6:	0f 90       	pop	r0
    16a8:	0f 90       	pop	r0
    16aa:	0f 90       	pop	r0
    16ac:	0f 90       	pop	r0
    16ae:	0f 90       	pop	r0
    16b0:	01 c0       	rjmp	.+2      	; 0x16b4 <fnEndTestMode+0xd4>
        } 
        else
        {
            i2cBuffer[1] = 0; // repeated commands are ignored until check_uart is done
    16b2:	19 82       	std	Y+1, r1	; 0x01
    else 
    {
        // read the local address to send a byte on DTR for RPU_NORMAL_MODE
        i2cBuffer[1] = 0; // ignore everything but the command
    }
}
    16b4:	df 91       	pop	r29
    16b6:	cf 91       	pop	r28
    16b8:	1f 91       	pop	r17
    16ba:	08 95       	ret

000016bc <receive_i2c_event>:
uint8_t i2c0Buffer[I2C_BUFFER_LENGTH];
uint8_t i2c0BufferLength = 0;

// called when I2C data is received. 
void receive_i2c_event(uint8_t* inBytes, int numBytes) 
{
    16bc:	ac 01       	movw	r20, r24
        {fnStartTestMode, fnEndTestMode, fnRdXcvrCntlInTestMode, fnWtXcvrCntlInTestMode, fnMorningDebounce, fnEveningDebounce, fnDayNightTimer, fnNull}
    };

    // i2c will echo's back what was sent (plus modifications) with transmit event
    uint8_t i;
    for(i = 0; i < numBytes; ++i)
    16be:	90 e0       	ldi	r25, 0x00	; 0
    16c0:	29 2f       	mov	r18, r25
    16c2:	30 e0       	ldi	r19, 0x00	; 0
    16c4:	26 17       	cp	r18, r22
    16c6:	37 07       	cpc	r19, r23
    16c8:	54 f4       	brge	.+20     	; 0x16de <receive_i2c_event+0x22>
    {
        i2c0Buffer[i] = inBytes[i];    
    16ca:	fa 01       	movw	r30, r20
    16cc:	e2 0f       	add	r30, r18
    16ce:	f3 1f       	adc	r31, r19
    16d0:	80 81       	ld	r24, Z
    16d2:	f9 01       	movw	r30, r18
    16d4:	ee 5e       	subi	r30, 0xEE	; 238
    16d6:	fc 4f       	sbci	r31, 0xFC	; 252
    16d8:	80 83       	st	Z, r24
        {fnStartTestMode, fnEndTestMode, fnRdXcvrCntlInTestMode, fnWtXcvrCntlInTestMode, fnMorningDebounce, fnEveningDebounce, fnDayNightTimer, fnNull}
    };

    // i2c will echo's back what was sent (plus modifications) with transmit event
    uint8_t i;
    for(i = 0; i < numBytes; ++i)
    16da:	9f 5f       	subi	r25, 0xFF	; 255
    16dc:	f1 cf       	rjmp	.-30     	; 0x16c0 <receive_i2c_event+0x4>
    {
        i2c0Buffer[i] = inBytes[i];    
    }
    if(i < I2C_BUFFER_LENGTH) i2c0Buffer[i+1] = 0; // room for null
    16de:	90 32       	cpi	r25, 0x20	; 32
    16e0:	20 f4       	brcc	.+8      	; 0x16ea <receive_i2c_event+0x2e>
    16e2:	f9 01       	movw	r30, r18
    16e4:	ee 5e       	subi	r30, 0xEE	; 238
    16e6:	fc 4f       	sbci	r31, 0xFC	; 252
    16e8:	11 82       	std	Z+1, r1	; 0x01
    i2c0BufferLength = numBytes;
    16ea:	60 93 9c 01 	sts	0x019C, r22	; 0x80019c <__data_end>

    // my i2c commands size themselfs with data, so at least two bytes (e.g., cmd + one_data_byte)
    if(i2c0BufferLength <= 1) 
    16ee:	62 30       	cpi	r22, 0x02	; 2
    16f0:	10 f4       	brcc	.+4      	; 0x16f6 <receive_i2c_event+0x3a>
    {
        i2c0Buffer[0] = 0xFF; // error code for small size.
    16f2:	8f ef       	ldi	r24, 0xFF	; 255
    16f4:	0d c0       	rjmp	.+26     	; 0x1710 <receive_i2c_event+0x54>
        return; // not valid, do nothing just echo.
    }

    // mask the group bits (4..7) so they are alone then roll those bits to the left so they can be used as an index.
    uint8_t group;
    group = (i2c0Buffer[0] & 0xF0) >> 4;
    16f6:	80 91 12 03 	lds	r24, 0x0312	; 0x800312 <i2c0Buffer>
    16fa:	e8 2f       	mov	r30, r24
    16fc:	e2 95       	swap	r30
    16fe:	ef 70       	andi	r30, 0x0F	; 15
     if(group >= GROUP) 
    1700:	e4 30       	cpi	r30, 0x04	; 4
    1702:	10 f0       	brcs	.+4      	; 0x1708 <receive_i2c_event+0x4c>
     {
         i2c0Buffer[0] = 0xFE; // error code for bad group.
    1704:	8e ef       	ldi	r24, 0xFE	; 254
    1706:	04 c0       	rjmp	.+8      	; 0x1710 <receive_i2c_event+0x54>
        return; 
     }

    // mask the command bits (0..3) so they can be used as an index.
    uint8_t command;
    command = i2c0Buffer[0] & 0x0F;
    1708:	8f 70       	andi	r24, 0x0F	; 15
    if(command >= MGR_CMDS) 
    170a:	88 30       	cpi	r24, 0x08	; 8
    170c:	20 f0       	brcs	.+8      	; 0x1716 <receive_i2c_event+0x5a>
    {
        i2c0Buffer[0] = 0xFD; // error code for bad command.
    170e:	8d ef       	ldi	r24, 0xFD	; 253
    1710:	80 93 12 03 	sts	0x0312, r24	; 0x800312 <i2c0Buffer>
        return; // not valid, do nothing but echo error code.
    1714:	08 95       	ret
    }

    /* Call the command function and return */
    (* pf[group][command])(i2c0Buffer);
    1716:	98 e0       	ldi	r25, 0x08	; 8
    1718:	e9 9f       	mul	r30, r25
    171a:	f0 01       	movw	r30, r0
    171c:	11 24       	eor	r1, r1
    171e:	e8 0f       	add	r30, r24
    1720:	f1 1d       	adc	r31, r1
    1722:	ee 0f       	add	r30, r30
    1724:	ff 1f       	adc	r31, r31
    1726:	e5 5e       	subi	r30, 0xE5	; 229
    1728:	fe 4f       	sbci	r31, 0xFE	; 254
    172a:	01 90       	ld	r0, Z+
    172c:	f0 81       	ld	r31, Z
    172e:	e0 2d       	mov	r30, r0
    1730:	82 e1       	ldi	r24, 0x12	; 18
    1732:	93 e0       	ldi	r25, 0x03	; 3
    1734:	09 94       	ijmp

00001736 <transmit_i2c_event>:
}

void transmit_i2c_event(void) 
{
    // respond with an echo of the last message sent
    uint8_t return_code = twi0_transmit(i2c0Buffer, i2c0BufferLength);
    1736:	60 91 9c 01 	lds	r22, 0x019C	; 0x80019c <__data_end>
    173a:	82 e1       	ldi	r24, 0x12	; 18
    173c:	93 e0       	ldi	r25, 0x03	; 3
    173e:	0e 94 bc 14 	call	0x2978	; 0x2978 <twi0_transmit>
    if (return_code != 0)
    1742:	88 23       	and	r24, r24
    1744:	29 f0       	breq	.+10     	; 0x1750 <transmit_i2c_event+0x1a>
        status_byt &= (1<<DTR_I2C_TRANSMIT_FAIL);
    1746:	80 91 f0 02 	lds	r24, 0x02F0	; 0x8002f0 <status_byt>
    174a:	82 70       	andi	r24, 0x02	; 2
    174c:	80 93 f0 02 	sts	0x02F0, r24	; 0x8002f0 <status_byt>
    1750:	08 95       	ret

00001752 <fnRdMgrAddrQuietly>:
    1752:	0c 94 49 06 	jmp	0xc92	; 0xc92 <fnWtMgrAddr>

00001756 <receive_smbus_event>:
// called when SMBus slave has received data
// minimize clock streatching for R-Pi. 
// use smbus_has_numBytes_to_handle as smbus flag to run handle routine outside ISR
void receive_smbus_event(uint8_t* inBytes, int numBytes)
{
    inBytes_to_handle = inBytes;
    1756:	90 93 53 03 	sts	0x0353, r25	; 0x800353 <inBytes_to_handle+0x1>
    175a:	80 93 52 03 	sts	0x0352, r24	; 0x800352 <inBytes_to_handle>
    smbus_has_numBytes_to_handle = numBytes;
    175e:	70 93 55 03 	sts	0x0355, r23	; 0x800355 <smbus_has_numBytes_to_handle+0x1>
    1762:	60 93 54 03 	sts	0x0354, r22	; 0x800354 <smbus_has_numBytes_to_handle>
    1766:	08 95       	ret

00001768 <handle_smbus_receive>:

// twi1.c has been modified, so it has an interleaved buffer that allows  
// the event to put a copy of the pointer where I can use it outside the ISR.
void handle_smbus_receive(void)
{
    if (smbus_has_numBytes_to_handle)
    1768:	20 91 54 03 	lds	r18, 0x0354	; 0x800354 <smbus_has_numBytes_to_handle>
    176c:	30 91 55 03 	lds	r19, 0x0355	; 0x800355 <smbus_has_numBytes_to_handle+0x1>
    1770:	21 15       	cp	r18, r1
    1772:	31 05       	cpc	r19, r1
    1774:	09 f4       	brne	.+2      	; 0x1778 <handle_smbus_receive+0x10>
    1776:	6b c0       	rjmp	.+214    	; 0x184e <handle_smbus_receive+0xe6>
            {fnAnalogRead, fnNull, fnNull, fnNull, fnRdTimedAccumAltI, fnRdTimedAccumPwrI, fnAnalogRefExternAVCC, fnAnalogRefIntern1V1},
            {fnStartTestMode, fnEndTestMode, fnRdXcvrCntlInTestMode, fnWtXcvrCntlInTestMode, fnMorningDebounce, fnEveningDebounce, fnDayNightTimer, fnNull}
        };

        int numBytes = smbus_has_numBytes_to_handle; // place value on stack so it will go away when done.
        smbus_has_numBytes_to_handle = 0; 
    1778:	10 92 55 03 	sts	0x0355, r1	; 0x800355 <smbus_has_numBytes_to_handle+0x1>
    177c:	10 92 54 03 	sts	0x0354, r1	; 0x800354 <smbus_has_numBytes_to_handle>
    1780:	e0 91 52 03 	lds	r30, 0x0352	; 0x800352 <inBytes_to_handle>
    1784:	f0 91 53 03 	lds	r31, 0x0353	; 0x800353 <inBytes_to_handle+0x1>
        // read_i2c_block_data has a single command byte in its data set
        // it will write i2c address, the command* byte, and then cause a repeated start
        // followed by the i2c address (again) and then reading** the data
        // * clock stretching occures during the receive (so handle was done to move this code outside the ISR)
        // ** and the transmit events
        if( (numBytes == 1)  )
    1788:	21 30       	cpi	r18, 0x01	; 1
    178a:	31 05       	cpc	r19, r1
    178c:	11 f0       	breq	.+4      	; 0x1792 <handle_smbus_receive+0x2a>
            }
            return; // done. Even if command does not match.
        }
        for(i = 0; i < numBytes; ++i)
        {
            smbusBuffer[i] = inBytes_to_handle[i];    
    178e:	40 e0       	ldi	r20, 0x00	; 0
    1790:	23 c0       	rjmp	.+70     	; 0x17d8 <handle_smbus_receive+0x70>
        // * clock stretching occures during the receive (so handle was done to move this code outside the ISR)
        // ** and the transmit events
        if( (numBytes == 1)  )
        {
            // transmit event is set up to work from an old buffer, the data it needs is in the current buffer. 
            if ( (inBytes_to_handle[0] == smbusBuffer[0]) && (!transmit_data_ready) )
    1792:	90 81       	ld	r25, Z
    1794:	80 91 32 03 	lds	r24, 0x0332	; 0x800332 <smbusBuffer>
    1798:	98 13       	cpse	r25, r24
    179a:	59 c0       	rjmp	.+178    	; 0x184e <handle_smbus_receive+0xe6>
    179c:	80 91 9d 01 	lds	r24, 0x019D	; 0x80019d <transmit_data_ready>
    17a0:	81 11       	cpse	r24, r1
    17a2:	55 c0       	rjmp	.+170    	; 0x184e <handle_smbus_receive+0xe6>
            {
                for(i = 0; i < smbusBufferLength; ++i)
    17a4:	80 91 9f 01 	lds	r24, 0x019F	; 0x80019f <smbusBufferLength>
    17a8:	a2 e3       	ldi	r26, 0x32	; 50
    17aa:	b3 e0       	ldi	r27, 0x03	; 3
    17ac:	e6 e5       	ldi	r30, 0x56	; 86
    17ae:	f3 e0       	ldi	r31, 0x03	; 3
    17b0:	90 e0       	ldi	r25, 0x00	; 0
    17b2:	98 17       	cp	r25, r24
    17b4:	21 f0       	breq	.+8      	; 0x17be <handle_smbus_receive+0x56>
                {
                    smbus_oldBuffer[i] = smbusBuffer[i];
    17b6:	2d 91       	ld	r18, X+
    17b8:	21 93       	st	Z+, r18
        if( (numBytes == 1)  )
        {
            // transmit event is set up to work from an old buffer, the data it needs is in the current buffer. 
            if ( (inBytes_to_handle[0] == smbusBuffer[0]) && (!transmit_data_ready) )
            {
                for(i = 0; i < smbusBufferLength; ++i)
    17ba:	9f 5f       	subi	r25, 0xFF	; 255
    17bc:	fa cf       	rjmp	.-12     	; 0x17b2 <handle_smbus_receive+0x4a>
                {
                    smbus_oldBuffer[i] = smbusBuffer[i];
                }
                if(i < SMBUS_BUFFER_LENGTH) smbus_oldBuffer[i+1] = 0; // room for null
    17be:	80 32       	cpi	r24, 0x20	; 32
    17c0:	28 f4       	brcc	.+10     	; 0x17cc <handle_smbus_receive+0x64>
    17c2:	e8 2f       	mov	r30, r24
    17c4:	f0 e0       	ldi	r31, 0x00	; 0
    17c6:	ea 5a       	subi	r30, 0xAA	; 170
    17c8:	fc 4f       	sbci	r31, 0xFC	; 252
    17ca:	11 82       	std	Z+1, r1	; 0x01
                smbus_oldBufferLength = smbusBufferLength;
    17cc:	80 93 9e 01 	sts	0x019E, r24	; 0x80019e <smbus_oldBufferLength>
                transmit_data_ready = 1;
    17d0:	81 e0       	ldi	r24, 0x01	; 1
    17d2:	80 93 9d 01 	sts	0x019D, r24	; 0x80019d <transmit_data_ready>
    17d6:	08 95       	ret
            }
            return; // done. Even if command does not match.
        }
        for(i = 0; i < numBytes; ++i)
    17d8:	84 2f       	mov	r24, r20
    17da:	90 e0       	ldi	r25, 0x00	; 0
    17dc:	82 17       	cp	r24, r18
    17de:	93 07       	cpc	r25, r19
    17e0:	54 f4       	brge	.+20     	; 0x17f6 <handle_smbus_receive+0x8e>
        {
            smbusBuffer[i] = inBytes_to_handle[i];    
    17e2:	df 01       	movw	r26, r30
    17e4:	a8 0f       	add	r26, r24
    17e6:	b9 1f       	adc	r27, r25
    17e8:	5c 91       	ld	r21, X
    17ea:	dc 01       	movw	r26, r24
    17ec:	ae 5c       	subi	r26, 0xCE	; 206
    17ee:	bc 4f       	sbci	r27, 0xFC	; 252
    17f0:	5c 93       	st	X, r21
                smbus_oldBufferLength = smbusBufferLength;
                transmit_data_ready = 1;
            }
            return; // done. Even if command does not match.
        }
        for(i = 0; i < numBytes; ++i)
    17f2:	4f 5f       	subi	r20, 0xFF	; 255
    17f4:	f1 cf       	rjmp	.-30     	; 0x17d8 <handle_smbus_receive+0x70>
        {
            smbusBuffer[i] = inBytes_to_handle[i];    
        }
        if(i < SMBUS_BUFFER_LENGTH) smbusBuffer[i+1] = 0; // room for null
    17f6:	40 32       	cpi	r20, 0x20	; 32
    17f8:	20 f4       	brcc	.+8      	; 0x1802 <handle_smbus_receive+0x9a>
    17fa:	fc 01       	movw	r30, r24
    17fc:	ee 5c       	subi	r30, 0xCE	; 206
    17fe:	fc 4f       	sbci	r31, 0xFC	; 252
    1800:	11 82       	std	Z+1, r1	; 0x01
        smbusBufferLength = numBytes;
    1802:	20 93 9f 01 	sts	0x019F, r18	; 0x80019f <smbusBufferLength>

        // an read_i2c_block_data has a command byte 
        if( !(smbusBufferLength > 0) ) 
    1806:	21 11       	cpse	r18, r1
    1808:	02 c0       	rjmp	.+4      	; 0x180e <handle_smbus_receive+0xa6>
        {
            smbusBuffer[0] = 0xFF; // error code for small size.
    180a:	8f ef       	ldi	r24, 0xFF	; 255
    180c:	0d c0       	rjmp	.+26     	; 0x1828 <handle_smbus_receive+0xc0>
            return; // not valid, do nothing just echo an error code.
        }

        // mask the group bits (4..7) so they are alone then roll those bits to the left so they can be used as an index.
        uint8_t group;
        group = (smbusBuffer[0] & 0xF0) >> 4;
    180e:	80 91 32 03 	lds	r24, 0x0332	; 0x800332 <smbusBuffer>
    1812:	e8 2f       	mov	r30, r24
    1814:	e2 95       	swap	r30
    1816:	ef 70       	andi	r30, 0x0F	; 15
        if(group >= GROUP) 
    1818:	e4 30       	cpi	r30, 0x04	; 4
    181a:	10 f0       	brcs	.+4      	; 0x1820 <handle_smbus_receive+0xb8>
        {
            smbusBuffer[0] = 0xFE; // error code for bad group.
    181c:	8e ef       	ldi	r24, 0xFE	; 254
    181e:	04 c0       	rjmp	.+8      	; 0x1828 <handle_smbus_receive+0xc0>
            return; 
        }

        // mask the command bits (0..3) so they can be used as an index.
        uint8_t command;
        command = smbusBuffer[0] & 0x0F;
    1820:	8f 70       	andi	r24, 0x0F	; 15
        if(command >= MGR_CMDS) 
    1822:	88 30       	cpi	r24, 0x08	; 8
    1824:	20 f0       	brcs	.+8      	; 0x182e <handle_smbus_receive+0xc6>
        {
            smbusBuffer[0] = 0xFD; // error code for bad command.
    1826:	8d ef       	ldi	r24, 0xFD	; 253
    1828:	80 93 32 03 	sts	0x0332, r24	; 0x800332 <smbusBuffer>
            return; // not valid, do nothing but echo error code.
    182c:	08 95       	ret
        }

        // Call the i2c command function and return
        (* pf[group][command])(smbusBuffer);
    182e:	98 e0       	ldi	r25, 0x08	; 8
    1830:	e9 9f       	mul	r30, r25
    1832:	f0 01       	movw	r30, r0
    1834:	11 24       	eor	r1, r1
    1836:	e8 0f       	add	r30, r24
    1838:	f1 1d       	adc	r31, r1
    183a:	ee 0f       	add	r30, r30
    183c:	ff 1f       	adc	r31, r31
    183e:	e5 5a       	subi	r30, 0xA5	; 165
    1840:	fe 4f       	sbci	r31, 0xFE	; 254
    1842:	01 90       	ld	r0, Z+
    1844:	f0 81       	ld	r31, Z
    1846:	e0 2d       	mov	r30, r0
    1848:	82 e3       	ldi	r24, 0x32	; 50
    184a:	93 e0       	ldi	r25, 0x03	; 3
    184c:	09 94       	ijmp
    184e:	08 95       	ret

00001850 <transmit_smbus_event>:

// called when SMBus slave has been requested to send data
void transmit_smbus_event(void) 
{
    // For SMBus echo the old data from the previous I2C receive event
    twi1_transmit(smbus_oldBuffer, smbus_oldBufferLength);
    1850:	60 91 9e 01 	lds	r22, 0x019E	; 0x80019e <smbus_oldBufferLength>
    1854:	86 e5       	ldi	r24, 0x56	; 86
    1856:	93 e0       	ldi	r25, 0x03	; 3
    1858:	0e 94 46 16 	call	0x2c8c	; 0x2c8c <twi1_transmit>
    transmit_data_ready = 0;
    185c:	10 92 9d 01 	sts	0x019D, r1	; 0x80019d <transmit_data_ready>
    1860:	08 95       	ret

00001862 <save_rpu_addr_state>:
    'd',
    '\0' // null term
};

void save_rpu_addr_state(void)
{
    1862:	cf 93       	push	r28
    if (write_rpu_address_to_eeprom && eeprom_is_ready())
    1864:	80 91 f5 02 	lds	r24, 0x02F5	; 0x8002f5 <write_rpu_address_to_eeprom>
    1868:	88 23       	and	r24, r24
    186a:	21 f1       	breq	.+72     	; 0x18b4 <save_rpu_addr_state+0x52>
    186c:	f9 99       	sbic	0x1f, 1	; 31
    186e:	22 c0       	rjmp	.+68     	; 0x18b4 <save_rpu_addr_state+0x52>
    {
        // up to first EE_RPU_IDMAX locations may be used for writing an ID to the EEPROM
        if ( (write_rpu_address_to_eeprom >= 1) && (write_rpu_address_to_eeprom <= EE_RPU_IDMAX) )
    1870:	9f ef       	ldi	r25, 0xFF	; 255
    1872:	98 0f       	add	r25, r24
    1874:	9a 30       	cpi	r25, 0x0A	; 10
    1876:	90 f4       	brcc	.+36     	; 0x189c <save_rpu_addr_state+0x3a>
        { // write "RPUid\0" at address EE_RPU_ID
            uint8_t value = pgm_read_byte(&EE_IdTable[write_rpu_address_to_eeprom-1]);
    1878:	90 e0       	ldi	r25, 0x00	; 0
    187a:	fc 01       	movw	r30, r24
    187c:	ed 54       	subi	r30, 0x4D	; 77
    187e:	ff 4f       	sbci	r31, 0xFF	; 255
    1880:	c4 91       	lpm	r28, Z
            eeprom_update_byte( (uint8_t *)((write_rpu_address_to_eeprom-1)+EE_RPU_ID), value);
    1882:	6c 2f       	mov	r22, r28
    1884:	87 96       	adiw	r24, 0x27	; 39
    1886:	0e 94 2c 1b 	call	0x3658	; 0x3658 <eeprom_update_byte>
            
            if (value == '\0') 
    188a:	c1 11       	cpse	r28, r1
    188c:	02 c0       	rjmp	.+4      	; 0x1892 <save_rpu_addr_state+0x30>
            {
                write_rpu_address_to_eeprom = 11;
    188e:	8b e0       	ldi	r24, 0x0B	; 11
    1890:	03 c0       	rjmp	.+6      	; 0x1898 <save_rpu_addr_state+0x36>
            }
            else
            {
                write_rpu_address_to_eeprom += 1;
    1892:	80 91 f5 02 	lds	r24, 0x02F5	; 0x8002f5 <write_rpu_address_to_eeprom>
    1896:	8f 5f       	subi	r24, 0xFF	; 255
    1898:	80 93 f5 02 	sts	0x02F5, r24	; 0x8002f5 <write_rpu_address_to_eeprom>
            }
        }
        
        if ( (write_rpu_address_to_eeprom == 11) )
    189c:	80 91 f5 02 	lds	r24, 0x02F5	; 0x8002f5 <write_rpu_address_to_eeprom>
    18a0:	8b 30       	cpi	r24, 0x0B	; 11
    18a2:	41 f4       	brne	.+16     	; 0x18b4 <save_rpu_addr_state+0x52>
        { // write the rpu address to eeprom address EE_RPU_ADDRESS 
            uint8_t value = rpu_address;
            eeprom_update_byte( (uint8_t *)(EE_RPU_ADDRESS), value);
    18a4:	60 91 02 03 	lds	r22, 0x0302	; 0x800302 <rpu_address>
    18a8:	82 e3       	ldi	r24, 0x32	; 50
    18aa:	90 e0       	ldi	r25, 0x00	; 0
    18ac:	0e 94 2c 1b 	call	0x3658	; 0x3658 <eeprom_update_byte>
            write_rpu_address_to_eeprom = 0;
    18b0:	10 92 f5 02 	sts	0x02F5, r1	; 0x8002f5 <write_rpu_address_to_eeprom>
        }
    }
}
    18b4:	cf 91       	pop	r28
    18b6:	08 95       	ret

000018b8 <check_for_eeprom_id>:

// check if eeprom ID is valid
uint8_t check_for_eeprom_id(void)
{
    18b8:	1f 93       	push	r17
    18ba:	cf 93       	push	r28
    18bc:	df 93       	push	r29
    18be:	c8 e2       	ldi	r28, 0x28	; 40
    18c0:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t EE_id_valid = 0;
    for(uint8_t i = 0; i <EE_RPU_IDMAX; i++)
    {
        uint8_t id = pgm_read_byte(&EE_IdTable[i]);
    18c2:	fe 01       	movw	r30, r28
    18c4:	e4 57       	subi	r30, 0x74	; 116
    18c6:	ff 4f       	sbci	r31, 0xFF	; 255
    18c8:	14 91       	lpm	r17, Z
        uint8_t ee_id = eeprom_read_byte((uint8_t*)(i+EE_RPU_ID)); 
    18ca:	ce 01       	movw	r24, r28
    18cc:	0e 94 18 1b 	call	0x3630	; 0x3630 <eeprom_read_byte>
        if (id != ee_id) 
    18d0:	18 13       	cpse	r17, r24
    18d2:	06 c0       	rjmp	.+12     	; 0x18e0 <check_for_eeprom_id+0x28>
        {
            EE_id_valid = 0;
            break;
        }
        
        if (id == '\0') 
    18d4:	11 23       	and	r17, r17
    18d6:	31 f0       	breq	.+12     	; 0x18e4 <check_for_eeprom_id+0x2c>
    18d8:	21 96       	adiw	r28, 0x01	; 1

// check if eeprom ID is valid
uint8_t check_for_eeprom_id(void)
{
    uint8_t EE_id_valid = 0;
    for(uint8_t i = 0; i <EE_RPU_IDMAX; i++)
    18da:	c2 33       	cpi	r28, 0x32	; 50
    18dc:	d1 05       	cpc	r29, r1
    18de:	89 f7       	brne	.-30     	; 0x18c2 <check_for_eeprom_id+0xa>
    {
        uint8_t id = pgm_read_byte(&EE_IdTable[i]);
        uint8_t ee_id = eeprom_read_byte((uint8_t*)(i+EE_RPU_ID)); 
        if (id != ee_id) 
        {
            EE_id_valid = 0;
    18e0:	80 e0       	ldi	r24, 0x00	; 0
    18e2:	01 c0       	rjmp	.+2      	; 0x18e6 <check_for_eeprom_id+0x2e>
            break;
        }
        
        if (id == '\0') 
        {
            EE_id_valid = 1;
    18e4:	81 e0       	ldi	r24, 0x01	; 1
            break;
        }
    }
    return EE_id_valid;
}
    18e6:	df 91       	pop	r29
    18e8:	cf 91       	pop	r28
    18ea:	1f 91       	pop	r17
    18ec:	08 95       	ret

000018ee <adc_burst>:
// high side curr sense for pwr_i is from 0.068 ohm, the adc reads 512 with 0.735 Amp
// sampling data for an hour should give 735mAHr
// ref_extern_avcc = 5.0; accumulate_pwr_ti = 512*(100 smp per Sec) * 3600 ( Sec per Hr)
// accumulate_pwr_ti*((ref_extern_avcc)/1024.0)/(0.068*50.0)/360 is in mAHr 
void adc_burst(void)
{
    18ee:	0f 93       	push	r16
    18f0:	1f 93       	push	r17
    unsigned long kRuntime= millis() - adc_started_at;
    18f2:	0e 94 48 14 	call	0x2890	; 0x2890 <millis>
    if ((kRuntime) > ((unsigned long)ADC_DELAY_MILSEC))
    18f6:	00 91 7e 03 	lds	r16, 0x037E	; 0x80037e <adc_started_at>
    18fa:	10 91 7f 03 	lds	r17, 0x037F	; 0x80037f <adc_started_at+0x1>
    18fe:	20 91 80 03 	lds	r18, 0x0380	; 0x800380 <adc_started_at+0x2>
    1902:	30 91 81 03 	lds	r19, 0x0381	; 0x800381 <adc_started_at+0x3>
    1906:	dc 01       	movw	r26, r24
    1908:	cb 01       	movw	r24, r22
    190a:	80 1b       	sub	r24, r16
    190c:	91 0b       	sbc	r25, r17
    190e:	a2 0b       	sbc	r26, r18
    1910:	b3 0b       	sbc	r27, r19
    1912:	0b 97       	sbiw	r24, 0x0b	; 11
    1914:	a1 05       	cpc	r26, r1
    1916:	b1 05       	cpc	r27, r1
    1918:	08 f4       	brcc	.+2      	; 0x191c <adc_burst+0x2e>
    191a:	4c c0       	rjmp	.+152    	; 0x19b4 <adc_burst+0xc6>
    {
        accumulate_alt_ti += analogRead(ALT_I);
    191c:	80 e0       	ldi	r24, 0x00	; 0
    191e:	0e 94 d2 13 	call	0x27a4	; 0x27a4 <analogRead>
    1922:	09 2e       	mov	r0, r25
    1924:	00 0c       	add	r0, r0
    1926:	aa 0b       	sbc	r26, r26
    1928:	bb 0b       	sbc	r27, r27
    192a:	40 91 76 03 	lds	r20, 0x0376	; 0x800376 <accumulate_alt_ti>
    192e:	50 91 77 03 	lds	r21, 0x0377	; 0x800377 <accumulate_alt_ti+0x1>
    1932:	60 91 78 03 	lds	r22, 0x0378	; 0x800378 <accumulate_alt_ti+0x2>
    1936:	70 91 79 03 	lds	r23, 0x0379	; 0x800379 <accumulate_alt_ti+0x3>
    193a:	84 0f       	add	r24, r20
    193c:	95 1f       	adc	r25, r21
    193e:	a6 1f       	adc	r26, r22
    1940:	b7 1f       	adc	r27, r23
    1942:	80 93 76 03 	sts	0x0376, r24	; 0x800376 <accumulate_alt_ti>
    1946:	90 93 77 03 	sts	0x0377, r25	; 0x800377 <accumulate_alt_ti+0x1>
    194a:	a0 93 78 03 	sts	0x0378, r26	; 0x800378 <accumulate_alt_ti+0x2>
    194e:	b0 93 79 03 	sts	0x0379, r27	; 0x800379 <accumulate_alt_ti+0x3>
        accumulate_pwr_ti += analogRead(PWR_I);
    1952:	86 e0       	ldi	r24, 0x06	; 6
    1954:	0e 94 d2 13 	call	0x27a4	; 0x27a4 <analogRead>
    1958:	09 2e       	mov	r0, r25
    195a:	00 0c       	add	r0, r0
    195c:	aa 0b       	sbc	r26, r26
    195e:	bb 0b       	sbc	r27, r27
    1960:	40 91 7a 03 	lds	r20, 0x037A	; 0x80037a <accumulate_pwr_ti>
    1964:	50 91 7b 03 	lds	r21, 0x037B	; 0x80037b <accumulate_pwr_ti+0x1>
    1968:	60 91 7c 03 	lds	r22, 0x037C	; 0x80037c <accumulate_pwr_ti+0x2>
    196c:	70 91 7d 03 	lds	r23, 0x037D	; 0x80037d <accumulate_pwr_ti+0x3>
    1970:	84 0f       	add	r24, r20
    1972:	95 1f       	adc	r25, r21
    1974:	a6 1f       	adc	r26, r22
    1976:	b7 1f       	adc	r27, r23
    1978:	80 93 7a 03 	sts	0x037A, r24	; 0x80037a <accumulate_pwr_ti>
    197c:	90 93 7b 03 	sts	0x037B, r25	; 0x80037b <accumulate_pwr_ti+0x1>
    1980:	a0 93 7c 03 	sts	0x037C, r26	; 0x80037c <accumulate_pwr_ti+0x2>
    1984:	b0 93 7d 03 	sts	0x037D, r27	; 0x80037d <accumulate_pwr_ti+0x3>
        enable_ADC_auto_conversion(BURST_MODE);
    1988:	80 e0       	ldi	r24, 0x00	; 0
    198a:	0e 94 ac 13 	call	0x2758	; 0x2758 <enable_ADC_auto_conversion>
        adc_started_at += ADC_DELAY_MILSEC; 
    198e:	80 91 7e 03 	lds	r24, 0x037E	; 0x80037e <adc_started_at>
    1992:	90 91 7f 03 	lds	r25, 0x037F	; 0x80037f <adc_started_at+0x1>
    1996:	a0 91 80 03 	lds	r26, 0x0380	; 0x800380 <adc_started_at+0x2>
    199a:	b0 91 81 03 	lds	r27, 0x0381	; 0x800381 <adc_started_at+0x3>
    199e:	0a 96       	adiw	r24, 0x0a	; 10
    19a0:	a1 1d       	adc	r26, r1
    19a2:	b1 1d       	adc	r27, r1
    19a4:	80 93 7e 03 	sts	0x037E, r24	; 0x80037e <adc_started_at>
    19a8:	90 93 7f 03 	sts	0x037F, r25	; 0x80037f <adc_started_at+0x1>
    19ac:	a0 93 80 03 	sts	0x0380, r26	; 0x800380 <adc_started_at+0x2>
    19b0:	b0 93 81 03 	sts	0x0381, r27	; 0x800381 <adc_started_at+0x3>
    } 
}
    19b4:	1f 91       	pop	r17
    19b6:	0f 91       	pop	r16
    19b8:	08 95       	ret

000019ba <IsValidValForAvccRef>:
uint32_t ref_extern_avcc_uV;
uint32_t ref_intern_1v1_uV;

// 
uint8_t IsValidValForAvccRef() 
{
    19ba:	cf 92       	push	r12
    19bc:	df 92       	push	r13
    19be:	ef 92       	push	r14
    19c0:	ff 92       	push	r15
    float tmp_avcc;
    memcpy(&tmp_avcc, &ref_extern_avcc_uV, sizeof tmp_avcc);
    19c2:	c0 90 83 03 	lds	r12, 0x0383	; 0x800383 <ref_extern_avcc_uV>
    19c6:	d0 90 84 03 	lds	r13, 0x0384	; 0x800384 <ref_extern_avcc_uV+0x1>
    19ca:	e0 90 85 03 	lds	r14, 0x0385	; 0x800385 <ref_extern_avcc_uV+0x2>
    19ce:	f0 90 86 03 	lds	r15, 0x0386	; 0x800386 <ref_extern_avcc_uV+0x3>
    if ( ((tmp_avcc > REF_EXTERN_AVCC_MIN) && (tmp_avcc < REF_EXTERN_AVCC_MAX)) )
    19d2:	20 e0       	ldi	r18, 0x00	; 0
    19d4:	30 e0       	ldi	r19, 0x00	; 0
    19d6:	40 e9       	ldi	r20, 0x90	; 144
    19d8:	50 e4       	ldi	r21, 0x40	; 64
    19da:	c7 01       	movw	r24, r14
    19dc:	b6 01       	movw	r22, r12
    19de:	0e 94 2e 18 	call	0x305c	; 0x305c <__gesf2>
    19e2:	18 16       	cp	r1, r24
    19e4:	64 f4       	brge	.+24     	; 0x19fe <IsValidValForAvccRef+0x44>
    {
        return 1;
    19e6:	20 e0       	ldi	r18, 0x00	; 0
    19e8:	30 e0       	ldi	r19, 0x00	; 0
    19ea:	40 eb       	ldi	r20, 0xB0	; 176
    19ec:	50 e4       	ldi	r21, 0x40	; 64
    19ee:	c7 01       	movw	r24, r14
    19f0:	b6 01       	movw	r22, r12
    19f2:	0e 94 05 18 	call	0x300a	; 0x300a <__cmpsf2>
    19f6:	88 1f       	adc	r24, r24
    19f8:	88 27       	eor	r24, r24
    19fa:	88 1f       	adc	r24, r24
    19fc:	01 c0       	rjmp	.+2      	; 0x1a00 <IsValidValForAvccRef+0x46>
    }
    else
    {
        return 0;
    19fe:	80 e0       	ldi	r24, 0x00	; 0
    }
}
    1a00:	ff 90       	pop	r15
    1a02:	ef 90       	pop	r14
    1a04:	df 90       	pop	r13
    1a06:	cf 90       	pop	r12
    1a08:	08 95       	ret

00001a0a <IsValidValFor1V1Ref>:

uint8_t IsValidValFor1V1Ref() 
{
    1a0a:	cf 92       	push	r12
    1a0c:	df 92       	push	r13
    1a0e:	ef 92       	push	r14
    1a10:	ff 92       	push	r15
    float tmp_1v1;
    memcpy(&tmp_1v1, &ref_intern_1v1_uV, sizeof tmp_1v1);
    1a12:	c0 90 87 03 	lds	r12, 0x0387	; 0x800387 <ref_intern_1v1_uV>
    1a16:	d0 90 88 03 	lds	r13, 0x0388	; 0x800388 <ref_intern_1v1_uV+0x1>
    1a1a:	e0 90 89 03 	lds	r14, 0x0389	; 0x800389 <ref_intern_1v1_uV+0x2>
    1a1e:	f0 90 8a 03 	lds	r15, 0x038A	; 0x80038a <ref_intern_1v1_uV+0x3>
    if ( ((tmp_1v1 > REF_INTERN_1V1_MIN) && (tmp_1v1 < REF_INTERN_1V1_MAX)) )
    1a22:	26 e6       	ldi	r18, 0x66	; 102
    1a24:	36 e6       	ldi	r19, 0x66	; 102
    1a26:	46 e6       	ldi	r20, 0x66	; 102
    1a28:	5f e3       	ldi	r21, 0x3F	; 63
    1a2a:	c7 01       	movw	r24, r14
    1a2c:	b6 01       	movw	r22, r12
    1a2e:	0e 94 2e 18 	call	0x305c	; 0x305c <__gesf2>
    1a32:	18 16       	cp	r1, r24
    1a34:	64 f4       	brge	.+24     	; 0x1a4e <IsValidValFor1V1Ref+0x44>
    {
        return 1;
    1a36:	26 e6       	ldi	r18, 0x66	; 102
    1a38:	36 e6       	ldi	r19, 0x66	; 102
    1a3a:	46 ea       	ldi	r20, 0xA6	; 166
    1a3c:	5f e3       	ldi	r21, 0x3F	; 63
    1a3e:	c7 01       	movw	r24, r14
    1a40:	b6 01       	movw	r22, r12
    1a42:	0e 94 05 18 	call	0x300a	; 0x300a <__cmpsf2>
    1a46:	88 1f       	adc	r24, r24
    1a48:	88 27       	eor	r24, r24
    1a4a:	88 1f       	adc	r24, r24
    1a4c:	01 c0       	rjmp	.+2      	; 0x1a50 <IsValidValFor1V1Ref+0x46>
    }
    else
    {
        return 0;
    1a4e:	80 e0       	ldi	r24, 0x00	; 0
    }
}
    1a50:	ff 90       	pop	r15
    1a52:	ef 90       	pop	r14
    1a54:	df 90       	pop	r13
    1a56:	cf 90       	pop	r12
    1a58:	08 95       	ret

00001a5a <WriteEeReferenceId>:

uint8_t WriteEeReferenceId() 
{
    uint16_t ee_id = eeprom_read_word((uint16_t*)(EE_ANALOG_BASE_ADDR+EE_ANALOG_ID));
    1a5a:	8e e1       	ldi	r24, 0x1E	; 30
    1a5c:	90 e0       	ldi	r25, 0x00	; 0
    1a5e:	0e 94 26 1b 	call	0x364c	; 0x364c <eeprom_read_word>
    if ( eeprom_is_ready() )
    1a62:	f9 99       	sbic	0x1f, 1	; 31
    1a64:	0a c0       	rjmp	.+20     	; 0x1a7a <WriteEeReferenceId+0x20>
    {
        uint16_t value = 0x4144; // 'A' is 0x41 and 'D' is 0x44;
        if (ee_id != value)
    1a66:	84 34       	cpi	r24, 0x44	; 68
    1a68:	91 44       	sbci	r25, 0x41	; 65
    1a6a:	49 f0       	breq	.+18     	; 0x1a7e <WriteEeReferenceId+0x24>
        {
            eeprom_update_word( (uint16_t *)(EE_ANALOG_BASE_ADDR+EE_ANALOG_ID), value);
    1a6c:	64 e4       	ldi	r22, 0x44	; 68
    1a6e:	71 e4       	ldi	r23, 0x41	; 65
    1a70:	8e e1       	ldi	r24, 0x1E	; 30
    1a72:	90 e0       	ldi	r25, 0x00	; 0
    1a74:	0e 94 4a 1b 	call	0x3694	; 0x3694 <eeprom_update_word>
    1a78:	02 c0       	rjmp	.+4      	; 0x1a7e <WriteEeReferenceId+0x24>
        }
        return 1;
    }
    else
    {
        return 0;
    1a7a:	80 e0       	ldi	r24, 0x00	; 0
    1a7c:	08 95       	ret
        uint16_t value = 0x4144; // 'A' is 0x41 and 'D' is 0x44;
        if (ee_id != value)
        {
            eeprom_update_word( (uint16_t *)(EE_ANALOG_BASE_ADDR+EE_ANALOG_ID), value);
        }
        return 1;
    1a7e:	81 e0       	ldi	r24, 0x01	; 1
    }
    else
    {
        return 0;
    }
}
    1a80:	08 95       	ret

00001a82 <WriteEeReferenceAvcc>:

uint8_t WriteEeReferenceAvcc() 
{
    uint32_t ee_ref_extern_avcc_uV = eeprom_read_dword((uint32_t*)(EE_ANALOG_BASE_ADDR+EE_ANALOG_REF_EXTERN_AVCC)); 
    1a82:	80 e2       	ldi	r24, 0x20	; 32
    1a84:	90 e0       	ldi	r25, 0x00	; 0
    1a86:	0e 94 20 1b 	call	0x3640	; 0x3640 <eeprom_read_dword>
    1a8a:	dc 01       	movw	r26, r24
    1a8c:	cb 01       	movw	r24, r22
    if ( eeprom_is_ready() )
    1a8e:	f9 99       	sbic	0x1f, 1	; 31
    1a90:	12 c0       	rjmp	.+36     	; 0x1ab6 <WriteEeReferenceAvcc+0x34>
    {
        if (ee_ref_extern_avcc_uV != ref_extern_avcc_uV)
    1a92:	40 91 83 03 	lds	r20, 0x0383	; 0x800383 <ref_extern_avcc_uV>
    1a96:	50 91 84 03 	lds	r21, 0x0384	; 0x800384 <ref_extern_avcc_uV+0x1>
    1a9a:	60 91 85 03 	lds	r22, 0x0385	; 0x800385 <ref_extern_avcc_uV+0x2>
    1a9e:	70 91 86 03 	lds	r23, 0x0386	; 0x800386 <ref_extern_avcc_uV+0x3>
    1aa2:	84 17       	cp	r24, r20
    1aa4:	95 07       	cpc	r25, r21
    1aa6:	a6 07       	cpc	r26, r22
    1aa8:	b7 07       	cpc	r27, r23
    1aaa:	39 f0       	breq	.+14     	; 0x1aba <WriteEeReferenceAvcc+0x38>
        {
            eeprom_update_dword( (uint32_t *)(EE_ANALOG_BASE_ADDR+EE_ANALOG_REF_EXTERN_AVCC), ref_extern_avcc_uV);
    1aac:	80 e2       	ldi	r24, 0x20	; 32
    1aae:	90 e0       	ldi	r25, 0x00	; 0
    1ab0:	0e 94 3e 1b 	call	0x367c	; 0x367c <eeprom_update_dword>
    1ab4:	02 c0       	rjmp	.+4      	; 0x1aba <WriteEeReferenceAvcc+0x38>
        }
        return 1;
    }
    else
    {
        return 0;
    1ab6:	80 e0       	ldi	r24, 0x00	; 0
    1ab8:	08 95       	ret
    {
        if (ee_ref_extern_avcc_uV != ref_extern_avcc_uV)
        {
            eeprom_update_dword( (uint32_t *)(EE_ANALOG_BASE_ADDR+EE_ANALOG_REF_EXTERN_AVCC), ref_extern_avcc_uV);
        }
        return 1;
    1aba:	81 e0       	ldi	r24, 0x01	; 1
    }
    else
    {
        return 0;
    }
}
    1abc:	08 95       	ret

00001abe <WriteEeReference1V1>:

uint8_t WriteEeReference1V1() 
{
    uint32_t ee_ref_intern_1v1_uV = eeprom_read_dword((uint32_t*)(EE_ANALOG_BASE_ADDR+EE_ANALOG_REF_INTERN_1V1)); 
    1abe:	84 e2       	ldi	r24, 0x24	; 36
    1ac0:	90 e0       	ldi	r25, 0x00	; 0
    1ac2:	0e 94 20 1b 	call	0x3640	; 0x3640 <eeprom_read_dword>
    1ac6:	dc 01       	movw	r26, r24
    1ac8:	cb 01       	movw	r24, r22
    if ( eeprom_is_ready() )
    1aca:	f9 99       	sbic	0x1f, 1	; 31
    1acc:	12 c0       	rjmp	.+36     	; 0x1af2 <WriteEeReference1V1+0x34>
    {
        if (ee_ref_intern_1v1_uV != ref_intern_1v1_uV)
    1ace:	40 91 87 03 	lds	r20, 0x0387	; 0x800387 <ref_intern_1v1_uV>
    1ad2:	50 91 88 03 	lds	r21, 0x0388	; 0x800388 <ref_intern_1v1_uV+0x1>
    1ad6:	60 91 89 03 	lds	r22, 0x0389	; 0x800389 <ref_intern_1v1_uV+0x2>
    1ada:	70 91 8a 03 	lds	r23, 0x038A	; 0x80038a <ref_intern_1v1_uV+0x3>
    1ade:	84 17       	cp	r24, r20
    1ae0:	95 07       	cpc	r25, r21
    1ae2:	a6 07       	cpc	r26, r22
    1ae4:	b7 07       	cpc	r27, r23
    1ae6:	39 f0       	breq	.+14     	; 0x1af6 <WriteEeReference1V1+0x38>
        {
            eeprom_update_dword( (uint32_t *)(EE_ANALOG_BASE_ADDR+EE_ANALOG_REF_INTERN_1V1), ref_intern_1v1_uV);
    1ae8:	84 e2       	ldi	r24, 0x24	; 36
    1aea:	90 e0       	ldi	r25, 0x00	; 0
    1aec:	0e 94 3e 1b 	call	0x367c	; 0x367c <eeprom_update_dword>
    1af0:	02 c0       	rjmp	.+4      	; 0x1af6 <WriteEeReference1V1+0x38>
        }
        return 1;
    }
    else
    {
        return 0;
    1af2:	80 e0       	ldi	r24, 0x00	; 0
    1af4:	08 95       	ret
    {
        if (ee_ref_intern_1v1_uV != ref_intern_1v1_uV)
        {
            eeprom_update_dword( (uint32_t *)(EE_ANALOG_BASE_ADDR+EE_ANALOG_REF_INTERN_1V1), ref_intern_1v1_uV);
        }
        return 1;
    1af6:	81 e0       	ldi	r24, 0x01	; 1
    }
    else
    {
        return 0;
    }
}
    1af8:	08 95       	ret

00001afa <LoadAnalogRefFromEEPROM>:

uint8_t LoadAnalogRefFromEEPROM() 
{
    uint16_t id = eeprom_read_word((uint16_t*)(EE_ANALOG_BASE_ADDR+EE_ANALOG_ID));
    1afa:	8e e1       	ldi	r24, 0x1E	; 30
    1afc:	90 e0       	ldi	r25, 0x00	; 0
    1afe:	0e 94 26 1b 	call	0x364c	; 0x364c <eeprom_read_word>
    if (id == 0x4144) // 'A' is 0x41 and 'D' is 0x44
    1b02:	84 34       	cpi	r24, 0x44	; 68
    1b04:	91 44       	sbci	r25, 0x41	; 65
    1b06:	81 f5       	brne	.+96     	; 0x1b68 <LoadAnalogRefFromEEPROM+0x6e>
    {
        ref_extern_avcc_uV = eeprom_read_dword((uint32_t*)(EE_ANALOG_BASE_ADDR+EE_ANALOG_REF_EXTERN_AVCC));
    1b08:	80 e2       	ldi	r24, 0x20	; 32
    1b0a:	90 e0       	ldi	r25, 0x00	; 0
    1b0c:	0e 94 20 1b 	call	0x3640	; 0x3640 <eeprom_read_dword>
    1b10:	60 93 83 03 	sts	0x0383, r22	; 0x800383 <ref_extern_avcc_uV>
    1b14:	70 93 84 03 	sts	0x0384, r23	; 0x800384 <ref_extern_avcc_uV+0x1>
    1b18:	80 93 85 03 	sts	0x0385, r24	; 0x800385 <ref_extern_avcc_uV+0x2>
    1b1c:	90 93 86 03 	sts	0x0386, r25	; 0x800386 <ref_extern_avcc_uV+0x3>
        if ( IsValidValForAvccRef() ) 
    1b20:	0e 94 dd 0c 	call	0x19ba	; 0x19ba <IsValidValForAvccRef>
    1b24:	88 23       	and	r24, r24
    1b26:	01 f1       	breq	.+64     	; 0x1b68 <LoadAnalogRefFromEEPROM+0x6e>
        {
            ref_intern_1v1_uV = eeprom_read_dword((uint32_t*)(EE_ANALOG_BASE_ADDR+EE_ANALOG_REF_INTERN_1V1));
    1b28:	84 e2       	ldi	r24, 0x24	; 36
    1b2a:	90 e0       	ldi	r25, 0x00	; 0
    1b2c:	0e 94 20 1b 	call	0x3640	; 0x3640 <eeprom_read_dword>
    1b30:	60 93 87 03 	sts	0x0387, r22	; 0x800387 <ref_intern_1v1_uV>
    1b34:	70 93 88 03 	sts	0x0388, r23	; 0x800388 <ref_intern_1v1_uV+0x1>
    1b38:	80 93 89 03 	sts	0x0389, r24	; 0x800389 <ref_intern_1v1_uV+0x2>
    1b3c:	90 93 8a 03 	sts	0x038A, r25	; 0x80038a <ref_intern_1v1_uV+0x3>
            if ( IsValidValFor1V1Ref() )
    1b40:	0e 94 05 0d 	call	0x1a0a	; 0x1a0a <IsValidValFor1V1Ref>
    1b44:	81 11       	cpse	r24, r1
    1b46:	0c c0       	rjmp	.+24     	; 0x1b60 <LoadAnalogRefFromEEPROM+0x66>
                return 1;
            }
            else
            { // 1v1 is not used (should it be removed?)
                float tmp_1v1 = 1.08;
                memcpy(&ref_intern_1v1_uV, &tmp_1v1, sizeof ref_intern_1v1_uV);
    1b48:	81 e7       	ldi	r24, 0x71	; 113
    1b4a:	9d e3       	ldi	r25, 0x3D	; 61
    1b4c:	aa e8       	ldi	r26, 0x8A	; 138
    1b4e:	bf e3       	ldi	r27, 0x3F	; 63
    1b50:	80 93 87 03 	sts	0x0387, r24	; 0x800387 <ref_intern_1v1_uV>
    1b54:	90 93 88 03 	sts	0x0388, r25	; 0x800388 <ref_intern_1v1_uV+0x1>
    1b58:	a0 93 89 03 	sts	0x0389, r26	; 0x800389 <ref_intern_1v1_uV+0x2>
    1b5c:	b0 93 8a 03 	sts	0x038A, r27	; 0x80038a <ref_intern_1v1_uV+0x3>
                ref_loaded = REF_LOADED;
    1b60:	10 92 82 03 	sts	0x0382, r1	; 0x800382 <ref_loaded>
    1b64:	81 e0       	ldi	r24, 0x01	; 1
    1b66:	08 95       	ret
    }

    // use defaults
    // on AVR sizeof(float) == sizeof(uint32_t)
    float tmp_avcc = 5.0;
    memcpy(&ref_extern_avcc_uV, &tmp_avcc, sizeof ref_extern_avcc_uV);
    1b68:	80 e0       	ldi	r24, 0x00	; 0
    1b6a:	90 e0       	ldi	r25, 0x00	; 0
    1b6c:	a0 ea       	ldi	r26, 0xA0	; 160
    1b6e:	b0 e4       	ldi	r27, 0x40	; 64
    1b70:	80 93 83 03 	sts	0x0383, r24	; 0x800383 <ref_extern_avcc_uV>
    1b74:	90 93 84 03 	sts	0x0384, r25	; 0x800384 <ref_extern_avcc_uV+0x1>
    1b78:	a0 93 85 03 	sts	0x0385, r26	; 0x800385 <ref_extern_avcc_uV+0x2>
    1b7c:	b0 93 86 03 	sts	0x0386, r27	; 0x800386 <ref_extern_avcc_uV+0x3>
    float tmp_1v1 = 1.08;
    memcpy(&ref_intern_1v1_uV, &tmp_1v1, sizeof ref_intern_1v1_uV);
    1b80:	81 e7       	ldi	r24, 0x71	; 113
    1b82:	9d e3       	ldi	r25, 0x3D	; 61
    1b84:	aa e8       	ldi	r26, 0x8A	; 138
    1b86:	bf e3       	ldi	r27, 0x3F	; 63
    1b88:	80 93 87 03 	sts	0x0387, r24	; 0x800387 <ref_intern_1v1_uV>
    1b8c:	90 93 88 03 	sts	0x0388, r25	; 0x800388 <ref_intern_1v1_uV+0x1>
    1b90:	a0 93 89 03 	sts	0x0389, r26	; 0x800389 <ref_intern_1v1_uV+0x2>
    1b94:	b0 93 8a 03 	sts	0x038A, r27	; 0x80038a <ref_intern_1v1_uV+0x3>
    ref_loaded = REF_DEFAULT;
    1b98:	81 e0       	ldi	r24, 0x01	; 1
    1b9a:	80 93 82 03 	sts	0x0382, r24	; 0x800382 <ref_loaded>
    return 0;
    1b9e:	80 e0       	ldi	r24, 0x00	; 0
}
    1ba0:	08 95       	ret

00001ba2 <CalReferancesFromI2CtoEE>:

// save calibration referances from I2C to EEPROM (if valid)
void CalReferancesFromI2CtoEE(void)
{
    1ba2:	cf 93       	push	r28
    if (ref_loaded > REF_DEFAULT)
    1ba4:	c0 91 82 03 	lds	r28, 0x0382	; 0x800382 <ref_loaded>
    1ba8:	c2 30       	cpi	r28, 0x02	; 2
    1baa:	38 f1       	brcs	.+78     	; 0x1bfa <CalReferancesFromI2CtoEE+0x58>
    {
        if ( IsValidValForAvccRef() && IsValidValFor1V1Ref() )
    1bac:	0e 94 dd 0c 	call	0x19ba	; 0x19ba <IsValidValForAvccRef>
    1bb0:	88 23       	and	r24, r24
    1bb2:	01 f1       	breq	.+64     	; 0x1bf4 <CalReferancesFromI2CtoEE+0x52>
    1bb4:	0e 94 05 0d 	call	0x1a0a	; 0x1a0a <IsValidValFor1V1Ref>
    1bb8:	88 23       	and	r24, r24
    1bba:	e1 f0       	breq	.+56     	; 0x1bf4 <CalReferancesFromI2CtoEE+0x52>
        {
            uint16_t id = eeprom_read_word((uint16_t*)(EE_ANALOG_BASE_ADDR+EE_ANALOG_ID));
    1bbc:	8e e1       	ldi	r24, 0x1E	; 30
    1bbe:	90 e0       	ldi	r25, 0x00	; 0
    1bc0:	0e 94 26 1b 	call	0x364c	; 0x364c <eeprom_read_word>
            if (id != 0x4144) // 'A' is 0x41 and 'D' is 0x44
    1bc4:	84 34       	cpi	r24, 0x44	; 68
    1bc6:	91 44       	sbci	r25, 0x41	; 65
    1bc8:	19 f0       	breq	.+6      	; 0x1bd0 <CalReferancesFromI2CtoEE+0x2e>
        else
        {
            LoadAnalogRefFromEEPROM(); // ignore values that are not valid
        }
    }
}
    1bca:	cf 91       	pop	r28
        if ( IsValidValForAvccRef() && IsValidValFor1V1Ref() )
        {
            uint16_t id = eeprom_read_word((uint16_t*)(EE_ANALOG_BASE_ADDR+EE_ANALOG_ID));
            if (id != 0x4144) // 'A' is 0x41 and 'D' is 0x44
            {
                WriteEeReferenceId();
    1bcc:	0c 94 2d 0d 	jmp	0x1a5a	; 0x1a5a <WriteEeReferenceId>
                return; // that is enough for this loop
            }
            else 
            {
                if (ref_loaded == REF_1V1_TOSAVE)
    1bd0:	c3 30       	cpi	r28, 0x03	; 3
    1bd2:	39 f4       	brne	.+14     	; 0x1be2 <CalReferancesFromI2CtoEE+0x40>
                {
                    if (WriteEeReference1V1())
    1bd4:	0e 94 5f 0d 	call	0x1abe	; 0x1abe <WriteEeReference1V1>
    1bd8:	88 23       	and	r24, r24
    1bda:	19 f0       	breq	.+6      	; 0x1be2 <CalReferancesFromI2CtoEE+0x40>
                    {
                        ref_loaded = REF_LOADED;
    1bdc:	10 92 82 03 	sts	0x0382, r1	; 0x800382 <ref_loaded>
                        return; // all done
    1be0:	0c c0       	rjmp	.+24     	; 0x1bfa <CalReferancesFromI2CtoEE+0x58>
                    }
                }
                if (ref_loaded == REF_AVCC_TOSAVE)
    1be2:	80 91 82 03 	lds	r24, 0x0382	; 0x800382 <ref_loaded>
    1be6:	82 30       	cpi	r24, 0x02	; 2
    1be8:	41 f4       	brne	.+16     	; 0x1bfa <CalReferancesFromI2CtoEE+0x58>
                {
                    if (WriteEeReferenceAvcc())
    1bea:	0e 94 41 0d 	call	0x1a82	; 0x1a82 <WriteEeReferenceAvcc>
    1bee:	81 11       	cpse	r24, r1
    1bf0:	f5 cf       	rjmp	.-22     	; 0x1bdc <CalReferancesFromI2CtoEE+0x3a>
    1bf2:	03 c0       	rjmp	.+6      	; 0x1bfa <CalReferancesFromI2CtoEE+0x58>
        else
        {
            LoadAnalogRefFromEEPROM(); // ignore values that are not valid
        }
    }
}
    1bf4:	cf 91       	pop	r28
                }
            }       
        }
        else
        {
            LoadAnalogRefFromEEPROM(); // ignore values that are not valid
    1bf6:	0c 94 7d 0d 	jmp	0x1afa	; 0x1afa <LoadAnalogRefFromEEPROM>
        }
    }
}
    1bfa:	cf 91       	pop	r28
    1bfc:	08 95       	ret

00001bfe <check_if_alt_should_be_on>:


// enable_alternate_power must be set to start charging
// to do: pwm with a 2 second period, pwm ratio is from battery_high_limit at 25% to battery_low_limit at 75%
void check_if_alt_should_be_on(void)
{
    1bfe:	af 92       	push	r10
    1c00:	bf 92       	push	r11
    1c02:	cf 92       	push	r12
    1c04:	df 92       	push	r13
    1c06:	ef 92       	push	r14
    1c08:	ff 92       	push	r15
    1c0a:	0f 93       	push	r16
    1c0c:	1f 93       	push	r17
    1c0e:	cf 93       	push	r28
    1c10:	df 93       	push	r29
    if (enable_alternate_power)
    1c12:	80 91 8b 03 	lds	r24, 0x038B	; 0x80038b <enable_alternate_power>
    1c16:	88 23       	and	r24, r24
    1c18:	09 f4       	brne	.+2      	; 0x1c1c <check_if_alt_should_be_on+0x1e>
    1c1a:	d1 c0       	rjmp	.+418    	; 0x1dbe <check_if_alt_should_be_on+0x1c0>
    {
        int battery = analogRead(PWR_V);
    1c1c:	87 e0       	ldi	r24, 0x07	; 7
    1c1e:	0e 94 d2 13 	call	0x27a4	; 0x27a4 <analogRead>
    1c22:	7c 01       	movw	r14, r24
        if (battery >= battery_high_limit)
    1c24:	c0 91 94 03 	lds	r28, 0x0394	; 0x800394 <battery_high_limit>
    1c28:	d0 91 95 03 	lds	r29, 0x0395	; 0x800395 <battery_high_limit+0x1>
    1c2c:	8c 17       	cp	r24, r28
    1c2e:	9d 07       	cpc	r25, r29
    1c30:	4c f0       	brlt	.+18     	; 0x1c44 <check_if_alt_should_be_on+0x46>
        {
            if (digitalRead(ALT_EN))
    1c32:	1b 9b       	sbis	0x03, 3	; 3
    1c34:	c8 c0       	rjmp	.+400    	; 0x1dc6 <check_if_alt_should_be_on+0x1c8>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1c36:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1c38:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    1c3a:	2b 98       	cbi	0x05, 3	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1c3c:	8f bf       	out	0x3f, r24	; 63
            {
                digitalWrite(ALT_EN,LOW);
                enable_alternate_power = 0; // charge is done
    1c3e:	10 92 8b 03 	sts	0x038B, r1	; 0x80038b <enable_alternate_power>
    1c42:	c1 c0       	rjmp	.+386    	; 0x1dc6 <check_if_alt_should_be_on+0x1c8>
            }
            return; // if alt_en is not on do nothing
        }
        int pwm_range = ( (battery_high_limit - battery_low_limit)>>1 ); // half the diff between high and low limit
    1c44:	80 91 97 03 	lds	r24, 0x0397	; 0x800397 <battery_low_limit>
    1c48:	90 91 98 03 	lds	r25, 0x0398	; 0x800398 <battery_low_limit+0x1>
    1c4c:	c8 1b       	sub	r28, r24
    1c4e:	d9 0b       	sbc	r29, r25
    1c50:	d5 95       	asr	r29
    1c52:	c7 95       	ror	r28
        unsigned long kRuntime = millis() - alt_pwm_started_at;
    1c54:	0e 94 48 14 	call	0x2890	; 0x2890 <millis>
    1c58:	00 91 8c 03 	lds	r16, 0x038C	; 0x80038c <alt_pwm_started_at>
    1c5c:	10 91 8d 03 	lds	r17, 0x038D	; 0x80038d <alt_pwm_started_at+0x1>
    1c60:	20 91 8e 03 	lds	r18, 0x038E	; 0x80038e <alt_pwm_started_at+0x2>
    1c64:	30 91 8f 03 	lds	r19, 0x038F	; 0x80038f <alt_pwm_started_at+0x3>
    1c68:	5b 01       	movw	r10, r22
    1c6a:	6c 01       	movw	r12, r24
    1c6c:	a0 1a       	sub	r10, r16
    1c6e:	b1 0a       	sbc	r11, r17
    1c70:	c2 0a       	sbc	r12, r18
    1c72:	d3 0a       	sbc	r13, r19
    1c74:	96 01       	movw	r18, r12
    1c76:	85 01       	movw	r16, r10
        if (battery < (battery_low_limit + pwm_range ) )
    1c78:	80 91 97 03 	lds	r24, 0x0397	; 0x800397 <battery_low_limit>
    1c7c:	90 91 98 03 	lds	r25, 0x0398	; 0x800398 <battery_low_limit+0x1>
    1c80:	8c 0f       	add	r24, r28
    1c82:	9d 1f       	adc	r25, r29
    1c84:	e8 16       	cp	r14, r24
    1c86:	f9 06       	cpc	r15, r25
    1c88:	0c f0       	brlt	.+2      	; 0x1c8c <check_if_alt_should_be_on+0x8e>
    1c8a:	5b c0       	rjmp	.+182    	; 0x1d42 <check_if_alt_should_be_on+0x144>
        { // half way between high and low limit pwm will occure at 2 sec intervals
            unsigned long offtime = ALT_PWM_PERIOD * ( (battery_high_limit - battery) / pwm_range );
            if (digitalRead(ALT_EN))
    1c8c:	1b 9b       	sbis	0x03, 3	; 3
    1c8e:	39 c0       	rjmp	.+114    	; 0x1d02 <check_if_alt_should_be_on+0x104>
            {
                if ( (kRuntime + offtime) > ALT_PWM_PERIOD )
    1c90:	80 91 94 03 	lds	r24, 0x0394	; 0x800394 <battery_high_limit>
    1c94:	90 91 95 03 	lds	r25, 0x0395	; 0x800395 <battery_high_limit+0x1>
    1c98:	8e 19       	sub	r24, r14
    1c9a:	9f 09       	sbc	r25, r15
    1c9c:	be 01       	movw	r22, r28
    1c9e:	0e 94 bb 17 	call	0x2f76	; 0x2f76 <__divmodhi4>
    1ca2:	40 ed       	ldi	r20, 0xD0	; 208
    1ca4:	57 e0       	ldi	r21, 0x07	; 7
    1ca6:	64 9f       	mul	r22, r20
    1ca8:	c0 01       	movw	r24, r0
    1caa:	65 9f       	mul	r22, r21
    1cac:	90 0d       	add	r25, r0
    1cae:	74 9f       	mul	r23, r20
    1cb0:	90 0d       	add	r25, r0
    1cb2:	11 24       	eor	r1, r1
    1cb4:	09 2e       	mov	r0, r25
    1cb6:	00 0c       	add	r0, r0
    1cb8:	aa 0b       	sbc	r26, r26
    1cba:	bb 0b       	sbc	r27, r27
    1cbc:	8a 0d       	add	r24, r10
    1cbe:	9b 1d       	adc	r25, r11
    1cc0:	ac 1d       	adc	r26, r12
    1cc2:	bd 1d       	adc	r27, r13
    1cc4:	81 3d       	cpi	r24, 0xD1	; 209
    1cc6:	97 40       	sbci	r25, 0x07	; 7
    1cc8:	a1 05       	cpc	r26, r1
    1cca:	b1 05       	cpc	r27, r1
    1ccc:	08 f4       	brcc	.+2      	; 0x1cd0 <check_if_alt_should_be_on+0xd2>
    1cce:	7b c0       	rjmp	.+246    	; 0x1dc6 <check_if_alt_should_be_on+0x1c8>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1cd0:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1cd2:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    1cd4:	2b 98       	cbi	0x05, 3	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1cd6:	8f bf       	out	0x3f, r24	; 63
                {
                    digitalWrite(ALT_EN,LOW);
                    alt_pwm_accum_charge_time += kRuntime;
    1cd8:	80 91 90 03 	lds	r24, 0x0390	; 0x800390 <alt_pwm_accum_charge_time>
    1cdc:	90 91 91 03 	lds	r25, 0x0391	; 0x800391 <alt_pwm_accum_charge_time+0x1>
    1ce0:	a0 91 92 03 	lds	r26, 0x0392	; 0x800392 <alt_pwm_accum_charge_time+0x2>
    1ce4:	b0 91 93 03 	lds	r27, 0x0393	; 0x800393 <alt_pwm_accum_charge_time+0x3>
    1ce8:	08 0f       	add	r16, r24
    1cea:	19 1f       	adc	r17, r25
    1cec:	2a 1f       	adc	r18, r26
    1cee:	3b 1f       	adc	r19, r27
    1cf0:	00 93 90 03 	sts	0x0390, r16	; 0x800390 <alt_pwm_accum_charge_time>
    1cf4:	10 93 91 03 	sts	0x0391, r17	; 0x800391 <alt_pwm_accum_charge_time+0x1>
    1cf8:	20 93 92 03 	sts	0x0392, r18	; 0x800392 <alt_pwm_accum_charge_time+0x2>
    1cfc:	30 93 93 03 	sts	0x0393, r19	; 0x800393 <alt_pwm_accum_charge_time+0x3>
    1d00:	62 c0       	rjmp	.+196    	; 0x1dc6 <check_if_alt_should_be_on+0x1c8>
                }
            }
            else 
            {
                if ( kRuntime > ALT_PWM_PERIOD )
    1d02:	81 ed       	ldi	r24, 0xD1	; 209
    1d04:	a8 16       	cp	r10, r24
    1d06:	87 e0       	ldi	r24, 0x07	; 7
    1d08:	b8 06       	cpc	r11, r24
    1d0a:	c1 04       	cpc	r12, r1
    1d0c:	d1 04       	cpc	r13, r1
    1d0e:	08 f4       	brcc	.+2      	; 0x1d12 <check_if_alt_should_be_on+0x114>
    1d10:	5a c0       	rjmp	.+180    	; 0x1dc6 <check_if_alt_should_be_on+0x1c8>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1d12:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1d14:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    1d16:	2b 9a       	sbi	0x05, 3	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1d18:	8f bf       	out	0x3f, r24	; 63
                {
                    digitalWrite(ALT_EN,HIGH);
                    if (kRuntime > (ALT_PWM_PERIOD<<1) )
    1d1a:	41 ea       	ldi	r20, 0xA1	; 161
    1d1c:	a4 16       	cp	r10, r20
    1d1e:	4f e0       	ldi	r20, 0x0F	; 15
    1d20:	b4 06       	cpc	r11, r20
    1d22:	c1 04       	cpc	r12, r1
    1d24:	d1 04       	cpc	r13, r1
    1d26:	58 f5       	brcc	.+86     	; 0x1d7e <check_if_alt_should_be_on+0x180>
                    {
                        alt_pwm_started_at = millis();
                    }
                    else
                    {
                        alt_pwm_started_at += ALT_PWM_PERIOD;
    1d28:	80 91 8c 03 	lds	r24, 0x038C	; 0x80038c <alt_pwm_started_at>
    1d2c:	90 91 8d 03 	lds	r25, 0x038D	; 0x80038d <alt_pwm_started_at+0x1>
    1d30:	a0 91 8e 03 	lds	r26, 0x038E	; 0x80038e <alt_pwm_started_at+0x2>
    1d34:	b0 91 8f 03 	lds	r27, 0x038F	; 0x80038f <alt_pwm_started_at+0x3>
    1d38:	80 53       	subi	r24, 0x30	; 48
    1d3a:	98 4f       	sbci	r25, 0xF8	; 248
    1d3c:	af 4f       	sbci	r26, 0xFF	; 255
    1d3e:	bf 4f       	sbci	r27, 0xFF	; 255
    1d40:	35 c0       	rjmp	.+106    	; 0x1dac <check_if_alt_should_be_on+0x1ae>
                    }
                }
            }
            return;
        }
        else if (digitalRead(ALT_EN))
    1d42:	1b 9b       	sbis	0x03, 3	; 3
    1d44:	0a c0       	rjmp	.+20     	; 0x1d5a <check_if_alt_should_be_on+0x15c>
        { // if pwm is not occuring we still need to rest every so often to measure the battery
            if ( (kRuntime + ALT_REST) > ALT_REST_PERIOD )
    1d46:	06 50       	subi	r16, 0x06	; 6
    1d48:	1f 4f       	sbci	r17, 0xFF	; 255
    1d4a:	2f 4f       	sbci	r18, 0xFF	; 255
    1d4c:	3f 4f       	sbci	r19, 0xFF	; 255
    1d4e:	01 31       	cpi	r16, 0x11	; 17
    1d50:	17 42       	sbci	r17, 0x27	; 39
    1d52:	21 05       	cpc	r18, r1
    1d54:	31 05       	cpc	r19, r1
    1d56:	b8 f1       	brcs	.+110    	; 0x1dc6 <check_if_alt_should_be_on+0x1c8>
    1d58:	32 c0       	rjmp	.+100    	; 0x1dbe <check_if_alt_should_be_on+0x1c0>
            }
            return;
        }
        else 
        {
            if ( kRuntime > ALT_REST_PERIOD)
    1d5a:	41 e1       	ldi	r20, 0x11	; 17
    1d5c:	a4 16       	cp	r10, r20
    1d5e:	47 e2       	ldi	r20, 0x27	; 39
    1d60:	b4 06       	cpc	r11, r20
    1d62:	c1 04       	cpc	r12, r1
    1d64:	d1 04       	cpc	r13, r1
    1d66:	78 f1       	brcs	.+94     	; 0x1dc6 <check_if_alt_should_be_on+0x1c8>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1d68:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1d6a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    1d6c:	2b 9a       	sbi	0x05, 3	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1d6e:	8f bf       	out	0x3f, r24	; 63
            { // end of resting time, start charging
                digitalWrite(ALT_EN,HIGH);
                if (kRuntime > (ALT_REST_PERIOD<<1) )
    1d70:	81 e2       	ldi	r24, 0x21	; 33
    1d72:	a8 16       	cp	r10, r24
    1d74:	8e e4       	ldi	r24, 0x4E	; 78
    1d76:	b8 06       	cpc	r11, r24
    1d78:	c1 04       	cpc	r12, r1
    1d7a:	d1 04       	cpc	r13, r1
    1d7c:	58 f0       	brcs	.+22     	; 0x1d94 <check_if_alt_should_be_on+0x196>
                {
                    alt_pwm_started_at = millis();
    1d7e:	0e 94 48 14 	call	0x2890	; 0x2890 <millis>
    1d82:	60 93 8c 03 	sts	0x038C, r22	; 0x80038c <alt_pwm_started_at>
    1d86:	70 93 8d 03 	sts	0x038D, r23	; 0x80038d <alt_pwm_started_at+0x1>
    1d8a:	80 93 8e 03 	sts	0x038E, r24	; 0x80038e <alt_pwm_started_at+0x2>
    1d8e:	90 93 8f 03 	sts	0x038F, r25	; 0x80038f <alt_pwm_started_at+0x3>
    1d92:	19 c0       	rjmp	.+50     	; 0x1dc6 <check_if_alt_should_be_on+0x1c8>
                }
                else
                {
                    alt_pwm_started_at += ALT_REST_PERIOD;
    1d94:	80 91 8c 03 	lds	r24, 0x038C	; 0x80038c <alt_pwm_started_at>
    1d98:	90 91 8d 03 	lds	r25, 0x038D	; 0x80038d <alt_pwm_started_at+0x1>
    1d9c:	a0 91 8e 03 	lds	r26, 0x038E	; 0x80038e <alt_pwm_started_at+0x2>
    1da0:	b0 91 8f 03 	lds	r27, 0x038F	; 0x80038f <alt_pwm_started_at+0x3>
    1da4:	80 5f       	subi	r24, 0xF0	; 240
    1da6:	98 4d       	sbci	r25, 0xD8	; 216
    1da8:	af 4f       	sbci	r26, 0xFF	; 255
    1daa:	bf 4f       	sbci	r27, 0xFF	; 255
    1dac:	80 93 8c 03 	sts	0x038C, r24	; 0x80038c <alt_pwm_started_at>
    1db0:	90 93 8d 03 	sts	0x038D, r25	; 0x80038d <alt_pwm_started_at+0x1>
    1db4:	a0 93 8e 03 	sts	0x038E, r26	; 0x80038e <alt_pwm_started_at+0x2>
    1db8:	b0 93 8f 03 	sts	0x038F, r27	; 0x80038f <alt_pwm_started_at+0x3>
    1dbc:	04 c0       	rjmp	.+8      	; 0x1dc6 <check_if_alt_should_be_on+0x1c8>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1dbe:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1dc0:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    1dc2:	2b 98       	cbi	0x05, 3	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1dc4:	8f bf       	out	0x3f, r24	; 63
    }
    else 
    {
        digitalWrite(ALT_EN,LOW);
    }
    1dc6:	df 91       	pop	r29
    1dc8:	cf 91       	pop	r28
    1dca:	1f 91       	pop	r17
    1dcc:	0f 91       	pop	r16
    1dce:	ff 90       	pop	r15
    1dd0:	ef 90       	pop	r14
    1dd2:	df 90       	pop	r13
    1dd4:	cf 90       	pop	r12
    1dd6:	bf 90       	pop	r11
    1dd8:	af 90       	pop	r10
    1dda:	08 95       	ret

00001ddc <IsValidBatHighLimFor12V>:
uint8_t bat_limit_loaded;
int battery_high_limit;
int battery_low_limit;

uint8_t IsValidBatHighLimFor12V(int *value) 
{
    1ddc:	fc 01       	movw	r30, r24
    1dde:	20 81       	ld	r18, Z
    1de0:	31 81       	ldd	r19, Z+1	; 0x01
    1de2:	2b 54       	subi	r18, 0x4B	; 75
    1de4:	31 40       	sbci	r19, 0x01	; 1
    1de6:	81 e0       	ldi	r24, 0x01	; 1
    1de8:	27 38       	cpi	r18, 0x87	; 135
    1dea:	31 05       	cpc	r19, r1
    1dec:	08 f0       	brcs	.+2      	; 0x1df0 <IsValidBatHighLimFor12V+0x14>
    1dee:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    1df0:	08 95       	ret

00001df2 <IsValidBatLowLimFor12V>:

uint8_t IsValidBatLowLimFor12V(int *value) 
{
    1df2:	fc 01       	movw	r30, r24
    1df4:	20 81       	ld	r18, Z
    1df6:	31 81       	ldd	r19, Z+1	; 0x01
    1df8:	2e 53       	subi	r18, 0x3E	; 62
    1dfa:	31 40       	sbci	r19, 0x01	; 1
    1dfc:	81 e0       	ldi	r24, 0x01	; 1
    1dfe:	26 36       	cpi	r18, 0x66	; 102
    1e00:	31 05       	cpc	r19, r1
    1e02:	08 f0       	brcs	.+2      	; 0x1e06 <IsValidBatLowLimFor12V+0x14>
    1e04:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    1e06:	08 95       	ret

00001e08 <IsValidBatHighLimFor24V>:

uint8_t IsValidBatHighLimFor24V(int *value) 
{
    1e08:	fc 01       	movw	r30, r24
    1e0a:	20 81       	ld	r18, Z
    1e0c:	31 81       	ldd	r19, Z+1	; 0x01
    1e0e:	25 59       	subi	r18, 0x95	; 149
    1e10:	32 40       	sbci	r19, 0x02	; 2
    1e12:	81 e0       	ldi	r24, 0x01	; 1
    1e14:	2f 30       	cpi	r18, 0x0F	; 15
    1e16:	31 40       	sbci	r19, 0x01	; 1
    1e18:	08 f0       	brcs	.+2      	; 0x1e1c <IsValidBatHighLimFor24V+0x14>
    1e1a:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    1e1c:	08 95       	ret

00001e1e <IsValidBatLowLimFor24V>:

uint8_t IsValidBatLowLimFor24V(int *value) 
{
    1e1e:	fc 01       	movw	r30, r24
    1e20:	20 81       	ld	r18, Z
    1e22:	31 81       	ldd	r19, Z+1	; 0x01
    1e24:	2c 57       	subi	r18, 0x7C	; 124
    1e26:	32 40       	sbci	r19, 0x02	; 2
    1e28:	81 e0       	ldi	r24, 0x01	; 1
    1e2a:	2b 3c       	cpi	r18, 0xCB	; 203
    1e2c:	31 05       	cpc	r19, r1
    1e2e:	08 f0       	brcs	.+2      	; 0x1e32 <IsValidBatLowLimFor24V+0x14>
    1e30:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    1e32:	08 95       	ret

00001e34 <WriteEEBatHighLim>:

// wrtite battery high limit (when charging turns off) to EEPROM
uint8_t WriteEEBatHighLim() 
{
    uint16_t tmp_battery_high_limit= eeprom_read_word((uint16_t*)(EE_BAT_LIMIT_ADDR+EE_BAT_LIMIT_OFFSET_HIGH)); 
    1e34:	8c e3       	ldi	r24, 0x3C	; 60
    1e36:	90 e0       	ldi	r25, 0x00	; 0
    1e38:	0e 94 26 1b 	call	0x364c	; 0x364c <eeprom_read_word>
    if ( eeprom_is_ready() )
    1e3c:	f9 99       	sbic	0x1f, 1	; 31
    1e3e:	0c c0       	rjmp	.+24     	; 0x1e58 <WriteEEBatHighLim+0x24>
    {
        if (tmp_battery_high_limit != battery_high_limit)
    1e40:	60 91 94 03 	lds	r22, 0x0394	; 0x800394 <battery_high_limit>
    1e44:	70 91 95 03 	lds	r23, 0x0395	; 0x800395 <battery_high_limit+0x1>
    1e48:	86 17       	cp	r24, r22
    1e4a:	97 07       	cpc	r25, r23
    1e4c:	39 f0       	breq	.+14     	; 0x1e5c <WriteEEBatHighLim+0x28>
        {
            eeprom_update_word( (uint16_t *)(EE_BAT_LIMIT_ADDR+EE_BAT_LIMIT_OFFSET_HIGH), (uint16_t)battery_high_limit);
    1e4e:	8c e3       	ldi	r24, 0x3C	; 60
    1e50:	90 e0       	ldi	r25, 0x00	; 0
    1e52:	0e 94 4a 1b 	call	0x3694	; 0x3694 <eeprom_update_word>
    1e56:	02 c0       	rjmp	.+4      	; 0x1e5c <WriteEEBatHighLim+0x28>
        }
        return 1;
    }
    else
    {
        return 0;
    1e58:	80 e0       	ldi	r24, 0x00	; 0
    1e5a:	08 95       	ret
    {
        if (tmp_battery_high_limit != battery_high_limit)
        {
            eeprom_update_word( (uint16_t *)(EE_BAT_LIMIT_ADDR+EE_BAT_LIMIT_OFFSET_HIGH), (uint16_t)battery_high_limit);
        }
        return 1;
    1e5c:	81 e0       	ldi	r24, 0x01	; 1
    }
    else
    {
        return 0;
    }
}
    1e5e:	08 95       	ret

00001e60 <WriteEEBatLowLim>:

// wrtite battery low limit (when charging turns on) to EEPROM
uint8_t WriteEEBatLowLim() 
{
    uint16_t tmp_battery_low_limit= eeprom_read_word((uint16_t*)(EE_BAT_LIMIT_ADDR+EE_BAT_LIMIT_OFFSET_LOW)); 
    1e60:	8e e3       	ldi	r24, 0x3E	; 62
    1e62:	90 e0       	ldi	r25, 0x00	; 0
    1e64:	0e 94 26 1b 	call	0x364c	; 0x364c <eeprom_read_word>
    if ( eeprom_is_ready() )
    1e68:	f9 99       	sbic	0x1f, 1	; 31
    1e6a:	0c c0       	rjmp	.+24     	; 0x1e84 <WriteEEBatLowLim+0x24>
    {
        if (tmp_battery_low_limit != battery_low_limit)
    1e6c:	60 91 97 03 	lds	r22, 0x0397	; 0x800397 <battery_low_limit>
    1e70:	70 91 98 03 	lds	r23, 0x0398	; 0x800398 <battery_low_limit+0x1>
    1e74:	86 17       	cp	r24, r22
    1e76:	97 07       	cpc	r25, r23
    1e78:	39 f0       	breq	.+14     	; 0x1e88 <WriteEEBatLowLim+0x28>
        {
            eeprom_update_word( (uint16_t *)(EE_BAT_LIMIT_ADDR+EE_BAT_LIMIT_OFFSET_LOW), (uint16_t)battery_low_limit);
    1e7a:	8e e3       	ldi	r24, 0x3E	; 62
    1e7c:	90 e0       	ldi	r25, 0x00	; 0
    1e7e:	0e 94 4a 1b 	call	0x3694	; 0x3694 <eeprom_update_word>
    1e82:	02 c0       	rjmp	.+4      	; 0x1e88 <WriteEEBatLowLim+0x28>
        }
        return 1;
    }
    else
    {
        return 0;
    1e84:	80 e0       	ldi	r24, 0x00	; 0
    1e86:	08 95       	ret
    {
        if (tmp_battery_low_limit != battery_low_limit)
        {
            eeprom_update_word( (uint16_t *)(EE_BAT_LIMIT_ADDR+EE_BAT_LIMIT_OFFSET_LOW), (uint16_t)battery_low_limit);
        }
        return 1;
    1e88:	81 e0       	ldi	r24, 0x01	; 1
    }
    else
    {
        return 0;
    }
}
    1e8a:	08 95       	ret

00001e8c <LoadBatLimitsFromEEPROM>:

// load Battery Limits from EEPROM (or set defaults)
uint8_t LoadBatLimitsFromEEPROM() 
{
    1e8c:	ef 92       	push	r14
    1e8e:	ff 92       	push	r15
    1e90:	0f 93       	push	r16
    1e92:	1f 93       	push	r17
    1e94:	cf 93       	push	r28
    1e96:	df 93       	push	r29
    1e98:	00 d0       	rcall	.+0      	; 0x1e9a <LoadBatLimitsFromEEPROM+0xe>
    1e9a:	00 d0       	rcall	.+0      	; 0x1e9c <LoadBatLimitsFromEEPROM+0x10>
    1e9c:	cd b7       	in	r28, 0x3d	; 61
    1e9e:	de b7       	in	r29, 0x3e	; 62
    int tmp_battery_high_limit = eeprom_read_word((uint16_t*)(EE_BAT_LIMIT_ADDR+EE_BAT_LIMIT_OFFSET_HIGH));
    1ea0:	8c e3       	ldi	r24, 0x3C	; 60
    1ea2:	90 e0       	ldi	r25, 0x00	; 0
    1ea4:	0e 94 26 1b 	call	0x364c	; 0x364c <eeprom_read_word>
    1ea8:	7c 01       	movw	r14, r24
    1eaa:	9c 83       	std	Y+4, r25	; 0x04
    1eac:	8b 83       	std	Y+3, r24	; 0x03
    int tmp_battery_low_limit= eeprom_read_word((uint16_t*)(EE_BAT_LIMIT_ADDR+EE_BAT_LIMIT_OFFSET_LOW));
    1eae:	8e e3       	ldi	r24, 0x3E	; 62
    1eb0:	90 e0       	ldi	r25, 0x00	; 0
    1eb2:	0e 94 26 1b 	call	0x364c	; 0x364c <eeprom_read_word>
    1eb6:	8c 01       	movw	r16, r24
    1eb8:	9a 83       	std	Y+2, r25	; 0x02
    1eba:	89 83       	std	Y+1, r24	; 0x01
    if ( (IsValidBatHighLimFor12V(&tmp_battery_high_limit) || IsValidBatHighLimFor24V(&tmp_battery_high_limit)) && (IsValidBatLowLimFor12V(&tmp_battery_low_limit) || IsValidBatLowLimFor24V(&tmp_battery_low_limit)) )
    1ebc:	ce 01       	movw	r24, r28
    1ebe:	03 96       	adiw	r24, 0x03	; 3
    1ec0:	0e 94 ee 0e 	call	0x1ddc	; 0x1ddc <IsValidBatHighLimFor12V>
    1ec4:	81 11       	cpse	r24, r1
    1ec6:	06 c0       	rjmp	.+12     	; 0x1ed4 <LoadBatLimitsFromEEPROM+0x48>
    1ec8:	ce 01       	movw	r24, r28
    1eca:	03 96       	adiw	r24, 0x03	; 3
    1ecc:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <IsValidBatHighLimFor24V>
    1ed0:	88 23       	and	r24, r24
    1ed2:	c1 f0       	breq	.+48     	; 0x1f04 <LoadBatLimitsFromEEPROM+0x78>
    1ed4:	ce 01       	movw	r24, r28
    1ed6:	01 96       	adiw	r24, 0x01	; 1
    1ed8:	0e 94 f9 0e 	call	0x1df2	; 0x1df2 <IsValidBatLowLimFor12V>
    1edc:	81 11       	cpse	r24, r1
    1ede:	06 c0       	rjmp	.+12     	; 0x1eec <LoadBatLimitsFromEEPROM+0x60>
    1ee0:	ce 01       	movw	r24, r28
    1ee2:	01 96       	adiw	r24, 0x01	; 1
    1ee4:	0e 94 0f 0f 	call	0x1e1e	; 0x1e1e <IsValidBatLowLimFor24V>
    1ee8:	88 23       	and	r24, r24
    1eea:	61 f0       	breq	.+24     	; 0x1f04 <LoadBatLimitsFromEEPROM+0x78>
    {
        battery_high_limit = (uint16_t)tmp_battery_high_limit; 
    1eec:	f0 92 95 03 	sts	0x0395, r15	; 0x800395 <battery_high_limit+0x1>
    1ef0:	e0 92 94 03 	sts	0x0394, r14	; 0x800394 <battery_high_limit>
        battery_low_limit = (uint16_t)tmp_battery_low_limit; 
    1ef4:	10 93 98 03 	sts	0x0398, r17	; 0x800398 <battery_low_limit+0x1>
    1ef8:	00 93 97 03 	sts	0x0397, r16	; 0x800397 <battery_low_limit>
        bat_limit_loaded = BAT_LIM_LOADED;
    1efc:	10 92 96 03 	sts	0x0396, r1	; 0x800396 <bat_limit_loaded>
        return 1;
    1f00:	81 e0       	ldi	r24, 0x01	; 1
    1f02:	10 c0       	rjmp	.+32     	; 0x1f24 <LoadBatLimitsFromEEPROM+0x98>
    }
    else
    {
        // default values are for 12V LA measured at PWR_V channel with 5V referance
        battery_high_limit = 397; // 14.2/(((5.0)/1024.0)*(115.8/15.8))
    1f04:	8d e8       	ldi	r24, 0x8D	; 141
    1f06:	91 e0       	ldi	r25, 0x01	; 1
    1f08:	90 93 95 03 	sts	0x0395, r25	; 0x800395 <battery_high_limit+0x1>
    1f0c:	80 93 94 03 	sts	0x0394, r24	; 0x800394 <battery_high_limit>
        battery_low_limit = 374; // 13.4/(((5.0)/1024.0)*(115.8/15.8))
    1f10:	86 e7       	ldi	r24, 0x76	; 118
    1f12:	91 e0       	ldi	r25, 0x01	; 1
    1f14:	90 93 98 03 	sts	0x0398, r25	; 0x800398 <battery_low_limit+0x1>
    1f18:	80 93 97 03 	sts	0x0397, r24	; 0x800397 <battery_low_limit>
        bat_limit_loaded = BAT_LIM_DEFAULT;
    1f1c:	81 e0       	ldi	r24, 0x01	; 1
    1f1e:	80 93 96 03 	sts	0x0396, r24	; 0x800396 <bat_limit_loaded>
    1f22:	80 e0       	ldi	r24, 0x00	; 0
        return 0;
    }
}
    1f24:	0f 90       	pop	r0
    1f26:	0f 90       	pop	r0
    1f28:	0f 90       	pop	r0
    1f2a:	0f 90       	pop	r0
    1f2c:	df 91       	pop	r29
    1f2e:	cf 91       	pop	r28
    1f30:	1f 91       	pop	r17
    1f32:	0f 91       	pop	r16
    1f34:	ff 90       	pop	r15
    1f36:	ef 90       	pop	r14
    1f38:	08 95       	ret

00001f3a <BatLimitsFromI2CtoEE>:

// save Battery Limits from I2C to EEPROM (if valid)
void BatLimitsFromI2CtoEE(void)
{
    if (bat_limit_loaded > BAT_LIM_DEFAULT)
    1f3a:	80 91 96 03 	lds	r24, 0x0396	; 0x800396 <bat_limit_loaded>
    1f3e:	82 30       	cpi	r24, 0x02	; 2
    1f40:	58 f1       	brcs	.+86     	; 0x1f98 <BatLimitsFromI2CtoEE+0x5e>
    {
        if (bat_limit_loaded == BAT_HIGH_LIM_TOSAVE)
    1f42:	82 30       	cpi	r24, 0x02	; 2
    1f44:	99 f4       	brne	.+38     	; 0x1f6c <BatLimitsFromI2CtoEE+0x32>
        {
            if ( IsValidBatHighLimFor12V(&battery_high_limit) || IsValidBatHighLimFor24V(&battery_high_limit) )
    1f46:	84 e9       	ldi	r24, 0x94	; 148
    1f48:	93 e0       	ldi	r25, 0x03	; 3
    1f4a:	0e 94 ee 0e 	call	0x1ddc	; 0x1ddc <IsValidBatHighLimFor12V>
    1f4e:	81 11       	cpse	r24, r1
    1f50:	06 c0       	rjmp	.+12     	; 0x1f5e <BatLimitsFromI2CtoEE+0x24>
    1f52:	84 e9       	ldi	r24, 0x94	; 148
    1f54:	93 e0       	ldi	r25, 0x03	; 3
    1f56:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <IsValidBatHighLimFor24V>
    1f5a:	88 23       	and	r24, r24
    1f5c:	39 f0       	breq	.+14     	; 0x1f6c <BatLimitsFromI2CtoEE+0x32>
            {
                if (WriteEEBatHighLim())
    1f5e:	0e 94 1a 0f 	call	0x1e34	; 0x1e34 <WriteEEBatHighLim>
    1f62:	88 23       	and	r24, r24
    1f64:	19 f0       	breq	.+6      	; 0x1f6c <BatLimitsFromI2CtoEE+0x32>
                {
                    bat_limit_loaded = BAT_LIM_LOADED;
    1f66:	10 92 96 03 	sts	0x0396, r1	; 0x800396 <bat_limit_loaded>
                    return; // all done
    1f6a:	08 95       	ret
                }
            }
        }
        if (bat_limit_loaded == BAT_LOW_LIM_TOSAVE)
    1f6c:	80 91 96 03 	lds	r24, 0x0396	; 0x800396 <bat_limit_loaded>
    1f70:	83 30       	cpi	r24, 0x03	; 3
    1f72:	81 f4       	brne	.+32     	; 0x1f94 <BatLimitsFromI2CtoEE+0x5a>
        {    
            if ( IsValidBatLowLimFor12V(&battery_low_limit) || IsValidBatLowLimFor24V(&battery_low_limit) )
    1f74:	87 e9       	ldi	r24, 0x97	; 151
    1f76:	93 e0       	ldi	r25, 0x03	; 3
    1f78:	0e 94 f9 0e 	call	0x1df2	; 0x1df2 <IsValidBatLowLimFor12V>
    1f7c:	81 11       	cpse	r24, r1
    1f7e:	06 c0       	rjmp	.+12     	; 0x1f8c <BatLimitsFromI2CtoEE+0x52>
    1f80:	87 e9       	ldi	r24, 0x97	; 151
    1f82:	93 e0       	ldi	r25, 0x03	; 3
    1f84:	0e 94 0f 0f 	call	0x1e1e	; 0x1e1e <IsValidBatLowLimFor24V>
    1f88:	88 23       	and	r24, r24
    1f8a:	21 f0       	breq	.+8      	; 0x1f94 <BatLimitsFromI2CtoEE+0x5a>
            {
                if (WriteEEBatLowLim())
    1f8c:	0e 94 30 0f 	call	0x1e60	; 0x1e60 <WriteEEBatLowLim>
    1f90:	81 11       	cpse	r24, r1
    1f92:	e9 cf       	rjmp	.-46     	; 0x1f66 <BatLimitsFromI2CtoEE+0x2c>
                    bat_limit_loaded = BAT_LIM_LOADED;
                    return; // all done
                }
            }
        }
        LoadBatLimitsFromEEPROM(); // I guess the values are not valid so reload from EEPROM
    1f94:	0c 94 46 0f 	jmp	0x1e8c	; 0x1e8c <LoadBatLimitsFromEEPROM>
    1f98:	08 95       	ret

00001f9a <IsValidMorningThresholdFor12V>:
int daynight_evening_threshold;
unsigned long daynight_morning_debounce;
unsigned long daynight_evening_debounce;

uint8_t IsValidMorningThresholdFor12V(int *value) 
{
    1f9a:	fc 01       	movw	r30, r24
    1f9c:	20 81       	ld	r18, Z
    1f9e:	31 81       	ldd	r19, Z+1	; 0x01
    1fa0:	2b 53       	subi	r18, 0x3B	; 59
    1fa2:	31 09       	sbc	r19, r1
    1fa4:	81 e0       	ldi	r24, 0x01	; 1
    1fa6:	25 39       	cpi	r18, 0x95	; 149
    1fa8:	31 05       	cpc	r19, r1
    1faa:	08 f0       	brcs	.+2      	; 0x1fae <IsValidMorningThresholdFor12V+0x14>
    1fac:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    1fae:	08 95       	ret

00001fb0 <IsValidEveningThresholdFor12V>:

uint8_t IsValidEveningThresholdFor12V(int *value) 
{
    1fb0:	fc 01       	movw	r30, r24
    1fb2:	20 81       	ld	r18, Z
    1fb4:	31 81       	ldd	r19, Z+1	; 0x01
    1fb6:	29 51       	subi	r18, 0x19	; 25
    1fb8:	31 09       	sbc	r19, r1
    1fba:	81 e0       	ldi	r24, 0x01	; 1
    1fbc:	20 35       	cpi	r18, 0x50	; 80
    1fbe:	31 05       	cpc	r19, r1
    1fc0:	08 f0       	brcs	.+2      	; 0x1fc4 <IsValidEveningThresholdFor12V+0x14>
    1fc2:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    1fc4:	08 95       	ret

00001fc6 <IsValidMorningThresholdFor24V>:

uint8_t IsValidMorningThresholdFor24V(int *value) 
{
    1fc6:	fc 01       	movw	r30, r24
    1fc8:	20 81       	ld	r18, Z
    1fca:	31 81       	ldd	r19, Z+1	; 0x01
    1fcc:	26 57       	subi	r18, 0x76	; 118
    1fce:	31 09       	sbc	r19, r1
    1fd0:	81 e0       	ldi	r24, 0x01	; 1
    1fd2:	29 32       	cpi	r18, 0x29	; 41
    1fd4:	31 40       	sbci	r19, 0x01	; 1
    1fd6:	08 f0       	brcs	.+2      	; 0x1fda <IsValidMorningThresholdFor24V+0x14>
    1fd8:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    1fda:	08 95       	ret

00001fdc <IsValidEveningThresholdFor24V>:

uint8_t IsValidEveningThresholdFor24V(int *value) 
{
    1fdc:	fc 01       	movw	r30, r24
    1fde:	20 81       	ld	r18, Z
    1fe0:	31 81       	ldd	r19, Z+1	; 0x01
    1fe2:	22 53       	subi	r18, 0x32	; 50
    1fe4:	31 09       	sbc	r19, r1
    1fe6:	81 e0       	ldi	r24, 0x01	; 1
    1fe8:	2e 39       	cpi	r18, 0x9E	; 158
    1fea:	31 05       	cpc	r19, r1
    1fec:	08 f0       	brcs	.+2      	; 0x1ff0 <IsValidEveningThresholdFor24V+0x14>
    1fee:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    1ff0:	08 95       	ret

00001ff2 <IsValidEveningDebounce>:
        return 0;
    }
}

uint8_t IsValidEveningDebounce(unsigned long *value) 
{
    1ff2:	fc 01       	movw	r30, r24
    1ff4:	40 81       	ld	r20, Z
    1ff6:	51 81       	ldd	r21, Z+1	; 0x01
    1ff8:	62 81       	ldd	r22, Z+2	; 0x02
    1ffa:	73 81       	ldd	r23, Z+3	; 0x03
    1ffc:	40 54       	subi	r20, 0x40	; 64
    1ffe:	5f 41       	sbci	r21, 0x1F	; 31
    2000:	61 09       	sbc	r22, r1
    2002:	71 09       	sbc	r23, r1
    2004:	81 e0       	ldi	r24, 0x01	; 1
    2006:	41 34       	cpi	r20, 0x41	; 65
    2008:	5f 4c       	sbci	r21, 0xCF	; 207
    200a:	66 43       	sbci	r22, 0x36	; 54
    200c:	71 05       	cpc	r23, r1
    200e:	08 f0       	brcs	.+2      	; 0x2012 <IsValidEveningDebounce+0x20>
    2010:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    2012:	08 95       	ret

00002014 <WriteEEMorningThreshold>:

// wrtite daynight_morning_threshold (when morning debounce starts) to EEPROM
uint8_t WriteEEMorningThreshold() 
{
    uint16_t tmp_daynight_morning_threshold= eeprom_read_word((uint16_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_MORNING_THRESHOLD_OFFSET)); 
    2014:	86 e4       	ldi	r24, 0x46	; 70
    2016:	90 e0       	ldi	r25, 0x00	; 0
    2018:	0e 94 26 1b 	call	0x364c	; 0x364c <eeprom_read_word>
    if ( eeprom_is_ready() )
    201c:	f9 99       	sbic	0x1f, 1	; 31
    201e:	0c c0       	rjmp	.+24     	; 0x2038 <WriteEEMorningThreshold+0x24>
    {
        if (tmp_daynight_morning_threshold != ((uint16_t)daynight_morning_threshold) )
    2020:	60 91 9d 03 	lds	r22, 0x039D	; 0x80039d <daynight_morning_threshold>
    2024:	70 91 9e 03 	lds	r23, 0x039E	; 0x80039e <daynight_morning_threshold+0x1>
    2028:	86 17       	cp	r24, r22
    202a:	97 07       	cpc	r25, r23
    202c:	39 f0       	breq	.+14     	; 0x203c <WriteEEMorningThreshold+0x28>
        {
            eeprom_update_word( (uint16_t *)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_MORNING_THRESHOLD_OFFSET), (uint16_t)daynight_morning_threshold);
    202e:	86 e4       	ldi	r24, 0x46	; 70
    2030:	90 e0       	ldi	r25, 0x00	; 0
    2032:	0e 94 4a 1b 	call	0x3694	; 0x3694 <eeprom_update_word>
    2036:	02 c0       	rjmp	.+4      	; 0x203c <WriteEEMorningThreshold+0x28>
        }
        return 1;
    }
    else
    {
        return 0;
    2038:	80 e0       	ldi	r24, 0x00	; 0
    203a:	08 95       	ret
    {
        if (tmp_daynight_morning_threshold != ((uint16_t)daynight_morning_threshold) )
        {
            eeprom_update_word( (uint16_t *)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_MORNING_THRESHOLD_OFFSET), (uint16_t)daynight_morning_threshold);
        }
        return 1;
    203c:	81 e0       	ldi	r24, 0x01	; 1
    }
    else
    {
        return 0;
    }
}
    203e:	08 95       	ret

00002040 <WriteEEEveningThreshold>:

// wrtite daynight_evening_threshold (when evening debounce starts) to EEPROM
uint8_t WriteEEEveningThreshold() 
{
    uint16_t tmp_daynight_evening_threshold= eeprom_read_word((uint16_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_EVENING_THRESHOLD_OFFSET)); 
    2040:	88 e4       	ldi	r24, 0x48	; 72
    2042:	90 e0       	ldi	r25, 0x00	; 0
    2044:	0e 94 26 1b 	call	0x364c	; 0x364c <eeprom_read_word>
    if ( eeprom_is_ready() )
    2048:	f9 99       	sbic	0x1f, 1	; 31
    204a:	0c c0       	rjmp	.+24     	; 0x2064 <WriteEEEveningThreshold+0x24>
    {
        if (tmp_daynight_evening_threshold != ((uint16_t)daynight_evening_threshold) )
    204c:	60 91 a0 03 	lds	r22, 0x03A0	; 0x8003a0 <daynight_evening_threshold>
    2050:	70 91 a1 03 	lds	r23, 0x03A1	; 0x8003a1 <daynight_evening_threshold+0x1>
    2054:	86 17       	cp	r24, r22
    2056:	97 07       	cpc	r25, r23
    2058:	39 f0       	breq	.+14     	; 0x2068 <WriteEEEveningThreshold+0x28>
        {
            eeprom_update_word( (uint16_t *)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_EVENING_THRESHOLD_OFFSET), (uint16_t)daynight_evening_threshold);
    205a:	88 e4       	ldi	r24, 0x48	; 72
    205c:	90 e0       	ldi	r25, 0x00	; 0
    205e:	0e 94 4a 1b 	call	0x3694	; 0x3694 <eeprom_update_word>
    2062:	02 c0       	rjmp	.+4      	; 0x2068 <WriteEEEveningThreshold+0x28>
        }
        return 1;
    }
    else
    {
        return 0;
    2064:	80 e0       	ldi	r24, 0x00	; 0
    2066:	08 95       	ret
    {
        if (tmp_daynight_evening_threshold != ((uint16_t)daynight_evening_threshold) )
        {
            eeprom_update_word( (uint16_t *)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_EVENING_THRESHOLD_OFFSET), (uint16_t)daynight_evening_threshold);
        }
        return 1;
    2068:	81 e0       	ldi	r24, 0x01	; 1
    }
    else
    {
        return 0;
    }
}
    206a:	08 95       	ret

0000206c <WriteEEMorningDebounce>:

// wrtite daynight_morning_debounce (debounce time in millis) to EEPROM
uint8_t WriteEEMorningDebounce() 
{
    uint32_t tmp_daynight_morning_debounce= eeprom_read_dword((uint32_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_MORNING_DEBOUNCE_OFFSET)); 
    206c:	8a e4       	ldi	r24, 0x4A	; 74
    206e:	90 e0       	ldi	r25, 0x00	; 0
    2070:	0e 94 20 1b 	call	0x3640	; 0x3640 <eeprom_read_dword>
    2074:	dc 01       	movw	r26, r24
    2076:	cb 01       	movw	r24, r22
    if ( eeprom_is_ready() )
    2078:	f9 99       	sbic	0x1f, 1	; 31
    207a:	12 c0       	rjmp	.+36     	; 0x20a0 <WriteEEMorningDebounce+0x34>
    {
        if (tmp_daynight_morning_debounce != ((uint32_t)daynight_morning_debounce) )
    207c:	40 91 a2 03 	lds	r20, 0x03A2	; 0x8003a2 <daynight_morning_debounce>
    2080:	50 91 a3 03 	lds	r21, 0x03A3	; 0x8003a3 <daynight_morning_debounce+0x1>
    2084:	60 91 a4 03 	lds	r22, 0x03A4	; 0x8003a4 <daynight_morning_debounce+0x2>
    2088:	70 91 a5 03 	lds	r23, 0x03A5	; 0x8003a5 <daynight_morning_debounce+0x3>
    208c:	84 17       	cp	r24, r20
    208e:	95 07       	cpc	r25, r21
    2090:	a6 07       	cpc	r26, r22
    2092:	b7 07       	cpc	r27, r23
    2094:	39 f0       	breq	.+14     	; 0x20a4 <WriteEEMorningDebounce+0x38>
        {
            eeprom_update_dword( (uint32_t *)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_MORNING_DEBOUNCE_OFFSET), (uint32_t)daynight_morning_debounce);
    2096:	8a e4       	ldi	r24, 0x4A	; 74
    2098:	90 e0       	ldi	r25, 0x00	; 0
    209a:	0e 94 3e 1b 	call	0x367c	; 0x367c <eeprom_update_dword>
    209e:	02 c0       	rjmp	.+4      	; 0x20a4 <WriteEEMorningDebounce+0x38>
        }
        return 1;
    }
    else
    {
        return 0;
    20a0:	80 e0       	ldi	r24, 0x00	; 0
    20a2:	08 95       	ret
    {
        if (tmp_daynight_morning_debounce != ((uint32_t)daynight_morning_debounce) )
        {
            eeprom_update_dword( (uint32_t *)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_MORNING_DEBOUNCE_OFFSET), (uint32_t)daynight_morning_debounce);
        }
        return 1;
    20a4:	81 e0       	ldi	r24, 0x01	; 1
    }
    else
    {
        return 0;
    }
}
    20a6:	08 95       	ret

000020a8 <WriteEEEveningDebounce>:

// wrtite daynight_evening_debounce (debounce time in millis) to EEPROM
uint8_t WriteEEEveningDebounce() 
{
    uint32_t tmp_daynight_evening_debounce= eeprom_read_dword((uint32_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_EVENING_DEBOUNCE_OFFSET)); 
    20a8:	8e e4       	ldi	r24, 0x4E	; 78
    20aa:	90 e0       	ldi	r25, 0x00	; 0
    20ac:	0e 94 20 1b 	call	0x3640	; 0x3640 <eeprom_read_dword>
    20b0:	dc 01       	movw	r26, r24
    20b2:	cb 01       	movw	r24, r22
    if ( eeprom_is_ready() )
    20b4:	f9 99       	sbic	0x1f, 1	; 31
    20b6:	12 c0       	rjmp	.+36     	; 0x20dc <WriteEEEveningDebounce+0x34>
    {
        if (tmp_daynight_evening_debounce != ((uint32_t)daynight_evening_debounce) )
    20b8:	40 91 99 03 	lds	r20, 0x0399	; 0x800399 <daynight_evening_debounce>
    20bc:	50 91 9a 03 	lds	r21, 0x039A	; 0x80039a <daynight_evening_debounce+0x1>
    20c0:	60 91 9b 03 	lds	r22, 0x039B	; 0x80039b <daynight_evening_debounce+0x2>
    20c4:	70 91 9c 03 	lds	r23, 0x039C	; 0x80039c <daynight_evening_debounce+0x3>
    20c8:	84 17       	cp	r24, r20
    20ca:	95 07       	cpc	r25, r21
    20cc:	a6 07       	cpc	r26, r22
    20ce:	b7 07       	cpc	r27, r23
    20d0:	39 f0       	breq	.+14     	; 0x20e0 <WriteEEEveningDebounce+0x38>
        {
            eeprom_update_dword( (uint32_t *)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_EVENING_DEBOUNCE_OFFSET), (uint32_t)daynight_evening_debounce);
    20d2:	8e e4       	ldi	r24, 0x4E	; 78
    20d4:	90 e0       	ldi	r25, 0x00	; 0
    20d6:	0e 94 3e 1b 	call	0x367c	; 0x367c <eeprom_update_dword>
    20da:	02 c0       	rjmp	.+4      	; 0x20e0 <WriteEEEveningDebounce+0x38>
        }
        return 1;
    }
    else
    {
        return 0;
    20dc:	80 e0       	ldi	r24, 0x00	; 0
    20de:	08 95       	ret
    {
        if (tmp_daynight_evening_debounce != ((uint32_t)daynight_evening_debounce) )
        {
            eeprom_update_dword( (uint32_t *)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_EVENING_DEBOUNCE_OFFSET), (uint32_t)daynight_evening_debounce);
        }
        return 1;
    20e0:	81 e0       	ldi	r24, 0x01	; 1
    }
    else
    {
        return 0;
    }
}
    20e2:	08 95       	ret

000020e4 <LoadDayNightValuesFromEEPROM>:

// load day-night state machine values from EEPROM (or set defaults)
uint8_t LoadDayNightValuesFromEEPROM() 
{
    20e4:	cf 92       	push	r12
    20e6:	df 92       	push	r13
    20e8:	ef 92       	push	r14
    20ea:	ff 92       	push	r15
    20ec:	1f 93       	push	r17
    20ee:	cf 93       	push	r28
    20f0:	df 93       	push	r29
    20f2:	cd b7       	in	r28, 0x3d	; 61
    20f4:	de b7       	in	r29, 0x3e	; 62
    20f6:	2c 97       	sbiw	r28, 0x0c	; 12
    20f8:	0f b6       	in	r0, 0x3f	; 63
    20fa:	f8 94       	cli
    20fc:	de bf       	out	0x3e, r29	; 62
    20fe:	0f be       	out	0x3f, r0	; 63
    2100:	cd bf       	out	0x3d, r28	; 61
    uint8_t use_defaults = 0;
    int tmp_daynight_morning_threshold = (int)(eeprom_read_word((uint16_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_MORNING_THRESHOLD_OFFSET)));
    2102:	86 e4       	ldi	r24, 0x46	; 70
    2104:	90 e0       	ldi	r25, 0x00	; 0
    2106:	0e 94 26 1b 	call	0x364c	; 0x364c <eeprom_read_word>
    210a:	7c 01       	movw	r14, r24
    210c:	9c 87       	std	Y+12, r25	; 0x0c
    210e:	8b 87       	std	Y+11, r24	; 0x0b
    if ( IsValidMorningThresholdFor12V(&tmp_daynight_morning_threshold) || IsValidMorningThresholdFor24V(&tmp_daynight_morning_threshold) )
    2110:	ce 01       	movw	r24, r28
    2112:	0b 96       	adiw	r24, 0x0b	; 11
    2114:	0e 94 cd 0f 	call	0x1f9a	; 0x1f9a <IsValidMorningThresholdFor12V>
    2118:	81 11       	cpse	r24, r1
    211a:	06 c0       	rjmp	.+12     	; 0x2128 <LoadDayNightValuesFromEEPROM+0x44>
    211c:	ce 01       	movw	r24, r28
    211e:	0b 96       	adiw	r24, 0x0b	; 11
    2120:	0e 94 e3 0f 	call	0x1fc6	; 0x1fc6 <IsValidMorningThresholdFor24V>
    2124:	88 23       	and	r24, r24
    2126:	31 f0       	breq	.+12     	; 0x2134 <LoadDayNightValuesFromEEPROM+0x50>
    {
        daynight_morning_threshold = tmp_daynight_morning_threshold; 
    2128:	f0 92 9e 03 	sts	0x039E, r15	; 0x80039e <daynight_morning_threshold+0x1>
    212c:	e0 92 9d 03 	sts	0x039D, r14	; 0x80039d <daynight_morning_threshold>
}

// load day-night state machine values from EEPROM (or set defaults)
uint8_t LoadDayNightValuesFromEEPROM() 
{
    uint8_t use_defaults = 0;
    2130:	10 e0       	ldi	r17, 0x00	; 0
    int tmp_daynight_morning_threshold = (int)(eeprom_read_word((uint16_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_MORNING_THRESHOLD_OFFSET)));
    if ( IsValidMorningThresholdFor12V(&tmp_daynight_morning_threshold) || IsValidMorningThresholdFor24V(&tmp_daynight_morning_threshold) )
    {
        daynight_morning_threshold = tmp_daynight_morning_threshold; 
    2132:	01 c0       	rjmp	.+2      	; 0x2136 <LoadDayNightValuesFromEEPROM+0x52>
    }
    else
    {
        use_defaults = 1;
    2134:	11 e0       	ldi	r17, 0x01	; 1
    }
    int tmp_daynight_evening_threshold = (int)(eeprom_read_word((uint16_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_EVENING_THRESHOLD_OFFSET)));
    2136:	88 e4       	ldi	r24, 0x48	; 72
    2138:	90 e0       	ldi	r25, 0x00	; 0
    213a:	0e 94 26 1b 	call	0x364c	; 0x364c <eeprom_read_word>
    213e:	7c 01       	movw	r14, r24
    2140:	9a 87       	std	Y+10, r25	; 0x0a
    2142:	89 87       	std	Y+9, r24	; 0x09
    if ( (IsValidEveningThresholdFor12V(&tmp_daynight_evening_threshold) || IsValidEveningThresholdFor24V(&tmp_daynight_evening_threshold)) )
    2144:	ce 01       	movw	r24, r28
    2146:	09 96       	adiw	r24, 0x09	; 9
    2148:	0e 94 d8 0f 	call	0x1fb0	; 0x1fb0 <IsValidEveningThresholdFor12V>
    214c:	81 11       	cpse	r24, r1
    214e:	06 c0       	rjmp	.+12     	; 0x215c <LoadDayNightValuesFromEEPROM+0x78>
    2150:	ce 01       	movw	r24, r28
    2152:	09 96       	adiw	r24, 0x09	; 9
    2154:	0e 94 ee 0f 	call	0x1fdc	; 0x1fdc <IsValidEveningThresholdFor24V>
    2158:	88 23       	and	r24, r24
    215a:	29 f0       	breq	.+10     	; 0x2166 <LoadDayNightValuesFromEEPROM+0x82>
    {
        daynight_evening_threshold = tmp_daynight_evening_threshold;
    215c:	f0 92 a1 03 	sts	0x03A1, r15	; 0x8003a1 <daynight_evening_threshold+0x1>
    2160:	e0 92 a0 03 	sts	0x03A0, r14	; 0x8003a0 <daynight_evening_threshold>
    2164:	01 c0       	rjmp	.+2      	; 0x2168 <LoadDayNightValuesFromEEPROM+0x84>
    }
    else
    {
        use_defaults = 1;
    2166:	11 e0       	ldi	r17, 0x01	; 1
    }
    unsigned long tmp_daynight_morning_debounce = (unsigned long)(eeprom_read_dword((uint32_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_MORNING_DEBOUNCE_OFFSET)));
    2168:	8a e4       	ldi	r24, 0x4A	; 74
    216a:	90 e0       	ldi	r25, 0x00	; 0
    216c:	0e 94 20 1b 	call	0x3640	; 0x3640 <eeprom_read_dword>
    2170:	6b 01       	movw	r12, r22
    2172:	7c 01       	movw	r14, r24
    2174:	6d 83       	std	Y+5, r22	; 0x05
    2176:	7e 83       	std	Y+6, r23	; 0x06
    2178:	8f 83       	std	Y+7, r24	; 0x07
    217a:	98 87       	std	Y+8, r25	; 0x08
    if ( IsValidMorningDebounce(&tmp_daynight_morning_debounce) )
    217c:	ce 01       	movw	r24, r28
    217e:	05 96       	adiw	r24, 0x05	; 5
    2180:	0e 94 f9 0f 	call	0x1ff2	; 0x1ff2 <IsValidEveningDebounce>
    2184:	88 23       	and	r24, r24
    2186:	49 f0       	breq	.+18     	; 0x219a <LoadDayNightValuesFromEEPROM+0xb6>
    {
        daynight_morning_debounce = tmp_daynight_morning_debounce;
    2188:	c0 92 a2 03 	sts	0x03A2, r12	; 0x8003a2 <daynight_morning_debounce>
    218c:	d0 92 a3 03 	sts	0x03A3, r13	; 0x8003a3 <daynight_morning_debounce+0x1>
    2190:	e0 92 a4 03 	sts	0x03A4, r14	; 0x8003a4 <daynight_morning_debounce+0x2>
    2194:	f0 92 a5 03 	sts	0x03A5, r15	; 0x8003a5 <daynight_morning_debounce+0x3>
    2198:	01 c0       	rjmp	.+2      	; 0x219c <LoadDayNightValuesFromEEPROM+0xb8>
    }
    else
    {
        use_defaults = 1;
    219a:	11 e0       	ldi	r17, 0x01	; 1
    }
    unsigned long tmp_daynight_evening_debounce = (unsigned long)(eeprom_read_dword((uint32_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_EVENING_DEBOUNCE_OFFSET)));
    219c:	8e e4       	ldi	r24, 0x4E	; 78
    219e:	90 e0       	ldi	r25, 0x00	; 0
    21a0:	0e 94 20 1b 	call	0x3640	; 0x3640 <eeprom_read_dword>
    21a4:	6b 01       	movw	r12, r22
    21a6:	7c 01       	movw	r14, r24
    21a8:	69 83       	std	Y+1, r22	; 0x01
    21aa:	7a 83       	std	Y+2, r23	; 0x02
    21ac:	8b 83       	std	Y+3, r24	; 0x03
    21ae:	9c 83       	std	Y+4, r25	; 0x04
    if ( IsValidEveningDebounce(&tmp_daynight_evening_debounce) )
    21b0:	ce 01       	movw	r24, r28
    21b2:	01 96       	adiw	r24, 0x01	; 1
    21b4:	0e 94 f9 0f 	call	0x1ff2	; 0x1ff2 <IsValidEveningDebounce>
    21b8:	81 11       	cpse	r24, r1
    21ba:	25 c0       	rjmp	.+74     	; 0x2206 <LoadDayNightValuesFromEEPROM+0x122>
        use_defaults = 1;
    }
    if (use_defaults)
    {
        // default values are for 12V PV measured with ALT_V channel with 5V referance
        daynight_morning_threshold = 80; // 4.3/(((5.0)/1024.0)*(110.0/10.0))
    21bc:	80 e5       	ldi	r24, 0x50	; 80
    21be:	90 e0       	ldi	r25, 0x00	; 0
    21c0:	90 93 9e 03 	sts	0x039E, r25	; 0x80039e <daynight_morning_threshold+0x1>
    21c4:	80 93 9d 03 	sts	0x039D, r24	; 0x80039d <daynight_morning_threshold>
        daynight_evening_threshold = 40; // 2.15/(((5.0)/1024.0)*(110.0/10.0))
    21c8:	88 e2       	ldi	r24, 0x28	; 40
    21ca:	90 e0       	ldi	r25, 0x00	; 0
    21cc:	90 93 a1 03 	sts	0x03A1, r25	; 0x8003a1 <daynight_evening_threshold+0x1>
    21d0:	80 93 a0 03 	sts	0x03A0, r24	; 0x8003a0 <daynight_evening_threshold>
        daynight_morning_debounce = 1200000UL; // 20 min
    21d4:	80 e8       	ldi	r24, 0x80	; 128
    21d6:	9f e4       	ldi	r25, 0x4F	; 79
    21d8:	a2 e1       	ldi	r26, 0x12	; 18
    21da:	b0 e0       	ldi	r27, 0x00	; 0
    21dc:	80 93 a2 03 	sts	0x03A2, r24	; 0x8003a2 <daynight_morning_debounce>
    21e0:	90 93 a3 03 	sts	0x03A3, r25	; 0x8003a3 <daynight_morning_debounce+0x1>
    21e4:	a0 93 a4 03 	sts	0x03A4, r26	; 0x8003a4 <daynight_morning_debounce+0x2>
    21e8:	b0 93 a5 03 	sts	0x03A5, r27	; 0x8003a5 <daynight_morning_debounce+0x3>
        daynight_evening_debounce = 1200000UL; // 20 min
    21ec:	80 93 99 03 	sts	0x0399, r24	; 0x800399 <daynight_evening_debounce>
    21f0:	90 93 9a 03 	sts	0x039A, r25	; 0x80039a <daynight_evening_debounce+0x1>
    21f4:	a0 93 9b 03 	sts	0x039B, r26	; 0x80039b <daynight_evening_debounce+0x2>
    21f8:	b0 93 9c 03 	sts	0x039C, r27	; 0x80039c <daynight_evening_debounce+0x3>
        daynight_values_loaded = DAYNIGHT_VALUES_DEFAULT;
    21fc:	81 e0       	ldi	r24, 0x01	; 1
    21fe:	80 93 9f 03 	sts	0x039F, r24	; 0x80039f <daynight_values_loaded>
        return 0;
    2202:	80 e0       	ldi	r24, 0x00	; 0
    2204:	0d c0       	rjmp	.+26     	; 0x2220 <LoadDayNightValuesFromEEPROM+0x13c>
        use_defaults = 1;
    }
    unsigned long tmp_daynight_evening_debounce = (unsigned long)(eeprom_read_dword((uint32_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_EVENING_DEBOUNCE_OFFSET)));
    if ( IsValidEveningDebounce(&tmp_daynight_evening_debounce) )
    {
        daynight_evening_debounce = tmp_daynight_evening_debounce;
    2206:	c0 92 99 03 	sts	0x0399, r12	; 0x800399 <daynight_evening_debounce>
    220a:	d0 92 9a 03 	sts	0x039A, r13	; 0x80039a <daynight_evening_debounce+0x1>
    220e:	e0 92 9b 03 	sts	0x039B, r14	; 0x80039b <daynight_evening_debounce+0x2>
    2212:	f0 92 9c 03 	sts	0x039C, r15	; 0x80039c <daynight_evening_debounce+0x3>
    }
    else
    {
        use_defaults = 1;
    }
    if (use_defaults)
    2216:	11 11       	cpse	r17, r1
    2218:	d1 cf       	rjmp	.-94     	; 0x21bc <LoadDayNightValuesFromEEPROM+0xd8>
        daynight_values_loaded = DAYNIGHT_VALUES_DEFAULT;
        return 0;
    }
    else
    {
        daynight_values_loaded = DAYNIGHT_VALUES_LOADED;
    221a:	10 92 9f 03 	sts	0x039F, r1	; 0x80039f <daynight_values_loaded>
        return 1;
    221e:	81 e0       	ldi	r24, 0x01	; 1
    }
}
    2220:	2c 96       	adiw	r28, 0x0c	; 12
    2222:	0f b6       	in	r0, 0x3f	; 63
    2224:	f8 94       	cli
    2226:	de bf       	out	0x3e, r29	; 62
    2228:	0f be       	out	0x3f, r0	; 63
    222a:	cd bf       	out	0x3d, r28	; 61
    222c:	df 91       	pop	r29
    222e:	cf 91       	pop	r28
    2230:	1f 91       	pop	r17
    2232:	ff 90       	pop	r15
    2234:	ef 90       	pop	r14
    2236:	df 90       	pop	r13
    2238:	cf 90       	pop	r12
    223a:	08 95       	ret

0000223c <DayNightValuesFromI2CtoEE>:

// Save day-night state machine values from I2C to EEPROM (if valid), one will change per loop, and I2C will take several loop cycles to get another.
void DayNightValuesFromI2CtoEE(void)
{
    if (daynight_values_loaded > DAYNIGHT_VALUES_DEFAULT)
    223c:	80 91 9f 03 	lds	r24, 0x039F	; 0x80039f <daynight_values_loaded>
    2240:	82 30       	cpi	r24, 0x02	; 2
    2242:	08 f4       	brcc	.+2      	; 0x2246 <DayNightValuesFromI2CtoEE+0xa>
    2244:	47 c0       	rjmp	.+142    	; 0x22d4 <DayNightValuesFromI2CtoEE+0x98>
    {
        if (daynight_values_loaded == DAYNIGHT_MORNING_THRESHOLD_TOSAVE)
    2246:	82 30       	cpi	r24, 0x02	; 2
    2248:	99 f4       	brne	.+38     	; 0x2270 <DayNightValuesFromI2CtoEE+0x34>
        {
            if ( IsValidMorningThresholdFor12V(&daynight_morning_threshold) || IsValidMorningThresholdFor24V(&daynight_morning_threshold) )
    224a:	8d e9       	ldi	r24, 0x9D	; 157
    224c:	93 e0       	ldi	r25, 0x03	; 3
    224e:	0e 94 cd 0f 	call	0x1f9a	; 0x1f9a <IsValidMorningThresholdFor12V>
    2252:	81 11       	cpse	r24, r1
    2254:	06 c0       	rjmp	.+12     	; 0x2262 <DayNightValuesFromI2CtoEE+0x26>
    2256:	8d e9       	ldi	r24, 0x9D	; 157
    2258:	93 e0       	ldi	r25, 0x03	; 3
    225a:	0e 94 e3 0f 	call	0x1fc6	; 0x1fc6 <IsValidMorningThresholdFor24V>
    225e:	88 23       	and	r24, r24
    2260:	39 f0       	breq	.+14     	; 0x2270 <DayNightValuesFromI2CtoEE+0x34>
            {
                if (WriteEEMorningThreshold())
    2262:	0e 94 0a 10 	call	0x2014	; 0x2014 <WriteEEMorningThreshold>
    2266:	88 23       	and	r24, r24
    2268:	19 f0       	breq	.+6      	; 0x2270 <DayNightValuesFromI2CtoEE+0x34>
                {
                    daynight_values_loaded = DAYNIGHT_VALUES_LOADED;
    226a:	10 92 9f 03 	sts	0x039F, r1	; 0x80039f <daynight_values_loaded>
                    return; // all done
    226e:	08 95       	ret
                }
            }
        }
        if (daynight_values_loaded == DAYNIGHT_EVENING_THRESHOLD_TOSAVE)
    2270:	80 91 9f 03 	lds	r24, 0x039F	; 0x80039f <daynight_values_loaded>
    2274:	83 30       	cpi	r24, 0x03	; 3
    2276:	81 f4       	brne	.+32     	; 0x2298 <DayNightValuesFromI2CtoEE+0x5c>
        {    
            if ( IsValidEveningThresholdFor12V(&daynight_evening_threshold) || IsValidEveningThresholdFor24V(&daynight_evening_threshold) )
    2278:	80 ea       	ldi	r24, 0xA0	; 160
    227a:	93 e0       	ldi	r25, 0x03	; 3
    227c:	0e 94 d8 0f 	call	0x1fb0	; 0x1fb0 <IsValidEveningThresholdFor12V>
    2280:	81 11       	cpse	r24, r1
    2282:	06 c0       	rjmp	.+12     	; 0x2290 <DayNightValuesFromI2CtoEE+0x54>
    2284:	80 ea       	ldi	r24, 0xA0	; 160
    2286:	93 e0       	ldi	r25, 0x03	; 3
    2288:	0e 94 ee 0f 	call	0x1fdc	; 0x1fdc <IsValidEveningThresholdFor24V>
    228c:	88 23       	and	r24, r24
    228e:	21 f0       	breq	.+8      	; 0x2298 <DayNightValuesFromI2CtoEE+0x5c>
            {
                if (WriteEEEveningThreshold())
    2290:	0e 94 20 10 	call	0x2040	; 0x2040 <WriteEEEveningThreshold>
    2294:	81 11       	cpse	r24, r1
    2296:	e9 cf       	rjmp	.-46     	; 0x226a <DayNightValuesFromI2CtoEE+0x2e>
                    daynight_values_loaded = DAYNIGHT_VALUES_LOADED;
                    return; // all done
                }
            }
        }
        if (daynight_values_loaded == DAYNIGHT_MORNING_DEBOUNCE_TOSAVE)
    2298:	80 91 9f 03 	lds	r24, 0x039F	; 0x80039f <daynight_values_loaded>
    229c:	84 30       	cpi	r24, 0x04	; 4
    229e:	51 f4       	brne	.+20     	; 0x22b4 <DayNightValuesFromI2CtoEE+0x78>
        {
            if ( IsValidMorningDebounce(&daynight_morning_debounce) )
    22a0:	82 ea       	ldi	r24, 0xA2	; 162
    22a2:	93 e0       	ldi	r25, 0x03	; 3
    22a4:	0e 94 f9 0f 	call	0x1ff2	; 0x1ff2 <IsValidEveningDebounce>
    22a8:	88 23       	and	r24, r24
    22aa:	21 f0       	breq	.+8      	; 0x22b4 <DayNightValuesFromI2CtoEE+0x78>
            {
                if (WriteEEMorningDebounce())
    22ac:	0e 94 36 10 	call	0x206c	; 0x206c <WriteEEMorningDebounce>
    22b0:	81 11       	cpse	r24, r1
    22b2:	db cf       	rjmp	.-74     	; 0x226a <DayNightValuesFromI2CtoEE+0x2e>
                    daynight_values_loaded = DAYNIGHT_VALUES_LOADED;
                    return; // all done
                }
            }
        }
        if (daynight_values_loaded == DAYNIGHT_EVENING_DEBOUNCE_TOSAVE)
    22b4:	80 91 9f 03 	lds	r24, 0x039F	; 0x80039f <daynight_values_loaded>
    22b8:	85 30       	cpi	r24, 0x05	; 5
    22ba:	51 f4       	brne	.+20     	; 0x22d0 <DayNightValuesFromI2CtoEE+0x94>
        {
            if ( IsValidEveningDebounce(&daynight_evening_debounce) )
    22bc:	89 e9       	ldi	r24, 0x99	; 153
    22be:	93 e0       	ldi	r25, 0x03	; 3
    22c0:	0e 94 f9 0f 	call	0x1ff2	; 0x1ff2 <IsValidEveningDebounce>
    22c4:	88 23       	and	r24, r24
    22c6:	21 f0       	breq	.+8      	; 0x22d0 <DayNightValuesFromI2CtoEE+0x94>
            {
                if (WriteEEEveningDebounce())
    22c8:	0e 94 54 10 	call	0x20a8	; 0x20a8 <WriteEEEveningDebounce>
    22cc:	81 11       	cpse	r24, r1
    22ce:	cd cf       	rjmp	.-102    	; 0x226a <DayNightValuesFromI2CtoEE+0x2e>
                    daynight_values_loaded = DAYNIGHT_VALUES_LOADED;
                    return; // all done
                }
            }
        }
        LoadDayNightValuesFromEEPROM(); // I guess the values are not valid so reload from EEPROM
    22d0:	0c 94 72 10 	jmp	0x20e4	; 0x20e4 <LoadDayNightValuesFromEEPROM>
    22d4:	08 95       	ret

000022d6 <check_daynight>:
    bit 6 is set when day_work needs done
    bit 5 is used with I2C, which if a 1 is passed then bits 7 and 6 are returned with the state
    bit 4 is used with I2C, which if set with the bytes from master/host will clear bits 7 and 6 if they are also clear on the data byte from master/host.
*/
void check_daynight(void)
{
    22d6:	cf 92       	push	r12
    22d8:	df 92       	push	r13
    22da:	ef 92       	push	r14
    22dc:	ff 92       	push	r15
    22de:	cf 93       	push	r28
    22e0:	df 93       	push	r29
    // check light on solar pannel with ALT_V, reading are only taken when !ALT_EN.
    int sensor_val = analogRead(ALT_V);
    22e2:	81 e0       	ldi	r24, 0x01	; 1
    22e4:	0e 94 d2 13 	call	0x27a4	; 0x27a4 <analogRead>
    22e8:	ec 01       	movw	r28, r24
    unsigned long kRuntime= millis() - dayTmrStarted;
    22ea:	0e 94 48 14 	call	0x2890	; 0x2890 <millis>
    22ee:	c0 90 a8 03 	lds	r12, 0x03A8	; 0x8003a8 <dayTmrStarted>
    22f2:	d0 90 a9 03 	lds	r13, 0x03A9	; 0x8003a9 <dayTmrStarted+0x1>
    22f6:	e0 90 aa 03 	lds	r14, 0x03AA	; 0x8003aa <dayTmrStarted+0x2>
    22fa:	f0 90 ab 03 	lds	r15, 0x03AB	; 0x8003ab <dayTmrStarted+0x3>
    22fe:	9b 01       	movw	r18, r22
    2300:	ac 01       	movw	r20, r24
    2302:	2c 19       	sub	r18, r12
    2304:	3d 09       	sbc	r19, r13
    2306:	4e 09       	sbc	r20, r14
    2308:	5f 09       	sbc	r21, r15
    230a:	69 01       	movw	r12, r18
    230c:	7a 01       	movw	r14, r20
    
    if(daynight_state == DAYNIGHT_START_STATE) 
    230e:	80 91 a6 03 	lds	r24, 0x03A6	; 0x8003a6 <daynight_state>
    2312:	81 11       	cpse	r24, r1
    2314:	1f c0       	rjmp	.+62     	; 0x2354 <check_daynight+0x7e>
    { 
        if (kRuntime > STARTUP_DELAY) 
    2316:	39 ef       	ldi	r19, 0xF9	; 249
    2318:	c3 16       	cp	r12, r19
    231a:	3a e2       	ldi	r19, 0x2A	; 42
    231c:	d3 06       	cpc	r13, r19
    231e:	e1 04       	cpc	r14, r1
    2320:	f1 04       	cpc	r15, r1
    2322:	08 f4       	brcc	.+2      	; 0x2326 <check_daynight+0x50>
    2324:	9e c0       	rjmp	.+316    	; 0x2462 <check_daynight+0x18c>
        {
            if(sensor_val > daynight_evening_threshold ) 
    2326:	80 91 a0 03 	lds	r24, 0x03A0	; 0x8003a0 <daynight_evening_threshold>
    232a:	90 91 a1 03 	lds	r25, 0x03A1	; 0x8003a1 <daynight_evening_threshold+0x1>
    232e:	8c 17       	cp	r24, r28
    2330:	9d 07       	cpc	r25, r29
    2332:	14 f4       	brge	.+4      	; 0x2338 <check_daynight+0x62>
            {
                daynight_state = DAYNIGHT_DAY_STATE; 
    2334:	81 e0       	ldi	r24, 0x01	; 1
    2336:	01 c0       	rjmp	.+2      	; 0x233a <check_daynight+0x64>
                dayTmrStarted = millis();
            } 
            else 
            {
                daynight_state = DAYNIGHT_NIGHT_STATE;
    2338:	84 e0       	ldi	r24, 0x04	; 4
    233a:	80 93 a6 03 	sts	0x03A6, r24	; 0x8003a6 <daynight_state>
                dayTmrStarted = millis();
    233e:	0e 94 48 14 	call	0x2890	; 0x2890 <millis>
    2342:	60 93 a8 03 	sts	0x03A8, r22	; 0x8003a8 <dayTmrStarted>
    2346:	70 93 a9 03 	sts	0x03A9, r23	; 0x8003a9 <dayTmrStarted+0x1>
    234a:	80 93 aa 03 	sts	0x03AA, r24	; 0x8003aa <dayTmrStarted+0x2>
    234e:	90 93 ab 03 	sts	0x03AB, r25	; 0x8003ab <dayTmrStarted+0x3>
    2352:	87 c0       	rjmp	.+270    	; 0x2462 <check_daynight+0x18c>
            }
        }
        return;
    } 
  
    if(daynight_state == DAYNIGHT_DAY_STATE) 
    2354:	81 30       	cpi	r24, 0x01	; 1
    2356:	f9 f4       	brne	.+62     	; 0x2396 <check_daynight+0xc0>
    { //day
        if (sensor_val < daynight_evening_threshold ) 
    2358:	80 91 a0 03 	lds	r24, 0x03A0	; 0x8003a0 <daynight_evening_threshold>
    235c:	90 91 a1 03 	lds	r25, 0x03A1	; 0x8003a1 <daynight_evening_threshold+0x1>
    2360:	c8 17       	cp	r28, r24
    2362:	d9 07       	cpc	r29, r25
    2364:	6c f4       	brge	.+26     	; 0x2380 <check_daynight+0xaa>
        {
            daynight_state = DAYNIGHT_EVENING_DEBOUNCE_STATE;
    2366:	82 e0       	ldi	r24, 0x02	; 2
    2368:	80 93 a6 03 	sts	0x03A6, r24	; 0x8003a6 <daynight_state>
            dayTmrStarted = millis();
    236c:	0e 94 48 14 	call	0x2890	; 0x2890 <millis>
    2370:	60 93 a8 03 	sts	0x03A8, r22	; 0x8003a8 <dayTmrStarted>
    2374:	70 93 a9 03 	sts	0x03A9, r23	; 0x8003a9 <dayTmrStarted+0x1>
    2378:	80 93 aa 03 	sts	0x03AA, r24	; 0x8003aa <dayTmrStarted+0x2>
    237c:	90 93 ab 03 	sts	0x03AB, r25	; 0x8003ab <dayTmrStarted+0x3>
        }
        if (kRuntime > DAYNIGHT_TO_LONG) 
    2380:	41 e0       	ldi	r20, 0x01	; 1
    2382:	c4 16       	cp	r12, r20
    2384:	42 ea       	ldi	r20, 0xA2	; 162
    2386:	d4 06       	cpc	r13, r20
    2388:	4a e4       	ldi	r20, 0x4A	; 74
    238a:	e4 06       	cpc	r14, r20
    238c:	44 e0       	ldi	r20, 0x04	; 4
    238e:	f4 06       	cpc	r15, r20
    2390:	08 f4       	brcc	.+2      	; 0x2394 <check_daynight+0xbe>
    2392:	67 c0       	rjmp	.+206    	; 0x2462 <check_daynight+0x18c>
    2394:	3e c0       	rjmp	.+124    	; 0x2412 <check_daynight+0x13c>
            dayTmrStarted = millis();
        }
        return;
    }
  
    if(daynight_state == DAYNIGHT_EVENING_DEBOUNCE_STATE) 
    2396:	82 30       	cpi	r24, 0x02	; 2
    2398:	b9 f4       	brne	.+46     	; 0x23c8 <check_daynight+0xf2>
    { //evening_debounce
        if (sensor_val < daynight_evening_threshold ) 
    239a:	80 91 a0 03 	lds	r24, 0x03A0	; 0x8003a0 <daynight_evening_threshold>
    239e:	90 91 a1 03 	lds	r25, 0x03A1	; 0x8003a1 <daynight_evening_threshold+0x1>
    23a2:	c8 17       	cp	r28, r24
    23a4:	d9 07       	cpc	r29, r25
    23a6:	34 f6       	brge	.-116    	; 0x2334 <check_daynight+0x5e>
        {
            if (kRuntime > daynight_evening_debounce) 
    23a8:	80 91 99 03 	lds	r24, 0x0399	; 0x800399 <daynight_evening_debounce>
    23ac:	90 91 9a 03 	lds	r25, 0x039A	; 0x80039a <daynight_evening_debounce+0x1>
    23b0:	a0 91 9b 03 	lds	r26, 0x039B	; 0x80039b <daynight_evening_debounce+0x2>
    23b4:	b0 91 9c 03 	lds	r27, 0x039C	; 0x80039c <daynight_evening_debounce+0x3>
    23b8:	82 17       	cp	r24, r18
    23ba:	93 07       	cpc	r25, r19
    23bc:	a4 07       	cpc	r26, r20
    23be:	b5 07       	cpc	r27, r21
    23c0:	08 f0       	brcs	.+2      	; 0x23c4 <check_daynight+0xee>
    23c2:	4f c0       	rjmp	.+158    	; 0x2462 <check_daynight+0x18c>
            {
                daynight_state = DAYNIGHT_NIGHTWORK_STATE;
    23c4:	83 e0       	ldi	r24, 0x03	; 3
    23c6:	b9 cf       	rjmp	.-142    	; 0x233a <check_daynight+0x64>
            dayTmrStarted = millis();
        }
        return;
    }

    if(daynight_state == DAYNIGHT_NIGHTWORK_STATE) 
    23c8:	83 30       	cpi	r24, 0x03	; 3
    23ca:	21 f4       	brne	.+8      	; 0x23d4 <check_daynight+0xfe>
    { //work befor night
        //set the night work bit 7
        daynight_work = 0x80; // note the day work bit 6 is clear
    23cc:	80 e8       	ldi	r24, 0x80	; 128
    23ce:	80 93 a7 03 	sts	0x03A7, r24	; 0x8003a7 <daynight_work>
    23d2:	39 c0       	rjmp	.+114    	; 0x2446 <check_daynight+0x170>
        daynight_state = DAYNIGHT_NIGHT_STATE;
        return;
    }

    if(daynight_state == DAYNIGHT_NIGHT_STATE) 
    23d4:	84 30       	cpi	r24, 0x04	; 4
    23d6:	f9 f4       	brne	.+62     	; 0x2416 <check_daynight+0x140>
    { //night
        if (sensor_val > daynight_morning_threshold ) 
    23d8:	80 91 9d 03 	lds	r24, 0x039D	; 0x80039d <daynight_morning_threshold>
    23dc:	90 91 9e 03 	lds	r25, 0x039E	; 0x80039e <daynight_morning_threshold+0x1>
    23e0:	8c 17       	cp	r24, r28
    23e2:	9d 07       	cpc	r25, r29
    23e4:	6c f4       	brge	.+26     	; 0x2400 <check_daynight+0x12a>
        {
            daynight_state = DAYNIGHT_MORNING_DEBOUNCE_STATE;
    23e6:	85 e0       	ldi	r24, 0x05	; 5
    23e8:	80 93 a6 03 	sts	0x03A6, r24	; 0x8003a6 <daynight_state>
            dayTmrStarted = millis();
    23ec:	0e 94 48 14 	call	0x2890	; 0x2890 <millis>
    23f0:	60 93 a8 03 	sts	0x03A8, r22	; 0x8003a8 <dayTmrStarted>
    23f4:	70 93 a9 03 	sts	0x03A9, r23	; 0x8003a9 <dayTmrStarted+0x1>
    23f8:	80 93 aa 03 	sts	0x03AA, r24	; 0x8003aa <dayTmrStarted+0x2>
    23fc:	90 93 ab 03 	sts	0x03AB, r25	; 0x8003ab <dayTmrStarted+0x3>
        }
        if (kRuntime > DAYNIGHT_TO_LONG) 
    2400:	51 e0       	ldi	r21, 0x01	; 1
    2402:	c5 16       	cp	r12, r21
    2404:	52 ea       	ldi	r21, 0xA2	; 162
    2406:	d5 06       	cpc	r13, r21
    2408:	5a e4       	ldi	r21, 0x4A	; 74
    240a:	e5 06       	cpc	r14, r21
    240c:	54 e0       	ldi	r21, 0x04	; 4
    240e:	f5 06       	cpc	r15, r21
    2410:	40 f1       	brcs	.+80     	; 0x2462 <check_daynight+0x18c>
        {
            daynight_state = DAYNIGHT_FAIL_STATE;
    2412:	87 e0       	ldi	r24, 0x07	; 7
    2414:	92 cf       	rjmp	.-220    	; 0x233a <check_daynight+0x64>
            dayTmrStarted = millis();
        }
        return;
    }

    if(daynight_state == DAYNIGHT_MORNING_DEBOUNCE_STATE) 
    2416:	85 30       	cpi	r24, 0x05	; 5
    2418:	c1 f4       	brne	.+48     	; 0x244a <check_daynight+0x174>
    { //morning_debounce
        if (sensor_val > daynight_morning_threshold ) 
    241a:	80 91 9d 03 	lds	r24, 0x039D	; 0x80039d <daynight_morning_threshold>
    241e:	90 91 9e 03 	lds	r25, 0x039E	; 0x80039e <daynight_morning_threshold+0x1>
    2422:	8c 17       	cp	r24, r28
    2424:	9d 07       	cpc	r25, r29
    2426:	7c f4       	brge	.+30     	; 0x2446 <check_daynight+0x170>
        {
            if (kRuntime > daynight_morning_debounce) 
    2428:	80 91 a2 03 	lds	r24, 0x03A2	; 0x8003a2 <daynight_morning_debounce>
    242c:	90 91 a3 03 	lds	r25, 0x03A3	; 0x8003a3 <daynight_morning_debounce+0x1>
    2430:	a0 91 a4 03 	lds	r26, 0x03A4	; 0x8003a4 <daynight_morning_debounce+0x2>
    2434:	b0 91 a5 03 	lds	r27, 0x03A5	; 0x8003a5 <daynight_morning_debounce+0x3>
    2438:	82 17       	cp	r24, r18
    243a:	93 07       	cpc	r25, r19
    243c:	a4 07       	cpc	r26, r20
    243e:	b5 07       	cpc	r27, r21
    2440:	80 f4       	brcc	.+32     	; 0x2462 <check_daynight+0x18c>
            {
                daynight_state = DAYNIGHT_DAYWORK_STATE;
    2442:	86 e0       	ldi	r24, 0x06	; 6
    2444:	0c c0       	rjmp	.+24     	; 0x245e <check_daynight+0x188>
            }
        }
        else 
        {
            daynight_state = DAYNIGHT_NIGHT_STATE;
    2446:	84 e0       	ldi	r24, 0x04	; 4
    2448:	0a c0       	rjmp	.+20     	; 0x245e <check_daynight+0x188>
        }
        return;
    }

    if(daynight_state == DAYNIGHT_DAYWORK_STATE) 
    244a:	86 30       	cpi	r24, 0x06	; 6
    244c:	29 f4       	brne	.+10     	; 0x2458 <check_daynight+0x182>
    { //work befor day
        //set the day work bit 6
        daynight_work = 0x40; // and clear the night work bit 7
    244e:	80 e4       	ldi	r24, 0x40	; 64
    2450:	80 93 a7 03 	sts	0x03A7, r24	; 0x8003a7 <daynight_work>
        daynight_state = DAYNIGHT_DAY_STATE;
    2454:	81 e0       	ldi	r24, 0x01	; 1
    2456:	03 c0       	rjmp	.+6      	; 0x245e <check_daynight+0x188>
        return;
    }

    //fail state can be restart by clearing status bit 6 with i2c command 7
    if(daynight_state > DAYNIGHT_FAIL_STATE) 
    2458:	87 30       	cpi	r24, 0x07	; 7
    245a:	19 f0       	breq	.+6      	; 0x2462 <check_daynight+0x18c>
    { 
        daynight_state = DAYNIGHT_FAIL_STATE;
    245c:	87 e0       	ldi	r24, 0x07	; 7
    245e:	80 93 a6 03 	sts	0x03A6, r24	; 0x8003a6 <daynight_state>
        return;
    }
    return;
    2462:	df 91       	pop	r29
    2464:	cf 91       	pop	r28
    2466:	ff 90       	pop	r15
    2468:	ef 90       	pop	r14
    246a:	df 90       	pop	r13
    246c:	cf 90       	pop	r12
    246e:	08 95       	ret

00002470 <__vector_18>:
}

#if defined(AT90_UART) || defined(ATMEGA_USART) || defined(ATMEGA_USART0) 

ISR(UART0_RECEIVE_INTERRUPT)
{
    2470:	1f 92       	push	r1
    2472:	0f 92       	push	r0
    2474:	0f b6       	in	r0, 0x3f	; 63
    2476:	0f 92       	push	r0
    2478:	11 24       	eor	r1, r1
    247a:	2f 93       	push	r18
    247c:	3f 93       	push	r19
    247e:	4f 93       	push	r20
    2480:	5f 93       	push	r21
    2482:	8f 93       	push	r24
    2484:	9f 93       	push	r25
    2486:	ef 93       	push	r30
    2488:	ff 93       	push	r31
    uint8_t data;
    uint8_t usr;
    uint8_t lastRxError;
 
    /* read UART status register and UART data register */ 
    usr  = UART0_STATUS;
    248a:	20 91 c0 00 	lds	r18, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
    data = UART0_DATA;
    248e:	30 91 c6 00 	lds	r19, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
#if defined( AT90_UART )
    lastRxError = (usr & ((1<<FE)|(1<<DOR)) );
#elif defined( ATMEGA_USART )
    lastRxError = (usr & ((1<<FE)|(1<<DOR)) );
#elif defined( ATMEGA_USART0 )
    lastRxError = (usr & ((1<<FE0)|(1<<DOR0)) );
    2492:	28 71       	andi	r18, 0x18	; 24
#elif defined ( ATMEGA_UART )
    lastRxError = (usr & ((1<<FE)|(1<<DOR)) );
#endif
        
    /* calculate buffer index */ 
    tmphead = ( UART0_RxHead + 1) & UART_RX0_BUFFER_MASK;
    2494:	80 91 a2 01 	lds	r24, 0x01A2	; 0x8001a2 <UART0_RxHead>
    2498:	90 e0       	ldi	r25, 0x00	; 0
    249a:	01 96       	adiw	r24, 0x01	; 1
    249c:	8f 71       	andi	r24, 0x1F	; 31
    249e:	99 27       	eor	r25, r25
    
    if ( tmphead == UART0_RxTail ) {
    24a0:	40 91 a1 01 	lds	r20, 0x01A1	; 0x8001a1 <UART0_RxTail>
    24a4:	50 e0       	ldi	r21, 0x00	; 0
    24a6:	84 17       	cp	r24, r20
    24a8:	95 07       	cpc	r25, r21
    24aa:	39 f0       	breq	.+14     	; 0x24ba <__vector_18+0x4a>
        /* error: receive buffer overflow */
        lastRxError = UART_BUFFER_OVERFLOW >> 8;
    } else {
        /* store new index */
        UART0_RxHead = tmphead;
    24ac:	80 93 a2 01 	sts	0x01A2, r24	; 0x8001a2 <UART0_RxHead>
        /* store received data in buffer */
        UART_RxBuf[tmphead] = data;
    24b0:	fc 01       	movw	r30, r24
    24b2:	eb 55       	subi	r30, 0x5B	; 91
    24b4:	fe 4f       	sbci	r31, 0xFE	; 254
    24b6:	30 83       	st	Z, r19
    24b8:	01 c0       	rjmp	.+2      	; 0x24bc <__vector_18+0x4c>
    /* calculate buffer index */ 
    tmphead = ( UART0_RxHead + 1) & UART_RX0_BUFFER_MASK;
    
    if ( tmphead == UART0_RxTail ) {
        /* error: receive buffer overflow */
        lastRxError = UART_BUFFER_OVERFLOW >> 8;
    24ba:	22 e0       	ldi	r18, 0x02	; 2
        /* store new index */
        UART0_RxHead = tmphead;
        /* store received data in buffer */
        UART_RxBuf[tmphead] = data;
    }
    UART0_LastRxError = lastRxError;   
    24bc:	20 93 a0 01 	sts	0x01A0, r18	; 0x8001a0 <UART0_LastRxError>
}
    24c0:	ff 91       	pop	r31
    24c2:	ef 91       	pop	r30
    24c4:	9f 91       	pop	r25
    24c6:	8f 91       	pop	r24
    24c8:	5f 91       	pop	r21
    24ca:	4f 91       	pop	r20
    24cc:	3f 91       	pop	r19
    24ce:	2f 91       	pop	r18
    24d0:	0f 90       	pop	r0
    24d2:	0f be       	out	0x3f, r0	; 63
    24d4:	0f 90       	pop	r0
    24d6:	1f 90       	pop	r1
    24d8:	18 95       	reti

000024da <__vector_19>:


ISR(UART0_TRANSMIT_INTERRUPT)
{
    24da:	1f 92       	push	r1
    24dc:	0f 92       	push	r0
    24de:	0f b6       	in	r0, 0x3f	; 63
    24e0:	0f 92       	push	r0
    24e2:	11 24       	eor	r1, r1
    24e4:	8f 93       	push	r24
    24e6:	9f 93       	push	r25
    24e8:	ef 93       	push	r30
    24ea:	ff 93       	push	r31
    uint16_t tmptail;

    if ( UART0_TxHead != UART0_TxTail) {
    24ec:	90 91 a4 01 	lds	r25, 0x01A4	; 0x8001a4 <UART0_TxHead>
    24f0:	80 91 a3 01 	lds	r24, 0x01A3	; 0x8001a3 <UART0_TxTail>
    24f4:	98 17       	cp	r25, r24
    24f6:	79 f0       	breq	.+30     	; 0x2516 <__vector_19+0x3c>
        /* calculate and store new buffer index */
        tmptail = (UART0_TxTail + 1) & UART_TX0_BUFFER_MASK;
    24f8:	80 91 a3 01 	lds	r24, 0x01A3	; 0x8001a3 <UART0_TxTail>
    24fc:	90 e0       	ldi	r25, 0x00	; 0
    24fe:	01 96       	adiw	r24, 0x01	; 1
    2500:	8f 71       	andi	r24, 0x1F	; 31
    2502:	99 27       	eor	r25, r25
        UART0_TxTail = tmptail;
    2504:	80 93 a3 01 	sts	0x01A3, r24	; 0x8001a3 <UART0_TxTail>
        /* get one byte from buffer and write it to UART */
        UART0_DATA = UART_TxBuf[tmptail];  /* start transmission */
    2508:	fc 01       	movw	r30, r24
    250a:	eb 53       	subi	r30, 0x3B	; 59
    250c:	fe 4f       	sbci	r31, 0xFE	; 254
    250e:	80 81       	ld	r24, Z
    2510:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
    2514:	05 c0       	rjmp	.+10     	; 0x2520 <__vector_19+0x46>
    } else {
        /* tx buffer empty, disable UDRE interrupt */
        UART0_CONTROL &= ~(1<<UART0_UDRIE);
    2516:	80 91 c1 00 	lds	r24, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    251a:	8f 7d       	andi	r24, 0xDF	; 223
    251c:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    }
}
    2520:	ff 91       	pop	r31
    2522:	ef 91       	pop	r30
    2524:	9f 91       	pop	r25
    2526:	8f 91       	pop	r24
    2528:	0f 90       	pop	r0
    252a:	0f be       	out	0x3f, r0	; 63
    252c:	0f 90       	pop	r0
    252e:	1f 90       	pop	r1
    2530:	18 95       	reti

00002532 <uart0_init>:
          UART0_CONTROL = _BV(RXEN0) | _BV(TXEN0); // enable TX and RX glitch free
          UCSR0C = (1<<UCSZ00) | (1<<UCSZ01); // control frame format
          UBRR0L = (uint8_t)( (F_CPU + BAUD * 4L) / (BAUD * 8L) - 1 );
    */
    
    UART0_TxHead = 0;
    2532:	10 92 a4 01 	sts	0x01A4, r1	; 0x8001a4 <UART0_TxHead>
    UART0_TxTail = 0;
    2536:	10 92 a3 01 	sts	0x01A3, r1	; 0x8001a3 <UART0_TxTail>
    UART0_RxHead = 0;
    253a:	10 92 a2 01 	sts	0x01A2, r1	; 0x8001a2 <UART0_RxHead>
    UART0_RxTail = 0;
    253e:	10 92 a1 01 	sts	0x01A1, r1	; 0x8001a1 <UART0_RxTail>
    if ( baudrate & 0x8000 ) {
        UART0_STATUS = (1<<U2X);  //Enable 2x speed
        baudrate &= ~0x8000;
    }
#elif defined ( ATMEGA_USART0 )
    if ( baudrate & 0x8000 ) {
    2542:	97 ff       	sbrs	r25, 7
    2544:	04 c0       	rjmp	.+8      	; 0x254e <uart0_init+0x1c>
        UART0_STATUS = (1<<U2X0);  //Enable 2x speed
    2546:	22 e0       	ldi	r18, 0x02	; 2
    2548:	20 93 c0 00 	sts	0x00C0, r18	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
        baudrate &= ~0x8000;
    254c:	9f 77       	andi	r25, 0x7F	; 127
    UBRRH = (uint8_t)(baudrate>>8);
    UBRRL = (uint8_t) baudrate;

#elif defined ( ATMEGA_USART0 )
    /* Enable USART receiver and transmitter and receive complete interrupt */
    UART0_CONTROL = (1<<RXCIE0)|(1<<RXEN0)|(1<<TXEN0);
    254e:	28 e9       	ldi	r18, 0x98	; 152
    2550:	20 93 c1 00 	sts	0x00C1, r18	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>

    /* Set frame format: asynchronous, 8data, no parity, 1stop bit */
#ifdef URSEL0
    UCSR0C = (1<<URSEL0)|(3<<UCSZ00);
#else
    UCSR0C = (3<<UCSZ00);
    2554:	26 e0       	ldi	r18, 0x06	; 6
    2556:	20 93 c2 00 	sts	0x00C2, r18	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7e00c2>
#endif /* defined( ATMEGA_USART0 ) */

    /* Set ATMEGA_USART0 baud rate */
    UBRR0H = (uint8_t)(baudrate>>8);
    255a:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7e00c5>
    UBRR0L = (uint8_t) baudrate;
    255e:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>
    2562:	08 95       	ret

00002564 <uart0_getc>:
uint16_t uart0_getc(void)
{
    uint16_t tmptail;
    uint8_t data;

    if ( UART0_RxHead == UART0_RxTail ) {
    2564:	90 91 a2 01 	lds	r25, 0x01A2	; 0x8001a2 <UART0_RxHead>
    2568:	80 91 a1 01 	lds	r24, 0x01A1	; 0x8001a1 <UART0_RxTail>
    256c:	98 17       	cp	r25, r24
    256e:	a1 f0       	breq	.+40     	; 0x2598 <uart0_getc+0x34>
        return UART_NO_DATA;   /* no data available */
    }

    /* calculate /store buffer index */
    tmptail = (UART0_RxTail + 1) & UART_RX0_BUFFER_MASK;
    2570:	80 91 a1 01 	lds	r24, 0x01A1	; 0x8001a1 <UART0_RxTail>
    2574:	90 e0       	ldi	r25, 0x00	; 0
    2576:	01 96       	adiw	r24, 0x01	; 1
    2578:	8f 71       	andi	r24, 0x1F	; 31
    257a:	99 27       	eor	r25, r25
    UART0_RxTail = tmptail;
    257c:	80 93 a1 01 	sts	0x01A1, r24	; 0x8001a1 <UART0_RxTail>

    /* get data from receive buffer */
    data = UART_RxBuf[tmptail];
    2580:	fc 01       	movw	r30, r24
    2582:	eb 55       	subi	r30, 0x5B	; 91
    2584:	fe 4f       	sbci	r31, 0xFE	; 254
    2586:	20 81       	ld	r18, Z

    return (UART0_LastRxError << 8) + data;
    2588:	80 91 a0 01 	lds	r24, 0x01A0	; 0x8001a0 <UART0_LastRxError>
    258c:	90 e0       	ldi	r25, 0x00	; 0
    258e:	98 2f       	mov	r25, r24
    2590:	88 27       	eor	r24, r24
    2592:	82 0f       	add	r24, r18
    2594:	91 1d       	adc	r25, r1
    2596:	08 95       	ret
{
    uint16_t tmptail;
    uint8_t data;

    if ( UART0_RxHead == UART0_RxTail ) {
        return UART_NO_DATA;   /* no data available */
    2598:	80 e0       	ldi	r24, 0x00	; 0
    259a:	91 e0       	ldi	r25, 0x01	; 1
    /* get data from receive buffer */
    data = UART_RxBuf[tmptail];

    return (UART0_LastRxError << 8) + data;

} /* uart0_getc */
    259c:	08 95       	ret

0000259e <uart0_putc>:

void uart0_putc(uint8_t data)
{
    uint16_t tmphead;

    tmphead  = (UART0_TxHead + 1) & UART_TX0_BUFFER_MASK;
    259e:	20 91 a4 01 	lds	r18, 0x01A4	; 0x8001a4 <UART0_TxHead>
    25a2:	30 e0       	ldi	r19, 0x00	; 0
    25a4:	2f 5f       	subi	r18, 0xFF	; 255
    25a6:	3f 4f       	sbci	r19, 0xFF	; 255
    25a8:	2f 71       	andi	r18, 0x1F	; 31
    25aa:	33 27       	eor	r19, r19

    while ( tmphead == UART0_TxTail ) {
    25ac:	40 91 a3 01 	lds	r20, 0x01A3	; 0x8001a3 <UART0_TxTail>
    25b0:	50 e0       	ldi	r21, 0x00	; 0
    25b2:	24 17       	cp	r18, r20
    25b4:	35 07       	cpc	r19, r21
    25b6:	d1 f3       	breq	.-12     	; 0x25ac <uart0_putc+0xe>
        ;/* wait for free space in buffer */
    }

    UART_TxBuf[tmphead] = data;
    25b8:	f9 01       	movw	r30, r18
    25ba:	eb 53       	subi	r30, 0x3B	; 59
    25bc:	fe 4f       	sbci	r31, 0xFE	; 254
    25be:	80 83       	st	Z, r24
    UART0_TxHead = tmphead;
    25c0:	20 93 a4 01 	sts	0x01A4, r18	; 0x8001a4 <UART0_TxHead>

    /* enable UDRE interrupt */
    UART0_CONTROL    |= (1<<UART0_UDRIE);
    25c4:	80 91 c1 00 	lds	r24, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    25c8:	80 62       	ori	r24, 0x20	; 32
    25ca:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    25ce:	08 95       	ret

000025d0 <uartstream0_putchar>:
	return &uartstream0_f;
}	

static int uartstream0_putchar(char c, FILE *stream)
{
	uart0_putc((uint8_t) c);
    25d0:	0e 94 cf 12 	call	0x259e	; 0x259e <uart0_putc>
	return 0;
}
    25d4:	80 e0       	ldi	r24, 0x00	; 0
    25d6:	90 e0       	ldi	r25, 0x00	; 0
    25d8:	08 95       	ret

000025da <uart0_available>:
} /* uart0_flush */

/* number of bytes available in the receive buffer */
uint16_t uart0_available(void)
{
    return (UART_RX0_BUFFER_SIZE + UART0_RxHead - UART0_RxTail) & UART_RX0_BUFFER_MASK;
    25da:	80 91 a2 01 	lds	r24, 0x01A2	; 0x8001a2 <UART0_RxHead>
    25de:	20 91 a1 01 	lds	r18, 0x01A1	; 0x8001a1 <UART0_RxTail>
    25e2:	90 e0       	ldi	r25, 0x00	; 0
    25e4:	80 96       	adiw	r24, 0x20	; 32
    25e6:	82 1b       	sub	r24, r18
    25e8:	91 09       	sbc	r25, r1
} /* uart0_available */
    25ea:	8f 71       	andi	r24, 0x1F	; 31
    25ec:	99 27       	eor	r25, r25
    25ee:	08 95       	ret

000025f0 <uartstream0_getchar>:
}

static int uartstream0_getchar(FILE *stream)
{
	uint16_t res;
	while( !(uart0_available()) );  // wait for input
    25f0:	0e 94 ed 12 	call	0x25da	; 0x25da <uart0_available>
    25f4:	89 2b       	or	r24, r25
    25f6:	e1 f3       	breq	.-8      	; 0x25f0 <uartstream0_getchar>
    res = uart0_getc();
    25f8:	0e 94 b2 12 	call	0x2564	; 0x2564 <uart0_getc>
    if(res == '\r') res = '\n';
    25fc:	8d 30       	cpi	r24, 0x0D	; 13
    25fe:	91 05       	cpc	r25, r1
    2600:	11 f4       	brne	.+4      	; 0x2606 <uartstream0_getchar+0x16>
    2602:	8a e0       	ldi	r24, 0x0A	; 10
    2604:	90 e0       	ldi	r25, 0x00	; 0
	return (int) (res & 0xFF);
}
    2606:	99 27       	eor	r25, r25
    2608:	08 95       	ret

0000260a <uartstream0_init>:
// Stream declaration for stdio
static FILE uartstream0_f = FDEV_SETUP_STREAM(uartstream0_putchar, uartstream0_getchar, _FDEV_SETUP_RW);

/* Initialize the file handle, return the file handle  */
FILE *uartstream0_init(uint32_t baudrate)
{
    260a:	0f 93       	push	r16
    260c:	1f 93       	push	r17
    260e:	8b 01       	movw	r16, r22
    2610:	9c 01       	movw	r18, r24
	uart0_init(UART_BAUD_SELECT(baudrate, F_CPU));
    2612:	dc 01       	movw	r26, r24
    2614:	cb 01       	movw	r24, r22
    2616:	80 5a       	subi	r24, 0xA0	; 160
    2618:	9c 41       	sbci	r25, 0x1C	; 28
    261a:	a9 4e       	sbci	r26, 0xE9	; 233
    261c:	bf 4f       	sbci	r27, 0xFF	; 255
    261e:	bc 01       	movw	r22, r24
    2620:	cd 01       	movw	r24, r26
    2622:	43 e0       	ldi	r20, 0x03	; 3
    2624:	66 0f       	add	r22, r22
    2626:	77 1f       	adc	r23, r23
    2628:	88 1f       	adc	r24, r24
    262a:	99 1f       	adc	r25, r25
    262c:	4a 95       	dec	r20
    262e:	d1 f7       	brne	.-12     	; 0x2624 <uartstream0_init+0x1a>
    2630:	a9 01       	movw	r20, r18
    2632:	98 01       	movw	r18, r16
    2634:	e4 e0       	ldi	r30, 0x04	; 4
    2636:	22 0f       	add	r18, r18
    2638:	33 1f       	adc	r19, r19
    263a:	44 1f       	adc	r20, r20
    263c:	55 1f       	adc	r21, r21
    263e:	ea 95       	dec	r30
    2640:	d1 f7       	brne	.-12     	; 0x2636 <uartstream0_init+0x2c>
    2642:	0e 94 cf 17 	call	0x2f9e	; 0x2f9e <__udivmodsi4>
    2646:	c9 01       	movw	r24, r18
    2648:	01 97       	sbiw	r24, 0x01	; 1
    264a:	0e 94 99 12 	call	0x2532	; 0x2532 <uart0_init>
	return &uartstream0_f;
}	
    264e:	80 e0       	ldi	r24, 0x00	; 0
    2650:	91 e0       	ldi	r25, 0x01	; 1
    2652:	1f 91       	pop	r17
    2654:	0f 91       	pop	r16
    2656:	08 95       	ret

00002658 <__vector_21>:
volatile uint8_t analog_reference;

static uint8_t free_running;

// Interrupt service routine for enable_ADC_auto_conversion
ISR(ADC_vect){
    2658:	1f 92       	push	r1
    265a:	0f 92       	push	r0
    265c:	0f b6       	in	r0, 0x3f	; 63
    265e:	0f 92       	push	r0
    2660:	11 24       	eor	r1, r1
    2662:	2f 93       	push	r18
    2664:	8f 93       	push	r24
    2666:	9f 93       	push	r25
    2668:	ef 93       	push	r30
    266a:	ff 93       	push	r31
    // ADCL contain lower 8 bits, ADCH upper (two bits)
    // Must read ADCL first (news ADC is now defined for this)
    adc[adc_channel] = ADC;
    266c:	e0 91 ac 03 	lds	r30, 0x03AC	; 0x8003ac <adc_channel>
    2670:	f0 e0       	ldi	r31, 0x00	; 0
    2672:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
    2676:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
    267a:	ee 0f       	add	r30, r30
    267c:	ff 1f       	adc	r31, r31
    267e:	e2 55       	subi	r30, 0x52	; 82
    2680:	fc 4f       	sbci	r31, 0xFC	; 252
    2682:	91 83       	std	Z+1, r25	; 0x01
    2684:	80 83       	st	Z, r24
    //adc[adc_channel] = ADCL | (ADCH << 8);
    
    ++adc_channel;
    2686:	80 91 ac 03 	lds	r24, 0x03AC	; 0x8003ac <adc_channel>
    268a:	8f 5f       	subi	r24, 0xFF	; 255
    268c:	80 93 ac 03 	sts	0x03AC, r24	; 0x8003ac <adc_channel>
    
    // ch 0 is ALT_I, always read
    // ch 1 is ALT_V, only read when ALT_EN is low (e.g., at rest/not charging)
    if ( (adc_channel == 1) && digitalRead(ALT_EN) )
    2690:	80 91 ac 03 	lds	r24, 0x03AC	; 0x8003ac <adc_channel>
    2694:	81 30       	cpi	r24, 0x01	; 1
    2696:	29 f4       	brne	.+10     	; 0x26a2 <__vector_21+0x4a>
    2698:	1b 9b       	sbis	0x03, 3	; 3
    269a:	03 c0       	rjmp	.+6      	; 0x26a2 <__vector_21+0x4a>
    {
        adc_channel = 6; // skip channel 1
    269c:	86 e0       	ldi	r24, 0x06	; 6
    269e:	80 93 ac 03 	sts	0x03AC, r24	; 0x8003ac <adc_channel>
    }
    // skip channels 3..5
    if (adc_channel == 2)
    26a2:	80 91 ac 03 	lds	r24, 0x03AC	; 0x8003ac <adc_channel>
    26a6:	82 30       	cpi	r24, 0x02	; 2
    26a8:	19 f4       	brne	.+6      	; 0x26b0 <__vector_21+0x58>
    {
        adc_channel = 6;
    26aa:	86 e0       	ldi	r24, 0x06	; 6
    26ac:	80 93 ac 03 	sts	0x03AC, r24	; 0x8003ac <adc_channel>
    }
    // ch 6 is PWR_I, always read
    // ch 7 is PWR_V, only read when ALT_EN is low (e.g., at rest/not charging)
    if ( (adc_channel == 7) && digitalRead(ALT_EN) )
    26b0:	80 91 ac 03 	lds	r24, 0x03AC	; 0x8003ac <adc_channel>
    26b4:	87 30       	cpi	r24, 0x07	; 7
    26b6:	29 f4       	brne	.+10     	; 0x26c2 <__vector_21+0x6a>
    26b8:	1b 9b       	sbis	0x03, 3	; 3
    26ba:	03 c0       	rjmp	.+6      	; 0x26c2 <__vector_21+0x6a>
    {
        adc_channel = 8; // skip channel 7
    26bc:	88 e0       	ldi	r24, 0x08	; 8
    26be:	80 93 ac 03 	sts	0x03AC, r24	; 0x8003ac <adc_channel>
    }

    if (adc_channel >= ADC_CHANNELS) 
    26c2:	80 91 ac 03 	lds	r24, 0x03AC	; 0x8003ac <adc_channel>
    26c6:	88 30       	cpi	r24, 0x08	; 8
    26c8:	b0 f4       	brcc	.+44     	; 0x26f6 <__vector_21+0x9e>

    }

#if defined(ADMUX)
    // clear the mux to select the next channel to do conversion without changing the reference
    ADMUX &= ~(1<<MUX3) & ~(1<<MUX2) & ~(1<<MUX1) & ~(1<<MUX0);
    26ca:	80 91 7c 00 	lds	r24, 0x007C	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
    26ce:	80 7f       	andi	r24, 0xF0	; 240
    26d0:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
        
    // use a stack register to reset the referance, most likly it is not changed and fliping the hardware bit would mess up the reading.
    ADMUX = ( (ADMUX & ~(ADREFSMASK) & ~(1<<ADLAR) ) | analog_reference ) + adc_channel;
    26d4:	80 91 7c 00 	lds	r24, 0x007C	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
    26d8:	20 91 ad 03 	lds	r18, 0x03AD	; 0x8003ad <analog_reference>
    26dc:	90 91 ac 03 	lds	r25, 0x03AC	; 0x8003ac <adc_channel>
    26e0:	8f 71       	andi	r24, 0x1F	; 31
    26e2:	82 2b       	or	r24, r18
    26e4:	89 0f       	add	r24, r25
    26e6:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
#else
#   error missing ADMUX register which is used to sellect the reference and channel
#endif

    // set ADSC in ADCSRA, ADC Start Conversion
    ADCSRA |= (1<<ADSC);
    26ea:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>
    26ee:	80 64       	ori	r24, 0x40	; 64
    26f0:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>
    26f4:	0c c0       	rjmp	.+24     	; 0x270e <__vector_21+0xb6>
        adc_channel = 8; // skip channel 7
    }

    if (adc_channel >= ADC_CHANNELS) 
    {
        adc_channel = 0;
    26f6:	10 92 ac 03 	sts	0x03AC, r1	; 0x8003ac <adc_channel>
        adc[ADC_CHANNELS] = 0x7FFF; // mark to notify that ADC burst is done
    26fa:	8f ef       	ldi	r24, 0xFF	; 255
    26fc:	9f e7       	ldi	r25, 0x7F	; 127
    26fe:	90 93 bf 03 	sts	0x03BF, r25	; 0x8003bf <adc+0x11>
    2702:	80 93 be 03 	sts	0x03BE, r24	; 0x8003be <adc+0x10>
        if (!free_running)
    2706:	80 91 e5 01 	lds	r24, 0x01E5	; 0x8001e5 <free_running>
    270a:	81 11       	cpse	r24, r1
    270c:	de cf       	rjmp	.-68     	; 0x26ca <__vector_21+0x72>
#   error missing ADMUX register which is used to sellect the reference and channel
#endif

    // set ADSC in ADCSRA, ADC Start Conversion
    ADCSRA |= (1<<ADSC);
}
    270e:	ff 91       	pop	r31
    2710:	ef 91       	pop	r30
    2712:	9f 91       	pop	r25
    2714:	8f 91       	pop	r24
    2716:	2f 91       	pop	r18
    2718:	0f 90       	pop	r0
    271a:	0f be       	out	0x3f, r0	; 63
    271c:	0f 90       	pop	r0
    271e:	1f 90       	pop	r1
    2720:	18 95       	reti

00002722 <init_ADC_single_conversion>:
void init_ADC_single_conversion(uint8_t reference)
{
    // The user must select the reference they want to initialization the ADC with, 
    // it should not be automagic. Smoke will get let out if AREF is connected to
    // another source while AVCC is selected. AREF should not be run to a pin.
    analog_reference = reference;
    2722:	80 93 ad 03 	sts	0x03AD, r24	; 0x8003ad <analog_reference>
    free_running = 0;
    2726:	10 92 e5 01 	sts	0x01E5, r1	; 0x8001e5 <free_running>

#if defined(ADMUX)
    // clear the channel select MUX
    uint8_t local_ADMUX = ADMUX & ~(1<<MUX3) & ~(1<<MUX2) & ~(1<<MUX1) & ~(1<<MUX0);
    272a:	ec e7       	ldi	r30, 0x7C	; 124
    272c:	f0 e0       	ldi	r31, 0x00	; 0
    272e:	90 81       	ld	r25, Z

    // clear the reference bits REFS0, REFS1[,REFS2]
    local_ADMUX = (local_ADMUX & ~(ADREFSMASK));
    
    // select the reference so it has time to stabalize.
    ADMUX = local_ADMUX | reference ;
    2730:	90 73       	andi	r25, 0x30	; 48
    2732:	89 2b       	or	r24, r25
    2734:	80 83       	st	Z, r24
	#if F_CPU >= 16000000 // 16 MHz / 128 = 125 KHz
		ADCSRA |= (1<<ADPS2);
		ADCSRA |= (1<<ADPS1);
		ADCSRA |= (1<<ADPS0);
	#elif F_CPU >= 8000000 // 8 MHz / 64 = 125 KHz
		ADCSRA |= (1<<ADPS2);
    2736:	ea e7       	ldi	r30, 0x7A	; 122
    2738:	f0 e0       	ldi	r31, 0x00	; 0
    273a:	80 81       	ld	r24, Z
    273c:	84 60       	ori	r24, 0x04	; 4
    273e:	80 83       	st	Z, r24
		ADCSRA |= (1<<ADPS1);
    2740:	80 81       	ld	r24, Z
    2742:	82 60       	ori	r24, 0x02	; 2
    2744:	80 83       	st	Z, r24
		ADCSRA &= ~(1<<ADPS0);
    2746:	80 81       	ld	r24, Z
    2748:	8e 7f       	andi	r24, 0xFE	; 254
    274a:	80 83       	st	Z, r24
		ADCSRA &= ~(1<<ADPS2);
		ADCSRA &= ~(1<<ADPS1);
        ADCSRA |= (1<<ADPS0);
	#endif
	// enable a2d conversions
	ADCSRA |= (1<<ADEN);
    274c:	80 81       	ld	r24, Z
    274e:	80 68       	ori	r24, 0x80	; 128
    2750:	80 83       	st	Z, r24
#else
#   error missing ADCSRA register which is used to set the prescaler range
#endif
    ADC_auto_conversion = 0;
    2752:	10 92 c0 03 	sts	0x03C0, r1	; 0x8003c0 <ADC_auto_conversion>
    2756:	08 95       	ret

00002758 <enable_ADC_auto_conversion>:

/* This changes the ADC to Auto Trigger mode. It will take readings on each 
    channel and hold them in an array. The array value is accessed by reading from adc[]  */
void enable_ADC_auto_conversion(uint8_t free_run)
{
    adc_channel = 0;
    2758:	10 92 ac 03 	sts	0x03AC, r1	; 0x8003ac <adc_channel>
    adc[ADC_CHANNELS] = 0x00;
    275c:	10 92 bf 03 	sts	0x03BF, r1	; 0x8003bf <adc+0x11>
    2760:	10 92 be 03 	sts	0x03BE, r1	; 0x8003be <adc+0x10>
    free_running = free_run;
    2764:	80 93 e5 01 	sts	0x01E5, r24	; 0x8001e5 <free_running>
    //      EXTERNAL_AREF 0
    //      EXTERNAL_AVCC (1<<REFS0)
    //      INTERNAL_1V1 (1<<REFS1) | (1<<REFS0)
#if defined(ADMUX)
    // clear the channel select MUX
    uint8_t local_ADMUX = ADMUX & ~(1<<MUX3) & ~(1<<MUX2) & ~(1<<MUX1) & ~(1<<MUX0);
    2768:	ec e7       	ldi	r30, 0x7C	; 124
    276a:	f0 e0       	ldi	r31, 0x00	; 0
    276c:	80 81       	ld	r24, Z

    // clear the reference bits REFS0, REFS1[,REFS2]
    local_ADMUX = (local_ADMUX & ~(ADREFSMASK));
    
    // select the reference so it has time to stabalize.
    ADMUX = local_ADMUX | analog_reference ;
    276e:	90 91 ad 03 	lds	r25, 0x03AD	; 0x8003ad <analog_reference>
    2772:	80 73       	andi	r24, 0x30	; 48
    2774:	89 2b       	or	r24, r25
    2776:	80 83       	st	Z, r24
	#if F_CPU >= 16000000 // 16 MHz / 128 = 125 KHz
		ADCSRA |= (1<<ADPS2);
		ADCSRA |= (1<<ADPS1);
		ADCSRA |= (1<<ADPS0);
	#elif F_CPU >= 8000000 // 8 MHz / 64 = 125 KHz
		ADCSRA |= (1<<ADPS2);
    2778:	ea e7       	ldi	r30, 0x7A	; 122
    277a:	f0 e0       	ldi	r31, 0x00	; 0
    277c:	80 81       	ld	r24, Z
    277e:	84 60       	ori	r24, 0x04	; 4
    2780:	80 83       	st	Z, r24
		ADCSRA |= (1<<ADPS1);
    2782:	80 81       	ld	r24, Z
    2784:	82 60       	ori	r24, 0x02	; 2
    2786:	80 83       	st	Z, r24
		ADCSRA &= ~(1<<ADPS0);
    2788:	80 81       	ld	r24, Z
    278a:	8e 7f       	andi	r24, 0xFE	; 254
    278c:	80 83       	st	Z, r24
		ADCSRA &= ~(1<<ADPS1);
        ADCSRA |= (1<<ADPS0);
	#endif
    
	// Power up the ADC and set it for a single conversion with interrupts enabled
    ADCSRA = ( (ADCSRA | (1<<ADEN) ) & ~(1<<ADATE) ) | (1 << ADIE);
    278e:	80 81       	ld	r24, Z
    2790:	87 75       	andi	r24, 0x57	; 87
    2792:	88 68       	ori	r24, 0x88	; 136
    2794:	80 83       	st	Z, r24

    // Start an ADC Conversion 
    ADCSRA |= (1<<ADSC);
    2796:	80 81       	ld	r24, Z
    2798:	80 64       	ori	r24, 0x40	; 64
    279a:	80 83       	st	Z, r24
#else
#   error missing ADCSRA register which has ADSC bit that is used to start a conversion
#endif
    ADC_auto_conversion =1;
    279c:	81 e0       	ldi	r24, 0x01	; 1
    279e:	80 93 c0 03 	sts	0x03C0, r24	; 0x8003c0 <ADC_auto_conversion>
    27a2:	08 95       	ret

000027a4 <analogRead>:


// Use the ADC channel number only (not the pin number)
int analogRead(uint8_t channel)
{
    if (ADC_auto_conversion)
    27a4:	90 91 c0 03 	lds	r25, 0x03C0	; 0x8003c0 <ADC_auto_conversion>
    27a8:	99 23       	and	r25, r25
    27aa:	61 f0       	breq	.+24     	; 0x27c4 <analogRead+0x20>
    {
        ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    27ac:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    27ae:	f8 94       	cli
        {
            // this moves two byes one at a time, so the ISR could change it durring the move
            return adc[channel];
    27b0:	e8 2f       	mov	r30, r24
    27b2:	f0 e0       	ldi	r31, 0x00	; 0
    27b4:	ee 0f       	add	r30, r30
    27b6:	ff 1f       	adc	r31, r31
    27b8:	e2 55       	subi	r30, 0x52	; 82
    27ba:	fc 4f       	sbci	r31, 0xFC	; 252
    27bc:	80 81       	ld	r24, Z
    27be:	91 81       	ldd	r25, Z+1	; 0x01
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    27c0:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
    27c2:	08 95       	ret
        ADCSRB = (ADCSRB & ~(1 << MUX5)) | (((channel >> 3) & 0x01) << MUX5);
#endif
      
#if defined(ADMUX)
        // clear the channel select MUX, ADLAR is not changed (0 is the default).
        uint8_t local_ADMUX = ADMUX & ~(1<<MUX3) & ~(1<<MUX2) & ~(1<<MUX1) & ~(1<<MUX0);
    27c4:	20 91 7c 00 	lds	r18, 0x007C	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>

        // clear the reference bits REFS0, REFS1[,REFS2]
        local_ADMUX = (local_ADMUX & ~(ADREFSMASK));
    27c8:	20 73       	andi	r18, 0x30	; 48
        
        // select the reference
        local_ADMUX = local_ADMUX | analog_reference ;
    27ca:	90 91 ad 03 	lds	r25, 0x03AD	; 0x8003ad <analog_reference>
    
        // select the channel (note MUX4 has some things for advanced users).
        ADMUX = local_ADMUX | (channel & 0x07) ;
    27ce:	e8 2f       	mov	r30, r24
    27d0:	e7 70       	andi	r30, 0x07	; 7
    27d2:	82 2f       	mov	r24, r18
    27d4:	89 2b       	or	r24, r25
    27d6:	e8 2b       	or	r30, r24
    27d8:	e0 93 7c 00 	sts	0x007C, r30	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
#   error missing ADMUX register which is used to sellect the reference and channel
#endif

#if defined(ADCSRA) && defined(ADCL)
        // start the conversion
        ADCSRA |= (1 <<ADSC);
    27dc:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>
    27e0:	80 64       	ori	r24, 0x40	; 64
    27e2:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>

        // ADSC is cleared when the conversion finishes
        while (ADCSRA & (1 <<ADSC));    
    27e6:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>
    27ea:	86 fd       	sbrc	r24, 6
    27ec:	fc cf       	rjmp	.-8      	; 0x27e6 <analogRead+0x42>

        // we have to read ADCL first; doing so locks both ADCL
        // and ADCH until ADCH is read. 
        low  = ADCL;
    27ee:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
        high = ADCH;
    27f2:	20 91 79 00 	lds	r18, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
#else
#   error missing ADCSRA register which has ADSC bit that is used to start a conversion
#endif

        // combine the two bytes
        return (high << 8) | low;
    27f6:	90 e0       	ldi	r25, 0x00	; 0
    27f8:	92 2b       	or	r25, r18
    }
    // this should never run.
    return -1;
}
    27fa:	08 95       	ret

000027fc <__vector_16>:
#if defined(__AVR_ATtiny24__) || defined(__AVR_ATtiny44__) || defined(__AVR_ATtiny84__)
ISR(TIM0_OVF_vect)
#else
ISR(TIMER0_OVF_vect)
#endif
{
    27fc:	1f 92       	push	r1
    27fe:	0f 92       	push	r0
    2800:	0f b6       	in	r0, 0x3f	; 63
    2802:	0f 92       	push	r0
    2804:	11 24       	eor	r1, r1
    2806:	2f 93       	push	r18
    2808:	3f 93       	push	r19
    280a:	8f 93       	push	r24
    280c:	9f 93       	push	r25
    280e:	af 93       	push	r26
    2810:	bf 93       	push	r27
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
    2812:	80 91 e7 01 	lds	r24, 0x01E7	; 0x8001e7 <timer0_millis>
    2816:	90 91 e8 01 	lds	r25, 0x01E8	; 0x8001e8 <timer0_millis+0x1>
    281a:	a0 91 e9 01 	lds	r26, 0x01E9	; 0x8001e9 <timer0_millis+0x2>
    281e:	b0 91 ea 01 	lds	r27, 0x01EA	; 0x8001ea <timer0_millis+0x3>
	unsigned char f = timer0_fract;
    2822:	30 91 e6 01 	lds	r19, 0x01E6	; 0x8001e6 <timer0_fract>

	m += MILLIS_INC;
	f += FRACT_INC;
    2826:	2d e2       	ldi	r18, 0x2D	; 45
    2828:	23 0f       	add	r18, r19
	if (f >= FRACT_MAX) {
    282a:	2d 37       	cpi	r18, 0x7D	; 125
    282c:	20 f4       	brcc	.+8      	; 0x2836 <__vector_16+0x3a>
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
	unsigned char f = timer0_fract;

	m += MILLIS_INC;
    282e:	01 96       	adiw	r24, 0x01	; 1
    2830:	a1 1d       	adc	r26, r1
    2832:	b1 1d       	adc	r27, r1
    2834:	05 c0       	rjmp	.+10     	; 0x2840 <__vector_16+0x44>
	f += FRACT_INC;
	if (f >= FRACT_MAX) {
		f -= FRACT_MAX;
    2836:	20 eb       	ldi	r18, 0xB0	; 176
    2838:	23 0f       	add	r18, r19
		m += 1;
    283a:	02 96       	adiw	r24, 0x02	; 2
    283c:	a1 1d       	adc	r26, r1
    283e:	b1 1d       	adc	r27, r1
	}

	timer0_fract = f;
    2840:	20 93 e6 01 	sts	0x01E6, r18	; 0x8001e6 <timer0_fract>
	timer0_millis = m;
    2844:	80 93 e7 01 	sts	0x01E7, r24	; 0x8001e7 <timer0_millis>
    2848:	90 93 e8 01 	sts	0x01E8, r25	; 0x8001e8 <timer0_millis+0x1>
    284c:	a0 93 e9 01 	sts	0x01E9, r26	; 0x8001e9 <timer0_millis+0x2>
    2850:	b0 93 ea 01 	sts	0x01EA, r27	; 0x8001ea <timer0_millis+0x3>
	timer0_overflow_count++;
    2854:	80 91 eb 01 	lds	r24, 0x01EB	; 0x8001eb <timer0_overflow_count>
    2858:	90 91 ec 01 	lds	r25, 0x01EC	; 0x8001ec <timer0_overflow_count+0x1>
    285c:	a0 91 ed 01 	lds	r26, 0x01ED	; 0x8001ed <timer0_overflow_count+0x2>
    2860:	b0 91 ee 01 	lds	r27, 0x01EE	; 0x8001ee <timer0_overflow_count+0x3>
    2864:	01 96       	adiw	r24, 0x01	; 1
    2866:	a1 1d       	adc	r26, r1
    2868:	b1 1d       	adc	r27, r1
    286a:	80 93 eb 01 	sts	0x01EB, r24	; 0x8001eb <timer0_overflow_count>
    286e:	90 93 ec 01 	sts	0x01EC, r25	; 0x8001ec <timer0_overflow_count+0x1>
    2872:	a0 93 ed 01 	sts	0x01ED, r26	; 0x8001ed <timer0_overflow_count+0x2>
    2876:	b0 93 ee 01 	sts	0x01EE, r27	; 0x8001ee <timer0_overflow_count+0x3>
}
    287a:	bf 91       	pop	r27
    287c:	af 91       	pop	r26
    287e:	9f 91       	pop	r25
    2880:	8f 91       	pop	r24
    2882:	3f 91       	pop	r19
    2884:	2f 91       	pop	r18
    2886:	0f 90       	pop	r0
    2888:	0f be       	out	0x3f, r0	; 63
    288a:	0f 90       	pop	r0
    288c:	1f 90       	pop	r1
    288e:	18 95       	reti

00002890 <millis>:

unsigned long millis()
{
	unsigned long m;
	uint8_t oldSREG = SREG;
    2890:	2f b7       	in	r18, 0x3f	; 63

	// disable interrupts while we read timer0_millis or we might get an
	// inconsistent value (e.g. in the middle of a write to timer0_millis)
	cli();
    2892:	f8 94       	cli
	m = timer0_millis;
    2894:	60 91 e7 01 	lds	r22, 0x01E7	; 0x8001e7 <timer0_millis>
    2898:	70 91 e8 01 	lds	r23, 0x01E8	; 0x8001e8 <timer0_millis+0x1>
    289c:	80 91 e9 01 	lds	r24, 0x01E9	; 0x8001e9 <timer0_millis+0x2>
    28a0:	90 91 ea 01 	lds	r25, 0x01EA	; 0x8001ea <timer0_millis+0x3>
	SREG = oldSREG;
    28a4:	2f bf       	out	0x3f, r18	; 63

	return m;
}
    28a6:	08 95       	ret

000028a8 <initTimers>:
{
	// on the ATmega168, timer 0 is also set for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	TCCR0A |= (1<<WGM01);
    28a8:	84 b5       	in	r24, 0x24	; 36
    28aa:	82 60       	ori	r24, 0x02	; 2
    28ac:	84 bd       	out	0x24, r24	; 36
	TCCR0A |= (1<<WGM00);
    28ae:	84 b5       	in	r24, 0x24	; 36
    28b0:	81 60       	ori	r24, 0x01	; 1
    28b2:	84 bd       	out	0x24, r24	; 36
	// this combination is for the standard atmega8
	TCCR0 |= (1<<CS01);
	TCCR0 |= (1<<CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	TCCR0B |= (1<<CS01);
    28b4:	85 b5       	in	r24, 0x25	; 37
    28b6:	82 60       	ori	r24, 0x02	; 2
    28b8:	85 bd       	out	0x25, r24	; 37
	TCCR0B |= (1<<CS00);
    28ba:	85 b5       	in	r24, 0x25	; 37
    28bc:	81 60       	ori	r24, 0x01	; 1
    28be:	85 bd       	out	0x25, r24	; 37

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	TIMSK |= (1<<TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	TIMSK0 |= (1<<TOIE0);
    28c0:	ee e6       	ldi	r30, 0x6E	; 110
    28c2:	f0 e0       	ldi	r31, 0x00	; 0
    28c4:	80 81       	ld	r24, Z
    28c6:	81 60       	ori	r24, 0x01	; 1
    28c8:	80 83       	st	Z, r24
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
    28ca:	e1 e8       	ldi	r30, 0x81	; 129
    28cc:	f0 e0       	ldi	r31, 0x00	; 0
    28ce:	10 82       	st	Z, r1

	// set timer 1 prescale factor to 64
	TCCR1B |= (1<<CS11);
    28d0:	80 81       	ld	r24, Z
    28d2:	82 60       	ori	r24, 0x02	; 2
    28d4:	80 83       	st	Z, r24
#if F_CPU >= 8000000L
	TCCR1B |= (1<<CS10);
    28d6:	80 81       	ld	r24, Z
    28d8:	81 60       	ori	r24, 0x01	; 1
    28da:	80 83       	st	Z, r24
	TCCR1 |= (1<<CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	TCCR1A |= (1<<WGM10);
    28dc:	e0 e8       	ldi	r30, 0x80	; 128
    28de:	f0 e0       	ldi	r31, 0x00	; 0
    28e0:	80 81       	ld	r24, Z
    28e2:	81 60       	ori	r24, 0x01	; 1
    28e4:	80 83       	st	Z, r24

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	TCCR2 |= (1<<CS22);
#elif defined(TCCR2B) && defined(CS22)
	TCCR2B |= (1<<CS22);
    28e6:	e1 eb       	ldi	r30, 0xB1	; 177
    28e8:	f0 e0       	ldi	r31, 0x00	; 0
    28ea:	80 81       	ld	r24, Z
    28ec:	84 60       	ori	r24, 0x04	; 4
    28ee:	80 83       	st	Z, r24

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	TCCR2 |= (1<<WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	TCCR2A |= (1<<WGM20);
    28f0:	e0 eb       	ldi	r30, 0xB0	; 176
    28f2:	f0 e0       	ldi	r31, 0x00	; 0
    28f4:	80 81       	ld	r24, Z
    28f6:	81 60       	ori	r24, 0x01	; 1
    28f8:	80 83       	st	Z, r24
//#else
	// Timer 2 not finished (may not be present on this CPU)
#endif

#if defined(TCCR3B) && defined(CS31) && defined(WGM30)
	TCCR3B |= (1<<CS31);		// set timer 3 prescale factor to 64
    28fa:	e1 e9       	ldi	r30, 0x91	; 145
    28fc:	f0 e0       	ldi	r31, 0x00	; 0
    28fe:	80 81       	ld	r24, Z
    2900:	82 60       	ori	r24, 0x02	; 2
    2902:	80 83       	st	Z, r24
	TCCR3B |= (1<<CS30);
    2904:	80 81       	ld	r24, Z
    2906:	81 60       	ori	r24, 0x01	; 1
    2908:	80 83       	st	Z, r24
	TCCR3A |= (1<<WGM30);		// put timer 3 in 8-bit phase correct pwm mode
    290a:	e0 e9       	ldi	r30, 0x90	; 144
    290c:	f0 e0       	ldi	r31, 0x00	; 0
    290e:	80 81       	ld	r24, Z
    2910:	81 60       	ori	r24, 0x01	; 1
    2912:	80 83       	st	Z, r24
	TCCR4D |= (1<<WGM40);		// put timer 4 in phase- and frequency-correct PWM mode	
	TCCR4A |= (1<<PWM4A);		// enable PWM mode for comparator OCR4A
	TCCR4C |= (1<<PWM4D);		// enable PWM mode for comparator OCR4D
#else /* beginning of timer4 block for ATMEGA1280 and ATMEGA2560 */
#if defined(TCCR4B) && defined(CS41) && defined(WGM40)
	TCCR4B |= (1<<CS41);		// set timer 4 prescale factor to 64
    2914:	e1 ea       	ldi	r30, 0xA1	; 161
    2916:	f0 e0       	ldi	r31, 0x00	; 0
    2918:	80 81       	ld	r24, Z
    291a:	82 60       	ori	r24, 0x02	; 2
    291c:	80 83       	st	Z, r24
	TCCR4B |= (1<<CS40);
    291e:	80 81       	ld	r24, Z
    2920:	81 60       	ori	r24, 0x01	; 1
    2922:	80 83       	st	Z, r24
	TCCR4A |= (1<<WGM40);		// put timer 4 in 8-bit phase correct pwm mode
    2924:	e0 ea       	ldi	r30, 0xA0	; 160
    2926:	f0 e0       	ldi	r31, 0x00	; 0
    2928:	80 81       	ld	r24, Z
    292a:	81 60       	ori	r24, 0x01	; 1
    292c:	80 83       	st	Z, r24
    292e:	08 95       	ret

00002930 <transmit0_default>:
static volatile uint8_t twi0_sendStop;			// should the transaction end with a stop
static volatile uint8_t twi0_inRepStart;			// in the middle of a repeated start

// used to initalize the Transmit functions in case they are not used.
void transmit0_default(void)
{
    2930:	08 95       	ret

00002932 <receive0_default>:

typedef void (*PointerToTransmit)(void);

// used to initalize the Receive functions in case they are not used.
void receive0_default(uint8_t *rxBuffer, int rxBufferIndex)
{
    2932:	08 95       	ret

00002934 <twi0_init>:

/* init twi pins and set bitrate */
void twi0_init(uint8_t pull_up)
{
    // initialize state
    twi0_state = TWI0_READY;
    2934:	10 92 58 02 	sts	0x0258, r1	; 0x800258 <twi0_state>
    twi0_sendStop = 1;		// default value
    2938:	91 e0       	ldi	r25, 0x01	; 1
    293a:	90 93 56 02 	sts	0x0256, r25	; 0x800256 <twi0_sendStop>
    twi0_inRepStart = 0;
    293e:	10 92 55 02 	sts	0x0255, r1	; 0x800255 <twi0_inRepStart>

    // Do not use pull-up for twi pins if the MCU is running at a higher voltage.
    // e.g. if MCU has 5V and others have 3.3V do not use the pull-up. 
    if (pull_up) 
    2942:	88 23       	and	r24, r24
    2944:	21 f0       	breq	.+8      	; 0x294e <twi0_init+0x1a>
    {
#if defined(__AVR_ATmega328PB__) 
        DDRC &= ~(1 << DDC4);  // clear the ddr bit to set as an input
    2946:	3c 98       	cbi	0x07, 4	; 7
        PORTC |= (1 << PORTC4);  // write a one to the port bit to enable the pull-up
    2948:	44 9a       	sbi	0x08, 4	; 8
        DDRC &= ~(1 << DDC5);
    294a:	3d 98       	cbi	0x07, 5	; 7
        PORTC |= (1 << PORTC5); 
    294c:	45 9a       	sbi	0x08, 5	; 8
#error "no I2C definition for MCU available"
#endif
    }

    // initialize twi prescaler and bit rate
    TWSR0 &= ~((1<<TWPS0));
    294e:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
    2952:	8e 7f       	andi	r24, 0xFE	; 254
    2954:	80 93 b9 00 	sts	0x00B9, r24	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
    TWSR0 &= ~((1<<TWPS1));
    2958:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
    295c:	8d 7f       	andi	r24, 0xFD	; 253
    295e:	80 93 b9 00 	sts	0x00B9, r24	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
    TWBR0 = ((F_CPU / TWI0_FREQ) - 16) / 2;
    2962:	84 e3       	ldi	r24, 0x34	; 52
    2964:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7e00b8>
    SCL Frequency = CPU Clock Frequency / (16 + (2 * TWBR0))
    note: TWBR0 should be 10 or higher for master mode
    It is 72 for a 16mhz Wiring board with 100kHz TWI */

    // enable twi module, acks, and twi interrupt
    TWCR0 = (1<<TWEN) | (1<<TWIE) | (1<<TWEA);
    2968:	85 e4       	ldi	r24, 0x45	; 69
    296a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    296e:	08 95       	ret

00002970 <twi0_setAddress>:

/* init slave address and enable interrupt */
void twi0_setAddress(uint8_t address)
{
    // set twi slave address (skip over TWGCE bit)
    TWAR0 = address << 1;
    2970:	88 0f       	add	r24, r24
    2972:	80 93 ba 00 	sts	0x00BA, r24	; 0x8000ba <__TEXT_REGION_LENGTH__+0x7e00ba>
    2976:	08 95       	ret

00002978 <twi0_transmit>:
uint8_t twi0_transmit(const uint8_t* data, uint8_t length)
{
    uint8_t i;

    // ensure data will fit into buffer
    if(TWI0_BUFFER_LENGTH < length)
    2978:	61 32       	cpi	r22, 0x21	; 33
    297a:	98 f4       	brcc	.+38     	; 0x29a2 <twi0_transmit+0x2a>
    {
        return 1;
    }
  
    // ensure we are currently a slave transmitter
    if(TWI0_STX != twi0_state)
    297c:	20 91 58 02 	lds	r18, 0x0258	; 0x800258 <twi0_state>
    2980:	24 30       	cpi	r18, 0x04	; 4
    2982:	89 f4       	brne	.+34     	; 0x29a6 <twi0_transmit+0x2e>
    {
        return 2;
    }
  
    // set length and copy data into tx buffer
    twi0_txBufferLength = length;
    2984:	60 93 11 02 	sts	0x0211, r22	; 0x800211 <twi0_txBufferLength>
    2988:	28 2f       	mov	r18, r24
    298a:	a3 e1       	ldi	r26, 0x13	; 19
    298c:	b2 e0       	ldi	r27, 0x02	; 2
    for(i = 0; i < length; ++i)
    298e:	fc 01       	movw	r30, r24
    2990:	8e 2f       	mov	r24, r30
    2992:	82 1b       	sub	r24, r18
    2994:	86 17       	cp	r24, r22
    2996:	18 f4       	brcc	.+6      	; 0x299e <twi0_transmit+0x26>
    {
        twi0_txBuffer[i] = data[i];
    2998:	81 91       	ld	r24, Z+
    299a:	8d 93       	st	X+, r24
    299c:	f9 cf       	rjmp	.-14     	; 0x2990 <twi0_transmit+0x18>
    }
  
    return 0;
    299e:	80 e0       	ldi	r24, 0x00	; 0
    29a0:	08 95       	ret
    uint8_t i;

    // ensure data will fit into buffer
    if(TWI0_BUFFER_LENGTH < length)
    {
        return 1;
    29a2:	81 e0       	ldi	r24, 0x01	; 1
    29a4:	08 95       	ret
    }
  
    // ensure we are currently a slave transmitter
    if(TWI0_STX != twi0_state)
    {
        return 2;
    29a6:	82 e0       	ldi	r24, 0x02	; 2
    {
        twi0_txBuffer[i] = data[i];
    }
  
    return 0;
}
    29a8:	08 95       	ret

000029aa <twi0_attachSlaveRxEvent>:
/* set function called durring a slave read operation
 * Input    function: callback function to use
 */
void twi0_attachSlaveRxEvent( void (*function)(uint8_t*, int) )
{
    twi0_onSlaveReceive = function;
    29aa:	90 93 0f 01 	sts	0x010F, r25	; 0x80010f <twi0_onSlaveReceive+0x1>
    29ae:	80 93 0e 01 	sts	0x010E, r24	; 0x80010e <twi0_onSlaveReceive>
    29b2:	08 95       	ret

000029b4 <twi0_attachSlaveTxEvent>:
/* sets function called before a slave write operation
 * Input    function: callback function to use
 */
void twi0_attachSlaveTxEvent( void (*function)(void) )
{
    twi0_onSlaveTransmit = function;
    29b4:	90 93 11 01 	sts	0x0111, r25	; 0x800111 <twi0_onSlaveTransmit+0x1>
    29b8:	80 93 10 01 	sts	0x0110, r24	; 0x800110 <twi0_onSlaveTransmit>
    29bc:	08 95       	ret

000029be <twi0_stop>:

/* relinquishe bus master status */
void twi0_stop(void)
{
    // send stop condition
    TWCR0 = (1<<TWEN) | (1<<TWIE) | (1<<TWEA) | (1<<TWINT) | (1<<TWSTO);
    29be:	85 ed       	ldi	r24, 0xD5	; 213
    29c0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>

    // wait for stop condition to be exectued on bus
    // TWINT is not set after a stop condition!
    while(TWCR0 & (1<<TWSTO))
    29c4:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    29c8:	84 fd       	sbrc	r24, 4
    29ca:	fc cf       	rjmp	.-8      	; 0x29c4 <twi0_stop+0x6>
    {
        continue;
    }

    // update twi state
    twi0_state = TWI0_READY;
    29cc:	10 92 58 02 	sts	0x0258, r1	; 0x800258 <twi0_state>
    29d0:	08 95       	ret

000029d2 <twi0_releaseBus>:

/* release bus */
void twi0_releaseBus(void)
{
    // release bus
    TWCR0 = (1<<TWEN) | (1<<TWIE) | (1<<TWEA) | (1<<TWINT);
    29d2:	85 ec       	ldi	r24, 0xC5	; 197
    29d4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>

    // update twi state
    twi0_state = TWI0_READY;
    29d8:	10 92 58 02 	sts	0x0258, r1	; 0x800258 <twi0_state>
    29dc:	08 95       	ret

000029de <__vector_24>:
}

ISR(TWI0_vect)
{
    29de:	1f 92       	push	r1
    29e0:	0f 92       	push	r0
    29e2:	0f b6       	in	r0, 0x3f	; 63
    29e4:	0f 92       	push	r0
    29e6:	11 24       	eor	r1, r1
    29e8:	2f 93       	push	r18
    29ea:	3f 93       	push	r19
    29ec:	4f 93       	push	r20
    29ee:	5f 93       	push	r21
    29f0:	6f 93       	push	r22
    29f2:	7f 93       	push	r23
    29f4:	8f 93       	push	r24
    29f6:	9f 93       	push	r25
    29f8:	af 93       	push	r26
    29fa:	bf 93       	push	r27
    29fc:	ef 93       	push	r30
    29fe:	ff 93       	push	r31
    // #define TW_STATUS   (TWSR & TW_STATUS_MASK)
    switch(TWSR0 & TW_STATUS_MASK)
    2a00:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
    2a04:	88 7f       	andi	r24, 0xF8	; 248
    2a06:	80 36       	cpi	r24, 0x60	; 96
    2a08:	09 f4       	brne	.+2      	; 0x2a0c <__vector_24+0x2e>
    2a0a:	9e c0       	rjmp	.+316    	; 0x2b48 <__vector_24+0x16a>
    2a0c:	78 f5       	brcc	.+94     	; 0x2a6c <__vector_24+0x8e>
    2a0e:	88 32       	cpi	r24, 0x28	; 40
    2a10:	09 f4       	brne	.+2      	; 0x2a14 <__vector_24+0x36>
    2a12:	5d c0       	rjmp	.+186    	; 0x2ace <__vector_24+0xf0>
    2a14:	90 f4       	brcc	.+36     	; 0x2a3a <__vector_24+0x5c>
    2a16:	80 31       	cpi	r24, 0x10	; 16
    2a18:	09 f4       	brne	.+2      	; 0x2a1c <__vector_24+0x3e>
    2a1a:	56 c0       	rjmp	.+172    	; 0x2ac8 <__vector_24+0xea>
    2a1c:	38 f4       	brcc	.+14     	; 0x2a2c <__vector_24+0x4e>
    2a1e:	88 23       	and	r24, r24
    2a20:	09 f4       	brne	.+2      	; 0x2a24 <__vector_24+0x46>
    2a22:	f5 c0       	rjmp	.+490    	; 0x2c0e <__vector_24+0x230>
    2a24:	88 30       	cpi	r24, 0x08	; 8
    2a26:	09 f4       	brne	.+2      	; 0x2a2a <__vector_24+0x4c>
    2a28:	4f c0       	rjmp	.+158    	; 0x2ac8 <__vector_24+0xea>
    2a2a:	f5 c0       	rjmp	.+490    	; 0x2c16 <__vector_24+0x238>
    2a2c:	88 31       	cpi	r24, 0x18	; 24
    2a2e:	09 f4       	brne	.+2      	; 0x2a32 <__vector_24+0x54>
    2a30:	4e c0       	rjmp	.+156    	; 0x2ace <__vector_24+0xf0>
    2a32:	80 32       	cpi	r24, 0x20	; 32
    2a34:	09 f4       	brne	.+2      	; 0x2a38 <__vector_24+0x5a>
    2a36:	5f c0       	rjmp	.+190    	; 0x2af6 <__vector_24+0x118>
    2a38:	ee c0       	rjmp	.+476    	; 0x2c16 <__vector_24+0x238>
    2a3a:	80 34       	cpi	r24, 0x40	; 64
    2a3c:	09 f4       	brne	.+2      	; 0x2a40 <__vector_24+0x62>
    2a3e:	6a c0       	rjmp	.+212    	; 0x2b14 <__vector_24+0x136>
    2a40:	58 f4       	brcc	.+22     	; 0x2a58 <__vector_24+0x7a>
    2a42:	80 33       	cpi	r24, 0x30	; 48
    2a44:	09 f4       	brne	.+2      	; 0x2a48 <__vector_24+0x6a>
    2a46:	57 c0       	rjmp	.+174    	; 0x2af6 <__vector_24+0x118>
    2a48:	88 33       	cpi	r24, 0x38	; 56
    2a4a:	09 f0       	breq	.+2      	; 0x2a4e <__vector_24+0x70>
    2a4c:	e4 c0       	rjmp	.+456    	; 0x2c16 <__vector_24+0x238>
            twi0_error = TW_MT_DATA_NACK;
            twi0_stop();
            break;
        
        case TW_MT_ARB_LOST: // lost bus arbitration
            twi0_error = TW_MT_ARB_LOST;
    2a4e:	80 93 ef 01 	sts	0x01EF, r24	; 0x8001ef <twi0_error>
            twi0_releaseBus();
    2a52:	0e 94 e9 14 	call	0x29d2	; 0x29d2 <twi0_releaseBus>
            break;
    2a56:	df c0       	rjmp	.+446    	; 0x2c16 <__vector_24+0x238>
}

ISR(TWI0_vect)
{
    // #define TW_STATUS   (TWSR & TW_STATUS_MASK)
    switch(TWSR0 & TW_STATUS_MASK)
    2a58:	80 35       	cpi	r24, 0x50	; 80
    2a5a:	09 f4       	brne	.+2      	; 0x2a5e <__vector_24+0x80>
    2a5c:	4f c0       	rjmp	.+158    	; 0x2afc <__vector_24+0x11e>
    2a5e:	88 35       	cpi	r24, 0x58	; 88
    2a60:	09 f4       	brne	.+2      	; 0x2a64 <__vector_24+0x86>
    2a62:	5d c0       	rjmp	.+186    	; 0x2b1e <__vector_24+0x140>
    2a64:	88 34       	cpi	r24, 0x48	; 72
    2a66:	09 f0       	breq	.+2      	; 0x2a6a <__vector_24+0x8c>
    2a68:	d6 c0       	rjmp	.+428    	; 0x2c16 <__vector_24+0x238>
    2a6a:	d3 c0       	rjmp	.+422    	; 0x2c12 <__vector_24+0x234>
    2a6c:	88 39       	cpi	r24, 0x98	; 152
    2a6e:	09 f4       	brne	.+2      	; 0x2a72 <__vector_24+0x94>
    2a70:	c4 c0       	rjmp	.+392    	; 0x2bfa <__vector_24+0x21c>
    2a72:	a8 f4       	brcc	.+42     	; 0x2a9e <__vector_24+0xc0>
    2a74:	88 37       	cpi	r24, 0x78	; 120
    2a76:	09 f4       	brne	.+2      	; 0x2a7a <__vector_24+0x9c>
    2a78:	67 c0       	rjmp	.+206    	; 0x2b48 <__vector_24+0x16a>
    2a7a:	38 f4       	brcc	.+14     	; 0x2a8a <__vector_24+0xac>
    2a7c:	88 36       	cpi	r24, 0x68	; 104
    2a7e:	09 f4       	brne	.+2      	; 0x2a82 <__vector_24+0xa4>
    2a80:	63 c0       	rjmp	.+198    	; 0x2b48 <__vector_24+0x16a>
    2a82:	80 37       	cpi	r24, 0x70	; 112
    2a84:	09 f4       	brne	.+2      	; 0x2a88 <__vector_24+0xaa>
    2a86:	60 c0       	rjmp	.+192    	; 0x2b48 <__vector_24+0x16a>
    2a88:	c6 c0       	rjmp	.+396    	; 0x2c16 <__vector_24+0x238>
    2a8a:	88 38       	cpi	r24, 0x88	; 136
    2a8c:	09 f4       	brne	.+2      	; 0x2a90 <__vector_24+0xb2>
    2a8e:	b5 c0       	rjmp	.+362    	; 0x2bfa <__vector_24+0x21c>
    2a90:	80 39       	cpi	r24, 0x90	; 144
    2a92:	09 f4       	brne	.+2      	; 0x2a96 <__vector_24+0xb8>
    2a94:	5f c0       	rjmp	.+190    	; 0x2b54 <__vector_24+0x176>
    2a96:	80 38       	cpi	r24, 0x80	; 128
    2a98:	09 f0       	breq	.+2      	; 0x2a9c <__vector_24+0xbe>
    2a9a:	bd c0       	rjmp	.+378    	; 0x2c16 <__vector_24+0x238>
    2a9c:	5b c0       	rjmp	.+182    	; 0x2b54 <__vector_24+0x176>
    2a9e:	80 3b       	cpi	r24, 0xB0	; 176
    2aa0:	09 f4       	brne	.+2      	; 0x2aa4 <__vector_24+0xc6>
    2aa2:	83 c0       	rjmp	.+262    	; 0x2baa <__vector_24+0x1cc>
    2aa4:	38 f4       	brcc	.+14     	; 0x2ab4 <__vector_24+0xd6>
    2aa6:	80 3a       	cpi	r24, 0xA0	; 160
    2aa8:	09 f4       	brne	.+2      	; 0x2aac <__vector_24+0xce>
    2aaa:	66 c0       	rjmp	.+204    	; 0x2b78 <__vector_24+0x19a>
    2aac:	88 3a       	cpi	r24, 0xA8	; 168
    2aae:	09 f4       	brne	.+2      	; 0x2ab2 <__vector_24+0xd4>
    2ab0:	7c c0       	rjmp	.+248    	; 0x2baa <__vector_24+0x1cc>
    2ab2:	b1 c0       	rjmp	.+354    	; 0x2c16 <__vector_24+0x238>
    2ab4:	80 3c       	cpi	r24, 0xC0	; 192
    2ab6:	09 f4       	brne	.+2      	; 0x2aba <__vector_24+0xdc>
    2ab8:	a4 c0       	rjmp	.+328    	; 0x2c02 <__vector_24+0x224>
    2aba:	88 3c       	cpi	r24, 0xC8	; 200
    2abc:	09 f4       	brne	.+2      	; 0x2ac0 <__vector_24+0xe2>
    2abe:	a1 c0       	rjmp	.+322    	; 0x2c02 <__vector_24+0x224>
    2ac0:	88 3b       	cpi	r24, 0xB8	; 184
    2ac2:	09 f4       	brne	.+2      	; 0x2ac6 <__vector_24+0xe8>
    2ac4:	87 c0       	rjmp	.+270    	; 0x2bd4 <__vector_24+0x1f6>
    2ac6:	a7 c0       	rjmp	.+334    	; 0x2c16 <__vector_24+0x238>
    {
        // All Master
        case TW_START:     // sent start condition
        case TW_REP_START: // sent repeated start condition
            // copy device address and r/w bit to output register and ack
            TWDR0 = twi0_slarw;
    2ac8:	80 91 57 02 	lds	r24, 0x0257	; 0x800257 <twi0_slarw>
    2acc:	10 c0       	rjmp	.+32     	; 0x2aee <__vector_24+0x110>

        // Master Transmitter
        case TW_MT_SLA_ACK:  // slave receiver acked address
        case TW_MT_DATA_ACK: // slave receiver acked data
            // if there is data to send, send it, otherwise stop 
            if(twi0_masterBufferIndex < twi0_masterBufferLength)
    2ace:	90 91 34 02 	lds	r25, 0x0234	; 0x800234 <twi0_masterBufferIndex>
    2ad2:	80 91 33 02 	lds	r24, 0x0233	; 0x800233 <twi0_masterBufferLength>
    2ad6:	98 17       	cp	r25, r24
    2ad8:	70 f5       	brcc	.+92     	; 0x2b36 <__vector_24+0x158>
            {
                // copy data to output register and ack
                TWDR0 = twi0_masterBuffer[twi0_masterBufferIndex++];
    2ada:	e0 91 34 02 	lds	r30, 0x0234	; 0x800234 <twi0_masterBufferIndex>
    2ade:	81 e0       	ldi	r24, 0x01	; 1
    2ae0:	8e 0f       	add	r24, r30
    2ae2:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <twi0_masterBufferIndex>
    2ae6:	f0 e0       	ldi	r31, 0x00	; 0
    2ae8:	eb 5c       	subi	r30, 0xCB	; 203
    2aea:	fd 4f       	sbci	r31, 0xFD	; 253
    2aec:	80 81       	ld	r24, Z
    2aee:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
void twi0_reply(uint8_t ack)
{
    // transmit master read ready signal, with or without ack
    if(ack)
    {
        TWCR0 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT) | (1<<TWEA);
    2af2:	85 ec       	ldi	r24, 0xC5	; 197
    2af4:	83 c0       	rjmp	.+262    	; 0x2bfc <__vector_24+0x21e>
            twi0_error = TW_MT_SLA_NACK;
            twi0_stop();
            break;
        
        case TW_MT_DATA_NACK: // data sent, nack received
            twi0_error = TW_MT_DATA_NACK;
    2af6:	80 93 ef 01 	sts	0x01EF, r24	; 0x8001ef <twi0_error>
    2afa:	8b c0       	rjmp	.+278    	; 0x2c12 <__vector_24+0x234>
            break;

        // Master Receiver
        case TW_MR_DATA_ACK: // data received, ack sent
            // put byte into buffer
            twi0_masterBuffer[twi0_masterBufferIndex++] = TWDR0;
    2afc:	e0 91 34 02 	lds	r30, 0x0234	; 0x800234 <twi0_masterBufferIndex>
    2b00:	81 e0       	ldi	r24, 0x01	; 1
    2b02:	8e 0f       	add	r24, r30
    2b04:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <twi0_masterBufferIndex>
    2b08:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
    2b0c:	f0 e0       	ldi	r31, 0x00	; 0
    2b0e:	eb 5c       	subi	r30, 0xCB	; 203
    2b10:	fd 4f       	sbci	r31, 0xFD	; 253
    2b12:	80 83       	st	Z, r24
        case TW_MR_SLA_ACK:  // address sent, ack received
            // ack if more bytes are expected, otherwise nack
            if(twi0_masterBufferIndex < twi0_masterBufferLength)
    2b14:	90 91 34 02 	lds	r25, 0x0234	; 0x800234 <twi0_masterBufferIndex>
    2b18:	80 91 33 02 	lds	r24, 0x0233	; 0x800233 <twi0_masterBufferLength>
    2b1c:	6b c0       	rjmp	.+214    	; 0x2bf4 <__vector_24+0x216>
            }
            break;
            
        case TW_MR_DATA_NACK: // data received, nack sent
            // put final byte into buffer
            twi0_masterBuffer[twi0_masterBufferIndex++] = TWDR0;
    2b1e:	e0 91 34 02 	lds	r30, 0x0234	; 0x800234 <twi0_masterBufferIndex>
    2b22:	81 e0       	ldi	r24, 0x01	; 1
    2b24:	8e 0f       	add	r24, r30
    2b26:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <twi0_masterBufferIndex>
    2b2a:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
    2b2e:	f0 e0       	ldi	r31, 0x00	; 0
    2b30:	eb 5c       	subi	r30, 0xCB	; 203
    2b32:	fd 4f       	sbci	r31, 0xFD	; 253
    2b34:	80 83       	st	Z, r24
            if (twi0_sendStop)
    2b36:	80 91 56 02 	lds	r24, 0x0256	; 0x800256 <twi0_sendStop>
    2b3a:	81 11       	cpse	r24, r1
    2b3c:	6a c0       	rjmp	.+212    	; 0x2c12 <__vector_24+0x234>
                twi0_stop();
            else 
            {
                twi0_inRepStart = true;	// we're gonna send the START
    2b3e:	81 e0       	ldi	r24, 0x01	; 1
    2b40:	80 93 55 02 	sts	0x0255, r24	; 0x800255 <twi0_inRepStart>
                // don't enable the interrupt. We'll generate the start, but we 
                // avoid handling the interrupt until we're in the next transaction,
                // at the point where we would normally issue the start.
                TWCR0 = (1<<TWINT) | (1<<TWSTA)| (1<<TWEN) ;
    2b44:	84 ea       	ldi	r24, 0xA4	; 164
    2b46:	5e c0       	rjmp	.+188    	; 0x2c04 <__vector_24+0x226>
        case TW_SR_SLA_ACK:   // addressed, returned ack
        case TW_SR_GCALL_ACK: // addressed generally, returned ack
        case TW_SR_ARB_LOST_SLA_ACK:   // lost arbitration, returned ack
        case TW_SR_ARB_LOST_GCALL_ACK: // lost arbitration, returned ack
            // enter slave receiver mode
            twi0_state = TWI0_SRX;
    2b48:	83 e0       	ldi	r24, 0x03	; 3
    2b4a:	80 93 58 02 	sts	0x0258, r24	; 0x800258 <twi0_state>
            // indicate that rx buffer can be overwritten and ack
            twi0_rxBufferIndex = 0;
    2b4e:	10 92 f0 01 	sts	0x01F0, r1	; 0x8001f0 <twi0_rxBufferIndex>
    2b52:	cf cf       	rjmp	.-98     	; 0x2af2 <__vector_24+0x114>
            break;
        
        case TW_SR_DATA_ACK:       // data received, returned ack
        case TW_SR_GCALL_DATA_ACK: // data received generally, returned ack
            // if there is still room in the rx buffer
            if(twi0_rxBufferIndex < TWI0_BUFFER_LENGTH)
    2b54:	80 91 f0 01 	lds	r24, 0x01F0	; 0x8001f0 <twi0_rxBufferIndex>
    2b58:	80 32       	cpi	r24, 0x20	; 32
    2b5a:	08 f0       	brcs	.+2      	; 0x2b5e <__vector_24+0x180>
    2b5c:	4e c0       	rjmp	.+156    	; 0x2bfa <__vector_24+0x21c>
            {
                // put byte in buffer and ack
                twi0_rxBuffer[twi0_rxBufferIndex++] = TWDR0;
    2b5e:	e0 91 f0 01 	lds	r30, 0x01F0	; 0x8001f0 <twi0_rxBufferIndex>
    2b62:	81 e0       	ldi	r24, 0x01	; 1
    2b64:	8e 0f       	add	r24, r30
    2b66:	80 93 f0 01 	sts	0x01F0, r24	; 0x8001f0 <twi0_rxBufferIndex>
    2b6a:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
    2b6e:	f0 e0       	ldi	r31, 0x00	; 0
    2b70:	ef 50       	subi	r30, 0x0F	; 15
    2b72:	fe 4f       	sbci	r31, 0xFE	; 254
    2b74:	80 83       	st	Z, r24
    2b76:	bd cf       	rjmp	.-134    	; 0x2af2 <__vector_24+0x114>
            }
            break;

        case TW_SR_STOP: // stop or repeated start condition received
            // ack future responses and leave slave receiver state
            twi0_releaseBus();
    2b78:	0e 94 e9 14 	call	0x29d2	; 0x29d2 <twi0_releaseBus>
            // put a null char after data if there's room
            if(twi0_rxBufferIndex < TWI0_BUFFER_LENGTH)
    2b7c:	80 91 f0 01 	lds	r24, 0x01F0	; 0x8001f0 <twi0_rxBufferIndex>
    2b80:	80 32       	cpi	r24, 0x20	; 32
    2b82:	30 f4       	brcc	.+12     	; 0x2b90 <__vector_24+0x1b2>
            {
                twi0_rxBuffer[twi0_rxBufferIndex] = '\0';
    2b84:	e0 91 f0 01 	lds	r30, 0x01F0	; 0x8001f0 <twi0_rxBufferIndex>
    2b88:	f0 e0       	ldi	r31, 0x00	; 0
    2b8a:	ef 50       	subi	r30, 0x0F	; 15
    2b8c:	fe 4f       	sbci	r31, 0xFE	; 254
    2b8e:	10 82       	st	Z, r1
            }
            // callback to user defined callback
            twi0_onSlaveReceive(twi0_rxBuffer, twi0_rxBufferIndex);
    2b90:	60 91 f0 01 	lds	r22, 0x01F0	; 0x8001f0 <twi0_rxBufferIndex>
    2b94:	70 e0       	ldi	r23, 0x00	; 0
    2b96:	e0 91 0e 01 	lds	r30, 0x010E	; 0x80010e <twi0_onSlaveReceive>
    2b9a:	f0 91 0f 01 	lds	r31, 0x010F	; 0x80010f <twi0_onSlaveReceive+0x1>
    2b9e:	81 ef       	ldi	r24, 0xF1	; 241
    2ba0:	91 e0       	ldi	r25, 0x01	; 1
    2ba2:	09 95       	icall
            // since we submit rx buffer to "wire" library, we can reset it
            twi0_rxBufferIndex = 0;
    2ba4:	10 92 f0 01 	sts	0x01F0, r1	; 0x8001f0 <twi0_rxBufferIndex>
            break;
    2ba8:	36 c0       	rjmp	.+108    	; 0x2c16 <__vector_24+0x238>
        
        // Slave Transmitter
        case TW_ST_SLA_ACK:          // addressed, returned ack
        case TW_ST_ARB_LOST_SLA_ACK: // arbitration lost, returned ack
            // enter slave transmitter mode
            twi0_state = TWI0_STX;
    2baa:	84 e0       	ldi	r24, 0x04	; 4
    2bac:	80 93 58 02 	sts	0x0258, r24	; 0x800258 <twi0_state>
            // ready the tx buffer index for iteration
            twi0_txBufferIndex = 0;
    2bb0:	10 92 12 02 	sts	0x0212, r1	; 0x800212 <twi0_txBufferIndex>
            // set tx buffer length to be zero, to verify if user changes it
            twi0_txBufferLength = 0;
    2bb4:	10 92 11 02 	sts	0x0211, r1	; 0x800211 <twi0_txBufferLength>
            // request for txBuffer to be filled and length to be set
            // note: user must call twi0_transmit(bytes, length) to do this
            twi0_onSlaveTransmit();
    2bb8:	e0 91 10 01 	lds	r30, 0x0110	; 0x800110 <twi0_onSlaveTransmit>
    2bbc:	f0 91 11 01 	lds	r31, 0x0111	; 0x800111 <twi0_onSlaveTransmit+0x1>
    2bc0:	09 95       	icall
            // if they didn't change buffer & length, initialize it
            if(0 == twi0_txBufferLength)
    2bc2:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <twi0_txBufferLength>
    2bc6:	81 11       	cpse	r24, r1
    2bc8:	05 c0       	rjmp	.+10     	; 0x2bd4 <__vector_24+0x1f6>
            {
                twi0_txBufferLength = 1;
    2bca:	81 e0       	ldi	r24, 0x01	; 1
    2bcc:	80 93 11 02 	sts	0x0211, r24	; 0x800211 <twi0_txBufferLength>
                twi0_txBuffer[0] = 0x00;
    2bd0:	10 92 13 02 	sts	0x0213, r1	; 0x800213 <twi0_txBuffer>
            }
            // transmit first byte from buffer, fall
        case TW_ST_DATA_ACK: // byte sent, ack returned
            // copy data to output register
            TWDR0 = twi0_txBuffer[twi0_txBufferIndex++];
    2bd4:	e0 91 12 02 	lds	r30, 0x0212	; 0x800212 <twi0_txBufferIndex>
    2bd8:	81 e0       	ldi	r24, 0x01	; 1
    2bda:	8e 0f       	add	r24, r30
    2bdc:	80 93 12 02 	sts	0x0212, r24	; 0x800212 <twi0_txBufferIndex>
    2be0:	f0 e0       	ldi	r31, 0x00	; 0
    2be2:	ed 5e       	subi	r30, 0xED	; 237
    2be4:	fd 4f       	sbci	r31, 0xFD	; 253
    2be6:	80 81       	ld	r24, Z
    2be8:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
            // if there is more to send, ack, otherwise nack
            if(twi0_txBufferIndex < twi0_txBufferLength)
    2bec:	90 91 12 02 	lds	r25, 0x0212	; 0x800212 <twi0_txBufferIndex>
    2bf0:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <twi0_txBufferLength>
    2bf4:	98 17       	cp	r25, r24
    2bf6:	08 f4       	brcc	.+2      	; 0x2bfa <__vector_24+0x21c>
    2bf8:	7c cf       	rjmp	.-264    	; 0x2af2 <__vector_24+0x114>
    {
        TWCR0 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT) | (1<<TWEA);
    }
    else
    {
        TWCR0 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT);
    2bfa:	85 e8       	ldi	r24, 0x85	; 133
    2bfc:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    2c00:	0a c0       	rjmp	.+20     	; 0x2c16 <__vector_24+0x238>
void twi0_reply(uint8_t ack)
{
    // transmit master read ready signal, with or without ack
    if(ack)
    {
        TWCR0 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT) | (1<<TWEA);
    2c02:	85 ec       	ldi	r24, 0xC5	; 197
    2c04:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
        case TW_ST_DATA_NACK: // received nack, we are done 
        case TW_ST_LAST_DATA: // received ack, but we are done already!
            // ack future responses
            twi0_reply(1);
            // leave slave receiver state
            twi0_state = TWI0_READY;
    2c08:	10 92 58 02 	sts	0x0258, r1	; 0x800258 <twi0_state>
            break;
    2c0c:	04 c0       	rjmp	.+8      	; 0x2c16 <__vector_24+0x238>
        // All
        case TW_NO_INFO:   // no state information
            break;
        
        case TW_BUS_ERROR: // bus error, illegal stop/start
            twi0_error = TW_BUS_ERROR;
    2c0e:	10 92 ef 01 	sts	0x01EF, r1	; 0x8001ef <twi0_error>
            twi0_stop();
    2c12:	0e 94 df 14 	call	0x29be	; 0x29be <twi0_stop>
            break;
    }
}
    2c16:	ff 91       	pop	r31
    2c18:	ef 91       	pop	r30
    2c1a:	bf 91       	pop	r27
    2c1c:	af 91       	pop	r26
    2c1e:	9f 91       	pop	r25
    2c20:	8f 91       	pop	r24
    2c22:	7f 91       	pop	r23
    2c24:	6f 91       	pop	r22
    2c26:	5f 91       	pop	r21
    2c28:	4f 91       	pop	r20
    2c2a:	3f 91       	pop	r19
    2c2c:	2f 91       	pop	r18
    2c2e:	0f 90       	pop	r0
    2c30:	0f be       	out	0x3f, r0	; 63
    2c32:	0f 90       	pop	r0
    2c34:	1f 90       	pop	r1
    2c36:	18 95       	reti

00002c38 <transmit1_default>:
static volatile uint8_t twi1_sendStop;			// should the transaction end with a stop
static volatile uint8_t twi1_inRepStart;			// in the middle of a repeated start

// used to initalize the Transmit functions in case they are not used.
void transmit1_default(void)
{
    2c38:	08 95       	ret

00002c3a <receive1_default>:

typedef void (*PointerToTransmit)(void);

// used to initalize the Receive functions in case they are not used.
void receive1_default(uint8_t *rxBuffer, int rxBufferIndex)
{
    2c3a:	08 95       	ret

00002c3c <twi1_init>:

/* init twi pins and set bitrate */
void twi1_init(uint8_t pull_up)
{
    // use buffer A to start
    twi1_rxBuffer = twi1_rxBufferA;
    2c3c:	2d e7       	ldi	r18, 0x7D	; 125
    2c3e:	32 e0       	ldi	r19, 0x02	; 2
    2c40:	30 93 5c 02 	sts	0x025C, r19	; 0x80025c <twi1_rxBuffer+0x1>
    2c44:	20 93 5b 02 	sts	0x025B, r18	; 0x80025b <twi1_rxBuffer>
    
    // initialize state
    twi1_state = TWI1_READY;
    2c48:	10 92 e4 02 	sts	0x02E4, r1	; 0x8002e4 <twi1_state>
    twi1_sendStop = 1;		// default value
    2c4c:	91 e0       	ldi	r25, 0x01	; 1
    2c4e:	90 93 e2 02 	sts	0x02E2, r25	; 0x8002e2 <twi1_sendStop>
    twi1_inRepStart = 0;
    2c52:	10 92 e1 02 	sts	0x02E1, r1	; 0x8002e1 <twi1_inRepStart>

    // Do not use pull-up for twi pins if the MCU is running at a higher voltage.
    // e.g. if MCU has 5V and others have 3.3V do not use the pull-up. 
    if (pull_up) 
    2c56:	88 23       	and	r24, r24
    2c58:	21 f0       	breq	.+8      	; 0x2c62 <twi1_init+0x26>
    {
#if defined(__AVR_ATmega328PB__) 
        DDRE &= ~(1 << DDE0);  // clear the ddr bit to set as an input
    2c5a:	68 98       	cbi	0x0d, 0	; 13
        PORTE |= (1 << PORTE0);  // write a one to the port bit to enable the pull-up
    2c5c:	70 9a       	sbi	0x0e, 0	; 14
        DDRE &= ~(1 << DDE1);
    2c5e:	69 98       	cbi	0x0d, 1	; 13
        PORTE |= (1 << PORTE1); 
    2c60:	71 9a       	sbi	0x0e, 1	; 14
#error "no I2C definition for MCU available"
#endif
    }

    // initialize twi prescaler and bit rate
    TWSR1 &= ~((1<<TWPS0));
    2c62:	80 91 d9 00 	lds	r24, 0x00D9	; 0x8000d9 <__TEXT_REGION_LENGTH__+0x7e00d9>
    2c66:	8e 7f       	andi	r24, 0xFE	; 254
    2c68:	80 93 d9 00 	sts	0x00D9, r24	; 0x8000d9 <__TEXT_REGION_LENGTH__+0x7e00d9>
    TWSR1 &= ~((1<<TWPS1));
    2c6c:	80 91 d9 00 	lds	r24, 0x00D9	; 0x8000d9 <__TEXT_REGION_LENGTH__+0x7e00d9>
    2c70:	8d 7f       	andi	r24, 0xFD	; 253
    2c72:	80 93 d9 00 	sts	0x00D9, r24	; 0x8000d9 <__TEXT_REGION_LENGTH__+0x7e00d9>
    TWBR1 = ((F_CPU / TWI1_FREQ) - 16) / 2;
    2c76:	84 e3       	ldi	r24, 0x34	; 52
    2c78:	80 93 d8 00 	sts	0x00D8, r24	; 0x8000d8 <__TEXT_REGION_LENGTH__+0x7e00d8>
    SCL Frequency = CPU Clock Frequency / (16 + (2 * TWBR1))
    note: TWBR1 should be 10 or higher for master mode
    It is 72 for a 16mhz Wiring board with 100kHz TWI */

    // enable twi module, acks, and twi interrupt
    TWCR1 = (1<<TWEN) | (1<<TWIE) | (1<<TWEA);
    2c7c:	85 e4       	ldi	r24, 0x45	; 69
    2c7e:	80 93 dc 00 	sts	0x00DC, r24	; 0x8000dc <__TEXT_REGION_LENGTH__+0x7e00dc>
    2c82:	08 95       	ret

00002c84 <twi1_setAddress>:

/* init slave address and enable interrupt */
void twi1_setAddress(uint8_t address)
{
    // set twi slave address (skip over TWGCE bit)
    TWAR1 = address << 1;
    2c84:	88 0f       	add	r24, r24
    2c86:	80 93 da 00 	sts	0x00DA, r24	; 0x8000da <__TEXT_REGION_LENGTH__+0x7e00da>
    2c8a:	08 95       	ret

00002c8c <twi1_transmit>:
uint8_t twi1_transmit(const uint8_t* data, uint8_t length)
{
    uint8_t i;

    // ensure data will fit into buffer
    if(TWI1_BUFFER_LENGTH < length)
    2c8c:	61 32       	cpi	r22, 0x21	; 33
    2c8e:	98 f4       	brcc	.+38     	; 0x2cb6 <twi1_transmit+0x2a>
    {
        return 1;
    }
  
    // ensure we are currently a slave transmitter
    if(TWI1_STX != twi1_state)
    2c90:	20 91 e4 02 	lds	r18, 0x02E4	; 0x8002e4 <twi1_state>
    2c94:	24 30       	cpi	r18, 0x04	; 4
    2c96:	89 f4       	brne	.+34     	; 0x2cba <twi1_transmit+0x2e>
    {
        return 2;
    }
  
    // set length and copy data into tx buffer
    twi1_txBufferLength = length;
    2c98:	60 93 9d 02 	sts	0x029D, r22	; 0x80029d <twi1_txBufferLength>
    2c9c:	28 2f       	mov	r18, r24
    2c9e:	af e9       	ldi	r26, 0x9F	; 159
    2ca0:	b2 e0       	ldi	r27, 0x02	; 2
    for(i = 0; i < length; ++i)
    2ca2:	fc 01       	movw	r30, r24
    2ca4:	8e 2f       	mov	r24, r30
    2ca6:	82 1b       	sub	r24, r18
    2ca8:	86 17       	cp	r24, r22
    2caa:	18 f4       	brcc	.+6      	; 0x2cb2 <twi1_transmit+0x26>
    {
        twi1_txBuffer[i] = data[i];
    2cac:	81 91       	ld	r24, Z+
    2cae:	8d 93       	st	X+, r24
    2cb0:	f9 cf       	rjmp	.-14     	; 0x2ca4 <twi1_transmit+0x18>
    }
  
    return 0;
    2cb2:	80 e0       	ldi	r24, 0x00	; 0
    2cb4:	08 95       	ret
    uint8_t i;

    // ensure data will fit into buffer
    if(TWI1_BUFFER_LENGTH < length)
    {
        return 1;
    2cb6:	81 e0       	ldi	r24, 0x01	; 1
    2cb8:	08 95       	ret
    }
  
    // ensure we are currently a slave transmitter
    if(TWI1_STX != twi1_state)
    {
        return 2;
    2cba:	82 e0       	ldi	r24, 0x02	; 2
    {
        twi1_txBuffer[i] = data[i];
    }
  
    return 0;
}
    2cbc:	08 95       	ret

00002cbe <twi1_attachSlaveRxEvent>:
/* set function called durring a slave read operation
 * Input    function: callback function to use
 */
void twi1_attachSlaveRxEvent( void (*function)(uint8_t*, int) )
{
    twi1_onSlaveReceive = function;
    2cbe:	90 93 13 01 	sts	0x0113, r25	; 0x800113 <twi1_onSlaveReceive+0x1>
    2cc2:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <twi1_onSlaveReceive>
    2cc6:	08 95       	ret

00002cc8 <twi1_attachSlaveTxEvent>:
/* sets function called before a slave write operation
 * Input    function: callback function to use
 */
void twi1_attachSlaveTxEvent( void (*function)(void) )
{
    twi1_onSlaveTransmit = function;
    2cc8:	90 93 15 01 	sts	0x0115, r25	; 0x800115 <twi1_onSlaveTransmit+0x1>
    2ccc:	80 93 14 01 	sts	0x0114, r24	; 0x800114 <twi1_onSlaveTransmit>
    2cd0:	08 95       	ret

00002cd2 <twi1_stop>:

/* relinquishe bus master status */
void twi1_stop(void)
{
    // send stop condition
    TWCR1 = (1<<TWEN) | (1<<TWIE) | (1<<TWEA) | (1<<TWINT) | (1<<TWSTO);
    2cd2:	85 ed       	ldi	r24, 0xD5	; 213
    2cd4:	80 93 dc 00 	sts	0x00DC, r24	; 0x8000dc <__TEXT_REGION_LENGTH__+0x7e00dc>

    // wait for stop condition to be exectued on bus
    // TWINT is not set after a stop condition!
    while(TWCR1 & (1<<TWSTO))
    2cd8:	80 91 dc 00 	lds	r24, 0x00DC	; 0x8000dc <__TEXT_REGION_LENGTH__+0x7e00dc>
    2cdc:	84 fd       	sbrc	r24, 4
    2cde:	fc cf       	rjmp	.-8      	; 0x2cd8 <twi1_stop+0x6>
    {
        continue;
    }

    // update twi state
    twi1_state = TWI1_READY;
    2ce0:	10 92 e4 02 	sts	0x02E4, r1	; 0x8002e4 <twi1_state>
    2ce4:	08 95       	ret

00002ce6 <twi1_releaseBus>:

/* release bus */
void twi1_releaseBus(void)
{
    // release bus
    TWCR1 = (1<<TWEN) | (1<<TWIE) | (1<<TWEA) | (1<<TWINT);
    2ce6:	85 ec       	ldi	r24, 0xC5	; 197
    2ce8:	80 93 dc 00 	sts	0x00DC, r24	; 0x8000dc <__TEXT_REGION_LENGTH__+0x7e00dc>

    // update twi state
    twi1_state = TWI1_READY;
    2cec:	10 92 e4 02 	sts	0x02E4, r1	; 0x8002e4 <twi1_state>
    2cf0:	08 95       	ret

00002cf2 <__vector_40>:
}

ISR(TWI1_vect)
{
    2cf2:	1f 92       	push	r1
    2cf4:	0f 92       	push	r0
    2cf6:	0f b6       	in	r0, 0x3f	; 63
    2cf8:	0f 92       	push	r0
    2cfa:	11 24       	eor	r1, r1
    2cfc:	2f 93       	push	r18
    2cfe:	3f 93       	push	r19
    2d00:	4f 93       	push	r20
    2d02:	5f 93       	push	r21
    2d04:	6f 93       	push	r22
    2d06:	7f 93       	push	r23
    2d08:	8f 93       	push	r24
    2d0a:	9f 93       	push	r25
    2d0c:	af 93       	push	r26
    2d0e:	bf 93       	push	r27
    2d10:	ef 93       	push	r30
    2d12:	ff 93       	push	r31
    // #define TW_STATUS   (TWSR & TW_STATUS_MASK)
    switch(TWSR1 & TW_STATUS_MASK) //
    2d14:	80 91 d9 00 	lds	r24, 0x00D9	; 0x8000d9 <__TEXT_REGION_LENGTH__+0x7e00d9>
    2d18:	88 7f       	andi	r24, 0xF8	; 248
    2d1a:	80 36       	cpi	r24, 0x60	; 96
    2d1c:	09 f4       	brne	.+2      	; 0x2d20 <__vector_40+0x2e>
    2d1e:	9e c0       	rjmp	.+316    	; 0x2e5c <__vector_40+0x16a>
    2d20:	78 f5       	brcc	.+94     	; 0x2d80 <__vector_40+0x8e>
    2d22:	88 32       	cpi	r24, 0x28	; 40
    2d24:	09 f4       	brne	.+2      	; 0x2d28 <__vector_40+0x36>
    2d26:	5d c0       	rjmp	.+186    	; 0x2de2 <__vector_40+0xf0>
    2d28:	90 f4       	brcc	.+36     	; 0x2d4e <__vector_40+0x5c>
    2d2a:	80 31       	cpi	r24, 0x10	; 16
    2d2c:	09 f4       	brne	.+2      	; 0x2d30 <__vector_40+0x3e>
    2d2e:	56 c0       	rjmp	.+172    	; 0x2ddc <__vector_40+0xea>
    2d30:	38 f4       	brcc	.+14     	; 0x2d40 <__vector_40+0x4e>
    2d32:	88 23       	and	r24, r24
    2d34:	09 f4       	brne	.+2      	; 0x2d38 <__vector_40+0x46>
    2d36:	0a c1       	rjmp	.+532    	; 0x2f4c <__vector_40+0x25a>
    2d38:	88 30       	cpi	r24, 0x08	; 8
    2d3a:	09 f4       	brne	.+2      	; 0x2d3e <__vector_40+0x4c>
    2d3c:	4f c0       	rjmp	.+158    	; 0x2ddc <__vector_40+0xea>
    2d3e:	0a c1       	rjmp	.+532    	; 0x2f54 <__vector_40+0x262>
    2d40:	88 31       	cpi	r24, 0x18	; 24
    2d42:	09 f4       	brne	.+2      	; 0x2d46 <__vector_40+0x54>
    2d44:	4e c0       	rjmp	.+156    	; 0x2de2 <__vector_40+0xf0>
    2d46:	80 32       	cpi	r24, 0x20	; 32
    2d48:	09 f4       	brne	.+2      	; 0x2d4c <__vector_40+0x5a>
    2d4a:	5f c0       	rjmp	.+190    	; 0x2e0a <__vector_40+0x118>
    2d4c:	03 c1       	rjmp	.+518    	; 0x2f54 <__vector_40+0x262>
    2d4e:	80 34       	cpi	r24, 0x40	; 64
    2d50:	09 f4       	brne	.+2      	; 0x2d54 <__vector_40+0x62>
    2d52:	6a c0       	rjmp	.+212    	; 0x2e28 <__vector_40+0x136>
    2d54:	58 f4       	brcc	.+22     	; 0x2d6c <__vector_40+0x7a>
    2d56:	80 33       	cpi	r24, 0x30	; 48
    2d58:	09 f4       	brne	.+2      	; 0x2d5c <__vector_40+0x6a>
    2d5a:	57 c0       	rjmp	.+174    	; 0x2e0a <__vector_40+0x118>
    2d5c:	88 33       	cpi	r24, 0x38	; 56
    2d5e:	09 f0       	breq	.+2      	; 0x2d62 <__vector_40+0x70>
    2d60:	f9 c0       	rjmp	.+498    	; 0x2f54 <__vector_40+0x262>
            twi1_error = TW_MT_DATA_NACK;
            twi1_stop();
            break;
        
        case TW_MT_ARB_LOST: // lost bus arbitration
            twi1_error = TW_MT_ARB_LOST;
    2d62:	80 93 59 02 	sts	0x0259, r24	; 0x800259 <twi1_error>
            twi1_releaseBus();
    2d66:	0e 94 73 16 	call	0x2ce6	; 0x2ce6 <twi1_releaseBus>
            break;
    2d6a:	f4 c0       	rjmp	.+488    	; 0x2f54 <__vector_40+0x262>
}

ISR(TWI1_vect)
{
    // #define TW_STATUS   (TWSR & TW_STATUS_MASK)
    switch(TWSR1 & TW_STATUS_MASK) //
    2d6c:	80 35       	cpi	r24, 0x50	; 80
    2d6e:	09 f4       	brne	.+2      	; 0x2d72 <__vector_40+0x80>
    2d70:	4f c0       	rjmp	.+158    	; 0x2e10 <__vector_40+0x11e>
    2d72:	88 35       	cpi	r24, 0x58	; 88
    2d74:	09 f4       	brne	.+2      	; 0x2d78 <__vector_40+0x86>
    2d76:	5d c0       	rjmp	.+186    	; 0x2e32 <__vector_40+0x140>
    2d78:	88 34       	cpi	r24, 0x48	; 72
    2d7a:	09 f0       	breq	.+2      	; 0x2d7e <__vector_40+0x8c>
    2d7c:	eb c0       	rjmp	.+470    	; 0x2f54 <__vector_40+0x262>
    2d7e:	e8 c0       	rjmp	.+464    	; 0x2f50 <__vector_40+0x25e>
    2d80:	88 39       	cpi	r24, 0x98	; 152
    2d82:	09 f4       	brne	.+2      	; 0x2d86 <__vector_40+0x94>
    2d84:	d9 c0       	rjmp	.+434    	; 0x2f38 <__vector_40+0x246>
    2d86:	a8 f4       	brcc	.+42     	; 0x2db2 <__vector_40+0xc0>
    2d88:	88 37       	cpi	r24, 0x78	; 120
    2d8a:	09 f4       	brne	.+2      	; 0x2d8e <__vector_40+0x9c>
    2d8c:	67 c0       	rjmp	.+206    	; 0x2e5c <__vector_40+0x16a>
    2d8e:	38 f4       	brcc	.+14     	; 0x2d9e <__vector_40+0xac>
    2d90:	88 36       	cpi	r24, 0x68	; 104
    2d92:	09 f4       	brne	.+2      	; 0x2d96 <__vector_40+0xa4>
    2d94:	63 c0       	rjmp	.+198    	; 0x2e5c <__vector_40+0x16a>
    2d96:	80 37       	cpi	r24, 0x70	; 112
    2d98:	09 f4       	brne	.+2      	; 0x2d9c <__vector_40+0xaa>
    2d9a:	60 c0       	rjmp	.+192    	; 0x2e5c <__vector_40+0x16a>
    2d9c:	db c0       	rjmp	.+438    	; 0x2f54 <__vector_40+0x262>
    2d9e:	88 38       	cpi	r24, 0x88	; 136
    2da0:	09 f4       	brne	.+2      	; 0x2da4 <__vector_40+0xb2>
    2da2:	ca c0       	rjmp	.+404    	; 0x2f38 <__vector_40+0x246>
    2da4:	80 39       	cpi	r24, 0x90	; 144
    2da6:	09 f4       	brne	.+2      	; 0x2daa <__vector_40+0xb8>
    2da8:	5f c0       	rjmp	.+190    	; 0x2e68 <__vector_40+0x176>
    2daa:	80 38       	cpi	r24, 0x80	; 128
    2dac:	09 f0       	breq	.+2      	; 0x2db0 <__vector_40+0xbe>
    2dae:	d2 c0       	rjmp	.+420    	; 0x2f54 <__vector_40+0x262>
    2db0:	5b c0       	rjmp	.+182    	; 0x2e68 <__vector_40+0x176>
    2db2:	80 3b       	cpi	r24, 0xB0	; 176
    2db4:	09 f4       	brne	.+2      	; 0x2db8 <__vector_40+0xc6>
    2db6:	98 c0       	rjmp	.+304    	; 0x2ee8 <__vector_40+0x1f6>
    2db8:	38 f4       	brcc	.+14     	; 0x2dc8 <__vector_40+0xd6>
    2dba:	80 3a       	cpi	r24, 0xA0	; 160
    2dbc:	09 f4       	brne	.+2      	; 0x2dc0 <__vector_40+0xce>
    2dbe:	69 c0       	rjmp	.+210    	; 0x2e92 <__vector_40+0x1a0>
    2dc0:	88 3a       	cpi	r24, 0xA8	; 168
    2dc2:	09 f4       	brne	.+2      	; 0x2dc6 <__vector_40+0xd4>
    2dc4:	91 c0       	rjmp	.+290    	; 0x2ee8 <__vector_40+0x1f6>
    2dc6:	c6 c0       	rjmp	.+396    	; 0x2f54 <__vector_40+0x262>
    2dc8:	80 3c       	cpi	r24, 0xC0	; 192
    2dca:	09 f4       	brne	.+2      	; 0x2dce <__vector_40+0xdc>
    2dcc:	b9 c0       	rjmp	.+370    	; 0x2f40 <__vector_40+0x24e>
    2dce:	88 3c       	cpi	r24, 0xC8	; 200
    2dd0:	09 f4       	brne	.+2      	; 0x2dd4 <__vector_40+0xe2>
    2dd2:	b6 c0       	rjmp	.+364    	; 0x2f40 <__vector_40+0x24e>
    2dd4:	88 3b       	cpi	r24, 0xB8	; 184
    2dd6:	09 f4       	brne	.+2      	; 0x2dda <__vector_40+0xe8>
    2dd8:	9c c0       	rjmp	.+312    	; 0x2f12 <__vector_40+0x220>
    2dda:	bc c0       	rjmp	.+376    	; 0x2f54 <__vector_40+0x262>
    {
        // All Master
        case TW_START:     // sent start condition
        case TW_REP_START: // sent repeated start condition
            // copy device address and r/w bit to output register and ack
            TWDR1 = twi1_slarw;
    2ddc:	80 91 e3 02 	lds	r24, 0x02E3	; 0x8002e3 <twi1_slarw>
    2de0:	10 c0       	rjmp	.+32     	; 0x2e02 <__vector_40+0x110>

        // Master Transmitter
        case TW_MT_SLA_ACK:  // slave receiver acked address
        case TW_MT_DATA_ACK: // slave receiver acked data
            // if there is data to send, send it, otherwise stop 
            if(twi1_masterBufferIndex < twi1_masterBufferLength)
    2de2:	90 91 c0 02 	lds	r25, 0x02C0	; 0x8002c0 <twi1_masterBufferIndex>
    2de6:	80 91 bf 02 	lds	r24, 0x02BF	; 0x8002bf <twi1_masterBufferLength>
    2dea:	98 17       	cp	r25, r24
    2dec:	70 f5       	brcc	.+92     	; 0x2e4a <__vector_40+0x158>
            {
                // copy data to output register and ack
                TWDR1 = twi1_masterBuffer[twi1_masterBufferIndex++];
    2dee:	e0 91 c0 02 	lds	r30, 0x02C0	; 0x8002c0 <twi1_masterBufferIndex>
    2df2:	81 e0       	ldi	r24, 0x01	; 1
    2df4:	8e 0f       	add	r24, r30
    2df6:	80 93 c0 02 	sts	0x02C0, r24	; 0x8002c0 <twi1_masterBufferIndex>
    2dfa:	f0 e0       	ldi	r31, 0x00	; 0
    2dfc:	ef 53       	subi	r30, 0x3F	; 63
    2dfe:	fd 4f       	sbci	r31, 0xFD	; 253
    2e00:	80 81       	ld	r24, Z
    2e02:	80 93 db 00 	sts	0x00DB, r24	; 0x8000db <__TEXT_REGION_LENGTH__+0x7e00db>
void twi1_reply(uint8_t ack)
{
    // transmit master read ready signal, with or without ack
    if(ack)
    {
        TWCR1 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT) | (1<<TWEA);
    2e06:	85 ec       	ldi	r24, 0xC5	; 197
    2e08:	98 c0       	rjmp	.+304    	; 0x2f3a <__vector_40+0x248>
            twi1_error = TW_MT_SLA_NACK;
            twi1_stop();
            break;
        
        case TW_MT_DATA_NACK: // data sent, nack received
            twi1_error = TW_MT_DATA_NACK;
    2e0a:	80 93 59 02 	sts	0x0259, r24	; 0x800259 <twi1_error>
    2e0e:	a0 c0       	rjmp	.+320    	; 0x2f50 <__vector_40+0x25e>
            break;

        // Master Receiver
        case TW_MR_DATA_ACK: // data received, ack sent
            // put byte into buffer
            twi1_masterBuffer[twi1_masterBufferIndex++] = TWDR1;
    2e10:	e0 91 c0 02 	lds	r30, 0x02C0	; 0x8002c0 <twi1_masterBufferIndex>
    2e14:	81 e0       	ldi	r24, 0x01	; 1
    2e16:	8e 0f       	add	r24, r30
    2e18:	80 93 c0 02 	sts	0x02C0, r24	; 0x8002c0 <twi1_masterBufferIndex>
    2e1c:	80 91 db 00 	lds	r24, 0x00DB	; 0x8000db <__TEXT_REGION_LENGTH__+0x7e00db>
    2e20:	f0 e0       	ldi	r31, 0x00	; 0
    2e22:	ef 53       	subi	r30, 0x3F	; 63
    2e24:	fd 4f       	sbci	r31, 0xFD	; 253
    2e26:	80 83       	st	Z, r24
        case TW_MR_SLA_ACK:  // address sent, ack received
            // ack if more bytes are expected, otherwise nack
            if(twi1_masterBufferIndex < twi1_masterBufferLength)
    2e28:	90 91 c0 02 	lds	r25, 0x02C0	; 0x8002c0 <twi1_masterBufferIndex>
    2e2c:	80 91 bf 02 	lds	r24, 0x02BF	; 0x8002bf <twi1_masterBufferLength>
    2e30:	80 c0       	rjmp	.+256    	; 0x2f32 <__vector_40+0x240>
            }
            break;
            
        case TW_MR_DATA_NACK: // data received, nack sent
            // put final byte into buffer
            twi1_masterBuffer[twi1_masterBufferIndex++] = TWDR1;
    2e32:	e0 91 c0 02 	lds	r30, 0x02C0	; 0x8002c0 <twi1_masterBufferIndex>
    2e36:	81 e0       	ldi	r24, 0x01	; 1
    2e38:	8e 0f       	add	r24, r30
    2e3a:	80 93 c0 02 	sts	0x02C0, r24	; 0x8002c0 <twi1_masterBufferIndex>
    2e3e:	80 91 db 00 	lds	r24, 0x00DB	; 0x8000db <__TEXT_REGION_LENGTH__+0x7e00db>
    2e42:	f0 e0       	ldi	r31, 0x00	; 0
    2e44:	ef 53       	subi	r30, 0x3F	; 63
    2e46:	fd 4f       	sbci	r31, 0xFD	; 253
    2e48:	80 83       	st	Z, r24
            if (twi1_sendStop)
    2e4a:	80 91 e2 02 	lds	r24, 0x02E2	; 0x8002e2 <twi1_sendStop>
    2e4e:	81 11       	cpse	r24, r1
    2e50:	7f c0       	rjmp	.+254    	; 0x2f50 <__vector_40+0x25e>
                twi1_stop();
            else 
            {
                twi1_inRepStart = true;	// we're gonna send the START
    2e52:	81 e0       	ldi	r24, 0x01	; 1
    2e54:	80 93 e1 02 	sts	0x02E1, r24	; 0x8002e1 <twi1_inRepStart>
                // don't enable the interrupt. We'll generate the start, but we 
                // avoid handling the interrupt until we're in the next transaction,
                // at the point where we would normally issue the start.
                TWCR1 = (1<<TWINT) | (1<<TWSTA)| (1<<TWEN) ;
    2e58:	84 ea       	ldi	r24, 0xA4	; 164
    2e5a:	73 c0       	rjmp	.+230    	; 0x2f42 <__vector_40+0x250>
        case TW_SR_SLA_ACK:   // addressed, returned ack
        case TW_SR_GCALL_ACK: // addressed generally, returned ack
        case TW_SR_ARB_LOST_SLA_ACK:   // lost arbitration, returned ack
        case TW_SR_ARB_LOST_GCALL_ACK: // lost arbitration, returned ack
            // enter slave receiver mode
            twi1_state = TWI1_SRX;
    2e5c:	83 e0       	ldi	r24, 0x03	; 3
    2e5e:	80 93 e4 02 	sts	0x02E4, r24	; 0x8002e4 <twi1_state>
            // indicate that rx buffer can be overwritten and ack
            twi1_rxBufferIndex = 0;
    2e62:	10 92 5a 02 	sts	0x025A, r1	; 0x80025a <twi1_rxBufferIndex>
    2e66:	cf cf       	rjmp	.-98     	; 0x2e06 <__vector_40+0x114>
            break;
        
        case TW_SR_DATA_ACK:       // data received, returned ack
        case TW_SR_GCALL_DATA_ACK: // data received generally, returned ack
            // if there is still room in the rx buffer
            if(twi1_rxBufferIndex < TWI1_BUFFER_LENGTH)
    2e68:	80 91 5a 02 	lds	r24, 0x025A	; 0x80025a <twi1_rxBufferIndex>
    2e6c:	80 32       	cpi	r24, 0x20	; 32
    2e6e:	08 f0       	brcs	.+2      	; 0x2e72 <__vector_40+0x180>
    2e70:	63 c0       	rjmp	.+198    	; 0x2f38 <__vector_40+0x246>
            {
                // put byte in buffer and ack
                twi1_rxBuffer[twi1_rxBufferIndex++] = TWDR1;
    2e72:	e0 91 5b 02 	lds	r30, 0x025B	; 0x80025b <twi1_rxBuffer>
    2e76:	f0 91 5c 02 	lds	r31, 0x025C	; 0x80025c <twi1_rxBuffer+0x1>
    2e7a:	80 91 5a 02 	lds	r24, 0x025A	; 0x80025a <twi1_rxBufferIndex>
    2e7e:	91 e0       	ldi	r25, 0x01	; 1
    2e80:	98 0f       	add	r25, r24
    2e82:	90 93 5a 02 	sts	0x025A, r25	; 0x80025a <twi1_rxBufferIndex>
    2e86:	90 91 db 00 	lds	r25, 0x00DB	; 0x8000db <__TEXT_REGION_LENGTH__+0x7e00db>
    2e8a:	e8 0f       	add	r30, r24
    2e8c:	f1 1d       	adc	r31, r1
    2e8e:	90 83       	st	Z, r25
    2e90:	ba cf       	rjmp	.-140    	; 0x2e06 <__vector_40+0x114>
            }
            break;

        case TW_SR_STOP: // stop or repeated start condition received
            // ack future responses and leave slave receiver state
            twi1_releaseBus();
    2e92:	0e 94 73 16 	call	0x2ce6	; 0x2ce6 <twi1_releaseBus>
            // put a null char after data if there's room
            if(twi1_rxBufferIndex < TWI1_BUFFER_LENGTH)
    2e96:	20 91 5a 02 	lds	r18, 0x025A	; 0x80025a <twi1_rxBufferIndex>
    2e9a:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <twi1_rxBuffer>
    2e9e:	90 91 5c 02 	lds	r25, 0x025C	; 0x80025c <twi1_rxBuffer+0x1>
    2ea2:	20 32       	cpi	r18, 0x20	; 32
    2ea4:	30 f4       	brcc	.+12     	; 0x2eb2 <__vector_40+0x1c0>
            {
                twi1_rxBuffer[twi1_rxBufferIndex] = '\0';
    2ea6:	20 91 5a 02 	lds	r18, 0x025A	; 0x80025a <twi1_rxBufferIndex>
    2eaa:	fc 01       	movw	r30, r24
    2eac:	e2 0f       	add	r30, r18
    2eae:	f1 1d       	adc	r31, r1
    2eb0:	10 82       	st	Z, r1
            }
            // callback to user defined callback
            twi1_onSlaveReceive(twi1_rxBuffer, twi1_rxBufferIndex);
    2eb2:	60 91 5a 02 	lds	r22, 0x025A	; 0x80025a <twi1_rxBufferIndex>
    2eb6:	70 e0       	ldi	r23, 0x00	; 0
    2eb8:	e0 91 12 01 	lds	r30, 0x0112	; 0x800112 <twi1_onSlaveReceive>
    2ebc:	f0 91 13 01 	lds	r31, 0x0113	; 0x800113 <twi1_onSlaveReceive+0x1>
    2ec0:	09 95       	icall
            // assume user has the rx buffer so we can swap to the other twi1_rxBuffer and reset the index
            if (twi1_rxBuffer == twi1_rxBufferA) 
    2ec2:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <twi1_rxBuffer>
    2ec6:	90 91 5c 02 	lds	r25, 0x025C	; 0x80025c <twi1_rxBuffer+0x1>
    2eca:	8d 57       	subi	r24, 0x7D	; 125
    2ecc:	92 40       	sbci	r25, 0x02	; 2
    2ece:	19 f4       	brne	.+6      	; 0x2ed6 <__vector_40+0x1e4>
            {
                twi1_rxBuffer = twi1_rxBufferB;
    2ed0:	8d e5       	ldi	r24, 0x5D	; 93
    2ed2:	92 e0       	ldi	r25, 0x02	; 2
    2ed4:	02 c0       	rjmp	.+4      	; 0x2eda <__vector_40+0x1e8>
            }
            else
            {
                twi1_rxBuffer = twi1_rxBufferA;
    2ed6:	8d e7       	ldi	r24, 0x7D	; 125
    2ed8:	92 e0       	ldi	r25, 0x02	; 2
    2eda:	90 93 5c 02 	sts	0x025C, r25	; 0x80025c <twi1_rxBuffer+0x1>
    2ede:	80 93 5b 02 	sts	0x025B, r24	; 0x80025b <twi1_rxBuffer>
            }
            twi1_rxBufferIndex = 0;
    2ee2:	10 92 5a 02 	sts	0x025A, r1	; 0x80025a <twi1_rxBufferIndex>
            break;
    2ee6:	36 c0       	rjmp	.+108    	; 0x2f54 <__vector_40+0x262>
        
        // Slave Transmitter
        case TW_ST_SLA_ACK:          // addressed, returned ack
        case TW_ST_ARB_LOST_SLA_ACK: // arbitration lost, returned ack
            // enter slave transmitter mode
            twi1_state = TWI1_STX;
    2ee8:	84 e0       	ldi	r24, 0x04	; 4
    2eea:	80 93 e4 02 	sts	0x02E4, r24	; 0x8002e4 <twi1_state>
            // ready the tx buffer index for iteration
            twi1_txBufferIndex = 0;
    2eee:	10 92 9e 02 	sts	0x029E, r1	; 0x80029e <twi1_txBufferIndex>
            // set tx buffer length to be zero, to verify if user changes it
            twi1_txBufferLength = 0;
    2ef2:	10 92 9d 02 	sts	0x029D, r1	; 0x80029d <twi1_txBufferLength>
            // request for txBuffer to be filled and length to be set
            // note: user must call twi1_transmit(bytes, length) to do this
            twi1_onSlaveTransmit();
    2ef6:	e0 91 14 01 	lds	r30, 0x0114	; 0x800114 <twi1_onSlaveTransmit>
    2efa:	f0 91 15 01 	lds	r31, 0x0115	; 0x800115 <twi1_onSlaveTransmit+0x1>
    2efe:	09 95       	icall
            // if they didn't change buffer & length, initialize it
            if(0 == twi1_txBufferLength)
    2f00:	80 91 9d 02 	lds	r24, 0x029D	; 0x80029d <twi1_txBufferLength>
    2f04:	81 11       	cpse	r24, r1
    2f06:	05 c0       	rjmp	.+10     	; 0x2f12 <__vector_40+0x220>
            {
                twi1_txBufferLength = 1;
    2f08:	81 e0       	ldi	r24, 0x01	; 1
    2f0a:	80 93 9d 02 	sts	0x029D, r24	; 0x80029d <twi1_txBufferLength>
                twi1_txBuffer[0] = 0x00;
    2f0e:	10 92 9f 02 	sts	0x029F, r1	; 0x80029f <twi1_txBuffer>
            }
            // transmit first byte from buffer, fall
        case TW_ST_DATA_ACK: // byte sent, ack returned
            // copy data to output register
            TWDR1 = twi1_txBuffer[twi1_txBufferIndex++];
    2f12:	e0 91 9e 02 	lds	r30, 0x029E	; 0x80029e <twi1_txBufferIndex>
    2f16:	81 e0       	ldi	r24, 0x01	; 1
    2f18:	8e 0f       	add	r24, r30
    2f1a:	80 93 9e 02 	sts	0x029E, r24	; 0x80029e <twi1_txBufferIndex>
    2f1e:	f0 e0       	ldi	r31, 0x00	; 0
    2f20:	e1 56       	subi	r30, 0x61	; 97
    2f22:	fd 4f       	sbci	r31, 0xFD	; 253
    2f24:	80 81       	ld	r24, Z
    2f26:	80 93 db 00 	sts	0x00DB, r24	; 0x8000db <__TEXT_REGION_LENGTH__+0x7e00db>
            // if there is more to send, ack, otherwise nack
            if(twi1_txBufferIndex < twi1_txBufferLength)
    2f2a:	90 91 9e 02 	lds	r25, 0x029E	; 0x80029e <twi1_txBufferIndex>
    2f2e:	80 91 9d 02 	lds	r24, 0x029D	; 0x80029d <twi1_txBufferLength>
    2f32:	98 17       	cp	r25, r24
    2f34:	08 f4       	brcc	.+2      	; 0x2f38 <__vector_40+0x246>
    2f36:	67 cf       	rjmp	.-306    	; 0x2e06 <__vector_40+0x114>
    {
        TWCR1 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT) | (1<<TWEA);
    }
    else
    {
        TWCR1 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT);
    2f38:	85 e8       	ldi	r24, 0x85	; 133
    2f3a:	80 93 dc 00 	sts	0x00DC, r24	; 0x8000dc <__TEXT_REGION_LENGTH__+0x7e00dc>
    2f3e:	0a c0       	rjmp	.+20     	; 0x2f54 <__vector_40+0x262>
void twi1_reply(uint8_t ack)
{
    // transmit master read ready signal, with or without ack
    if(ack)
    {
        TWCR1 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT) | (1<<TWEA);
    2f40:	85 ec       	ldi	r24, 0xC5	; 197
    2f42:	80 93 dc 00 	sts	0x00DC, r24	; 0x8000dc <__TEXT_REGION_LENGTH__+0x7e00dc>
        case TW_ST_DATA_NACK: // received nack, we are done 
        case TW_ST_LAST_DATA: // received ack, but we are done already!
            // ack future responses
            twi1_reply(1);
            // leave slave receiver state
            twi1_state = TWI1_READY;
    2f46:	10 92 e4 02 	sts	0x02E4, r1	; 0x8002e4 <twi1_state>
            break;
    2f4a:	04 c0       	rjmp	.+8      	; 0x2f54 <__vector_40+0x262>
        // All
        case TW_NO_INFO:   // no state information
            break;
        
        case TW_BUS_ERROR: // bus error, illegal stop/start
            twi1_error = TW_BUS_ERROR;
    2f4c:	10 92 59 02 	sts	0x0259, r1	; 0x800259 <twi1_error>
            twi1_stop();
    2f50:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <twi1_stop>
            break;
    }
}
    2f54:	ff 91       	pop	r31
    2f56:	ef 91       	pop	r30
    2f58:	bf 91       	pop	r27
    2f5a:	af 91       	pop	r26
    2f5c:	9f 91       	pop	r25
    2f5e:	8f 91       	pop	r24
    2f60:	7f 91       	pop	r23
    2f62:	6f 91       	pop	r22
    2f64:	5f 91       	pop	r21
    2f66:	4f 91       	pop	r20
    2f68:	3f 91       	pop	r19
    2f6a:	2f 91       	pop	r18
    2f6c:	0f 90       	pop	r0
    2f6e:	0f be       	out	0x3f, r0	; 63
    2f70:	0f 90       	pop	r0
    2f72:	1f 90       	pop	r1
    2f74:	18 95       	reti

00002f76 <__divmodhi4>:
    2f76:	97 fb       	bst	r25, 7
    2f78:	07 2e       	mov	r0, r23
    2f7a:	16 f4       	brtc	.+4      	; 0x2f80 <__divmodhi4+0xa>
    2f7c:	00 94       	com	r0
    2f7e:	07 d0       	rcall	.+14     	; 0x2f8e <__divmodhi4_neg1>
    2f80:	77 fd       	sbrc	r23, 7
    2f82:	09 d0       	rcall	.+18     	; 0x2f96 <__divmodhi4_neg2>
    2f84:	0e 94 f1 17 	call	0x2fe2	; 0x2fe2 <__udivmodhi4>
    2f88:	07 fc       	sbrc	r0, 7
    2f8a:	05 d0       	rcall	.+10     	; 0x2f96 <__divmodhi4_neg2>
    2f8c:	3e f4       	brtc	.+14     	; 0x2f9c <__divmodhi4_exit>

00002f8e <__divmodhi4_neg1>:
    2f8e:	90 95       	com	r25
    2f90:	81 95       	neg	r24
    2f92:	9f 4f       	sbci	r25, 0xFF	; 255
    2f94:	08 95       	ret

00002f96 <__divmodhi4_neg2>:
    2f96:	70 95       	com	r23
    2f98:	61 95       	neg	r22
    2f9a:	7f 4f       	sbci	r23, 0xFF	; 255

00002f9c <__divmodhi4_exit>:
    2f9c:	08 95       	ret

00002f9e <__udivmodsi4>:
    2f9e:	a1 e2       	ldi	r26, 0x21	; 33
    2fa0:	1a 2e       	mov	r1, r26
    2fa2:	aa 1b       	sub	r26, r26
    2fa4:	bb 1b       	sub	r27, r27
    2fa6:	fd 01       	movw	r30, r26
    2fa8:	0d c0       	rjmp	.+26     	; 0x2fc4 <__udivmodsi4_ep>

00002faa <__udivmodsi4_loop>:
    2faa:	aa 1f       	adc	r26, r26
    2fac:	bb 1f       	adc	r27, r27
    2fae:	ee 1f       	adc	r30, r30
    2fb0:	ff 1f       	adc	r31, r31
    2fb2:	a2 17       	cp	r26, r18
    2fb4:	b3 07       	cpc	r27, r19
    2fb6:	e4 07       	cpc	r30, r20
    2fb8:	f5 07       	cpc	r31, r21
    2fba:	20 f0       	brcs	.+8      	; 0x2fc4 <__udivmodsi4_ep>
    2fbc:	a2 1b       	sub	r26, r18
    2fbe:	b3 0b       	sbc	r27, r19
    2fc0:	e4 0b       	sbc	r30, r20
    2fc2:	f5 0b       	sbc	r31, r21

00002fc4 <__udivmodsi4_ep>:
    2fc4:	66 1f       	adc	r22, r22
    2fc6:	77 1f       	adc	r23, r23
    2fc8:	88 1f       	adc	r24, r24
    2fca:	99 1f       	adc	r25, r25
    2fcc:	1a 94       	dec	r1
    2fce:	69 f7       	brne	.-38     	; 0x2faa <__udivmodsi4_loop>
    2fd0:	60 95       	com	r22
    2fd2:	70 95       	com	r23
    2fd4:	80 95       	com	r24
    2fd6:	90 95       	com	r25
    2fd8:	9b 01       	movw	r18, r22
    2fda:	ac 01       	movw	r20, r24
    2fdc:	bd 01       	movw	r22, r26
    2fde:	cf 01       	movw	r24, r30
    2fe0:	08 95       	ret

00002fe2 <__udivmodhi4>:
    2fe2:	aa 1b       	sub	r26, r26
    2fe4:	bb 1b       	sub	r27, r27
    2fe6:	51 e1       	ldi	r21, 0x11	; 17
    2fe8:	07 c0       	rjmp	.+14     	; 0x2ff8 <__udivmodhi4_ep>

00002fea <__udivmodhi4_loop>:
    2fea:	aa 1f       	adc	r26, r26
    2fec:	bb 1f       	adc	r27, r27
    2fee:	a6 17       	cp	r26, r22
    2ff0:	b7 07       	cpc	r27, r23
    2ff2:	10 f0       	brcs	.+4      	; 0x2ff8 <__udivmodhi4_ep>
    2ff4:	a6 1b       	sub	r26, r22
    2ff6:	b7 0b       	sbc	r27, r23

00002ff8 <__udivmodhi4_ep>:
    2ff8:	88 1f       	adc	r24, r24
    2ffa:	99 1f       	adc	r25, r25
    2ffc:	5a 95       	dec	r21
    2ffe:	a9 f7       	brne	.-22     	; 0x2fea <__udivmodhi4_loop>
    3000:	80 95       	com	r24
    3002:	90 95       	com	r25
    3004:	bc 01       	movw	r22, r24
    3006:	cd 01       	movw	r24, r26
    3008:	08 95       	ret

0000300a <__cmpsf2>:
    300a:	0e 94 0a 18 	call	0x3014	; 0x3014 <__fp_cmp>
    300e:	08 f4       	brcc	.+2      	; 0x3012 <__cmpsf2+0x8>
    3010:	81 e0       	ldi	r24, 0x01	; 1
    3012:	08 95       	ret

00003014 <__fp_cmp>:
    3014:	99 0f       	add	r25, r25
    3016:	00 08       	sbc	r0, r0
    3018:	55 0f       	add	r21, r21
    301a:	aa 0b       	sbc	r26, r26
    301c:	e0 e8       	ldi	r30, 0x80	; 128
    301e:	fe ef       	ldi	r31, 0xFE	; 254
    3020:	16 16       	cp	r1, r22
    3022:	17 06       	cpc	r1, r23
    3024:	e8 07       	cpc	r30, r24
    3026:	f9 07       	cpc	r31, r25
    3028:	c0 f0       	brcs	.+48     	; 0x305a <__fp_cmp+0x46>
    302a:	12 16       	cp	r1, r18
    302c:	13 06       	cpc	r1, r19
    302e:	e4 07       	cpc	r30, r20
    3030:	f5 07       	cpc	r31, r21
    3032:	98 f0       	brcs	.+38     	; 0x305a <__fp_cmp+0x46>
    3034:	62 1b       	sub	r22, r18
    3036:	73 0b       	sbc	r23, r19
    3038:	84 0b       	sbc	r24, r20
    303a:	95 0b       	sbc	r25, r21
    303c:	39 f4       	brne	.+14     	; 0x304c <__fp_cmp+0x38>
    303e:	0a 26       	eor	r0, r26
    3040:	61 f0       	breq	.+24     	; 0x305a <__fp_cmp+0x46>
    3042:	23 2b       	or	r18, r19
    3044:	24 2b       	or	r18, r20
    3046:	25 2b       	or	r18, r21
    3048:	21 f4       	brne	.+8      	; 0x3052 <__fp_cmp+0x3e>
    304a:	08 95       	ret
    304c:	0a 26       	eor	r0, r26
    304e:	09 f4       	brne	.+2      	; 0x3052 <__fp_cmp+0x3e>
    3050:	a1 40       	sbci	r26, 0x01	; 1
    3052:	a6 95       	lsr	r26
    3054:	8f ef       	ldi	r24, 0xFF	; 255
    3056:	81 1d       	adc	r24, r1
    3058:	81 1d       	adc	r24, r1
    305a:	08 95       	ret

0000305c <__gesf2>:
    305c:	0e 94 0a 18 	call	0x3014	; 0x3014 <__fp_cmp>
    3060:	08 f4       	brcc	.+2      	; 0x3064 <__gesf2+0x8>
    3062:	8f ef       	ldi	r24, 0xFF	; 255
    3064:	08 95       	ret

00003066 <fgetc>:
    3066:	cf 93       	push	r28
    3068:	df 93       	push	r29
    306a:	ec 01       	movw	r28, r24
    306c:	2b 81       	ldd	r18, Y+3	; 0x03
    306e:	20 ff       	sbrs	r18, 0
    3070:	33 c0       	rjmp	.+102    	; 0x30d8 <fgetc+0x72>
    3072:	26 ff       	sbrs	r18, 6
    3074:	0a c0       	rjmp	.+20     	; 0x308a <fgetc+0x24>
    3076:	2f 7b       	andi	r18, 0xBF	; 191
    3078:	2b 83       	std	Y+3, r18	; 0x03
    307a:	8e 81       	ldd	r24, Y+6	; 0x06
    307c:	9f 81       	ldd	r25, Y+7	; 0x07
    307e:	01 96       	adiw	r24, 0x01	; 1
    3080:	9f 83       	std	Y+7, r25	; 0x07
    3082:	8e 83       	std	Y+6, r24	; 0x06
    3084:	8a 81       	ldd	r24, Y+2	; 0x02
    3086:	90 e0       	ldi	r25, 0x00	; 0
    3088:	29 c0       	rjmp	.+82     	; 0x30dc <fgetc+0x76>
    308a:	22 ff       	sbrs	r18, 2
    308c:	0f c0       	rjmp	.+30     	; 0x30ac <fgetc+0x46>
    308e:	e8 81       	ld	r30, Y
    3090:	f9 81       	ldd	r31, Y+1	; 0x01
    3092:	80 81       	ld	r24, Z
    3094:	08 2e       	mov	r0, r24
    3096:	00 0c       	add	r0, r0
    3098:	99 0b       	sbc	r25, r25
    309a:	00 97       	sbiw	r24, 0x00	; 0
    309c:	19 f4       	brne	.+6      	; 0x30a4 <fgetc+0x3e>
    309e:	20 62       	ori	r18, 0x20	; 32
    30a0:	2b 83       	std	Y+3, r18	; 0x03
    30a2:	1a c0       	rjmp	.+52     	; 0x30d8 <fgetc+0x72>
    30a4:	31 96       	adiw	r30, 0x01	; 1
    30a6:	f9 83       	std	Y+1, r31	; 0x01
    30a8:	e8 83       	st	Y, r30
    30aa:	0e c0       	rjmp	.+28     	; 0x30c8 <fgetc+0x62>
    30ac:	ea 85       	ldd	r30, Y+10	; 0x0a
    30ae:	fb 85       	ldd	r31, Y+11	; 0x0b
    30b0:	09 95       	icall
    30b2:	97 ff       	sbrs	r25, 7
    30b4:	09 c0       	rjmp	.+18     	; 0x30c8 <fgetc+0x62>
    30b6:	2b 81       	ldd	r18, Y+3	; 0x03
    30b8:	01 96       	adiw	r24, 0x01	; 1
    30ba:	11 f0       	breq	.+4      	; 0x30c0 <fgetc+0x5a>
    30bc:	80 e2       	ldi	r24, 0x20	; 32
    30be:	01 c0       	rjmp	.+2      	; 0x30c2 <fgetc+0x5c>
    30c0:	80 e1       	ldi	r24, 0x10	; 16
    30c2:	82 2b       	or	r24, r18
    30c4:	8b 83       	std	Y+3, r24	; 0x03
    30c6:	08 c0       	rjmp	.+16     	; 0x30d8 <fgetc+0x72>
    30c8:	2e 81       	ldd	r18, Y+6	; 0x06
    30ca:	3f 81       	ldd	r19, Y+7	; 0x07
    30cc:	2f 5f       	subi	r18, 0xFF	; 255
    30ce:	3f 4f       	sbci	r19, 0xFF	; 255
    30d0:	3f 83       	std	Y+7, r19	; 0x07
    30d2:	2e 83       	std	Y+6, r18	; 0x06
    30d4:	99 27       	eor	r25, r25
    30d6:	02 c0       	rjmp	.+4      	; 0x30dc <fgetc+0x76>
    30d8:	8f ef       	ldi	r24, 0xFF	; 255
    30da:	9f ef       	ldi	r25, 0xFF	; 255
    30dc:	df 91       	pop	r29
    30de:	cf 91       	pop	r28
    30e0:	08 95       	ret

000030e2 <printf>:
    30e2:	a0 e0       	ldi	r26, 0x00	; 0
    30e4:	b0 e0       	ldi	r27, 0x00	; 0
    30e6:	e7 e7       	ldi	r30, 0x77	; 119
    30e8:	f8 e1       	ldi	r31, 0x18	; 24
    30ea:	0c 94 70 1b 	jmp	0x36e0	; 0x36e0 <__prologue_saves__+0x20>
    30ee:	ae 01       	movw	r20, r28
    30f0:	4b 5f       	subi	r20, 0xFB	; 251
    30f2:	5f 4f       	sbci	r21, 0xFF	; 255
    30f4:	fa 01       	movw	r30, r20
    30f6:	61 91       	ld	r22, Z+
    30f8:	71 91       	ld	r23, Z+
    30fa:	af 01       	movw	r20, r30
    30fc:	80 91 c3 03 	lds	r24, 0x03C3	; 0x8003c3 <__iob+0x2>
    3100:	90 91 c4 03 	lds	r25, 0x03C4	; 0x8003c4 <__iob+0x3>
    3104:	0e 94 87 18 	call	0x310e	; 0x310e <vfprintf>
    3108:	e2 e0       	ldi	r30, 0x02	; 2
    310a:	0c 94 8c 1b 	jmp	0x3718	; 0x3718 <__epilogue_restores__+0x20>

0000310e <vfprintf>:
    310e:	ab e0       	ldi	r26, 0x0B	; 11
    3110:	b0 e0       	ldi	r27, 0x00	; 0
    3112:	ed e8       	ldi	r30, 0x8D	; 141
    3114:	f8 e1       	ldi	r31, 0x18	; 24
    3116:	0c 94 60 1b 	jmp	0x36c0	; 0x36c0 <__prologue_saves__>
    311a:	6c 01       	movw	r12, r24
    311c:	7b 01       	movw	r14, r22
    311e:	8a 01       	movw	r16, r20
    3120:	fc 01       	movw	r30, r24
    3122:	17 82       	std	Z+7, r1	; 0x07
    3124:	16 82       	std	Z+6, r1	; 0x06
    3126:	83 81       	ldd	r24, Z+3	; 0x03
    3128:	81 ff       	sbrs	r24, 1
    312a:	cc c1       	rjmp	.+920    	; 0x34c4 <vfprintf+0x3b6>
    312c:	ce 01       	movw	r24, r28
    312e:	01 96       	adiw	r24, 0x01	; 1
    3130:	3c 01       	movw	r6, r24
    3132:	f6 01       	movw	r30, r12
    3134:	93 81       	ldd	r25, Z+3	; 0x03
    3136:	f7 01       	movw	r30, r14
    3138:	93 fd       	sbrc	r25, 3
    313a:	85 91       	lpm	r24, Z+
    313c:	93 ff       	sbrs	r25, 3
    313e:	81 91       	ld	r24, Z+
    3140:	7f 01       	movw	r14, r30
    3142:	88 23       	and	r24, r24
    3144:	09 f4       	brne	.+2      	; 0x3148 <vfprintf+0x3a>
    3146:	ba c1       	rjmp	.+884    	; 0x34bc <vfprintf+0x3ae>
    3148:	85 32       	cpi	r24, 0x25	; 37
    314a:	39 f4       	brne	.+14     	; 0x315a <vfprintf+0x4c>
    314c:	93 fd       	sbrc	r25, 3
    314e:	85 91       	lpm	r24, Z+
    3150:	93 ff       	sbrs	r25, 3
    3152:	81 91       	ld	r24, Z+
    3154:	7f 01       	movw	r14, r30
    3156:	85 32       	cpi	r24, 0x25	; 37
    3158:	29 f4       	brne	.+10     	; 0x3164 <vfprintf+0x56>
    315a:	b6 01       	movw	r22, r12
    315c:	90 e0       	ldi	r25, 0x00	; 0
    315e:	0e 94 7e 1a 	call	0x34fc	; 0x34fc <fputc>
    3162:	e7 cf       	rjmp	.-50     	; 0x3132 <vfprintf+0x24>
    3164:	91 2c       	mov	r9, r1
    3166:	21 2c       	mov	r2, r1
    3168:	31 2c       	mov	r3, r1
    316a:	ff e1       	ldi	r31, 0x1F	; 31
    316c:	f3 15       	cp	r31, r3
    316e:	d8 f0       	brcs	.+54     	; 0x31a6 <vfprintf+0x98>
    3170:	8b 32       	cpi	r24, 0x2B	; 43
    3172:	79 f0       	breq	.+30     	; 0x3192 <vfprintf+0x84>
    3174:	38 f4       	brcc	.+14     	; 0x3184 <vfprintf+0x76>
    3176:	80 32       	cpi	r24, 0x20	; 32
    3178:	79 f0       	breq	.+30     	; 0x3198 <vfprintf+0x8a>
    317a:	83 32       	cpi	r24, 0x23	; 35
    317c:	a1 f4       	brne	.+40     	; 0x31a6 <vfprintf+0x98>
    317e:	23 2d       	mov	r18, r3
    3180:	20 61       	ori	r18, 0x10	; 16
    3182:	1d c0       	rjmp	.+58     	; 0x31be <vfprintf+0xb0>
    3184:	8d 32       	cpi	r24, 0x2D	; 45
    3186:	61 f0       	breq	.+24     	; 0x31a0 <vfprintf+0x92>
    3188:	80 33       	cpi	r24, 0x30	; 48
    318a:	69 f4       	brne	.+26     	; 0x31a6 <vfprintf+0x98>
    318c:	23 2d       	mov	r18, r3
    318e:	21 60       	ori	r18, 0x01	; 1
    3190:	16 c0       	rjmp	.+44     	; 0x31be <vfprintf+0xb0>
    3192:	83 2d       	mov	r24, r3
    3194:	82 60       	ori	r24, 0x02	; 2
    3196:	38 2e       	mov	r3, r24
    3198:	e3 2d       	mov	r30, r3
    319a:	e4 60       	ori	r30, 0x04	; 4
    319c:	3e 2e       	mov	r3, r30
    319e:	2a c0       	rjmp	.+84     	; 0x31f4 <vfprintf+0xe6>
    31a0:	f3 2d       	mov	r31, r3
    31a2:	f8 60       	ori	r31, 0x08	; 8
    31a4:	1d c0       	rjmp	.+58     	; 0x31e0 <vfprintf+0xd2>
    31a6:	37 fc       	sbrc	r3, 7
    31a8:	2d c0       	rjmp	.+90     	; 0x3204 <vfprintf+0xf6>
    31aa:	20 ed       	ldi	r18, 0xD0	; 208
    31ac:	28 0f       	add	r18, r24
    31ae:	2a 30       	cpi	r18, 0x0A	; 10
    31b0:	40 f0       	brcs	.+16     	; 0x31c2 <vfprintf+0xb4>
    31b2:	8e 32       	cpi	r24, 0x2E	; 46
    31b4:	b9 f4       	brne	.+46     	; 0x31e4 <vfprintf+0xd6>
    31b6:	36 fc       	sbrc	r3, 6
    31b8:	81 c1       	rjmp	.+770    	; 0x34bc <vfprintf+0x3ae>
    31ba:	23 2d       	mov	r18, r3
    31bc:	20 64       	ori	r18, 0x40	; 64
    31be:	32 2e       	mov	r3, r18
    31c0:	19 c0       	rjmp	.+50     	; 0x31f4 <vfprintf+0xe6>
    31c2:	36 fe       	sbrs	r3, 6
    31c4:	06 c0       	rjmp	.+12     	; 0x31d2 <vfprintf+0xc4>
    31c6:	8a e0       	ldi	r24, 0x0A	; 10
    31c8:	98 9e       	mul	r9, r24
    31ca:	20 0d       	add	r18, r0
    31cc:	11 24       	eor	r1, r1
    31ce:	92 2e       	mov	r9, r18
    31d0:	11 c0       	rjmp	.+34     	; 0x31f4 <vfprintf+0xe6>
    31d2:	ea e0       	ldi	r30, 0x0A	; 10
    31d4:	2e 9e       	mul	r2, r30
    31d6:	20 0d       	add	r18, r0
    31d8:	11 24       	eor	r1, r1
    31da:	22 2e       	mov	r2, r18
    31dc:	f3 2d       	mov	r31, r3
    31de:	f0 62       	ori	r31, 0x20	; 32
    31e0:	3f 2e       	mov	r3, r31
    31e2:	08 c0       	rjmp	.+16     	; 0x31f4 <vfprintf+0xe6>
    31e4:	8c 36       	cpi	r24, 0x6C	; 108
    31e6:	21 f4       	brne	.+8      	; 0x31f0 <vfprintf+0xe2>
    31e8:	83 2d       	mov	r24, r3
    31ea:	80 68       	ori	r24, 0x80	; 128
    31ec:	38 2e       	mov	r3, r24
    31ee:	02 c0       	rjmp	.+4      	; 0x31f4 <vfprintf+0xe6>
    31f0:	88 36       	cpi	r24, 0x68	; 104
    31f2:	41 f4       	brne	.+16     	; 0x3204 <vfprintf+0xf6>
    31f4:	f7 01       	movw	r30, r14
    31f6:	93 fd       	sbrc	r25, 3
    31f8:	85 91       	lpm	r24, Z+
    31fa:	93 ff       	sbrs	r25, 3
    31fc:	81 91       	ld	r24, Z+
    31fe:	7f 01       	movw	r14, r30
    3200:	81 11       	cpse	r24, r1
    3202:	b3 cf       	rjmp	.-154    	; 0x316a <vfprintf+0x5c>
    3204:	98 2f       	mov	r25, r24
    3206:	9f 7d       	andi	r25, 0xDF	; 223
    3208:	95 54       	subi	r25, 0x45	; 69
    320a:	93 30       	cpi	r25, 0x03	; 3
    320c:	28 f4       	brcc	.+10     	; 0x3218 <vfprintf+0x10a>
    320e:	0c 5f       	subi	r16, 0xFC	; 252
    3210:	1f 4f       	sbci	r17, 0xFF	; 255
    3212:	9f e3       	ldi	r25, 0x3F	; 63
    3214:	99 83       	std	Y+1, r25	; 0x01
    3216:	0d c0       	rjmp	.+26     	; 0x3232 <vfprintf+0x124>
    3218:	83 36       	cpi	r24, 0x63	; 99
    321a:	31 f0       	breq	.+12     	; 0x3228 <vfprintf+0x11a>
    321c:	83 37       	cpi	r24, 0x73	; 115
    321e:	71 f0       	breq	.+28     	; 0x323c <vfprintf+0x12e>
    3220:	83 35       	cpi	r24, 0x53	; 83
    3222:	09 f0       	breq	.+2      	; 0x3226 <vfprintf+0x118>
    3224:	59 c0       	rjmp	.+178    	; 0x32d8 <vfprintf+0x1ca>
    3226:	21 c0       	rjmp	.+66     	; 0x326a <vfprintf+0x15c>
    3228:	f8 01       	movw	r30, r16
    322a:	80 81       	ld	r24, Z
    322c:	89 83       	std	Y+1, r24	; 0x01
    322e:	0e 5f       	subi	r16, 0xFE	; 254
    3230:	1f 4f       	sbci	r17, 0xFF	; 255
    3232:	88 24       	eor	r8, r8
    3234:	83 94       	inc	r8
    3236:	91 2c       	mov	r9, r1
    3238:	53 01       	movw	r10, r6
    323a:	13 c0       	rjmp	.+38     	; 0x3262 <vfprintf+0x154>
    323c:	28 01       	movw	r4, r16
    323e:	f2 e0       	ldi	r31, 0x02	; 2
    3240:	4f 0e       	add	r4, r31
    3242:	51 1c       	adc	r5, r1
    3244:	f8 01       	movw	r30, r16
    3246:	a0 80       	ld	r10, Z
    3248:	b1 80       	ldd	r11, Z+1	; 0x01
    324a:	36 fe       	sbrs	r3, 6
    324c:	03 c0       	rjmp	.+6      	; 0x3254 <vfprintf+0x146>
    324e:	69 2d       	mov	r22, r9
    3250:	70 e0       	ldi	r23, 0x00	; 0
    3252:	02 c0       	rjmp	.+4      	; 0x3258 <vfprintf+0x14a>
    3254:	6f ef       	ldi	r22, 0xFF	; 255
    3256:	7f ef       	ldi	r23, 0xFF	; 255
    3258:	c5 01       	movw	r24, r10
    325a:	0e 94 73 1a 	call	0x34e6	; 0x34e6 <strnlen>
    325e:	4c 01       	movw	r8, r24
    3260:	82 01       	movw	r16, r4
    3262:	f3 2d       	mov	r31, r3
    3264:	ff 77       	andi	r31, 0x7F	; 127
    3266:	3f 2e       	mov	r3, r31
    3268:	16 c0       	rjmp	.+44     	; 0x3296 <vfprintf+0x188>
    326a:	28 01       	movw	r4, r16
    326c:	22 e0       	ldi	r18, 0x02	; 2
    326e:	42 0e       	add	r4, r18
    3270:	51 1c       	adc	r5, r1
    3272:	f8 01       	movw	r30, r16
    3274:	a0 80       	ld	r10, Z
    3276:	b1 80       	ldd	r11, Z+1	; 0x01
    3278:	36 fe       	sbrs	r3, 6
    327a:	03 c0       	rjmp	.+6      	; 0x3282 <vfprintf+0x174>
    327c:	69 2d       	mov	r22, r9
    327e:	70 e0       	ldi	r23, 0x00	; 0
    3280:	02 c0       	rjmp	.+4      	; 0x3286 <vfprintf+0x178>
    3282:	6f ef       	ldi	r22, 0xFF	; 255
    3284:	7f ef       	ldi	r23, 0xFF	; 255
    3286:	c5 01       	movw	r24, r10
    3288:	0e 94 68 1a 	call	0x34d0	; 0x34d0 <strnlen_P>
    328c:	4c 01       	movw	r8, r24
    328e:	f3 2d       	mov	r31, r3
    3290:	f0 68       	ori	r31, 0x80	; 128
    3292:	3f 2e       	mov	r3, r31
    3294:	82 01       	movw	r16, r4
    3296:	33 fc       	sbrc	r3, 3
    3298:	1b c0       	rjmp	.+54     	; 0x32d0 <vfprintf+0x1c2>
    329a:	82 2d       	mov	r24, r2
    329c:	90 e0       	ldi	r25, 0x00	; 0
    329e:	88 16       	cp	r8, r24
    32a0:	99 06       	cpc	r9, r25
    32a2:	b0 f4       	brcc	.+44     	; 0x32d0 <vfprintf+0x1c2>
    32a4:	b6 01       	movw	r22, r12
    32a6:	80 e2       	ldi	r24, 0x20	; 32
    32a8:	90 e0       	ldi	r25, 0x00	; 0
    32aa:	0e 94 7e 1a 	call	0x34fc	; 0x34fc <fputc>
    32ae:	2a 94       	dec	r2
    32b0:	f4 cf       	rjmp	.-24     	; 0x329a <vfprintf+0x18c>
    32b2:	f5 01       	movw	r30, r10
    32b4:	37 fc       	sbrc	r3, 7
    32b6:	85 91       	lpm	r24, Z+
    32b8:	37 fe       	sbrs	r3, 7
    32ba:	81 91       	ld	r24, Z+
    32bc:	5f 01       	movw	r10, r30
    32be:	b6 01       	movw	r22, r12
    32c0:	90 e0       	ldi	r25, 0x00	; 0
    32c2:	0e 94 7e 1a 	call	0x34fc	; 0x34fc <fputc>
    32c6:	21 10       	cpse	r2, r1
    32c8:	2a 94       	dec	r2
    32ca:	21 e0       	ldi	r18, 0x01	; 1
    32cc:	82 1a       	sub	r8, r18
    32ce:	91 08       	sbc	r9, r1
    32d0:	81 14       	cp	r8, r1
    32d2:	91 04       	cpc	r9, r1
    32d4:	71 f7       	brne	.-36     	; 0x32b2 <vfprintf+0x1a4>
    32d6:	e8 c0       	rjmp	.+464    	; 0x34a8 <vfprintf+0x39a>
    32d8:	84 36       	cpi	r24, 0x64	; 100
    32da:	11 f0       	breq	.+4      	; 0x32e0 <vfprintf+0x1d2>
    32dc:	89 36       	cpi	r24, 0x69	; 105
    32de:	41 f5       	brne	.+80     	; 0x3330 <vfprintf+0x222>
    32e0:	f8 01       	movw	r30, r16
    32e2:	37 fe       	sbrs	r3, 7
    32e4:	07 c0       	rjmp	.+14     	; 0x32f4 <vfprintf+0x1e6>
    32e6:	60 81       	ld	r22, Z
    32e8:	71 81       	ldd	r23, Z+1	; 0x01
    32ea:	82 81       	ldd	r24, Z+2	; 0x02
    32ec:	93 81       	ldd	r25, Z+3	; 0x03
    32ee:	0c 5f       	subi	r16, 0xFC	; 252
    32f0:	1f 4f       	sbci	r17, 0xFF	; 255
    32f2:	08 c0       	rjmp	.+16     	; 0x3304 <vfprintf+0x1f6>
    32f4:	60 81       	ld	r22, Z
    32f6:	71 81       	ldd	r23, Z+1	; 0x01
    32f8:	07 2e       	mov	r0, r23
    32fa:	00 0c       	add	r0, r0
    32fc:	88 0b       	sbc	r24, r24
    32fe:	99 0b       	sbc	r25, r25
    3300:	0e 5f       	subi	r16, 0xFE	; 254
    3302:	1f 4f       	sbci	r17, 0xFF	; 255
    3304:	f3 2d       	mov	r31, r3
    3306:	ff 76       	andi	r31, 0x6F	; 111
    3308:	3f 2e       	mov	r3, r31
    330a:	97 ff       	sbrs	r25, 7
    330c:	09 c0       	rjmp	.+18     	; 0x3320 <vfprintf+0x212>
    330e:	90 95       	com	r25
    3310:	80 95       	com	r24
    3312:	70 95       	com	r23
    3314:	61 95       	neg	r22
    3316:	7f 4f       	sbci	r23, 0xFF	; 255
    3318:	8f 4f       	sbci	r24, 0xFF	; 255
    331a:	9f 4f       	sbci	r25, 0xFF	; 255
    331c:	f0 68       	ori	r31, 0x80	; 128
    331e:	3f 2e       	mov	r3, r31
    3320:	2a e0       	ldi	r18, 0x0A	; 10
    3322:	30 e0       	ldi	r19, 0x00	; 0
    3324:	a3 01       	movw	r20, r6
    3326:	0e 94 ba 1a 	call	0x3574	; 0x3574 <__ultoa_invert>
    332a:	88 2e       	mov	r8, r24
    332c:	86 18       	sub	r8, r6
    332e:	45 c0       	rjmp	.+138    	; 0x33ba <vfprintf+0x2ac>
    3330:	85 37       	cpi	r24, 0x75	; 117
    3332:	31 f4       	brne	.+12     	; 0x3340 <vfprintf+0x232>
    3334:	23 2d       	mov	r18, r3
    3336:	2f 7e       	andi	r18, 0xEF	; 239
    3338:	b2 2e       	mov	r11, r18
    333a:	2a e0       	ldi	r18, 0x0A	; 10
    333c:	30 e0       	ldi	r19, 0x00	; 0
    333e:	25 c0       	rjmp	.+74     	; 0x338a <vfprintf+0x27c>
    3340:	93 2d       	mov	r25, r3
    3342:	99 7f       	andi	r25, 0xF9	; 249
    3344:	b9 2e       	mov	r11, r25
    3346:	8f 36       	cpi	r24, 0x6F	; 111
    3348:	c1 f0       	breq	.+48     	; 0x337a <vfprintf+0x26c>
    334a:	18 f4       	brcc	.+6      	; 0x3352 <vfprintf+0x244>
    334c:	88 35       	cpi	r24, 0x58	; 88
    334e:	79 f0       	breq	.+30     	; 0x336e <vfprintf+0x260>
    3350:	b5 c0       	rjmp	.+362    	; 0x34bc <vfprintf+0x3ae>
    3352:	80 37       	cpi	r24, 0x70	; 112
    3354:	19 f0       	breq	.+6      	; 0x335c <vfprintf+0x24e>
    3356:	88 37       	cpi	r24, 0x78	; 120
    3358:	21 f0       	breq	.+8      	; 0x3362 <vfprintf+0x254>
    335a:	b0 c0       	rjmp	.+352    	; 0x34bc <vfprintf+0x3ae>
    335c:	e9 2f       	mov	r30, r25
    335e:	e0 61       	ori	r30, 0x10	; 16
    3360:	be 2e       	mov	r11, r30
    3362:	b4 fe       	sbrs	r11, 4
    3364:	0d c0       	rjmp	.+26     	; 0x3380 <vfprintf+0x272>
    3366:	fb 2d       	mov	r31, r11
    3368:	f4 60       	ori	r31, 0x04	; 4
    336a:	bf 2e       	mov	r11, r31
    336c:	09 c0       	rjmp	.+18     	; 0x3380 <vfprintf+0x272>
    336e:	34 fe       	sbrs	r3, 4
    3370:	0a c0       	rjmp	.+20     	; 0x3386 <vfprintf+0x278>
    3372:	29 2f       	mov	r18, r25
    3374:	26 60       	ori	r18, 0x06	; 6
    3376:	b2 2e       	mov	r11, r18
    3378:	06 c0       	rjmp	.+12     	; 0x3386 <vfprintf+0x278>
    337a:	28 e0       	ldi	r18, 0x08	; 8
    337c:	30 e0       	ldi	r19, 0x00	; 0
    337e:	05 c0       	rjmp	.+10     	; 0x338a <vfprintf+0x27c>
    3380:	20 e1       	ldi	r18, 0x10	; 16
    3382:	30 e0       	ldi	r19, 0x00	; 0
    3384:	02 c0       	rjmp	.+4      	; 0x338a <vfprintf+0x27c>
    3386:	20 e1       	ldi	r18, 0x10	; 16
    3388:	32 e0       	ldi	r19, 0x02	; 2
    338a:	f8 01       	movw	r30, r16
    338c:	b7 fe       	sbrs	r11, 7
    338e:	07 c0       	rjmp	.+14     	; 0x339e <vfprintf+0x290>
    3390:	60 81       	ld	r22, Z
    3392:	71 81       	ldd	r23, Z+1	; 0x01
    3394:	82 81       	ldd	r24, Z+2	; 0x02
    3396:	93 81       	ldd	r25, Z+3	; 0x03
    3398:	0c 5f       	subi	r16, 0xFC	; 252
    339a:	1f 4f       	sbci	r17, 0xFF	; 255
    339c:	06 c0       	rjmp	.+12     	; 0x33aa <vfprintf+0x29c>
    339e:	60 81       	ld	r22, Z
    33a0:	71 81       	ldd	r23, Z+1	; 0x01
    33a2:	80 e0       	ldi	r24, 0x00	; 0
    33a4:	90 e0       	ldi	r25, 0x00	; 0
    33a6:	0e 5f       	subi	r16, 0xFE	; 254
    33a8:	1f 4f       	sbci	r17, 0xFF	; 255
    33aa:	a3 01       	movw	r20, r6
    33ac:	0e 94 ba 1a 	call	0x3574	; 0x3574 <__ultoa_invert>
    33b0:	88 2e       	mov	r8, r24
    33b2:	86 18       	sub	r8, r6
    33b4:	fb 2d       	mov	r31, r11
    33b6:	ff 77       	andi	r31, 0x7F	; 127
    33b8:	3f 2e       	mov	r3, r31
    33ba:	36 fe       	sbrs	r3, 6
    33bc:	0d c0       	rjmp	.+26     	; 0x33d8 <vfprintf+0x2ca>
    33be:	23 2d       	mov	r18, r3
    33c0:	2e 7f       	andi	r18, 0xFE	; 254
    33c2:	a2 2e       	mov	r10, r18
    33c4:	89 14       	cp	r8, r9
    33c6:	58 f4       	brcc	.+22     	; 0x33de <vfprintf+0x2d0>
    33c8:	34 fe       	sbrs	r3, 4
    33ca:	0b c0       	rjmp	.+22     	; 0x33e2 <vfprintf+0x2d4>
    33cc:	32 fc       	sbrc	r3, 2
    33ce:	09 c0       	rjmp	.+18     	; 0x33e2 <vfprintf+0x2d4>
    33d0:	83 2d       	mov	r24, r3
    33d2:	8e 7e       	andi	r24, 0xEE	; 238
    33d4:	a8 2e       	mov	r10, r24
    33d6:	05 c0       	rjmp	.+10     	; 0x33e2 <vfprintf+0x2d4>
    33d8:	b8 2c       	mov	r11, r8
    33da:	a3 2c       	mov	r10, r3
    33dc:	03 c0       	rjmp	.+6      	; 0x33e4 <vfprintf+0x2d6>
    33de:	b8 2c       	mov	r11, r8
    33e0:	01 c0       	rjmp	.+2      	; 0x33e4 <vfprintf+0x2d6>
    33e2:	b9 2c       	mov	r11, r9
    33e4:	a4 fe       	sbrs	r10, 4
    33e6:	0f c0       	rjmp	.+30     	; 0x3406 <vfprintf+0x2f8>
    33e8:	fe 01       	movw	r30, r28
    33ea:	e8 0d       	add	r30, r8
    33ec:	f1 1d       	adc	r31, r1
    33ee:	80 81       	ld	r24, Z
    33f0:	80 33       	cpi	r24, 0x30	; 48
    33f2:	21 f4       	brne	.+8      	; 0x33fc <vfprintf+0x2ee>
    33f4:	9a 2d       	mov	r25, r10
    33f6:	99 7e       	andi	r25, 0xE9	; 233
    33f8:	a9 2e       	mov	r10, r25
    33fa:	09 c0       	rjmp	.+18     	; 0x340e <vfprintf+0x300>
    33fc:	a2 fe       	sbrs	r10, 2
    33fe:	06 c0       	rjmp	.+12     	; 0x340c <vfprintf+0x2fe>
    3400:	b3 94       	inc	r11
    3402:	b3 94       	inc	r11
    3404:	04 c0       	rjmp	.+8      	; 0x340e <vfprintf+0x300>
    3406:	8a 2d       	mov	r24, r10
    3408:	86 78       	andi	r24, 0x86	; 134
    340a:	09 f0       	breq	.+2      	; 0x340e <vfprintf+0x300>
    340c:	b3 94       	inc	r11
    340e:	a3 fc       	sbrc	r10, 3
    3410:	11 c0       	rjmp	.+34     	; 0x3434 <vfprintf+0x326>
    3412:	a0 fe       	sbrs	r10, 0
    3414:	06 c0       	rjmp	.+12     	; 0x3422 <vfprintf+0x314>
    3416:	b2 14       	cp	r11, r2
    3418:	88 f4       	brcc	.+34     	; 0x343c <vfprintf+0x32e>
    341a:	28 0c       	add	r2, r8
    341c:	92 2c       	mov	r9, r2
    341e:	9b 18       	sub	r9, r11
    3420:	0e c0       	rjmp	.+28     	; 0x343e <vfprintf+0x330>
    3422:	b2 14       	cp	r11, r2
    3424:	60 f4       	brcc	.+24     	; 0x343e <vfprintf+0x330>
    3426:	b6 01       	movw	r22, r12
    3428:	80 e2       	ldi	r24, 0x20	; 32
    342a:	90 e0       	ldi	r25, 0x00	; 0
    342c:	0e 94 7e 1a 	call	0x34fc	; 0x34fc <fputc>
    3430:	b3 94       	inc	r11
    3432:	f7 cf       	rjmp	.-18     	; 0x3422 <vfprintf+0x314>
    3434:	b2 14       	cp	r11, r2
    3436:	18 f4       	brcc	.+6      	; 0x343e <vfprintf+0x330>
    3438:	2b 18       	sub	r2, r11
    343a:	02 c0       	rjmp	.+4      	; 0x3440 <vfprintf+0x332>
    343c:	98 2c       	mov	r9, r8
    343e:	21 2c       	mov	r2, r1
    3440:	a4 fe       	sbrs	r10, 4
    3442:	10 c0       	rjmp	.+32     	; 0x3464 <vfprintf+0x356>
    3444:	b6 01       	movw	r22, r12
    3446:	80 e3       	ldi	r24, 0x30	; 48
    3448:	90 e0       	ldi	r25, 0x00	; 0
    344a:	0e 94 7e 1a 	call	0x34fc	; 0x34fc <fputc>
    344e:	a2 fe       	sbrs	r10, 2
    3450:	17 c0       	rjmp	.+46     	; 0x3480 <vfprintf+0x372>
    3452:	a1 fc       	sbrc	r10, 1
    3454:	03 c0       	rjmp	.+6      	; 0x345c <vfprintf+0x34e>
    3456:	88 e7       	ldi	r24, 0x78	; 120
    3458:	90 e0       	ldi	r25, 0x00	; 0
    345a:	02 c0       	rjmp	.+4      	; 0x3460 <vfprintf+0x352>
    345c:	88 e5       	ldi	r24, 0x58	; 88
    345e:	90 e0       	ldi	r25, 0x00	; 0
    3460:	b6 01       	movw	r22, r12
    3462:	0c c0       	rjmp	.+24     	; 0x347c <vfprintf+0x36e>
    3464:	8a 2d       	mov	r24, r10
    3466:	86 78       	andi	r24, 0x86	; 134
    3468:	59 f0       	breq	.+22     	; 0x3480 <vfprintf+0x372>
    346a:	a1 fe       	sbrs	r10, 1
    346c:	02 c0       	rjmp	.+4      	; 0x3472 <vfprintf+0x364>
    346e:	8b e2       	ldi	r24, 0x2B	; 43
    3470:	01 c0       	rjmp	.+2      	; 0x3474 <vfprintf+0x366>
    3472:	80 e2       	ldi	r24, 0x20	; 32
    3474:	a7 fc       	sbrc	r10, 7
    3476:	8d e2       	ldi	r24, 0x2D	; 45
    3478:	b6 01       	movw	r22, r12
    347a:	90 e0       	ldi	r25, 0x00	; 0
    347c:	0e 94 7e 1a 	call	0x34fc	; 0x34fc <fputc>
    3480:	89 14       	cp	r8, r9
    3482:	38 f4       	brcc	.+14     	; 0x3492 <vfprintf+0x384>
    3484:	b6 01       	movw	r22, r12
    3486:	80 e3       	ldi	r24, 0x30	; 48
    3488:	90 e0       	ldi	r25, 0x00	; 0
    348a:	0e 94 7e 1a 	call	0x34fc	; 0x34fc <fputc>
    348e:	9a 94       	dec	r9
    3490:	f7 cf       	rjmp	.-18     	; 0x3480 <vfprintf+0x372>
    3492:	8a 94       	dec	r8
    3494:	f3 01       	movw	r30, r6
    3496:	e8 0d       	add	r30, r8
    3498:	f1 1d       	adc	r31, r1
    349a:	80 81       	ld	r24, Z
    349c:	b6 01       	movw	r22, r12
    349e:	90 e0       	ldi	r25, 0x00	; 0
    34a0:	0e 94 7e 1a 	call	0x34fc	; 0x34fc <fputc>
    34a4:	81 10       	cpse	r8, r1
    34a6:	f5 cf       	rjmp	.-22     	; 0x3492 <vfprintf+0x384>
    34a8:	22 20       	and	r2, r2
    34aa:	09 f4       	brne	.+2      	; 0x34ae <vfprintf+0x3a0>
    34ac:	42 ce       	rjmp	.-892    	; 0x3132 <vfprintf+0x24>
    34ae:	b6 01       	movw	r22, r12
    34b0:	80 e2       	ldi	r24, 0x20	; 32
    34b2:	90 e0       	ldi	r25, 0x00	; 0
    34b4:	0e 94 7e 1a 	call	0x34fc	; 0x34fc <fputc>
    34b8:	2a 94       	dec	r2
    34ba:	f6 cf       	rjmp	.-20     	; 0x34a8 <vfprintf+0x39a>
    34bc:	f6 01       	movw	r30, r12
    34be:	86 81       	ldd	r24, Z+6	; 0x06
    34c0:	97 81       	ldd	r25, Z+7	; 0x07
    34c2:	02 c0       	rjmp	.+4      	; 0x34c8 <vfprintf+0x3ba>
    34c4:	8f ef       	ldi	r24, 0xFF	; 255
    34c6:	9f ef       	ldi	r25, 0xFF	; 255
    34c8:	2b 96       	adiw	r28, 0x0b	; 11
    34ca:	e2 e1       	ldi	r30, 0x12	; 18
    34cc:	0c 94 7c 1b 	jmp	0x36f8	; 0x36f8 <__epilogue_restores__>

000034d0 <strnlen_P>:
    34d0:	fc 01       	movw	r30, r24
    34d2:	05 90       	lpm	r0, Z+
    34d4:	61 50       	subi	r22, 0x01	; 1
    34d6:	70 40       	sbci	r23, 0x00	; 0
    34d8:	01 10       	cpse	r0, r1
    34da:	d8 f7       	brcc	.-10     	; 0x34d2 <strnlen_P+0x2>
    34dc:	80 95       	com	r24
    34de:	90 95       	com	r25
    34e0:	8e 0f       	add	r24, r30
    34e2:	9f 1f       	adc	r25, r31
    34e4:	08 95       	ret

000034e6 <strnlen>:
    34e6:	fc 01       	movw	r30, r24
    34e8:	61 50       	subi	r22, 0x01	; 1
    34ea:	70 40       	sbci	r23, 0x00	; 0
    34ec:	01 90       	ld	r0, Z+
    34ee:	01 10       	cpse	r0, r1
    34f0:	d8 f7       	brcc	.-10     	; 0x34e8 <strnlen+0x2>
    34f2:	80 95       	com	r24
    34f4:	90 95       	com	r25
    34f6:	8e 0f       	add	r24, r30
    34f8:	9f 1f       	adc	r25, r31
    34fa:	08 95       	ret

000034fc <fputc>:
    34fc:	0f 93       	push	r16
    34fe:	1f 93       	push	r17
    3500:	cf 93       	push	r28
    3502:	df 93       	push	r29
    3504:	fb 01       	movw	r30, r22
    3506:	23 81       	ldd	r18, Z+3	; 0x03
    3508:	21 fd       	sbrc	r18, 1
    350a:	03 c0       	rjmp	.+6      	; 0x3512 <fputc+0x16>
    350c:	8f ef       	ldi	r24, 0xFF	; 255
    350e:	9f ef       	ldi	r25, 0xFF	; 255
    3510:	2c c0       	rjmp	.+88     	; 0x356a <fputc+0x6e>
    3512:	22 ff       	sbrs	r18, 2
    3514:	16 c0       	rjmp	.+44     	; 0x3542 <fputc+0x46>
    3516:	46 81       	ldd	r20, Z+6	; 0x06
    3518:	57 81       	ldd	r21, Z+7	; 0x07
    351a:	24 81       	ldd	r18, Z+4	; 0x04
    351c:	35 81       	ldd	r19, Z+5	; 0x05
    351e:	42 17       	cp	r20, r18
    3520:	53 07       	cpc	r21, r19
    3522:	44 f4       	brge	.+16     	; 0x3534 <fputc+0x38>
    3524:	a0 81       	ld	r26, Z
    3526:	b1 81       	ldd	r27, Z+1	; 0x01
    3528:	9d 01       	movw	r18, r26
    352a:	2f 5f       	subi	r18, 0xFF	; 255
    352c:	3f 4f       	sbci	r19, 0xFF	; 255
    352e:	31 83       	std	Z+1, r19	; 0x01
    3530:	20 83       	st	Z, r18
    3532:	8c 93       	st	X, r24
    3534:	26 81       	ldd	r18, Z+6	; 0x06
    3536:	37 81       	ldd	r19, Z+7	; 0x07
    3538:	2f 5f       	subi	r18, 0xFF	; 255
    353a:	3f 4f       	sbci	r19, 0xFF	; 255
    353c:	37 83       	std	Z+7, r19	; 0x07
    353e:	26 83       	std	Z+6, r18	; 0x06
    3540:	14 c0       	rjmp	.+40     	; 0x356a <fputc+0x6e>
    3542:	8b 01       	movw	r16, r22
    3544:	ec 01       	movw	r28, r24
    3546:	fb 01       	movw	r30, r22
    3548:	00 84       	ldd	r0, Z+8	; 0x08
    354a:	f1 85       	ldd	r31, Z+9	; 0x09
    354c:	e0 2d       	mov	r30, r0
    354e:	09 95       	icall
    3550:	89 2b       	or	r24, r25
    3552:	e1 f6       	brne	.-72     	; 0x350c <fputc+0x10>
    3554:	d8 01       	movw	r26, r16
    3556:	16 96       	adiw	r26, 0x06	; 6
    3558:	8d 91       	ld	r24, X+
    355a:	9c 91       	ld	r25, X
    355c:	17 97       	sbiw	r26, 0x07	; 7
    355e:	01 96       	adiw	r24, 0x01	; 1
    3560:	17 96       	adiw	r26, 0x07	; 7
    3562:	9c 93       	st	X, r25
    3564:	8e 93       	st	-X, r24
    3566:	16 97       	sbiw	r26, 0x06	; 6
    3568:	ce 01       	movw	r24, r28
    356a:	df 91       	pop	r29
    356c:	cf 91       	pop	r28
    356e:	1f 91       	pop	r17
    3570:	0f 91       	pop	r16
    3572:	08 95       	ret

00003574 <__ultoa_invert>:
    3574:	fa 01       	movw	r30, r20
    3576:	aa 27       	eor	r26, r26
    3578:	28 30       	cpi	r18, 0x08	; 8
    357a:	51 f1       	breq	.+84     	; 0x35d0 <__ultoa_invert+0x5c>
    357c:	20 31       	cpi	r18, 0x10	; 16
    357e:	81 f1       	breq	.+96     	; 0x35e0 <__ultoa_invert+0x6c>
    3580:	e8 94       	clt
    3582:	6f 93       	push	r22
    3584:	6e 7f       	andi	r22, 0xFE	; 254
    3586:	6e 5f       	subi	r22, 0xFE	; 254
    3588:	7f 4f       	sbci	r23, 0xFF	; 255
    358a:	8f 4f       	sbci	r24, 0xFF	; 255
    358c:	9f 4f       	sbci	r25, 0xFF	; 255
    358e:	af 4f       	sbci	r26, 0xFF	; 255
    3590:	b1 e0       	ldi	r27, 0x01	; 1
    3592:	3e d0       	rcall	.+124    	; 0x3610 <__ultoa_invert+0x9c>
    3594:	b4 e0       	ldi	r27, 0x04	; 4
    3596:	3c d0       	rcall	.+120    	; 0x3610 <__ultoa_invert+0x9c>
    3598:	67 0f       	add	r22, r23
    359a:	78 1f       	adc	r23, r24
    359c:	89 1f       	adc	r24, r25
    359e:	9a 1f       	adc	r25, r26
    35a0:	a1 1d       	adc	r26, r1
    35a2:	68 0f       	add	r22, r24
    35a4:	79 1f       	adc	r23, r25
    35a6:	8a 1f       	adc	r24, r26
    35a8:	91 1d       	adc	r25, r1
    35aa:	a1 1d       	adc	r26, r1
    35ac:	6a 0f       	add	r22, r26
    35ae:	71 1d       	adc	r23, r1
    35b0:	81 1d       	adc	r24, r1
    35b2:	91 1d       	adc	r25, r1
    35b4:	a1 1d       	adc	r26, r1
    35b6:	20 d0       	rcall	.+64     	; 0x35f8 <__ultoa_invert+0x84>
    35b8:	09 f4       	brne	.+2      	; 0x35bc <__ultoa_invert+0x48>
    35ba:	68 94       	set
    35bc:	3f 91       	pop	r19
    35be:	2a e0       	ldi	r18, 0x0A	; 10
    35c0:	26 9f       	mul	r18, r22
    35c2:	11 24       	eor	r1, r1
    35c4:	30 19       	sub	r19, r0
    35c6:	30 5d       	subi	r19, 0xD0	; 208
    35c8:	31 93       	st	Z+, r19
    35ca:	de f6       	brtc	.-74     	; 0x3582 <__ultoa_invert+0xe>
    35cc:	cf 01       	movw	r24, r30
    35ce:	08 95       	ret
    35d0:	46 2f       	mov	r20, r22
    35d2:	47 70       	andi	r20, 0x07	; 7
    35d4:	40 5d       	subi	r20, 0xD0	; 208
    35d6:	41 93       	st	Z+, r20
    35d8:	b3 e0       	ldi	r27, 0x03	; 3
    35da:	0f d0       	rcall	.+30     	; 0x35fa <__ultoa_invert+0x86>
    35dc:	c9 f7       	brne	.-14     	; 0x35d0 <__ultoa_invert+0x5c>
    35de:	f6 cf       	rjmp	.-20     	; 0x35cc <__ultoa_invert+0x58>
    35e0:	46 2f       	mov	r20, r22
    35e2:	4f 70       	andi	r20, 0x0F	; 15
    35e4:	40 5d       	subi	r20, 0xD0	; 208
    35e6:	4a 33       	cpi	r20, 0x3A	; 58
    35e8:	18 f0       	brcs	.+6      	; 0x35f0 <__ultoa_invert+0x7c>
    35ea:	49 5d       	subi	r20, 0xD9	; 217
    35ec:	31 fd       	sbrc	r19, 1
    35ee:	40 52       	subi	r20, 0x20	; 32
    35f0:	41 93       	st	Z+, r20
    35f2:	02 d0       	rcall	.+4      	; 0x35f8 <__ultoa_invert+0x84>
    35f4:	a9 f7       	brne	.-22     	; 0x35e0 <__ultoa_invert+0x6c>
    35f6:	ea cf       	rjmp	.-44     	; 0x35cc <__ultoa_invert+0x58>
    35f8:	b4 e0       	ldi	r27, 0x04	; 4
    35fa:	a6 95       	lsr	r26
    35fc:	97 95       	ror	r25
    35fe:	87 95       	ror	r24
    3600:	77 95       	ror	r23
    3602:	67 95       	ror	r22
    3604:	ba 95       	dec	r27
    3606:	c9 f7       	brne	.-14     	; 0x35fa <__ultoa_invert+0x86>
    3608:	00 97       	sbiw	r24, 0x00	; 0
    360a:	61 05       	cpc	r22, r1
    360c:	71 05       	cpc	r23, r1
    360e:	08 95       	ret
    3610:	9b 01       	movw	r18, r22
    3612:	ac 01       	movw	r20, r24
    3614:	0a 2e       	mov	r0, r26
    3616:	06 94       	lsr	r0
    3618:	57 95       	ror	r21
    361a:	47 95       	ror	r20
    361c:	37 95       	ror	r19
    361e:	27 95       	ror	r18
    3620:	ba 95       	dec	r27
    3622:	c9 f7       	brne	.-14     	; 0x3616 <__ultoa_invert+0xa2>
    3624:	62 0f       	add	r22, r18
    3626:	73 1f       	adc	r23, r19
    3628:	84 1f       	adc	r24, r20
    362a:	95 1f       	adc	r25, r21
    362c:	a0 1d       	adc	r26, r0
    362e:	08 95       	ret

00003630 <eeprom_read_byte>:
    3630:	f9 99       	sbic	0x1f, 1	; 31
    3632:	fe cf       	rjmp	.-4      	; 0x3630 <eeprom_read_byte>
    3634:	92 bd       	out	0x22, r25	; 34
    3636:	81 bd       	out	0x21, r24	; 33
    3638:	f8 9a       	sbi	0x1f, 0	; 31
    363a:	99 27       	eor	r25, r25
    363c:	80 b5       	in	r24, 0x20	; 32
    363e:	08 95       	ret

00003640 <eeprom_read_dword>:
    3640:	a6 e1       	ldi	r26, 0x16	; 22
    3642:	b0 e0       	ldi	r27, 0x00	; 0
    3644:	44 e0       	ldi	r20, 0x04	; 4
    3646:	50 e0       	ldi	r21, 0x00	; 0
    3648:	0c 94 52 1b 	jmp	0x36a4	; 0x36a4 <eeprom_read_blraw>

0000364c <eeprom_read_word>:
    364c:	a8 e1       	ldi	r26, 0x18	; 24
    364e:	b0 e0       	ldi	r27, 0x00	; 0
    3650:	42 e0       	ldi	r20, 0x02	; 2
    3652:	50 e0       	ldi	r21, 0x00	; 0
    3654:	0c 94 52 1b 	jmp	0x36a4	; 0x36a4 <eeprom_read_blraw>

00003658 <eeprom_update_byte>:
    3658:	26 2f       	mov	r18, r22

0000365a <eeprom_update_r18>:
    365a:	f9 99       	sbic	0x1f, 1	; 31
    365c:	fe cf       	rjmp	.-4      	; 0x365a <eeprom_update_r18>
    365e:	92 bd       	out	0x22, r25	; 34
    3660:	81 bd       	out	0x21, r24	; 33
    3662:	f8 9a       	sbi	0x1f, 0	; 31
    3664:	01 97       	sbiw	r24, 0x01	; 1
    3666:	00 b4       	in	r0, 0x20	; 32
    3668:	02 16       	cp	r0, r18
    366a:	39 f0       	breq	.+14     	; 0x367a <eeprom_update_r18+0x20>
    366c:	1f ba       	out	0x1f, r1	; 31
    366e:	20 bd       	out	0x20, r18	; 32
    3670:	0f b6       	in	r0, 0x3f	; 63
    3672:	f8 94       	cli
    3674:	fa 9a       	sbi	0x1f, 2	; 31
    3676:	f9 9a       	sbi	0x1f, 1	; 31
    3678:	0f be       	out	0x3f, r0	; 63
    367a:	08 95       	ret

0000367c <eeprom_update_dword>:
    367c:	03 96       	adiw	r24, 0x03	; 3
    367e:	27 2f       	mov	r18, r23
    3680:	0e 94 2d 1b 	call	0x365a	; 0x365a <eeprom_update_r18>
    3684:	0e 94 2c 1b 	call	0x3658	; 0x3658 <eeprom_update_byte>
    3688:	25 2f       	mov	r18, r21
    368a:	0e 94 2d 1b 	call	0x365a	; 0x365a <eeprom_update_r18>
    368e:	24 2f       	mov	r18, r20
    3690:	0c 94 2d 1b 	jmp	0x365a	; 0x365a <eeprom_update_r18>

00003694 <eeprom_update_word>:
    3694:	01 96       	adiw	r24, 0x01	; 1
    3696:	27 2f       	mov	r18, r23
    3698:	0e 94 2d 1b 	call	0x365a	; 0x365a <eeprom_update_r18>
    369c:	0c 94 2c 1b 	jmp	0x3658	; 0x3658 <eeprom_update_byte>

000036a0 <eeprom_read_block>:
    36a0:	dc 01       	movw	r26, r24
    36a2:	cb 01       	movw	r24, r22

000036a4 <eeprom_read_blraw>:
    36a4:	fc 01       	movw	r30, r24
    36a6:	f9 99       	sbic	0x1f, 1	; 31
    36a8:	fe cf       	rjmp	.-4      	; 0x36a6 <eeprom_read_blraw+0x2>
    36aa:	06 c0       	rjmp	.+12     	; 0x36b8 <eeprom_read_blraw+0x14>
    36ac:	f2 bd       	out	0x22, r31	; 34
    36ae:	e1 bd       	out	0x21, r30	; 33
    36b0:	f8 9a       	sbi	0x1f, 0	; 31
    36b2:	31 96       	adiw	r30, 0x01	; 1
    36b4:	00 b4       	in	r0, 0x20	; 32
    36b6:	0d 92       	st	X+, r0
    36b8:	41 50       	subi	r20, 0x01	; 1
    36ba:	50 40       	sbci	r21, 0x00	; 0
    36bc:	b8 f7       	brcc	.-18     	; 0x36ac <eeprom_read_blraw+0x8>
    36be:	08 95       	ret

000036c0 <__prologue_saves__>:
    36c0:	2f 92       	push	r2
    36c2:	3f 92       	push	r3
    36c4:	4f 92       	push	r4
    36c6:	5f 92       	push	r5
    36c8:	6f 92       	push	r6
    36ca:	7f 92       	push	r7
    36cc:	8f 92       	push	r8
    36ce:	9f 92       	push	r9
    36d0:	af 92       	push	r10
    36d2:	bf 92       	push	r11
    36d4:	cf 92       	push	r12
    36d6:	df 92       	push	r13
    36d8:	ef 92       	push	r14
    36da:	ff 92       	push	r15
    36dc:	0f 93       	push	r16
    36de:	1f 93       	push	r17
    36e0:	cf 93       	push	r28
    36e2:	df 93       	push	r29
    36e4:	cd b7       	in	r28, 0x3d	; 61
    36e6:	de b7       	in	r29, 0x3e	; 62
    36e8:	ca 1b       	sub	r28, r26
    36ea:	db 0b       	sbc	r29, r27
    36ec:	0f b6       	in	r0, 0x3f	; 63
    36ee:	f8 94       	cli
    36f0:	de bf       	out	0x3e, r29	; 62
    36f2:	0f be       	out	0x3f, r0	; 63
    36f4:	cd bf       	out	0x3d, r28	; 61
    36f6:	09 94       	ijmp

000036f8 <__epilogue_restores__>:
    36f8:	2a 88       	ldd	r2, Y+18	; 0x12
    36fa:	39 88       	ldd	r3, Y+17	; 0x11
    36fc:	48 88       	ldd	r4, Y+16	; 0x10
    36fe:	5f 84       	ldd	r5, Y+15	; 0x0f
    3700:	6e 84       	ldd	r6, Y+14	; 0x0e
    3702:	7d 84       	ldd	r7, Y+13	; 0x0d
    3704:	8c 84       	ldd	r8, Y+12	; 0x0c
    3706:	9b 84       	ldd	r9, Y+11	; 0x0b
    3708:	aa 84       	ldd	r10, Y+10	; 0x0a
    370a:	b9 84       	ldd	r11, Y+9	; 0x09
    370c:	c8 84       	ldd	r12, Y+8	; 0x08
    370e:	df 80       	ldd	r13, Y+7	; 0x07
    3710:	ee 80       	ldd	r14, Y+6	; 0x06
    3712:	fd 80       	ldd	r15, Y+5	; 0x05
    3714:	0c 81       	ldd	r16, Y+4	; 0x04
    3716:	1b 81       	ldd	r17, Y+3	; 0x03
    3718:	aa 81       	ldd	r26, Y+2	; 0x02
    371a:	b9 81       	ldd	r27, Y+1	; 0x01
    371c:	ce 0f       	add	r28, r30
    371e:	d1 1d       	adc	r29, r1
    3720:	0f b6       	in	r0, 0x3f	; 63
    3722:	f8 94       	cli
    3724:	de bf       	out	0x3e, r29	; 62
    3726:	0f be       	out	0x3f, r0	; 63
    3728:	cd bf       	out	0x3d, r28	; 61
    372a:	ed 01       	movw	r28, r26
    372c:	08 95       	ret

0000372e <_exit>:
    372e:	f8 94       	cli

00003730 <__stop_program>:
    3730:	ff cf       	rjmp	.-2      	; 0x3730 <__stop_program>
