{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1534489271618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1534489271630 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 17 14:01:11 2018 " "Processing started: Fri Aug 17 14:01:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1534489271630 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534489271630 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534489271630 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1534489272161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1534489272161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bintobcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bintoBCD " "Found entity 1: bintoBCD" {  } { { "bintoBCD.v" "" { Text "C:/Users/dangn/Documents/education/introduce-to-computing/digital-system-mini-project/main/bintoBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534489283097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534489283097 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "countdown.v(38) " "Verilog HDL warning at countdown.v(38): extended using \"x\" or \"z\"" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/introduce-to-computing/digital-system-mini-project/main/countdown.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1534489283113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdown.v 1 1 " "Found 1 design units, including 1 entities, in source file countdown.v" { { "Info" "ISGN_ENTITY_NAME" "1 countdown " "Found entity 1: countdown" {  } { { "countdown.v" "" { Text "C:/Users/dangn/Documents/education/introduce-to-computing/digital-system-mini-project/main/countdown.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534489283114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534489283114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ic7447.v 1 1 " "Found 1 design units, including 1 entities, in source file ic7447.v" { { "Info" "ISGN_ENTITY_NAME" "1 IC7447 " "Found entity 1: IC7447" {  } { { "IC7447.v" "" { Text "C:/Users/dangn/Documents/education/introduce-to-computing/digital-system-mini-project/main/IC7447.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534489283116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534489283116 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "setTime.v(11) " "Verilog HDL warning at setTime.v(11): extended using \"x\" or \"z\"" {  } { { "setTime.v" "" { Text "C:/Users/dangn/Documents/education/introduce-to-computing/digital-system-mini-project/main/setTime.v" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1534489283116 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "setTime.v(12) " "Verilog HDL warning at setTime.v(12): extended using \"x\" or \"z\"" {  } { { "setTime.v" "" { Text "C:/Users/dangn/Documents/education/introduce-to-computing/digital-system-mini-project/main/setTime.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1534489283116 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "setTime.v(24) " "Verilog HDL warning at setTime.v(24): extended using \"x\" or \"z\"" {  } { { "setTime.v" "" { Text "C:/Users/dangn/Documents/education/introduce-to-computing/digital-system-mini-project/main/setTime.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1534489283129 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "setTime.v(25) " "Verilog HDL warning at setTime.v(25): extended using \"x\" or \"z\"" {  } { { "setTime.v" "" { Text "C:/Users/dangn/Documents/education/introduce-to-computing/digital-system-mini-project/main/setTime.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1534489283129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "settime.v 1 1 " "Found 1 design units, including 1 entities, in source file settime.v" { { "Info" "ISGN_ENTITY_NAME" "1 setTime " "Found entity 1: setTime" {  } { { "setTime.v" "" { Text "C:/Users/dangn/Documents/education/introduce-to-computing/digital-system-mini-project/main/setTime.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534489283130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534489283130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time.v 1 1 " "Found 1 design units, including 1 entities, in source file time.v" { { "Info" "ISGN_ENTITY_NAME" "1 Time " "Found entity 1: Time" {  } { { "Time.v" "" { Text "C:/Users/dangn/Documents/education/introduce-to-computing/digital-system-mini-project/main/Time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534489283131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534489283131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toledr.v 1 1 " "Found 1 design units, including 1 entities, in source file toledr.v" { { "Info" "ISGN_ENTITY_NAME" "1 toLEDR " "Found entity 1: toLEDR" {  } { { "toLEDR.v" "" { Text "C:/Users/dangn/Documents/education/introduce-to-computing/digital-system-mini-project/main/toLEDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534489283131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534489283131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniproject.bdf 1 1 " "Found 1 design units, including 1 entities, in source file miniproject.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MiniProject " "Found entity 1: MiniProject" {  } { { "MiniProject.bdf" "" { Schematic "C:/Users/dangn/Documents/education/introduce-to-computing/digital-system-mini-project/main/MiniProject.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534489283146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534489283146 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MiniProject " "Elaborating entity \"MiniProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1534489283165 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[17..0\] " "Not all bits in bus \"SW\[17..0\]\" are used" {  } { { "MiniProject.bdf" "" { Schematic "C:/Users/dangn/Documents/education/introduce-to-computing/digital-system-mini-project/main/MiniProject.bdf" { { 544 72 240 560 "SW\[9\]" "" } { 224 72 240 240 "SW\[8..7\]" "" } { 240 72 240 256 "SW\[6..0\]" "" } { 336 72 240 352 "SW\[17\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Analysis & Synthesis" 0 -1 1534489283165 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SW " "Converted elements in bus name \"SW\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[9\] SW9 " "Converted element name(s) from \"SW\[9\]\" to \"SW9\"" {  } { { "MiniProject.bdf" "" { Schematic "C:/Users/dangn/Documents/education/introduce-to-computing/digital-system-mini-project/main/MiniProject.bdf" { { 544 72 240 560 "SW\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1534489283176 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[8..7\] SW8..7 " "Converted element name(s) from \"SW\[8..7\]\" to \"SW8..7\"" {  } { { "MiniProject.bdf" "" { Schematic "C:/Users/dangn/Documents/education/introduce-to-computing/digital-system-mini-project/main/MiniProject.bdf" { { 224 72 240 240 "SW\[8..7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1534489283176 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[6..0\] SW6..0 " "Converted element name(s) from \"SW\[6..0\]\" to \"SW6..0\"" {  } { { "MiniProject.bdf" "" { Schematic "C:/Users/dangn/Documents/education/introduce-to-computing/digital-system-mini-project/main/MiniProject.bdf" { { 240 72 240 256 "SW\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1534489283176 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[17\] SW17 " "Converted element name(s) from \"SW\[17\]\" to \"SW17\"" {  } { { "MiniProject.bdf" "" { Schematic "C:/Users/dangn/Documents/education/introduce-to-computing/digital-system-mini-project/main/MiniProject.bdf" { { 336 72 240 352 "SW\[17\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1534489283176 ""}  } { { "MiniProject.bdf" "" { Schematic "C:/Users/dangn/Documents/education/introduce-to-computing/digital-system-mini-project/main/MiniProject.bdf" { { 544 72 240 560 "SW\[9\]" "" } { 224 72 240 240 "SW\[8..7\]" "" } { 240 72 240 256 "SW\[6..0\]" "" } { 336 72 240 352 "SW\[17\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1534489283176 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "set Time inst " "Port \"set\" of type Time of instance \"inst\" is missing source signal" {  } { { "MiniProject.bdf" "" { Schematic "C:/Users/dangn/Documents/education/introduce-to-computing/digital-system-mini-project/main/MiniProject.bdf" { { 424 272 720 424 "" "" } { 280 272 288 280 "" "" } { 520 488 520 520 "" "" } { 232 472 488 232 "" "" } { 488 272 488 488 "" "" } { 488 488 520 488 "" "" } { 232 488 488 488 "" "" } { 280 272 272 424 "" "" } { 488 488 488 520 "" "" } { 552 240 272 552 "" "" } { 424 272 272 488 "" "" } { 488 272 272 552 "" "" } { 456 520 688 568 "inst" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1534489283176 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1534489283176 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dangn/Documents/education/introduce-to-computing/digital-system-mini-project/main/output_files/project.map.smsg " "Generated suppressed messages file C:/Users/dangn/Documents/education/introduce-to-computing/digital-system-mini-project/main/output_files/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534489283197 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1534489283324 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Aug 17 14:01:23 2018 " "Processing ended: Fri Aug 17 14:01:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1534489283324 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1534489283324 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1534489283324 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1534489283324 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1534489284011 ""}
