

================================================================
== Vitis HLS Report for 'crypto_aead_encrypt_Pipeline_VITIS_LOOP_25_1'
================================================================
* Date:           Sat Apr 30 15:02:03 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        PII-2022-Grazzani-Rogora-Zaffiretti
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  30.00 ns|  5.224 ns|     8.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     292|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      27|    -|
|Register         |        -|    -|      34|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      34|     319|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+-----+------------+------------+
    |add_ln25_2_fu_126_p2  |         +|   0|  0|   14|           6|           6|
    |add_ln25_3_fu_89_p2   |         +|   0|  0|   39|          32|           1|
    |sub_ln25_fu_105_p2    |         -|   0|  0|   39|           6|          32|
    |icmp_ln25_fu_83_p2    |      icmp|   0|  0|   18|          32|          32|
    |lshr_ln25_fu_115_p2   |      lshr|   0|  0|  182|          64|          64|
    +----------------------+----------+----+---+-----+------------+------------+
    |Total                 |          |   0|  0|  292|         140|         135|
    +----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|   32|         64|
    |i_1_fu_40           |   9|          2|   32|         64|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  27|          6|   65|        130|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |i_1_fu_40    |  32|   0|   32|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  34|   0|   34|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  crypto_aead_encrypt_Pipeline_VITIS_LOOP_25_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  crypto_aead_encrypt_Pipeline_VITIS_LOOP_25_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  crypto_aead_encrypt_Pipeline_VITIS_LOOP_25_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  crypto_aead_encrypt_Pipeline_VITIS_LOOP_25_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  crypto_aead_encrypt_Pipeline_VITIS_LOOP_25_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  crypto_aead_encrypt_Pipeline_VITIS_LOOP_25_1|  return value|
|n_assign            |   in|   32|     ap_none|                                      n_assign|        scalar|
|xor_ln68            |   in|   64|     ap_none|                                      xor_ln68|        scalar|
|m_addr_0_lcssa_idx  |   in|    6|     ap_none|                            m_addr_0_lcssa_idx|        scalar|
|c_address0          |  out|    6|   ap_memory|                                             c|         array|
|c_ce0               |  out|    1|   ap_memory|                                             c|         array|
|c_we0               |  out|    1|   ap_memory|                                             c|         array|
|c_d0                |  out|    8|   ap_memory|                                             c|         array|
+--------------------+-----+-----+------------+----------------------------------------------+--------------+

