
;; Function init (init, funcdef_no=2, decl_uid=4419, cgraph_uid=2, symbol_order=2)

starting the processing of deferred insns
ending the processing of deferred insns


init

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 6[bp] 7[sp] 17[flags]
;;  ref usage 	r0={37d,34u} r1={23d,18u} r2={10d,6u} r4={12d,7u} r5={14d,9u} r6={3d,39u} r7={4d,14u} r8={5d} r9={5d} r10={5d} r11={5d} r12={5d} r13={5d} r14={5d} r15={5d} r17={18d,2u} r18={5d} r19={5d} r20={1d,1u} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={6d} r38={6d} r39={5d} r40={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} 
;;    total ref usage 592{462d,130u,0e} in 93{88 regular + 5 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 7 1 115 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 115 7 116 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg/f:DI 6 bp)) t3.c:8 -1
     (nil))
(insn/f 116 115 117 2 (set (reg/f:DI 6 bp)
        (reg/f:DI 7 sp)) t3.c:8 -1
     (nil))
(insn/f 117 116 118 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -496 [0xfffffffffffffe10])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) t3.c:8 -1
     (nil))
(note 118 117 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 118 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -472 [0xfffffffffffffe28])) [0 memory+0 S8 A64])
        (reg:DI 5 di [ memory ])) t3.c:8 89 {*movdi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -480 [0xfffffffffffffe20])) [0 bitvector+0 S8 A64])
        (reg:DI 4 si [ bitvector ])) t3.c:8 89 {*movdi_internal}
     (nil))
(insn 4 3 5 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -484 [0xfffffffffffffe1c])) [0 num_of_blocks+0 S4 A32])
        (reg:SI 1 dx [ num_of_blocks ])) t3.c:8 90 {*movsi_internal}
     (nil))
(note 5 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 5 9 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 6 bp)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.4955+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (reg:DI 0 ax [137])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) t3.c:8 986 {stack_tls_protect_set_di}
     (nil))
(insn 9 6 108 2 (set (reg:SI 0 ax [107])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -484 [0xfffffffffffffe1c])) [0 num_of_blocks+0 S4 A32])) t3.c:9 90 {*movsi_internal}
     (nil))
(insn 108 9 12 2 (set (reg:SI 1 dx [109])
        (plus:SI (reg:SI 0 ax [108])
            (const_int 7 [0x7]))) t3.c:9 213 {*leasi}
     (nil))
(insn 12 108 13 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 0 ax [108])
            (const_int 0 [0]))) t3.c:9 3 {*cmpsi_ccno_1}
     (nil))
(insn 13 12 14 2 (set (reg:SI 0 ax [108])
        (if_then_else:SI (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:SI 1 dx [109])
            (reg:SI 0 ax [108]))) t3.c:9 953 {*movsicc_noc}
     (nil))
(insn 14 13 16 2 (parallel [
            (set (reg:SI 0 ax [110])
                (ashiftrt:SI (reg:SI 0 ax [108])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:9 545 {*ashrsi3_1}
     (nil))
(insn 16 14 17 2 (set (reg:DI 0 ax [111])
        (sign_extend:DI (reg:SI 0 ax [orig:87 D.4948 ] [87]))) t3.c:9 142 {*extendsidi2_rex64}
     (nil))
(insn 17 16 18 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -456 [0xfffffffffffffe38])) [0 bitvector_size+0 S8 A64])
        (reg:DI 0 ax [111])) t3.c:9 89 {*movdi_internal}
     (nil))
(insn 18 17 19 2 (set (reg:DI 0 ax [112])
        (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -456 [0xfffffffffffffe38])) [0 bitvector_size+0 S8 A64])) t3.c:10 89 {*movdi_internal}
     (nil))
(insn 19 18 20 2 (set (reg:DI 5 di)
        (reg:DI 0 ax [112])) t3.c:10 89 {*movdi_internal}
     (nil))
(call_insn 20 19 22 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7fd505153360 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) t3.c:10 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 22 20 23 2 (set (reg/f:DI 1 dx [orig:88 D.4949 ] [88])
        (reg/f:DI 0 ax [113])) t3.c:10 89 {*movdi_internal}
     (nil))
(insn 23 22 24 2 (set (reg/f:DI 0 ax [114])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -480 [0xfffffffffffffe20])) [0 bitvector+0 S8 A64])) t3.c:10 89 {*movdi_internal}
     (nil))
(insn 24 23 25 2 (set (mem/f:DI (reg/f:DI 0 ax [114]) [0 *bitvector_7(D)+0 S8 A64])
        (reg/f:DI 1 dx [orig:88 D.4949 ] [88])) t3.c:10 89 {*movdi_internal}
     (nil))
(insn 25 24 26 2 (set (reg/f:DI 0 ax [115])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -480 [0xfffffffffffffe20])) [0 bitvector+0 S8 A64])) t3.c:11 89 {*movdi_internal}
     (nil))
(insn 26 25 27 2 (set (reg/f:DI 0 ax [orig:89 D.4950 ] [89])
        (mem/f:DI (reg/f:DI 0 ax [115]) [0 *bitvector_7(D)+0 S8 A64])) t3.c:11 89 {*movdi_internal}
     (nil))
(insn 27 26 29 2 (set (reg:DI 1 dx [116])
        (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -456 [0xfffffffffffffe38])) [0 bitvector_size+0 S8 A64])) t3.c:11 89 {*movdi_internal}
     (nil))
(insn 29 27 30 2 (set (reg:SI 4 si)
        (const_int 0 [0])) t3.c:11 90 {*movsi_internal}
     (nil))
(insn 30 29 31 2 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:89 D.4950 ] [89])) t3.c:11 89 {*movdi_internal}
     (nil))
(call_insn 31 30 32 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memset") [flags 0x41]  <function_decl 0x7fd50512a438 memset>) [0 __builtin_memset S1 A8])
            (const_int 0 [0]))) t3.c:11 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 32 31 33 2 (set (reg:SI 0 ax [117])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -484 [0xfffffffffffffe1c])) [0 num_of_blocks+0 S4 A32])) t3.c:13 90 {*movsi_internal}
     (nil))
(insn 33 32 35 2 (set (reg:DI 0 ax [orig:90 D.4951 ] [90])
        (sign_extend:DI (reg:SI 0 ax [117]))) t3.c:13 142 {*extendsidi2_rex64}
     (nil))
(insn 35 33 102 2 (parallel [
            (set (reg:DI 0 ax [119])
                (ashift:DI (reg:DI 0 ax [118])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:13 512 {*ashldi3_1}
     (nil))
(insn 102 35 37 2 (set (reg:DI 1 dx [120])
        (reg:DI 0 ax [118])) t3.c:13 89 {*movdi_internal}
     (nil))
(insn 37 102 38 2 (parallel [
            (set (reg:DI 1 dx [120])
                (ashift:DI (reg:DI 1 dx [120])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:13 512 {*ashldi3_1}
     (nil))
(insn 38 37 39 2 (parallel [
            (set (reg:DI 0 ax [orig:91 D.4951 ] [91])
                (plus:DI (reg:DI 0 ax [118])
                    (reg:DI 1 dx [120])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:13 218 {*adddi_1}
     (nil))
(insn 39 38 40 2 (set (reg:DI 5 di)
        (reg:DI 0 ax [orig:91 D.4951 ] [91])) t3.c:13 89 {*movdi_internal}
     (nil))
(call_insn 40 39 42 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7fd505153360 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) t3.c:13 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 42 40 43 2 (set (reg/f:DI 1 dx [orig:92 D.4949 ] [92])
        (reg/f:DI 0 ax [121])) t3.c:13 89 {*movdi_internal}
     (nil))
(insn 43 42 44 2 (set (reg/f:DI 0 ax [122])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -472 [0xfffffffffffffe28])) [0 memory+0 S8 A64])) t3.c:13 89 {*movdi_internal}
     (nil))
(insn 44 43 109 2 (set (mem/f:DI (reg/f:DI 0 ax [122]) [0 *memory_15(D)+0 S8 A64])
        (reg/f:DI 1 dx [orig:92 D.4949 ] [92])) t3.c:13 89 {*movdi_internal}
     (nil))
(insn 109 44 46 2 (set (reg:DI 0 ax [123])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -448 [0xfffffffffffffe40]))) t3.c:15 214 {*leadi}
     (nil))
(insn 46 109 47 2 (set (mem/c:HI (reg:DI 0 ax [123]) [0 MEM[(void *)&fd]+0 S2 A64])
        (const_int 47 [0x2f])) t3.c:15 92 {*movhi_internal}
     (nil))
(insn 47 46 48 2 (set (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -320 [0xfffffffffffffec0])) [0 fd.creat_t+0 S8 A64])
        (const_int 0 [0])) t3.c:16 89 {*movdi_internal}
     (nil))
(insn 48 47 49 2 (set (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -312 [0xfffffffffffffec8])) [0 fd.access_t+0 S8 A64])
        (const_int 0 [0])) t3.c:17 89 {*movdi_internal}
     (nil))
(insn 49 48 50 2 (set (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -304 [0xfffffffffffffed0])) [0 fd.mod_t+0 S8 A64])
        (const_int 0 [0])) t3.c:18 89 {*movdi_internal}
     (nil))
(insn 50 49 51 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -296 [0xfffffffffffffed8])) [0 fd.access+0 S4 A64])
        (const_int 0 [0])) t3.c:19 90 {*movsi_internal}
     (nil))
(insn 51 50 52 2 (set (mem/j/c:HI (plus:DI (reg/f:DI 6 bp)
                (const_int -292 [0xfffffffffffffedc])) [0 fd.owner+0 S2 A32])
        (const_int 0 [0])) t3.c:20 92 {*movhi_internal}
     (nil))
(insn 52 51 53 2 (set (mem/j/c:HI (plus:DI (reg/f:DI 6 bp)
                (const_int -290 [0xfffffffffffffede])) [0 fd.size+0 S2 A16])
        (const_int 0 [0])) t3.c:21 92 {*movhi_internal}
     (nil))
(insn 53 52 54 2 (set (mem/j/c:HI (plus:DI (reg/f:DI 6 bp)
                (const_int -288 [0xfffffffffffffee0])) [0 fd.block_ref+0 S2 A64])
        (const_int 1 [0x1])) t3.c:22 92 {*movhi_internal}
     (nil))
(insn 54 53 110 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -272 [0xfffffffffffffef0])) [0 superblock.type+0 S4 A64])
        (const_int 0 [0])) t3.c:25 90 {*movsi_internal}
     (nil))
(insn 110 54 111 2 (set (reg/f:DI 0 ax [124])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -264 [0xfffffffffffffef8]))) t3.c:26 214 {*leadi}
     (nil))
(insn 111 110 57 2 (set (reg/f:DI 1 dx [125])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -448 [0xfffffffffffffe40]))) t3.c:26 214 {*leadi}
     (nil))
(insn 57 111 104 2 (set (reg:DI 2 cx [126])
        (const_int 21 [0x15])) t3.c:26 89 {*movdi_internal}
     (nil))
(insn 104 57 105 2 (set (reg/f:DI 5 di [124])
        (reg/f:DI 0 ax [124])) t3.c:26 89 {*movdi_internal}
     (nil))
(insn 105 104 58 2 (set (reg/f:DI 4 si [125])
        (reg/f:DI 1 dx [125])) t3.c:26 89 {*movdi_internal}
     (nil))
(insn 58 105 59 2 (parallel [
            (set (reg:DI 2 cx [126])
                (const_int 0 [0]))
            (set (reg/f:DI 5 di [124])
                (plus:DI (ashift:DI (reg:DI 2 cx [126])
                        (const_int 3 [0x3]))
                    (reg/f:DI 5 di [124])))
            (set (reg/f:DI 4 si [125])
                (plus:DI (ashift:DI (reg:DI 2 cx [126])
                        (const_int 3 [0x3]))
                    (reg/f:DI 4 si [125])))
            (set (mem/j/c:BLK (reg/f:DI 5 di [124]) [0 superblock.content.fd+0 S168 A64])
                (mem/c:BLK (reg/f:DI 4 si [125]) [0 fd+0 S168 A64]))
            (use (reg:DI 2 cx [126]))
        ]) t3.c:26 921 {*rep_movdi_rex64}
     (nil))
(insn 59 58 60 2 (set (reg/f:DI 0 ax [127])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -472 [0xfffffffffffffe28])) [0 memory+0 S8 A64])) t3.c:27 89 {*movdi_internal}
     (nil))
(insn 60 59 61 2 (set (reg/f:DI 0 ax [orig:93 D.4952 ] [93])
        (mem/f:DI (reg/f:DI 0 ax [127]) [0 *memory_15(D)+0 S8 A64])) t3.c:27 89 {*movdi_internal}
     (nil))
(insn 61 60 112 2 (set (reg/f:DI 5 di [128])
        (reg/f:DI 0 ax [orig:93 D.4952 ] [93])) t3.c:27 89 {*movdi_internal}
     (nil))
(insn 112 61 63 2 (set (reg/f:DI 0 ax [129])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -272 [0xfffffffffffffef0]))) t3.c:27 214 {*leadi}
     (nil))
(insn 63 112 106 2 (set (reg:DI 1 dx [130])
        (const_int 33 [0x21])) t3.c:27 89 {*movdi_internal}
     (nil))
(insn 106 63 107 2 (set (reg/f:DI 4 si [129])
        (reg/f:DI 0 ax [129])) t3.c:27 89 {*movdi_internal}
     (nil))
(insn 107 106 64 2 (set (reg:DI 2 cx [130])
        (reg:DI 1 dx [130])) t3.c:27 89 {*movdi_internal}
     (nil))
(insn 64 107 65 2 (parallel [
            (set (reg:DI 2 cx [130])
                (const_int 0 [0]))
            (set (reg/f:DI 5 di [128])
                (plus:DI (ashift:DI (reg:DI 2 cx [130])
                        (const_int 3 [0x3]))
                    (reg/f:DI 5 di [128])))
            (set (reg/f:DI 4 si [129])
                (plus:DI (ashift:DI (reg:DI 2 cx [130])
                        (const_int 3 [0x3]))
                    (reg/f:DI 4 si [129])))
            (set (mem:BLK (reg/f:DI 5 di [128]) [0 *_27+0 S264 A64])
                (mem/c:BLK (reg/f:DI 4 si [129]) [0 superblock+0 S264 A64]))
            (use (reg:DI 2 cx [130]))
        ]) t3.c:27 921 {*rep_movdi_rex64}
     (nil))
(insn 65 64 66 2 (set (reg/f:DI 0 ax [131])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -480 [0xfffffffffffffe20])) [0 bitvector+0 S8 A64])) t3.c:28 89 {*movdi_internal}
     (nil))
(insn 66 65 67 2 (set (reg/f:DI 0 ax [orig:94 D.4950 ] [94])
        (mem/f:DI (reg/f:DI 0 ax [131]) [0 *bitvector_7(D)+0 S8 A64])) t3.c:28 89 {*movdi_internal}
     (nil))
(insn 67 66 68 2 (set (reg/f:DI 1 dx [132])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -480 [0xfffffffffffffe20])) [0 bitvector+0 S8 A64])) t3.c:28 89 {*movdi_internal}
     (nil))
(insn 68 67 69 2 (set (reg/f:DI 1 dx [orig:95 D.4950 ] [95])
        (mem/f:DI (reg/f:DI 1 dx [132]) [0 *bitvector_7(D)+0 S8 A64])) t3.c:28 89 {*movdi_internal}
     (nil))
(insn 69 68 113 2 (set (reg:QI 1 dx [orig:96 D.4953 ] [96])
        (mem:QI (reg/f:DI 1 dx [orig:95 D.4950 ] [95]) [0 *_30+0 S1 A8])) t3.c:28 93 {*movqi_internal}
     (nil))
(insn 113 69 71 2 (parallel [
            (set (reg:SI 1 dx [orig:97 D.4953 ] [97])
                (ior:SI (reg:SI 1 dx [orig:96 D.4953 ] [96])
                    (const_int -128 [0xffffffffffffff80])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:28 399 {*iorsi_1}
     (nil))
(insn 71 113 72 2 (set (mem:QI (reg/f:DI 0 ax [orig:94 D.4950 ] [94]) [0 *_29+0 S1 A8])
        (reg:QI 1 dx [orig:97 D.4953 ] [97])) t3.c:28 93 {*movqi_internal}
     (nil))
(insn 72 71 73 2 (set (reg/f:DI 0 ax [133])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -472 [0xfffffffffffffe28])) [0 memory+0 S8 A64])) t3.c:30 89 {*movdi_internal}
     (nil))
(insn 73 72 74 2 (set (reg/f:DI 0 ax [orig:98 D.4952 ] [98])
        (mem/f:DI (reg/f:DI 0 ax [133]) [0 *memory_15(D)+0 S8 A64])) t3.c:30 89 {*movdi_internal}
     (nil))
(insn 74 73 75 2 (parallel [
            (set (reg/f:DI 0 ax [orig:99 D.4952 ] [99])
                (plus:DI (reg/f:DI 0 ax [orig:98 D.4952 ] [98])
                    (const_int 264 [0x108])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:30 218 {*adddi_1}
     (nil))
(insn 75 74 76 2 (set (mem/j:SI (reg/f:DI 0 ax [orig:99 D.4952 ] [99]) [0 _35->type+0 S4 A64])
        (const_int 2 [0x2])) t3.c:30 90 {*movsi_internal}
     (nil))
(insn 76 75 77 2 (set (reg/f:DI 0 ax [134])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -472 [0xfffffffffffffe28])) [0 memory+0 S8 A64])) t3.c:31 89 {*movdi_internal}
     (nil))
(insn 77 76 78 2 (set (reg/f:DI 0 ax [orig:100 D.4952 ] [100])
        (mem/f:DI (reg/f:DI 0 ax [134]) [0 *memory_15(D)+0 S8 A64])) t3.c:31 89 {*movdi_internal}
     (nil))
(insn 78 77 79 2 (parallel [
            (set (reg/f:DI 0 ax [orig:101 D.4952 ] [101])
                (plus:DI (reg/f:DI 0 ax [orig:100 D.4952 ] [100])
                    (const_int 264 [0x108])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:31 218 {*adddi_1}
     (nil))
(insn 79 78 80 2 (parallel [
            (set (reg/f:DI 0 ax [orig:102 D.4954 ] [102])
                (plus:DI (reg/f:DI 0 ax [orig:101 D.4952 ] [101])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:31 218 {*adddi_1}
     (nil))
(insn 80 79 81 2 (set (reg:DI 1 dx)
        (const_int 126 [0x7e])) t3.c:31 89 {*movdi_internal}
     (nil))
(insn 81 80 82 2 (set (reg:SI 4 si)
        (const_int 0 [0])) t3.c:31 90 {*movsi_internal}
     (nil))
(insn 82 81 83 2 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:102 D.4954 ] [102])) t3.c:31 89 {*movdi_internal}
     (nil))
(call_insn 83 82 84 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memset") [flags 0x41]  <function_decl 0x7fd50512a438 memset>) [0 __builtin_memset S1 A8])
            (const_int 0 [0]))) t3.c:31 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 84 83 85 2 (set (reg/f:DI 0 ax [135])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -480 [0xfffffffffffffe20])) [0 bitvector+0 S8 A64])) t3.c:32 89 {*movdi_internal}
     (nil))
(insn 85 84 86 2 (set (reg/f:DI 0 ax [orig:103 D.4950 ] [103])
        (mem/f:DI (reg/f:DI 0 ax [135]) [0 *bitvector_7(D)+0 S8 A64])) t3.c:32 89 {*movdi_internal}
     (nil))
(insn 86 85 87 2 (set (reg/f:DI 1 dx [136])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -480 [0xfffffffffffffe20])) [0 bitvector+0 S8 A64])) t3.c:32 89 {*movdi_internal}
     (nil))
(insn 87 86 88 2 (set (reg/f:DI 1 dx [orig:104 D.4950 ] [104])
        (mem/f:DI (reg/f:DI 1 dx [136]) [0 *bitvector_7(D)+0 S8 A64])) t3.c:32 89 {*movdi_internal}
     (nil))
(insn 88 87 114 2 (set (reg:QI 1 dx [orig:105 D.4953 ] [105])
        (mem:QI (reg/f:DI 1 dx [orig:104 D.4950 ] [104]) [0 *_42+0 S1 A8])) t3.c:32 93 {*movqi_internal}
     (nil))
(insn 114 88 90 2 (parallel [
            (set (reg:SI 1 dx [orig:106 D.4953 ] [106])
                (ior:SI (reg:SI 1 dx [orig:105 D.4953 ] [105])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:32 399 {*iorsi_1}
     (nil))
(insn 90 114 100 2 (set (mem:QI (reg/f:DI 0 ax [orig:103 D.4950 ] [103]) [0 *_41+0 S1 A8])
        (reg:QI 1 dx [orig:106 D.4953 ] [106])) t3.c:32 93 {*movqi_internal}
     (nil))
(insn 100 90 92 2 (const_int 0 [0]) t3.c:33 684 {nop}
     (nil))
(insn 92 100 93 2 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 6 bp)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.4955+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (reg:DI 0 ax [138]))
        ]) t3.c:33 990 {stack_tls_protect_test_di}
     (nil))
(jump_insn 93 92 98 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 96)
            (pc))) t3.c:33 612 {*jcc_1}
     (nil)
 -> 96)
;;  succ:       4
;;              3 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 98 93 94 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(call_insn 94 98 95 3 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd504fa9288 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) t3.c:33 660 {*call}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
;;  succ:      
;; lr  out 	 7 [sp]

(barrier 95 94 96)
;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	
(code_label 96 95 99 4 2 "" [1 uses])
(note 99 96 119 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 119 99 120 4 NOTE_INSN_EPILOGUE_BEG)
(insn/f 120 119 121 4 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 6 bp)
                    (const_int 8 [0x8])))
            (set (reg/f:DI 6 bp)
                (mem:DI (reg/f:DI 6 bp) [0  S8 A8]))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) t3.c:33 -1
     (expr_list:REG_CFA_DEF_CFA (plus:DI (reg/f:DI 7 sp)
            (const_int 8 [0x8]))
        (nil)))
(jump_insn 121 120 122 4 (simple_return) t3.c:33 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 122 121 101)
(note 101 122 0 NOTE_INSN_DELETED)

;; Function find_zero_bit (find_zero_bit, funcdef_no=3, decl_uid=4429, cgraph_uid=3, symbol_order=3)

starting the processing of deferred insns
ending the processing of deferred insns


find_zero_bit

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 6[bp] 17[flags] 37[r8]
;;  ref usage 	r0={29d,29u} r1={8d,8u,2e} r2={1d,1u} r4={1d,1u} r5={1d,1u} r6={3d,42u} r7={3d,17u} r17={12d,5u} r20={1d,1u,2e} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d,1u} r38={1d} 
;;    total ref usage 179{69d,106u,4e} in 67{67 regular + 0 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8]
;; lr  def 	 0 [ax] 17 [flags]
(note 8 1 104 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 104 8 105 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg/f:DI 6 bp)) t3.c:36 -1
     (nil))
(insn/f 105 104 106 2 (set (reg/f:DI 6 bp)
        (reg/f:DI 7 sp)) t3.c:36 -1
     (nil))
(insn 106 105 107 2 (set (mem/v:BLK (scratch:DI) [0  A8])
        (unspec:BLK [
                (mem/v:BLK (scratch:DI) [0  A8])
            ] UNSPEC_MEMORY_BLOCKAGE)) t3.c:36 -1
     (nil))
(note 107 106 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 107 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector+0 S8 A64])
        (reg:DI 5 di [ bitvector ])) t3.c:36 89 {*movdi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 bitvector_len+0 S4 A32])
        (reg:SI 4 si [ bitvector_len ])) t3.c:36 90 {*movsi_internal}
     (nil))
(insn 4 3 5 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 start_index+0 S4 A32])
        (reg:SI 1 dx [ start_index ])) t3.c:36 90 {*movsi_internal}
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 offset+0 S8 A64])
        (reg:DI 2 cx [ offset ])) t3.c:36 89 {*movdi_internal}
     (nil))
(insn 6 5 7 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 mask+0 S8 A64])
        (reg:DI 37 r8 [ mask ])) t3.c:36 89 {*movdi_internal}
     (nil))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (reg/f:DI 0 ax [103])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 mask+0 S8 A64])) t3.c:38 89 {*movdi_internal}
     (nil))
(insn 11 10 12 2 (set (mem:SI (reg/f:DI 0 ax [103]) [0 *mask_9(D)+0 S4 A32])
        (const_int 128 [0x80])) t3.c:38 90 {*movsi_internal}
     (nil))
(insn 12 11 13 2 (set (reg/f:DI 0 ax [104])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 offset+0 S8 A64])) t3.c:39 89 {*movdi_internal}
     (nil))
(insn 13 12 14 2 (set (mem:SI (reg/f:DI 0 ax [104]) [0 *offset_11(D)+0 S4 A32])
        (const_int 0 [0])) t3.c:39 90 {*movsi_internal}
     (nil))
(insn 14 13 15 2 (set (reg:SI 0 ax [105])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 start_index+0 S4 A32])) t3.c:40 90 {*movsi_internal}
     (nil))
(insn 15 14 16 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [105])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -28 [0xffffffffffffffe4])) [0 bitvector_len+0 S4 A32]))) t3.c:40 7 {*cmpsi_1}
     (nil))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 19)
            (pc))) t3.c:40 612 {*jcc_1}
     (nil)
 -> 19)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 3 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 start_index+0 S4 A32])
        (const_int 0 [0])) t3.c:41 90 {*movsi_internal}
     (nil))
;;  succ:       4 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;;              3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax]
(code_label 19 18 20 4 4 "" [1 uses])
(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 4 (set (reg:SI 0 ax [106])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 start_index+0 S4 A32])) t3.c:42 90 {*movsi_internal}
     (nil))
(insn 22 21 94 4 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
        (reg:SI 0 ax [106])) t3.c:42 90 {*movsi_internal}
     (nil))
(jump_insn 94 22 95 4 (set (pc)
        (label_ref 77)) t3.c:42 654 {jump}
     (nil)
 -> 77)
;;  succ:       12 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 95 94 79)
;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(code_label 79 95 25 5 11 "" [1 uses])
(note 25 79 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:SI 0 ax [107])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])) t3.c:43 90 {*movsi_internal}
     (nil))
(insn 27 26 28 5 (set (reg:DI 1 dx [orig:88 D.4959 ] [88])
        (sign_extend:DI (reg:SI 0 ax [107]))) t3.c:43 142 {*extendsidi2_rex64}
     (nil))
(insn 28 27 29 5 (set (reg/f:DI 0 ax [108])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector+0 S8 A64])) t3.c:43 89 {*movdi_internal}
     (nil))
(insn 29 28 30 5 (parallel [
            (set (reg/f:DI 0 ax [orig:89 D.4960 ] [89])
                (plus:DI (reg/f:DI 0 ax [108])
                    (reg:DI 1 dx [orig:88 D.4959 ] [88])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:43 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [0 bitvector+0 S8 A64])
            (reg:DI 1 dx [orig:88 D.4959 ] [88]))
        (nil)))
(insn 30 29 31 5 (set (reg:QI 0 ax [orig:90 D.4961 ] [90])
        (mem:QI (reg/f:DI 0 ax [orig:89 D.4960 ] [89]) [0 *_19+0 S1 A8])) t3.c:43 93 {*movqi_internal}
     (nil))
(insn 31 30 32 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:90 D.4961 ] [90])
            (const_int -1 [0xffffffffffffffff]))) t3.c:43 5 {*cmpqi_1}
     (nil))
(jump_insn 32 31 33 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) t3.c:43 612 {*jcc_1}
     (nil)
 -> 74)
;;  succ:       6 (FALLTHRU)
;;              11
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	
(note 33 32 96 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(jump_insn 96 33 97 6 (set (pc)
        (label_ref 67)) t3.c:45 654 {jump}
     (nil)
 -> 67)
;;  succ:       10 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 97 96 71)
;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(code_label 71 97 36 7 10 "" [1 uses])
(note 36 71 37 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 37 36 38 7 (set (reg:SI 0 ax [109])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])) t3.c:46 90 {*movsi_internal}
     (nil))
(insn 38 37 39 7 (set (reg:DI 1 dx [orig:92 D.4959 ] [92])
        (sign_extend:DI (reg:SI 0 ax [109]))) t3.c:46 142 {*extendsidi2_rex64}
     (nil))
(insn 39 38 40 7 (set (reg/f:DI 0 ax [110])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector+0 S8 A64])) t3.c:46 89 {*movdi_internal}
     (nil))
(insn 40 39 41 7 (parallel [
            (set (reg/f:DI 0 ax [orig:93 D.4960 ] [93])
                (plus:DI (reg/f:DI 0 ax [110])
                    (reg:DI 1 dx [orig:92 D.4959 ] [92])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:46 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [0 bitvector+0 S8 A64])
            (reg:DI 1 dx [orig:92 D.4959 ] [92]))
        (nil)))
(insn 41 40 42 7 (set (reg:QI 0 ax [orig:94 D.4961 ] [94])
        (mem:QI (reg/f:DI 0 ax [orig:93 D.4960 ] [93]) [0 *_24+0 S1 A8])) t3.c:46 93 {*movqi_internal}
     (nil))
(insn 42 41 43 7 (set (reg:SI 1 dx [orig:95 D.4958 ] [95])
        (zero_extend:SI (reg:QI 0 ax [orig:94 D.4961 ] [94]))) t3.c:46 138 {*zero_extendqisi2}
     (nil))
(insn 43 42 44 7 (set (reg/f:DI 0 ax [111])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 mask+0 S8 A64])) t3.c:46 89 {*movdi_internal}
     (nil))
(insn 44 43 45 7 (set (reg:SI 0 ax [orig:96 D.4958 ] [96])
        (mem:SI (reg/f:DI 0 ax [111]) [0 *mask_9(D)+0 S4 A32])) t3.c:46 90 {*movsi_internal}
     (nil))
(insn 45 44 46 7 (parallel [
            (set (reg:SI 0 ax [orig:97 D.4958 ] [97])
                (and:SI (reg:SI 0 ax [orig:96 D.4958 ] [96])
                    (reg:SI 1 dx [orig:95 D.4958 ] [95])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:46 381 {*andsi_1}
     (nil))
(insn 46 45 47 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:97 D.4958 ] [97])
            (const_int 0 [0]))) t3.c:46 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 47 46 48 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 52)
            (pc))) t3.c:46 612 {*jcc_1}
     (nil)
 -> 52)
;;  succ:       8 (FALLTHRU)
;;              9
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax]
(note 48 47 49 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 98 8 (set (reg:SI 0 ax [orig:87 D.4958 ] [87])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])) t3.c:47 90 {*movsi_internal}
     (nil))
(jump_insn 98 49 99 8 (set (pc)
        (label_ref 85)) t3.c:47 654 {jump}
     (nil)
 -> 85)
;;  succ:       14 [100.0%] 
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

(barrier 99 98 52)
;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(code_label 52 99 53 9 8 "" [1 uses])
(note 53 52 54 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 54 53 55 9 (set (reg/f:DI 0 ax [112])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 mask+0 S8 A64])) t3.c:49 89 {*movdi_internal}
     (nil))
(insn 55 54 101 9 (set (reg:SI 0 ax [orig:98 D.4958 ] [98])
        (mem:SI (reg/f:DI 0 ax [112]) [0 *mask_9(D)+0 S4 A32])) t3.c:49 90 {*movsi_internal}
     (nil))
(insn 101 55 56 9 (set (reg:SI 1 dx [113])
        (reg:SI 0 ax [orig:98 D.4958 ] [98])) t3.c:49 90 {*movsi_internal}
     (nil))
(insn 56 101 57 9 (parallel [
            (set (reg:SI 1 dx [113])
                (lshiftrt:SI (reg:SI 1 dx [113])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:49 544 {*lshrsi3_1}
     (nil))
(insn 57 56 58 9 (parallel [
            (set (reg:SI 0 ax [114])
                (plus:SI (reg:SI 0 ax [orig:98 D.4958 ] [98])
                    (reg:SI 1 dx [113])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:49 217 {*addsi_1}
     (nil))
(insn 58 57 59 9 (parallel [
            (set (reg:SI 0 ax [115])
                (ashiftrt:SI (reg:SI 0 ax [114])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:49 545 {*ashrsi3_1}
     (nil))
(insn 59 58 60 9 (set (reg:SI 1 dx [orig:99 D.4958 ] [99])
        (reg:SI 0 ax [115])) t3.c:49 90 {*movsi_internal}
     (nil))
(insn 60 59 61 9 (set (reg/f:DI 0 ax [116])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 mask+0 S8 A64])) t3.c:49 89 {*movdi_internal}
     (nil))
(insn 61 60 62 9 (set (mem:SI (reg/f:DI 0 ax [116]) [0 *mask_9(D)+0 S4 A32])
        (reg:SI 1 dx [orig:99 D.4958 ] [99])) t3.c:49 90 {*movsi_internal}
     (nil))
(insn 62 61 63 9 (set (reg/f:DI 0 ax [117])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 offset+0 S8 A64])) t3.c:50 89 {*movdi_internal}
     (nil))
(insn 63 62 103 9 (set (reg:SI 0 ax [orig:100 D.4958 ] [100])
        (mem:SI (reg/f:DI 0 ax [117]) [0 *offset_11(D)+0 S4 A32])) t3.c:50 90 {*movsi_internal}
     (nil))
(insn 103 63 65 9 (set (reg:SI 1 dx [orig:101 D.4958 ] [101])
        (plus:SI (reg:SI 0 ax [orig:100 D.4958 ] [100])
            (const_int 1 [0x1]))) t3.c:50 213 {*leasi}
     (nil))
(insn 65 103 66 9 (set (reg/f:DI 0 ax [118])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 offset+0 S8 A64])) t3.c:50 89 {*movdi_internal}
     (nil))
(insn 66 65 67 9 (set (mem:SI (reg/f:DI 0 ax [118]) [0 *offset_11(D)+0 S4 A32])
        (reg:SI 1 dx [orig:101 D.4958 ] [101])) t3.c:50 90 {*movsi_internal}
     (nil))
;;  succ:       10 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 (FALLTHRU,DFS_BACK)
;;              6 [100.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(code_label 67 66 68 10 7 "" [1 uses])
(note 68 67 69 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 69 68 70 10 (set (reg/f:DI 0 ax [119])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 mask+0 S8 A64])) t3.c:45 89 {*movdi_internal}
     (nil))
(insn 70 69 72 10 (set (reg:SI 0 ax [orig:91 D.4958 ] [91])
        (mem:SI (reg/f:DI 0 ax [119]) [0 *mask_9(D)+0 S4 A32])) t3.c:45 90 {*movsi_internal}
     (nil))
(insn 72 70 73 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:91 D.4958 ] [91])
            (const_int 0 [0]))) t3.c:45 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 73 72 74 10 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) t3.c:45 612 {*jcc_1}
     (nil)
 -> 71)
;;  succ:       7
;;              11 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5
;;              10 (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
(code_label 74 73 75 11 6 "" [1 uses])
(note 75 74 76 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 76 75 77 11 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:42 217 {*addsi_1}
     (nil))
;;  succ:       12 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 (FALLTHRU,DFS_BACK)
;;              4 [100.0%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(code_label 77 76 78 12 5 "" [1 uses])
(note 78 77 80 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 80 78 81 12 (set (reg:SI 0 ax [120])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])) t3.c:42 90 {*movsi_internal}
     (nil))
(insn 81 80 82 12 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [120])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -28 [0xffffffffffffffe4])) [0 bitvector_len+0 S4 A32]))) t3.c:42 7 {*cmpsi_1}
     (nil))
(jump_insn 82 81 83 12 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 79)
            (pc))) t3.c:42 612 {*jcc_1}
     (nil)
 -> 79)
;;  succ:       5
;;              13 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax]
(note 83 82 84 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 84 83 85 13 (set (reg:SI 0 ax [orig:87 D.4958 ] [87])
        (const_int -1 [0xffffffffffffffff])) t3.c:54 90 {*movsi_internal}
     (nil))
;;  succ:       14 (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       13 (FALLTHRU)
;;              8 [100.0%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	
(code_label 85 84 86 14 9 "" [1 uses])
(note 86 85 92 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 92 86 108 14 (use (reg/i:SI 0 ax)) t3.c:55 -1
     (nil))
(note 108 92 109 14 NOTE_INSN_EPILOGUE_BEG)
(insn 109 108 110 14 (set (mem/v:BLK (scratch:DI) [0  A8])
        (unspec:BLK [
                (mem/v:BLK (scratch:DI) [0  A8])
            ] UNSPEC_MEMORY_BLOCKAGE)) t3.c:55 -1
     (nil))
(insn/f 110 109 111 14 (set (reg/f:DI 6 bp)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) t3.c:55 -1
     (expr_list:REG_CFA_DEF_CFA (plus:DI (reg/f:DI 7 sp)
            (const_int 8 [0x8]))
        (nil)))
(jump_insn 111 110 112 14 (simple_return) t3.c:55 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

(barrier 112 111 100)
(note 100 112 0 NOTE_INSN_DELETED)

;; Function convert_index_to_block_number (convert_index_to_block_number, funcdef_no=4, decl_uid=4441, cgraph_uid=4, symbol_order=4)

starting the processing of deferred insns
ending the processing of deferred insns


convert_index_to_block_number

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 6[bp] 17[flags]
;;  ref usage 	r0={8d,7u} r1={2d,2u,1e} r2={1d} r4={1d,1u} r5={1d,1u} r6={3d,15u} r7={3d,8u} r17={3d,1u} r20={1d,1u,2e} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 72{33d,36u,3e} in 22{22 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(note 6 1 40 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 40 6 41 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg/f:DI 6 bp)) t3.c:57 -1
     (nil))
(insn/f 41 40 42 2 (set (reg/f:DI 6 bp)
        (reg/f:DI 7 sp)) t3.c:57 -1
     (nil))
(insn 42 41 43 2 (set (mem/v:BLK (scratch:DI) [0  A8])
        (unspec:BLK [
                (mem/v:BLK (scratch:DI) [0  A8])
            ] UNSPEC_MEMORY_BLOCKAGE)) t3.c:57 -1
     (nil))
(note 43 42 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 43 3 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [0 bitvector_len+0 S4 A32])
        (reg:SI 5 di [ bitvector_len ])) t3.c:57 90 {*movsi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector_index+0 S4 A32])
        (reg:SI 4 si [ bitvector_index ])) t3.c:57 90 {*movsi_internal}
     (nil))
(insn 4 3 5 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 index_offset+0 S4 A32])
        (reg:SI 1 dx [ index_offset ])) t3.c:57 90 {*movsi_internal}
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 39 2 (set (reg:SI 0 ax [91])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector_index+0 S4 A32])) t3.c:58 90 {*movsi_internal}
     (nil))
(insn 39 8 13 2 (set (reg:SI 1 dx [orig:88 D.4962 ] [88])
        (mult:SI (reg:SI 0 ax [91])
            (const_int 8 [0x8]))) t3.c:58 213 {*leasi}
     (nil))
(insn 13 39 14 2 (set (reg:SI 0 ax [95])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 index_offset+0 S4 A32])) t3.c:58 90 {*movsi_internal}
     (nil))
(insn 14 13 15 2 (parallel [
            (set (reg:SI 0 ax [94])
                (plus:SI (reg:SI 0 ax [95])
                    (reg:SI 1 dx [orig:88 D.4962 ] [88])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:58 217 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (reg:SI 1 dx [orig:88 D.4962 ] [88])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -28 [0xffffffffffffffe4])) [0 index_offset+0 S4 A32]))
        (nil)))
(insn 15 14 16 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 blockNumber+0 S4 A32])
        (reg:SI 0 ax [94])) t3.c:58 90 {*movsi_internal}
     (nil))
(insn 16 15 17 2 (set (reg:SI 0 ax [96])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [0 bitvector_len+0 S4 A32])) t3.c:59 90 {*movsi_internal}
     (nil))
(insn 17 16 18 2 (parallel [
            (set (reg:SI 0 ax [orig:89 D.4962 ] [89])
                (ashift:SI (reg:SI 0 ax [96])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:59 511 {*ashlsi3_1}
     (expr_list:REG_EQUAL (ashift:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [0 bitvector_len+0 S4 A32])
            (const_int 3 [0x3]))
        (nil)))
(insn 18 17 19 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:89 D.4962 ] [89])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -4 [0xfffffffffffffffc])) [0 blockNumber+0 S4 A32]))) t3.c:59 7 {*cmpsi_1}
     (nil))
(jump_insn 19 18 20 2 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) t3.c:59 612 {*jcc_1}
     (nil)
 -> 24)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax]
(note 20 19 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 36 3 (set (reg:SI 0 ax [orig:87 D.4962 ] [87])
        (const_int -1 [0xffffffffffffffff])) t3.c:60 90 {*movsi_internal}
     (nil))
(jump_insn 36 21 37 3 (set (pc)
        (label_ref 27)) t3.c:60 654 {jump}
     (nil)
 -> 27)
;;  succ:       5 [100.0%] 
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

(barrier 37 36 24)
;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax]
(code_label 24 37 25 4 13 "" [1 uses])
(note 25 24 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 4 (set (reg:SI 0 ax [orig:87 D.4962 ] [87])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 blockNumber+0 S4 A32])) t3.c:62 90 {*movsi_internal}
     (nil))
;;  succ:       5 (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;;              3 [100.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	
(code_label 27 26 28 5 14 "" [1 uses])
(note 28 27 34 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 34 28 44 5 (use (reg/i:SI 0 ax)) t3.c:63 -1
     (nil))
(note 44 34 45 5 NOTE_INSN_EPILOGUE_BEG)
(insn 45 44 46 5 (set (mem/v:BLK (scratch:DI) [0  A8])
        (unspec:BLK [
                (mem/v:BLK (scratch:DI) [0  A8])
            ] UNSPEC_MEMORY_BLOCKAGE)) t3.c:63 -1
     (nil))
(insn/f 46 45 47 5 (set (reg/f:DI 6 bp)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) t3.c:63 -1
     (expr_list:REG_CFA_DEF_CFA (plus:DI (reg/f:DI 7 sp)
            (const_int 8 [0x8]))
        (nil)))
(jump_insn 47 46 48 5 (simple_return) t3.c:63 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

(barrier 48 47 38)
(note 38 48 0 NOTE_INSN_DELETED)

;; Function convert_block_number_to_index (convert_block_number_to_index, funcdef_no=5, decl_uid=4447, cgraph_uid=5, symbol_order=5)

starting the processing of deferred insns
ending the processing of deferred insns


convert_block_number_to_index

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 6[bp] 17[flags]
;;  ref usage 	r0={16d,20u} r1={7d,8u} r2={1d} r4={1d,1u} r5={1d,1u} r6={3d,22u} r7={3d,8u} r17={12d,2u} r20={1d,1u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 118{55d,63u,0e} in 41{41 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(note 6 1 60 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 60 6 61 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg/f:DI 6 bp)) t3.c:65 -1
     (nil))
(insn/f 61 60 62 2 (set (reg/f:DI 6 bp)
        (reg/f:DI 7 sp)) t3.c:65 -1
     (nil))
(insn 62 61 63 2 (set (mem/v:BLK (scratch:DI) [0  A8])
        (unspec:BLK [
                (mem/v:BLK (scratch:DI) [0  A8])
            ] UNSPEC_MEMORY_BLOCKAGE)) t3.c:65 -1
     (nil))
(note 63 62 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 63 3 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [0 bitvector_len+0 S4 A32])
        (reg:SI 5 di [ bitvector_len ])) t3.c:65 90 {*movsi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 blockNumber+0 S4 A32])
        (reg:SI 4 si [ blockNumber ])) t3.c:65 90 {*movsi_internal}
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 mask+0 S8 A64])
        (reg:DI 1 dx [ mask ])) t3.c:65 89 {*movdi_internal}
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 59 2 (set (reg:SI 0 ax [92])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 blockNumber+0 S4 A32])) t3.c:66 90 {*movsi_internal}
     (nil))
(insn 59 8 11 2 (set (reg:SI 1 dx [94])
        (plus:SI (reg:SI 0 ax [93])
            (const_int 7 [0x7]))) t3.c:66 213 {*leasi}
     (nil))
(insn 11 59 12 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 0 ax [93])
            (const_int 0 [0]))) t3.c:66 3 {*cmpsi_ccno_1}
     (nil))
(insn 12 11 13 2 (set (reg:SI 0 ax [93])
        (if_then_else:SI (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:SI 1 dx [94])
            (reg:SI 0 ax [93]))) t3.c:66 953 {*movsicc_noc}
     (nil))
(insn 13 12 14 2 (parallel [
            (set (reg:SI 0 ax [95])
                (ashiftrt:SI (reg:SI 0 ax [93])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:66 545 {*ashrsi3_1}
     (nil))
(insn 14 13 15 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 bitvector_index+0 S4 A32])
        (reg:SI 0 ax [95])) t3.c:66 90 {*movsi_internal}
     (nil))
(insn 15 14 16 2 (set (reg:SI 0 ax [97])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 blockNumber+0 S4 A32])) t3.c:67 90 {*movsi_internal}
     (nil))
(insn 16 15 17 2 (parallel [
            (set (reg:SI 1 dx [98])
                (ashiftrt:SI (reg:SI 0 ax [97])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:67 538 {ashrsi3_cvt}
     (nil))
(insn 17 16 18 2 (parallel [
            (set (reg:SI 1 dx [99])
                (lshiftrt:SI (reg:SI 1 dx [98])
                    (const_int 29 [0x1d])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:67 544 {*lshrsi3_1}
     (nil))
(insn 18 17 19 2 (parallel [
            (set (reg:SI 0 ax [100])
                (plus:SI (reg:SI 0 ax [97])
                    (reg:SI 1 dx [99])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:67 217 {*addsi_1}
     (nil))
(insn 19 18 20 2 (parallel [
            (set (reg:SI 0 ax [101])
                (and:SI (reg:SI 0 ax [100])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:67 381 {*andsi_1}
     (nil))
(insn 20 19 21 2 (parallel [
            (set (reg:SI 0 ax [102])
                (minus:SI (reg:SI 0 ax [101])
                    (reg:SI 1 dx [99])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:67 260 {*subsi_1}
     (nil))
(insn 21 20 22 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 bitvector_offset+0 S4 A32])
        (reg:SI 0 ax [102])) t3.c:67 90 {*movsi_internal}
     (nil))
(insn 22 21 23 2 (set (reg/f:DI 0 ax [103])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 mask+0 S8 A64])) t3.c:68 89 {*movdi_internal}
     (nil))
(insn 23 22 24 2 (set (mem:SI (reg/f:DI 0 ax [103]) [0 *mask_7(D)+0 S4 A32])
        (const_int 128 [0x80])) t3.c:68 90 {*movsi_internal}
     (nil))
(insn 24 23 54 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -12 [0xfffffffffffffff4])) [0 i+0 S4 A32])
        (const_int 0 [0])) t3.c:70 90 {*movsi_internal}
     (nil))
(jump_insn 54 24 55 2 (set (pc)
        (label_ref 37)) t3.c:70 654 {jump}
     (nil)
 -> 37)
;;  succ:       4 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 55 54 39)
;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(code_label 39 55 27 3 17 "" [1 uses])
(note 27 39 28 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 3 (set (reg/f:DI 0 ax [104])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 mask+0 S8 A64])) t3.c:71 89 {*movdi_internal}
     (nil))
(insn 29 28 57 3 (set (reg:SI 0 ax [orig:87 D.4963 ] [87])
        (mem:SI (reg/f:DI 0 ax [104]) [0 *mask_7(D)+0 S4 A32])) t3.c:71 90 {*movsi_internal}
     (nil))
(insn 57 29 30 3 (set (reg:SI 1 dx [105])
        (reg:SI 0 ax [orig:87 D.4963 ] [87])) t3.c:71 90 {*movsi_internal}
     (nil))
(insn 30 57 31 3 (parallel [
            (set (reg:SI 1 dx [105])
                (lshiftrt:SI (reg:SI 1 dx [105])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:71 544 {*lshrsi3_1}
     (nil))
(insn 31 30 32 3 (parallel [
            (set (reg:SI 0 ax [106])
                (plus:SI (reg:SI 0 ax [orig:87 D.4963 ] [87])
                    (reg:SI 1 dx [105])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:71 217 {*addsi_1}
     (nil))
(insn 32 31 33 3 (parallel [
            (set (reg:SI 0 ax [107])
                (ashiftrt:SI (reg:SI 0 ax [106])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:71 545 {*ashrsi3_1}
     (nil))
(insn 33 32 34 3 (set (reg:SI 1 dx [orig:88 D.4963 ] [88])
        (reg:SI 0 ax [107])) t3.c:71 90 {*movsi_internal}
     (nil))
(insn 34 33 35 3 (set (reg/f:DI 0 ax [108])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 mask+0 S8 A64])) t3.c:71 89 {*movdi_internal}
     (nil))
(insn 35 34 36 3 (set (mem:SI (reg/f:DI 0 ax [108]) [0 *mask_7(D)+0 S4 A32])
        (reg:SI 1 dx [orig:88 D.4963 ] [88])) t3.c:71 90 {*movsi_internal}
     (nil))
(insn 36 35 37 3 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -12 [0xfffffffffffffff4])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -12 [0xfffffffffffffff4])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:70 217 {*addsi_1}
     (nil))
;;  succ:       4 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU,DFS_BACK)
;;              2 [100.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(code_label 37 36 38 4 16 "" [1 uses])
(note 38 37 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 40 38 41 4 (set (reg:SI 0 ax [109])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -12 [0xfffffffffffffff4])) [0 i+0 S4 A32])) t3.c:70 90 {*movsi_internal}
     (nil))
(insn 41 40 42 4 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [109])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -4 [0xfffffffffffffffc])) [0 bitvector_offset+0 S4 A32]))) t3.c:70 7 {*cmpsi_1}
     (nil))
(jump_insn 42 41 43 4 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 39)
            (pc))) t3.c:70 612 {*jcc_1}
     (nil)
 -> 39)
;;  succ:       3
;;              5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax]
(note 43 42 44 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 44 43 52 5 (set (reg:SI 0 ax [orig:89 D.4963 ] [89])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 bitvector_index+0 S4 A32])) t3.c:73 90 {*movsi_internal}
     (nil))
(insn 52 44 64 5 (use (reg/i:SI 0 ax)) t3.c:74 -1
     (nil))
(note 64 52 65 5 NOTE_INSN_EPILOGUE_BEG)
(insn 65 64 66 5 (set (mem/v:BLK (scratch:DI) [0  A8])
        (unspec:BLK [
                (mem/v:BLK (scratch:DI) [0  A8])
            ] UNSPEC_MEMORY_BLOCKAGE)) t3.c:74 -1
     (nil))
(insn/f 66 65 67 5 (set (reg/f:DI 6 bp)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) t3.c:74 -1
     (expr_list:REG_CFA_DEF_CFA (plus:DI (reg/f:DI 7 sp)
            (const_int 8 [0x8]))
        (nil)))
(jump_insn 67 66 68 5 (simple_return) t3.c:74 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

(barrier 68 67 56)
(note 56 68 0 NOTE_INSN_DELETED)

;; Function flip_bit (flip_bit, funcdef_no=6, decl_uid=4457, cgraph_uid=6, symbol_order=6)

starting the processing of deferred insns
ending the processing of deferred insns


flip_bit

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 6[bp] 17[flags]
;;  ref usage 	r0={3d,3u} r1={1d} r2={1d} r4={1d,1u} r5={1d,1u} r6={3d,7u} r7={3d,5u} r17={1d} r20={1d,1u,2e} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 45{25d,18u,2e} in 11{11 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(note 5 1 19 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 19 5 20 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg/f:DI 6 bp)) t3.c:76 -1
     (nil))
(insn/f 20 19 21 2 (set (reg/f:DI 6 bp)
        (reg/f:DI 7 sp)) t3.c:76 -1
     (nil))
(insn 21 20 22 2 (set (mem/v:BLK (scratch:DI) [0  A8])
        (unspec:BLK [
                (mem/v:BLK (scratch:DI) [0  A8])
            ] UNSPEC_MEMORY_BLOCKAGE)) t3.c:76 -1
     (nil))
(note 22 21 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 22 3 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 byte+0 S4 A32])
        (reg:SI 5 di [ byte ])) t3.c:76 90 {*movsi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 mask+0 S4 A32])
        (reg:SI 4 si [ mask ])) t3.c:76 90 {*movsi_internal}
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:SI 0 ax [89])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 byte+0 S4 A32])) t3.c:77 90 {*movsi_internal}
     (nil))
(insn 8 7 16 2 (parallel [
            (set (reg:SI 0 ax [orig:87 D.4964 ] [87])
                (ior:SI (reg:SI 0 ax [89])
                    (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -8 [0xfffffffffffffff8])) [0 mask+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:77 399 {*iorsi_1}
     (expr_list:REG_EQUAL (ior:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [0 byte+0 S4 A32])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [0 mask+0 S4 A32]))
        (nil)))
(insn 16 8 23 2 (use (reg/i:SI 0 ax)) t3.c:78 -1
     (nil))
(note 23 16 24 2 NOTE_INSN_EPILOGUE_BEG)
(insn 24 23 25 2 (set (mem/v:BLK (scratch:DI) [0  A8])
        (unspec:BLK [
                (mem/v:BLK (scratch:DI) [0  A8])
            ] UNSPEC_MEMORY_BLOCKAGE)) t3.c:78 -1
     (nil))
(insn/f 25 24 26 2 (set (reg/f:DI 6 bp)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) t3.c:78 -1
     (expr_list:REG_CFA_DEF_CFA (plus:DI (reg/f:DI 7 sp)
            (const_int 8 [0x8]))
        (nil)))
(jump_insn 26 25 27 2 (simple_return) t3.c:78 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

(barrier 27 26 18)
(note 18 27 0 NOTE_INSN_DELETED)

;; Function create_file (create_file, funcdef_no=7, decl_uid=4464, cgraph_uid=7, symbol_order=7)

starting the processing of deferred insns
ending the processing of deferred insns


create_file

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 37[r8]
;;  ref usage 	r0={86d,88u} r1={54d,42u,8e} r2={19d,7u,1e} r3={7d,6u} r4={21d,9u} r5={25d,13u} r6={3d,81u} r7={7d,33u} r8={12d} r9={12d} r10={12d} r11={12d} r12={12d} r13={12d} r14={12d} r15={12d} r17={59d,4u} r18={12d} r19={12d} r20={1d,1u,9e} r21={13d} r22={13d} r23={13d} r24={13d} r25={13d} r26={13d} r27={13d} r28={13d} r29={12d} r30={12d} r31={12d} r32={12d} r33={12d} r34={12d} r35={12d} r36={12d} r37={16d,4u} r38={13d} r39={12d} r40={12d} r45={12d} r46={12d} r47={12d} r48={12d} r49={12d} r50={12d} r51={12d} r52={12d} r53={12d} r54={12d} r55={12d} r56={12d} r57={12d} r58={12d} r59={12d} r60={12d} r61={12d} r62={12d} r63={12d} r64={12d} r65={12d} r66={12d} r67={12d} r68={12d} r69={12d} r70={12d} r71={12d} r72={12d} r73={12d} r74={12d} r75={12d} r76={12d} r77={12d} r78={12d} r79={12d} r80={12d} 
;;    total ref usage 1393{1087d,288u,18e} in 203{191 regular + 12 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 9 1 291 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 291 9 292 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg/f:DI 6 bp)) t3.c:80 -1
     (nil))
(insn/f 292 291 293 2 (set (reg/f:DI 6 bp)
        (reg/f:DI 7 sp)) t3.c:80 -1
     (nil))
(insn/f 293 292 294 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 3 bx)) t3.c:80 -1
     (nil))
(insn/f 294 293 295 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -88 [0xffffffffffffffa8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) t3.c:80 -1
     (nil))
(note 295 294 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 295 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 memory+0 S8 A64])
        (reg:DI 5 di [ memory ])) t3.c:80 89 {*movdi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 bitvector+0 S8 A64])
        (reg:DI 4 si [ bitvector ])) t3.c:80 89 {*movdi_internal}
     (nil))
(insn 4 3 5 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 bitvector_len+0 S4 A32])
        (reg:SI 1 dx [ bitvector_len ])) t3.c:80 90 {*movsi_internal}
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 name+0 S8 A64])
        (reg:DI 2 cx [ name ])) t3.c:80 89 {*movdi_internal}
     (nil))
(insn 6 5 7 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [0 access+0 S4 A32])
        (reg:SI 37 r8 [ access ])) t3.c:80 90 {*movsi_internal}
     (nil))
(note 7 6 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 11 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 6 bp)
                        (const_int -24 [0xffffffffffffffe8])) [0 D.4974+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (reg:DI 0 ax [219])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) t3.c:80 986 {stack_tls_protect_set_di}
     (nil))
(insn 11 8 12 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [0 mask+0 S4 A32])
        (const_int 0 [0])) t3.c:82 90 {*movsi_internal}
     (nil))
(insn 12 11 289 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 offset+0 S4 A64])
        (const_int 0 [0])) t3.c:83 90 {*movsi_internal}
     (nil))
(insn 289 12 290 2 (set (reg:DI 2 cx [138])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -52 [0xffffffffffffffcc]))) t3.c:84 214 {*leadi}
     (nil))
(insn 290 289 15 2 (set (reg:DI 1 dx [139])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -48 [0xffffffffffffffd0]))) t3.c:84 214 {*leadi}
     (nil))
(insn 15 290 16 2 (set (reg:SI 4 si [140])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 bitvector_len+0 S4 A32])) t3.c:84 90 {*movsi_internal}
     (nil))
(insn 16 15 17 2 (set (reg:DI 0 ax [141])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 bitvector+0 S8 A64])) t3.c:84 89 {*movdi_internal}
     (nil))
(insn 17 16 18 2 (set (reg:DI 37 r8)
        (reg:DI 2 cx [138])) t3.c:84 89 {*movdi_internal}
     (nil))
(insn 18 17 19 2 (set (reg:DI 2 cx)
        (reg:DI 1 dx [139])) t3.c:84 89 {*movdi_internal}
     (nil))
(insn 19 18 21 2 (set (reg:SI 1 dx)
        (const_int 0 [0])) t3.c:84 90 {*movsi_internal}
     (nil))
(insn 21 19 22 2 (set (reg:DI 5 di)
        (reg:DI 0 ax [141])) t3.c:84 89 {*movdi_internal}
     (nil))
(call_insn 22 21 24 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("find_zero_bit") [flags 0x3]  <function_decl 0x7fd504f2d360 find_zero_bit>) [0 find_zero_bit S1 A8])
            (const_int 0 [0]))) t3.c:84 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (nil)))))))
(insn 24 22 25 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [0 index+0 S4 A32])
        (reg:SI 0 ax [142])) t3.c:84 90 {*movsi_internal}
     (nil))
(insn 25 24 26 2 (set (reg:SI 0 ax [143])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 offset+0 S4 A64])) t3.c:85 90 {*movsi_internal}
     (nil))
(insn 26 25 27 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 file_offset+0 S4 A32])
        (reg:SI 0 ax [143])) t3.c:85 90 {*movsi_internal}
     (nil))
(insn 27 26 28 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -44 [0xffffffffffffffd4])) [0 index+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))) t3.c:86 7 {*cmpsi_1}
     (nil))
(jump_insn 28 27 29 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 35)
            (pc))) t3.c:86 612 {*jcc_1}
     (nil)
 -> 35)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 29 28 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x7fd504fc82d0 *.LC0>)) t3.c:87 89 {*movdi_internal}
     (nil))
(call_insn 31 30 32 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd505136360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) t3.c:87 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 32 31 254 3 (set (reg:SI 0 ax [orig:87 D.4965 ] [87])
        (const_int -1 [0xffffffffffffffff])) t3.c:88 90 {*movsi_internal}
     (nil))
(jump_insn 254 32 255 3 (set (pc)
        (label_ref 238)) t3.c:88 654 {jump}
     (nil)
 -> 238)
;;  succ:       10 [100.0%] 
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

(barrier 255 254 35)
;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(code_label 35 255 36 4 22 "" [1 uses])
(note 36 35 37 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 37 36 38 4 (set (reg:SI 0 ax [144])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [0 index+0 S4 A32])) t3.c:91 90 {*movsi_internal}
     (nil))
(insn 38 37 39 4 (set (reg:DI 1 dx [orig:88 D.4966 ] [88])
        (sign_extend:DI (reg:SI 0 ax [144]))) t3.c:91 142 {*extendsidi2_rex64}
     (nil))
(insn 39 38 283 4 (set (reg/f:DI 0 ax [145])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 bitvector+0 S8 A64])) t3.c:91 89 {*movdi_internal}
     (nil))
(insn 283 39 41 4 (set (reg/f:DI 3 bx [orig:89 D.4967 ] [89])
        (plus:DI (reg:DI 1 dx [orig:88 D.4966 ] [88])
            (reg/f:DI 0 ax [145]))) t3.c:91 214 {*leadi}
     (nil))
(insn 41 283 42 4 (set (reg:SI 1 dx [orig:90 D.4965 ] [90])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [0 mask+0 S4 A32])) t3.c:91 90 {*movsi_internal}
     (nil))
(insn 42 41 43 4 (set (reg:SI 0 ax [146])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [0 index+0 S4 A32])) t3.c:91 90 {*movsi_internal}
     (nil))
(insn 43 42 44 4 (set (reg:DI 2 cx [orig:91 D.4966 ] [91])
        (sign_extend:DI (reg:SI 0 ax [146]))) t3.c:91 142 {*extendsidi2_rex64}
     (nil))
(insn 44 43 45 4 (set (reg/f:DI 0 ax [147])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 bitvector+0 S8 A64])) t3.c:91 89 {*movdi_internal}
     (nil))
(insn 45 44 46 4 (parallel [
            (set (reg/f:DI 0 ax [orig:92 D.4967 ] [92])
                (plus:DI (reg/f:DI 0 ax [147])
                    (reg:DI 2 cx [orig:91 D.4966 ] [91])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:91 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])
            (reg:DI 2 cx [orig:91 D.4966 ] [91]))
        (nil)))
(insn 46 45 47 4 (set (reg:QI 0 ax [orig:93 D.4968 ] [93])
        (mem:QI (reg/f:DI 0 ax [orig:92 D.4967 ] [92]) [0 *_18+0 S1 A8])) t3.c:91 93 {*movqi_internal}
     (nil))
(insn 47 46 48 4 (set (reg:SI 0 ax [orig:94 D.4965 ] [94])
        (zero_extend:SI (reg:QI 0 ax [orig:93 D.4968 ] [93]))) t3.c:91 138 {*zero_extendqisi2}
     (nil))
(insn 48 47 49 4 (set (reg:SI 4 si)
        (reg:SI 1 dx [orig:90 D.4965 ] [90])) t3.c:91 90 {*movsi_internal}
     (nil))
(insn 49 48 50 4 (set (reg:SI 5 di)
        (reg:SI 0 ax [orig:94 D.4965 ] [94])) t3.c:91 90 {*movsi_internal}
     (nil))
(call_insn 50 49 53 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("flip_bit") [flags 0x3]  <function_decl 0x7fd504f2d5e8 flip_bit>) [0 flip_bit S1 A8])
            (const_int 0 [0]))) t3.c:91 669 {*call_value}
     (nil)
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (nil))))
(insn 53 50 54 4 (set (mem:QI (reg/f:DI 3 bx [orig:89 D.4967 ] [89]) [0 *_15+0 S1 A8])
        (reg:QI 0 ax [orig:96 D.4968 ] [96])) t3.c:91 93 {*movqi_internal}
     (nil))
(insn 54 53 284 4 (set (reg:SI 0 ax [148])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [0 index+0 S4 A32])) t3.c:93 90 {*movsi_internal}
     (nil))
(insn 284 54 56 4 (set (reg:SI 1 dx [orig:97 D.4965 ] [97])
        (mult:SI (reg:SI 0 ax [148])
            (const_int 8 [0x8]))) t3.c:93 213 {*leasi}
     (nil))
(insn 56 284 57 4 (set (reg:SI 0 ax [orig:98 D.4965 ] [98])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 offset+0 S4 A64])) t3.c:93 90 {*movsi_internal}
     (nil))
(insn 57 56 58 4 (parallel [
            (set (reg:SI 0 ax [149])
                (plus:SI (reg:SI 0 ax [orig:98 D.4965 ] [98])
                    (reg:SI 1 dx [orig:97 D.4965 ] [97])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:93 217 {*addsi_1}
     (nil))
(insn 58 57 59 4 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 file_blockNumber+0 S4 A32])
        (reg:SI 0 ax [149])) t3.c:93 90 {*movsi_internal}
     (nil))
(insn 59 58 60 4 (set (reg:SI 0 ax [150])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 file_blockNumber+0 S4 A32])) t3.c:96 90 {*movsi_internal}
     (nil))
(insn 60 59 62 4 (set (reg:DI 0 ax [orig:99 D.4969 ] [99])
        (sign_extend:DI (reg:SI 0 ax [150]))) t3.c:96 142 {*extendsidi2_rex64}
     (nil))
(insn 62 60 261 4 (parallel [
            (set (reg:DI 0 ax [152])
                (ashift:DI (reg:DI 0 ax [151])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:96 512 {*ashldi3_1}
     (nil))
(insn 261 62 64 4 (set (reg:DI 1 dx [153])
        (reg:DI 0 ax [151])) t3.c:96 89 {*movdi_internal}
     (nil))
(insn 64 261 65 4 (parallel [
            (set (reg:DI 1 dx [153])
                (ashift:DI (reg:DI 1 dx [153])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:96 512 {*ashldi3_1}
     (nil))
(insn 65 64 66 4 (parallel [
            (set (reg:DI 1 dx [orig:100 D.4969 ] [100])
                (plus:DI (reg:DI 1 dx [153])
                    (reg:DI 0 ax [151])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:96 218 {*adddi_1}
     (nil))
(insn 66 65 67 4 (set (reg/f:DI 0 ax [154])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 memory+0 S8 A64])) t3.c:96 89 {*movdi_internal}
     (nil))
(insn 67 66 68 4 (parallel [
            (set (reg/f:DI 0 ax [orig:101 D.4970 ] [101])
                (plus:DI (reg/f:DI 0 ax [154])
                    (reg:DI 1 dx [orig:100 D.4969 ] [100])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:96 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 1 dx [orig:100 D.4969 ] [100]))
        (nil)))
(insn 68 67 69 4 (set (mem/j:SI (reg/f:DI 0 ax [orig:101 D.4970 ] [101]) [0 _31->type+0 S4 A64])
        (const_int 1 [0x1])) t3.c:96 90 {*movsi_internal}
     (nil))
(insn 69 68 70 4 (set (reg:SI 0 ax [155])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 file_blockNumber+0 S4 A32])) t3.c:97 90 {*movsi_internal}
     (nil))
(insn 70 69 72 4 (set (reg:DI 0 ax [orig:102 D.4969 ] [102])
        (sign_extend:DI (reg:SI 0 ax [155]))) t3.c:97 142 {*extendsidi2_rex64}
     (nil))
(insn 72 70 263 4 (parallel [
            (set (reg:DI 0 ax [157])
                (ashift:DI (reg:DI 0 ax [156])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:97 512 {*ashldi3_1}
     (nil))
(insn 263 72 74 4 (set (reg:DI 1 dx [158])
        (reg:DI 0 ax [156])) t3.c:97 89 {*movdi_internal}
     (nil))
(insn 74 263 75 4 (parallel [
            (set (reg:DI 1 dx [158])
                (ashift:DI (reg:DI 1 dx [158])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:97 512 {*ashldi3_1}
     (nil))
(insn 75 74 76 4 (parallel [
            (set (reg:DI 1 dx [orig:103 D.4969 ] [103])
                (plus:DI (reg:DI 1 dx [158])
                    (reg:DI 0 ax [156])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:97 218 {*adddi_1}
     (nil))
(insn 76 75 77 4 (set (reg/f:DI 0 ax [159])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 memory+0 S8 A64])) t3.c:97 89 {*movdi_internal}
     (nil))
(insn 77 76 285 4 (parallel [
            (set (reg/f:DI 0 ax [orig:104 D.4970 ] [104])
                (plus:DI (reg/f:DI 0 ax [159])
                    (reg:DI 1 dx [orig:103 D.4969 ] [103])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:97 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 1 dx [orig:103 D.4969 ] [103]))
        (nil)))
(insn 285 77 79 4 (set (reg/f:DI 1 dx [orig:105 D.4971 ] [105])
        (plus:DI (reg/f:DI 0 ax [orig:104 D.4970 ] [104])
            (const_int 8 [0x8]))) t3.c:97 214 {*leadi}
     (nil))
(insn 79 285 80 4 (set (reg:DI 0 ax [160])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 name+0 S8 A64])) t3.c:97 89 {*movdi_internal}
     (nil))
(insn 80 79 81 4 (set (reg:DI 4 si)
        (reg:DI 0 ax [160])) t3.c:97 89 {*movdi_internal}
     (nil))
(insn 81 80 82 4 (set (reg:DI 5 di)
        (reg/f:DI 1 dx [orig:105 D.4971 ] [105])) t3.c:97 89 {*movdi_internal}
     (nil))
(call_insn 82 81 83 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcpy") [flags 0x41]  <function_decl 0x7fd50512d288 strcpy>) [0 __builtin_strcpy S1 A8])
            (const_int 0 [0]))) t3.c:97 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (nil)))))
(insn 83 82 84 4 (set (reg:SI 0 ax [161])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 file_blockNumber+0 S4 A32])) t3.c:98 90 {*movsi_internal}
     (nil))
(insn 84 83 86 4 (set (reg:DI 0 ax [orig:106 D.4969 ] [106])
        (sign_extend:DI (reg:SI 0 ax [161]))) t3.c:98 142 {*extendsidi2_rex64}
     (nil))
(insn 86 84 265 4 (parallel [
            (set (reg:DI 0 ax [163])
                (ashift:DI (reg:DI 0 ax [162])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:98 512 {*ashldi3_1}
     (nil))
(insn 265 86 88 4 (set (reg:DI 1 dx [164])
        (reg:DI 0 ax [162])) t3.c:98 89 {*movdi_internal}
     (nil))
(insn 88 265 89 4 (parallel [
            (set (reg:DI 1 dx [164])
                (ashift:DI (reg:DI 1 dx [164])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:98 512 {*ashldi3_1}
     (nil))
(insn 89 88 90 4 (parallel [
            (set (reg:DI 1 dx [orig:107 D.4969 ] [107])
                (plus:DI (reg:DI 1 dx [164])
                    (reg:DI 0 ax [162])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:98 218 {*adddi_1}
     (nil))
(insn 90 89 286 4 (set (reg/f:DI 0 ax [165])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 memory+0 S8 A64])) t3.c:98 89 {*movdi_internal}
     (nil))
(insn 286 90 92 4 (set (reg/f:DI 3 bx [orig:108 D.4970 ] [108])
        (plus:DI (reg:DI 1 dx [orig:107 D.4969 ] [107])
            (reg/f:DI 0 ax [165]))) t3.c:98 214 {*leadi}
     (nil))
(insn 92 286 93 4 (set (reg:DI 5 di)
        (const_int 0 [0])) t3.c:98 89 {*movdi_internal}
     (nil))
(call_insn 93 92 95 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("time") [flags 0x41]  <function_decl 0x7fd50523c000 time>) [0 time S1 A8])
            (const_int 0 [0]))) t3.c:98 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 95 93 96 4 (set (mem/j:DI (plus:DI (reg/f:DI 3 bx [orig:108 D.4970 ] [108])
                (const_int 136 [0x88])) [0 _41->content.fd.creat_t+0 S8 A64])
        (reg:DI 0 ax [orig:109 D.4972 ] [109])) t3.c:98 89 {*movdi_internal}
     (nil))
(insn 96 95 97 4 (set (reg:SI 0 ax [166])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 file_blockNumber+0 S4 A32])) t3.c:99 90 {*movsi_internal}
     (nil))
(insn 97 96 99 4 (set (reg:DI 0 ax [orig:110 D.4969 ] [110])
        (sign_extend:DI (reg:SI 0 ax [166]))) t3.c:99 142 {*extendsidi2_rex64}
     (nil))
(insn 99 97 267 4 (parallel [
            (set (reg:DI 0 ax [168])
                (ashift:DI (reg:DI 0 ax [167])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:99 512 {*ashldi3_1}
     (nil))
(insn 267 99 101 4 (set (reg:DI 1 dx [169])
        (reg:DI 0 ax [167])) t3.c:99 89 {*movdi_internal}
     (nil))
(insn 101 267 102 4 (parallel [
            (set (reg:DI 1 dx [169])
                (ashift:DI (reg:DI 1 dx [169])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:99 512 {*ashldi3_1}
     (nil))
(insn 102 101 103 4 (parallel [
            (set (reg:DI 1 dx [orig:111 D.4969 ] [111])
                (plus:DI (reg:DI 1 dx [169])
                    (reg:DI 0 ax [167])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:99 218 {*adddi_1}
     (nil))
(insn 103 102 287 4 (set (reg/f:DI 0 ax [170])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 memory+0 S8 A64])) t3.c:99 89 {*movdi_internal}
     (nil))
(insn 287 103 105 4 (set (reg/f:DI 3 bx [orig:112 D.4970 ] [112])
        (plus:DI (reg:DI 1 dx [orig:111 D.4969 ] [111])
            (reg/f:DI 0 ax [170]))) t3.c:99 214 {*leadi}
     (nil))
(insn 105 287 106 4 (set (reg:DI 5 di)
        (const_int 0 [0])) t3.c:99 89 {*movdi_internal}
     (nil))
(call_insn 106 105 108 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("time") [flags 0x41]  <function_decl 0x7fd50523c000 time>) [0 time S1 A8])
            (const_int 0 [0]))) t3.c:99 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 108 106 109 4 (set (mem/j:DI (plus:DI (reg/f:DI 3 bx [orig:112 D.4970 ] [112])
                (const_int 144 [0x90])) [0 _47->content.fd.access_t+0 S8 A64])
        (reg:DI 0 ax [orig:113 D.4972 ] [113])) t3.c:99 89 {*movdi_internal}
     (nil))
(insn 109 108 110 4 (set (reg:SI 0 ax [171])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 file_blockNumber+0 S4 A32])) t3.c:100 90 {*movsi_internal}
     (nil))
(insn 110 109 112 4 (set (reg:DI 0 ax [orig:114 D.4969 ] [114])
        (sign_extend:DI (reg:SI 0 ax [171]))) t3.c:100 142 {*extendsidi2_rex64}
     (nil))
(insn 112 110 269 4 (parallel [
            (set (reg:DI 0 ax [173])
                (ashift:DI (reg:DI 0 ax [172])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:100 512 {*ashldi3_1}
     (nil))
(insn 269 112 114 4 (set (reg:DI 1 dx [174])
        (reg:DI 0 ax [172])) t3.c:100 89 {*movdi_internal}
     (nil))
(insn 114 269 115 4 (parallel [
            (set (reg:DI 1 dx [174])
                (ashift:DI (reg:DI 1 dx [174])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:100 512 {*ashldi3_1}
     (nil))
(insn 115 114 116 4 (parallel [
            (set (reg:DI 1 dx [orig:115 D.4969 ] [115])
                (plus:DI (reg:DI 1 dx [174])
                    (reg:DI 0 ax [172])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:100 218 {*adddi_1}
     (nil))
(insn 116 115 288 4 (set (reg/f:DI 0 ax [175])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 memory+0 S8 A64])) t3.c:100 89 {*movdi_internal}
     (nil))
(insn 288 116 118 4 (set (reg/f:DI 3 bx [orig:116 D.4970 ] [116])
        (plus:DI (reg:DI 1 dx [orig:115 D.4969 ] [115])
            (reg/f:DI 0 ax [175]))) t3.c:100 214 {*leadi}
     (nil))
(insn 118 288 119 4 (set (reg:DI 5 di)
        (const_int 0 [0])) t3.c:100 89 {*movdi_internal}
     (nil))
(call_insn 119 118 121 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("time") [flags 0x41]  <function_decl 0x7fd50523c000 time>) [0 time S1 A8])
            (const_int 0 [0]))) t3.c:100 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 121 119 122 4 (set (mem/j:DI (plus:DI (reg/f:DI 3 bx [orig:116 D.4970 ] [116])
                (const_int 152 [0x98])) [0 _53->content.fd.mod_t+0 S8 A64])
        (reg:DI 0 ax [orig:117 D.4972 ] [117])) t3.c:100 89 {*movdi_internal}
     (nil))
(insn 122 121 123 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -88 [0xffffffffffffffa8])) [0 access+0 S4 A32])
            (const_int 0 [0]))) t3.c:101 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 123 122 124 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 137)
            (pc))) t3.c:101 612 {*jcc_1}
     (nil)
 -> 137)
;;  succ:       5 (FALLTHRU)
;;              6
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(note 124 123 125 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 125 124 126 5 (set (reg:SI 0 ax [176])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 file_blockNumber+0 S4 A32])) t3.c:103 90 {*movsi_internal}
     (nil))
(insn 126 125 128 5 (set (reg:DI 0 ax [orig:118 D.4969 ] [118])
        (sign_extend:DI (reg:SI 0 ax [176]))) t3.c:103 142 {*extendsidi2_rex64}
     (nil))
(insn 128 126 271 5 (parallel [
            (set (reg:DI 0 ax [178])
                (ashift:DI (reg:DI 0 ax [177])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:103 512 {*ashldi3_1}
     (nil))
(insn 271 128 130 5 (set (reg:DI 1 dx [179])
        (reg:DI 0 ax [177])) t3.c:103 89 {*movdi_internal}
     (nil))
(insn 130 271 131 5 (parallel [
            (set (reg:DI 1 dx [179])
                (ashift:DI (reg:DI 1 dx [179])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:103 512 {*ashldi3_1}
     (nil))
(insn 131 130 132 5 (parallel [
            (set (reg:DI 1 dx [orig:119 D.4969 ] [119])
                (plus:DI (reg:DI 1 dx [179])
                    (reg:DI 0 ax [177])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:103 218 {*adddi_1}
     (nil))
(insn 132 131 133 5 (set (reg/f:DI 0 ax [180])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 memory+0 S8 A64])) t3.c:103 89 {*movdi_internal}
     (nil))
(insn 133 132 134 5 (parallel [
            (set (reg/f:DI 0 ax [orig:120 D.4970 ] [120])
                (plus:DI (reg/f:DI 0 ax [180])
                    (reg:DI 1 dx [orig:119 D.4969 ] [119])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:103 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 1 dx [orig:119 D.4969 ] [119]))
        (nil)))
(insn 134 133 256 5 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:120 D.4970 ] [120])
                (const_int 160 [0xa0])) [0 _60->content.fd.access+0 S4 A64])
        (const_int 484 [0x1e4])) t3.c:103 90 {*movsi_internal}
     (nil))
(jump_insn 256 134 257 5 (set (pc)
        (label_ref 149)) 654 {jump}
     (nil)
 -> 149)
;;  succ:       7 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 257 256 137)
;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(code_label 137 257 138 6 24 "" [1 uses])
(note 138 137 139 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 139 138 140 6 (set (reg:SI 0 ax [181])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 file_blockNumber+0 S4 A32])) t3.c:106 90 {*movsi_internal}
     (nil))
(insn 140 139 142 6 (set (reg:DI 0 ax [orig:121 D.4969 ] [121])
        (sign_extend:DI (reg:SI 0 ax [181]))) t3.c:106 142 {*extendsidi2_rex64}
     (nil))
(insn 142 140 273 6 (parallel [
            (set (reg:DI 0 ax [183])
                (ashift:DI (reg:DI 0 ax [182])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:106 512 {*ashldi3_1}
     (nil))
(insn 273 142 144 6 (set (reg:DI 1 dx [184])
        (reg:DI 0 ax [182])) t3.c:106 89 {*movdi_internal}
     (nil))
(insn 144 273 145 6 (parallel [
            (set (reg:DI 1 dx [184])
                (ashift:DI (reg:DI 1 dx [184])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:106 512 {*ashldi3_1}
     (nil))
(insn 145 144 146 6 (parallel [
            (set (reg:DI 1 dx [orig:122 D.4969 ] [122])
                (plus:DI (reg:DI 1 dx [184])
                    (reg:DI 0 ax [182])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:106 218 {*adddi_1}
     (nil))
(insn 146 145 147 6 (set (reg/f:DI 0 ax [185])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 memory+0 S8 A64])) t3.c:106 89 {*movdi_internal}
     (nil))
(insn 147 146 148 6 (parallel [
            (set (reg/f:DI 0 ax [orig:123 D.4970 ] [123])
                (plus:DI (reg/f:DI 0 ax [185])
                    (reg:DI 1 dx [orig:122 D.4969 ] [122])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:106 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 1 dx [orig:122 D.4969 ] [122]))
        (nil)))
(insn 148 147 149 6 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:123 D.4970 ] [123])
                (const_int 160 [0xa0])) [0 _64->content.fd.access+0 S4 A64])
        (const_int 0 [0])) t3.c:106 90 {*movsi_internal}
     (nil))
;;  succ:       7 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;;              5 [100.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(code_label 149 148 150 7 25 "" [1 uses])
(note 150 149 151 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 151 150 152 7 (set (reg:SI 0 ax [186])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 file_blockNumber+0 S4 A32])) t3.c:108 90 {*movsi_internal}
     (nil))
(insn 152 151 154 7 (set (reg:DI 0 ax [orig:124 D.4969 ] [124])
        (sign_extend:DI (reg:SI 0 ax [186]))) t3.c:108 142 {*extendsidi2_rex64}
     (nil))
(insn 154 152 275 7 (parallel [
            (set (reg:DI 0 ax [188])
                (ashift:DI (reg:DI 0 ax [187])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:108 512 {*ashldi3_1}
     (nil))
(insn 275 154 156 7 (set (reg:DI 1 dx [189])
        (reg:DI 0 ax [187])) t3.c:108 89 {*movdi_internal}
     (nil))
(insn 156 275 157 7 (parallel [
            (set (reg:DI 1 dx [189])
                (ashift:DI (reg:DI 1 dx [189])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:108 512 {*ashldi3_1}
     (nil))
(insn 157 156 158 7 (parallel [
            (set (reg:DI 1 dx [orig:125 D.4969 ] [125])
                (plus:DI (reg:DI 1 dx [189])
                    (reg:DI 0 ax [187])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:108 218 {*adddi_1}
     (nil))
(insn 158 157 159 7 (set (reg/f:DI 0 ax [190])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 memory+0 S8 A64])) t3.c:108 89 {*movdi_internal}
     (nil))
(insn 159 158 160 7 (parallel [
            (set (reg/f:DI 0 ax [orig:126 D.4970 ] [126])
                (plus:DI (reg/f:DI 0 ax [190])
                    (reg:DI 1 dx [orig:125 D.4969 ] [125])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:108 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 1 dx [orig:125 D.4969 ] [125]))
        (nil)))
(insn 160 159 161 7 (set (mem/j:HI (plus:DI (reg/f:DI 0 ax [orig:126 D.4970 ] [126])
                (const_int 166 [0xa6])) [0 _68->content.fd.size+0 S2 A16])
        (const_int 0 [0])) t3.c:108 92 {*movhi_internal}
     (nil))
(insn 161 160 162 7 (set (reg:SI 0 ax [191])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 file_blockNumber+0 S4 A32])) t3.c:109 90 {*movsi_internal}
     (nil))
(insn 162 161 163 7 (set (reg:DI 1 dx [orig:127 D.4966 ] [127])
        (sign_extend:DI (reg:SI 0 ax [191]))) t3.c:109 142 {*extendsidi2_rex64}
     (nil))
(insn 163 162 164 7 (set (reg/f:DI 0 ax [192])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 bitvector+0 S8 A64])) t3.c:109 89 {*movdi_internal}
     (nil))
(insn 164 163 165 7 (parallel [
            (set (reg/f:DI 0 ax [orig:128 D.4967 ] [128])
                (plus:DI (reg/f:DI 0 ax [192])
                    (reg:DI 1 dx [orig:127 D.4966 ] [127])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:109 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])
            (reg:DI 1 dx [orig:127 D.4966 ] [127]))
        (nil)))
(insn 165 164 166 7 (set (mem:QI (reg/f:DI 0 ax [orig:128 D.4967 ] [128]) [0 *_71+0 S1 A8])
        (const_int 0 [0])) t3.c:109 93 {*movqi_internal}
     (nil))
(insn 166 165 281 7 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [0 mask+0 S4 A32])
        (const_int 0 [0])) t3.c:112 90 {*movsi_internal}
     (nil))
(insn 281 166 282 7 (set (reg:DI 5 di [193])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -52 [0xffffffffffffffcc]))) t3.c:113 214 {*leadi}
     (nil))
(insn 282 281 169 7 (set (reg:DI 2 cx [194])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -48 [0xffffffffffffffd0]))) t3.c:113 214 {*leadi}
     (nil))
(insn 169 282 170 7 (set (reg:SI 1 dx [195])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [0 index+0 S4 A32])) t3.c:113 90 {*movsi_internal}
     (nil))
(insn 170 169 171 7 (set (reg:SI 4 si [196])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 bitvector_len+0 S4 A32])) t3.c:113 90 {*movsi_internal}
     (nil))
(insn 171 170 172 7 (set (reg:DI 0 ax [197])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 bitvector+0 S8 A64])) t3.c:113 89 {*movdi_internal}
     (nil))
(insn 172 171 176 7 (set (reg:DI 37 r8)
        (reg:DI 5 di [193])) t3.c:113 89 {*movdi_internal}
     (nil))
(insn 176 172 177 7 (set (reg:DI 5 di)
        (reg:DI 0 ax [197])) t3.c:113 89 {*movdi_internal}
     (nil))
(call_insn 177 176 179 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("find_zero_bit") [flags 0x3]  <function_decl 0x7fd504f2d360 find_zero_bit>) [0 find_zero_bit S1 A8])
            (const_int 0 [0]))) t3.c:113 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (nil)))))))
(insn 179 177 180 7 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 data_index+0 S4 A32])
        (reg:SI 0 ax [198])) t3.c:113 90 {*movsi_internal}
     (nil))
(insn 180 179 181 7 (set (reg:SI 1 dx [orig:129 D.4965 ] [129])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 offset+0 S4 A64])) t3.c:114 90 {*movsi_internal}
     (nil))
(insn 181 180 182 7 (set (reg:SI 2 cx [199])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 data_index+0 S4 A32])) t3.c:114 90 {*movsi_internal}
     (nil))
(insn 182 181 184 7 (set (reg:SI 0 ax [200])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 bitvector_len+0 S4 A32])) t3.c:114 90 {*movsi_internal}
     (nil))
(insn 184 182 185 7 (set (reg:SI 4 si)
        (reg:SI 2 cx [199])) t3.c:114 90 {*movsi_internal}
     (nil))
(insn 185 184 186 7 (set (reg:SI 5 di)
        (reg:SI 0 ax [200])) t3.c:114 90 {*movsi_internal}
     (nil))
(call_insn 186 185 188 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("convert_index_to_block_number") [flags 0x3]  <function_decl 0x7fd504f2d438 convert_index_to_block_number>) [0 convert_index_to_block_number S1 A8])
            (const_int 0 [0]))) t3.c:114 669 {*call_value}
     (nil)
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 188 186 189 7 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 data_blockNumber+0 S4 A32])
        (reg:SI 0 ax [201])) t3.c:114 90 {*movsi_internal}
     (nil))
(insn 189 188 190 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -28 [0xffffffffffffffe4])) [0 data_blockNumber+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))) t3.c:115 7 {*cmpsi_1}
     (nil))
(jump_insn 190 189 191 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 200)
            (pc))) t3.c:115 612 {*jcc_1}
     (nil)
 -> 200)
;;  succ:       8 (FALLTHRU)
;;              9
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 191 190 192 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 192 191 193 8 (set (reg:SI 0 ax [202])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 data_blockNumber+0 S4 A32])) t3.c:116 90 {*movsi_internal}
     (nil))
(insn 193 192 194 8 (set (reg:SI 4 si)
        (reg:SI 0 ax [202])) t3.c:116 90 {*movsi_internal}
     (nil))
(insn 194 193 195 8 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7fd504fc8360 *.LC1>)) t3.c:116 89 {*movdi_internal}
     (nil))
(insn 195 194 196 8 (set (reg:QI 0 ax)
        (const_int 0 [0])) t3.c:116 93 {*movqi_internal}
     (nil))
(call_insn 196 195 197 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd505133ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) t3.c:116 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (nil)))))
(insn 197 196 258 8 (set (reg:SI 0 ax [orig:87 D.4965 ] [87])
        (const_int -1 [0xffffffffffffffff])) t3.c:117 90 {*movsi_internal}
     (nil))
(jump_insn 258 197 259 8 (set (pc)
        (label_ref 238)) t3.c:117 654 {jump}
     (nil)
 -> 238)
;;  succ:       10 [100.0%] 
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

(barrier 259 258 200)
;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(code_label 200 259 201 9 26 "" [1 uses])
(note 201 200 202 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 202 201 203 9 (set (reg:SI 0 ax [203])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 data_blockNumber+0 S4 A32])) t3.c:119 90 {*movsi_internal}
     (nil))
(insn 203 202 205 9 (set (reg:DI 0 ax [orig:130 D.4969 ] [130])
        (sign_extend:DI (reg:SI 0 ax [203]))) t3.c:119 142 {*extendsidi2_rex64}
     (nil))
(insn 205 203 277 9 (parallel [
            (set (reg:DI 0 ax [205])
                (ashift:DI (reg:DI 0 ax [204])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:119 512 {*ashldi3_1}
     (nil))
(insn 277 205 207 9 (set (reg:DI 1 dx [206])
        (reg:DI 0 ax [204])) t3.c:119 89 {*movdi_internal}
     (nil))
(insn 207 277 208 9 (parallel [
            (set (reg:DI 1 dx [206])
                (ashift:DI (reg:DI 1 dx [206])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:119 512 {*ashldi3_1}
     (nil))
(insn 208 207 209 9 (parallel [
            (set (reg:DI 1 dx [orig:131 D.4969 ] [131])
                (plus:DI (reg:DI 1 dx [206])
                    (reg:DI 0 ax [204])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:119 218 {*adddi_1}
     (nil))
(insn 209 208 210 9 (set (reg/f:DI 0 ax [207])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 memory+0 S8 A64])) t3.c:119 89 {*movdi_internal}
     (nil))
(insn 210 209 211 9 (parallel [
            (set (reg/f:DI 0 ax [orig:132 D.4970 ] [132])
                (plus:DI (reg/f:DI 0 ax [207])
                    (reg:DI 1 dx [orig:131 D.4969 ] [131])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:119 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 1 dx [orig:131 D.4969 ] [131]))
        (nil)))
(insn 211 210 212 9 (set (mem/j:SI (reg/f:DI 0 ax [orig:132 D.4970 ] [132]) [0 _83->type+0 S4 A64])
        (const_int 3 [0x3])) t3.c:119 90 {*movsi_internal}
     (nil))
(insn 212 211 213 9 (set (reg:SI 0 ax [208])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 data_blockNumber+0 S4 A32])) t3.c:122 90 {*movsi_internal}
     (nil))
(insn 213 212 215 9 (set (reg:DI 0 ax [orig:133 D.4969 ] [133])
        (sign_extend:DI (reg:SI 0 ax [208]))) t3.c:122 142 {*extendsidi2_rex64}
     (nil))
(insn 215 213 279 9 (parallel [
            (set (reg:DI 0 ax [210])
                (ashift:DI (reg:DI 0 ax [209])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:122 512 {*ashldi3_1}
     (nil))
(insn 279 215 217 9 (set (reg:DI 1 dx [211])
        (reg:DI 0 ax [209])) t3.c:122 89 {*movdi_internal}
     (nil))
(insn 217 279 218 9 (parallel [
            (set (reg:DI 1 dx [211])
                (ashift:DI (reg:DI 1 dx [211])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:122 512 {*ashldi3_1}
     (nil))
(insn 218 217 219 9 (parallel [
            (set (reg:DI 1 dx [orig:134 D.4969 ] [134])
                (plus:DI (reg:DI 1 dx [211])
                    (reg:DI 0 ax [209])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:122 218 {*adddi_1}
     (nil))
(insn 219 218 220 9 (set (reg/f:DI 0 ax [212])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 memory+0 S8 A64])) t3.c:122 89 {*movdi_internal}
     (nil))
(insn 220 219 221 9 (parallel [
            (set (reg/f:DI 0 ax [orig:135 D.4970 ] [135])
                (plus:DI (reg/f:DI 0 ax [212])
                    (reg:DI 1 dx [orig:134 D.4969 ] [134])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:122 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 1 dx [orig:134 D.4969 ] [134]))
        (nil)))
(insn 221 220 223 9 (set (reg:SI 1 dx [213])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 data_blockNumber+0 S4 A32])) t3.c:122 90 {*movsi_internal}
     (nil))
(insn 223 221 224 9 (set (mem/j:HI (plus:DI (reg/f:DI 0 ax [orig:135 D.4970 ] [135])
                (const_int 168 [0xa8])) [0 _87->content.fd.block_ref+0 S2 A64])
        (reg:HI 1 dx [orig:136 D.4973 ] [136])) t3.c:122 92 {*movhi_internal}
     (nil))
(insn 224 223 225 9 (set (reg:SI 4 si [214])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 file_offset+0 S4 A32])) t3.c:124 90 {*movsi_internal}
     (nil))
(insn 225 224 226 9 (set (reg:SI 2 cx [215])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [0 index+0 S4 A32])) t3.c:124 90 {*movsi_internal}
     (nil))
(insn 226 225 227 9 (set (reg:SI 1 dx [216])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 file_blockNumber+0 S4 A32])) t3.c:124 90 {*movsi_internal}
     (nil))
(insn 227 226 228 9 (set (reg:DI 0 ax [217])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 name+0 S8 A64])) t3.c:124 89 {*movdi_internal}
     (nil))
(insn 228 227 231 9 (set (reg:SI 37 r8)
        (reg:SI 4 si [214])) t3.c:124 90 {*movsi_internal}
     (nil))
(insn 231 228 232 9 (set (reg:DI 4 si)
        (reg:DI 0 ax [217])) t3.c:124 89 {*movdi_internal}
     (nil))
(insn 232 231 233 9 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x7fd504fc83f0 *.LC2>)) t3.c:124 89 {*movdi_internal}
     (nil))
(insn 233 232 234 9 (set (reg:QI 0 ax)
        (const_int 0 [0])) t3.c:124 93 {*movqi_internal}
     (nil))
(call_insn 234 233 235 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd505133ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) t3.c:124 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:SI (use (reg:SI 1 dx))
                    (expr_list:SI (use (reg:SI 2 cx))
                        (expr_list:SI (use (reg:SI 37 r8))
                            (nil))))))))
(insn 235 234 238 9 (set (reg:SI 0 ax [orig:87 D.4965 ] [87])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 file_blockNumber+0 S4 A32])) t3.c:125 90 {*movsi_internal}
     (nil))
;;  succ:       10 (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 (FALLTHRU)
;;              3 [100.0%] 
;;              8 [100.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 3 [bx] 17 [flags]
(code_label 238 235 239 10 27 "" [2 uses])
(note 239 238 245 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 245 239 246 10 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 6 bp)
                                (const_int -24 [0xffffffffffffffe8])) [0 D.4974+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (reg:DI 3 bx [220]))
        ]) t3.c:126 990 {stack_tls_protect_test_di}
     (nil))
(jump_insn 246 245 252 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 249)
            (pc))) t3.c:126 612 {*jcc_1}
     (nil)
 -> 249)
;;  succ:       12
;;              11 (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 252 246 247 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(call_insn 247 252 248 11 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd504fa9288 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) t3.c:126 660 {*call}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
;;  succ:      
;; lr  out 	 7 [sp]

(barrier 248 247 249)
;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	
(code_label 249 248 253 12 28 "" [1 uses])
(note 253 249 250 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 250 253 296 12 (use (reg/i:SI 0 ax)) t3.c:126 -1
     (nil))
(note 296 250 297 12 NOTE_INSN_EPILOGUE_BEG)
(insn 297 296 298 12 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 88 [0x58])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) t3.c:126 -1
     (nil))
(insn 298 297 299 12 (set (reg:DI 3 bx)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) t3.c:126 -1
     (nil))
(insn/f 299 298 300 12 (set (reg/f:DI 6 bp)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) t3.c:126 -1
     (expr_list:REG_CFA_DEF_CFA (plus:DI (reg/f:DI 7 sp)
            (const_int 8 [0x8]))
        (nil)))
(jump_insn 300 299 301 12 (simple_return) t3.c:126 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

(barrier 301 300 260)
(note 260 301 0 NOTE_INSN_DELETED)

;; Function create_dir (create_dir, funcdef_no=8, decl_uid=4478, cgraph_uid=8, symbol_order=8)

starting the processing of deferred insns
ending the processing of deferred insns


create_dir

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 37[r8]
;;  ref usage 	r0={93d,93u} r1={61d,46u,8e} r2={23d,8u,1e} r3={7d,6u} r4={27d,12u} r5={31d,16u} r6={3d,87u} r7={7d,38u} r8={15d} r9={15d} r10={15d} r11={15d} r12={15d} r13={15d} r14={15d} r15={15d} r17={66d,5u} r18={15d} r19={15d} r20={1d,1u,9e} r21={16d} r22={16d} r23={16d} r24={16d} r25={16d} r26={16d} r27={16d} r28={16d} r29={15d} r30={15d} r31={15d} r32={15d} r33={15d} r34={15d} r35={15d} r36={15d} r37={19d,4u} r38={16d} r39={15d} r40={15d} r45={15d} r46={15d} r47={15d} r48={15d} r49={15d} r50={15d} r51={15d} r52={15d} r53={15d} r54={15d} r55={15d} r56={15d} r57={15d} r58={15d} r59={15d} r60={15d} r61={15d} r62={15d} r63={15d} r64={15d} r65={15d} r66={15d} r67={15d} r68={15d} r69={15d} r70={15d} r71={15d} r72={15d} r73={15d} r74={15d} r75={15d} r76={15d} r77={15d} r78={15d} r79={15d} r80={15d} 
;;    total ref usage 1656{1322d,316u,18e} in 223{208 regular + 15 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 9 1 321 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 321 9 322 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg/f:DI 6 bp)) t3.c:128 -1
     (nil))
(insn/f 322 321 323 2 (set (reg/f:DI 6 bp)
        (reg/f:DI 7 sp)) t3.c:128 -1
     (nil))
(insn/f 323 322 324 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 3 bx)) t3.c:128 -1
     (nil))
(insn/f 324 323 325 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -88 [0xffffffffffffffa8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) t3.c:128 -1
     (nil))
(note 325 324 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 325 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 memory+0 S8 A64])
        (reg:DI 5 di [ memory ])) t3.c:128 89 {*movdi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 bitvector+0 S8 A64])
        (reg:DI 4 si [ bitvector ])) t3.c:128 89 {*movdi_internal}
     (nil))
(insn 4 3 5 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 bitvector_len+0 S4 A32])
        (reg:SI 1 dx [ bitvector_len ])) t3.c:128 90 {*movsi_internal}
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 name+0 S8 A64])
        (reg:DI 2 cx [ name ])) t3.c:128 89 {*movdi_internal}
     (nil))
(insn 6 5 7 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [0 access+0 S4 A32])
        (reg:SI 37 r8 [ access ])) t3.c:128 90 {*movsi_internal}
     (nil))
(note 7 6 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 11 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 6 bp)
                        (const_int -24 [0xffffffffffffffe8])) [0 D.4988+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (reg:DI 0 ax [226])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) t3.c:128 986 {stack_tls_protect_set_di}
     (nil))
(insn 11 8 12 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [0 mask+0 S4 A32])
        (const_int 0 [0])) t3.c:129 90 {*movsi_internal}
     (nil))
(insn 12 11 318 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 offset+0 S4 A64])
        (const_int 0 [0])) t3.c:130 90 {*movsi_internal}
     (nil))
(insn 318 12 319 2 (set (reg:DI 2 cx [139])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -52 [0xffffffffffffffcc]))) t3.c:131 214 {*leadi}
     (nil))
(insn 319 318 15 2 (set (reg:DI 1 dx [140])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -48 [0xffffffffffffffd0]))) t3.c:131 214 {*leadi}
     (nil))
(insn 15 319 16 2 (set (reg:SI 4 si [141])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 bitvector_len+0 S4 A32])) t3.c:131 90 {*movsi_internal}
     (nil))
(insn 16 15 17 2 (set (reg:DI 0 ax [142])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 bitvector+0 S8 A64])) t3.c:131 89 {*movdi_internal}
     (nil))
(insn 17 16 18 2 (set (reg:DI 37 r8)
        (reg:DI 2 cx [139])) t3.c:131 89 {*movdi_internal}
     (nil))
(insn 18 17 19 2 (set (reg:DI 2 cx)
        (reg:DI 1 dx [140])) t3.c:131 89 {*movdi_internal}
     (nil))
(insn 19 18 21 2 (set (reg:SI 1 dx)
        (const_int 0 [0])) t3.c:131 90 {*movsi_internal}
     (nil))
(insn 21 19 22 2 (set (reg:DI 5 di)
        (reg:DI 0 ax [142])) t3.c:131 89 {*movdi_internal}
     (nil))
(call_insn 22 21 24 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("find_zero_bit") [flags 0x3]  <function_decl 0x7fd504f2d360 find_zero_bit>) [0 find_zero_bit S1 A8])
            (const_int 0 [0]))) t3.c:131 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (nil)))))))
(insn 24 22 25 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [0 index+0 S4 A32])
        (reg:SI 0 ax [143])) t3.c:131 90 {*movsi_internal}
     (nil))
(insn 25 24 26 2 (set (reg:SI 0 ax [144])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 offset+0 S4 A64])) t3.c:132 90 {*movsi_internal}
     (nil))
(insn 26 25 27 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 dir_offset+0 S4 A32])
        (reg:SI 0 ax [144])) t3.c:132 90 {*movsi_internal}
     (nil))
(insn 27 26 28 2 (set (reg:SI 0 ax [145])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [0 index+0 S4 A32])) t3.c:135 90 {*movsi_internal}
     (nil))
(insn 28 27 29 2 (set (reg:DI 1 dx [orig:88 D.4979 ] [88])
        (sign_extend:DI (reg:SI 0 ax [145]))) t3.c:135 142 {*extendsidi2_rex64}
     (nil))
(insn 29 28 320 2 (set (reg/f:DI 0 ax [146])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 bitvector+0 S8 A64])) t3.c:135 89 {*movdi_internal}
     (nil))
(insn 320 29 31 2 (set (reg/f:DI 3 bx [orig:89 D.4980 ] [89])
        (plus:DI (reg:DI 1 dx [orig:88 D.4979 ] [88])
            (reg/f:DI 0 ax [146]))) t3.c:135 214 {*leadi}
     (nil))
(insn 31 320 32 2 (set (reg:SI 1 dx [orig:90 D.4978 ] [90])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [0 mask+0 S4 A32])) t3.c:135 90 {*movsi_internal}
     (nil))
(insn 32 31 33 2 (set (reg:SI 0 ax [147])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [0 index+0 S4 A32])) t3.c:135 90 {*movsi_internal}
     (nil))
(insn 33 32 34 2 (set (reg:DI 2 cx [orig:91 D.4979 ] [91])
        (sign_extend:DI (reg:SI 0 ax [147]))) t3.c:135 142 {*extendsidi2_rex64}
     (nil))
(insn 34 33 35 2 (set (reg/f:DI 0 ax [148])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 bitvector+0 S8 A64])) t3.c:135 89 {*movdi_internal}
     (nil))
(insn 35 34 36 2 (parallel [
            (set (reg/f:DI 0 ax [orig:92 D.4980 ] [92])
                (plus:DI (reg/f:DI 0 ax [148])
                    (reg:DI 2 cx [orig:91 D.4979 ] [91])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:135 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])
            (reg:DI 2 cx [orig:91 D.4979 ] [91]))
        (nil)))
(insn 36 35 37 2 (set (reg:QI 0 ax [orig:93 D.4981 ] [93])
        (mem:QI (reg/f:DI 0 ax [orig:92 D.4980 ] [92]) [0 *_16+0 S1 A8])) t3.c:135 93 {*movqi_internal}
     (nil))
(insn 37 36 38 2 (set (reg:SI 0 ax [orig:94 D.4978 ] [94])
        (zero_extend:SI (reg:QI 0 ax [orig:93 D.4981 ] [93]))) t3.c:135 138 {*zero_extendqisi2}
     (nil))
(insn 38 37 39 2 (set (reg:SI 4 si)
        (reg:SI 1 dx [orig:90 D.4978 ] [90])) t3.c:135 90 {*movsi_internal}
     (nil))
(insn 39 38 40 2 (set (reg:SI 5 di)
        (reg:SI 0 ax [orig:94 D.4978 ] [94])) t3.c:135 90 {*movsi_internal}
     (nil))
(call_insn 40 39 43 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("flip_bit") [flags 0x3]  <function_decl 0x7fd504f2d5e8 flip_bit>) [0 flip_bit S1 A8])
            (const_int 0 [0]))) t3.c:135 669 {*call_value}
     (nil)
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (nil))))
(insn 43 40 44 2 (set (mem:QI (reg/f:DI 3 bx [orig:89 D.4980 ] [89]) [0 *_13+0 S1 A8])
        (reg:QI 0 ax [orig:96 D.4981 ] [96])) t3.c:135 93 {*movqi_internal}
     (nil))
(insn 44 43 45 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -44 [0xffffffffffffffd4])) [0 index+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))) t3.c:136 7 {*cmpsi_1}
     (nil))
(jump_insn 45 44 46 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 52)
            (pc))) t3.c:136 612 {*jcc_1}
     (nil)
 -> 52)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 46 45 47 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 48 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x7fd504fc82d0 *.LC0>)) t3.c:137 89 {*movdi_internal}
     (nil))
(call_insn 48 47 49 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd505136360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) t3.c:137 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 49 48 281 3 (set (reg:SI 0 ax [orig:87 D.4978 ] [87])
        (const_int -1 [0xffffffffffffffff])) t3.c:138 90 {*movsi_internal}
     (nil))
(jump_insn 281 49 282 3 (set (pc)
        (label_ref 265)) t3.c:138 654 {jump}
     (nil)
 -> 265)
;;  succ:       12 [100.0%] 
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

(barrier 282 281 52)
;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(code_label 52 282 53 4 30 "" [1 uses])
(note 53 52 54 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 54 53 55 4 (set (reg:SI 1 dx [orig:97 D.4978 ] [97])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 offset+0 S4 A64])) t3.c:143 90 {*movsi_internal}
     (nil))
(insn 55 54 56 4 (set (reg:SI 2 cx [149])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [0 index+0 S4 A32])) t3.c:143 90 {*movsi_internal}
     (nil))
(insn 56 55 58 4 (set (reg:SI 0 ax [150])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 bitvector_len+0 S4 A32])) t3.c:143 90 {*movsi_internal}
     (nil))
(insn 58 56 59 4 (set (reg:SI 4 si)
        (reg:SI 2 cx [149])) t3.c:143 90 {*movsi_internal}
     (nil))
(insn 59 58 60 4 (set (reg:SI 5 di)
        (reg:SI 0 ax [150])) t3.c:143 90 {*movsi_internal}
     (nil))
(call_insn 60 59 62 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("convert_index_to_block_number") [flags 0x3]  <function_decl 0x7fd504f2d438 convert_index_to_block_number>) [0 convert_index_to_block_number S1 A8])
            (const_int 0 [0]))) t3.c:143 669 {*call_value}
     (nil)
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 62 60 63 4 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 dir_blockNumber+0 S4 A32])
        (reg:SI 0 ax [151])) t3.c:143 90 {*movsi_internal}
     (nil))
(insn 63 62 64 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -36 [0xffffffffffffffdc])) [0 dir_blockNumber+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))) t3.c:144 7 {*cmpsi_1}
     (nil))
(jump_insn 64 63 65 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) t3.c:144 612 {*jcc_1}
     (nil)
 -> 74)
;;  succ:       5 (FALLTHRU)
;;              6
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 65 64 66 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 66 65 67 5 (set (reg:SI 0 ax [152])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 dir_blockNumber+0 S4 A32])) t3.c:145 90 {*movsi_internal}
     (nil))
(insn 67 66 68 5 (set (reg:SI 4 si)
        (reg:SI 0 ax [152])) t3.c:145 90 {*movsi_internal}
     (nil))
(insn 68 67 69 5 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2]  <var_decl 0x7fd504fda510 *.LC3>)) t3.c:145 89 {*movdi_internal}
     (nil))
(insn 69 68 70 5 (set (reg:QI 0 ax)
        (const_int 0 [0])) t3.c:145 93 {*movqi_internal}
     (nil))
(call_insn 70 69 71 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd505133ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) t3.c:145 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (nil)))))
(insn 71 70 283 5 (set (reg:SI 0 ax [orig:87 D.4978 ] [87])
        (const_int -1 [0xffffffffffffffff])) t3.c:146 90 {*movsi_internal}
     (nil))
(jump_insn 283 71 284 5 (set (pc)
        (label_ref 265)) t3.c:146 654 {jump}
     (nil)
 -> 265)
;;  succ:       12 [100.0%] 
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

(barrier 284 283 74)
;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(code_label 74 284 75 6 32 "" [1 uses])
(note 75 74 76 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 76 75 77 6 (set (reg:SI 0 ax [153])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 dir_blockNumber+0 S4 A32])) t3.c:150 90 {*movsi_internal}
     (nil))
(insn 77 76 79 6 (set (reg:DI 0 ax [orig:98 D.4982 ] [98])
        (sign_extend:DI (reg:SI 0 ax [153]))) t3.c:150 142 {*extendsidi2_rex64}
     (nil))
(insn 79 77 290 6 (parallel [
            (set (reg:DI 0 ax [155])
                (ashift:DI (reg:DI 0 ax [154])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:150 512 {*ashldi3_1}
     (nil))
(insn 290 79 81 6 (set (reg:DI 1 dx [156])
        (reg:DI 0 ax [154])) t3.c:150 89 {*movdi_internal}
     (nil))
(insn 81 290 82 6 (parallel [
            (set (reg:DI 1 dx [156])
                (ashift:DI (reg:DI 1 dx [156])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:150 512 {*ashldi3_1}
     (nil))
(insn 82 81 83 6 (parallel [
            (set (reg:DI 1 dx [orig:99 D.4982 ] [99])
                (plus:DI (reg:DI 1 dx [156])
                    (reg:DI 0 ax [154])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:150 218 {*adddi_1}
     (nil))
(insn 83 82 84 6 (set (reg/f:DI 0 ax [157])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 memory+0 S8 A64])) t3.c:150 89 {*movdi_internal}
     (nil))
(insn 84 83 85 6 (parallel [
            (set (reg/f:DI 0 ax [orig:100 D.4983 ] [100])
                (plus:DI (reg/f:DI 0 ax [157])
                    (reg:DI 1 dx [orig:99 D.4982 ] [99])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:150 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 1 dx [orig:99 D.4982 ] [99]))
        (nil)))
(insn 85 84 86 6 (set (mem/j:SI (reg/f:DI 0 ax [orig:100 D.4983 ] [100]) [0 _33->type+0 S4 A64])
        (const_int 0 [0])) t3.c:150 90 {*movsi_internal}
     (nil))
(insn 86 85 87 6 (set (reg:SI 0 ax [158])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 dir_blockNumber+0 S4 A32])) t3.c:151 90 {*movsi_internal}
     (nil))
(insn 87 86 89 6 (set (reg:DI 0 ax [orig:101 D.4982 ] [101])
        (sign_extend:DI (reg:SI 0 ax [158]))) t3.c:151 142 {*extendsidi2_rex64}
     (nil))
(insn 89 87 292 6 (parallel [
            (set (reg:DI 0 ax [160])
                (ashift:DI (reg:DI 0 ax [159])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:151 512 {*ashldi3_1}
     (nil))
(insn 292 89 91 6 (set (reg:DI 1 dx [161])
        (reg:DI 0 ax [159])) t3.c:151 89 {*movdi_internal}
     (nil))
(insn 91 292 92 6 (parallel [
            (set (reg:DI 1 dx [161])
                (ashift:DI (reg:DI 1 dx [161])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:151 512 {*ashldi3_1}
     (nil))
(insn 92 91 93 6 (parallel [
            (set (reg:DI 1 dx [orig:102 D.4982 ] [102])
                (plus:DI (reg:DI 1 dx [161])
                    (reg:DI 0 ax [159])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:151 218 {*adddi_1}
     (nil))
(insn 93 92 94 6 (set (reg/f:DI 0 ax [162])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 memory+0 S8 A64])) t3.c:151 89 {*movdi_internal}
     (nil))
(insn 94 93 314 6 (parallel [
            (set (reg/f:DI 0 ax [orig:103 D.4983 ] [103])
                (plus:DI (reg/f:DI 0 ax [162])
                    (reg:DI 1 dx [orig:102 D.4982 ] [102])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:151 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 1 dx [orig:102 D.4982 ] [102]))
        (nil)))
(insn 314 94 96 6 (set (reg/f:DI 1 dx [orig:104 D.4984 ] [104])
        (plus:DI (reg/f:DI 0 ax [orig:103 D.4983 ] [103])
            (const_int 8 [0x8]))) t3.c:151 214 {*leadi}
     (nil))
(insn 96 314 97 6 (set (reg:DI 0 ax [163])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 name+0 S8 A64])) t3.c:151 89 {*movdi_internal}
     (nil))
(insn 97 96 98 6 (set (reg:DI 4 si)
        (reg:DI 0 ax [163])) t3.c:151 89 {*movdi_internal}
     (nil))
(insn 98 97 99 6 (set (reg:DI 5 di)
        (reg/f:DI 1 dx [orig:104 D.4984 ] [104])) t3.c:151 89 {*movdi_internal}
     (nil))
(call_insn 99 98 100 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcpy") [flags 0x41]  <function_decl 0x7fd50512d288 strcpy>) [0 __builtin_strcpy S1 A8])
            (const_int 0 [0]))) t3.c:151 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (nil)))))
(insn 100 99 101 6 (set (reg:SI 0 ax [164])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 dir_blockNumber+0 S4 A32])) t3.c:152 90 {*movsi_internal}
     (nil))
(insn 101 100 103 6 (set (reg:DI 0 ax [orig:105 D.4982 ] [105])
        (sign_extend:DI (reg:SI 0 ax [164]))) t3.c:152 142 {*extendsidi2_rex64}
     (nil))
(insn 103 101 294 6 (parallel [
            (set (reg:DI 0 ax [166])
                (ashift:DI (reg:DI 0 ax [165])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:152 512 {*ashldi3_1}
     (nil))
(insn 294 103 105 6 (set (reg:DI 1 dx [167])
        (reg:DI 0 ax [165])) t3.c:152 89 {*movdi_internal}
     (nil))
(insn 105 294 106 6 (parallel [
            (set (reg:DI 1 dx [167])
                (ashift:DI (reg:DI 1 dx [167])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:152 512 {*ashldi3_1}
     (nil))
(insn 106 105 107 6 (parallel [
            (set (reg:DI 1 dx [orig:106 D.4982 ] [106])
                (plus:DI (reg:DI 1 dx [167])
                    (reg:DI 0 ax [165])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:152 218 {*adddi_1}
     (nil))
(insn 107 106 315 6 (set (reg/f:DI 0 ax [168])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 memory+0 S8 A64])) t3.c:152 89 {*movdi_internal}
     (nil))
(insn 315 107 109 6 (set (reg/f:DI 3 bx [orig:107 D.4983 ] [107])
        (plus:DI (reg:DI 1 dx [orig:106 D.4982 ] [106])
            (reg/f:DI 0 ax [168]))) t3.c:152 214 {*leadi}
     (nil))
(insn 109 315 110 6 (set (reg:DI 5 di)
        (const_int 0 [0])) t3.c:152 89 {*movdi_internal}
     (nil))
(call_insn 110 109 112 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("time") [flags 0x41]  <function_decl 0x7fd50523c000 time>) [0 time S1 A8])
            (const_int 0 [0]))) t3.c:152 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 112 110 113 6 (set (mem/j:DI (plus:DI (reg/f:DI 3 bx [orig:107 D.4983 ] [107])
                (const_int 136 [0x88])) [0 _43->content.fd.creat_t+0 S8 A64])
        (reg:DI 0 ax [orig:108 D.4985 ] [108])) t3.c:152 89 {*movdi_internal}
     (nil))
(insn 113 112 114 6 (set (reg:SI 0 ax [169])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 dir_blockNumber+0 S4 A32])) t3.c:153 90 {*movsi_internal}
     (nil))
(insn 114 113 116 6 (set (reg:DI 0 ax [orig:109 D.4982 ] [109])
        (sign_extend:DI (reg:SI 0 ax [169]))) t3.c:153 142 {*extendsidi2_rex64}
     (nil))
(insn 116 114 296 6 (parallel [
            (set (reg:DI 0 ax [171])
                (ashift:DI (reg:DI 0 ax [170])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:153 512 {*ashldi3_1}
     (nil))
(insn 296 116 118 6 (set (reg:DI 1 dx [172])
        (reg:DI 0 ax [170])) t3.c:153 89 {*movdi_internal}
     (nil))
(insn 118 296 119 6 (parallel [
            (set (reg:DI 1 dx [172])
                (ashift:DI (reg:DI 1 dx [172])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:153 512 {*ashldi3_1}
     (nil))
(insn 119 118 120 6 (parallel [
            (set (reg:DI 1 dx [orig:110 D.4982 ] [110])
                (plus:DI (reg:DI 1 dx [172])
                    (reg:DI 0 ax [170])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:153 218 {*adddi_1}
     (nil))
(insn 120 119 316 6 (set (reg/f:DI 0 ax [173])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 memory+0 S8 A64])) t3.c:153 89 {*movdi_internal}
     (nil))
(insn 316 120 122 6 (set (reg/f:DI 3 bx [orig:111 D.4983 ] [111])
        (plus:DI (reg:DI 1 dx [orig:110 D.4982 ] [110])
            (reg/f:DI 0 ax [173]))) t3.c:153 214 {*leadi}
     (nil))
(insn 122 316 123 6 (set (reg:DI 5 di)
        (const_int 0 [0])) t3.c:153 89 {*movdi_internal}
     (nil))
(call_insn 123 122 125 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("time") [flags 0x41]  <function_decl 0x7fd50523c000 time>) [0 time S1 A8])
            (const_int 0 [0]))) t3.c:153 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 125 123 126 6 (set (mem/j:DI (plus:DI (reg/f:DI 3 bx [orig:111 D.4983 ] [111])
                (const_int 144 [0x90])) [0 _49->content.fd.access_t+0 S8 A64])
        (reg:DI 0 ax [orig:112 D.4985 ] [112])) t3.c:153 89 {*movdi_internal}
     (nil))
(insn 126 125 127 6 (set (reg:SI 0 ax [174])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 dir_blockNumber+0 S4 A32])) t3.c:154 90 {*movsi_internal}
     (nil))
(insn 127 126 129 6 (set (reg:DI 0 ax [orig:113 D.4982 ] [113])
        (sign_extend:DI (reg:SI 0 ax [174]))) t3.c:154 142 {*extendsidi2_rex64}
     (nil))
(insn 129 127 298 6 (parallel [
            (set (reg:DI 0 ax [176])
                (ashift:DI (reg:DI 0 ax [175])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:154 512 {*ashldi3_1}
     (nil))
(insn 298 129 131 6 (set (reg:DI 1 dx [177])
        (reg:DI 0 ax [175])) t3.c:154 89 {*movdi_internal}
     (nil))
(insn 131 298 132 6 (parallel [
            (set (reg:DI 1 dx [177])
                (ashift:DI (reg:DI 1 dx [177])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:154 512 {*ashldi3_1}
     (nil))
(insn 132 131 133 6 (parallel [
            (set (reg:DI 1 dx [orig:114 D.4982 ] [114])
                (plus:DI (reg:DI 1 dx [177])
                    (reg:DI 0 ax [175])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:154 218 {*adddi_1}
     (nil))
(insn 133 132 317 6 (set (reg/f:DI 0 ax [178])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 memory+0 S8 A64])) t3.c:154 89 {*movdi_internal}
     (nil))
(insn 317 133 135 6 (set (reg/f:DI 3 bx [orig:115 D.4983 ] [115])
        (plus:DI (reg:DI 1 dx [orig:114 D.4982 ] [114])
            (reg/f:DI 0 ax [178]))) t3.c:154 214 {*leadi}
     (nil))
(insn 135 317 136 6 (set (reg:DI 5 di)
        (const_int 0 [0])) t3.c:154 89 {*movdi_internal}
     (nil))
(call_insn 136 135 138 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("time") [flags 0x41]  <function_decl 0x7fd50523c000 time>) [0 time S1 A8])
            (const_int 0 [0]))) t3.c:154 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 138 136 139 6 (set (mem/j:DI (plus:DI (reg/f:DI 3 bx [orig:115 D.4983 ] [115])
                (const_int 152 [0x98])) [0 _55->content.fd.mod_t+0 S8 A64])
        (reg:DI 0 ax [orig:116 D.4985 ] [116])) t3.c:154 89 {*movdi_internal}
     (nil))
(insn 139 138 140 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -88 [0xffffffffffffffa8])) [0 access+0 S4 A32])
            (const_int 0 [0]))) t3.c:155 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 140 139 141 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 154)
            (pc))) t3.c:155 612 {*jcc_1}
     (nil)
 -> 154)
;;  succ:       7 (FALLTHRU)
;;              8
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(note 141 140 142 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 142 141 143 7 (set (reg:SI 0 ax [179])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 dir_blockNumber+0 S4 A32])) t3.c:157 90 {*movsi_internal}
     (nil))
(insn 143 142 145 7 (set (reg:DI 0 ax [orig:117 D.4982 ] [117])
        (sign_extend:DI (reg:SI 0 ax [179]))) t3.c:157 142 {*extendsidi2_rex64}
     (nil))
(insn 145 143 300 7 (parallel [
            (set (reg:DI 0 ax [181])
                (ashift:DI (reg:DI 0 ax [180])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:157 512 {*ashldi3_1}
     (nil))
(insn 300 145 147 7 (set (reg:DI 1 dx [182])
        (reg:DI 0 ax [180])) t3.c:157 89 {*movdi_internal}
     (nil))
(insn 147 300 148 7 (parallel [
            (set (reg:DI 1 dx [182])
                (ashift:DI (reg:DI 1 dx [182])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:157 512 {*ashldi3_1}
     (nil))
(insn 148 147 149 7 (parallel [
            (set (reg:DI 1 dx [orig:118 D.4982 ] [118])
                (plus:DI (reg:DI 1 dx [182])
                    (reg:DI 0 ax [180])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:157 218 {*adddi_1}
     (nil))
(insn 149 148 150 7 (set (reg/f:DI 0 ax [183])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 memory+0 S8 A64])) t3.c:157 89 {*movdi_internal}
     (nil))
(insn 150 149 151 7 (parallel [
            (set (reg/f:DI 0 ax [orig:119 D.4983 ] [119])
                (plus:DI (reg/f:DI 0 ax [183])
                    (reg:DI 1 dx [orig:118 D.4982 ] [118])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:157 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 1 dx [orig:118 D.4982 ] [118]))
        (nil)))
(insn 151 150 285 7 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:119 D.4983 ] [119])
                (const_int 160 [0xa0])) [0 _62->content.fd.access+0 S4 A64])
        (const_int 484 [0x1e4])) t3.c:157 90 {*movsi_internal}
     (nil))
(jump_insn 285 151 286 7 (set (pc)
        (label_ref 167)) 654 {jump}
     (nil)
 -> 167)
;;  succ:       9 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 286 285 154)
;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(code_label 154 286 155 8 33 "" [1 uses])
(note 155 154 156 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 156 155 157 8 (set (reg:SI 0 ax [184])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 dir_blockNumber+0 S4 A32])) t3.c:160 90 {*movsi_internal}
     (nil))
(insn 157 156 159 8 (set (reg:DI 0 ax [orig:120 D.4982 ] [120])
        (sign_extend:DI (reg:SI 0 ax [184]))) t3.c:160 142 {*extendsidi2_rex64}
     (nil))
(insn 159 157 302 8 (parallel [
            (set (reg:DI 0 ax [186])
                (ashift:DI (reg:DI 0 ax [185])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:160 512 {*ashldi3_1}
     (nil))
(insn 302 159 161 8 (set (reg:DI 1 dx [187])
        (reg:DI 0 ax [185])) t3.c:160 89 {*movdi_internal}
     (nil))
(insn 161 302 162 8 (parallel [
            (set (reg:DI 1 dx [187])
                (ashift:DI (reg:DI 1 dx [187])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:160 512 {*ashldi3_1}
     (nil))
(insn 162 161 163 8 (parallel [
            (set (reg:DI 1 dx [orig:121 D.4982 ] [121])
                (plus:DI (reg:DI 1 dx [187])
                    (reg:DI 0 ax [185])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:160 218 {*adddi_1}
     (nil))
(insn 163 162 164 8 (set (reg/f:DI 0 ax [188])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 memory+0 S8 A64])) t3.c:160 89 {*movdi_internal}
     (nil))
(insn 164 163 165 8 (parallel [
            (set (reg/f:DI 1 dx [orig:122 D.4983 ] [122])
                (plus:DI (reg:DI 1 dx [orig:121 D.4982 ] [121])
                    (reg/f:DI 0 ax [188])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:160 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 1 dx [orig:121 D.4982 ] [121]))
        (nil)))
(insn 165 164 166 8 (set (reg:SI 0 ax [189])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [0 access+0 S4 A32])) t3.c:160 90 {*movsi_internal}
     (nil))
(insn 166 165 167 8 (set (mem/j:SI (plus:DI (reg/f:DI 1 dx [orig:122 D.4983 ] [122])
                (const_int 160 [0xa0])) [0 _66->content.fd.access+0 S4 A64])
        (reg:SI 0 ax [189])) t3.c:160 90 {*movsi_internal}
     (nil))
;;  succ:       9 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 (FALLTHRU)
;;              7 [100.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(code_label 167 166 168 9 34 "" [1 uses])
(note 168 167 169 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 169 168 170 9 (set (reg:SI 0 ax [190])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 dir_blockNumber+0 S4 A32])) t3.c:161 90 {*movsi_internal}
     (nil))
(insn 170 169 172 9 (set (reg:DI 0 ax [orig:123 D.4982 ] [123])
        (sign_extend:DI (reg:SI 0 ax [190]))) t3.c:161 142 {*extendsidi2_rex64}
     (nil))
(insn 172 170 304 9 (parallel [
            (set (reg:DI 0 ax [192])
                (ashift:DI (reg:DI 0 ax [191])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:161 512 {*ashldi3_1}
     (nil))
(insn 304 172 174 9 (set (reg:DI 1 dx [193])
        (reg:DI 0 ax [191])) t3.c:161 89 {*movdi_internal}
     (nil))
(insn 174 304 175 9 (parallel [
            (set (reg:DI 1 dx [193])
                (ashift:DI (reg:DI 1 dx [193])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:161 512 {*ashldi3_1}
     (nil))
(insn 175 174 176 9 (parallel [
            (set (reg:DI 1 dx [orig:124 D.4982 ] [124])
                (plus:DI (reg:DI 1 dx [193])
                    (reg:DI 0 ax [191])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:161 218 {*adddi_1}
     (nil))
(insn 176 175 177 9 (set (reg/f:DI 0 ax [194])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 memory+0 S8 A64])) t3.c:161 89 {*movdi_internal}
     (nil))
(insn 177 176 178 9 (parallel [
            (set (reg/f:DI 0 ax [orig:125 D.4983 ] [125])
                (plus:DI (reg/f:DI 0 ax [194])
                    (reg:DI 1 dx [orig:124 D.4982 ] [124])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:161 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 1 dx [orig:124 D.4982 ] [124]))
        (nil)))
(insn 178 177 179 9 (set (mem/j:HI (plus:DI (reg/f:DI 0 ax [orig:125 D.4983 ] [125])
                (const_int 166 [0xa6])) [0 _70->content.fd.size+0 S2 A16])
        (const_int 0 [0])) t3.c:161 92 {*movhi_internal}
     (nil))
(insn 179 178 312 9 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [0 mask+0 S4 A32])
        (const_int 0 [0])) t3.c:164 90 {*movsi_internal}
     (nil))
(insn 312 179 313 9 (set (reg:DI 5 di [195])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -52 [0xffffffffffffffcc]))) t3.c:165 214 {*leadi}
     (nil))
(insn 313 312 182 9 (set (reg:DI 2 cx [196])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -48 [0xffffffffffffffd0]))) t3.c:165 214 {*leadi}
     (nil))
(insn 182 313 183 9 (set (reg:SI 1 dx [197])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [0 index+0 S4 A32])) t3.c:165 90 {*movsi_internal}
     (nil))
(insn 183 182 184 9 (set (reg:SI 4 si [198])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 bitvector_len+0 S4 A32])) t3.c:165 90 {*movsi_internal}
     (nil))
(insn 184 183 185 9 (set (reg:DI 0 ax [199])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 bitvector+0 S8 A64])) t3.c:165 89 {*movdi_internal}
     (nil))
(insn 185 184 189 9 (set (reg:DI 37 r8)
        (reg:DI 5 di [195])) t3.c:165 89 {*movdi_internal}
     (nil))
(insn 189 185 190 9 (set (reg:DI 5 di)
        (reg:DI 0 ax [199])) t3.c:165 89 {*movdi_internal}
     (nil))
(call_insn 190 189 192 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("find_zero_bit") [flags 0x3]  <function_decl 0x7fd504f2d360 find_zero_bit>) [0 find_zero_bit S1 A8])
            (const_int 0 [0]))) t3.c:165 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (nil)))))))
(insn 192 190 193 9 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 indexnode_index+0 S4 A32])
        (reg:SI 0 ax [200])) t3.c:165 90 {*movsi_internal}
     (nil))
(insn 193 192 194 9 (set (reg:SI 1 dx [orig:126 D.4978 ] [126])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 offset+0 S4 A64])) t3.c:166 90 {*movsi_internal}
     (nil))
(insn 194 193 195 9 (set (reg:SI 2 cx [201])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 indexnode_index+0 S4 A32])) t3.c:166 90 {*movsi_internal}
     (nil))
(insn 195 194 197 9 (set (reg:SI 0 ax [202])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 bitvector_len+0 S4 A32])) t3.c:166 90 {*movsi_internal}
     (nil))
(insn 197 195 198 9 (set (reg:SI 4 si)
        (reg:SI 2 cx [201])) t3.c:166 90 {*movsi_internal}
     (nil))
(insn 198 197 199 9 (set (reg:SI 5 di)
        (reg:SI 0 ax [202])) t3.c:166 90 {*movsi_internal}
     (nil))
(call_insn 199 198 201 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("convert_index_to_block_number") [flags 0x3]  <function_decl 0x7fd504f2d438 convert_index_to_block_number>) [0 convert_index_to_block_number S1 A8])
            (const_int 0 [0]))) t3.c:166 669 {*call_value}
     (nil)
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 201 199 202 9 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 index_blockNumber+0 S4 A32])
        (reg:SI 0 ax [203])) t3.c:166 90 {*movsi_internal}
     (nil))
(insn 202 201 203 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -28 [0xffffffffffffffe4])) [0 index_blockNumber+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))) t3.c:167 7 {*cmpsi_1}
     (nil))
(jump_insn 203 202 204 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 213)
            (pc))) t3.c:167 612 {*jcc_1}
     (nil)
 -> 213)
;;  succ:       10 (FALLTHRU)
;;              11
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 204 203 205 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 205 204 206 10 (set (reg:SI 0 ax [204])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 index_blockNumber+0 S4 A32])) t3.c:168 90 {*movsi_internal}
     (nil))
(insn 206 205 207 10 (set (reg:SI 4 si)
        (reg:SI 0 ax [204])) t3.c:168 90 {*movsi_internal}
     (nil))
(insn 207 206 208 10 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x7fd504fda5a0 *.LC4>)) t3.c:168 89 {*movdi_internal}
     (nil))
(insn 208 207 209 10 (set (reg:QI 0 ax)
        (const_int 0 [0])) t3.c:168 93 {*movqi_internal}
     (nil))
(call_insn 209 208 210 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd505133ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) t3.c:168 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (nil)))))
(insn 210 209 287 10 (set (reg:SI 0 ax [orig:87 D.4978 ] [87])
        (const_int -1 [0xffffffffffffffff])) t3.c:169 90 {*movsi_internal}
     (nil))
(jump_insn 287 210 288 10 (set (pc)
        (label_ref 265)) t3.c:169 654 {jump}
     (nil)
 -> 265)
;;  succ:       12 [100.0%] 
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

(barrier 288 287 213)
;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(code_label 213 288 214 11 35 "" [1 uses])
(note 214 213 215 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 215 214 216 11 (set (reg:SI 0 ax [205])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 index_blockNumber+0 S4 A32])) t3.c:171 90 {*movsi_internal}
     (nil))
(insn 216 215 218 11 (set (reg:DI 0 ax [orig:127 D.4982 ] [127])
        (sign_extend:DI (reg:SI 0 ax [205]))) t3.c:171 142 {*extendsidi2_rex64}
     (nil))
(insn 218 216 306 11 (parallel [
            (set (reg:DI 0 ax [207])
                (ashift:DI (reg:DI 0 ax [206])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:171 512 {*ashldi3_1}
     (nil))
(insn 306 218 220 11 (set (reg:DI 1 dx [208])
        (reg:DI 0 ax [206])) t3.c:171 89 {*movdi_internal}
     (nil))
(insn 220 306 221 11 (parallel [
            (set (reg:DI 1 dx [208])
                (ashift:DI (reg:DI 1 dx [208])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:171 512 {*ashldi3_1}
     (nil))
(insn 221 220 222 11 (parallel [
            (set (reg:DI 1 dx [orig:128 D.4982 ] [128])
                (plus:DI (reg:DI 1 dx [208])
                    (reg:DI 0 ax [206])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:171 218 {*adddi_1}
     (nil))
(insn 222 221 223 11 (set (reg/f:DI 0 ax [209])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 memory+0 S8 A64])) t3.c:171 89 {*movdi_internal}
     (nil))
(insn 223 222 224 11 (parallel [
            (set (reg/f:DI 0 ax [orig:129 D.4983 ] [129])
                (plus:DI (reg/f:DI 0 ax [209])
                    (reg:DI 1 dx [orig:128 D.4982 ] [128])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:171 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 1 dx [orig:128 D.4982 ] [128]))
        (nil)))
(insn 224 223 225 11 (set (mem/j:SI (reg/f:DI 0 ax [orig:129 D.4983 ] [129]) [0 _82->type+0 S4 A64])
        (const_int 2 [0x2])) t3.c:171 90 {*movsi_internal}
     (nil))
(insn 225 224 226 11 (set (reg:SI 0 ax [210])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 index_blockNumber+0 S4 A32])) t3.c:172 90 {*movsi_internal}
     (nil))
(insn 226 225 228 11 (set (reg:DI 0 ax [orig:130 D.4982 ] [130])
        (sign_extend:DI (reg:SI 0 ax [210]))) t3.c:172 142 {*extendsidi2_rex64}
     (nil))
(insn 228 226 308 11 (parallel [
            (set (reg:DI 0 ax [212])
                (ashift:DI (reg:DI 0 ax [211])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:172 512 {*ashldi3_1}
     (nil))
(insn 308 228 230 11 (set (reg:DI 1 dx [213])
        (reg:DI 0 ax [211])) t3.c:172 89 {*movdi_internal}
     (nil))
(insn 230 308 231 11 (parallel [
            (set (reg:DI 1 dx [213])
                (ashift:DI (reg:DI 1 dx [213])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:172 512 {*ashldi3_1}
     (nil))
(insn 231 230 232 11 (parallel [
            (set (reg:DI 1 dx [orig:131 D.4982 ] [131])
                (plus:DI (reg:DI 1 dx [213])
                    (reg:DI 0 ax [211])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:172 218 {*adddi_1}
     (nil))
(insn 232 231 233 11 (set (reg/f:DI 0 ax [214])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 memory+0 S8 A64])) t3.c:172 89 {*movdi_internal}
     (nil))
(insn 233 232 234 11 (parallel [
            (set (reg/f:DI 0 ax [orig:132 D.4983 ] [132])
                (plus:DI (reg/f:DI 0 ax [214])
                    (reg:DI 1 dx [orig:131 D.4982 ] [131])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:172 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 1 dx [orig:131 D.4982 ] [131]))
        (nil)))
(insn 234 233 235 11 (parallel [
            (set (reg/f:DI 0 ax [orig:133 D.4986 ] [133])
                (plus:DI (reg/f:DI 0 ax [orig:132 D.4983 ] [132])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:172 218 {*adddi_1}
     (nil))
(insn 235 234 236 11 (set (reg:DI 1 dx)
        (const_int 126 [0x7e])) t3.c:172 89 {*movdi_internal}
     (nil))
(insn 236 235 237 11 (set (reg:SI 4 si)
        (const_int 0 [0])) t3.c:172 90 {*movsi_internal}
     (nil))
(insn 237 236 238 11 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:133 D.4986 ] [133])) t3.c:172 89 {*movdi_internal}
     (nil))
(call_insn 238 237 239 11 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memset") [flags 0x41]  <function_decl 0x7fd50512a438 memset>) [0 __builtin_memset S1 A8])
            (const_int 0 [0]))) t3.c:172 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 239 238 240 11 (set (reg:SI 0 ax [215])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 index_blockNumber+0 S4 A32])) t3.c:175 90 {*movsi_internal}
     (nil))
(insn 240 239 242 11 (set (reg:DI 0 ax [orig:134 D.4982 ] [134])
        (sign_extend:DI (reg:SI 0 ax [215]))) t3.c:175 142 {*extendsidi2_rex64}
     (nil))
(insn 242 240 310 11 (parallel [
            (set (reg:DI 0 ax [217])
                (ashift:DI (reg:DI 0 ax [216])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:175 512 {*ashldi3_1}
     (nil))
(insn 310 242 244 11 (set (reg:DI 1 dx [218])
        (reg:DI 0 ax [216])) t3.c:175 89 {*movdi_internal}
     (nil))
(insn 244 310 245 11 (parallel [
            (set (reg:DI 1 dx [218])
                (ashift:DI (reg:DI 1 dx [218])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:175 512 {*ashldi3_1}
     (nil))
(insn 245 244 246 11 (parallel [
            (set (reg:DI 1 dx [orig:135 D.4982 ] [135])
                (plus:DI (reg:DI 1 dx [218])
                    (reg:DI 0 ax [216])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:175 218 {*adddi_1}
     (nil))
(insn 246 245 247 11 (set (reg/f:DI 0 ax [219])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 memory+0 S8 A64])) t3.c:175 89 {*movdi_internal}
     (nil))
(insn 247 246 248 11 (parallel [
            (set (reg/f:DI 0 ax [orig:136 D.4983 ] [136])
                (plus:DI (reg/f:DI 0 ax [219])
                    (reg:DI 1 dx [orig:135 D.4982 ] [135])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:175 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 1 dx [orig:135 D.4982 ] [135]))
        (nil)))
(insn 248 247 250 11 (set (reg:SI 1 dx [220])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 index_blockNumber+0 S4 A32])) t3.c:175 90 {*movsi_internal}
     (nil))
(insn 250 248 251 11 (set (mem/j:HI (plus:DI (reg/f:DI 0 ax [orig:136 D.4983 ] [136])
                (const_int 168 [0xa8])) [0 _91->content.fd.block_ref+0 S2 A64])
        (reg:HI 1 dx [orig:137 D.4987 ] [137])) t3.c:175 92 {*movhi_internal}
     (nil))
(insn 251 250 252 11 (set (reg:SI 4 si [221])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 dir_offset+0 S4 A32])) t3.c:176 90 {*movsi_internal}
     (nil))
(insn 252 251 253 11 (set (reg:SI 2 cx [222])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [0 index+0 S4 A32])) t3.c:176 90 {*movsi_internal}
     (nil))
(insn 253 252 254 11 (set (reg:SI 1 dx [223])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 dir_blockNumber+0 S4 A32])) t3.c:176 90 {*movsi_internal}
     (nil))
(insn 254 253 255 11 (set (reg:DI 0 ax [224])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 name+0 S8 A64])) t3.c:176 89 {*movdi_internal}
     (nil))
(insn 255 254 258 11 (set (reg:SI 37 r8)
        (reg:SI 4 si [221])) t3.c:176 90 {*movsi_internal}
     (nil))
(insn 258 255 259 11 (set (reg:DI 4 si)
        (reg:DI 0 ax [224])) t3.c:176 89 {*movdi_internal}
     (nil))
(insn 259 258 260 11 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC5") [flags 0x2]  <var_decl 0x7fd504fda630 *.LC5>)) t3.c:176 89 {*movdi_internal}
     (nil))
(insn 260 259 261 11 (set (reg:QI 0 ax)
        (const_int 0 [0])) t3.c:176 93 {*movqi_internal}
     (nil))
(call_insn 261 260 262 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd505133ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) t3.c:176 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:SI (use (reg:SI 1 dx))
                    (expr_list:SI (use (reg:SI 2 cx))
                        (expr_list:SI (use (reg:SI 37 r8))
                            (nil))))))))
(insn 262 261 265 11 (set (reg:SI 0 ax [orig:87 D.4978 ] [87])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 dir_blockNumber+0 S4 A32])) t3.c:177 90 {*movsi_internal}
     (nil))
;;  succ:       12 (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 (FALLTHRU)
;;              5 [100.0%] 
;;              3 [100.0%] 
;;              10 [100.0%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 3 [bx] 17 [flags]
(code_label 265 262 266 12 36 "" [3 uses])
(note 266 265 272 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 272 266 273 12 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 6 bp)
                                (const_int -24 [0xffffffffffffffe8])) [0 D.4988+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (reg:DI 3 bx [227]))
        ]) t3.c:178 990 {stack_tls_protect_test_di}
     (nil))
(jump_insn 273 272 279 12 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 276)
            (pc))) t3.c:178 612 {*jcc_1}
     (nil)
 -> 276)
;;  succ:       14
;;              13 (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 279 273 274 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(call_insn 274 279 275 13 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd504fa9288 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) t3.c:178 660 {*call}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
;;  succ:      
;; lr  out 	 7 [sp]

(barrier 275 274 276)
;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	
(code_label 276 275 280 14 37 "" [1 uses])
(note 280 276 277 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 277 280 326 14 (use (reg/i:SI 0 ax)) t3.c:178 -1
     (nil))
(note 326 277 327 14 NOTE_INSN_EPILOGUE_BEG)
(insn 327 326 328 14 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 88 [0x58])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) t3.c:178 -1
     (nil))
(insn 328 327 329 14 (set (reg:DI 3 bx)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) t3.c:178 -1
     (nil))
(insn/f 329 328 330 14 (set (reg/f:DI 6 bp)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) t3.c:178 -1
     (expr_list:REG_CFA_DEF_CFA (plus:DI (reg/f:DI 7 sp)
            (const_int 8 [0x8]))
        (nil)))
(jump_insn 330 329 331 14 (simple_return) t3.c:178 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

(barrier 331 330 289)
(note 289 331 0 NOTE_INSN_DELETED)

;; Function delete_file (delete_file, funcdef_no=9, decl_uid=4492, cgraph_uid=9, symbol_order=9)

starting the processing of deferred insns
ending the processing of deferred insns


delete_file

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 37[r8]
;;  ref usage 	r0={78d,85u} r1={35d,32u,7e} r2={8d,3u} r3={4d,4u} r4={9d,4u} r5={11d,6u} r6={3d,83u} r7={7d,34u} r8={5d} r9={5d} r10={5d} r11={5d} r12={5d} r13={5d} r14={5d} r15={5d} r17={55d,11u} r18={5d} r19={5d} r20={1d,1u,8e} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={7d,2u} r38={6d} r39={5d} r40={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} 
;;    total ref usage 832{552d,265u,15e} in 174{169 regular + 5 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8]
;; lr  def 	 17 [flags]
(note 8 1 244 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 244 8 245 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg/f:DI 6 bp)) t3.c:180 -1
     (nil))
(insn/f 245 244 246 2 (set (reg/f:DI 6 bp)
        (reg/f:DI 7 sp)) t3.c:180 -1
     (nil))
(insn/f 246 245 247 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 3 bx)) t3.c:180 -1
     (nil))
(insn/f 247 246 248 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -88 [0xffffffffffffffa8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) t3.c:180 -1
     (nil))
(note 248 247 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 248 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 memory+0 S8 A64])
        (reg:DI 5 di [ memory ])) t3.c:180 89 {*movdi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 bitvector+0 S8 A64])
        (reg:DI 4 si [ bitvector ])) t3.c:180 89 {*movdi_internal}
     (nil))
(insn 4 3 5 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 bitvector_len+0 S4 A32])
        (reg:SI 1 dx [ bitvector_len ])) t3.c:180 90 {*movsi_internal}
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 name+0 S8 A64])
        (reg:DI 2 cx [ name ])) t3.c:180 89 {*movdi_internal}
     (nil))
(insn 6 5 7 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [0 blockNumber+0 S4 A32])
        (reg:SI 37 r8 [ blockNumber ])) t3.c:180 90 {*movsi_internal}
     (nil))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -88 [0xffffffffffffffa8])) [0 blockNumber+0 S4 A32])
            (const_int 1 [0x1]))) t3.c:181 7 {*cmpsi_1}
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 17)
            (pc))) t3.c:181 612 {*jcc_1}
     (nil)
 -> 17)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 3 (set (reg/f:DI 0 ax [127])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 name+0 S8 A64])) t3.c:181 89 {*movdi_internal}
     (nil))
(insn 14 13 15 3 (set (reg:QI 0 ax [orig:88 D.4993 ] [88])
        (mem:QI (reg/f:DI 0 ax [127]) [0 MEM[(const char *)name_14(D)]+0 S1 A8])) t3.c:181 93 {*movqi_internal}
     (nil))
(insn 15 14 16 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:88 D.4993 ] [88])
            (const_int 0 [0]))) t3.c:181 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 16 15 17 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) t3.c:181 612 {*jcc_1}
     (nil)
 -> 36)
;;  succ:       6
;;              4 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;;              3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(code_label 17 16 18 4 39 "" [1 uses])
(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 4 (set (reg:SI 0 ax [128])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 bitvector_len+0 S4 A32])) t3.c:182 90 {*movsi_internal}
     (nil))
(insn 20 19 21 4 (parallel [
            (set (reg:SI 0 ax [orig:89 D.4992 ] [89])
                (ashift:SI (reg:SI 0 ax [128])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:182 511 {*ashlsi3_1}
     (expr_list:REG_EQUAL (ashift:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -68 [0xffffffffffffffbc])) [0 bitvector_len+0 S4 A32])
            (const_int 3 [0x3]))
        (nil)))
(insn 21 20 22 4 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:89 D.4992 ] [89])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -88 [0xffffffffffffffa8])) [0 blockNumber+0 S4 A32]))) t3.c:182 7 {*cmpsi_1}
     (nil))
(jump_insn 22 21 23 4 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) t3.c:182 612 {*jcc_1}
     (nil)
 -> 36)
;;  succ:       6
;;              5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(note 23 22 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 5 (set (reg:SI 0 ax [129])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [0 blockNumber+0 S4 A32])) t3.c:183 90 {*movsi_internal}
     (nil))
(insn 25 24 27 5 (set (reg:DI 0 ax [orig:90 D.4994 ] [90])
        (sign_extend:DI (reg:SI 0 ax [129]))) t3.c:183 142 {*extendsidi2_rex64}
     (nil))
(insn 27 25 229 5 (parallel [
            (set (reg:DI 0 ax [131])
                (ashift:DI (reg:DI 0 ax [130])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:183 512 {*ashldi3_1}
     (nil))
(insn 229 27 29 5 (set (reg:DI 1 dx [132])
        (reg:DI 0 ax [130])) t3.c:183 89 {*movdi_internal}
     (nil))
(insn 29 229 30 5 (parallel [
            (set (reg:DI 1 dx [132])
                (ashift:DI (reg:DI 1 dx [132])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:183 512 {*ashldi3_1}
     (nil))
(insn 30 29 31 5 (parallel [
            (set (reg:DI 1 dx [orig:91 D.4994 ] [91])
                (plus:DI (reg:DI 1 dx [132])
                    (reg:DI 0 ax [130])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:183 218 {*adddi_1}
     (nil))
(insn 31 30 32 5 (set (reg/f:DI 0 ax [133])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 memory+0 S8 A64])) t3.c:183 89 {*movdi_internal}
     (nil))
(insn 32 31 33 5 (parallel [
            (set (reg/f:DI 0 ax [orig:92 D.4995 ] [92])
                (plus:DI (reg/f:DI 0 ax [133])
                    (reg:DI 1 dx [orig:91 D.4994 ] [91])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:183 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 1 dx [orig:91 D.4994 ] [91]))
        (nil)))
(insn 33 32 34 5 (set (reg:SI 0 ax [orig:93 D.4996 ] [93])
        (mem/j:SI (reg/f:DI 0 ax [orig:92 D.4995 ] [92]) [0 _21->type+0 S4 A64])) t3.c:183 90 {*movsi_internal}
     (nil))
(insn 34 33 35 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:93 D.4996 ] [93])
            (const_int 1 [0x1]))) t3.c:183 7 {*cmpsi_1}
     (nil))
(jump_insn 35 34 36 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) t3.c:183 612 {*jcc_1}
     (nil)
 -> 43)
;;  succ:       6 (FALLTHRU)
;;              7
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3
;;              4
;;              5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(code_label 36 35 37 6 40 "" [2 uses])
(note 37 36 38 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 39 6 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC6") [flags 0x2]  <var_decl 0x7fd504fef750 *.LC6>)) t3.c:185 89 {*movdi_internal}
     (nil))
(call_insn 39 38 40 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd505136360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) t3.c:185 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 40 39 220 6 (set (reg:SI 0 ax [orig:87 D.4992 ] [87])
        (const_int -1 [0xffffffffffffffff])) t3.c:186 90 {*movsi_internal}
     (nil))
(jump_insn 220 40 221 6 (set (pc)
        (label_ref 211)) t3.c:186 654 {jump}
     (nil)
 -> 211)
;;  succ:       20 [100.0%] 
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

(barrier 221 220 43)
;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
(code_label 43 221 44 7 41 "" [1 uses])
(note 44 43 45 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 7 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -88 [0xffffffffffffffa8])) [0 blockNumber+0 S4 A32])
            (const_int 1 [0x1]))) t3.c:189 7 {*cmpsi_1}
     (nil))
(jump_insn 46 45 47 7 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) t3.c:189 612 {*jcc_1}
     (nil)
 -> 110)
;;  succ:       8 (FALLTHRU)
;;              13
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(note 47 46 48 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 243 8 (set (reg:SI 0 ax [135])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [0 blockNumber+0 S4 A32])) t3.c:191 90 {*movsi_internal}
     (nil))
(insn 243 48 51 8 (set (reg:SI 1 dx [137])
        (plus:SI (reg:SI 0 ax [136])
            (const_int 7 [0x7]))) t3.c:191 213 {*leasi}
     (nil))
(insn 51 243 52 8 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 0 ax [136])
            (const_int 0 [0]))) t3.c:191 3 {*cmpsi_ccno_1}
     (nil))
(insn 52 51 53 8 (set (reg:SI 0 ax [136])
        (if_then_else:SI (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:SI 1 dx [137])
            (reg:SI 0 ax [136]))) t3.c:191 953 {*movsicc_noc}
     (nil))
(insn 53 52 54 8 (parallel [
            (set (reg:SI 0 ax [138])
                (ashiftrt:SI (reg:SI 0 ax [136])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:191 545 {*ashrsi3_1}
     (nil))
(insn 54 53 55 8 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [0 bitvector_index+0 S4 A32])
        (reg:SI 0 ax [138])) t3.c:191 90 {*movsi_internal}
     (nil))
(insn 55 54 56 8 (set (reg:SI 0 ax [140])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [0 blockNumber+0 S4 A32])) t3.c:192 90 {*movsi_internal}
     (nil))
(insn 56 55 57 8 (parallel [
            (set (reg:SI 1 dx [141])
                (ashiftrt:SI (reg:SI 0 ax [140])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:192 538 {ashrsi3_cvt}
     (nil))
(insn 57 56 58 8 (parallel [
            (set (reg:SI 1 dx [142])
                (lshiftrt:SI (reg:SI 1 dx [141])
                    (const_int 29 [0x1d])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:192 544 {*lshrsi3_1}
     (nil))
(insn 58 57 59 8 (parallel [
            (set (reg:SI 0 ax [143])
                (plus:SI (reg:SI 0 ax [140])
                    (reg:SI 1 dx [142])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:192 217 {*addsi_1}
     (nil))
(insn 59 58 60 8 (parallel [
            (set (reg:SI 0 ax [144])
                (and:SI (reg:SI 0 ax [143])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:192 381 {*andsi_1}
     (nil))
(insn 60 59 61 8 (parallel [
            (set (reg:SI 0 ax [145])
                (minus:SI (reg:SI 0 ax [144])
                    (reg:SI 1 dx [142])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:192 260 {*subsi_1}
     (nil))
(insn 61 60 62 8 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 bitvector_offset+0 S4 A32])
        (reg:SI 0 ax [145])) t3.c:192 90 {*movsi_internal}
     (nil))
(insn 62 61 63 8 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [0 mask+0 S4 A32])
        (const_int 128 [0x80])) t3.c:193 90 {*movsi_internal}
     (nil))
(insn 63 62 222 8 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 i+0 S4 A32])
        (const_int 0 [0])) t3.c:195 90 {*movsi_internal}
     (nil))
(jump_insn 222 63 223 8 (set (pc)
        (label_ref 73)) t3.c:195 654 {jump}
     (nil)
 -> 73)
;;  succ:       10 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 223 222 75)
;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(code_label 75 223 66 9 45 "" [1 uses])
(note 66 75 67 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 67 66 231 9 (set (reg:SI 0 ax [147])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [0 mask+0 S4 A32])) t3.c:196 90 {*movsi_internal}
     (nil))
(insn 231 67 68 9 (set (reg:SI 1 dx [148])
        (reg:SI 0 ax [147])) t3.c:196 90 {*movsi_internal}
     (nil))
(insn 68 231 69 9 (parallel [
            (set (reg:SI 1 dx [148])
                (lshiftrt:SI (reg:SI 1 dx [148])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:196 544 {*lshrsi3_1}
     (nil))
(insn 69 68 70 9 (parallel [
            (set (reg:SI 0 ax [149])
                (plus:SI (reg:SI 0 ax [147])
                    (reg:SI 1 dx [148])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:196 217 {*addsi_1}
     (nil))
(insn 70 69 71 9 (parallel [
            (set (reg:SI 0 ax [150])
                (ashiftrt:SI (reg:SI 0 ax [149])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:196 545 {*ashrsi3_1}
     (nil))
(insn 71 70 72 9 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [0 mask+0 S4 A32])
        (reg:SI 0 ax [150])) t3.c:196 90 {*movsi_internal}
     (nil))
(insn 72 71 73 9 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -40 [0xffffffffffffffd8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -40 [0xffffffffffffffd8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:195 217 {*addsi_1}
     (nil))
;;  succ:       10 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 (FALLTHRU,DFS_BACK)
;;              8 [100.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(code_label 73 72 74 10 44 "" [1 uses])
(note 74 73 76 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 76 74 77 10 (set (reg:SI 0 ax [151])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 i+0 S4 A32])) t3.c:195 90 {*movsi_internal}
     (nil))
(insn 77 76 78 10 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [151])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -48 [0xffffffffffffffd0])) [0 bitvector_offset+0 S4 A32]))) t3.c:195 7 {*cmpsi_1}
     (nil))
(jump_insn 78 77 79 10 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) t3.c:195 612 {*jcc_1}
     (nil)
 -> 75)
;;  succ:       9
;;              11 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(note 79 78 80 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 11 (set (reg:SI 0 ax [152])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [0 bitvector_index+0 S4 A32])) t3.c:198 90 {*movsi_internal}
     (nil))
(insn 81 80 82 11 (set (reg:DI 1 dx [orig:94 D.4997 ] [94])
        (sign_extend:DI (reg:SI 0 ax [152]))) t3.c:198 142 {*extendsidi2_rex64}
     (nil))
(insn 82 81 83 11 (set (reg/f:DI 0 ax [153])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 bitvector+0 S8 A64])) t3.c:198 89 {*movdi_internal}
     (nil))
(insn 83 82 84 11 (parallel [
            (set (reg/f:DI 0 ax [orig:95 D.4998 ] [95])
                (plus:DI (reg/f:DI 0 ax [153])
                    (reg:DI 1 dx [orig:94 D.4997 ] [94])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:198 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])
            (reg:DI 1 dx [orig:94 D.4997 ] [94]))
        (nil)))
(insn 84 83 85 11 (set (reg:QI 0 ax [orig:96 D.4999 ] [96])
        (mem:QI (reg/f:DI 0 ax [orig:95 D.4998 ] [95]) [0 *_31+0 S1 A8])) t3.c:198 93 {*movqi_internal}
     (nil))
(insn 85 84 86 11 (set (reg:SI 0 ax [orig:97 D.4992 ] [97])
        (zero_extend:SI (reg:QI 0 ax [orig:96 D.4999 ] [96]))) t3.c:198 138 {*zero_extendqisi2}
     (nil))
(insn 86 85 87 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:97 D.4992 ] [97])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -44 [0xffffffffffffffd4])) [0 mask+0 S4 A32]))) t3.c:198 7 {*cmpsi_1}
     (nil))
(jump_insn 87 86 88 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 116)
            (pc))) t3.c:198 612 {*jcc_1}
     (nil)
 -> 116)
;;  succ:       12 (FALLTHRU)
;;              14
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 88 87 89 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 89 88 90 12 (set (reg:SI 0 ax [154])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [0 bitvector_index+0 S4 A32])) t3.c:199 90 {*movsi_internal}
     (nil))
(insn 90 89 91 12 (set (reg:DI 1 dx [orig:98 D.4997 ] [98])
        (sign_extend:DI (reg:SI 0 ax [154]))) t3.c:199 142 {*extendsidi2_rex64}
     (nil))
(insn 91 90 242 12 (set (reg/f:DI 0 ax [155])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 bitvector+0 S8 A64])) t3.c:199 89 {*movdi_internal}
     (nil))
(insn 242 91 93 12 (set (reg/f:DI 3 bx [orig:99 D.4998 ] [99])
        (plus:DI (reg:DI 1 dx [orig:98 D.4997 ] [98])
            (reg/f:DI 0 ax [155]))) t3.c:199 214 {*leadi}
     (nil))
(insn 93 242 94 12 (set (reg:SI 0 ax [156])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [0 bitvector_index+0 S4 A32])) t3.c:199 90 {*movsi_internal}
     (nil))
(insn 94 93 95 12 (set (reg:DI 1 dx [orig:100 D.4997 ] [100])
        (sign_extend:DI (reg:SI 0 ax [156]))) t3.c:199 142 {*extendsidi2_rex64}
     (nil))
(insn 95 94 96 12 (set (reg/f:DI 0 ax [157])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 bitvector+0 S8 A64])) t3.c:199 89 {*movdi_internal}
     (nil))
(insn 96 95 97 12 (parallel [
            (set (reg/f:DI 0 ax [orig:101 D.4998 ] [101])
                (plus:DI (reg/f:DI 0 ax [157])
                    (reg:DI 1 dx [orig:100 D.4997 ] [100])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:199 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])
            (reg:DI 1 dx [orig:100 D.4997 ] [100]))
        (nil)))
(insn 97 96 98 12 (set (reg:QI 0 ax [orig:102 D.4999 ] [102])
        (mem:QI (reg/f:DI 0 ax [orig:101 D.4998 ] [101]) [0 *_37+0 S1 A8])) t3.c:199 93 {*movqi_internal}
     (nil))
(insn 98 97 99 12 (set (reg:SI 0 ax [orig:103 D.4992 ] [103])
        (zero_extend:SI (reg:QI 0 ax [orig:102 D.4999 ] [102]))) t3.c:199 138 {*zero_extendqisi2}
     (nil))
(insn 99 98 100 12 (set (reg:SI 1 dx [158])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [0 mask+0 S4 A32])) t3.c:199 90 {*movsi_internal}
     (nil))
(insn 100 99 101 12 (set (reg:SI 4 si)
        (reg:SI 1 dx [158])) t3.c:199 90 {*movsi_internal}
     (nil))
(insn 101 100 102 12 (set (reg:SI 5 di)
        (reg:SI 0 ax [orig:103 D.4992 ] [103])) t3.c:199 90 {*movsi_internal}
     (nil))
(call_insn 102 101 105 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("flip_bit") [flags 0x3]  <function_decl 0x7fd504f2d5e8 flip_bit>) [0 flip_bit S1 A8])
            (const_int 0 [0]))) t3.c:199 669 {*call_value}
     (nil)
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (nil))))
(insn 105 102 224 12 (set (mem:QI (reg/f:DI 3 bx [orig:99 D.4998 ] [99]) [0 *_35+0 S1 A8])
        (reg:QI 0 ax [orig:105 D.4999 ] [105])) t3.c:199 93 {*movqi_internal}
     (nil))
(jump_insn 224 105 225 12 (set (pc)
        (label_ref 116)) 654 {jump}
     (nil)
 -> 116)
;;  succ:       14 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 225 224 110)
;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(code_label 110 225 111 13 43 "" [1 uses])
(note 111 110 112 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 112 111 113 13 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC7") [flags 0x2]  <var_decl 0x7fd504fef7e0 *.LC7>)) t3.c:204 89 {*movdi_internal}
     (nil))
(call_insn 113 112 114 13 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd505136360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) t3.c:204 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 114 113 115 13 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [0 bitvector_index+0 S4 A32])
        (const_int 0 [0])) t3.c:205 90 {*movsi_internal}
     (nil))
(insn 115 114 116 13 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 bitvector_offset+0 S4 A32])
        (const_int 0 [0])) t3.c:206 90 {*movsi_internal}
     (nil))
;;  succ:       14 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11
;;              13 (FALLTHRU)
;;              12 [100.0%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(code_label 116 115 117 14 47 "" [2 uses])
(note 117 116 118 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 118 117 119 14 (set (reg:SI 0 ax [159])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [0 blockNumber+0 S4 A32])) t3.c:209 90 {*movsi_internal}
     (nil))
(insn 119 118 121 14 (set (reg:DI 0 ax [orig:106 D.4994 ] [106])
        (sign_extend:DI (reg:SI 0 ax [159]))) t3.c:209 142 {*extendsidi2_rex64}
     (nil))
(insn 121 119 233 14 (parallel [
            (set (reg:DI 0 ax [161])
                (ashift:DI (reg:DI 0 ax [160])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:209 512 {*ashldi3_1}
     (nil))
(insn 233 121 123 14 (set (reg:DI 1 dx [162])
        (reg:DI 0 ax [160])) t3.c:209 89 {*movdi_internal}
     (nil))
(insn 123 233 124 14 (parallel [
            (set (reg:DI 1 dx [162])
                (ashift:DI (reg:DI 1 dx [162])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:209 512 {*ashldi3_1}
     (nil))
(insn 124 123 125 14 (parallel [
            (set (reg:DI 1 dx [orig:107 D.4994 ] [107])
                (plus:DI (reg:DI 1 dx [162])
                    (reg:DI 0 ax [160])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:209 218 {*adddi_1}
     (nil))
(insn 125 124 126 14 (set (reg/f:DI 0 ax [163])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 memory+0 S8 A64])) t3.c:209 89 {*movdi_internal}
     (nil))
(insn 126 125 127 14 (parallel [
            (set (reg/f:DI 0 ax [orig:108 D.4995 ] [108])
                (plus:DI (reg/f:DI 0 ax [163])
                    (reg:DI 1 dx [orig:107 D.4994 ] [107])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:209 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 1 dx [orig:107 D.4994 ] [107]))
        (nil)))
(insn 127 126 128 14 (set (reg:HI 0 ax [orig:109 D.5000 ] [109])
        (mem/j:HI (plus:DI (reg/f:DI 0 ax [orig:108 D.4995 ] [108])
                (const_int 168 [0xa8])) [0 _49->content.fd.block_ref+0 S2 A64])) t3.c:209 92 {*movhi_internal}
     (nil))
(insn 128 127 129 14 (set (reg:SI 0 ax [164])
        (zero_extend:SI (reg:HI 0 ax [orig:109 D.5000 ] [109]))) t3.c:209 139 {*zero_extendhisi2}
     (nil))
(insn 129 128 130 14 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 data_blockNumber+0 S4 A32])
        (reg:SI 0 ax [164])) t3.c:209 90 {*movsi_internal}
     (nil))
(insn 130 129 241 14 (set (reg:SI 0 ax [166])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 data_blockNumber+0 S4 A32])) t3.c:210 90 {*movsi_internal}
     (nil))
(insn 241 130 133 14 (set (reg:SI 1 dx [168])
        (plus:SI (reg:SI 0 ax [167])
            (const_int 7 [0x7]))) t3.c:210 213 {*leasi}
     (nil))
(insn 133 241 134 14 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 0 ax [167])
            (const_int 0 [0]))) t3.c:210 3 {*cmpsi_ccno_1}
     (nil))
(insn 134 133 135 14 (set (reg:SI 0 ax [167])
        (if_then_else:SI (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:SI 1 dx [168])
            (reg:SI 0 ax [167]))) t3.c:210 953 {*movsicc_noc}
     (nil))
(insn 135 134 136 14 (parallel [
            (set (reg:SI 0 ax [169])
                (ashiftrt:SI (reg:SI 0 ax [167])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:210 545 {*ashrsi3_1}
     (nil))
(insn 136 135 137 14 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 data_bitvector_index+0 S4 A32])
        (reg:SI 0 ax [169])) t3.c:210 90 {*movsi_internal}
     (nil))
(insn 137 136 138 14 (set (reg:SI 0 ax [171])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 data_blockNumber+0 S4 A32])) t3.c:211 90 {*movsi_internal}
     (nil))
(insn 138 137 139 14 (parallel [
            (set (reg:SI 1 dx [172])
                (ashiftrt:SI (reg:SI 0 ax [171])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:211 538 {ashrsi3_cvt}
     (nil))
(insn 139 138 140 14 (parallel [
            (set (reg:SI 1 dx [173])
                (lshiftrt:SI (reg:SI 1 dx [172])
                    (const_int 29 [0x1d])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:211 544 {*lshrsi3_1}
     (nil))
(insn 140 139 141 14 (parallel [
            (set (reg:SI 0 ax [174])
                (plus:SI (reg:SI 0 ax [171])
                    (reg:SI 1 dx [173])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:211 217 {*addsi_1}
     (nil))
(insn 141 140 142 14 (parallel [
            (set (reg:SI 0 ax [175])
                (and:SI (reg:SI 0 ax [174])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:211 381 {*andsi_1}
     (nil))
(insn 142 141 143 14 (parallel [
            (set (reg:SI 0 ax [176])
                (minus:SI (reg:SI 0 ax [175])
                    (reg:SI 1 dx [173])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:211 260 {*subsi_1}
     (nil))
(insn 143 142 144 14 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [0 data_bitvector_offset+0 S4 A32])
        (reg:SI 0 ax [176])) t3.c:211 90 {*movsi_internal}
     (nil))
(insn 144 143 145 14 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 mask+0 S4 A32])
        (const_int 128 [0x80])) t3.c:212 90 {*movsi_internal}
     (nil))
(insn 145 144 226 14 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 i+0 S4 A32])
        (const_int 0 [0])) t3.c:214 90 {*movsi_internal}
     (nil))
(jump_insn 226 145 227 14 (set (pc)
        (label_ref 155)) t3.c:214 654 {jump}
     (nil)
 -> 155)
;;  succ:       16 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 227 226 157)
;; basic block 15, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(code_label 157 227 148 15 49 "" [1 uses])
(note 148 157 149 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 149 148 235 15 (set (reg:SI 0 ax [178])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 mask+0 S4 A32])) t3.c:215 90 {*movsi_internal}
     (nil))
(insn 235 149 150 15 (set (reg:SI 1 dx [179])
        (reg:SI 0 ax [178])) t3.c:215 90 {*movsi_internal}
     (nil))
(insn 150 235 151 15 (parallel [
            (set (reg:SI 1 dx [179])
                (lshiftrt:SI (reg:SI 1 dx [179])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:215 544 {*lshrsi3_1}
     (nil))
(insn 151 150 152 15 (parallel [
            (set (reg:SI 0 ax [180])
                (plus:SI (reg:SI 0 ax [178])
                    (reg:SI 1 dx [179])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:215 217 {*addsi_1}
     (nil))
(insn 152 151 153 15 (parallel [
            (set (reg:SI 0 ax [181])
                (ashiftrt:SI (reg:SI 0 ax [180])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:215 545 {*ashrsi3_1}
     (nil))
(insn 153 152 154 15 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 mask+0 S4 A32])
        (reg:SI 0 ax [181])) t3.c:215 90 {*movsi_internal}
     (nil))
(insn 154 153 155 15 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -32 [0xffffffffffffffe0])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -32 [0xffffffffffffffe0])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:214 217 {*addsi_1}
     (nil))
;;  succ:       16 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 16, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       15 (FALLTHRU,DFS_BACK)
;;              14 [100.0%] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(code_label 155 154 156 16 48 "" [1 uses])
(note 156 155 158 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 158 156 159 16 (set (reg:SI 0 ax [182])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 i+0 S4 A32])) t3.c:214 90 {*movsi_internal}
     (nil))
(insn 159 158 160 16 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [182])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -20 [0xffffffffffffffec])) [0 data_bitvector_offset+0 S4 A32]))) t3.c:214 7 {*cmpsi_1}
     (nil))
(jump_insn 160 159 161 16 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 157)
            (pc))) t3.c:214 612 {*jcc_1}
     (nil)
 -> 157)
;;  succ:       15
;;              17 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 17, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16 (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(note 161 160 162 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 162 161 163 17 (set (reg:SI 0 ax [183])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 data_bitvector_index+0 S4 A32])) t3.c:217 90 {*movsi_internal}
     (nil))
(insn 163 162 164 17 (set (reg:DI 1 dx [orig:110 D.4997 ] [110])
        (sign_extend:DI (reg:SI 0 ax [183]))) t3.c:217 142 {*extendsidi2_rex64}
     (nil))
(insn 164 163 165 17 (set (reg/f:DI 0 ax [184])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 bitvector+0 S8 A64])) t3.c:217 89 {*movdi_internal}
     (nil))
(insn 165 164 166 17 (parallel [
            (set (reg/f:DI 0 ax [orig:111 D.4998 ] [111])
                (plus:DI (reg/f:DI 0 ax [184])
                    (reg:DI 1 dx [orig:110 D.4997 ] [110])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:217 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])
            (reg:DI 1 dx [orig:110 D.4997 ] [110]))
        (nil)))
(insn 166 165 167 17 (set (reg:QI 0 ax [orig:112 D.4999 ] [112])
        (mem:QI (reg/f:DI 0 ax [orig:111 D.4998 ] [111]) [0 *_59+0 S1 A8])) t3.c:217 93 {*movqi_internal}
     (nil))
(insn 167 166 168 17 (set (reg:SI 0 ax [orig:113 D.4992 ] [113])
        (zero_extend:SI (reg:QI 0 ax [orig:112 D.4999 ] [112]))) t3.c:217 138 {*zero_extendqisi2}
     (nil))
(insn 168 167 169 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:113 D.4992 ] [113])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -36 [0xffffffffffffffdc])) [0 mask+0 S4 A32]))) t3.c:217 7 {*cmpsi_1}
     (nil))
(jump_insn 169 168 170 17 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 188)
            (pc))) t3.c:217 612 {*jcc_1}
     (nil)
 -> 188)
;;  succ:       18 (FALLTHRU)
;;              19
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 18, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17 (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 170 169 171 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 171 170 172 18 (set (reg:SI 0 ax [185])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 data_bitvector_index+0 S4 A32])) t3.c:218 90 {*movsi_internal}
     (nil))
(insn 172 171 173 18 (set (reg:DI 1 dx [orig:114 D.4997 ] [114])
        (sign_extend:DI (reg:SI 0 ax [185]))) t3.c:218 142 {*extendsidi2_rex64}
     (nil))
(insn 173 172 240 18 (set (reg/f:DI 0 ax [186])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 bitvector+0 S8 A64])) t3.c:218 89 {*movdi_internal}
     (nil))
(insn 240 173 175 18 (set (reg/f:DI 3 bx [orig:115 D.4998 ] [115])
        (plus:DI (reg:DI 1 dx [orig:114 D.4997 ] [114])
            (reg/f:DI 0 ax [186]))) t3.c:218 214 {*leadi}
     (nil))
(insn 175 240 176 18 (set (reg:SI 0 ax [187])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 data_bitvector_index+0 S4 A32])) t3.c:218 90 {*movsi_internal}
     (nil))
(insn 176 175 177 18 (set (reg:DI 1 dx [orig:116 D.4997 ] [116])
        (sign_extend:DI (reg:SI 0 ax [187]))) t3.c:218 142 {*extendsidi2_rex64}
     (nil))
(insn 177 176 178 18 (set (reg/f:DI 0 ax [188])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 bitvector+0 S8 A64])) t3.c:218 89 {*movdi_internal}
     (nil))
(insn 178 177 179 18 (parallel [
            (set (reg/f:DI 0 ax [orig:117 D.4998 ] [117])
                (plus:DI (reg/f:DI 0 ax [188])
                    (reg:DI 1 dx [orig:116 D.4997 ] [116])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:218 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])
            (reg:DI 1 dx [orig:116 D.4997 ] [116]))
        (nil)))
(insn 179 178 180 18 (set (reg:QI 0 ax [orig:118 D.4999 ] [118])
        (mem:QI (reg/f:DI 0 ax [orig:117 D.4998 ] [117]) [0 *_65+0 S1 A8])) t3.c:218 93 {*movqi_internal}
     (nil))
(insn 180 179 181 18 (set (reg:SI 0 ax [orig:119 D.4992 ] [119])
        (zero_extend:SI (reg:QI 0 ax [orig:118 D.4999 ] [118]))) t3.c:218 138 {*zero_extendqisi2}
     (nil))
(insn 181 180 182 18 (set (reg:SI 1 dx [189])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 mask+0 S4 A32])) t3.c:218 90 {*movsi_internal}
     (nil))
(insn 182 181 183 18 (set (reg:SI 4 si)
        (reg:SI 1 dx [189])) t3.c:218 90 {*movsi_internal}
     (nil))
(insn 183 182 184 18 (set (reg:SI 5 di)
        (reg:SI 0 ax [orig:119 D.4992 ] [119])) t3.c:218 90 {*movsi_internal}
     (nil))
(call_insn 184 183 187 18 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("flip_bit") [flags 0x3]  <function_decl 0x7fd504f2d5e8 flip_bit>) [0 flip_bit S1 A8])
            (const_int 0 [0]))) t3.c:218 669 {*call_value}
     (nil)
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (nil))))
(insn 187 184 188 18 (set (mem:QI (reg/f:DI 3 bx [orig:115 D.4998 ] [115]) [0 *_63+0 S1 A8])
        (reg:QI 0 ax [orig:121 D.4999 ] [121])) t3.c:218 93 {*movqi_internal}
     (nil))
;;  succ:       19 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 19, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17
;;              18 (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(code_label 188 187 189 19 50 "" [1 uses])
(note 189 188 190 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 190 189 191 19 (set (reg:SI 0 ax [190])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [0 blockNumber+0 S4 A32])) t3.c:222 90 {*movsi_internal}
     (nil))
(insn 191 190 193 19 (set (reg:DI 0 ax [orig:122 D.4994 ] [122])
        (sign_extend:DI (reg:SI 0 ax [190]))) t3.c:222 142 {*extendsidi2_rex64}
     (nil))
(insn 193 191 237 19 (parallel [
            (set (reg:DI 0 ax [192])
                (ashift:DI (reg:DI 0 ax [191])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:222 512 {*ashldi3_1}
     (nil))
(insn 237 193 195 19 (set (reg:DI 1 dx [193])
        (reg:DI 0 ax [191])) t3.c:222 89 {*movdi_internal}
     (nil))
(insn 195 237 196 19 (parallel [
            (set (reg:DI 1 dx [193])
                (ashift:DI (reg:DI 1 dx [193])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:222 512 {*ashldi3_1}
     (nil))
(insn 196 195 197 19 (parallel [
            (set (reg:DI 1 dx [orig:123 D.4994 ] [123])
                (plus:DI (reg:DI 1 dx [193])
                    (reg:DI 0 ax [191])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:222 218 {*adddi_1}
     (nil))
(insn 197 196 198 19 (set (reg/f:DI 0 ax [194])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 memory+0 S8 A64])) t3.c:222 89 {*movdi_internal}
     (nil))
(insn 198 197 239 19 (parallel [
            (set (reg/f:DI 0 ax [orig:124 D.4995 ] [124])
                (plus:DI (reg/f:DI 0 ax [194])
                    (reg:DI 1 dx [orig:123 D.4994 ] [123])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:222 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
            (reg:DI 1 dx [orig:123 D.4994 ] [123]))
        (nil)))
(insn 239 198 200 19 (set (reg/f:DI 4 si [orig:125 D.5001 ] [125])
        (plus:DI (reg/f:DI 0 ax [orig:124 D.4995 ] [124])
            (const_int 8 [0x8]))) t3.c:222 214 {*leadi}
     (nil))
(insn 200 239 201 19 (set (reg:SI 2 cx [195])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 bitvector_offset+0 S4 A32])) t3.c:221 90 {*movsi_internal}
     (nil))
(insn 201 200 202 19 (set (reg:SI 1 dx [196])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [0 bitvector_index+0 S4 A32])) t3.c:221 90 {*movsi_internal}
     (nil))
(insn 202 201 203 19 (set (reg:SI 0 ax [197])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [0 blockNumber+0 S4 A32])) t3.c:221 90 {*movsi_internal}
     (nil))
(insn 203 202 204 19 (set (reg:SI 37 r8)
        (reg:SI 2 cx [195])) t3.c:221 90 {*movsi_internal}
     (nil))
(insn 204 203 205 19 (set (reg:SI 2 cx)
        (reg:SI 1 dx [196])) t3.c:221 90 {*movsi_internal}
     (nil))
(insn 205 204 207 19 (set (reg:SI 1 dx)
        (reg:SI 0 ax [197])) t3.c:221 90 {*movsi_internal}
     (nil))
(insn 207 205 208 19 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC8") [flags 0x2]  <var_decl 0x7fd504fef870 *.LC8>)) t3.c:221 89 {*movdi_internal}
     (nil))
(insn 208 207 209 19 (set (reg:QI 0 ax)
        (const_int 0 [0])) t3.c:221 93 {*movqi_internal}
     (nil))
(call_insn 209 208 210 19 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd505133ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) t3.c:221 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:SI (use (reg:SI 1 dx))
                    (expr_list:SI (use (reg:SI 2 cx))
                        (expr_list:SI (use (reg:SI 37 r8))
                            (nil))))))))
(insn 210 209 211 19 (set (reg:SI 0 ax [orig:87 D.4992 ] [87])
        (const_int 0 [0])) t3.c:223 90 {*movsi_internal}
     (nil))
;;  succ:       20 (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

;; basic block 20, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 19, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       19 (FALLTHRU)
;;              6 [100.0%] 
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	
(code_label 211 210 212 20 42 "" [1 uses])
(note 212 211 218 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 218 212 249 20 (use (reg/i:SI 0 ax)) t3.c:224 -1
     (nil))
(note 249 218 250 20 NOTE_INSN_EPILOGUE_BEG)
(insn 250 249 251 20 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 88 [0x58])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) t3.c:224 -1
     (nil))
(insn 251 250 252 20 (set (reg:DI 3 bx)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) t3.c:224 -1
     (nil))
(insn/f 252 251 253 20 (set (reg/f:DI 6 bp)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) t3.c:224 -1
     (expr_list:REG_CFA_DEF_CFA (plus:DI (reg/f:DI 7 sp)
            (const_int 8 [0x8]))
        (nil)))
(jump_insn 253 252 254 20 (simple_return) t3.c:224 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

(barrier 254 253 228)
(note 228 254 0 NOTE_INSN_DELETED)

;; Function delete_dir (delete_dir, funcdef_no=10, decl_uid=4514, cgraph_uid=10, symbol_order=10)

starting the processing of deferred insns
ending the processing of deferred insns


delete_dir

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 37[r8]
;;  ref usage 	r0={79d,81u} r1={41d,34u,8e} r2={15d,7u} r3={3d,3u} r4={15d,7u} r5={17d,9u} r6={3d,87u} r7={7d,40u} r8={8d} r9={8d} r10={8d} r11={8d} r12={8d} r13={8d} r14={8d} r15={8d} r17={57d,12u} r18={8d} r19={8d} r20={1d,1u,9e} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={9d} r29={8d} r30={8d} r31={8d} r32={8d} r33={8d} r34={8d} r35={8d} r36={8d} r37={12d,4u} r38={9d} r39={8d} r40={8d} r45={8d} r46={8d} r47={8d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} 
;;    total ref usage 1081{779d,285u,17e} in 188{180 regular + 8 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8]
;; lr  def 	 17 [flags]
(note 8 1 271 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 271 8 272 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg/f:DI 6 bp)) t3.c:226 -1
     (nil))
(insn/f 272 271 273 2 (set (reg/f:DI 6 bp)
        (reg/f:DI 7 sp)) t3.c:226 -1
     (nil))
(insn/f 273 272 274 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 3 bx)) t3.c:226 -1
     (nil))
(insn/f 274 273 275 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -72 [0xffffffffffffffb8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) t3.c:226 -1
     (nil))
(note 275 274 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 275 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])
        (reg:DI 5 di [ memory ])) t3.c:226 89 {*movdi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])
        (reg:DI 4 si [ bitvector ])) t3.c:226 89 {*movdi_internal}
     (nil))
(insn 4 3 5 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [0 bitvector_len+0 S4 A32])
        (reg:SI 1 dx [ bitvector_len ])) t3.c:226 90 {*movsi_internal}
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 name+0 S8 A64])
        (reg:DI 2 cx [ name ])) t3.c:226 89 {*movdi_internal}
     (nil))
(insn 6 5 7 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 blockNumber+0 S4 A32])
        (reg:SI 37 r8 [ blockNumber ])) t3.c:226 90 {*movsi_internal}
     (nil))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -72 [0xffffffffffffffb8])) [0 blockNumber+0 S4 A32])
            (const_int 1 [0x1]))) t3.c:227 7 {*cmpsi_1}
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 17)
            (pc))) t3.c:227 612 {*jcc_1}
     (nil)
 -> 17)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 3 (set (reg/f:DI 0 ax [128])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 name+0 S8 A64])) t3.c:227 89 {*movdi_internal}
     (nil))
(insn 14 13 15 3 (set (reg:QI 0 ax [orig:88 D.5006 ] [88])
        (mem:QI (reg/f:DI 0 ax [128]) [0 MEM[(const char *)name_14(D)]+0 S1 A8])) t3.c:227 93 {*movqi_internal}
     (nil))
(insn 15 14 16 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:88 D.5006 ] [88])
            (const_int 0 [0]))) t3.c:227 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 16 15 17 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) t3.c:227 612 {*jcc_1}
     (nil)
 -> 36)
;;  succ:       6
;;              4 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;;              3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(code_label 17 16 18 4 52 "" [1 uses])
(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 4 (set (reg:SI 0 ax [129])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [0 bitvector_len+0 S4 A32])) t3.c:228 90 {*movsi_internal}
     (nil))
(insn 20 19 21 4 (parallel [
            (set (reg:SI 0 ax [orig:89 D.5005 ] [89])
                (ashift:SI (reg:SI 0 ax [129])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:228 511 {*ashlsi3_1}
     (expr_list:REG_EQUAL (ashift:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -52 [0xffffffffffffffcc])) [0 bitvector_len+0 S4 A32])
            (const_int 3 [0x3]))
        (nil)))
(insn 21 20 22 4 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:89 D.5005 ] [89])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -72 [0xffffffffffffffb8])) [0 blockNumber+0 S4 A32]))) t3.c:228 7 {*cmpsi_1}
     (nil))
(jump_insn 22 21 23 4 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) t3.c:228 612 {*jcc_1}
     (nil)
 -> 36)
;;  succ:       6
;;              5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(note 23 22 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 5 (set (reg:SI 0 ax [130])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 blockNumber+0 S4 A32])) t3.c:229 90 {*movsi_internal}
     (nil))
(insn 25 24 27 5 (set (reg:DI 0 ax [orig:90 D.5007 ] [90])
        (sign_extend:DI (reg:SI 0 ax [130]))) t3.c:229 142 {*extendsidi2_rex64}
     (nil))
(insn 27 25 256 5 (parallel [
            (set (reg:DI 0 ax [132])
                (ashift:DI (reg:DI 0 ax [131])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:229 512 {*ashldi3_1}
     (nil))
(insn 256 27 29 5 (set (reg:DI 1 dx [133])
        (reg:DI 0 ax [131])) t3.c:229 89 {*movdi_internal}
     (nil))
(insn 29 256 30 5 (parallel [
            (set (reg:DI 1 dx [133])
                (ashift:DI (reg:DI 1 dx [133])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:229 512 {*ashldi3_1}
     (nil))
(insn 30 29 31 5 (parallel [
            (set (reg:DI 1 dx [orig:91 D.5007 ] [91])
                (plus:DI (reg:DI 1 dx [133])
                    (reg:DI 0 ax [131])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:229 218 {*adddi_1}
     (nil))
(insn 31 30 32 5 (set (reg/f:DI 0 ax [134])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])) t3.c:229 89 {*movdi_internal}
     (nil))
(insn 32 31 33 5 (parallel [
            (set (reg/f:DI 0 ax [orig:92 D.5008 ] [92])
                (plus:DI (reg/f:DI 0 ax [134])
                    (reg:DI 1 dx [orig:91 D.5007 ] [91])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:229 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 memory+0 S8 A64])
            (reg:DI 1 dx [orig:91 D.5007 ] [91]))
        (nil)))
(insn 33 32 34 5 (set (reg:SI 0 ax [orig:93 D.5009 ] [93])
        (mem/j:SI (reg/f:DI 0 ax [orig:92 D.5008 ] [92]) [0 _21->type+0 S4 A64])) t3.c:229 90 {*movsi_internal}
     (nil))
(insn 34 33 35 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:93 D.5009 ] [93])
            (const_int 0 [0]))) t3.c:229 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 35 34 36 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) t3.c:229 612 {*jcc_1}
     (nil)
 -> 43)
;;  succ:       6 (FALLTHRU)
;;              7
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3
;;              4
;;              5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(code_label 36 35 37 6 53 "" [2 uses])
(note 37 36 38 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 39 6 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC9") [flags 0x2]  <var_decl 0x7fd504ffdd80 *.LC9>)) t3.c:231 89 {*movdi_internal}
     (nil))
(call_insn 39 38 40 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd505136360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) t3.c:231 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 40 39 245 6 (set (reg:SI 0 ax [orig:87 D.5005 ] [87])
        (const_int -1 [0xffffffffffffffff])) t3.c:232 90 {*movsi_internal}
     (nil))
(jump_insn 245 40 246 6 (set (pc)
        (label_ref 236)) t3.c:232 654 {jump}
     (nil)
 -> 236)
;;  succ:       23 [100.0%] 
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

(barrier 246 245 43)
;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
(code_label 43 246 44 7 54 "" [1 uses])
(note 44 43 45 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 7 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -72 [0xffffffffffffffb8])) [0 blockNumber+0 S4 A32])
            (const_int 1 [0x1]))) t3.c:235 7 {*cmpsi_1}
     (nil))
(jump_insn 46 45 47 7 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 115)
            (pc))) t3.c:235 612 {*jcc_1}
     (nil)
 -> 115)
;;  succ:       8 (FALLTHRU)
;;              13
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(note 47 46 48 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 270 8 (set (reg:SI 0 ax [136])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 blockNumber+0 S4 A32])) t3.c:237 90 {*movsi_internal}
     (nil))
(insn 270 48 51 8 (set (reg:SI 1 dx [138])
        (plus:SI (reg:SI 0 ax [137])
            (const_int 7 [0x7]))) t3.c:237 213 {*leasi}
     (nil))
(insn 51 270 52 8 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 0 ax [137])
            (const_int 0 [0]))) t3.c:237 3 {*cmpsi_ccno_1}
     (nil))
(insn 52 51 53 8 (set (reg:SI 0 ax [137])
        (if_then_else:SI (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:SI 1 dx [138])
            (reg:SI 0 ax [137]))) t3.c:237 953 {*movsicc_noc}
     (nil))
(insn 53 52 54 8 (parallel [
            (set (reg:SI 0 ax [139])
                (ashiftrt:SI (reg:SI 0 ax [137])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:237 545 {*ashrsi3_1}
     (nil))
(insn 54 53 55 8 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 bitvector_index+0 S4 A32])
        (reg:SI 0 ax [139])) t3.c:237 90 {*movsi_internal}
     (nil))
(insn 55 54 56 8 (set (reg:SI 0 ax [141])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 blockNumber+0 S4 A32])) t3.c:238 90 {*movsi_internal}
     (nil))
(insn 56 55 57 8 (parallel [
            (set (reg:SI 1 dx [142])
                (ashiftrt:SI (reg:SI 0 ax [141])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:238 538 {ashrsi3_cvt}
     (nil))
(insn 57 56 58 8 (parallel [
            (set (reg:SI 1 dx [143])
                (lshiftrt:SI (reg:SI 1 dx [142])
                    (const_int 29 [0x1d])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:238 544 {*lshrsi3_1}
     (nil))
(insn 58 57 59 8 (parallel [
            (set (reg:SI 0 ax [144])
                (plus:SI (reg:SI 0 ax [141])
                    (reg:SI 1 dx [143])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:238 217 {*addsi_1}
     (nil))
(insn 59 58 60 8 (parallel [
            (set (reg:SI 0 ax [145])
                (and:SI (reg:SI 0 ax [144])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:238 381 {*andsi_1}
     (nil))
(insn 60 59 61 8 (parallel [
            (set (reg:SI 0 ax [146])
                (minus:SI (reg:SI 0 ax [145])
                    (reg:SI 1 dx [143])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:238 260 {*subsi_1}
     (nil))
(insn 61 60 62 8 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 bitvector_offset+0 S4 A32])
        (reg:SI 0 ax [146])) t3.c:238 90 {*movsi_internal}
     (nil))
(insn 62 61 63 8 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 mask+0 S4 A32])
        (const_int 128 [0x80])) t3.c:241 90 {*movsi_internal}
     (nil))
(insn 63 62 247 8 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 i+0 S4 A32])
        (const_int 0 [0])) t3.c:243 90 {*movsi_internal}
     (nil))
(jump_insn 247 63 248 8 (set (pc)
        (label_ref 73)) t3.c:243 654 {jump}
     (nil)
 -> 73)
;;  succ:       10 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 248 247 75)
;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(code_label 75 248 66 9 58 "" [1 uses])
(note 66 75 67 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 67 66 258 9 (set (reg:SI 0 ax [148])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 mask+0 S4 A32])) t3.c:244 90 {*movsi_internal}
     (nil))
(insn 258 67 68 9 (set (reg:SI 1 dx [149])
        (reg:SI 0 ax [148])) t3.c:244 90 {*movsi_internal}
     (nil))
(insn 68 258 69 9 (parallel [
            (set (reg:SI 1 dx [149])
                (lshiftrt:SI (reg:SI 1 dx [149])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:244 544 {*lshrsi3_1}
     (nil))
(insn 69 68 70 9 (parallel [
            (set (reg:SI 0 ax [150])
                (plus:SI (reg:SI 0 ax [148])
                    (reg:SI 1 dx [149])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:244 217 {*addsi_1}
     (nil))
(insn 70 69 71 9 (parallel [
            (set (reg:SI 0 ax [151])
                (ashiftrt:SI (reg:SI 0 ax [150])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:244 545 {*ashrsi3_1}
     (nil))
(insn 71 70 72 9 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 mask+0 S4 A32])
        (reg:SI 0 ax [151])) t3.c:244 90 {*movsi_internal}
     (nil))
(insn 72 71 73 9 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -28 [0xffffffffffffffe4])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -28 [0xffffffffffffffe4])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:243 217 {*addsi_1}
     (nil))
;;  succ:       10 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 (FALLTHRU,DFS_BACK)
;;              8 [100.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(code_label 73 72 74 10 57 "" [1 uses])
(note 74 73 76 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 76 74 77 10 (set (reg:SI 0 ax [152])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 i+0 S4 A32])) t3.c:243 90 {*movsi_internal}
     (nil))
(insn 77 76 78 10 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [152])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -36 [0xffffffffffffffdc])) [0 bitvector_offset+0 S4 A32]))) t3.c:243 7 {*cmpsi_1}
     (nil))
(jump_insn 78 77 79 10 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) t3.c:243 612 {*jcc_1}
     (nil)
 -> 75)
;;  succ:       9
;;              11 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 79 78 80 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 11 (set (reg:SI 0 ax [153])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 bitvector_index+0 S4 A32])) t3.c:246 90 {*movsi_internal}
     (nil))
(insn 81 80 82 11 (set (reg:DI 1 dx [orig:94 D.5010 ] [94])
        (sign_extend:DI (reg:SI 0 ax [153]))) t3.c:246 142 {*extendsidi2_rex64}
     (nil))
(insn 82 81 83 11 (set (reg/f:DI 0 ax [154])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])) t3.c:246 89 {*movdi_internal}
     (nil))
(insn 83 82 84 11 (parallel [
            (set (reg/f:DI 0 ax [orig:95 D.5011 ] [95])
                (plus:DI (reg/f:DI 0 ax [154])
                    (reg:DI 1 dx [orig:94 D.5010 ] [94])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:246 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])) [0 bitvector+0 S8 A64])
            (reg:DI 1 dx [orig:94 D.5010 ] [94]))
        (nil)))
(insn 84 83 85 11 (set (reg:QI 0 ax [orig:96 D.5012 ] [96])
        (mem:QI (reg/f:DI 0 ax [orig:95 D.5011 ] [95]) [0 *_31+0 S1 A8])) t3.c:246 93 {*movqi_internal}
     (nil))
(insn 85 84 86 11 (set (reg:SI 0 ax [orig:97 D.5005 ] [97])
        (zero_extend:SI (reg:QI 0 ax [orig:96 D.5012 ] [96]))) t3.c:246 138 {*zero_extendqisi2}
     (nil))
(insn 86 85 87 11 (set (reg:SI 1 dx [155])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 mask+0 S4 A32])) t3.c:246 90 {*movsi_internal}
     (nil))
(insn 87 86 88 11 (set (reg:SI 4 si)
        (reg:SI 1 dx [155])) t3.c:246 90 {*movsi_internal}
     (nil))
(insn 88 87 89 11 (set (reg:SI 5 di)
        (reg:SI 0 ax [orig:97 D.5005 ] [97])) t3.c:246 90 {*movsi_internal}
     (nil))
(call_insn 89 88 91 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("flip_bit") [flags 0x3]  <function_decl 0x7fd504f2d5e8 flip_bit>) [0 flip_bit S1 A8])
            (const_int 0 [0]))) t3.c:246 669 {*call_value}
     (nil)
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (nil))))
(insn 91 89 92 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:98 D.5005 ] [98])
            (const_int 0 [0]))) t3.c:246 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 92 91 93 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 121)
            (pc))) t3.c:246 612 {*jcc_1}
     (nil)
 -> 121)
;;  succ:       12 (FALLTHRU)
;;              14
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 93 92 94 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 95 12 (set (reg:SI 0 ax [156])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 bitvector_index+0 S4 A32])) t3.c:247 90 {*movsi_internal}
     (nil))
(insn 95 94 96 12 (set (reg:DI 1 dx [orig:99 D.5010 ] [99])
        (sign_extend:DI (reg:SI 0 ax [156]))) t3.c:247 142 {*extendsidi2_rex64}
     (nil))
(insn 96 95 269 12 (set (reg/f:DI 0 ax [157])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])) t3.c:247 89 {*movdi_internal}
     (nil))
(insn 269 96 98 12 (set (reg/f:DI 3 bx [orig:100 D.5011 ] [100])
        (plus:DI (reg:DI 1 dx [orig:99 D.5010 ] [99])
            (reg/f:DI 0 ax [157]))) t3.c:247 214 {*leadi}
     (nil))
(insn 98 269 99 12 (set (reg:SI 0 ax [158])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 bitvector_index+0 S4 A32])) t3.c:247 90 {*movsi_internal}
     (nil))
(insn 99 98 100 12 (set (reg:DI 1 dx [orig:101 D.5010 ] [101])
        (sign_extend:DI (reg:SI 0 ax [158]))) t3.c:247 142 {*extendsidi2_rex64}
     (nil))
(insn 100 99 101 12 (set (reg/f:DI 0 ax [159])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])) t3.c:247 89 {*movdi_internal}
     (nil))
(insn 101 100 102 12 (parallel [
            (set (reg/f:DI 0 ax [orig:102 D.5011 ] [102])
                (plus:DI (reg/f:DI 0 ax [159])
                    (reg:DI 1 dx [orig:101 D.5010 ] [101])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:247 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])) [0 bitvector+0 S8 A64])
            (reg:DI 1 dx [orig:101 D.5010 ] [101]))
        (nil)))
(insn 102 101 103 12 (set (reg:QI 0 ax [orig:103 D.5012 ] [103])
        (mem:QI (reg/f:DI 0 ax [orig:102 D.5011 ] [102]) [0 *_39+0 S1 A8])) t3.c:247 93 {*movqi_internal}
     (nil))
(insn 103 102 104 12 (set (reg:SI 0 ax [orig:104 D.5005 ] [104])
        (zero_extend:SI (reg:QI 0 ax [orig:103 D.5012 ] [103]))) t3.c:247 138 {*zero_extendqisi2}
     (nil))
(insn 104 103 105 12 (set (reg:SI 1 dx [160])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 mask+0 S4 A32])) t3.c:247 90 {*movsi_internal}
     (nil))
(insn 105 104 106 12 (set (reg:SI 4 si)
        (reg:SI 1 dx [160])) t3.c:247 90 {*movsi_internal}
     (nil))
(insn 106 105 107 12 (set (reg:SI 5 di)
        (reg:SI 0 ax [orig:104 D.5005 ] [104])) t3.c:247 90 {*movsi_internal}
     (nil))
(call_insn 107 106 110 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("flip_bit") [flags 0x3]  <function_decl 0x7fd504f2d5e8 flip_bit>) [0 flip_bit S1 A8])
            (const_int 0 [0]))) t3.c:247 669 {*call_value}
     (nil)
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (nil))))
(insn 110 107 249 12 (set (mem:QI (reg/f:DI 3 bx [orig:100 D.5011 ] [100]) [0 *_37+0 S1 A8])
        (reg:QI 0 ax [orig:106 D.5012 ] [106])) t3.c:247 93 {*movqi_internal}
     (nil))
(jump_insn 249 110 250 12 (set (pc)
        (label_ref 121)) 654 {jump}
     (nil)
 -> 121)
;;  succ:       14 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 250 249 115)
;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(code_label 115 250 116 13 56 "" [1 uses])
(note 116 115 117 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 117 116 118 13 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC10") [flags 0x2]  <var_decl 0x7fd504ffde10 *.LC10>)) t3.c:253 89 {*movdi_internal}
     (nil))
(call_insn 118 117 119 13 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd505136360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) t3.c:253 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 119 118 120 13 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 bitvector_index+0 S4 A32])
        (const_int 0 [0])) t3.c:254 90 {*movsi_internal}
     (nil))
(insn 120 119 121 13 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 bitvector_offset+0 S4 A32])
        (const_int 0 [0])) t3.c:255 90 {*movsi_internal}
     (nil))
;;  succ:       14 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11
;;              13 (FALLTHRU)
;;              12 [100.0%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	
(code_label 121 120 122 14 60 "" [2 uses])
(note 122 121 123 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 123 122 251 14 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])
        (const_int 0 [0])) t3.c:260 90 {*movsi_internal}
     (nil))
(jump_insn 251 123 252 14 (set (pc)
        (label_ref 197)) t3.c:260 654 {jump}
     (nil)
 -> 197)
;;  succ:       21 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 252 251 199)
;; basic block 15, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       21
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(code_label 199 252 126 15 64 "" [1 uses])
(note 126 199 127 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 127 126 128 15 (set (reg:SI 0 ax [161])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 blockNumber+0 S4 A32])) t3.c:261 90 {*movsi_internal}
     (nil))
(insn 128 127 130 15 (set (reg:DI 0 ax [orig:107 D.5007 ] [107])
        (sign_extend:DI (reg:SI 0 ax [161]))) t3.c:261 142 {*extendsidi2_rex64}
     (nil))
(insn 130 128 260 15 (parallel [
            (set (reg:DI 0 ax [163])
                (ashift:DI (reg:DI 0 ax [162])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:261 512 {*ashldi3_1}
     (nil))
(insn 260 130 132 15 (set (reg:DI 1 dx [164])
        (reg:DI 0 ax [162])) t3.c:261 89 {*movdi_internal}
     (nil))
(insn 132 260 133 15 (parallel [
            (set (reg:DI 1 dx [164])
                (ashift:DI (reg:DI 1 dx [164])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:261 512 {*ashldi3_1}
     (nil))
(insn 133 132 134 15 (parallel [
            (set (reg:DI 1 dx [orig:108 D.5007 ] [108])
                (plus:DI (reg:DI 1 dx [164])
                    (reg:DI 0 ax [162])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:261 218 {*adddi_1}
     (nil))
(insn 134 133 135 15 (set (reg/f:DI 0 ax [165])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])) t3.c:261 89 {*movdi_internal}
     (nil))
(insn 135 134 136 15 (parallel [
            (set (reg/f:DI 1 dx [orig:109 D.5008 ] [109])
                (plus:DI (reg:DI 1 dx [orig:108 D.5007 ] [108])
                    (reg/f:DI 0 ax [165])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:261 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 memory+0 S8 A64])
            (reg:DI 1 dx [orig:108 D.5007 ] [108]))
        (nil)))
(insn 136 135 137 15 (set (reg:SI 0 ax [167])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])) t3.c:261 90 {*movsi_internal}
     (nil))
(insn 137 136 138 15 (set (reg:DI 0 ax [166])
        (sign_extend:DI (reg:SI 0 ax [167]))) t3.c:261 142 {*extendsidi2_rex64}
     (nil))
(insn 138 137 139 15 (set (reg:HI 0 ax [orig:110 D.5013 ] [110])
        (mem/j:HI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [166])
                        (const_int 2 [0x2]))
                    (reg/f:DI 1 dx [orig:109 D.5008 ] [109]))
                (const_int 8 [0x8])) [0 _52->content.index S2 A16])) t3.c:261 92 {*movhi_internal}
     (nil))
(insn 139 138 140 15 (set (reg:SI 0 ax [168])
        (zero_extend:SI (reg:HI 0 ax [orig:110 D.5013 ] [110]))) t3.c:261 139 {*zero_extendhisi2}
     (nil))
(insn 140 139 141 15 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [0 index+0 S4 A32])
        (reg:SI 0 ax [168])) t3.c:261 90 {*movsi_internal}
     (nil))
(insn 141 140 142 15 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -20 [0xffffffffffffffec])) [0 index+0 S4 A32])
            (const_int 1 [0x1]))) t3.c:261 7 {*cmpsi_1}
     (nil))
(jump_insn 142 141 143 15 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 194)
            (pc))) t3.c:261 612 {*jcc_1}
     (nil)
 -> 194)
;;  succ:       16 (FALLTHRU)
;;              20
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 16, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       15 (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(note 143 142 144 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 144 143 145 16 (set (reg:SI 0 ax [169])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [0 index+0 S4 A32])) t3.c:262 90 {*movsi_internal}
     (nil))
(insn 145 144 147 16 (set (reg:DI 0 ax [orig:111 D.5007 ] [111])
        (sign_extend:DI (reg:SI 0 ax [169]))) t3.c:262 142 {*extendsidi2_rex64}
     (nil))
(insn 147 145 262 16 (parallel [
            (set (reg:DI 0 ax [171])
                (ashift:DI (reg:DI 0 ax [170])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:262 512 {*ashldi3_1}
     (nil))
(insn 262 147 149 16 (set (reg:DI 1 dx [172])
        (reg:DI 0 ax [170])) t3.c:262 89 {*movdi_internal}
     (nil))
(insn 149 262 150 16 (parallel [
            (set (reg:DI 1 dx [172])
                (ashift:DI (reg:DI 1 dx [172])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:262 512 {*ashldi3_1}
     (nil))
(insn 150 149 151 16 (parallel [
            (set (reg:DI 1 dx [orig:112 D.5007 ] [112])
                (plus:DI (reg:DI 1 dx [172])
                    (reg:DI 0 ax [170])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:262 218 {*adddi_1}
     (nil))
(insn 151 150 152 16 (set (reg/f:DI 0 ax [173])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])) t3.c:262 89 {*movdi_internal}
     (nil))
(insn 152 151 153 16 (parallel [
            (set (reg/f:DI 0 ax [orig:113 D.5008 ] [113])
                (plus:DI (reg/f:DI 0 ax [173])
                    (reg:DI 1 dx [orig:112 D.5007 ] [112])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:262 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 memory+0 S8 A64])
            (reg:DI 1 dx [orig:112 D.5007 ] [112]))
        (nil)))
(insn 153 152 154 16 (set (reg:SI 0 ax [orig:114 D.5009 ] [114])
        (mem/j:SI (reg/f:DI 0 ax [orig:113 D.5008 ] [113]) [0 _57->type+0 S4 A64])) t3.c:262 90 {*movsi_internal}
     (nil))
(insn 154 153 155 16 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:114 D.5009 ] [114])
            (const_int 1 [0x1]))) t3.c:262 7 {*cmpsi_1}
     (nil))
(jump_insn 155 154 156 16 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 169)
            (pc))) t3.c:262 612 {*jcc_1}
     (nil)
 -> 169)
;;  succ:       17 (FALLTHRU)
;;              18
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 17, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16 (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 156 155 157 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 157 156 158 17 (set (reg:SI 2 cx [174])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [0 index+0 S4 A32])) t3.c:263 90 {*movsi_internal}
     (nil))
(insn 158 157 159 17 (set (reg:SI 1 dx [175])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [0 bitvector_len+0 S4 A32])) t3.c:263 90 {*movsi_internal}
     (nil))
(insn 159 158 160 17 (set (reg:DI 4 si [176])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])) t3.c:263 89 {*movdi_internal}
     (nil))
(insn 160 159 161 17 (set (reg:DI 0 ax [177])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])) t3.c:263 89 {*movdi_internal}
     (nil))
(insn 161 160 162 17 (set (reg:SI 37 r8)
        (reg:SI 2 cx [174])) t3.c:263 90 {*movsi_internal}
     (nil))
(insn 162 161 165 17 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7fd504ffdea0 *.LC11>)) t3.c:263 89 {*movdi_internal}
     (nil))
(insn 165 162 166 17 (set (reg:DI 5 di)
        (reg:DI 0 ax [177])) t3.c:263 89 {*movdi_internal}
     (nil))
(call_insn 166 165 253 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("delete_file") [flags 0x3]  <function_decl 0x7fd504f2d870 delete_file>) [0 delete_file S1 A8])
            (const_int 0 [0]))) t3.c:263 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(jump_insn 253 166 254 17 (set (pc)
        (label_ref 194)) 654 {jump}
     (nil)
 -> 194)
;;  succ:       20 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 254 253 169)
;; basic block 18, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(code_label 169 254 170 18 63 "" [1 uses])
(note 170 169 171 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 171 170 172 18 (set (reg:SI 0 ax [178])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [0 index+0 S4 A32])) t3.c:264 90 {*movsi_internal}
     (nil))
(insn 172 171 174 18 (set (reg:DI 0 ax [orig:115 D.5007 ] [115])
        (sign_extend:DI (reg:SI 0 ax [178]))) t3.c:264 142 {*extendsidi2_rex64}
     (nil))
(insn 174 172 264 18 (parallel [
            (set (reg:DI 0 ax [180])
                (ashift:DI (reg:DI 0 ax [179])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:264 512 {*ashldi3_1}
     (nil))
(insn 264 174 176 18 (set (reg:DI 1 dx [181])
        (reg:DI 0 ax [179])) t3.c:264 89 {*movdi_internal}
     (nil))
(insn 176 264 177 18 (parallel [
            (set (reg:DI 1 dx [181])
                (ashift:DI (reg:DI 1 dx [181])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:264 512 {*ashldi3_1}
     (nil))
(insn 177 176 178 18 (parallel [
            (set (reg:DI 1 dx [orig:116 D.5007 ] [116])
                (plus:DI (reg:DI 1 dx [181])
                    (reg:DI 0 ax [179])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:264 218 {*adddi_1}
     (nil))
(insn 178 177 179 18 (set (reg/f:DI 0 ax [182])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])) t3.c:264 89 {*movdi_internal}
     (nil))
(insn 179 178 180 18 (parallel [
            (set (reg/f:DI 0 ax [orig:117 D.5008 ] [117])
                (plus:DI (reg/f:DI 0 ax [182])
                    (reg:DI 1 dx [orig:116 D.5007 ] [116])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:264 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 memory+0 S8 A64])
            (reg:DI 1 dx [orig:116 D.5007 ] [116]))
        (nil)))
(insn 180 179 181 18 (set (reg:SI 0 ax [orig:118 D.5009 ] [118])
        (mem/j:SI (reg/f:DI 0 ax [orig:117 D.5008 ] [117]) [0 _62->type+0 S4 A64])) t3.c:264 90 {*movsi_internal}
     (nil))
(insn 181 180 182 18 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:118 D.5009 ] [118])
            (const_int 0 [0]))) t3.c:264 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 182 181 183 18 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 194)
            (pc))) t3.c:264 612 {*jcc_1}
     (nil)
 -> 194)
;;  succ:       19 (FALLTHRU)
;;              20
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 19, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18 (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 183 182 184 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 184 183 185 19 (set (reg:SI 2 cx [183])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [0 index+0 S4 A32])) t3.c:265 90 {*movsi_internal}
     (nil))
(insn 185 184 186 19 (set (reg:SI 1 dx [184])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [0 bitvector_len+0 S4 A32])) t3.c:265 90 {*movsi_internal}
     (nil))
(insn 186 185 187 19 (set (reg:DI 4 si [185])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])) t3.c:265 89 {*movdi_internal}
     (nil))
(insn 187 186 188 19 (set (reg:DI 0 ax [186])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])) t3.c:265 89 {*movdi_internal}
     (nil))
(insn 188 187 189 19 (set (reg:SI 37 r8)
        (reg:SI 2 cx [183])) t3.c:265 90 {*movsi_internal}
     (nil))
(insn 189 188 192 19 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7fd504ffdea0 *.LC11>)) t3.c:265 89 {*movdi_internal}
     (nil))
(insn 192 189 193 19 (set (reg:DI 5 di)
        (reg:DI 0 ax [186])) t3.c:265 89 {*movdi_internal}
     (nil))
(call_insn 193 192 194 19 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("delete_dir") [flags 0x3]  <function_decl 0x7fd504f2d948 delete_dir>) [0 delete_dir S1 A8])
            (const_int 0 [0]))) t3.c:265 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
;;  succ:       20 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 20, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       15
;;              19 (FALLTHRU)
;;              18
;;              17 [100.0%] 
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
(code_label 194 193 195 20 62 "" [3 uses])
(note 195 194 196 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 196 195 197 20 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:260 217 {*addsi_1}
     (nil))
;;  succ:       21 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 21, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 20, next block 22, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       20 (FALLTHRU,DFS_BACK)
;;              14 [100.0%] 
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
(code_label 197 196 198 21 61 "" [1 uses])
(note 198 197 200 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 200 198 201 21 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -24 [0xffffffffffffffe8])) [0 i+0 S4 A32])
            (const_int 126 [0x7e]))) t3.c:260 7 {*cmpsi_1}
     (nil))
(jump_insn 201 200 202 21 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 199)
            (pc))) t3.c:260 612 {*jcc_1}
     (nil)
 -> 199)
;;  succ:       15
;;              22 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 22, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 21, next block 23, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       21 (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 202 201 203 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 203 202 204 22 (set (reg:SI 0 ax [187])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 blockNumber+0 S4 A32])) t3.c:270 90 {*movsi_internal}
     (nil))
(insn 204 203 206 22 (set (reg:DI 0 ax [orig:119 D.5007 ] [119])
        (sign_extend:DI (reg:SI 0 ax [187]))) t3.c:270 142 {*extendsidi2_rex64}
     (nil))
(insn 206 204 266 22 (parallel [
            (set (reg:DI 0 ax [189])
                (ashift:DI (reg:DI 0 ax [188])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:270 512 {*ashldi3_1}
     (nil))
(insn 266 206 208 22 (set (reg:DI 1 dx [190])
        (reg:DI 0 ax [188])) t3.c:270 89 {*movdi_internal}
     (nil))
(insn 208 266 209 22 (parallel [
            (set (reg:DI 1 dx [190])
                (ashift:DI (reg:DI 1 dx [190])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:270 512 {*ashldi3_1}
     (nil))
(insn 209 208 210 22 (parallel [
            (set (reg:DI 1 dx [orig:120 D.5007 ] [120])
                (plus:DI (reg:DI 1 dx [190])
                    (reg:DI 0 ax [188])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:270 218 {*adddi_1}
     (nil))
(insn 210 209 211 22 (set (reg/f:DI 0 ax [191])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 memory+0 S8 A64])) t3.c:270 89 {*movdi_internal}
     (nil))
(insn 211 210 268 22 (parallel [
            (set (reg/f:DI 0 ax [orig:121 D.5008 ] [121])
                (plus:DI (reg/f:DI 0 ax [191])
                    (reg:DI 1 dx [orig:120 D.5007 ] [120])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:270 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 memory+0 S8 A64])
            (reg:DI 1 dx [orig:120 D.5007 ] [120]))
        (nil)))
(insn 268 211 213 22 (set (reg/f:DI 4 si [orig:122 D.5014 ] [122])
        (plus:DI (reg/f:DI 0 ax [orig:121 D.5008 ] [121])
            (const_int 8 [0x8]))) t3.c:270 214 {*leadi}
     (nil))
(insn 213 268 214 22 (set (reg:SI 2 cx [192])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 bitvector_offset+0 S4 A32])) t3.c:269 90 {*movsi_internal}
     (nil))
(insn 214 213 215 22 (set (reg:SI 1 dx [193])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 bitvector_index+0 S4 A32])) t3.c:269 90 {*movsi_internal}
     (nil))
(insn 215 214 216 22 (set (reg:SI 0 ax [194])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 blockNumber+0 S4 A32])) t3.c:269 90 {*movsi_internal}
     (nil))
(insn 216 215 217 22 (set (reg:SI 37 r8)
        (reg:SI 2 cx [192])) t3.c:269 90 {*movsi_internal}
     (nil))
(insn 217 216 218 22 (set (reg:SI 2 cx)
        (reg:SI 1 dx [193])) t3.c:269 90 {*movsi_internal}
     (nil))
(insn 218 217 220 22 (set (reg:SI 1 dx)
        (reg:SI 0 ax [194])) t3.c:269 90 {*movsi_internal}
     (nil))
(insn 220 218 221 22 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC12") [flags 0x2]  <var_decl 0x7fd504ffdf30 *.LC12>)) t3.c:269 89 {*movdi_internal}
     (nil))
(insn 221 220 222 22 (set (reg:QI 0 ax)
        (const_int 0 [0])) t3.c:269 93 {*movqi_internal}
     (nil))
(call_insn 222 221 223 22 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd505133ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) t3.c:269 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:SI (use (reg:SI 1 dx))
                    (expr_list:SI (use (reg:SI 2 cx))
                        (expr_list:SI (use (reg:SI 37 r8))
                            (nil))))))))
(insn 223 222 224 22 (set (reg:SI 0 ax [195])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 bitvector_index+0 S4 A32])) t3.c:271 90 {*movsi_internal}
     (nil))
(insn 224 223 225 22 (set (reg:DI 1 dx [orig:123 D.5010 ] [123])
        (sign_extend:DI (reg:SI 0 ax [195]))) t3.c:271 142 {*extendsidi2_rex64}
     (nil))
(insn 225 224 226 22 (set (reg/f:DI 0 ax [196])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector+0 S8 A64])) t3.c:271 89 {*movdi_internal}
     (nil))
(insn 226 225 227 22 (parallel [
            (set (reg/f:DI 0 ax [orig:124 D.5011 ] [124])
                (plus:DI (reg/f:DI 0 ax [196])
                    (reg:DI 1 dx [orig:123 D.5010 ] [123])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:271 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])) [0 bitvector+0 S8 A64])
            (reg:DI 1 dx [orig:123 D.5010 ] [123]))
        (nil)))
(insn 227 226 228 22 (set (reg:QI 0 ax [orig:125 D.5012 ] [125])
        (mem:QI (reg/f:DI 0 ax [orig:124 D.5011 ] [124]) [0 *_72+0 S1 A8])) t3.c:271 93 {*movqi_internal}
     (nil))
(insn 228 227 229 22 (set (reg:SI 1 dx [orig:126 D.5005 ] [126])
        (zero_extend:SI (reg:QI 0 ax [orig:125 D.5012 ] [125]))) t3.c:271 138 {*zero_extendqisi2}
     (nil))
(insn 229 228 231 22 (set (reg:SI 0 ax [197])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 bitvector_index+0 S4 A32])) t3.c:271 90 {*movsi_internal}
     (nil))
(insn 231 229 232 22 (set (reg:SI 4 si)
        (reg:SI 0 ax [197])) t3.c:271 90 {*movsi_internal}
     (nil))
(insn 232 231 233 22 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC13") [flags 0x2]  <var_decl 0x7fd50500a000 *.LC13>)) t3.c:271 89 {*movdi_internal}
     (nil))
(insn 233 232 234 22 (set (reg:QI 0 ax)
        (const_int 0 [0])) t3.c:271 93 {*movqi_internal}
     (nil))
(call_insn 234 233 235 22 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd505133ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) t3.c:271 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (expr_list:SI (use (reg:SI 1 dx))
                    (nil))))))
(insn 235 234 236 22 (set (reg:SI 0 ax [orig:87 D.5005 ] [87])
        (const_int 0 [0])) t3.c:272 90 {*movsi_internal}
     (nil))
;;  succ:       23 (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

;; basic block 23, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 22, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22 (FALLTHRU)
;;              6 [100.0%] 
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	
(code_label 236 235 237 23 55 "" [1 uses])
(note 237 236 243 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 243 237 276 23 (use (reg/i:SI 0 ax)) t3.c:273 -1
     (nil))
(note 276 243 277 23 NOTE_INSN_EPILOGUE_BEG)
(insn 277 276 278 23 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 72 [0x48])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) t3.c:273 -1
     (nil))
(insn 278 277 279 23 (set (reg:DI 3 bx)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) t3.c:273 -1
     (nil))
(insn/f 279 278 280 23 (set (reg/f:DI 6 bp)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) t3.c:273 -1
     (expr_list:REG_CFA_DEF_CFA (plus:DI (reg/f:DI 7 sp)
            (const_int 8 [0x8]))
        (nil)))
(jump_insn 280 279 281 23 (simple_return) t3.c:273 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

(barrier 281 280 255)
(note 255 281 0 NOTE_INSN_DELETED)

;; Function obtain_file_information (obtain_file_information, funcdef_no=11, decl_uid=4533, cgraph_uid=11, symbol_order=11)

starting the processing of deferred insns
ending the processing of deferred insns


obtain_file_information

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 37[r8]
;;  ref usage 	r0={116d,104u} r1={70d,48u,11e} r2={35d,12u} r4={37d,15u} r5={44d,22u} r6={3d,76u} r7={4d,43u} r8={22d} r9={22d} r10={22d} r11={22d} r12={22d} r13={22d} r14={22d} r15={22d} r17={76d,8u} r18={22d} r19={22d} r20={1d,1u,12e} r21={23d} r22={23d} r23={23d} r24={23d} r25={23d} r26={23d} r27={23d} r28={23d} r29={22d} r30={22d} r31={22d} r32={22d} r33={22d} r34={22d} r35={22d} r36={22d} r37={23d,1u} r38={23d} r39={22d} r40={22d} r45={22d} r46={22d} r47={22d} r48={22d} r49={22d} r50={22d} r51={22d} r52={22d} r53={22d} r54={22d} r55={22d} r56={22d} r57={22d} r58={22d} r59={22d} r60={22d} r61={22d} r62={22d} r63={22d} r64={22d} r65={22d} r66={22d} r67={22d} r68={22d} r69={22d} r70={22d} r71={22d} r72={22d} r73={22d} r74={22d} r75={22d} r76={22d} r77={22d} r78={22d} r79={22d} r80={22d} 
;;    total ref usage 2201{1848d,330u,23e} in 243{221 regular + 22 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8]
;; lr  def 	 0 [ax] 17 [flags]
(note 9 1 326 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 326 9 327 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg/f:DI 6 bp)) t3.c:275 -1
     (nil))
(insn/f 327 326 328 2 (set (reg/f:DI 6 bp)
        (reg/f:DI 7 sp)) t3.c:275 -1
     (nil))
(insn/f 328 327 329 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -144 [0xffffffffffffff70])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) t3.c:275 -1
     (nil))
(note 329 328 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 329 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])
        (reg:DI 5 di [ memory ])) t3.c:275 89 {*movdi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 bitvector+0 S8 A64])
        (reg:DI 4 si [ bitvector ])) t3.c:275 89 {*movdi_internal}
     (nil))
(insn 4 3 5 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -132 [0xffffffffffffff7c])) [0 bitvector_len+0 S4 A32])
        (reg:SI 1 dx [ bitvector_len ])) t3.c:275 90 {*movsi_internal}
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -144 [0xffffffffffffff70])) [0 name+0 S8 A64])
        (reg:DI 2 cx [ name ])) t3.c:275 89 {*movdi_internal}
     (nil))
(insn 6 5 7 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [0 blockNumber+0 S4 A32])
        (reg:SI 37 r8 [ blockNumber ])) t3.c:275 90 {*movsi_internal}
     (nil))
(note 7 6 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 11 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 6 bp)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.5032+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (reg:DI 0 ax [212])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) t3.c:275 986 {stack_tls_protect_set_di}
     (nil))
(insn 11 8 12 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -136 [0xffffffffffffff78])) [0 blockNumber+0 S4 A32])
            (const_int 1 [0x1]))) t3.c:276 7 {*cmpsi_1}
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 18)
            (pc))) t3.c:276 612 {*jcc_1}
     (nil)
 -> 18)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 15 3 (set (reg/f:DI 0 ax [140])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -144 [0xffffffffffffff70])) [0 name+0 S8 A64])) t3.c:276 89 {*movdi_internal}
     (nil))
(insn 15 14 16 3 (set (reg:QI 0 ax [orig:88 D.5021 ] [88])
        (mem:QI (reg/f:DI 0 ax [140]) [0 MEM[(const char *)name_6(D)]+0 S1 A8])) t3.c:276 93 {*movqi_internal}
     (nil))
(insn 16 15 17 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:88 D.5021 ] [88])
            (const_int 0 [0]))) t3.c:276 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 17 16 18 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 50)
            (pc))) t3.c:276 612 {*jcc_1}
     (nil)
 -> 50)
;;  succ:       7
;;              4 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;;              3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(code_label 18 17 19 4 66 "" [1 uses])
(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 4 (set (reg:SI 0 ax [141])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -132 [0xffffffffffffff7c])) [0 bitvector_len+0 S4 A32])) t3.c:277 90 {*movsi_internal}
     (nil))
(insn 21 20 22 4 (parallel [
            (set (reg:SI 0 ax [orig:89 D.5020 ] [89])
                (ashift:SI (reg:SI 0 ax [141])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:277 511 {*ashlsi3_1}
     (expr_list:REG_EQUAL (ashift:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -132 [0xffffffffffffff7c])) [0 bitvector_len+0 S4 A32])
            (const_int 3 [0x3]))
        (nil)))
(insn 22 21 23 4 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:89 D.5020 ] [89])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -136 [0xffffffffffffff78])) [0 blockNumber+0 S4 A32]))) t3.c:277 7 {*cmpsi_1}
     (nil))
(jump_insn 23 22 24 4 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 50)
            (pc))) t3.c:277 612 {*jcc_1}
     (nil)
 -> 50)
;;  succ:       7
;;              5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 25 24 26 5 (set (reg:SI 0 ax [142])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [0 blockNumber+0 S4 A32])) t3.c:278 90 {*movsi_internal}
     (nil))
(insn 26 25 28 5 (set (reg:DI 0 ax [orig:90 D.5022 ] [90])
        (sign_extend:DI (reg:SI 0 ax [142]))) t3.c:278 142 {*extendsidi2_rex64}
     (nil))
(insn 28 26 301 5 (parallel [
            (set (reg:DI 0 ax [144])
                (ashift:DI (reg:DI 0 ax [143])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:278 512 {*ashldi3_1}
     (nil))
(insn 301 28 30 5 (set (reg:DI 1 dx [145])
        (reg:DI 0 ax [143])) t3.c:278 89 {*movdi_internal}
     (nil))
(insn 30 301 31 5 (parallel [
            (set (reg:DI 1 dx [145])
                (ashift:DI (reg:DI 1 dx [145])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:278 512 {*ashldi3_1}
     (nil))
(insn 31 30 32 5 (parallel [
            (set (reg:DI 1 dx [orig:91 D.5022 ] [91])
                (plus:DI (reg:DI 1 dx [145])
                    (reg:DI 0 ax [143])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:278 218 {*adddi_1}
     (nil))
(insn 32 31 33 5 (set (reg/f:DI 0 ax [146])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])) t3.c:278 89 {*movdi_internal}
     (nil))
(insn 33 32 34 5 (parallel [
            (set (reg/f:DI 0 ax [orig:92 D.5023 ] [92])
                (plus:DI (reg/f:DI 0 ax [146])
                    (reg:DI 1 dx [orig:91 D.5022 ] [91])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:278 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])
            (reg:DI 1 dx [orig:91 D.5022 ] [91]))
        (nil)))
(insn 34 33 35 5 (set (reg:SI 0 ax [orig:93 D.5024 ] [93])
        (mem/j:SI (reg/f:DI 0 ax [orig:92 D.5023 ] [92]) [0 _13->type+0 S4 A64])) t3.c:278 90 {*movsi_internal}
     (nil))
(insn 35 34 36 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:93 D.5024 ] [93])
            (const_int 0 [0]))) t3.c:278 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 36 35 37 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 57)
            (pc))) t3.c:278 612 {*jcc_1}
     (nil)
 -> 57)
;;  succ:       6 (FALLTHRU)
;;              8
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(note 37 36 38 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 39 6 (set (reg:SI 0 ax [147])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [0 blockNumber+0 S4 A32])) t3.c:278 90 {*movsi_internal}
     (nil))
(insn 39 38 41 6 (set (reg:DI 0 ax [orig:94 D.5022 ] [94])
        (sign_extend:DI (reg:SI 0 ax [147]))) t3.c:278 142 {*extendsidi2_rex64}
     (nil))
(insn 41 39 303 6 (parallel [
            (set (reg:DI 0 ax [149])
                (ashift:DI (reg:DI 0 ax [148])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:278 512 {*ashldi3_1}
     (nil))
(insn 303 41 43 6 (set (reg:DI 1 dx [150])
        (reg:DI 0 ax [148])) t3.c:278 89 {*movdi_internal}
     (nil))
(insn 43 303 44 6 (parallel [
            (set (reg:DI 1 dx [150])
                (ashift:DI (reg:DI 1 dx [150])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:278 512 {*ashldi3_1}
     (nil))
(insn 44 43 45 6 (parallel [
            (set (reg:DI 1 dx [orig:95 D.5022 ] [95])
                (plus:DI (reg:DI 1 dx [150])
                    (reg:DI 0 ax [148])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:278 218 {*adddi_1}
     (nil))
(insn 45 44 46 6 (set (reg/f:DI 0 ax [151])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])) t3.c:278 89 {*movdi_internal}
     (nil))
(insn 46 45 47 6 (parallel [
            (set (reg/f:DI 0 ax [orig:96 D.5023 ] [96])
                (plus:DI (reg/f:DI 0 ax [151])
                    (reg:DI 1 dx [orig:95 D.5022 ] [95])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:278 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])
            (reg:DI 1 dx [orig:95 D.5022 ] [95]))
        (nil)))
(insn 47 46 48 6 (set (reg:SI 0 ax [orig:97 D.5024 ] [97])
        (mem/j:SI (reg/f:DI 0 ax [orig:96 D.5023 ] [96]) [0 _17->type+0 S4 A64])) t3.c:278 90 {*movsi_internal}
     (nil))
(insn 48 47 49 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:97 D.5024 ] [97])
            (const_int 1 [0x1]))) t3.c:278 7 {*cmpsi_1}
     (nil))
(jump_insn 49 48 50 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 57)
            (pc))) t3.c:278 612 {*jcc_1}
     (nil)
 -> 57)
;;  succ:       7 (FALLTHRU)
;;              8
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3
;;              4
;;              6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(code_label 50 49 51 7 67 "" [2 uses])
(note 51 50 52 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 52 51 53 7 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC14") [flags 0x2]  <var_decl 0x7fd505010900 *.LC14>)) t3.c:280 89 {*movdi_internal}
     (nil))
(call_insn 53 52 54 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd505136360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) t3.c:280 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 54 53 294 7 (set (reg:SI 0 ax [orig:87 D.5020 ] [87])
        (const_int -1 [0xffffffffffffffff])) t3.c:281 90 {*movsi_internal}
     (nil))
(jump_insn 294 54 295 7 (set (pc)
        (label_ref 278)) t3.c:281 654 {jump}
     (nil)
 -> 278)
;;  succ:       14 [100.0%] 
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

(barrier 295 294 57)
;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5
;;              6
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(code_label 57 295 58 8 68 "" [2 uses])
(note 58 57 59 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 325 8 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -112 [0xffffffffffffff90])) [0 mask+0 S4 A64])
        (const_int 0 [0])) t3.c:284 90 {*movsi_internal}
     (nil))
(insn 325 59 61 8 (set (reg:DI 1 dx [152])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -112 [0xffffffffffffff90]))) t3.c:285 214 {*leadi}
     (nil))
(insn 61 325 62 8 (set (reg:SI 2 cx [153])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [0 blockNumber+0 S4 A32])) t3.c:285 90 {*movsi_internal}
     (nil))
(insn 62 61 64 8 (set (reg:SI 0 ax [154])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -132 [0xffffffffffffff7c])) [0 bitvector_len+0 S4 A32])) t3.c:285 90 {*movsi_internal}
     (nil))
(insn 64 62 65 8 (set (reg:SI 4 si)
        (reg:SI 2 cx [153])) t3.c:285 90 {*movsi_internal}
     (nil))
(insn 65 64 66 8 (set (reg:SI 5 di)
        (reg:SI 0 ax [154])) t3.c:285 90 {*movsi_internal}
     (nil))
(call_insn 66 65 68 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("convert_block_number_to_index") [flags 0x3]  <function_decl 0x7fd504f2d510 convert_block_number_to_index>) [0 convert_block_number_to_index S1 A8])
            (const_int 0 [0]))) t3.c:285 669 {*call_value}
     (nil)
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 68 66 69 8 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -108 [0xffffffffffffff94])) [0 bitvector_index+0 S4 A32])
        (reg:SI 0 ax [155])) t3.c:285 90 {*movsi_internal}
     (nil))
(insn 69 68 70 8 (set (reg:SI 2 cx [orig:98 D.5020 ] [98])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -112 [0xffffffffffffff90])) [0 mask+0 S4 A64])) t3.c:286 90 {*movsi_internal}
     (nil))
(insn 70 69 71 8 (set (reg:SI 1 dx [156])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -108 [0xffffffffffffff94])) [0 bitvector_index+0 S4 A32])) t3.c:286 90 {*movsi_internal}
     (nil))
(insn 71 70 74 8 (set (reg:SI 0 ax [157])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [0 blockNumber+0 S4 A32])) t3.c:286 90 {*movsi_internal}
     (nil))
(insn 74 71 75 8 (set (reg:SI 4 si)
        (reg:SI 0 ax [157])) t3.c:286 90 {*movsi_internal}
     (nil))
(insn 75 74 76 8 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC15") [flags 0x2]  <var_decl 0x7fd505010990 *.LC15>)) t3.c:286 89 {*movdi_internal}
     (nil))
(insn 76 75 77 8 (set (reg:QI 0 ax)
        (const_int 0 [0])) t3.c:286 93 {*movqi_internal}
     (nil))
(call_insn 77 76 78 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd505133ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) t3.c:286 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (expr_list:SI (use (reg:SI 1 dx))
                    (expr_list:SI (use (reg:SI 2 cx))
                        (nil)))))))
(insn 78 77 79 8 (set (reg:SI 0 ax [158])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -108 [0xffffffffffffff94])) [0 bitvector_index+0 S4 A32])) t3.c:287 90 {*movsi_internal}
     (nil))
(insn 79 78 80 8 (set (reg:DI 1 dx [orig:99 D.5025 ] [99])
        (sign_extend:DI (reg:SI 0 ax [158]))) t3.c:287 142 {*extendsidi2_rex64}
     (nil))
(insn 80 79 81 8 (set (reg/f:DI 0 ax [159])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 bitvector+0 S8 A64])) t3.c:287 89 {*movdi_internal}
     (nil))
(insn 81 80 82 8 (parallel [
            (set (reg/f:DI 0 ax [orig:100 D.5026 ] [100])
                (plus:DI (reg/f:DI 0 ax [159])
                    (reg:DI 1 dx [orig:99 D.5025 ] [99])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:287 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -128 [0xffffffffffffff80])) [0 bitvector+0 S8 A64])
            (reg:DI 1 dx [orig:99 D.5025 ] [99]))
        (nil)))
(insn 82 81 83 8 (set (reg:QI 0 ax [orig:101 D.5027 ] [101])
        (mem:QI (reg/f:DI 0 ax [orig:100 D.5026 ] [100]) [0 *_26+0 S1 A8])) t3.c:287 93 {*movqi_internal}
     (nil))
(insn 83 82 84 8 (set (reg:SI 1 dx [orig:102 D.5020 ] [102])
        (zero_extend:SI (reg:QI 0 ax [orig:101 D.5027 ] [101]))) t3.c:287 138 {*zero_extendqisi2}
     (nil))
(insn 84 83 86 8 (set (reg:SI 0 ax [160])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -108 [0xffffffffffffff94])) [0 bitvector_index+0 S4 A32])) t3.c:287 90 {*movsi_internal}
     (nil))
(insn 86 84 87 8 (set (reg:SI 4 si)
        (reg:SI 0 ax [160])) t3.c:287 90 {*movsi_internal}
     (nil))
(insn 87 86 88 8 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC16") [flags 0x2]  <var_decl 0x7fd505010a20 *.LC16>)) t3.c:287 89 {*movdi_internal}
     (nil))
(insn 88 87 89 8 (set (reg:QI 0 ax)
        (const_int 0 [0])) t3.c:287 93 {*movqi_internal}
     (nil))
(call_insn 89 88 90 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd505133ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) t3.c:287 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (expr_list:SI (use (reg:SI 1 dx))
                    (nil))))))
(insn 90 89 91 8 (set (reg:SI 0 ax [161])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -108 [0xffffffffffffff94])) [0 bitvector_index+0 S4 A32])) t3.c:288 90 {*movsi_internal}
     (nil))
(insn 91 90 92 8 (set (reg:DI 1 dx [orig:103 D.5025 ] [103])
        (sign_extend:DI (reg:SI 0 ax [161]))) t3.c:288 142 {*extendsidi2_rex64}
     (nil))
(insn 92 91 93 8 (set (reg/f:DI 0 ax [162])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 bitvector+0 S8 A64])) t3.c:288 89 {*movdi_internal}
     (nil))
(insn 93 92 94 8 (parallel [
            (set (reg/f:DI 0 ax [orig:104 D.5026 ] [104])
                (plus:DI (reg/f:DI 0 ax [162])
                    (reg:DI 1 dx [orig:103 D.5025 ] [103])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:288 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -128 [0xffffffffffffff80])) [0 bitvector+0 S8 A64])
            (reg:DI 1 dx [orig:103 D.5025 ] [103]))
        (nil)))
(insn 94 93 95 8 (set (reg:QI 0 ax [orig:105 D.5027 ] [105])
        (mem:QI (reg/f:DI 0 ax [orig:104 D.5026 ] [104]) [0 *_31+0 S1 A8])) t3.c:288 93 {*movqi_internal}
     (nil))
(insn 95 94 96 8 (set (reg:SI 1 dx [orig:106 D.5020 ] [106])
        (zero_extend:SI (reg:QI 0 ax [orig:105 D.5027 ] [105]))) t3.c:288 138 {*zero_extendqisi2}
     (nil))
(insn 96 95 97 8 (set (reg:SI 0 ax [orig:107 D.5020 ] [107])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -112 [0xffffffffffffff90])) [0 mask+0 S4 A64])) t3.c:288 90 {*movsi_internal}
     (nil))
(insn 97 96 98 8 (parallel [
            (set (reg:SI 1 dx [orig:108 D.5020 ] [108])
                (and:SI (reg:SI 1 dx [orig:106 D.5020 ] [106])
                    (reg:SI 0 ax [orig:107 D.5020 ] [107])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:288 381 {*andsi_1}
     (nil))
(insn 98 97 99 8 (set (reg:SI 0 ax [orig:109 D.5020 ] [109])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -112 [0xffffffffffffff90])) [0 mask+0 S4 A64])) t3.c:288 90 {*movsi_internal}
     (nil))
(insn 99 98 100 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:108 D.5020 ] [108])
            (reg:SI 0 ax [orig:109 D.5020 ] [109]))) t3.c:288 7 {*cmpsi_1}
     (nil))
(jump_insn 100 99 101 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) t3.c:288 612 {*jcc_1}
     (nil)
 -> 110)
;;  succ:       9 (FALLTHRU)
;;              10
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 101 100 102 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 102 101 103 9 (set (reg:SI 0 ax [163])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [0 blockNumber+0 S4 A32])) t3.c:289 90 {*movsi_internal}
     (nil))
(insn 103 102 104 9 (set (reg:SI 4 si)
        (reg:SI 0 ax [163])) t3.c:289 90 {*movsi_internal}
     (nil))
(insn 104 103 105 9 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC17") [flags 0x2]  <var_decl 0x7fd505010ab0 *.LC17>)) t3.c:289 89 {*movdi_internal}
     (nil))
(insn 105 104 106 9 (set (reg:QI 0 ax)
        (const_int 0 [0])) t3.c:289 93 {*movqi_internal}
     (nil))
(call_insn 106 105 107 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd505133ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) t3.c:289 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (nil)))))
(insn 107 106 296 9 (set (reg:SI 0 ax [orig:87 D.5020 ] [87])
        (const_int -1 [0xffffffffffffffff])) t3.c:290 90 {*movsi_internal}
     (nil))
(jump_insn 296 107 297 9 (set (pc)
        (label_ref 278)) t3.c:290 654 {jump}
     (nil)
 -> 278)
;;  succ:       14 [100.0%] 
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

(barrier 297 296 110)
;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(code_label 110 297 111 10 70 "" [1 uses])
(note 111 110 112 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 112 111 113 10 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC18") [flags 0x2]  <var_decl 0x7fd505010b40 *.LC18>)) t3.c:293 89 {*movdi_internal}
     (nil))
(call_insn 113 112 114 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd505136360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) t3.c:293 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 114 113 115 10 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC19") [flags 0x2]  <var_decl 0x7fd505010bd0 *.LC19>)) t3.c:294 89 {*movdi_internal}
     (nil))
(insn 115 114 116 10 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7fd504ffdea0 *.LC11>)) t3.c:294 89 {*movdi_internal}
     (nil))
(insn 116 115 117 10 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC20") [flags 0x2]  <var_decl 0x7fd505010c60 *.LC20>)) t3.c:294 89 {*movdi_internal}
     (nil))
(insn 117 116 118 10 (set (reg:QI 0 ax)
        (const_int 0 [0])) t3.c:294 93 {*movqi_internal}
     (nil))
(call_insn 118 117 119 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd505133ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) t3.c:294 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 119 118 120 10 (set (reg:SI 0 ax [164])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [0 blockNumber+0 S4 A32])) t3.c:295 90 {*movsi_internal}
     (nil))
(insn 120 119 122 10 (set (reg:DI 0 ax [orig:110 D.5022 ] [110])
        (sign_extend:DI (reg:SI 0 ax [164]))) t3.c:295 142 {*extendsidi2_rex64}
     (nil))
(insn 122 120 305 10 (parallel [
            (set (reg:DI 0 ax [166])
                (ashift:DI (reg:DI 0 ax [165])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:295 512 {*ashldi3_1}
     (nil))
(insn 305 122 124 10 (set (reg:DI 1 dx [167])
        (reg:DI 0 ax [165])) t3.c:295 89 {*movdi_internal}
     (nil))
(insn 124 305 125 10 (parallel [
            (set (reg:DI 1 dx [167])
                (ashift:DI (reg:DI 1 dx [167])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:295 512 {*ashldi3_1}
     (nil))
(insn 125 124 126 10 (parallel [
            (set (reg:DI 1 dx [orig:111 D.5022 ] [111])
                (plus:DI (reg:DI 1 dx [167])
                    (reg:DI 0 ax [165])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:295 218 {*adddi_1}
     (nil))
(insn 126 125 127 10 (set (reg/f:DI 0 ax [168])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])) t3.c:295 89 {*movdi_internal}
     (nil))
(insn 127 126 128 10 (parallel [
            (set (reg/f:DI 0 ax [orig:112 D.5023 ] [112])
                (plus:DI (reg/f:DI 0 ax [168])
                    (reg:DI 1 dx [orig:111 D.5022 ] [111])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:295 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])
            (reg:DI 1 dx [orig:111 D.5022 ] [111]))
        (nil)))
(insn 128 127 129 10 (set (reg:SI 0 ax [orig:113 D.5024 ] [113])
        (mem/j:SI (reg/f:DI 0 ax [orig:112 D.5023 ] [112]) [0 _43->type+0 S4 A64])) t3.c:295 90 {*movsi_internal}
     (nil))
(insn 129 128 130 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:113 D.5024 ] [113])
            (const_int 0 [0]))) t3.c:295 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 130 129 131 10 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 136)
            (pc))) t3.c:295 612 {*jcc_1}
     (nil)
 -> 136)
;;  succ:       11 (FALLTHRU)
;;              12
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 131 130 132 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 132 131 133 11 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC21") [flags 0x2]  <var_decl 0x7fd505010cf0 *.LC21>)) t3.c:296 89 {*movdi_internal}
     (nil))
(call_insn 133 132 298 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd505136360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) t3.c:296 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(jump_insn 298 133 299 11 (set (pc)
        (label_ref 140)) 654 {jump}
     (nil)
 -> 140)
;;  succ:       13 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 299 298 136)
;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(code_label 136 299 137 12 71 "" [1 uses])
(note 137 136 138 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 138 137 139 12 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC22") [flags 0x2]  <var_decl 0x7fd505010d80 *.LC22>)) t3.c:298 89 {*movdi_internal}
     (nil))
(call_insn 139 138 140 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd505136360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) t3.c:298 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       13 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 (FALLTHRU)
;;              11 [100.0%] 
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(code_label 140 139 141 13 72 "" [1 uses])
(note 141 140 142 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 142 141 143 13 (set (reg:SI 0 ax [169])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [0 blockNumber+0 S4 A32])) t3.c:299 90 {*movsi_internal}
     (nil))
(insn 143 142 145 13 (set (reg:DI 0 ax [orig:114 D.5022 ] [114])
        (sign_extend:DI (reg:SI 0 ax [169]))) t3.c:299 142 {*extendsidi2_rex64}
     (nil))
(insn 145 143 307 13 (parallel [
            (set (reg:DI 0 ax [171])
                (ashift:DI (reg:DI 0 ax [170])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:299 512 {*ashldi3_1}
     (nil))
(insn 307 145 147 13 (set (reg:DI 1 dx [172])
        (reg:DI 0 ax [170])) t3.c:299 89 {*movdi_internal}
     (nil))
(insn 147 307 148 13 (parallel [
            (set (reg:DI 1 dx [172])
                (ashift:DI (reg:DI 1 dx [172])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:299 512 {*ashldi3_1}
     (nil))
(insn 148 147 149 13 (parallel [
            (set (reg:DI 1 dx [orig:115 D.5022 ] [115])
                (plus:DI (reg:DI 1 dx [172])
                    (reg:DI 0 ax [170])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:299 218 {*adddi_1}
     (nil))
(insn 149 148 150 13 (set (reg/f:DI 0 ax [173])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])) t3.c:299 89 {*movdi_internal}
     (nil))
(insn 150 149 151 13 (parallel [
            (set (reg/f:DI 0 ax [orig:116 D.5023 ] [116])
                (plus:DI (reg/f:DI 0 ax [173])
                    (reg:DI 1 dx [orig:115 D.5022 ] [115])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:299 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])
            (reg:DI 1 dx [orig:115 D.5022 ] [115]))
        (nil)))
(insn 151 150 152 13 (parallel [
            (set (reg/f:DI 0 ax [orig:117 D.5028 ] [117])
                (plus:DI (reg/f:DI 0 ax [orig:116 D.5023 ] [116])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:299 218 {*adddi_1}
     (nil))
(insn 152 151 153 13 (set (reg:DI 2 cx)
        (reg/f:DI 0 ax [orig:117 D.5028 ] [117])) t3.c:299 89 {*movdi_internal}
     (nil))
(insn 153 152 154 13 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC23") [flags 0x2]  <var_decl 0x7fd505010e10 *.LC23>)) t3.c:299 89 {*movdi_internal}
     (nil))
(insn 154 153 155 13 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7fd504ffdea0 *.LC11>)) t3.c:299 89 {*movdi_internal}
     (nil))
(insn 155 154 156 13 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC24") [flags 0x2]  <var_decl 0x7fd505010ea0 *.LC24>)) t3.c:299 89 {*movdi_internal}
     (nil))
(insn 156 155 157 13 (set (reg:QI 0 ax)
        (const_int 0 [0])) t3.c:299 93 {*movqi_internal}
     (nil))
(call_insn 157 156 158 13 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd505133ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) t3.c:299 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (nil)))))))
(insn 158 157 159 13 (set (reg:SI 0 ax [174])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [0 blockNumber+0 S4 A32])) t3.c:300 90 {*movsi_internal}
     (nil))
(insn 159 158 161 13 (set (reg:DI 0 ax [orig:118 D.5022 ] [118])
        (sign_extend:DI (reg:SI 0 ax [174]))) t3.c:300 142 {*extendsidi2_rex64}
     (nil))
(insn 161 159 309 13 (parallel [
            (set (reg:DI 0 ax [176])
                (ashift:DI (reg:DI 0 ax [175])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:300 512 {*ashldi3_1}
     (nil))
(insn 309 161 163 13 (set (reg:DI 1 dx [177])
        (reg:DI 0 ax [175])) t3.c:300 89 {*movdi_internal}
     (nil))
(insn 163 309 164 13 (parallel [
            (set (reg:DI 1 dx [177])
                (ashift:DI (reg:DI 1 dx [177])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:300 512 {*ashldi3_1}
     (nil))
(insn 164 163 165 13 (parallel [
            (set (reg:DI 1 dx [orig:119 D.5022 ] [119])
                (plus:DI (reg:DI 1 dx [177])
                    (reg:DI 0 ax [175])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:300 218 {*adddi_1}
     (nil))
(insn 165 164 166 13 (set (reg/f:DI 0 ax [178])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])) t3.c:300 89 {*movdi_internal}
     (nil))
(insn 166 165 167 13 (parallel [
            (set (reg/f:DI 0 ax [orig:120 D.5023 ] [120])
                (plus:DI (reg/f:DI 0 ax [178])
                    (reg:DI 1 dx [orig:119 D.5022 ] [119])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:300 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])
            (reg:DI 1 dx [orig:119 D.5022 ] [119]))
        (nil)))
(insn 167 166 168 13 (parallel [
            (set (reg/f:DI 0 ax [orig:121 D.5029 ] [121])
                (plus:DI (reg/f:DI 0 ax [orig:120 D.5023 ] [120])
                    (const_int 136 [0x88])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:300 218 {*adddi_1}
     (nil))
(insn 168 167 169 13 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:121 D.5029 ] [121])) t3.c:300 89 {*movdi_internal}
     (nil))
(call_insn 169 168 171 13 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("localtime") [flags 0x41]  <function_decl 0x7fd50523c510 localtime>) [0 localtime S1 A8])
            (const_int 0 [0]))) t3.c:300 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 171 169 172 13 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 create+0 S8 A64])
        (reg:DI 0 ax [179])) t3.c:300 89 {*movdi_internal}
     (nil))
(insn 172 171 319 13 (set (reg:DI 1 dx [180])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 create+0 S8 A64])) t3.c:302 89 {*movdi_internal}
     (nil))
(insn 319 172 174 13 (set (reg:DI 0 ax [181])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -80 [0xffffffffffffffb0]))) t3.c:302 214 {*leadi}
     (nil))
(insn 174 319 175 13 (set (reg:DI 2 cx)
        (reg:DI 1 dx [180])) t3.c:302 89 {*movdi_internal}
     (nil))
(insn 175 174 176 13 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC25") [flags 0x2]  <var_decl 0x7fd505010f30 *.LC25>)) t3.c:302 89 {*movdi_internal}
     (nil))
(insn 176 175 177 13 (set (reg:DI 4 si)
        (const_int 64 [0x40])) t3.c:302 89 {*movdi_internal}
     (nil))
(insn 177 176 178 13 (set (reg:DI 5 di)
        (reg:DI 0 ax [181])) t3.c:302 89 {*movdi_internal}
     (nil))
(call_insn 178 177 320 13 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strftime") [flags 0x41]  <function_decl 0x7fd5051576c0 strftime>) [0 __builtin_strftime S1 A8])
            (const_int 0 [0]))) t3.c:302 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 320 178 180 13 (set (reg:DI 0 ax [182])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -80 [0xffffffffffffffb0]))) t3.c:303 214 {*leadi}
     (nil))
(insn 180 320 181 13 (set (reg:DI 2 cx)
        (reg:DI 0 ax [182])) t3.c:303 89 {*movdi_internal}
     (nil))
(insn 181 180 182 13 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC26") [flags 0x2]  <var_decl 0x7fd505019000 *.LC26>)) t3.c:303 89 {*movdi_internal}
     (nil))
(insn 182 181 183 13 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7fd504ffdea0 *.LC11>)) t3.c:303 89 {*movdi_internal}
     (nil))
(insn 183 182 184 13 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC27") [flags 0x2]  <var_decl 0x7fd505019090 *.LC27>)) t3.c:303 89 {*movdi_internal}
     (nil))
(insn 184 183 185 13 (set (reg:QI 0 ax)
        (const_int 0 [0])) t3.c:303 93 {*movqi_internal}
     (nil))
(call_insn 185 184 186 13 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd505133ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) t3.c:303 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (nil)))))))
(insn 186 185 187 13 (set (reg:SI 0 ax [183])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [0 blockNumber+0 S4 A32])) t3.c:304 90 {*movsi_internal}
     (nil))
(insn 187 186 189 13 (set (reg:DI 0 ax [orig:122 D.5022 ] [122])
        (sign_extend:DI (reg:SI 0 ax [183]))) t3.c:304 142 {*extendsidi2_rex64}
     (nil))
(insn 189 187 311 13 (parallel [
            (set (reg:DI 0 ax [185])
                (ashift:DI (reg:DI 0 ax [184])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:304 512 {*ashldi3_1}
     (nil))
(insn 311 189 191 13 (set (reg:DI 1 dx [186])
        (reg:DI 0 ax [184])) t3.c:304 89 {*movdi_internal}
     (nil))
(insn 191 311 192 13 (parallel [
            (set (reg:DI 1 dx [186])
                (ashift:DI (reg:DI 1 dx [186])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:304 512 {*ashldi3_1}
     (nil))
(insn 192 191 193 13 (parallel [
            (set (reg:DI 1 dx [orig:123 D.5022 ] [123])
                (plus:DI (reg:DI 1 dx [186])
                    (reg:DI 0 ax [184])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:304 218 {*adddi_1}
     (nil))
(insn 193 192 194 13 (set (reg/f:DI 0 ax [187])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])) t3.c:304 89 {*movdi_internal}
     (nil))
(insn 194 193 195 13 (parallel [
            (set (reg/f:DI 0 ax [orig:124 D.5023 ] [124])
                (plus:DI (reg/f:DI 0 ax [187])
                    (reg:DI 1 dx [orig:123 D.5022 ] [123])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:304 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])
            (reg:DI 1 dx [orig:123 D.5022 ] [123]))
        (nil)))
(insn 195 194 196 13 (parallel [
            (set (reg/f:DI 0 ax [orig:125 D.5029 ] [125])
                (plus:DI (reg/f:DI 0 ax [orig:124 D.5023 ] [124])
                    (const_int 144 [0x90])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:304 218 {*adddi_1}
     (nil))
(insn 196 195 197 13 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:125 D.5029 ] [125])) t3.c:304 89 {*movdi_internal}
     (nil))
(call_insn 197 196 199 13 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("localtime") [flags 0x41]  <function_decl 0x7fd50523c510 localtime>) [0 localtime S1 A8])
            (const_int 0 [0]))) t3.c:304 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 199 197 200 13 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 access+0 S8 A64])
        (reg:DI 0 ax [188])) t3.c:304 89 {*movdi_internal}
     (nil))
(insn 200 199 321 13 (set (reg:DI 1 dx [189])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 access+0 S8 A64])) t3.c:305 89 {*movdi_internal}
     (nil))
(insn 321 200 202 13 (set (reg:DI 0 ax [190])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -80 [0xffffffffffffffb0]))) t3.c:305 214 {*leadi}
     (nil))
(insn 202 321 203 13 (set (reg:DI 2 cx)
        (reg:DI 1 dx [189])) t3.c:305 89 {*movdi_internal}
     (nil))
(insn 203 202 204 13 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC25") [flags 0x2]  <var_decl 0x7fd505010f30 *.LC25>)) t3.c:305 89 {*movdi_internal}
     (nil))
(insn 204 203 205 13 (set (reg:DI 4 si)
        (const_int 64 [0x40])) t3.c:305 89 {*movdi_internal}
     (nil))
(insn 205 204 206 13 (set (reg:DI 5 di)
        (reg:DI 0 ax [190])) t3.c:305 89 {*movdi_internal}
     (nil))
(call_insn 206 205 322 13 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strftime") [flags 0x41]  <function_decl 0x7fd5051576c0 strftime>) [0 __builtin_strftime S1 A8])
            (const_int 0 [0]))) t3.c:305 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 322 206 208 13 (set (reg:DI 0 ax [191])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -80 [0xffffffffffffffb0]))) t3.c:306 214 {*leadi}
     (nil))
(insn 208 322 209 13 (set (reg:DI 2 cx)
        (reg:DI 0 ax [191])) t3.c:306 89 {*movdi_internal}
     (nil))
(insn 209 208 210 13 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC28") [flags 0x2]  <var_decl 0x7fd505019120 *.LC28>)) t3.c:306 89 {*movdi_internal}
     (nil))
(insn 210 209 211 13 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7fd504ffdea0 *.LC11>)) t3.c:306 89 {*movdi_internal}
     (nil))
(insn 211 210 212 13 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC27") [flags 0x2]  <var_decl 0x7fd505019090 *.LC27>)) t3.c:306 89 {*movdi_internal}
     (nil))
(insn 212 211 213 13 (set (reg:QI 0 ax)
        (const_int 0 [0])) t3.c:306 93 {*movqi_internal}
     (nil))
(call_insn 213 212 214 13 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd505133ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) t3.c:306 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (nil)))))))
(insn 214 213 215 13 (set (reg:SI 0 ax [192])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [0 blockNumber+0 S4 A32])) t3.c:307 90 {*movsi_internal}
     (nil))
(insn 215 214 217 13 (set (reg:DI 0 ax [orig:126 D.5022 ] [126])
        (sign_extend:DI (reg:SI 0 ax [192]))) t3.c:307 142 {*extendsidi2_rex64}
     (nil))
(insn 217 215 313 13 (parallel [
            (set (reg:DI 0 ax [194])
                (ashift:DI (reg:DI 0 ax [193])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:307 512 {*ashldi3_1}
     (nil))
(insn 313 217 219 13 (set (reg:DI 1 dx [195])
        (reg:DI 0 ax [193])) t3.c:307 89 {*movdi_internal}
     (nil))
(insn 219 313 220 13 (parallel [
            (set (reg:DI 1 dx [195])
                (ashift:DI (reg:DI 1 dx [195])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:307 512 {*ashldi3_1}
     (nil))
(insn 220 219 221 13 (parallel [
            (set (reg:DI 1 dx [orig:127 D.5022 ] [127])
                (plus:DI (reg:DI 1 dx [195])
                    (reg:DI 0 ax [193])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:307 218 {*adddi_1}
     (nil))
(insn 221 220 222 13 (set (reg/f:DI 0 ax [196])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])) t3.c:307 89 {*movdi_internal}
     (nil))
(insn 222 221 223 13 (parallel [
            (set (reg/f:DI 0 ax [orig:128 D.5023 ] [128])
                (plus:DI (reg/f:DI 0 ax [196])
                    (reg:DI 1 dx [orig:127 D.5022 ] [127])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:307 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])
            (reg:DI 1 dx [orig:127 D.5022 ] [127]))
        (nil)))
(insn 223 222 224 13 (parallel [
            (set (reg/f:DI 0 ax [orig:129 D.5029 ] [129])
                (plus:DI (reg/f:DI 0 ax [orig:128 D.5023 ] [128])
                    (const_int 152 [0x98])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:307 218 {*adddi_1}
     (nil))
(insn 224 223 225 13 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:129 D.5029 ] [129])) t3.c:307 89 {*movdi_internal}
     (nil))
(call_insn 225 224 227 13 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("localtime") [flags 0x41]  <function_decl 0x7fd50523c510 localtime>) [0 localtime S1 A8])
            (const_int 0 [0]))) t3.c:307 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 227 225 228 13 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [0 mod+0 S8 A64])
        (reg:DI 0 ax [197])) t3.c:307 89 {*movdi_internal}
     (nil))
(insn 228 227 323 13 (set (reg:DI 1 dx [198])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [0 mod+0 S8 A64])) t3.c:308 89 {*movdi_internal}
     (nil))
(insn 323 228 230 13 (set (reg:DI 0 ax [199])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -80 [0xffffffffffffffb0]))) t3.c:308 214 {*leadi}
     (nil))
(insn 230 323 231 13 (set (reg:DI 2 cx)
        (reg:DI 1 dx [198])) t3.c:308 89 {*movdi_internal}
     (nil))
(insn 231 230 232 13 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC25") [flags 0x2]  <var_decl 0x7fd505010f30 *.LC25>)) t3.c:308 89 {*movdi_internal}
     (nil))
(insn 232 231 233 13 (set (reg:DI 4 si)
        (const_int 64 [0x40])) t3.c:308 89 {*movdi_internal}
     (nil))
(insn 233 232 234 13 (set (reg:DI 5 di)
        (reg:DI 0 ax [199])) t3.c:308 89 {*movdi_internal}
     (nil))
(call_insn 234 233 324 13 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strftime") [flags 0x41]  <function_decl 0x7fd5051576c0 strftime>) [0 __builtin_strftime S1 A8])
            (const_int 0 [0]))) t3.c:308 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 324 234 236 13 (set (reg:DI 0 ax [200])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -80 [0xffffffffffffffb0]))) t3.c:309 214 {*leadi}
     (nil))
(insn 236 324 237 13 (set (reg:DI 2 cx)
        (reg:DI 0 ax [200])) t3.c:309 89 {*movdi_internal}
     (nil))
(insn 237 236 238 13 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC29") [flags 0x2]  <var_decl 0x7fd5050191b0 *.LC29>)) t3.c:309 89 {*movdi_internal}
     (nil))
(insn 238 237 239 13 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7fd504ffdea0 *.LC11>)) t3.c:309 89 {*movdi_internal}
     (nil))
(insn 239 238 240 13 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC27") [flags 0x2]  <var_decl 0x7fd505019090 *.LC27>)) t3.c:309 89 {*movdi_internal}
     (nil))
(insn 240 239 241 13 (set (reg:QI 0 ax)
        (const_int 0 [0])) t3.c:309 93 {*movqi_internal}
     (nil))
(call_insn 241 240 242 13 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd505133ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) t3.c:309 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (nil)))))))
(insn 242 241 243 13 (set (reg:SI 0 ax [201])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [0 blockNumber+0 S4 A32])) t3.c:310 90 {*movsi_internal}
     (nil))
(insn 243 242 245 13 (set (reg:DI 0 ax [orig:130 D.5022 ] [130])
        (sign_extend:DI (reg:SI 0 ax [201]))) t3.c:310 142 {*extendsidi2_rex64}
     (nil))
(insn 245 243 315 13 (parallel [
            (set (reg:DI 0 ax [203])
                (ashift:DI (reg:DI 0 ax [202])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:310 512 {*ashldi3_1}
     (nil))
(insn 315 245 247 13 (set (reg:DI 1 dx [204])
        (reg:DI 0 ax [202])) t3.c:310 89 {*movdi_internal}
     (nil))
(insn 247 315 248 13 (parallel [
            (set (reg:DI 1 dx [204])
                (ashift:DI (reg:DI 1 dx [204])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:310 512 {*ashldi3_1}
     (nil))
(insn 248 247 249 13 (parallel [
            (set (reg:DI 1 dx [orig:131 D.5022 ] [131])
                (plus:DI (reg:DI 1 dx [204])
                    (reg:DI 0 ax [202])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:310 218 {*adddi_1}
     (nil))
(insn 249 248 250 13 (set (reg/f:DI 0 ax [205])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])) t3.c:310 89 {*movdi_internal}
     (nil))
(insn 250 249 251 13 (parallel [
            (set (reg/f:DI 0 ax [orig:132 D.5023 ] [132])
                (plus:DI (reg/f:DI 0 ax [205])
                    (reg:DI 1 dx [orig:131 D.5022 ] [131])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:310 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])
            (reg:DI 1 dx [orig:131 D.5022 ] [131]))
        (nil)))
(insn 251 250 252 13 (set (reg:SI 0 ax [orig:133 D.5030 ] [133])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:132 D.5023 ] [132])
                (const_int 160 [0xa0])) [0 _78->content.fd.access+0 S4 A64])) t3.c:310 90 {*movsi_internal}
     (nil))
(insn 252 251 253 13 (set (reg:SI 2 cx)
        (reg:SI 0 ax [orig:133 D.5030 ] [133])) t3.c:310 90 {*movsi_internal}
     (nil))
(insn 253 252 254 13 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC30") [flags 0x2]  <var_decl 0x7fd505019240 *.LC30>)) t3.c:310 89 {*movdi_internal}
     (nil))
(insn 254 253 255 13 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7fd504ffdea0 *.LC11>)) t3.c:310 89 {*movdi_internal}
     (nil))
(insn 255 254 256 13 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC31") [flags 0x2]  <var_decl 0x7fd5050192d0 *.LC31>)) t3.c:310 89 {*movdi_internal}
     (nil))
(insn 256 255 257 13 (set (reg:QI 0 ax)
        (const_int 0 [0])) t3.c:310 93 {*movqi_internal}
     (nil))
(call_insn 257 256 258 13 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd505133ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) t3.c:310 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:SI (use (reg:SI 2 cx))
                        (nil)))))))
(insn 258 257 259 13 (set (reg:SI 0 ax [206])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [0 blockNumber+0 S4 A32])) t3.c:311 90 {*movsi_internal}
     (nil))
(insn 259 258 261 13 (set (reg:DI 0 ax [orig:134 D.5022 ] [134])
        (sign_extend:DI (reg:SI 0 ax [206]))) t3.c:311 142 {*extendsidi2_rex64}
     (nil))
(insn 261 259 317 13 (parallel [
            (set (reg:DI 0 ax [208])
                (ashift:DI (reg:DI 0 ax [207])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:311 512 {*ashldi3_1}
     (nil))
(insn 317 261 263 13 (set (reg:DI 1 dx [209])
        (reg:DI 0 ax [207])) t3.c:311 89 {*movdi_internal}
     (nil))
(insn 263 317 264 13 (parallel [
            (set (reg:DI 1 dx [209])
                (ashift:DI (reg:DI 1 dx [209])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:311 512 {*ashldi3_1}
     (nil))
(insn 264 263 265 13 (parallel [
            (set (reg:DI 1 dx [orig:135 D.5022 ] [135])
                (plus:DI (reg:DI 1 dx [209])
                    (reg:DI 0 ax [207])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:311 218 {*adddi_1}
     (nil))
(insn 265 264 266 13 (set (reg/f:DI 0 ax [210])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])) t3.c:311 89 {*movdi_internal}
     (nil))
(insn 266 265 267 13 (parallel [
            (set (reg/f:DI 0 ax [orig:136 D.5023 ] [136])
                (plus:DI (reg/f:DI 0 ax [210])
                    (reg:DI 1 dx [orig:135 D.5022 ] [135])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:311 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 memory+0 S8 A64])
            (reg:DI 1 dx [orig:135 D.5022 ] [135]))
        (nil)))
(insn 267 266 268 13 (set (reg:HI 0 ax [orig:137 D.5031 ] [137])
        (mem/j:HI (plus:DI (reg/f:DI 0 ax [orig:136 D.5023 ] [136])
                (const_int 164 [0xa4])) [0 _83->content.fd.owner+0 S2 A32])) t3.c:311 92 {*movhi_internal}
     (nil))
(insn 268 267 269 13 (set (reg:SI 0 ax [orig:138 D.5020 ] [138])
        (zero_extend:SI (reg:HI 0 ax [orig:137 D.5031 ] [137]))) t3.c:311 139 {*zero_extendhisi2}
     (nil))
(insn 269 268 270 13 (set (reg:SI 2 cx)
        (reg:SI 0 ax [orig:138 D.5020 ] [138])) t3.c:311 90 {*movsi_internal}
     (nil))
(insn 270 269 271 13 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC32") [flags 0x2]  <var_decl 0x7fd505019360 *.LC32>)) t3.c:311 89 {*movdi_internal}
     (nil))
(insn 271 270 272 13 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7fd504ffdea0 *.LC11>)) t3.c:311 89 {*movdi_internal}
     (nil))
(insn 272 271 273 13 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC31") [flags 0x2]  <var_decl 0x7fd5050192d0 *.LC31>)) t3.c:311 89 {*movdi_internal}
     (nil))
(insn 273 272 274 13 (set (reg:QI 0 ax)
        (const_int 0 [0])) t3.c:311 93 {*movqi_internal}
     (nil))
(call_insn 274 273 275 13 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fd505133ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) t3.c:311 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:SI (use (reg:SI 2 cx))
                        (nil)))))))
(insn 275 274 278 13 (set (reg:SI 0 ax [orig:87 D.5020 ] [87])
        (const_int 0 [0])) t3.c:313 90 {*movsi_internal}
     (nil))
;;  succ:       14 (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       13 (FALLTHRU)
;;              7 [100.0%] 
;;              9 [100.0%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 2 [cx] 17 [flags]
(code_label 278 275 279 14 73 "" [2 uses])
(note 279 278 285 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 285 279 286 14 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 6 bp)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.5032+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (reg:DI 2 cx [213]))
        ]) t3.c:314 990 {stack_tls_protect_test_di}
     (nil))
(jump_insn 286 285 292 14 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 289)
            (pc))) t3.c:314 612 {*jcc_1}
     (nil)
 -> 289)
;;  succ:       16
;;              15 (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

;; basic block 15, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14 (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 292 286 287 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(call_insn 287 292 288 15 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd504fa9288 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) t3.c:314 660 {*call}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
;;  succ:      
;; lr  out 	 7 [sp]

(barrier 288 287 289)
;; basic block 16, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 15, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	
(code_label 289 288 293 16 74 "" [1 uses])
(note 293 289 290 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 290 293 330 16 (use (reg/i:SI 0 ax)) t3.c:314 -1
     (nil))
(note 330 290 331 16 NOTE_INSN_EPILOGUE_BEG)
(insn/f 331 330 332 16 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 6 bp)
                    (const_int 8 [0x8])))
            (set (reg/f:DI 6 bp)
                (mem:DI (reg/f:DI 6 bp) [0  S8 A8]))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) t3.c:314 -1
     (expr_list:REG_CFA_DEF_CFA (plus:DI (reg/f:DI 7 sp)
            (const_int 8 [0x8]))
        (nil)))
(jump_insn 332 331 333 16 (simple_return) t3.c:314 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

(barrier 333 332 300)
(note 300 333 0 NOTE_INSN_DELETED)

;; Function main (main, funcdef_no=12, decl_uid=4543, cgraph_uid=12, symbol_order=12)

starting the processing of deferred insns
ending the processing of deferred insns


main

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 37[r8]
;;  ref usage 	r0={35d,30u} r1={30d,14u} r2={32d,16u} r4={29d,14u} r5={31d,15u} r6={3d,66u} r7={4d,24u} r8={15d} r9={15d} r10={15d} r11={15d} r12={15d} r13={15d} r14={15d} r15={15d} r17={20d,2u} r18={15d} r19={15d} r20={1d,1u} r21={16d} r22={16d} r23={16d} r24={16d} r25={16d} r26={16d} r27={16d} r28={16d} r29={15d} r30={15d} r31={15d} r32={15d} r33={15d} r34={15d} r35={15d} r36={15d} r37={28d,12u} r38={16d} r39={15d} r40={15d} r45={15d} r46={15d} r47={15d} r48={15d} r49={15d} r50={15d} r51={15d} r52={15d} r53={15d} r54={15d} r55={15d} r56={15d} r57={15d} r58={15d} r59={15d} r60={15d} r61={15d} r62={15d} r63={15d} r64={15d} r65={15d} r66={15d} r67={15d} r68={15d} r69={15d} r70={15d} r71={15d} r72={15d} r73={15d} r74={15d} r75={15d} r76={15d} r77={15d} r78={15d} r79={15d} r80={15d} 
;;    total ref usage 1391{1197d,194u,0e} in 125{110 regular + 15 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 6 1 176 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 176 6 177 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg/f:DI 6 bp)) t3.c:316 -1
     (nil))
(insn/f 177 176 178 2 (set (reg/f:DI 6 bp)
        (reg/f:DI 7 sp)) t3.c:316 -1
     (nil))
(insn/f 178 177 179 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -96 [0xffffffffffffffa0])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) t3.c:316 -1
     (nil))
(note 179 178 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 179 3 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 argc+0 S4 A32])
        (reg:SI 5 di [ argc ])) t3.c:316 90 {*movsi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 argv+0 S8 A64])
        (reg:DI 4 si [ argv ])) t3.c:316 89 {*movdi_internal}
     (nil))
(note 4 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 4 8 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 6 bp)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.5055+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (reg:DI 0 ax [147])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) t3.c:316 986 {stack_tls_protect_set_di}
     (nil))
(insn 8 5 9 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [0 num_of_blocks+0 S4 A32])
        (const_int 256 [0x100])) t3.c:317 90 {*movsi_internal}
     (nil))
(insn 9 8 173 2 (set (reg:SI 0 ax [115])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [0 num_of_blocks+0 S4 A32])) t3.c:319 90 {*movsi_internal}
     (nil))
(insn 173 9 12 2 (set (reg:SI 1 dx [117])
        (plus:SI (reg:SI 0 ax [116])
            (const_int 7 [0x7]))) t3.c:319 213 {*leasi}
     (nil))
(insn 12 173 13 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 0 ax [116])
            (const_int 0 [0]))) t3.c:319 3 {*cmpsi_ccno_1}
     (nil))
(insn 13 12 14 2 (set (reg:SI 0 ax [116])
        (if_then_else:SI (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:SI 1 dx [117])
            (reg:SI 0 ax [116]))) t3.c:319 953 {*movsicc_noc}
     (nil))
(insn 14 13 15 2 (parallel [
            (set (reg:SI 0 ax [118])
                (ashiftrt:SI (reg:SI 0 ax [116])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) t3.c:319 545 {*ashrsi3_1}
     (nil))
(insn 15 14 16 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector_len+0 S4 A32])
        (reg:SI 0 ax [118])) t3.c:319 90 {*movsi_internal}
     (nil))
(insn 16 15 174 2 (set (reg:SI 1 dx [119])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [0 num_of_blocks+0 S4 A32])) t3.c:322 90 {*movsi_internal}
     (nil))
(insn 174 16 175 2 (set (reg:DI 2 cx [120])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -24 [0xffffffffffffffe8]))) t3.c:322 214 {*leadi}
     (nil))
(insn 175 174 20 2 (set (reg:DI 0 ax [121])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -16 [0xfffffffffffffff0]))) t3.c:322 214 {*leadi}
     (nil))
(insn 20 175 21 2 (set (reg:DI 4 si)
        (reg:DI 2 cx [120])) t3.c:322 89 {*movdi_internal}
     (nil))
(insn 21 20 22 2 (set (reg:DI 5 di)
        (reg:DI 0 ax [121])) t3.c:322 89 {*movdi_internal}
     (nil))
(call_insn 22 21 23 2 (call (mem:QI (symbol_ref:DI ("init") [flags 0x3]  <function_decl 0x7fd504f2d288 init>) [0 init S1 A8])
        (const_int 0 [0])) t3.c:322 660 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 23 22 24 2 (set (reg/f:DI 4 si [orig:87 D.5052 ] [87])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector+0 S8 A64])) t3.c:324 89 {*movdi_internal}
     (nil))
(insn 24 23 25 2 (set (reg/f:DI 0 ax [orig:88 D.5053 ] [88])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 memory+0 S8 A64])) t3.c:324 89 {*movdi_internal}
     (nil))
(insn 25 24 26 2 (set (reg:SI 1 dx [122])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector_len+0 S4 A32])) t3.c:324 90 {*movsi_internal}
     (nil))
(insn 26 25 27 2 (set (reg:SI 37 r8)
        (const_int 0 [0])) t3.c:324 90 {*movsi_internal}
     (nil))
(insn 27 26 30 2 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*.LC33") [flags 0x2]  <var_decl 0x7fd505025240 *.LC33>)) t3.c:324 89 {*movdi_internal}
     (nil))
(insn 30 27 31 2 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:88 D.5053 ] [88])) t3.c:324 89 {*movdi_internal}
     (nil))
(call_insn 31 30 33 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("create_file") [flags 0x3]  <function_decl 0x7fd504f2d6c0 create_file>) [0 create_file S1 A8])
            (const_int 0 [0]))) t3.c:324 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 33 31 34 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [0 file1+0 S4 A32])
        (reg:SI 0 ax [123])) t3.c:324 90 {*movsi_internal}
     (nil))
(insn 34 33 35 2 (set (reg/f:DI 4 si [orig:89 D.5052 ] [89])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector+0 S8 A64])) t3.c:325 89 {*movdi_internal}
     (nil))
(insn 35 34 36 2 (set (reg/f:DI 0 ax [orig:90 D.5053 ] [90])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 memory+0 S8 A64])) t3.c:325 89 {*movdi_internal}
     (nil))
(insn 36 35 37 2 (set (reg:SI 1 dx [124])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector_len+0 S4 A32])) t3.c:325 90 {*movsi_internal}
     (nil))
(insn 37 36 38 2 (set (reg:SI 37 r8)
        (const_int 0 [0])) t3.c:325 90 {*movsi_internal}
     (nil))
(insn 38 37 41 2 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*.LC34") [flags 0x2]  <var_decl 0x7fd5050252d0 *.LC34>)) t3.c:325 89 {*movdi_internal}
     (nil))
(insn 41 38 42 2 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:90 D.5053 ] [90])) t3.c:325 89 {*movdi_internal}
     (nil))
(call_insn 42 41 44 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("create_file") [flags 0x3]  <function_decl 0x7fd504f2d6c0 create_file>) [0 create_file S1 A8])
            (const_int 0 [0]))) t3.c:325 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 44 42 45 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 file2+0 S4 A32])
        (reg:SI 0 ax [125])) t3.c:325 90 {*movsi_internal}
     (nil))
(insn 45 44 46 2 (set (reg/f:DI 4 si [orig:91 D.5052 ] [91])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector+0 S8 A64])) t3.c:327 89 {*movdi_internal}
     (nil))
(insn 46 45 47 2 (set (reg/f:DI 0 ax [orig:92 D.5053 ] [92])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 memory+0 S8 A64])) t3.c:327 89 {*movdi_internal}
     (nil))
(insn 47 46 48 2 (set (reg:SI 1 dx [126])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector_len+0 S4 A32])) t3.c:327 90 {*movsi_internal}
     (nil))
(insn 48 47 49 2 (set (reg:SI 37 r8)
        (const_int 0 [0])) t3.c:327 90 {*movsi_internal}
     (nil))
(insn 49 48 52 2 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*.LC35") [flags 0x2]  <var_decl 0x7fd505025360 *.LC35>)) t3.c:327 89 {*movdi_internal}
     (nil))
(insn 52 49 53 2 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:92 D.5053 ] [92])) t3.c:327 89 {*movdi_internal}
     (nil))
(call_insn 53 52 55 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("create_file") [flags 0x3]  <function_decl 0x7fd504f2d6c0 create_file>) [0 create_file S1 A8])
            (const_int 0 [0]))) t3.c:327 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 55 53 56 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [0 file3+0 S4 A32])
        (reg:SI 0 ax [127])) t3.c:327 90 {*movsi_internal}
     (nil))
(insn 56 55 57 2 (set (reg/f:DI 4 si [orig:93 D.5052 ] [93])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector+0 S8 A64])) t3.c:329 89 {*movdi_internal}
     (nil))
(insn 57 56 58 2 (set (reg/f:DI 0 ax [orig:94 D.5053 ] [94])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 memory+0 S8 A64])) t3.c:329 89 {*movdi_internal}
     (nil))
(insn 58 57 59 2 (set (reg:SI 1 dx [128])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector_len+0 S4 A32])) t3.c:329 90 {*movsi_internal}
     (nil))
(insn 59 58 60 2 (set (reg:SI 37 r8)
        (const_int 0 [0])) t3.c:329 90 {*movsi_internal}
     (nil))
(insn 60 59 63 2 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*.LC36") [flags 0x2]  <var_decl 0x7fd5050253f0 *.LC36>)) t3.c:329 89 {*movdi_internal}
     (nil))
(insn 63 60 64 2 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:94 D.5053 ] [94])) t3.c:329 89 {*movdi_internal}
     (nil))
(call_insn 64 63 66 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("create_dir") [flags 0x3]  <function_decl 0x7fd504f2d798 create_dir>) [0 create_dir S1 A8])
            (const_int 0 [0]))) t3.c:329 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 66 64 67 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 dir1+0 S4 A32])
        (reg:SI 0 ax [129])) t3.c:329 90 {*movsi_internal}
     (nil))
(insn 67 66 68 2 (set (reg/f:DI 4 si [orig:95 D.5052 ] [95])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector+0 S8 A64])) t3.c:330 89 {*movdi_internal}
     (nil))
(insn 68 67 69 2 (set (reg/f:DI 0 ax [orig:96 D.5053 ] [96])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 memory+0 S8 A64])) t3.c:330 89 {*movdi_internal}
     (nil))
(insn 69 68 70 2 (set (reg:SI 1 dx [130])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector_len+0 S4 A32])) t3.c:330 90 {*movsi_internal}
     (nil))
(insn 70 69 71 2 (set (reg:SI 37 r8)
        (const_int 0 [0])) t3.c:330 90 {*movsi_internal}
     (nil))
(insn 71 70 74 2 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*.LC37") [flags 0x2]  <var_decl 0x7fd505025480 *.LC37>)) t3.c:330 89 {*movdi_internal}
     (nil))
(insn 74 71 75 2 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:96 D.5053 ] [96])) t3.c:330 89 {*movdi_internal}
     (nil))
(call_insn 75 74 77 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("create_dir") [flags 0x3]  <function_decl 0x7fd504f2d798 create_dir>) [0 create_dir S1 A8])
            (const_int 0 [0]))) t3.c:330 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 77 75 78 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [0 dir2+0 S4 A32])
        (reg:SI 0 ax [131])) t3.c:330 90 {*movsi_internal}
     (nil))
(insn 78 77 79 2 (set (reg/f:DI 4 si [orig:97 D.5052 ] [97])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector+0 S8 A64])) t3.c:331 89 {*movdi_internal}
     (nil))
(insn 79 78 80 2 (set (reg/f:DI 0 ax [orig:98 D.5053 ] [98])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 memory+0 S8 A64])) t3.c:331 89 {*movdi_internal}
     (nil))
(insn 80 79 81 2 (set (reg:SI 1 dx [132])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector_len+0 S4 A32])) t3.c:331 90 {*movsi_internal}
     (nil))
(insn 81 80 82 2 (set (reg:SI 37 r8)
        (const_int 0 [0])) t3.c:331 90 {*movsi_internal}
     (nil))
(insn 82 81 85 2 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*.LC38") [flags 0x2]  <var_decl 0x7fd505025510 *.LC38>)) t3.c:331 89 {*movdi_internal}
     (nil))
(insn 85 82 86 2 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:98 D.5053 ] [98])) t3.c:331 89 {*movdi_internal}
     (nil))
(call_insn 86 85 88 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("create_dir") [flags 0x3]  <function_decl 0x7fd504f2d798 create_dir>) [0 create_dir S1 A8])
            (const_int 0 [0]))) t3.c:331 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 88 86 89 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 dir3+0 S4 A32])
        (reg:SI 0 ax [133])) t3.c:331 90 {*movsi_internal}
     (nil))
(insn 89 88 90 2 (set (reg/f:DI 4 si [orig:99 D.5052 ] [99])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector+0 S8 A64])) t3.c:332 89 {*movdi_internal}
     (nil))
(insn 90 89 91 2 (set (reg/f:DI 0 ax [orig:100 D.5053 ] [100])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 memory+0 S8 A64])) t3.c:332 89 {*movdi_internal}
     (nil))
(insn 91 90 92 2 (set (reg:SI 1 dx [134])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector_len+0 S4 A32])) t3.c:332 90 {*movsi_internal}
     (nil))
(insn 92 91 93 2 (set (reg:SI 37 r8)
        (const_int 0 [0])) t3.c:332 90 {*movsi_internal}
     (nil))
(insn 93 92 96 2 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*.LC39") [flags 0x2]  <var_decl 0x7fd5050255a0 *.LC39>)) t3.c:332 89 {*movdi_internal}
     (nil))
(insn 96 93 97 2 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:100 D.5053 ] [100])) t3.c:332 89 {*movdi_internal}
     (nil))
(call_insn 97 96 99 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("create_dir") [flags 0x3]  <function_decl 0x7fd504f2d798 create_dir>) [0 create_dir S1 A8])
            (const_int 0 [0]))) t3.c:332 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 99 97 100 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 dir4+0 S4 A32])
        (reg:SI 0 ax [135])) t3.c:332 90 {*movsi_internal}
     (nil))
(insn 100 99 101 2 (set (reg/f:DI 4 si [orig:101 D.5052 ] [101])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector+0 S8 A64])) t3.c:333 89 {*movdi_internal}
     (nil))
(insn 101 100 102 2 (set (reg/f:DI 0 ax [orig:102 D.5053 ] [102])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 memory+0 S8 A64])) t3.c:333 89 {*movdi_internal}
     (nil))
(insn 102 101 103 2 (set (reg:SI 1 dx [136])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector_len+0 S4 A32])) t3.c:333 90 {*movsi_internal}
     (nil))
(insn 103 102 104 2 (set (reg:SI 37 r8)
        (const_int 0 [0])) t3.c:333 90 {*movsi_internal}
     (nil))
(insn 104 103 107 2 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*.LC40") [flags 0x2]  <var_decl 0x7fd505025630 *.LC40>)) t3.c:333 89 {*movdi_internal}
     (nil))
(insn 107 104 108 2 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:102 D.5053 ] [102])) t3.c:333 89 {*movdi_internal}
     (nil))
(call_insn 108 107 110 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("create_dir") [flags 0x3]  <function_decl 0x7fd504f2d798 create_dir>) [0 create_dir S1 A8])
            (const_int 0 [0]))) t3.c:333 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 110 108 111 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 dir5+0 S4 A32])
        (reg:SI 0 ax [137])) t3.c:333 90 {*movsi_internal}
     (nil))
(insn 111 110 112 2 (set (reg/f:DI 4 si [orig:103 D.5052 ] [103])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector+0 S8 A64])) t3.c:334 89 {*movdi_internal}
     (nil))
(insn 112 111 113 2 (set (reg/f:DI 0 ax [orig:104 D.5053 ] [104])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 memory+0 S8 A64])) t3.c:334 89 {*movdi_internal}
     (nil))
(insn 113 112 114 2 (set (reg:SI 1 dx [138])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector_len+0 S4 A32])) t3.c:334 90 {*movsi_internal}
     (nil))
(insn 114 113 115 2 (set (reg:SI 37 r8)
        (const_int 0 [0])) t3.c:334 90 {*movsi_internal}
     (nil))
(insn 115 114 118 2 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*.LC41") [flags 0x2]  <var_decl 0x7fd5050256c0 *.LC41>)) t3.c:334 89 {*movdi_internal}
     (nil))
(insn 118 115 119 2 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:104 D.5053 ] [104])) t3.c:334 89 {*movdi_internal}
     (nil))
(call_insn 119 118 121 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("create_dir") [flags 0x3]  <function_decl 0x7fd504f2d798 create_dir>) [0 create_dir S1 A8])
            (const_int 0 [0]))) t3.c:334 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 121 119 122 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 dir6+0 S4 A32])
        (reg:SI 0 ax [139])) t3.c:334 90 {*movsi_internal}
     (nil))
(insn 122 121 123 2 (set (reg/f:DI 4 si [orig:105 D.5052 ] [105])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector+0 S8 A64])) t3.c:336 89 {*movdi_internal}
     (nil))
(insn 123 122 124 2 (set (reg/f:DI 0 ax [orig:106 D.5053 ] [106])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 memory+0 S8 A64])) t3.c:336 89 {*movdi_internal}
     (nil))
(insn 124 123 125 2 (set (reg:SI 2 cx [140])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 dir1+0 S4 A32])) t3.c:336 90 {*movsi_internal}
     (nil))
(insn 125 124 126 2 (set (reg:SI 1 dx [141])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector_len+0 S4 A32])) t3.c:336 90 {*movsi_internal}
     (nil))
(insn 126 125 127 2 (set (reg:SI 37 r8)
        (reg:SI 2 cx [140])) t3.c:336 90 {*movsi_internal}
     (nil))
(insn 127 126 130 2 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7fd504ffdea0 *.LC11>)) t3.c:336 89 {*movdi_internal}
     (nil))
(insn 130 127 131 2 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:106 D.5053 ] [106])) t3.c:336 89 {*movdi_internal}
     (nil))
(call_insn 131 130 132 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("obtain_file_information") [flags 0x3]  <function_decl 0x7fd504f2da20 obtain_file_information>) [0 obtain_file_information S1 A8])
            (const_int 0 [0]))) t3.c:336 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 132 131 133 2 (set (reg/f:DI 4 si [orig:107 D.5052 ] [107])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector+0 S8 A64])) t3.c:337 89 {*movdi_internal}
     (nil))
(insn 133 132 134 2 (set (reg/f:DI 0 ax [orig:108 D.5053 ] [108])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 memory+0 S8 A64])) t3.c:337 89 {*movdi_internal}
     (nil))
(insn 134 133 135 2 (set (reg:SI 2 cx [142])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 dir1+0 S4 A32])) t3.c:337 90 {*movsi_internal}
     (nil))
(insn 135 134 136 2 (set (reg:SI 1 dx [143])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector_len+0 S4 A32])) t3.c:337 90 {*movsi_internal}
     (nil))
(insn 136 135 137 2 (set (reg:SI 37 r8)
        (reg:SI 2 cx [142])) t3.c:337 90 {*movsi_internal}
     (nil))
(insn 137 136 140 2 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7fd504ffdea0 *.LC11>)) t3.c:337 89 {*movdi_internal}
     (nil))
(insn 140 137 141 2 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:108 D.5053 ] [108])) t3.c:337 89 {*movdi_internal}
     (nil))
(call_insn 141 140 142 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("delete_dir") [flags 0x3]  <function_decl 0x7fd504f2d948 delete_dir>) [0 delete_dir S1 A8])
            (const_int 0 [0]))) t3.c:337 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 142 141 143 2 (set (reg/f:DI 4 si [orig:109 D.5052 ] [109])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 bitvector+0 S8 A64])) t3.c:338 89 {*movdi_internal}
     (nil))
(insn 143 142 144 2 (set (reg/f:DI 0 ax [orig:110 D.5053 ] [110])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 memory+0 S8 A64])) t3.c:338 89 {*movdi_internal}
     (nil))
(insn 144 143 145 2 (set (reg:SI 2 cx [144])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 dir1+0 S4 A32])) t3.c:338 90 {*movsi_internal}
     (nil))
(insn 145 144 146 2 (set (reg:SI 1 dx [145])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 bitvector_len+0 S4 A32])) t3.c:338 90 {*movsi_internal}
     (nil))
(insn 146 145 147 2 (set (reg:SI 37 r8)
        (reg:SI 2 cx [144])) t3.c:338 90 {*movsi_internal}
     (nil))
(insn 147 146 150 2 (set (reg:DI 2 cx)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7fd504ffdea0 *.LC11>)) t3.c:338 89 {*movdi_internal}
     (nil))
(insn 150 147 151 2 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:110 D.5053 ] [110])) t3.c:338 89 {*movdi_internal}
     (nil))
(call_insn 151 150 152 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("obtain_file_information") [flags 0x3]  <function_decl 0x7fd504f2da20 obtain_file_information>) [0 obtain_file_information S1 A8])
            (const_int 0 [0]))) t3.c:338 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 152 151 153 2 (set (reg/f:DI 0 ax [orig:111 D.5053 ] [111])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 memory+0 S8 A64])) t3.c:341 89 {*movdi_internal}
     (nil))
(insn 153 152 154 2 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:111 D.5053 ] [111])) t3.c:341 89 {*movdi_internal}
     (nil))
(call_insn 154 153 155 2 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7fd505149e58 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) t3.c:341 660 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 155 154 163 2 (set (reg:SI 0 ax [orig:112 D.5054 ] [112])
        (const_int 0 [0])) t3.c:342 90 {*movsi_internal}
     (nil))
(insn 163 155 164 2 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 6 bp)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.5055+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (reg:DI 5 di [148]))
        ]) t3.c:343 990 {stack_tls_protect_test_di}
     (nil))
(jump_insn 164 163 170 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 167)
            (pc))) t3.c:343 612 {*jcc_1}
     (nil)
 -> 167)
;;  succ:       4
;;              3 (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 170 164 165 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(call_insn 165 170 166 3 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd504fa9288 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) t3.c:343 660 {*call}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
;;  succ:      
;; lr  out 	 7 [sp]

(barrier 166 165 167)
;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	
(code_label 167 166 171 4 77 "" [1 uses])
(note 171 167 168 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 168 171 180 4 (use (reg/i:SI 0 ax)) t3.c:343 -1
     (nil))
(note 180 168 181 4 NOTE_INSN_EPILOGUE_BEG)
(insn/f 181 180 182 4 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 6 bp)
                    (const_int 8 [0x8])))
            (set (reg/f:DI 6 bp)
                (mem:DI (reg/f:DI 6 bp) [0  S8 A8]))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) t3.c:343 -1
     (expr_list:REG_CFA_DEF_CFA (plus:DI (reg/f:DI 7 sp)
            (const_int 8 [0x8]))
        (nil)))
(jump_insn 182 181 183 4 (simple_return) t3.c:343 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

(barrier 183 182 172)
(note 172 183 0 NOTE_INSN_DELETED)
