# 
# Steps log generated by SDx
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running xocc
Environment variables :
------------------------------------------
RT_TCL_PATH=/toolsViv/Xilinx/SDx/2018.3/scripts/rt/base_tcl/tcl
LD_LIBRARY_PATH=/toolsViv/Xilinx/SDx/2018.3/lib/lnx64.o/Ubuntu:/toolsViv/Xilinx/SDx/2018.3/lib/lnx64.o:/toolsViv/Xilinx/SDx/2018.3/tps/lnx64/jre9.0.4/lib/:/toolsViv/Xilinx/SDx/2018.3/tps/lnx64/jre9.0.4/lib//server:/toolsViv/Xilinx/SDx/2018.3/lib/lnx64.o/Ubuntu:/toolsViv/Xilinx/SDx/2018.3/lib/lnx64.o:/toolsViv/Xilinx/SDx/2018.3/lib/lnx64.o/Ubuntu:/toolsViv/Xilinx/SDx/2018.3/lib/lnx64.o:/toolsViv/Xilinx/SDx/2018.3/tps/lnx64/jre9.0.4/lib/:/toolsViv/Xilinx/SDx/2018.3/tps/lnx64/jre9.0.4/lib//server:/toolsViv/Xilinx/SDx/2018.3/lib/lnx64.o/Ubuntu:/toolsViv/Xilinx/SDx/2018.3/lib/lnx64.o:/toolsViv/Xilinx/SDx/2018.3/tps/lnx64/jre9.0.4/lib/:/toolsViv/Xilinx/SDx/2018.3/tps/lnx64/jre9.0.4/lib//server:/toolsViv/Xilinx/SDK/2018.3/lib/lnx64.o:/toolsViv/Xilinx/SDx/2018.3/lib/lnx64.o/Ubuntu:/toolsViv/Xilinx/SDx/2018.3/lib/lnx64.o:/toolsViv/Xilinx/SDx/2018.3/lib/lnx64.o/Ubuntu:/toolsViv/Xilinx/SDx/2018.3/lib/lnx64.o:/toolsViv/Xilinx/SDx/2018.3/runtime/lib/x86_64:/toolsViv/Xilinx/SDx/2018.3/bin/../lnx64/tools/dot/lib:/toolsViv/Xilinx/SDx/2018.3/bin/../lnx64/tools/dot/lib:/toolsViv/Xilinx/SDx/2018.3/bin/../lnx64/tools/dot/lib
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.Z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36
LC_MEASUREMENT=el_GR.UTF-8
PYTHONHOME=/toolsViv/Xilinx/SDx/2018.3/tps/lnx64/python-2.7.5/
LC_PAPER=el_GR.UTF-8
LC_MONETARY=el_GR.UTF-8
XILINX_DSP=
RDI_PATCHROOT=
RT_LIBPATH=/toolsViv/Xilinx/SDx/2018.3/scripts/rt/data
LANG=en_US.UTF-8
SUDO_GID=1000
DISPLAY=:0
XILINX_RS_PORT=39349
RDI_INSTALLROOT=/toolsViv/Xilinx
OLDPWD=/toolsViv/Xilinx/SDx/2018.3/bin
SWT_GTK3=0
GDK_SCALE=1
COLORTERM=truecolor
RDI_PREPEND_PATH=/toolsViv/Xilinx/SDK/2018.3/bin:/toolsViv/Xilinx/SDK/2018.3/bin:/toolsViv/Xilinx/SDK/2018.3/bin
USERNAME=root
JAVA_HOME=/opt/jdk/jdk1.8.0_231
SUDO_COMMAND=/usr/local/bin/sdx-vivado
OXYGEN_DISABLE_INNER_SHADOWS_HACK=1
MFLAGS=
XILINX_VIVADO=/toolsViv/Xilinx/Vivado/2018.3
XILINX_SDK=/toolsViv/Xilinx/SDK/2018.3
XILINX_SDX=/toolsViv/Xilinx/SDx/2018.3
XILINX_PLANAHEAD=/toolsViv/Xilinx/SDx/2018.3
LC_NAME=el_GR.UTF-8
USER=root
XILINX_OPENCL=/toolsViv/Xilinx/SDx/2018.3
RDI_BASEROOT=/toolsViv/Xilinx/SDx
RDI_INSTALLVER=2018.3
RDI_JAVA_VERSION=9.0.4
PWD=/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug
HOME=/home/skalogerakis
XILINX_XD=/toolsViv/Xilinx/SDx/2018.3
SUDO_USER=skalogerakis
TCL_LIBRARY=/toolsViv/Xilinx/SDx/2018.3/tps/tcl/tcl8.5
XIL_CHECK_TCL_DEBUG=False
XILINX_VIVADO_HLS=/toolsViv/Xilinx/Vivado/2018.3
RDI_APPROOT=/toolsViv/Xilinx/SDx/2018.3
_RDI_DONT_SET_XILINX_AS_PATH=True
MYVIVADO=
RDI_TPS_ROOT=/toolsViv/Xilinx/Vivado/2018.3/tps/lnx64
RDI_BUILD=yes
ISL_IOSTREAMS_RSA=/toolsViv/Xilinx/SDx/2018.3/tps/isl
LC_ADDRESS=el_GR.UTF-8
LC_NUMERIC=el_GR.UTF-8
RDI_PLATFORM=lnx64
RDI_BINROOT=/toolsViv/Xilinx/SDx/2018.3/bin
RDI_PROG=/toolsViv/Xilinx/SDx/2018.3/bin/unwrapped/lnx64.o/vpl
HDIPRELDPATH=/toolsViv/Xilinx/SDx/2018.3/lib/lnx64.o/Ubuntu:/toolsViv/Xilinx/SDx/2018.3/lib/lnx64.o:/toolsViv/Xilinx/SDx/2018.3/lib/lnx64.o/Ubuntu:/toolsViv/Xilinx/SDx/2018.3/lib/lnx64.o:/toolsViv/Xilinx/SDx/2018.3/tps/lnx64/jre9.0.4/lib/:/toolsViv/Xilinx/SDx/2018.3/tps/lnx64/jre9.0.4/lib//server:/toolsViv/Xilinx/SDx/2018.3/lib/lnx64.o/Ubuntu:/toolsViv/Xilinx/SDx/2018.3/lib/lnx64.o:/toolsViv/Xilinx/SDx/2018.3/tps/lnx64/jre9.0.4/lib/:/toolsViv/Xilinx/SDx/2018.3/tps/lnx64/jre9.0.4/lib//server:/toolsViv/Xilinx/SDK/2018.3/lib/lnx64.o:/toolsViv/Xilinx/SDx/2018.3/lib/lnx64.o/Ubuntu:/toolsViv/Xilinx/SDx/2018.3/lib/lnx64.o:/toolsViv/Xilinx/SDx/2018.3/lib/lnx64.o/Ubuntu:/toolsViv/Xilinx/SDx/2018.3/lib/lnx64.o:/toolsViv/Xilinx/SDx/2018.3/runtime/lib/x86_64:/toolsViv/Xilinx/SDx/2018.3/bin/../lnx64/tools/dot/lib:/toolsViv/Xilinx/SDx/2018.3/bin/../lnx64/tools/dot/lib:/toolsViv/Xilinx/SDx/2018.3/bin/../lnx64/tools/dot/lib
RDI_DATADIR=/toolsViv/Xilinx/SDx/2018.3/data
SYNTH_COMMON=/toolsViv/Xilinx/SDx/2018.3/scripts/rt/data
SUDO_UID=1000
MAIL=/var/mail/root
LIBOVERLAY_SCROLLBAR=0
TERM=xterm-256color
SHELL=/bin/bash
XILINX_RS_SESSION=2bb1c13f-e073-4c50-a4e0-f4f586157aa9
MAKELEVEL=1
HDI_APPROOT=/toolsViv/Xilinx/SDx/2018.3
SHLVL=8
CWD=/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug
PYTHONPATH=/toolsViv/Xilinx/SDx/2018.3/tps/lnx64/python-2.7.5/lib/python2.7/lib-dynload/:/toolsViv/Xilinx/SDx/2018.3/tps/lnx64/python-2.7.5/lib/python2.7/
XIL_NO_OVERRIDE=0
RDI_OPT_EXT=.o
LC_TELEPHONE=el_GR.UTF-8
LOGNAME=root
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XAUTHORITY=/run/user/1000/gdm/Xauthority
RDI_VERBOSE=0
JRE_HOME=/opt/jdk/jdk1.8.0_231/jre
PATH=/toolsViv/Xilinx/Vivado/2018.3/tps/lnx64/binutils-2.26/bin:/toolsViv/Xilinx/SDK/2018.3/gnu/aarch64/lin/aarch64-linux/bin:/toolsViv/Xilinx/SDx/2018.3/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/toolsViv/Xilinx/SDK/2018.3/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/toolsViv/Xilinx/Vivado/2018.3/tps/lnx64/gcc-6.2.0/bin:/toolsViv/Xilinx/SDx/2018.3/bin:/toolsViv/Xilinx/SDx/2018.3/tps/lnx64/jre9.0.4/bin:/toolsViv/Xilinx/SDK/2018.3/bin:/toolsViv/Xilinx/Vivado/2018.3/bin:/toolsViv/Xilinx/SDx/2018.3/tps/lnx64/libxslt/bin:/toolsViv/Xilinx/SDK/2018.3/gnu/arm/lin/bin:/toolsViv/Xilinx/SDK/2018.3/gnu/microblaze/lin/bin:/toolsViv/Xilinx/SDK/2018.3/gnu/microblaze/linux_toolchain/lin64_le/bin:/toolsViv/Xilinx/SDK/2018.3/gnu/microblaze/linux_toolchain/lin64_be/bin:/toolsViv/Xilinx/SDK/2018.3/gnu/aarch64/lin/aarch64-none/bin:/toolsViv/Xilinx/SDK/2018.3/gnu/aarch64/lin/aarch64-linux/bin:/toolsViv/Xilinx/SDK/2018.3/gnu/armr5/lin/gcc-arm-none-eabi/bin:/toolsViv/Xilinx/SDK/2018.3/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/toolsViv/Xilinx/SDK/2018.3/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/toolsViv/Xilinx/SDK/2018.3/tps/lnx64/cmake-3.3.2/bin::/toolsViv/Xilinx/DocNav:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/snap/bin
LC_IDENTIFICATION=el_GR.UTF-8
RDI_JAVA_PLATFORM=
MAKEFLAGS=
HDI_PROCESSOR=x86_64
RDI_LIBDIR=/toolsViv/Xilinx/SDx/2018.3/lib/lnx64.o/Ubuntu:/toolsViv/Xilinx/SDx/2018.3/lib/lnx64.o
LC_TIME=el_GR.UTF-8
_=/toolsViv/Xilinx/SDx/2018.3/bin/unwrapped/lnx64.o/vpl


------------------------------------------
VPL internal step: generating ipirun.tcl for vivado
timestamp: 12 Dec 2019 23:28:25
------------------------------------------
step: running vivado to generate bitstream
timestamp: 12 Dec 2019 23:28:25
launch dir: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado
cmd: /toolsViv/Xilinx/Vivado/2018.3/bin/vivado -mode batch -notrace -source /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/ipirun.tcl -messageDb /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/vivado.pb
   -----------------------
   VPL internal step: creating sdx tcl hooks for implementation run
   File: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/.local/ocl_util.tcl:1705
   timestamp: 12 December 2019 23:28:35
   -----------------------
   VPL internal step: source .local/dsa/prj/rebuild.tcl to create prj project
   File: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/.local/ocl_util.tcl:229
   timestamp: 12 December 2019 23:28:35
   -----------------------
   VPL internal step: update_ip_catalog
   File: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/.local/ocl_util.tcl:1087
   timestamp: 12 December 2019 23:28:38
   -----------------------
   VPL internal step: config_ip_cache -use_cache_location /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/ip_cache
   File: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/.local/ocl_util.tcl:1097
   timestamp: 12 December 2019 23:28:41
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files zed.bd]
   File: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/.local/ocl_util.tcl:873
   timestamp: 12 December 2019 23:28:41
   -----------------------
   VPL internal step: source .local/top.bd.tcl
   File: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/.local/ocl_util.tcl:890
   timestamp: 12 December 2019 23:28:42
   -----------------------
   VPL internal step: save_bd_design
   File: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/.local/ocl_util.tcl:893
   timestamp: 12 December 2019 23:30:47
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/.local/ocl_util.tcl:660
   timestamp: 12 December 2019 23:30:51
   -----------------------
   VPL internal step: assign_bd_address
   File: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/.local/ocl_util.tcl:666
   timestamp: 12 December 2019 23:30:51
   -----------------------
   VPL internal step: bd::util_cmd set_bd_source SDSoC [current_bd_design]
   File: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/.local/ocl_util.tcl:677
   timestamp: 12 December 2019 23:30:52
   -----------------------
   VPL internal step: save_bd_design
   File: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/.local/ocl_util.tcl:683
   timestamp: 12 December 2019 23:30:52
   -----------------------
   VPL internal step: writing address_map.xml
   File: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/.local/ocl_util.tcl:690
   timestamp: 12 December 2019 23:30:53
   -----------------------
   VPL internal step: writing debug ip layout
   File: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/.local/ocl_util.tcl:695
   timestamp: 12 December 2019 23:30:53
   -----------------------
   VPL internal step: generate_target all [get_files zed.bd]
   File: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/.local/ocl_util.tcl:709
   timestamp: 12 December 2019 23:30:53
   -----------------------
   VPL internal step: config_ip_cache -export [get_ips -all -of_object [get_files zed.bd]]
   File: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/.local/ocl_util.tcl:976
   timestamp: 12 December 2019 23:31:33
   -----------------------
   VPL internal step: write_hwdef -force -file output/system.hdf
   File: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/.local/ocl_util.tcl:717
   timestamp: 12 December 2019 23:31:56
   -----------------------
   VPL internal step: add_files -norecurse [make_wrapper -top -files [get_files zed.bd]]
   File: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/.local/ocl_util.tcl:721
   timestamp: 12 December 2019 23:31:58
   -----------------------
   VPL internal step: writing user synth clock constraints in output/zed_ooc_copy.xdc
   File: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/.local/ocl_util.tcl:1133
   timestamp: 12 December 2019 23:31:58
   -----------------------
   VPL internal step: add_files output/zed_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/.local/ocl_util.tcl:1137
   timestamp: 12 December 2019 23:31:58
   -----------------------
   VPL internal step: source scripts/_vivado_report_commands.tcl
   File: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/.local/ocl_util.tcl:263
   timestamp: 12 December 2019 23:31:58
   -----------------------
   VPL internal step: source scripts/_vivado_synth_props.tcl
   File: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/.local/ocl_util.tcl:271
   timestamp: 12 December 2019 23:31:58
   -----------------------
   VPL internal step: source scripts/_vivado_impl_props.tcl
   File: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/.local/ocl_util.tcl:281
   timestamp: 12 December 2019 23:32:02
   -----------------------
   VPL internal step: launch_runs synth_1 -jobs 2  
   File: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/.local/ocl_util.tcl:465
   timestamp: 12 December 2019 23:32:02
   -----------------------
   VPL internal step: generating resource usage report 'output/resource.json'
   File: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/.local/ocl_util.tcl:2812
   timestamp: 12 December 2019 23:35:09
   -----------------------
   VPL internal step: log_generated_reports for synthesis 'output/generated_reports.log'
   File: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/.local/ocl_util.tcl:485
   timestamp: 12 December 2019 23:35:09
   -----------------------
   VPL internal step: launched run synth_1
   File: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 12 December 2019 23:35:09
   -----------------------
   VPL internal step: launched run zed_myFuncAccel_1_0_synth_1
   File: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 12 December 2019 23:35:09
   -----------------------
   VPL internal step: launch_runs impl_1 -to_step write_bitstream 
   File: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/.local/ocl_util.tcl:527
   timestamp: 12 December 2019 23:35:09
   -----------------------
   VPL internal step: log_generated_reports for implementation 'output/generated_reports.log'
   File: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/.local/ocl_util.tcl:540
   timestamp: 12 December 2019 23:41:29
status: success
