,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/project/openlane/apb_sys_0,apb_sys_0,apb_sys_0,Flow_completed,0h13m59s,0h9m3s,75511.11111111112,0.315,37755.55555555556,50,1437.95,11893,0,0,0,0,0,0,0,1,0,-1,-1,477770,102429,-4.47,-4.47,-1.2,-2.28,-1.42,-160.45,-160.45,-4.6,-4.6,-6.31,351938587,0.0,40.39,48.05,12.28,31.43,-1,11863,11972,2269,2378,0,0,0,11893,299,5,462,207,1701,944,202,2008,2738,3361,39,498,4139,0,4637,42.69854824935952,23.42,22,AREA 0,4,50,1,153.6,153.18,0.66,0.3,sky130_fd_sc_hd,0,4
