{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 17 16:15:36 2017 " "Info: Processing started: Mon Apr 17 16:15:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoHardware -c projetoHardware " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projetoHardware -c projetoHardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file componentes do projeto/banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Componentes do Projeto/Banco_reg.vhd" "" { Text "C:/Users/sbsx/Desktop/HW/ProjetoHW/Hw/Componentes do Projeto/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Componentes do Projeto/Banco_reg.vhd" "" { Text "C:/Users/sbsx/Desktop/HW/ProjetoHW/Hw/Componentes do Projeto/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file componentes do projeto/instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Componentes do Projeto/Instr_Reg.vhd" "" { Text "C:/Users/sbsx/Desktop/HW/ProjetoHW/Hw/Componentes do Projeto/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Componentes do Projeto/Instr_Reg.vhd" "" { Text "C:/Users/sbsx/Desktop/HW/ProjetoHW/Hw/Componentes do Projeto/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file componentes do projeto/memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/sbsx/Desktop/HW/ProjetoHW/Hw/Componentes do Projeto/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/sbsx/Desktop/HW/ProjetoHW/Hw/Componentes do Projeto/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/sbsx/Desktop/HW/ProjetoHW/Hw/Componentes do Projeto/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file componentes do projeto/regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "Componentes do Projeto/RegDesloc.vhd" "" { Text "C:/Users/sbsx/Desktop/HW/ProjetoHW/Hw/Componentes do Projeto/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "Componentes do Projeto/RegDesloc.vhd" "" { Text "C:/Users/sbsx/Desktop/HW/ProjetoHW/Hw/Componentes do Projeto/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file componentes do projeto/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/sbsx/Desktop/HW/ProjetoHW/Hw/Componentes do Projeto/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/sbsx/Desktop/HW/ProjetoHW/Hw/Componentes do Projeto/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file componentes do projeto/ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx/Desktop/HW/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx/Desktop/HW/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "unidadeControle.sv(34) " "Warning (10268): Verilog HDL information at unidadeControle.sv(34): always construct contains both blocking and non-blocking assignments" {  } { { "unidadeControle.sv" "" { Text "C:/Users/sbsx/Desktop/HW/ProjetoHW/Hw/unidadeControle.sv" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset Reset unidadeControle.sv(2) " "Info (10281): Verilog HDL Declaration information at unidadeControle.sv(2): object \"reset\" differs only in case from object \"Reset\" in the same scope" {  } { { "unidadeControle.sv" "" { Text "C:/Users/sbsx/Desktop/HW/ProjetoHW/Hw/unidadeControle.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file unidadecontrole.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidadeControle " "Info: Found entity 1: unidadeControle" {  } { { "unidadeControle.sv" "" { Text "C:/Users/sbsx/Desktop/HW/ProjetoHW/Hw/unidadeControle.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataPath " "Info: Found entity 1: dataPath" {  } { { "dataPath.sv" "" { Text "C:/Users/sbsx/Desktop/HW/ProjetoHW/Hw/dataPath.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpc.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxpc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxPC " "Info: Found entity 1: MuxPC" {  } { { "MuxPC.sv" "" { Text "C:/Users/sbsx/Desktop/HW/ProjetoHW/Hw/MuxPC.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxregwrite.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxregwrite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxRegWrite " "Info: Found entity 1: MuxRegWrite" {  } { { "MuxRegWrite.sv" "" { Text "C:/Users/sbsx/Desktop/HW/ProjetoHW/Hw/MuxRegWrite.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxa.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxA " "Info: Found entity 1: MuxA" {  } { { "MuxA.sv" "" { Text "C:/Users/sbsx/Desktop/HW/ProjetoHW/Hw/MuxA.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxb.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxB " "Info: Found entity 1: MuxB" {  } { { "MuxB.sv" "" { Text "C:/Users/sbsx/Desktop/HW/ProjetoHW/Hw/MuxB.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdatawrite.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxdatawrite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxDataWrite " "Info: Found entity 1: MuxDataWrite" {  } { { "MuxDataWrite.sv" "" { Text "C:/Users/sbsx/Desktop/HW/ProjetoHW/Hw/MuxDataWrite.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "MuxDataWrite " "Info: Elaborating entity \"MuxDataWrite\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sbsx/Desktop/HW/ProjetoHW/Hw/projetoHardware.map.smsg " "Info: Generated suppressed messages file C:/Users/sbsx/Desktop/HW/ProjetoHW/Hw/projetoHardware.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "129 " "Info: Implemented 129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Info: Implemented 65 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Info: Implemented 32 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 17 16:15:38 2017 " "Info: Processing ended: Mon Apr 17 16:15:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
