<stg><name>minver_hwa</name>


<trans_list>

<trans id="561" from="1" to="2">
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="2" to="3">
<condition id="830">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="2" to="2">
<condition id="831">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="3" to="4">
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="4" to="5">
<condition id="627">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="4" to="79">
<condition id="779">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="5" to="11">
<condition id="832">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="5" to="6">
<condition id="838">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="6" to="7">
<condition id="833">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="7" to="8">
<condition id="834">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="8" to="9">
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="9" to="10">
<condition id="836">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="10" to="5">
<condition id="837">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="11" to="12">
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="12" to="13">
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="13" to="14">
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="14" to="15">
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="15" to="16">
<condition id="642">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_39" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="15" to="25">
<condition id="641">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_39" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="16" to="17">
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="17" to="18">
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="18" to="25">
<condition id="839">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="18" to="19">
<condition id="846">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="19" to="20">
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="20" to="21">
<condition id="841">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="21" to="22">
<condition id="842">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="22" to="23">
<condition id="843">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="23" to="24">
<condition id="844">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="24" to="18">
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="25" to="26">
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="26" to="44">
<condition id="847">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="26" to="27">
<condition id="865">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="27" to="28">
<condition id="848">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="28" to="29">
<condition id="849">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="29" to="30">
<condition id="850">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="30" to="31">
<condition id="851">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="31" to="32">
<condition id="852">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="32" to="33">
<condition id="853">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="33" to="34">
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="34" to="35">
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="35" to="36">
<condition id="856">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="36" to="37">
<condition id="857">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="37" to="38">
<condition id="858">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="38" to="39">
<condition id="859">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="39" to="40">
<condition id="860">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="40" to="41">
<condition id="861">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="41" to="42">
<condition id="862">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="42" to="43">
<condition id="863">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="43" to="26">
<condition id="864">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="44" to="45">
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="45" to="63">
<condition id="866">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="45" to="46">
<condition id="884">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="46" to="47">
<condition id="867">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="47" to="48">
<condition id="868">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="48" to="49">
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="49" to="50">
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="50" to="51">
<condition id="871">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="51" to="52">
<condition id="872">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="52" to="53">
<condition id="873">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="53" to="54">
<condition id="874">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="54" to="55">
<condition id="875">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="55" to="56">
<condition id="876">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="56" to="57">
<condition id="877">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="57" to="58">
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="58" to="59">
<condition id="879">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="59" to="60">
<condition id="880">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="60" to="61">
<condition id="881">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="61" to="62">
<condition id="882">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="62" to="45">
<condition id="883">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="63" to="64">
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="64" to="65">
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="65" to="66">
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="66" to="67">
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="67" to="68">
<condition id="765">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="68" to="69">
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="69" to="70">
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="70" to="71">
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="71" to="72">
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="72" to="73">
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="73" to="74">
<condition id="771">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="74" to="75">
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="75" to="76">
<condition id="773">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="76" to="77">
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="77" to="78">
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="78" to="4">
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="79" to="80">
<condition id="781">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="79" to="15">
<condition id="829">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="80" to="81">
<condition id="885">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="81" to="100">
<condition id="886">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="81" to="82">
<condition id="905">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="82" to="83">
<condition id="887">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="83" to="84">
<condition id="888">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="84" to="85">
<condition id="889">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="85" to="86">
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="86" to="87">
<condition id="891">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="87" to="88">
<condition id="892">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="88" to="89">
<condition id="893">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="89" to="90">
<condition id="894">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="90" to="91">
<condition id="895">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="91" to="92">
<condition id="896">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="92" to="93">
<condition id="897">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="93" to="94">
<condition id="898">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="94" to="95">
<condition id="899">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="95" to="96">
<condition id="900">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="96" to="97">
<condition id="901">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="97" to="98">
<condition id="902">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="98" to="99">
<condition id="903">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="99" to="80">
<condition id="904">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="100" to="79">
<condition id="828">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([4 x float]* %a_3), !map !31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([4 x float]* %a_2), !map !37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([4 x float]* %a_1), !map !43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([4 x float]* %a_0), !map !49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @minver_hwa_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="64">
<![CDATA[
:6  %work = alloca [500 x i3], align 1

]]></Node>
<StgValue><ssdm name="work"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecMemCore([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %i = phi i3 [ 0, %0 ], [ %i_1, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %exitcond7 = icmp eq i3 %i, -4

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %i_1 = add i3 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond7, label %.preheader13.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="3">
<![CDATA[
:3  %tmp = zext i3 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %work_addr = getelementptr [500 x i3]* %work, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="work_addr"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="3" op_1_bw="9">
<![CDATA[
:5  store i3 %i, i3* %work_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_6) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
.preheader13.preheader:0  %r = alloca i32

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader13.preheader:1  store i32 0, i32* %r

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:2  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader13:0  %i_5 = phi i3 [ %k, %18 ], [ 0, %.preheader13.preheader ]

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.preheader13:1  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %i_5, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader13:2  %k = add i3 %i_5, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:3  br i1 %tmp_2, label %.preheader8.preheader, label %.preheader12.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="3">
<![CDATA[
.preheader12.preheader:0  %i_5_cast6 = zext i3 %i_5 to i32

]]></Node>
<StgValue><ssdm name="i_5_cast6"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12.preheader:1  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="3">
<![CDATA[
.preheader12.preheader:2  %tmp_3 = zext i3 %i_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="3">
<![CDATA[
.preheader12.preheader:3  %tmp_9 = trunc i3 %i_5 to i2

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:4  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:0  br label %.preheader8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader12:0  %wmax = phi float [ %wmax_1, %_ifconv ], [ 0.000000e+00, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="wmax"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader12:1  %r_1 = phi i32 [ %i_6, %_ifconv ], [ %i_5_cast6, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader12:2  %exitcond6 = icmp eq i32 %r_1, 4

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:3  br i1 %exitcond6, label %_ifconv1, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:34  %i_6 = add nsw i32 1, %r_1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="142" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="32">
<![CDATA[
_ifconv:4  %n_assign_1 = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_9, i32 %r_1)

]]></Node>
<StgValue><ssdm name="n_assign_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="143" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="32">
<![CDATA[
_ifconv:4  %n_assign_1 = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_9, i32 %r_1)

]]></Node>
<StgValue><ssdm name="n_assign_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:5  %n_assign_1_to_int = bitcast float %n_assign_1 to i32

]]></Node>
<StgValue><ssdm name="n_assign_1_to_int"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %n_assign_1_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:7  %tmp_48 = trunc i32 %n_assign_1_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:8  %notlhs = icmp ne i8 %tmp_40, -1

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:9  %notrhs = icmp eq i23 %tmp_48, 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:10  %tmp_42 = or i1 %notrhs, %notlhs

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11  %tmp_43 = fcmp oge float %n_assign_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:12  %tmp_44 = and i1 %tmp_42, %tmp_43

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %f_neg_i = xor i32 %n_assign_1_to_int, -2147483648

]]></Node>
<StgValue><ssdm name="f_neg_i"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:14  %f_1 = bitcast i32 %f_neg_i to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %w_3 = select i1 %tmp_44, float %n_assign_1, float %f_1

]]></Node>
<StgValue><ssdm name="w_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:16  %w_3_to_int = bitcast float %w_3 to i32

]]></Node>
<StgValue><ssdm name="w_3_to_int"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:17  %tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %w_3_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:18  %tmp_55 = trunc i32 %w_3_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:19  %wmax_to_int = bitcast float %wmax to i32

]]></Node>
<StgValue><ssdm name="wmax_to_int"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:20  %tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %wmax_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:21  %tmp_59 = trunc i32 %wmax_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:22  %notlhs3 = icmp ne i8 %tmp_45, -1

]]></Node>
<StgValue><ssdm name="notlhs3"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:23  %notrhs3 = icmp eq i23 %tmp_55, 0

]]></Node>
<StgValue><ssdm name="notrhs3"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:24  %tmp_49 = or i1 %notrhs3, %notlhs3

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:25  %notlhs4 = icmp ne i8 %tmp_47, -1

]]></Node>
<StgValue><ssdm name="notlhs4"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:26  %notrhs4 = icmp eq i23 %tmp_59, 0

]]></Node>
<StgValue><ssdm name="notrhs4"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:27  %tmp_50 = or i1 %notrhs4, %notlhs4

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:28  %tmp_51 = and i1 %tmp_49, %tmp_50

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:29  %tmp_52 = fcmp ogt float %w_3, %wmax

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:30  %tmp_53 = and i1 %tmp_51, %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:0  %r_load_1 = load i32* %r

]]></Node>
<StgValue><ssdm name="r_load_1"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv:1  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4, i64 0) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:2  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:31  %wmax_1 = select i1 %tmp_53, float %w_3, float %wmax

]]></Node>
<StgValue><ssdm name="wmax_1"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:32  %r_2 = select i1 %tmp_53, i32 %r_1, i32 %r_load_1

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv:33  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_19) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:35  store i32 %r_2, i32* %r

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:36  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:0  %r_load = load i32* %r

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="32">
<![CDATA[
_ifconv1:2  %pivot = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_9, i32 %r_load)

]]></Node>
<StgValue><ssdm name="pivot"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="181" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="32">
<![CDATA[
_ifconv1:2  %pivot = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_9, i32 %r_load)

]]></Node>
<StgValue><ssdm name="pivot"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="182" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:3  %pivot_to_int = bitcast float %pivot to i32

]]></Node>
<StgValue><ssdm name="pivot_to_int"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:4  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %pivot_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="23" op_0_bw="32">
<![CDATA[
_ifconv1:5  %tmp_41 = trunc i32 %pivot_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:6  %notlhs1 = icmp ne i8 %tmp_7, -1

]]></Node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv1:7  %notrhs1 = icmp eq i23 %tmp_41, 0

]]></Node>
<StgValue><ssdm name="notrhs1"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:8  %tmp_11 = or i1 %notrhs1, %notlhs1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:9  %tmp_16 = fcmp oge float %pivot, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:10  %tmp_20 = and i1 %tmp_11, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:11  %f_neg_i1 = xor i32 %pivot_to_int, -2147483648

]]></Node>
<StgValue><ssdm name="f_neg_i1"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:12  %f = bitcast i32 %f_neg_i1 to float

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:13  %api = select i1 %tmp_20, float %pivot, float %f

]]></Node>
<StgValue><ssdm name="api"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="193" st_id="14" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:14  %tmp_5 = fpext float %api to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="194" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:1  %tmp_4 = sext i32 %r_load to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64">
<![CDATA[
_ifconv1:15  %tmp_5_to_int = bitcast double %tmp_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_to_int"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:16  %tmp_35 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_5_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="52" op_0_bw="64">
<![CDATA[
_ifconv1:17  %tmp_46 = trunc i64 %tmp_5_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv1:18  %notlhs2 = icmp ne i11 %tmp_35, -1

]]></Node>
<StgValue><ssdm name="notlhs2"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv1:19  %notrhs2 = icmp eq i52 %tmp_46, 0

]]></Node>
<StgValue><ssdm name="notrhs2"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:20  %tmp_37 = or i1 %notrhs2, %notlhs2

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:21  %tmp_38 = fcmp ole double %tmp_5, 1.000000e-06

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:22  %tmp_39 = and i1 %tmp_37, %tmp_38

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv1:23  br i1 %tmp_39, label %.loopexit.loopexit20, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_1 = icmp eq i32 %r_load, %i_5_cast6

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_1, label %.loopexit11, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_39" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %work_addr_3 = getelementptr [500 x i3]* %work, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="work_addr_3"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_39" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="9">
<![CDATA[
:1  %work_load_2 = load i3* %work_addr_3, align 1

]]></Node>
<StgValue><ssdm name="work_load_2"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_39" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %work_addr_4 = getelementptr [500 x i3]* %work, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="work_addr_4"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_39" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="9">
<![CDATA[
:3  %work_load_3 = load i3* %work_addr_4, align 1

]]></Node>
<StgValue><ssdm name="work_load_3"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_39" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %a_0_addr_2 = getelementptr [4 x float]* %a_0, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="a_0_addr_2"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_39" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %a_1_addr_2 = getelementptr [4 x float]* %a_1, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="a_1_addr_2"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_39" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %a_2_addr_2 = getelementptr [4 x float]* %a_2, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="a_2_addr_2"/></StgValue>
</operation>

<operation id="213" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_39" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %a_3_addr_2 = getelementptr [4 x float]* %a_3, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="a_3_addr_2"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit20:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="32">
<![CDATA[
.loopexit:0  ret i32 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="216" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="9">
<![CDATA[
:1  %work_load_2 = load i3* %work_addr_3, align 1

]]></Node>
<StgValue><ssdm name="work_load_2"/></StgValue>
</operation>

<operation id="217" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="9">
<![CDATA[
:3  %work_load_3 = load i3* %work_addr_4, align 1

]]></Node>
<StgValue><ssdm name="work_load_3"/></StgValue>
</operation>

<operation id="218" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="3" op_1_bw="9">
<![CDATA[
:4  store i3 %work_load_3, i3* %work_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="219" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="3" op_1_bw="9">
<![CDATA[
:5  store i3 %work_load_2, i3* %work_addr_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %a_0_addr_1 = getelementptr [4 x float]* %a_0, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="a_0_addr_1"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %a_1_addr_1 = getelementptr [4 x float]* %a_1, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="a_1_addr_1"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %a_2_addr_1 = getelementptr [4 x float]* %a_2, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="a_2_addr_1"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %a_3_addr_1 = getelementptr [4 x float]* %a_3, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="a_3_addr_1"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="225" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %j = phi i3 [ 0, %4 ], [ %j_1, %7 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="226" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %exitcond5 = icmp eq i3 %j, -4

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="227" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %j_1 = add i3 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="228" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond5, label %.loopexit11.loopexit, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="230" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="2" op_0_bw="3">
<![CDATA[
:4  %tmp_61 = trunc i3 %j to i2

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="231" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_24) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="232" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="233" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="32">
<![CDATA[
:5  %w = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_61, i32 %i_5_cast6)

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="234" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="32">
<![CDATA[
:5  %w = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_61, i32 %i_5_cast6)

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="235" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
:0  %r_load_2 = load i32* %r

]]></Node>
<StgValue><ssdm name="r_load_2"/></StgValue>
</operation>

<operation id="236" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="32">
<![CDATA[
:6  %tmp_25 = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_61, i32 %r_load_2)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="237" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:7  switch i2 %tmp_61, label %branch51 [
    i2 0, label %branch48
    i2 1, label %branch49
    i2 -2, label %branch50
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="238" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="239" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="32">
<![CDATA[
:6  %tmp_25 = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_61, i32 %r_load_2)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="241" st_id="23" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_61" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch50:0  store float %tmp_25, float* %a_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="23" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch49:0  store float %tmp_25, float* %a_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="23" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch48:0  store float %tmp_25, float* %a_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="23" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_61" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch51:0  store float %tmp_25, float* %a_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="245" st_id="24" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="tmp_61" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch50:1  store float %w, float* %a_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="tmp_61" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
branch50:2  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="24" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch49:1  store float %w, float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
branch49:2  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="24" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch48:1  store float %w, float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
branch48:2  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="24" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_61" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch51:1  store float %w, float* %a_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_61" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
branch51:2  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="253" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
.loopexit11.loopexit:0  br label %.loopexit11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit11:0  %a_0_addr_3 = getelementptr [4 x float]* %a_0, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="a_0_addr_3"/></StgValue>
</operation>

<operation id="255" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit11:1  %a_1_addr_3 = getelementptr [4 x float]* %a_1, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="a_1_addr_3"/></StgValue>
</operation>

<operation id="256" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit11:2  %a_2_addr_3 = getelementptr [4 x float]* %a_2, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="a_2_addr_3"/></StgValue>
</operation>

<operation id="257" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit11:3  %a_3_addr_3 = getelementptr [4 x float]* %a_3, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="a_3_addr_3"/></StgValue>
</operation>

<operation id="258" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
.loopexit11:4  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="259" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %i_2 = phi i3 [ 0, %.loopexit11 ], [ %i_8, %10 ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="260" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %exitcond4 = icmp eq i3 %i_2, -4

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="261" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %i_8 = add i3 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="262" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond4, label %.preheader10.preheader, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="264" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="3">
<![CDATA[
:3  %tmp_62 = trunc i3 %i_2 to i2

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="265" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_28) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="266" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="267" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="32">
<![CDATA[
:4  %tmp_29 = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_62, i32 %i_5_cast6)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="268" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:6  switch i2 %tmp_62, label %branch43 [
    i2 0, label %branch40
    i2 1, label %branch41
    i2 -2, label %branch42
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="269" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="32">
<![CDATA[
:4  %tmp_29 = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_62, i32 %i_5_cast6)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="270" st_id="28" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_12 = fdiv float %tmp_29, %pivot

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="271" st_id="29" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_12 = fdiv float %tmp_29, %pivot

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="272" st_id="30" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_12 = fdiv float %tmp_29, %pivot

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="273" st_id="31" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_12 = fdiv float %tmp_29, %pivot

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="274" st_id="32" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_12 = fdiv float %tmp_29, %pivot

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="275" st_id="33" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_12 = fdiv float %tmp_29, %pivot

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="276" st_id="34" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_12 = fdiv float %tmp_29, %pivot

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="277" st_id="35" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_12 = fdiv float %tmp_29, %pivot

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="278" st_id="36" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_12 = fdiv float %tmp_29, %pivot

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="279" st_id="37" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_12 = fdiv float %tmp_29, %pivot

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="280" st_id="38" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_12 = fdiv float %tmp_29, %pivot

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="281" st_id="39" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_12 = fdiv float %tmp_29, %pivot

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="282" st_id="40" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_12 = fdiv float %tmp_29, %pivot

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="283" st_id="41" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_12 = fdiv float %tmp_29, %pivot

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="284" st_id="42" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_12 = fdiv float %tmp_29, %pivot

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="285" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="286" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="43" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_12 = fdiv float %tmp_29, %pivot

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="288" st_id="43" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="tmp_62" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch42:0  store float %tmp_12, float* %a_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="tmp_62" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="43" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch41:0  store float %tmp_12, float* %a_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="43" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch40:0  store float %tmp_12, float* %a_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="43" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="tmp_62" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch43:0  store float %tmp_12, float* %a_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="tmp_62" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="296" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader10.preheader:0  %tmp_27 = icmp eq i3 %i_5, 0

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="297" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader10.preheader:1  %tmp_20_1 = icmp eq i3 %i_5, 1

]]></Node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="298" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader10.preheader:2  %tmp_20_2 = icmp eq i3 %i_5, 2

]]></Node>
<StgValue><ssdm name="tmp_20_2"/></StgValue>
</operation>

<operation id="299" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader10.preheader:3  %tmp_20_3 = icmp eq i3 %i_5, 3

]]></Node>
<StgValue><ssdm name="tmp_20_3"/></StgValue>
</operation>

<operation id="300" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:4  br label %.preheader10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="301" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader10:0  %i_3 = phi i3 [ %i_9, %._crit_edge ], [ 0, %.preheader10.preheader ]

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="302" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader10:1  %exitcond3 = icmp eq i3 %i_3, -4

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="303" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader10:2  %i_9 = add i3 %i_3, 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="304" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:3  br i1 %exitcond3, label %17, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="306" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="307" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %tmp_14 = icmp eq i3 %i_3, %i_5

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="309" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_14, label %._crit_edge, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge18:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:0  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_30) nounwind

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="312" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:1  br label %.preheader10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="313" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="3">
<![CDATA[
:5  %tmp_15_cast = zext i3 %i_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="314" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="32">
<![CDATA[
:6  %w_1 = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_9, i32 %tmp_15_cast)

]]></Node>
<StgValue><ssdm name="w_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="315" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="32">
<![CDATA[
:6  %w_1 = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_9, i32 %tmp_15_cast)

]]></Node>
<StgValue><ssdm name="w_1"/></StgValue>
</operation>

<operation id="316" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
:7  %w_1_to_int = bitcast float %w_1 to i32

]]></Node>
<StgValue><ssdm name="w_1_to_int"/></StgValue>
</operation>

<operation id="317" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_54 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %w_1_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="318" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="23" op_0_bw="32">
<![CDATA[
:9  %tmp_63 = trunc i32 %w_1_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="319" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %notlhs5 = icmp ne i8 %tmp_54, -1

]]></Node>
<StgValue><ssdm name="notlhs5"/></StgValue>
</operation>

<operation id="320" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:11  %notrhs5 = icmp eq i23 %tmp_63, 0

]]></Node>
<StgValue><ssdm name="notrhs5"/></StgValue>
</operation>

<operation id="321" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %tmp_56 = or i1 %notrhs5, %notlhs5

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="322" st_id="47" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_57 = fcmp oeq float %w_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="323" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %tmp_58 = and i1 %tmp_56, %tmp_57

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="324" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %tmp_58, label %._crit_edge18, label %.preheader9.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.0:0  br i1 %tmp_27, label %.preheader9.1, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.1:0  br i1 %tmp_20_1, label %.preheader9.2, label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="530">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.2:0  br i1 %tmp_20_2, label %.preheader9.3, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.3:0  br i1 %tmp_20_3, label %.preheader9.4, label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.4:0  %tmp_18_neg = xor i32 %w_1_to_int, -2147483648

]]></Node>
<StgValue><ssdm name="tmp_18_neg"/></StgValue>
</operation>

<operation id="330" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32">
<![CDATA[
.preheader9.4:1  %tmp_17 = bitcast i32 %tmp_18_neg to float

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="331" st_id="47" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.4:2  %tmp_18 = fdiv float %tmp_17, %pivot

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="332" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.459:0  br label %._crit_edge18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="333" st_id="48" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="2">
<![CDATA[
:0  %a_0_load = load float* %a_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_0_load"/></StgValue>
</operation>

<operation id="334" st_id="48" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="2">
<![CDATA[
:0  %a_1_load = load float* %a_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_1_load"/></StgValue>
</operation>

<operation id="335" st_id="48" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="2">
<![CDATA[
:0  %a_2_load = load float* %a_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_2_load"/></StgValue>
</operation>

<operation id="336" st_id="48" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="2">
<![CDATA[
:0  %a_3_load = load float* %a_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_3_load"/></StgValue>
</operation>

<operation id="337" st_id="48" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.4:2  %tmp_18 = fdiv float %tmp_17, %pivot

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="338" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="3">
<![CDATA[
:0  %tmp_15 = zext i3 %i_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="339" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %a_0_addr_4 = getelementptr [4 x float]* %a_0, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="a_0_addr_4"/></StgValue>
</operation>

<operation id="340" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %a_1_addr_4 = getelementptr [4 x float]* %a_1, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="a_1_addr_4"/></StgValue>
</operation>

<operation id="341" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %a_2_addr_4 = getelementptr [4 x float]* %a_2, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="a_2_addr_4"/></StgValue>
</operation>

<operation id="342" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %a_3_addr_4 = getelementptr [4 x float]* %a_3, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="a_3_addr_4"/></StgValue>
</operation>

<operation id="343" st_id="49" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="2">
<![CDATA[
:0  %a_0_load = load float* %a_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_0_load"/></StgValue>
</operation>

<operation id="344" st_id="49" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_32 = fmul float %w_1, %a_0_load

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="345" st_id="49" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="2">
<![CDATA[
:2  %a_0_load_1 = load float* %a_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_1"/></StgValue>
</operation>

<operation id="346" st_id="49" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="2">
<![CDATA[
:0  %a_1_load = load float* %a_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_1_load"/></StgValue>
</operation>

<operation id="347" st_id="49" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="2">
<![CDATA[
:2  %a_1_load_1 = load float* %a_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_1"/></StgValue>
</operation>

<operation id="348" st_id="49" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="2">
<![CDATA[
:0  %a_2_load = load float* %a_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_2_load"/></StgValue>
</operation>

<operation id="349" st_id="49" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="2">
<![CDATA[
:2  %a_2_load_1 = load float* %a_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="a_2_load_1"/></StgValue>
</operation>

<operation id="350" st_id="49" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="2">
<![CDATA[
:0  %a_3_load = load float* %a_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_3_load"/></StgValue>
</operation>

<operation id="351" st_id="49" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="2">
<![CDATA[
:2  %a_3_load_1 = load float* %a_3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="a_3_load_1"/></StgValue>
</operation>

<operation id="352" st_id="49" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.4:2  %tmp_18 = fdiv float %tmp_17, %pivot

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="353" st_id="50" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_32 = fmul float %w_1, %a_0_load

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="354" st_id="50" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="2">
<![CDATA[
:2  %a_0_load_1 = load float* %a_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_1"/></StgValue>
</operation>

<operation id="355" st_id="50" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_1 = fmul float %w_1, %a_1_load

]]></Node>
<StgValue><ssdm name="tmp_22_1"/></StgValue>
</operation>

<operation id="356" st_id="50" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="2">
<![CDATA[
:2  %a_1_load_1 = load float* %a_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_1"/></StgValue>
</operation>

<operation id="357" st_id="50" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="2">
<![CDATA[
:2  %a_2_load_1 = load float* %a_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="a_2_load_1"/></StgValue>
</operation>

<operation id="358" st_id="50" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="2">
<![CDATA[
:2  %a_3_load_1 = load float* %a_3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="a_3_load_1"/></StgValue>
</operation>

<operation id="359" st_id="50" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.4:2  %tmp_18 = fdiv float %tmp_17, %pivot

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="360" st_id="51" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_32 = fmul float %w_1, %a_0_load

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="361" st_id="51" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_1 = fmul float %w_1, %a_1_load

]]></Node>
<StgValue><ssdm name="tmp_22_1"/></StgValue>
</operation>

<operation id="362" st_id="51" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_2 = fmul float %w_1, %a_2_load

]]></Node>
<StgValue><ssdm name="tmp_22_2"/></StgValue>
</operation>

<operation id="363" st_id="51" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.4:2  %tmp_18 = fdiv float %tmp_17, %pivot

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="364" st_id="52" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_32 = fmul float %w_1, %a_0_load

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="365" st_id="52" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_1 = fmul float %w_1, %a_1_load

]]></Node>
<StgValue><ssdm name="tmp_22_1"/></StgValue>
</operation>

<operation id="366" st_id="52" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_2 = fmul float %w_1, %a_2_load

]]></Node>
<StgValue><ssdm name="tmp_22_2"/></StgValue>
</operation>

<operation id="367" st_id="52" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_3 = fmul float %w_1, %a_3_load

]]></Node>
<StgValue><ssdm name="tmp_22_3"/></StgValue>
</operation>

<operation id="368" st_id="52" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.4:2  %tmp_18 = fdiv float %tmp_17, %pivot

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="369" st_id="53" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_33 = fsub float %a_0_load_1, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="370" st_id="53" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_1 = fmul float %w_1, %a_1_load

]]></Node>
<StgValue><ssdm name="tmp_22_1"/></StgValue>
</operation>

<operation id="371" st_id="53" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_2 = fmul float %w_1, %a_2_load

]]></Node>
<StgValue><ssdm name="tmp_22_2"/></StgValue>
</operation>

<operation id="372" st_id="53" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_3 = fmul float %w_1, %a_3_load

]]></Node>
<StgValue><ssdm name="tmp_22_3"/></StgValue>
</operation>

<operation id="373" st_id="53" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.4:2  %tmp_18 = fdiv float %tmp_17, %pivot

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="374" st_id="54" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_33 = fsub float %a_0_load_1, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="375" st_id="54" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_1 = fsub float %a_1_load_1, %tmp_22_1

]]></Node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="376" st_id="54" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_2 = fmul float %w_1, %a_2_load

]]></Node>
<StgValue><ssdm name="tmp_22_2"/></StgValue>
</operation>

<operation id="377" st_id="54" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_3 = fmul float %w_1, %a_3_load

]]></Node>
<StgValue><ssdm name="tmp_22_3"/></StgValue>
</operation>

<operation id="378" st_id="54" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.4:2  %tmp_18 = fdiv float %tmp_17, %pivot

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="379" st_id="55" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_33 = fsub float %a_0_load_1, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="380" st_id="55" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_1 = fsub float %a_1_load_1, %tmp_22_1

]]></Node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="381" st_id="55" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_2 = fsub float %a_2_load_1, %tmp_22_2

]]></Node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="382" st_id="55" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_3 = fmul float %w_1, %a_3_load

]]></Node>
<StgValue><ssdm name="tmp_22_3"/></StgValue>
</operation>

<operation id="383" st_id="55" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.4:2  %tmp_18 = fdiv float %tmp_17, %pivot

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="384" st_id="56" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_33 = fsub float %a_0_load_1, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="385" st_id="56" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_1 = fsub float %a_1_load_1, %tmp_22_1

]]></Node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="386" st_id="56" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_2 = fsub float %a_2_load_1, %tmp_22_2

]]></Node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="387" st_id="56" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_3 = fsub float %a_3_load_1, %tmp_22_3

]]></Node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="388" st_id="56" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.4:2  %tmp_18 = fdiv float %tmp_17, %pivot

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="389" st_id="57" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_33 = fsub float %a_0_load_1, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="390" st_id="57" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_1 = fsub float %a_1_load_1, %tmp_22_1

]]></Node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="391" st_id="57" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_2 = fsub float %a_2_load_1, %tmp_22_2

]]></Node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="392" st_id="57" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_3 = fsub float %a_3_load_1, %tmp_22_3

]]></Node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="393" st_id="57" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.4:2  %tmp_18 = fdiv float %tmp_17, %pivot

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="394" st_id="58" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:4  store float %tmp_33, float* %a_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="58" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_1 = fsub float %a_1_load_1, %tmp_22_1

]]></Node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="397" st_id="58" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_2 = fsub float %a_2_load_1, %tmp_22_2

]]></Node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="398" st_id="58" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_3 = fsub float %a_3_load_1, %tmp_22_3

]]></Node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="399" st_id="58" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.4:2  %tmp_18 = fdiv float %tmp_17, %pivot

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="400" st_id="59" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:4  store float %tmp_23_1, float* %a_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="59" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_2 = fsub float %a_2_load_1, %tmp_22_2

]]></Node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="403" st_id="59" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_3 = fsub float %a_3_load_1, %tmp_22_3

]]></Node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="404" st_id="59" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.4:2  %tmp_18 = fdiv float %tmp_17, %pivot

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="405" st_id="60" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:4  store float %tmp_23_2, float* %a_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="407" st_id="60" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_3 = fsub float %a_3_load_1, %tmp_22_3

]]></Node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="408" st_id="60" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.4:2  %tmp_18 = fdiv float %tmp_17, %pivot

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="409" st_id="61" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:4  store float %tmp_23_3, float* %a_3_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="61" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.4:2  %tmp_18 = fdiv float %tmp_17, %pivot

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="412" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.preheader9.4:3  switch i2 %tmp_9, label %branch39 [
    i2 0, label %branch36
    i2 1, label %branch37
    i2 -2, label %branch38
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="413" st_id="62" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="538">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.4:2  %tmp_18 = fdiv float %tmp_17, %pivot

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="414" st_id="62" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_9" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch38:0  store float %tmp_18, float* %a_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="415" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_9" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %.preheader9.459

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="416" st_id="62" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch37:0  store float %tmp_18, float* %a_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="417" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %.preheader9.459

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="418" st_id="62" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch36:0  store float %tmp_18, float* %a_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="419" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %.preheader9.459

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="62" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_9" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch39:0  store float %tmp_18, float* %a_3_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_9" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %.preheader9.459

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="422" st_id="63" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="423" st_id="64" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="424" st_id="65" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="425" st_id="66" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="426" st_id="67" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="427" st_id="68" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="428" st_id="69" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="429" st_id="70" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="430" st_id="71" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="431" st_id="72" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="432" st_id="73" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="433" st_id="74" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="434" st_id="75" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="435" st_id="76" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="436" st_id="77" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="437" st_id="78" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="438" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:1  switch i2 %tmp_9, label %branch35 [
    i2 0, label %branch32
    i2 1, label %branch33
    i2 -2, label %branch34
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="78" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_9" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch34:0  store float %tmp_13, float* %a_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_9" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="78" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch33:0  store float %tmp_13, float* %a_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="78" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch32:0  store float %tmp_13, float* %a_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="78" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp><literal name="tmp_9" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch35:0  store float %tmp_13, float* %a_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp><literal name="tmp_9" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="448" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader8:0  %i_4 = phi i3 [ %i_7, %.preheader8.loopexit ], [ 0, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="449" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader8:1  %exitcond1 = icmp eq i3 %i_4, -4

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="450" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader8:2  %i_7 = add i3 %i_4, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="451" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:3  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.preheader:0  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="453" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="3">
<![CDATA[
.preheader.preheader:1  %tmp_s = zext i3 %i_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="454" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="9" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:2  %work_addr_1 = getelementptr [500 x i3]* %work, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="work_addr_1"/></StgValue>
</operation>

<operation id="455" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="2" op_0_bw="3">
<![CDATA[
.preheader.preheader:3  %tmp_36 = trunc i3 %i_4 to i2

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="456" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="458" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="3" op_0_bw="9">
<![CDATA[
.preheader:0  %work_load = load i3* %work_addr_1, align 1

]]></Node>
<StgValue><ssdm name="work_load"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="459" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="3" op_0_bw="9">
<![CDATA[
.preheader:0  %work_load = load i3* %work_addr_1, align 1

]]></Node>
<StgValue><ssdm name="work_load"/></StgValue>
</operation>

<operation id="460" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %tmp_8 = icmp eq i3 %work_load, %i_4

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="461" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:2  br i1 %tmp_8, label %.preheader8.loopexit, label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="463" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="3">
<![CDATA[
:2  %tmp_10 = zext i3 %work_load to i64

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="464" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="9" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %work_addr_2 = getelementptr [500 x i3]* %work, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="work_addr_2"/></StgValue>
</operation>

<operation id="465" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="3" op_0_bw="9">
<![CDATA[
:4  %work_load_1 = load i3* %work_addr_2, align 1

]]></Node>
<StgValue><ssdm name="work_load_1"/></StgValue>
</operation>

<operation id="466" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %a_0_addr = getelementptr [4 x float]* %a_0, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="a_0_addr"/></StgValue>
</operation>

<operation id="467" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %a_1_addr = getelementptr [4 x float]* %a_1, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="a_1_addr"/></StgValue>
</operation>

<operation id="468" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %a_2_addr = getelementptr [4 x float]* %a_2, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="a_2_addr"/></StgValue>
</operation>

<operation id="469" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %a_3_addr = getelementptr [4 x float]* %a_3, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="a_3_addr"/></StgValue>
</operation>

<operation id="470" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_21) nounwind

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="471" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="472" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="3" op_0_bw="9">
<![CDATA[
:4  %work_load_1 = load i3* %work_addr_2, align 1

]]></Node>
<StgValue><ssdm name="work_load_1"/></StgValue>
</operation>

<operation id="473" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="3" op_1_bw="9">
<![CDATA[
:5  store i3 %work_load, i3* %work_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="3">
<![CDATA[
:12  %tmp_10_cast1 = zext i3 %work_load to i32

]]></Node>
<StgValue><ssdm name="tmp_10_cast1"/></StgValue>
</operation>

<operation id="475" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="32">
<![CDATA[
:13  %tmp_22 = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_36, i32 %tmp_10_cast1)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="476" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="3" op_1_bw="9">
<![CDATA[
:6  store i3 %work_load_1, i3* %work_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="83" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="32">
<![CDATA[
:13  %tmp_22 = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_36, i32 %tmp_10_cast1)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="478" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="2" op_0_bw="3">
<![CDATA[
:11  %tmp_60 = trunc i3 %work_load to i2

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="479" st_id="84" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="32">
<![CDATA[
:14  %tmp_23 = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_60, i32 %tmp_10_cast1)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="480" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:0  switch i2 %tmp_60, label %branch15 [
    i2 0, label %branch12
    i2 1, label %branch13
    i2 -2, label %branch14
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:0  switch i2 %tmp_60, label %branch11 [
    i2 0, label %branch8
    i2 1, label %branch9
    i2 -2, label %branch10
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:0  switch i2 %tmp_60, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="483" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:0  switch i2 %tmp_60, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="484" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="485" st_id="85" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="32">
<![CDATA[
:14  %tmp_23 = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_60, i32 %tmp_10_cast1)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="486" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:15  switch i2 %tmp_36, label %branch31 [
    i2 0, label %branch28
    i2 1, label %branch29
    i2 -2, label %branch30
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="487" st_id="86" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_36" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch30:0  store float %tmp_23, float* %a_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="488" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_36" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="489" st_id="86" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch29:0  store float %tmp_23, float* %a_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="86" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch28:0  store float %tmp_23, float* %a_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="492" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="493" st_id="86" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_36" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch31:0  store float %tmp_23, float* %a_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_36" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="495" st_id="87" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch14:0  store float %tmp_22, float* %a_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="497" st_id="87" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch13:0  store float %tmp_22, float* %a_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="499" st_id="87" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch12:0  store float %tmp_22, float* %a_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="500" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="501" st_id="87" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch15:0  store float %tmp_22, float* %a_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="503" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="32">
<![CDATA[
:0  %tmp_26 = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_36, i32 %tmp_10_cast1)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="504" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="32">
<![CDATA[
:0  %tmp_26 = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_36, i32 %tmp_10_cast1)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="505" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:1  switch i2 %tmp_36, label %branch27 [
    i2 0, label %branch24
    i2 1, label %branch25
    i2 -2, label %branch26
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="506" st_id="90" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_36" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch26:0  store float %tmp_22, float* %a_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="507" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_36" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="508" st_id="90" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch25:0  store float %tmp_22, float* %a_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="509" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="510" st_id="90" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch24:0  store float %tmp_22, float* %a_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="511" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="512" st_id="90" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_36" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch27:0  store float %tmp_22, float* %a_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="513" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_36" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="514" st_id="91" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch10:0  store float %tmp_26, float* %a_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="515" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="516" st_id="91" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch9:0  store float %tmp_26, float* %a_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="517" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="518" st_id="91" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch8:0  store float %tmp_26, float* %a_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="519" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="520" st_id="91" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch11:0  store float %tmp_26, float* %a_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="521" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="522" st_id="92" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="32">
<![CDATA[
:0  %tmp_31 = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_36, i32 %tmp_10_cast1)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="523" st_id="93" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="32">
<![CDATA[
:0  %tmp_31 = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_36, i32 %tmp_10_cast1)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="524" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:1  switch i2 %tmp_36, label %branch23 [
    i2 0, label %branch20
    i2 1, label %branch21
    i2 -2, label %branch22
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="525" st_id="94" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_36" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch22:0  store float %tmp_26, float* %a_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="526" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_36" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="527" st_id="94" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch21:0  store float %tmp_26, float* %a_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="528" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="529" st_id="94" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch20:0  store float %tmp_26, float* %a_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="530" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="94" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_36" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch23:0  store float %tmp_26, float* %a_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="532" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_36" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="533" st_id="95" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch6:0  store float %tmp_31, float* %a_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="534" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="535" st_id="95" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch5:0  store float %tmp_31, float* %a_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="536" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="537" st_id="95" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch4:0  store float %tmp_31, float* %a_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="538" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="95" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch7:0  store float %tmp_31, float* %a_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="540" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="541" st_id="96" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="32">
<![CDATA[
:0  %tmp_34 = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_36, i32 %tmp_10_cast1)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="542" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:1  switch i2 %tmp_36, label %branch19 [
    i2 0, label %branch16
    i2 1, label %branch17
    i2 -2, label %branch18
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="543" st_id="97" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="32">
<![CDATA[
:0  %tmp_34 = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_36, i32 %tmp_10_cast1)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="544" st_id="98" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="tmp_36" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch18:0  store float %tmp_31, float* %a_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="545" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="tmp_36" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="546" st_id="98" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch17:0  store float %tmp_31, float* %a_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="547" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="548" st_id="98" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch16:0  store float %tmp_31, float* %a_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="549" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="550" st_id="98" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp><literal name="tmp_36" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch19:0  store float %tmp_31, float* %a_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="551" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp><literal name="tmp_36" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="552" st_id="99" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp><literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch2:0  store float %tmp_34, float* %a_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="553" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp><literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="554" st_id="99" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch1:0  store float %tmp_34, float* %a_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="555" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="556" st_id="99" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp><literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch0:0  store float %tmp_34, float* %a_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="557" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp><literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="558" st_id="99" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp><literal name="tmp_60" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch3:0  store float %tmp_34, float* %a_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp><literal name="tmp_60" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="560" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.loopexit:0  br label %.preheader8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
