timestamp = "./Timestamp/Timestamp.lib" 1712859995275
altera_vhdl = "./src/vhdl_libs/altera_vhdl/altera_vhdl.lib" 1712859996144
altera = "./src/vhdl_libs/altera_vhdl/altera_vhdl.lib" 1712859996312
lpm_vhdl = "./src/vhdl_libs/lpm_vhdl/lpm_vhdl.lib" 1712860000186
lpm = "./src/vhdl_libs/lpm_vhdl/lpm_vhdl.lib" 1712860000383
sgate_vhdl = "./src/vhdl_libs/sgate_vhdl/sgate_vhdl.lib" 1712860004017
sgate = "./src/vhdl_libs/sgate_vhdl/sgate_vhdl.lib" 1712860004299
altera_mf_vhdl = "./src/vhdl_libs/altera_mf_vhdl/altera_mf_vhdl.lib" 1712860006130
altera_mf = "./src/vhdl_libs/altera_mf_vhdl/altera_mf_vhdl.lib" 1712860006395
altera_lnsim_vhdl = "./src/vhdl_libs/altera_lnsim_vhdl/altera_lnsim_vhdl.lib" 1712860015892
altera_lnsim = "./src/vhdl_libs/altera_lnsim_vhdl/altera_lnsim_vhdl.lib" 1712860016359
cycloneive_vhdl = "./src/vhdl_libs/cycloneive_vhdl/cycloneive_vhdl.lib" 1712860036773
cycloneive = "./src/vhdl_libs/cycloneive_vhdl/cycloneive_vhdl.lib" 1712860037401
