[View]
Entity=testbench_for_registerfile
Architecture=
TopLevelType=2
[file:.\src\ALU.vhd]
Enabled=1
[file:.\src\TestBench\alu_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\alu_TB_runtest.do]
Enabled=1
[file:.\src\InstructionMemory.vhd]
Enabled=1
[file:.\src\TestBench\instructionmemory_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\instructionmemory_TB_runtest.do]
Enabled=1
[file:.\src\InstructionMemoryWaveform.asdb]
Enabled=1
[file:.\src\InstructionMemoryWaveform.awc]
Enabled=1
[file:.\src\ALUWaveform.asdb]
Enabled=1
[file:.\src\ALUWaveform.awc]
Enabled=1
[file:.\src\PC.vhd]
Enabled=1
[file:.\src\TestBench\pc_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\pc_TB_runtest.do]
Enabled=1
[file:.\src\PCWaveform.asdb]
Enabled=1
[file:.\src\PCWaveform.awc]
Enabled=1
[file:.\src\RegisterFile.vhd]
Enabled=1
[file:.\src\TestBench\registerfile_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\registerfile_TB_runtest.do]
Enabled=1
[file:.\src\Controller.vhd]
Enabled=1
[file:.\src\TestBench\controller_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\controller_TB_runtest.do]
Enabled=1
[file:.\src\FinalResultsWavefrom.asdb]
Enabled=1
[file:.\src\FinalResultsWavefrom.awc]
Enabled=1
