;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP -207, @-120
	CMP #72, @-200
	MOV -7, <-20
	SUB -207, <-120
	MOV @127, 106
	JMN <-127, 100
	SUB @-127, 100
	SUB #72, @200
	SUB #72, @200
	JMZ 0, 21
	SUB #72, @-200
	SLT 800, 340
	SUB @127, -100
	ADD 800, 340
	MOV @80, 34
	SUB @-127, 100
	MOV 11, @9
	SUB @167, 106
	JMZ 0, 21
	SUB @1, @-0
	ADD 800, 340
	SUB -207, <-120
	MOV -7, <-29
	SUB @1, @-0
	SPL 0, <802
	MOV 11, @9
	SLT 800, 340
	SUB -0, 2
	SPL 71, #6
	ADD 711, 60
	ADD 800, 340
	SUB @-127, 100
	SPL <127, 106
	MOV -7, <-20
	SPL 0, <842
	SLT 30, 9
	SLT 30, 9
	SLT 30, 9
	SUB @-127, 100
	SUB @-127, 100
	MOV -7, <-20
	SPL 0, <802
	SLT 30, 9
	MOV -1, <-24
	SPL 0, <802
	DJN -1, @-20
	DJN -1, @-20
