EDA Netlist Writer report for fpga_ip_demo_project
Wed Apr 28 13:26:25 2021
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------+
; EDA Netlist Writer Summary                                    ;
+---------------------------+-----------------------------------+
; EDA Netlist Writer Status ; Failed - Wed Apr 28 13:26:25 2021 ;
; Revision Name             ; fpga_ip_demo_project              ;
; Top-level Entity Name     ; nios2_quartus2_project            ;
; Family                    ; Cyclone IV E                      ;
+---------------------------+-----------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed Apr 28 13:26:24 2021
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off fpga_ip_demo_project -c fpga_ip_demo_project
Error (204012): Can't generate netlist output files because the file "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" is an OpenCore Plus time-limited file
Error (204009): Can't generate netlist output files because the license for encrypted file "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" is not available
Error (204012): Can't generate netlist output files because the file "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" is an OpenCore Plus time-limited file
Error (204009): Can't generate netlist output files because the license for encrypted file "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" is not available
Error (204012): Can't generate netlist output files because the file "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" is an OpenCore Plus time-limited file
Error (204009): Can't generate netlist output files because the license for encrypted file "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" is not available
Error: Quartus II 32-bit EDA Netlist Writer was unsuccessful. 6 errors, 0 warnings
    Error: Peak virtual memory: 352 megabytes
    Error: Processing ended: Wed Apr 28 13:26:25 2021
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


