- ğŸ‘‹ Hi, Iâ€™m @Faisalawan11
- ğŸ‘€ Digital Design Engineer @ Comira Solution
- ğŸŒ± Iâ€™m currently learning System Verilog Test Bench, Functional Coverage and UVM
- ğŸ’ï¸ Iâ€™m looking to collaborate on simple layered test bench on different designed under test
- ğŸ“« How to reach me on faisalsaeedawan20@gmail.com

<!---
Faisalawan11/Faisalawan11 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
