//
// Written by Synplify Pro 
// Product Version "V-2023.09M"
// Program "Synplify Pro", Mapper "map202309act, Build 044R"
// Thu May 15 18:02:30 2025
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\generic\smartfusion2.v "
// file 1 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\c:\users\jmano\projetos_lesc\fpga_design\fpga2memory\component\actel\sgcore\osc\2.0.101\osc_comps.v "
// file 6 "\c:\users\jmano\projetos_lesc\fpga_design\fpga2memory\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v "
// file 7 "\c:\users\jmano\projetos_lesc\fpga_design\fpga2memory\component\work\osc_c0\osc_c0.v "
// file 8 "\c:\users\jmano\projetos_lesc\fpga_design\fpga2memory\hdl\design.sv "
// file 9 "\c:\users\jmano\projetos_lesc\fpga_design\fpga2memory\hdl\ecc_design.sv "
// file 10 "\c:\users\jmano\projetos_lesc\fpga_design\fpga2memory\hdl\tbec_rsc_encoder.sv "
// file 11 "\c:\users\jmano\projetos_lesc\fpga_design\fpga2memory\hdl\tbec_rsc_decoder.sv "
// file 12 "\c:\users\jmano\projetos_lesc\fpga_design\fpga2memory\hdl\mrsc_encoder.sv "
// file 13 "\c:\users\jmano\projetos_lesc\fpga_design\fpga2memory\hdl\mrsc_decoder.sv "
// file 14 "\c:\users\jmano\projetos_lesc\fpga_design\fpga2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v "
// file 15 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\nlconst.dat "
// file 16 "\c:\users\jmano\projetos_lesc\fpga_design\fpga2memory\designer\prj_2_memory_sb\synthesis.fdc "

`timescale 100 ps/100 ps
module OSC_C0_OSC_C0_0_OSC (
  OSC_C0_0_RCOSC_25_50MHZ_O2F
)
;
output OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire N_RCOSC_25_50MHZ_CLKINT ;
wire N_RCOSC_25_50MHZ_CLKOUT ;
wire GND ;
wire VCC ;
// @6:28
  CLKINT I_RCOSC_25_50MHZ_FAB_CLKINT (
	.Y(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.A(N_RCOSC_25_50MHZ_CLKINT)
);
//@7:64
// @6:26
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(N_RCOSC_25_50MHZ_CLKOUT)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
// @6:24
  RCOSC_25_50MHZ_FAB I_RCOSC_25_50MHZ_FAB (
	.CLKOUT(N_RCOSC_25_50MHZ_CLKINT),
	.A(N_RCOSC_25_50MHZ_CLKOUT)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0_OSC_C0_0_OSC */

module OSC_C0 (
  OSC_C0_0_RCOSC_25_50MHZ_O2F
)
;
output OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire GND ;
wire VCC ;
// @7:64
  OSC_C0_OSC_C0_0_OSC OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_O2F(OSC_C0_0_RCOSC_25_50MHZ_O2F)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0 */

module TBEC_RSC_encoder (
  mcu_fpga_io_in_0,
  mcu_fpga_io_in_5,
  mcu_fpga_io_in_9,
  mcu_fpga_io_in_4,
  mcu_fpga_io_in_1,
  Di_1__1_1z,
  N_74_i_1
)
;
input mcu_fpga_io_in_0 ;
input mcu_fpga_io_in_5 ;
input mcu_fpga_io_in_9 ;
input mcu_fpga_io_in_4 ;
input mcu_fpga_io_in_1 ;
output Di_1__1_1z ;
output N_74_i_1 ;
wire mcu_fpga_io_in_0 ;
wire mcu_fpga_io_in_5 ;
wire mcu_fpga_io_in_9 ;
wire mcu_fpga_io_in_4 ;
wire mcu_fpga_io_in_1 ;
wire Di_1__1_1z ;
wire N_74_i_1 ;
wire GND ;
wire VCC ;
// @10:29
  CFG2 \Di[0]_0  (
	.A(mcu_fpga_io_in_0),
	.B(mcu_fpga_io_in_5),
	.Y(N_74_i_1)
);
defparam \Di[0]_0 .INIT=4'h6;
// @10:30
  CFG3 \Di[1]_1  (
	.A(mcu_fpga_io_in_9),
	.B(mcu_fpga_io_in_4),
	.C(mcu_fpga_io_in_1),
	.Y(Di_1__1_1z)
);
defparam \Di[1]_1 .INIT=8'h96;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* TBEC_RSC_encoder */

module TBEC_RSC_decoder (
  signal_2__0_iv_0_0,
  decoder_input_up_1,
  decoder_input_down_9,
  decoder_input_down_0,
  decoder_input_down_6,
  quad2_0,
  mcu_mem_io_down_in,
  signal_2__3_0,
  signal_1__3,
  signal_1__6_0_d0,
  mcu_mem_io_up_in,
  signal_0__6_0,
  signal_2__6_0,
  signal_3__8_0,
  signal_3__3_0,
  linsin_2__i_0_0,
  linsin_0__1_0,
  signal_1__6_0_0,
  signal_3__6_0,
  data_out_left_iv_1_0,
  SDi_0,
  SDi_4_0,
  data_in_m_0,
  SDi_2_0,
  SDi_3_0,
  flag,
  decoder_output1_m_d_1_0,
  CO0_2,
  un1_SDi_2_1z,
  SUM_m2,
  data_m6_0,
  data_m1_e_2_0,
  data_m1_e_7_0_1,
  data_m3_0_a2_0_2_1,
  CO0_1,
  SUM_N_8_mux,
  data_N_13_mux_0_i,
  data_N_10_mux_0,
  N_99_0,
  g0_5_0,
  N_7_i,
  data_N_19,
  data_N_12_mux_i,
  data_N_12_mux_i_1,
  data_m8_0,
  data_N_13_mux_0_i_N_3L3_1,
  bit18,
  SUM_m2_0,
  un1_quad1_NE_i_1,
  N_140,
  un1_quad1_NE_i_1_0,
  data_out_right_up10,
  bit17,
  un1_SDi_3_i,
  un1_quad1_NE_i,
  data_N_13_mux_0_i_N_4L5_1,
  quad117_0,
  quad117_1z,
  N_134,
  fpga_mem_io_down_1,
  decoder_input_up,
  signal_0__0_sqmuxa_1z,
  signal_0__1_sqmuxa_1z
)
;
output signal_2__0_iv_0_0 ;
input [15:0] decoder_input_up_1 ;
input decoder_input_down_9 ;
input decoder_input_down_0 ;
input decoder_input_down_6 ;
output quad2_0 ;
input [15:0] mcu_mem_io_down_in ;
output signal_2__3_0 ;
output [1:0] signal_1__3 ;
output signal_1__6_0_d0 ;
input [15:0] mcu_mem_io_up_in ;
output signal_0__6_0 ;
output signal_2__6_0 ;
output signal_3__8_0 ;
output signal_3__3_0 ;
output linsin_2__i_0_0 ;
output linsin_0__1_0 ;
output signal_1__6_0_0 ;
output signal_3__6_0 ;
output data_out_left_iv_1_0 ;
output SDi_0 ;
output SDi_4_0 ;
output data_in_m_0 ;
output SDi_2_0 ;
output SDi_3_0 ;
output [2:0] flag ;
output decoder_output1_m_d_1_0 ;
input CO0_2 ;
output un1_SDi_2_1z ;
input SUM_m2 ;
input data_m6_0 ;
output data_m1_e_2_0 ;
output data_m1_e_7_0_1 ;
output data_m3_0_a2_0_2_1 ;
input CO0_1 ;
output SUM_N_8_mux ;
output data_N_13_mux_0_i ;
input data_N_10_mux_0 ;
output N_99_0 ;
output g0_5_0 ;
input N_7_i ;
output data_N_19 ;
output data_N_12_mux_i ;
input data_N_12_mux_i_1 ;
input data_m8_0 ;
input data_N_13_mux_0_i_N_3L3_1 ;
output bit18 ;
input SUM_m2_0 ;
input un1_quad1_NE_i_1 ;
output N_140 ;
output un1_quad1_NE_i_1_0 ;
input data_out_right_up10 ;
output bit17 ;
output un1_SDi_3_i ;
output un1_quad1_NE_i ;
input data_N_13_mux_0_i_N_4L5_1 ;
output quad117_0 ;
input quad117_1z ;
input N_134 ;
input fpga_mem_io_down_1 ;
input decoder_input_up ;
output signal_0__0_sqmuxa_1z ;
output signal_0__1_sqmuxa_1z ;
wire signal_2__0_iv_0_0 ;
wire decoder_input_down_9 ;
wire decoder_input_down_0 ;
wire decoder_input_down_6 ;
wire quad2_0 ;
wire signal_2__3_0 ;
wire signal_1__6_0_d0 ;
wire signal_0__6_0 ;
wire signal_2__6_0 ;
wire signal_3__8_0 ;
wire signal_3__3_0 ;
wire linsin_2__i_0_0 ;
wire linsin_0__1_0 ;
wire signal_1__6_0_0 ;
wire signal_3__6_0 ;
wire data_out_left_iv_1_0 ;
wire SDi_0 ;
wire SDi_4_0 ;
wire data_in_m_0 ;
wire SDi_2_0 ;
wire SDi_3_0 ;
wire decoder_output1_m_d_1_0 ;
wire CO0_2 ;
wire un1_SDi_2_1z ;
wire SUM_m2 ;
wire data_m6_0 ;
wire data_m1_e_2_0 ;
wire data_m1_e_7_0_1 ;
wire data_m3_0_a2_0_2_1 ;
wire CO0_1 ;
wire SUM_N_8_mux ;
wire data_N_13_mux_0_i ;
wire data_N_10_mux_0 ;
wire N_99_0 ;
wire g0_5_0 ;
wire N_7_i ;
wire data_N_19 ;
wire data_N_12_mux_i ;
wire data_N_12_mux_i_1 ;
wire data_m8_0 ;
wire data_N_13_mux_0_i_N_3L3_1 ;
wire bit18 ;
wire SUM_m2_0 ;
wire un1_quad1_NE_i_1 ;
wire N_140 ;
wire un1_quad1_NE_i_1_0 ;
wire data_out_right_up10 ;
wire bit17 ;
wire un1_SDi_3_i ;
wire un1_quad1_NE_i ;
wire data_N_13_mux_0_i_N_4L5_1 ;
wire quad117_0 ;
wire quad117_1z ;
wire N_134 ;
wire fpga_mem_io_down_1 ;
wire decoder_input_up ;
wire signal_0__0_sqmuxa_1z ;
wire signal_0__1_sqmuxa_1z ;
wire [3:3] SP_0_a4_x_Z;
wire [1:1] SP_3_0_a4_x_Z;
wire [3:3] SP_0_a2_x_Z;
wire [0:0] linsin_1__icf1;
wire [0:0] linsin_1__icf0;
wire [0:0] linsin_1_;
wire [2:2] SP_4;
wire [0:0] SP_2;
wire [3:3] SP;
wire [0:0] SP_2_0_a2_0_Z;
wire [1:0] linsin_2_;
wire [0:0] un2_6;
wire [1:1] linsin_0_;
wire [0:0] SUM_0_a4_1;
wire [1:1] SP_3;
wire [1:1] quad2;
wire un1_quad118_3_Z ;
wire un1_quad118_3_i_0 ;
wire un1_quad118_2_Z ;
wire un1_quad118_2_i_0 ;
wire un1_quad118_Z ;
wire un1_quad118_i_0 ;
wire VCC ;
wire GND ;
wire SUM_0_a2_0_N_2L1 ;
wire data_m5_i_a3_2_1 ;
wire quad117_RNI2OLI171_Z ;
wire N_147 ;
wire SUM_0_a4_N_3L3_1 ;
wire SUM_0_a4_N_3L3 ;
wire N_138 ;
wire N_72 ;
wire un1_SDi_3_RNIRHRUF8_Z ;
wire CO0_0 ;
wire CO0 ;
wire N_69 ;
wire SDi_m2_i_x2_1_1_0_Z ;
wire SDi_m2_i_x2_2_1_Z ;
wire SDi_m2_i_x2_0_1 ;
wire SDi_m2_i_x2_1_Z ;
wire data_N_13_mux_0_i_N_3L3_sx ;
wire quad117_RNIECQDNM_Z ;
wire SUM_m1_e_2_N_4L5_1 ;
wire SUM_m1_e_2_N_4L5 ;
wire CO0_N_17_i_i ;
wire CO0_0_1 ;
wire SUMtt_m2_0_0 ;
wire SUM_m1_e_2_N_5L8_1_0 ;
wire SUM_m1_e_2_N_5L8 ;
wire data_m6_1 ;
wire data_N_12_mux_i_1_0 ;
wire g0_5_0_N_4L5_1 ;
wire quad117_RNITI8JGJ_Z ;
wire g0_5_a5_0_1 ;
wire data_N_13_mux_0_i_1 ;
wire SUM_0_a4_N_2L1 ;
wire N_142 ;
wire SUM_m1_e_2_N_6L11 ;
wire CO0_0_0 ;
wire SUM_m1_e_2 ;
wire SUM_m1_e_1 ;
wire N_109 ;
wire BNC0 ;
wire SUM_0_a4_N_3L3_0 ;
wire CO2_i3_mux_i_1 ;
wire CO2_N_10 ;
wire CO2_i1_mux ;
wire un1_N_3_mux_0 ;
wire N_99 ;
wire N_136 ;
wire N_141 ;
wire sumSP_2_0_a4_2 ;
wire un1_SP_1_Z ;
wire un1_SDi_6_0_0_Z ;
wire un1_SDi_6_2_Z ;
wire un1_quad1_NE_0 ;
wire CO2_i2_mux ;
  CFG1 bit1_RNO (
	.A(un1_quad118_3_Z),
	.Y(un1_quad118_3_i_0)
);
defparam bit1_RNO.INIT=2'h1;
  CFG1 bit2_RNO (
	.A(un1_quad118_2_Z),
	.Y(un1_quad118_2_i_0)
);
defparam bit2_RNO.INIT=2'h1;
  CFG1 bit3_RNO (
	.A(un1_quad118_Z),
	.Y(un1_quad118_i_0)
);
defparam bit3_RNO.INIT=2'h1;
// @11:49
  SLE bit3 (
	.Q(flag[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_quad118_i_0),
	.D(decoder_output1_m_d_1_0),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:49
  SLE bit2 (
	.Q(flag[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_quad118_2_i_0),
	.D(signal_0__1_sqmuxa_1z),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:49
  SLE bit1 (
	.Q(flag[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_quad118_3_i_0),
	.D(signal_0__0_sqmuxa_1z),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:38
  CFG4 \SP_0_a4_x[3]  (
	.A(decoder_input_up),
	.B(mcu_mem_io_up_in[0]),
	.C(fpga_mem_io_down_1),
	.D(mcu_mem_io_down_in[10]),
	.Y(SP_0_a4_x_Z[3])
);
defparam \SP_0_a4_x[3] .INIT=16'h4B44;
// @11:36
  CFG4 \SP_3_0_a4_x[1]  (
	.A(decoder_input_up),
	.B(mcu_mem_io_up_in[13]),
	.C(N_134),
	.D(decoder_input_up_1[12]),
	.Y(SP_3_0_a4_x_Z[1])
);
defparam \SP_3_0_a4_x[1] .INIT=16'h4BB4;
// @9:33
  CFG3 \N_23_1.SUM_0_a2_0_N_2L1  (
	.A(decoder_input_up),
	.B(mcu_mem_io_up_in[10]),
	.C(decoder_input_up_1[14]),
	.Y(SUM_0_a2_0_N_2L1)
);
defparam \N_23_1.SUM_0_a2_0_N_2L1 .INIT=8'hB4;
// @11:38
  CFG4 \SP_0_a2_x[3]  (
	.A(decoder_input_up),
	.B(mcu_mem_io_up_in[5]),
	.C(decoder_input_up_1[1]),
	.D(decoder_input_up_1[4]),
	.Y(SP_0_a2_x_Z[3])
);
defparam \SP_0_a2_x[3] .INIT=16'h4BB4;
  CFG4 quad117_RNI2OLI171 (
	.A(quad117_1z),
	.B(quad117_0),
	.C(data_m5_i_a3_2_1),
	.D(data_N_13_mux_0_i_N_4L5_1),
	.Y(quad117_RNI2OLI171_Z)
);
defparam quad117_RNI2OLI171.INIT=16'h3F15;
// @9:33
  CFG4 \N_23_1.SUM_0_a2_0[0]  (
	.A(mcu_mem_io_down_in[5]),
	.B(mcu_mem_io_down_in[4]),
	.C(SUM_0_a2_0_N_2L1),
	.D(fpga_mem_io_down_1),
	.Y(N_147)
);
defparam \N_23_1.SUM_0_a2_0[0] .INIT=16'hF096;
// @11:27
  CFG3 \linsin[1]_i[0]  (
	.A(mcu_mem_io_down_in[5]),
	.B(linsin_1__icf1[0]),
	.C(linsin_1__icf0[0]),
	.Y(linsin_1_[0])
);
defparam \linsin[1]_i[0] .INIT=8'hD8;
// @11:27
  CFG4 \linsin[1]_icf1[0]  (
	.A(mcu_mem_io_up_in[14]),
	.B(mcu_mem_io_up_in[6]),
	.C(decoder_input_up),
	.D(fpga_mem_io_down_1),
	.Y(linsin_1__icf1[0])
);
defparam \linsin[1]_icf1[0] .INIT=16'h06F9;
// @11:27
  CFG3 \linsin[1]_icf0[0]  (
	.A(mcu_mem_io_up_in[14]),
	.B(mcu_mem_io_up_in[6]),
	.C(decoder_input_up),
	.Y(linsin_1__icf0[0])
);
defparam \linsin[1]_icf0[0] .INIT=8'h06;
// @11:49
  CFG4 \un2_6_2.SUM_0_a4_N_3L3  (
	.A(mcu_mem_io_down_in[6]),
	.B(mcu_mem_io_down_in[0]),
	.C(SUM_0_a4_N_3L3_1),
	.D(fpga_mem_io_down_1),
	.Y(SUM_0_a4_N_3L3)
);
defparam \un2_6_2.SUM_0_a4_N_3L3 .INIT=16'hF096;
// @11:49
  CFG3 \un2_6_2.SUM_0_a4_N_3L3_1  (
	.A(mcu_mem_io_up_in[11]),
	.B(decoder_input_up),
	.C(N_138),
	.Y(SUM_0_a4_N_3L3_1)
);
defparam \un2_6_2.SUM_0_a4_N_3L3_1 .INIT=8'h2D;
// @9:43
  CFG4 un1_SDi_3_RNIIIVV8J (
	.A(un1_quad1_NE_i),
	.B(un1_SDi_3_i),
	.C(bit17),
	.D(data_out_right_up10),
	.Y(data_m5_i_a3_2_1)
);
defparam un1_SDi_3_RNIIIVV8J.INIT=16'hF200;
// @9:33
  CFG4 \N_8_1.CO0  (
	.A(SDi_3_0),
	.B(SDi_2_0),
	.C(decoder_input_down_9),
	.D(SP_3_0_a4_x_Z[1]),
	.Y(N_72)
);
defparam \N_8_1.CO0 .INIT=16'h8EE8;
// @11:49
  CFG4 quad117_RNIRG8JGJ (
	.A(quad117_0),
	.B(bit17),
	.C(decoder_input_up_1[5]),
	.D(un1_SDi_3_RNIRHRUF8_Z),
	.Y(data_in_m_0)
);
defparam quad117_RNIRG8JGJ.INIT=16'hD0F0;
// @11:49
  CFG2 un1_SDi_3_RNIRHRUF8 (
	.A(un1_SDi_3_i),
	.B(un1_quad1_NE_i),
	.Y(un1_SDi_3_RNIRHRUF8_Z)
);
defparam un1_SDi_3_RNIRHRUF8.INIT=4'h7;
// @9:33
  CFG3 \SP_4_0_a4_RNIRTHPM[2]  (
	.A(un1_quad1_NE_i_1_0),
	.B(SP_4[2]),
	.C(N_140),
	.Y(CO0_0)
);
defparam \SP_4_0_a4_RNIRTHPM[2] .INIT=8'h84;
// @9:33
  CFG3 \SP_2_0_a2_RNIP9J5N[0]  (
	.A(un1_quad1_NE_i_1),
	.B(SUM_m2_0),
	.C(SP_2[0]),
	.Y(CO0)
);
defparam \SP_2_0_a2_RNIP9J5N[0] .INIT=8'h90;
// @9:33
  CFG4 \N_1_1.CO0  (
	.A(SDi_4_0),
	.B(SDi_0),
	.C(SP_0_a4_x_Z[3]),
	.D(SP_0_a2_x_Z[3]),
	.Y(N_69)
);
defparam \N_1_1.CO0 .INIT=16'h8EE8;
// @11:38
  CFG4 \SP_0_a4[3]  (
	.A(mcu_mem_io_down_in[10]),
	.B(decoder_input_up_1[0]),
	.C(fpga_mem_io_down_1),
	.D(SP_0_a2_x_Z[3]),
	.Y(SP[3])
);
defparam \SP_0_a4[3] .INIT=16'h39C6;
// @9:33
  CFG3 \SUM_0_0_a2_x[0]  (
	.A(mcu_mem_io_down_in[14]),
	.B(mcu_mem_io_down_in[12]),
	.C(fpga_mem_io_down_1),
	.Y(un1_quad1_NE_i_1_0)
);
defparam \SUM_0_0_a2_x[0] .INIT=8'h06;
// @11:35
  CFG4 \SP_2_0_a2_0[0]  (
	.A(mcu_mem_io_up_in[15]),
	.B(mcu_mem_io_up_in[14]),
	.C(mcu_mem_io_up_in[11]),
	.D(decoder_input_up),
	.Y(SP_2_0_a2_0_Z[0])
);
defparam \SP_2_0_a2_0[0] .INIT=16'h0096;
// @11:43
  CFG4 SDi_m2_i_x2_1_1_0 (
	.A(mcu_mem_io_up_in[6]),
	.B(mcu_mem_io_up_in[3]),
	.C(mcu_mem_io_up_in[1]),
	.D(decoder_input_up),
	.Y(SDi_m2_i_x2_1_1_0_Z)
);
defparam SDi_m2_i_x2_1_1_0.INIT=16'h0096;
// @11:42
  CFG4 SDi_m2_i_x2_2_1 (
	.A(mcu_mem_io_up_in[7]),
	.B(mcu_mem_io_up_in[2]),
	.C(mcu_mem_io_up_in[0]),
	.D(decoder_input_up),
	.Y(SDi_m2_i_x2_2_1_Z)
);
defparam SDi_m2_i_x2_2_1.INIT=16'h0096;
// @11:41
  CFG4 SDi_m2_i_x2_0_1_0 (
	.A(mcu_mem_io_up_in[14]),
	.B(mcu_mem_io_up_in[11]),
	.C(mcu_mem_io_up_in[9]),
	.D(decoder_input_up),
	.Y(SDi_m2_i_x2_0_1)
);
defparam SDi_m2_i_x2_0_1_0.INIT=16'hFF69;
// @11:40
  CFG4 SDi_m2_i_x2_1_1 (
	.A(mcu_mem_io_up_in[15]),
	.B(mcu_mem_io_up_in[10]),
	.C(mcu_mem_io_up_in[8]),
	.D(decoder_input_up),
	.Y(SDi_m2_i_x2_1_Z)
);
defparam SDi_m2_i_x2_1_1.INIT=16'hFF69;
// @11:53
  CFG3 \signal[0]_2_sqmuxa  (
	.A(un1_quad1_NE_i),
	.B(un1_SDi_3_i),
	.C(quad117_0),
	.Y(decoder_output1_m_d_1_0)
);
defparam \signal[0]_2_sqmuxa .INIT=8'h20;
  CFG4 quad117_RNIECQDNM (
	.A(quad117_0),
	.B(bit18),
	.C(data_N_13_mux_0_i_N_3L3_sx),
	.D(data_N_13_mux_0_i_N_3L3_1),
	.Y(quad117_RNIECQDNM_Z)
);
defparam quad117_RNIECQDNM.INIT=16'hF0FD;
  CFG4 un1_SDi_3_RNI8VM1FA (
	.A(un1_quad1_NE_i),
	.B(un1_SDi_3_i),
	.C(data_m8_0),
	.D(data_N_13_mux_0_i_N_3L3_1),
	.Y(data_N_13_mux_0_i_N_3L3_sx)
);
defparam un1_SDi_3_RNI8VM1FA.INIT=16'h0F8F;
// @11:35
  CFG4 \SP_2_0_a2[0]  (
	.A(mcu_mem_io_down_in[11]),
	.B(SP_2_0_a2_0_Z[0]),
	.C(decoder_input_up_1[10]),
	.D(fpga_mem_io_down_1),
	.Y(SP_2[0])
);
defparam \SP_2_0_a2[0] .INIT=16'h3C96;
// @11:49
  CFG4 \un2_1.SUM_m1_e_2_N_4L5  (
	.A(SUM_m1_e_2_N_4L5_1),
	.B(linsin_2_[1]),
	.C(data_out_left_iv_1_0),
	.D(decoder_input_up_1[8]),
	.Y(SUM_m1_e_2_N_4L5)
);
defparam \un2_1.SUM_m1_e_2_N_4L5 .INIT=16'h5115;
// @11:49
  CFG4 \un2_1.SUM_m1_e_2_N_4L5_1  (
	.A(signal_3__6_0),
	.B(CO0_N_17_i_i),
	.C(CO0_0_1),
	.D(decoder_input_up_1[4]),
	.Y(SUM_m1_e_2_N_4L5_1)
);
defparam \un2_1.SUM_m1_e_2_N_4L5_1 .INIT=16'h51A2;
// @11:49
  CFG4 \un2_1.SUM_m1_e_2_N_5L8  (
	.A(SUMtt_m2_0_0),
	.B(SUM_m1_e_2_N_5L8_1_0),
	.C(decoder_input_up_1[12]),
	.D(decoder_input_up_1[4]),
	.Y(SUM_m1_e_2_N_5L8)
);
defparam \un2_1.SUM_m1_e_2_N_5L8 .INIT=16'h9669;
// @11:49
  CFG4 \un2_1.SUM_m1_e_2_N_5L8_1_0  (
	.A(mcu_mem_io_up_in[1]),
	.B(mcu_mem_io_up_in[0]),
	.C(decoder_input_up),
	.D(N_134),
	.Y(SUM_m1_e_2_N_5L8_1_0)
);
defparam \un2_1.SUM_m1_e_2_N_5L8_1_0 .INIT=16'h06F9;
  CFG4 quad117_RNI4NH23B1 (
	.A(quad117_0),
	.B(data_m6_1),
	.C(data_N_12_mux_i_1_0),
	.D(data_N_12_mux_i_1),
	.Y(data_N_12_mux_i)
);
defparam quad117_RNI4NH23B1.INIT=16'h3BFF;
  CFG4 \_l3.signal[3]_6_i_o4_RNI9HBT5K[2]  (
	.A(bit18),
	.B(signal_3__6_0),
	.C(data_out_right_up10),
	.D(data_N_19),
	.Y(data_N_12_mux_i_1_0)
);
defparam \_l3.signal[3]_6_i_o4_RNI9HBT5K[2] .INIT=16'h3F7F;
  CFG4 quad117_RNITI8JGJ (
	.A(mcu_mem_io_up_in[7]),
	.B(g0_5_0_N_4L5_1),
	.C(quad117_0),
	.D(decoder_input_up),
	.Y(quad117_RNITI8JGJ_Z)
);
defparam quad117_RNITI8JGJ.INIT=16'hFFD5;
  CFG3 un1_SDi_3_RNI6C0ITI (
	.A(un1_quad1_NE_i),
	.B(un1_SDi_3_i),
	.C(bit17),
	.Y(g0_5_0_N_4L5_1)
);
defparam un1_SDi_3_RNI6C0ITI.INIT=8'h07;
  CFG4 quad117_RNIVI4GK81 (
	.A(g0_5_a5_0_1),
	.B(quad117_RNITI8JGJ_Z),
	.C(data_out_right_up10),
	.D(N_7_i),
	.Y(g0_5_0)
);
defparam quad117_RNIVI4GK81.INIT=16'hB030;
  CFG3 quad117_RNI3TLFTJ (
	.A(quad117_0),
	.B(bit18),
	.C(data_N_19),
	.Y(g0_5_a5_0_1)
);
defparam quad117_RNI3TLFTJ.INIT=8'hA8;
// @11:69
  CFG4 g0_i_x2 (
	.A(mcu_mem_io_up_in[14]),
	.B(mcu_mem_io_down_in[5]),
	.C(decoder_input_up),
	.D(fpga_mem_io_down_1),
	.Y(signal_1__6_0_0)
);
defparam g0_i_x2.INIT=16'h0AC6;
// @11:49
  CFG4 un1_SDi_3_RNIDPU51J (
	.A(un1_quad1_NE_i),
	.B(un1_SDi_3_i),
	.C(quad117_0),
	.D(bit17),
	.Y(N_99_0)
);
defparam un1_SDi_3_RNIDPU51J.INIT=16'hFF8F;
  CFG4 \_l2.signal[2]_3_i_RNI9KR5M72[1]  (
	.A(quad117_RNI2OLI171_Z),
	.B(quad117_RNIECQDNM_Z),
	.C(data_N_13_mux_0_i_1),
	.D(data_N_10_mux_0),
	.Y(data_N_13_mux_0_i)
);
defparam \_l2.signal[2]_3_i_RNI9KR5M72[1] .INIT=16'hFFDC;
// @11:43
  CFG4 SDi_m2_i_x2_1 (
	.A(mcu_mem_io_down_in[14]),
	.B(SDi_m2_i_x2_1_1_0_Z),
	.C(decoder_input_up_1[4]),
	.D(fpga_mem_io_down_1),
	.Y(SDi_0)
);
defparam SDi_m2_i_x2_1.INIT=16'h3C96;
// @11:42
  CFG4 SDi_m2_i_x2_2 (
	.A(mcu_mem_io_down_in[12]),
	.B(SDi_m2_i_x2_2_1_Z),
	.C(decoder_input_up_1[5]),
	.D(fpga_mem_io_down_1),
	.Y(SDi_4_0)
);
defparam SDi_m2_i_x2_2.INIT=16'h3C96;
// @11:41
  CFG4 SDi_m2_i_x2_0 (
	.A(mcu_mem_io_down_in[13]),
	.B(SDi_m2_i_x2_0_1),
	.C(decoder_input_up_1[12]),
	.D(fpga_mem_io_down_1),
	.Y(SDi_3_0)
);
defparam SDi_m2_i_x2_0.INIT=16'hC369;
// @11:40
  CFG4 SDi_m2_i_x2 (
	.A(mcu_mem_io_down_in[15]),
	.B(SDi_m2_i_x2_1_Z),
	.C(decoder_input_up_1[13]),
	.D(fpga_mem_io_down_1),
	.Y(SDi_2_0)
);
defparam SDi_m2_i_x2.INIT=16'hC369;
// @11:49
  CFG4 \un2_6_2.SUM_0_a4_N_2L1  (
	.A(mcu_mem_io_down_in[3]),
	.B(mcu_mem_io_down_in[2]),
	.C(mcu_mem_io_down_in[1]),
	.D(fpga_mem_io_down_1),
	.Y(SUM_0_a4_N_2L1)
);
defparam \un2_6_2.SUM_0_a4_N_2L1 .INIT=16'h0096;
// @11:49
  CFG4 \un2_6_2.SUM_0_a4[0]  (
	.A(SUM_0_a4_N_3L3),
	.B(SUM_0_a4_N_2L1),
	.C(N_147),
	.D(N_142),
	.Y(un2_6[0])
);
defparam \un2_6_2.SUM_0_a4[0] .INIT=16'h9669;
// @11:49
  CFG4 \un2_1.SUM_m1_e_2_N_6L11  (
	.A(linsin_2_[0]),
	.B(decoder_input_up_1[6]),
	.C(decoder_input_up_1[2]),
	.D(N_147),
	.Y(SUM_m1_e_2_N_6L11)
);
defparam \un2_1.SUM_m1_e_2_N_6L11 .INIT=16'h9669;
// @11:49
  CFG4 \un2_1.SUM_m1_e_2  (
	.A(SUM_m1_e_2_N_6L11),
	.B(SUM_m1_e_2_N_5L8),
	.C(SUM_m1_e_2_N_4L5),
	.D(CO0_0_0),
	.Y(SUM_m1_e_2)
);
defparam \un2_1.SUM_m1_e_2 .INIT=16'h00B0;
// @11:49
  CFG4 \un2_1.SUM_m1_e  (
	.A(SUM_m1_e_2),
	.B(SUM_m1_e_1),
	.C(linsin_0_[1]),
	.D(N_109),
	.Y(SUM_N_8_mux)
);
defparam \un2_1.SUM_m1_e .INIT=16'h0888;
// @11:49
  CFG4 \un2_1.SUM_m1_e_1  (
	.A(un2_6[0]),
	.B(linsin_0__1_0),
	.C(BNC0),
	.D(decoder_input_up_1[15]),
	.Y(SUM_m1_e_1)
);
defparam \un2_1.SUM_m1_e_1 .INIT=16'h0D07;
// @11:49
  CFG4 \un2_6_1.SUM_0_a4_N_2L1  (
	.A(mcu_mem_io_down_in[3]),
	.B(mcu_mem_io_down_in[2]),
	.C(mcu_mem_io_down_in[1]),
	.D(fpga_mem_io_down_1),
	.Y(SUM_0_a4_1[0])
);
defparam \un2_6_1.SUM_0_a4_N_2L1 .INIT=16'h0096;
// @11:49
  CFG3 \un2_6_1.SUM_0_a4_N_3L3  (
	.A(decoder_input_up_1[6]),
	.B(decoder_input_up_1[2]),
	.C(decoder_input_down_0),
	.Y(SUM_0_a4_N_3L3_0)
);
defparam \un2_6_1.SUM_0_a4_N_3L3 .INIT=8'h69;
// @11:49
  CFG4 \un2_6_1.SUM_0_a4[0]  (
	.A(SUM_0_a4_1[0]),
	.B(SUM_0_a4_N_3L3_0),
	.C(N_147),
	.D(N_142),
	.Y(N_109)
);
defparam \un2_6_1.SUM_0_a4[0] .INIT=16'h9669;
// @11:49
  CFG4 \bit18_1.CO2_i3_mux_i  (
	.A(CO0_1),
	.B(CO2_i3_mux_i_1),
	.C(CO2_N_10),
	.D(CO0),
	.Y(bit18)
);
defparam \bit18_1.CO2_i3_mux_i .INIT=16'h23B3;
// @11:49
  CFG4 \bit18_1.CO2_i3_mux_i_1  (
	.A(CO0_1),
	.B(CO2_N_10),
	.C(CO2_i1_mux),
	.D(N_69),
	.Y(CO2_i3_mux_i_1)
);
defparam \bit18_1.CO2_i3_mux_i_1 .INIT=16'h099F;
// @9:43
  CFG2 un1_SDi_3_RNIRHRUF8_0 (
	.A(un1_SDi_3_i),
	.B(un1_quad1_NE_i),
	.Y(data_N_19)
);
defparam un1_SDi_3_RNIRHRUF8_0.INIT=4'h4;
// @11:53
  CFG2 \signal[0]_0_sqmuxa  (
	.A(bit17),
	.B(quad117_0),
	.Y(signal_0__0_sqmuxa_1z)
);
defparam \signal[0]_0_sqmuxa .INIT=4'h8;
// @11:53
  CFG2 \signal[0]_1_sqmuxa  (
	.A(bit18),
	.B(quad117_0),
	.Y(signal_0__1_sqmuxa_1z)
);
defparam \signal[0]_1_sqmuxa .INIT=4'h8;
// @11:49
  CFG2 un1_quad118 (
	.A(quad117_0),
	.B(un1_quad1_NE_i),
	.Y(un1_quad118_Z)
);
defparam un1_quad118.INIT=4'h7;
// @11:32
  CFG4 \linsin[3]_i_0[1]  (
	.A(mcu_mem_io_up_in[0]),
	.B(mcu_mem_io_down_in[0]),
	.C(decoder_input_up),
	.D(fpga_mem_io_down_1),
	.Y(data_out_left_iv_1_0)
);
defparam \linsin[3]_i_0[1] .INIT=16'h0AC6;
// @11:29
  CFG4 \linsin[2]_i_0[0]  (
	.A(mcu_mem_io_up_in[13]),
	.B(mcu_mem_io_down_in[3]),
	.C(decoder_input_up),
	.D(fpga_mem_io_down_1),
	.Y(linsin_2__i_0_0)
);
defparam \linsin[2]_i_0[0] .INIT=16'h0AC6;
// @11:49
  CFG3 un1_SDi_3_RNI2VPIJ8 (
	.A(un1_quad1_NE_i),
	.B(un1_SDi_3_i),
	.C(quad117_0),
	.Y(un1_N_3_mux_0)
);
defparam un1_SDi_3_RNI2VPIJ8.INIT=8'h70;
// @9:33
  CFG4 \N_21_1.SUM_1_i[0]  (
	.A(mcu_mem_io_up_in[4]),
	.B(mcu_mem_io_down_in[1]),
	.C(decoder_input_up),
	.D(fpga_mem_io_down_1),
	.Y(signal_3__3_0)
);
defparam \N_21_1.SUM_1_i[0] .INIT=16'h0AC6;
// @11:59
  CFG4 \_l2.signal[2]_3_i[1]  (
	.A(mcu_mem_io_up_in[1]),
	.B(mcu_mem_io_down_in[2]),
	.C(decoder_input_up),
	.D(fpga_mem_io_down_1),
	.Y(data_N_13_mux_0_i_1)
);
defparam \_l2.signal[2]_3_i[1] .INIT=16'h0AC6;
// @11:69
  CFG4 \_l3.signal[3]_6_i[3]  (
	.A(mcu_mem_io_up_in[8]),
	.B(mcu_mem_io_down_in[0]),
	.C(decoder_input_up),
	.D(fpga_mem_io_down_1),
	.Y(signal_3__8_0)
);
defparam \_l3.signal[3]_6_i[3] .INIT=16'h0AC6;
// @9:33
  CFG4 \N_23_1.SUM_4_i[0]  (
	.A(mcu_mem_io_up_in[6]),
	.B(mcu_mem_io_down_in[5]),
	.C(decoder_input_up),
	.D(fpga_mem_io_down_1),
	.Y(signal_1__3[0])
);
defparam \N_23_1.SUM_4_i[0] .INIT=16'h0AC6;
// @11:69
  CFG4 \_l1.signal[1]_6_i_o4[2]  (
	.A(mcu_mem_io_up_in[14]),
	.B(mcu_mem_io_down_in[5]),
	.C(decoder_input_up),
	.D(fpga_mem_io_down_1),
	.Y(data_m3_0_a2_0_2_1)
);
defparam \_l1.signal[1]_6_i_o4[2] .INIT=16'h0AC6;
// @11:69
  CFG4 \_l2.signal[2]_6_i[3]  (
	.A(mcu_mem_io_up_in[9]),
	.B(mcu_mem_io_down_in[2]),
	.C(decoder_input_up),
	.D(fpga_mem_io_down_1),
	.Y(signal_2__6_0)
);
defparam \_l2.signal[2]_6_i[3] .INIT=16'h0AC6;
// @11:69
  CFG4 \_l0.signal[0]_6_i_o4[3]  (
	.A(mcu_mem_io_up_in[11]),
	.B(mcu_mem_io_down_in[6]),
	.C(decoder_input_up),
	.D(fpga_mem_io_down_1),
	.Y(signal_0__6_0)
);
defparam \_l0.signal[0]_6_i_o4[3] .INIT=16'h0AC6;
// @11:25
  CFG4 \linsin[0]_i_1[0]  (
	.A(mcu_mem_io_up_in[7]),
	.B(mcu_mem_io_down_in[7]),
	.C(decoder_input_up),
	.D(fpga_mem_io_down_1),
	.Y(linsin_0__1_0)
);
defparam \linsin[0]_i_1[0] .INIT=16'h0AC6;
// @11:69
  CFG4 \_l3.signal[3]_6_i_o4[2]  (
	.A(mcu_mem_io_up_in[12]),
	.B(mcu_mem_io_down_in[1]),
	.C(decoder_input_up),
	.D(fpga_mem_io_down_1),
	.Y(signal_3__6_0)
);
defparam \_l3.signal[3]_6_i_o4[2] .INIT=16'h0AC6;
// @11:69
  CFG4 \_l1.signal[1]_6_i_o4[3]  (
	.A(mcu_mem_io_up_in[10]),
	.B(mcu_mem_io_down_in[4]),
	.C(decoder_input_up),
	.D(fpga_mem_io_down_1),
	.Y(signal_1__6_0_d0)
);
defparam \_l1.signal[1]_6_i_o4[3] .INIT=16'h0AC6;
// @11:59
  CFG4 \_l1.signal[1]_3_i[1]  (
	.A(mcu_mem_io_up_in[2]),
	.B(mcu_mem_io_down_in[4]),
	.C(decoder_input_up),
	.D(fpga_mem_io_down_1),
	.Y(signal_1__3[1])
);
defparam \_l1.signal[1]_3_i[1] .INIT=16'h0AC6;
// @9:33
  CFG4 \N_23_1.SUM_1_i[0]  (
	.A(mcu_mem_io_up_in[5]),
	.B(mcu_mem_io_down_in[3]),
	.C(decoder_input_up),
	.D(fpga_mem_io_down_1),
	.Y(signal_2__3_0)
);
defparam \N_23_1.SUM_1_i[0] .INIT=16'h0AC6;
// @9:33
  CFG3 \N_15_1.SUM_0_a2[0]  (
	.A(mcu_mem_io_down_in[10]),
	.B(mcu_mem_io_down_in[8]),
	.C(fpga_mem_io_down_1),
	.Y(N_140)
);
defparam \N_15_1.SUM_0_a2[0] .INIT=8'h06;
// @11:49
  CFG4 \un2_1.SUMtt_m2_0_0  (
	.A(mcu_mem_io_down_in[2]),
	.B(mcu_mem_io_down_in[1]),
	.C(mcu_mem_io_down_in[0]),
	.D(fpga_mem_io_down_1),
	.Y(SUMtt_m2_0_0)
);
defparam \un2_1.SUMtt_m2_0_0 .INIT=16'h0096;
// @9:33
  CFG4 \N_21_1.CO0_m12_i_x2  (
	.A(mcu_mem_io_down_in[0]),
	.B(decoder_input_up_1[8]),
	.C(decoder_input_up_1[0]),
	.D(fpga_mem_io_down_1),
	.Y(CO0_0_1)
);
defparam \N_21_1.CO0_m12_i_x2 .INIT=16'h3C96;
// @9:33
  CFG4 \SUM_0_0_a2[0]  (
	.A(mcu_mem_io_down_in[14]),
	.B(mcu_mem_io_down_in[12]),
	.C(fpga_mem_io_down_1),
	.D(N_140),
	.Y(quad2_0)
);
defparam \SUM_0_0_a2[0] .INIT=16'hF906;
// @11:30
  CFG4 \linsin[2]_i[1]  (
	.A(mcu_mem_io_down_in[2]),
	.B(decoder_input_up_1[9]),
	.C(decoder_input_up_1[1]),
	.D(fpga_mem_io_down_1),
	.Y(linsin_2_[1])
);
defparam \linsin[2]_i[1] .INIT=16'h3C96;
// @11:49
  CFG3 un1_quad118_2 (
	.A(quad117_0),
	.B(bit17),
	.C(data_N_19),
	.Y(un1_quad118_2_Z)
);
defparam un1_quad118_2.INIT=8'hFD;
// @11:49
  CFG3 un1_quad118_3 (
	.A(quad117_0),
	.B(bit18),
	.C(data_N_19),
	.Y(un1_quad118_3_Z)
);
defparam un1_quad118_3.INIT=8'hFD;
// @11:29
  CFG4 \linsin[2]_i[0]  (
	.A(mcu_mem_io_down_in[3]),
	.B(decoder_input_up_1[13]),
	.C(decoder_input_up_1[5]),
	.D(fpga_mem_io_down_1),
	.Y(linsin_2_[0])
);
defparam \linsin[2]_i[0] .INIT=16'h3C96;
// @9:33
  CFG4 \N_21_1.CO0_m12_i_x2_0  (
	.A(mcu_mem_io_down_in[2]),
	.B(decoder_input_up_1[9]),
	.C(decoder_input_up_1[1]),
	.D(fpga_mem_io_down_1),
	.Y(CO0_N_17_i_i)
);
defparam \N_21_1.CO0_m12_i_x2_0 .INIT=16'hC369;
// @11:49
  CFG4 \signal[0][2]  (
	.A(un1_quad1_NE_i),
	.B(un1_SDi_3_i),
	.C(quad117_0),
	.D(bit17),
	.Y(N_99)
);
defparam \signal[0][2] .INIT=16'hFF8F;
// @11:26
  CFG4 \linsin[0]_i[1]  (
	.A(mcu_mem_io_up_in[11]),
	.B(mcu_mem_io_up_in[3]),
	.C(decoder_input_up),
	.D(decoder_input_down_6),
	.Y(linsin_0_[1])
);
defparam \linsin[0]_i[1] .INIT=16'hF906;
// @11:49
  CFG4 \un2_6_2.SUM_0_a2[0]  (
	.A(mcu_mem_io_up_in[6]),
	.B(mcu_mem_io_up_in[3]),
	.C(mcu_mem_io_up_in[2]),
	.D(decoder_input_up),
	.Y(N_138)
);
defparam \un2_6_2.SUM_0_a2[0] .INIT=16'h0096;
// @11:38
  CFG4 \SP_0_a2[3]  (
	.A(decoder_input_up_1[5]),
	.B(decoder_input_up_1[4]),
	.C(decoder_input_up_1[1]),
	.D(decoder_input_up_1[0]),
	.Y(N_136)
);
defparam \SP_0_a2[3] .INIT=16'h6996;
// @9:43
  CFG4 quad117_RNIISB7A1 (
	.A(quad117_0),
	.B(data_out_right_up10),
	.C(decoder_input_up_1[3]),
	.D(decoder_input_down_6),
	.Y(data_m1_e_7_0_1)
);
defparam quad117_RNIISB7A1.INIT=16'h0880;
// @9:43
  CFG4 \signal[0]_1_sqmuxa_RNI03CRH9  (
	.A(un1_N_3_mux_0),
	.B(signal_0__1_sqmuxa_1z),
	.C(data_out_right_up10),
	.D(decoder_input_up_1[11]),
	.Y(data_m1_e_2_0)
);
defparam \signal[0]_1_sqmuxa_RNI03CRH9 .INIT=16'h2FFF;
// @11:36
  CFG4 \SP_3_0_a4[1]  (
	.A(decoder_input_up_1[13]),
	.B(decoder_input_up_1[12]),
	.C(decoder_input_down_9),
	.D(N_134),
	.Y(SP_3[1])
);
defparam \SP_3_0_a4[1] .INIT=16'h6996;
// @9:33
  CFG4 \N_15_1.SUM_0_a2_0[0]  (
	.A(decoder_input_up_1[13]),
	.B(decoder_input_up_1[12]),
	.C(N_136),
	.D(N_134),
	.Y(N_142)
);
defparam \N_15_1.SUM_0_a2_0[0] .INIT=16'h6996;
// @9:33
  CFG4 \N_23_1.BNC0  (
	.A(linsin_2__i_0_0),
	.B(data_m3_0_a2_0_2_1),
	.C(decoder_input_up_1[6]),
	.D(decoder_input_up_1[5]),
	.Y(BNC0)
);
defparam \N_23_1.BNC0 .INIT=16'h1428;
// @9:33
  CFG4 \N_1_1.SUM_0_a2[0]  (
	.A(decoder_input_up_1[7]),
	.B(decoder_input_up_1[6]),
	.C(decoder_input_up_1[3]),
	.D(decoder_input_up_1[2]),
	.Y(N_141)
);
defparam \N_1_1.SUM_0_a2[0] .INIT=16'h6996;
// @11:49
  CFG4 \signal[2]_0_iv_0_tz_0[2]  (
	.A(quad117_0),
	.B(linsin_2__i_0_0),
	.C(bit18),
	.D(data_N_19),
	.Y(signal_2__0_iv_0_0)
);
defparam \signal[2]_0_iv_0_tz_0[2] .INIT=16'h8880;
// @9:33
  CFG4 \N_23_1.CO0_0  (
	.A(linsin_2_[0]),
	.B(linsin_1_[0]),
	.C(signal_1__6_0_d0),
	.D(decoder_input_up_1[2]),
	.Y(CO0_0_0)
);
defparam \N_23_1.CO0_0 .INIT=16'h0EE0;
// @11:37
  CFG4 \SP_4_0_a4[2]  (
	.A(mcu_mem_io_down_in[8]),
	.B(decoder_input_up_1[7]),
	.C(fpga_mem_io_down_1),
	.D(N_138),
	.Y(SP_4[2])
);
defparam \SP_4_0_a4[2] .INIT=16'h39C6;
// @9:43
  CFG4 \signal[0]_RNIHVK542[2]  (
	.A(N_99),
	.B(data_out_right_up10),
	.C(data_m6_0),
	.D(decoder_input_up_1[4]),
	.Y(data_m6_1)
);
defparam \signal[0]_RNIHVK542[2] .INIT=16'h70F0;
// @9:33
  CFG4 un1_SDi_6_2_RNO (
	.A(decoder_input_down_9),
	.B(N_142),
	.C(N_141),
	.D(N_140),
	.Y(sumSP_2_0_a4_2)
);
defparam un1_SDi_6_2_RNO.INIT=16'h6996;
// @11:49
  CFG4 un1_SP_1 (
	.A(SP_4[2]),
	.B(SP_3[1]),
	.C(SP_2[0]),
	.D(SP[3]),
	.Y(un1_SP_1_Z)
);
defparam un1_SP_1.INIT=16'h0001;
// @11:53
  CFG4 \bit18_1.CO2_m5  (
	.A(SUM_m2),
	.B(quad2_0),
	.C(SP_4[2]),
	.D(SP_2[0]),
	.Y(CO2_N_10)
);
defparam \bit18_1.CO2_m5 .INIT=16'h6530;
// @11:53
  CFG3 \bit17_1.CO2_m3  (
	.A(SP_3[1]),
	.B(SDi_3_0),
	.C(SDi_2_0),
	.Y(CO2_i1_mux)
);
defparam \bit17_1.CO2_m3 .INIT=8'h17;
// @11:49
  CFG3 un1_SDi_6_0_0 (
	.A(SP_4[2]),
	.B(SP_3[1]),
	.C(SP[3]),
	.Y(un1_SDi_6_0_0_Z)
);
defparam un1_SDi_6_0_0.INIT=8'h17;
// @11:73
  CFG4 un1_SDi_3 (
	.A(SP_3[1]),
	.B(SP_2[0]),
	.C(SDi_3_0),
	.D(SDi_2_0),
	.Y(un1_SDi_3_i)
);
defparam un1_SDi_3.INIT=16'h0001;
// @11:49
  CFG4 un1_SDi_2 (
	.A(SDi_4_0),
	.B(SDi_3_0),
	.C(SDi_2_0),
	.D(SDi_0),
	.Y(un1_SDi_2_1z)
);
defparam un1_SDi_2.INIT=16'h0001;
// @9:33
  CFG4 \SP_0_a4_RNI5RPGF2[3]  (
	.A(SP[3]),
	.B(SDi_4_0),
	.C(SDi_0),
	.D(CO0_0),
	.Y(quad2[1])
);
defparam \SP_0_a4_RNI5RPGF2[3] .INIT=16'h17E8;
// @11:49
  CFG4 un1_SDi_6_2 (
	.A(un1_SDi_6_0_0_Z),
	.B(un1_SDi_2_1z),
	.C(sumSP_2_0_a4_2),
	.D(SP_2[0]),
	.Y(un1_SDi_6_2_Z)
);
defparam un1_SDi_6_2.INIT=16'h0880;
// @9:33
  CFG4 \SP_4_0_a4_RNI59F677[2]  (
	.A(N_72),
	.B(N_69),
	.C(CO0_0),
	.D(CO0),
	.Y(un1_quad1_NE_0)
);
defparam \SP_4_0_a4_RNI59F677[2] .INIT=16'h6BD6;
// @11:53
  CFG4 \bit17_1.CO2_m5  (
	.A(CO0_2),
	.B(quad2[1]),
	.C(CO2_i1_mux),
	.D(CO0),
	.Y(CO2_i2_mux)
);
defparam \bit17_1.CO2_m5 .INIT=16'h40D4;
// @11:53
  CFG3 \bit17_1.CO2_1  (
	.A(CO2_i2_mux),
	.B(N_69),
	.C(CO0_0),
	.Y(bit17)
);
defparam \bit17_1.CO2_1 .INIT=8'h15;
// @11:49
  CFG3 \SP_4_0_a4_RNIJM7SD8[2]  (
	.A(SUM_m2),
	.B(un1_quad1_NE_0),
	.C(quad2_0),
	.Y(un1_quad1_NE_i)
);
defparam \SP_4_0_a4_RNIJM7SD8[2] .INIT=8'h21;
// @11:49
  CFG4 quad117 (
	.A(SUM_N_8_mux),
	.B(un1_SP_1_Z),
	.C(un1_SDi_6_2_Z),
	.D(un1_SDi_2_1z),
	.Y(quad117_0)
);
defparam quad117.INIT=16'h0527;
//@9:33
//@9:33
//@9:33
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* TBEC_RSC_decoder */

module MRSC_decoder (
  SDi_0,
  SDi_4_0,
  decoder_input_up_1,
  data_in_m_0_0_0,
  linsin_2__i_0_0,
  mcu_mem_io_down_in_5,
  mcu_mem_io_down_in_3,
  mcu_mem_io_down_in_2,
  mcu_mem_io_down_in_7,
  mcu_mem_io_down_in_1,
  mcu_mem_io_down_in_0,
  decoder_output2_12,
  decoder_output2_15,
  decoder_output2_11,
  decoder_output2_4,
  decoder_output2_0,
  decoder_output2_8,
  signal_2__3_0,
  linsin_0__1_0,
  signal_1__3_0,
  signal_2__6_0,
  signal_3__8_0,
  signal_3__3_0,
  data_out_left_iv_0_0_1_1_0,
  mcu_mem_io_up_in_2,
  mcu_mem_io_up_in_1,
  mcu_mem_io_up_in_0,
  mcu_mem_io_up_in_6,
  mcu_mem_io_up_in_5,
  mcu_mem_io_up_in_8,
  mcu_mem_io_up_in_7,
  data_in_m_d_0,
  signal_3__6_0,
  signal_1__6_0_0,
  decoder_output2_m_d_0_0,
  decoder_output2_m_d_0_1_0,
  decoder_input_down_0,
  SDi_2_0,
  SDi_3_0,
  quad2_0,
  un1_SDi_2,
  SUM_N_8_mux,
  data_N_10_mux_0,
  data_N_19,
  data_m1_e_7_0_1,
  bit17,
  CO0_1,
  CO0_0,
  data_N_12_mux_i_1,
  g2_0,
  signal_0__1_sqmuxa_1z,
  g1_0,
  g0_5_2,
  N_6_i,
  data_N_3_mux_0_0_i,
  data_m1_e_2_0,
  data_m1_e_7_3_sx,
  b33,
  decoder_input_up,
  quad117_1z,
  fpga_mem_io_down_1,
  SUM_m2_0,
  un1_quad1_NE_i_1,
  N_134,
  SUM_m2,
  N_140,
  un1_quad1_NE_i_1_0,
  data_N_13_mux_0_i_N_4L5_1,
  b32,
  data_out_right_up11,
  un1_quad1_NE_i,
  un1_SDi_3_i
)
;
input SDi_0 ;
input SDi_4_0 ;
input [15:0] decoder_input_up_1 ;
output data_in_m_0_0_0 ;
input linsin_2__i_0_0 ;
input mcu_mem_io_down_in_5 ;
input mcu_mem_io_down_in_3 ;
input mcu_mem_io_down_in_2 ;
input mcu_mem_io_down_in_7 ;
input mcu_mem_io_down_in_1 ;
input mcu_mem_io_down_in_0 ;
output decoder_output2_12 ;
output decoder_output2_15 ;
output decoder_output2_11 ;
output decoder_output2_4 ;
output decoder_output2_0 ;
output decoder_output2_8 ;
input signal_2__3_0 ;
input linsin_0__1_0 ;
input signal_1__3_0 ;
input signal_2__6_0 ;
input signal_3__8_0 ;
input signal_3__3_0 ;
output data_out_left_iv_0_0_1_1_0 ;
input mcu_mem_io_up_in_2 ;
input mcu_mem_io_up_in_1 ;
input mcu_mem_io_up_in_0 ;
input mcu_mem_io_up_in_6 ;
input mcu_mem_io_up_in_5 ;
input mcu_mem_io_up_in_8 ;
input mcu_mem_io_up_in_7 ;
output data_in_m_d_0 ;
input signal_3__6_0 ;
input signal_1__6_0_0 ;
input decoder_output2_m_d_0_0 ;
output decoder_output2_m_d_0_1_0 ;
input decoder_input_down_0 ;
input SDi_2_0 ;
input SDi_3_0 ;
input quad2_0 ;
input un1_SDi_2 ;
input SUM_N_8_mux ;
output data_N_10_mux_0 ;
input data_N_19 ;
input data_m1_e_7_0_1 ;
input bit17 ;
output CO0_1 ;
output CO0_0 ;
output data_N_12_mux_i_1 ;
output g2_0 ;
output signal_0__1_sqmuxa_1z ;
output g1_0 ;
output g0_5_2 ;
input N_6_i ;
output data_N_3_mux_0_0_i ;
input data_m1_e_2_0 ;
input data_m1_e_7_3_sx ;
output b33 ;
input decoder_input_up ;
output quad117_1z ;
input fpga_mem_io_down_1 ;
output SUM_m2_0 ;
output un1_quad1_NE_i_1 ;
output N_134 ;
output SUM_m2 ;
input N_140 ;
input un1_quad1_NE_i_1_0 ;
output data_N_13_mux_0_i_N_4L5_1 ;
output b32 ;
input data_out_right_up11 ;
output un1_quad1_NE_i ;
output un1_SDi_3_i ;
wire SDi_0 ;
wire SDi_4_0 ;
wire data_in_m_0_0_0 ;
wire linsin_2__i_0_0 ;
wire mcu_mem_io_down_in_5 ;
wire mcu_mem_io_down_in_3 ;
wire mcu_mem_io_down_in_2 ;
wire mcu_mem_io_down_in_7 ;
wire mcu_mem_io_down_in_1 ;
wire mcu_mem_io_down_in_0 ;
wire decoder_output2_12 ;
wire decoder_output2_15 ;
wire decoder_output2_11 ;
wire decoder_output2_4 ;
wire decoder_output2_0 ;
wire decoder_output2_8 ;
wire signal_2__3_0 ;
wire linsin_0__1_0 ;
wire signal_1__3_0 ;
wire signal_2__6_0 ;
wire signal_3__8_0 ;
wire signal_3__3_0 ;
wire data_out_left_iv_0_0_1_1_0 ;
wire mcu_mem_io_up_in_2 ;
wire mcu_mem_io_up_in_1 ;
wire mcu_mem_io_up_in_0 ;
wire mcu_mem_io_up_in_6 ;
wire mcu_mem_io_up_in_5 ;
wire mcu_mem_io_up_in_8 ;
wire mcu_mem_io_up_in_7 ;
wire data_in_m_d_0 ;
wire signal_3__6_0 ;
wire signal_1__6_0_0 ;
wire decoder_output2_m_d_0_0 ;
wire decoder_output2_m_d_0_1_0 ;
wire decoder_input_down_0 ;
wire SDi_2_0 ;
wire SDi_3_0 ;
wire quad2_0 ;
wire un1_SDi_2 ;
wire SUM_N_8_mux ;
wire data_N_10_mux_0 ;
wire data_N_19 ;
wire data_m1_e_7_0_1 ;
wire bit17 ;
wire CO0_1 ;
wire CO0_0 ;
wire data_N_12_mux_i_1 ;
wire g2_0 ;
wire signal_0__1_sqmuxa_1z ;
wire g1_0 ;
wire g0_5_2 ;
wire N_6_i ;
wire data_N_3_mux_0_0_i ;
wire data_m1_e_2_0 ;
wire data_m1_e_7_3_sx ;
wire b33 ;
wire decoder_input_up ;
wire quad117_1z ;
wire fpga_mem_io_down_1 ;
wire SUM_m2_0 ;
wire un1_quad1_NE_i_1 ;
wire N_134 ;
wire SUM_m2 ;
wire N_140 ;
wire un1_quad1_NE_i_1_0 ;
wire data_N_13_mux_0_i_N_4L5_1 ;
wire b32 ;
wire data_out_right_up11 ;
wire un1_quad1_NE_i ;
wire un1_SDi_3_i ;
wire [2:2] SP_4;
wire [2:2] SP_4_0_a4_RNISA0QQ_Z;
wire [2:2] SP_4_0_a4_RNIB12K27_Z;
wire [1:1] SP_3_0_a4_x_0;
wire [2:1] b33_4;
wire [0:0] SP_2;
wire [3:3] SP_0_a4_1_Z;
wire [2:2] signal_2__0_iv_0_tz;
wire [3:3] SP;
wire [1:1] decoder_output2_m_c;
wire [2:2] SP_4_0_a4_1_Z;
wire [0:0] SP_2_0_a4_0_Z;
wire [1:1] SP_3;
wire N_60 ;
wire N_57 ;
wire CO0 ;
wire data_N_12_mux_i_N_3L3_sx ;
wire data_N_12_mux_i_N_4L5_1 ;
wire data_m1_e_7_3 ;
wire data_m1_e_7_0 ;
wire N_11 ;
wire N_10 ;
wire N_8 ;
wire N_9_0 ;
wire g0_0 ;
wire signal_0__N_3_mux ;
wire CO2_m6_1 ;
wire CO1_i1_mux ;
wire un1_quad118 ;
wire quad117_RNI6DAUUB_Z ;
wire un1_SP_1_1_Z ;
wire CO2_1_tz_0 ;
wire GND ;
wire VCC ;
  CFG4 un1_SDi_3_RNI13THHJ (
	.A(un1_SDi_3_i),
	.B(un1_quad1_NE_i),
	.C(data_out_right_up11),
	.D(b32),
	.Y(data_N_13_mux_0_i_N_4L5_1)
);
defparam un1_SDi_3_RNI13THHJ.INIT=16'h0FBF;
// @13:44
  CFG3 \SP_4_0_a4_RNISA0QQ[2]  (
	.A(un1_quad1_NE_i_1_0),
	.B(SP_4[2]),
	.C(N_140),
	.Y(SP_4_0_a4_RNISA0QQ_Z[2])
);
defparam \SP_4_0_a4_RNISA0QQ[2] .INIT=8'h84;
// @13:44
  CFG4 \SP_4_0_a4_RNIB12K27[2]  (
	.A(SP_4_0_a4_RNISA0QQ_Z[2]),
	.B(N_60),
	.C(N_57),
	.D(CO0),
	.Y(SP_4_0_a4_RNIB12K27_Z[2])
);
defparam \SP_4_0_a4_RNIB12K27[2] .INIT=16'h6DB6;
// @13:44
  CFG3 \SP_4_0_a4_RNIPEQ998[2]  (
	.A(SP_4_0_a4_RNIB12K27_Z[2]),
	.B(SUM_m2),
	.C(quad2_0),
	.Y(un1_quad1_NE_i)
);
defparam \SP_4_0_a4_RNIPEQ998[2] .INIT=8'h41;
// @9:36
  CFG4 \N_8_1.CO0  (
	.A(SDi_3_0),
	.B(SDi_2_0),
	.C(decoder_input_down_0),
	.D(SP_3_0_a4_x_0[1]),
	.Y(N_60)
);
defparam \N_8_1.CO0 .INIT=16'h8EE8;
// @13:33
  CFG3 \SP_3_0_a4_x[1]  (
	.A(decoder_input_up_1[11]),
	.B(decoder_input_up_1[10]),
	.C(N_134),
	.Y(SP_3_0_a4_x_0[1])
);
defparam \SP_3_0_a4_x[1] .INIT=8'h96;
// @9:36
  CFG4 \SP_4_0_a4_RNI7JVNI2_0[2]  (
	.A(un1_quad1_NE_i_1_0),
	.B(SP_4[2]),
	.C(N_57),
	.D(N_140),
	.Y(b33_4[1])
);
defparam \SP_4_0_a4_RNI7JVNI2_0[2] .INIT=16'h78B4;
// @9:36
  CFG3 \SP_2_0_a4_RNISS78R[0]  (
	.A(un1_quad1_NE_i_1),
	.B(SP_2[0]),
	.C(SUM_m2_0),
	.Y(CO0)
);
defparam \SP_2_0_a4_RNISS78R[0] .INIT=8'h84;
// @9:36
  CFG3 \N_8_1.SUM_m2_x  (
	.A(mcu_mem_io_down_in_5),
	.B(mcu_mem_io_down_in_3),
	.C(fpga_mem_io_down_1),
	.Y(un1_quad1_NE_i_1)
);
defparam \N_8_1.SUM_m2_x .INIT=8'h06;
// @9:36
  CFG4 \SP_4_0_a4_RNI7JVNI2[2]  (
	.A(un1_quad1_NE_i_1_0),
	.B(SP_4[2]),
	.C(N_57),
	.D(N_140),
	.Y(b33_4[2])
);
defparam \SP_4_0_a4_RNI7JVNI2[2] .INIT=16'h8040;
  CFG3 quad117_RNINUBB8K (
	.A(quad117_1z),
	.B(data_N_12_mux_i_N_3L3_sx),
	.C(decoder_input_up_1[4]),
	.Y(data_N_12_mux_i_N_4L5_1)
);
defparam quad117_RNINUBB8K.INIT=8'hDC;
  CFG4 un1_SDi_3_RNI2J7HLJ (
	.A(un1_quad1_NE_i),
	.B(un1_SDi_3_i),
	.C(b32),
	.D(decoder_input_up_1[4]),
	.Y(data_N_12_mux_i_N_3L3_sx)
);
defparam un1_SDi_3_RNI2J7HLJ.INIT=16'hF800;
// @13:35
  CFG4 \SP_0_a4_1[3]  (
	.A(mcu_mem_io_up_in_2),
	.B(mcu_mem_io_up_in_1),
	.C(mcu_mem_io_up_in_0),
	.D(decoder_input_up),
	.Y(SP_0_a4_1_Z[3])
);
defparam \SP_0_a4_1[3] .INIT=16'h0096;
// @13:44
  CFG4 \signal[2]_0_iv_0_tz[2]  (
	.A(un1_quad1_NE_i),
	.B(un1_SDi_3_i),
	.C(quad117_1z),
	.D(b33),
	.Y(signal_2__0_iv_0_tz[2])
);
defparam \signal[2]_0_iv_0_tz[2] .INIT=16'hF020;
// @13:35
  CFG4 \SP_0_a4[3]  (
	.A(mcu_mem_io_down_in_2),
	.B(SP_0_a4_1_Z[3]),
	.C(decoder_input_up_1[0]),
	.D(fpga_mem_io_down_1),
	.Y(SP[3])
);
defparam \SP_0_a4[3] .INIT=16'h3C96;
// @9:43
  CFG4 quad117_RNI2KMKOA (
	.A(quad117_1z),
	.B(decoder_output2_m_d_0_1_0),
	.C(decoder_output2_m_d_0_0),
	.D(data_m1_e_7_3_sx),
	.Y(data_m1_e_7_3)
);
defparam quad117_RNI2KMKOA.INIT=16'h007F;
  CFG4 quad117_RNILGDDCD2 (
	.A(decoder_output2_m_c[1]),
	.B(data_m1_e_7_3),
	.C(data_m1_e_7_0),
	.D(data_m1_e_2_0),
	.Y(data_N_3_mux_0_0_i)
);
defparam quad117_RNILGDDCD2.INIT=16'hBFFF;
  CFG2 un1_SDi_3_RNI2KR5H8_0 (
	.A(un1_SDi_3_i),
	.B(un1_quad1_NE_i),
	.Y(N_11)
);
defparam un1_SDi_3_RNI2KR5H8_0.INIT=4'h4;
  CFG4 un1_SDi_3_RNIID5J09 (
	.A(mcu_mem_io_up_in_6),
	.B(un1_quad1_NE_i),
	.C(un1_SDi_3_i),
	.D(decoder_input_up),
	.Y(N_10)
);
defparam un1_SDi_3_RNIID5J09.INIT=16'h0080;
  CFG4 quad117_RNIBN6O7B (
	.A(mcu_mem_io_up_in_6),
	.B(quad117_1z),
	.C(b32),
	.D(decoder_input_up),
	.Y(N_8)
);
defparam quad117_RNIBN6O7B.INIT=16'h00A2;
  CFG4 quad117_RNI1MPFRO (
	.A(quad117_1z),
	.B(b33),
	.C(N_11),
	.D(N_6_i),
	.Y(N_9_0)
);
defparam quad117_RNI1MPFRO.INIT=16'hA800;
  CFG4 quad117_RNIA159FD1 (
	.A(data_out_right_up11),
	.B(N_10),
	.C(N_9_0),
	.D(N_8),
	.Y(g0_5_2)
);
defparam quad117_RNIA159FD1.INIT=16'hAAA8;
  CFG2 un1_SDi_3_RNI2KR5H8_1 (
	.A(un1_SDi_3_i),
	.B(un1_quad1_NE_i),
	.Y(g0_0)
);
defparam un1_SDi_3_RNI2KR5H8_1.INIT=4'h4;
// @9:43
  CFG3 un1_SDi_3_RNICA2UOJ (
	.A(mcu_mem_io_up_in_5),
	.B(signal_0__N_3_mux),
	.C(decoder_input_up),
	.Y(g1_0)
);
defparam un1_SDi_3_RNICA2UOJ.INIT=8'hFD;
  CFG4 \signal[0]_1_sqmuxa_RNIIFPJL9  (
	.A(signal_0__1_sqmuxa_1z),
	.B(quad117_1z),
	.C(g0_0),
	.D(signal_1__6_0_0),
	.Y(g2_0)
);
defparam \signal[0]_1_sqmuxa_RNIIFPJL9 .INIT=16'hEA00;
  CFG4 \signal[2]_0_iv_0_tz_RNI3PIBLK[2]  (
	.A(signal_2__0_iv_0_tz[2]),
	.B(signal_3__6_0),
	.C(data_out_right_up11),
	.D(data_N_12_mux_i_N_4L5_1),
	.Y(data_N_12_mux_i_1)
);
defparam \signal[2]_0_iv_0_tz_RNI3PIBLK[2] .INIT=16'h0F7F;
// @13:48
  CFG2 \b32_1.CO2_m6  (
	.A(CO2_m6_1),
	.B(b33_4[2]),
	.Y(b32)
);
defparam \b32_1.CO2_m6 .INIT=4'h1;
// @13:48
  CFG4 \b32_1.CO2_m6_1  (
	.A(b33_4[1]),
	.B(CO1_i1_mux),
	.C(CO0_0),
	.D(CO0),
	.Y(CO2_m6_1)
);
defparam \b32_1.CO2_m6_1 .INIT=16'h088E;
// @9:43
  CFG2 un1_SDi_3_RNI2KR5H8 (
	.A(un1_SDi_3_i),
	.B(un1_quad1_NE_i),
	.Y(decoder_output2_m_d_0_1_0)
);
defparam un1_SDi_3_RNI2KR5H8.INIT=4'h4;
// @13:48
  CFG2 \signal[0]_1_sqmuxa  (
	.A(b33),
	.B(quad117_1z),
	.Y(signal_0__1_sqmuxa_1z)
);
defparam \signal[0]_1_sqmuxa .INIT=4'h8;
// @9:36
  CFG3 \N_8_1.SUM_m2_0  (
	.A(mcu_mem_io_down_in_7),
	.B(mcu_mem_io_down_in_1),
	.C(fpga_mem_io_down_1),
	.Y(SUM_m2_0)
);
defparam \N_8_1.SUM_m2_0 .INIT=8'h06;
// @13:44
  CFG3 quad117_RNI9L6O7B (
	.A(quad117_1z),
	.B(b32),
	.C(decoder_input_up_1[5]),
	.Y(data_in_m_d_0)
);
defparam quad117_RNI9L6O7B.INIT=8'h80;
// @13:33
  CFG3 \SP_3_0_a2[1]  (
	.A(mcu_mem_io_up_in_8),
	.B(mcu_mem_io_up_in_7),
	.C(decoder_input_up),
	.Y(N_134)
);
defparam \SP_3_0_a2[1] .INIT=8'h06;
// @13:34
  CFG4 \SP_4_0_a4_1[2]  (
	.A(decoder_input_up_1[7]),
	.B(decoder_input_up_1[6]),
	.C(decoder_input_up_1[5]),
	.D(decoder_input_up_1[4]),
	.Y(SP_4_0_a4_1_Z[2])
);
defparam \SP_4_0_a4_1[2] .INIT=16'h6996;
// @13:32
  CFG4 \SP_2_0_a4_0[0]  (
	.A(decoder_input_up_1[15]),
	.B(decoder_input_up_1[14]),
	.C(decoder_input_up_1[13]),
	.D(decoder_input_up_1[12]),
	.Y(SP_2_0_a4_0_Z[0])
);
defparam \SP_2_0_a4_0[0] .INIT=16'h6996;
// @9:43
  CFG4 un1_SDi_3_RNIEPIG0O (
	.A(un1_quad1_NE_i),
	.B(un1_SDi_3_i),
	.C(quad117_1z),
	.D(b33),
	.Y(data_out_left_iv_0_0_1_1_0)
);
defparam un1_SDi_3_RNIEPIG0O.INIT=16'h0070;
// @9:36
  CFG4 \N_8_1.SUM_m2  (
	.A(mcu_mem_io_down_in_5),
	.B(mcu_mem_io_down_in_3),
	.C(SUM_m2_0),
	.D(fpga_mem_io_down_1),
	.Y(SUM_m2)
);
defparam \N_8_1.SUM_m2 .INIT=16'hF096;
// @13:44
  CFG3 un1_SDi_3_RNIA9MIK8 (
	.A(un1_quad1_NE_i),
	.B(un1_SDi_3_i),
	.C(quad117_1z),
	.Y(un1_quad118)
);
defparam un1_SDi_3_RNIA9MIK8.INIT=8'h8F;
// @13:48
  CFG4 quad117_RNII7DN2C (
	.A(quad117_1z),
	.B(b32),
	.C(signal_3__3_0),
	.D(decoder_input_up_1[12]),
	.Y(decoder_output2_12)
);
defparam quad117_RNII7DN2C.INIT=16'hF780;
// @13:48
  CFG4 quad117_RNILPJHVF (
	.A(quad117_1z),
	.B(b33),
	.C(signal_3__8_0),
	.D(decoder_input_up_1[0]),
	.Y(decoder_output2_15)
);
defparam quad117_RNILPJHVF.INIT=16'hF780;
// @13:48
  CFG4 quad117_RNIK1FC6G (
	.A(quad117_1z),
	.B(b33),
	.C(signal_2__6_0),
	.D(decoder_input_up_1[1]),
	.Y(decoder_output2_11)
);
defparam quad117_RNIK1FC6G.INIT=16'hF780;
// @13:48
  CFG4 quad117_RNIQFDN2C (
	.A(quad117_1z),
	.B(b32),
	.C(signal_1__3_0),
	.D(decoder_input_up_1[14]),
	.Y(decoder_output2_4)
);
defparam quad117_RNIQFDN2C.INIT=16'hF780;
// @13:48
  CFG4 quad117_RNII47NCB (
	.A(quad117_1z),
	.B(b32),
	.C(linsin_0__1_0),
	.D(decoder_input_up_1[15]),
	.Y(decoder_output2_0)
);
defparam quad117_RNII47NCB.INIT=16'hF780;
// @13:48
  CFG4 quad117_RNIMBDN2C (
	.A(quad117_1z),
	.B(b32),
	.C(signal_2__3_0),
	.D(decoder_input_up_1[13]),
	.Y(decoder_output2_8)
);
defparam quad117_RNIMBDN2C.INIT=16'hF780;
// @9:43
  CFG4 un1_SDi_3_RNITHOG9J (
	.A(un1_quad1_NE_i),
	.B(un1_SDi_3_i),
	.C(quad117_1z),
	.D(b32),
	.Y(signal_0__N_3_mux)
);
defparam un1_SDi_3_RNITHOG9J.INIT=16'h0070;
// @13:33
  CFG4 \SP_3_0_a4[1]  (
	.A(decoder_input_up_1[11]),
	.B(decoder_input_up_1[10]),
	.C(decoder_input_down_0),
	.D(N_134),
	.Y(SP_3[1])
);
defparam \SP_3_0_a4[1] .INIT=16'h6996;
// @13:34
  CFG3 \SP_4_0_a4[2]  (
	.A(mcu_mem_io_down_in_0),
	.B(SP_4_0_a4_1_Z[2]),
	.C(fpga_mem_io_down_1),
	.Y(SP_4[2])
);
defparam \SP_4_0_a4[2] .INIT=8'hC6;
// @13:32
  CFG3 \SP_2_0_a4[0]  (
	.A(mcu_mem_io_down_in_3),
	.B(SP_2_0_a4_0_Z[0]),
	.C(fpga_mem_io_down_1),
	.Y(SP_2[0])
);
defparam \SP_2_0_a4[0] .INIT=8'hC6;
// @9:43
  CFG3 quad117_RNI6DAUUB (
	.A(quad117_1z),
	.B(b32),
	.C(decoder_output2_m_d_0_0),
	.Y(quad117_RNI6DAUUB_Z)
);
defparam quad117_RNI6DAUUB.INIT=8'h80;
// @13:48
  CFG2 \b32_1.ANB0  (
	.A(quad2_0),
	.B(SUM_m2),
	.Y(CO0_0)
);
defparam \b32_1.ANB0 .INIT=4'h4;
// @13:48
  CFG2 \b33_1.ANB0  (
	.A(quad2_0),
	.B(SUM_m2),
	.Y(CO0_1)
);
defparam \b33_1.ANB0 .INIT=4'h2;
// @9:43
  CFG3 un1_SDi_3_RNIL3K5RO (
	.A(data_out_right_up11),
	.B(data_out_left_iv_0_0_1_1_0),
	.C(decoder_input_up_1[11]),
	.Y(decoder_output2_m_c[1])
);
defparam un1_SDi_3_RNIL3K5RO.INIT=8'h20;
// @13:44
  CFG4 \signal[2]_0_iv_0_tz_RNIG5GK99[2]  (
	.A(un1_quad118),
	.B(signal_2__0_iv_0_tz[2]),
	.C(linsin_2__i_0_0),
	.D(decoder_input_up_1[5]),
	.Y(data_in_m_0_0_0)
);
defparam \signal[2]_0_iv_0_tz_RNIG5GK99[2] .INIT=16'hEAC0;
// @9:43
  CFG4 quad117_RNIULMN601 (
	.A(bit17),
	.B(data_m1_e_7_0_1),
	.C(data_N_19),
	.D(quad117_RNI6DAUUB_Z),
	.Y(data_m1_e_7_0)
);
defparam quad117_RNIULMN601.INIT=16'h0037;
// @13:44
  CFG3 un1_SP_1_1 (
	.A(SP_4[2]),
	.B(SP_2[0]),
	.C(SP[3]),
	.Y(un1_SP_1_1_Z)
);
defparam un1_SP_1_1.INIT=8'h01;
// @9:43
  CFG4 \signal[0]_1_sqmuxa_RNI0ORFL9  (
	.A(un1_quad118),
	.B(signal_0__1_sqmuxa_1z),
	.C(data_out_right_up11),
	.D(decoder_input_up_1[9]),
	.Y(data_N_10_mux_0)
);
defparam \signal[0]_1_sqmuxa_RNI0ORFL9 .INIT=16'hE000;
// @13:48
  CFG3 \b32_1.CO1_m3  (
	.A(SP_3[1]),
	.B(SDi_3_0),
	.C(SDi_2_0),
	.Y(CO1_i1_mux)
);
defparam \b32_1.CO1_m3 .INIT=8'h17;
// @13:66
  CFG4 un1_SDi_3 (
	.A(SP_3[1]),
	.B(SP_2[0]),
	.C(SDi_3_0),
	.D(SDi_2_0),
	.Y(un1_SDi_3_i)
);
defparam un1_SDi_3.INIT=16'h0001;
// @9:36
  CFG3 \N_1_1.CO0  (
	.A(SP[3]),
	.B(SDi_4_0),
	.C(SDi_0),
	.Y(N_57)
);
defparam \N_1_1.CO0 .INIT=8'hE8;
// @13:48
  CFG4 \b33_1.CO2_1_tz_0  (
	.A(b33_4[1]),
	.B(CO0_1),
	.C(N_60),
	.D(CO0),
	.Y(CO2_1_tz_0)
);
defparam \b33_1.CO2_1_tz_0 .INIT=16'hE88E;
// @13:48
  CFG4 \b33_1.CO2_1  (
	.A(b33_4[2]),
	.B(CO2_1_tz_0),
	.C(N_60),
	.D(CO0),
	.Y(b33)
);
defparam \b33_1.CO2_1 .INIT=16'h0EEE;
// @13:44
  CFG4 quad117 (
	.A(un1_SP_1_1_Z),
	.B(SP_3[1]),
	.C(SUM_N_8_mux),
	.D(un1_SDi_2),
	.Y(quad117_1z)
);
defparam quad117.INIT=16'h0FDF;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* MRSC_decoder */

module ecc_design (
  flag,
  mcu_mem_io_up_in,
  mcu_mem_io_down_in,
  decoder_input_down_6,
  decoder_input_down_0,
  decoder_input_down_9,
  decoder_input_up_1,
  mcu_fpga_io_in,
  chip_sel_out_reg,
  decoder_input_up_1_0_0,
  data_N_3_mux_0_0_i,
  data_N_12_mux_i,
  data_N_13_mux_0_i,
  decoder_output2,
  decoder_output7,
  decoder_output15,
  decoder_output12,
  decoder_output8,
  decoder_output11,
  decoder_output4,
  decoder_output0,
  decoder_output3,
  ecc_sel2_c,
  decoder_output10,
  decoder_output5,
  decoder_output9,
  decoder_output13,
  fpga_mem_io_down_1,
  decoder_input_up,
  ecc_sel1_c,
  ecc_sel0_c,
  fpga_mem_io_up_1_i_i,
  MCU_WE_c,
  MCU_CS_c,
  encoder_output_down14,
  encoder_output_down15,
  encoder_output_down2,
  encoder_output_down3,
  encoder_output_down4,
  encoder_output_down5,
  encoder_output_down6,
  encoder_output_down7,
  encoder_output_down8,
  encoder_output_down9,
  encoder_output_down10,
  encoder_output_down11,
  encoder_output_down12,
  encoder_output_down13,
  encoder_output_up9,
  encoder_output_up10,
  encoder_output_up11,
  encoder_output_up12,
  encoder_output_up13,
  encoder_output_up14,
  encoder_output_up15,
  encoder_output_down0,
  encoder_output_down1,
  encoder_output_up1,
  encoder_output_up2,
  encoder_output_up3,
  encoder_output_up4,
  encoder_output_up5,
  encoder_output_up6,
  encoder_output_up7,
  encoder_output_up8,
  encoder_output_up0,
  data_out_right_up9
)
;
output [2:0] flag ;
input [15:0] mcu_mem_io_up_in ;
input [15:0] mcu_mem_io_down_in ;
input decoder_input_down_6 ;
input decoder_input_down_0 ;
input decoder_input_down_9 ;
input [15:0] decoder_input_up_1 ;
input [15:0] mcu_fpga_io_in ;
output [1:0] chip_sel_out_reg ;
input decoder_input_up_1_0_0 ;
output data_N_3_mux_0_0_i ;
output data_N_12_mux_i ;
output data_N_13_mux_0_i ;
output decoder_output2 ;
output decoder_output7 ;
output decoder_output15 ;
output decoder_output12 ;
output decoder_output8 ;
output decoder_output11 ;
output decoder_output4 ;
output decoder_output0 ;
output decoder_output3 ;
input ecc_sel2_c ;
output decoder_output10 ;
output decoder_output5 ;
output decoder_output9 ;
output decoder_output13 ;
input fpga_mem_io_down_1 ;
input decoder_input_up ;
input ecc_sel1_c ;
input ecc_sel0_c ;
output fpga_mem_io_up_1_i_i ;
input MCU_WE_c ;
input MCU_CS_c ;
output encoder_output_down14 ;
output encoder_output_down15 ;
output encoder_output_down2 ;
output encoder_output_down3 ;
output encoder_output_down4 ;
output encoder_output_down5 ;
output encoder_output_down6 ;
output encoder_output_down7 ;
output encoder_output_down8 ;
output encoder_output_down9 ;
output encoder_output_down10 ;
output encoder_output_down11 ;
output encoder_output_down12 ;
output encoder_output_down13 ;
output encoder_output_up9 ;
output encoder_output_up10 ;
output encoder_output_up11 ;
output encoder_output_up12 ;
output encoder_output_up13 ;
output encoder_output_up14 ;
output encoder_output_up15 ;
output encoder_output_down0 ;
output encoder_output_down1 ;
output encoder_output_up1 ;
output encoder_output_up2 ;
output encoder_output_up3 ;
output encoder_output_up4 ;
output encoder_output_up5 ;
output encoder_output_up6 ;
output encoder_output_up7 ;
output encoder_output_up8 ;
output encoder_output_up0 ;
output data_out_right_up9 ;
wire decoder_input_down_6 ;
wire decoder_input_down_0 ;
wire decoder_input_down_9 ;
wire decoder_input_up_1_0_0 ;
wire data_N_3_mux_0_0_i ;
wire data_N_12_mux_i ;
wire data_N_13_mux_0_i ;
wire decoder_output2 ;
wire decoder_output7 ;
wire decoder_output15 ;
wire decoder_output12 ;
wire decoder_output8 ;
wire decoder_output11 ;
wire decoder_output4 ;
wire decoder_output0 ;
wire decoder_output3 ;
wire ecc_sel2_c ;
wire decoder_output10 ;
wire decoder_output5 ;
wire decoder_output9 ;
wire decoder_output13 ;
wire fpga_mem_io_down_1 ;
wire decoder_input_up ;
wire ecc_sel1_c ;
wire ecc_sel0_c ;
wire fpga_mem_io_up_1_i_i ;
wire MCU_WE_c ;
wire MCU_CS_c ;
wire encoder_output_down14 ;
wire encoder_output_down15 ;
wire encoder_output_down2 ;
wire encoder_output_down3 ;
wire encoder_output_down4 ;
wire encoder_output_down5 ;
wire encoder_output_down6 ;
wire encoder_output_down7 ;
wire encoder_output_down8 ;
wire encoder_output_down9 ;
wire encoder_output_down10 ;
wire encoder_output_down11 ;
wire encoder_output_down12 ;
wire encoder_output_down13 ;
wire encoder_output_up9 ;
wire encoder_output_up10 ;
wire encoder_output_up11 ;
wire encoder_output_up12 ;
wire encoder_output_up13 ;
wire encoder_output_up14 ;
wire encoder_output_up15 ;
wire encoder_output_down0 ;
wire encoder_output_down1 ;
wire encoder_output_up1 ;
wire encoder_output_up2 ;
wire encoder_output_up3 ;
wire encoder_output_up4 ;
wire encoder_output_up5 ;
wire encoder_output_up6 ;
wire encoder_output_up7 ;
wire encoder_output_up8 ;
wire encoder_output_up0 ;
wire data_out_right_up9 ;
wire [14:5] data_out_right_down_1;
wire [13:13] data_out_left_iv_1_a0_1_Z;
wire [13:13] data_out_left_iv_0_0_1_Z;
wire [13:13] data_out_left_iv_0_0_1_0;
wire [13:13] data_out_left_iv_0_0_1_1;
wire [13:5] data_out_left_iv_0_0_Z;
wire [5:5] data_out_right_down_1_2;
wire [10:10] data_in_m_d;
wire [10:10] data_in_m_0_0;
wire [10:10] data_out_left_iv_1_Z;
wire [2:2] signal_2__0_iv_0;
wire [10:10] data_in_m;
wire [15:0] data_out_left_iv_0_Z;
wire [5:5] data_out_left_iv_0_2_Z;
wire [15:4] decoder_input_down;
wire [14:3] data_in_right_up_m;
wire [13:3] data_out_left_iv_1;
wire [1:1] decoder_output2_m_d_0_Z;
wire [13:13] decoder_output1_m_d_1;
wire [13:13] decoder_output1_m_d;
wire [9:9] decoder_output2_m_d_0_1;
wire [9:9] decoder_output2_m_d_0;
wire [3:3] signal_1__6;
wire [15:0] decoder_output1_m;
wire [3:3] signal_2__6;
wire [3:3] signal_3__8;
wire [0:0] signal_3__3;
wire [1:0] signal_1__3;
wire [7:3] decoder_output2_m;
wire [3:3] signal_0__6;
wire [0:0] linsin_0__1;
wire [0:0] signal_2__3;
wire [6:6] data_out_right_down_1_1;
wire [15:0] decoder_output2_Z;
wire [0:0] quad2;
wire [0:0] linsin_2__i_0;
wire [2:2] signal_1__6_0;
wire [2:2] signal_3__6;
wire [3:3] SDi;
wire [2:2] SDi_4;
wire [0:0] SDi_2;
wire [1:1] SDi_3;
wire data_out_right_up9_i_0 ;
wire data_out_right_up9_inferred_clock_RNI8B517_Z ;
wire un1_sel_2_i ;
wire un1_sel_2_inferred_clock_RNI5KU02_Z ;
wire un1_sel_2 ;
wire VCC ;
wire GND ;
wire N_81_i ;
wire N_80_i ;
wire N_79_i ;
wire N_78_i ;
wire N_77_i ;
wire N_76_i ;
wire N_75_i ;
wire N_89_mux_i ;
wire N_87_i ;
wire N_86_i ;
wire N_85_i ;
wire N_84_i ;
wire N_82_i ;
wire N_69_i ;
wire N_67_i ;
wire N_16_0_i ;
wire N_74_i ;
wire N_71_i ;
wire m39_1_0_1 ;
wire m39_1 ;
wire N_38_i ;
wire quad117 ;
wire data_out_left_iv_N_5L8_sx_Z ;
wire data_m3_0_a2_0_2_0 ;
wire data_out_left_iv_N_5L8_Z ;
wire bit18 ;
wire data_m3_0_a2_0_2_1 ;
wire data_N_19 ;
wire data_m1_e_7_3_1_0 ;
wire data_m1_e_7_3_sx ;
wire data_m3_0_a2_0_2_1_1 ;
wire data_out_right_up10 ;
wire N_6_i ;
wire N_7_i ;
wire N_15 ;
wire N_14 ;
wire g0_5_2 ;
wire g0_5_0 ;
wire g0_0 ;
wire d_N_5_mux_0 ;
wire N_99_0 ;
wire g0_3_1 ;
wire g2_0 ;
wire g1_0 ;
wire data_out_right_up11 ;
wire quad117_0 ;
wire data_out_left_iv_0_N_4L6_1_Z ;
wire data_out_left_iv_0_N_4L6_Z ;
wire un1_quad1_NE_i ;
wire un1_SDi_3_i ;
wire data_N_13_mux_0_i_N_3L3_1 ;
wire N_16_0_i_1 ;
wire N_14_0 ;
wire N_71_i_1 ;
wire m24_1 ;
wire data_out_left_iv_0_N_3L4_Z ;
wire data_N_6_0 ;
wire N_67_i_1 ;
wire un1_quad1_NE_i_0 ;
wire un1_SDi_3_i_0 ;
wire data_m10_i_a5_1_1 ;
wire N_30_0_i_i ;
wire N_27_0_i ;
wire b32 ;
wire data_N_5_2 ;
wire data_m6_0 ;
wire data_m8_0 ;
wire bit17 ;
wire data_m10_i_a5_1 ;
wire data_N_17 ;
wire N_23_0_i ;
wire b33 ;
wire signal_0__0_sqmuxa ;
wire signal_0__1_sqmuxa ;
wire signal_0__1_sqmuxa_0 ;
wire Di_1__1 ;
wire N_74_i_1 ;
wire N_2158 ;
wire CO0 ;
wire un1_SDi_2 ;
wire SUM_m2 ;
wire data_m1_e_2_0 ;
wire data_m1_e_7_0_1 ;
wire CO0_0 ;
wire SUM_N_8_mux ;
wire data_N_10_mux_0 ;
wire data_N_12_mux_i_1 ;
wire SUM_m2_0 ;
wire un1_quad1_NE_i_1 ;
wire N_140 ;
wire un1_quad1_NE_i_1_0 ;
wire data_N_13_mux_0_i_N_4L5_1 ;
wire N_134 ;
wire N_2159 ;
wire N_2160 ;
wire N_2161 ;
  CLKINT data_out_right_up9_inferred_clock_RNI8B517_0 (
	.Y(data_out_right_up9_i_0),
	.A(data_out_right_up9_inferred_clock_RNI8B517_Z)
);
  CLKINT un1_sel_2_inferred_clock_RNI5KU02_0 (
	.Y(un1_sel_2_i),
	.A(un1_sel_2_inferred_clock_RNI5KU02_Z)
);
  CFG1 un1_sel_2_inferred_clock_RNI5KU02 (
	.A(un1_sel_2),
	.Y(un1_sel_2_inferred_clock_RNI5KU02_Z)
);
defparam un1_sel_2_inferred_clock_RNI5KU02.INIT=2'h1;
  CFG1 data_out_right_up9_inferred_clock_RNI8B517 (
	.A(data_out_right_up9),
	.Y(data_out_right_up9_inferred_clock_RNI8B517_Z)
);
defparam data_out_right_up9_inferred_clock_RNI8B517.INIT=2'h1;
// @9:43
  SLE \data_out_right_up[15]  (
	.Q(encoder_output_up0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up9_i_0),
	.D(mcu_fpga_io_in[0]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:43
  SLE \data_out_right_up[7]  (
	.Q(encoder_output_up8),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up9_i_0),
	.D(N_81_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:43
  SLE \data_out_right_up[8]  (
	.Q(encoder_output_up7),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up9_i_0),
	.D(N_80_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:43
  SLE \data_out_right_up[9]  (
	.Q(encoder_output_up6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up9_i_0),
	.D(N_79_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:43
  SLE \data_out_right_up[10]  (
	.Q(encoder_output_up5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up9_i_0),
	.D(mcu_fpga_io_in[5]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:43
  SLE \data_out_right_up[11]  (
	.Q(encoder_output_up4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up9_i_0),
	.D(N_78_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:43
  SLE \data_out_right_up[12]  (
	.Q(encoder_output_up3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up9_i_0),
	.D(N_77_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:43
  SLE \data_out_right_up[13]  (
	.Q(encoder_output_up2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up9_i_0),
	.D(N_76_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:43
  SLE \data_out_right_up[14]  (
	.Q(encoder_output_up1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up9_i_0),
	.D(N_75_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:43
  SLE \data_out_right_down[14]  (
	.Q(encoder_output_down1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_sel_2_i),
	.D(data_out_right_down_1[14]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:43
  SLE \data_out_right_down[15]  (
	.Q(encoder_output_down0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_sel_2_i),
	.D(N_89_mux_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:43
  SLE \data_out_right_up[0]  (
	.Q(encoder_output_up15),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up9_i_0),
	.D(mcu_fpga_io_in[15]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:43
  SLE \data_out_right_up[1]  (
	.Q(encoder_output_up14),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up9_i_0),
	.D(N_87_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:43
  SLE \data_out_right_up[2]  (
	.Q(encoder_output_up13),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up9_i_0),
	.D(N_86_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:43
  SLE \data_out_right_up[3]  (
	.Q(encoder_output_up12),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up9_i_0),
	.D(N_85_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:43
  SLE \data_out_right_up[4]  (
	.Q(encoder_output_up11),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up9_i_0),
	.D(N_84_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:43
  SLE \data_out_right_up[5]  (
	.Q(encoder_output_up10),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up9_i_0),
	.D(mcu_fpga_io_in[10]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:43
  SLE \data_out_right_up[6]  (
	.Q(encoder_output_up9),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up9_i_0),
	.D(N_82_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:43
  SLE \data_out_right_down[2]  (
	.Q(encoder_output_down13),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_sel_2_i),
	.D(N_69_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:43
  SLE \data_out_right_down[3]  (
	.Q(encoder_output_down12),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_sel_2_i),
	.D(N_67_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:43
  SLE \data_out_right_down[4]  (
	.Q(encoder_output_down11),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_sel_2_i),
	.D(N_16_0_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:43
  SLE \data_out_right_down[5]  (
	.Q(encoder_output_down10),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_sel_2_i),
	.D(data_out_right_down_1[5]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:43
  SLE \data_out_right_down[6]  (
	.Q(encoder_output_down9),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_sel_2_i),
	.D(data_out_right_down_1[6]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:43
  SLE \data_out_right_down[7]  (
	.Q(encoder_output_down8),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_sel_2_i),
	.D(data_out_right_down_1[7]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:43
  SLE \data_out_right_down[8]  (
	.Q(encoder_output_down7),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_sel_2_i),
	.D(data_out_right_down_1[8]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:43
  SLE \data_out_right_down[9]  (
	.Q(encoder_output_down6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_sel_2_i),
	.D(data_out_right_down_1[9]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:43
  SLE \data_out_right_down[10]  (
	.Q(encoder_output_down5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_sel_2_i),
	.D(data_out_right_down_1[10]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:43
  SLE \data_out_right_down[11]  (
	.Q(encoder_output_down4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_sel_2_i),
	.D(data_out_right_down_1[11]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:43
  SLE \data_out_right_down[12]  (
	.Q(encoder_output_down3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_sel_2_i),
	.D(data_out_right_down_1[12]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:43
  SLE \data_out_right_down[13]  (
	.Q(encoder_output_down2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_sel_2_i),
	.D(data_out_right_down_1[13]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:43
  SLE \data_out_right_down[0]  (
	.Q(encoder_output_down15),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_sel_2_i),
	.D(N_74_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:43
  SLE \data_out_right_down[1]  (
	.Q(encoder_output_down14),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_sel_2_i),
	.D(N_71_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
  CFG4 data_out_right_up9_inferred_clock_RNINTS661 (
	.A(MCU_CS_c),
	.B(data_out_right_up9),
	.C(MCU_WE_c),
	.D(chip_sel_out_reg[0]),
	.Y(fpga_mem_io_up_1_i_i)
);
defparam data_out_right_up9_inferred_clock_RNINTS661.INIT=16'h0900;
  CFG4 \data_out_right_down_RNO[7]  (
	.A(ecc_sel0_c),
	.B(m39_1_0_1),
	.C(m39_1),
	.D(N_38_i),
	.Y(data_out_right_down_1[7])
);
defparam \data_out_right_down_RNO[7] .INIT=16'h9E9C;
  CFG4 \data_out_right_down_RNO_1[7]  (
	.A(mcu_fpga_io_in[13]),
	.B(mcu_fpga_io_in[9]),
	.C(ecc_sel1_c),
	.D(ecc_sel0_c),
	.Y(m39_1)
);
defparam \data_out_right_down_RNO_1[7] .INIT=16'h0F66;
// @9:43
  CFG3 data_out_left_iv_N_5L8 (
	.A(quad117),
	.B(data_out_left_iv_N_5L8_sx_Z),
	.C(data_m3_0_a2_0_2_0),
	.Y(data_out_left_iv_N_5L8_Z)
);
defparam data_out_left_iv_N_5L8.INIT=8'h23;
// @9:43
  CFG4 data_out_left_iv_N_5L8_sx (
	.A(bit18),
	.B(data_m3_0_a2_0_2_1),
	.C(data_m3_0_a2_0_2_0),
	.D(data_N_19),
	.Y(data_out_left_iv_N_5L8_sx_Z)
);
defparam data_out_left_iv_N_5L8_sx.INIT=16'h3070;
// @9:43
  CFG4 \data_out_left_iv_0_0_1[13]  (
	.A(quad117),
	.B(bit18),
	.C(data_out_left_iv_1_a0_1_Z[13]),
	.D(data_out_left_iv_0_0_1_Z[13]),
	.Y(data_out_left_iv_0_0_1_0[13])
);
defparam \data_out_left_iv_0_0_1[13] .INIT=16'h00DF;
// @9:43
  CFG3 un1_sel_2_inferred_clock_RNIDRIET (
	.A(un1_sel_2),
	.B(data_m1_e_7_3_1_0),
	.C(decoder_input_up_1[14]),
	.Y(data_m1_e_7_3_sx)
);
defparam un1_sel_2_inferred_clock_RNIDRIET.INIT=8'hEC;
// @9:43
  CFG4 un1_sel_2_inferred_clock_RNI1OHLF1_0 (
	.A(mcu_mem_io_up_in[9]),
	.B(un1_sel_2),
	.C(data_m3_0_a2_0_2_1_1),
	.D(decoder_input_up),
	.Y(data_m3_0_a2_0_2_0)
);
defparam un1_sel_2_inferred_clock_RNI1OHLF1_0.INIT=16'h0F07;
// @9:43
  CFG4 data_out_right_up9_inferred_clock_RNIA897U (
	.A(mcu_mem_io_down_in[9]),
	.B(data_out_right_up10),
	.C(data_out_right_up9),
	.D(fpga_mem_io_down_1),
	.Y(data_m3_0_a2_0_2_1_1)
);
defparam data_out_right_up9_inferred_clock_RNIA897U.INIT=16'h33B3;
  CFG4 g1_1_x3 (
	.A(mcu_mem_io_up_in[15]),
	.B(mcu_mem_io_down_in[7]),
	.C(decoder_input_up),
	.D(fpga_mem_io_down_1),
	.Y(N_6_i)
);
defparam g1_1_x3.INIT=16'h0AC6;
// @9:43
  CFG4 g0_5_x3 (
	.A(mcu_mem_io_up_in[15]),
	.B(mcu_mem_io_down_in[7]),
	.C(decoder_input_up),
	.D(fpga_mem_io_down_1),
	.Y(N_7_i)
);
defparam g0_5_x3.INIT=16'h0AC6;
// @9:43
  CFG3 un1_sel_2_inferred_clock_RNI2Q08H (
	.A(mcu_mem_io_up_in[13]),
	.B(un1_sel_2),
	.C(decoder_input_up),
	.Y(N_15)
);
defparam un1_sel_2_inferred_clock_RNI2Q08H.INIT=8'h08;
// @9:43
  CFG3 data_out_right_up9_inferred_clock_RNI9VH6C (
	.A(mcu_mem_io_down_in[13]),
	.B(data_out_right_up9),
	.C(fpga_mem_io_down_1),
	.Y(N_14)
);
defparam data_out_right_up9_inferred_clock_RNI9VH6C.INIT=8'h08;
// @9:43
  CFG4 un1_sel_2_inferred_clock_RNIKDS71N2 (
	.A(g0_5_2),
	.B(g0_5_0),
	.C(N_15),
	.D(N_14),
	.Y(decoder_output13)
);
defparam un1_sel_2_inferred_clock_RNIKDS71N2.INIT=16'hFFFE;
  CFG4 data_out_right_up9_inferred_clock_RNIA897U_0 (
	.A(mcu_mem_io_down_in[9]),
	.B(data_out_right_up10),
	.C(data_out_right_up9),
	.D(fpga_mem_io_down_1),
	.Y(g0_0)
);
defparam data_out_right_up9_inferred_clock_RNIA897U_0.INIT=16'h3313;
// @9:43
  CFG4 un1_sel_2_inferred_clock_RNI1OHLF1 (
	.A(mcu_mem_io_up_in[9]),
	.B(un1_sel_2),
	.C(g0_0),
	.D(decoder_input_up),
	.Y(d_N_5_mux_0)
);
defparam un1_sel_2_inferred_clock_RNI1OHLF1.INIT=16'hF070;
// @9:43
  CFG4 data_out_left_iv_N_5L8_RNIVFFH2L (
	.A(N_99_0),
	.B(data_out_left_iv_N_5L8_Z),
	.C(decoder_input_up_1_0_0),
	.D(d_N_5_mux_0),
	.Y(g0_3_1)
);
defparam data_out_left_iv_N_5L8_RNIVFFH2L.INIT=16'h20EC;
// @9:43
  CFG4 data_out_left_iv_N_5L8_RNI9GAHSI1 (
	.A(g2_0),
	.B(g1_0),
	.C(g0_3_1),
	.D(data_out_right_up11),
	.Y(decoder_output9)
);
defparam data_out_left_iv_N_5L8_RNI9GAHSI1.INIT=16'hFBF0;
// @9:43
  CFG4 data_out_left_iv_0_N_4L6 (
	.A(quad117_0),
	.B(data_out_right_up11),
	.C(data_out_left_iv_0_N_4L6_1_Z),
	.D(decoder_input_up_1[10]),
	.Y(data_out_left_iv_0_N_4L6_Z)
);
defparam data_out_left_iv_0_N_4L6.INIT=16'hB0FF;
// @9:43
  CFG4 data_out_left_iv_0_N_4L6_1 (
	.A(un1_sel_2),
	.B(un1_quad1_NE_i),
	.C(un1_SDi_3_i),
	.D(data_out_right_up11),
	.Y(data_out_left_iv_0_N_4L6_1_Z)
);
defparam data_out_left_iv_0_N_4L6_1.INIT=16'h1555;
  CFG2 data_N_13_mux_0_i_N_2L1 (
	.A(decoder_input_up_1[9]),
	.B(data_out_right_up10),
	.Y(data_N_13_mux_0_i_N_3L3_1)
);
defparam data_N_13_mux_0_i_N_2L1.INIT=4'h7;
  CFG4 \data_out_right_down_RNO_0[7]  (
	.A(mcu_fpga_io_in[12]),
	.B(mcu_fpga_io_in[8]),
	.C(ecc_sel1_c),
	.D(ecc_sel0_c),
	.Y(m39_1_0_1)
);
defparam \data_out_right_down_RNO_0[7] .INIT=16'h0C66;
// @9:43
  CFG4 \data_out_right_down_RNO[4]  (
	.A(mcu_fpga_io_in[14]),
	.B(ecc_sel0_c),
	.C(N_16_0_i_1),
	.D(N_14_0),
	.Y(N_16_0_i)
);
defparam \data_out_right_down_RNO[4] .INIT=16'hE12D;
// @9:43
  CFG4 \data_out_right_down_RNO_0[4]  (
	.A(mcu_fpga_io_in[15]),
	.B(mcu_fpga_io_in[11]),
	.C(mcu_fpga_io_in[10]),
	.D(ecc_sel0_c),
	.Y(N_16_0_i_1)
);
defparam \data_out_right_down_RNO_0[4] .INIT=16'h3369;
// @9:43
  CFG4 \data_out_left_iv_0_0[13]  (
	.A(data_out_right_up11),
	.B(data_out_left_iv_0_0_1_1[13]),
	.C(data_out_left_iv_0_0_1_0[13]),
	.D(decoder_input_up_1[8]),
	.Y(data_out_left_iv_0_0_Z[13])
);
defparam \data_out_left_iv_0_0[13] .INIT=16'hF2F0;
// @9:43
  CFG4 \data_out_right_down_RNO[1]  (
	.A(mcu_fpga_io_in[9]),
	.B(mcu_fpga_io_in[1]),
	.C(ecc_sel1_c),
	.D(N_71_i_1),
	.Y(N_71_i)
);
defparam \data_out_right_down_RNO[1] .INIT=16'h906F;
// @9:43
  CFG4 \data_out_right_down_RNO_0[1]  (
	.A(mcu_fpga_io_in[14]),
	.B(mcu_fpga_io_in[12]),
	.C(mcu_fpga_io_in[4]),
	.D(ecc_sel1_c),
	.Y(N_71_i_1)
);
defparam \data_out_right_down_RNO_0[1] .INIT=16'h3C55;
  CFG4 \data_out_right_down_RNO[5]  (
	.A(mcu_fpga_io_in[1]),
	.B(ecc_sel0_c),
	.C(m24_1),
	.D(data_out_right_down_1_2[5]),
	.Y(data_out_right_down_1[5])
);
defparam \data_out_right_down_RNO[5] .INIT=16'hFF21;
  CFG3 \data_out_right_down_RNO_0[5]  (
	.A(mcu_fpga_io_in[5]),
	.B(mcu_fpga_io_in[4]),
	.C(mcu_fpga_io_in[0]),
	.Y(m24_1)
);
defparam \data_out_right_down_RNO_0[5] .INIT=8'h69;
// @9:43
  CFG4 \data_out_left_iv[10]  (
	.A(data_in_m_d[10]),
	.B(data_in_m_0_0[10]),
	.C(data_out_right_up11),
	.D(data_out_left_iv_1_Z[10]),
	.Y(decoder_output5)
);
defparam \data_out_left_iv[10] .INIT=16'hE0FF;
// @9:43
  CFG4 \data_out_left_iv_1[10]  (
	.A(signal_2__0_iv_0[2]),
	.B(data_in_m[10]),
	.C(data_out_right_up10),
	.D(data_out_left_iv_0_Z[10]),
	.Y(data_out_left_iv_1_Z[10])
);
defparam \data_out_left_iv_1[10] .INIT=16'h001F;
// @9:43
  CFG3 data_out_left_iv_0_N_3L4 (
	.A(mcu_mem_io_down_in[10]),
	.B(data_out_right_up9),
	.C(fpga_mem_io_down_1),
	.Y(data_out_left_iv_0_N_3L4_Z)
);
defparam data_out_left_iv_0_N_3L4.INIT=8'hF7;
// @9:43
  CFG4 \data_out_left_iv_0[5]  (
	.A(data_out_left_iv_0_N_4L6_Z),
	.B(data_out_left_iv_0_N_3L4_Z),
	.C(data_out_left_iv_0_2_Z[5]),
	.D(data_N_6_0),
	.Y(decoder_output10)
);
defparam \data_out_left_iv_0[5] .INIT=16'hFFF7;
// @9:43
  CFG4 \data_out_right_down_RNO[3]  (
	.A(mcu_fpga_io_in[13]),
	.B(mcu_fpga_io_in[5]),
	.C(ecc_sel1_c),
	.D(N_67_i_1),
	.Y(N_67_i)
);
defparam \data_out_right_down_RNO[3] .INIT=16'h906F;
// @9:43
  CFG4 \data_out_right_down_RNO_0[3]  (
	.A(mcu_fpga_io_in[12]),
	.B(mcu_fpga_io_in[8]),
	.C(mcu_fpga_io_in[0]),
	.D(ecc_sel1_c),
	.Y(N_67_i_1)
);
defparam \data_out_right_down_RNO_0[3] .INIT=16'h3C55;
// @8:49
  CFG2 data_out_right_up9_inferred_clock_RNI7926E (
	.A(MCU_CS_c),
	.B(data_out_right_up9),
	.Y(chip_sel_out_reg[1])
);
defparam data_out_right_up9_inferred_clock_RNI7926E.INIT=4'h6;
  CFG2 \data_out_left_iv_0_RNO[10]  (
	.A(fpga_mem_io_down_1),
	.B(mcu_mem_io_down_in[5]),
	.Y(decoder_input_down[5])
);
defparam \data_out_left_iv_0_RNO[10] .INIT=4'h4;
  CFG2 \data_out_left_iv_0_RNO[8]  (
	.A(fpga_mem_io_down_1),
	.B(mcu_mem_io_down_in[7]),
	.Y(decoder_input_down[7])
);
defparam \data_out_left_iv_0_RNO[8] .INIT=4'h4;
  CFG2 \data_out_left_iv_0_RNO[0]  (
	.A(fpga_mem_io_down_1),
	.B(mcu_mem_io_down_in[15]),
	.Y(decoder_input_down[15])
);
defparam \data_out_left_iv_0_RNO[0] .INIT=4'h4;
  CFG2 \data_out_left_iv_0_RNO[11]  (
	.A(fpga_mem_io_down_1),
	.B(mcu_mem_io_down_in[4]),
	.Y(decoder_input_down[4])
);
defparam \data_out_left_iv_0_RNO[11] .INIT=4'h4;
// @9:43
  CFG3 \data_out_left_iv_0_0_RNO[5]  (
	.A(un1_quad1_NE_i_0),
	.B(un1_SDi_3_i_0),
	.C(data_out_right_up10),
	.Y(data_m10_i_a5_1_1)
);
defparam \data_out_left_iv_0_0_RNO[5] .INIT=8'h80;
  CFG4 \data_out_right_down_RNO_1[6]  (
	.A(mcu_fpga_io_in[14]),
	.B(mcu_fpga_io_in[10]),
	.C(mcu_fpga_io_in[6]),
	.D(mcu_fpga_io_in[2]),
	.Y(N_30_0_i_i)
);
defparam \data_out_right_down_RNO_1[6] .INIT=16'h9669;
  CFG4 \data_out_right_down_RNO_2[7]  (
	.A(mcu_fpga_io_in[13]),
	.B(mcu_fpga_io_in[9]),
	.C(mcu_fpga_io_in[5]),
	.D(mcu_fpga_io_in[1]),
	.Y(N_38_i)
);
defparam \data_out_right_down_RNO_2[7] .INIT=16'h6996;
  CFG4 \data_out_right_down_RNO_2[6]  (
	.A(mcu_fpga_io_in[7]),
	.B(mcu_fpga_io_in[6]),
	.C(mcu_fpga_io_in[3]),
	.D(mcu_fpga_io_in[2]),
	.Y(N_27_0_i)
);
defparam \data_out_right_down_RNO_2[6] .INIT=16'h6996;
// @9:43
  CFG3 \data_out_left_iv_0_RNO_0[5]  (
	.A(un1_quad1_NE_i),
	.B(un1_SDi_3_i),
	.C(b32),
	.Y(data_N_5_2)
);
defparam \data_out_left_iv_0_RNO_0[5] .INIT=8'hF2;
// @9:43
  CFG3 \data_out_left_iv_0_RNO[13]  (
	.A(mcu_mem_io_up_in[2]),
	.B(un1_sel_2),
	.C(decoder_input_up),
	.Y(data_in_right_up_m[13])
);
defparam \data_out_left_iv_0_RNO[13] .INIT=8'h08;
// @9:43
  CFG3 \data_out_left_iv_0_RNO[12]  (
	.A(mcu_mem_io_up_in[3]),
	.B(un1_sel_2),
	.C(decoder_input_up),
	.Y(data_in_right_up_m[12])
);
defparam \data_out_left_iv_0_RNO[12] .INIT=8'h08;
  CFG3 m2 (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(ecc_sel2_c),
	.Y(data_out_right_up10)
);
defparam m2.INIT=8'h02;
  CFG3 m3 (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(ecc_sel2_c),
	.Y(data_out_right_up11)
);
defparam m3.INIT=8'h08;
  CFG3 data_out_right_up9_inferred_clock_RNO (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(ecc_sel2_c),
	.Y(data_out_right_up9)
);
defparam data_out_right_up9_inferred_clock_RNO.INIT=8'h04;
// @9:43
  CFG3 \data_out_left_iv_0_RNO[4]  (
	.A(mcu_mem_io_up_in[11]),
	.B(un1_sel_2),
	.C(decoder_input_up),
	.Y(data_in_right_up_m[4])
);
defparam \data_out_left_iv_0_RNO[4] .INIT=8'h08;
// @9:43
  CFG3 \data_out_left_iv_RNO_2[7]  (
	.A(mcu_mem_io_up_in[8]),
	.B(un1_sel_2),
	.C(decoder_input_up),
	.Y(data_in_right_up_m[7])
);
defparam \data_out_left_iv_RNO_2[7] .INIT=8'h08;
// @9:43
  CFG3 data_out_right_up9_inferred_clock_RNIA0I6C (
	.A(mcu_mem_io_down_in[14]),
	.B(data_out_right_up9),
	.C(fpga_mem_io_down_1),
	.Y(data_m1_e_7_3_1_0)
);
defparam data_out_right_up9_inferred_clock_RNIA0I6C.INIT=8'h08;
// @9:43
  CFG3 \data_out_left_iv_RNO_2[3]  (
	.A(mcu_mem_io_up_in[12]),
	.B(un1_sel_2),
	.C(decoder_input_up),
	.Y(data_in_right_up_m[3])
);
defparam \data_out_left_iv_RNO_2[3] .INIT=8'h08;
// @9:43
  CFG3 un1_sel_2_inferred_clock_RNIF78EH (
	.A(mcu_mem_io_up_in[1]),
	.B(un1_sel_2),
	.C(decoder_input_up),
	.Y(data_in_right_up_m[14])
);
defparam un1_sel_2_inferred_clock_RNIF78EH.INIT=8'h08;
// @9:43
  CFG3 \data_out_left_iv_RNO_1[7]  (
	.A(mcu_mem_io_down_in[8]),
	.B(data_out_right_up9),
	.C(fpga_mem_io_down_1),
	.Y(data_out_left_iv_1[7])
);
defparam \data_out_left_iv_RNO_1[7] .INIT=8'h08;
// @9:43
  CFG3 \data_out_left_iv_RNO_1[3]  (
	.A(mcu_mem_io_down_in[12]),
	.B(data_out_right_up9),
	.C(fpga_mem_io_down_1),
	.Y(data_out_left_iv_1[3])
);
defparam \data_out_left_iv_RNO_1[3] .INIT=8'h08;
  CFG4 \data_out_right_down_RNO[10]  (
	.A(mcu_fpga_io_in[11]),
	.B(mcu_fpga_io_in[9]),
	.C(mcu_fpga_io_in[5]),
	.D(ecc_sel1_c),
	.Y(data_out_right_down_1[10])
);
defparam \data_out_right_down_RNO[10] .INIT=16'h66F0;
  CFG4 \data_out_right_down_RNO[8]  (
	.A(mcu_fpga_io_in[15]),
	.B(mcu_fpga_io_in[13]),
	.C(mcu_fpga_io_in[7]),
	.D(ecc_sel1_c),
	.Y(data_out_right_down_1[8])
);
defparam \data_out_right_down_RNO[8] .INIT=16'h66F0;
  CFG4 \data_out_right_down_RNO[9]  (
	.A(mcu_fpga_io_in[14]),
	.B(mcu_fpga_io_in[12]),
	.C(mcu_fpga_io_in[6]),
	.D(ecc_sel1_c),
	.Y(data_out_right_down_1[9])
);
defparam \data_out_right_down_RNO[9] .INIT=16'h66F0;
  CFG4 \data_out_right_down_RNO[12]  (
	.A(mcu_fpga_io_in[7]),
	.B(mcu_fpga_io_in[5]),
	.C(mcu_fpga_io_in[3]),
	.D(ecc_sel1_c),
	.Y(data_out_right_down_1[12])
);
defparam \data_out_right_down_RNO[12] .INIT=16'h66F0;
  CFG4 \data_out_right_down_RNO[13]  (
	.A(mcu_fpga_io_in[6]),
	.B(mcu_fpga_io_in[4]),
	.C(mcu_fpga_io_in[2]),
	.D(ecc_sel1_c),
	.Y(data_out_right_down_1[13])
);
defparam \data_out_right_down_RNO[13] .INIT=16'h66F0;
  CFG3 \data_out_right_down_RNO[14]  (
	.A(mcu_fpga_io_in[3]),
	.B(mcu_fpga_io_in[1]),
	.C(ecc_sel1_c),
	.Y(data_out_right_down_1[14])
);
defparam \data_out_right_down_RNO[14] .INIT=8'h6C;
  CFG4 \data_out_right_down_RNO[11]  (
	.A(mcu_fpga_io_in[10]),
	.B(mcu_fpga_io_in[8]),
	.C(mcu_fpga_io_in[4]),
	.D(ecc_sel1_c),
	.Y(data_out_right_down_1[11])
);
defparam \data_out_right_down_RNO[11] .INIT=16'h66F0;
// @9:43
  CFG3 \data_out_right_up_RNO[7]  (
	.A(mcu_fpga_io_in[8]),
	.B(mcu_fpga_io_in[2]),
	.C(un1_sel_2),
	.Y(N_81_i)
);
defparam \data_out_right_up_RNO[7] .INIT=8'hAC;
// @9:43
  CFG3 \data_out_right_up_RNO[8]  (
	.A(mcu_fpga_io_in[13]),
	.B(mcu_fpga_io_in[7]),
	.C(un1_sel_2),
	.Y(N_80_i)
);
defparam \data_out_right_up_RNO[8] .INIT=8'hCA;
// @9:43
  CFG3 \data_out_right_up_RNO[9]  (
	.A(mcu_fpga_io_in[9]),
	.B(mcu_fpga_io_in[6]),
	.C(un1_sel_2),
	.Y(N_79_i)
);
defparam \data_out_right_up_RNO[9] .INIT=8'hCA;
// @9:43
  CFG3 \data_out_right_up_RNO[11]  (
	.A(mcu_fpga_io_in[4]),
	.B(mcu_fpga_io_in[1]),
	.C(un1_sel_2),
	.Y(N_78_i)
);
defparam \data_out_right_up_RNO[11] .INIT=8'hAC;
// @9:43
  CFG3 \data_out_right_up_RNO[12]  (
	.A(mcu_fpga_io_in[12]),
	.B(mcu_fpga_io_in[3]),
	.C(un1_sel_2),
	.Y(N_77_i)
);
defparam \data_out_right_up_RNO[12] .INIT=8'hCA;
// @9:43
  CFG3 \data_out_right_up_RNO[13]  (
	.A(mcu_fpga_io_in[8]),
	.B(mcu_fpga_io_in[2]),
	.C(un1_sel_2),
	.Y(N_76_i)
);
defparam \data_out_right_up_RNO[13] .INIT=8'hCA;
// @9:43
  CFG3 \data_out_right_up_RNO[14]  (
	.A(mcu_fpga_io_in[4]),
	.B(mcu_fpga_io_in[1]),
	.C(un1_sel_2),
	.Y(N_75_i)
);
defparam \data_out_right_up_RNO[14] .INIT=8'hCA;
// @9:43
  CFG3 \data_out_right_up_RNO[1]  (
	.A(mcu_fpga_io_in[14]),
	.B(mcu_fpga_io_in[11]),
	.C(un1_sel_2),
	.Y(N_87_i)
);
defparam \data_out_right_up_RNO[1] .INIT=8'hAC;
// @9:43
  CFG3 \data_out_right_up_RNO[2]  (
	.A(mcu_fpga_io_in[13]),
	.B(mcu_fpga_io_in[7]),
	.C(un1_sel_2),
	.Y(N_86_i)
);
defparam \data_out_right_up_RNO[2] .INIT=8'hAC;
// @9:43
  CFG3 \data_out_right_up_RNO[3]  (
	.A(mcu_fpga_io_in[12]),
	.B(mcu_fpga_io_in[3]),
	.C(un1_sel_2),
	.Y(N_85_i)
);
defparam \data_out_right_up_RNO[3] .INIT=8'hAC;
// @9:43
  CFG3 \data_out_right_up_RNO[4]  (
	.A(mcu_fpga_io_in[14]),
	.B(mcu_fpga_io_in[11]),
	.C(un1_sel_2),
	.Y(N_84_i)
);
defparam \data_out_right_up_RNO[4] .INIT=8'hCA;
// @9:43
  CFG3 \data_out_right_up_RNO[6]  (
	.A(mcu_fpga_io_in[9]),
	.B(mcu_fpga_io_in[6]),
	.C(un1_sel_2),
	.Y(N_82_i)
);
defparam \data_out_right_up_RNO[6] .INIT=8'hAC;
// @9:43
  CFG4 data_out_right_up9_inferred_clock_RNI51I741 (
	.A(mcu_mem_io_down_in[1]),
	.B(data_out_right_up9),
	.C(data_in_right_up_m[14]),
	.D(fpga_mem_io_down_1),
	.Y(data_m6_0)
);
defparam data_out_right_up9_inferred_clock_RNI51I741.INIT=16'h0F07;
// @9:43
  CFG4 data_out_right_up9_inferred_clock_RNIFBI741 (
	.A(un1_sel_2),
	.B(data_out_right_up9),
	.C(decoder_input_up_1[6]),
	.D(decoder_input_down_6),
	.Y(data_m8_0)
);
defparam data_out_right_up9_inferred_clock_RNIFBI741.INIT=16'h135F;
// @9:43
  CFG4 \data_out_left_iv_0[8]  (
	.A(un1_sel_2),
	.B(data_out_right_up9),
	.C(decoder_input_up_1[7]),
	.D(decoder_input_down[7]),
	.Y(data_out_left_iv_0_Z[8])
);
defparam \data_out_left_iv_0[8] .INIT=16'hECA0;
// @9:43
  CFG4 \data_out_left_iv_0[12]  (
	.A(mcu_mem_io_down_in[3]),
	.B(data_out_right_up9),
	.C(data_in_right_up_m[12]),
	.D(fpga_mem_io_down_1),
	.Y(data_out_left_iv_0_Z[12])
);
defparam \data_out_left_iv_0[12] .INIT=16'hF0F8;
// @9:43
  CFG4 \data_out_left_iv_0[0]  (
	.A(un1_sel_2),
	.B(data_out_right_up9),
	.C(decoder_input_up_1[15]),
	.D(decoder_input_down[15]),
	.Y(data_out_left_iv_0_Z[0])
);
defparam \data_out_left_iv_0[0] .INIT=16'hECA0;
// @9:43
  CFG4 \data_out_left_iv_0[4]  (
	.A(mcu_mem_io_down_in[11]),
	.B(data_out_right_up9),
	.C(data_in_right_up_m[4]),
	.D(fpga_mem_io_down_1),
	.Y(data_out_left_iv_0_Z[4])
);
defparam \data_out_left_iv_0[4] .INIT=16'hF0F8;
// @9:43
  CFG4 \data_out_left_iv_0[11]  (
	.A(un1_sel_2),
	.B(data_out_right_up9),
	.C(decoder_input_up_1[4]),
	.D(decoder_input_down[4]),
	.Y(data_out_left_iv_0_Z[11])
);
defparam \data_out_left_iv_0[11] .INIT=16'hECA0;
// @9:43
  CFG4 \data_out_left_iv_0[15]  (
	.A(un1_sel_2),
	.B(data_out_right_up9),
	.C(decoder_input_up_1[0]),
	.D(decoder_input_down_0),
	.Y(data_out_left_iv_0_Z[15])
);
defparam \data_out_left_iv_0[15] .INIT=16'hECA0;
// @9:43
  CFG4 \data_out_left_iv_0_2_RNO[5]  (
	.A(quad117),
	.B(bit17),
	.C(data_out_right_up10),
	.D(data_N_19),
	.Y(data_m10_i_a5_1)
);
defparam \data_out_left_iv_0_2_RNO[5] .INIT=16'hA080;
// @9:43
  CFG4 \data_out_left_iv_0_2_RNO_0[5]  (
	.A(quad117),
	.B(bit18),
	.C(data_out_right_up10),
	.D(decoder_input_up_1[10]),
	.Y(data_N_17)
);
defparam \data_out_left_iv_0_2_RNO_0[5] .INIT=16'hD000;
  CFG4 \data_out_right_down_RNO_2[5]  (
	.A(mcu_fpga_io_in[12]),
	.B(mcu_fpga_io_in[8]),
	.C(mcu_fpga_io_in[4]),
	.D(mcu_fpga_io_in[0]),
	.Y(N_23_0_i)
);
defparam \data_out_right_down_RNO_2[5] .INIT=16'h6996;
// @9:43
  CFG4 \data_out_left_iv_0[13]  (
	.A(mcu_mem_io_down_in[2]),
	.B(data_out_right_up9),
	.C(data_in_right_up_m[13]),
	.D(fpga_mem_io_down_1),
	.Y(data_out_left_iv_0_Z[13])
);
defparam \data_out_left_iv_0[13] .INIT=16'hF0F8;
// @9:43
  CFG4 \data_out_left_iv_0[10]  (
	.A(un1_sel_2),
	.B(data_out_right_up9),
	.C(decoder_input_up_1[5]),
	.D(decoder_input_down[5]),
	.Y(data_out_left_iv_0_Z[10])
);
defparam \data_out_left_iv_0[10] .INIT=16'hECA0;
// @9:43
  CFG4 \decoder_output2_m_d_0[1]  (
	.A(mcu_mem_io_up_in[3]),
	.B(data_out_right_up11),
	.C(decoder_input_up),
	.D(decoder_input_down_6),
	.Y(decoder_output2_m_d_0_Z[1])
);
defparam \decoder_output2_m_d_0[1] .INIT=16'hC408;
  CFG4 \data_out_right_down_RNO_1[4]  (
	.A(mcu_fpga_io_in[15]),
	.B(mcu_fpga_io_in[7]),
	.C(mcu_fpga_io_in[3]),
	.D(ecc_sel1_c),
	.Y(N_14_0)
);
defparam \data_out_right_down_RNO_1[4] .INIT=16'h9600;
// @9:44
  CFG4 \chip_sel_out[0]  (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(ecc_sel2_c),
	.D(MCU_CS_c),
	.Y(chip_sel_out_reg[0])
);
defparam \chip_sel_out[0] .INIT=16'hFE01;
// @9:43
  CFG3 \data_out_right_down_RNO[15]  (
	.A(mcu_fpga_io_in[2]),
	.B(mcu_fpga_io_in[0]),
	.C(ecc_sel1_c),
	.Y(N_89_mux_i)
);
defparam \data_out_right_down_RNO[15] .INIT=8'h6C;
// @8:49
  CFG3 un1_sel_2_inferred_clock_RNO (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(ecc_sel2_c),
	.Y(un1_sel_2)
);
defparam un1_sel_2_inferred_clock_RNO.INIT=8'hF1;
// @9:43
  CFG4 \data_out_left_iv_0_0[5]  (
	.A(b33),
	.B(data_out_right_up11),
	.C(data_m10_i_a5_1_1),
	.D(decoder_input_up_1[10]),
	.Y(data_out_left_iv_0_0_Z[5])
);
defparam \data_out_left_iv_0_0[5] .INIT=16'hF800;
// @9:43
  CFG4 \data_out_left_iv_RNO_0[13]  (
	.A(signal_0__0_sqmuxa),
	.B(decoder_output1_m_d_1[13]),
	.C(data_out_right_up10),
	.D(data_out_left_iv_1[13]),
	.Y(decoder_output1_m_d[13])
);
defparam \data_out_left_iv_RNO_0[13] .INIT=16'hE000;
// @9:43
  CFG4 \data_out_left_iv_RNO[13]  (
	.A(quad117_0),
	.B(b32),
	.C(decoder_output2_m_d_0_1[9]),
	.D(data_out_right_up11),
	.Y(decoder_output2_m_d_0[9])
);
defparam \data_out_left_iv_RNO[13] .INIT=16'hA800;
// @9:43
  CFG3 \data_out_left_iv_1_a1[13]  (
	.A(data_out_right_up10),
	.B(data_out_left_iv_0_Z[13]),
	.C(decoder_input_up_1[8]),
	.Y(data_out_left_iv_0_0_1_Z[13])
);
defparam \data_out_left_iv_1_a1[13] .INIT=8'h13;
  CFG4 \data_out_left_iv_RNO_0[7]  (
	.A(signal_0__1_sqmuxa),
	.B(signal_1__6[3]),
	.C(data_out_right_up10),
	.D(decoder_input_up_1[2]),
	.Y(decoder_output1_m[7])
);
defparam \data_out_left_iv_RNO_0[7] .INIT=16'hD080;
  CFG4 \data_out_left_iv_RNO[11]  (
	.A(signal_0__1_sqmuxa),
	.B(signal_2__6[3]),
	.C(data_out_right_up10),
	.D(decoder_input_up_1[1]),
	.Y(decoder_output1_m[11])
);
defparam \data_out_left_iv_RNO[11] .INIT=16'hD080;
  CFG4 \data_out_left_iv_RNO[15]  (
	.A(signal_3__8[3]),
	.B(signal_0__1_sqmuxa),
	.C(data_out_right_up10),
	.D(decoder_input_up_1[0]),
	.Y(decoder_output1_m[15])
);
defparam \data_out_left_iv_RNO[15] .INIT=16'hB080;
// @9:43
  CFG4 \data_out_left_iv_RNO[12]  (
	.A(signal_0__0_sqmuxa),
	.B(signal_3__3[0]),
	.C(data_out_right_up10),
	.D(decoder_input_up_1[12]),
	.Y(decoder_output1_m[12])
);
defparam \data_out_left_iv_RNO[12] .INIT=16'hD080;
// @9:43
  CFG4 \data_out_left_iv_RNO[4]  (
	.A(signal_0__0_sqmuxa),
	.B(signal_1__3[0]),
	.C(data_out_right_up10),
	.D(decoder_input_up_1[14]),
	.Y(decoder_output1_m[4])
);
defparam \data_out_left_iv_RNO[4] .INIT=16'hD080;
// @9:43
  CFG4 \data_out_left_iv_RNO[7]  (
	.A(signal_0__1_sqmuxa_0),
	.B(signal_1__6[3]),
	.C(data_out_right_up11),
	.D(decoder_input_up_1[2]),
	.Y(decoder_output2_m[7])
);
defparam \data_out_left_iv_RNO[7] .INIT=16'hD080;
// @9:43
  CFG4 \data_out_left_iv_RNO[3]  (
	.A(signal_0__1_sqmuxa_0),
	.B(signal_0__6[3]),
	.C(data_out_right_up11),
	.D(decoder_input_up_1[3]),
	.Y(decoder_output2_m[3])
);
defparam \data_out_left_iv_RNO[3] .INIT=16'hD080;
// @9:43
  CFG4 \data_out_left_iv_RNO_0[3]  (
	.A(signal_0__1_sqmuxa),
	.B(signal_0__6[3]),
	.C(data_out_right_up10),
	.D(decoder_input_up_1[3]),
	.Y(decoder_output1_m[3])
);
defparam \data_out_left_iv_RNO_0[3] .INIT=16'hD080;
// @9:43
  CFG4 \data_out_left_iv_RNO[0]  (
	.A(signal_0__0_sqmuxa),
	.B(linsin_0__1[0]),
	.C(data_out_right_up10),
	.D(decoder_input_up_1[15]),
	.Y(decoder_output1_m[0])
);
defparam \data_out_left_iv_RNO[0] .INIT=16'hD080;
// @9:43
  CFG4 \data_out_left_iv_RNO[8]  (
	.A(signal_0__0_sqmuxa),
	.B(signal_2__3[0]),
	.C(data_out_right_up10),
	.D(decoder_input_up_1[13]),
	.Y(decoder_output1_m[8])
);
defparam \data_out_left_iv_RNO[8] .INIT=16'hD080;
  CFG4 \data_out_right_down_RNO_0[6]  (
	.A(mcu_fpga_io_in[9]),
	.B(ecc_sel1_c),
	.C(ecc_sel0_c),
	.D(N_27_0_i),
	.Y(data_out_right_down_1_1[6])
);
defparam \data_out_right_down_RNO_0[6] .INIT=16'h2F20;
// @9:43
  CFG3 \data_out_left_iv_1_a0_1[13]  (
	.A(un1_quad1_NE_i_0),
	.B(un1_SDi_3_i_0),
	.C(data_out_left_iv_0_Z[13]),
	.Y(data_out_left_iv_1_a0_1_Z[13])
);
defparam \data_out_left_iv_1_a0_1[13] .INIT=8'h07;
// @9:43
  CFG4 \data_out_left_iv_0_RNO[5]  (
	.A(quad117_0),
	.B(signal_1__3[1]),
	.C(data_out_right_up11),
	.D(data_N_5_2),
	.Y(data_N_6_0)
);
defparam \data_out_left_iv_0_RNO[5] .INIT=16'h8000;
// @9:43
  CFG4 \data_out_right_down_RNO[2]  (
	.A(mcu_fpga_io_in[14]),
	.B(mcu_fpga_io_in[13]),
	.C(ecc_sel1_c),
	.D(Di_1__1),
	.Y(N_69_i)
);
defparam \data_out_right_down_RNO[2] .INIT=16'h5CAC;
// @9:43
  CFG4 \data_out_right_down_RNO[0]  (
	.A(mcu_fpga_io_in[15]),
	.B(mcu_fpga_io_in[10]),
	.C(ecc_sel1_c),
	.D(N_74_i_1),
	.Y(N_74_i)
);
defparam \data_out_right_down_RNO[0] .INIT=16'h9A6A;
  CFG4 \data_out_right_down_RNO_1[5]  (
	.A(mcu_fpga_io_in[10]),
	.B(ecc_sel1_c),
	.C(ecc_sel0_c),
	.D(N_23_0_i),
	.Y(data_out_right_down_1_2[5])
);
defparam \data_out_right_down_RNO_1[5] .INIT=16'hE020;
  CFG4 \data_out_right_down_RNO[6]  (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(data_out_right_down_1_1[6]),
	.D(N_30_0_i_i),
	.Y(data_out_right_down_1[6])
);
defparam \data_out_right_down_RNO[6] .INIT=16'hF0F8;
// @9:43
  CFG4 \data_out_left_iv_0_2[5]  (
	.A(signal_1__3[1]),
	.B(data_out_left_iv_0_0_Z[5]),
	.C(data_m10_i_a5_1),
	.D(data_N_17),
	.Y(data_out_left_iv_0_2_Z[5])
);
defparam \data_out_left_iv_0_2[5] .INIT=16'hFFEC;
// @9:43
  CFG4 \data_out_left_iv[12]  (
	.A(decoder_output2_Z[12]),
	.B(decoder_output1_m[12]),
	.C(data_out_right_up11),
	.D(data_out_left_iv_0_Z[12]),
	.Y(decoder_output3)
);
defparam \data_out_left_iv[12] .INIT=16'hFFEC;
// @9:43
  CFG4 \data_out_left_iv[15]  (
	.A(decoder_output2_Z[15]),
	.B(decoder_output1_m[15]),
	.C(data_out_right_up11),
	.D(data_out_left_iv_0_Z[15]),
	.Y(decoder_output0)
);
defparam \data_out_left_iv[15] .INIT=16'hFFEC;
// @9:43
  CFG4 \data_out_left_iv[11]  (
	.A(decoder_output2_Z[11]),
	.B(decoder_output1_m[11]),
	.C(data_out_right_up11),
	.D(data_out_left_iv_0_Z[11]),
	.Y(decoder_output4)
);
defparam \data_out_left_iv[11] .INIT=16'hFFEC;
// @9:43
  CFG4 \data_out_left_iv[4]  (
	.A(decoder_output2_Z[4]),
	.B(decoder_output1_m[4]),
	.C(data_out_right_up11),
	.D(data_out_left_iv_0_Z[4]),
	.Y(decoder_output11)
);
defparam \data_out_left_iv[4] .INIT=16'hFFEC;
// @9:43
  CFG4 \data_out_left_iv[7]  (
	.A(decoder_output2_m[7]),
	.B(decoder_output1_m[7]),
	.C(data_out_left_iv_1[7]),
	.D(data_in_right_up_m[7]),
	.Y(decoder_output8)
);
defparam \data_out_left_iv[7] .INIT=16'hFFFE;
// @9:43
  CFG4 \data_out_left_iv[3]  (
	.A(decoder_output2_m[3]),
	.B(decoder_output1_m[3]),
	.C(data_out_left_iv_1[3]),
	.D(data_in_right_up_m[3]),
	.Y(decoder_output12)
);
defparam \data_out_left_iv[3] .INIT=16'hFFFE;
// @9:43
  CFG4 \data_out_left_iv[0]  (
	.A(decoder_output2_Z[0]),
	.B(decoder_output1_m[0]),
	.C(data_out_right_up11),
	.D(data_out_left_iv_0_Z[0]),
	.Y(decoder_output15)
);
defparam \data_out_left_iv[0] .INIT=16'hFFEC;
// @9:43
  CFG4 \data_out_left_iv[8]  (
	.A(decoder_output2_Z[8]),
	.B(decoder_output1_m[8]),
	.C(data_out_right_up11),
	.D(data_out_left_iv_0_Z[8]),
	.Y(decoder_output7)
);
defparam \data_out_left_iv[8] .INIT=16'hFFEC;
// @9:43
  CFG4 \data_out_left_iv[13]  (
	.A(decoder_output2_m_d_0[9]),
	.B(decoder_output1_m_d[13]),
	.C(data_out_left_iv_1[13]),
	.D(data_out_left_iv_0_0_Z[13]),
	.Y(decoder_output2)
);
defparam \data_out_left_iv[13] .INIT=16'hFFEC;
//@8:49
//@8:49
// @9:32
  TBEC_RSC_encoder codificador1 (
	.mcu_fpga_io_in_0(mcu_fpga_io_in[2]),
	.mcu_fpga_io_in_5(mcu_fpga_io_in[7]),
	.mcu_fpga_io_in_9(mcu_fpga_io_in[11]),
	.mcu_fpga_io_in_4(mcu_fpga_io_in[6]),
	.mcu_fpga_io_in_1(mcu_fpga_io_in[3]),
	.Di_1__1_1z(Di_1__1),
	.N_74_i_1(N_74_i_1)
);
// @9:33
  TBEC_RSC_decoder decodificador1 (
	.signal_2__0_iv_0_0(signal_2__0_iv_0[2]),
	.decoder_input_up_1(decoder_input_up_1[15:0]),
	.decoder_input_down_9(decoder_input_down_9),
	.decoder_input_down_0(decoder_input_down_0),
	.decoder_input_down_6(decoder_input_down_6),
	.quad2_0(quad2[0]),
	.mcu_mem_io_down_in({mcu_mem_io_down_in[15:10], N_2158, mcu_mem_io_down_in[8:0]}),
	.signal_2__3_0(signal_2__3[0]),
	.signal_1__3(signal_1__3[1:0]),
	.signal_1__6_0_d0(signal_1__6[3]),
	.mcu_mem_io_up_in(mcu_mem_io_up_in[15:0]),
	.signal_0__6_0(signal_0__6[3]),
	.signal_2__6_0(signal_2__6[3]),
	.signal_3__8_0(signal_3__8[3]),
	.signal_3__3_0(signal_3__3[0]),
	.linsin_2__i_0_0(linsin_2__i_0[0]),
	.linsin_0__1_0(linsin_0__1[0]),
	.signal_1__6_0_0(signal_1__6_0[2]),
	.signal_3__6_0(signal_3__6[2]),
	.data_out_left_iv_1_0(data_out_left_iv_1[13]),
	.SDi_0(SDi[3]),
	.SDi_4_0(SDi_4[2]),
	.data_in_m_0(data_in_m[10]),
	.SDi_2_0(SDi_2[0]),
	.SDi_3_0(SDi_3[1]),
	.flag(flag[2:0]),
	.decoder_output1_m_d_1_0(decoder_output1_m_d_1[13]),
	.CO0_2(CO0),
	.un1_SDi_2_1z(un1_SDi_2),
	.SUM_m2(SUM_m2),
	.data_m6_0(data_m6_0),
	.data_m1_e_2_0(data_m1_e_2_0),
	.data_m1_e_7_0_1(data_m1_e_7_0_1),
	.data_m3_0_a2_0_2_1(data_m3_0_a2_0_2_1),
	.CO0_1(CO0_0),
	.SUM_N_8_mux(SUM_N_8_mux),
	.data_N_13_mux_0_i(data_N_13_mux_0_i),
	.data_N_10_mux_0(data_N_10_mux_0),
	.N_99_0(N_99_0),
	.g0_5_0(g0_5_0),
	.N_7_i(N_7_i),
	.data_N_19(data_N_19),
	.data_N_12_mux_i(data_N_12_mux_i),
	.data_N_12_mux_i_1(data_N_12_mux_i_1),
	.data_m8_0(data_m8_0),
	.data_N_13_mux_0_i_N_3L3_1(data_N_13_mux_0_i_N_3L3_1),
	.bit18(bit18),
	.SUM_m2_0(SUM_m2_0),
	.un1_quad1_NE_i_1(un1_quad1_NE_i_1),
	.N_140(N_140),
	.un1_quad1_NE_i_1_0(un1_quad1_NE_i_1_0),
	.data_out_right_up10(data_out_right_up10),
	.bit17(bit17),
	.un1_SDi_3_i(un1_SDi_3_i_0),
	.un1_quad1_NE_i(un1_quad1_NE_i_0),
	.data_N_13_mux_0_i_N_4L5_1(data_N_13_mux_0_i_N_4L5_1),
	.quad117_0(quad117),
	.quad117_1z(quad117_0),
	.N_134(N_134),
	.fpga_mem_io_down_1(fpga_mem_io_down_1),
	.decoder_input_up(decoder_input_up),
	.signal_0__0_sqmuxa_1z(signal_0__0_sqmuxa),
	.signal_0__1_sqmuxa_1z(signal_0__1_sqmuxa)
);
// @9:36
  MRSC_decoder decodificador2 (
	.SDi_0(SDi[3]),
	.SDi_4_0(SDi_4[2]),
	.decoder_input_up_1({decoder_input_up_1[15:9], N_2161, decoder_input_up_1[7:4], N_2160, N_2159, decoder_input_up_1[1:0]}),
	.data_in_m_0_0_0(data_in_m_0_0[10]),
	.linsin_2__i_0_0(linsin_2__i_0[0]),
	.mcu_mem_io_down_in_5(mcu_mem_io_down_in[13]),
	.mcu_mem_io_down_in_3(mcu_mem_io_down_in[11]),
	.mcu_mem_io_down_in_2(mcu_mem_io_down_in[10]),
	.mcu_mem_io_down_in_7(mcu_mem_io_down_in[15]),
	.mcu_mem_io_down_in_1(mcu_mem_io_down_in[9]),
	.mcu_mem_io_down_in_0(mcu_mem_io_down_in[8]),
	.decoder_output2_12(decoder_output2_Z[12]),
	.decoder_output2_15(decoder_output2_Z[15]),
	.decoder_output2_11(decoder_output2_Z[11]),
	.decoder_output2_4(decoder_output2_Z[4]),
	.decoder_output2_0(decoder_output2_Z[0]),
	.decoder_output2_8(decoder_output2_Z[8]),
	.signal_2__3_0(signal_2__3[0]),
	.linsin_0__1_0(linsin_0__1[0]),
	.signal_1__3_0(signal_1__3[0]),
	.signal_2__6_0(signal_2__6[3]),
	.signal_3__8_0(signal_3__8[3]),
	.signal_3__3_0(signal_3__3[0]),
	.data_out_left_iv_0_0_1_1_0(data_out_left_iv_0_0_1_1[13]),
	.mcu_mem_io_up_in_2(mcu_mem_io_up_in[3]),
	.mcu_mem_io_up_in_1(mcu_mem_io_up_in[2]),
	.mcu_mem_io_up_in_0(mcu_mem_io_up_in[1]),
	.mcu_mem_io_up_in_6(mcu_mem_io_up_in[7]),
	.mcu_mem_io_up_in_5(mcu_mem_io_up_in[6]),
	.mcu_mem_io_up_in_8(mcu_mem_io_up_in[9]),
	.mcu_mem_io_up_in_7(mcu_mem_io_up_in[8]),
	.data_in_m_d_0(data_in_m_d[10]),
	.signal_3__6_0(signal_3__6[2]),
	.signal_1__6_0_0(signal_1__6_0[2]),
	.decoder_output2_m_d_0_0(decoder_output2_m_d_0_Z[1]),
	.decoder_output2_m_d_0_1_0(decoder_output2_m_d_0_1[9]),
	.decoder_input_down_0(decoder_input_down_9),
	.SDi_2_0(SDi_2[0]),
	.SDi_3_0(SDi_3[1]),
	.quad2_0(quad2[0]),
	.un1_SDi_2(un1_SDi_2),
	.SUM_N_8_mux(SUM_N_8_mux),
	.data_N_10_mux_0(data_N_10_mux_0),
	.data_N_19(data_N_19),
	.data_m1_e_7_0_1(data_m1_e_7_0_1),
	.bit17(bit17),
	.CO0_1(CO0_0),
	.CO0_0(CO0),
	.data_N_12_mux_i_1(data_N_12_mux_i_1),
	.g2_0(g2_0),
	.signal_0__1_sqmuxa_1z(signal_0__1_sqmuxa_0),
	.g1_0(g1_0),
	.g0_5_2(g0_5_2),
	.N_6_i(N_6_i),
	.data_N_3_mux_0_0_i(data_N_3_mux_0_0_i),
	.data_m1_e_2_0(data_m1_e_2_0),
	.data_m1_e_7_3_sx(data_m1_e_7_3_sx),
	.b33(b33),
	.decoder_input_up(decoder_input_up),
	.quad117_1z(quad117_0),
	.fpga_mem_io_down_1(fpga_mem_io_down_1),
	.SUM_m2_0(SUM_m2_0),
	.un1_quad1_NE_i_1(un1_quad1_NE_i_1),
	.N_134(N_134),
	.SUM_m2(SUM_m2),
	.N_140(N_140),
	.un1_quad1_NE_i_1_0(un1_quad1_NE_i_1_0),
	.data_N_13_mux_0_i_N_4L5_1(data_N_13_mux_0_i_N_4L5_1),
	.b32(b32),
	.data_out_right_up11(data_out_right_up11),
	.un1_quad1_NE_i(un1_quad1_NE_i),
	.un1_SDi_3_i(un1_SDi_3_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ecc_design */

module fpga_top_design (
  mcu_fpga_io_in,
  mcu_mem_io_down_in,
  mcu_mem_io_up_in,
  encoder_output_up0,
  encoder_output_up8,
  encoder_output_up7,
  encoder_output_up6,
  encoder_output_up5,
  encoder_output_up4,
  encoder_output_up3,
  encoder_output_up2,
  encoder_output_up1,
  encoder_output_down1,
  encoder_output_down0,
  encoder_output_up15,
  encoder_output_up14,
  encoder_output_up13,
  encoder_output_up12,
  encoder_output_up11,
  encoder_output_up10,
  encoder_output_up9,
  encoder_output_down13,
  encoder_output_down12,
  encoder_output_down11,
  encoder_output_down10,
  encoder_output_down9,
  encoder_output_down8,
  encoder_output_down7,
  encoder_output_down6,
  encoder_output_down5,
  encoder_output_down4,
  encoder_output_down3,
  encoder_output_down2,
  encoder_output_down15,
  encoder_output_down14,
  fpga_mem_io_up_1_i_i,
  ecc_sel0_c,
  ecc_sel1_c,
  decoder_output13,
  decoder_output9,
  decoder_output5,
  decoder_output10,
  ecc_sel2_c,
  decoder_output3,
  decoder_output0,
  decoder_output4,
  decoder_output11,
  decoder_output8,
  decoder_output12,
  decoder_output15,
  decoder_output7,
  decoder_output2,
  data_N_13_mux_0_i,
  data_N_12_mux_i,
  data_N_3_mux_0_0_i,
  MCU_OE_c,
  fpga_mem_io_down_1_1z,
  MCU_WE_c,
  MCU_CS_c,
  flag3_c,
  flag1_c,
  OSC_C0_0_RCOSC_25_50MHZ_O2F,
  flag0_c,
  mcu_fpga_io_1_i
)
;
input [15:0] mcu_fpga_io_in ;
input [15:0] mcu_mem_io_down_in ;
input [15:0] mcu_mem_io_up_in ;
output encoder_output_up0 ;
output encoder_output_up8 ;
output encoder_output_up7 ;
output encoder_output_up6 ;
output encoder_output_up5 ;
output encoder_output_up4 ;
output encoder_output_up3 ;
output encoder_output_up2 ;
output encoder_output_up1 ;
output encoder_output_down1 ;
output encoder_output_down0 ;
output encoder_output_up15 ;
output encoder_output_up14 ;
output encoder_output_up13 ;
output encoder_output_up12 ;
output encoder_output_up11 ;
output encoder_output_up10 ;
output encoder_output_up9 ;
output encoder_output_down13 ;
output encoder_output_down12 ;
output encoder_output_down11 ;
output encoder_output_down10 ;
output encoder_output_down9 ;
output encoder_output_down8 ;
output encoder_output_down7 ;
output encoder_output_down6 ;
output encoder_output_down5 ;
output encoder_output_down4 ;
output encoder_output_down3 ;
output encoder_output_down2 ;
output encoder_output_down15 ;
output encoder_output_down14 ;
output fpga_mem_io_up_1_i_i ;
input ecc_sel0_c ;
input ecc_sel1_c ;
output decoder_output13 ;
output decoder_output9 ;
output decoder_output5 ;
output decoder_output10 ;
input ecc_sel2_c ;
output decoder_output3 ;
output decoder_output0 ;
output decoder_output4 ;
output decoder_output11 ;
output decoder_output8 ;
output decoder_output12 ;
output decoder_output15 ;
output decoder_output7 ;
output decoder_output2 ;
output data_N_13_mux_0_i ;
output data_N_12_mux_i ;
output data_N_3_mux_0_0_i ;
input MCU_OE_c ;
output fpga_mem_io_down_1_1z ;
input MCU_WE_c ;
input MCU_CS_c ;
output flag3_c ;
output flag1_c ;
input OSC_C0_0_RCOSC_25_50MHZ_O2F ;
output flag0_c ;
output mcu_fpga_io_1_i ;
wire encoder_output_up0 ;
wire encoder_output_up8 ;
wire encoder_output_up7 ;
wire encoder_output_up6 ;
wire encoder_output_up5 ;
wire encoder_output_up4 ;
wire encoder_output_up3 ;
wire encoder_output_up2 ;
wire encoder_output_up1 ;
wire encoder_output_down1 ;
wire encoder_output_down0 ;
wire encoder_output_up15 ;
wire encoder_output_up14 ;
wire encoder_output_up13 ;
wire encoder_output_up12 ;
wire encoder_output_up11 ;
wire encoder_output_up10 ;
wire encoder_output_up9 ;
wire encoder_output_down13 ;
wire encoder_output_down12 ;
wire encoder_output_down11 ;
wire encoder_output_down10 ;
wire encoder_output_down9 ;
wire encoder_output_down8 ;
wire encoder_output_down7 ;
wire encoder_output_down6 ;
wire encoder_output_down5 ;
wire encoder_output_down4 ;
wire encoder_output_down3 ;
wire encoder_output_down2 ;
wire encoder_output_down15 ;
wire encoder_output_down14 ;
wire fpga_mem_io_up_1_i_i ;
wire ecc_sel0_c ;
wire ecc_sel1_c ;
wire decoder_output13 ;
wire decoder_output9 ;
wire decoder_output5 ;
wire decoder_output10 ;
wire ecc_sel2_c ;
wire decoder_output3 ;
wire decoder_output0 ;
wire decoder_output4 ;
wire decoder_output11 ;
wire decoder_output8 ;
wire decoder_output12 ;
wire decoder_output15 ;
wire decoder_output7 ;
wire decoder_output2 ;
wire data_N_13_mux_0_i ;
wire data_N_12_mux_i ;
wire data_N_3_mux_0_0_i ;
wire MCU_OE_c ;
wire fpga_mem_io_down_1_1z ;
wire MCU_WE_c ;
wire MCU_CS_c ;
wire flag3_c ;
wire flag1_c ;
wire OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire flag0_c ;
wire mcu_fpga_io_1_i ;
wire [2:0] flag_out_1_Z;
wire [0:0] flag_outce_Z;
wire [1:0] chip_sel_out_reg;
wire [6:6] decoder_input_up_1_0;
wire [15:0] decoder_input_up_1;
wire [9:0] decoder_input_down;
wire [2:0] flag;
wire mcu_fpga_io_1_Z ;
wire VCC ;
wire GND ;
wire data_out_right_up9 ;
wire decoder_input_up_Z ;
  CFG1 mcu_fpga_io_1_RNIF86G (
	.A(mcu_fpga_io_1_Z),
	.Y(mcu_fpga_io_1_i)
);
defparam mcu_fpga_io_1_RNIF86G.INIT=2'h1;
// @8:36
  SLE \flag_out[0]  (
	.Q(flag0_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(flag_out_1_Z[0]),
	.EN(flag_outce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:36
  SLE \flag_out[1]  (
	.Q(flag1_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(flag_out_1_Z[1]),
	.EN(flag_outce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:36
  SLE \flag_out[2]  (
	.Q(flag3_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(flag_out_1_Z[2]),
	.EN(flag_outce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:32
  CFG4 fpga_mem_io_down_1 (
	.A(MCU_CS_c),
	.B(data_out_right_up9),
	.C(MCU_WE_c),
	.D(chip_sel_out_reg[0]),
	.Y(fpga_mem_io_down_1_1z)
);
defparam fpga_mem_io_down_1.INIT=16'h0006;
// @8:33
  CFG4 decoder_input_up (
	.A(MCU_CS_c),
	.B(data_out_right_up9),
	.C(MCU_WE_c),
	.D(chip_sel_out_reg[0]),
	.Y(decoder_input_up_Z)
);
defparam decoder_input_up.INIT=16'h0009;
// @8:27
  CFG4 mcu_fpga_io_1 (
	.A(MCU_CS_c),
	.B(data_out_right_up9),
	.C(MCU_WE_c),
	.D(chip_sel_out_reg[0]),
	.Y(mcu_fpga_io_1_Z)
);
defparam mcu_fpga_io_1.INIT=16'h090F;
  CFG2 decoder_input_up_RNIFO9DF_0 (
	.A(decoder_input_up_Z),
	.B(mcu_mem_io_up_in[6]),
	.Y(decoder_input_up_1_0[6])
);
defparam decoder_input_up_RNIFO9DF_0.INIT=4'h4;
  CFG2 decoder_input_up_RNIS427F (
	.A(decoder_input_up_Z),
	.B(mcu_mem_io_up_in[12]),
	.Y(decoder_input_up_1[12])
);
defparam decoder_input_up_RNIS427F.INIT=4'h4;
  CFG2 fpga_mem_io_down_1_RNIDD4OB (
	.A(fpga_mem_io_down_1_1z),
	.B(mcu_mem_io_down_in[0]),
	.Y(decoder_input_down[0])
);
defparam fpga_mem_io_down_1_RNIDD4OB.INIT=4'h4;
  CFG2 decoder_input_up_RNIHQ9DF (
	.A(decoder_input_up_Z),
	.B(mcu_mem_io_up_in[8]),
	.Y(decoder_input_up_1[8])
);
defparam decoder_input_up_RNIHQ9DF.INIT=4'h4;
  CFG2 decoder_input_up_RNI9I9DF (
	.A(decoder_input_up_Z),
	.B(mcu_mem_io_up_in[0]),
	.Y(decoder_input_up_1[0])
);
defparam decoder_input_up_RNI9I9DF.INIT=4'h4;
  CFG2 decoder_input_up_RNIAJ9DF (
	.A(decoder_input_up_Z),
	.B(mcu_mem_io_up_in[1]),
	.Y(decoder_input_up_1[1])
);
defparam decoder_input_up_RNIAJ9DF.INIT=4'h4;
  CFG2 decoder_input_up_RNIIR9DF (
	.A(decoder_input_up_Z),
	.B(mcu_mem_io_up_in[9]),
	.Y(decoder_input_up_1[9])
);
defparam decoder_input_up_RNIIR9DF.INIT=4'h4;
  CFG2 decoder_input_up_RNIFO9DF (
	.A(decoder_input_up_Z),
	.B(mcu_mem_io_up_in[6]),
	.Y(decoder_input_up_1[6])
);
defparam decoder_input_up_RNIFO9DF.INIT=4'h4;
  CFG2 decoder_input_up_RNIU627F (
	.A(decoder_input_up_Z),
	.B(mcu_mem_io_up_in[14]),
	.Y(decoder_input_up_1[14])
);
defparam decoder_input_up_RNIU627F.INIT=4'h4;
  CFG2 fpga_mem_io_down_1_RNIMM4OB (
	.A(fpga_mem_io_down_1_1z),
	.B(mcu_mem_io_down_in[9]),
	.Y(decoder_input_down[9])
);
defparam fpga_mem_io_down_1_RNIMM4OB.INIT=4'h4;
  CFG2 fpga_mem_io_down_1_RNIJJ4OB (
	.A(fpga_mem_io_down_1_1z),
	.B(mcu_mem_io_down_in[6]),
	.Y(decoder_input_down[6])
);
defparam fpga_mem_io_down_1_RNIJJ4OB.INIT=4'h4;
  CFG2 decoder_input_up_RNIR327F (
	.A(decoder_input_up_Z),
	.B(mcu_mem_io_up_in[11]),
	.Y(decoder_input_up_1[11])
);
defparam decoder_input_up_RNIR327F.INIT=4'h4;
  CFG2 decoder_input_up_RNICL9DF (
	.A(decoder_input_up_Z),
	.B(mcu_mem_io_up_in[3]),
	.Y(decoder_input_up_1[3])
);
defparam decoder_input_up_RNICL9DF.INIT=4'h4;
  CFG2 decoder_input_up_RNIV727F (
	.A(decoder_input_up_Z),
	.B(mcu_mem_io_up_in[15]),
	.Y(decoder_input_up_1[15])
);
defparam decoder_input_up_RNIV727F.INIT=4'h4;
  CFG2 decoder_input_up_RNIDM9DF (
	.A(decoder_input_up_Z),
	.B(mcu_mem_io_up_in[4]),
	.Y(decoder_input_up_1[4])
);
defparam decoder_input_up_RNIDM9DF.INIT=4'h4;
  CFG2 decoder_input_up_RNIT527F (
	.A(decoder_input_up_Z),
	.B(mcu_mem_io_up_in[13]),
	.Y(decoder_input_up_1[13])
);
defparam decoder_input_up_RNIT527F.INIT=4'h4;
  CFG2 decoder_input_up_RNIQ227F (
	.A(decoder_input_up_Z),
	.B(mcu_mem_io_up_in[10]),
	.Y(decoder_input_up_1[10])
);
defparam decoder_input_up_RNIQ227F.INIT=4'h4;
  CFG2 decoder_input_up_RNIEN9DF (
	.A(decoder_input_up_Z),
	.B(mcu_mem_io_up_in[5]),
	.Y(decoder_input_up_1[5])
);
defparam decoder_input_up_RNIEN9DF.INIT=4'h4;
  CFG2 decoder_input_up_RNIBK9DF (
	.A(decoder_input_up_Z),
	.B(mcu_mem_io_up_in[2]),
	.Y(decoder_input_up_1[2])
);
defparam decoder_input_up_RNIBK9DF.INIT=4'h4;
  CFG2 decoder_input_up_RNIGP9DF (
	.A(decoder_input_up_Z),
	.B(mcu_mem_io_up_in[7]),
	.Y(decoder_input_up_1[7])
);
defparam decoder_input_up_RNIGP9DF.INIT=4'h4;
// @8:36
  CFG4 \flag_outce[0]  (
	.A(mcu_fpga_io_1_Z),
	.B(chip_sel_out_reg[1]),
	.C(chip_sel_out_reg[0]),
	.D(MCU_OE_c),
	.Y(flag_outce_Z[0])
);
defparam \flag_outce[0] .INIT=16'hAABF;
// @8:36
  CFG2 \flag_out_1[0]  (
	.A(flag[0]),
	.B(mcu_fpga_io_1_Z),
	.Y(flag_out_1_Z[0])
);
defparam \flag_out_1[0] .INIT=4'h2;
// @8:36
  CFG2 \flag_out_1[1]  (
	.A(flag[1]),
	.B(mcu_fpga_io_1_Z),
	.Y(flag_out_1_Z[1])
);
defparam \flag_out_1[1] .INIT=4'h2;
// @8:36
  CFG2 \flag_out_1[2]  (
	.A(flag[2]),
	.B(mcu_fpga_io_1_Z),
	.Y(flag_out_1_Z[2])
);
defparam \flag_out_1[2] .INIT=4'h2;
// @8:49
  ecc_design modulo (
	.flag(flag[2:0]),
	.mcu_mem_io_up_in(mcu_mem_io_up_in[15:0]),
	.mcu_mem_io_down_in(mcu_mem_io_down_in[15:0]),
	.decoder_input_down_6(decoder_input_down[6]),
	.decoder_input_down_0(decoder_input_down[0]),
	.decoder_input_down_9(decoder_input_down[9]),
	.decoder_input_up_1(decoder_input_up_1[15:0]),
	.mcu_fpga_io_in(mcu_fpga_io_in[15:0]),
	.chip_sel_out_reg(chip_sel_out_reg[1:0]),
	.decoder_input_up_1_0_0(decoder_input_up_1_0[6]),
	.data_N_3_mux_0_0_i(data_N_3_mux_0_0_i),
	.data_N_12_mux_i(data_N_12_mux_i),
	.data_N_13_mux_0_i(data_N_13_mux_0_i),
	.decoder_output2(decoder_output2),
	.decoder_output7(decoder_output7),
	.decoder_output15(decoder_output15),
	.decoder_output12(decoder_output12),
	.decoder_output8(decoder_output8),
	.decoder_output11(decoder_output11),
	.decoder_output4(decoder_output4),
	.decoder_output0(decoder_output0),
	.decoder_output3(decoder_output3),
	.ecc_sel2_c(ecc_sel2_c),
	.decoder_output10(decoder_output10),
	.decoder_output5(decoder_output5),
	.decoder_output9(decoder_output9),
	.decoder_output13(decoder_output13),
	.fpga_mem_io_down_1(fpga_mem_io_down_1_1z),
	.decoder_input_up(decoder_input_up_Z),
	.ecc_sel1_c(ecc_sel1_c),
	.ecc_sel0_c(ecc_sel0_c),
	.fpga_mem_io_up_1_i_i(fpga_mem_io_up_1_i_i),
	.MCU_WE_c(MCU_WE_c),
	.MCU_CS_c(MCU_CS_c),
	.encoder_output_down14(encoder_output_down14),
	.encoder_output_down15(encoder_output_down15),
	.encoder_output_down2(encoder_output_down2),
	.encoder_output_down3(encoder_output_down3),
	.encoder_output_down4(encoder_output_down4),
	.encoder_output_down5(encoder_output_down5),
	.encoder_output_down6(encoder_output_down6),
	.encoder_output_down7(encoder_output_down7),
	.encoder_output_down8(encoder_output_down8),
	.encoder_output_down9(encoder_output_down9),
	.encoder_output_down10(encoder_output_down10),
	.encoder_output_down11(encoder_output_down11),
	.encoder_output_down12(encoder_output_down12),
	.encoder_output_down13(encoder_output_down13),
	.encoder_output_up9(encoder_output_up9),
	.encoder_output_up10(encoder_output_up10),
	.encoder_output_up11(encoder_output_up11),
	.encoder_output_up12(encoder_output_up12),
	.encoder_output_up13(encoder_output_up13),
	.encoder_output_up14(encoder_output_up14),
	.encoder_output_up15(encoder_output_up15),
	.encoder_output_down0(encoder_output_down0),
	.encoder_output_down1(encoder_output_down1),
	.encoder_output_up1(encoder_output_up1),
	.encoder_output_up2(encoder_output_up2),
	.encoder_output_up3(encoder_output_up3),
	.encoder_output_up4(encoder_output_up4),
	.encoder_output_up5(encoder_output_up5),
	.encoder_output_up6(encoder_output_up6),
	.encoder_output_up7(encoder_output_up7),
	.encoder_output_up8(encoder_output_up8),
	.encoder_output_up0(encoder_output_up0),
	.data_out_right_up9(data_out_right_up9)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fpga_top_design */

module prj_2_memory_sb (
  MCU_A_0,
  MCU_A_1,
  MCU_A_10,
  MCU_A_11,
  MCU_A_12,
  MCU_A_13,
  MCU_A_14,
  MCU_A_15,
  MCU_A_16,
  MCU_A_17,
  MCU_A_18,
  MCU_A_19,
  MCU_A_2,
  MCU_A_20,
  MCU_A_3,
  MCU_A_4,
  MCU_A_5,
  MCU_A_6,
  MCU_A_7,
  MCU_A_8,
  MCU_A_9,
  MCU_CS,
  MCU_LB,
  MCU_OE,
  MCU_UB,
  MCU_WE,
  ecc_sel0,
  ecc_sel1,
  ecc_sel2,
  LED1,
  LED2,
  SRAM_A_0,
  SRAM_A_1,
  SRAM_A_10,
  SRAM_A_11,
  SRAM_A_12,
  SRAM_A_13,
  SRAM_A_14,
  SRAM_A_15,
  SRAM_A_16,
  SRAM_A_17,
  SRAM_A_18,
  SRAM_A_19,
  SRAM_A_2,
  SRAM_A_20,
  SRAM_A_3,
  SRAM_A_4,
  SRAM_A_5,
  SRAM_A_6,
  SRAM_A_7,
  SRAM_A_8,
  SRAM_A_9,
  SRAM_CS1,
  SRAM_CS2,
  SRAM_LB,
  SRAM_OE,
  SRAM_UB,
  SRAM_WE,
  flag0,
  flag1,
  flag3,
  mcu_fpga_io,
  mcu_mem_io_down,
  mcu_mem_io_up
)
;
input MCU_A_0 ;
input MCU_A_1 ;
input MCU_A_10 ;
input MCU_A_11 ;
input MCU_A_12 ;
input MCU_A_13 ;
input MCU_A_14 ;
input MCU_A_15 ;
input MCU_A_16 ;
input MCU_A_17 ;
input MCU_A_18 ;
input MCU_A_19 ;
input MCU_A_2 ;
input MCU_A_20 ;
input MCU_A_3 ;
input MCU_A_4 ;
input MCU_A_5 ;
input MCU_A_6 ;
input MCU_A_7 ;
input MCU_A_8 ;
input MCU_A_9 ;
input MCU_CS ;
input MCU_LB ;
input MCU_OE ;
input MCU_UB ;
input MCU_WE ;
input ecc_sel0 ;
input ecc_sel1 ;
input ecc_sel2 ;
output LED1 ;
output LED2 ;
output SRAM_A_0 ;
output SRAM_A_1 ;
output SRAM_A_10 ;
output SRAM_A_11 ;
output SRAM_A_12 ;
output SRAM_A_13 ;
output SRAM_A_14 ;
output SRAM_A_15 ;
output SRAM_A_16 ;
output SRAM_A_17 ;
output SRAM_A_18 ;
output SRAM_A_19 ;
output SRAM_A_2 ;
output SRAM_A_20 ;
output SRAM_A_3 ;
output SRAM_A_4 ;
output SRAM_A_5 ;
output SRAM_A_6 ;
output SRAM_A_7 ;
output SRAM_A_8 ;
output SRAM_A_9 ;
output SRAM_CS1 ;
output SRAM_CS2 ;
output SRAM_LB ;
output SRAM_OE ;
output SRAM_UB ;
output SRAM_WE ;
output flag0 ;
output flag1 ;
output flag3 ;
inout [15:0] mcu_fpga_io /* synthesis syn_tristate = 1 */ ;
inout [15:0] mcu_mem_io_down /* synthesis syn_tristate = 1 */ ;
inout [15:0] mcu_mem_io_up /* synthesis syn_tristate = 1 */ ;
wire MCU_A_0 ;
wire MCU_A_1 ;
wire MCU_A_10 ;
wire MCU_A_11 ;
wire MCU_A_12 ;
wire MCU_A_13 ;
wire MCU_A_14 ;
wire MCU_A_15 ;
wire MCU_A_16 ;
wire MCU_A_17 ;
wire MCU_A_18 ;
wire MCU_A_19 ;
wire MCU_A_2 ;
wire MCU_A_20 ;
wire MCU_A_3 ;
wire MCU_A_4 ;
wire MCU_A_5 ;
wire MCU_A_6 ;
wire MCU_A_7 ;
wire MCU_A_8 ;
wire MCU_A_9 ;
wire MCU_CS ;
wire MCU_LB ;
wire MCU_OE ;
wire MCU_UB ;
wire MCU_WE ;
wire ecc_sel0 ;
wire ecc_sel1 ;
wire ecc_sel2 ;
wire LED1 ;
wire LED2 ;
wire SRAM_A_0 ;
wire SRAM_A_1 ;
wire SRAM_A_10 ;
wire SRAM_A_11 ;
wire SRAM_A_12 ;
wire SRAM_A_13 ;
wire SRAM_A_14 ;
wire SRAM_A_15 ;
wire SRAM_A_16 ;
wire SRAM_A_17 ;
wire SRAM_A_18 ;
wire SRAM_A_19 ;
wire SRAM_A_2 ;
wire SRAM_A_20 ;
wire SRAM_A_3 ;
wire SRAM_A_4 ;
wire SRAM_A_5 ;
wire SRAM_A_6 ;
wire SRAM_A_7 ;
wire SRAM_A_8 ;
wire SRAM_A_9 ;
wire SRAM_CS1 ;
wire SRAM_CS2 ;
wire SRAM_LB ;
wire SRAM_OE ;
wire SRAM_UB ;
wire SRAM_WE ;
wire flag0 ;
wire flag1 ;
wire flag3 ;
wire [15:0] mcu_fpga_io_in;
wire [15:0] mcu_mem_io_down_in;
wire [15:0] mcu_mem_io_up_in;
wire OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire GND ;
wire decoder_output0 ;
wire decoder_output2 ;
wire decoder_output3 ;
wire decoder_output4 ;
wire decoder_output5 ;
wire decoder_output7 ;
wire decoder_output8 ;
wire decoder_output9 ;
wire decoder_output10 ;
wire decoder_output11 ;
wire decoder_output12 ;
wire decoder_output13 ;
wire decoder_output15 ;
wire encoder_output_down0 ;
wire encoder_output_down1 ;
wire encoder_output_down2 ;
wire encoder_output_down3 ;
wire encoder_output_down4 ;
wire encoder_output_down5 ;
wire encoder_output_down6 ;
wire encoder_output_down7 ;
wire encoder_output_down8 ;
wire encoder_output_down9 ;
wire encoder_output_down10 ;
wire encoder_output_down11 ;
wire encoder_output_down12 ;
wire encoder_output_down13 ;
wire encoder_output_down14 ;
wire encoder_output_down15 ;
wire encoder_output_up0 ;
wire encoder_output_up1 ;
wire encoder_output_up2 ;
wire encoder_output_up3 ;
wire encoder_output_up4 ;
wire encoder_output_up5 ;
wire encoder_output_up6 ;
wire encoder_output_up7 ;
wire encoder_output_up8 ;
wire encoder_output_up9 ;
wire encoder_output_up10 ;
wire encoder_output_up11 ;
wire encoder_output_up12 ;
wire encoder_output_up13 ;
wire encoder_output_up14 ;
wire encoder_output_up15 ;
wire VCC ;
wire MCU_A_0_c ;
wire MCU_A_1_c ;
wire MCU_A_10_c ;
wire MCU_A_11_c ;
wire MCU_A_12_c ;
wire MCU_A_13_c ;
wire MCU_A_14_c ;
wire MCU_A_15_c ;
wire MCU_A_16_c ;
wire MCU_A_17_c ;
wire MCU_A_18_c ;
wire MCU_A_19_c ;
wire MCU_A_2_c ;
wire MCU_A_20_c ;
wire MCU_A_3_c ;
wire MCU_A_4_c ;
wire MCU_A_5_c ;
wire MCU_A_6_c ;
wire MCU_A_7_c ;
wire MCU_A_8_c ;
wire MCU_A_9_c ;
wire MCU_CS_c ;
wire MCU_LB_c ;
wire MCU_OE_c ;
wire MCU_UB_c ;
wire MCU_WE_c ;
wire ecc_sel0_c ;
wire ecc_sel1_c ;
wire ecc_sel2_c ;
wire flag0_c ;
wire flag1_c ;
wire flag3_c ;
wire fpga_top_design_0_modulo_data_N_3_mux_0_0_i ;
wire fpga_top_design_0_modulo_data_N_13_mux_0_i ;
wire fpga_top_design_0_modulo_data_N_12_mux_i ;
wire fpga_mem_io_up_1_i_i ;
wire fpga_mem_io_down_1 ;
wire fpga_top_design_0_mcu_fpga_io_1_i ;
// @14:82
  INBUF MCU_A_0_ibuf (
	.Y(MCU_A_0_c),
	.PAD(MCU_A_0)
);
// @14:83
  INBUF MCU_A_1_ibuf (
	.Y(MCU_A_1_c),
	.PAD(MCU_A_1)
);
// @14:84
  INBUF MCU_A_10_ibuf (
	.Y(MCU_A_10_c),
	.PAD(MCU_A_10)
);
// @14:85
  INBUF MCU_A_11_ibuf (
	.Y(MCU_A_11_c),
	.PAD(MCU_A_11)
);
// @14:86
  INBUF MCU_A_12_ibuf (
	.Y(MCU_A_12_c),
	.PAD(MCU_A_12)
);
// @14:87
  INBUF MCU_A_13_ibuf (
	.Y(MCU_A_13_c),
	.PAD(MCU_A_13)
);
// @14:88
  INBUF MCU_A_14_ibuf (
	.Y(MCU_A_14_c),
	.PAD(MCU_A_14)
);
// @14:89
  INBUF MCU_A_15_ibuf (
	.Y(MCU_A_15_c),
	.PAD(MCU_A_15)
);
// @14:90
  INBUF MCU_A_16_ibuf (
	.Y(MCU_A_16_c),
	.PAD(MCU_A_16)
);
// @14:91
  INBUF MCU_A_17_ibuf (
	.Y(MCU_A_17_c),
	.PAD(MCU_A_17)
);
// @14:92
  INBUF MCU_A_18_ibuf (
	.Y(MCU_A_18_c),
	.PAD(MCU_A_18)
);
// @14:93
  INBUF MCU_A_19_ibuf (
	.Y(MCU_A_19_c),
	.PAD(MCU_A_19)
);
// @14:94
  INBUF MCU_A_2_ibuf (
	.Y(MCU_A_2_c),
	.PAD(MCU_A_2)
);
// @14:95
  INBUF MCU_A_20_ibuf (
	.Y(MCU_A_20_c),
	.PAD(MCU_A_20)
);
// @14:96
  INBUF MCU_A_3_ibuf (
	.Y(MCU_A_3_c),
	.PAD(MCU_A_3)
);
// @14:97
  INBUF MCU_A_4_ibuf (
	.Y(MCU_A_4_c),
	.PAD(MCU_A_4)
);
// @14:98
  INBUF MCU_A_5_ibuf (
	.Y(MCU_A_5_c),
	.PAD(MCU_A_5)
);
// @14:99
  INBUF MCU_A_6_ibuf (
	.Y(MCU_A_6_c),
	.PAD(MCU_A_6)
);
// @14:100
  INBUF MCU_A_7_ibuf (
	.Y(MCU_A_7_c),
	.PAD(MCU_A_7)
);
// @14:101
  INBUF MCU_A_8_ibuf (
	.Y(MCU_A_8_c),
	.PAD(MCU_A_8)
);
// @14:102
  INBUF MCU_A_9_ibuf (
	.Y(MCU_A_9_c),
	.PAD(MCU_A_9)
);
// @14:103
  INBUF MCU_CS_ibuf (
	.Y(MCU_CS_c),
	.PAD(MCU_CS)
);
// @14:104
  INBUF MCU_LB_ibuf (
	.Y(MCU_LB_c),
	.PAD(MCU_LB)
);
// @14:105
  INBUF MCU_OE_ibuf (
	.Y(MCU_OE_c),
	.PAD(MCU_OE)
);
// @14:106
  INBUF MCU_UB_ibuf (
	.Y(MCU_UB_c),
	.PAD(MCU_UB)
);
// @14:107
  INBUF MCU_WE_ibuf (
	.Y(MCU_WE_c),
	.PAD(MCU_WE)
);
// @14:108
  INBUF ecc_sel0_ibuf (
	.Y(ecc_sel0_c),
	.PAD(ecc_sel0)
);
// @14:109
  INBUF ecc_sel1_ibuf (
	.Y(ecc_sel1_c),
	.PAD(ecc_sel1)
);
// @14:110
  INBUF ecc_sel2_ibuf (
	.Y(ecc_sel2_c),
	.PAD(ecc_sel2)
);
// @14:149
  BIBUF \mcu_fpga_io_iobuf[0]  (
	.Y(mcu_fpga_io_in[0]),
	.PAD(mcu_fpga_io[0]),
	.D(decoder_output0),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @14:149
  BIBUF \mcu_fpga_io_iobuf[1]  (
	.Y(mcu_fpga_io_in[1]),
	.PAD(mcu_fpga_io[1]),
	.D(fpga_top_design_0_modulo_data_N_12_mux_i),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @14:149
  BIBUF \mcu_fpga_io_iobuf[2]  (
	.Y(mcu_fpga_io_in[2]),
	.PAD(mcu_fpga_io[2]),
	.D(decoder_output2),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @14:149
  BIBUF \mcu_fpga_io_iobuf[3]  (
	.Y(mcu_fpga_io_in[3]),
	.PAD(mcu_fpga_io[3]),
	.D(decoder_output3),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @14:149
  BIBUF \mcu_fpga_io_iobuf[4]  (
	.Y(mcu_fpga_io_in[4]),
	.PAD(mcu_fpga_io[4]),
	.D(decoder_output4),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @14:149
  BIBUF \mcu_fpga_io_iobuf[5]  (
	.Y(mcu_fpga_io_in[5]),
	.PAD(mcu_fpga_io[5]),
	.D(decoder_output5),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @14:149
  BIBUF \mcu_fpga_io_iobuf[6]  (
	.Y(mcu_fpga_io_in[6]),
	.PAD(mcu_fpga_io[6]),
	.D(fpga_top_design_0_modulo_data_N_13_mux_0_i),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @14:149
  BIBUF \mcu_fpga_io_iobuf[7]  (
	.Y(mcu_fpga_io_in[7]),
	.PAD(mcu_fpga_io[7]),
	.D(decoder_output7),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @14:149
  BIBUF \mcu_fpga_io_iobuf[8]  (
	.Y(mcu_fpga_io_in[8]),
	.PAD(mcu_fpga_io[8]),
	.D(decoder_output8),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @14:149
  BIBUF \mcu_fpga_io_iobuf[9]  (
	.Y(mcu_fpga_io_in[9]),
	.PAD(mcu_fpga_io[9]),
	.D(decoder_output9),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @14:149
  BIBUF \mcu_fpga_io_iobuf[10]  (
	.Y(mcu_fpga_io_in[10]),
	.PAD(mcu_fpga_io[10]),
	.D(decoder_output10),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @14:149
  BIBUF \mcu_fpga_io_iobuf[11]  (
	.Y(mcu_fpga_io_in[11]),
	.PAD(mcu_fpga_io[11]),
	.D(decoder_output11),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @14:149
  BIBUF \mcu_fpga_io_iobuf[12]  (
	.Y(mcu_fpga_io_in[12]),
	.PAD(mcu_fpga_io[12]),
	.D(decoder_output12),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @14:149
  BIBUF \mcu_fpga_io_iobuf[13]  (
	.Y(mcu_fpga_io_in[13]),
	.PAD(mcu_fpga_io[13]),
	.D(decoder_output13),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @14:149
  BIBUF \mcu_fpga_io_iobuf[14]  (
	.Y(mcu_fpga_io_in[14]),
	.PAD(mcu_fpga_io[14]),
	.D(fpga_top_design_0_modulo_data_N_3_mux_0_0_i),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @14:149
  BIBUF \mcu_fpga_io_iobuf[15]  (
	.Y(mcu_fpga_io_in[15]),
	.PAD(mcu_fpga_io[15]),
	.D(decoder_output15),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @14:150
  BIBUF \mcu_mem_io_down_iobuf[0]  (
	.Y(mcu_mem_io_down_in[0]),
	.PAD(mcu_mem_io_down[0]),
	.D(encoder_output_down0),
	.E(fpga_mem_io_down_1)
);
// @14:150
  BIBUF \mcu_mem_io_down_iobuf[1]  (
	.Y(mcu_mem_io_down_in[1]),
	.PAD(mcu_mem_io_down[1]),
	.D(encoder_output_down1),
	.E(fpga_mem_io_down_1)
);
// @14:150
  BIBUF \mcu_mem_io_down_iobuf[2]  (
	.Y(mcu_mem_io_down_in[2]),
	.PAD(mcu_mem_io_down[2]),
	.D(encoder_output_down2),
	.E(fpga_mem_io_down_1)
);
// @14:150
  BIBUF \mcu_mem_io_down_iobuf[3]  (
	.Y(mcu_mem_io_down_in[3]),
	.PAD(mcu_mem_io_down[3]),
	.D(encoder_output_down3),
	.E(fpga_mem_io_down_1)
);
// @14:150
  BIBUF \mcu_mem_io_down_iobuf[4]  (
	.Y(mcu_mem_io_down_in[4]),
	.PAD(mcu_mem_io_down[4]),
	.D(encoder_output_down4),
	.E(fpga_mem_io_down_1)
);
// @14:150
  BIBUF \mcu_mem_io_down_iobuf[5]  (
	.Y(mcu_mem_io_down_in[5]),
	.PAD(mcu_mem_io_down[5]),
	.D(encoder_output_down5),
	.E(fpga_mem_io_down_1)
);
// @14:150
  BIBUF \mcu_mem_io_down_iobuf[6]  (
	.Y(mcu_mem_io_down_in[6]),
	.PAD(mcu_mem_io_down[6]),
	.D(encoder_output_down6),
	.E(fpga_mem_io_down_1)
);
// @14:150
  BIBUF \mcu_mem_io_down_iobuf[7]  (
	.Y(mcu_mem_io_down_in[7]),
	.PAD(mcu_mem_io_down[7]),
	.D(encoder_output_down7),
	.E(fpga_mem_io_down_1)
);
// @14:150
  BIBUF \mcu_mem_io_down_iobuf[8]  (
	.Y(mcu_mem_io_down_in[8]),
	.PAD(mcu_mem_io_down[8]),
	.D(encoder_output_down8),
	.E(fpga_mem_io_down_1)
);
// @14:150
  BIBUF \mcu_mem_io_down_iobuf[9]  (
	.Y(mcu_mem_io_down_in[9]),
	.PAD(mcu_mem_io_down[9]),
	.D(encoder_output_down9),
	.E(fpga_mem_io_down_1)
);
// @14:150
  BIBUF \mcu_mem_io_down_iobuf[10]  (
	.Y(mcu_mem_io_down_in[10]),
	.PAD(mcu_mem_io_down[10]),
	.D(encoder_output_down10),
	.E(fpga_mem_io_down_1)
);
// @14:150
  BIBUF \mcu_mem_io_down_iobuf[11]  (
	.Y(mcu_mem_io_down_in[11]),
	.PAD(mcu_mem_io_down[11]),
	.D(encoder_output_down11),
	.E(fpga_mem_io_down_1)
);
// @14:150
  BIBUF \mcu_mem_io_down_iobuf[12]  (
	.Y(mcu_mem_io_down_in[12]),
	.PAD(mcu_mem_io_down[12]),
	.D(encoder_output_down12),
	.E(fpga_mem_io_down_1)
);
// @14:150
  BIBUF \mcu_mem_io_down_iobuf[13]  (
	.Y(mcu_mem_io_down_in[13]),
	.PAD(mcu_mem_io_down[13]),
	.D(encoder_output_down13),
	.E(fpga_mem_io_down_1)
);
// @14:150
  BIBUF \mcu_mem_io_down_iobuf[14]  (
	.Y(mcu_mem_io_down_in[14]),
	.PAD(mcu_mem_io_down[14]),
	.D(encoder_output_down14),
	.E(fpga_mem_io_down_1)
);
// @14:150
  BIBUF \mcu_mem_io_down_iobuf[15]  (
	.Y(mcu_mem_io_down_in[15]),
	.PAD(mcu_mem_io_down[15]),
	.D(encoder_output_down15),
	.E(fpga_mem_io_down_1)
);
// @14:151
  BIBUF \mcu_mem_io_up_iobuf[0]  (
	.Y(mcu_mem_io_up_in[0]),
	.PAD(mcu_mem_io_up[0]),
	.D(encoder_output_up0),
	.E(fpga_mem_io_up_1_i_i)
);
// @14:151
  BIBUF \mcu_mem_io_up_iobuf[1]  (
	.Y(mcu_mem_io_up_in[1]),
	.PAD(mcu_mem_io_up[1]),
	.D(encoder_output_up1),
	.E(fpga_mem_io_up_1_i_i)
);
// @14:151
  BIBUF \mcu_mem_io_up_iobuf[2]  (
	.Y(mcu_mem_io_up_in[2]),
	.PAD(mcu_mem_io_up[2]),
	.D(encoder_output_up2),
	.E(fpga_mem_io_up_1_i_i)
);
// @14:151
  BIBUF \mcu_mem_io_up_iobuf[3]  (
	.Y(mcu_mem_io_up_in[3]),
	.PAD(mcu_mem_io_up[3]),
	.D(encoder_output_up3),
	.E(fpga_mem_io_up_1_i_i)
);
// @14:151
  BIBUF \mcu_mem_io_up_iobuf[4]  (
	.Y(mcu_mem_io_up_in[4]),
	.PAD(mcu_mem_io_up[4]),
	.D(encoder_output_up4),
	.E(fpga_mem_io_up_1_i_i)
);
// @14:151
  BIBUF \mcu_mem_io_up_iobuf[5]  (
	.Y(mcu_mem_io_up_in[5]),
	.PAD(mcu_mem_io_up[5]),
	.D(encoder_output_up5),
	.E(fpga_mem_io_up_1_i_i)
);
// @14:151
  BIBUF \mcu_mem_io_up_iobuf[6]  (
	.Y(mcu_mem_io_up_in[6]),
	.PAD(mcu_mem_io_up[6]),
	.D(encoder_output_up6),
	.E(fpga_mem_io_up_1_i_i)
);
// @14:151
  BIBUF \mcu_mem_io_up_iobuf[7]  (
	.Y(mcu_mem_io_up_in[7]),
	.PAD(mcu_mem_io_up[7]),
	.D(encoder_output_up7),
	.E(fpga_mem_io_up_1_i_i)
);
// @14:151
  BIBUF \mcu_mem_io_up_iobuf[8]  (
	.Y(mcu_mem_io_up_in[8]),
	.PAD(mcu_mem_io_up[8]),
	.D(encoder_output_up8),
	.E(fpga_mem_io_up_1_i_i)
);
// @14:151
  BIBUF \mcu_mem_io_up_iobuf[9]  (
	.Y(mcu_mem_io_up_in[9]),
	.PAD(mcu_mem_io_up[9]),
	.D(encoder_output_up9),
	.E(fpga_mem_io_up_1_i_i)
);
// @14:151
  BIBUF \mcu_mem_io_up_iobuf[10]  (
	.Y(mcu_mem_io_up_in[10]),
	.PAD(mcu_mem_io_up[10]),
	.D(encoder_output_up10),
	.E(fpga_mem_io_up_1_i_i)
);
// @14:151
  BIBUF \mcu_mem_io_up_iobuf[11]  (
	.Y(mcu_mem_io_up_in[11]),
	.PAD(mcu_mem_io_up[11]),
	.D(encoder_output_up11),
	.E(fpga_mem_io_up_1_i_i)
);
// @14:151
  BIBUF \mcu_mem_io_up_iobuf[12]  (
	.Y(mcu_mem_io_up_in[12]),
	.PAD(mcu_mem_io_up[12]),
	.D(encoder_output_up12),
	.E(fpga_mem_io_up_1_i_i)
);
// @14:151
  BIBUF \mcu_mem_io_up_iobuf[13]  (
	.Y(mcu_mem_io_up_in[13]),
	.PAD(mcu_mem_io_up[13]),
	.D(encoder_output_up13),
	.E(fpga_mem_io_up_1_i_i)
);
// @14:151
  BIBUF \mcu_mem_io_up_iobuf[14]  (
	.Y(mcu_mem_io_up_in[14]),
	.PAD(mcu_mem_io_up[14]),
	.D(encoder_output_up14),
	.E(fpga_mem_io_up_1_i_i)
);
// @14:151
  BIBUF \mcu_mem_io_up_iobuf[15]  (
	.Y(mcu_mem_io_up_in[15]),
	.PAD(mcu_mem_io_up[15]),
	.D(encoder_output_up15),
	.E(fpga_mem_io_up_1_i_i)
);
// @14:114
  OUTBUF LED1_obuf (
	.PAD(LED1),
	.D(flag0_c)
);
// @14:115
  OUTBUF LED2_obuf (
	.PAD(LED2),
	.D(flag1_c)
);
// @14:116
  OUTBUF SRAM_A_0_obuf (
	.PAD(SRAM_A_0),
	.D(MCU_A_0_c)
);
// @14:117
  OUTBUF SRAM_A_1_obuf (
	.PAD(SRAM_A_1),
	.D(MCU_A_1_c)
);
// @14:118
  OUTBUF SRAM_A_10_obuf (
	.PAD(SRAM_A_10),
	.D(MCU_A_10_c)
);
// @14:119
  OUTBUF SRAM_A_11_obuf (
	.PAD(SRAM_A_11),
	.D(MCU_A_11_c)
);
// @14:120
  OUTBUF SRAM_A_12_obuf (
	.PAD(SRAM_A_12),
	.D(MCU_A_12_c)
);
// @14:121
  OUTBUF SRAM_A_13_obuf (
	.PAD(SRAM_A_13),
	.D(MCU_A_13_c)
);
// @14:122
  OUTBUF SRAM_A_14_obuf (
	.PAD(SRAM_A_14),
	.D(MCU_A_14_c)
);
// @14:123
  OUTBUF SRAM_A_15_obuf (
	.PAD(SRAM_A_15),
	.D(MCU_A_15_c)
);
// @14:124
  OUTBUF SRAM_A_16_obuf (
	.PAD(SRAM_A_16),
	.D(MCU_A_16_c)
);
// @14:125
  OUTBUF SRAM_A_17_obuf (
	.PAD(SRAM_A_17),
	.D(MCU_A_17_c)
);
// @14:126
  OUTBUF SRAM_A_18_obuf (
	.PAD(SRAM_A_18),
	.D(MCU_A_18_c)
);
// @14:127
  OUTBUF SRAM_A_19_obuf (
	.PAD(SRAM_A_19),
	.D(MCU_A_19_c)
);
// @14:128
  OUTBUF SRAM_A_2_obuf (
	.PAD(SRAM_A_2),
	.D(MCU_A_2_c)
);
// @14:129
  OUTBUF SRAM_A_20_obuf (
	.PAD(SRAM_A_20),
	.D(MCU_A_20_c)
);
// @14:130
  OUTBUF SRAM_A_3_obuf (
	.PAD(SRAM_A_3),
	.D(MCU_A_3_c)
);
// @14:131
  OUTBUF SRAM_A_4_obuf (
	.PAD(SRAM_A_4),
	.D(MCU_A_4_c)
);
// @14:132
  OUTBUF SRAM_A_5_obuf (
	.PAD(SRAM_A_5),
	.D(MCU_A_5_c)
);
// @14:133
  OUTBUF SRAM_A_6_obuf (
	.PAD(SRAM_A_6),
	.D(MCU_A_6_c)
);
// @14:134
  OUTBUF SRAM_A_7_obuf (
	.PAD(SRAM_A_7),
	.D(MCU_A_7_c)
);
// @14:135
  OUTBUF SRAM_A_8_obuf (
	.PAD(SRAM_A_8),
	.D(MCU_A_8_c)
);
// @14:136
  OUTBUF SRAM_A_9_obuf (
	.PAD(SRAM_A_9),
	.D(MCU_A_9_c)
);
// @14:137
  OUTBUF SRAM_CS1_obuf (
	.PAD(SRAM_CS1),
	.D(GND)
);
// @14:138
  OUTBUF SRAM_CS2_obuf (
	.PAD(SRAM_CS2),
	.D(GND)
);
// @14:139
  OUTBUF SRAM_LB_obuf (
	.PAD(SRAM_LB),
	.D(MCU_LB_c)
);
// @14:140
  OUTBUF SRAM_OE_obuf (
	.PAD(SRAM_OE),
	.D(MCU_OE_c)
);
// @14:141
  OUTBUF SRAM_UB_obuf (
	.PAD(SRAM_UB),
	.D(MCU_UB_c)
);
// @14:142
  OUTBUF SRAM_WE_obuf (
	.PAD(SRAM_WE),
	.D(MCU_WE_c)
);
// @14:143
  OUTBUF flag0_obuf (
	.PAD(flag0),
	.D(flag0_c)
);
// @14:144
  OUTBUF flag1_obuf (
	.PAD(flag1),
	.D(flag1_c)
);
// @14:145
  OUTBUF flag3_obuf (
	.PAD(flag3),
	.D(flag3_c)
);
// @14:328
  OSC_C0 OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_O2F(OSC_C0_0_RCOSC_25_50MHZ_O2F)
);
  fpga_top_design fpga_top_design_0 (
	.mcu_fpga_io_in(mcu_fpga_io_in[15:0]),
	.mcu_mem_io_down_in(mcu_mem_io_down_in[15:0]),
	.mcu_mem_io_up_in(mcu_mem_io_up_in[15:0]),
	.encoder_output_up0(encoder_output_up0),
	.encoder_output_up8(encoder_output_up8),
	.encoder_output_up7(encoder_output_up7),
	.encoder_output_up6(encoder_output_up6),
	.encoder_output_up5(encoder_output_up5),
	.encoder_output_up4(encoder_output_up4),
	.encoder_output_up3(encoder_output_up3),
	.encoder_output_up2(encoder_output_up2),
	.encoder_output_up1(encoder_output_up1),
	.encoder_output_down1(encoder_output_down1),
	.encoder_output_down0(encoder_output_down0),
	.encoder_output_up15(encoder_output_up15),
	.encoder_output_up14(encoder_output_up14),
	.encoder_output_up13(encoder_output_up13),
	.encoder_output_up12(encoder_output_up12),
	.encoder_output_up11(encoder_output_up11),
	.encoder_output_up10(encoder_output_up10),
	.encoder_output_up9(encoder_output_up9),
	.encoder_output_down13(encoder_output_down13),
	.encoder_output_down12(encoder_output_down12),
	.encoder_output_down11(encoder_output_down11),
	.encoder_output_down10(encoder_output_down10),
	.encoder_output_down9(encoder_output_down9),
	.encoder_output_down8(encoder_output_down8),
	.encoder_output_down7(encoder_output_down7),
	.encoder_output_down6(encoder_output_down6),
	.encoder_output_down5(encoder_output_down5),
	.encoder_output_down4(encoder_output_down4),
	.encoder_output_down3(encoder_output_down3),
	.encoder_output_down2(encoder_output_down2),
	.encoder_output_down15(encoder_output_down15),
	.encoder_output_down14(encoder_output_down14),
	.fpga_mem_io_up_1_i_i(fpga_mem_io_up_1_i_i),
	.ecc_sel0_c(ecc_sel0_c),
	.ecc_sel1_c(ecc_sel1_c),
	.decoder_output13(decoder_output13),
	.decoder_output9(decoder_output9),
	.decoder_output5(decoder_output5),
	.decoder_output10(decoder_output10),
	.ecc_sel2_c(ecc_sel2_c),
	.decoder_output3(decoder_output3),
	.decoder_output0(decoder_output0),
	.decoder_output4(decoder_output4),
	.decoder_output11(decoder_output11),
	.decoder_output8(decoder_output8),
	.decoder_output12(decoder_output12),
	.decoder_output15(decoder_output15),
	.decoder_output7(decoder_output7),
	.decoder_output2(decoder_output2),
	.data_N_13_mux_0_i(fpga_top_design_0_modulo_data_N_13_mux_0_i),
	.data_N_12_mux_i(fpga_top_design_0_modulo_data_N_12_mux_i),
	.data_N_3_mux_0_0_i(fpga_top_design_0_modulo_data_N_3_mux_0_0_i),
	.MCU_OE_c(MCU_OE_c),
	.fpga_mem_io_down_1_1z(fpga_mem_io_down_1),
	.MCU_WE_c(MCU_WE_c),
	.MCU_CS_c(MCU_CS_c),
	.flag3_c(flag3_c),
	.flag1_c(flag1_c),
	.OSC_C0_0_RCOSC_25_50MHZ_O2F(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.flag0_c(flag0_c),
	.mcu_fpga_io_1_i(fpga_top_design_0_mcu_fpga_io_1_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* prj_2_memory_sb */

