

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Gen Loop Switch (GLS) &mdash; NDK-FPGA Docs  documentation</title>
      <link rel="stylesheet" type="text/css" href="../../../../_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="../../../../_static/css/theme_overrides.css?v=b530091d" />

  
      <script src="../../../../_static/jquery.js?v=5d32c60e"></script>
      <script src="../../../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="../../../../_static/documentation_options.js?v=5929fcd5"></script>
      <script src="../../../../_static/doctools.js?v=9bcbadda"></script>
      <script src="../../../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../search.html" />
    <link rel="next" title="MFB Generator" href="../generator/readme.html" />
    <link rel="prev" title="Crossbarx Output Buffer" href="../../storage/crossbarx_output_buffer/readme.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../../../index.html" class="icon icon-home">
            NDK-FPGA Docs
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Application:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../app-minimal.html">Minimal NDK application</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Network Development Kit:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/how_to_start.html">How to start</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/terminology.html">NDK Terminology</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/readme.html">NDK Architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/configuration.html">Configuration files and parameters</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/testing.html">NDK testing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_build/readme.html">Build System</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/devtree.html">Device Tree</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/faq.html">Frequently Asked Questions</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Supported cards:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/reflexces/agi-fh400g/readme.html">ReflexCES XpressSX AGI-FH400G</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/intel/dk-dev-1sdx-p/readme.html">Intel Stratix 10 DX FPGA DK</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/intel/dk-dev-agi027res/readme.html">Intel Agilex I-Series FPGA DK</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/silicom/fb4cgg3/readme.html">Silicom fb4CGg3&#64;VU9P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/silicom/fb2cghh/readme.html">Silicom fb2CGhh&#64;KU15P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/silicom/n6010/readme.html">Silicom N6010</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/bittware/ia-420f/readme.html">Bittware IA-420F</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/amd/alveo-u200/readme.html">AMD Alveo U200</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/amd/alveo-u55c/readme.html">AMD Alveo U55C</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/amd/vcu118/readme.html">AMD VCU118&#64;VU9P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/prodesign/pd-falcon/readme.html">PRO DESIGN Falcon</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">VHDL components:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../../../base.html">Basic Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ctrls.html">Controllers &amp; TSU</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../mi.html">MI Tools</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../../../mfb.html">MFB Tools</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../../readme.html">MFB specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../flow/reconfigurator/readme.html">MFB Reconfigurator</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../flow/frame_packer/readme.html">Frame Packer</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../flow/frame_unpacker/readme.html">Frame Unpacker</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../flow/splitter_simple/readme.html">MFB Splitter Simple</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../flow/splitter_simple/readme.html#id1">MFB Splitter Simple Gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../flow/merger_simple/readme.html">MFB Merger Simple</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../flow/merger_simple/readme.html#id1">MFB Merger Simple GEN</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../flow/cutter_simple/readme.html">MFB Cutter Simple</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../flow/dropper/readme.html">MFB Dropper</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../flow/metadata_insertor/readme.html">Metadata Insertor</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../flow/transformer/readme.html">MFB Trasformer</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../flow/pipe/readme.html">MFB PIPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../flow/merger/readme.html">MFB Merger</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../flow/splitter/readme.html">MFB Splitter</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../flow/splitter/readme.html#id1">MFB Splitter Gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../flow/enabler/readme.html">MFB Enabler</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../flow/rate_limiter/readme.html">Rate Limiter</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../flow/packet_delayer/readme.html">Packet Delayer</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../flow/timestamp_limiter/readme.html">Timestamp Limiter</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../flow/loopback/readme.html">MFB Loopback</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../flow/crossbarx_stream2/readme.html">CROSSBARX STREAM2</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../flow/frame_masker/readme.html">MFB Frame Masker</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../edit/frame_trimmer/readme.html">MFB FRAME TRIMMER</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../edit/frame_extender/readme.html">MFB FRAME EXTENDER</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../logic/crossbarx_stream/readme.html">CrossbarX Stream</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../logic/checksum_calculator/readme.html">Checksum Calculator</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../logic/auxiliary_signals/readme.html">MFB Auxiliary Signals</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../storage/pd_asfifo/readme.html">MFB Packet Discard ASFIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../storage/pd_asfifo_simple/readme.html">MFB PD ASFIFO SIMPLE</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../storage/asfifox/readme.html">MFB ASFIFOX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../storage/fifox/readme.html">MFB FIFOX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../storage/crossbarx_output_buffer/readme.html">Crossbarx Output Buffer</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">Gen Loop Switch (GLS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../generator/readme.html">MFB Generator</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../../mvb.html">MVB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../nic.html">Network Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../pcie.html">PCIe Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../debug.html">Debug Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ver.html">UVM Verification</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../../index.html">NDK-FPGA Docs</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../../../../mfb.html">MFB Tools</a></li>
      <li class="breadcrumb-item active">Gen Loop Switch (GLS)</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../../_sources/comp/mfb_tools/debug/gen_loop_switch/readme.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="gen-loop-switch-gls">
<span id="gls-debug"></span><h1>Gen Loop Switch (GLS)<a class="headerlink" href="#gen-loop-switch-gls" title="Link to this heading"></a></h1>
<dl class="vhdl autoentity">
<dt class="sig sig-object vhdl" id="vhdl-entity-gen_loop_switch">
<span class="k"><span class="pre">ENTITY</span> </span><span class="sig-name descname"><span class="pre">GEN_LOOP_SWITCH</span></span><span class="k"> <span class="pre">IS</span></span><a class="headerlink" href="#vhdl-entity-gen_loop_switch" title="Link to this definition"></a></dt>
<dd><p>This unit contains MI32-configurable switch plane for connection between
DMA Module and Ethernet side in both RX and TX stream.
By default the connection is ETH_RX-&gt;DMA_RX and DMA_TX-&gt;ETH_TX.
It allows for loopback between ETH_RX-&gt;ETH_TX and DMA_TX-&gt;DMA_RX as well as
connection of MFB generators on DMA_RX and ETH_TX.
These generators have their own part of MI32 address space.</p>
<p><strong>Connection diagram:</strong></p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>                      <span class="o">+--------+</span>  <span class="o">+---</span>\
                      <span class="o">|</span> <span class="n">RX</span> <span class="n">Gen</span> <span class="o">+--+</span> <span class="mi">1</span>  \             <span class="o">+---</span>\
<span class="n">ETH_RX</span>                <span class="o">+--------+</span>  <span class="o">|</span><span class="n">MUX_C</span><span class="o">+------------+</span> <span class="mi">0</span>  \   <span class="o">+------+</span> <span class="n">DMA_RX</span>
<span class="o">&gt;--------------------------+------+</span> <span class="mi">0</span>  <span class="o">/</span>             <span class="o">|</span><span class="n">MUX_A</span><span class="o">+--+</span> <span class="n">FIFO</span> <span class="o">+------&gt;</span>
                           <span class="o">|</span>      <span class="o">+---/</span>          <span class="o">+---+</span> <span class="mi">1</span>  <span class="o">/</span>   <span class="o">+------+</span>
                           <span class="o">|</span>                     <span class="o">|</span>   <span class="o">+---/</span>
                           <span class="o">|</span>                     <span class="o">|</span>
                           <span class="o">|</span>                     <span class="o">|</span>
                           <span class="o">|</span>                     <span class="o">|</span>
                   <span class="o">/---+</span>   <span class="o">|</span>                     <span class="o">|</span>
       <span class="o">+------+</span>   <span class="o">/</span>  <span class="mi">1</span> <span class="o">+---+</span>          <span class="o">/---+</span>      <span class="o">|</span>
<span class="o">&lt;------+</span> <span class="n">FIFO</span> <span class="o">+--+</span><span class="n">MUX_B</span><span class="o">|</span>             <span class="o">/</span>  <span class="mi">0</span> <span class="o">+------+--------------------------&lt;</span>
<span class="n">ETH_TX</span> <span class="o">+------+</span>   \  <span class="mi">0</span> <span class="o">+------------+</span><span class="n">MUX_D</span><span class="o">|</span>  <span class="o">+-----------------+</span>       <span class="n">DMA_TX</span>
                   \<span class="o">---+</span>             \  <span class="mi">1</span> <span class="o">+--+</span> <span class="n">TX</span> <span class="n">Gen</span> <span class="o">/</span> <span class="n">Player</span> <span class="o">|</span>
                                      \<span class="o">---+</span>  <span class="o">+-----------------+</span>
</pre></div>
</div>
<p><strong>MI address offsets:</strong></p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="mh">0x000</span>      <span class="o">--</span> <span class="n">RX</span> <span class="n">loopback</span> <span class="n">MUX_A</span>  <span class="p">(</span><span class="mi">0</span> <span class="o">-&gt;</span> <span class="n">RX</span> <span class="n">stream</span><span class="p">,</span> <span class="mi">1</span> <span class="o">-&gt;</span> <span class="n">TX</span> <span class="n">stream</span> <span class="n">loopback</span><span class="p">)</span>
<span class="mh">0x004</span>      <span class="o">--</span> <span class="n">TX</span> <span class="n">loopback</span> <span class="n">MUX_B</span>  <span class="p">(</span><span class="mi">0</span> <span class="o">-&gt;</span> <span class="n">TX</span> <span class="n">stream</span><span class="p">,</span> <span class="mi">1</span> <span class="o">-&gt;</span> <span class="n">RX</span> <span class="n">stream</span> <span class="n">loopback</span><span class="p">)</span>
<span class="mh">0x008</span>      <span class="o">--</span> <span class="n">RX</span> <span class="n">generator</span> <span class="n">MUX_C</span> <span class="p">(</span><span class="mi">0</span> <span class="o">-&gt;</span> <span class="n">RX</span> <span class="n">stream</span><span class="p">,</span> <span class="mi">1</span> <span class="o">-&gt;</span> <span class="n">RX</span> <span class="n">generator</span><span class="p">)</span>
<span class="mh">0x00C</span>      <span class="o">--</span> <span class="n">TX</span> <span class="n">generator</span> <span class="n">MUX_D</span> <span class="p">(</span><span class="mi">0</span> <span class="o">-&gt;</span> <span class="n">TX</span> <span class="n">stream</span><span class="p">,</span> <span class="mi">1</span> <span class="o">-&gt;</span> <span class="n">TX</span> <span class="n">generator</span><span class="p">,</span> <span class="mi">2</span> <span class="o">-&gt;</span> <span class="n">TX</span> <span class="n">Frame</span> <span class="n">Player</span><span class="p">)</span>
<span class="mh">0x040</span><span class="o">-</span><span class="mh">0x04C</span> <span class="o">--</span> <span class="n">DMA</span> <span class="n">RX</span> <span class="n">MFB</span> <span class="n">speed</span> <span class="n">meter</span> <span class="p">(</span><span class="mh">0x0</span> <span class="o">-</span> <span class="n">tics</span><span class="p">,</span> <span class="mh">0x4</span> <span class="o">-</span> <span class="n">status</span><span class="p">,</span> <span class="mh">0x8</span> <span class="o">-</span> <span class="n">items</span><span class="p">,</span> <span class="mh">0xC</span> <span class="o">-</span> <span class="n">clear</span><span class="p">)</span>
<span class="mh">0x050</span><span class="o">-</span><span class="mh">0x05C</span> <span class="o">--</span> <span class="n">DMA</span> <span class="n">TX</span> <span class="n">MFB</span> <span class="n">speed</span> <span class="n">meter</span> <span class="p">(</span><span class="mh">0x0</span> <span class="o">-</span> <span class="n">tics</span><span class="p">,</span> <span class="mh">0x4</span> <span class="o">-</span> <span class="n">status</span><span class="p">,</span> <span class="mh">0x8</span> <span class="o">-</span> <span class="n">items</span><span class="p">,</span> <span class="mh">0xC</span> <span class="o">-</span> <span class="n">clear</span><span class="p">)</span>
<span class="mh">0x060</span><span class="o">-</span><span class="mh">0x06C</span> <span class="o">--</span> <span class="n">ETH</span> <span class="n">RX</span> <span class="n">MFB</span> <span class="n">speed</span> <span class="n">meter</span> <span class="p">(</span><span class="mh">0x0</span> <span class="o">-</span> <span class="n">tics</span><span class="p">,</span> <span class="mh">0x4</span> <span class="o">-</span> <span class="n">status</span><span class="p">,</span> <span class="mh">0x8</span> <span class="o">-</span> <span class="n">items</span><span class="p">,</span> <span class="mh">0xC</span> <span class="o">-</span> <span class="n">clear</span><span class="p">)</span>
<span class="mh">0x070</span><span class="o">-</span><span class="mh">0x07C</span> <span class="o">--</span> <span class="n">ETH</span> <span class="n">TX</span> <span class="n">MFB</span> <span class="n">speed</span> <span class="n">meter</span> <span class="p">(</span><span class="mh">0x0</span> <span class="o">-</span> <span class="n">tics</span><span class="p">,</span> <span class="mh">0x4</span> <span class="o">-</span> <span class="n">status</span><span class="p">,</span> <span class="mh">0x8</span> <span class="o">-</span> <span class="n">items</span><span class="p">,</span> <span class="mh">0xC</span> <span class="o">-</span> <span class="n">clear</span><span class="p">)</span>
<span class="mh">0x080</span><span class="o">-</span><span class="mh">0x0BF</span> <span class="o">--</span> <span class="n">RX</span> <span class="n">generator</span> <span class="n">address</span> <span class="n">space</span>
<span class="mh">0x0C0</span><span class="o">-</span><span class="mh">0x0FF</span> <span class="o">--</span> <span class="n">TX</span> <span class="n">generator</span> <span class="n">address</span> <span class="n">space</span>
<span class="n">free</span> <span class="n">address</span> <span class="n">space</span> <span class="kn">from</span> <span class="mh">0x100</span><span class="o">-</span><span class="mh">0x17F</span>
<span class="mh">0x180</span><span class="o">-</span><span class="mh">0x1BF</span> <span class="o">--</span> <span class="n">RX</span> <span class="n">Frame</span> <span class="n">Player</span> <span class="n">address</span> <span class="n">space</span>
<span class="mh">0x1C0</span><span class="o">-</span><span class="mh">0x1FF</span> <span class="o">--</span> <span class="n">TX</span> <span class="n">Frame</span> <span class="n">Player</span> <span class="n">address</span> <span class="n">space</span>

<span class="n">Notes</span><span class="p">:</span>
<span class="o">-</span> <span class="n">Only</span> <span class="n">the</span> <span class="n">lowest</span> <span class="mi">8</span> <span class="n">bits</span> <span class="n">of</span> <span class="n">address</span> <span class="n">considered</span><span class="o">.</span>
<span class="o">-</span> <span class="n">Generator</span> <span class="n">address</span> <span class="n">offsets</span> <span class="o">-&gt;</span> <span class="n">see</span> <span class="n">entity</span> <span class="n">of</span> <span class="n">subcomponent</span> <span class="n">MFB_GENERATOR_MI32</span>
</pre></div>
</div>
<div class="admonition warning">
<p class="admonition-title">Warning</p>
<p>Only switch mux selection registers when there is no data on the input!</p>
</div>
<span class="sig-name descname">Generics</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Generic</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even" id="vhdl-gengeneric-gen_loop_switch-regions"><td><p>REGIONS</p></td>
<td><p>natural</p></td>
<td><p>2</p></td>
<td><p>number of regions in a data word</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-gen_loop_switch-region_size"><td><p>REGION_SIZE</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td><p>number of blocks in a region</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-gen_loop_switch-block_size"><td><p>BLOCK_SIZE</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td><p>number of items in a block</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-gen_loop_switch-item_width"><td><p>ITEM_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td><p>number of bits in an item</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-gen_loop_switch-pkt_mtu"><td><p>PKT_MTU</p></td>
<td><p>natural</p></td>
<td><p>16383</p></td>
<td><p>maximum supported packet MTU in bytes</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-gen_loop_switch-rx_dma_channels"><td><p>RX_DMA_CHANNELS</p></td>
<td><p>natural</p></td>
<td><p>32</p></td>
<td><p>number of supported DMA channels on RX</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-gen_loop_switch-npp_hdr_size"><td><p>NPP_HDR_SIZE</p></td>
<td><p>natural</p></td>
<td><p>4</p></td>
<td><p>size of NPP Header (in bytes)
must not be greater than BLOCK_SIZE*ITEM_WIDTH/8</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-gen_loop_switch-tx_dma_channels"><td><p>TX_DMA_CHANNELS</p></td>
<td><p>natural</p></td>
<td><p>32</p></td>
<td><p>number of supported DMA channels on TX</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-gen_loop_switch-hdr_meta_width"><td><p>HDR_META_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>12</p></td>
<td><p>Width of User Header Metadata information</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-gen_loop_switch-player_fifo_depth"><td><p>PLAYER_FIFO_DEPTH</p></td>
<td><p>natural</p></td>
<td><p>512</p></td>
<td><p>Depth of FIFO memory in MFB FRAME PLAYERs</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-gen_loop_switch-rx_hdr_ins_en"><td><p>RX_HDR_INS_EN</p></td>
<td><p>boolean</p></td>
<td><p>false</p></td>
<td><p>enable inserting generated NPP Header
at the start of each MFB frame in RX generator</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-gen_loop_switch-same_clk"><td><p>SAME_CLK</p></td>
<td><p>boolean</p></td>
<td><p>false</p></td>
<td><p>MI_CLK and CLK are the same
set this to True to remove MI asynch conversion</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-gen_loop_switch-mi_pipe_en"><td><p>MI_PIPE_EN</p></td>
<td><p>boolean</p></td>
<td><p>true</p></td>
<td><p>MI PIPE enable</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-gen_loop_switch-fake_switch"><td><p>FAKE_SWITCH</p></td>
<td><p>boolean</p></td>
<td><p>false</p></td>
<td><p>Setting this to True will disable the component and create direct
connection from DMA interfaces to ETH interfaces</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-gen_loop_switch-device"><td><p>DEVICE</p></td>
<td><p>string</p></td>
<td><p>“STRATIX10”</p></td>
<td><p>FPGA device string</p></td>
</tr>
</tbody>
</table>
<span class="sig-name descname">Ports</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Port</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Mode</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even" id="vhdl-portsignal-gen_loop_switch-mi_clk"><td><p>MI_CLK</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-gen_loop_switch-mi_reset"><td><p>MI_RESET</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-gen_loop_switch-mi_dwr"><td><p>MI_DWR</p></td>
<td><p>std_logic_vector(32-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-gen_loop_switch-mi_addr"><td><p>MI_ADDR</p></td>
<td><p>std_logic_vector(32-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-gen_loop_switch-mi_be"><td><p>MI_BE</p></td>
<td><p>std_logic_vector(32/8-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Not supported!</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-gen_loop_switch-mi_rd"><td><p>MI_RD</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-gen_loop_switch-mi_wr"><td><p>MI_WR</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-gen_loop_switch-mi_ardy"><td><p>MI_ARDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-gen_loop_switch-mi_drd"><td><p>MI_DRD</p></td>
<td><p>std_logic_vector(32-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-gen_loop_switch-mi_drdy"><td><p>MI_DRDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-gen_loop_switch-clk"><td><p>CLK</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>Internal clock and reset for all interfaces besides MI32</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-gen_loop_switch-reset"><td><p>RESET</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-gen_loop_switch-eth_rx_mvb_len"><td><p>ETH_RX_MVB_LEN</p></td>
<td><p>std_logic_vector(REGIONS*log2(PKT_MTU+1)-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>MVB interface with DMA instructions</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-gen_loop_switch-eth_rx_mvb_channel"><td><p>ETH_RX_MVB_CHANNEL</p></td>
<td><p>std_logic_vector(REGIONS*log2(RX_DMA_CHANNELS)-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-gen_loop_switch-eth_rx_mvb_hdr_meta"><td><p>ETH_RX_MVB_HDR_META</p></td>
<td><p>std_logic_vector(REGIONS*HDR_META_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-gen_loop_switch-eth_rx_mvb_discard"><td><p>ETH_RX_MVB_DISCARD</p></td>
<td><p>std_logic_vector(REGIONS*1-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-gen_loop_switch-eth_rx_mvb_vld"><td><p>ETH_RX_MVB_VLD</p></td>
<td><p>std_logic_vector(REGIONS-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-gen_loop_switch-eth_rx_mvb_src_rdy"><td><p>ETH_RX_MVB_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-gen_loop_switch-eth_rx_mvb_dst_rdy"><td><p>ETH_RX_MVB_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-gen_loop_switch-eth_rx_mfb_data"><td><p>ETH_RX_MFB_DATA</p></td>
<td><p>std_logic_vector(REGIONS*REGION_SIZE*BLOCK_SIZE*ITEM_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>MFB interface with data packets</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-gen_loop_switch-eth_rx_mfb_sof"><td><p>ETH_RX_MFB_SOF</p></td>
<td><p>std_logic_vector(REGIONS-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-gen_loop_switch-eth_rx_mfb_eof"><td><p>ETH_RX_MFB_EOF</p></td>
<td><p>std_logic_vector(REGIONS-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-gen_loop_switch-eth_rx_mfb_sof_pos"><td><p>ETH_RX_MFB_SOF_POS</p></td>
<td><p>std_logic_vector(REGIONS*max(1,log2(REGION_SIZE))-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-gen_loop_switch-eth_rx_mfb_eof_pos"><td><p>ETH_RX_MFB_EOF_POS</p></td>
<td><p>std_logic_vector(REGIONS*max(1,log2(REGION_SIZE*BLOCK_SIZE))-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-gen_loop_switch-eth_rx_mfb_src_rdy"><td><p>ETH_RX_MFB_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-gen_loop_switch-eth_rx_mfb_dst_rdy"><td><p>ETH_RX_MFB_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-gen_loop_switch-eth_tx_mvb_len"><td><p>ETH_TX_MVB_LEN</p></td>
<td><p>std_logic_vector(REGIONS*log2(PKT_MTU+1)-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>MVB interface with DMA instructions</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-gen_loop_switch-eth_tx_mvb_channel"><td><p>ETH_TX_MVB_CHANNEL</p></td>
<td><p>std_logic_vector(REGIONS*log2(TX_DMA_CHANNELS)-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-gen_loop_switch-eth_tx_mvb_hdr_meta"><td><p>ETH_TX_MVB_HDR_META</p></td>
<td><p>std_logic_vector(REGIONS*HDR_META_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-gen_loop_switch-eth_tx_mvb_vld"><td><p>ETH_TX_MVB_VLD</p></td>
<td><p>std_logic_vector(REGIONS-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-gen_loop_switch-eth_tx_mvb_src_rdy"><td><p>ETH_TX_MVB_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-gen_loop_switch-eth_tx_mvb_dst_rdy"><td><p>ETH_TX_MVB_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-gen_loop_switch-eth_tx_mfb_data"><td><p>ETH_TX_MFB_DATA</p></td>
<td><p>std_logic_vector(REGIONS*REGION_SIZE*BLOCK_SIZE*ITEM_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>MFB interface with data packets</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-gen_loop_switch-eth_tx_mfb_sof"><td><p>ETH_TX_MFB_SOF</p></td>
<td><p>std_logic_vector(REGIONS-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-gen_loop_switch-eth_tx_mfb_eof"><td><p>ETH_TX_MFB_EOF</p></td>
<td><p>std_logic_vector(REGIONS-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-gen_loop_switch-eth_tx_mfb_sof_pos"><td><p>ETH_TX_MFB_SOF_POS</p></td>
<td><p>std_logic_vector(REGIONS*max(1,log2(REGION_SIZE))-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-gen_loop_switch-eth_tx_mfb_eof_pos"><td><p>ETH_TX_MFB_EOF_POS</p></td>
<td><p>std_logic_vector(REGIONS*max(1,log2(REGION_SIZE*BLOCK_SIZE))-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-gen_loop_switch-eth_tx_mfb_src_rdy"><td><p>ETH_TX_MFB_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-gen_loop_switch-eth_tx_mfb_dst_rdy"><td><p>ETH_TX_MFB_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-gen_loop_switch-dma_rx_mvb_len"><td><p>DMA_RX_MVB_LEN</p></td>
<td><p>std_logic_vector(REGIONS*log2(PKT_MTU+1)-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>MVB interface with DMA instructions</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-gen_loop_switch-dma_rx_mvb_channel"><td><p>DMA_RX_MVB_CHANNEL</p></td>
<td><p>std_logic_vector(REGIONS*log2(RX_DMA_CHANNELS)-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-gen_loop_switch-dma_rx_mvb_hdr_meta"><td><p>DMA_RX_MVB_HDR_META</p></td>
<td><p>std_logic_vector(REGIONS*HDR_META_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-gen_loop_switch-dma_rx_mvb_discard"><td><p>DMA_RX_MVB_DISCARD</p></td>
<td><p>std_logic_vector(REGIONS*1-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-gen_loop_switch-dma_rx_mvb_vld"><td><p>DMA_RX_MVB_VLD</p></td>
<td><p>std_logic_vector(REGIONS-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-gen_loop_switch-dma_rx_mvb_src_rdy"><td><p>DMA_RX_MVB_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-gen_loop_switch-dma_rx_mvb_dst_rdy"><td><p>DMA_RX_MVB_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-gen_loop_switch-dma_rx_mfb_data"><td><p>DMA_RX_MFB_DATA</p></td>
<td><p>std_logic_vector(REGIONS*REGION_SIZE*BLOCK_SIZE*ITEM_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>MFB interface with data packets</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-gen_loop_switch-dma_rx_mfb_sof"><td><p>DMA_RX_MFB_SOF</p></td>
<td><p>std_logic_vector(REGIONS-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-gen_loop_switch-dma_rx_mfb_eof"><td><p>DMA_RX_MFB_EOF</p></td>
<td><p>std_logic_vector(REGIONS-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-gen_loop_switch-dma_rx_mfb_sof_pos"><td><p>DMA_RX_MFB_SOF_POS</p></td>
<td><p>std_logic_vector(REGIONS*max(1,log2(REGION_SIZE))-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-gen_loop_switch-dma_rx_mfb_eof_pos"><td><p>DMA_RX_MFB_EOF_POS</p></td>
<td><p>std_logic_vector(REGIONS*max(1,log2(REGION_SIZE*BLOCK_SIZE))-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-gen_loop_switch-dma_rx_mfb_src_rdy"><td><p>DMA_RX_MFB_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-gen_loop_switch-dma_rx_mfb_dst_rdy"><td><p>DMA_RX_MFB_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-gen_loop_switch-dma_tx_mvb_len"><td><p>DMA_TX_MVB_LEN</p></td>
<td><p>std_logic_vector(REGIONS*log2(PKT_MTU+1)-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>MVB interface with DMA instructions</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-gen_loop_switch-dma_tx_mvb_channel"><td><p>DMA_TX_MVB_CHANNEL</p></td>
<td><p>std_logic_vector(REGIONS*log2(TX_DMA_CHANNELS)-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-gen_loop_switch-dma_tx_mvb_hdr_meta"><td><p>DMA_TX_MVB_HDR_META</p></td>
<td><p>std_logic_vector(REGIONS*HDR_META_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-gen_loop_switch-dma_tx_mvb_vld"><td><p>DMA_TX_MVB_VLD</p></td>
<td><p>std_logic_vector(REGIONS-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-gen_loop_switch-dma_tx_mvb_src_rdy"><td><p>DMA_TX_MVB_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-gen_loop_switch-dma_tx_mvb_dst_rdy"><td><p>DMA_TX_MVB_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-gen_loop_switch-dma_tx_mfb_data"><td><p>DMA_TX_MFB_DATA</p></td>
<td><p>std_logic_vector(REGIONS*REGION_SIZE*BLOCK_SIZE*ITEM_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>MFB interface with data packets</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-gen_loop_switch-dma_tx_mfb_sof"><td><p>DMA_TX_MFB_SOF</p></td>
<td><p>std_logic_vector(REGIONS-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-gen_loop_switch-dma_tx_mfb_eof"><td><p>DMA_TX_MFB_EOF</p></td>
<td><p>std_logic_vector(REGIONS-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-gen_loop_switch-dma_tx_mfb_sof_pos"><td><p>DMA_TX_MFB_SOF_POS</p></td>
<td><p>std_logic_vector(REGIONS*max(1,log2(REGION_SIZE))-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-gen_loop_switch-dma_tx_mfb_eof_pos"><td><p>DMA_TX_MFB_EOF_POS</p></td>
<td><p>std_logic_vector(REGIONS*max(1,log2(REGION_SIZE*BLOCK_SIZE))-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-gen_loop_switch-dma_tx_mfb_src_rdy"><td><p>DMA_TX_MFB_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-gen_loop_switch-dma_tx_mfb_dst_rdy"><td><p>DMA_TX_MFB_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
</tbody>
</table>
</dd></dl>

</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../../storage/crossbarx_output_buffer/readme.html" class="btn btn-neutral float-left" title="Crossbarx Output Buffer" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../generator/readme.html" class="btn btn-neutral float-right" title="MFB Generator" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2024, CESNET z.s.p.o..</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>