
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version Q-2019.12-SP3 for linux64 - Apr 21, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# ECE552 Extra Credit
read_file -format sverilog {mul_inner.sv}
Loading db file '/cae/apps/data/tsmclibs-2013/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwp_120a/tcbn45gsbwptc.db'
Loading db file '/cae/apps/data/tsmclibs-2013/digital/Front_End/timing_power_noise/NLDM/tpfn45gsgv18_120a/tpfn45gsgv18tc.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'tcbn45gsbwptc'
  Loading link library 'tpfn45gsgv18tc'
  Loading link library 'gtech'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/45nm_rvt/16bit/unarytemporal/mul_inner.sv
Opening include file sobol16.sv

Statistics for case statements in always block at line 78 in file
	'sobol16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            79            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine sobol16 line 17 in file
		'sobol16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sobol16 line 46 in file
		'sobol16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sobolSeq_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mul_inner line 24 in file
		'/filespace/d/dwu94/Project/uSystolic-Sim/synthesis/45nm_rvt/16bit/unarytemporal/mul_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_randW_reg     | Flip-flop |  15   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Loaded 2 designs.
Current design is 'sobol16'.
sobol16 mul_inner
set current_design mul_inner
mul_inner
link

  Linking design 'mul_inner'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  mul_inner                   /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/45nm_rvt/16bit/unarytemporal/mul_inner.db
  tcbn45gsbwptc (library)     /cae/apps/data/tsmclibs-2013/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwp_120a/tcbn45gsbwptc.db
  tpfn45gsgv18tc (library)    /cae/apps/data/tsmclibs-2013/digital/Front_End/timing_power_noise/NLDM/tpfn45gsgv18_120a/tpfn45gsgv18tc.db
  sobol16                     /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/45nm_rvt/16bit/unarytemporal/sobol16.db

1
###########################################
# Define clock and set don't mess with it #
###########################################
# clk with frequency of 400 MHz
create_clock -name "clk" -period 2.5 -waveform { 0 1.25 } { clk }
1
set_dont_touch_network [find port clk]
1
# pointer to all inputs except clk
set prim_inputs [remove_from_collection [all_inputs] [find port clk]]
{rst_n i_bit_i i_data_w[14] i_data_w[13] i_data_w[12] i_data_w[11] i_data_w[10] i_data_w[9] i_data_w[8] i_data_w[7] i_data_w[6] i_data_w[5] i_data_w[4] i_data_w[3] i_data_w[2] i_data_w[1] i_data_w[0] i_randW[14] i_randW[13] i_randW[12] i_randW[11] i_randW[10] i_randW[9] i_randW[8] i_randW[7] i_randW[6] i_randW[5] i_randW[4] i_randW[3] i_randW[2] i_randW[1] i_randW[0]}
# pointer to all inputs except clk and rst_n
set prim_inputs_no_rst [remove_from_collection $prim_inputs [find port rst_n]]
{i_bit_i i_data_w[14] i_data_w[13] i_data_w[12] i_data_w[11] i_data_w[10] i_data_w[9] i_data_w[8] i_data_w[7] i_data_w[6] i_data_w[5] i_data_w[4] i_data_w[3] i_data_w[2] i_data_w[1] i_data_w[0] i_randW[14] i_randW[13] i_randW[12] i_randW[11] i_randW[10] i_randW[9] i_randW[8] i_randW[7] i_randW[6] i_randW[5] i_randW[4] i_randW[3] i_randW[2] i_randW[1] i_randW[0]}
# Set clk uncertainty (skew)
set_clock_uncertainty 0.15 clk
1
#########################################
# Set input delay & drive on all inputs #
#########################################
set_input_delay -clock clk 0.25 [copy_collection $prim_inputs]
1
#set_driving_cell -lib_cell ND2D2BWP -library tcbn40lpbwptc $prim_inputs_no_rst
# rst_n goes to many places so don't touch
set_dont_touch_network [find port rst_n]
1
##########################################
# Set output delay & load on all outputs #
##########################################
set_output_delay -clock clk 0.5 [all_outputs]
1
set_load 0.1 [all_outputs]
1
#############################################################
# Wire load model allows it to estimate internal parasitics #
#############################################################
# set_wire_load_model -name TSMC32K_Lowk_Conservative -library tcbn40lpbwptc
######################################################
# Max transition time is important for Hot-E reasons #
######################################################
set_max_transition 0.1 [current_design]
1
########################################
# Now actually synthesize for 1st time #
########################################
compile -map_effort medium
Warning: Setting attribute 'fix_multiple_port_nets' on design 'mul_inner'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: IO pad 'PVSS3DGZ' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVSS2DGZ' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVSS2ANA' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVSS1DGZ' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVSS1ANA' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD2POC' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD2DGZ' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD2ANA' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD1DGZ' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD1ANA' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PCLAMP2ANA' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PCLAMP1ANA' is unusable: unknown logic function.  (OPT-1022)
Warning: Operating condition NCCOM set on design mul_inner has different process,
voltage and temperatures parameters than the parameters at which target library 
tpfn45gsgv18tc is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mul_inner'
Warning: The trip points for the library named tpfn45gsgv18tc differ from those in the library named tcbn45gsbwptc. (TIM-164)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mul_inner_DW01_cmp2_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05     102.8      0.00       0.0       1.0                          
    0:00:05     102.8      0.00       0.0       1.0                          
    0:00:05     102.8      0.00       0.0       1.0                          
    0:00:05     102.8      0.00       0.0       1.0                          
    0:00:05     102.8      0.00       0.0       1.0                          
    0:00:05     100.4      0.00       0.0       1.0                          
    0:00:05     100.4      0.00       0.0       1.0                          
    0:00:05     100.4      0.00       0.0       1.0                          
    0:00:05     100.4      0.00       0.0       1.0                          
    0:00:05     100.4      0.00       0.0       1.0                          
    0:00:05     113.1      0.00       0.0       0.1                          
    0:00:05     115.7      0.00       0.0       0.0                          
    0:00:05     115.7      0.00       0.0       0.0                          
    0:00:05     115.7      0.00       0.0       0.0                          
    0:00:05     115.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05     115.7      0.00       0.0       0.0                          
    0:00:05     115.7      0.00       0.0       0.0                          
    0:00:05     113.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05     113.6      0.00       0.0       0.0                          
    0:00:05     113.6      0.00       0.0       0.0                          
    0:00:05     113.6      0.00       0.0       0.0                          
    0:00:05     113.6      0.00       0.0       0.0                          
    0:00:05     113.6      0.00       0.0       0.0                          
    0:00:05     113.6      0.00       0.0       0.0                          
    0:00:05     113.6      0.00       0.0       0.0                          
    0:00:05     113.6      0.00       0.0       0.0                          
    0:00:05     113.6      0.00       0.0       0.0                          
    0:00:05     113.6      0.00       0.0       0.0                          
    0:00:05     113.6      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Sat Mar  6 22:01:08 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      1
    Unconnected ports (LINT-28)                                     1
--------------------------------------------------------------------------------

Warning: In design 'mul_inner', port 'rst_n' is not connected to any nets. (LINT-28)
1
# Unflatten design now that its compiled
ungroup -all -flatten
Warning: Design has no hierarchy.  No cells can be ungrouped. (UID-228)
0
# force hold time to be met for all flops
set_fix_hold clk
1
# Compile again with higher effort
compile -map_effort high
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition NCCOM set on design mul_inner has different process,
voltage and temperatures parameters than the parameters at which target library 
tpfn45gsgv18tc is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mul_inner'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:08     141.1      0.00       0.0       0.9                                0.00  
    0:00:08     141.1      0.00       0.0       0.9                                0.00  
    0:00:08     141.1      0.00       0.0       0.9                                0.00  
    0:00:08     141.1      0.00       0.0       0.9                                0.00  
    0:00:08     141.1      0.00       0.0       0.9                                0.00  
    0:00:08     114.8      0.00       0.0       0.9                                0.00  
    0:00:08     114.8      0.00       0.0       0.9                                0.00  
    0:00:08     114.8      0.00       0.0       0.9                                0.00  
    0:00:08     114.8      0.00       0.0       0.9                                0.00  
    0:00:08     114.8      0.00       0.0       0.9                                0.00  
    0:00:08     119.1      0.00       0.0       0.1                                0.00  
    0:00:08     119.2      0.00       0.0       0.0                                0.00  
    0:00:08     119.6      0.00       0.0       0.0                                0.00  
    0:00:08     119.6      0.00       0.0       0.0                                0.00  
    0:00:08     119.6      0.00       0.0       0.0                                0.00  
    0:00:08     119.6      0.00       0.0       0.0                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:08     119.6      0.00       0.0       0.0                                0.00  
    0:00:08     119.6      0.00       0.0       0.0                                0.00  
    0:00:08     108.1      0.00       0.0       1.7                                0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:08     108.1      0.00       0.0       1.7                                0.00  
    0:00:08     114.5      0.00       0.0       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:08     114.5      0.00       0.0       0.0                                0.00  
    0:00:08     114.5      0.00       0.0       0.0                                0.00  
    0:00:08     113.4      0.00       0.0       0.0                                0.00  
    0:00:08     112.9      0.00       0.0       0.0                                0.00  
    0:00:08     112.9      0.00       0.0       0.0                                0.00  
    0:00:08     112.9      0.00       0.0       0.0                                0.00  
    0:00:08     112.9      0.00       0.0       0.0                                0.00  
    0:00:08     112.9      0.00       0.0       0.0                                0.00  
    0:00:08     112.9      0.00       0.0       0.0                                0.00  
    0:00:08     112.9      0.00       0.0       0.0                                0.00  
    0:00:08     112.9      0.00       0.0       0.0                                0.00  
    0:00:08     112.9      0.00       0.0       0.0                                0.00  
    0:00:08     112.9      0.00       0.0       0.0                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Sat Mar  6 22:01:11 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      1
    Unconnected ports (LINT-28)                                     1
--------------------------------------------------------------------------------

Warning: In design 'mul_inner', port 'rst_n' is not connected to any nets. (LINT-28)
1
#############################################
# Take a look at area, max, and min timings #
#############################################
report_area > mul_inner_area.txt
report_power > mul_inner_power.txt
report_timing -delay min > mul_inner_min_delay.txt
report_timing -delay max > mul_inner_max_delay.txt
#### write out final netlist ######
write -format verilog mul_inner -output mul_inner.vg
Writing verilog file '/filespace/d/dwu94/Project/uSystolic-Sim/synthesis/45nm_rvt/16bit/unarytemporal/mul_inner.vg'.
1
exit
Memory usage for this session 403 Mbytes.
Memory usage for this session including child processes 403 Mbytes.
CPU usage for this session 10 seconds ( 0.00 hours ).
Elapsed time for this session 12 seconds ( 0.00 hours ).

Thank you...
