<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › plat-versatile › fpga-irq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>fpga-irq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Support for Versatile FPGA-based IRQ controllers</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/irqdomain.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>

<span class="cp">#include &lt;asm/exception.h&gt;</span>
<span class="cp">#include &lt;asm/mach/irq.h&gt;</span>
<span class="cp">#include &lt;plat/fpga-irq.h&gt;</span>

<span class="cp">#define IRQ_STATUS		0x00</span>
<span class="cp">#define IRQ_RAW_STATUS		0x04</span>
<span class="cp">#define IRQ_ENABLE_SET		0x08</span>
<span class="cp">#define IRQ_ENABLE_CLEAR	0x0c</span>

<span class="cm">/**</span>
<span class="cm"> * struct fpga_irq_data - irq data container for the FPGA IRQ controller</span>
<span class="cm"> * @base: memory offset in virtual memory</span>
<span class="cm"> * @irq_start: first IRQ number handled by this instance</span>
<span class="cm"> * @chip: chip container for this instance</span>
<span class="cm"> * @domain: IRQ domain for this instance</span>
<span class="cm"> * @valid: mask for valid IRQs on this controller</span>
<span class="cm"> * @used_irqs: number of active IRQs on this controller</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fpga_irq_data</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq_start</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">chip</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">valid</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">domain</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">used_irqs</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* we cannot allocate memory when the controllers are initially registered */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">fpga_irq_data</span> <span class="n">fpga_irq_devices</span><span class="p">[</span><span class="n">CONFIG_PLAT_VERSATILE_FPGA_IRQ_NR</span><span class="p">];</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">fpga_irq_id</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">fpga_irq_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpga_irq_data</span> <span class="o">*</span><span class="n">f</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IRQ_ENABLE_CLEAR</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">fpga_irq_unmask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpga_irq_data</span> <span class="o">*</span><span class="n">f</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IRQ_ENABLE_SET</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">fpga_irq_handle</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpga_irq_data</span> <span class="o">*</span><span class="n">f</span> <span class="o">=</span> <span class="n">irq_desc_get_handler_data</span><span class="p">(</span><span class="n">desc</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">status</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IRQ_STATUS</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">do_bad_IRQ</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">desc</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="n">irq</span> <span class="o">=</span> <span class="n">ffs</span><span class="p">(</span><span class="n">status</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">status</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">);</span>
		<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">irq_find_mapping</span><span class="p">(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">domain</span><span class="p">,</span> <span class="n">irq</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">status</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Handle each interrupt in a single FPGA IRQ controller.  Returns non-zero</span>
<span class="cm"> * if we&#39;ve handled at least one interrupt.  This does a single read of the</span>
<span class="cm"> * status register and handles all interrupts in order from LSB first.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">handle_one_fpga</span><span class="p">(</span><span class="k">struct</span> <span class="n">fpga_irq_data</span> <span class="o">*</span><span class="n">f</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">handled</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">((</span><span class="n">status</span>  <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IRQ_STATUS</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">irq</span> <span class="o">=</span> <span class="n">ffs</span><span class="p">(</span><span class="n">status</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">handle_IRQ</span><span class="p">(</span><span class="n">irq_find_mapping</span><span class="p">(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">domain</span><span class="p">,</span> <span class="n">irq</span><span class="p">),</span> <span class="n">regs</span><span class="p">);</span>
		<span class="n">handled</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">handled</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Keep iterating over all registered FPGA IRQ controllers until there are</span>
<span class="cm"> * no pending interrupts.</span>
<span class="cm"> */</span>
<span class="n">asmlinkage</span> <span class="kt">void</span> <span class="n">__exception_irq_entry</span> <span class="nf">fpga_handle_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">handled</span><span class="p">;</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">handled</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">fpga_irq_id</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span>
			<span class="n">handled</span> <span class="o">|=</span> <span class="n">handle_one_fpga</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fpga_irq_devices</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">regs</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">handled</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">fpga_irqdomain_map</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span>
		<span class="n">irq_hw_number_t</span> <span class="n">hwirq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpga_irq_data</span> <span class="o">*</span><span class="n">f</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">host_data</span><span class="p">;</span>

	<span class="cm">/* Skip invalid IRQs, only register handlers for the real ones */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">valid</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">hwirq</span><span class="p">)))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOTSUPP</span><span class="p">;</span>
	<span class="n">irq_set_chip_data</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">f</span><span class="p">);</span>
	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">,</span>
				<span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">set_irq_flags</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">IRQF_VALID</span> <span class="o">|</span> <span class="n">IRQF_PROBE</span><span class="p">);</span>
	<span class="n">f</span><span class="o">-&gt;</span><span class="n">used_irqs</span><span class="o">++</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_domain_ops</span> <span class="n">fpga_irqdomain_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">map</span> <span class="o">=</span> <span class="n">fpga_irqdomain_map</span><span class="p">,</span>
	<span class="p">.</span><span class="n">xlate</span> <span class="o">=</span> <span class="n">irq_domain_xlate_onetwocell</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">fpga_irq_init</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">,</span> <span class="kt">int</span> <span class="n">irq_start</span><span class="p">,</span>
			  <span class="kt">int</span> <span class="n">parent_irq</span><span class="p">,</span> <span class="n">u32</span> <span class="n">valid</span><span class="p">,</span> <span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpga_irq_data</span> <span class="o">*</span><span class="n">f</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">fpga_irq_id</span> <span class="o">&gt;=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">fpga_irq_devices</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;%s: too few FPGA IRQ controllers, increase CONFIG_PLAT_VERSATILE_FPGA_IRQ_NR</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">f</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">fpga_irq_devices</span><span class="p">[</span><span class="n">fpga_irq_id</span><span class="p">];</span>
	<span class="n">f</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>
	<span class="n">f</span><span class="o">-&gt;</span><span class="n">irq_start</span> <span class="o">=</span> <span class="n">irq_start</span><span class="p">;</span>
	<span class="n">f</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">name</span><span class="p">;</span>
	<span class="n">f</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">irq_ack</span> <span class="o">=</span> <span class="n">fpga_irq_mask</span><span class="p">;</span>
	<span class="n">f</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">fpga_irq_mask</span><span class="p">;</span>
	<span class="n">f</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">fpga_irq_unmask</span><span class="p">;</span>
	<span class="n">f</span><span class="o">-&gt;</span><span class="n">valid</span> <span class="o">=</span> <span class="n">valid</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">parent_irq</span> <span class="o">!=</span> <span class="o">-</span><span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">irq_set_handler_data</span><span class="p">(</span><span class="n">parent_irq</span><span class="p">,</span> <span class="n">f</span><span class="p">);</span>
		<span class="n">irq_set_chained_handler</span><span class="p">(</span><span class="n">parent_irq</span><span class="p">,</span> <span class="n">fpga_irq_handle</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">f</span><span class="o">-&gt;</span><span class="n">domain</span> <span class="o">=</span> <span class="n">irq_domain_add_legacy</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="n">fls</span><span class="p">(</span><span class="n">valid</span><span class="p">),</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">irq_start</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
					  <span class="o">&amp;</span><span class="n">fpga_irqdomain_ops</span><span class="p">,</span> <span class="n">f</span><span class="p">);</span>
	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;FPGA IRQ chip %d </span><span class="se">\&quot;</span><span class="s">%s</span><span class="se">\&quot;</span><span class="s"> @ %p, %u irqs</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">fpga_irq_id</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="n">base</span><span class="p">,</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">used_irqs</span><span class="p">);</span>

	<span class="n">fpga_irq_id</span><span class="o">++</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
