
*** Running vivado
    with args -log io_demo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source io_demo.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source io_demo.tcl -notrace
Command: synth_design -top io_demo -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2224 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 308.574 ; gain = 77.770
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'io_demo' [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/new/io_demo.sv:5]
INFO: [Synth 8-638] synthesizing module 'keyboard' [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/new/keyboard.sv:17]
INFO: [Synth 8-256] done synthesizing module 'keyboard' (1#1) [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/new/keyboard.sv:17]
INFO: [Synth 8-638] synthesizing module 'montek_sound_Nexys4' [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/new/montek_sound_Nexys4.sv:21]
INFO: [Synth 8-256] done synthesizing module 'montek_sound_Nexys4' (2#1) [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/new/montek_sound_Nexys4.sv:21]
INFO: [Synth 8-638] synthesizing module 'accelerometer' [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/accelerometer.sv:13]
INFO: [Synth 8-638] synthesizing module 'AccelerometerCtl' [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/AccelerometerCtl.vhd:69]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer 
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'ADXL362Ctrl' declared at 'E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/ADXL362Ctrl.vhd:89' bound to instance 'ADXL_Control' of component 'ADXL362Ctrl' [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/AccelerometerCtl.vhd:161]
INFO: [Synth 8-638] synthesizing module 'ADXL362Ctrl' [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/ADXL362Ctrl.vhd:117]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "USER" *) [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/ADXL362Ctrl.vhd:283]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "USER" *) [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/ADXL362Ctrl.vhd:312]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "USER" *) [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/ADXL362Ctrl.vhd:365]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
INFO: [Synth 8-3491] module 'SPI_If' declared at 'E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/SPI_If.vhd:42' bound to instance 'SPI_Interface' of component 'SPI_If' [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/ADXL362Ctrl.vhd:373]
INFO: [Synth 8-638] synthesizing module 'SPI_If' [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/SPI_If.vhd:66]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "USER" *) [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/SPI_If.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'SPI_If' (3#1) [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/SPI_If.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'ADXL362Ctrl' (4#1) [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/ADXL362Ctrl.vhd:117]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter ACC_X_Y_MAX bound to: 10'b0111111111 
	Parameter ACC_X_Y_MIN bound to: 10'b0000000000 
INFO: [Synth 8-3491] module 'AccelArithmetics' declared at 'E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/AccelArithmetics.vhd:49' bound to instance 'Accel_Calculation' of component 'AccelArithmetics' [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/AccelerometerCtl.vhd:188]
INFO: [Synth 8-638] synthesizing module 'AccelArithmetics' [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/AccelArithmetics.vhd:73]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter ACC_X_Y_MAX bound to: 10'b0111111111 
	Parameter ACC_X_Y_MIN bound to: 10'b0000000000 
WARNING: [Synth 8-6014] Unused sequential element Data_Ready_0_reg was removed.  [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/AccelArithmetics.vhd:177]
WARNING: [Synth 8-6014] Unused sequential element Data_Ready_1_reg was removed.  [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/AccelArithmetics.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'AccelArithmetics' (5#1) [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/AccelArithmetics.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'AccelerometerCtl' (6#1) [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/AccelerometerCtl.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'accelerometer' (7#1) [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/accelerometer.sv:13]
WARNING: [Synth 8-3848] Net segments in module/entity io_demo does not have driver. [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/new/io_demo.sv:9]
WARNING: [Synth 8-3848] Net digitselect in module/entity io_demo does not have driver. [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/new/io_demo.sv:10]
INFO: [Synth 8-256] done synthesizing module 'io_demo' (8#1) [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/new/io_demo.sv:5]
WARNING: [Synth 8-3917] design io_demo has port audEn driven by constant 1
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_Z_IN[11]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_Z_IN[10]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_Z_IN[9]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_Z_IN[8]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_Z_IN[7]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_Z_IN[6]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_Z_IN[5]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_Z_IN[4]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_Z_IN[3]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_Z_IN[2]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_Z_IN[1]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_Z_IN[0]
WARNING: [Synth 8-3331] design io_demo has unconnected port segments[7]
WARNING: [Synth 8-3331] design io_demo has unconnected port segments[6]
WARNING: [Synth 8-3331] design io_demo has unconnected port segments[5]
WARNING: [Synth 8-3331] design io_demo has unconnected port segments[4]
WARNING: [Synth 8-3331] design io_demo has unconnected port segments[3]
WARNING: [Synth 8-3331] design io_demo has unconnected port segments[2]
WARNING: [Synth 8-3331] design io_demo has unconnected port segments[1]
WARNING: [Synth 8-3331] design io_demo has unconnected port segments[0]
WARNING: [Synth 8-3331] design io_demo has unconnected port digitselect[7]
WARNING: [Synth 8-3331] design io_demo has unconnected port digitselect[6]
WARNING: [Synth 8-3331] design io_demo has unconnected port digitselect[5]
WARNING: [Synth 8-3331] design io_demo has unconnected port digitselect[4]
WARNING: [Synth 8-3331] design io_demo has unconnected port digitselect[3]
WARNING: [Synth 8-3331] design io_demo has unconnected port digitselect[2]
WARNING: [Synth 8-3331] design io_demo has unconnected port digitselect[1]
WARNING: [Synth 8-3331] design io_demo has unconnected port digitselect[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 348.652 ; gain = 117.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 348.652 ; gain = 117.848
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Vivado/Projects/lab5/lab5.srcs/constrs_1/imports/new/segdisplay.xdc]
Finished Parsing XDC File [E:/Vivado/Projects/lab5/lab5.srcs/constrs_1/imports/new/segdisplay.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Vivado/Projects/lab5/lab5.srcs/constrs_1/imports/new/segdisplay.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/io_demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/io_demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Vivado/Projects/lab5/lab5.srcs/constrs_1/new/clock.xdc]
Finished Parsing XDC File [E:/Vivado/Projects/lab5/lab5.srcs/constrs_1/new/clock.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Vivado/Projects/lab5/lab5.srcs/constrs_1/new/clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/io_demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/io_demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Vivado/Projects/lab5/lab5.srcs/constrs_1/new/keyboard.xdc]
Finished Parsing XDC File [E:/Vivado/Projects/lab5/lab5.srcs/constrs_1/new/keyboard.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Vivado/Projects/lab5/lab5.srcs/constrs_1/new/keyboard.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/io_demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/io_demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Vivado/Projects/lab5/lab5.srcs/constrs_1/new/sound.xdc]
Finished Parsing XDC File [E:/Vivado/Projects/lab5/lab5.srcs/constrs_1/new/sound.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Vivado/Projects/lab5/lab5.srcs/constrs_1/new/sound.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/io_demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/io_demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Vivado/Projects/lab5/lab5.srcs/constrs_1/new/accel.xdc]
Finished Parsing XDC File [E:/Vivado/Projects/lab5/lab5.srcs/constrs_1/new/accel.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Vivado/Projects/lab5/lab5.srcs/constrs_1/new/accel.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/io_demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/io_demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Vivado/Projects/lab5/lab5.srcs/constrs_1/new/led.xdc]
Finished Parsing XDC File [E:/Vivado/Projects/lab5/lab5.srcs/constrs_1/new/led.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Vivado/Projects/lab5/lab5.srcs/constrs_1/new/led.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/io_demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/io_demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 665.891 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 665.891 ; gain = 435.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 665.891 ; gain = 435.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 665.891 ; gain = 435.086
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/new/keyboard.sv:35]
WARNING: [Synth 8-6014] Unused sequential element timeout_reg was removed.  [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/new/keyboard.sv:60]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/new/montek_sound_Nexys4.sv:31]
INFO: [Synth 8-802] inferred FSM for state register 'StC_reg' in module 'SPI_If'
WARNING: [Synth 8-6014] Unused sequential element StC_reg was removed.  [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/SPI_If.vhd:248]
INFO: [Synth 8-5546] ROM "SCLK_2X_TICK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "StN" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element SCLK_2X_DIV_reg was removed.  [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/SPI_If.vhd:159]
INFO: [Synth 8-802] inferred FSM for state register 'StC_Spi_SendRec_reg' in module 'ADXL362Ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'StC_Spi_Trans_reg' in module 'ADXL362Ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'StC_Adxl_Ctrl_reg' in module 'ADXL362Ctrl'
WARNING: [Synth 8-6014] Unused sequential element StC_Spi_SendRec_reg was removed.  [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/ADXL362Ctrl.vhd:396]
WARNING: [Synth 8-6014] Unused sequential element StC_Spi_Trans_reg was removed.  [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/ADXL362Ctrl.vhd:415]
WARNING: [Synth 8-6014] Unused sequential element StC_Adxl_Ctrl_reg was removed.  [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/ADXL362Ctrl.vhd:429]
INFO: [Synth 8-5546] ROM "Cnt_SS_Inactive_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Cnt_Num_Reads_Done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Sample_Rate_Tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Cmd_Reg_Addr_Done" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Spi_SendRec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Spi_SendRec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Spi_SendRec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "StN_Spi_Trans" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "StN_Adxl_Ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Adxl_Ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element ACCEL_X_SUM_reg was removed.  [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/ADXL362Ctrl.vhd:786]
WARNING: [Synth 8-6014] Unused sequential element ACCEL_Y_SUM_reg was removed.  [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/ADXL362Ctrl.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element ACCEL_Z_SUM_reg was removed.  [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/ADXL362Ctrl.vhd:788]
WARNING: [Synth 8-6014] Unused sequential element ACCEL_TMP_SUM_reg was removed.  [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/ADXL362Ctrl.vhd:789]
INFO: [Synth 8-5546] ROM "Cnt_SS_Inactive_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Cnt_Num_Reads_Done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Sample_Rate_Tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Cmd_Reg_Addr_Done" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Spi_SendRec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Spi_SendRec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Spi_SendRec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "StN_Spi_Trans" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "StN_Adxl_Ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Adxl_Ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cmd_Reg_Data[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cmd_Reg_Data[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cmd_Reg[1]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cmd_Reg[2]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cnt_Bytes_Sent" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "RESET_INT" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element StC_reg was removed.  [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/SPI_If.vhd:248]
WARNING: [Synth 8-6014] Unused sequential element StC_reg was removed.  [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/SPI_If.vhd:248]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                               00 |                         10100000
               stprepare |                               01 |                         00001001
                 stshift |                               10 |                         01011011
                  stdone |                               11 |                         00001110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StC_reg' using encoding 'sequential' in module 'SPI_If'
WARNING: [Synth 8-6014] Unused sequential element StC_reg was removed.  [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/SPI_If.vhd:248]
WARNING: [Synth 8-6014] Unused sequential element StC_Spi_SendRec_reg was removed.  [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/ADXL362Ctrl.vhd:396]
WARNING: [Synth 8-6014] Unused sequential element StC_Spi_SendRec_reg was removed.  [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/ADXL362Ctrl.vhd:396]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        stspisendrecidle |                              000 |                          0000000
         stspipreparecmd |                              001 |                          1000001
         stspisendstartw |                              010 |                          0001011
        stspiwaitondonew |                              011 |                          0000111
         stspisendstartr |                              100 |                          0001110
        stspiwaitondoner |                              101 |                          0100100
        stspisendrecdone |                              110 |                          0010101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StC_Spi_SendRec_reg' using encoding 'sequential' in module 'ADXL362Ctrl'
WARNING: [Synth 8-6014] Unused sequential element StC_Spi_SendRec_reg was removed.  [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/ADXL362Ctrl.vhd:396]
WARNING: [Synth 8-6014] Unused sequential element StC_Spi_Trans_reg was removed.  [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/ADXL362Ctrl.vhd:415]
WARNING: [Synth 8-6014] Unused sequential element StC_Spi_Trans_reg was removed.  [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/ADXL362Ctrl.vhd:415]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          stspitransidle |                              000 |                       0000000000
     stspiprepandsendcmd |                              001 |                       1111100001
       stspiwaitondonesr |                              010 |                       0000110011
     stspiwaitforssinact |                              011 |                       0000000010
          stspitransdone |                              100 |                       0000001110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StC_Spi_Trans_reg' using encoding 'sequential' in module 'ADXL362Ctrl'
WARNING: [Synth 8-6014] Unused sequential element StC_Spi_Trans_reg was removed.  [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/ADXL362Ctrl.vhd:415]
WARNING: [Synth 8-6014] Unused sequential element StC_Adxl_Ctrl_reg was removed.  [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/ADXL362Ctrl.vhd:429]
WARNING: [Synth 8-6014] Unused sequential element StC_Adxl_Ctrl_reg was removed.  [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/ADXL362Ctrl.vhd:429]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          stadxlctrlidle |                             0000 |                     100100000000
      stadxlsendresetcmd |                             0001 |                     011001000001
     stadxlwaitresetdone |                             0010 |                     010000000011
    stadxlconf_remaining |                             0011 |                     011001000010
stadxlwaitsampleratetick |                             0100 |                     000100000110
       stadxlread_status |                             0101 |                     011001000111
         stadxlread_data |                             0110 |                     011000000101
      stadxlformatandsum |                             0111 |                     000010101101
         stadxlread_done |                             1000 |                     000001011111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StC_Adxl_Ctrl_reg' using encoding 'sequential' in module 'ADXL362Ctrl'
WARNING: [Synth 8-6014] Unused sequential element StC_Adxl_Ctrl_reg was removed.  [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/ADXL362Ctrl.vhd:429]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 665.891 ; gain = 435.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 14    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   5 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   5 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   9 Input     12 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	  12 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 26    
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module io_demo 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   5 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
Module keyboard 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module montek_sound_Nexys4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module SPI_If 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module ADXL362Ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  12 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module AccelArithmetics 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 2     
Module AccelerometerCtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/new/keyboard.sv:35]
WARNING: [Synth 8-6014] Unused sequential element timeout_reg was removed.  [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/new/keyboard.sv:60]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/new/montek_sound_Nexys4.sv:31]
INFO: [Synth 8-4471] merging register 'accel/ADXL_Control/Cmd_Reg_Data_Addr_reg[1:0]' into 'accel/ADXL_Control/Cmd_Reg_Data_Addr_reg[1:0]' [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/ADXL362Ctrl.vhd:451]
WARNING: [Synth 8-6014] Unused sequential element accel/ADXL_Control/ACCEL_Z_reg was removed.  [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/ADXL362Ctrl.vhd:807]
WARNING: [Synth 8-6014] Unused sequential element accel/ADXL_Control/ACCEL_Z_SUM_reg was removed.  [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/ADXL362Ctrl.vhd:788]
WARNING: [Synth 8-6014] Unused sequential element accel/ADXL_Control/Cmd_Reg_Data_Addr_reg was removed.  [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/ADXL362Ctrl.vhd:451]
INFO: [Synth 8-5546] ROM "accel/ADXL_Control/SPI_Interface/SCLK_2X_TICK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "accel/ADXL_Control/Sample_Rate_Tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "accel/ADXL_Control/Cnt_SS_Inactive_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "accel/RESET_INT" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element accel/ADXL_Control/SPI_Interface/SCLK_2X_DIV_reg was removed.  [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/SPI_If.vhd:159]
WARNING: [Synth 8-6014] Unused sequential element accel/ADXL_Control/ACCEL_X_SUM_reg was removed.  [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/ADXL362Ctrl.vhd:786]
WARNING: [Synth 8-6014] Unused sequential element accel/ADXL_Control/ACCEL_Y_SUM_reg was removed.  [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/ADXL362Ctrl.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element accel/ADXL_Control/ACCEL_TMP_SUM_reg was removed.  [E:/Vivado/Projects/lab5/lab5.srcs/sources_1/imports/lol/ADXL362Ctrl.vhd:789]
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design io_demo has port audEn driven by constant 1
WARNING: [Synth 8-3331] design io_demo has unconnected port segments[7]
WARNING: [Synth 8-3331] design io_demo has unconnected port segments[6]
WARNING: [Synth 8-3331] design io_demo has unconnected port segments[5]
WARNING: [Synth 8-3331] design io_demo has unconnected port segments[4]
WARNING: [Synth 8-3331] design io_demo has unconnected port segments[3]
WARNING: [Synth 8-3331] design io_demo has unconnected port segments[2]
WARNING: [Synth 8-3331] design io_demo has unconnected port segments[1]
WARNING: [Synth 8-3331] design io_demo has unconnected port segments[0]
WARNING: [Synth 8-3331] design io_demo has unconnected port digitselect[7]
WARNING: [Synth 8-3331] design io_demo has unconnected port digitselect[6]
WARNING: [Synth 8-3331] design io_demo has unconnected port digitselect[5]
WARNING: [Synth 8-3331] design io_demo has unconnected port digitselect[4]
WARNING: [Synth 8-3331] design io_demo has unconnected port digitselect[3]
WARNING: [Synth 8-3331] design io_demo has unconnected port digitselect[2]
WARNING: [Synth 8-3331] design io_demo has unconnected port digitselect[1]
WARNING: [Synth 8-3331] design io_demo has unconnected port digitselect[0]
INFO: [Synth 8-3886] merging instance 'accel/accel/ADXL_Control/Cmd_Reg_reg[0][0]' (FDRE) to 'accel/accel/ADXL_Control/Cmd_Reg_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'accel/accel/ADXL_Control/Cmd_Reg_reg[0][3]' (FDRE) to 'accel/accel/ADXL_Control/Cmd_Reg_reg[0][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accel/accel/ADXL_Control/Cmd_Reg_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accel/accel/ADXL_Control/Cmd_Reg_reg[1][7] )
WARNING: [Synth 8-3332] Sequential element (keyb/temp_char_reg[31]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (keyb/temp_char_reg[30]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (keyb/temp_char_reg[29]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (keyb/temp_char_reg[28]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (keyb/temp_char_reg[27]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (keyb/temp_char_reg[26]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (keyb/temp_char_reg[25]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (keyb/temp_char_reg[24]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/Cmd_Reg_reg[0][5]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/Cmd_Reg_reg[1][7]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/Cmd_Reg_reg[2][7]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/D_Send_reg[7]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_TMP_SUM_reg[0]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_TMP_SUM_reg[1]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_TMP_SUM_reg[2]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_TMP_SUM_reg[3]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_TMP_SUM_reg[4]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_TMP_SUM_reg[5]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_TMP_SUM_reg[6]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_TMP_SUM_reg[7]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_TMP_SUM_reg[8]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_TMP_SUM_reg[9]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_TMP_SUM_reg[10]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_TMP_SUM_reg[11]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_TMP_SUM_reg[12]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_TMP_SUM_reg[13]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_TMP_SUM_reg[14]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_TMP_SUM_reg[15]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_TMP_reg[11]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_TMP_reg[10]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_TMP_reg[9]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_TMP_reg[8]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_TMP_reg[7]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_TMP_reg[6]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_TMP_reg[5]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_TMP_reg[4]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_TMP_reg[3]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_TMP_reg[2]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_TMP_reg[1]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_TMP_reg[0]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/Data_Reg_reg[6][7]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/Data_Reg_reg[6][6]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/Data_Reg_reg[6][5]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/Data_Reg_reg[6][4]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/Data_Reg_reg[6][3]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/Data_Reg_reg[6][2]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/Data_Reg_reg[6][1]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/Data_Reg_reg[6][0]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/Data_Reg_reg[7][7]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/Data_Reg_reg[7][6]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/Data_Reg_reg[7][5]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/Data_Reg_reg[7][4]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/Data_Reg_reg[7][3]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/Data_Reg_reg[7][2]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/Data_Reg_reg[7][1]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/Data_Reg_reg[7][0]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_X_SUM_reg[1]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_X_SUM_reg[2]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_X_SUM_reg[3]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_X_SUM_reg[4]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_X_SUM_reg[5]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_X_SUM_reg[6]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_X_SUM_reg[7]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_X_SUM_reg[8]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_X_SUM_reg[9]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_X_SUM_reg[10]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_X_SUM_reg[11]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_X_SUM_reg[12]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_X_SUM_reg[13]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_X_SUM_reg[14]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_X_SUM_reg[15]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_X_reg[11]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_X_reg[10]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_X_reg[9]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_X_reg[8]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_X_reg[7]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_X_reg[6]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_X_reg[5]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_X_reg[4]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_X_reg[3]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_X_reg[2]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_X_reg[1]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/ADXL_Control/ACCEL_X_reg[0]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[12]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[11]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[10]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[9]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[8]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[7]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[6]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[5]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[4]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[3]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[2]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[1]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[0]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[9]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[8]) is unused and will be removed from module io_demo.
WARNING: [Synth 8-3332] Sequential element (accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[7]) is unused and will be removed from module io_demo.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'keyb/temp_char_reg[14]' (FDE) to 'keyb/temp_char_reg[13]'
INFO: [Synth 8-3886] merging instance 'keyb/temp_char_reg[15]' (FDE) to 'keyb/temp_char_reg[13]'
INFO: [Synth 8-3886] merging instance 'keyb/temp_char_reg[11]' (FDE) to 'keyb/temp_char_reg[8]'
INFO: [Synth 8-3886] merging instance 'keyb/temp_char_reg[8]' (FDE) to 'keyb/temp_char_reg[9]'
INFO: [Synth 8-3886] merging instance 'keyb/temp_char_reg[9]' (FDE) to 'keyb/temp_char_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyb/temp_char_reg[10] )
INFO: [Synth 8-3886] merging instance 'keyb/keyb_char_reg[13]' (FDE) to 'keyb/keyb_char_reg[15]'
INFO: [Synth 8-3886] merging instance 'keyb/keyb_char_reg[14]' (FDE) to 'keyb/keyb_char_reg[15]'
INFO: [Synth 8-3886] merging instance 'keyb/keyb_char_reg[10]' (FDE) to 'keyb/keyb_char_reg[11]'
INFO: [Synth 8-3886] merging instance 'keyb/keyb_char_reg[11]' (FDE) to 'keyb/keyb_char_reg[9]'
INFO: [Synth 8-3886] merging instance 'keyb/keyb_char_reg[9]' (FDE) to 'keyb/keyb_char_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyb/keyb_char_reg[8] )
INFO: [Synth 8-3886] merging instance 'keyb/temp_char_reg[10]' (FDE) to 'keyb/temp_char_reg[16]'
INFO: [Synth 8-3886] merging instance 'keyb/temp_char_reg[16]' (FDE) to 'keyb/temp_char_reg[17]'
INFO: [Synth 8-3886] merging instance 'keyb/temp_char_reg[17]' (FDE) to 'keyb/temp_char_reg[18]'
INFO: [Synth 8-3886] merging instance 'keyb/temp_char_reg[18]' (FDE) to 'keyb/temp_char_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyb/temp_char_reg[19] )
INFO: [Synth 8-3886] merging instance 'keyb/temp_char_reg[22]' (FDE) to 'keyb/temp_char_reg[21]'
INFO: [Synth 8-3886] merging instance 'keyb/temp_char_reg[23]' (FDE) to 'keyb/temp_char_reg[21]'
INFO: [Synth 8-3886] merging instance 'keyb/keyb_char_reg[22]' (FDE) to 'keyb/keyb_char_reg[23]'
INFO: [Synth 8-3886] merging instance 'keyb/keyb_char_reg[23]' (FDE) to 'keyb/keyb_char_reg[21]'
INFO: [Synth 8-3886] merging instance 'keyb/keyb_char_reg[19]' (FDE) to 'keyb/keyb_char_reg[18]'
INFO: [Synth 8-3886] merging instance 'keyb/keyb_char_reg[8]' (FDE) to 'keyb/keyb_char_reg[18]'
INFO: [Synth 8-3886] merging instance 'keyb/keyb_char_reg[16]' (FDE) to 'keyb/keyb_char_reg[18]'
INFO: [Synth 8-3886] merging instance 'keyb/keyb_char_reg[17]' (FDE) to 'keyb/keyb_char_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyb/keyb_char_reg[18] )
INFO: [Synth 8-3886] merging instance 'keyb/keyb_char_reg[24]' (FDE) to 'keyb/keyb_char_reg[27]'
INFO: [Synth 8-3886] merging instance 'keyb/keyb_char_reg[18]' (FDE) to 'keyb/keyb_char_reg[27]'
INFO: [Synth 8-3886] merging instance 'keyb/keyb_char_reg[25]' (FDE) to 'keyb/keyb_char_reg[27]'
INFO: [Synth 8-3886] merging instance 'keyb/keyb_char_reg[26]' (FDE) to 'keyb/keyb_char_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyb/keyb_char_reg[27] )
INFO: [Synth 8-3886] merging instance 'keyb/keyb_char_reg[30]' (FDE) to 'keyb/keyb_char_reg[31]'
INFO: [Synth 8-3886] merging instance 'keyb/keyb_char_reg[31]' (FDE) to 'keyb/keyb_char_reg[29]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 665.891 ; gain = 435.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 665.891 ; gain = 435.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 665.891 ; gain = 435.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 665.891 ; gain = 435.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 665.891 ; gain = 435.086
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 665.891 ; gain = 435.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 665.891 ; gain = 435.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 665.891 ; gain = 435.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 665.891 ; gain = 435.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 665.891 ; gain = 435.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|io_demo     | accel/accel/ADXL_Control/Data_Reg_reg[4][7] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|io_demo     | accel/accel/ADXL_Control/Data_Reg_reg[4][6] | 5      | 6     | NO           | NO                 | YES               | 6      | 0       | 
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    41|
|3     |LUT1   |   107|
|4     |LUT2   |    65|
|5     |LUT3   |    56|
|6     |LUT4   |    84|
|7     |LUT5   |    49|
|8     |LUT6   |    90|
|9     |SRL16E |     8|
|10    |FDRE   |   282|
|11    |FDSE   |     4|
|12    |IBUF   |     4|
|13    |OBUF   |    21|
|14    |OBUFT  |    16|
+------+-------+------+

Report Instance Areas: 
+------+------------------------+--------------------+------+
|      |Instance                |Module              |Cells |
+------+------------------------+--------------------+------+
|1     |top                     |                    |   828|
|2     |  accel                 |accelerometer       |   478|
|3     |    accel               |AccelerometerCtl    |   478|
|4     |      ADXL_Control      |ADXL362Ctrl         |   383|
|5     |        SPI_Interface   |SPI_If              |    78|
|6     |      Accel_Calculation |AccelArithmetics    |    71|
|7     |  keyb                  |keyboard            |   179|
|8     |  sound                 |montek_sound_Nexys4 |   129|
+------+------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 665.891 ; gain = 435.086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 164 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 665.891 ; gain = 117.848
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 665.891 ; gain = 435.086
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

120 Infos, 185 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 665.891 ; gain = 442.848
INFO: [Common 17-1381] The checkpoint 'E:/Vivado/Projects/lab5/lab5.runs/synth_1/io_demo.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 665.891 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Sep 26 17:31:09 2017...
