module wideexpr_00023(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 3'b010;
  assign y1 = -({((4'sb0111)<=(((s7)&(s2))^($signed(4'sb0000))))+(($unsigned((s1)+(u5)))&((ctrl[3]?2'b00:(ctrl[1]?2'b01:1'b1)))),(-({(s7)<<(6'b011100),{1{6'sb000000}},(3'sb110)<<(s1),(3'sb100)-(s5)}))<<<(3'sb111),s4});
  assign y2 = (~((s2)^($signed(+(5'b00100)))))>>(-((s1)-(2'sb01)));
  assign y3 = $unsigned((ctrl[2]?~|((4'sb0000)&((3'sb001)<<<(u4))):{(+(u2))<<(|(6'b101110)),(-(s4))>>(s5),((ctrl[3]?u7:s6))==((1'sb0)^~(2'b11)),(ctrl[7]?(s1)>>>(1'sb0):{1'b1,s7,s7,3'b100})}));
  assign y4 = (6'b000100)^~(s1);
  assign y5 = $signed((ctrl[6]?(s7)>>>(s7):{~|(4'sb0000),-(s6)}));
  assign y6 = (ctrl[6]?+(!($signed($signed($signed((s6)|(((ctrl[5]?2'sb01:s2))>>>(s4))))))):5'sb11011);
  assign y7 = $unsigned((ctrl[5]?((4'sb0101)<<((|((s5)^~(s5)))>>>(5'sb01001)))-((ctrl[3]?(($signed(4'sb1111))+(5'sb00000))<<<(3'sb010):((5'sb00000)>>({4'sb1101,s6,s3,s0}))^($signed((4'sb1011)-(4'sb1000))))):$signed(({$signed((u4)<<(u6)),+((s7)>>(3'sb111)),~^((ctrl[1]?s4:3'sb011)),(ctrl[4]?s6:(s0)<<(u6))})|(^(6'sb000111)))));
endmodule
