// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _WriteMiss_HH_
#define _WriteMiss_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "PLRUCache_mux_83_24_2_1.h"
#include "PLRUCache_mux_83_512_2_1.h"

namespace ap_rtl {

struct WriteMiss : public sc_module {
    // Port declarations 144
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > i_addr_V;
    sc_in< sc_lv<512> > i_wdata_V;
    sc_out< sc_logic > m_axi_dram_V_AWVALID;
    sc_in< sc_logic > m_axi_dram_V_AWREADY;
    sc_out< sc_lv<32> > m_axi_dram_V_AWADDR;
    sc_out< sc_lv<1> > m_axi_dram_V_AWID;
    sc_out< sc_lv<32> > m_axi_dram_V_AWLEN;
    sc_out< sc_lv<3> > m_axi_dram_V_AWSIZE;
    sc_out< sc_lv<2> > m_axi_dram_V_AWBURST;
    sc_out< sc_lv<2> > m_axi_dram_V_AWLOCK;
    sc_out< sc_lv<4> > m_axi_dram_V_AWCACHE;
    sc_out< sc_lv<3> > m_axi_dram_V_AWPROT;
    sc_out< sc_lv<4> > m_axi_dram_V_AWQOS;
    sc_out< sc_lv<4> > m_axi_dram_V_AWREGION;
    sc_out< sc_lv<1> > m_axi_dram_V_AWUSER;
    sc_out< sc_logic > m_axi_dram_V_WVALID;
    sc_in< sc_logic > m_axi_dram_V_WREADY;
    sc_out< sc_lv<512> > m_axi_dram_V_WDATA;
    sc_out< sc_lv<64> > m_axi_dram_V_WSTRB;
    sc_out< sc_logic > m_axi_dram_V_WLAST;
    sc_out< sc_lv<1> > m_axi_dram_V_WID;
    sc_out< sc_lv<1> > m_axi_dram_V_WUSER;
    sc_out< sc_logic > m_axi_dram_V_ARVALID;
    sc_in< sc_logic > m_axi_dram_V_ARREADY;
    sc_out< sc_lv<32> > m_axi_dram_V_ARADDR;
    sc_out< sc_lv<1> > m_axi_dram_V_ARID;
    sc_out< sc_lv<32> > m_axi_dram_V_ARLEN;
    sc_out< sc_lv<3> > m_axi_dram_V_ARSIZE;
    sc_out< sc_lv<2> > m_axi_dram_V_ARBURST;
    sc_out< sc_lv<2> > m_axi_dram_V_ARLOCK;
    sc_out< sc_lv<4> > m_axi_dram_V_ARCACHE;
    sc_out< sc_lv<3> > m_axi_dram_V_ARPROT;
    sc_out< sc_lv<4> > m_axi_dram_V_ARQOS;
    sc_out< sc_lv<4> > m_axi_dram_V_ARREGION;
    sc_out< sc_lv<1> > m_axi_dram_V_ARUSER;
    sc_in< sc_logic > m_axi_dram_V_RVALID;
    sc_out< sc_logic > m_axi_dram_V_RREADY;
    sc_in< sc_lv<512> > m_axi_dram_V_RDATA;
    sc_in< sc_logic > m_axi_dram_V_RLAST;
    sc_in< sc_lv<1> > m_axi_dram_V_RID;
    sc_in< sc_lv<1> > m_axi_dram_V_RUSER;
    sc_in< sc_lv<2> > m_axi_dram_V_RRESP;
    sc_in< sc_logic > m_axi_dram_V_BVALID;
    sc_out< sc_logic > m_axi_dram_V_BREADY;
    sc_in< sc_lv<2> > m_axi_dram_V_BRESP;
    sc_in< sc_lv<1> > m_axi_dram_V_BID;
    sc_in< sc_lv<1> > m_axi_dram_V_BUSER;
    sc_in< sc_lv<26> > dram_V_offset;
    sc_in< sc_lv<8> > valid_V;
    sc_in< sc_lv<24> > tag_0_V_read;
    sc_in< sc_lv<24> > tag_1_V_read;
    sc_in< sc_lv<24> > tag_2_V_read;
    sc_in< sc_lv<24> > tag_3_V_read;
    sc_in< sc_lv<24> > tag_4_V_read;
    sc_in< sc_lv<24> > tag_5_V_read;
    sc_in< sc_lv<24> > tag_6_V_read;
    sc_in< sc_lv<24> > tag_7_V_read;
    sc_out< sc_lv<8> > validArray_V_2_address0;
    sc_out< sc_logic > validArray_V_2_ce0;
    sc_out< sc_logic > validArray_V_2_we0;
    sc_out< sc_lv<8> > validArray_V_2_d0;
    sc_out< sc_lv<8> > tagArray_0_V_address0;
    sc_out< sc_logic > tagArray_0_V_ce0;
    sc_out< sc_logic > tagArray_0_V_we0;
    sc_out< sc_lv<24> > tagArray_0_V_d0;
    sc_out< sc_lv<8> > tagArray_1_V_address0;
    sc_out< sc_logic > tagArray_1_V_ce0;
    sc_out< sc_logic > tagArray_1_V_we0;
    sc_out< sc_lv<24> > tagArray_1_V_d0;
    sc_out< sc_lv<8> > tagArray_2_V_address0;
    sc_out< sc_logic > tagArray_2_V_ce0;
    sc_out< sc_logic > tagArray_2_V_we0;
    sc_out< sc_lv<24> > tagArray_2_V_d0;
    sc_out< sc_lv<8> > tagArray_3_V_address0;
    sc_out< sc_logic > tagArray_3_V_ce0;
    sc_out< sc_logic > tagArray_3_V_we0;
    sc_out< sc_lv<24> > tagArray_3_V_d0;
    sc_out< sc_lv<8> > tagArray_4_V_address0;
    sc_out< sc_logic > tagArray_4_V_ce0;
    sc_out< sc_logic > tagArray_4_V_we0;
    sc_out< sc_lv<24> > tagArray_4_V_d0;
    sc_out< sc_lv<8> > tagArray_5_V_address0;
    sc_out< sc_logic > tagArray_5_V_ce0;
    sc_out< sc_logic > tagArray_5_V_we0;
    sc_out< sc_lv<24> > tagArray_5_V_d0;
    sc_out< sc_lv<8> > tagArray_6_V_address0;
    sc_out< sc_logic > tagArray_6_V_ce0;
    sc_out< sc_logic > tagArray_6_V_we0;
    sc_out< sc_lv<24> > tagArray_6_V_d0;
    sc_out< sc_lv<8> > tagArray_7_V_address0;
    sc_out< sc_logic > tagArray_7_V_ce0;
    sc_out< sc_logic > tagArray_7_V_we0;
    sc_out< sc_lv<24> > tagArray_7_V_d0;
    sc_out< sc_lv<8> > mruArray_V_address0;
    sc_out< sc_logic > mruArray_V_ce0;
    sc_out< sc_logic > mruArray_V_we0;
    sc_out< sc_lv<8> > mruArray_V_d0;
    sc_in< sc_lv<8> > mruArray_V_q0;
    sc_out< sc_lv<8> > dataArray_V_0_address0;
    sc_out< sc_logic > dataArray_V_0_ce0;
    sc_out< sc_logic > dataArray_V_0_we0;
    sc_out< sc_lv<512> > dataArray_V_0_d0;
    sc_in< sc_lv<512> > dataArray_V_0_q0;
    sc_out< sc_lv<8> > dataArray_V_1_address0;
    sc_out< sc_logic > dataArray_V_1_ce0;
    sc_out< sc_logic > dataArray_V_1_we0;
    sc_out< sc_lv<512> > dataArray_V_1_d0;
    sc_in< sc_lv<512> > dataArray_V_1_q0;
    sc_out< sc_lv<8> > dataArray_V_2_address0;
    sc_out< sc_logic > dataArray_V_2_ce0;
    sc_out< sc_logic > dataArray_V_2_we0;
    sc_out< sc_lv<512> > dataArray_V_2_d0;
    sc_in< sc_lv<512> > dataArray_V_2_q0;
    sc_out< sc_lv<8> > dataArray_V_3_address0;
    sc_out< sc_logic > dataArray_V_3_ce0;
    sc_out< sc_logic > dataArray_V_3_we0;
    sc_out< sc_lv<512> > dataArray_V_3_d0;
    sc_in< sc_lv<512> > dataArray_V_3_q0;
    sc_out< sc_lv<8> > dataArray_V_4_address0;
    sc_out< sc_logic > dataArray_V_4_ce0;
    sc_out< sc_logic > dataArray_V_4_we0;
    sc_out< sc_lv<512> > dataArray_V_4_d0;
    sc_in< sc_lv<512> > dataArray_V_4_q0;
    sc_out< sc_lv<8> > dataArray_V_5_address0;
    sc_out< sc_logic > dataArray_V_5_ce0;
    sc_out< sc_logic > dataArray_V_5_we0;
    sc_out< sc_lv<512> > dataArray_V_5_d0;
    sc_in< sc_lv<512> > dataArray_V_5_q0;
    sc_out< sc_lv<8> > dataArray_V_6_address0;
    sc_out< sc_logic > dataArray_V_6_ce0;
    sc_out< sc_logic > dataArray_V_6_we0;
    sc_out< sc_lv<512> > dataArray_V_6_d0;
    sc_in< sc_lv<512> > dataArray_V_6_q0;
    sc_out< sc_lv<8> > dataArray_V_7_address0;
    sc_out< sc_logic > dataArray_V_7_ce0;
    sc_out< sc_logic > dataArray_V_7_we0;
    sc_out< sc_lv<512> > dataArray_V_7_d0;
    sc_in< sc_lv<512> > dataArray_V_7_q0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    WriteMiss(sc_module_name name);
    SC_HAS_PROCESS(WriteMiss);

    ~WriteMiss();

    sc_trace_file* mVcdFile;

    PLRUCache_mux_83_24_2_1<1,2,24,24,24,24,24,24,24,24,3,24>* PLRUCache_mux_83_24_2_1_U75;
    PLRUCache_mux_83_512_2_1<1,2,512,512,512,512,512,512,512,512,3,512>* PLRUCache_mux_83_512_2_1_U76;
    sc_signal< sc_lv<11> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > dram_V_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > dram_V_blk_n_W;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > dram_V_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<1> > isEvict_2_reg_678;
    sc_signal< sc_lv<8> > indexReg_V_fu_734_p4;
    sc_signal< sc_lv<8> > indexReg_V_reg_1063;
    sc_signal< sc_lv<24> > tagReg_V_fu_744_p4;
    sc_signal< sc_lv<24> > tagReg_V_reg_1076;
    sc_signal< sc_lv<64> > tmp_fu_754_p1;
    sc_signal< sc_lv<64> > tmp_reg_1088;
    sc_signal< sc_lv<8> > mruArray_V_addr_reg_1117;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<8> > tempMru_V_reg_1191;
    sc_signal< sc_lv<4> > p_3_fu_825_p3;
    sc_signal< sc_lv<1> > tmp_1_fu_759_p2;
    sc_signal< sc_lv<1> > tmp_4_fu_765_p1;
    sc_signal< sc_lv<1> > tmp_7_fu_769_p3;
    sc_signal< sc_lv<1> > tmp_9_fu_777_p3;
    sc_signal< sc_lv<1> > tmp_11_fu_785_p3;
    sc_signal< sc_lv<1> > tmp_13_fu_793_p3;
    sc_signal< sc_lv<1> > tmp_15_fu_801_p3;
    sc_signal< sc_lv<1> > tmp_17_fu_809_p3;
    sc_signal< sc_lv<4> > p_s_fu_893_p3;
    sc_signal< sc_lv<1> > tmp_2_fu_833_p1;
    sc_signal< sc_lv<1> > tmp_5_fu_837_p3;
    sc_signal< sc_lv<1> > tmp_8_fu_845_p3;
    sc_signal< sc_lv<1> > tmp_10_fu_853_p3;
    sc_signal< sc_lv<1> > tmp_12_fu_861_p3;
    sc_signal< sc_lv<1> > tmp_14_fu_869_p3;
    sc_signal< sc_lv<1> > tmp_16_fu_877_p3;
    sc_signal< sc_lv<32> > Hi_assign_cast_fu_901_p1;
    sc_signal< sc_lv<32> > Hi_assign_cast_reg_1251;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<3> > tmp_20_fu_905_p1;
    sc_signal< sc_lv<3> > tmp_20_reg_1257;
    sc_signal< sc_lv<1> > ap_phi_mux_isEvict_2_phi_fu_683_p32;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<33> > sum_fu_958_p2;
    sc_signal< sc_lv<33> > sum_reg_1343;
    sc_signal< sc_lv<512> > grp_fu_934_p10;
    sc_signal< sc_lv<512> > tmp_3_reg_1348;
    sc_signal< sc_logic > ap_sig_ioackin_m_axi_dram_V_AWREADY;
    sc_signal< sc_lv<8> > tempValid_V_1_reg_572;
    sc_signal< sc_lv<4> > Hi_assign_reg_619;
    sc_signal< sc_lv<8> > dataArray_V_0_addr_gep_fu_447_p3;
    sc_signal< sc_lv<8> > dataArray_V_1_addr_gep_fu_454_p3;
    sc_signal< sc_lv<8> > dataArray_V_2_addr_gep_fu_461_p3;
    sc_signal< sc_lv<8> > dataArray_V_3_addr_gep_fu_468_p3;
    sc_signal< sc_lv<8> > dataArray_V_4_addr_gep_fu_475_p3;
    sc_signal< sc_lv<8> > dataArray_V_5_addr_gep_fu_482_p3;
    sc_signal< sc_lv<8> > dataArray_V_6_addr_gep_fu_489_p3;
    sc_signal< sc_lv<8> > dataArray_V_7_addr_gep_fu_496_p3;
    sc_signal< sc_lv<64> > sum_cast_fu_964_p1;
    sc_signal< sc_logic > ap_reg_ioackin_m_axi_dram_V_AWREADY;
    sc_signal< bool > ap_block_state11;
    sc_signal< sc_logic > ap_reg_ioackin_m_axi_dram_V_WREADY;
    sc_signal< sc_logic > ap_sig_ioackin_m_axi_dram_V_WREADY;
    sc_signal< sc_lv<1> > tmp_6_fu_996_p2;
    sc_signal< sc_lv<3> > tmp_21_fu_974_p1;
    sc_signal< sc_lv<1> > tmp_19_fu_817_p3;
    sc_signal< sc_lv<1> > tmp_18_fu_885_p3;
    sc_signal< sc_lv<3> > grp_fu_909_p9;
    sc_signal< sc_lv<24> > grp_fu_909_p10;
    sc_signal< sc_lv<32> > p_Result_s_fu_923_p3;
    sc_signal< sc_lv<33> > sext_cast_fu_955_p1;
    sc_signal< sc_lv<33> > tmp_9_cast_fu_930_p1;
    sc_signal< sc_lv<8> > p_Result_2_fu_988_p4;
    sc_signal< sc_lv<1> > val_assign_7_fu_1037_p2;
    sc_signal< sc_lv<1> > val_assign_6_fu_1032_p2;
    sc_signal< sc_lv<1> > val_assign_5_fu_1027_p2;
    sc_signal< sc_lv<1> > val_assign_4_fu_1022_p2;
    sc_signal< sc_lv<1> > val_assign_3_fu_1017_p2;
    sc_signal< sc_lv<1> > val_assign_2_fu_1012_p2;
    sc_signal< sc_lv<1> > val_assign_1_fu_1007_p2;
    sc_signal< sc_lv<1> > val_assign_fu_1002_p2;
    sc_signal< sc_logic > grp_fu_934_ce;
    sc_signal< sc_lv<11> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<11> ap_ST_fsm_state1;
    static const sc_lv<11> ap_ST_fsm_state2;
    static const sc_lv<11> ap_ST_fsm_state3;
    static const sc_lv<11> ap_ST_fsm_state4;
    static const sc_lv<11> ap_ST_fsm_state5;
    static const sc_lv<11> ap_ST_fsm_state6;
    static const sc_lv<11> ap_ST_fsm_state7;
    static const sc_lv<11> ap_ST_fsm_state8;
    static const sc_lv<11> ap_ST_fsm_state9;
    static const sc_lv<11> ap_ST_fsm_state10;
    static const sc_lv<11> ap_ST_fsm_state11;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<64> ap_const_lv64_FFFFFFFFFFFFFFFF;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<8> ap_const_lv8_2;
    static const sc_lv<8> ap_const_lv8_3;
    static const sc_lv<8> ap_const_lv8_4;
    static const sc_lv<8> ap_const_lv8_5;
    static const sc_lv<8> ap_const_lv8_6;
    static const sc_lv<8> ap_const_lv8_7;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_Hi_assign_cast_fu_901_p1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_state11();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_phi_mux_isEvict_2_phi_fu_683_p32();
    void thread_ap_ready();
    void thread_ap_sig_ioackin_m_axi_dram_V_AWREADY();
    void thread_ap_sig_ioackin_m_axi_dram_V_WREADY();
    void thread_dataArray_V_0_addr_gep_fu_447_p3();
    void thread_dataArray_V_0_address0();
    void thread_dataArray_V_0_ce0();
    void thread_dataArray_V_0_d0();
    void thread_dataArray_V_0_we0();
    void thread_dataArray_V_1_addr_gep_fu_454_p3();
    void thread_dataArray_V_1_address0();
    void thread_dataArray_V_1_ce0();
    void thread_dataArray_V_1_d0();
    void thread_dataArray_V_1_we0();
    void thread_dataArray_V_2_addr_gep_fu_461_p3();
    void thread_dataArray_V_2_address0();
    void thread_dataArray_V_2_ce0();
    void thread_dataArray_V_2_d0();
    void thread_dataArray_V_2_we0();
    void thread_dataArray_V_3_addr_gep_fu_468_p3();
    void thread_dataArray_V_3_address0();
    void thread_dataArray_V_3_ce0();
    void thread_dataArray_V_3_d0();
    void thread_dataArray_V_3_we0();
    void thread_dataArray_V_4_addr_gep_fu_475_p3();
    void thread_dataArray_V_4_address0();
    void thread_dataArray_V_4_ce0();
    void thread_dataArray_V_4_d0();
    void thread_dataArray_V_4_we0();
    void thread_dataArray_V_5_addr_gep_fu_482_p3();
    void thread_dataArray_V_5_address0();
    void thread_dataArray_V_5_ce0();
    void thread_dataArray_V_5_d0();
    void thread_dataArray_V_5_we0();
    void thread_dataArray_V_6_addr_gep_fu_489_p3();
    void thread_dataArray_V_6_address0();
    void thread_dataArray_V_6_ce0();
    void thread_dataArray_V_6_d0();
    void thread_dataArray_V_6_we0();
    void thread_dataArray_V_7_addr_gep_fu_496_p3();
    void thread_dataArray_V_7_address0();
    void thread_dataArray_V_7_ce0();
    void thread_dataArray_V_7_d0();
    void thread_dataArray_V_7_we0();
    void thread_dram_V_blk_n_AW();
    void thread_dram_V_blk_n_B();
    void thread_dram_V_blk_n_W();
    void thread_grp_fu_909_p9();
    void thread_grp_fu_934_ce();
    void thread_indexReg_V_fu_734_p4();
    void thread_m_axi_dram_V_ARADDR();
    void thread_m_axi_dram_V_ARBURST();
    void thread_m_axi_dram_V_ARCACHE();
    void thread_m_axi_dram_V_ARID();
    void thread_m_axi_dram_V_ARLEN();
    void thread_m_axi_dram_V_ARLOCK();
    void thread_m_axi_dram_V_ARPROT();
    void thread_m_axi_dram_V_ARQOS();
    void thread_m_axi_dram_V_ARREGION();
    void thread_m_axi_dram_V_ARSIZE();
    void thread_m_axi_dram_V_ARUSER();
    void thread_m_axi_dram_V_ARVALID();
    void thread_m_axi_dram_V_AWADDR();
    void thread_m_axi_dram_V_AWBURST();
    void thread_m_axi_dram_V_AWCACHE();
    void thread_m_axi_dram_V_AWID();
    void thread_m_axi_dram_V_AWLEN();
    void thread_m_axi_dram_V_AWLOCK();
    void thread_m_axi_dram_V_AWPROT();
    void thread_m_axi_dram_V_AWQOS();
    void thread_m_axi_dram_V_AWREGION();
    void thread_m_axi_dram_V_AWSIZE();
    void thread_m_axi_dram_V_AWUSER();
    void thread_m_axi_dram_V_AWVALID();
    void thread_m_axi_dram_V_BREADY();
    void thread_m_axi_dram_V_RREADY();
    void thread_m_axi_dram_V_WDATA();
    void thread_m_axi_dram_V_WID();
    void thread_m_axi_dram_V_WLAST();
    void thread_m_axi_dram_V_WSTRB();
    void thread_m_axi_dram_V_WUSER();
    void thread_m_axi_dram_V_WVALID();
    void thread_mruArray_V_address0();
    void thread_mruArray_V_ce0();
    void thread_mruArray_V_d0();
    void thread_mruArray_V_we0();
    void thread_p_3_fu_825_p3();
    void thread_p_Result_2_fu_988_p4();
    void thread_p_Result_s_fu_923_p3();
    void thread_p_s_fu_893_p3();
    void thread_sext_cast_fu_955_p1();
    void thread_sum_cast_fu_964_p1();
    void thread_sum_fu_958_p2();
    void thread_tagArray_0_V_address0();
    void thread_tagArray_0_V_ce0();
    void thread_tagArray_0_V_d0();
    void thread_tagArray_0_V_we0();
    void thread_tagArray_1_V_address0();
    void thread_tagArray_1_V_ce0();
    void thread_tagArray_1_V_d0();
    void thread_tagArray_1_V_we0();
    void thread_tagArray_2_V_address0();
    void thread_tagArray_2_V_ce0();
    void thread_tagArray_2_V_d0();
    void thread_tagArray_2_V_we0();
    void thread_tagArray_3_V_address0();
    void thread_tagArray_3_V_ce0();
    void thread_tagArray_3_V_d0();
    void thread_tagArray_3_V_we0();
    void thread_tagArray_4_V_address0();
    void thread_tagArray_4_V_ce0();
    void thread_tagArray_4_V_d0();
    void thread_tagArray_4_V_we0();
    void thread_tagArray_5_V_address0();
    void thread_tagArray_5_V_ce0();
    void thread_tagArray_5_V_d0();
    void thread_tagArray_5_V_we0();
    void thread_tagArray_6_V_address0();
    void thread_tagArray_6_V_ce0();
    void thread_tagArray_6_V_d0();
    void thread_tagArray_6_V_we0();
    void thread_tagArray_7_V_address0();
    void thread_tagArray_7_V_ce0();
    void thread_tagArray_7_V_d0();
    void thread_tagArray_7_V_we0();
    void thread_tagReg_V_fu_744_p4();
    void thread_tmp_10_fu_853_p3();
    void thread_tmp_11_fu_785_p3();
    void thread_tmp_12_fu_861_p3();
    void thread_tmp_13_fu_793_p3();
    void thread_tmp_14_fu_869_p3();
    void thread_tmp_15_fu_801_p3();
    void thread_tmp_16_fu_877_p3();
    void thread_tmp_17_fu_809_p3();
    void thread_tmp_18_fu_885_p3();
    void thread_tmp_19_fu_817_p3();
    void thread_tmp_1_fu_759_p2();
    void thread_tmp_20_fu_905_p1();
    void thread_tmp_21_fu_974_p1();
    void thread_tmp_2_fu_833_p1();
    void thread_tmp_4_fu_765_p1();
    void thread_tmp_5_fu_837_p3();
    void thread_tmp_6_fu_996_p2();
    void thread_tmp_7_fu_769_p3();
    void thread_tmp_8_fu_845_p3();
    void thread_tmp_9_cast_fu_930_p1();
    void thread_tmp_9_fu_777_p3();
    void thread_tmp_fu_754_p1();
    void thread_val_assign_1_fu_1007_p2();
    void thread_val_assign_2_fu_1012_p2();
    void thread_val_assign_3_fu_1017_p2();
    void thread_val_assign_4_fu_1022_p2();
    void thread_val_assign_5_fu_1027_p2();
    void thread_val_assign_6_fu_1032_p2();
    void thread_val_assign_7_fu_1037_p2();
    void thread_val_assign_fu_1002_p2();
    void thread_validArray_V_2_address0();
    void thread_validArray_V_2_ce0();
    void thread_validArray_V_2_d0();
    void thread_validArray_V_2_we0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
