#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d74430 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d745c0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1d7f5d0 .functor NOT 1, L_0x1da9f80, C4<0>, C4<0>, C4<0>;
L_0x1da9d10 .functor XOR 1, L_0x1da9bb0, L_0x1da9c70, C4<0>, C4<0>;
L_0x1da9e70 .functor XOR 1, L_0x1da9d10, L_0x1da9dd0, C4<0>, C4<0>;
v0x1da62f0_0 .net *"_ivl_10", 0 0, L_0x1da9dd0;  1 drivers
v0x1da63f0_0 .net *"_ivl_12", 0 0, L_0x1da9e70;  1 drivers
v0x1da64d0_0 .net *"_ivl_2", 0 0, L_0x1da90e0;  1 drivers
v0x1da6590_0 .net *"_ivl_4", 0 0, L_0x1da9bb0;  1 drivers
v0x1da6670_0 .net *"_ivl_6", 0 0, L_0x1da9c70;  1 drivers
v0x1da67a0_0 .net *"_ivl_8", 0 0, L_0x1da9d10;  1 drivers
v0x1da6880_0 .net "a", 0 0, v0x1da3b40_0;  1 drivers
v0x1da6920_0 .net "b", 0 0, v0x1da3be0_0;  1 drivers
v0x1da69c0_0 .net "c", 0 0, v0x1da3c80_0;  1 drivers
v0x1da6a60_0 .var "clk", 0 0;
v0x1da6b00_0 .net "d", 0 0, v0x1da3df0_0;  1 drivers
v0x1da6ba0_0 .net "out_dut", 0 0, L_0x1da9a50;  1 drivers
v0x1da6c40_0 .net "out_ref", 0 0, L_0x1da7c10;  1 drivers
v0x1da6ce0_0 .var/2u "stats1", 159 0;
v0x1da6d80_0 .var/2u "strobe", 0 0;
v0x1da6e20_0 .net "tb_match", 0 0, L_0x1da9f80;  1 drivers
v0x1da6ee0_0 .net "tb_mismatch", 0 0, L_0x1d7f5d0;  1 drivers
v0x1da70b0_0 .net "wavedrom_enable", 0 0, v0x1da3ee0_0;  1 drivers
v0x1da7150_0 .net "wavedrom_title", 511 0, v0x1da3f80_0;  1 drivers
L_0x1da90e0 .concat [ 1 0 0 0], L_0x1da7c10;
L_0x1da9bb0 .concat [ 1 0 0 0], L_0x1da7c10;
L_0x1da9c70 .concat [ 1 0 0 0], L_0x1da9a50;
L_0x1da9dd0 .concat [ 1 0 0 0], L_0x1da7c10;
L_0x1da9f80 .cmp/eeq 1, L_0x1da90e0, L_0x1da9e70;
S_0x1d74750 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1d745c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1d74ed0 .functor NOT 1, v0x1da3c80_0, C4<0>, C4<0>, C4<0>;
L_0x1d7fe90 .functor NOT 1, v0x1da3be0_0, C4<0>, C4<0>, C4<0>;
L_0x1da7360 .functor AND 1, L_0x1d74ed0, L_0x1d7fe90, C4<1>, C4<1>;
L_0x1da7400 .functor NOT 1, v0x1da3df0_0, C4<0>, C4<0>, C4<0>;
L_0x1da7530 .functor NOT 1, v0x1da3b40_0, C4<0>, C4<0>, C4<0>;
L_0x1da7630 .functor AND 1, L_0x1da7400, L_0x1da7530, C4<1>, C4<1>;
L_0x1da7710 .functor OR 1, L_0x1da7360, L_0x1da7630, C4<0>, C4<0>;
L_0x1da77d0 .functor AND 1, v0x1da3b40_0, v0x1da3c80_0, C4<1>, C4<1>;
L_0x1da7890 .functor AND 1, L_0x1da77d0, v0x1da3df0_0, C4<1>, C4<1>;
L_0x1da7950 .functor OR 1, L_0x1da7710, L_0x1da7890, C4<0>, C4<0>;
L_0x1da7ac0 .functor AND 1, v0x1da3be0_0, v0x1da3c80_0, C4<1>, C4<1>;
L_0x1da7b30 .functor AND 1, L_0x1da7ac0, v0x1da3df0_0, C4<1>, C4<1>;
L_0x1da7c10 .functor OR 1, L_0x1da7950, L_0x1da7b30, C4<0>, C4<0>;
v0x1d7f840_0 .net *"_ivl_0", 0 0, L_0x1d74ed0;  1 drivers
v0x1d7f8e0_0 .net *"_ivl_10", 0 0, L_0x1da7630;  1 drivers
v0x1da2330_0 .net *"_ivl_12", 0 0, L_0x1da7710;  1 drivers
v0x1da23f0_0 .net *"_ivl_14", 0 0, L_0x1da77d0;  1 drivers
v0x1da24d0_0 .net *"_ivl_16", 0 0, L_0x1da7890;  1 drivers
v0x1da2600_0 .net *"_ivl_18", 0 0, L_0x1da7950;  1 drivers
v0x1da26e0_0 .net *"_ivl_2", 0 0, L_0x1d7fe90;  1 drivers
v0x1da27c0_0 .net *"_ivl_20", 0 0, L_0x1da7ac0;  1 drivers
v0x1da28a0_0 .net *"_ivl_22", 0 0, L_0x1da7b30;  1 drivers
v0x1da2980_0 .net *"_ivl_4", 0 0, L_0x1da7360;  1 drivers
v0x1da2a60_0 .net *"_ivl_6", 0 0, L_0x1da7400;  1 drivers
v0x1da2b40_0 .net *"_ivl_8", 0 0, L_0x1da7530;  1 drivers
v0x1da2c20_0 .net "a", 0 0, v0x1da3b40_0;  alias, 1 drivers
v0x1da2ce0_0 .net "b", 0 0, v0x1da3be0_0;  alias, 1 drivers
v0x1da2da0_0 .net "c", 0 0, v0x1da3c80_0;  alias, 1 drivers
v0x1da2e60_0 .net "d", 0 0, v0x1da3df0_0;  alias, 1 drivers
v0x1da2f20_0 .net "out", 0 0, L_0x1da7c10;  alias, 1 drivers
S_0x1da3080 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1d745c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1da3b40_0 .var "a", 0 0;
v0x1da3be0_0 .var "b", 0 0;
v0x1da3c80_0 .var "c", 0 0;
v0x1da3d50_0 .net "clk", 0 0, v0x1da6a60_0;  1 drivers
v0x1da3df0_0 .var "d", 0 0;
v0x1da3ee0_0 .var "wavedrom_enable", 0 0;
v0x1da3f80_0 .var "wavedrom_title", 511 0;
S_0x1da3320 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1da3080;
 .timescale -12 -12;
v0x1da3580_0 .var/2s "count", 31 0;
E_0x1d6f380/0 .event negedge, v0x1da3d50_0;
E_0x1d6f380/1 .event posedge, v0x1da3d50_0;
E_0x1d6f380 .event/or E_0x1d6f380/0, E_0x1d6f380/1;
E_0x1d6f5d0 .event negedge, v0x1da3d50_0;
E_0x1d599f0 .event posedge, v0x1da3d50_0;
S_0x1da3680 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1da3080;
 .timescale -12 -12;
v0x1da3880_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1da3960 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1da3080;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1da40e0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1d745c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1da7d70 .functor NOT 1, v0x1da3c80_0, C4<0>, C4<0>, C4<0>;
L_0x1da7de0 .functor NOT 1, v0x1da3df0_0, C4<0>, C4<0>, C4<0>;
L_0x1da7e70 .functor AND 1, L_0x1da7d70, L_0x1da7de0, C4<1>, C4<1>;
L_0x1da7f80 .functor NOT 1, v0x1da3b40_0, C4<0>, C4<0>, C4<0>;
L_0x1da8020 .functor NOT 1, v0x1da3be0_0, C4<0>, C4<0>, C4<0>;
L_0x1da8090 .functor AND 1, L_0x1da7f80, L_0x1da8020, C4<1>, C4<1>;
L_0x1da81e0 .functor NOT 1, v0x1da3c80_0, C4<0>, C4<0>, C4<0>;
L_0x1da8360 .functor AND 1, L_0x1da8090, L_0x1da81e0, C4<1>, C4<1>;
L_0x1da84c0 .functor OR 1, L_0x1da7e70, L_0x1da8360, C4<0>, C4<0>;
L_0x1da85d0 .functor NOT 1, v0x1da3b40_0, C4<0>, C4<0>, C4<0>;
L_0x1da86a0 .functor AND 1, L_0x1da85d0, v0x1da3be0_0, C4<1>, C4<1>;
L_0x1da8710 .functor NOT 1, v0x1da3df0_0, C4<0>, C4<0>, C4<0>;
L_0x1da8900 .functor AND 1, L_0x1da86a0, L_0x1da8710, C4<1>, C4<1>;
L_0x1da8a10 .functor OR 1, L_0x1da84c0, L_0x1da8900, C4<0>, C4<0>;
L_0x1da8890 .functor NOT 1, v0x1da3b40_0, C4<0>, C4<0>, C4<0>;
L_0x1da8cb0 .functor AND 1, L_0x1da8890, v0x1da3be0_0, C4<1>, C4<1>;
L_0x1da8f10 .functor AND 1, L_0x1da8cb0, v0x1da3c80_0, C4<1>, C4<1>;
L_0x1da8fd0 .functor OR 1, L_0x1da8a10, L_0x1da8f10, C4<0>, C4<0>;
L_0x1da9180 .functor NOT 1, v0x1da3be0_0, C4<0>, C4<0>, C4<0>;
L_0x1da91f0 .functor AND 1, v0x1da3b40_0, L_0x1da9180, C4<1>, C4<1>;
L_0x1da9360 .functor NOT 1, v0x1da3c80_0, C4<0>, C4<0>, C4<0>;
L_0x1da93d0 .functor AND 1, L_0x1da91f0, L_0x1da9360, C4<1>, C4<1>;
L_0x1da95a0 .functor AND 1, L_0x1da93d0, v0x1da3df0_0, C4<1>, C4<1>;
L_0x1da9660 .functor OR 1, L_0x1da8fd0, L_0x1da95a0, C4<0>, C4<0>;
L_0x1da9840 .functor AND 1, v0x1da3b40_0, v0x1da3be0_0, C4<1>, C4<1>;
L_0x1da98b0 .functor AND 1, L_0x1da9840, v0x1da3df0_0, C4<1>, C4<1>;
L_0x1da9a50 .functor OR 1, L_0x1da9660, L_0x1da98b0, C4<0>, C4<0>;
v0x1da43d0_0 .net *"_ivl_0", 0 0, L_0x1da7d70;  1 drivers
v0x1da44b0_0 .net *"_ivl_10", 0 0, L_0x1da8090;  1 drivers
v0x1da4590_0 .net *"_ivl_12", 0 0, L_0x1da81e0;  1 drivers
v0x1da4680_0 .net *"_ivl_14", 0 0, L_0x1da8360;  1 drivers
v0x1da4760_0 .net *"_ivl_16", 0 0, L_0x1da84c0;  1 drivers
v0x1da4890_0 .net *"_ivl_18", 0 0, L_0x1da85d0;  1 drivers
v0x1da4970_0 .net *"_ivl_2", 0 0, L_0x1da7de0;  1 drivers
v0x1da4a50_0 .net *"_ivl_20", 0 0, L_0x1da86a0;  1 drivers
v0x1da4b30_0 .net *"_ivl_22", 0 0, L_0x1da8710;  1 drivers
v0x1da4c10_0 .net *"_ivl_24", 0 0, L_0x1da8900;  1 drivers
v0x1da4cf0_0 .net *"_ivl_26", 0 0, L_0x1da8a10;  1 drivers
v0x1da4dd0_0 .net *"_ivl_28", 0 0, L_0x1da8890;  1 drivers
v0x1da4eb0_0 .net *"_ivl_30", 0 0, L_0x1da8cb0;  1 drivers
v0x1da4f90_0 .net *"_ivl_32", 0 0, L_0x1da8f10;  1 drivers
v0x1da5070_0 .net *"_ivl_34", 0 0, L_0x1da8fd0;  1 drivers
v0x1da5150_0 .net *"_ivl_36", 0 0, L_0x1da9180;  1 drivers
v0x1da5230_0 .net *"_ivl_38", 0 0, L_0x1da91f0;  1 drivers
v0x1da5420_0 .net *"_ivl_4", 0 0, L_0x1da7e70;  1 drivers
v0x1da5500_0 .net *"_ivl_40", 0 0, L_0x1da9360;  1 drivers
v0x1da55e0_0 .net *"_ivl_42", 0 0, L_0x1da93d0;  1 drivers
v0x1da56c0_0 .net *"_ivl_44", 0 0, L_0x1da95a0;  1 drivers
v0x1da57a0_0 .net *"_ivl_46", 0 0, L_0x1da9660;  1 drivers
v0x1da5880_0 .net *"_ivl_48", 0 0, L_0x1da9840;  1 drivers
v0x1da5960_0 .net *"_ivl_50", 0 0, L_0x1da98b0;  1 drivers
v0x1da5a40_0 .net *"_ivl_6", 0 0, L_0x1da7f80;  1 drivers
v0x1da5b20_0 .net *"_ivl_8", 0 0, L_0x1da8020;  1 drivers
v0x1da5c00_0 .net "a", 0 0, v0x1da3b40_0;  alias, 1 drivers
v0x1da5ca0_0 .net "b", 0 0, v0x1da3be0_0;  alias, 1 drivers
v0x1da5d90_0 .net "c", 0 0, v0x1da3c80_0;  alias, 1 drivers
v0x1da5e80_0 .net "d", 0 0, v0x1da3df0_0;  alias, 1 drivers
v0x1da5f70_0 .net "out", 0 0, L_0x1da9a50;  alias, 1 drivers
S_0x1da60d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1d745c0;
 .timescale -12 -12;
E_0x1d6f120 .event anyedge, v0x1da6d80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1da6d80_0;
    %nor/r;
    %assign/vec4 v0x1da6d80_0, 0;
    %wait E_0x1d6f120;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1da3080;
T_3 ;
    %fork t_1, S_0x1da3320;
    %jmp t_0;
    .scope S_0x1da3320;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1da3580_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1da3df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1da3c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1da3be0_0, 0;
    %assign/vec4 v0x1da3b40_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d599f0;
    %load/vec4 v0x1da3580_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1da3580_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1da3df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1da3c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1da3be0_0, 0;
    %assign/vec4 v0x1da3b40_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1d6f5d0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1da3960;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d6f380;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1da3b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1da3be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1da3c80_0, 0;
    %assign/vec4 v0x1da3df0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1da3080;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1d745c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1da6a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1da6d80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1d745c0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1da6a60_0;
    %inv;
    %store/vec4 v0x1da6a60_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1d745c0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1da3d50_0, v0x1da6ee0_0, v0x1da6880_0, v0x1da6920_0, v0x1da69c0_0, v0x1da6b00_0, v0x1da6c40_0, v0x1da6ba0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1d745c0;
T_7 ;
    %load/vec4 v0x1da6ce0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1da6ce0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1da6ce0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1da6ce0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1da6ce0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1da6ce0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1da6ce0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1d745c0;
T_8 ;
    %wait E_0x1d6f380;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1da6ce0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1da6ce0_0, 4, 32;
    %load/vec4 v0x1da6e20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1da6ce0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1da6ce0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1da6ce0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1da6ce0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1da6c40_0;
    %load/vec4 v0x1da6c40_0;
    %load/vec4 v0x1da6ba0_0;
    %xor;
    %load/vec4 v0x1da6c40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1da6ce0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1da6ce0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1da6ce0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1da6ce0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/kmap2/iter3/response0/top_module.sv";
