Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ise/Documents/lab2/TopLevelAdderTest_isim_beh.exe -prj /home/ise/Documents/lab2/TopLevelAdderTest_beh.prj work.TopLevelAdderTest 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/Documents/lab2/Sum.vhd" into library work
Parsing VHDL file "/home/ise/Documents/lab2/LookAhead.vhd" into library work
Parsing VHDL file "/home/ise/Documents/lab2/GeneratePropagate.vhd" into library work
Parsing VHDL file "/home/ise/Documents/lab2/TopLevelAdder.vhd" into library work
Parsing VHDL file "/home/ise/Documents/lab2/TopLevelAdderTest.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95432 KB
Fuse CPU Usage: 530 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity GeneratePropagate [generatepropagate_default]
Compiling architecture behavioral of entity LookAhead [lookahead_default]
Compiling architecture behavioral of entity Sum [sum_default]
Compiling architecture behavioral of entity TopLevelAdder [topleveladder_default]
Compiling architecture behavior of entity topleveladdertest
Time Resolution for simulation is 1ps.
Compiled 11 VHDL Units
Built simulation executable /home/ise/Documents/lab2/TopLevelAdderTest_isim_beh.exe
Fuse Memory Usage: 104064 KB
Fuse CPU Usage: 580 ms
GCC CPU Usage: 280 ms
