
*** Running vivado
    with args -log ram_adder_test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ram_adder_test.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ram_adder_test.tcl -notrace
Command: synth_design -top ram_adder_test -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30092 
WARNING: [Synth 8-2507] parameter declaration becomes local in MVM1_ctrl with formal parameter declaration list [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:638]
WARNING: [Synth 8-2507] parameter declaration becomes local in MVM1_ctrl with formal parameter declaration list [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:712]
WARNING: [Synth 8-2507] parameter declaration becomes local in MVM1_ctrl with formal parameter declaration list [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:798]
WARNING: [Synth 8-2507] parameter declaration becomes local in MVM1_ctrl with formal parameter declaration list [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:893]
WARNING: [Synth 8-2507] parameter declaration becomes local in MVM1_ctrl with formal parameter declaration list [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:991]
WARNING: [Synth 8-2507] parameter declaration becomes local in MVM1_ctrl with formal parameter declaration list [D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v:1105]
WARNING: [Synth 8-2507] parameter declaration becomes local in MVM_ctrl1 with formal parameter declaration list [D:/project_2/project_2.srcs/sources_1/new/MVM_ctrl1.v:87]
WARNING: [Synth 8-2507] parameter declaration becomes local in MVM_ctrl1 with formal parameter declaration list [D:/project_2/project_2.srcs/sources_1/new/MVM_ctrl1.v:161]
WARNING: [Synth 8-2507] parameter declaration becomes local in MVM_ctrl1 with formal parameter declaration list [D:/project_2/project_2.srcs/sources_1/new/MVM_ctrl1.v:250]
WARNING: [Synth 8-2507] parameter declaration becomes local in MVM_ctrl1 with formal parameter declaration list [D:/project_2/project_2.srcs/sources_1/new/MVM_ctrl1.v:345]
WARNING: [Synth 8-2507] parameter declaration becomes local in MVM_ctrl1 with formal parameter declaration list [D:/project_2/project_2.srcs/sources_1/new/MVM_ctrl1.v:442]
WARNING: [Synth 8-2507] parameter declaration becomes local in MVM_ctrl1 with formal parameter declaration list [D:/project_2/project_2.srcs/sources_1/new/MVM_ctrl1.v:632]
WARNING: [Synth 8-2507] parameter declaration becomes local in MVM_ctrl2 with formal parameter declaration list [D:/project_2/project_2.srcs/sources_1/new/MVM_ctrl2.v:86]
WARNING: [Synth 8-2507] parameter declaration becomes local in MVM_ctrl2 with formal parameter declaration list [D:/project_2/project_2.srcs/sources_1/new/MVM_ctrl2.v:160]
WARNING: [Synth 8-2507] parameter declaration becomes local in MVM_ctrl2 with formal parameter declaration list [D:/project_2/project_2.srcs/sources_1/new/MVM_ctrl2.v:250]
WARNING: [Synth 8-2507] parameter declaration becomes local in MVM_ctrl2 with formal parameter declaration list [D:/project_2/project_2.srcs/sources_1/new/MVM_ctrl2.v:345]
WARNING: [Synth 8-2507] parameter declaration becomes local in MVM_ctrl2 with formal parameter declaration list [D:/project_2/project_2.srcs/sources_1/new/MVM_ctrl2.v:443]
WARNING: [Synth 8-2507] parameter declaration becomes local in MVM_ctrl2 with formal parameter declaration list [D:/project_2/project_2.srcs/sources_1/new/MVM_ctrl2.v:633]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1478.863 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ram_adder_test' [D:/project_2/project_2.srcs/sources_1/new/ram_adder_test.v:23]
INFO: [Synth 8-6157] synthesizing module 'fix_add_32' [D:/project_2/project_2.runs/synth_1/.Xil/Vivado-4424-DESKTOP-P5DFUUE/realtime/fix_add_32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fix_add_32' (1#1) [D:/project_2/project_2.runs/synth_1/.Xil/Vivado-4424-DESKTOP-P5DFUUE/realtime/fix_add_32_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ram_test' [D:/project_2/project_2.runs/synth_1/.Xil/Vivado-4424-DESKTOP-P5DFUUE/realtime/ram_test_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ram_test' (2#1) [D:/project_2/project_2.runs/synth_1/.Xil/Vivado-4424-DESKTOP-P5DFUUE/realtime/ram_test_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'doutb' does not match port width (64) of module 'ram_test' [D:/project_2/project_2.srcs/sources_1/new/ram_adder_test.v:56]
WARNING: [Synth 8-7023] instance 'ram_test_instance_1' of module 'ram_test' has 11 connections declared, but only 10 given [D:/project_2/project_2.srcs/sources_1/new/ram_adder_test.v:46]
INFO: [Synth 8-6155] done synthesizing module 'ram_adder_test' (3#1) [D:/project_2/project_2.srcs/sources_1/new/ram_adder_test.v:23]
WARNING: [Synth 8-3331] design ram_adder_test has unconnected port in_ready
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1501.047 ; gain = 22.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1519.953 ; gain = 41.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1519.953 ; gain = 41.090
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/project_2/project_2.srcs/sources_1/ip/fix_add_32/fix_add_32/fix_add_16_in_context.xdc] for cell 'adder'
Finished Parsing XDC File [d:/project_2/project_2.srcs/sources_1/ip/fix_add_32/fix_add_32/fix_add_16_in_context.xdc] for cell 'adder'
Parsing XDC File [d:/project_2/project_2.srcs/sources_1/ip/ram_test/ram_test/ram_test_in_context.xdc] for cell 'ram_test_instance_1'
Finished Parsing XDC File [d:/project_2/project_2.srcs/sources_1/ip/ram_test/ram_test/ram_test_in_context.xdc] for cell 'ram_test_instance_1'
Parsing XDC File [D:/project_2/project_2.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/project_2/project_2.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [D:/project_2/project_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/project_2/project_2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1580.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1580.637 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adder' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'ram_test_instance_1' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1587.191 ; gain = 108.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1587.191 ; gain = 108.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for adder. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ram_test_instance_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1587.191 ; gain = 108.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1587.191 ; gain = 108.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ram_adder_test has unconnected port in_ready
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1587.191 ; gain = 108.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2195.949 ; gain = 717.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2195.949 ; gain = 717.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2205.539 ; gain = 726.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin enb
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[63]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[62]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[61]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[60]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[59]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[58]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[57]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[56]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[55]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[54]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[53]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[52]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[51]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[50]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[49]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[48]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[47]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[46]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[45]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[44]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[43]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[42]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[41]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[40]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[39]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[38]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[37]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[36]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[35]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[34]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[33]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[32]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram_test_instance_1 has unconnected pin dinb[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2221.293 ; gain = 742.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2221.293 ; gain = 742.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2221.293 ; gain = 742.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2221.293 ; gain = 742.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2221.293 ; gain = 742.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2221.293 ; gain = 742.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |fix_add_32    |         1|
|2     |ram_test      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |fix_add_32 |     1|
|2     |ram_test   |     1|
|3     |IBUF       |    45|
|4     |OBUF       |    64|
+------+-----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   269|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2221.293 ; gain = 742.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 65 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2221.293 ; gain = 675.191
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2221.293 ; gain = 742.430
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2264.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 45 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 45 instances

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 24 Warnings, 65 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2264.062 ; gain = 1866.324
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2264.062 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/project_2/project_2.runs/synth_1/ram_adder_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ram_adder_test_utilization_synth.rpt -pb ram_adder_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun  4 14:42:55 2024...
