Analysis & Synthesis report for top_level
Mon Feb 14 13:08:51 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon Feb 14 13:08:51 2022                ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; top_level                                        ;
; Top-level Entity Name              ; DE2115                                           ;
; Family                             ; Cyclone IV GX                                    ;
; Total logic elements               ; N/A until Partition Merge                        ;
;     Total combinational functions  ; N/A until Partition Merge                        ;
;     Dedicated logic registers      ; N/A until Partition Merge                        ;
; Total registers                    ; N/A until Partition Merge                        ;
; Total pins                         ; N/A until Partition Merge                        ;
; Total virtual pins                 ; N/A until Partition Merge                        ;
; Total memory bits                  ; N/A until Partition Merge                        ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                        ;
; Total GXB Receiver Channel PCS     ; N/A until Partition Merge                        ;
; Total GXB Receiver Channel PMA     ; N/A until Partition Merge                        ;
; Total GXB Transmitter Channel PCS  ; N/A until Partition Merge                        ;
; Total GXB Transmitter Channel PMA  ; N/A until Partition Merge                        ;
; Total PLLs                         ; N/A until Partition Merge                        ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; DE2115             ; top_level          ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------+-----------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                       ; IP Include File                                                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------+-----------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |DE2115|top_level:Inst_top_level|ROM1PORT:ROM_1port_0 ; C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/ROM1PORT.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------+-----------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Feb 14 13:08:41 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file de2115.vhd
    Info (12022): Found design unit 1: DE2115-structural
    Info (12023): Found entity 1: DE2115
Info (12021): Found 2 design units, including 1 entities, in source file /users/sixpe/documents/quartus/ee316p2/pwm/pwm.vhd
    Info (12022): Found design unit 1: PWM-arch
    Info (12023): Found entity 1: PWM
Info (12021): Found 2 design units, including 1 entities, in source file /users/sixpe/documents/quartus/ee316p2/lcd/lcd_transmitter.vhd
    Info (12022): Found design unit 1: LCD_Transmitter-user_logic
    Info (12023): Found entity 1: LCD_Transmitter
Info (12021): Found 2 design units, including 1 entities, in source file /users/sixpe/documents/quartus/ee316p2/i2c/i2c_user.vhd
    Info (12022): Found design unit 1: i2c_user-logic
    Info (12023): Found entity 1: I2C_User
Info (12021): Found 2 design units, including 1 entities, in source file /users/sixpe/documents/quartus/ee316p2/i2c/i2c_master.vhd
    Info (12022): Found design unit 1: i2c_master-logic
    Info (12023): Found entity 1: i2c_master
Info (12021): Found 2 design units, including 1 entities, in source file univ_bin_counter.vhd
    Info (12022): Found design unit 1: univ_bin_counter-arch
    Info (12023): Found entity 1: univ_bin_counter
Info (12021): Found 2 design units, including 1 entities, in source file top_level.vhd
    Info (12022): Found design unit 1: top_level-Behavioral
    Info (12023): Found entity 1: top_level
Info (12021): Found 2 design units, including 1 entities, in source file sram_controller.vhd
    Info (12022): Found design unit 1: SRAM_Controller-behv
    Info (12023): Found entity 1: SRAM_Controller
Info (12021): Found 2 design units, including 1 entities, in source file reset_delay.vhd
    Info (12022): Found design unit 1: Reset_Delay-Arch
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 2 design units, including 1 entities, in source file edge_detector.vhd
    Info (12022): Found design unit 1: edge_detector-Arch
    Info (12023): Found entity 1: edge_detector
Info (12021): Found 2 design units, including 1 entities, in source file clk_enabler.vhd
    Info (12022): Found design unit 1: clk_enabler-behv
    Info (12023): Found entity 1: clk_enabler
Info (12021): Found 2 design units, including 1 entities, in source file rom1port.vhd
    Info (12022): Found design unit 1: rom1port-SYN
    Info (12023): Found entity 1: ROM1PORT
Info (12127): Elaborating entity "DE2115" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at DE2115.vhd(55): used implicit default value for signal "SRAM_LB_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE2115.vhd(58): used implicit default value for signal "SRAM_OE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10540): VHDL Signal Declaration warning at DE2115.vhd(75): used explicit default value for signal "LCD_ON" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at DE2115.vhd(76): used explicit default value for signal "LCD_BLON" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at DE2115.vhd(77): used explicit default value for signal "LCD_RW" because signal was never assigned a value
Info (12128): Elaborating entity "top_level" for hierarchy "top_level:Inst_top_level"
Warning (10036): Verilog HDL or VHDL warning at top_level.vhd(163): object "SRAM_busy_flag" assigned a value but never read
Warning (10631): VHDL Process Statement warning at top_level.vhd(333): inferring latch(es) for signal or variable "count_direction_60ns", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at top_level.vhd(333): inferring latch(es) for signal or variable "count_direction_1hz", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "count_direction_1hz" at top_level.vhd(333)
Info (10041): Inferred latch for "count_direction_60ns" at top_level.vhd(333)
Info (12128): Elaborating entity "edge_detector" for hierarchy "top_level:Inst_top_level|edge_detector:rising_edge0"
Warning (10492): VHDL Process Statement warning at edge_detector.vhd(39): signal "reg_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at edge_detector.vhd(39): signal "reg_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "top_level:Inst_top_level|Reset_Delay:power_on_reset"
Info (12128): Elaborating entity "clk_enabler" for hierarchy "top_level:Inst_top_level|clk_enabler:en_1hz"
Info (12128): Elaborating entity "clk_enabler" for hierarchy "top_level:Inst_top_level|clk_enabler:en_60ns"
Info (12128): Elaborating entity "ROM1PORT" for hierarchy "top_level:Inst_top_level|ROM1PORT:ROM_1port_0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "top_level:Inst_top_level|ROM1PORT:ROM_1port_0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "top_level:Inst_top_level|ROM1PORT:ROM_1port_0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "top_level:Inst_top_level|ROM1PORT:ROM_1port_0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../EE316P2/Top_level/sine.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6jb1.tdf
    Info (12023): Found entity 1: altsyncram_6jb1
Info (12128): Elaborating entity "altsyncram_6jb1" for hierarchy "top_level:Inst_top_level|ROM1PORT:ROM_1port_0|altsyncram:altsyncram_component|altsyncram_6jb1:auto_generated"
Error (127001): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File ../EE316P2/Top_level/sine.mif for ROM instance  File: C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/ROM1PORT.vhd Line: 85
Error (12152): Can't elaborate user hierarchy "top_level:Inst_top_level|ROM1PORT:ROM_1port_0|altsyncram:altsyncram_component|altsyncram_6jb1:auto_generated" File: c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings
    Error: Peak virtual memory: 4701 megabytes
    Error: Processing ended: Mon Feb 14 13:08:51 2022
    Error: Elapsed time: 00:00:10
    Error: Total CPU time (on all processors): 00:00:03


