#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jul 14 10:48:10 2025
# Process ID: 4636
# Current directory: D:/multi_cycle_cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5172 D:\multi_cycle_cpu\multi_cycle_cpu.xpr
# Log file: D:/multi_cycle_cpu/vivado.log
# Journal file: D:/multi_cycle_cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/multi_cycle_cpu/multi_cycle_cpu.xpr
update_compile_order -fileset sources_1
generate_target Simulation [get_files D:/multi_cycle_cpu/multi_cycle_cpu.srcs/sources_1/ip/inst_rom/inst_rom.xci]
export_ip_user_files -of_objects [get_files D:/multi_cycle_cpu/multi_cycle_cpu.srcs/sources_1/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/multi_cycle_cpu/multi_cycle_cpu.srcs/sources_1/ip/inst_rom/inst_rom.xci] -directory D:/multi_cycle_cpu/multi_cycle_cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/multi_cycle_cpu/multi_cycle_cpu.ip_user_files -ipstatic_source_dir D:/multi_cycle_cpu/multi_cycle_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/multi_cycle_cpu/multi_cycle_cpu.cache/compile_simlib/modelsim} {questa=D:/multi_cycle_cpu/multi_cycle_cpu.cache/compile_simlib/questa} {riviera=D:/multi_cycle_cpu/multi_cycle_cpu.cache/compile_simlib/riviera} {activehdl=D:/multi_cycle_cpu/multi_cycle_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source testbench.tcl
close_sim
