$date
	Thu Jul 24 15:55:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module controller_tb $end
$scope module uut $end
$var wire 4 ! address [3:0] $end
$var wire 1 " clk $end
$var wire 1 # op $end
$var wire 4 $ opcode [3:0] $end
$var wire 1 % reset $end
$var parameter 4 & add $end
$var parameter 4 ' add_a $end
$var parameter 4 ( and_ $end
$var parameter 4 ) and_a $end
$var parameter 2 * decode $end
$var parameter 2 + execute $end
$var parameter 2 , no_op $end
$var parameter 4 - or_ $end
$var parameter 4 . or_a $end
$var parameter 4 / shr $end
$var parameter 4 0 sub $end
$var parameter 4 1 sub_a $end
$var reg 1 2 a_load $end
$var reg 1 3 acc_load $end
$var reg 1 4 acc_mux $end
$var reg 4 5 addr_next [3:0] $end
$var reg 4 6 addr_reg [3:0] $end
$var reg 3 7 alu_signals [2:0] $end
$var reg 1 8 b_load $end
$var reg 4 9 opcode_next [3:0] $end
$var reg 4 : opcode_reg [3:0] $end
$var reg 2 ; state_next [1:0] $end
$var reg 2 < state_reg [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 1
b10 0
b1000 /
b111 .
b110 -
b0 ,
b10 +
b1 *
b101 )
b100 (
b1 '
b0 &
$end
#0
$dumpvars
b0 <
b0 ;
b0 :
bx 9
08
bx 7
b0 6
b0 5
x4
03
02
1%
bx $
0#
1"
b0 !
$end
#10000
0%
0"
#20000
bx :
1"
#30000
18
12
b0 9
b1 5
b1 ;
1#
b0 $
0"
#40000
04
b0 7
b10 ;
08
02
b0 :
b1 !
b1 6
b1 <
1"
#50000
b10 ;
0#
0"
#60000
b0 ;
13
b10 <
1"
#70000
0"
#80000
03
b0 <
1"
#90000
18
12
b1 9
b10 5
b1 ;
1#
b1 $
0"
#100000
14
b10 ;
08
02
b1 :
b10 !
b10 6
b1 <
1"
#110000
b10 ;
0#
0"
#120000
b0 ;
13
b10 <
1"
#130000
0"
#140000
03
b0 <
1"
#150000
18
12
b10 9
b11 5
b1 ;
1#
b10 $
0"
#160000
04
b1 7
b10 ;
08
02
b10 :
b11 !
b11 6
b1 <
1"
#170000
b10 ;
0#
0"
#180000
b0 ;
13
b10 <
1"
#190000
0"
#200000
03
b0 <
1"
#210000
18
12
b11 9
b100 5
b1 ;
1#
b11 $
0"
#220000
14
b10 ;
08
02
b11 :
b100 !
b100 6
b1 <
1"
#230000
b10 ;
0#
0"
#240000
b0 ;
13
b10 <
1"
#250000
0"
#260000
03
b0 <
1"
#270000
18
12
b100 9
b101 5
b1 ;
1#
b100 $
0"
#280000
04
b10 7
b10 ;
08
02
b100 :
b101 !
b101 6
b1 <
1"
#290000
b10 ;
0#
0"
#300000
b0 ;
13
b10 <
1"
#310000
0"
#320000
03
b0 <
1"
#330000
18
12
b101 9
b110 5
b1 ;
1#
b101 $
0"
#340000
14
b10 ;
08
02
b101 :
b110 !
b110 6
b1 <
1"
#350000
b10 ;
0#
0"
#360000
b0 ;
13
b10 <
1"
#370000
0"
#380000
03
b0 <
1"
#390000
18
12
b110 9
b111 5
b1 ;
1#
b110 $
0"
#400000
04
b11 7
b10 ;
08
02
b110 :
b111 !
b111 6
b1 <
1"
#410000
b10 ;
0#
0"
#420000
b0 ;
13
b10 <
1"
#430000
0"
#440000
03
b0 <
1"
#450000
18
12
b111 9
b1000 5
b1 ;
1#
b111 $
0"
#460000
14
b10 ;
08
02
b111 :
b1000 !
b1000 6
b1 <
1"
#470000
b10 ;
0#
0"
#480000
b0 ;
13
b10 <
1"
#490000
0"
#500000
03
b0 <
1"
#510000
18
12
b1000 9
b1001 5
b1 ;
1#
b1000 $
0"
#520000
04
b100 7
b10 ;
08
02
b1000 :
b1001 !
b1001 6
b1 <
1"
#530000
b10 ;
0#
0"
#540000
b0 ;
13
b10 <
1"
#550000
0"
#560000
03
b0 <
1"
#570000
18
12
b1001 9
b1010 5
b1 ;
1#
b1001 $
0"
#580000
b0 ;
08
02
b1001 :
b1010 !
b1010 6
b1 <
1"
#590000
b0 ;
0#
0"
#600000
b0 <
1"
#610000
0"
#620000
1"
#630000
0"
