{
  "module_name": "ccu_gate.h",
  "hash_id": "f2faf14c4446a950f9b0564b68cacb3fb7f3c31513b69b3f9ce993087fec69ee",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/sunxi-ng/ccu_gate.h",
  "human_readable_source": " \n \n\n#ifndef _CCU_GATE_H_\n#define _CCU_GATE_H_\n\n#include <linux/clk-provider.h>\n\n#include \"ccu_common.h\"\n\nstruct ccu_gate {\n\tu32\t\t\tenable;\n\n\tstruct ccu_common\tcommon;\n};\n\n#define SUNXI_CCU_GATE(_struct, _name, _parent, _reg, _gate, _flags)\t\\\n\tstruct ccu_gate _struct = {\t\t\t\t\t\\\n\t\t.enable\t= _gate,\t\t\t\t\t\\\n\t\t.common\t= {\t\t\t\t\t\t\\\n\t\t\t.reg\t\t= _reg,\t\t\t\t\\\n\t\t\t.hw.init\t= CLK_HW_INIT(_name,\t\t\\\n\t\t\t\t\t\t      _parent,\t\t\\\n\t\t\t\t\t\t      &ccu_gate_ops,\t\\\n\t\t\t\t\t\t      _flags),\t\t\\\n\t\t}\t\t\t\t\t\t\t\\\n\t}\n\n#define SUNXI_CCU_GATE_HW(_struct, _name, _parent, _reg, _gate, _flags)\t\\\n\tstruct ccu_gate _struct = {\t\t\t\t\t\\\n\t\t.enable\t= _gate,\t\t\t\t\t\\\n\t\t.common\t= {\t\t\t\t\t\t\\\n\t\t\t.reg\t\t= _reg,\t\t\t\t\\\n\t\t\t.hw.init\t= CLK_HW_INIT_HW(_name,\t\t\\\n\t\t\t\t\t\t\t _parent,\t\\\n\t\t\t\t\t\t\t &ccu_gate_ops,\t\\\n\t\t\t\t\t\t\t _flags),\t\\\n\t\t}\t\t\t\t\t\t\t\\\n\t}\n\n#define SUNXI_CCU_GATE_FW(_struct, _name, _parent, _reg, _gate, _flags)\t\\\n\tstruct ccu_gate _struct = {\t\t\t\t\t\\\n\t\t.enable\t= _gate,\t\t\t\t\t\\\n\t\t.common\t= {\t\t\t\t\t\t\\\n\t\t\t.reg\t\t= _reg,\t\t\t\t\\\n\t\t\t.hw.init\t= CLK_HW_INIT_FW_NAME(_name,\t\\\n\t\t\t\t\t\t\t      _parent,\t\\\n\t\t\t\t\t\t\t      &ccu_gate_ops, \\\n\t\t\t\t\t\t\t      _flags),\t\\\n\t\t}\t\t\t\t\t\t\t\\\n\t}\n\n \n#define SUNXI_CCU_GATE_HWS(_struct, _name, _parent, _reg, _gate, _flags) \\\n\tstruct ccu_gate _struct = {\t\t\t\t\t\\\n\t\t.enable\t= _gate,\t\t\t\t\t\\\n\t\t.common\t= {\t\t\t\t\t\t\\\n\t\t\t.reg\t\t= _reg,\t\t\t\t\\\n\t\t\t.hw.init\t= CLK_HW_INIT_HWS(_name,\t\\\n\t\t\t\t\t\t\t  _parent,\t\\\n\t\t\t\t\t\t\t  &ccu_gate_ops, \\\n\t\t\t\t\t\t\t  _flags),\t\\\n\t\t}\t\t\t\t\t\t\t\\\n\t}\n\n#define SUNXI_CCU_GATE_HWS_WITH_PREDIV(_struct, _name, _parent, _reg,\t\\\n\t\t\t\t       _gate, _prediv, _flags)\t\t\\\n\tstruct ccu_gate _struct = {\t\t\t\t\t\\\n\t\t.enable\t= _gate,\t\t\t\t\t\\\n\t\t.common\t= {\t\t\t\t\t\t\\\n\t\t\t.reg\t\t= _reg,\t\t\t\t\\\n\t\t\t.prediv\t\t= _prediv,\t\t\t\\\n\t\t\t.features\t= CCU_FEATURE_ALL_PREDIV,\t\\\n\t\t\t.hw.init\t= CLK_HW_INIT_HWS(_name,\t\\\n\t\t\t\t\t\t\t  _parent,\t\\\n\t\t\t\t\t\t\t  &ccu_gate_ops, \\\n\t\t\t\t\t\t\t  _flags),\t\\\n\t\t}\t\t\t\t\t\t\t\\\n\t}\n\n#define SUNXI_CCU_GATE_DATA(_struct, _name, _data, _reg, _gate, _flags)\t\\\n\tstruct ccu_gate _struct = {\t\t\t\t\t\\\n\t\t.enable\t= _gate,\t\t\t\t\t\\\n\t\t.common\t= {\t\t\t\t\t\t\\\n\t\t\t.reg\t\t= _reg,\t\t\t\t\\\n\t\t\t.hw.init\t=\t\t\t\t\\\n\t\t\t\tCLK_HW_INIT_PARENTS_DATA(_name,\t\t\\\n\t\t\t\t\t\t\t _data,\t\t\\\n\t\t\t\t\t\t\t &ccu_gate_ops,\t\\\n\t\t\t\t\t\t\t _flags),\t\\\n\t\t}\t\t\t\t\t\t\t\\\n\t}\n\n#define SUNXI_CCU_GATE_DATA_WITH_PREDIV(_struct, _name, _parent, _reg,\t\\\n\t\t\t\t\t_gate, _prediv, _flags)\t\t\\\n\tstruct ccu_gate _struct = {\t\t\t\t\t\\\n\t\t.enable\t= _gate,\t\t\t\t\t\\\n\t\t.common\t= {\t\t\t\t\t\t\\\n\t\t\t.reg\t\t= _reg,\t\t\t\t\\\n\t\t\t.prediv\t\t= _prediv,\t\t\t\\\n\t\t\t.features\t= CCU_FEATURE_ALL_PREDIV,\t\\\n\t\t\t.hw.init\t= CLK_HW_INIT_PARENTS_DATA(_name, \\\n\t\t\t\t\t\t\t\t   _parent, \\\n\t\t\t\t\t\t\t\t   &ccu_gate_ops, \\\n\t\t\t\t\t\t\t\t   _flags), \\\n\t\t}\t\t\t\t\t\t\t\\\n\t}\n\nstatic inline struct ccu_gate *hw_to_ccu_gate(struct clk_hw *hw)\n{\n\tstruct ccu_common *common = hw_to_ccu_common(hw);\n\n\treturn container_of(common, struct ccu_gate, common);\n}\n\nvoid ccu_gate_helper_disable(struct ccu_common *common, u32 gate);\nint ccu_gate_helper_enable(struct ccu_common *common, u32 gate);\nint ccu_gate_helper_is_enabled(struct ccu_common *common, u32 gate);\n\nextern const struct clk_ops ccu_gate_ops;\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}