INFO-FLOW: Workspace /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1 opened at Mon Nov 18 23:55:50 KST 2024
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command     create_platform done; 0.12 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.18 sec.
Execute   create_clock -period 7.5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 7.5 -name default 
Execute     ap_set_clock -name default -period 7.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7.5ns.
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.28 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.35 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.14 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.35 seconds; current allocated memory: 0.000 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 198.496 MB.
INFO: [HLS 200-10] Analyzing design file 'src/yolo_conv.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/yolo_conv.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/yolo_conv.cpp -foptimization-record-file=/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv.cpp.clang.out.log 2> /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top yolo_conv_top -name=yolo_conv_top 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/clang.out.log 2> /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.29 sec.
WARNING: [HLS 207-5529] 'factor' in '#pragma HLS array_reshape' is ignored (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:759:47)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.26 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.4 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.44 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.6 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.69 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.26 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv.pp.0.cpp -I/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv.pp.0.cpp.clang.out.log 2> /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.33 sec.
WARNING: [HLS 207-5292] unused parameter 'src' (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_structs.hpp:517:30)
WARNING: [HLS 207-5292] unused parameter '_data' (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_structs.hpp:528:30)
WARNING: [HLS 207-5292] unused parameter 'index' (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_structs.hpp:541:14)
WARNING: [HLS 207-5292] unused parameter 'index' (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_structs.hpp:552:20)
WARNING: [HLS 207-5292] unused parameter 'stride' (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_structs.hpp:1036:41)
WARNING: [HLS 207-5292] unused parameter 'index' (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_structs.hpp:1224:102)
WARNING: [HLS 207-5292] unused parameter 'index' (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_structs.hpp:1530:34)
WARNING: [HLS 207-5292] unused parameter 'output_ch' (src/yolo_conv.cpp:290:161)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.62 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.89 seconds; current allocated memory: 204.141 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv.g.bc -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 1.13 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.13 sec.
Execute       run_link_or_opt -opt -out /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=yolo_conv_top -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=yolo_conv_top -reflow-float-conversion -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.42 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.42 sec.
Execute       run_link_or_opt -out /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=yolo_conv_top 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=yolo_conv_top -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=yolo_conv_top -mllvm -hls-db-dir -mllvm /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=7.5 -x ir /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 5.03 sec.
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<3, 418, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, (_ramtype)6, 1>::shift_pixels_up(int)' into 'xf::cv::LineBuffer<3, 418, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, (_ramtype)6, 1>::shift_up(int)' (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:1018:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<3, 418, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, (_ramtype)6, 1>::insert_bottom_row(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, int)' into 'xf::cv::LineBuffer<3, 418, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, (_ramtype)6, 1>::insert_top(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, int)' (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:1042:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<3, 418, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, (_ramtype)6, 1>::shift_up(int)' into 'yolo_line_buffer(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, xf::cv::LineBuffer<3, 418, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, (_ramtype)6, 1>*, int)' (src/yolo_conv.cpp:249:13)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<3, 418, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, (_ramtype)6, 1>::insert_top(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, int)' into 'yolo_line_buffer(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, xf::cv::LineBuffer<3, 418, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, (_ramtype)6, 1>*, int)' (src/yolo_conv.cpp:250:13)
INFO: [HLS 214-131] Inlining function 'xf::cv::Window<3, 3, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::insert_pixel(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, int, int)' into 'xf::cv::Window<3, 3, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::insert(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, int, int)' (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:633:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::Window<3, 3, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::Window()' into 'slide_window(int, xf::cv::LineBuffer<3, 418, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, (_ramtype)6, 1>*)' (src/yolo_conv.cpp:256:14)
INFO: [HLS 214-131] Inlining function 'xf::cv::Window<3, 3, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::insert(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, int, int)' into 'slide_window(int, xf::cv::LineBuffer<3, 418, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, (_ramtype)6, 1>*)' (src/yolo_conv.cpp:263:18)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<3, 418, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, (_ramtype)6, 1>::getval(int, int)' into 'slide_window(int, xf::cv::LineBuffer<3, 418, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, (_ramtype)6, 1>*)' (src/yolo_conv.cpp:262:48)
INFO: [HLS 214-131] Inlining function 'xf::cv::Window<3, 3, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::getval(int, int)' into 'window_macc(xf::cv::Window<3, 3, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >, local_weight_type)' (src/yolo_conv.cpp:278:33)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<3, 418, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, (_ramtype)6, 1>::LineBuffer()' into 'yolo_conv_top(hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&, hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&, ap_uint<6>, ap_uint<6>, ap_uint<4>, ap_uint<4>, ap_uint<9>, ap_uint<9>, ap_uint<9>, ap_uint<3>)' (src/yolo_conv.cpp:28:17)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<3, 418, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, (_ramtype)6, 1>::LineBuffer()' into 'yolo_conv_top(hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&, hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&, ap_uint<6>, ap_uint<6>, ap_uint<4>, ap_uint<4>, ap_uint<9>, ap_uint<9>, ap_uint<9>, ap_uint<3>)' (src/yolo_conv.cpp:29:17)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<3, 418, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, (_ramtype)6, 1>::LineBuffer()' into 'yolo_conv_top(hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&, hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&, ap_uint<6>, ap_uint<6>, ap_uint<4>, ap_uint<4>, ap_uint<9>, ap_uint<9>, ap_uint<9>, ap_uint<3>)' (src/yolo_conv.cpp:30:17)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<3, 418, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, (_ramtype)6, 1>::LineBuffer()' into 'yolo_conv_top(hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&, hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&, ap_uint<6>, ap_uint<6>, ap_uint<4>, ap_uint<4>, ap_uint<9>, ap_uint<9>, ap_uint<9>, ap_uint<3>)' (src/yolo_conv.cpp:31:17)
INFO: [HLS 214-131] Inlining function 'xf::cv::Window<3, 3, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::Window()' into 'yolo_conv_top(hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&, hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&, ap_uint<6>, ap_uint<6>, ap_uint<4>, ap_uint<4>, ap_uint<9>, ap_uint<9>, ap_uint<9>, ap_uint<3>)' (src/yolo_conv.cpp:139:70)
INFO: [HLS 214-131] Inlining function 'xf::cv::Window<3, 3, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::Window()' into 'yolo_conv_top(hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&, hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&, ap_uint<6>, ap_uint<6>, ap_uint<4>, ap_uint<4>, ap_uint<9>, ap_uint<9>, ap_uint<9>, ap_uint<3>)' (src/yolo_conv.cpp:139:53)
INFO: [HLS 214-131] Inlining function 'xf::cv::Window<3, 3, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::Window()' into 'yolo_conv_top(hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&, hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&, ap_uint<6>, ap_uint<6>, ap_uint<4>, ap_uint<4>, ap_uint<9>, ap_uint<9>, ap_uint<9>, ap_uint<3>)' (src/yolo_conv.cpp:139:36)
INFO: [HLS 214-131] Inlining function 'xf::cv::Window<3, 3, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::Window()' into 'yolo_conv_top(hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&, hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&, ap_uint<6>, ap_uint<6>, ap_uint<4>, ap_uint<4>, ap_uint<9>, ap_uint<9>, ap_uint<9>, ap_uint<3>)' (src/yolo_conv.cpp:139:19)
INFO: [HLS 214-377] Adding 'ref.tmp177' into disaggregation list because there's array-partition pragma applied on the struct field (src/yolo_conv.cpp:141:25)
INFO: [HLS 214-377] Adding 'ref.tmp180' into disaggregation list because there's array-partition pragma applied on the struct field (src/yolo_conv.cpp:142:25)
INFO: [HLS 214-377] Adding 'ref.tmp183' into disaggregation list because there's array-partition pragma applied on the struct field (src/yolo_conv.cpp:143:25)
INFO: [HLS 214-377] Adding 'ref.tmp186' into disaggregation list because there's array-partition pragma applied on the struct field (src/yolo_conv.cpp:144:25)
INFO: [HLS 214-377] Adding 'kernel_window_0' into disaggregation list because there's array-partition pragma applied on the struct field (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:48:9)
INFO: [HLS 214-377] Adding 'kernel_window_0' into disaggregation list because there's array-partition pragma applied on the struct field (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:47:9)
INFO: [HLS 214-377] Adding 'kernel_window_1' into disaggregation list because there's array-partition pragma applied on the struct field (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:48:9)
INFO: [HLS 214-377] Adding 'kernel_window_1' into disaggregation list because there's array-partition pragma applied on the struct field (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:47:9)
INFO: [HLS 214-377] Adding 'kernel_window_2' into disaggregation list because there's array-partition pragma applied on the struct field (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:48:9)
INFO: [HLS 214-377] Adding 'kernel_window_2' into disaggregation list because there's array-partition pragma applied on the struct field (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:47:9)
INFO: [HLS 214-377] Adding 'kernel_window_3' into disaggregation list because there's array-partition pragma applied on the struct field (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:48:9)
INFO: [HLS 214-377] Adding 'kernel_window_3' into disaggregation list because there's array-partition pragma applied on the struct field (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:47:9)
INFO: [HLS 214-377] Adding 'line_buff_group_3' into disaggregation list because there's array-partition pragma applied on the struct field (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:755:9)
INFO: [HLS 214-377] Adding 'line_buff_group_2' into disaggregation list because there's array-partition pragma applied on the struct field (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:755:9)
INFO: [HLS 214-377] Adding 'line_buff_group_1' into disaggregation list because there's array-partition pragma applied on the struct field (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:755:9)
INFO: [HLS 214-377] Adding 'line_buff_group_0' into disaggregation list because there's array-partition pragma applied on the struct field (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:755:9)
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp186'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp183'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp180'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp177'
INFO: [HLS 214-210] Disaggregating variable 'kernel_window_3' (src/yolo_conv.cpp:139:70)
INFO: [HLS 214-210] Disaggregating variable 'kernel_window_2' (src/yolo_conv.cpp:139:53)
INFO: [HLS 214-210] Disaggregating variable 'kernel_window_1' (src/yolo_conv.cpp:139:36)
INFO: [HLS 214-210] Disaggregating variable 'kernel_window_0' (src/yolo_conv.cpp:139:19)
INFO: [HLS 214-210] Disaggregating variable 'line_buff_group_3' (src/yolo_conv.cpp:31:17)
INFO: [HLS 214-210] Disaggregating variable 'line_buff_group_2' (src/yolo_conv.cpp:30:17)
INFO: [HLS 214-210] Disaggregating variable 'line_buff_group_1' (src/yolo_conv.cpp:29:17)
INFO: [HLS 214-210] Disaggregating variable 'line_buff_group_0' (src/yolo_conv.cpp:28:17)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:44:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_148_7' is marked as complete unroll implied by the pipeline pragma (src/yolo_conv.cpp:148:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_296_1' is marked as complete unroll implied by the pipeline pragma (src/yolo_conv.cpp:296:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_274_1' is marked as complete unroll implied by the pipeline pragma (src/yolo_conv.cpp:274:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_276_2' is marked as complete unroll implied by the pipeline pragma (src/yolo_conv.cpp:276:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_258_1' is marked as complete unroll implied by the pipeline pragma (src/yolo_conv.cpp:258:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_260_2' is marked as complete unroll implied by the pipeline pragma (src/yolo_conv.cpp:260:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_867_1' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:867:23)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:44:5) in function 'yolo_conv_top' completely with a factor of 3 (src/yolo_conv.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_7' (src/yolo_conv.cpp:148:25) in function 'yolo_conv_top' completely with a factor of 32 (src/yolo_conv.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_296_1' (src/yolo_conv.cpp:296:20) in function 'out_stream_merge' completely with a factor of 6 (src/yolo_conv.cpp:291:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_274_1' (src/yolo_conv.cpp:274:20) in function 'window_macc' completely with a factor of 3 (src/yolo_conv.cpp:271:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_276_2' (src/yolo_conv.cpp:276:21) in function 'window_macc' completely with a factor of 3 (src/yolo_conv.cpp:271:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_258_1' (src/yolo_conv.cpp:258:20) in function 'slide_window' completely with a factor of 3 (src/yolo_conv.cpp:255:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_260_2' (src/yolo_conv.cpp:260:21) in function 'slide_window' completely with a factor of 3 (src/yolo_conv.cpp:255:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:44:5) in function 'slide_window' completely with a factor of 3 (src/yolo_conv.cpp:255:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_867_1' (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:867:23) in function 'yolo_line_buffer' completely with a factor of 2 (src/yolo_conv.cpp:247:0)
INFO: [HLS 214-178] Inlining function 'yolo_line_buffer(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, xf::cv::LineBuffer<3, 418, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, (_ramtype)6, 1>*, int)' into 'yolo_conv_top(hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&, hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&, ap_uint<6>, ap_uint<6>, ap_uint<4>, ap_uint<4>, ap_uint<9>, ap_uint<9>, ap_uint<9>, ap_uint<3>)' (src/yolo_conv.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to 'out_stream_group': Complete partitioning on dimension 1. (src/yolo_conv.cpp:23:20)
INFO: [HLS 214-248] Applying array_partition to 'line_buff_group_0': Complete partitioning on dimension 2. (src/yolo_conv.cpp:28:17)
INFO: [HLS 214-248] Applying array_partition to 'line_buff_group_1': Complete partitioning on dimension 2. (src/yolo_conv.cpp:29:17)
INFO: [HLS 214-248] Applying array_partition to 'line_buff_group_2': Complete partitioning on dimension 2. (src/yolo_conv.cpp:30:17)
INFO: [HLS 214-248] Applying array_partition to 'line_buff_group_3': Complete partitioning on dimension 2. (src/yolo_conv.cpp:31:17)
INFO: [HLS 214-248] Applying array_partition to 'val_output': Complete partitioning on dimension 1. (src/yolo_conv.cpp:33:14)
INFO: [HLS 214-248] Applying array_partition to 'local_mem_group': Block partitioning with factor 8 on dimension 1. Complete partitioning on dimension 3. (src/yolo_conv.cpp:38:20)
INFO: [HLS 214-248] Applying array_partition to 'kernel_window_0': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (src/yolo_conv.cpp:139:19)
INFO: [HLS 214-248] Applying array_partition to 'kernel_window_1': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (src/yolo_conv.cpp:139:36)
INFO: [HLS 214-248] Applying array_partition to 'kernel_window_2': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (src/yolo_conv.cpp:139:53)
INFO: [HLS 214-248] Applying array_partition to 'kernel_window_3': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (src/yolo_conv.cpp:139:70)
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp177': Complete partitioning on dimension 1. Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp180': Complete partitioning on dimension 1. Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp183': Complete partitioning on dimension 1. Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp186': Complete partitioning on dimension 1. Complete partitioning on dimension 2.
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_stream_group_0' with compact=bit mode in 16-bits (src/yolo_conv.cpp:23:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_stream_group_1' with compact=bit mode in 16-bits (src/yolo_conv.cpp:23:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_stream_group_2' with compact=bit mode in 16-bits (src/yolo_conv.cpp:23:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_stream_group_3' with compact=bit mode in 16-bits (src/yolo_conv.cpp:23:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_stream_group_4' with compact=bit mode in 16-bits (src/yolo_conv.cpp:23:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_stream_group_5' with compact=bit mode in 16-bits (src/yolo_conv.cpp:23:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_stream_group_6' with compact=bit mode in 16-bits (src/yolo_conv.cpp:23:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_stream_group_7' with compact=bit mode in 16-bits (src/yolo_conv.cpp:23:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_stream_group_8' with compact=bit mode in 16-bits (src/yolo_conv.cpp:23:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_stream_group_9' with compact=bit mode in 16-bits (src/yolo_conv.cpp:23:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_stream_group_10' with compact=bit mode in 16-bits (src/yolo_conv.cpp:23:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_stream_group_11' with compact=bit mode in 16-bits (src/yolo_conv.cpp:23:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_stream_group_12' with compact=bit mode in 16-bits (src/yolo_conv.cpp:23:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_stream_group_13' with compact=bit mode in 16-bits (src/yolo_conv.cpp:23:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_stream_group_14' with compact=bit mode in 16-bits (src/yolo_conv.cpp:23:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_stream_group_15' with compact=bit mode in 16-bits (src/yolo_conv.cpp:23:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_stream_group_16' with compact=bit mode in 16-bits (src/yolo_conv.cpp:23:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_stream_group_17' with compact=bit mode in 16-bits (src/yolo_conv.cpp:23:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_stream_group_18' with compact=bit mode in 16-bits (src/yolo_conv.cpp:23:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_stream_group_19' with compact=bit mode in 16-bits (src/yolo_conv.cpp:23:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_stream_group_20' with compact=bit mode in 16-bits (src/yolo_conv.cpp:23:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_stream_group_21' with compact=bit mode in 16-bits (src/yolo_conv.cpp:23:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_stream_group_22' with compact=bit mode in 16-bits (src/yolo_conv.cpp:23:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_stream_group_23' with compact=bit mode in 16-bits (src/yolo_conv.cpp:23:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_stream_group_24' with compact=bit mode in 16-bits (src/yolo_conv.cpp:23:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_stream_group_25' with compact=bit mode in 16-bits (src/yolo_conv.cpp:23:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_stream_group_26' with compact=bit mode in 16-bits (src/yolo_conv.cpp:23:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_stream_group_27' with compact=bit mode in 16-bits (src/yolo_conv.cpp:23:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_stream_group_28' with compact=bit mode in 16-bits (src/yolo_conv.cpp:23:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_stream_group_29' with compact=bit mode in 16-bits (src/yolo_conv.cpp:23:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_stream_group_30' with compact=bit mode in 16-bits (src/yolo_conv.cpp:23:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_stream_group_31' with compact=bit mode in 16-bits (src/yolo_conv.cpp:23:20)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.86 seconds. CPU system time: 0.23 seconds. Elapsed time: 7.12 seconds; current allocated memory: 204.867 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 204.867 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top yolo_conv_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.0.bc -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.92 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.93 seconds; current allocated memory: 230.449 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.1.bc -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 2.13 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.19 seconds; current allocated memory: 252.387 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.g.1.bc to /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.o.1.bc -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-102] Partitioning array 'window.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'window.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'window.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp194' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp195' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp202' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp203' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp211' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp212' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp224' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp225' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp194.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp194.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp194.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp202.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp202.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp202.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp211.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp211.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp211.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp224.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp224.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp224.2' automatically.
Command         transform done; 4.23 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/yolo_conv.cpp:177:12) in function 'yolo_conv_top'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/yolo_conv.cpp:177:12) in function 'yolo_conv_top'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/yolo_conv.cpp:177:12) in function 'yolo_conv_top'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/yolo_conv.cpp:177:12) in function 'yolo_conv_top'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/yolo_conv.cpp:177:12) in function 'yolo_conv_top'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/yolo_conv.cpp:177:12) in function 'yolo_conv_top'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/yolo_conv.cpp:177:12) in function 'yolo_conv_top'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/yolo_conv.cpp:177:12) in function 'yolo_conv_top'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/yolo_conv.cpp:177:12) in function 'yolo_conv_top'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/yolo_conv.cpp:177:12) in function 'yolo_conv_top'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/yolo_conv.cpp:177:12) in function 'yolo_conv_top'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/yolo_conv.cpp:177:12) in function 'yolo_conv_top'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/yolo_conv.cpp:177:12) in function 'yolo_conv_top'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/yolo_conv.cpp:177:12) in function 'yolo_conv_top'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/yolo_conv.cpp:177:12) in function 'yolo_conv_top'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/yolo_conv.cpp:177:12) in function 'yolo_conv_top'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/yolo_conv.cpp:177:12) in function 'yolo_conv_top'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/yolo_conv.cpp:177:12) in function 'yolo_conv_top'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/yolo_conv.cpp:177:12) in function 'yolo_conv_top'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/yolo_conv.cpp:177:12) in function 'yolo_conv_top'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/yolo_conv.cpp:177:12) in function 'yolo_conv_top'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/yolo_conv.cpp:177:12) in function 'yolo_conv_top'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/yolo_conv.cpp:177:12) in function 'yolo_conv_top'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/yolo_conv.cpp:177:12) in function 'yolo_conv_top'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/yolo_conv.cpp:177:12) in function 'yolo_conv_top'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/yolo_conv.cpp:177:12) in function 'yolo_conv_top'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/yolo_conv.cpp:177:12) in function 'yolo_conv_top'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/yolo_conv.cpp:177:12) in function 'yolo_conv_top'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/yolo_conv.cpp:177:12) in function 'yolo_conv_top'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/yolo_conv.cpp:177:12) in function 'yolo_conv_top'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/yolo_conv.cpp:177:12) in function 'yolo_conv_top'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/yolo_conv.cpp:177:12) in function 'yolo_conv_top'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'window_macc' (src/yolo_conv.cpp:282:2)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'post_process' (src/yolo_conv.cpp:214:3)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'out_stream_merge' (src/yolo_conv.cpp:290:69)...30 expression(s) balanced.
Command         transform done; 0.78 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.01 seconds; current allocated memory: 306.484 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.o.2.bc -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_52_2' (src/yolo_conv.cpp:36:23) in function 'yolo_conv_top' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_1' (src/yolo_conv.cpp:36:23) in function 'yolo_conv_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_5' (src/yolo_conv.cpp:33:14) in function 'yolo_conv_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_84_4' (src/yolo_conv.cpp:33:14) in function 'yolo_conv_top'.
INFO: [HLS 200-472] Inferring partial write operation for 'local_mem_group.data.V' (src/yolo_conv.cpp:60:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_mem_group.data.V.1' (src/yolo_conv.cpp:63:40)
INFO: [HLS 200-472] Inferring partial write operation for 'local_mem_group.data.V.2' (src/yolo_conv.cpp:64:40)
INFO: [HLS 200-472] Inferring partial write operation for 'local_mem_group.data.V.3' (src/yolo_conv.cpp:65:40)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buff_group_0.val.V' (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871:14)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buff_group_0.val.V.2' (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908:24)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V.2' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V.1' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V.2' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V.1' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V.2' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V.1' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V.2' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V.1' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V.2' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V.1' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V.2' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V.1' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V.2' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V.1' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V.2' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V.1' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V.2' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V.1' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V.2' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V.1' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V.2' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V.1' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V.2' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V.1' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V.2' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V.1' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V.2' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V.1' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V.2' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V.1' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V.2' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V.1' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V.2' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V.1' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V.2' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V.1' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V.2' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V.1' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V.2' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V.1' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V.2' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V.1' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V.2' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V.1' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V.2' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V.1' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V.2' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V.1' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V.2' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V.1' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V.2' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V.1' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V.2' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V.1' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V.2' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V.1' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V.2' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V.1' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V.2' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V.1' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V.2' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V.1' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V.2' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V.1' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V.2' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V.1' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V.2' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V.1' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V.2' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V.1' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V.2' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V.1' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V.2' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V.1' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V.2' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V.1' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V.2' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V.1' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V.2' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V.1' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V.2' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V.1' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V.2' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V.1' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V.2' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V.1' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V.2' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V.1' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V.2' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V.1' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V.2' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V.1' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V.2' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V.1' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V.2' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V.1' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V.2' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V.1' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V.2' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V.1' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V.2' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V.1' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V.2' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V.1' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V.2' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V.1' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V.2' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V.1' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V.2' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V.1' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V.2' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V.1' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V.2' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V.1' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V.2' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V.1' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V.2' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V.1' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V.2' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V.1' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V.2' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V.1' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V.2' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V.1' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V.2' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V.1' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V.2' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V.1' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V.2' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V.1' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V.2' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V.1' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V.2' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V.1' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V.2' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V.1' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V.2' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V.1' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V.2' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V.1' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V.2' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V.1' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V.2' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V.1' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V.2' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V.1' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V.2' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V.1' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V.2' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V.1' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V.2' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V.1' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V.2' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V.1' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V.2' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V.1' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V.2' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V.1' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V.2' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V.1' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V.2' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V.1' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V.2' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V.1' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V.2' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V.1' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V.2' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V.1' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V.2' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V.1' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V.2' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V.1' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V.2' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V.1' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V.2' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V.1' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V.2' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V.1' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V.2' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V.1' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V.2' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V.1' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V.2' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V.1' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V.2' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V.1' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V.2' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V.1' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V.2' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V.1' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V.2' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V.1' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V.2' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V.1' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V.2' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V.1' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V.2' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V.1' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V.2' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V.1' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V.2' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V.1' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V.2' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V.1' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V.2' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V.1' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V.2' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V.1' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V.2' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V.1' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V.2' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V.1' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V.2' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V.1' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V.2' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V.1' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V.2' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V.1' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V.2' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V.1' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V.2' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V.1' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V.2' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V.1' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V.2' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V.1' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V.2' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V.1' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V.2' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V.1' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V.2' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V.1' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V.2' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V.1' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V.2' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V.1' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V.2' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V.1' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V.2' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V.1' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V.2' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V.1' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V.2' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V.1' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V.2' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V.1' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V.2' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V.1' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V.2' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V.1' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V.2' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V.1' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V.2' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V.1' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V.2' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V.1' (src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_conv.cpp:31).
Command         transform done; 5.64 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.64 seconds; current allocated memory: 388.574 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 14.79 sec.
Command     elaborate done; 24.81 sec.
Execute     ap_eval exec zip -j /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'yolo_conv_top' ...
Execute       ap_set_top_model yolo_conv_top 
Execute       get_model_list yolo_conv_top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model yolo_conv_top 
Execute       preproc_iomode -model yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 
Execute       preproc_iomode -model out_stream_merge 
Execute       preproc_iomode -model write_output 
Execute       preproc_iomode -model post_process 
Execute       preproc_iomode -model window_macc 
Execute       preproc_iomode -model slide_window 
Execute       preproc_iomode -model yolo_conv_top_Pipeline_VITIS_LOOP_55_3 
Execute       get_model_list yolo_conv_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: yolo_conv_top_Pipeline_VITIS_LOOP_55_3 slide_window window_macc post_process write_output out_stream_merge yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 yolo_conv_top
INFO-FLOW: Configuring Module : yolo_conv_top_Pipeline_VITIS_LOOP_55_3 ...
Execute       set_default_model yolo_conv_top_Pipeline_VITIS_LOOP_55_3 
Execute       apply_spec_resource_limit yolo_conv_top_Pipeline_VITIS_LOOP_55_3 
INFO-FLOW: Configuring Module : slide_window ...
Execute       set_default_model slide_window 
Execute       apply_spec_resource_limit slide_window 
INFO-FLOW: Configuring Module : window_macc ...
Execute       set_default_model window_macc 
Execute       apply_spec_resource_limit window_macc 
INFO-FLOW: Configuring Module : post_process ...
Execute       set_default_model post_process 
Execute       apply_spec_resource_limit post_process 
INFO-FLOW: Configuring Module : write_output ...
Execute       set_default_model write_output 
Execute       apply_spec_resource_limit write_output 
INFO-FLOW: Configuring Module : out_stream_merge ...
Execute       set_default_model out_stream_merge 
Execute       apply_spec_resource_limit out_stream_merge 
INFO-FLOW: Configuring Module : yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 ...
Execute       set_default_model yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 
Execute       apply_spec_resource_limit yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 
INFO-FLOW: Configuring Module : yolo_conv_top ...
Execute       set_default_model yolo_conv_top 
Execute       apply_spec_resource_limit yolo_conv_top 
INFO-FLOW: Model list for preprocess: yolo_conv_top_Pipeline_VITIS_LOOP_55_3 slide_window window_macc post_process write_output out_stream_merge yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 yolo_conv_top
INFO-FLOW: Preprocessing Module: yolo_conv_top_Pipeline_VITIS_LOOP_55_3 ...
Execute       set_default_model yolo_conv_top_Pipeline_VITIS_LOOP_55_3 
Execute       cdfg_preprocess -model yolo_conv_top_Pipeline_VITIS_LOOP_55_3 
Execute       rtl_gen_preprocess yolo_conv_top_Pipeline_VITIS_LOOP_55_3 
INFO-FLOW: Preprocessing Module: slide_window ...
Execute       set_default_model slide_window 
Execute       cdfg_preprocess -model slide_window 
Execute       rtl_gen_preprocess slide_window 
INFO-FLOW: Preprocessing Module: window_macc ...
Execute       set_default_model window_macc 
Execute       cdfg_preprocess -model window_macc 
Execute       rtl_gen_preprocess window_macc 
INFO-FLOW: Preprocessing Module: post_process ...
Execute       set_default_model post_process 
Execute       cdfg_preprocess -model post_process 
Execute       rtl_gen_preprocess post_process 
INFO-FLOW: Preprocessing Module: write_output ...
Execute       set_default_model write_output 
Execute       cdfg_preprocess -model write_output 
Execute       rtl_gen_preprocess write_output 
INFO-FLOW: Preprocessing Module: out_stream_merge ...
Execute       set_default_model out_stream_merge 
Execute       cdfg_preprocess -model out_stream_merge 
Execute       rtl_gen_preprocess out_stream_merge 
INFO-FLOW: Preprocessing Module: yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 ...
Execute       set_default_model yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 
Execute       cdfg_preprocess -model yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 
Command       cdfg_preprocess done; 0.57 sec.
Execute       rtl_gen_preprocess yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 
INFO-FLOW: Preprocessing Module: yolo_conv_top ...
Execute       set_default_model yolo_conv_top 
Execute       cdfg_preprocess -model yolo_conv_top 
Execute       rtl_gen_preprocess yolo_conv_top 
INFO-FLOW: Model list for synthesis: yolo_conv_top_Pipeline_VITIS_LOOP_55_3 slide_window window_macc post_process write_output out_stream_merge yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 yolo_conv_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'yolo_conv_top_Pipeline_VITIS_LOOP_55_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model yolo_conv_top_Pipeline_VITIS_LOOP_55_3 
Execute       schedule -model yolo_conv_top_Pipeline_VITIS_LOOP_55_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_66'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_65'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_64'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_70'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_69'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_68'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_34'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_33'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_32'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_39'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_38'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_37'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_43'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_42'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_41'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_48'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_47'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_46'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_52'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_51'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_50'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_57'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_56'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_55'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_61'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_60'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_59'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_71'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_63'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_67'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_35'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_44'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_36'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_40'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_53'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_45'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_49'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_62'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_54'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_58'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_55_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 395.902 MB.
Execute       syn_report -verbosereport -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top_Pipeline_VITIS_LOOP_55_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top_Pipeline_VITIS_LOOP_55_3.sched.adb -f 
INFO-FLOW: Finish scheduling yolo_conv_top_Pipeline_VITIS_LOOP_55_3.
Execute       set_default_model yolo_conv_top_Pipeline_VITIS_LOOP_55_3 
Execute       bind -model yolo_conv_top_Pipeline_VITIS_LOOP_55_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 395.902 MB.
Execute       syn_report -verbosereport -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top_Pipeline_VITIS_LOOP_55_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top_Pipeline_VITIS_LOOP_55_3.bind.adb -f 
INFO-FLOW: Finish binding yolo_conv_top_Pipeline_VITIS_LOOP_55_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'slide_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model slide_window 
Execute       schedule -model slide_window 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'slide_window'.
INFO: [HLS 200-876] Unable to schedule the whole 2 cycles 'load' operation ('kernel_window.val.V', /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297) on array 'line_buff_0' within the first cycle (II = 1). Simulation mismatch may occur if the input data is modified before this operation completes.
WARNING: [HLS 200-885] The II Violation in module 'slide_window' (function 'slide_window'): Unable to schedule 'load' operation ('kernel_window.val.V', /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297) on array 'line_buff_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'line_buff_0'.
WARNING: [HLS 200-885] The II Violation in module 'slide_window' (function 'slide_window'): Unable to schedule 'load' operation ('kernel_window.val.V', /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297) on array 'line_buff_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'line_buff_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, function 'slide_window'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 395.902 MB.
Execute       syn_report -verbosereport -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/slide_window.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/slide_window.sched.adb -f 
INFO-FLOW: Finish scheduling slide_window.
Execute       set_default_model slide_window 
Execute       bind -model slide_window 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 395.902 MB.
Execute       syn_report -verbosereport -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/slide_window.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/slide_window.bind.adb -f 
INFO-FLOW: Finish binding slide_window.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window_macc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model window_macc 
Execute       schedule -model window_macc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'window_macc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, function 'window_macc'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 396.207 MB.
Execute       syn_report -verbosereport -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/window_macc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/window_macc.sched.adb -f 
INFO-FLOW: Finish scheduling window_macc.
Execute       set_default_model window_macc 
Execute       bind -model window_macc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 396.207 MB.
Execute       syn_report -verbosereport -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/window_macc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/window_macc.bind.adb -f 
INFO-FLOW: Finish binding window_macc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'post_process' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model post_process 
Execute       schedule -model post_process 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'post_process'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'post_process'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 396.645 MB.
Execute       syn_report -verbosereport -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/post_process.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/post_process.sched.adb -f 
INFO-FLOW: Finish scheduling post_process.
Execute       set_default_model post_process 
Execute       bind -model post_process 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 396.645 MB.
Execute       syn_report -verbosereport -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/post_process.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/post_process.bind.adb -f 
INFO-FLOW: Finish binding post_process.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_output 
Execute       schedule -model write_output 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'write_output'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'write_output'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 396.645 MB.
Execute       syn_report -verbosereport -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/write_output.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/write_output.sched.adb -f 
INFO-FLOW: Finish scheduling write_output.
Execute       set_default_model write_output 
Execute       bind -model write_output 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 396.645 MB.
Execute       syn_report -verbosereport -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/write_output.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/write_output.bind.adb -f 
INFO-FLOW: Finish binding write_output.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'out_stream_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model out_stream_merge 
Execute       schedule -model out_stream_merge 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'out_stream_merge'.
WARNING: [HLS 200-880] The II Violation in module 'out_stream_merge' (function 'out_stream_merge'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('outStream_write_ln329', src/yolo_conv.cpp:329) on port 'outStream' (src/yolo_conv.cpp:329) and axis write operation ('outStream_write_ln329', src/yolo_conv.cpp:329) on port 'outStream' (src/yolo_conv.cpp:329).
WARNING: [HLS 200-880] The II Violation in module 'out_stream_merge' (function 'out_stream_merge'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('outStream_write_ln329', src/yolo_conv.cpp:329) on port 'outStream' (src/yolo_conv.cpp:329) and axis write operation ('outStream_write_ln329', src/yolo_conv.cpp:329) on port 'outStream' (src/yolo_conv.cpp:329).
WARNING: [HLS 200-880] The II Violation in module 'out_stream_merge' (function 'out_stream_merge'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('outStream_write_ln329', src/yolo_conv.cpp:329) on port 'outStream' (src/yolo_conv.cpp:329) and axis write operation ('outStream_write_ln329', src/yolo_conv.cpp:329) on port 'outStream' (src/yolo_conv.cpp:329).
WARNING: [HLS 200-880] The II Violation in module 'out_stream_merge' (function 'out_stream_merge'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('outStream_write_ln329', src/yolo_conv.cpp:329) on port 'outStream' (src/yolo_conv.cpp:329) and axis write operation ('outStream_write_ln329', src/yolo_conv.cpp:329) on port 'outStream' (src/yolo_conv.cpp:329).
WARNING: [HLS 200-880] The II Violation in module 'out_stream_merge' (function 'out_stream_merge'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between axis write operation ('outStream_write_ln329', src/yolo_conv.cpp:329) on port 'outStream' (src/yolo_conv.cpp:329) and axis write operation ('outStream_write_ln329', src/yolo_conv.cpp:329) on port 'outStream' (src/yolo_conv.cpp:329).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 9, function 'out_stream_merge'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 398.402 MB.
Execute       syn_report -verbosereport -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/out_stream_merge.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/out_stream_merge.sched.adb -f 
INFO-FLOW: Finish scheduling out_stream_merge.
Execute       set_default_model out_stream_merge 
Execute       bind -model out_stream_merge 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 398.402 MB.
Execute       syn_report -verbosereport -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/out_stream_merge.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/out_stream_merge.bind.adb -f 
INFO-FLOW: Finish binding out_stream_merge.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 
Execute       schedule -model yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln871) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_71'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_70'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_69'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_68'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_67'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_66'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_65'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_64'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_63'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_62'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_61'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_60'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_59'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_58'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_57'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_56'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_55'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_54'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_53'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_52'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_51'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_50'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_49'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_48'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_47'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_46'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_45'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_44'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_43'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_42'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_41'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_40'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_39'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_38'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_37'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_36'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_35'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_34'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_33'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_32'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_mem_group_data_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6'.
WARNING: [HLS 200-880] The II Violation in module 'yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6' (loop 'VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'call' operation ('tmp_s', src/yolo_conv.cpp:141) to 'slide_window' and 'load' operation ('line_buff_group_0_val_V_1_load', /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871) on array 'line_buff_group_0_val_V_1'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 6 of 'call' operation ('_ln200', src/yolo_conv.cpp:200) to 'out_stream_merge'.
WARNING: [HLS 200-875] II = 8 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 6 of 'call' operation ('_ln200', src/yolo_conv.cpp:200) to 'out_stream_merge'.
WARNING: [HLS 200-880] The II Violation in module 'yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6' (loop 'VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'call' operation ('_ln200', src/yolo_conv.cpp:200) to 'out_stream_merge' and fifo request operation ('tmp_7', src/yolo_conv.cpp:177) on port 'out_stream_group_0' (src/yolo_conv.cpp:177).
WARNING: [HLS 200-880] The II Violation in module 'yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6' (loop 'VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'call' operation ('_ln200', src/yolo_conv.cpp:200) to 'out_stream_merge' and fifo request operation ('tmp_7', src/yolo_conv.cpp:177) on port 'out_stream_group_0' (src/yolo_conv.cpp:177).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 46, loop 'VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6'
WARNING: [HLS 200-871] Estimated clock period (7.4695ns) exceeds the target (target clock period: 7.5ns, clock uncertainty: 2.025ns, effective delay budget: 5.475ns).
WARNING: [HLS 200-1016] The critical path in module 'yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6' consists of the following:	'xor' operation ('xor_ln896_60') [4667]  (0.978 ns)
	'and' operation ('carry') [4668]  (0.978 ns)
	'select' operation ('deleted_zeros') [4674]  (0 ns)
	'xor' operation ('xor_ln895_60') [4680]  (0 ns)
	'or' operation ('or_ln895_30') [4681]  (0 ns)
	'and' operation ('overflow') [4683]  (0.993 ns)
	'or' operation ('or_ln346_30') [4689]  (0.978 ns)
	'select' operation ('output_rec.V') [4690]  (0.805 ns)
	'call' operation ('_ln179', src/yolo_conv.cpp:179) to 'write_output' [4694]  (2.74 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 11.66 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 11.73 seconds; current allocated memory: 475.961 MB.
Execute       syn_report -verbosereport -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.47 sec.
Execute       db_write -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6.sched.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6.
Execute       set_default_model yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 
Execute       bind -model yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.87 seconds. CPU system time: 0 seconds. Elapsed time: 1.89 seconds; current allocated memory: 475.961 MB.
Execute       syn_report -verbosereport -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.63 sec.
Execute       db_write -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6.bind.adb -f 
Command       db_write done; 0.15 sec.
INFO-FLOW: Finish binding yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'yolo_conv_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model yolo_conv_top 
Execute       schedule -model yolo_conv_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.89 seconds; current allocated memory: 475.961 MB.
Execute       syn_report -verbosereport -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.sched.adb -f 
INFO-FLOW: Finish scheduling yolo_conv_top.
Execute       set_default_model yolo_conv_top 
Execute       bind -model yolo_conv_top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.48 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 475.961 MB.
Execute       syn_report -verbosereport -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.33 sec.
Execute       db_write -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.bind.adb -f 
INFO-FLOW: Finish binding yolo_conv_top.
Execute       get_model_list yolo_conv_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess yolo_conv_top_Pipeline_VITIS_LOOP_55_3 
Execute       rtl_gen_preprocess slide_window 
Execute       rtl_gen_preprocess window_macc 
Execute       rtl_gen_preprocess post_process 
Execute       rtl_gen_preprocess write_output 
Execute       rtl_gen_preprocess out_stream_merge 
Execute       rtl_gen_preprocess yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 
Execute       rtl_gen_preprocess yolo_conv_top 
INFO-FLOW: Model list for RTL generation: yolo_conv_top_Pipeline_VITIS_LOOP_55_3 slide_window window_macc post_process write_output out_stream_merge yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 yolo_conv_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'yolo_conv_top_Pipeline_VITIS_LOOP_55_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model yolo_conv_top_Pipeline_VITIS_LOOP_55_3 -top_prefix yolo_conv_top_ -sub_prefix yolo_conv_top_ -mg_file /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top_Pipeline_VITIS_LOOP_55_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'yolo_conv_top_Pipeline_VITIS_LOOP_55_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0 seconds. Elapsed time: 1.38 seconds; current allocated memory: 475.961 MB.
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl yolo_conv_top_Pipeline_VITIS_LOOP_55_3 -style xilinx -f -lang vhdl -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/syn/vhdl/yolo_conv_top_yolo_conv_top_Pipeline_VITIS_LOOP_55_3 
Execute       gen_rtl yolo_conv_top_Pipeline_VITIS_LOOP_55_3 -style xilinx -f -lang vlog -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/syn/verilog/yolo_conv_top_yolo_conv_top_Pipeline_VITIS_LOOP_55_3 
Execute       syn_report -csynth -model yolo_conv_top_Pipeline_VITIS_LOOP_55_3 -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/syn/report/yolo_conv_top_Pipeline_VITIS_LOOP_55_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model yolo_conv_top_Pipeline_VITIS_LOOP_55_3 -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/syn/report/yolo_conv_top_Pipeline_VITIS_LOOP_55_3_csynth.xml 
Execute       syn_report -verbosereport -model yolo_conv_top_Pipeline_VITIS_LOOP_55_3 -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top_Pipeline_VITIS_LOOP_55_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model yolo_conv_top_Pipeline_VITIS_LOOP_55_3 -f -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top_Pipeline_VITIS_LOOP_55_3.adb 
Execute       db_write -model yolo_conv_top_Pipeline_VITIS_LOOP_55_3 -bindview -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info yolo_conv_top_Pipeline_VITIS_LOOP_55_3 -p /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top_Pipeline_VITIS_LOOP_55_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'slide_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model slide_window -top_prefix yolo_conv_top_ -sub_prefix yolo_conv_top_ -mg_file /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/slide_window.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'slide_window' pipeline 'slide_window' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_10ns_12_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'slide_window'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 475.961 MB.
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl slide_window -style xilinx -f -lang vhdl -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/syn/vhdl/yolo_conv_top_slide_window 
Execute       gen_rtl slide_window -style xilinx -f -lang vlog -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/syn/verilog/yolo_conv_top_slide_window 
Execute       syn_report -csynth -model slide_window -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/syn/report/slide_window_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model slide_window -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/syn/report/slide_window_csynth.xml 
Execute       syn_report -verbosereport -model slide_window -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/slide_window.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model slide_window -f -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/slide_window.adb 
Execute       db_write -model slide_window -bindview -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info slide_window -p /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/slide_window 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window_macc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model window_macc -top_prefix yolo_conv_top_ -sub_prefix yolo_conv_top_ -mg_file /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/window_macc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_32ns_32_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_32s_32_4_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_32_4_0': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'window_macc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 475.961 MB.
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl window_macc -style xilinx -f -lang vhdl -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/syn/vhdl/yolo_conv_top_window_macc 
Execute       gen_rtl window_macc -style xilinx -f -lang vlog -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/syn/verilog/yolo_conv_top_window_macc 
Execute       syn_report -csynth -model window_macc -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/syn/report/window_macc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model window_macc -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/syn/report/window_macc_csynth.xml 
Execute       syn_report -verbosereport -model window_macc -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/window_macc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model window_macc -f -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/window_macc.adb 
Execute       db_write -model window_macc -bindview -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info window_macc -p /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/window_macc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'post_process' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model post_process -top_prefix yolo_conv_top_ -sub_prefix yolo_conv_top_ -mg_file /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/post_process.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'post_process'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 475.961 MB.
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl post_process -style xilinx -f -lang vhdl -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/syn/vhdl/yolo_conv_top_post_process 
Execute       gen_rtl post_process -style xilinx -f -lang vlog -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/syn/verilog/yolo_conv_top_post_process 
Execute       syn_report -csynth -model post_process -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/syn/report/post_process_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model post_process -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/syn/report/post_process_csynth.xml 
Execute       syn_report -verbosereport -model post_process -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/post_process.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model post_process -f -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/post_process.adb 
Execute       db_write -model post_process -bindview -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info post_process -p /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/post_process 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model write_output -top_prefix yolo_conv_top_ -sub_prefix yolo_conv_top_ -mg_file /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/write_output.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 475.961 MB.
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_output -style xilinx -f -lang vhdl -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/syn/vhdl/yolo_conv_top_write_output 
Execute       gen_rtl write_output -style xilinx -f -lang vlog -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/syn/verilog/yolo_conv_top_write_output 
Execute       syn_report -csynth -model write_output -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/syn/report/write_output_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model write_output -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/syn/report/write_output_csynth.xml 
Execute       syn_report -verbosereport -model write_output -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/write_output.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model write_output -f -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/write_output.adb 
Execute       db_write -model write_output -bindview -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info write_output -p /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/write_output 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'out_stream_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model out_stream_merge -top_prefix yolo_conv_top_ -sub_prefix yolo_conv_top_ -mg_file /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/out_stream_merge.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'out_stream_merge' pipeline 'out_stream_merge' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'out_stream_merge'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 475.961 MB.
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl out_stream_merge -style xilinx -f -lang vhdl -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/syn/vhdl/yolo_conv_top_out_stream_merge 
Execute       gen_rtl out_stream_merge -style xilinx -f -lang vlog -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/syn/verilog/yolo_conv_top_out_stream_merge 
Execute       syn_report -csynth -model out_stream_merge -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/syn/report/out_stream_merge_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       syn_report -rtlxml -model out_stream_merge -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/syn/report/out_stream_merge_csynth.xml 
Execute       syn_report -verbosereport -model out_stream_merge -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/out_stream_merge.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model out_stream_merge -f -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/out_stream_merge.adb 
Execute       db_write -model out_stream_merge -bindview -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info out_stream_merge -p /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/out_stream_merge 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 -top_prefix yolo_conv_top_ -sub_prefix yolo_conv_top_ -mg_file /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6' pipeline 'VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_9ns_9ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6'.
Command       create_rtl_model done; 0.79 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 512.344 MB.
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 -style xilinx -f -lang vhdl -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/syn/vhdl/yolo_conv_top_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 
Execute       gen_rtl yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 -style xilinx -f -lang vlog -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/syn/verilog/yolo_conv_top_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 
Execute       syn_report -csynth -model yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/syn/report/yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.01 sec.
Execute       syn_report -rtlxml -model yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/syn/report/yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_csynth.xml 
Command       syn_report done; 0.5 sec.
Execute       syn_report -verbosereport -model yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 2.16 sec.
Execute       db_write -model yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 -f -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6.adb 
Command       db_write done; 0.68 sec.
Execute       db_write -model yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 -bindview -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 -p /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'yolo_conv_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model yolo_conv_top -top_prefix  -sub_prefix yolo_conv_top_ -mg_file /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_conv_top/inStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_conv_top/outStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_conv_top/output_ch' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_conv_top/input_ch' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_conv_top/fold_output_ch' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_conv_top/fold_input_ch' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_conv_top/input_h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_conv_top/input_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_conv_top/real_input_h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_conv_top/fold_win_area' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'yolo_conv_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'output_ch', 'input_ch', 'fold_output_ch', 'fold_input_ch', 'input_h', 'input_w', 'real_input_h', 'fold_win_area' to AXI-Lite port CTRL_BUS.
INFO: [RTGEN 206-100] Generating core module 'am_addmul_9ns_1ns_13ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_4ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'yolo_conv_top'.
INFO: [RTMG 210-278] Implementing memory 'yolo_conv_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'yolo_conv_top_local_mem_group_data_V_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_0_U(yolo_conv_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_1_U(yolo_conv_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_2_U(yolo_conv_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_3_U(yolo_conv_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_4_U(yolo_conv_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_5_U(yolo_conv_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_6_U(yolo_conv_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_7_U(yolo_conv_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_8_U(yolo_conv_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_9_U(yolo_conv_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_10_U(yolo_conv_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_11_U(yolo_conv_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_12_U(yolo_conv_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_13_U(yolo_conv_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_14_U(yolo_conv_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_15_U(yolo_conv_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_16_U(yolo_conv_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_17_U(yolo_conv_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_18_U(yolo_conv_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_19_U(yolo_conv_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_20_U(yolo_conv_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_21_U(yolo_conv_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_22_U(yolo_conv_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_23_U(yolo_conv_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_24_U(yolo_conv_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_25_U(yolo_conv_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_26_U(yolo_conv_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_27_U(yolo_conv_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_28_U(yolo_conv_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_29_U(yolo_conv_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_30_U(yolo_conv_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_31_U(yolo_conv_top_fifo_w16_d2_S)' using Shift Registers.
Command       create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.1 seconds. CPU system time: 0.1 seconds. Elapsed time: 5.24 seconds; current allocated memory: 597.418 MB.
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl yolo_conv_top -istop -style xilinx -f -lang vhdl -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/syn/vhdl/yolo_conv_top 
Execute       gen_rtl yolo_conv_top -istop -style xilinx -f -lang vlog -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/syn/verilog/yolo_conv_top 
Execute       syn_report -csynth -model yolo_conv_top -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/syn/report/yolo_conv_top_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model yolo_conv_top -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/syn/report/yolo_conv_top_csynth.xml 
Execute       syn_report -verbosereport -model yolo_conv_top -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.37 sec.
Execute       db_write -model yolo_conv_top -f -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.adb 
Execute       db_write -model yolo_conv_top -bindview -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info yolo_conv_top -p /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top 
Execute       export_constraint_db -f -tool general -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.constraint.tcl 
Execute       syn_report -designview -model yolo_conv_top -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.design.xml 
Command       syn_report done; 1.2 sec.
Execute       syn_report -csynthDesign -model yolo_conv_top -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model yolo_conv_top -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model yolo_conv_top -o /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.protoinst 
Execute       sc_get_clocks yolo_conv_top 
Execute       sc_get_portdomain yolo_conv_top 
INFO-FLOW: Model list for RTL component generation: yolo_conv_top_Pipeline_VITIS_LOOP_55_3 slide_window window_macc post_process write_output out_stream_merge yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 yolo_conv_top
INFO-FLOW: Handling components in module [yolo_conv_top_Pipeline_VITIS_LOOP_55_3] ... 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top_Pipeline_VITIS_LOOP_55_3.compgen.tcl 
INFO-FLOW: Found component yolo_conv_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model yolo_conv_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [slide_window] ... 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/slide_window.compgen.tcl 
INFO-FLOW: Found component yolo_conv_top_mul_3ns_10ns_12_1_1.
INFO-FLOW: Append model yolo_conv_top_mul_3ns_10ns_12_1_1
INFO-FLOW: Handling components in module [window_macc] ... 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/window_macc.compgen.tcl 
INFO-FLOW: Found component yolo_conv_top_mul_mul_16s_16s_32_4_0.
INFO-FLOW: Append model yolo_conv_top_mul_mul_16s_16s_32_4_0
INFO-FLOW: Found component yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.
INFO-FLOW: Append model yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0
INFO-FLOW: Found component yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0.
INFO-FLOW: Append model yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0
INFO-FLOW: Handling components in module [post_process] ... 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/post_process.compgen.tcl 
INFO-FLOW: Handling components in module [write_output] ... 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/write_output.compgen.tcl 
INFO-FLOW: Handling components in module [out_stream_merge] ... 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/out_stream_merge.compgen.tcl 
INFO-FLOW: Handling components in module [yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6] ... 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6.compgen.tcl 
INFO-FLOW: Found component yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1.
INFO-FLOW: Append model yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1
INFO-FLOW: Found component yolo_conv_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model yolo_conv_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [yolo_conv_top] ... 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.compgen.tcl 
INFO-FLOW: Found component yolo_conv_top_mul_6ns_6ns_12_1_1.
INFO-FLOW: Append model yolo_conv_top_mul_6ns_6ns_12_1_1
INFO-FLOW: Found component yolo_conv_top_mul_9ns_4ns_13_1_1.
INFO-FLOW: Append model yolo_conv_top_mul_9ns_4ns_13_1_1
INFO-FLOW: Found component yolo_conv_top_am_addmul_9ns_1ns_13ns_22_4_1.
INFO-FLOW: Append model yolo_conv_top_am_addmul_9ns_1ns_13ns_22_4_1
INFO-FLOW: Found component yolo_conv_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W.
INFO-FLOW: Append model yolo_conv_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W
INFO-FLOW: Found component yolo_conv_top_local_mem_group_data_V_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model yolo_conv_top_local_mem_group_data_V_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component yolo_conv_top_fifo_w16_d2_S.
INFO-FLOW: Append model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: Found component yolo_conv_top_fifo_w16_d2_S.
INFO-FLOW: Append model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: Found component yolo_conv_top_fifo_w16_d2_S.
INFO-FLOW: Append model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: Found component yolo_conv_top_fifo_w16_d2_S.
INFO-FLOW: Append model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: Found component yolo_conv_top_fifo_w16_d2_S.
INFO-FLOW: Append model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: Found component yolo_conv_top_fifo_w16_d2_S.
INFO-FLOW: Append model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: Found component yolo_conv_top_fifo_w16_d2_S.
INFO-FLOW: Append model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: Found component yolo_conv_top_fifo_w16_d2_S.
INFO-FLOW: Append model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: Found component yolo_conv_top_fifo_w16_d2_S.
INFO-FLOW: Append model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: Found component yolo_conv_top_fifo_w16_d2_S.
INFO-FLOW: Append model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: Found component yolo_conv_top_fifo_w16_d2_S.
INFO-FLOW: Append model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: Found component yolo_conv_top_fifo_w16_d2_S.
INFO-FLOW: Append model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: Found component yolo_conv_top_fifo_w16_d2_S.
INFO-FLOW: Append model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: Found component yolo_conv_top_fifo_w16_d2_S.
INFO-FLOW: Append model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: Found component yolo_conv_top_fifo_w16_d2_S.
INFO-FLOW: Append model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: Found component yolo_conv_top_fifo_w16_d2_S.
INFO-FLOW: Append model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: Found component yolo_conv_top_fifo_w16_d2_S.
INFO-FLOW: Append model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: Found component yolo_conv_top_fifo_w16_d2_S.
INFO-FLOW: Append model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: Found component yolo_conv_top_fifo_w16_d2_S.
INFO-FLOW: Append model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: Found component yolo_conv_top_fifo_w16_d2_S.
INFO-FLOW: Append model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: Found component yolo_conv_top_fifo_w16_d2_S.
INFO-FLOW: Append model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: Found component yolo_conv_top_fifo_w16_d2_S.
INFO-FLOW: Append model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: Found component yolo_conv_top_fifo_w16_d2_S.
INFO-FLOW: Append model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: Found component yolo_conv_top_fifo_w16_d2_S.
INFO-FLOW: Append model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: Found component yolo_conv_top_fifo_w16_d2_S.
INFO-FLOW: Append model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: Found component yolo_conv_top_fifo_w16_d2_S.
INFO-FLOW: Append model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: Found component yolo_conv_top_fifo_w16_d2_S.
INFO-FLOW: Append model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: Found component yolo_conv_top_fifo_w16_d2_S.
INFO-FLOW: Append model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: Found component yolo_conv_top_fifo_w16_d2_S.
INFO-FLOW: Append model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: Found component yolo_conv_top_fifo_w16_d2_S.
INFO-FLOW: Append model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: Found component yolo_conv_top_fifo_w16_d2_S.
INFO-FLOW: Append model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: Found component yolo_conv_top_fifo_w16_d2_S.
INFO-FLOW: Append model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: Found component yolo_conv_top_CTRL_BUS_s_axi.
INFO-FLOW: Append model yolo_conv_top_CTRL_BUS_s_axi
INFO-FLOW: Found component yolo_conv_top_regslice_both.
INFO-FLOW: Append model yolo_conv_top_regslice_both
INFO-FLOW: Found component yolo_conv_top_regslice_both.
INFO-FLOW: Append model yolo_conv_top_regslice_both
INFO-FLOW: Append model yolo_conv_top_Pipeline_VITIS_LOOP_55_3
INFO-FLOW: Append model slide_window
INFO-FLOW: Append model window_macc
INFO-FLOW: Append model post_process
INFO-FLOW: Append model write_output
INFO-FLOW: Append model out_stream_merge
INFO-FLOW: Append model yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6
INFO-FLOW: Append model yolo_conv_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: yolo_conv_top_flow_control_loop_pipe_sequential_init yolo_conv_top_mul_3ns_10ns_12_1_1 yolo_conv_top_mul_mul_16s_16s_32_4_0 yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0 yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0 yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1 yolo_conv_top_flow_control_loop_pipe_sequential_init yolo_conv_top_mul_6ns_6ns_12_1_1 yolo_conv_top_mul_9ns_4ns_13_1_1 yolo_conv_top_am_addmul_9ns_1ns_13ns_22_4_1 yolo_conv_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W yolo_conv_top_local_mem_group_data_V_RAM_1WNR_AUTO_1R1W yolo_conv_top_fifo_w16_d2_S yolo_conv_top_fifo_w16_d2_S yolo_conv_top_fifo_w16_d2_S yolo_conv_top_fifo_w16_d2_S yolo_conv_top_fifo_w16_d2_S yolo_conv_top_fifo_w16_d2_S yolo_conv_top_fifo_w16_d2_S yolo_conv_top_fifo_w16_d2_S yolo_conv_top_fifo_w16_d2_S yolo_conv_top_fifo_w16_d2_S yolo_conv_top_fifo_w16_d2_S yolo_conv_top_fifo_w16_d2_S yolo_conv_top_fifo_w16_d2_S yolo_conv_top_fifo_w16_d2_S yolo_conv_top_fifo_w16_d2_S yolo_conv_top_fifo_w16_d2_S yolo_conv_top_fifo_w16_d2_S yolo_conv_top_fifo_w16_d2_S yolo_conv_top_fifo_w16_d2_S yolo_conv_top_fifo_w16_d2_S yolo_conv_top_fifo_w16_d2_S yolo_conv_top_fifo_w16_d2_S yolo_conv_top_fifo_w16_d2_S yolo_conv_top_fifo_w16_d2_S yolo_conv_top_fifo_w16_d2_S yolo_conv_top_fifo_w16_d2_S yolo_conv_top_fifo_w16_d2_S yolo_conv_top_fifo_w16_d2_S yolo_conv_top_fifo_w16_d2_S yolo_conv_top_fifo_w16_d2_S yolo_conv_top_fifo_w16_d2_S yolo_conv_top_fifo_w16_d2_S yolo_conv_top_CTRL_BUS_s_axi yolo_conv_top_regslice_both yolo_conv_top_regslice_both yolo_conv_top_Pipeline_VITIS_LOOP_55_3 slide_window window_macc post_process write_output out_stream_merge yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 yolo_conv_top
INFO-FLOW: Generating /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model yolo_conv_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model yolo_conv_top_mul_3ns_10ns_12_1_1
INFO-FLOW: To file: write model yolo_conv_top_mul_mul_16s_16s_32_4_0
INFO-FLOW: To file: write model yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0
INFO-FLOW: To file: write model yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0
INFO-FLOW: To file: write model yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1
INFO-FLOW: To file: write model yolo_conv_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model yolo_conv_top_mul_6ns_6ns_12_1_1
INFO-FLOW: To file: write model yolo_conv_top_mul_9ns_4ns_13_1_1
INFO-FLOW: To file: write model yolo_conv_top_am_addmul_9ns_1ns_13ns_22_4_1
INFO-FLOW: To file: write model yolo_conv_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W
INFO-FLOW: To file: write model yolo_conv_top_local_mem_group_data_V_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: To file: write model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: To file: write model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: To file: write model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: To file: write model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: To file: write model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: To file: write model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: To file: write model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: To file: write model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: To file: write model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: To file: write model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: To file: write model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: To file: write model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: To file: write model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: To file: write model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: To file: write model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: To file: write model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: To file: write model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: To file: write model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: To file: write model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: To file: write model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: To file: write model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: To file: write model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: To file: write model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: To file: write model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: To file: write model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: To file: write model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: To file: write model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: To file: write model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: To file: write model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: To file: write model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: To file: write model yolo_conv_top_fifo_w16_d2_S
INFO-FLOW: To file: write model yolo_conv_top_CTRL_BUS_s_axi
INFO-FLOW: To file: write model yolo_conv_top_regslice_both
INFO-FLOW: To file: write model yolo_conv_top_regslice_both
INFO-FLOW: To file: write model yolo_conv_top_Pipeline_VITIS_LOOP_55_3
INFO-FLOW: To file: write model slide_window
INFO-FLOW: To file: write model window_macc
INFO-FLOW: To file: write model post_process
INFO-FLOW: To file: write model write_output
INFO-FLOW: To file: write model out_stream_merge
INFO-FLOW: To file: write model yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6
INFO-FLOW: To file: write model yolo_conv_top
INFO-FLOW: Generating /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=7.500 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/vlog' tclDir='/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db' modelList='yolo_conv_top_flow_control_loop_pipe_sequential_init
yolo_conv_top_mul_3ns_10ns_12_1_1
yolo_conv_top_mul_mul_16s_16s_32_4_0
yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0
yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0
yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1
yolo_conv_top_flow_control_loop_pipe_sequential_init
yolo_conv_top_mul_6ns_6ns_12_1_1
yolo_conv_top_mul_9ns_4ns_13_1_1
yolo_conv_top_am_addmul_9ns_1ns_13ns_22_4_1
yolo_conv_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W
yolo_conv_top_local_mem_group_data_V_RAM_1WNR_AUTO_1R1W
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_CTRL_BUS_s_axi
yolo_conv_top_regslice_both
yolo_conv_top_regslice_both
yolo_conv_top_Pipeline_VITIS_LOOP_55_3
slide_window
window_macc
post_process
write_output
out_stream_merge
yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6
yolo_conv_top
' expOnly='0'
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top_Pipeline_VITIS_LOOP_55_3.compgen.tcl 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/slide_window.compgen.tcl 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/window_macc.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/post_process.compgen.tcl 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/write_output.compgen.tcl 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/out_stream_merge.compgen.tcl 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         source ./CTRL_BUS.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.02 seconds; current allocated memory: 601.449 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='yolo_conv_top_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name post_process
INFO-FLOW: No bind nodes found for module_name write_output
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='yolo_conv_top_flow_control_loop_pipe_sequential_init
yolo_conv_top_mul_3ns_10ns_12_1_1
yolo_conv_top_mul_mul_16s_16s_32_4_0
yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0
yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0
yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1
yolo_conv_top_flow_control_loop_pipe_sequential_init
yolo_conv_top_mul_6ns_6ns_12_1_1
yolo_conv_top_mul_9ns_4ns_13_1_1
yolo_conv_top_am_addmul_9ns_1ns_13ns_22_4_1
yolo_conv_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W
yolo_conv_top_local_mem_group_data_V_RAM_1WNR_AUTO_1R1W
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_CTRL_BUS_s_axi
yolo_conv_top_regslice_both
yolo_conv_top_regslice_both
yolo_conv_top_Pipeline_VITIS_LOOP_55_3
slide_window
window_macc
post_process
write_output
out_stream_merge
yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6
yolo_conv_top
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.compgen.dataonly.tcl 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.compgen.dataonly.tcl 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.compgen.dataonly.tcl 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top_Pipeline_VITIS_LOOP_55_3.tbgen.tcl 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/slide_window.tbgen.tcl 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/window_macc.tbgen.tcl 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/post_process.tbgen.tcl 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/write_output.tbgen.tcl 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/out_stream_merge.tbgen.tcl 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6.tbgen.tcl 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.constraint.tcl 
Execute       sc_get_clocks yolo_conv_top 
Execute       source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME CTRL_BUS_s_axi_U SOURCE {} VARIABLE {} MODULE yolo_conv_top LOOP {} BUNDLEDNAME CTRL_BUS DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST yolo_conv_top MODULE2INSTS {yolo_conv_top yolo_conv_top yolo_conv_top_Pipeline_VITIS_LOOP_55_3 grp_yolo_conv_top_Pipeline_VITIS_LOOP_55_3_fu_1526 yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1608 slide_window {grp_slide_window_fu_11764 grp_slide_window_fu_11778} window_macc {grp_window_macc_fu_11798 grp_window_macc_fu_11820 grp_window_macc_fu_11842 grp_window_macc_fu_11864 grp_window_macc_fu_11886 grp_window_macc_fu_11908 grp_window_macc_fu_11930 grp_window_macc_fu_11952 grp_window_macc_fu_11974 grp_window_macc_fu_11996 grp_window_macc_fu_12018 grp_window_macc_fu_12040} post_process {grp_post_process_fu_12062 grp_post_process_fu_12073 grp_post_process_fu_12084} write_output {call_ln179_write_output_fu_12124 call_ln179_write_output_fu_12131 call_ln179_write_output_fu_12138 call_ln179_write_output_fu_12145 call_ln179_write_output_fu_12152 call_ln179_write_output_fu_12159 call_ln179_write_output_fu_12166 call_ln179_write_output_fu_12173 call_ln179_write_output_fu_12180 call_ln179_write_output_fu_12187 call_ln179_write_output_fu_12194 call_ln179_write_output_fu_12201 call_ln179_write_output_fu_12208 call_ln179_write_output_fu_12215 call_ln179_write_output_fu_12222 call_ln179_write_output_fu_12229 call_ln179_write_output_fu_12236 call_ln179_write_output_fu_12243 call_ln179_write_output_fu_12250 call_ln179_write_output_fu_12257 call_ln179_write_output_fu_12264 call_ln179_write_output_fu_12271 call_ln179_write_output_fu_12278 call_ln179_write_output_fu_12285 call_ln179_write_output_fu_12292 call_ln179_write_output_fu_12299 call_ln179_write_output_fu_12306 call_ln179_write_output_fu_12313 call_ln179_write_output_fu_12320 call_ln179_write_output_fu_12327 call_ln179_write_output_fu_12334 call_ln179_write_output_fu_12341} out_stream_merge grp_out_stream_merge_fu_12348} INST2MODULE {yolo_conv_top yolo_conv_top grp_yolo_conv_top_Pipeline_VITIS_LOOP_55_3_fu_1526 yolo_conv_top_Pipeline_VITIS_LOOP_55_3 grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1608 yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 grp_slide_window_fu_11764 slide_window grp_slide_window_fu_11778 slide_window grp_window_macc_fu_11798 window_macc grp_window_macc_fu_11820 window_macc grp_window_macc_fu_11842 window_macc grp_window_macc_fu_11864 window_macc grp_window_macc_fu_11886 window_macc grp_window_macc_fu_11908 window_macc grp_window_macc_fu_11930 window_macc grp_window_macc_fu_11952 window_macc grp_window_macc_fu_11974 window_macc grp_window_macc_fu_11996 window_macc grp_window_macc_fu_12018 window_macc grp_window_macc_fu_12040 window_macc grp_post_process_fu_12062 post_process grp_post_process_fu_12073 post_process grp_post_process_fu_12084 post_process call_ln179_write_output_fu_12124 write_output call_ln179_write_output_fu_12131 write_output call_ln179_write_output_fu_12138 write_output call_ln179_write_output_fu_12145 write_output call_ln179_write_output_fu_12152 write_output call_ln179_write_output_fu_12159 write_output call_ln179_write_output_fu_12166 write_output call_ln179_write_output_fu_12173 write_output call_ln179_write_output_fu_12180 write_output call_ln179_write_output_fu_12187 write_output call_ln179_write_output_fu_12194 write_output call_ln179_write_output_fu_12201 write_output call_ln179_write_output_fu_12208 write_output call_ln179_write_output_fu_12215 write_output call_ln179_write_output_fu_12222 write_output call_ln179_write_output_fu_12229 write_output call_ln179_write_output_fu_12236 write_output call_ln179_write_output_fu_12243 write_output call_ln179_write_output_fu_12250 write_output call_ln179_write_output_fu_12257 write_output call_ln179_write_output_fu_12264 write_output call_ln179_write_output_fu_12271 write_output call_ln179_write_output_fu_12278 write_output call_ln179_write_output_fu_12285 write_output call_ln179_write_output_fu_12292 write_output call_ln179_write_output_fu_12299 write_output call_ln179_write_output_fu_12306 write_output call_ln179_write_output_fu_12313 write_output call_ln179_write_output_fu_12320 write_output call_ln179_write_output_fu_12327 write_output call_ln179_write_output_fu_12334 write_output call_ln179_write_output_fu_12341 write_output grp_out_stream_merge_fu_12348 out_stream_merge} INSTDATA {yolo_conv_top {DEPTH 1 CHILDREN {grp_yolo_conv_top_Pipeline_VITIS_LOOP_55_3_fu_1526 grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1608}} grp_yolo_conv_top_Pipeline_VITIS_LOOP_55_3_fu_1526 {DEPTH 2 CHILDREN {}} grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1608 {DEPTH 2 CHILDREN {grp_slide_window_fu_11764 grp_slide_window_fu_11778 grp_window_macc_fu_11798 grp_window_macc_fu_11820 grp_window_macc_fu_11842 grp_window_macc_fu_11864 grp_window_macc_fu_11886 grp_window_macc_fu_11908 grp_window_macc_fu_11930 grp_window_macc_fu_11952 grp_window_macc_fu_11974 grp_window_macc_fu_11996 grp_window_macc_fu_12018 grp_window_macc_fu_12040 grp_post_process_fu_12062 grp_post_process_fu_12073 grp_post_process_fu_12084 call_ln179_write_output_fu_12124 call_ln179_write_output_fu_12131 call_ln179_write_output_fu_12138 call_ln179_write_output_fu_12145 call_ln179_write_output_fu_12152 call_ln179_write_output_fu_12159 call_ln179_write_output_fu_12166 call_ln179_write_output_fu_12173 call_ln179_write_output_fu_12180 call_ln179_write_output_fu_12187 call_ln179_write_output_fu_12194 call_ln179_write_output_fu_12201 call_ln179_write_output_fu_12208 call_ln179_write_output_fu_12215 call_ln179_write_output_fu_12222 call_ln179_write_output_fu_12229 call_ln179_write_output_fu_12236 call_ln179_write_output_fu_12243 call_ln179_write_output_fu_12250 call_ln179_write_output_fu_12257 call_ln179_write_output_fu_12264 call_ln179_write_output_fu_12271 call_ln179_write_output_fu_12278 call_ln179_write_output_fu_12285 call_ln179_write_output_fu_12292 call_ln179_write_output_fu_12299 call_ln179_write_output_fu_12306 call_ln179_write_output_fu_12313 call_ln179_write_output_fu_12320 call_ln179_write_output_fu_12327 call_ln179_write_output_fu_12334 call_ln179_write_output_fu_12341 grp_out_stream_merge_fu_12348}} grp_slide_window_fu_11764 {DEPTH 3 CHILDREN {}} grp_slide_window_fu_11778 {DEPTH 3 CHILDREN {}} grp_window_macc_fu_11798 {DEPTH 3 CHILDREN {}} grp_window_macc_fu_11820 {DEPTH 3 CHILDREN {}} grp_window_macc_fu_11842 {DEPTH 3 CHILDREN {}} grp_window_macc_fu_11864 {DEPTH 3 CHILDREN {}} grp_window_macc_fu_11886 {DEPTH 3 CHILDREN {}} grp_window_macc_fu_11908 {DEPTH 3 CHILDREN {}} grp_window_macc_fu_11930 {DEPTH 3 CHILDREN {}} grp_window_macc_fu_11952 {DEPTH 3 CHILDREN {}} grp_window_macc_fu_11974 {DEPTH 3 CHILDREN {}} grp_window_macc_fu_11996 {DEPTH 3 CHILDREN {}} grp_window_macc_fu_12018 {DEPTH 3 CHILDREN {}} grp_window_macc_fu_12040 {DEPTH 3 CHILDREN {}} grp_post_process_fu_12062 {DEPTH 3 CHILDREN {}} grp_post_process_fu_12073 {DEPTH 3 CHILDREN {}} grp_post_process_fu_12084 {DEPTH 3 CHILDREN {}} call_ln179_write_output_fu_12124 {DEPTH 3 CHILDREN {}} call_ln179_write_output_fu_12131 {DEPTH 3 CHILDREN {}} call_ln179_write_output_fu_12138 {DEPTH 3 CHILDREN {}} call_ln179_write_output_fu_12145 {DEPTH 3 CHILDREN {}} call_ln179_write_output_fu_12152 {DEPTH 3 CHILDREN {}} call_ln179_write_output_fu_12159 {DEPTH 3 CHILDREN {}} call_ln179_write_output_fu_12166 {DEPTH 3 CHILDREN {}} call_ln179_write_output_fu_12173 {DEPTH 3 CHILDREN {}} call_ln179_write_output_fu_12180 {DEPTH 3 CHILDREN {}} call_ln179_write_output_fu_12187 {DEPTH 3 CHILDREN {}} call_ln179_write_output_fu_12194 {DEPTH 3 CHILDREN {}} call_ln179_write_output_fu_12201 {DEPTH 3 CHILDREN {}} call_ln179_write_output_fu_12208 {DEPTH 3 CHILDREN {}} call_ln179_write_output_fu_12215 {DEPTH 3 CHILDREN {}} call_ln179_write_output_fu_12222 {DEPTH 3 CHILDREN {}} call_ln179_write_output_fu_12229 {DEPTH 3 CHILDREN {}} call_ln179_write_output_fu_12236 {DEPTH 3 CHILDREN {}} call_ln179_write_output_fu_12243 {DEPTH 3 CHILDREN {}} call_ln179_write_output_fu_12250 {DEPTH 3 CHILDREN {}} call_ln179_write_output_fu_12257 {DEPTH 3 CHILDREN {}} call_ln179_write_output_fu_12264 {DEPTH 3 CHILDREN {}} call_ln179_write_output_fu_12271 {DEPTH 3 CHILDREN {}} call_ln179_write_output_fu_12278 {DEPTH 3 CHILDREN {}} call_ln179_write_output_fu_12285 {DEPTH 3 CHILDREN {}} call_ln179_write_output_fu_12292 {DEPTH 3 CHILDREN {}} call_ln179_write_output_fu_12299 {DEPTH 3 CHILDREN {}} call_ln179_write_output_fu_12306 {DEPTH 3 CHILDREN {}} call_ln179_write_output_fu_12313 {DEPTH 3 CHILDREN {}} call_ln179_write_output_fu_12320 {DEPTH 3 CHILDREN {}} call_ln179_write_output_fu_12327 {DEPTH 3 CHILDREN {}} call_ln179_write_output_fu_12334 {DEPTH 3 CHILDREN {}} call_ln179_write_output_fu_12341 {DEPTH 3 CHILDREN {}} grp_out_stream_merge_fu_12348 {DEPTH 3 CHILDREN {}}} MODULEDATA {yolo_conv_top_Pipeline_VITIS_LOOP_55_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_1281_p2 SOURCE src/yolo_conv.cpp:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} slide_window {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_10ns_12_1_1_U78 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984 VARIABLE mul_ln984 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_10ns_12_1_1_U79 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984 VARIABLE mul_ln984_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_10ns_12_1_1_U80 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984 VARIABLE mul_ln984_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln984_fu_181_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984 VARIABLE add_ln984 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln984_1_fu_191_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984 VARIABLE add_ln984_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln984_2_fu_201_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984 VARIABLE add_ln984_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln262_fu_211_p2 SOURCE src/yolo_conv.cpp:262 VARIABLE add_ln262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln984_3_fu_220_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984 VARIABLE add_ln984_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln984_4_fu_230_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984 VARIABLE add_ln984_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln984_5_fu_240_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984 VARIABLE add_ln984_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln262_1_fu_250_p2 SOURCE src/yolo_conv.cpp:262 VARIABLE add_ln262_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln984_6_fu_259_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984 VARIABLE add_ln984_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln984_7_fu_264_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984 VARIABLE add_ln984_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln984_8_fu_269_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984 VARIABLE add_ln984_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} window_macc {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_32s_32_4_0_U93 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_0_U89 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_0_U90 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_32s_32_4_0_U94 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_0_U91 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_32s_32_4_0_U95 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_32ns_32_4_0_U97 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_32_4_0_U92 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_32s_32_4_0_U96 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_32s_32_4_0_U93 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_32s_32_4_0_U94 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_32s_32_4_0_U95 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_32s_32_4_0_U96 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_32ns_32_4_0_U97 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_6_fu_208_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 9 BRAM 0 URAM 0}} out_stream_merge {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME kernel_idx_fu_745_p2 SOURCE {} VARIABLE kernel_idx LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_915_p2 SOURCE {} VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln299_fu_763_p2 SOURCE src/yolo_conv.cpp:299 VARIABLE sub_ln299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME kernel_idx_2_fu_988_p2 SOURCE src/yolo_conv.cpp:298 VARIABLE kernel_idx_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln299_fu_823_p2 SOURCE src/yolo_conv.cpp:299 VARIABLE add_ln299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME kernel_idx_3_fu_1005_p2 SOURCE src/yolo_conv.cpp:298 VARIABLE kernel_idx_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln299_1_fu_845_p2 SOURCE src/yolo_conv.cpp:299 VARIABLE add_ln299_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME kernel_idx_4_fu_1022_p2 SOURCE src/yolo_conv.cpp:298 VARIABLE kernel_idx_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln299_2_fu_867_p2 SOURCE src/yolo_conv.cpp:299 VARIABLE add_ln299_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME kernel_idx_5_fu_1039_p2 SOURCE src/yolo_conv.cpp:298 VARIABLE kernel_idx_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln299_3_fu_889_p2 SOURCE src/yolo_conv.cpp:299 VARIABLE add_ln299_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME conv_row_count_fu_13746_p2 SOURCE {} VARIABLE conv_row_count LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_13764_p2 SOURCE {} VARIABLE empty LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_fu_13349_p2 SOURCE src/yolo_conv.cpp:84 VARIABLE add_ln84 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME row_idx_3_fu_13455_p2 SOURCE src/yolo_conv.cpp:84 VARIABLE row_idx_3 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME conv_row_count_mid1_fu_13806_p2 SOURCE {} VARIABLE conv_row_count_mid1 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_13529_p2 SOURCE src/yolo_conv.cpp:88 VARIABLE add_ln88 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid19_fu_13857_p2 SOURCE src/yolo_conv.cpp:88 VARIABLE p_mid19 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_9ns_9ns_12_4_1_U168 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871 VARIABLE mul_ln871 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_9ns_9ns_12_4_1_U168 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871 VARIABLE add_ln871 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_fu_14389_p2 SOURCE src/yolo_conv.cpp:157 VARIABLE add_ln157 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln158_fu_14560_p2 SOURCE src/yolo_conv.cpp:158 VARIABLE add_ln158 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_fu_14650_p2 SOURCE src/yolo_conv.cpp:159 VARIABLE add_ln159 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln166_fu_13664_p2 SOURCE src/yolo_conv.cpp:166 VARIABLE add_ln166 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_rec_V_97_fu_15386_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE output_rec_V_97 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_rec_V_99_fu_15525_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE output_rec_V_99 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_rec_V_101_fu_15664_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE output_rec_V_101 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_rec_V_103_fu_15989_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE output_rec_V_103 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_rec_V_105_fu_16128_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE output_rec_V_105 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_rec_V_107_fu_16267_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE output_rec_V_107 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_rec_V_109_fu_16562_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE output_rec_V_109 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_rec_V_111_fu_16701_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE output_rec_V_111 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_rec_V_113_fu_16840_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE output_rec_V_113 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_rec_V_115_fu_17135_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE output_rec_V_115 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_rec_V_117_fu_17274_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE output_rec_V_117 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_rec_V_119_fu_17413_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE output_rec_V_119 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_rec_V_121_fu_17708_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE output_rec_V_121 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_rec_V_123_fu_17847_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE output_rec_V_123 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_rec_V_125_fu_17986_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE output_rec_V_125 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_rec_V_127_fu_18281_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE output_rec_V_127 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_rec_V_129_fu_18420_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE output_rec_V_129 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_rec_V_131_fu_18559_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE output_rec_V_131 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_rec_V_133_fu_18854_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE output_rec_V_133 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_rec_V_135_fu_18993_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE output_rec_V_135 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_rec_V_137_fu_19132_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE output_rec_V_137 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_rec_V_139_fu_19427_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE output_rec_V_139 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_rec_V_141_fu_19566_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE output_rec_V_141 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_rec_V_143_fu_19705_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE output_rec_V_143 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_rec_V_145_fu_19996_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE output_rec_V_145 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_rec_V_147_fu_20135_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE output_rec_V_147 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_rec_V_149_fu_20274_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE output_rec_V_149 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_rec_V_151_fu_20552_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE output_rec_V_151 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_rec_V_153_fu_20691_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE output_rec_V_153 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_rec_V_155_fu_20830_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE output_rec_V_155 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_rec_V_157_fu_20976_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE output_rec_V_157 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_rec_V_159_fu_21038_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE output_rec_V_159 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_15237_p2 SOURCE src/yolo_conv.cpp:91 VARIABLE add_ln91 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_fu_15242_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027 LOOP VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 109 BRAM 0 URAM 0}} yolo_conv_top {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_stream_group_0_fifo_U SOURCE {} VARIABLE out_stream_group_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_stream_group_1_fifo_U SOURCE {} VARIABLE out_stream_group_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_stream_group_2_fifo_U SOURCE {} VARIABLE out_stream_group_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_stream_group_3_fifo_U SOURCE {} VARIABLE out_stream_group_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_stream_group_4_fifo_U SOURCE {} VARIABLE out_stream_group_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_stream_group_5_fifo_U SOURCE {} VARIABLE out_stream_group_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_stream_group_6_fifo_U SOURCE {} VARIABLE out_stream_group_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_stream_group_7_fifo_U SOURCE {} VARIABLE out_stream_group_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_stream_group_8_fifo_U SOURCE {} VARIABLE out_stream_group_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_stream_group_9_fifo_U SOURCE {} VARIABLE out_stream_group_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_stream_group_10_fifo_U SOURCE {} VARIABLE out_stream_group_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_stream_group_11_fifo_U SOURCE {} VARIABLE out_stream_group_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_stream_group_12_fifo_U SOURCE {} VARIABLE out_stream_group_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_stream_group_13_fifo_U SOURCE {} VARIABLE out_stream_group_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_stream_group_14_fifo_U SOURCE {} VARIABLE out_stream_group_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_stream_group_15_fifo_U SOURCE {} VARIABLE out_stream_group_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_stream_group_16_fifo_U SOURCE {} VARIABLE out_stream_group_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_stream_group_17_fifo_U SOURCE {} VARIABLE out_stream_group_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_stream_group_18_fifo_U SOURCE {} VARIABLE out_stream_group_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_stream_group_19_fifo_U SOURCE {} VARIABLE out_stream_group_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_stream_group_20_fifo_U SOURCE {} VARIABLE out_stream_group_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_stream_group_21_fifo_U SOURCE {} VARIABLE out_stream_group_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_stream_group_22_fifo_U SOURCE {} VARIABLE out_stream_group_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_stream_group_23_fifo_U SOURCE {} VARIABLE out_stream_group_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_stream_group_24_fifo_U SOURCE {} VARIABLE out_stream_group_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_stream_group_25_fifo_U SOURCE {} VARIABLE out_stream_group_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_stream_group_26_fifo_U SOURCE {} VARIABLE out_stream_group_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_stream_group_27_fifo_U SOURCE {} VARIABLE out_stream_group_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_stream_group_28_fifo_U SOURCE {} VARIABLE out_stream_group_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_stream_group_29_fifo_U SOURCE {} VARIABLE out_stream_group_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_stream_group_30_fifo_U SOURCE {} VARIABLE out_stream_group_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_stream_group_31_fifo_U SOURCE {} VARIABLE out_stream_group_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME line_buff_group_0_val_V_U SOURCE src/yolo_conv.cpp:28 VARIABLE line_buff_group_0_val_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME line_buff_group_0_val_V_1_U SOURCE src/yolo_conv.cpp:28 VARIABLE line_buff_group_0_val_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME line_buff_group_0_val_V_2_U SOURCE src/yolo_conv.cpp:28 VARIABLE line_buff_group_0_val_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME line_buff_group_1_val_V_U SOURCE src/yolo_conv.cpp:29 VARIABLE line_buff_group_1_val_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME line_buff_group_1_val_V_1_U SOURCE src/yolo_conv.cpp:29 VARIABLE line_buff_group_1_val_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME line_buff_group_1_val_V_2_U SOURCE src/yolo_conv.cpp:29 VARIABLE line_buff_group_1_val_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME line_buff_group_2_val_V_U SOURCE src/yolo_conv.cpp:30 VARIABLE line_buff_group_2_val_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME line_buff_group_2_val_V_1_U SOURCE src/yolo_conv.cpp:30 VARIABLE line_buff_group_2_val_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME line_buff_group_2_val_V_2_U SOURCE src/yolo_conv.cpp:30 VARIABLE line_buff_group_2_val_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME line_buff_group_3_val_V_U SOURCE src/yolo_conv.cpp:31 VARIABLE line_buff_group_3_val_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME line_buff_group_3_val_V_1_U SOURCE src/yolo_conv.cpp:31 VARIABLE line_buff_group_3_val_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME line_buff_group_3_val_V_2_U SOURCE src/yolo_conv.cpp:31 VARIABLE line_buff_group_3_val_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_1_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_2_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_3_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_4_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_5_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_6_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_7_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_8_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_9_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_10_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_11_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_12_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_13_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_14_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_15_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_16_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_17_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_18_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_19_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_20_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_21_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_22_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_23_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_24_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_25_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_26_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_27_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_28_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_29_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_30_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_31_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_32_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_33_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_34_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_35_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_36_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_37_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_38_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_39_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_40_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_41_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_42_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_43_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_44_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_45_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_46_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_47_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_48_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_49_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_50_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_51_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_52_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_53_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_54_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_55_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_56_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_57_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_58_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_59_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_60_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_61_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_62_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_63_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_64_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_65_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_66_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_67_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_68_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_69_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_70_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_mem_group_data_V_71_U SOURCE src/yolo_conv.cpp:38 VARIABLE local_mem_group_data_V_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_6ns_12_1_1_U335 SOURCE src/yolo_conv.cpp:4 VARIABLE mul_ln4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_fu_1828_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027 LOOP VITIS_LOOP_49_1_VITIS_LOOP_52_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_1840_p2 SOURCE src/yolo_conv.cpp:49 VARIABLE add_ln49 LOOP VITIS_LOOP_49_1_VITIS_LOOP_52_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_75_fu_1893_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE empty_75 LOOP VITIS_LOOP_49_1_VITIS_LOOP_52_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_2001_p2 SOURCE src/yolo_conv.cpp:52 VARIABLE add_ln52 LOOP VITIS_LOOP_49_1_VITIS_LOOP_52_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_i281_fu_2042_p2 SOURCE {} VARIABLE sub_i_i281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_i_fu_2052_p2 SOURCE {} VARIABLE sub_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_i379_fu_2062_p2 SOURCE {} VARIABLE sub_i_i379 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_9ns_1ns_13ns_22_4_1_U337 SOURCE src/yolo_conv.cpp:84 VARIABLE add_ln84 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_4ns_13_1_1_U336 SOURCE {} VARIABLE bound4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_9ns_1ns_13ns_22_4_1_U337 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE mul_ln1027 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 110 BRAM 120 URAM 0}} post_process {AREA {DSP 0 BRAM 0 URAM 0}} write_output {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 614.652 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for yolo_conv_top.
INFO: [VLOG 209-307] Generating Verilog RTL for yolo_conv_top.
Execute       syn_report -model yolo_conv_top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.88 MHz
Command     autosyn done; 29.26 sec.
Command   csynth_design done; 54.1 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 52.97 seconds. CPU system time: 0.84 seconds. Elapsed time: 54.1 seconds; current allocated memory: 418.691 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
WARNING: [COSIM 212-384] This design has internal non-blocking FIFO/Stream accesses, which may result in mismatches or simulation hanging.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/tb/yolo_conv_tb.cpp /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/./sim/autowrap/testbench/yolo_conv_tb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/./sim/autowrap/testbench/yolo_conv_tb.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/./sim/autowrap/testbench/yolo_conv_tb.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.93 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/src/yolo_conv.cpp /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/./sim/autowrap/testbench/yolo_conv.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/./sim/autowrap/testbench/yolo_conv.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/./sim/autowrap/testbench/yolo_conv.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.02 sec.
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.3 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 16.6 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 24.37 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 75.08 seconds. CPU system time: 1.4 seconds. Elapsed time: 24.37 seconds; current allocated memory: 10.211 MB.
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=yolo_conv_top xml_exists=0
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to yolo_conv_top
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=10
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=55 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='yolo_conv_top_flow_control_loop_pipe_sequential_init
yolo_conv_top_mul_3ns_10ns_12_1_1
yolo_conv_top_mul_mul_16s_16s_32_4_0
yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0
yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0
yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1
yolo_conv_top_flow_control_loop_pipe_sequential_init
yolo_conv_top_mul_6ns_6ns_12_1_1
yolo_conv_top_mul_9ns_4ns_13_1_1
yolo_conv_top_am_addmul_9ns_1ns_13ns_22_4_1
yolo_conv_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W
yolo_conv_top_local_mem_group_data_V_RAM_1WNR_AUTO_1R1W
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_fifo_w16_d2_S
yolo_conv_top_CTRL_BUS_s_axi
yolo_conv_top_regslice_both
yolo_conv_top_regslice_both
yolo_conv_top_Pipeline_VITIS_LOOP_55_3
slide_window
window_macc
post_process
write_output
out_stream_merge
yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6
yolo_conv_top
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.compgen.dataonly.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.compgen.dataonly.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.compgen.dataonly.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top_Pipeline_VITIS_LOOP_55_3.tbgen.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/slide_window.tbgen.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/window_macc.tbgen.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/post_process.tbgen.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/write_output.tbgen.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/out_stream_merge.tbgen.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6.tbgen.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.constraint.tcl 
Execute     sc_get_clocks yolo_conv_top 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to yolo_conv_top
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.compgen.dataonly.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.compgen.dataonly.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=yolo_conv_top
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.constraint.tcl 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s yolo_conv_prj/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file yolo_conv_prj/solution1/impl/export.zip
Command   export_design done; 17.17 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 7.48 seconds. CPU system time: 0.3 seconds. Elapsed time: 17.17 seconds; current allocated memory: 3.855 MB.
Command ap_source done; 108.27 sec.
Execute cleanup_all 
