<stg><name>nondf_kernel_2mm</name>


<trans_list>

<trans id="199" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="5" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="15" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="16" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="17" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="19" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="23" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="25" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="26" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="64">
<![CDATA[
:0 %tmp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="512" op_0_bw="64">
<![CDATA[
:1 %A_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="A_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="512" op_0_bw="64">
<![CDATA[
:2 %B_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="64">
<![CDATA[
:3 %C_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="C_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
:4 %D_input_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="D_input_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
:5 %D_output_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="D_output_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln27 = br void

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %i = phi i6 %add_ln27, void, i6 0, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln27 = add i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="6">
<![CDATA[
:2 %trunc_ln29 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:3 %tmp_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln29, i5 0

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4 %icmp_ln27 = icmp_eq  i6 %i, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln27 = br i1 %icmp_ln27, void %.split18, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:0 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_69

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
.split18:1 %br_ln28 = br void

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0 %br_ln41 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %j = phi i6 %add_ln28, void %.split16, i6 0, void %.split18

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln28 = add i6 %j, i6 1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="6">
<![CDATA[
:2 %zext_ln29 = zext i6 %j

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3 %add_ln29 = add i10 %tmp_cast, i10 %zext_ln29

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="10">
<![CDATA[
:4 %zext_ln29_1 = zext i10 %add_ln29

]]></Node>
<StgValue><ssdm name="zext_ln29_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %tmp_V_addr = getelementptr i32 %tmp_V, i64 0, i64 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="tmp_V_addr"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %A_V_addr = getelementptr i512 %A_V, i64 0, i64 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="A_V_addr"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %B_V_addr = getelementptr i512 %B_V, i64 0, i64 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="B_V_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %C_V_addr = getelementptr i32 %C_V, i64 0, i64 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="C_V_addr"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %D_input_V_addr = getelementptr i32 %D_input_V, i64 0, i64 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="D_input_V_addr"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:10 %icmp_ln28 = icmp_eq  i6 %j, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:11 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %br_ln28 = br i1 %icmp_ln28, void %.split16, void

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:1 %xout_addr = getelementptr i512 %xout, i64 0, i64 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="xout_addr"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="512" op_0_bw="10">
<![CDATA[
.split16:2 %xout_load = load i10 %xout_addr

]]></Node>
<StgValue><ssdm name="xout_load"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:0 %specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln28"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="512" op_0_bw="10">
<![CDATA[
.split16:2 %xout_load = load i10 %xout_addr

]]></Node>
<StgValue><ssdm name="xout_load"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="512">
<![CDATA[
.split16:3 %empty = trunc i512 %xout_load

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split16:4 %store_ln29 = store i32 %empty, i10 %tmp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="512" op_1_bw="10">
<![CDATA[
.split16:5 %store_ln30 = store i512 %xout_load, i10 %A_V_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="512" op_1_bw="10">
<![CDATA[
.split16:6 %store_ln31 = store i512 %xout_load, i10 %B_V_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split16:7 %store_ln32 = store i32 %empty, i10 %C_V_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split16:8 %store_ln33 = store i32 %empty, i10 %D_input_V_addr

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
.split16:9 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader1:0 %i_1 = phi i6 %add_ln38, void, i6 0, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1:1 %add_ln38 = add i6 %i_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:2 %trunc_ln41 = trunc i6 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:3 %tmp_3_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln41, i5 0

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1:4 %icmp_ln38 = icmp_eq  i6 %i_1, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:6 %br_ln38 = br i1 %icmp_ln38, void %.split14, void %.preheader23.preheader

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split14:0 %specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_282

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
.split14:1 %br_ln39 = br void

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
.preheader23.preheader:0 %br_ln215 = br void %.preheader23

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %j_1 = phi i6 %add_ln39, void, i6 0, void %.split14

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln39 = add i6 %j_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="6">
<![CDATA[
:2 %zext_ln41 = zext i6 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3 %add_ln41 = add i10 %tmp_3_cast, i10 %zext_ln41

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="10">
<![CDATA[
:4 %zext_ln41_1 = zext i10 %add_ln41

]]></Node>
<StgValue><ssdm name="zext_ln41_1"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %tmp_V_addr_1 = getelementptr i32 %tmp_V, i64 0, i64 %zext_ln41_1

]]></Node>
<StgValue><ssdm name="tmp_V_addr_1"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:6 %icmp_ln39 = icmp_eq  i6 %j_1, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln39 = br i1 %icmp_ln39, void %.split12, void

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split12:0 %specloopname_ln301 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln301"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
.split12:1 %br_ln42 = br void

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k = phi i6 %add_ln42, void %.split10, i6 0, void %.split12

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %conv3_i20 = phi i512 %add_ln691, void %.split10, i512 0, void %.split12

]]></Node>
<StgValue><ssdm name="conv3_i20"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln42 = add i6 %k, i6 1

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="6">
<![CDATA[
:3 %zext_ln215_2 = zext i6 %k

]]></Node>
<StgValue><ssdm name="zext_ln215_2"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4 %add_ln215_1 = add i10 %tmp_3_cast, i10 %zext_ln215_2

]]></Node>
<StgValue><ssdm name="add_ln215_1"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="10">
<![CDATA[
:5 %zext_ln215_3 = zext i10 %add_ln215_1

]]></Node>
<StgValue><ssdm name="zext_ln215_3"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %A_V_addr_1 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_3

]]></Node>
<StgValue><ssdm name="A_V_addr_1"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="6">
<![CDATA[
:7 %trunc_ln215_1 = trunc i6 %k

]]></Node>
<StgValue><ssdm name="trunc_ln215_1"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:8 %tmp_6_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln215_1, i5 0

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9 %add_ln215_2 = add i10 %tmp_6_cast, i10 %zext_ln41

]]></Node>
<StgValue><ssdm name="add_ln215_2"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="10">
<![CDATA[
:10 %zext_ln215_4 = zext i10 %add_ln215_2

]]></Node>
<StgValue><ssdm name="zext_ln215_4"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %B_V_addr_1 = getelementptr i512 %B_V, i64 0, i64 %zext_ln215_4

]]></Node>
<StgValue><ssdm name="B_V_addr_1"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:12 %icmp_ln42 = icmp_eq  i6 %k, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:13 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14 %br_ln42 = br i1 %icmp_ln42, void %.split10, void

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="512" op_0_bw="10">
<![CDATA[
.split10:1 %A_V_load = load i10 %A_V_addr_1

]]></Node>
<StgValue><ssdm name="A_V_load"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="512" op_0_bw="10">
<![CDATA[
.split10:2 %B_V_load = load i10 %B_V_addr_1

]]></Node>
<StgValue><ssdm name="B_V_load"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="512">
<![CDATA[
:0 %trunc_ln42 = trunc i512 %conv3_i20

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:1 %store_ln691 = store i32 %trunc_ln42, i10 %tmp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="111" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="512" op_0_bw="10">
<![CDATA[
.split10:1 %A_V_load = load i10 %A_V_addr_1

]]></Node>
<StgValue><ssdm name="A_V_load"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="512" op_0_bw="10">
<![CDATA[
.split10:2 %B_V_load = load i10 %B_V_addr_1

]]></Node>
<StgValue><ssdm name="B_V_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="113" st_id="9" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split10:3 %mul_ln691 = mul i512 %A_V_load, i512 %B_V_load

]]></Node>
<StgValue><ssdm name="mul_ln691"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="114" st_id="10" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split10:3 %mul_ln691 = mul i512 %A_V_load, i512 %B_V_load

]]></Node>
<StgValue><ssdm name="mul_ln691"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="115" st_id="11" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split10:3 %mul_ln691 = mul i512 %A_V_load, i512 %B_V_load

]]></Node>
<StgValue><ssdm name="mul_ln691"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="116" st_id="12" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split10:3 %mul_ln691 = mul i512 %A_V_load, i512 %B_V_load

]]></Node>
<StgValue><ssdm name="mul_ln691"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="117" st_id="13" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split10:3 %mul_ln691 = mul i512 %A_V_load, i512 %B_V_load

]]></Node>
<StgValue><ssdm name="mul_ln691"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="118" st_id="14" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split10:4 %add_ln691 = add i512 %mul_ln691, i512 %conv3_i20

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="119" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:0 %specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_276

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="120" st_id="15" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split10:4 %add_ln691 = add i512 %mul_ln691, i512 %conv3_i20

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="121" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
.split10:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="122" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader23:0 %i_2 = phi i6 %add_ln45, void, i6 0, void %.preheader23.preheader

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="123" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader23:1 %add_ln45 = add i6 %i_2, i6 1

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="124" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="6">
<![CDATA[
.preheader23:2 %trunc_ln215 = trunc i6 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln215"/></StgValue>
</operation>

<operation id="125" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader23:3 %tmp_4_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln215, i5 0

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="126" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader23:4 %icmp_ln45 = icmp_eq  i6 %i_2, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="127" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader23:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="128" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader23:6 %br_ln45 = br i1 %icmp_ln45, void %.split8, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="129" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:0 %specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_275

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="130" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
.split8:1 %br_ln46 = br void

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="131" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln57 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="132" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %j_2 = phi i6 %add_ln46, void, i6 0, void %.split8

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="133" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln46 = add i6 %j_2, i6 1

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="134" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="6">
<![CDATA[
:2 %zext_ln215 = zext i6 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="135" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3 %add_ln215 = add i10 %tmp_4_cast, i10 %zext_ln215

]]></Node>
<StgValue><ssdm name="add_ln215"/></StgValue>
</operation>

<operation id="136" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="10">
<![CDATA[
:4 %zext_ln215_1 = zext i10 %add_ln215

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="137" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %D_input_V_addr_1 = getelementptr i32 %D_input_V, i64 0, i64 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="D_input_V_addr_1"/></StgValue>
</operation>

<operation id="138" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %D_output_V_addr_1 = getelementptr i32 %D_output_V, i64 0, i64 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="D_output_V_addr_1"/></StgValue>
</operation>

<operation id="139" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:7 %icmp_ln46 = icmp_eq  i6 %j_2, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="140" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:8 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="141" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln46 = br i1 %icmp_ln46, void %.split6, void

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="142" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="10">
<![CDATA[
.split6:1 %sum = load i10 %D_input_V_addr_1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="143" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader23

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="144" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:0 %specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_274

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="145" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="10">
<![CDATA[
.split6:1 %sum = load i10 %D_input_V_addr_1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="146" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
.split6:2 %br_ln49 = br void

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="147" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k_1 = phi i6 %add_ln49, void %.split4, i6 0, void %.split6

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="148" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %sum_1 = phi i32 %sum_2, void %.split4, i32 %sum, void %.split6

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="149" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln49 = add i6 %k_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="150" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="6">
<![CDATA[
:3 %zext_ln215_5 = zext i6 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln215_5"/></StgValue>
</operation>

<operation id="151" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4 %add_ln215_3 = add i10 %tmp_4_cast, i10 %zext_ln215_5

]]></Node>
<StgValue><ssdm name="add_ln215_3"/></StgValue>
</operation>

<operation id="152" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="10">
<![CDATA[
:5 %zext_ln215_6 = zext i10 %add_ln215_3

]]></Node>
<StgValue><ssdm name="zext_ln215_6"/></StgValue>
</operation>

<operation id="153" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %tmp_V_addr_2 = getelementptr i32 %tmp_V, i64 0, i64 %zext_ln215_6

]]></Node>
<StgValue><ssdm name="tmp_V_addr_2"/></StgValue>
</operation>

<operation id="154" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="6">
<![CDATA[
:7 %trunc_ln215_2 = trunc i6 %k_1

]]></Node>
<StgValue><ssdm name="trunc_ln215_2"/></StgValue>
</operation>

<operation id="155" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:8 %tmp_9_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln215_2, i5 0

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="156" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9 %add_ln215_4 = add i10 %tmp_9_cast, i10 %zext_ln215

]]></Node>
<StgValue><ssdm name="add_ln215_4"/></StgValue>
</operation>

<operation id="157" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="10">
<![CDATA[
:10 %zext_ln215_7 = zext i10 %add_ln215_4

]]></Node>
<StgValue><ssdm name="zext_ln215_7"/></StgValue>
</operation>

<operation id="158" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %C_V_addr_1 = getelementptr i32 %C_V, i64 0, i64 %zext_ln215_7

]]></Node>
<StgValue><ssdm name="C_V_addr_1"/></StgValue>
</operation>

<operation id="159" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:12 %icmp_ln49 = icmp_eq  i6 %k_1, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="160" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:13 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="161" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14 %br_ln49 = br i1 %icmp_ln49, void %.split4, void

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="162" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="10">
<![CDATA[
.split4:1 %tmp_V_load = load i10 %tmp_V_addr_2

]]></Node>
<StgValue><ssdm name="tmp_V_load"/></StgValue>
</operation>

<operation id="163" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="10">
<![CDATA[
.split4:2 %C_V_load = load i10 %C_V_addr_1

]]></Node>
<StgValue><ssdm name="C_V_load"/></StgValue>
</operation>

<operation id="164" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:0 %store_ln51 = store i32 %sum_1, i10 %D_output_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="165" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="166" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="10">
<![CDATA[
.split4:1 %tmp_V_load = load i10 %tmp_V_addr_2

]]></Node>
<StgValue><ssdm name="tmp_V_load"/></StgValue>
</operation>

<operation id="167" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="10">
<![CDATA[
.split4:2 %C_V_load = load i10 %C_V_addr_1

]]></Node>
<StgValue><ssdm name="C_V_load"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="168" st_id="21" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:3 %mul_ln50 = mul i32 %C_V_load, i32 %tmp_V_load

]]></Node>
<StgValue><ssdm name="mul_ln50"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="169" st_id="22" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:3 %mul_ln50 = mul i32 %C_V_load, i32 %tmp_V_load

]]></Node>
<StgValue><ssdm name="mul_ln50"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="170" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:0 %specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_805

]]></Node>
<StgValue><ssdm name="specloopname_ln48"/></StgValue>
</operation>

<operation id="171" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:4 %sum_2 = add i32 %mul_ln50, i32 %sum_1

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="172" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
.split4:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="173" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:0 %i_3 = phi i6 %add_ln55, void, i6 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="174" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:1 %add_ln55 = add i6 %i_3, i6 1

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="175" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="6">
<![CDATA[
.preheader:2 %trunc_ln57 = trunc i6 %i_3

]]></Node>
<StgValue><ssdm name="trunc_ln57"/></StgValue>
</operation>

<operation id="176" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader:3 %tmp_5_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln57, i5 0

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="177" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:4 %icmp_ln55 = icmp_eq  i6 %i_3, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="178" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="179" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6 %br_ln55 = br i1 %icmp_ln55, void %.split2, void

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="180" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:0 %specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln55"/></StgValue>
</operation>

<operation id="181" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
.split2:1 %br_ln56 = br void

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="182" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0">
<![CDATA[
:0 %ret_ln60 = ret

]]></Node>
<StgValue><ssdm name="ret_ln60"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="183" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %j_3 = phi i6 %add_ln56, void %.split, i6 0, void %.split2

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="184" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln56 = add i6 %j_3, i6 1

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="185" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="6">
<![CDATA[
:2 %zext_ln57 = zext i6 %j_3

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="186" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3 %add_ln57 = add i10 %tmp_5_cast, i10 %zext_ln57

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="187" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="10">
<![CDATA[
:4 %zext_ln57_1 = zext i10 %add_ln57

]]></Node>
<StgValue><ssdm name="zext_ln57_1"/></StgValue>
</operation>

<operation id="188" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %D_output_V_addr = getelementptr i32 %D_output_V, i64 0, i64 %zext_ln57_1

]]></Node>
<StgValue><ssdm name="D_output_V_addr"/></StgValue>
</operation>

<operation id="189" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:6 %icmp_ln56 = icmp_eq  i6 %j_3, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="190" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="191" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln56 = br i1 %icmp_ln56, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="192" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="10">
<![CDATA[
.split:2 %D_output_V_load = load i10 %D_output_V_addr

]]></Node>
<StgValue><ssdm name="D_output_V_load"/></StgValue>
</operation>

<operation id="193" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="194" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_272

]]></Node>
<StgValue><ssdm name="specloopname_ln56"/></StgValue>
</operation>

<operation id="195" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1 %xin_addr = getelementptr i32 %xin, i64 0, i64 %zext_ln57_1

]]></Node>
<StgValue><ssdm name="xin_addr"/></StgValue>
</operation>

<operation id="196" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="10">
<![CDATA[
.split:2 %D_output_V_load = load i10 %D_output_V_addr

]]></Node>
<StgValue><ssdm name="D_output_V_load"/></StgValue>
</operation>

<operation id="197" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split:3 %store_ln57 = store i32 %D_output_V_load, i10 %xin_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="198" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
.split:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="239" name="xout" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="xout"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="240" name="xin" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="xin"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="242" from="StgValue_241" to="tmp_V" fromId="241" toId="27">
</dataflow>
<dataflow id="243" from="StgValue_241" to="A_V" fromId="241" toId="28">
</dataflow>
<dataflow id="244" from="StgValue_241" to="B_V" fromId="241" toId="29">
</dataflow>
<dataflow id="245" from="StgValue_241" to="C_V" fromId="241" toId="30">
</dataflow>
<dataflow id="246" from="StgValue_241" to="D_input_V" fromId="241" toId="31">
</dataflow>
<dataflow id="247" from="StgValue_241" to="D_output_V" fromId="241" toId="32">
</dataflow>
<dataflow id="248" from="add_ln27" to="i" fromId="35" toId="34">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="249" from="br_ln0" to="i" fromId="59" toId="34">
<BackEdge/>
</dataflow>
<dataflow id="251" from="StgValue_250" to="i" fromId="250" toId="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="252" from="br_ln27" to="i" fromId="33" toId="34">
</dataflow>
<dataflow id="253" from="i" to="add_ln27" fromId="34" toId="35">
</dataflow>
<dataflow id="255" from="StgValue_254" to="add_ln27" fromId="254" toId="35">
</dataflow>
<dataflow id="256" from="i" to="trunc_ln29" fromId="34" toId="36">
</dataflow>
<dataflow id="258" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="tmp_cast" fromId="257" toId="37">
</dataflow>
<dataflow id="259" from="trunc_ln29" to="tmp_cast" fromId="36" toId="37">
</dataflow>
<dataflow id="261" from="StgValue_260" to="tmp_cast" fromId="260" toId="37">
</dataflow>
<dataflow id="262" from="i" to="icmp_ln27" fromId="34" toId="38">
</dataflow>
<dataflow id="264" from="StgValue_263" to="icmp_ln27" fromId="263" toId="38">
</dataflow>
<dataflow id="266" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="265" toId="39">
</dataflow>
<dataflow id="268" from="StgValue_267" to="speclooptripcount_ln0" fromId="267" toId="39">
</dataflow>
<dataflow id="269" from="StgValue_267" to="speclooptripcount_ln0" fromId="267" toId="39">
</dataflow>
<dataflow id="270" from="StgValue_267" to="speclooptripcount_ln0" fromId="267" toId="39">
</dataflow>
<dataflow id="271" from="icmp_ln27" to="br_ln27" fromId="38" toId="40">
</dataflow>
<dataflow id="273" from="_ssdm_op_SpecLoopName" to="specloopname_ln27" fromId="272" toId="41">
</dataflow>
<dataflow id="275" from="empty_69" to="specloopname_ln27" fromId="274" toId="41">
</dataflow>
<dataflow id="276" from="add_ln28" to="j" fromId="45" toId="44">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="277" from="br_ln0" to="j" fromId="68" toId="44">
<BackEdge/>
</dataflow>
<dataflow id="278" from="StgValue_250" to="j" fromId="250" toId="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="279" from="br_ln28" to="j" fromId="42" toId="44">
</dataflow>
<dataflow id="280" from="j" to="add_ln28" fromId="44" toId="45">
</dataflow>
<dataflow id="281" from="StgValue_254" to="add_ln28" fromId="254" toId="45">
</dataflow>
<dataflow id="282" from="j" to="zext_ln29" fromId="44" toId="46">
</dataflow>
<dataflow id="283" from="tmp_cast" to="add_ln29" fromId="37" toId="47">
</dataflow>
<dataflow id="284" from="zext_ln29" to="add_ln29" fromId="46" toId="47">
</dataflow>
<dataflow id="285" from="add_ln29" to="zext_ln29_1" fromId="47" toId="48">
</dataflow>
<dataflow id="286" from="tmp_V" to="tmp_V_addr" fromId="27" toId="49">
</dataflow>
<dataflow id="288" from="StgValue_287" to="tmp_V_addr" fromId="287" toId="49">
</dataflow>
<dataflow id="289" from="zext_ln29_1" to="tmp_V_addr" fromId="48" toId="49">
</dataflow>
<dataflow id="290" from="A_V" to="A_V_addr" fromId="28" toId="50">
</dataflow>
<dataflow id="291" from="StgValue_287" to="A_V_addr" fromId="287" toId="50">
</dataflow>
<dataflow id="292" from="zext_ln29_1" to="A_V_addr" fromId="48" toId="50">
</dataflow>
<dataflow id="293" from="B_V" to="B_V_addr" fromId="29" toId="51">
</dataflow>
<dataflow id="294" from="StgValue_287" to="B_V_addr" fromId="287" toId="51">
</dataflow>
<dataflow id="295" from="zext_ln29_1" to="B_V_addr" fromId="48" toId="51">
</dataflow>
<dataflow id="296" from="C_V" to="C_V_addr" fromId="30" toId="52">
</dataflow>
<dataflow id="297" from="StgValue_287" to="C_V_addr" fromId="287" toId="52">
</dataflow>
<dataflow id="298" from="zext_ln29_1" to="C_V_addr" fromId="48" toId="52">
</dataflow>
<dataflow id="299" from="D_input_V" to="D_input_V_addr" fromId="31" toId="53">
</dataflow>
<dataflow id="300" from="StgValue_287" to="D_input_V_addr" fromId="287" toId="53">
</dataflow>
<dataflow id="301" from="zext_ln29_1" to="D_input_V_addr" fromId="48" toId="53">
</dataflow>
<dataflow id="302" from="j" to="icmp_ln28" fromId="44" toId="54">
</dataflow>
<dataflow id="303" from="StgValue_263" to="icmp_ln28" fromId="263" toId="54">
</dataflow>
<dataflow id="304" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="265" toId="55">
</dataflow>
<dataflow id="305" from="StgValue_267" to="speclooptripcount_ln0" fromId="267" toId="55">
</dataflow>
<dataflow id="306" from="StgValue_267" to="speclooptripcount_ln0" fromId="267" toId="55">
</dataflow>
<dataflow id="307" from="StgValue_267" to="speclooptripcount_ln0" fromId="267" toId="55">
</dataflow>
<dataflow id="308" from="icmp_ln28" to="br_ln28" fromId="54" toId="56">
</dataflow>
<dataflow id="309" from="xout" to="xout_addr" fromId="239" toId="57">
</dataflow>
<dataflow id="310" from="StgValue_287" to="xout_addr" fromId="287" toId="57">
</dataflow>
<dataflow id="311" from="zext_ln29_1" to="xout_addr" fromId="48" toId="57">
</dataflow>
<dataflow id="312" from="xout_addr" to="xout_load" fromId="57" toId="58">
</dataflow>
<dataflow id="313" from="_ssdm_op_SpecLoopName" to="specloopname_ln28" fromId="272" toId="60">
</dataflow>
<dataflow id="315" from="empty_15" to="specloopname_ln28" fromId="314" toId="60">
</dataflow>
<dataflow id="316" from="xout_addr" to="xout_load" fromId="57" toId="61">
</dataflow>
<dataflow id="317" from="xout_load" to="empty" fromId="61" toId="62">
</dataflow>
<dataflow id="318" from="empty" to="store_ln29" fromId="62" toId="63">
</dataflow>
<dataflow id="319" from="tmp_V_addr" to="store_ln29" fromId="49" toId="63">
</dataflow>
<dataflow id="320" from="xout_load" to="store_ln30" fromId="61" toId="64">
</dataflow>
<dataflow id="321" from="A_V_addr" to="store_ln30" fromId="50" toId="64">
</dataflow>
<dataflow id="322" from="xout_load" to="store_ln31" fromId="61" toId="65">
</dataflow>
<dataflow id="323" from="B_V_addr" to="store_ln31" fromId="51" toId="65">
</dataflow>
<dataflow id="324" from="empty" to="store_ln32" fromId="62" toId="66">
</dataflow>
<dataflow id="325" from="C_V_addr" to="store_ln32" fromId="52" toId="66">
</dataflow>
<dataflow id="326" from="empty" to="store_ln33" fromId="62" toId="67">
</dataflow>
<dataflow id="327" from="D_input_V_addr" to="store_ln33" fromId="53" toId="67">
</dataflow>
<dataflow id="328" from="add_ln38" to="i_1" fromId="70" toId="69">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="329" from="br_ln0" to="i_1" fromId="90" toId="69">
<BackEdge/>
</dataflow>
<dataflow id="330" from="StgValue_250" to="i_1" fromId="250" toId="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="331" from="br_ln41" to="i_1" fromId="43" toId="69">
</dataflow>
<dataflow id="332" from="i_1" to="add_ln38" fromId="69" toId="70">
</dataflow>
<dataflow id="333" from="StgValue_254" to="add_ln38" fromId="254" toId="70">
</dataflow>
<dataflow id="334" from="i_1" to="trunc_ln41" fromId="69" toId="71">
</dataflow>
<dataflow id="335" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="tmp_3_cast" fromId="257" toId="72">
</dataflow>
<dataflow id="336" from="trunc_ln41" to="tmp_3_cast" fromId="71" toId="72">
</dataflow>
<dataflow id="337" from="StgValue_260" to="tmp_3_cast" fromId="260" toId="72">
</dataflow>
<dataflow id="338" from="i_1" to="icmp_ln38" fromId="69" toId="73">
</dataflow>
<dataflow id="339" from="StgValue_263" to="icmp_ln38" fromId="263" toId="73">
</dataflow>
<dataflow id="340" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="265" toId="74">
</dataflow>
<dataflow id="341" from="StgValue_267" to="speclooptripcount_ln0" fromId="267" toId="74">
</dataflow>
<dataflow id="342" from="StgValue_267" to="speclooptripcount_ln0" fromId="267" toId="74">
</dataflow>
<dataflow id="343" from="StgValue_267" to="speclooptripcount_ln0" fromId="267" toId="74">
</dataflow>
<dataflow id="344" from="icmp_ln38" to="br_ln38" fromId="73" toId="75">
</dataflow>
<dataflow id="345" from="_ssdm_op_SpecLoopName" to="specloopname_ln18" fromId="272" toId="76">
</dataflow>
<dataflow id="347" from="empty_282" to="specloopname_ln18" fromId="346" toId="76">
</dataflow>
<dataflow id="348" from="add_ln39" to="j_1" fromId="80" toId="79">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="349" from="br_ln0" to="j_1" fromId="110" toId="79">
<BackEdge/>
</dataflow>
<dataflow id="350" from="StgValue_250" to="j_1" fromId="250" toId="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="351" from="br_ln39" to="j_1" fromId="77" toId="79">
</dataflow>
<dataflow id="352" from="j_1" to="add_ln39" fromId="79" toId="80">
</dataflow>
<dataflow id="353" from="StgValue_254" to="add_ln39" fromId="254" toId="80">
</dataflow>
<dataflow id="354" from="j_1" to="zext_ln41" fromId="79" toId="81">
</dataflow>
<dataflow id="355" from="tmp_3_cast" to="add_ln41" fromId="72" toId="82">
</dataflow>
<dataflow id="356" from="zext_ln41" to="add_ln41" fromId="81" toId="82">
</dataflow>
<dataflow id="357" from="add_ln41" to="zext_ln41_1" fromId="82" toId="83">
</dataflow>
<dataflow id="358" from="tmp_V" to="tmp_V_addr_1" fromId="27" toId="84">
</dataflow>
<dataflow id="359" from="StgValue_287" to="tmp_V_addr_1" fromId="287" toId="84">
</dataflow>
<dataflow id="360" from="zext_ln41_1" to="tmp_V_addr_1" fromId="83" toId="84">
</dataflow>
<dataflow id="361" from="j_1" to="icmp_ln39" fromId="79" toId="85">
</dataflow>
<dataflow id="362" from="StgValue_263" to="icmp_ln39" fromId="263" toId="85">
</dataflow>
<dataflow id="363" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="265" toId="86">
</dataflow>
<dataflow id="364" from="StgValue_267" to="speclooptripcount_ln0" fromId="267" toId="86">
</dataflow>
<dataflow id="365" from="StgValue_267" to="speclooptripcount_ln0" fromId="267" toId="86">
</dataflow>
<dataflow id="366" from="StgValue_267" to="speclooptripcount_ln0" fromId="267" toId="86">
</dataflow>
<dataflow id="367" from="icmp_ln39" to="br_ln39" fromId="85" toId="87">
</dataflow>
<dataflow id="368" from="_ssdm_op_SpecLoopName" to="specloopname_ln301" fromId="272" toId="88">
</dataflow>
<dataflow id="370" from="empty_17" to="specloopname_ln301" fromId="369" toId="88">
</dataflow>
<dataflow id="371" from="add_ln42" to="k" fromId="93" toId="91">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="372" from="br_ln0" to="k" fromId="121" toId="91">
<BackEdge/>
</dataflow>
<dataflow id="373" from="StgValue_250" to="k" fromId="250" toId="91">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="374" from="br_ln42" to="k" fromId="89" toId="91">
</dataflow>
<dataflow id="375" from="add_ln691" to="conv3_i20" fromId="120" toId="92">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="376" from="br_ln0" to="conv3_i20" fromId="121" toId="92">
<BackEdge/>
</dataflow>
<dataflow id="378" from="StgValue_377" to="conv3_i20" fromId="377" toId="92">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="379" from="br_ln42" to="conv3_i20" fromId="89" toId="92">
</dataflow>
<dataflow id="380" from="k" to="add_ln42" fromId="91" toId="93">
</dataflow>
<dataflow id="381" from="StgValue_254" to="add_ln42" fromId="254" toId="93">
</dataflow>
<dataflow id="382" from="k" to="zext_ln215_2" fromId="91" toId="94">
</dataflow>
<dataflow id="383" from="tmp_3_cast" to="add_ln215_1" fromId="72" toId="95">
</dataflow>
<dataflow id="384" from="zext_ln215_2" to="add_ln215_1" fromId="94" toId="95">
</dataflow>
<dataflow id="385" from="add_ln215_1" to="zext_ln215_3" fromId="95" toId="96">
</dataflow>
<dataflow id="386" from="A_V" to="A_V_addr_1" fromId="28" toId="97">
</dataflow>
<dataflow id="387" from="StgValue_287" to="A_V_addr_1" fromId="287" toId="97">
</dataflow>
<dataflow id="388" from="zext_ln215_3" to="A_V_addr_1" fromId="96" toId="97">
</dataflow>
<dataflow id="389" from="k" to="trunc_ln215_1" fromId="91" toId="98">
</dataflow>
<dataflow id="390" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="tmp_6_cast" fromId="257" toId="99">
</dataflow>
<dataflow id="391" from="trunc_ln215_1" to="tmp_6_cast" fromId="98" toId="99">
</dataflow>
<dataflow id="392" from="StgValue_260" to="tmp_6_cast" fromId="260" toId="99">
</dataflow>
<dataflow id="393" from="tmp_6_cast" to="add_ln215_2" fromId="99" toId="100">
</dataflow>
<dataflow id="394" from="zext_ln41" to="add_ln215_2" fromId="81" toId="100">
</dataflow>
<dataflow id="395" from="add_ln215_2" to="zext_ln215_4" fromId="100" toId="101">
</dataflow>
<dataflow id="396" from="B_V" to="B_V_addr_1" fromId="29" toId="102">
</dataflow>
<dataflow id="397" from="StgValue_287" to="B_V_addr_1" fromId="287" toId="102">
</dataflow>
<dataflow id="398" from="zext_ln215_4" to="B_V_addr_1" fromId="101" toId="102">
</dataflow>
<dataflow id="399" from="k" to="icmp_ln42" fromId="91" toId="103">
</dataflow>
<dataflow id="400" from="StgValue_263" to="icmp_ln42" fromId="263" toId="103">
</dataflow>
<dataflow id="401" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="265" toId="104">
</dataflow>
<dataflow id="402" from="StgValue_267" to="speclooptripcount_ln0" fromId="267" toId="104">
</dataflow>
<dataflow id="403" from="StgValue_267" to="speclooptripcount_ln0" fromId="267" toId="104">
</dataflow>
<dataflow id="404" from="StgValue_267" to="speclooptripcount_ln0" fromId="267" toId="104">
</dataflow>
<dataflow id="405" from="icmp_ln42" to="br_ln42" fromId="103" toId="105">
</dataflow>
<dataflow id="406" from="A_V_addr_1" to="A_V_load" fromId="97" toId="106">
</dataflow>
<dataflow id="407" from="B_V_addr_1" to="B_V_load" fromId="102" toId="107">
</dataflow>
<dataflow id="408" from="conv3_i20" to="trunc_ln42" fromId="92" toId="108">
</dataflow>
<dataflow id="409" from="trunc_ln42" to="store_ln691" fromId="108" toId="109">
</dataflow>
<dataflow id="410" from="tmp_V_addr_1" to="store_ln691" fromId="84" toId="109">
</dataflow>
<dataflow id="411" from="A_V_addr_1" to="A_V_load" fromId="97" toId="111">
</dataflow>
<dataflow id="412" from="B_V_addr_1" to="B_V_load" fromId="102" toId="112">
</dataflow>
<dataflow id="413" from="A_V_load" to="mul_ln691" fromId="111" toId="113">
</dataflow>
<dataflow id="414" from="B_V_load" to="mul_ln691" fromId="112" toId="113">
</dataflow>
<dataflow id="415" from="A_V_load" to="mul_ln691" fromId="111" toId="114">
</dataflow>
<dataflow id="416" from="B_V_load" to="mul_ln691" fromId="112" toId="114">
</dataflow>
<dataflow id="417" from="A_V_load" to="mul_ln691" fromId="111" toId="115">
</dataflow>
<dataflow id="418" from="B_V_load" to="mul_ln691" fromId="112" toId="115">
</dataflow>
<dataflow id="419" from="A_V_load" to="mul_ln691" fromId="111" toId="116">
</dataflow>
<dataflow id="420" from="B_V_load" to="mul_ln691" fromId="112" toId="116">
</dataflow>
<dataflow id="421" from="A_V_load" to="mul_ln691" fromId="111" toId="117">
</dataflow>
<dataflow id="422" from="B_V_load" to="mul_ln691" fromId="112" toId="117">
</dataflow>
<dataflow id="423" from="mul_ln691" to="add_ln691" fromId="117" toId="118">
</dataflow>
<dataflow id="424" from="conv3_i20" to="add_ln691" fromId="92" toId="118">
</dataflow>
<dataflow id="425" from="_ssdm_op_SpecLoopName" to="specloopname_ln18" fromId="272" toId="119">
</dataflow>
<dataflow id="427" from="empty_276" to="specloopname_ln18" fromId="426" toId="119">
</dataflow>
<dataflow id="428" from="mul_ln691" to="add_ln691" fromId="117" toId="120">
</dataflow>
<dataflow id="429" from="conv3_i20" to="add_ln691" fromId="92" toId="120">
</dataflow>
<dataflow id="430" from="add_ln45" to="i_2" fromId="123" toId="122">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="431" from="br_ln0" to="i_2" fromId="143" toId="122">
<BackEdge/>
</dataflow>
<dataflow id="432" from="StgValue_250" to="i_2" fromId="250" toId="122">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="433" from="br_ln215" to="i_2" fromId="78" toId="122">
</dataflow>
<dataflow id="434" from="i_2" to="add_ln45" fromId="122" toId="123">
</dataflow>
<dataflow id="435" from="StgValue_254" to="add_ln45" fromId="254" toId="123">
</dataflow>
<dataflow id="436" from="i_2" to="trunc_ln215" fromId="122" toId="124">
</dataflow>
<dataflow id="437" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="tmp_4_cast" fromId="257" toId="125">
</dataflow>
<dataflow id="438" from="trunc_ln215" to="tmp_4_cast" fromId="124" toId="125">
</dataflow>
<dataflow id="439" from="StgValue_260" to="tmp_4_cast" fromId="260" toId="125">
</dataflow>
<dataflow id="440" from="i_2" to="icmp_ln45" fromId="122" toId="126">
</dataflow>
<dataflow id="441" from="StgValue_263" to="icmp_ln45" fromId="263" toId="126">
</dataflow>
<dataflow id="442" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="265" toId="127">
</dataflow>
<dataflow id="443" from="StgValue_267" to="speclooptripcount_ln0" fromId="267" toId="127">
</dataflow>
<dataflow id="444" from="StgValue_267" to="speclooptripcount_ln0" fromId="267" toId="127">
</dataflow>
<dataflow id="445" from="StgValue_267" to="speclooptripcount_ln0" fromId="267" toId="127">
</dataflow>
<dataflow id="446" from="icmp_ln45" to="br_ln45" fromId="126" toId="128">
</dataflow>
<dataflow id="447" from="_ssdm_op_SpecLoopName" to="specloopname_ln18" fromId="272" toId="129">
</dataflow>
<dataflow id="449" from="empty_275" to="specloopname_ln18" fromId="448" toId="129">
</dataflow>
<dataflow id="450" from="add_ln46" to="j_2" fromId="133" toId="132">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="451" from="br_ln0" to="j_2" fromId="165" toId="132">
<BackEdge/>
</dataflow>
<dataflow id="452" from="StgValue_250" to="j_2" fromId="250" toId="132">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="453" from="br_ln46" to="j_2" fromId="130" toId="132">
</dataflow>
<dataflow id="454" from="j_2" to="add_ln46" fromId="132" toId="133">
</dataflow>
<dataflow id="455" from="StgValue_254" to="add_ln46" fromId="254" toId="133">
</dataflow>
<dataflow id="456" from="j_2" to="zext_ln215" fromId="132" toId="134">
</dataflow>
<dataflow id="457" from="tmp_4_cast" to="add_ln215" fromId="125" toId="135">
</dataflow>
<dataflow id="458" from="zext_ln215" to="add_ln215" fromId="134" toId="135">
</dataflow>
<dataflow id="459" from="add_ln215" to="zext_ln215_1" fromId="135" toId="136">
</dataflow>
<dataflow id="460" from="D_input_V" to="D_input_V_addr_1" fromId="31" toId="137">
</dataflow>
<dataflow id="461" from="StgValue_287" to="D_input_V_addr_1" fromId="287" toId="137">
</dataflow>
<dataflow id="462" from="zext_ln215_1" to="D_input_V_addr_1" fromId="136" toId="137">
</dataflow>
<dataflow id="463" from="D_output_V" to="D_output_V_addr_1" fromId="32" toId="138">
</dataflow>
<dataflow id="464" from="StgValue_287" to="D_output_V_addr_1" fromId="287" toId="138">
</dataflow>
<dataflow id="465" from="zext_ln215_1" to="D_output_V_addr_1" fromId="136" toId="138">
</dataflow>
<dataflow id="466" from="j_2" to="icmp_ln46" fromId="132" toId="139">
</dataflow>
<dataflow id="467" from="StgValue_263" to="icmp_ln46" fromId="263" toId="139">
</dataflow>
<dataflow id="468" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="265" toId="140">
</dataflow>
<dataflow id="469" from="StgValue_267" to="speclooptripcount_ln0" fromId="267" toId="140">
</dataflow>
<dataflow id="470" from="StgValue_267" to="speclooptripcount_ln0" fromId="267" toId="140">
</dataflow>
<dataflow id="471" from="StgValue_267" to="speclooptripcount_ln0" fromId="267" toId="140">
</dataflow>
<dataflow id="472" from="icmp_ln46" to="br_ln46" fromId="139" toId="141">
</dataflow>
<dataflow id="473" from="D_input_V_addr_1" to="sum" fromId="137" toId="142">
</dataflow>
<dataflow id="474" from="_ssdm_op_SpecLoopName" to="specloopname_ln18" fromId="272" toId="144">
</dataflow>
<dataflow id="476" from="empty_274" to="specloopname_ln18" fromId="475" toId="144">
</dataflow>
<dataflow id="477" from="D_input_V_addr_1" to="sum" fromId="137" toId="145">
</dataflow>
<dataflow id="478" from="add_ln49" to="k_1" fromId="149" toId="147">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="479" from="br_ln0" to="k_1" fromId="172" toId="147">
<BackEdge/>
</dataflow>
<dataflow id="480" from="StgValue_250" to="k_1" fromId="250" toId="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="481" from="br_ln49" to="k_1" fromId="146" toId="147">
</dataflow>
<dataflow id="482" from="sum_2" to="sum_1" fromId="171" toId="148">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="483" from="br_ln0" to="sum_1" fromId="172" toId="148">
<BackEdge/>
</dataflow>
<dataflow id="484" from="sum" to="sum_1" fromId="145" toId="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="485" from="br_ln49" to="sum_1" fromId="146" toId="148">
</dataflow>
<dataflow id="486" from="k_1" to="add_ln49" fromId="147" toId="149">
</dataflow>
<dataflow id="487" from="StgValue_254" to="add_ln49" fromId="254" toId="149">
</dataflow>
<dataflow id="488" from="k_1" to="zext_ln215_5" fromId="147" toId="150">
</dataflow>
<dataflow id="489" from="tmp_4_cast" to="add_ln215_3" fromId="125" toId="151">
</dataflow>
<dataflow id="490" from="zext_ln215_5" to="add_ln215_3" fromId="150" toId="151">
</dataflow>
<dataflow id="491" from="add_ln215_3" to="zext_ln215_6" fromId="151" toId="152">
</dataflow>
<dataflow id="492" from="tmp_V" to="tmp_V_addr_2" fromId="27" toId="153">
</dataflow>
<dataflow id="493" from="StgValue_287" to="tmp_V_addr_2" fromId="287" toId="153">
</dataflow>
<dataflow id="494" from="zext_ln215_6" to="tmp_V_addr_2" fromId="152" toId="153">
</dataflow>
<dataflow id="495" from="k_1" to="trunc_ln215_2" fromId="147" toId="154">
</dataflow>
<dataflow id="496" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="tmp_9_cast" fromId="257" toId="155">
</dataflow>
<dataflow id="497" from="trunc_ln215_2" to="tmp_9_cast" fromId="154" toId="155">
</dataflow>
<dataflow id="498" from="StgValue_260" to="tmp_9_cast" fromId="260" toId="155">
</dataflow>
<dataflow id="499" from="tmp_9_cast" to="add_ln215_4" fromId="155" toId="156">
</dataflow>
<dataflow id="500" from="zext_ln215" to="add_ln215_4" fromId="134" toId="156">
</dataflow>
<dataflow id="501" from="add_ln215_4" to="zext_ln215_7" fromId="156" toId="157">
</dataflow>
<dataflow id="502" from="C_V" to="C_V_addr_1" fromId="30" toId="158">
</dataflow>
<dataflow id="503" from="StgValue_287" to="C_V_addr_1" fromId="287" toId="158">
</dataflow>
<dataflow id="504" from="zext_ln215_7" to="C_V_addr_1" fromId="157" toId="158">
</dataflow>
<dataflow id="505" from="k_1" to="icmp_ln49" fromId="147" toId="159">
</dataflow>
<dataflow id="506" from="StgValue_263" to="icmp_ln49" fromId="263" toId="159">
</dataflow>
<dataflow id="507" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="265" toId="160">
</dataflow>
<dataflow id="508" from="StgValue_267" to="speclooptripcount_ln0" fromId="267" toId="160">
</dataflow>
<dataflow id="509" from="StgValue_267" to="speclooptripcount_ln0" fromId="267" toId="160">
</dataflow>
<dataflow id="510" from="StgValue_267" to="speclooptripcount_ln0" fromId="267" toId="160">
</dataflow>
<dataflow id="511" from="icmp_ln49" to="br_ln49" fromId="159" toId="161">
</dataflow>
<dataflow id="512" from="tmp_V_addr_2" to="tmp_V_load" fromId="153" toId="162">
</dataflow>
<dataflow id="513" from="C_V_addr_1" to="C_V_load" fromId="158" toId="163">
</dataflow>
<dataflow id="514" from="sum_1" to="store_ln51" fromId="148" toId="164">
</dataflow>
<dataflow id="515" from="D_output_V_addr_1" to="store_ln51" fromId="138" toId="164">
</dataflow>
<dataflow id="516" from="tmp_V_addr_2" to="tmp_V_load" fromId="153" toId="166">
</dataflow>
<dataflow id="517" from="C_V_addr_1" to="C_V_load" fromId="158" toId="167">
</dataflow>
<dataflow id="518" from="C_V_load" to="mul_ln50" fromId="167" toId="168">
</dataflow>
<dataflow id="519" from="tmp_V_load" to="mul_ln50" fromId="166" toId="168">
</dataflow>
<dataflow id="520" from="C_V_load" to="mul_ln50" fromId="167" toId="169">
</dataflow>
<dataflow id="521" from="tmp_V_load" to="mul_ln50" fromId="166" toId="169">
</dataflow>
<dataflow id="522" from="_ssdm_op_SpecLoopName" to="specloopname_ln48" fromId="272" toId="170">
</dataflow>
<dataflow id="524" from="empty_805" to="specloopname_ln48" fromId="523" toId="170">
</dataflow>
<dataflow id="525" from="mul_ln50" to="sum_2" fromId="169" toId="171">
</dataflow>
<dataflow id="526" from="sum_1" to="sum_2" fromId="148" toId="171">
</dataflow>
<dataflow id="527" from="add_ln55" to="i_3" fromId="174" toId="173">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="528" from="br_ln0" to="i_3" fromId="193" toId="173">
<BackEdge/>
</dataflow>
<dataflow id="529" from="StgValue_250" to="i_3" fromId="250" toId="173">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="530" from="br_ln57" to="i_3" fromId="131" toId="173">
</dataflow>
<dataflow id="531" from="i_3" to="add_ln55" fromId="173" toId="174">
</dataflow>
<dataflow id="532" from="StgValue_254" to="add_ln55" fromId="254" toId="174">
</dataflow>
<dataflow id="533" from="i_3" to="trunc_ln57" fromId="173" toId="175">
</dataflow>
<dataflow id="534" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="tmp_5_cast" fromId="257" toId="176">
</dataflow>
<dataflow id="535" from="trunc_ln57" to="tmp_5_cast" fromId="175" toId="176">
</dataflow>
<dataflow id="536" from="StgValue_260" to="tmp_5_cast" fromId="260" toId="176">
</dataflow>
<dataflow id="537" from="i_3" to="icmp_ln55" fromId="173" toId="177">
</dataflow>
<dataflow id="538" from="StgValue_263" to="icmp_ln55" fromId="263" toId="177">
</dataflow>
<dataflow id="539" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="265" toId="178">
</dataflow>
<dataflow id="540" from="StgValue_267" to="speclooptripcount_ln0" fromId="267" toId="178">
</dataflow>
<dataflow id="541" from="StgValue_267" to="speclooptripcount_ln0" fromId="267" toId="178">
</dataflow>
<dataflow id="542" from="StgValue_267" to="speclooptripcount_ln0" fromId="267" toId="178">
</dataflow>
<dataflow id="543" from="icmp_ln55" to="br_ln55" fromId="177" toId="179">
</dataflow>
<dataflow id="544" from="_ssdm_op_SpecLoopName" to="specloopname_ln55" fromId="272" toId="180">
</dataflow>
<dataflow id="546" from="empty_12" to="specloopname_ln55" fromId="545" toId="180">
</dataflow>
<dataflow id="547" from="add_ln56" to="j_3" fromId="184" toId="183">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="548" from="br_ln0" to="j_3" fromId="198" toId="183">
<BackEdge/>
</dataflow>
<dataflow id="549" from="StgValue_250" to="j_3" fromId="250" toId="183">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="550" from="br_ln56" to="j_3" fromId="181" toId="183">
</dataflow>
<dataflow id="551" from="j_3" to="add_ln56" fromId="183" toId="184">
</dataflow>
<dataflow id="552" from="StgValue_254" to="add_ln56" fromId="254" toId="184">
</dataflow>
<dataflow id="553" from="j_3" to="zext_ln57" fromId="183" toId="185">
</dataflow>
<dataflow id="554" from="tmp_5_cast" to="add_ln57" fromId="176" toId="186">
</dataflow>
<dataflow id="555" from="zext_ln57" to="add_ln57" fromId="185" toId="186">
</dataflow>
<dataflow id="556" from="add_ln57" to="zext_ln57_1" fromId="186" toId="187">
</dataflow>
<dataflow id="557" from="D_output_V" to="D_output_V_addr" fromId="32" toId="188">
</dataflow>
<dataflow id="558" from="StgValue_287" to="D_output_V_addr" fromId="287" toId="188">
</dataflow>
<dataflow id="559" from="zext_ln57_1" to="D_output_V_addr" fromId="187" toId="188">
</dataflow>
<dataflow id="560" from="j_3" to="icmp_ln56" fromId="183" toId="189">
</dataflow>
<dataflow id="561" from="StgValue_263" to="icmp_ln56" fromId="263" toId="189">
</dataflow>
<dataflow id="562" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="265" toId="190">
</dataflow>
<dataflow id="563" from="StgValue_267" to="speclooptripcount_ln0" fromId="267" toId="190">
</dataflow>
<dataflow id="564" from="StgValue_267" to="speclooptripcount_ln0" fromId="267" toId="190">
</dataflow>
<dataflow id="565" from="StgValue_267" to="speclooptripcount_ln0" fromId="267" toId="190">
</dataflow>
<dataflow id="566" from="icmp_ln56" to="br_ln56" fromId="189" toId="191">
</dataflow>
<dataflow id="567" from="D_output_V_addr" to="D_output_V_load" fromId="188" toId="192">
</dataflow>
<dataflow id="568" from="_ssdm_op_SpecLoopName" to="specloopname_ln56" fromId="272" toId="194">
</dataflow>
<dataflow id="570" from="empty_272" to="specloopname_ln56" fromId="569" toId="194">
</dataflow>
<dataflow id="571" from="xin" to="xin_addr" fromId="240" toId="195">
</dataflow>
<dataflow id="572" from="StgValue_287" to="xin_addr" fromId="287" toId="195">
</dataflow>
<dataflow id="573" from="zext_ln57_1" to="xin_addr" fromId="187" toId="195">
</dataflow>
<dataflow id="574" from="D_output_V_addr" to="D_output_V_load" fromId="188" toId="196">
</dataflow>
<dataflow id="575" from="D_output_V_load" to="store_ln57" fromId="196" toId="197">
</dataflow>
<dataflow id="576" from="xin_addr" to="store_ln57" fromId="195" toId="197">
</dataflow>
<dataflow id="577" from="icmp_ln27" to="StgValue_2" fromId="38" toId="2">
</dataflow>
<dataflow id="578" from="icmp_ln28" to="StgValue_3" fromId="54" toId="3">
</dataflow>
<dataflow id="579" from="icmp_ln38" to="StgValue_5" fromId="73" toId="5">
</dataflow>
<dataflow id="580" from="icmp_ln39" to="StgValue_6" fromId="85" toId="6">
</dataflow>
<dataflow id="581" from="icmp_ln42" to="StgValue_7" fromId="103" toId="7">
</dataflow>
<dataflow id="582" from="icmp_ln45" to="StgValue_16" fromId="126" toId="16">
</dataflow>
<dataflow id="583" from="icmp_ln46" to="StgValue_17" fromId="139" toId="17">
</dataflow>
<dataflow id="584" from="icmp_ln49" to="StgValue_19" fromId="159" toId="19">
</dataflow>
<dataflow id="585" from="icmp_ln55" to="StgValue_24" fromId="177" toId="24">
</dataflow>
<dataflow id="586" from="icmp_ln56" to="StgValue_25" fromId="189" toId="25">
</dataflow>
</dataflows>


</stg>
