INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Developer/core/vivado/speed_summator_64/project_2.srcs/sources_1/new/coder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4bit
INFO: [VRFC 10-311] analyzing module adder_16bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Developer/core/vivado/speed_summator_64/project_2.srcs/sim_1/new/TB_coder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_adder_16bit
