Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Aug 21 22:58:11 2025
| Host         : f22f8f6634c3 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_hex_display_controller_timing_summary_routed.rpt -pb top_hex_display_controller_timing_summary_routed.pb -rpx top_hex_display_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : top_hex_display_controller
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   30          inf        0.000                      0                   30           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 binary_input[5]
                            (input port)
  Destination:            segments_d2[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.803ns  (logic 3.431ns (43.976%)  route 4.371ns (56.024%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  binary_input[5] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[5]
    M19                  IBUF (Prop_ibuf_I_O)         0.829     0.829 f  binary_input_IBUF[5]_inst/O
                         net (fo=9, routed)           2.002     2.831    led_outputs_OBUF[5]
    SLICE_X0Y24          LUT6 (Prop_lut6_I5_O)        0.053     2.884 r  segments_d2_OBUF[6]_inst_i_2/O
                         net (fo=5, routed)           0.820     3.704    segments_d2_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I1_O)        0.053     3.757 r  segments_d2_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.549     5.306    segments_d2_OBUF[4]
    M26                  OBUF (Prop_obuf_I_O)         2.496     7.803 r  segments_d2_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.803    segments_d2[4]
    M26                                                               r  segments_d2[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_input[5]
                            (input port)
  Destination:            segments_d2[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.793ns  (logic 3.425ns (43.945%)  route 4.368ns (56.055%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  binary_input[5] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[5]
    M19                  IBUF (Prop_ibuf_I_O)         0.829     0.829 f  binary_input_IBUF[5]_inst/O
                         net (fo=9, routed)           2.002     2.831    led_outputs_OBUF[5]
    SLICE_X0Y24          LUT6 (Prop_lut6_I5_O)        0.053     2.884 r  segments_d2_OBUF[6]_inst_i_2/O
                         net (fo=5, routed)           0.817     3.701    segments_d2_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I4_O)        0.053     3.754 r  segments_d2_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.549     5.303    segments_d2_OBUF[5]
    N26                  OBUF (Prop_obuf_I_O)         2.490     7.793 r  segments_d2_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.793    segments_d2[5]
    N26                                                               r  segments_d2[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_input[5]
                            (input port)
  Destination:            segments_d2[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.603ns  (logic 3.407ns (44.808%)  route 4.196ns (55.192%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  binary_input[5] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[5]
    M19                  IBUF (Prop_ibuf_I_O)         0.829     0.829 f  binary_input_IBUF[5]_inst/O
                         net (fo=9, routed)           2.002     2.831    led_outputs_OBUF[5]
    SLICE_X0Y24          LUT6 (Prop_lut6_I5_O)        0.053     2.884 r  segments_d2_OBUF[6]_inst_i_2/O
                         net (fo=5, routed)           0.560     3.444    segments_d2_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I3_O)        0.053     3.497 r  segments_d2_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.634     5.131    segments_d2_OBUF[0]
    R25                  OBUF (Prop_obuf_I_O)         2.472     7.603 r  segments_d2_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.603    segments_d2[3]
    R25                                                               r  segments_d2[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_input[5]
                            (input port)
  Destination:            segments_d2[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.454ns  (logic 3.414ns (45.805%)  route 4.040ns (54.195%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  binary_input[5] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[5]
    M19                  IBUF (Prop_ibuf_I_O)         0.829     0.829 f  binary_input_IBUF[5]_inst/O
                         net (fo=9, routed)           2.002     2.831    led_outputs_OBUF[5]
    SLICE_X0Y24          LUT6 (Prop_lut6_I5_O)        0.053     2.884 r  segments_d2_OBUF[6]_inst_i_2/O
                         net (fo=5, routed)           0.434     3.318    segments_d2_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.053     3.371 r  segments_d2_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.604     4.974    segments_d2_OBUF[6]
    N24                  OBUF (Prop_obuf_I_O)         2.479     7.454 r  segments_d2_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.454    segments_d2[6]
    N24                                                               r  segments_d2[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_input[5]
                            (input port)
  Destination:            segments_d2[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.415ns  (logic 3.412ns (46.011%)  route 4.003ns (53.989%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  binary_input[5] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[5]
    M19                  IBUF (Prop_ibuf_I_O)         0.829     0.829 f  binary_input_IBUF[5]_inst/O
                         net (fo=9, routed)           2.002     2.831    led_outputs_OBUF[5]
    SLICE_X0Y24          LUT6 (Prop_lut6_I5_O)        0.053     2.884 r  segments_d2_OBUF[6]_inst_i_2/O
                         net (fo=5, routed)           0.558     3.442    segments_d2_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I4_O)        0.053     3.495 r  segments_d2_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.443     4.938    segments_d2_OBUF[2]
    P25                  OBUF (Prop_obuf_I_O)         2.477     7.415 r  segments_d2_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.415    segments_d2[2]
    P25                                                               r  segments_d2[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_input[5]
                            (input port)
  Destination:            segments_d2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.376ns  (logic 3.399ns (46.084%)  route 3.977ns (53.916%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  binary_input[5] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[5]
    M19                  IBUF (Prop_ibuf_I_O)         0.829     0.829 f  binary_input_IBUF[5]_inst/O
                         net (fo=9, routed)           2.002     2.831    led_outputs_OBUF[5]
    SLICE_X0Y24          LUT6 (Prop_lut6_I5_O)        0.053     2.884 r  segments_d2_OBUF[6]_inst_i_2/O
                         net (fo=5, routed)           0.560     3.444    segments_d2_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I3_O)        0.053     3.497 r  segments_d2_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.415     4.912    segments_d2_OBUF[0]
    M20                  OBUF (Prop_obuf_I_O)         2.464     7.376 r  segments_d2_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.376    segments_d2[0]
    M20                                                               r  segments_d2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_input[1]
                            (input port)
  Destination:            segments_d1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.263ns  (logic 3.408ns (46.927%)  route 3.855ns (53.073%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  binary_input[1] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 f  binary_input_IBUF[1]_inst/O
                         net (fo=10, routed)          1.731     2.550    led_outputs_OBUF[1]
    SLICE_X0Y24          LUT4 (Prop_lut4_I1_O)        0.053     2.603 r  segments_d1_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.787     3.390    segments_d1_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I2_O)        0.053     3.443 r  segments_d1_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.337     4.779    segments_d1_OBUF[3]
    P20                  OBUF (Prop_obuf_I_O)         2.484     7.263 r  segments_d1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.263    segments_d1[3]
    P20                                                               r  segments_d1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_input[1]
                            (input port)
  Destination:            segments_d1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.056ns  (logic 3.425ns (48.540%)  route 3.631ns (51.460%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  binary_input[1] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 f  binary_input_IBUF[1]_inst/O
                         net (fo=10, routed)          1.731     2.550    led_outputs_OBUF[1]
    SLICE_X0Y24          LUT4 (Prop_lut4_I1_O)        0.053     2.603 r  segments_d1_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.615     3.218    segments_d1_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I2_O)        0.053     3.271 r  segments_d1_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.285     4.556    segments_d1_OBUF[5]
    L24                  OBUF (Prop_obuf_I_O)         2.500     7.056 r  segments_d1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.056    segments_d1[5]
    L24                                                               r  segments_d1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_input[1]
                            (input port)
  Destination:            segments_d1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.044ns  (logic 3.412ns (48.442%)  route 3.632ns (51.558%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  binary_input[1] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 f  binary_input_IBUF[1]_inst/O
                         net (fo=10, routed)          1.731     2.550    led_outputs_OBUF[1]
    SLICE_X0Y24          LUT4 (Prop_lut4_I1_O)        0.053     2.603 r  segments_d1_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.608     3.211    segments_d1_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I2_O)        0.053     3.264 r  segments_d1_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.293     4.557    segments_d1_OBUF[6]
    M24                  OBUF (Prop_obuf_I_O)         2.488     7.044 r  segments_d1_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.044    segments_d1[6]
    M24                                                               r  segments_d1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_input[1]
                            (input port)
  Destination:            segments_d1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.032ns  (logic 3.406ns (48.426%)  route 3.627ns (51.574%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  binary_input[1] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 f  binary_input_IBUF[1]_inst/O
                         net (fo=10, routed)          1.731     2.550    led_outputs_OBUF[1]
    SLICE_X0Y24          LUT4 (Prop_lut4_I1_O)        0.053     2.603 r  segments_d1_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.611     3.214    segments_d1_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I2_O)        0.053     3.267 r  segments_d1_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.285     4.552    segments_d1_OBUF[4]
    P19                  OBUF (Prop_obuf_I_O)         2.481     7.032 r  segments_d1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.032    segments_d1[4]
    P19                                                               r  segments_d1[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 binary_input[3]
                            (input port)
  Destination:            led_outputs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.322ns (71.896%)  route 0.517ns (28.104%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  binary_input[3] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.052     0.052 r  binary_input_IBUF[3]_inst/O
                         net (fo=10, routed)          0.517     0.569    led_outputs_OBUF[3]
    U19                  OBUF (Prop_obuf_I_O)         1.270     1.839 r  led_outputs_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.839    led_outputs[3]
    U19                                                               r  led_outputs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_input[4]
                            (input port)
  Destination:            led_outputs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.857ns  (logic 1.340ns (72.172%)  route 0.517ns (27.828%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  binary_input[4] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[4]
    U17                  IBUF (Prop_ibuf_I_O)         0.050     0.050 r  binary_input_IBUF[4]_inst/O
                         net (fo=9, routed)           0.517     0.567    led_outputs_OBUF[4]
    T23                  OBUF (Prop_obuf_I_O)         1.290     1.857 r  led_outputs_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.857    led_outputs[4]
    T23                                                               r  led_outputs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_input[2]
                            (input port)
  Destination:            led_outputs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.861ns  (logic 1.343ns (72.183%)  route 0.518ns (27.817%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  binary_input[2] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[2]
    R18                  IBUF (Prop_ibuf_I_O)         0.078     0.078 r  binary_input_IBUF[2]_inst/O
                         net (fo=10, routed)          0.518     0.596    led_outputs_OBUF[2]
    U20                  OBUF (Prop_obuf_I_O)         1.265     1.861 r  led_outputs_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.861    led_outputs[2]
    U20                                                               r  led_outputs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_input[1]
                            (input port)
  Destination:            led_outputs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.877ns  (logic 1.359ns (72.411%)  route 0.518ns (27.589%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  binary_input[1] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.083     0.083 r  binary_input_IBUF[1]_inst/O
                         net (fo=10, routed)          0.518     0.601    led_outputs_OBUF[1]
    T18                  OBUF (Prop_obuf_I_O)         1.276     1.877 r  led_outputs_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.877    led_outputs[1]
    T18                                                               r  led_outputs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_input[6]
                            (input port)
  Destination:            led_outputs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.897ns  (logic 1.380ns (72.712%)  route 0.518ns (27.288%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  binary_input[6] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[6]
    N18                  IBUF (Prop_ibuf_I_O)         0.092     0.092 r  binary_input_IBUF[6]_inst/O
                         net (fo=13, routed)          0.518     0.610    led_outputs_OBUF[6]
    R20                  OBUF (Prop_obuf_I_O)         1.287     1.897 r  led_outputs_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.897    led_outputs[6]
    R20                                                               r  led_outputs[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_input[0]
                            (input port)
  Destination:            led_outputs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.898ns  (logic 1.336ns (70.413%)  route 0.562ns (29.587%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  binary_input[0] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.066     0.066 r  binary_input_IBUF[0]_inst/O
                         net (fo=10, routed)          0.562     0.627    led_outputs_OBUF[0]
    T19                  OBUF (Prop_obuf_I_O)         1.270     1.898 r  led_outputs_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.898    led_outputs[0]
    T19                                                               r  led_outputs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_input[5]
                            (input port)
  Destination:            led_outputs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.903ns  (logic 1.387ns (72.852%)  route 0.517ns (27.148%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  binary_input[5] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[5]
    M19                  IBUF (Prop_ibuf_I_O)         0.093     0.093 r  binary_input_IBUF[5]_inst/O
                         net (fo=9, routed)           0.517     0.610    led_outputs_OBUF[5]
    T22                  OBUF (Prop_obuf_I_O)         1.294     1.903 r  led_outputs_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.903    led_outputs[5]
    T22                                                               r  led_outputs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_input[7]
                            (input port)
  Destination:            led_outputs[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.917ns  (logic 1.356ns (70.747%)  route 0.561ns (29.253%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  binary_input[7] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[7]
    R17                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  binary_input_IBUF[7]_inst/O
                         net (fo=13, routed)          0.561     0.634    led_outputs_OBUF[7]
    T20                  OBUF (Prop_obuf_I_O)         1.283     1.917 r  led_outputs_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.917    led_outputs[7]
    T20                                                               r  led_outputs[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_input[9]
                            (input port)
  Destination:            led_outputs[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.936ns  (logic 1.375ns (71.027%)  route 0.561ns (28.973%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  binary_input[9] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[9]
    N17                  IBUF (Prop_ibuf_I_O)         0.077     0.077 r  binary_input_IBUF[9]_inst/O
                         net (fo=5, routed)           0.561     0.638    led_outputs_OBUF[9]
    T24                  OBUF (Prop_obuf_I_O)         1.298     1.936 r  led_outputs_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.936    led_outputs[9]
    T24                                                               r  led_outputs[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_input[8]
                            (input port)
  Destination:            led_outputs[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.938ns  (logic 1.377ns (71.063%)  route 0.561ns (28.937%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  binary_input[8] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[8]
    R16                  IBUF (Prop_ibuf_I_O)         0.076     0.076 r  binary_input_IBUF[8]_inst/O
                         net (fo=6, routed)           0.561     0.637    led_outputs_OBUF[8]
    T25                  OBUF (Prop_obuf_I_O)         1.301     1.938 r  led_outputs_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.938    led_outputs[8]
    T25                                                               r  led_outputs[8] (OUT)
  -------------------------------------------------------------------    -------------------





