Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Nov 11 23:14:13 2023
| Host         : CAK-M3NSK32-556 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_world_arty_a7_timing_summary_routed.rpt -pb hello_world_arty_a7_timing_summary_routed.pb -rpx hello_world_arty_a7_timing_summary_routed.rpx -warn_on_violation
| Design       : hello_world_arty_a7
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.378        0.000                      0                 4499        0.089        0.000                      0                 4499        4.500        0.000                       0                  1542  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clock      {0.000 5.000}      10.000          100.000         
  clkdiv2  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                           4.500        0.000                       0                     2  
  clkdiv2           0.378        0.000                      0                 4498        0.089        0.000                      0                 4498        9.500        0.000                       0                  1540  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdiv2       clock               8.029        0.000                      0                    1        0.285        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkdiv2                     
(none)                      clkdiv2       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    clock_50mhz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    clock_50mhz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    clock_50mhz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    clock_50mhz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    clock_50mhz_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clkdiv2

Setup :            0  Failing Endpoints,  Worst Slack        0.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.874ns  (logic 5.062ns (26.821%)  route 13.812ns (73.179%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.546ns = ( 27.546 - 20.000 ) 
    Source Clock Delay      (SCD):    8.189ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.784     8.189    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    10.643 r  rvsteel_soc_instance/ram_instance/ram_reg_0/DOBDO[1]
                         net (fo=1, routed)           1.019    11.662    rvsteel_soc_instance/bus_mux_instance/mem_read_data[1]
    SLICE_X16Y105        LUT5 (Prop_lut5_I4_O)        0.124    11.786 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[1]_i_2/O
                         net (fo=4, routed)           1.167    12.953    rvsteel_soc_instance/rvsteel_core_instance/csr_mtval[31]_i_12[1]
    SLICE_X17Y109        LUT6 (Prop_lut6_I1_O)        0.124    13.077 f  rvsteel_soc_instance/rvsteel_core_instance/integer_file[30][30]_i_6/O
                         net (fo=12, routed)          1.164    14.240    rvsteel_soc_instance/bus_mux_instance/integer_file_reg[1][0]_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I2_O)        0.124    14.364 r  rvsteel_soc_instance/bus_mux_instance/prev_load_request_i_5/O
                         net (fo=4, routed)           0.605    14.969    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/load_type
    SLICE_X14Y109        LUT3 (Prop_lut3_I1_O)        0.124    15.093 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_10/O
                         net (fo=4, routed)           0.673    15.767    rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_10_n_0
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    15.891 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[4]_i_4/O
                         net (fo=23, routed)          0.914    16.805    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/immediate_type[0]
    SLICE_X13Y108        LUT6 (Prop_lut6_I1_O)        0.124    16.929 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[1]_i_2/O
                         net (fo=6, routed)           0.840    17.769    rvsteel_soc_instance/bus_mux_instance/csr_mscratch[1]_i_2_n_0
    SLICE_X9Y103         LUT4 (Prop_lut4_I0_O)        0.124    17.893 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_5/O
                         net (fo=1, routed)           0.000    17.893    rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_5_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.120 f  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[3]_i_2/O[1]
                         net (fo=69, routed)          0.874    18.993    rvsteel_soc_instance/bus_mux_instance/O[1]
    SLICE_X17Y106        LUT6 (Prop_lut6_I3_O)        0.303    19.296 f  rvsteel_soc_instance/bus_mux_instance/prev_load_request_i_4/O
                         net (fo=7, routed)           0.452    19.749    rvsteel_soc_instance/bus_mux_instance/misaligned_load
    SLICE_X15Y106        LUT2 (Prop_lut2_I0_O)        0.124    19.873 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_6/O
                         net (fo=4, routed)           0.456    20.328    rvsteel_soc_instance/bus_mux_instance/prev_mem_write_request_i_4_0
    SLICE_X17Y107        LUT6 (Prop_lut6_I4_O)        0.124    20.452 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.773    21.226    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X17Y107        LUT6 (Prop_lut6_I4_O)        0.124    21.350 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          0.793    22.143    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X13Y106        LUT6 (Prop_lut6_I3_O)        0.124    22.267 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[22]_i_1/O
                         net (fo=3, routed)           1.100    23.367    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[22]_i_1_n_0
    SLICE_X12Y102        LUT4 (Prop_lut4_I0_O)        0.146    23.513 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9/O
                         net (fo=1, routed)           0.646    24.159    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9_n_0
    SLICE_X12Y100        LUT5 (Prop_lut5_I4_O)        0.328    24.487 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=2, routed)           0.856    25.343    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4_n_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I3_O)        0.124    25.467 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          0.673    26.140    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X12Y100        LUT4 (Prop_lut4_I3_O)        0.116    26.256 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.807    27.063    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X13Y100        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.616    27.546    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y100        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/C
                         clock pessimism              0.562    28.109    
                         clock uncertainty           -0.035    28.073    
    SLICE_X13Y100        FDRE (Setup_fdre_C_R)       -0.633    27.440    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         27.440    
                         arrival time                         -27.063    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.874ns  (logic 5.062ns (26.821%)  route 13.812ns (73.179%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.546ns = ( 27.546 - 20.000 ) 
    Source Clock Delay      (SCD):    8.189ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.784     8.189    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    10.643 r  rvsteel_soc_instance/ram_instance/ram_reg_0/DOBDO[1]
                         net (fo=1, routed)           1.019    11.662    rvsteel_soc_instance/bus_mux_instance/mem_read_data[1]
    SLICE_X16Y105        LUT5 (Prop_lut5_I4_O)        0.124    11.786 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[1]_i_2/O
                         net (fo=4, routed)           1.167    12.953    rvsteel_soc_instance/rvsteel_core_instance/csr_mtval[31]_i_12[1]
    SLICE_X17Y109        LUT6 (Prop_lut6_I1_O)        0.124    13.077 f  rvsteel_soc_instance/rvsteel_core_instance/integer_file[30][30]_i_6/O
                         net (fo=12, routed)          1.164    14.240    rvsteel_soc_instance/bus_mux_instance/integer_file_reg[1][0]_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I2_O)        0.124    14.364 r  rvsteel_soc_instance/bus_mux_instance/prev_load_request_i_5/O
                         net (fo=4, routed)           0.605    14.969    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/load_type
    SLICE_X14Y109        LUT3 (Prop_lut3_I1_O)        0.124    15.093 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_10/O
                         net (fo=4, routed)           0.673    15.767    rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_10_n_0
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    15.891 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[4]_i_4/O
                         net (fo=23, routed)          0.914    16.805    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/immediate_type[0]
    SLICE_X13Y108        LUT6 (Prop_lut6_I1_O)        0.124    16.929 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[1]_i_2/O
                         net (fo=6, routed)           0.840    17.769    rvsteel_soc_instance/bus_mux_instance/csr_mscratch[1]_i_2_n_0
    SLICE_X9Y103         LUT4 (Prop_lut4_I0_O)        0.124    17.893 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_5/O
                         net (fo=1, routed)           0.000    17.893    rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_5_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.120 f  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[3]_i_2/O[1]
                         net (fo=69, routed)          0.874    18.993    rvsteel_soc_instance/bus_mux_instance/O[1]
    SLICE_X17Y106        LUT6 (Prop_lut6_I3_O)        0.303    19.296 f  rvsteel_soc_instance/bus_mux_instance/prev_load_request_i_4/O
                         net (fo=7, routed)           0.452    19.749    rvsteel_soc_instance/bus_mux_instance/misaligned_load
    SLICE_X15Y106        LUT2 (Prop_lut2_I0_O)        0.124    19.873 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_6/O
                         net (fo=4, routed)           0.456    20.328    rvsteel_soc_instance/bus_mux_instance/prev_mem_write_request_i_4_0
    SLICE_X17Y107        LUT6 (Prop_lut6_I4_O)        0.124    20.452 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.773    21.226    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X17Y107        LUT6 (Prop_lut6_I4_O)        0.124    21.350 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          0.793    22.143    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X13Y106        LUT6 (Prop_lut6_I3_O)        0.124    22.267 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[22]_i_1/O
                         net (fo=3, routed)           1.100    23.367    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[22]_i_1_n_0
    SLICE_X12Y102        LUT4 (Prop_lut4_I0_O)        0.146    23.513 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9/O
                         net (fo=1, routed)           0.646    24.159    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9_n_0
    SLICE_X12Y100        LUT5 (Prop_lut5_I4_O)        0.328    24.487 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=2, routed)           0.856    25.343    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4_n_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I3_O)        0.124    25.467 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          0.673    26.140    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X12Y100        LUT4 (Prop_lut4_I3_O)        0.116    26.256 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.807    27.063    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X13Y100        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.616    27.546    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y100        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/C
                         clock pessimism              0.562    28.109    
                         clock uncertainty           -0.035    28.073    
    SLICE_X13Y100        FDRE (Setup_fdre_C_R)       -0.633    27.440    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         27.440    
                         arrival time                         -27.063    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.874ns  (logic 5.062ns (26.821%)  route 13.812ns (73.179%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.546ns = ( 27.546 - 20.000 ) 
    Source Clock Delay      (SCD):    8.189ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.784     8.189    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    10.643 r  rvsteel_soc_instance/ram_instance/ram_reg_0/DOBDO[1]
                         net (fo=1, routed)           1.019    11.662    rvsteel_soc_instance/bus_mux_instance/mem_read_data[1]
    SLICE_X16Y105        LUT5 (Prop_lut5_I4_O)        0.124    11.786 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[1]_i_2/O
                         net (fo=4, routed)           1.167    12.953    rvsteel_soc_instance/rvsteel_core_instance/csr_mtval[31]_i_12[1]
    SLICE_X17Y109        LUT6 (Prop_lut6_I1_O)        0.124    13.077 f  rvsteel_soc_instance/rvsteel_core_instance/integer_file[30][30]_i_6/O
                         net (fo=12, routed)          1.164    14.240    rvsteel_soc_instance/bus_mux_instance/integer_file_reg[1][0]_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I2_O)        0.124    14.364 r  rvsteel_soc_instance/bus_mux_instance/prev_load_request_i_5/O
                         net (fo=4, routed)           0.605    14.969    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/load_type
    SLICE_X14Y109        LUT3 (Prop_lut3_I1_O)        0.124    15.093 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_10/O
                         net (fo=4, routed)           0.673    15.767    rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_10_n_0
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    15.891 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[4]_i_4/O
                         net (fo=23, routed)          0.914    16.805    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/immediate_type[0]
    SLICE_X13Y108        LUT6 (Prop_lut6_I1_O)        0.124    16.929 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[1]_i_2/O
                         net (fo=6, routed)           0.840    17.769    rvsteel_soc_instance/bus_mux_instance/csr_mscratch[1]_i_2_n_0
    SLICE_X9Y103         LUT4 (Prop_lut4_I0_O)        0.124    17.893 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_5/O
                         net (fo=1, routed)           0.000    17.893    rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_5_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.120 f  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[3]_i_2/O[1]
                         net (fo=69, routed)          0.874    18.993    rvsteel_soc_instance/bus_mux_instance/O[1]
    SLICE_X17Y106        LUT6 (Prop_lut6_I3_O)        0.303    19.296 f  rvsteel_soc_instance/bus_mux_instance/prev_load_request_i_4/O
                         net (fo=7, routed)           0.452    19.749    rvsteel_soc_instance/bus_mux_instance/misaligned_load
    SLICE_X15Y106        LUT2 (Prop_lut2_I0_O)        0.124    19.873 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_6/O
                         net (fo=4, routed)           0.456    20.328    rvsteel_soc_instance/bus_mux_instance/prev_mem_write_request_i_4_0
    SLICE_X17Y107        LUT6 (Prop_lut6_I4_O)        0.124    20.452 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.773    21.226    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X17Y107        LUT6 (Prop_lut6_I4_O)        0.124    21.350 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          0.793    22.143    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X13Y106        LUT6 (Prop_lut6_I3_O)        0.124    22.267 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[22]_i_1/O
                         net (fo=3, routed)           1.100    23.367    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[22]_i_1_n_0
    SLICE_X12Y102        LUT4 (Prop_lut4_I0_O)        0.146    23.513 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9/O
                         net (fo=1, routed)           0.646    24.159    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9_n_0
    SLICE_X12Y100        LUT5 (Prop_lut5_I4_O)        0.328    24.487 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=2, routed)           0.856    25.343    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4_n_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I3_O)        0.124    25.467 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          0.673    26.140    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X12Y100        LUT4 (Prop_lut4_I3_O)        0.116    26.256 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.807    27.063    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X13Y100        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.616    27.546    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y100        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/C
                         clock pessimism              0.562    28.109    
                         clock uncertainty           -0.035    28.073    
    SLICE_X13Y100        FDRE (Setup_fdre_C_R)       -0.633    27.440    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         27.440    
                         arrival time                         -27.063    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.874ns  (logic 5.062ns (26.821%)  route 13.812ns (73.179%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.546ns = ( 27.546 - 20.000 ) 
    Source Clock Delay      (SCD):    8.189ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.784     8.189    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    10.643 r  rvsteel_soc_instance/ram_instance/ram_reg_0/DOBDO[1]
                         net (fo=1, routed)           1.019    11.662    rvsteel_soc_instance/bus_mux_instance/mem_read_data[1]
    SLICE_X16Y105        LUT5 (Prop_lut5_I4_O)        0.124    11.786 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[1]_i_2/O
                         net (fo=4, routed)           1.167    12.953    rvsteel_soc_instance/rvsteel_core_instance/csr_mtval[31]_i_12[1]
    SLICE_X17Y109        LUT6 (Prop_lut6_I1_O)        0.124    13.077 f  rvsteel_soc_instance/rvsteel_core_instance/integer_file[30][30]_i_6/O
                         net (fo=12, routed)          1.164    14.240    rvsteel_soc_instance/bus_mux_instance/integer_file_reg[1][0]_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I2_O)        0.124    14.364 r  rvsteel_soc_instance/bus_mux_instance/prev_load_request_i_5/O
                         net (fo=4, routed)           0.605    14.969    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/load_type
    SLICE_X14Y109        LUT3 (Prop_lut3_I1_O)        0.124    15.093 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_10/O
                         net (fo=4, routed)           0.673    15.767    rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_10_n_0
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    15.891 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[4]_i_4/O
                         net (fo=23, routed)          0.914    16.805    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/immediate_type[0]
    SLICE_X13Y108        LUT6 (Prop_lut6_I1_O)        0.124    16.929 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[1]_i_2/O
                         net (fo=6, routed)           0.840    17.769    rvsteel_soc_instance/bus_mux_instance/csr_mscratch[1]_i_2_n_0
    SLICE_X9Y103         LUT4 (Prop_lut4_I0_O)        0.124    17.893 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_5/O
                         net (fo=1, routed)           0.000    17.893    rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_5_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.120 f  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[3]_i_2/O[1]
                         net (fo=69, routed)          0.874    18.993    rvsteel_soc_instance/bus_mux_instance/O[1]
    SLICE_X17Y106        LUT6 (Prop_lut6_I3_O)        0.303    19.296 f  rvsteel_soc_instance/bus_mux_instance/prev_load_request_i_4/O
                         net (fo=7, routed)           0.452    19.749    rvsteel_soc_instance/bus_mux_instance/misaligned_load
    SLICE_X15Y106        LUT2 (Prop_lut2_I0_O)        0.124    19.873 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_6/O
                         net (fo=4, routed)           0.456    20.328    rvsteel_soc_instance/bus_mux_instance/prev_mem_write_request_i_4_0
    SLICE_X17Y107        LUT6 (Prop_lut6_I4_O)        0.124    20.452 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.773    21.226    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X17Y107        LUT6 (Prop_lut6_I4_O)        0.124    21.350 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          0.793    22.143    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X13Y106        LUT6 (Prop_lut6_I3_O)        0.124    22.267 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[22]_i_1/O
                         net (fo=3, routed)           1.100    23.367    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[22]_i_1_n_0
    SLICE_X12Y102        LUT4 (Prop_lut4_I0_O)        0.146    23.513 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9/O
                         net (fo=1, routed)           0.646    24.159    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9_n_0
    SLICE_X12Y100        LUT5 (Prop_lut5_I4_O)        0.328    24.487 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=2, routed)           0.856    25.343    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4_n_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I3_O)        0.124    25.467 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          0.673    26.140    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X12Y100        LUT4 (Prop_lut4_I3_O)        0.116    26.256 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.807    27.063    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X13Y100        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.616    27.546    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y100        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/C
                         clock pessimism              0.562    28.109    
                         clock uncertainty           -0.035    28.073    
    SLICE_X13Y100        FDRE (Setup_fdre_C_R)       -0.633    27.440    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         27.440    
                         arrival time                         -27.063    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_register_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.823ns  (logic 5.062ns (26.893%)  route 13.761ns (73.107%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.371ns = ( 27.371 - 20.000 ) 
    Source Clock Delay      (SCD):    8.189ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.784     8.189    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    10.643 r  rvsteel_soc_instance/ram_instance/ram_reg_0/DOBDO[1]
                         net (fo=1, routed)           1.019    11.662    rvsteel_soc_instance/bus_mux_instance/mem_read_data[1]
    SLICE_X16Y105        LUT5 (Prop_lut5_I4_O)        0.124    11.786 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[1]_i_2/O
                         net (fo=4, routed)           1.167    12.953    rvsteel_soc_instance/rvsteel_core_instance/csr_mtval[31]_i_12[1]
    SLICE_X17Y109        LUT6 (Prop_lut6_I1_O)        0.124    13.077 f  rvsteel_soc_instance/rvsteel_core_instance/integer_file[30][30]_i_6/O
                         net (fo=12, routed)          1.164    14.240    rvsteel_soc_instance/bus_mux_instance/integer_file_reg[1][0]_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I2_O)        0.124    14.364 r  rvsteel_soc_instance/bus_mux_instance/prev_load_request_i_5/O
                         net (fo=4, routed)           0.605    14.969    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/load_type
    SLICE_X14Y109        LUT3 (Prop_lut3_I1_O)        0.124    15.093 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_10/O
                         net (fo=4, routed)           0.673    15.767    rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_10_n_0
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    15.891 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[4]_i_4/O
                         net (fo=23, routed)          0.914    16.805    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/immediate_type[0]
    SLICE_X13Y108        LUT6 (Prop_lut6_I1_O)        0.124    16.929 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[1]_i_2/O
                         net (fo=6, routed)           0.840    17.769    rvsteel_soc_instance/bus_mux_instance/csr_mscratch[1]_i_2_n_0
    SLICE_X9Y103         LUT4 (Prop_lut4_I0_O)        0.124    17.893 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_5/O
                         net (fo=1, routed)           0.000    17.893    rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_5_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.120 f  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[3]_i_2/O[1]
                         net (fo=69, routed)          0.874    18.993    rvsteel_soc_instance/bus_mux_instance/O[1]
    SLICE_X17Y106        LUT6 (Prop_lut6_I3_O)        0.303    19.296 f  rvsteel_soc_instance/bus_mux_instance/prev_load_request_i_4/O
                         net (fo=7, routed)           0.452    19.749    rvsteel_soc_instance/bus_mux_instance/misaligned_load
    SLICE_X15Y106        LUT2 (Prop_lut2_I0_O)        0.124    19.873 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_6/O
                         net (fo=4, routed)           0.456    20.328    rvsteel_soc_instance/bus_mux_instance/prev_mem_write_request_i_4_0
    SLICE_X17Y107        LUT6 (Prop_lut6_I4_O)        0.124    20.452 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.773    21.226    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X17Y107        LUT6 (Prop_lut6_I4_O)        0.124    21.350 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          0.793    22.143    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X13Y106        LUT6 (Prop_lut6_I3_O)        0.124    22.267 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[22]_i_1/O
                         net (fo=3, routed)           1.100    23.367    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[22]_i_1_n_0
    SLICE_X12Y102        LUT4 (Prop_lut4_I0_O)        0.146    23.513 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9/O
                         net (fo=1, routed)           0.646    24.159    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9_n_0
    SLICE_X12Y100        LUT5 (Prop_lut5_I4_O)        0.328    24.487 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=2, routed)           0.856    25.343    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4_n_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I3_O)        0.124    25.467 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          0.673    26.140    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X12Y100        LUT4 (Prop_lut4_I3_O)        0.116    26.256 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.756    27.012    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X13Y99         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.441    27.371    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y99         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[3]/C
                         clock pessimism              0.482    27.853    
                         clock uncertainty           -0.035    27.818    
    SLICE_X13Y99         FDRE (Setup_fdre_C_CE)      -0.409    27.409    rvsteel_soc_instance/uart_instance/tx_register_reg[3]
  -------------------------------------------------------------------
                         required time                         27.409    
                         arrival time                         -27.012    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_register_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.823ns  (logic 5.062ns (26.893%)  route 13.761ns (73.107%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.371ns = ( 27.371 - 20.000 ) 
    Source Clock Delay      (SCD):    8.189ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.784     8.189    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    10.643 r  rvsteel_soc_instance/ram_instance/ram_reg_0/DOBDO[1]
                         net (fo=1, routed)           1.019    11.662    rvsteel_soc_instance/bus_mux_instance/mem_read_data[1]
    SLICE_X16Y105        LUT5 (Prop_lut5_I4_O)        0.124    11.786 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[1]_i_2/O
                         net (fo=4, routed)           1.167    12.953    rvsteel_soc_instance/rvsteel_core_instance/csr_mtval[31]_i_12[1]
    SLICE_X17Y109        LUT6 (Prop_lut6_I1_O)        0.124    13.077 f  rvsteel_soc_instance/rvsteel_core_instance/integer_file[30][30]_i_6/O
                         net (fo=12, routed)          1.164    14.240    rvsteel_soc_instance/bus_mux_instance/integer_file_reg[1][0]_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I2_O)        0.124    14.364 r  rvsteel_soc_instance/bus_mux_instance/prev_load_request_i_5/O
                         net (fo=4, routed)           0.605    14.969    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/load_type
    SLICE_X14Y109        LUT3 (Prop_lut3_I1_O)        0.124    15.093 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_10/O
                         net (fo=4, routed)           0.673    15.767    rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_10_n_0
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    15.891 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[4]_i_4/O
                         net (fo=23, routed)          0.914    16.805    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/immediate_type[0]
    SLICE_X13Y108        LUT6 (Prop_lut6_I1_O)        0.124    16.929 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[1]_i_2/O
                         net (fo=6, routed)           0.840    17.769    rvsteel_soc_instance/bus_mux_instance/csr_mscratch[1]_i_2_n_0
    SLICE_X9Y103         LUT4 (Prop_lut4_I0_O)        0.124    17.893 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_5/O
                         net (fo=1, routed)           0.000    17.893    rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_5_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.120 f  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[3]_i_2/O[1]
                         net (fo=69, routed)          0.874    18.993    rvsteel_soc_instance/bus_mux_instance/O[1]
    SLICE_X17Y106        LUT6 (Prop_lut6_I3_O)        0.303    19.296 f  rvsteel_soc_instance/bus_mux_instance/prev_load_request_i_4/O
                         net (fo=7, routed)           0.452    19.749    rvsteel_soc_instance/bus_mux_instance/misaligned_load
    SLICE_X15Y106        LUT2 (Prop_lut2_I0_O)        0.124    19.873 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_6/O
                         net (fo=4, routed)           0.456    20.328    rvsteel_soc_instance/bus_mux_instance/prev_mem_write_request_i_4_0
    SLICE_X17Y107        LUT6 (Prop_lut6_I4_O)        0.124    20.452 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.773    21.226    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X17Y107        LUT6 (Prop_lut6_I4_O)        0.124    21.350 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          0.793    22.143    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X13Y106        LUT6 (Prop_lut6_I3_O)        0.124    22.267 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[22]_i_1/O
                         net (fo=3, routed)           1.100    23.367    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[22]_i_1_n_0
    SLICE_X12Y102        LUT4 (Prop_lut4_I0_O)        0.146    23.513 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9/O
                         net (fo=1, routed)           0.646    24.159    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9_n_0
    SLICE_X12Y100        LUT5 (Prop_lut5_I4_O)        0.328    24.487 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=2, routed)           0.856    25.343    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4_n_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I3_O)        0.124    25.467 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          0.673    26.140    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X12Y100        LUT4 (Prop_lut4_I3_O)        0.116    26.256 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.756    27.012    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X13Y99         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.441    27.371    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y99         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[5]/C
                         clock pessimism              0.482    27.853    
                         clock uncertainty           -0.035    27.818    
    SLICE_X13Y99         FDRE (Setup_fdre_C_CE)      -0.409    27.409    rvsteel_soc_instance/uart_instance/tx_register_reg[5]
  -------------------------------------------------------------------
                         required time                         27.409    
                         arrival time                         -27.012    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_register_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.823ns  (logic 5.062ns (26.893%)  route 13.761ns (73.107%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.371ns = ( 27.371 - 20.000 ) 
    Source Clock Delay      (SCD):    8.189ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.784     8.189    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    10.643 r  rvsteel_soc_instance/ram_instance/ram_reg_0/DOBDO[1]
                         net (fo=1, routed)           1.019    11.662    rvsteel_soc_instance/bus_mux_instance/mem_read_data[1]
    SLICE_X16Y105        LUT5 (Prop_lut5_I4_O)        0.124    11.786 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[1]_i_2/O
                         net (fo=4, routed)           1.167    12.953    rvsteel_soc_instance/rvsteel_core_instance/csr_mtval[31]_i_12[1]
    SLICE_X17Y109        LUT6 (Prop_lut6_I1_O)        0.124    13.077 f  rvsteel_soc_instance/rvsteel_core_instance/integer_file[30][30]_i_6/O
                         net (fo=12, routed)          1.164    14.240    rvsteel_soc_instance/bus_mux_instance/integer_file_reg[1][0]_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I2_O)        0.124    14.364 r  rvsteel_soc_instance/bus_mux_instance/prev_load_request_i_5/O
                         net (fo=4, routed)           0.605    14.969    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/load_type
    SLICE_X14Y109        LUT3 (Prop_lut3_I1_O)        0.124    15.093 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_10/O
                         net (fo=4, routed)           0.673    15.767    rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_10_n_0
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    15.891 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[4]_i_4/O
                         net (fo=23, routed)          0.914    16.805    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/immediate_type[0]
    SLICE_X13Y108        LUT6 (Prop_lut6_I1_O)        0.124    16.929 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[1]_i_2/O
                         net (fo=6, routed)           0.840    17.769    rvsteel_soc_instance/bus_mux_instance/csr_mscratch[1]_i_2_n_0
    SLICE_X9Y103         LUT4 (Prop_lut4_I0_O)        0.124    17.893 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_5/O
                         net (fo=1, routed)           0.000    17.893    rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_5_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.120 f  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[3]_i_2/O[1]
                         net (fo=69, routed)          0.874    18.993    rvsteel_soc_instance/bus_mux_instance/O[1]
    SLICE_X17Y106        LUT6 (Prop_lut6_I3_O)        0.303    19.296 f  rvsteel_soc_instance/bus_mux_instance/prev_load_request_i_4/O
                         net (fo=7, routed)           0.452    19.749    rvsteel_soc_instance/bus_mux_instance/misaligned_load
    SLICE_X15Y106        LUT2 (Prop_lut2_I0_O)        0.124    19.873 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_6/O
                         net (fo=4, routed)           0.456    20.328    rvsteel_soc_instance/bus_mux_instance/prev_mem_write_request_i_4_0
    SLICE_X17Y107        LUT6 (Prop_lut6_I4_O)        0.124    20.452 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.773    21.226    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X17Y107        LUT6 (Prop_lut6_I4_O)        0.124    21.350 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          0.793    22.143    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X13Y106        LUT6 (Prop_lut6_I3_O)        0.124    22.267 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[22]_i_1/O
                         net (fo=3, routed)           1.100    23.367    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[22]_i_1_n_0
    SLICE_X12Y102        LUT4 (Prop_lut4_I0_O)        0.146    23.513 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9/O
                         net (fo=1, routed)           0.646    24.159    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9_n_0
    SLICE_X12Y100        LUT5 (Prop_lut5_I4_O)        0.328    24.487 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=2, routed)           0.856    25.343    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4_n_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I3_O)        0.124    25.467 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          0.673    26.140    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X12Y100        LUT4 (Prop_lut4_I3_O)        0.116    26.256 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.756    27.012    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X13Y99         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.441    27.371    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y99         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[6]/C
                         clock pessimism              0.482    27.853    
                         clock uncertainty           -0.035    27.818    
    SLICE_X13Y99         FDRE (Setup_fdre_C_CE)      -0.409    27.409    rvsteel_soc_instance/uart_instance/tx_register_reg[6]
  -------------------------------------------------------------------
                         required time                         27.409    
                         arrival time                         -27.012    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_register_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.823ns  (logic 5.062ns (26.893%)  route 13.761ns (73.107%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.371ns = ( 27.371 - 20.000 ) 
    Source Clock Delay      (SCD):    8.189ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.784     8.189    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    10.643 r  rvsteel_soc_instance/ram_instance/ram_reg_0/DOBDO[1]
                         net (fo=1, routed)           1.019    11.662    rvsteel_soc_instance/bus_mux_instance/mem_read_data[1]
    SLICE_X16Y105        LUT5 (Prop_lut5_I4_O)        0.124    11.786 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[1]_i_2/O
                         net (fo=4, routed)           1.167    12.953    rvsteel_soc_instance/rvsteel_core_instance/csr_mtval[31]_i_12[1]
    SLICE_X17Y109        LUT6 (Prop_lut6_I1_O)        0.124    13.077 f  rvsteel_soc_instance/rvsteel_core_instance/integer_file[30][30]_i_6/O
                         net (fo=12, routed)          1.164    14.240    rvsteel_soc_instance/bus_mux_instance/integer_file_reg[1][0]_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I2_O)        0.124    14.364 r  rvsteel_soc_instance/bus_mux_instance/prev_load_request_i_5/O
                         net (fo=4, routed)           0.605    14.969    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/load_type
    SLICE_X14Y109        LUT3 (Prop_lut3_I1_O)        0.124    15.093 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_10/O
                         net (fo=4, routed)           0.673    15.767    rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_10_n_0
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    15.891 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[4]_i_4/O
                         net (fo=23, routed)          0.914    16.805    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/immediate_type[0]
    SLICE_X13Y108        LUT6 (Prop_lut6_I1_O)        0.124    16.929 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[1]_i_2/O
                         net (fo=6, routed)           0.840    17.769    rvsteel_soc_instance/bus_mux_instance/csr_mscratch[1]_i_2_n_0
    SLICE_X9Y103         LUT4 (Prop_lut4_I0_O)        0.124    17.893 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_5/O
                         net (fo=1, routed)           0.000    17.893    rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_5_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.120 f  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[3]_i_2/O[1]
                         net (fo=69, routed)          0.874    18.993    rvsteel_soc_instance/bus_mux_instance/O[1]
    SLICE_X17Y106        LUT6 (Prop_lut6_I3_O)        0.303    19.296 f  rvsteel_soc_instance/bus_mux_instance/prev_load_request_i_4/O
                         net (fo=7, routed)           0.452    19.749    rvsteel_soc_instance/bus_mux_instance/misaligned_load
    SLICE_X15Y106        LUT2 (Prop_lut2_I0_O)        0.124    19.873 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_6/O
                         net (fo=4, routed)           0.456    20.328    rvsteel_soc_instance/bus_mux_instance/prev_mem_write_request_i_4_0
    SLICE_X17Y107        LUT6 (Prop_lut6_I4_O)        0.124    20.452 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.773    21.226    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X17Y107        LUT6 (Prop_lut6_I4_O)        0.124    21.350 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          0.793    22.143    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X13Y106        LUT6 (Prop_lut6_I3_O)        0.124    22.267 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[22]_i_1/O
                         net (fo=3, routed)           1.100    23.367    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[22]_i_1_n_0
    SLICE_X12Y102        LUT4 (Prop_lut4_I0_O)        0.146    23.513 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9/O
                         net (fo=1, routed)           0.646    24.159    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9_n_0
    SLICE_X12Y100        LUT5 (Prop_lut5_I4_O)        0.328    24.487 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=2, routed)           0.856    25.343    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4_n_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I3_O)        0.124    25.467 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          0.673    26.140    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X12Y100        LUT4 (Prop_lut4_I3_O)        0.116    26.256 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.756    27.012    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X12Y99         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.441    27.371    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X12Y99         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[1]/C
                         clock pessimism              0.482    27.853    
                         clock uncertainty           -0.035    27.818    
    SLICE_X12Y99         FDRE (Setup_fdre_C_CE)      -0.373    27.445    rvsteel_soc_instance/uart_instance/tx_register_reg[1]
  -------------------------------------------------------------------
                         required time                         27.445    
                         arrival time                         -27.012    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_register_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.823ns  (logic 5.062ns (26.893%)  route 13.761ns (73.107%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.371ns = ( 27.371 - 20.000 ) 
    Source Clock Delay      (SCD):    8.189ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.784     8.189    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    10.643 r  rvsteel_soc_instance/ram_instance/ram_reg_0/DOBDO[1]
                         net (fo=1, routed)           1.019    11.662    rvsteel_soc_instance/bus_mux_instance/mem_read_data[1]
    SLICE_X16Y105        LUT5 (Prop_lut5_I4_O)        0.124    11.786 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[1]_i_2/O
                         net (fo=4, routed)           1.167    12.953    rvsteel_soc_instance/rvsteel_core_instance/csr_mtval[31]_i_12[1]
    SLICE_X17Y109        LUT6 (Prop_lut6_I1_O)        0.124    13.077 f  rvsteel_soc_instance/rvsteel_core_instance/integer_file[30][30]_i_6/O
                         net (fo=12, routed)          1.164    14.240    rvsteel_soc_instance/bus_mux_instance/integer_file_reg[1][0]_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I2_O)        0.124    14.364 r  rvsteel_soc_instance/bus_mux_instance/prev_load_request_i_5/O
                         net (fo=4, routed)           0.605    14.969    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/load_type
    SLICE_X14Y109        LUT3 (Prop_lut3_I1_O)        0.124    15.093 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_10/O
                         net (fo=4, routed)           0.673    15.767    rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_10_n_0
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    15.891 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[4]_i_4/O
                         net (fo=23, routed)          0.914    16.805    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/immediate_type[0]
    SLICE_X13Y108        LUT6 (Prop_lut6_I1_O)        0.124    16.929 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[1]_i_2/O
                         net (fo=6, routed)           0.840    17.769    rvsteel_soc_instance/bus_mux_instance/csr_mscratch[1]_i_2_n_0
    SLICE_X9Y103         LUT4 (Prop_lut4_I0_O)        0.124    17.893 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_5/O
                         net (fo=1, routed)           0.000    17.893    rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_5_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.120 f  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[3]_i_2/O[1]
                         net (fo=69, routed)          0.874    18.993    rvsteel_soc_instance/bus_mux_instance/O[1]
    SLICE_X17Y106        LUT6 (Prop_lut6_I3_O)        0.303    19.296 f  rvsteel_soc_instance/bus_mux_instance/prev_load_request_i_4/O
                         net (fo=7, routed)           0.452    19.749    rvsteel_soc_instance/bus_mux_instance/misaligned_load
    SLICE_X15Y106        LUT2 (Prop_lut2_I0_O)        0.124    19.873 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_6/O
                         net (fo=4, routed)           0.456    20.328    rvsteel_soc_instance/bus_mux_instance/prev_mem_write_request_i_4_0
    SLICE_X17Y107        LUT6 (Prop_lut6_I4_O)        0.124    20.452 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.773    21.226    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X17Y107        LUT6 (Prop_lut6_I4_O)        0.124    21.350 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          0.793    22.143    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X13Y106        LUT6 (Prop_lut6_I3_O)        0.124    22.267 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[22]_i_1/O
                         net (fo=3, routed)           1.100    23.367    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[22]_i_1_n_0
    SLICE_X12Y102        LUT4 (Prop_lut4_I0_O)        0.146    23.513 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9/O
                         net (fo=1, routed)           0.646    24.159    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9_n_0
    SLICE_X12Y100        LUT5 (Prop_lut5_I4_O)        0.328    24.487 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=2, routed)           0.856    25.343    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4_n_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I3_O)        0.124    25.467 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          0.673    26.140    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X12Y100        LUT4 (Prop_lut4_I3_O)        0.116    26.256 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.756    27.012    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X12Y99         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.441    27.371    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X12Y99         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[4]/C
                         clock pessimism              0.482    27.853    
                         clock uncertainty           -0.035    27.818    
    SLICE_X12Y99         FDRE (Setup_fdre_C_CE)      -0.373    27.445    rvsteel_soc_instance/uart_instance/tx_register_reg[4]
  -------------------------------------------------------------------
                         required time                         27.445    
                         arrival time                         -27.012    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.771ns  (logic 5.062ns (26.967%)  route 13.709ns (73.033%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.546ns = ( 27.546 - 20.000 ) 
    Source Clock Delay      (SCD):    8.189ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.784     8.189    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    10.643 r  rvsteel_soc_instance/ram_instance/ram_reg_0/DOBDO[1]
                         net (fo=1, routed)           1.019    11.662    rvsteel_soc_instance/bus_mux_instance/mem_read_data[1]
    SLICE_X16Y105        LUT5 (Prop_lut5_I4_O)        0.124    11.786 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[1]_i_2/O
                         net (fo=4, routed)           1.167    12.953    rvsteel_soc_instance/rvsteel_core_instance/csr_mtval[31]_i_12[1]
    SLICE_X17Y109        LUT6 (Prop_lut6_I1_O)        0.124    13.077 f  rvsteel_soc_instance/rvsteel_core_instance/integer_file[30][30]_i_6/O
                         net (fo=12, routed)          1.164    14.240    rvsteel_soc_instance/bus_mux_instance/integer_file_reg[1][0]_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I2_O)        0.124    14.364 r  rvsteel_soc_instance/bus_mux_instance/prev_load_request_i_5/O
                         net (fo=4, routed)           0.605    14.969    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/load_type
    SLICE_X14Y109        LUT3 (Prop_lut3_I1_O)        0.124    15.093 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_10/O
                         net (fo=4, routed)           0.673    15.767    rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_10_n_0
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    15.891 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[4]_i_4/O
                         net (fo=23, routed)          0.914    16.805    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/immediate_type[0]
    SLICE_X13Y108        LUT6 (Prop_lut6_I1_O)        0.124    16.929 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[1]_i_2/O
                         net (fo=6, routed)           0.840    17.769    rvsteel_soc_instance/bus_mux_instance/csr_mscratch[1]_i_2_n_0
    SLICE_X9Y103         LUT4 (Prop_lut4_I0_O)        0.124    17.893 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_5/O
                         net (fo=1, routed)           0.000    17.893    rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_5_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.120 f  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[3]_i_2/O[1]
                         net (fo=69, routed)          0.874    18.993    rvsteel_soc_instance/bus_mux_instance/O[1]
    SLICE_X17Y106        LUT6 (Prop_lut6_I3_O)        0.303    19.296 f  rvsteel_soc_instance/bus_mux_instance/prev_load_request_i_4/O
                         net (fo=7, routed)           0.452    19.749    rvsteel_soc_instance/bus_mux_instance/misaligned_load
    SLICE_X15Y106        LUT2 (Prop_lut2_I0_O)        0.124    19.873 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_6/O
                         net (fo=4, routed)           0.456    20.328    rvsteel_soc_instance/bus_mux_instance/prev_mem_write_request_i_4_0
    SLICE_X17Y107        LUT6 (Prop_lut6_I4_O)        0.124    20.452 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.773    21.226    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X17Y107        LUT6 (Prop_lut6_I4_O)        0.124    21.350 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          0.793    22.143    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X13Y106        LUT6 (Prop_lut6_I3_O)        0.124    22.267 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[22]_i_1/O
                         net (fo=3, routed)           1.100    23.367    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[22]_i_1_n_0
    SLICE_X12Y102        LUT4 (Prop_lut4_I0_O)        0.146    23.513 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9/O
                         net (fo=1, routed)           0.646    24.159    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9_n_0
    SLICE_X12Y100        LUT5 (Prop_lut5_I4_O)        0.328    24.487 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=2, routed)           0.856    25.343    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4_n_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I3_O)        0.124    25.467 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          0.673    26.140    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X12Y100        LUT4 (Prop_lut4_I3_O)        0.116    26.256 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.704    26.960    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X13Y102        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.616    27.546    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y102        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/C
                         clock pessimism              0.562    28.109    
                         clock uncertainty           -0.035    28.073    
    SLICE_X13Y102        FDRE (Setup_fdre_C_R)       -0.633    27.440    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         27.440    
                         arrival time                         -26.960    
  -------------------------------------------------------------------
                         slack                                  0.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/tx_register_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_register_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.242%)  route 0.184ns (46.758%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.647     2.573    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X14Y100        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.164     2.737 r  rvsteel_soc_instance/uart_instance/tx_register_reg[2]/Q
                         net (fo=1, routed)           0.184     2.920    rvsteel_soc_instance/rvsteel_core_instance/Q[1]
    SLICE_X12Y99         LUT5 (Prop_lut5_I2_O)        0.045     2.965 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[1]_i_1/O
                         net (fo=1, routed)           0.000     2.965    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[1]
    SLICE_X12Y99         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.834     3.344    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X12Y99         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[1]/C
                         clock pessimism             -0.589     2.755    
    SLICE_X12Y99         FDRE (Hold_fdre_C_D)         0.121     2.876    rvsteel_soc_instance/uart_instance/tx_register_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.876    
                         arrival time                           2.965    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.392ns (69.884%)  route 0.169ns (30.116%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.594     2.519    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X3Y99          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     2.660 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[17]/Q
                         net (fo=2, routed)           0.168     2.829    rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[63]_0[17]
    SLICE_X3Y99          LUT3 (Prop_lut3_I2_O)        0.045     2.874 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle[20]_i_5/O
                         net (fo=1, routed)           0.000     2.874    rvsteel_soc_instance/bus_mux_instance/csr_mcycle[20]_i_5_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     3.026 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.026    rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[20]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.080 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.080    rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[63]_1[21]
    SLICE_X3Y100         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.951     3.460    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X3Y100         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[21]/C
                         clock pessimism             -0.589     2.872    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     2.977    rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/tx_register_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_register_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.840ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.565     2.490    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y99         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141     2.631 r  rvsteel_soc_instance/uart_instance/tx_register_reg[5]/Q
                         net (fo=1, routed)           0.054     2.686    rvsteel_soc_instance/rvsteel_core_instance/Q[4]
    SLICE_X12Y99         LUT5 (Prop_lut5_I2_O)        0.045     2.731 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[4]_i_1/O
                         net (fo=1, routed)           0.000     2.731    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[4]
    SLICE_X12Y99         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.834     3.344    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X12Y99         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[4]/C
                         clock pessimism             -0.840     2.503    
    SLICE_X12Y99         FDRE (Hold_fdre_C_D)         0.121     2.624    rvsteel_soc_instance/uart_instance/tx_register_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.624    
                         arrival time                           2.731    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.403ns (70.463%)  route 0.169ns (29.537%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.594     2.519    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X3Y99          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     2.660 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[17]/Q
                         net (fo=2, routed)           0.168     2.829    rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[63]_0[17]
    SLICE_X3Y99          LUT3 (Prop_lut3_I2_O)        0.045     2.874 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle[20]_i_5/O
                         net (fo=1, routed)           0.000     2.874    rvsteel_soc_instance/bus_mux_instance/csr_mcycle[20]_i_5_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     3.026 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.026    rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[20]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     3.091 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.091    rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[63]_1[23]
    SLICE_X3Y100         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.951     3.460    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X3Y100         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[23]/C
                         clock pessimism             -0.589     2.872    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     2.977    rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.091    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_0/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.865%)  route 0.481ns (72.135%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    2.489ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.564     2.489    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X15Y96         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.141     2.630 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[8]/Q
                         net (fo=1, routed)           0.136     2.767    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[8]
    SLICE_X15Y96         LUT4 (Prop_lut4_I0_O)        0.045     2.812 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[8]_i_1/O
                         net (fo=2, routed)           0.345     3.157    rvsteel_soc_instance/ram_instance/ram_reg_1_0[8]
    RAMB36_X0Y20         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.964     3.473    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK
                         clock pessimism             -0.589     2.884    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.155     3.039    rvsteel_soc_instance/ram_instance/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -3.039    
                         arrival time                           3.157    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.428ns (71.700%)  route 0.169ns (28.300%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.594     2.519    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X3Y99          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     2.660 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[17]/Q
                         net (fo=2, routed)           0.168     2.829    rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[63]_0[17]
    SLICE_X3Y99          LUT3 (Prop_lut3_I2_O)        0.045     2.874 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle[20]_i_5/O
                         net (fo=1, routed)           0.000     2.874    rvsteel_soc_instance/bus_mux_instance/csr_mcycle[20]_i_5_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     3.026 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.026    rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[20]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     3.116 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.116    rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[63]_1[22]
    SLICE_X3Y100         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.951     3.460    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X3Y100         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[22]/C
                         clock pessimism             -0.589     2.872    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     2.977    rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.116    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.428ns (71.700%)  route 0.169ns (28.300%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.594     2.519    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X3Y99          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     2.660 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[17]/Q
                         net (fo=2, routed)           0.168     2.829    rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[63]_0[17]
    SLICE_X3Y99          LUT3 (Prop_lut3_I2_O)        0.045     2.874 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle[20]_i_5/O
                         net (fo=1, routed)           0.000     2.874    rvsteel_soc_instance/bus_mux_instance/csr_mcycle[20]_i_5_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     3.026 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.026    rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[20]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     3.116 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.116    rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[63]_1[24]
    SLICE_X3Y100         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.951     3.460    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X3Y100         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[24]/C
                         clock pessimism             -0.589     2.872    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     2.977    rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.116    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.431ns (71.841%)  route 0.169ns (28.158%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.594     2.519    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X3Y99          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     2.660 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[17]/Q
                         net (fo=2, routed)           0.168     2.829    rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[63]_0[17]
    SLICE_X3Y99          LUT3 (Prop_lut3_I2_O)        0.045     2.874 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle[20]_i_5/O
                         net (fo=1, routed)           0.000     2.874    rvsteel_soc_instance/bus_mux_instance/csr_mcycle[20]_i_5_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     3.026 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.026    rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[20]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.065 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.065    rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[24]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.119 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.119    rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[63]_1[25]
    SLICE_X3Y101         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.951     3.460    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X3Y101         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[25]/C
                         clock pessimism             -0.589     2.872    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105     2.977    rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.442ns (72.348%)  route 0.169ns (27.651%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.594     2.519    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X3Y99          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     2.660 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[17]/Q
                         net (fo=2, routed)           0.168     2.829    rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[63]_0[17]
    SLICE_X3Y99          LUT3 (Prop_lut3_I2_O)        0.045     2.874 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle[20]_i_5/O
                         net (fo=1, routed)           0.000     2.874    rvsteel_soc_instance/bus_mux_instance/csr_mcycle[20]_i_5_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     3.026 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.026    rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[20]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.065 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.065    rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[24]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     3.130 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.130    rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[63]_1[27]
    SLICE_X3Y101         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.951     3.460    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X3Y101         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[27]/C
                         clock pessimism             -0.589     2.872    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105     2.977    rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.130    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.254%)  route 0.113ns (37.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.840ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.565     2.490    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X15Y98         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y98         FDRE (Prop_fdre_C_Q)         0.141     2.631 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[2]/Q
                         net (fo=4, routed)           0.113     2.744    rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[3]_0[1]
    SLICE_X14Y98         LUT6 (Prop_lut6_I5_O)        0.045     2.789 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause[2]_i_1/O
                         net (fo=1, routed)           0.000     2.789    rvsteel_soc_instance/rvsteel_core_instance/csr_mcause[2]
    SLICE_X14Y98         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.834     3.344    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X14Y98         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_reg[2]/C
                         clock pessimism             -0.840     2.503    
    SLICE_X14Y98         FDRE (Hold_fdre_C_D)         0.120     2.623    rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.623    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdiv2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_50mhz_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y20   rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y19   rvsteel_soc_instance/ram_instance/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y20   rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y19   rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clock_50mhz_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y98   rvsteel_soc_instance/bus_mux_instance/response_sel_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X15Y98   rvsteel_soc_instance/bus_mux_instance/response_sel_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X14Y97   rvsteel_soc_instance/bus_mux_instance/response_sel_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y96   rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y97   rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y98   rvsteel_soc_instance/bus_mux_instance/response_sel_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y98   rvsteel_soc_instance/bus_mux_instance/response_sel_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y98   rvsteel_soc_instance/bus_mux_instance/response_sel_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y98   rvsteel_soc_instance/bus_mux_instance/response_sel_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y97   rvsteel_soc_instance/bus_mux_instance/response_sel_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y97   rvsteel_soc_instance/bus_mux_instance/response_sel_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y96   rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y96   rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y97   rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y97   rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y98   rvsteel_soc_instance/bus_mux_instance/response_sel_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y98   rvsteel_soc_instance/bus_mux_instance/response_sel_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y98   rvsteel_soc_instance/bus_mux_instance/response_sel_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y98   rvsteel_soc_instance/bus_mux_instance/response_sel_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y97   rvsteel_soc_instance/bus_mux_instance/response_sel_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y97   rvsteel_soc_instance/bus_mux_instance/response_sel_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y96   rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y96   rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y97   rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y97   rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        8.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.029ns  (required time - arrival time)
  Source:                 clock_50mhz_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_50mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.124ns (8.923%)  route 1.266ns (91.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           1.266     6.840    clock_50mhz
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.964 f  clock_50mhz_i_1/O
                         net (fo=1, routed)           0.000     6.964    clock_50mhz_i_1_n_0
    SLICE_X36Y46         FDRE                                         f  clock_50mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    14.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock_50mhz_reg/C
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    14.993    clock_50mhz_reg
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  8.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 clock_50mhz_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_50mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@10.000ns - clkdiv2 fall@10.000ns)
  Data Path Delay:        0.504ns  (logic 0.045ns (8.936%)  route 0.459ns (91.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 11.992 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns = ( 11.619 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 fall edge)   10.000    10.000 f  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565    11.478    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    11.619 f  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.459    12.078    clock_50mhz
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    12.123 r  clock_50mhz_i_1/O
                         net (fo=1, routed)           0.000    12.123    clock_50mhz_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clock_50mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834    11.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock_50mhz_reg/C
                         clock pessimism             -0.245    11.747    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091    11.838    clock_50mhz_reg
  -------------------------------------------------------------------
                         required time                        -11.838    
                         arrival time                          12.123    
  -------------------------------------------------------------------
                         slack                                  0.285    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkdiv2
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.422ns  (logic 4.039ns (62.902%)  route 2.382ns (37.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.741     8.147    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X12Y100        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.518     8.665 r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           2.382    11.047    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    14.568 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.568    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.079ns  (logic 1.386ns (66.695%)  route 0.692ns (33.305%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.647     2.573    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X12Y100        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.164     2.737 r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           0.692     3.429    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     4.651 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.651    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkdiv2

Max Delay          1775 Endpoints
Min Delay          1775 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[21][1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.816ns  (logic 1.591ns (10.737%)  route 13.226ns (89.263%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=50, routed)          3.350     4.817    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X6Y94          LUT2 (Prop_lut2_I1_O)        0.124     4.941 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1502, routed)        9.876    14.816    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X14Y109        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[21][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.613     7.543    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X14Y109        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[21][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[21][5]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.816ns  (logic 1.591ns (10.737%)  route 13.226ns (89.263%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=50, routed)          3.350     4.817    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X6Y94          LUT2 (Prop_lut2_I1_O)        0.124     4.941 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1502, routed)        9.876    14.816    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X14Y109        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[21][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.613     7.543    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X14Y109        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[21][5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[11][1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.637ns  (logic 1.591ns (10.869%)  route 13.046ns (89.131%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=50, routed)          3.350     4.817    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X6Y94          LUT2 (Prop_lut2_I1_O)        0.124     4.941 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1502, routed)        9.696    14.637    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X20Y110        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[11][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.611     7.541    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X20Y110        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[11][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[11][5]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.637ns  (logic 1.591ns (10.869%)  route 13.046ns (89.131%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=50, routed)          3.350     4.817    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X6Y94          LUT2 (Prop_lut2_I1_O)        0.124     4.941 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1502, routed)        9.696    14.637    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X20Y110        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[11][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.611     7.541    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X20Y110        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[11][5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[11][9]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.637ns  (logic 1.591ns (10.869%)  route 13.046ns (89.131%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=50, routed)          3.350     4.817    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X6Y94          LUT2 (Prop_lut2_I1_O)        0.124     4.941 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1502, routed)        9.696    14.637    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X20Y110        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[11][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.611     7.541    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X20Y110        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[11][9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[10][1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.632ns  (logic 1.591ns (10.872%)  route 13.042ns (89.128%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=50, routed)          3.350     4.817    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X6Y94          LUT2 (Prop_lut2_I1_O)        0.124     4.941 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1502, routed)        9.692    14.632    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X21Y110        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[10][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.611     7.541    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X21Y110        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[10][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[10][2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.632ns  (logic 1.591ns (10.872%)  route 13.042ns (89.128%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=50, routed)          3.350     4.817    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X6Y94          LUT2 (Prop_lut2_I1_O)        0.124     4.941 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1502, routed)        9.692    14.632    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X21Y110        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[10][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.611     7.541    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X21Y110        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[10][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[10][5]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.632ns  (logic 1.591ns (10.872%)  route 13.042ns (89.128%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=50, routed)          3.350     4.817    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X6Y94          LUT2 (Prop_lut2_I1_O)        0.124     4.941 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1502, routed)        9.692    14.632    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X21Y110        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[10][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.611     7.541    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X21Y110        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[10][5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[10][7]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.632ns  (logic 1.591ns (10.872%)  route 13.042ns (89.128%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=50, routed)          3.350     4.817    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X6Y94          LUT2 (Prop_lut2_I1_O)        0.124     4.941 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1502, routed)        9.692    14.632    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X21Y110        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[10][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.611     7.541    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X21Y110        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[10][7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[10][9]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.632ns  (logic 1.591ns (10.872%)  route 13.042ns (89.128%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=50, routed)          3.350     4.817    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X6Y94          LUT2 (Prop_lut2_I1_O)        0.124     4.941 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1502, routed)        9.692    14.632    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X21Y110        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[10][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.611     7.541    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X21Y110        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[10][9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.147ns  (logic 0.306ns (26.670%)  route 0.841ns (73.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.371ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.841     1.147    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X6Y93          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.861     3.371    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X6Y93          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.182ns  (logic 0.280ns (23.668%)  route 0.902ns (76.332%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=50, routed)          0.902     1.137    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X4Y110         LUT4 (Prop_lut4_I3_O)        0.045     1.182 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[31]_i_1/O
                         net (fo=2, routed)           0.000     1.182    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[31]_i_1_n_0
    SLICE_X4Y110         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.946     3.455    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X4Y110         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.244ns  (logic 0.280ns (22.494%)  route 0.964ns (77.506%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=50, routed)          0.964     1.199    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X2Y104         LUT6 (Prop_lut6_I5_O)        0.045     1.244 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[25]_i_1/O
                         net (fo=2, routed)           0.000     1.244    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[25]_i_1_n_0
    SLICE_X2Y104         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.950     3.459    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X2Y104         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[25]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.277ns  (logic 0.351ns (27.489%)  route 0.926ns (72.511%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.783     1.089    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X4Y93          LUT6 (Prop_lut6_I1_O)        0.045     1.134 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.142     1.277    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X3Y93          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.863     3.373    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X3Y93          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[12]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.277ns  (logic 0.351ns (27.489%)  route 0.926ns (72.511%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.783     1.089    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X4Y93          LUT6 (Prop_lut6_I1_O)        0.045     1.134 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.142     1.277    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X3Y93          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.863     3.373    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X3Y93          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.329ns  (logic 0.325ns (24.448%)  route 1.004ns (75.552%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        3.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=50, routed)          0.902     1.137    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X4Y110         LUT4 (Prop_lut4_I3_O)        0.045     1.182 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[31]_i_1/O
                         net (fo=2, routed)           0.101     1.284    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[31]_i_1_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I2_O)        0.045     1.329 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[31]_i_1/O
                         net (fo=8, routed)           0.000     1.329    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[31]_i_1_n_0
    SLICE_X6Y110         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.946     3.455    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X6Y110         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[31]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.351ns (26.366%)  route 0.980ns (73.634%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.783     1.089    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X4Y93          LUT6 (Prop_lut6_I1_O)        0.045     1.134 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.197     1.331    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.862     3.372    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X3Y92          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[10]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.351ns (26.366%)  route 0.980ns (73.634%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.783     1.089    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X4Y93          LUT6 (Prop_lut6_I1_O)        0.045     1.134 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.197     1.331    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.862     3.372    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X3Y92          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[11]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.351ns (26.366%)  route 0.980ns (73.634%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.783     1.089    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X4Y93          LUT6 (Prop_lut6_I1_O)        0.045     1.134 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.197     1.331    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.862     3.372    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X3Y92          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[8]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.351ns (26.366%)  route 0.980ns (73.634%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.783     1.089    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X4Y93          LUT6 (Prop_lut6_I1_O)        0.045     1.134 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.197     1.331    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.862     3.372    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X3Y92          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[9]/C





