[ START MERGED ]
uartPackets.UART_INST.reset_i uartPackets.UART_INST.reset
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jshift_d2.CN jtaghub16_jtck
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jrstn_i jtaghub16_jrstn
registers.Reset_i registers.Reset
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/reset_n_i Test_reveal_coretop_instance/test_la0_inst_0/reset_rvl_n
Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/reset_n_i Test_reveal_coretop_instance/test_la0_inst_0/reset_rvl_n
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/reset_n_i Test_reveal_coretop_instance/test_la0_inst_0/reset_rvl_n
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/genblk1.te_tt_dist_ram/dec0_wre3 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_en
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jshift_d2.CN jtaghub16_jtck
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jrstn_i jtaghub16_jrstn
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/reset_n_i Test_reveal_coretop_instance/test_la0_inst_0/reset_rvl_n
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/reset_n_i Test_reveal_coretop_instance/test_la0_inst_0/reset_rvl_n
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reset_n_i Test_reveal_coretop_instance/test_la0_inst_0/reset_rvl_n
Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/r_w.CN jtaghub16_jtck
Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jrstn_i jtaghub16_jrstn
Test_reveal_coretop_instance/test_la0_inst_0/tm_u/reset_n_i Test_reveal_coretop_instance/test_la0_inst_0/reset_rvl_n
mg5ahub/jtck_i_0 jtaghub16_jtck
mg5ahub/jrstn_i jtaghub16_jrstn
Test_reveal_coretop_instance/test_la0_inst_0/tm_u/jrstn_i jtaghub16_jrstn
Test_reveal_coretop_instance/test_la0_inst_0/tm_u/jtck_i jtaghub16_jtck
[ END MERGED ]
[ START CLIPPED ]
mg5ahub/ip_enable_13
mg5ahub/ip_enable_10
mg5ahub/ip_enable_9
mg5ahub/ip_enable_8
mg5ahub/ip_enable_14
mg5ahub/ip_enable_11
mg5ahub/jtdo2_int_m9_0_m3_0_a2_2
mg5ahub/ip_enable_7
mg5ahub/ip_enable_12
mg5ahub/jtdo2_int_m3_0_s
mg5ahub/ip_enable_6
mg5ahub/ip_enable_5
mg5ahub/jtdo2_int_m9
mg5ahub/genblk0_genblk5_jtage_u_RNO_8
mg5ahub/jtdo2_int_m3
mg5ahub/genblk0_genblk5_jtage_u_RNO_10
mg5ahub/genblk0_genblk5_jtage_u_RNO_5
mg5ahub/genblk0_genblk5_jtage_u_RNO_9
mg5ahub/genblk0_genblk5_jtage_u_RNO_11
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/genblk1.te_tt_dist_ram/scuba_vhi
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/scuba_vlo
VCC
mg5ahub/rom_rd_addr_s_0_S1_7
mg5ahub/rom_rd_addr_s_0_COUT_7
mg5ahub/ip_enable_15
mg5ahub/er2_tdo_9
mg5ahub/er2_tdo_10
mg5ahub/er2_tdo_8
mg5ahub/er2_tdo_1
mg5ahub/er2_tdo_3
mg5ahub/er2_tdo_4
mg5ahub/er2_tdo_2
mg5ahub/er2_tdo_14
mg5ahub/er2_tdo_15
mg5ahub/er2_tdo_11
mg5ahub/er2_tdo_12
mg5ahub/er2_tdo_13
mg5ahub/genblk0_genblk5_un1_jtage_u
mg5ahub/genblk0_genblk5_un1_jtage_u_1
mg5ahub/tdoa
mg5ahub/tdia
mg5ahub/tmsa
mg5ahub/tcka
mg5ahub/er2_tdo_6
mg5ahub/er2_tdo_7
mg5ahub/er2_tdo_5
mg5ahub/cdn
mg5ahub/rom_rd_addr_cry_0_S0_0
GND
Test_reveal_coretop_instance/test_la0_inst_0/VCC
Test_reveal_coretop_instance/test_la0_inst_0/GND
Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr_cry_0_S0[0]
Test_reveal_coretop_instance/test_la0_inst_0/tm_u/N_1
Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr_cry_0_COUT[3]
Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr_cry_0_S0[0]
Test_reveal_coretop_instance/test_la0_inst_0/tm_u/N_2
Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr_cry_0_COUT[3]
Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr_cry_0_S0[0]
Test_reveal_coretop_instance/test_la0_inst_0/tm_u/N_3
Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr_cry_0_COUT[3]
Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr_cry_0_S0[0]
Test_reveal_coretop_instance/test_la0_inst_0/tm_u/N_4
Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr_cry_0_COUT[3]
Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt_cry_0_S0[0]
Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/N_1
Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt_s_0_S1[5]
Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt_s_0_COUT[5]
Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_cry_0_S0[0]
Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/N_2
Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_s_0_S1[5]
Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_s_0_COUT[5]
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/VCC
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/GND
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/rd_dout_tcnt[4]
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt_cry_0_S0[0]
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/N_1
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt_s_0_S1[15]
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt_s_0_COUT[15]
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/genblk1.te_tt_dist_ram/mem_0_0/DO2
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/genblk1.te_tt_dist_ram/mem_0_0/DO3
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_cry_0_S0[0]
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/N_1
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_s_0_S1[15]
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_s_0_COUT[15]
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/scuba_vhi
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr124124p12e1c529_0_0_0/DOB17
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr124124p12e1c529_0_0_0/DOB16
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr124124p12e1c529_0_0_0/DOB15
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr124124p12e1c529_0_0_0/DOB14
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr124124p12e1c529_0_0_0/DOB13
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr124124p12e1c529_0_0_0/DOB12
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr124124p12e1c529_0_0_0/DOB11
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr124124p12e1c529_0_0_0/DOB10
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr124124p12e1c529_0_0_0/DOB9
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr124124p12e1c529_0_0_0/DOB8
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr124124p12e1c529_0_0_0/DOB7
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr124124p12e1c529_0_0_0/DOB6
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr124124p12e1c529_0_0_0/DOB5
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr124124p12e1c529_0_0_0/DOB4
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr124124p12e1c529_0_0_0/DOB3
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr124124p12e1c529_0_0_0/DOB2
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr124124p12e1c529_0_0_0/DOB1
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr124124p12e1c529_0_0_0/DOA17
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr124124p12e1c529_0_0_0/DOA16
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr124124p12e1c529_0_0_0/DOA15
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr124124p12e1c529_0_0_0/DOA14
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr124124p12e1c529_0_0_0/DOA13
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr124124p12e1c529_0_0_0/DOA12
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr124124p12e1c529_0_0_0/DOA11
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr124124p12e1c529_0_0_0/DOA10
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr124124p12e1c529_0_0_0/DOA9
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr124124p12e1c529_0_0_0/DOA8
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr124124p12e1c529_0_0_0/DOA7
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr124124p12e1c529_0_0_0/DOA6
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr124124p12e1c529_0_0_0/DOA5
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr124124p12e1c529_0_0_0/DOA4
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr124124p12e1c529_0_0_0/DOA3
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr124124p12e1c529_0_0_0/DOA2
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr124124p12e1c529_0_0_0/DOA1
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr124124p12e1c529_0_0_0/DOA0
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/rd_dout_tu[3]
Test_reveal_coretop_instance/test_la0_inst_0/trig_u/rd_dout_tu_0[3]
readController/un1_dataLength_10_s_3_0_S1
readController/un1_dataLength_10_s_3_0_COUT
readController/un1_dataLength_10_cry_0_0_S1
readController/un1_dataLength_10_cry_0_0_S0
readController/N_1
uartPackets/receiveDataLength_cry_0_S0[0]
uartPackets/N_1
uartPackets/receiveDataLength_s_0_S1[7]
uartPackets/receiveDataLength_s_0_COUT[7]
uartPackets/localTxLength_cry_0_S0[0]
uartPackets/N_2
uartPackets/localTxLength_s_0_S1[7]
uartPackets/localTxLength_s_0_COUT[7]
uartPackets/UART_INST/un7_rxCounter_cry_0_0_S1
uartPackets/UART_INST/un7_rxCounter_cry_0_0_S0
uartPackets/UART_INST/N_1
uartPackets/UART_INST/un7_rxCounter_cry_7_0_COUT
uartPackets/UART_INST/un1_txBitCounter_5_cry_0_0_S1
uartPackets/UART_INST/un1_txBitCounter_5_cry_0_0_S0
uartPackets/UART_INST/N_2
uartPackets/UART_INST/un1_txBitCounter_5_cry_3_0_COUT
uartPackets/UART_INST/un4_txCounter_cry_0_0_S1
uartPackets/UART_INST/un4_txCounter_cry_0_0_S0
uartPackets/UART_INST/N_3
uartPackets/UART_INST/un4_txCounter_cry_7_0_COUT
[ END CLIPPED ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.12.0.240.2 -- WARNING: Map write only section -- Thu Jul 14 12:50:24 2022

SYSCONFIG DONE_OD=ON DONE_EX=OFF CONFIG_SECURE=OFF WAKE_UP=21 WAKE_ON_LOCK=OFF INBUF=ON MASTER_SPI_PORT=DISABLE SLAVE_SPI_PORT=DISABLE MY_ASSP=OFF ONE_TIME_PROGRAM=OFF ;
LOCATE COMP "opTx" SITE "109" ;
LOCATE COMP "ipClk" SITE "21" ;
LOCATE COMP "opLEDs[7]" SITE "37" ;
LOCATE COMP "opLEDs[6]" SITE "38" ;
LOCATE COMP "opLEDs[5]" SITE "39" ;
LOCATE COMP "opLEDs[4]" SITE "40" ;
LOCATE COMP "opLEDs[3]" SITE "43" ;
LOCATE COMP "opLEDs[2]" SITE "44" ;
LOCATE COMP "opLEDs[1]" SITE "45" ;
LOCATE COMP "opLEDs[0]" SITE "46" ;
LOCATE COMP "ipButtons[3]" SITE "54" ;
LOCATE COMP "ipButtons[2]" SITE "53" ;
LOCATE COMP "ipButtons[1]" SITE "50" ;
LOCATE COMP "ipButtons[0]" SITE "52" ;
LOCATE COMP "ipRx" SITE "110" ;
LOCATE COMP "ipReset" SITE "19" ;
FREQUENCY PORT "ipClk" 50.000000 MHz ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
