#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55dc98ed9260 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55dc98e9d100 .scope module, "Mux3to1" "Mux3to1" 3 414;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 8 "in2";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 8 "out";
P_0x55dc98eab130 .param/l "WIDTH" 0 3 415, +C4<00000000000000000000000000001000>;
v0x55dc98e6b050_0 .net *"_ivl_1", 0 0, L_0x55dc98efb8e0;  1 drivers
v0x55dc98eaea60_0 .net *"_ivl_3", 0 0, L_0x55dc98efb980;  1 drivers
v0x55dc98ef2590_0 .net *"_ivl_4", 7 0, L_0x55dc98efba20;  1 drivers
o0x7f2bc4c0e0a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55dc98ef2650_0 .net "in0", 7 0, o0x7f2bc4c0e0a8;  0 drivers
o0x7f2bc4c0e0d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55dc98ef2730_0 .net "in1", 7 0, o0x7f2bc4c0e0d8;  0 drivers
o0x7f2bc4c0e108 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55dc98ef2810_0 .net "in2", 7 0, o0x7f2bc4c0e108;  0 drivers
v0x55dc98ef28f0_0 .net "out", 7 0, L_0x55dc98efbac0;  1 drivers
o0x7f2bc4c0e168 .functor BUFZ 2, C4<zz>; HiZ drive
v0x55dc98ef29d0_0 .net "sel", 1 0, o0x7f2bc4c0e168;  0 drivers
L_0x55dc98efb8e0 .part o0x7f2bc4c0e168, 1, 1;
L_0x55dc98efb980 .part o0x7f2bc4c0e168, 0, 1;
L_0x55dc98efba20 .functor MUXZ 8, o0x7f2bc4c0e0a8, o0x7f2bc4c0e0d8, L_0x55dc98efb980, C4<>;
L_0x55dc98efbac0 .functor MUXZ 8, L_0x55dc98efba20, o0x7f2bc4c0e108, L_0x55dc98efb8e0, C4<>;
S_0x55dc98ec5ee0 .scope module, "TestBench" "TestBench" 3 3;
 .timescale -9 -9;
v0x55dc98efb3d0_0 .var "clk", 0 0;
v0x55dc98efb490_0 .net "data_address", 31 0, v0x55dc98ef8d00_0;  1 drivers
v0x55dc98efb5e0_0 .var "reset", 0 0;
v0x55dc98efb710_0 .net "write_data", 31 0, v0x55dc98ef9b30_0;  1 drivers
v0x55dc98efb840_0 .net "write_to_memory", 0 0, L_0x55dc98efbef0;  1 drivers
E_0x55dc98ebaa30 .event negedge, v0x55dc98ef3330_0;
S_0x55dc98ef2b90 .scope module, "dut" "Top" 3 8, 3 55 0, S_0x55dc98ec5ee0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "write_to_memory";
    .port_info 3 /OUTPUT 32 "write_data";
    .port_info 4 /OUTPUT 32 "data_address";
v0x55dc98efac70_0 .net "PC", 31 0, v0x55dc98ef89b0_0;  1 drivers
v0x55dc98efad50_0 .net "clk", 0 0, v0x55dc98efb3d0_0;  1 drivers
v0x55dc98efaea0_0 .net "data_address", 31 0, v0x55dc98ef8d00_0;  alias, 1 drivers
v0x55dc98efaf40_0 .net "data_read", 31 0, L_0x55dc98f0d0b0;  1 drivers
v0x55dc98efafe0_0 .net "instruction", 31 0, L_0x55dc98efc8f0;  1 drivers
v0x55dc98efb0a0_0 .net "reset", 0 0, v0x55dc98efb5e0_0;  1 drivers
v0x55dc98efb140_0 .net "write_data", 31 0, v0x55dc98ef9b30_0;  alias, 1 drivers
v0x55dc98efb200_0 .net "write_to_memory", 0 0, L_0x55dc98efbef0;  alias, 1 drivers
S_0x55dc98ef2d90 .scope module, "dataMemory" "DataMemory" 3 81, 3 151 0, S_0x55dc98ef2b90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enabled";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "data_to_write";
    .port_info 4 /OUTPUT 32 "data_read";
L_0x55dc98f0d0b0 .functor BUFZ 32, L_0x55dc98f0cf00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dc98ef2fd0 .array "RAM", 63 0, 31 0;
v0x55dc98ef30b0_0 .net *"_ivl_0", 31 0, L_0x55dc98f0cf00;  1 drivers
v0x55dc98ef3190_0 .net *"_ivl_3", 29 0, L_0x55dc98f0cfc0;  1 drivers
v0x55dc98ef3250_0 .net "address", 31 0, v0x55dc98ef8d00_0;  alias, 1 drivers
v0x55dc98ef3330_0 .net "clk", 0 0, v0x55dc98efb3d0_0;  alias, 1 drivers
v0x55dc98ef3440_0 .net "data_read", 31 0, L_0x55dc98f0d0b0;  alias, 1 drivers
v0x55dc98ef3520_0 .net "data_to_write", 31 0, v0x55dc98ef9b30_0;  alias, 1 drivers
v0x55dc98ef3600_0 .net "write_enabled", 0 0, L_0x55dc98efbef0;  alias, 1 drivers
E_0x55dc98ebb9c0 .event posedge, v0x55dc98ef3330_0;
L_0x55dc98f0cf00 .array/port v0x55dc98ef2fd0, L_0x55dc98f0cfc0;
L_0x55dc98f0cfc0 .part v0x55dc98ef8d00_0, 2, 30;
S_0x55dc98ef3760 .scope module, "instMemory" "InstructionMemory" 3 76, 3 136 0, S_0x55dc98ef2b90;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction_read";
L_0x55dc98efc8f0 .functor BUFZ 32, L_0x55dc98f0cda0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dc98ef3960 .array "RAM", 63 0, 31 0;
v0x55dc98ef3a40_0 .net *"_ivl_0", 31 0, L_0x55dc98f0cda0;  1 drivers
v0x55dc98ef3b20_0 .net *"_ivl_3", 29 0, L_0x55dc98f0ce60;  1 drivers
v0x55dc98ef3be0_0 .net "address", 31 0, v0x55dc98ef89b0_0;  alias, 1 drivers
v0x55dc98ef3cc0_0 .net "instruction_read", 31 0, L_0x55dc98efc8f0;  alias, 1 drivers
L_0x55dc98f0cda0 .array/port v0x55dc98ef3960, L_0x55dc98f0ce60;
L_0x55dc98f0ce60 .part v0x55dc98ef89b0_0, 2, 30;
S_0x55dc98ef3e50 .scope module, "riscvsingle" "Processor" 3 65, 3 90 0, S_0x55dc98ef2b90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 32 "data_read";
    .port_info 4 /OUTPUT 1 "write_to_memory";
    .port_info 5 /OUTPUT 32 "PC";
    .port_info 6 /OUTPUT 32 "ALU_result";
    .port_info 7 /OUTPUT 32 "write_data";
v0x55dc98ef9df0_0 .net "ALU_control", 2 0, v0x55dc98ef46b0_0;  1 drivers
v0x55dc98ef9ed0_0 .net "ALU_result", 31 0, v0x55dc98ef8d00_0;  alias, 1 drivers
v0x55dc98ef9fe0_0 .net "ALU_source", 0 0, L_0x55dc98efbdc0;  1 drivers
v0x55dc98efa080_0 .net "PC", 31 0, v0x55dc98ef89b0_0;  alias, 1 drivers
v0x55dc98efa120_0 .net "PC_source", 0 0, L_0x55dc98efc570;  1 drivers
v0x55dc98efa210_0 .net "clk", 0 0, v0x55dc98efb3d0_0;  alias, 1 drivers
v0x55dc98efa2b0_0 .net "data_read", 31 0, L_0x55dc98f0d0b0;  alias, 1 drivers
v0x55dc98efa3c0_0 .net "immediate_source", 1 0, L_0x55dc98efbc90;  1 drivers
v0x55dc98efa480_0 .net "instruction", 31 0, L_0x55dc98efc8f0;  alias, 1 drivers
v0x55dc98efa540_0 .net "jump", 0 0, L_0x55dc98efc300;  1 drivers
v0x55dc98efa630_0 .net "reset", 0 0, v0x55dc98efb5e0_0;  alias, 1 drivers
v0x55dc98efa720_0 .net "result_source", 1 0, L_0x55dc98efc050;  1 drivers
v0x55dc98efa7e0_0 .net "write_data", 31 0, v0x55dc98ef9b30_0;  alias, 1 drivers
v0x55dc98efa8f0_0 .net "write_to_memory", 0 0, L_0x55dc98efbef0;  alias, 1 drivers
v0x55dc98efa990_0 .net "write_to_register", 0 0, L_0x55dc98efbb60;  1 drivers
v0x55dc98efaa30_0 .net "zero", 0 0, v0x55dc98ef9bd0_0;  1 drivers
L_0x55dc98efc5e0 .part L_0x55dc98efc8f0, 30, 1;
L_0x55dc98efc710 .part L_0x55dc98efc8f0, 12, 3;
L_0x55dc98efc7b0 .part L_0x55dc98efc8f0, 0, 7;
S_0x55dc98ef4150 .scope module, "controller" "Controller" 3 103, 3 172 0, S_0x55dc98ef3e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "funct7_b5";
    .port_info 1 /INPUT 1 "zero";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 7 "opcode";
    .port_info 4 /OUTPUT 1 "write_to_memory";
    .port_info 5 /OUTPUT 1 "PC_source";
    .port_info 6 /OUTPUT 1 "ALU_source";
    .port_info 7 /OUTPUT 1 "write_to_register";
    .port_info 8 /OUTPUT 1 "jump";
    .port_info 9 /OUTPUT 2 "result_source";
    .port_info 10 /OUTPUT 2 "immediate_source";
    .port_info 11 /OUTPUT 3 "ALU_control";
L_0x55dc98efc570 .functor AND 1, L_0x55dc98efc180, v0x55dc98ef9bd0_0, C4<1>, C4<1>;
v0x55dc98ef5a20_0 .net "ALU_control", 2 0, v0x55dc98ef46b0_0;  alias, 1 drivers
v0x55dc98ef5b30_0 .net "ALU_operation", 1 0, L_0x55dc98efc260;  1 drivers
v0x55dc98ef5bd0_0 .net "ALU_source", 0 0, L_0x55dc98efbdc0;  alias, 1 drivers
v0x55dc98ef5ca0_0 .net "PC_source", 0 0, L_0x55dc98efc570;  alias, 1 drivers
v0x55dc98ef5d40_0 .net "branch", 0 0, L_0x55dc98efc180;  1 drivers
v0x55dc98ef5e30_0 .net "funct3", 2 0, L_0x55dc98efc710;  1 drivers
v0x55dc98ef5f00_0 .net "funct7_b5", 0 0, L_0x55dc98efc5e0;  1 drivers
v0x55dc98ef5fd0_0 .net "immediate_source", 1 0, L_0x55dc98efbc90;  alias, 1 drivers
v0x55dc98ef60a0_0 .net "jump", 0 0, L_0x55dc98efc300;  alias, 1 drivers
v0x55dc98ef6200_0 .net "opcode", 6 0, L_0x55dc98efc7b0;  1 drivers
v0x55dc98ef62d0_0 .net "result_source", 1 0, L_0x55dc98efc050;  alias, 1 drivers
v0x55dc98ef63a0_0 .net "write_to_memory", 0 0, L_0x55dc98efbef0;  alias, 1 drivers
v0x55dc98ef6440_0 .net "write_to_register", 0 0, L_0x55dc98efbb60;  alias, 1 drivers
v0x55dc98ef64e0_0 .net "zero", 0 0, v0x55dc98ef9bd0_0;  alias, 1 drivers
L_0x55dc98efc4d0 .part L_0x55dc98efc7b0, 5, 1;
S_0x55dc98ef4460 .scope module, "ALUdecoder" "ALUDecoder" 3 202, 3 245 0, S_0x55dc98ef4150;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "opcode_b5";
    .port_info 1 /INPUT 1 "funct7_b5";
    .port_info 2 /INPUT 2 "ALU_operation";
    .port_info 3 /INPUT 3 "funct3";
    .port_info 4 /OUTPUT 3 "ALU_control";
L_0x55dc98efc460 .functor AND 1, L_0x55dc98efc5e0, L_0x55dc98efc4d0, C4<1>, C4<1>;
v0x55dc98ef46b0_0 .var "ALU_control", 2 0;
v0x55dc98ef47b0_0 .net "ALU_operation", 1 0, L_0x55dc98efc260;  alias, 1 drivers
v0x55dc98ef4890_0 .net "funct3", 2 0, L_0x55dc98efc710;  alias, 1 drivers
v0x55dc98ef4980_0 .net "funct7_b5", 0 0, L_0x55dc98efc5e0;  alias, 1 drivers
v0x55dc98ef4a40_0 .net "is_rtype_sub", 0 0, L_0x55dc98efc460;  1 drivers
v0x55dc98ef4b50_0 .net "opcode_b5", 0 0, L_0x55dc98efc4d0;  1 drivers
E_0x55dc98e8e860 .event anyedge, v0x55dc98ef47b0_0, v0x55dc98ef4890_0, v0x55dc98ef4a40_0;
S_0x55dc98ef4cb0 .scope module, "maindecoder" "MainDecoder" 3 190, 3 213 0, S_0x55dc98ef4150;
 .timescale -9 -9;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "write_to_memory";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "ALU_source";
    .port_info 4 /OUTPUT 1 "write_to_register";
    .port_info 5 /OUTPUT 1 "jump";
    .port_info 6 /OUTPUT 2 "result_source";
    .port_info 7 /OUTPUT 2 "immediate_source";
    .port_info 8 /OUTPUT 2 "ALU_operation";
v0x55dc98ef5000_0 .net "ALU_operation", 1 0, L_0x55dc98efc260;  alias, 1 drivers
v0x55dc98ef50e0_0 .net "ALU_source", 0 0, L_0x55dc98efbdc0;  alias, 1 drivers
v0x55dc98ef5180_0 .net *"_ivl_10", 10 0, v0x55dc98ef5330_0;  1 drivers
v0x55dc98ef5270_0 .net "branch", 0 0, L_0x55dc98efc180;  alias, 1 drivers
v0x55dc98ef5330_0 .var "controls", 10 0;
v0x55dc98ef5460_0 .net "immediate_source", 1 0, L_0x55dc98efbc90;  alias, 1 drivers
v0x55dc98ef5540_0 .net "jump", 0 0, L_0x55dc98efc300;  alias, 1 drivers
v0x55dc98ef5600_0 .net "opcode", 6 0, L_0x55dc98efc7b0;  alias, 1 drivers
v0x55dc98ef56e0_0 .net "result_source", 1 0, L_0x55dc98efc050;  alias, 1 drivers
v0x55dc98ef57c0_0 .net "write_to_memory", 0 0, L_0x55dc98efbef0;  alias, 1 drivers
v0x55dc98ef5860_0 .net "write_to_register", 0 0, L_0x55dc98efbb60;  alias, 1 drivers
E_0x55dc98eda900 .event anyedge, v0x55dc98ef5600_0;
L_0x55dc98efbb60 .part v0x55dc98ef5330_0, 10, 1;
L_0x55dc98efbc90 .part v0x55dc98ef5330_0, 8, 2;
L_0x55dc98efbdc0 .part v0x55dc98ef5330_0, 7, 1;
L_0x55dc98efbef0 .part v0x55dc98ef5330_0, 6, 1;
L_0x55dc98efc050 .part v0x55dc98ef5330_0, 4, 2;
L_0x55dc98efc180 .part v0x55dc98ef5330_0, 3, 1;
L_0x55dc98efc260 .part v0x55dc98ef5330_0, 1, 2;
L_0x55dc98efc300 .part v0x55dc98ef5330_0, 0, 1;
S_0x55dc98ef66f0 .scope module, "datapath" "Datapath" 3 118, 3 280 0, S_0x55dc98ef3e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "PC_source";
    .port_info 3 /INPUT 1 "ALU_source";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /INPUT 2 "result_source";
    .port_info 6 /INPUT 2 "immediate_source";
    .port_info 7 /INPUT 3 "ALU_control";
    .port_info 8 /INPUT 32 "instruction";
    .port_info 9 /INPUT 32 "data_read";
    .port_info 10 /OUTPUT 1 "zero";
    .port_info 11 /OUTPUT 32 "PC";
    .port_info 12 /OUTPUT 32 "write_data";
    .port_info 13 /OUTPUT 32 "ALU_result";
v0x55dc98ef8bd0_0 .net "ALU_control", 2 0, v0x55dc98ef46b0_0;  alias, 1 drivers
v0x55dc98ef8d00_0 .var "ALU_result", 31 0;
v0x55dc98ef8dc0_0 .net "ALU_source", 0 0, L_0x55dc98efbdc0;  alias, 1 drivers
v0x55dc98ef8eb0_0 .net "PC", 31 0, v0x55dc98ef89b0_0;  alias, 1 drivers
v0x55dc98ef8f50_0 .net "PC_next", 31 0, L_0x55dc98f0cb70;  1 drivers
v0x55dc98ef9040_0 .net "PC_plus4", 31 0, L_0x55dc98efc850;  1 drivers
v0x55dc98ef9150_0 .net "PC_source", 0 0, L_0x55dc98efc570;  alias, 1 drivers
v0x55dc98ef9240_0 .net "PC_target", 31 0, L_0x55dc98f0c970;  1 drivers
v0x55dc98ef9350_0 .net "RegWrite", 0 0, L_0x55dc98efbb60;  alias, 1 drivers
v0x55dc98ef9480_0 .net "TEST_output", 31 0, v0x55dc98ef81d0_0;  1 drivers
v0x55dc98ef9540_0 .var "TEST_source", 0 0;
v0x55dc98ef95e0_0 .net "clk", 0 0, v0x55dc98efb3d0_0;  alias, 1 drivers
v0x55dc98ef96d0_0 .net "data_read", 31 0, L_0x55dc98f0d0b0;  alias, 1 drivers
v0x55dc98ef9770_0 .var "immediate_extended", 31 0;
v0x55dc98ef9810_0 .net "immediate_source", 1 0, L_0x55dc98efbc90;  alias, 1 drivers
v0x55dc98ef9900_0 .net "instruction", 31 0, L_0x55dc98efc8f0;  alias, 1 drivers
v0x55dc98ef99a0_0 .net "reset", 0 0, v0x55dc98efb5e0_0;  alias, 1 drivers
v0x55dc98ef9a40_0 .net "result_source", 1 0, L_0x55dc98efc050;  alias, 1 drivers
v0x55dc98ef9b30_0 .var "write_data", 31 0;
v0x55dc98ef9bd0_0 .var "zero", 0 0;
L_0x55dc98f0cce0 .concat [ 32 32 0 0], L_0x55dc98efc850, L_0x55dc98f0c970;
S_0x55dc98ef6a50 .scope module, "PC_branch_adder" "Adder" 3 313, 3 397 0, S_0x55dc98ef66f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v0x55dc98ef6ca0_0 .net "a", 31 0, v0x55dc98ef89b0_0;  alias, 1 drivers
v0x55dc98ef6db0_0 .net "b", 31 0, v0x55dc98ef9770_0;  1 drivers
v0x55dc98ef6e70_0 .net "sum", 31 0, L_0x55dc98f0c970;  alias, 1 drivers
L_0x55dc98f0c970 .arith/sum 32, v0x55dc98ef89b0_0, v0x55dc98ef9770_0;
S_0x55dc98ef6fe0 .scope module, "PC_plus4_adder" "Adder" 3 307, 3 397 0, S_0x55dc98ef66f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v0x55dc98ef7210_0 .net "a", 31 0, v0x55dc98ef89b0_0;  alias, 1 drivers
L_0x7f2bc4bc5018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55dc98ef7340_0 .net "b", 31 0, L_0x7f2bc4bc5018;  1 drivers
v0x55dc98ef7420_0 .net "sum", 31 0, L_0x55dc98efc850;  alias, 1 drivers
L_0x55dc98efc850 .arith/sum 32, v0x55dc98ef89b0_0, L_0x7f2bc4bc5018;
S_0x55dc98ef7560 .scope module, "PCmux" "Mux2to1" 3 319, 3 404 0, S_0x55dc98ef66f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x55dc98ef7770 .param/l "WIDTH" 0 3 405, +C4<00000000000000000000000000100000>;
v0x55dc98ef7900_0 .net "in0", 31 0, L_0x55dc98efc850;  alias, 1 drivers
v0x55dc98ef79d0_0 .net "in1", 31 0, L_0x55dc98f0c970;  alias, 1 drivers
v0x55dc98ef7aa0_0 .net "out", 31 0, L_0x55dc98f0cb70;  alias, 1 drivers
v0x55dc98ef7b70_0 .net "sel", 0 0, L_0x55dc98efc570;  alias, 1 drivers
L_0x55dc98f0cb70 .functor MUXZ 32, L_0x55dc98efc850, L_0x55dc98f0c970, L_0x55dc98efc570, C4<>;
S_0x55dc98ef7cd0 .scope module, "PCmux2" "MuxNto1" 3 333, 3 424 0, S_0x55dc98ef66f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 64 "in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /OUTPUT 32 "out";
P_0x55dc98ef7810 .param/l "N" 0 3 426, +C4<00000000000000000000000000000010>;
P_0x55dc98ef7850 .param/l "WIDTH" 0 3 425, +C4<00000000000000000000000000100000>;
v0x55dc98ef80c0_0 .net "in", 63 0, L_0x55dc98f0cce0;  1 drivers
v0x55dc98ef81d0_0 .var "out", 31 0;
v0x55dc98ef82b0_0 .net "sel", 0 0, v0x55dc98ef9540_0;  1 drivers
E_0x55dc98eda8c0 .event anyedge, v0x55dc98ef82b0_0, v0x55dc98ef80c0_0;
S_0x55dc98ef8420 .scope module, "PCregister" "FlipFlopR" 3 301, 3 382 0, S_0x55dc98ef66f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x55dc98ef8650 .param/l "WIDTH" 0 3 383, +C4<00000000000000000000000000100000>;
v0x55dc98ef87f0_0 .net "clk", 0 0, v0x55dc98efb3d0_0;  alias, 1 drivers
v0x55dc98ef88e0_0 .net "d", 31 0, L_0x55dc98f0cb70;  alias, 1 drivers
v0x55dc98ef89b0_0 .var "q", 31 0;
v0x55dc98ef8a80_0 .net "reset", 0 0, v0x55dc98efb5e0_0;  alias, 1 drivers
E_0x55dc98ef8790 .event posedge, v0x55dc98ef8a80_0, v0x55dc98ef3330_0;
    .scope S_0x55dc98ef4cb0;
T_0 ;
Ewait_0 .event/or E_0x55dc98eda900, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55dc98ef5600_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 2047, 2047, 11;
    %store/vec4 v0x55dc98ef5330_0, 0, 11;
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 1168, 0, 11;
    %store/vec4 v0x55dc98ef5330_0, 0, 11;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 448, 0, 11;
    %store/vec4 v0x55dc98ef5330_0, 0, 11;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 1796, 768, 11;
    %store/vec4 v0x55dc98ef5330_0, 0, 11;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 522, 0, 11;
    %store/vec4 v0x55dc98ef5330_0, 0, 11;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55dc98ef4460;
T_1 ;
Ewait_1 .event/or E_0x55dc98e8e860, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x55dc98ef47b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v0x55dc98ef4890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x55dc98ef46b0_0, 0, 3;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v0x55dc98ef4a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55dc98ef46b0_0, 0, 3;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55dc98ef46b0_0, 0, 3;
T_1.11 ;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55dc98ef46b0_0, 0, 3;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55dc98ef46b0_0, 0, 3;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55dc98ef46b0_0, 0, 3;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55dc98ef46b0_0, 0, 3;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55dc98ef46b0_0, 0, 3;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55dc98ef8420;
T_2 ;
    %wait E_0x55dc98ef8790;
    %load/vec4 v0x55dc98ef8a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dc98ef89b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55dc98ef88e0_0;
    %assign/vec4 v0x55dc98ef89b0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55dc98ef7cd0;
T_3 ;
Ewait_2 .event/or E_0x55dc98eda8c0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x55dc98ef80c0_0;
    %load/vec4 v0x55dc98ef82b0_0;
    %pad/u 6;
    %muli 32, 0, 6;
    %part/u 32;
    %store/vec4 v0x55dc98ef81d0_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55dc98ef66f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dc98ef9540_0, 0;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x55dc98ef9540_0;
    %inv;
    %store/vec4 v0x55dc98ef9540_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x55dc98ef3760;
T_5 ;
    %vpi_call/w 3 142 "$readmemh", "instructions.hex", v0x55dc98ef3960 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x55dc98ef3760;
T_6 ;
    %vpi_call/w 3 147 "$writememh", "./dump/instructionMemory.hex", v0x55dc98ef3960 {0 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x55dc98ef2d90;
T_7 ;
    %wait E_0x55dc98ebb9c0;
    %load/vec4 v0x55dc98ef3600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55dc98ef3520_0;
    %load/vec4 v0x55dc98ef3250_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dc98ef2fd0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55dc98ef2d90;
T_8 ;
    %vpi_call/w 3 168 "$writememh", "./dump/dataMemory.hex", v0x55dc98ef2fd0 {0 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x55dc98ec5ee0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dc98efb5e0_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dc98efb5e0_0, 0;
    %end;
    .thread T_9;
    .scope S_0x55dc98ec5ee0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dc98efb3d0_0, 0;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x55dc98efb3d0_0;
    %inv;
    %store/vec4 v0x55dc98efb3d0_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0x55dc98ec5ee0;
T_11 ;
    %vpi_call/w 3 30 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call/w 3 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55dc98ef2b90 {0 0 0};
    %delay 500, 0;
    %vpi_call/w 3 36 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x55dc98ec5ee0;
T_12 ;
    %wait E_0x55dc98ebaa30;
    %load/vec4 v0x55dc98efb840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55dc98efb490_0;
    %pushi/vec4 100, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x55dc98efb710_0;
    %pushi/vec4 25, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %vpi_call/w 3 43 "$display", "Simulation succeeded!" {0 0 0};
    %vpi_call/w 3 44 "$stop" {0 0 0};
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x55dc98efb490_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_12.4, 6;
    %vpi_call/w 3 47 "$display", "Simulation failed!" {0 0 0};
    %vpi_call/w 3 48 "$stop" {0 0 0};
T_12.4 ;
T_12.3 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "design.sv";
