{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1475593778891 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1475593778897 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 04 12:09:38 2016 " "Processing started: Tue Oct 04 12:09:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1475593778897 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593778897 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL -c PBL " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL -c PBL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593778897 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1475593779308 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1475593779308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencydivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivider " "Found entity 1: FrequencyDivider" {  } { { "FrequencyDivider.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/FrequencyDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593793382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793382 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Transmitter.v(17) " "Verilog HDL information at Transmitter.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "Transmitter.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/Transmitter.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1475593793384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Transmitter " "Found entity 1: Transmitter" {  } { { "Transmitter.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/Transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593793384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793384 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Receiver.v(16) " "Verilog HDL information at Receiver.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "Receiver.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/Receiver.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1475593793386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 Receiver " "Found entity 1: Receiver" {  } { { "Receiver.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/Receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593793386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793386 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "InterfaceSerial.v(36) " "Verilog HDL information at InterfaceSerial.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1475593793387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceserial.v 1 1 " "Found 1 design units, including 1 entities, in source file interfaceserial.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceSerial " "Found entity 1: InterfaceSerial" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593793388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrate_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file baudrate_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 BaudRate_Generator " "Found entity 1: BaudRate_Generator" {  } { { "BaudRate_Generator.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/BaudRate_Generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593793390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793390 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IOmodule.v(42) " "Verilog HDL warning at IOmodule.v(42): extended using \"x\" or \"z\"" {  } { { "IOmodule.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IOmodule.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475593793392 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IOmodule.v(43) " "Verilog HDL warning at IOmodule.v(43): extended using \"x\" or \"z\"" {  } { { "IOmodule.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IOmodule.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475593793392 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IOmodule.v(44) " "Verilog HDL warning at IOmodule.v(44): extended using \"x\" or \"z\"" {  } { { "IOmodule.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IOmodule.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475593793392 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IOmodule.v(57) " "Verilog HDL warning at IOmodule.v(57): extended using \"x\" or \"z\"" {  } { { "IOmodule.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IOmodule.v" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475593793392 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IOmodule.v(58) " "Verilog HDL warning at IOmodule.v(58): extended using \"x\" or \"z\"" {  } { { "IOmodule.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IOmodule.v" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475593793392 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IOmodule.v(59) " "Verilog HDL warning at IOmodule.v(59): extended using \"x\" or \"z\"" {  } { { "IOmodule.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IOmodule.v" 59 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475593793392 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IOmodule.v(63) " "Verilog HDL warning at IOmodule.v(63): extended using \"x\" or \"z\"" {  } { { "IOmodule.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IOmodule.v" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475593793392 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IOmodule.v(64) " "Verilog HDL warning at IOmodule.v(64): extended using \"x\" or \"z\"" {  } { { "IOmodule.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IOmodule.v" 64 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475593793392 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IOmodule.v(65) " "Verilog HDL warning at IOmodule.v(65): extended using \"x\" or \"z\"" {  } { { "IOmodule.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IOmodule.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475593793392 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IOmodule.v(66) " "Verilog HDL warning at IOmodule.v(66): extended using \"x\" or \"z\"" {  } { { "IOmodule.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IOmodule.v" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475593793392 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IOmodule.v(67) " "Verilog HDL warning at IOmodule.v(67): extended using \"x\" or \"z\"" {  } { { "IOmodule.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IOmodule.v" 67 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475593793393 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IOmodule.v(68) " "Verilog HDL warning at IOmodule.v(68): extended using \"x\" or \"z\"" {  } { { "IOmodule.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IOmodule.v" 68 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475593793393 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IOmodule.v(69) " "Verilog HDL warning at IOmodule.v(69): extended using \"x\" or \"z\"" {  } { { "IOmodule.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IOmodule.v" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475593793393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iomodule.v 1 1 " "Found 1 design units, including 1 entities, in source file iomodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 IOmodule " "Found entity 1: IOmodule" {  } { { "IOmodule.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IOmodule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593793393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/memory.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593793395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793395 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "UC.v(26) " "Verilog HDL warning at UC.v(26): extended using \"x\" or \"z\"" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475593793397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.v 1 1 " "Found 1 design units, including 1 entities, in source file uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593793397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793397 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SoC.v(155) " "Verilog HDL warning at SoC.v(155): extended using \"x\" or \"z\"" {  } { { "SoC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 155 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475593793399 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SoC.v(305) " "Verilog HDL warning at SoC.v(305): extended using \"x\" or \"z\"" {  } { { "SoC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 305 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475593793399 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SoC.v(315) " "Verilog HDL warning at SoC.v(315): extended using \"x\" or \"z\"" {  } { { "SoC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 315 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475593793399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC " "Found entity 1: SoC" {  } { { "SoC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593793399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "signExtend.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/signExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593793401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793401 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "PC.v(19) " "Verilog HDL warning at PC.v(19): extended using \"x\" or \"z\"" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475593793402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593793402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593793404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593793405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memwb.v 1 1 " "Found 1 design units, including 1 entities, in source file memwb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEMWB " "Found entity 1: MEMWB" {  } { { "MEMWB.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/MEMWB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593793406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793406 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IFID.v(27) " "Verilog HDL warning at IFID.v(27): extended using \"x\" or \"z\"" {  } { { "IFID.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IFID.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475593793408 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IFID.v(28) " "Verilog HDL warning at IFID.v(28): extended using \"x\" or \"z\"" {  } { { "IFID.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IFID.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475593793408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifid.v 1 1 " "Found 1 design units, including 1 entities, in source file ifid.v" { { "Info" "ISGN_ENTITY_NAME" "1 IFID " "Found entity 1: IFID" {  } { { "IFID.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IFID.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593793408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idex.v 1 1 " "Found 1 design units, including 1 entities, in source file idex.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDEX " "Found entity 1: IDEX" {  } { { "IDEX.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IDEX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593793410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdu.v 1 1 " "Found 1 design units, including 1 entities, in source file hdu.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDU " "Found entity 1: HDU" {  } { { "HDU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/HDU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593793411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpr.v 1 1 " "Found 1 design units, including 1 entities, in source file gpr.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPR " "Found entity 1: GPR" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593793413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fu.v 1 1 " "Found 1 design units, including 1 entities, in source file fu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FU " "Found entity 1: FU" {  } { { "FU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/FU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593793414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exmem.v 1 1 " "Found 1 design units, including 1 entities, in source file exmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXMEM " "Found entity 1: EXMEM" {  } { { "EXMEM.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/EXMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593793416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dontcare_corrector.v 1 1 " "Found 1 design units, including 1 entities, in source file dontcare_corrector.v" { { "Info" "ISGN_ENTITY_NAME" "1 dontCare_corrector " "Found entity 1: dontCare_corrector" {  } { { "dontCare_corrector.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/dontCare_corrector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593793417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793417 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "demux1_2.v(12) " "Verilog HDL warning at demux1_2.v(12): extended using \"x\" or \"z\"" {  } { { "demux1_2.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/demux1_2.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475593793418 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "demux1_2.v(16) " "Verilog HDL warning at demux1_2.v(16): extended using \"x\" or \"z\"" {  } { { "demux1_2.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/demux1_2.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475593793418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1_2.v 1 1 " "Found 1 design units, including 1 entities, in source file demux1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1_2 " "Found entity 1: demux1_2" {  } { { "demux1_2.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/demux1_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593793419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593793420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludec.v 1 1 " "Found 1 design units, including 1 entities, in source file aludec.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUdec " "Found entity 1: ALUdec" {  } { { "ALUdec.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALUdec.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593793422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793422 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(41) " "Verilog HDL warning at ALU.v(41): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475593793424 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(52) " "Verilog HDL warning at ALU.v(52): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 52 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475593793424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593793424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793424 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SoC " "Elaborating entity \"SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1475593793490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyDivider FrequencyDivider:divider " "Elaborating entity \"FrequencyDivider\" for hierarchy \"FrequencyDivider:divider\"" {  } { { "SoC.v" "divider" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475593793498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IOmodule IOmodule:IO " "Elaborating entity \"IOmodule\" for hierarchy \"IOmodule:IO\"" {  } { { "SoC.v" "IO" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475593793499 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IOmodule.v(44) " "Verilog HDL assignment warning at IOmodule.v(44): truncated value with size 32 to match size of target (1)" {  } { { "IOmodule.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IOmodule.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475593793500 "|SoC|IOmodule:IO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IOmodule.v(59) " "Verilog HDL assignment warning at IOmodule.v(59): truncated value with size 32 to match size of target (1)" {  } { { "IOmodule.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IOmodule.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475593793500 "|SoC|IOmodule:IO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IOmodule.v(66) " "Verilog HDL assignment warning at IOmodule.v(66): truncated value with size 32 to match size of target (1)" {  } { { "IOmodule.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IOmodule.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475593793500 "|SoC|IOmodule:IO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IOmodule.v(69) " "Verilog HDL assignment warning at IOmodule.v(69): truncated value with size 32 to match size of target (1)" {  } { { "IOmodule.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IOmodule.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475593793500 "|SoC|IOmodule:IO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterfaceSerial InterfaceSerial:UART " "Elaborating entity \"InterfaceSerial\" for hierarchy \"InterfaceSerial:UART\"" {  } { { "SoC.v" "UART" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475593793501 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 InterfaceSerial.v(50) " "Verilog HDL assignment warning at InterfaceSerial.v(50): truncated value with size 32 to match size of target (8)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475593793503 "|SoC|InterfaceSerial:UART"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 InterfaceSerial.v(55) " "Verilog HDL assignment warning at InterfaceSerial.v(55): truncated value with size 32 to match size of target (8)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475593793503 "|SoC|InterfaceSerial:UART"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "send_data InterfaceSerial.v(36) " "Verilog HDL Always Construct warning at InterfaceSerial.v(36): inferring latch(es) for variable \"send_data\", which holds its previous value in one or more paths through the always construct" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1475593793503 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[0\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[0\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793504 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[1\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[1\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793504 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[2\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[2\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793504 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[3\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[3\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793504 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[4\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[4\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793504 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[5\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[5\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793504 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[6\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[6\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793504 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[7\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[7\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793504 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[8\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[8\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793504 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[9\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[9\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793504 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[10\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[10\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793504 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[11\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[11\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793505 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[12\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[12\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793505 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[13\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[13\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793505 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[14\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[14\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793505 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[15\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[15\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793505 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[16\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[16\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793505 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[17\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[17\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793505 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[18\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[18\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793505 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[19\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[19\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793505 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[20\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[20\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793505 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[21\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[21\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793505 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[22\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[22\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793505 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[23\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[23\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793505 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[24\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[24\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793505 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[25\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[25\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793506 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[26\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[26\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793506 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[27\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[27\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793506 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[28\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[28\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793506 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[29\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[29\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793506 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[30\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[30\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793506 "|SoC|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[31\] InterfaceSerial.v(36) " "Inferred latch for \"send_data\[31\]\" at InterfaceSerial.v(36)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793506 "|SoC|InterfaceSerial:UART"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Transmitter InterfaceSerial:UART\|Transmitter:transmitter " "Elaborating entity \"Transmitter\" for hierarchy \"InterfaceSerial:UART\|Transmitter:transmitter\"" {  } { { "InterfaceSerial.v" "transmitter" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475593793507 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Transmitter.v(90) " "Verilog HDL assignment warning at Transmitter.v(90): truncated value with size 32 to match size of target (6)" {  } { { "Transmitter.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/Transmitter.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475593793509 "|SoC|InterfaceSerial:UART|Transmitter:transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Receiver InterfaceSerial:UART\|Receiver:receiver " "Elaborating entity \"Receiver\" for hierarchy \"InterfaceSerial:UART\|Receiver:receiver\"" {  } { { "InterfaceSerial.v" "receiver" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475593793509 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Receiver.v(81) " "Verilog HDL assignment warning at Receiver.v(81): truncated value with size 32 to match size of target (6)" {  } { { "Receiver.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/Receiver.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475593793512 "|SoC|InterfaceSerial:UART|Receiver:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudRate_Generator InterfaceSerial:UART\|BaudRate_Generator:baudRate " "Elaborating entity \"BaudRate_Generator\" for hierarchy \"InterfaceSerial:UART\|BaudRate_Generator:baudRate\"" {  } { { "InterfaceSerial.v" "baudRate" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475593793513 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 BaudRate_Generator.v(19) " "Verilog HDL assignment warning at BaudRate_Generator.v(19): truncated value with size 32 to match size of target (7)" {  } { { "BaudRate_Generator.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/BaudRate_Generator.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475593793514 "|SoC|InterfaceSerial:UART|BaudRate_Generator:baudRate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:MEMORY " "Elaborating entity \"memory\" for hierarchy \"memory:MEMORY\"" {  } { { "SoC.v" "MEMORY" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475593793514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:MEMORY\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:MEMORY\|altsyncram:altsyncram_component\"" {  } { { "memory.v" "altsyncram_component" { Text "C:/Users/Beatriz Brito/Desktop/SoC/memory.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475593793553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:MEMORY\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:MEMORY\|altsyncram:altsyncram_component\"" {  } { { "memory.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/memory.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475593793554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:MEMORY\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:MEMORY\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475593793554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475593793554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file program.mif " "Parameter \"init_file\" = \"program.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475593793554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475593793554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475593793554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475593793554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475593793554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475593793554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475593793554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475593793554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475593793554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475593793554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475593793554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475593793554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475593793554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475593793554 ""}  } { { "memory.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/memory.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1475593793554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sjk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sjk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sjk1 " "Found entity 1: altsyncram_sjk1" {  } { { "db/altsyncram_sjk1.tdf" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/altsyncram_sjk1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593793617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sjk1 memory:MEMORY\|altsyncram:altsyncram_component\|altsyncram_sjk1:auto_generated " "Elaborating entity \"altsyncram_sjk1\" for hierarchy \"memory:MEMORY\|altsyncram:altsyncram_component\|altsyncram_sjk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475593793617 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "16373 16384 0 1 1 " "16373 out of 16384 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "11 16383 " "Addresses ranging from 11 to 16383 are not initialized" {  } { { "C:/Users/Beatriz Brito/Desktop/SoC/program.mif" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/program.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1475593793624 ""}  } { { "C:/Users/Beatriz Brito/Desktop/SoC/program.mif" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/program.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1475593793624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/decode_jsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593793766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa memory:MEMORY\|altsyncram:altsyncram_component\|altsyncram_sjk1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"memory:MEMORY\|altsyncram:altsyncram_component\|altsyncram_sjk1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_sjk1.tdf" "decode3" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/altsyncram_sjk1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475593793766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/decode_c8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593793815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a memory:MEMORY\|altsyncram:altsyncram_component\|altsyncram_sjk1:auto_generated\|decode_c8a:rden_decode " "Elaborating entity \"decode_c8a\" for hierarchy \"memory:MEMORY\|altsyncram:altsyncram_component\|altsyncram_sjk1:auto_generated\|decode_c8a:rden_decode\"" {  } { { "db/altsyncram_sjk1.tdf" "rden_decode" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/altsyncram_sjk1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475593793816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/mux_gob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593793864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob memory:MEMORY\|altsyncram:altsyncram_component\|altsyncram_sjk1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"memory:MEMORY\|altsyncram:altsyncram_component\|altsyncram_sjk1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_sjk1.tdf" "mux2" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/altsyncram_sjk1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475593793864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:MUX_MEM " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:MUX_MEM\"" {  } { { "SoC.v" "MUX_MEM" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475593793867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1_2 demux1_2:DEMUX_MEM " "Elaborating entity \"demux1_2\" for hierarchy \"demux1_2:DEMUX_MEM\"" {  } { { "SoC.v" "DEMUX_MEM" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475593793868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dontCare_corrector dontCare_corrector:SELECT_CORRECTOR " "Elaborating entity \"dontCare_corrector\" for hierarchy \"dontCare_corrector:SELECT_CORRECTOR\"" {  } { { "SoC.v" "SELECT_CORRECTOR" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475593793870 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "dontCare_corrector.v(12) " "Verilog HDL Case Statement warning at dontCare_corrector.v(12): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "dontCare_corrector.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/dontCare_corrector.v" 12 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1475593793870 "|SoC|dontCare_corrector:SELECT_CORRECTOR"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "dontCare_corrector.v(13) " "Verilog HDL Case Statement warning at dontCare_corrector.v(13): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "dontCare_corrector.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/dontCare_corrector.v" 13 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1475593793870 "|SoC|dontCare_corrector:SELECT_CORRECTOR"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "dontCare_corrector.v(11) " "Verilog HDL Case Statement warning at dontCare_corrector.v(11): can't check case statement for completeness because the case expression has too many possible states" {  } { { "dontCare_corrector.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/dontCare_corrector.v" 11 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1475593793870 "|SoC|dontCare_corrector:SELECT_CORRECTOR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 mux4_1:MUX_PC " "Elaborating entity \"mux4_1\" for hierarchy \"mux4_1:MUX_PC\"" {  } { { "SoC.v" "MUX_PC" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475593793871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC " "Elaborating entity \"PC\" for hierarchy \"PC:PC\"" {  } { { "SoC.v" "PC" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475593793873 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "PC.v(19) " "Verilog HDL Case Statement warning at PC.v(19): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 19 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1475593793874 "|SoC|PC:PC"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "PC.v(18) " "Verilog HDL Case Statement warning at PC.v(18): can't check case statement for completeness because the case expression has too many possible states" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 18 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1475593793874 "|SoC|PC:PC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC PC.v(18) " "Verilog HDL Always Construct warning at PC.v(18): inferring latch(es) for variable \"PC\", which holds its previous value in one or more paths through the always construct" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1475593793874 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\] PC.v(21) " "Inferred latch for \"PC\[0\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793874 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\] PC.v(21) " "Inferred latch for \"PC\[1\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793874 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\] PC.v(21) " "Inferred latch for \"PC\[2\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793874 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\] PC.v(21) " "Inferred latch for \"PC\[3\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793874 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[4\] PC.v(21) " "Inferred latch for \"PC\[4\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793874 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[5\] PC.v(21) " "Inferred latch for \"PC\[5\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793874 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[6\] PC.v(21) " "Inferred latch for \"PC\[6\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793874 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[7\] PC.v(21) " "Inferred latch for \"PC\[7\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793874 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[8\] PC.v(21) " "Inferred latch for \"PC\[8\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793874 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[9\] PC.v(21) " "Inferred latch for \"PC\[9\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793874 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[10\] PC.v(21) " "Inferred latch for \"PC\[10\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793874 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[11\] PC.v(21) " "Inferred latch for \"PC\[11\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793874 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[12\] PC.v(21) " "Inferred latch for \"PC\[12\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793874 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[13\] PC.v(21) " "Inferred latch for \"PC\[13\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793874 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[14\] PC.v(21) " "Inferred latch for \"PC\[14\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793875 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[15\] PC.v(21) " "Inferred latch for \"PC\[15\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793875 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[16\] PC.v(21) " "Inferred latch for \"PC\[16\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793875 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[17\] PC.v(21) " "Inferred latch for \"PC\[17\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793875 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[18\] PC.v(21) " "Inferred latch for \"PC\[18\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793875 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[19\] PC.v(21) " "Inferred latch for \"PC\[19\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793875 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[20\] PC.v(21) " "Inferred latch for \"PC\[20\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793875 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[21\] PC.v(21) " "Inferred latch for \"PC\[21\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793875 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[22\] PC.v(21) " "Inferred latch for \"PC\[22\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793875 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[23\] PC.v(21) " "Inferred latch for \"PC\[23\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793875 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[24\] PC.v(21) " "Inferred latch for \"PC\[24\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793875 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[25\] PC.v(21) " "Inferred latch for \"PC\[25\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793875 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[26\] PC.v(21) " "Inferred latch for \"PC\[26\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793875 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[27\] PC.v(21) " "Inferred latch for \"PC\[27\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793875 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[28\] PC.v(21) " "Inferred latch for \"PC\[28\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793875 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[29\] PC.v(21) " "Inferred latch for \"PC\[29\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793875 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[30\] PC.v(21) " "Inferred latch for \"PC\[30\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793875 "|SoC|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[31\] PC.v(21) " "Inferred latch for \"PC\[31\]\" at PC.v(21)" {  } { { "PC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/PC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793875 "|SoC|PC:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFID IFID:IFID " "Elaborating entity \"IFID\" for hierarchy \"IFID:IFID\"" {  } { { "SoC.v" "IFID" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475593793876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDU HDU:HAZARD " "Elaborating entity \"HDU\" for hierarchy \"HDU:HAZARD\"" {  } { { "SoC.v" "HAZARD" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475593793877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPR GPR:GPR " "Elaborating entity \"GPR\" for hierarchy \"GPR:GPR\"" {  } { { "SoC.v" "GPR" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475593793878 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793907 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793907 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793907 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793907 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793907 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793907 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793907 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793907 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793908 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793908 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793908 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793908 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793908 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793908 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793908 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793908 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793908 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793908 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793908 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793909 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793909 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793909 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793909 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793909 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793909 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793909 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793909 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793909 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793909 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793909 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793910 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[31\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793910 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793910 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793910 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793910 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793910 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793910 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793910 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793910 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793910 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793910 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793910 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793911 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793911 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793911 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793911 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793911 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793911 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793911 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793911 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793911 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793912 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793912 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793912 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793912 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793912 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793912 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793912 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793912 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793912 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793912 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793912 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793912 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[30\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793913 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793913 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793913 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793913 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793913 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793913 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793913 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793913 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793913 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793913 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793913 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793913 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793914 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793914 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793914 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793914 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793914 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793914 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793914 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793914 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793914 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793914 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793914 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793914 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793915 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793915 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793915 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793915 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793915 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793915 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793915 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793915 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[29\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793915 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793915 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793915 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793915 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793916 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793916 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793916 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793916 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793916 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793916 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793916 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793916 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793916 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793916 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793916 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793916 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793917 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793917 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793917 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793917 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793917 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793917 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793917 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793917 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793917 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793918 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793918 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793918 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793918 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793918 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793918 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793918 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[28\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793918 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793918 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793918 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793918 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793919 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793919 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793919 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793919 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793919 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793919 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793919 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793919 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793919 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793919 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793919 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793919 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793920 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793920 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793920 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793920 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793920 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793920 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793920 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793920 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793920 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793920 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793920 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793920 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793921 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793921 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793921 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793921 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[27\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793921 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793921 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793921 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793921 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793921 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793921 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793921 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793921 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793922 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793922 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793922 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793922 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793922 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793922 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793922 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793922 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793922 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793922 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793922 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793923 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793923 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793923 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793923 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793923 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793923 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793923 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793923 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793923 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793923 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793923 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793924 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793924 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[26\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793924 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793924 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793924 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793924 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793924 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793924 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793924 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793924 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793924 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793925 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793925 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793925 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793925 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793925 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793925 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793925 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793925 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793925 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793925 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793925 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793925 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793925 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793925 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793925 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793925 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793927 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793927 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793927 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793927 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793927 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793927 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793927 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[25\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793927 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793927 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793927 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793927 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793927 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793928 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793928 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793928 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793928 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793928 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793928 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793928 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793928 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793928 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793928 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793929 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793929 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793929 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793929 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793929 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793929 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793929 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793929 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793929 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793929 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793929 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793929 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793930 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793930 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793930 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793930 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793930 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[24\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793930 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793930 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793930 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793930 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793930 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793930 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793931 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793931 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793931 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793931 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793931 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793931 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793931 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793931 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793931 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793931 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793931 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793931 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793932 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793932 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793932 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793932 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793932 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793932 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793932 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793932 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793932 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793932 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793932 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793932 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793933 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793933 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[23\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793933 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793933 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793933 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793933 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793933 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793933 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793933 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793933 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793934 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793934 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793934 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793934 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793934 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793934 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793934 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793934 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793934 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793934 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793934 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793935 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793935 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793935 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793935 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793935 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793935 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793935 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793935 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793935 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793935 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793935 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793935 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793936 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[22\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793936 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793936 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793936 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793936 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793936 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793936 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793936 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793936 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793937 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793937 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793937 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793937 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793937 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793938 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793938 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793938 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793938 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793938 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793938 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793939 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793939 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793939 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793939 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793939 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793939 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793939 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793939 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793939 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793939 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793940 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793940 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793940 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[21\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793940 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793940 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793940 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793940 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793940 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793940 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793941 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793941 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793941 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793941 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793941 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793941 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793941 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793941 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793941 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793941 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793942 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793942 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793942 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793942 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793942 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793942 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793942 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793942 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793942 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793943 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793943 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793943 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793943 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793943 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793943 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793943 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[20\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793943 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793943 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793944 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793944 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793944 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793944 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793944 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793944 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793944 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793944 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793944 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793945 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793945 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793945 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793945 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793945 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793945 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793945 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793945 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793946 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793946 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793946 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793946 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793946 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793946 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793946 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793946 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793946 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793946 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793947 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793947 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793947 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[19\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793947 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793947 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793947 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793947 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793947 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793947 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793948 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793948 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793948 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793948 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793948 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793948 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793948 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793948 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793948 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793948 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793949 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793949 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793949 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793949 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793949 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793949 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793949 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793950 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793950 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793950 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793950 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793950 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793950 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793951 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793951 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793951 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[18\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793951 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793951 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793951 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793951 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793952 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793952 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793952 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793952 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793952 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793952 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793952 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793952 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793952 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793952 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793953 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793953 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793953 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793953 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793953 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793953 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793953 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793953 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793953 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793953 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793954 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793954 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793954 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793954 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793954 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793954 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793954 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793954 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[17\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793954 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793954 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793954 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793954 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793954 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793954 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793955 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793955 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793955 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793955 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793955 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793955 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793955 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793955 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793955 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793956 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793956 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793956 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793956 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793956 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793956 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793956 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793956 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793956 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793956 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793957 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793957 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793957 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793957 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793957 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793958 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793958 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[16\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793958 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793958 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793958 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793958 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793959 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793959 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793959 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793959 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793959 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793959 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793960 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793960 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793960 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793960 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793960 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793960 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793961 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793961 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793961 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793961 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793961 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793961 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793962 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793962 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793962 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793962 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793962 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793962 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793963 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793963 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793963 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793963 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[15\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793963 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793963 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793964 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793964 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793964 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793964 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793964 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793965 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793965 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793965 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793965 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793965 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793965 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793965 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793965 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793965 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793966 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793966 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793966 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793966 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793966 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793966 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793966 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793966 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793966 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793967 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793967 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793967 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793967 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793967 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793967 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793967 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[14\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793967 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793967 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793968 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793968 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793968 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793968 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793968 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793968 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793968 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793968 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793968 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793968 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793969 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793969 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793969 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793969 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793969 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793969 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793969 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793969 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793970 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793970 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793970 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793970 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793970 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793970 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793970 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793970 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793970 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793971 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793971 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793971 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[13\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793971 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793971 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793971 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793971 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793971 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793971 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793972 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793972 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793972 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793972 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793972 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793972 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793972 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793972 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793973 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793973 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793973 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793973 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793973 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793973 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793973 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793973 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793973 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793974 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793974 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793974 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793974 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793974 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793974 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793974 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793974 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793974 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[12\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793975 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793975 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793975 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793975 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793975 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793975 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793975 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793975 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793975 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793976 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793976 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793976 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793976 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793976 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793976 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793976 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793976 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793976 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793977 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793977 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793977 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793977 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793977 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793977 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793977 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793977 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793978 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793978 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793978 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793978 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793978 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793978 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[11\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793978 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793978 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793978 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793979 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793979 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793979 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793979 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793979 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793979 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793980 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793980 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793980 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793980 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793980 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793980 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793980 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793980 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793980 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793981 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793981 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793981 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793981 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793981 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793981 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793981 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793982 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793982 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793982 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793982 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793982 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793982 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793982 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[10\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793982 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793982 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793983 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793983 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793983 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793983 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793983 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793983 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793983 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793983 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793983 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793984 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793984 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793984 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793984 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793984 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793984 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793984 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793984 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793984 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793985 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793985 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793985 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793985 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793985 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793985 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793985 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793985 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793985 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793986 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793986 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793986 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[9\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793986 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793986 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793986 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793986 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793986 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793986 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793987 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793987 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793987 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793987 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793987 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793987 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793987 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793987 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793987 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793988 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793988 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793988 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793988 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793988 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793988 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793988 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793988 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793989 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793989 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793989 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793989 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793989 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793989 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793989 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793989 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793990 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[8\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793990 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793990 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793990 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793990 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793990 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793991 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793991 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793991 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793991 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793991 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793991 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793992 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793992 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793992 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793992 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793992 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793992 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793993 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793993 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793993 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793993 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793993 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793994 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793994 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793994 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793994 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793994 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793994 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793995 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793995 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793995 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793995 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[7\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793995 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793995 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793995 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793995 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793996 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793996 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793996 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793996 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793996 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793996 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793996 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793996 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793996 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793997 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793997 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793997 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793997 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793997 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793997 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793997 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793997 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793997 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793998 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793998 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793998 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793998 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793998 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793998 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793998 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793998 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793998 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793998 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[6\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793999 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793999 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793999 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793999 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793999 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793999 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793999 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793999 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593793999 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794000 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794000 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794000 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794000 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794000 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794000 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794000 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794000 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794000 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794000 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794001 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794001 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794001 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794001 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794001 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794001 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794001 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794001 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794001 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794001 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794002 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794002 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794002 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[5\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794002 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794002 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794002 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794002 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794002 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794002 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794003 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794003 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794003 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794003 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794003 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794003 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794003 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794003 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794003 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794003 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794004 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794004 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794004 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794004 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794004 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794004 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794004 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794004 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794004 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794005 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794005 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794005 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794005 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794005 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794005 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794005 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[4\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794005 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794005 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794006 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794006 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794006 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794006 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794006 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794006 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794006 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794006 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794006 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794006 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794007 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794007 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794007 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794007 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794007 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794007 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794007 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794007 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794007 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794008 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794008 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794008 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794008 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794008 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794008 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794008 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794008 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794008 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794009 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794009 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[3\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794009 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794009 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794009 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794009 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794009 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794009 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794010 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794010 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794010 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794010 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794010 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794010 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794010 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794010 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794010 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794011 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794011 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794011 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794011 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794011 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794011 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794011 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794012 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794012 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794012 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794012 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794012 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794012 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794012 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794012 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794012 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794013 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[2\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794013 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794013 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794013 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794013 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794013 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794013 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794013 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794014 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794014 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794014 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794014 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794014 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794014 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794014 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794014 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794014 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794014 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794015 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794015 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794015 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794015 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794015 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794015 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794015 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794015 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794015 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794016 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794016 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794016 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794016 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794016 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794016 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[1\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794016 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[0\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[0\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794016 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[1\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[1\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794016 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[2\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[2\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794017 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[3\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[3\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794017 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[4\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[4\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794017 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[5\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[5\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794017 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[6\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[6\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794017 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[7\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[7\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794017 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[8\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[8\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794017 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[9\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[9\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794017 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[10\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[10\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794017 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[11\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[11\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794017 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[12\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[12\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794018 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[13\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[13\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794018 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[14\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[14\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794018 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[15\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[15\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794018 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[16\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[16\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794018 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[17\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[17\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794018 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[18\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[18\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794018 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[19\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[19\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794018 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[20\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[20\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794018 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[21\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[21\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794018 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[22\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[22\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794019 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[23\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[23\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794019 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[24\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[24\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794019 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[25\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[25\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794019 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[26\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[26\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794019 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[27\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[27\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794019 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[28\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[28\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794019 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[29\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[29\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794019 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[30\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[30\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794019 "|SoC|GPR:GPR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[31\] GPR.v(20) " "Inferred latch for \"registers\[0\]\[31\]\" at GPR.v(20)" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/GPR.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794020 "|SoC|GPR:GPR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:BRANCH_COMP " "Elaborating entity \"comparator\" for hierarchy \"comparator:BRANCH_COMP\"" {  } { { "SoC.v" "BRANCH_COMP" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475593794074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend signExtend:SE " "Elaborating entity \"signExtend\" for hierarchy \"signExtend:SE\"" {  } { { "SoC.v" "SE" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475593794075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:UC " "Elaborating entity \"UC\" for hierarchy \"UC:UC\"" {  } { { "SoC.v" "UC" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475593794078 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "UC.v(26) " "Verilog HDL Case Statement warning at UC.v(26): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 26 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1475593794079 "|SoC|UC:UC"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "UC.v(25) " "Verilog HDL Case Statement warning at UC.v(25): incomplete case statement has no default case item" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1475593794080 "|SoC|UC:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "microcode_reg UC.v(18) " "Verilog HDL Always Construct warning at UC.v(18): inferring latch(es) for variable \"microcode_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1475593794080 "|SoC|UC:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flags_reg UC.v(18) " "Verilog HDL Always Construct warning at UC.v(18): inferring latch(es) for variable \"flags_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1475593794080 "|SoC|UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags_reg\[0\] UC.v(24) " "Inferred latch for \"flags_reg\[0\]\" at UC.v(24)" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794080 "|SoC|UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags_reg\[1\] UC.v(24) " "Inferred latch for \"flags_reg\[1\]\" at UC.v(24)" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794080 "|SoC|UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags_reg\[2\] UC.v(24) " "Inferred latch for \"flags_reg\[2\]\" at UC.v(24)" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794080 "|SoC|UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags_reg\[3\] UC.v(24) " "Inferred latch for \"flags_reg\[3\]\" at UC.v(24)" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794080 "|SoC|UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "microcode_reg\[6\] UC.v(24) " "Inferred latch for \"microcode_reg\[6\]\" at UC.v(24)" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794080 "|SoC|UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "microcode_reg\[7\] UC.v(24) " "Inferred latch for \"microcode_reg\[7\]\" at UC.v(24)" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794080 "|SoC|UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "microcode_reg\[8\] UC.v(24) " "Inferred latch for \"microcode_reg\[8\]\" at UC.v(24)" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794080 "|SoC|UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "microcode_reg\[9\] UC.v(24) " "Inferred latch for \"microcode_reg\[9\]\" at UC.v(24)" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794080 "|SoC|UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "microcode_reg\[10\] UC.v(24) " "Inferred latch for \"microcode_reg\[10\]\" at UC.v(24)" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794080 "|SoC|UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "microcode_reg\[11\] UC.v(24) " "Inferred latch for \"microcode_reg\[11\]\" at UC.v(24)" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794080 "|SoC|UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "microcode_reg\[12\] UC.v(24) " "Inferred latch for \"microcode_reg\[12\]\" at UC.v(24)" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794080 "|SoC|UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "microcode_reg\[13\] UC.v(24) " "Inferred latch for \"microcode_reg\[13\]\" at UC.v(24)" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794080 "|SoC|UC:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEX IDEX:IDEX " "Elaborating entity \"IDEX\" for hierarchy \"IDEX:IDEX\"" {  } { { "SoC.v" "IDEX" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475593794081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FU FU:FORWARDING_UNIT " "Elaborating entity \"FU\" for hierarchy \"FU:FORWARDING_UNIT\"" {  } { { "SoC.v" "FORWARDING_UNIT" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475593794083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUdec ALUdec:ALUDEC " "Elaborating entity \"ALUdec\" for hierarchy \"ALUdec:ALUDEC\"" {  } { { "SoC.v" "ALUDEC" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475593794086 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ALUdec.v(14) " "Verilog HDL assignment warning at ALUdec.v(14): truncated value with size 5 to match size of target (4)" {  } { { "ALUdec.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALUdec.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475593794086 "|SoC|ALUdec:ALUDEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ALUdec.v(16) " "Verilog HDL assignment warning at ALUdec.v(16): truncated value with size 5 to match size of target (4)" {  } { { "ALUdec.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALUdec.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475593794086 "|SoC|ALUdec:ALUDEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ALUdec.v(18) " "Verilog HDL assignment warning at ALUdec.v(18): truncated value with size 5 to match size of target (4)" {  } { { "ALUdec.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALUdec.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475593794087 "|SoC|ALUdec:ALUDEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ALUdec.v(20) " "Verilog HDL assignment warning at ALUdec.v(20): truncated value with size 5 to match size of target (4)" {  } { { "ALUdec.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALUdec.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475593794087 "|SoC|ALUdec:ALUDEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ALUdec.v(22) " "Verilog HDL assignment warning at ALUdec.v(22): truncated value with size 5 to match size of target (4)" {  } { { "ALUdec.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALUdec.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475593794087 "|SoC|ALUdec:ALUDEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ALUdec.v(24) " "Verilog HDL assignment warning at ALUdec.v(24): truncated value with size 5 to match size of target (4)" {  } { { "ALUdec.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALUdec.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475593794087 "|SoC|ALUdec:ALUDEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ALUdec.v(26) " "Verilog HDL assignment warning at ALUdec.v(26): truncated value with size 5 to match size of target (4)" {  } { { "ALUdec.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALUdec.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475593794087 "|SoC|ALUdec:ALUDEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ALUdec.v(34) " "Verilog HDL assignment warning at ALUdec.v(34): truncated value with size 5 to match size of target (4)" {  } { { "ALUdec.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALUdec.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475593794087 "|SoC|ALUdec:ALUDEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ALUdec.v(36) " "Verilog HDL assignment warning at ALUdec.v(36): truncated value with size 5 to match size of target (4)" {  } { { "ALUdec.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALUdec.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475593794087 "|SoC|ALUdec:ALUDEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ALUdec.v(43) " "Verilog HDL assignment warning at ALUdec.v(43): truncated value with size 5 to match size of target (4)" {  } { { "ALUdec.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALUdec.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475593794087 "|SoC|ALUdec:ALUDEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ALUdec.v(45) " "Verilog HDL assignment warning at ALUdec.v(45): truncated value with size 5 to match size of target (4)" {  } { { "ALUdec.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALUdec.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475593794087 "|SoC|ALUdec:ALUDEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ALUdec.v(47) " "Verilog HDL assignment warning at ALUdec.v(47): truncated value with size 5 to match size of target (4)" {  } { { "ALUdec.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALUdec.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475593794087 "|SoC|ALUdec:ALUDEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ALUdec.v(49) " "Verilog HDL assignment warning at ALUdec.v(49): truncated value with size 5 to match size of target (4)" {  } { { "ALUdec.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALUdec.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475593794087 "|SoC|ALUdec:ALUDEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ALUdec.v(51) " "Verilog HDL assignment warning at ALUdec.v(51): truncated value with size 5 to match size of target (4)" {  } { { "ALUdec.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALUdec.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475593794087 "|SoC|ALUdec:ALUDEC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "SoC.v" "ALU" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475593794088 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LO ALU.v(17) " "Verilog HDL or VHDL warning at ALU.v(17): object \"LO\" assigned a value but never read" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1475593794089 "|SoC|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HI ALU.v(20) " "Verilog HDL Always Construct warning at ALU.v(20): inferring latch(es) for variable \"HI\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1475593794089 "|SoC|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUresult_reg ALU.v(20) " "Verilog HDL Always Construct warning at ALU.v(20): inferring latch(es) for variable \"ALUresult_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1475593794089 "|SoC|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zero_reg ALU.v(20) " "Verilog HDL Always Construct warning at ALU.v(20): inferring latch(es) for variable \"zero_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1475593794089 "|SoC|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow_reg ALU.v(20) " "Verilog HDL Always Construct warning at ALU.v(20): inferring latch(es) for variable \"overflow_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1475593794090 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_reg ALU.v(26) " "Inferred latch for \"overflow_reg\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794090 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_reg ALU.v(26) " "Inferred latch for \"zero_reg\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794090 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[0\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[0\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794090 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[1\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[1\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794090 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[2\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[2\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794090 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[3\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[3\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794090 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[4\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[4\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794090 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[5\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[5\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794090 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[6\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[6\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794090 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[7\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[7\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794090 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[8\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[8\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794090 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[9\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[9\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794090 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[10\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[10\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794090 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[11\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[11\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794090 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[12\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[12\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794090 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[13\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[13\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794090 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[14\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[14\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794090 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[15\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[15\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794090 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[16\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[16\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794090 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[17\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[17\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794091 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[18\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[18\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794091 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[19\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[19\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794091 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[20\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[20\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794091 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[21\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[21\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794091 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[22\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[22\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794091 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[23\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[23\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794091 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[24\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[24\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794091 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[25\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[25\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794091 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[26\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[26\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794091 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[27\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[27\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794091 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[28\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[28\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794091 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[29\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[29\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794091 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[30\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[30\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794091 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUresult_reg\[31\] ALU.v(26) " "Inferred latch for \"ALUresult_reg\[31\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794091 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[0\] ALU.v(26) " "Inferred latch for \"HI\[0\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794091 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[1\] ALU.v(26) " "Inferred latch for \"HI\[1\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794091 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[2\] ALU.v(26) " "Inferred latch for \"HI\[2\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794091 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[3\] ALU.v(26) " "Inferred latch for \"HI\[3\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794091 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[4\] ALU.v(26) " "Inferred latch for \"HI\[4\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794091 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[5\] ALU.v(26) " "Inferred latch for \"HI\[5\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794092 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[6\] ALU.v(26) " "Inferred latch for \"HI\[6\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794092 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[7\] ALU.v(26) " "Inferred latch for \"HI\[7\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794092 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[8\] ALU.v(26) " "Inferred latch for \"HI\[8\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794092 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[9\] ALU.v(26) " "Inferred latch for \"HI\[9\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794092 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[10\] ALU.v(26) " "Inferred latch for \"HI\[10\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794092 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[11\] ALU.v(26) " "Inferred latch for \"HI\[11\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794092 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[12\] ALU.v(26) " "Inferred latch for \"HI\[12\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794092 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[13\] ALU.v(26) " "Inferred latch for \"HI\[13\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794092 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[14\] ALU.v(26) " "Inferred latch for \"HI\[14\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794092 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[15\] ALU.v(26) " "Inferred latch for \"HI\[15\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794092 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[16\] ALU.v(26) " "Inferred latch for \"HI\[16\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794092 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[17\] ALU.v(26) " "Inferred latch for \"HI\[17\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794092 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[18\] ALU.v(26) " "Inferred latch for \"HI\[18\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794092 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[19\] ALU.v(26) " "Inferred latch for \"HI\[19\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794092 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[20\] ALU.v(26) " "Inferred latch for \"HI\[20\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794092 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[21\] ALU.v(26) " "Inferred latch for \"HI\[21\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794092 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[22\] ALU.v(26) " "Inferred latch for \"HI\[22\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794092 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[23\] ALU.v(26) " "Inferred latch for \"HI\[23\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794092 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[24\] ALU.v(26) " "Inferred latch for \"HI\[24\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794092 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[25\] ALU.v(26) " "Inferred latch for \"HI\[25\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794092 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[26\] ALU.v(26) " "Inferred latch for \"HI\[26\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794092 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[27\] ALU.v(26) " "Inferred latch for \"HI\[27\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794092 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[28\] ALU.v(26) " "Inferred latch for \"HI\[28\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794092 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[29\] ALU.v(26) " "Inferred latch for \"HI\[29\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794092 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[30\] ALU.v(26) " "Inferred latch for \"HI\[30\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794092 "|SoC|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[31\] ALU.v(26) " "Inferred latch for \"HI\[31\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593794093 "|SoC|ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEM EXMEM:EXMEM " "Elaborating entity \"EXMEM\" for hierarchy \"EXMEM:EXMEM\"" {  } { { "SoC.v" "EXMEM" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475593794093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWB MEMWB:MEMWB " "Elaborating entity \"MEMWB\" for hierarchy \"MEMWB:MEMWB\"" {  } { { "SoC.v" "MEMWB" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475593794095 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "IDEX:IDEX\|WB_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"IDEX:IDEX\|WB_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1475593796543 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1475593796543 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 34 " "Parameter WIDTH set to 34" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1475593796543 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1475593796543 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1475593796543 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:ALU\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1475593796544 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:ALU\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:ALU\|Mod0\"" {  } { { "ALU.v" "Mod0" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1475593796544 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1475593796544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IDEX:IDEX\|altshift_taps:WB_reg_rtl_0 " "Elaborated megafunction instantiation \"IDEX:IDEX\|altshift_taps:WB_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475593796679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IDEX:IDEX\|altshift_taps:WB_reg_rtl_0 " "Instantiated megafunction \"IDEX:IDEX\|altshift_taps:WB_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475593796679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475593796679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 34 " "Parameter \"WIDTH\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475593796679 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1475593796679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_c6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_c6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_c6m " "Found entity 1: shift_taps_c6m" {  } { { "db/shift_taps_c6m.tdf" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/shift_taps_c6m.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593796724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593796724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3l31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3l31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3l31 " "Found entity 1: altsyncram_3l31" {  } { { "db/altsyncram_3l31.tdf" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/altsyncram_3l31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593796787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593796787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/add_sub_24e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593796839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593796839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593796888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593796888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593796953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593796953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:ALU\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475593796987 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475593796987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475593796987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475593796987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475593796987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475593796987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475593796987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475593796987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475593796987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475593796987 ""}  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1475593796987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/mult_46t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593797055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593797055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ALU:ALU\|lpm_divide:Mod0\"" {  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475593797099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU\|lpm_divide:Mod0 " "Instantiated megafunction \"ALU:ALU\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475593797099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475593797099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475593797099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475593797099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475593797099 ""}  } { { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1475593797099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cqo " "Found entity 1: lpm_divide_cqo" {  } { { "db/lpm_divide_cqo.tdf" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/lpm_divide_cqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593797166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593797166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593797178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593797178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593797269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593797269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593797340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593797340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593797387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593797387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475593797399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593797399 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ALU\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_mult7 " "Synthesized away node \"ALU:ALU\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_mult7\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/mult_46t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 45 -1 0 } } { "SoC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 364 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475593797636 "|SoC|ALU:ALU|lpm_mult:Mult0|mult_46t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ALU\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_out8 " "Synthesized away node \"ALU:ALU\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_out8\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/db/mult_46t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/ALU.v" 45 -1 0 } } { "SoC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 364 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475593797636 "|SoC|ALU:ALU|lpm_mult:Mult0|mult_46t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1475593797636 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1475593797636 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "146 " "Ignored 146 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "62 " "Ignored 62 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1475593798387 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1475593798387 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1475593798387 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "UC:UC\|flags_reg\[1\] UC:UC\|microcode_reg\[13\] " "Duplicate LATCH primitive \"UC:UC\|flags_reg\[1\]\" merged with LATCH primitive \"UC:UC\|microcode_reg\[13\]\"" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1475593798438 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "UC:UC\|microcode_reg\[9\] UC:UC\|microcode_reg\[11\] " "Duplicate LATCH primitive \"UC:UC\|microcode_reg\[9\]\" merged with LATCH primitive \"UC:UC\|microcode_reg\[11\]\"" {  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1475593798438 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1475593798438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UC\|microcode_reg\[13\] " "Latch UC:UC\|microcode_reg\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFID:IFID\|Inst_reg\[26\] " "Ports D and ENA on the latch are fed by the same signal IFID:IFID\|Inst_reg\[26\]" {  } { { "IFID.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IFID.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1475593798572 ""}  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1475593798572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UC\|microcode_reg\[11\] " "Latch UC:UC\|microcode_reg\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFID:IFID\|Inst_reg\[26\] " "Ports D and ENA on the latch are fed by the same signal IFID:IFID\|Inst_reg\[26\]" {  } { { "IFID.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IFID.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1475593798572 ""}  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1475593798572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UC\|flags_reg\[2\] " "Latch UC:UC\|flags_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFID:IFID\|Inst_reg\[27\] " "Ports D and ENA on the latch are fed by the same signal IFID:IFID\|Inst_reg\[27\]" {  } { { "IFID.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IFID.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1475593798573 ""}  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1475593798573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UC\|microcode_reg\[8\] " "Latch UC:UC\|microcode_reg\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFID:IFID\|Inst_reg\[30\] " "Ports D and ENA on the latch are fed by the same signal IFID:IFID\|Inst_reg\[30\]" {  } { { "IFID.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IFID.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1475593798573 ""}  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1475593798573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UC\|flags_reg\[3\] " "Latch UC:UC\|flags_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFID:IFID\|Inst_reg\[28\] " "Ports D and ENA on the latch are fed by the same signal IFID:IFID\|Inst_reg\[28\]" {  } { { "IFID.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IFID.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1475593798580 ""}  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1475593798580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UC\|microcode_reg\[10\] " "Latch UC:UC\|microcode_reg\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFID:IFID\|Inst_reg\[30\] " "Ports D and ENA on the latch are fed by the same signal IFID:IFID\|Inst_reg\[30\]" {  } { { "IFID.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IFID.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1475593798580 ""}  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1475593798580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UC\|flags_reg\[0\] " "Latch UC:UC\|flags_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFID:IFID\|Inst_reg\[26\] " "Ports D and ENA on the latch are fed by the same signal IFID:IFID\|Inst_reg\[26\]" {  } { { "IFID.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IFID.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1475593798581 ""}  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1475593798581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UC\|microcode_reg\[6\] " "Latch UC:UC\|microcode_reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFID:IFID\|Inst_reg\[31\] " "Ports D and ENA on the latch are fed by the same signal IFID:IFID\|Inst_reg\[31\]" {  } { { "IFID.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IFID.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1475593798581 ""}  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1475593798581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UC\|microcode_reg\[12\] " "Latch UC:UC\|microcode_reg\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFID:IFID\|Inst_reg\[28\] " "Ports D and ENA on the latch are fed by the same signal IFID:IFID\|Inst_reg\[28\]" {  } { { "IFID.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IFID.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1475593798581 ""}  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1475593798581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UC\|microcode_reg\[7\] " "Latch UC:UC\|microcode_reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFID:IFID\|Inst_reg\[31\] " "Ports D and ENA on the latch are fed by the same signal IFID:IFID\|Inst_reg\[31\]" {  } { { "IFID.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/IFID.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1475593798581 ""}  } { { "UC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/UC.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1475593798581 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "InterfaceSerial:UART\|startBit InterfaceSerial:UART\|startBit~_emulated InterfaceSerial:UART\|startBit~1 " "Register \"InterfaceSerial:UART\|startBit\" is converted into an equivalent circuit using register \"InterfaceSerial:UART\|startBit~_emulated\" and latch \"InterfaceSerial:UART\|startBit~1\"" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1475593798614 "|SoC|InterfaceSerial:UART|startBit"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "InterfaceSerial:UART\|insertion_position\[0\] InterfaceSerial:UART\|insertion_position\[0\]~_emulated InterfaceSerial:UART\|insertion_position\[0\]~1 " "Register \"InterfaceSerial:UART\|insertion_position\[0\]\" is converted into an equivalent circuit using register \"InterfaceSerial:UART\|insertion_position\[0\]~_emulated\" and latch \"InterfaceSerial:UART\|insertion_position\[0\]~1\"" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1475593798614 "|SoC|InterfaceSerial:UART|insertion_position[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "InterfaceSerial:UART\|insertion_position\[1\] InterfaceSerial:UART\|insertion_position\[1\]~_emulated InterfaceSerial:UART\|insertion_position\[1\]~6 " "Register \"InterfaceSerial:UART\|insertion_position\[1\]\" is converted into an equivalent circuit using register \"InterfaceSerial:UART\|insertion_position\[1\]~_emulated\" and latch \"InterfaceSerial:UART\|insertion_position\[1\]~6\"" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1475593798614 "|SoC|InterfaceSerial:UART|insertion_position[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "InterfaceSerial:UART\|insertion_position\[2\] InterfaceSerial:UART\|insertion_position\[2\]~_emulated InterfaceSerial:UART\|insertion_position\[2\]~11 " "Register \"InterfaceSerial:UART\|insertion_position\[2\]\" is converted into an equivalent circuit using register \"InterfaceSerial:UART\|insertion_position\[2\]~_emulated\" and latch \"InterfaceSerial:UART\|insertion_position\[2\]~11\"" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1475593798614 "|SoC|InterfaceSerial:UART|insertion_position[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "InterfaceSerial:UART\|insertion_position\[3\] InterfaceSerial:UART\|insertion_position\[3\]~_emulated InterfaceSerial:UART\|insertion_position\[3\]~16 " "Register \"InterfaceSerial:UART\|insertion_position\[3\]\" is converted into an equivalent circuit using register \"InterfaceSerial:UART\|insertion_position\[3\]~_emulated\" and latch \"InterfaceSerial:UART\|insertion_position\[3\]~16\"" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1475593798614 "|SoC|InterfaceSerial:UART|insertion_position[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "InterfaceSerial:UART\|insertion_position\[4\] InterfaceSerial:UART\|insertion_position\[4\]~_emulated InterfaceSerial:UART\|insertion_position\[4\]~21 " "Register \"InterfaceSerial:UART\|insertion_position\[4\]\" is converted into an equivalent circuit using register \"InterfaceSerial:UART\|insertion_position\[4\]~_emulated\" and latch \"InterfaceSerial:UART\|insertion_position\[4\]~21\"" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1475593798614 "|SoC|InterfaceSerial:UART|insertion_position[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "InterfaceSerial:UART\|insertion_position\[5\] InterfaceSerial:UART\|insertion_position\[5\]~_emulated InterfaceSerial:UART\|insertion_position\[5\]~26 " "Register \"InterfaceSerial:UART\|insertion_position\[5\]\" is converted into an equivalent circuit using register \"InterfaceSerial:UART\|insertion_position\[5\]~_emulated\" and latch \"InterfaceSerial:UART\|insertion_position\[5\]~26\"" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1475593798614 "|SoC|InterfaceSerial:UART|insertion_position[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "InterfaceSerial:UART\|insertion_position\[6\] InterfaceSerial:UART\|insertion_position\[6\]~_emulated InterfaceSerial:UART\|insertion_position\[6\]~31 " "Register \"InterfaceSerial:UART\|insertion_position\[6\]\" is converted into an equivalent circuit using register \"InterfaceSerial:UART\|insertion_position\[6\]~_emulated\" and latch \"InterfaceSerial:UART\|insertion_position\[6\]~31\"" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1475593798614 "|SoC|InterfaceSerial:UART|insertion_position[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "InterfaceSerial:UART\|insertion_position\[7\] InterfaceSerial:UART\|insertion_position\[7\]~_emulated InterfaceSerial:UART\|insertion_position\[7\]~36 " "Register \"InterfaceSerial:UART\|insertion_position\[7\]\" is converted into an equivalent circuit using register \"InterfaceSerial:UART\|insertion_position\[7\]~_emulated\" and latch \"InterfaceSerial:UART\|insertion_position\[7\]~36\"" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/InterfaceSerial.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1475593798614 "|SoC|InterfaceSerial:UART|insertion_position[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1475593798614 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "c\[1\] VCC " "Pin \"c\[1\]\" is stuck at VCC" {  } { { "SoC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475593816423 "|SoC|c[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[2\] VCC " "Pin \"c\[2\]\" is stuck at VCC" {  } { { "SoC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475593816423 "|SoC|c[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[3\] VCC " "Pin \"c\[3\]\" is stuck at VCC" {  } { { "SoC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475593816423 "|SoC|c[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[4\] VCC " "Pin \"c\[4\]\" is stuck at VCC" {  } { { "SoC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475593816423 "|SoC|c[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[1\] VCC " "Pin \"r\[1\]\" is stuck at VCC" {  } { { "SoC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475593816423 "|SoC|r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[2\] VCC " "Pin \"r\[2\]\" is stuck at VCC" {  } { { "SoC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475593816423 "|SoC|r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[3\] VCC " "Pin \"r\[3\]\" is stuck at VCC" {  } { { "SoC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475593816423 "|SoC|r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[4\] VCC " "Pin \"r\[4\]\" is stuck at VCC" {  } { { "SoC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475593816423 "|SoC|r[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[5\] VCC " "Pin \"r\[5\]\" is stuck at VCC" {  } { { "SoC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475593816423 "|SoC|r[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[6\] VCC " "Pin \"r\[6\]\" is stuck at VCC" {  } { { "SoC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475593816423 "|SoC|r[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[7\] VCC " "Pin \"r\[7\]\" is stuck at VCC" {  } { { "SoC.v" "" { Text "C:/Users/Beatriz Brito/Desktop/SoC/SoC.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475593816423 "|SoC|r[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1475593816423 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1475593816823 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1475593822881 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Beatriz Brito/Desktop/SoC/output_files/PBL.map.smsg " "Generated suppressed messages file C:/Users/Beatriz Brito/Desktop/SoC/output_files/PBL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593823132 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1475593823492 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475593823492 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6169 " "Implemented 6169 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1475593823891 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1475593823891 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6048 " "Implemented 6048 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1475593823891 ""} { "Info" "ICUT_CUT_TM_RAMS" "98 " "Implemented 98 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1475593823891 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1475593823891 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1475593823891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "897 " "Peak virtual memory: 897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1475593824007 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 04 12:10:24 2016 " "Processing ended: Tue Oct 04 12:10:24 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1475593824007 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1475593824007 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1475593824007 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1475593824007 ""}
