// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench template that is freely editable to  
// suit user's needs .Comments are provided in each section to help the user    
// fill out necessary details.                                                  
// *****************************************************************************
// Generated on "04/27/2018 17:26:27"
                                                                                
// Verilog Test Bench template for design : main
// 
// Simulation tool : ModelSim-Altera (Verilog)
// 

`timescale 1 ns/ 1 ps
module main_vlg_tst();
// constants                                           
// general purpose registers
reg eachvec;
// test vector input registers
reg clock;
reg execbutton;
// wires                                               
wire [15:0]  addresstest;
wire [15:0]  alu1;
wire [15:0]  alu2;
wire [15:0]  aluoutputtest;
wire clock0;
wire clock1;
wire clock4;
wire [4:0]  clockled;
wire [15:0]  command;
wire [2:0]  cond;
wire [4:0]  counter;
wire isbranch;
wire [3:0]  opcode;
wire [15:0]  pcout;
wire pcsrcin;
wire [15:0]  pctargetin;
wire [15:0]  readoutdatatest;
wire [2:0]  regAddressp4;
wire [15:0]  regtest1;
wire [15:0]  regtest2;
wire [15:0]  regtest3;
wire selector;
wire [7:0]  sig1;
wire [7:0]  sig2;
wire [7:0]  sig3;
wire [7:0]  sig4;
wire [7:0]  statusled;
wire [15:0]  storeData;
wire writeregtest;

// assign statements (if any)                          
main i1 (
// port map - connection between master ports and signals/registers   
	.addresstest(addresstest),
	.alu1(alu1),
	.alu2(alu2),
	.aluoutputtest(aluoutputtest),
	.clock(clock),
	.clock0(clock0),
	.clock1(clock1),
	.clock4(clock4),
	.clockled(clockled),
	.command(command),
	.cond(cond),
	.counter(counter),
	.execbutton(execbutton),
	.isbranch(isbranch),
	.opcode(opcode),
	.pcout(pcout),
	.pcsrcin(pcsrcin),
	.pctargetin(pctargetin),
	.readoutdatatest(readoutdatatest),
	.regAddressp4(regAddressp4),
	.regtest1(regtest1),
	.regtest2(regtest2),
	.regtest3(regtest3),
	.selector(selector),
	.sig1(sig1),
	.sig2(sig2),
	.sig3(sig3),
	.sig4(sig4),
	.statusled(statusled),
	.storeData(storeData),
	.writeregtest(writeregtest)
);
initial                                                
begin                                                  
// code that executes only once                        
// insert code here --> begin                          
clock <= 1'b0;
// --> end                                             
$display("Running testbench");                       
end                                                    
always                                                 
// optional sensitivity list                           
// @(event1 or event2 or .... eventn)                  
begin                                                  
// code executes for every event on sensitivity list   
// insert code here --> begin                          
                                                 
@eachvec;                                              
// --> end                                             
end 

always begin
#1500
clock <= ~clock;
end     
                                              
endmodule

