library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity multfour is
    Port ( oper3 : in STD_LOGIC_VECTOR(7 downto 0);
           RES : out STD_LOGIC_VECTOR(7 downto 0);
           OVF : out std_logic
         );
end multfour;

architecture Behavioral of multfour is
begin
    process(oper3)
    begin
        RES <= (others => '0');  -- Initialize result to zero
        RES(7 downto 0) <= oper3(5 downto 0) & "00"; -- Left shift by two positions
        if oper3(6) = '1' then
            OVF <= '1';
        else
            if oper3(7) = '1' then
                OVF <= '1';
            else
                OVF <= '0';
            end if;
        end if;
    end process;
end Behavioral;
