
---------- Begin Simulation Statistics ----------
final_tick                                 3893042000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 228293                       # Simulator instruction rate (inst/s)
host_mem_usage                                8574888                       # Number of bytes of host memory used
host_op_rate                                   416123                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    48.18                       # Real time elapsed on the host
host_tick_rate                               52118411                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000001                       # Number of instructions simulated
sim_ops                                      20050437                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002511                       # Number of seconds simulated
sim_ticks                                  2511268000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6705                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         16095                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           3890206                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          3889021                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17613021                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.502254                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.502254                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads          12986322                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          7315552                       # number of floating regfile writes
system.switch_cpus.idleCycles                     298                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          689                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1047087                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.512450                       # Inst execution rate
system.switch_cpus.iew.exec_refs              2692134                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             449676                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            4622                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       2242530                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1254                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       450218                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17650035                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       2242458                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          615                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      17641409                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             28                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents           308                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            792                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles           347                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          188                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          501                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          23519364                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              17640143                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.586212                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13787342                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.512198                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               17640435                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         16755038                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8529097                       # number of integer regfile writes
system.switch_cpus.ipc                       1.991026                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.991026                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       299341      1.70%      1.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       9126488     51.73%     53.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          317      0.00%     53.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     53.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       448275      2.54%     55.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     55.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     55.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     55.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     55.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     55.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     55.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     55.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     55.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     55.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       896326      5.08%     61.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       895788      5.08%     66.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     66.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1492142      8.46%     74.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       746252      4.23%     78.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1044864      5.92%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       599683      3.40%     88.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       449564      2.55%     90.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1642826      9.31%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          160      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       17642026                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         7763870                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     15527733                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      7763530                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      7778150                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              147700                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.008372                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          147459     99.84%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead            222      0.15%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             2      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           17      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        9726515                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     24926283                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      9876613                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      9908791                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17650035                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          17642026                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        36896                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           28                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        26951                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5022238                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.512782                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.968516                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       127099      2.53%      2.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       675927     13.46%     15.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1041527     20.74%     36.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       858563     17.10%     53.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       856462     17.05%     70.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       455058      9.06%     79.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       558765     11.13%     91.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       337068      6.71%     97.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       111769      2.23%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5022238                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.512573                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads           16                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           46                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      2242530                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       450218                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         5982423                       # number of misc regfile reads
system.switch_cpus.numCycles                  5022536                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                       4                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         9677                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          982                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        19357                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            982                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.switch_cpus.data      2531664                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2531664                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2531664                       # number of overall hits
system.cpu.dcache.overall_hits::total         2531664                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data         9811                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9811                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data         9811                       # number of overall misses
system.cpu.dcache.overall_misses::total          9811                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    754089496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    754089496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    754089496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    754089496                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      2541475                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2541475                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      2541475                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2541475                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.003860                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003860                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.003860                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003860                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 76861.634492                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76861.634492                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 76861.634492                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76861.634492                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          643                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                95                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.768421                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         9566                       # number of writebacks
system.cpu.dcache.writebacks::total              9566                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data          163                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          163                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data          163                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          163                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         9648                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         9648                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         9648                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         9648                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    742409996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    742409996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    742409996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    742409996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.003796                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003796                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.003796                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003796                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 76949.626451                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76949.626451                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 76949.626451                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76949.626451                       # average overall mshr miss latency
system.cpu.dcache.replacements                   9647                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2092328                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2092328                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data          392                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           392                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data      5386500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5386500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2092720                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2092720                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000187                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000187                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 13741.071429                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13741.071429                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data          163                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          163                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data          229                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          229                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data      3125000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      3125000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 13646.288210                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13646.288210                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       439336                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         439336                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         9419                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9419                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    748702996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    748702996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       448755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       448755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.020989                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.020989                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 79488.586474                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79488.586474                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         9419                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9419                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    739284996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    739284996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.020989                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020989                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 78488.692643                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78488.692643                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3893042000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2717544                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10671                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            254.666292                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    65.565850                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   958.434150                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.064029                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.935971                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          377                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          600                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5092597                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5092597                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3893042000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3893042000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3893042000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3893042000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1199709                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1199709                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1199709                       # number of overall hits
system.cpu.icache.overall_hits::total         1199709                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst           44                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             44                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst           44                       # number of overall misses
system.cpu.icache.overall_misses::total            44                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3167500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3167500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3167500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3167500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1199753                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1199753                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1199753                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1199753                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000037                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000037                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 71988.636364                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71988.636364                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 71988.636364                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71988.636364                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           29                       # number of writebacks
system.cpu.icache.writebacks::total                29                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           11                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           33                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           33                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2498500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2498500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2498500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2498500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 75712.121212                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75712.121212                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 75712.121212                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75712.121212                       # average overall mshr miss latency
system.cpu.icache.replacements                     29                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1199709                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1199709                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           44                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            44                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3167500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3167500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1199753                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1199753                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 71988.636364                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71988.636364                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           33                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2498500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2498500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 75712.121212                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75712.121212                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3893042000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           974.000284                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2335886                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1005                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2324.264677                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   950.473432                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    23.526852                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.928197                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.022975                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.951172                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          976                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          969                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2399539                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2399539                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3893042000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3893042000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3893042000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3893042000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   2511268000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst            5                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data          286                       # number of demand (read+write) hits
system.l2.demand_hits::total                      291                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            5                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data          286                       # number of overall hits
system.l2.overall_hits::total                     291                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         9362                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9390                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           28                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         9362                       # number of overall misses
system.l2.overall_misses::total                  9390                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2390500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    724799500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        727190000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2390500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    724799500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       727190000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data         9648                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9681                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data         9648                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9681                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.848485                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.970357                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.969941                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.848485                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.970357                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.969941                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        85375                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 77419.301431                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77443.024494                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        85375                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 77419.301431                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77443.024494                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3611                       # number of writebacks
system.l2.writebacks::total                      3611                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         9362                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9390                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         9362                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9390                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2110500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    631189500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    633300000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2110500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    631189500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    633300000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.848485                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.970357                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.969941                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.848485                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.970357                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.969941                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        75375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 67420.369579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67444.089457                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        75375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 67420.369579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67444.089457                       # average overall mshr miss latency
system.l2.replacements                           7687                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         9566                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             9566                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         9566                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         9566                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           29                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               29                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           29                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           29                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data           61                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    61                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         9358                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9358                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    724471500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     724471500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         9419                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9419                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.993524                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.993524                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 77417.343449                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77417.343449                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         9358                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9358                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    630901500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    630901500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.993524                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.993524                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67418.412054                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67418.412054                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            5                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  5                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           28                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               28                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2390500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2390500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           33                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             33                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.848485                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.848485                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        85375                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        85375                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           28                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           28                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2110500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2110500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.848485                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.848485                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        75375                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        75375                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          225                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               225                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data       328000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total       328000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data          229                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           229                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.017467                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.017467                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data        82000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        82000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data            4                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            4                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data       288000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total       288000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.017467                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.017467                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data        72000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        72000                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3893042000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7932.319859                       # Cycle average of tags in use
system.l2.tags.total_refs                       31840                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15879                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.005164                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.147391                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       743.479606                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2568.677385                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    15.335132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4592.680345                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001483                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.090757                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.313559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001872                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.560630                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.968301                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          342                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3357                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4456                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    164208                       # Number of tag accesses
system.l2.tags.data_accesses                   164208                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3893042000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      3611.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        28.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      9362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000331062500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          203                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          204                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               22983                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3392                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9390                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3611                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9390                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3611                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.91                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9390                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3611                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          204                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.024510                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.862974                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     81.075616                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            148     72.55%     72.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            28     13.73%     86.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             9      4.41%     90.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            3      1.47%     92.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            5      2.45%     94.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      1.96%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.49%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.49%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.49%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.49%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.49%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.49%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.49%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           204                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          203                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.625616                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.605106                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.837094                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               40     19.70%     19.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              161     79.31%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.49%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           203                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  600960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               231104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    239.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     92.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2511194500                       # Total gap between requests
system.mem_ctrls.avgGap                     193153.95                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         1792                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       599104                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       229952                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 713583.735387859866                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 238566333.820205569267                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 91568084.330306440592                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           28                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data         9362                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         3611                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst       957000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    246971500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  57957790750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     34178.57                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     26380.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16050343.60                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       599104                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        600896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       231104                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       231104                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         9361                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           9389                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         3611                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          3611                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst       713584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    238566334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        239279918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst       713584                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       713584                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     92026817                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        92026817                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     92026817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst       713584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    238566334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       331306734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 9389                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                3593                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          627                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          515                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          514                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          543                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          541                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          551                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          512                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          644                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          642                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          641                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          641                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          643                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          577                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          640                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          221                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          293                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          194                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          231                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          235                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          141                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          226                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          271                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          258                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          294                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          252                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          345                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                71884750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              46945000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          247928500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7656.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26406.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                8484                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               3066                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.36                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           85.33                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1430                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   580.251748                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   419.069379                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   363.700202                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          144     10.07%     10.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          246     17.20%     27.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          131      9.16%     36.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          113      7.90%     44.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           87      6.08%     50.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           76      5.31%     55.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          178     12.45%     68.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          110      7.69%     75.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          345     24.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1430                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                600896                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             229952                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              239.279918                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               91.568084                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.58                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3893042000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         4733820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         2508495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       30851940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       8701740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 197914080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    693842760                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    380031840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1318584675                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   525.067287                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    979657250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     83720000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1447890750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         5490660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         2918355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       36185520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      10027620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 197914080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    761788470                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    322704480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1337029185                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   532.411987                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    829720250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     83720000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1597827750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3893042000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 32                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3611                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3094                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9358                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9357                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            32                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        25484                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        25484                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  25484                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       832000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       832000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  832000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9390                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9390    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9390                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3893042000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            33084000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           49511750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1048920                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       599884                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect          641                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       301438                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          300903                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.822517                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          149592                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       149629                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       149442                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses          187                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts        30125                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts          635                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      5018227                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     3.509810                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.863577                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0       389195      7.76%      7.76% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1493920     29.77%     37.53% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       746929     14.88%     52.41% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       448222      8.93%     61.34% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       149362      2.98%     64.32% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       298507      5.95%     70.27% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6       149155      2.97%     73.24% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7       447832      8.92%     82.16% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       895105     17.84%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      5018227                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       17613021                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             2687085                       # Number of memory references committed
system.switch_cpus.commit.loads               2238315                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1045357                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating            7756200                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            12094142                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        149221                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       298405      1.69%      1.69% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      9108418     51.71%     53.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult          306      0.00%     53.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     53.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd       447454      2.54%     55.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     55.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     55.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     55.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     55.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     55.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     55.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     55.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     55.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     55.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu       894998      5.08%     61.03% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     61.03% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     61.03% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc       894944      5.08%     66.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     66.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     66.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     66.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     66.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd      1491554      8.47%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt       745785      4.23%     78.82% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult      1044072      5.93%     84.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     84.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     84.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       597611      3.39%     88.14% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       448689      2.55%     90.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead      1640704      9.32%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite           81      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     17613021                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       895105                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           574986                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       2231095                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            928168                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles       1287191                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles            792                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       300689                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            32                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       17659119                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts           123                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             2242261                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses              449686                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                    19                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                   339                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3893042000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      1200475                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               10029947                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1048920                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       599937                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               3820729                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles            1642                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles           26                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles          187                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.cacheLines           1199753                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes           520                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      5022238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      3.517767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.573936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          2070249     41.22%     41.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           259417      5.17%     46.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           372190      7.41%     53.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           110826      2.21%     56.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           113132      2.25%     58.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           111482      2.22%     60.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           149494      2.98%     63.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           259699      5.17%     68.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          1575749     31.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      5022238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.208843                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.996989                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             1199784                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                    46                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3893042000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              149501                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads            4200                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           11                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores           1445                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads           31                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache             74                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   3893042000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles            792                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           943589                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles            9345                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           1846674                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       2221832                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       17656732                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           104                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        1837348                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents          89211                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands     19754780                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            39653641                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         16775718                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups          12995385                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      19703464                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps            51168                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           5185514                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 21764344                       # The number of ROB reads
system.switch_cpus.rob.writes                35290426                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           17613021                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp               262                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13177                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           29                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4157                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9419                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9418                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            33                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          229                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           95                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        28942                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 29037                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3968                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1229632                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1233600                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7687                       # Total snoops (count)
system.tol2bus.snoopTraffic                    231104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            17368                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.056944                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.231742                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  16379     94.31%     94.31% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    989      5.69%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              17368                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3893042000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           19273500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             49500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          14470500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
