<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="sparx.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="A_function_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="L_function_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="branch_round_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="branch_round_tb_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="step_round.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="step_round.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="step_round.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="step_round_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1520253770" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1520253770">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522415444" xil_pn:in_ck="2881434017691603735" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1522415444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="A_function.vhd"/>
      <outfile xil_pn:name="A_function_tb.vhd"/>
      <outfile xil_pn:name="L_function.vhd"/>
      <outfile xil_pn:name="L_function_tb.vhd"/>
      <outfile xil_pn:name="branch_round.vhd"/>
      <outfile xil_pn:name="branch_round_tb.vhd"/>
      <outfile xil_pn:name="branch_rounds.vhd"/>
      <outfile xil_pn:name="branch_rounds_tb.vhd"/>
      <outfile xil_pn:name="step_round.vhd"/>
      <outfile xil_pn:name="step_round_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1522415403" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5131744978653666349" xil_pn:start_ts="1522415403">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522415403" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1132235345441373777" xil_pn:start_ts="1522415403">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520364903" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="194904651681013888" xil_pn:start_ts="1520364903">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522415444" xil_pn:in_ck="2881434017691603735" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1522415444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="A_function.vhd"/>
      <outfile xil_pn:name="A_function_tb.vhd"/>
      <outfile xil_pn:name="L_function.vhd"/>
      <outfile xil_pn:name="L_function_tb.vhd"/>
      <outfile xil_pn:name="branch_round.vhd"/>
      <outfile xil_pn:name="branch_round_tb.vhd"/>
      <outfile xil_pn:name="branch_rounds.vhd"/>
      <outfile xil_pn:name="branch_rounds_tb.vhd"/>
      <outfile xil_pn:name="step_round.vhd"/>
      <outfile xil_pn:name="step_round_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1522415446" xil_pn:in_ck="2881434017691603735" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4369130017767820026" xil_pn:start_ts="1522415444">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522414059" xil_pn:in_ck="4786069272483021823" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4081061596102199565" xil_pn:start_ts="1522414059">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <outfile xil_pn:name="branch_round_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
  </transforms>

</generated_project>
