/*
 * Copyright(c) 2011-2024 The Maintainers of Nanvix.
 * Licensed under the MIT License.
 */

#ifndef NANVIX_KERNEL_HAL_ARCH_X86_H_
#define NANVIX_KERNEL_HAL_ARCH_X86_H_

#include <arch/x86.h>
#include <nanvix/kernel/hal/arch/x86/ctx.h>
#include <nanvix/kernel/hal/arch/x86/excp.h>
#include <nanvix/kernel/hal/arch/x86/gdt.h>
#include <nanvix/kernel/hal/arch/x86/idt.h>
#include <nanvix/kernel/hal/arch/x86/lpic.h>
#include <nanvix/kernel/hal/arch/x86/memory.h>
#include <nanvix/kernel/hal/arch/x86/mmu.h>
#include <nanvix/kernel/hal/arch/x86/spinlock.h>
#include <nanvix/kernel/hal/arch/x86/trap.h>
#include <nanvix/kernel/hal/arch/x86/tss.h>

#endif /* NANVIX_KERNEL_HAL_ARCH_X86_H_ */
