

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Thu Apr 15 01:15:36 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      106|      106|  1.060 us|  1.060 us|  107|  107|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 107
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.17>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%p_11_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_11" [dfg_199.c:7]   --->   Operation 108 'read' 'p_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i8 %p_11_read" [dfg_199.c:26]   --->   Operation 109 'sext' 'sext_ln26_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (2.10ns)   --->   "%add_ln26 = add i17 %sext_ln26_2, i17 91383" [dfg_199.c:26]   --->   Operation 110 'add' 'add_ln26' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i17 %add_ln26" [dfg_199.c:25]   --->   Operation 111 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [68/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 112 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 113 [67/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 113 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 114 [66/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 114 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 115 [65/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 115 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.07>
ST_5 : Operation 116 [64/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 116 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.07>
ST_6 : Operation 117 [63/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 117 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.07>
ST_7 : Operation 118 [62/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 118 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.07>
ST_8 : Operation 119 [61/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 119 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.07>
ST_9 : Operation 120 [60/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 120 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.07>
ST_10 : Operation 121 [59/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 121 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.07>
ST_11 : Operation 122 [58/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 122 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.07>
ST_12 : Operation 123 [57/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 123 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.07>
ST_13 : Operation 124 [56/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 124 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.07>
ST_14 : Operation 125 [55/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 125 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.07>
ST_15 : Operation 126 [54/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 126 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.07>
ST_16 : Operation 127 [53/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 127 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.07>
ST_17 : Operation 128 [52/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 128 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.07>
ST_18 : Operation 129 [51/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 129 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.07>
ST_19 : Operation 130 [50/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 130 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.07>
ST_20 : Operation 131 [49/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 131 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.07>
ST_21 : Operation 132 [48/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 132 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.07>
ST_22 : Operation 133 [47/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 133 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.07>
ST_23 : Operation 134 [46/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 134 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.07>
ST_24 : Operation 135 [45/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 135 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.07>
ST_25 : Operation 136 [44/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 136 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.07>
ST_26 : Operation 137 [43/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 137 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.07>
ST_27 : Operation 138 [42/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 138 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.07>
ST_28 : Operation 139 [41/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 139 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.07>
ST_29 : Operation 140 [40/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 140 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.07>
ST_30 : Operation 141 [39/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 141 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.07>
ST_31 : Operation 142 [1/1] (0.00ns)   --->   "%p_7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_7" [dfg_199.c:7]   --->   Operation 142 'read' 'p_7_read' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 143 [12/12] (3.41ns)   --->   "%srem_ln22 = srem i8 %p_7_read, i8 13" [dfg_199.c:22]   --->   Operation 143 'srem' 'srem_ln22' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 144 [38/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 144 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.07>
ST_32 : Operation 145 [11/12] (3.41ns)   --->   "%srem_ln22 = srem i8 %p_7_read, i8 13" [dfg_199.c:22]   --->   Operation 145 'srem' 'srem_ln22' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 146 [37/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 146 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.07>
ST_33 : Operation 147 [10/12] (3.41ns)   --->   "%srem_ln22 = srem i8 %p_7_read, i8 13" [dfg_199.c:22]   --->   Operation 147 'srem' 'srem_ln22' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 148 [36/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 148 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.07>
ST_34 : Operation 149 [9/12] (3.41ns)   --->   "%srem_ln22 = srem i8 %p_7_read, i8 13" [dfg_199.c:22]   --->   Operation 149 'srem' 'srem_ln22' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 150 [35/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 150 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.07>
ST_35 : Operation 151 [8/12] (3.41ns)   --->   "%srem_ln22 = srem i8 %p_7_read, i8 13" [dfg_199.c:22]   --->   Operation 151 'srem' 'srem_ln22' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 152 [34/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 152 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.07>
ST_36 : Operation 153 [7/12] (3.41ns)   --->   "%srem_ln22 = srem i8 %p_7_read, i8 13" [dfg_199.c:22]   --->   Operation 153 'srem' 'srem_ln22' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 154 [33/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 154 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.07>
ST_37 : Operation 155 [6/12] (3.41ns)   --->   "%srem_ln22 = srem i8 %p_7_read, i8 13" [dfg_199.c:22]   --->   Operation 155 'srem' 'srem_ln22' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 156 [32/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 156 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.07>
ST_38 : Operation 157 [5/12] (3.41ns)   --->   "%srem_ln22 = srem i8 %p_7_read, i8 13" [dfg_199.c:22]   --->   Operation 157 'srem' 'srem_ln22' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 158 [31/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 158 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.07>
ST_39 : Operation 159 [4/12] (3.41ns)   --->   "%srem_ln22 = srem i8 %p_7_read, i8 13" [dfg_199.c:22]   --->   Operation 159 'srem' 'srem_ln22' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 160 [30/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 160 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.07>
ST_40 : Operation 161 [3/12] (3.41ns)   --->   "%srem_ln22 = srem i8 %p_7_read, i8 13" [dfg_199.c:22]   --->   Operation 161 'srem' 'srem_ln22' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 162 [29/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 162 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.28>
ST_41 : Operation 163 [1/1] (0.00ns)   --->   "%p_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p" [dfg_199.c:7]   --->   Operation 163 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i8 %p_read" [dfg_199.c:21]   --->   Operation 164 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 165 [6/6] (6.28ns)   --->   "%result = sitodp i32 %sext_ln21" [dfg_199.c:21]   --->   Operation 165 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 166 [2/12] (3.41ns)   --->   "%srem_ln22 = srem i8 %p_7_read, i8 13" [dfg_199.c:22]   --->   Operation 166 'srem' 'srem_ln22' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 167 [28/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 167 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.28>
ST_42 : Operation 168 [5/6] (6.28ns)   --->   "%result = sitodp i32 %sext_ln21" [dfg_199.c:21]   --->   Operation 168 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 169 [1/12] (3.41ns)   --->   "%srem_ln22 = srem i8 %p_7_read, i8 13" [dfg_199.c:22]   --->   Operation 169 'srem' 'srem_ln22' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22)   --->   "%sext_ln22 = sext i8 %srem_ln22" [dfg_199.c:22]   --->   Operation 170 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22)   --->   "%or_ln22 = or i29 %sext_ln22, i29 316461774" [dfg_199.c:22]   --->   Operation 171 'or' 'or_ln22' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22)   --->   "%sext_ln22_3 = sext i29 %or_ln22" [dfg_199.c:22]   --->   Operation 172 'sext' 'sext_ln22_3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22)   --->   "%or_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 1, i32 %sext_ln22_3" [dfg_199.c:22]   --->   Operation 173 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22)   --->   "%sext_ln22_1 = sext i33 %or_ln" [dfg_199.c:22]   --->   Operation 174 'sext' 'sext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22)   --->   "%sext_ln22_2 = sext i8 %p_11_read" [dfg_199.c:22]   --->   Operation 175 'sext' 'sext_ln22_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 176 [1/1] (2.59ns) (out node of the LUT)   --->   "%sub_ln22 = sub i34 %sext_ln22_1, i34 %sext_ln22_2" [dfg_199.c:22]   --->   Operation 176 'sub' 'sub_ln22' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 177 [27/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 177 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.97>
ST_43 : Operation 178 [4/6] (6.28ns)   --->   "%result = sitodp i32 %sext_ln21" [dfg_199.c:21]   --->   Operation 178 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln22_4 = sext i34 %sub_ln22" [dfg_199.c:22]   --->   Operation 179 'sext' 'sext_ln22_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i64 %sext_ln22_4" [dfg_199.c:22]   --->   Operation 180 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 181 [5/5] (6.97ns)   --->   "%mul_ln22 = mul i100 %zext_ln22, i100 19184768986919821308" [dfg_199.c:22]   --->   Operation 181 'mul' 'mul_ln22' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 182 [26/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 182 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.97>
ST_44 : Operation 183 [3/6] (6.28ns)   --->   "%result = sitodp i32 %sext_ln21" [dfg_199.c:21]   --->   Operation 183 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 184 [4/5] (6.97ns)   --->   "%mul_ln22 = mul i100 %zext_ln22, i100 19184768986919821308" [dfg_199.c:22]   --->   Operation 184 'mul' 'mul_ln22' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 185 [25/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 185 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.97>
ST_45 : Operation 186 [2/6] (6.28ns)   --->   "%result = sitodp i32 %sext_ln21" [dfg_199.c:21]   --->   Operation 186 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 187 [3/5] (6.97ns)   --->   "%mul_ln22 = mul i100 %zext_ln22, i100 19184768986919821308" [dfg_199.c:22]   --->   Operation 187 'mul' 'mul_ln22' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 188 [24/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 188 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.97>
ST_46 : Operation 189 [1/6] (6.28ns)   --->   "%result = sitodp i32 %sext_ln21" [dfg_199.c:21]   --->   Operation 189 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 190 [2/5] (6.97ns)   --->   "%mul_ln22 = mul i100 %zext_ln22, i100 19184768986919821308" [dfg_199.c:22]   --->   Operation 190 'mul' 'mul_ln22' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 191 [1/1] (0.00ns)   --->   "%bitcast_ln24 = bitcast i64 %result" [dfg_199.c:24]   --->   Operation 191 'bitcast' 'bitcast_ln24' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln24, i32 52, i32 62"   --->   Operation 192 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i64 %bitcast_ln24"   --->   Operation 193 'trunc' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 194 [23/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 194 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.97>
ST_47 : Operation 195 [1/5] (6.97ns)   --->   "%mul_ln22 = mul i100 %zext_ln22, i100 19184768986919821308" [dfg_199.c:22]   --->   Operation 195 'mul' 'mul_ln22' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 196 [1/1] (0.00ns)   --->   "%v_15 = partselect i16 @_ssdm_op_PartSelect.i16.i100.i32.i32, i100 %mul_ln22, i32 84, i32 99" [dfg_199.c:22]   --->   Operation 196 'partselect' 'v_15' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 197 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_13, i1 0"   --->   Operation 197 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i54 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 198 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_12" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 199 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 200 [1/1] (1.63ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 200 'add' 'add_ln510' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 201 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 201 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 202 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_12"   --->   Operation 202 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 203 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 204 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 204 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 205 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 205 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 206 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 206 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%r_V = lshr i121 %zext_ln68, i121 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 207 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%r_V_1 = shl i121 %zext_ln68, i121 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 208 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i121.i32, i121 %r_V, i32 53"   --->   Operation 209 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%zext_ln24_1 = zext i1 %tmp" [dfg_199.c:24]   --->   Operation 210 'zext' 'zext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i121.i32.i32, i121 %r_V_1, i32 53, i32 68" [dfg_199.c:24]   --->   Operation 211 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 212 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln1312 = select i1 %isNeg, i16 %zext_ln24_1, i16 %tmp_1"   --->   Operation 212 'select' 'select_ln1312' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 213 [22/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 213 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.75>
ST_48 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i16 %v_15" [dfg_199.c:24]   --->   Operation 214 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 215 [1/1] (2.07ns)   --->   "%sub_ln24_1 = sub i17 203, i17 %zext_ln24" [dfg_199.c:24]   --->   Operation 215 'sub' 'sub_ln24_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln24_2 = zext i16 %select_ln1312" [dfg_199.c:24]   --->   Operation 216 'zext' 'zext_ln24_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 217 [21/21] (3.68ns)   --->   "%sdiv_ln24 = sdiv i17 %zext_ln24_2, i17 %sub_ln24_1" [dfg_199.c:24]   --->   Operation 217 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 218 [21/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 218 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.07>
ST_49 : Operation 219 [20/21] (3.68ns)   --->   "%sdiv_ln24 = sdiv i17 %zext_ln24_2, i17 %sub_ln24_1" [dfg_199.c:24]   --->   Operation 219 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 220 [20/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 220 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.07>
ST_50 : Operation 221 [19/21] (3.68ns)   --->   "%sdiv_ln24 = sdiv i17 %zext_ln24_2, i17 %sub_ln24_1" [dfg_199.c:24]   --->   Operation 221 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 222 [19/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 222 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.07>
ST_51 : Operation 223 [18/21] (3.68ns)   --->   "%sdiv_ln24 = sdiv i17 %zext_ln24_2, i17 %sub_ln24_1" [dfg_199.c:24]   --->   Operation 223 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 224 [18/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 224 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.07>
ST_52 : Operation 225 [17/21] (3.68ns)   --->   "%sdiv_ln24 = sdiv i17 %zext_ln24_2, i17 %sub_ln24_1" [dfg_199.c:24]   --->   Operation 225 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 226 [17/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 226 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.07>
ST_53 : Operation 227 [16/21] (3.68ns)   --->   "%sdiv_ln24 = sdiv i17 %zext_ln24_2, i17 %sub_ln24_1" [dfg_199.c:24]   --->   Operation 227 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 228 [16/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 228 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.07>
ST_54 : Operation 229 [15/21] (3.68ns)   --->   "%sdiv_ln24 = sdiv i17 %zext_ln24_2, i17 %sub_ln24_1" [dfg_199.c:24]   --->   Operation 229 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 230 [15/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 230 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.07>
ST_55 : Operation 231 [14/21] (3.68ns)   --->   "%sdiv_ln24 = sdiv i17 %zext_ln24_2, i17 %sub_ln24_1" [dfg_199.c:24]   --->   Operation 231 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 232 [14/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 232 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.07>
ST_56 : Operation 233 [13/21] (3.68ns)   --->   "%sdiv_ln24 = sdiv i17 %zext_ln24_2, i17 %sub_ln24_1" [dfg_199.c:24]   --->   Operation 233 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 234 [13/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 234 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.07>
ST_57 : Operation 235 [12/21] (3.68ns)   --->   "%sdiv_ln24 = sdiv i17 %zext_ln24_2, i17 %sub_ln24_1" [dfg_199.c:24]   --->   Operation 235 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 236 [12/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 236 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.07>
ST_58 : Operation 237 [11/21] (3.68ns)   --->   "%sdiv_ln24 = sdiv i17 %zext_ln24_2, i17 %sub_ln24_1" [dfg_199.c:24]   --->   Operation 237 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 238 [11/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 238 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.07>
ST_59 : Operation 239 [10/21] (3.68ns)   --->   "%sdiv_ln24 = sdiv i17 %zext_ln24_2, i17 %sub_ln24_1" [dfg_199.c:24]   --->   Operation 239 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 240 [10/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 240 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.07>
ST_60 : Operation 241 [9/21] (3.68ns)   --->   "%sdiv_ln24 = sdiv i17 %zext_ln24_2, i17 %sub_ln24_1" [dfg_199.c:24]   --->   Operation 241 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 242 [9/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 242 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.07>
ST_61 : Operation 243 [8/21] (3.68ns)   --->   "%sdiv_ln24 = sdiv i17 %zext_ln24_2, i17 %sub_ln24_1" [dfg_199.c:24]   --->   Operation 243 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 244 [8/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 244 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.07>
ST_62 : Operation 245 [7/21] (3.68ns)   --->   "%sdiv_ln24 = sdiv i17 %zext_ln24_2, i17 %sub_ln24_1" [dfg_199.c:24]   --->   Operation 245 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 246 [7/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 246 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.07>
ST_63 : Operation 247 [6/21] (3.68ns)   --->   "%sdiv_ln24 = sdiv i17 %zext_ln24_2, i17 %sub_ln24_1" [dfg_199.c:24]   --->   Operation 247 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 248 [6/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 248 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.07>
ST_64 : Operation 249 [5/21] (3.68ns)   --->   "%sdiv_ln24 = sdiv i17 %zext_ln24_2, i17 %sub_ln24_1" [dfg_199.c:24]   --->   Operation 249 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 250 [5/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 250 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.07>
ST_65 : Operation 251 [4/21] (3.68ns)   --->   "%sdiv_ln24 = sdiv i17 %zext_ln24_2, i17 %sub_ln24_1" [dfg_199.c:24]   --->   Operation 251 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 252 [4/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 252 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.07>
ST_66 : Operation 253 [3/21] (3.68ns)   --->   "%sdiv_ln24 = sdiv i17 %zext_ln24_2, i17 %sub_ln24_1" [dfg_199.c:24]   --->   Operation 253 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 254 [3/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 254 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.07>
ST_67 : Operation 255 [2/21] (3.68ns)   --->   "%sdiv_ln24 = sdiv i17 %zext_ln24_2, i17 %sub_ln24_1" [dfg_199.c:24]   --->   Operation 255 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 256 [2/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 256 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.07>
ST_68 : Operation 257 [1/21] (3.68ns)   --->   "%sdiv_ln24 = sdiv i17 %zext_ln24_2, i17 %sub_ln24_1" [dfg_199.c:24]   --->   Operation 257 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 17> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 258 [1/68] (5.07ns)   --->   "%urem_ln26 = urem i64 %sext_ln25, i64 42777" [dfg_199.c:26]   --->   Operation 258 'urem' 'urem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.14>
ST_69 : Operation 259 [1/1] (0.00ns)   --->   "%p_13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_13" [dfg_199.c:7]   --->   Operation 259 'read' 'p_13_read' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i16 %p_13_read" [dfg_199.c:14]   --->   Operation 260 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i17 %sdiv_ln24" [dfg_199.c:24]   --->   Operation 261 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 262 [1/1] (2.10ns)   --->   "%sub_ln24 = sub i18 %sext_ln24, i18 %zext_ln14" [dfg_199.c:24]   --->   Operation 262 'sub' 'sub_ln24' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node and_ln28)   --->   "%sext_ln26 = sext i18 %sub_ln24" [dfg_199.c:26]   --->   Operation 263 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i8 %p_11_read" [dfg_199.c:26]   --->   Operation 264 'sext' 'sext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node and_ln28)   --->   "%trunc_ln27 = trunc i6 %urem_ln26" [dfg_199.c:27]   --->   Operation 265 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node and_ln28)   --->   "%zext_ln25 = zext i6 %trunc_ln27" [dfg_199.c:25]   --->   Operation 266 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node and_ln28)   --->   "%v_9 = shl i64 %sext_ln26, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 267 'shl' 'v_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node and_ln28)   --->   "%sext_ln28 = sext i8 %p_7_read" [dfg_199.c:28]   --->   Operation 268 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 269 [1/1] (4.04ns) (out node of the LUT)   --->   "%and_ln28 = and i64 %v_9, i64 %sext_ln28" [dfg_199.c:28]   --->   Operation 269 'and' 'and_ln28' <Predicate = true> <Delay = 4.04> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 270 [1/1] (2.07ns)   --->   "%sub_ln29 = sub i16 42772, i16 %sext_ln26_1" [dfg_199.c:29]   --->   Operation 270 'sub' 'sub_ln29' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 271 [1/1] (2.42ns)   --->   "%icmp_ln29 = icmp_eq  i16 %p_13_read, i16 0" [dfg_199.c:29]   --->   Operation 271 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.97>
ST_70 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i16 %sub_ln29" [dfg_199.c:28]   --->   Operation 272 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 273 [5/5] (6.97ns)   --->   "%mul_ln28 = mul i64 %and_ln28, i64 %zext_ln28" [dfg_199.c:28]   --->   Operation 273 'mul' 'mul_ln28' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.97>
ST_71 : Operation 274 [4/5] (6.97ns)   --->   "%mul_ln28 = mul i64 %and_ln28, i64 %zext_ln28" [dfg_199.c:28]   --->   Operation 274 'mul' 'mul_ln28' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.97>
ST_72 : Operation 275 [3/5] (6.97ns)   --->   "%mul_ln28 = mul i64 %and_ln28, i64 %zext_ln28" [dfg_199.c:28]   --->   Operation 275 'mul' 'mul_ln28' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.97>
ST_73 : Operation 276 [2/5] (6.97ns)   --->   "%mul_ln28 = mul i64 %and_ln28, i64 %zext_ln28" [dfg_199.c:28]   --->   Operation 276 'mul' 'mul_ln28' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.97>
ST_74 : Operation 277 [1/5] (6.97ns)   --->   "%mul_ln28 = mul i64 %and_ln28, i64 %zext_ln28" [dfg_199.c:28]   --->   Operation 277 'mul' 'mul_ln28' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.27>
ST_75 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%select_ln29 = select i1 %icmp_ln29, i64 18446744073709551615, i64 0" [dfg_199.c:29]   --->   Operation 278 'select' 'select_ln29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 279 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln29 = and i64 %mul_ln28, i64 %select_ln29" [dfg_199.c:29]   --->   Operation 279 'and' 'and_ln29' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 280 [6/6] (6.28ns)   --->   "%conv = uitodp i64 %and_ln29" [dfg_199.c:28]   --->   Operation 280 'uitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.28>
ST_76 : Operation 281 [5/6] (6.28ns)   --->   "%conv = uitodp i64 %and_ln29" [dfg_199.c:28]   --->   Operation 281 'uitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.28>
ST_77 : Operation 282 [4/6] (6.28ns)   --->   "%conv = uitodp i64 %and_ln29" [dfg_199.c:28]   --->   Operation 282 'uitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.28>
ST_78 : Operation 283 [3/6] (6.28ns)   --->   "%conv = uitodp i64 %and_ln29" [dfg_199.c:28]   --->   Operation 283 'uitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.28>
ST_79 : Operation 284 [2/6] (6.28ns)   --->   "%conv = uitodp i64 %and_ln29" [dfg_199.c:28]   --->   Operation 284 'uitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.28>
ST_80 : Operation 285 [1/6] (6.28ns)   --->   "%conv = uitodp i64 %and_ln29" [dfg_199.c:28]   --->   Operation 285 'uitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.29>
ST_81 : Operation 286 [7/7] (7.29ns)   --->   "%dc = dsub i64 -1.99195e+14, i64 %conv" [dfg_199.c:28]   --->   Operation 286 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.29>
ST_82 : Operation 287 [6/7] (7.29ns)   --->   "%dc = dsub i64 -1.99195e+14, i64 %conv" [dfg_199.c:28]   --->   Operation 287 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.29>
ST_83 : Operation 288 [5/7] (7.29ns)   --->   "%dc = dsub i64 -1.99195e+14, i64 %conv" [dfg_199.c:28]   --->   Operation 288 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.29>
ST_84 : Operation 289 [4/7] (7.29ns)   --->   "%dc = dsub i64 -1.99195e+14, i64 %conv" [dfg_199.c:28]   --->   Operation 289 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.29>
ST_85 : Operation 290 [3/7] (7.29ns)   --->   "%dc = dsub i64 -1.99195e+14, i64 %conv" [dfg_199.c:28]   --->   Operation 290 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.29>
ST_86 : Operation 291 [2/7] (7.29ns)   --->   "%dc = dsub i64 -1.99195e+14, i64 %conv" [dfg_199.c:28]   --->   Operation 291 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.29>
ST_87 : Operation 292 [1/7] (7.29ns)   --->   "%dc = dsub i64 -1.99195e+14, i64 %conv" [dfg_199.c:28]   --->   Operation 292 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.94>
ST_88 : Operation 293 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 293 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 294 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 294 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 295 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i64 %data_V"   --->   Operation 296 'trunc' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 297 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_15, i1 0"   --->   Operation 297 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 298 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln510_1 = zext i11 %tmp_14" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 299 'zext' 'zext_ln510_1' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 300 [1/1] (1.63ns)   --->   "%add_ln510_1 = add i12 %zext_ln510_1, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 300 'add' 'add_ln510_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 301 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_1, i32 11"   --->   Operation 301 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 302 [1/1] (1.63ns)   --->   "%sub_ln1311_1 = sub i11 1023, i11 %tmp_14"   --->   Operation 302 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i11 %sub_ln1311_1"   --->   Operation 303 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 304 [1/1] (0.69ns)   --->   "%ush_1 = select i1 %isNeg_1, i12 %sext_ln1311_1, i12 %add_ln510_1"   --->   Operation 304 'select' 'ush_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 305 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i24_cast_cast_cast = sext i12 %ush_1"   --->   Operation 305 'sext' 'sh_prom_i_i_i_i_i24_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 306 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i24_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i24_cast_cast_cast"   --->   Operation 306 'zext' 'sh_prom_i_i_i_i_i24_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_2 = lshr i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i24_cast_cast_cast_cast"   --->   Operation 307 'lshr' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_3 = shl i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i24_cast_cast_cast_cast"   --->   Operation 308 'shl' 'r_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_2, i32 53"   --->   Operation 309 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp_8"   --->   Operation 310 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_6 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_3, i32 53, i32 116"   --->   Operation 311 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 312 [1/1] (4.61ns) (out node of the LUT)   --->   "%val = select i1 %isNeg_1, i64 %zext_ln662, i64 %tmp_6"   --->   Operation 312 'select' 'val' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %val, i32 63" [dfg_199.c:30]   --->   Operation 313 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>

State 89 <SV = 88> <Delay = 6.97>
ST_89 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln30_4 = sext i64 %val" [dfg_199.c:30]   --->   Operation 314 'sext' 'sext_ln30_4' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 315 [5/5] (6.97ns)   --->   "%mul_ln30_1 = mul i129 %sext_ln30_4, i129 29424276386472987751" [dfg_199.c:30]   --->   Operation 315 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 6.97>
ST_90 : Operation 316 [4/5] (6.97ns)   --->   "%mul_ln30_1 = mul i129 %sext_ln30_4, i129 29424276386472987751" [dfg_199.c:30]   --->   Operation 316 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 6.97>
ST_91 : Operation 317 [3/5] (6.97ns)   --->   "%mul_ln30_1 = mul i129 %sext_ln30_4, i129 29424276386472987751" [dfg_199.c:30]   --->   Operation 317 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 6.97>
ST_92 : Operation 318 [2/5] (6.97ns)   --->   "%mul_ln30_1 = mul i129 %sext_ln30_4, i129 29424276386472987751" [dfg_199.c:30]   --->   Operation 318 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 6.97>
ST_93 : Operation 319 [1/5] (6.97ns)   --->   "%mul_ln30_1 = mul i129 %sext_ln30_4, i129 29424276386472987751" [dfg_199.c:30]   --->   Operation 319 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i50 @_ssdm_op_PartSelect.i50.i129.i32.i32, i129 %mul_ln30_1, i32 79, i32 128" [dfg_199.c:30]   --->   Operation 320 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>

State 94 <SV = 93> <Delay = 5.38>
ST_94 : Operation 321 [1/1] (5.38ns)   --->   "%sub_ln30_2 = sub i129 0, i129 %mul_ln30_1" [dfg_199.c:30]   --->   Operation 321 'sub' 'sub_ln30_2' <Predicate = (tmp_9)> <Delay = 5.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 7.27>
ST_95 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node sub_ln30_3)   --->   "%tmp_10 = partselect i50 @_ssdm_op_PartSelect.i50.i129.i32.i32, i129 %sub_ln30_2, i32 79, i32 128" [dfg_199.c:30]   --->   Operation 322 'partselect' 'tmp_10' <Predicate = (tmp_9)> <Delay = 0.00>
ST_95 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node sub_ln30_3)   --->   "%select_ln30_1 = select i1 %tmp_9, i50 %tmp_10, i50 %tmp_11" [dfg_199.c:30]   --->   Operation 323 'select' 'select_ln30_1' <Predicate = (tmp_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 324 [1/1] (3.15ns) (out node of the LUT)   --->   "%sub_ln30_3 = sub i50 0, i50 %select_ln30_1" [dfg_199.c:30]   --->   Operation 324 'sub' 'sub_ln30_3' <Predicate = (tmp_9)> <Delay = 3.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 325 [1/1] (0.95ns)   --->   "%select_ln30_2 = select i1 %tmp_9, i50 %sub_ln30_3, i50 %tmp_11" [dfg_199.c:30]   --->   Operation 325 'select' 'select_ln30_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 326 [1/1] (3.15ns)   --->   "%sub_ln30_1 = sub i50 0, i50 %select_ln30_2" [dfg_199.c:30]   --->   Operation 326 'sub' 'sub_ln30_1' <Predicate = (p_Result_s)> <Delay = 3.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 6.62>
ST_96 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i8 %p_read" [dfg_199.c:30]   --->   Operation 327 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 328 [1/1] (0.95ns)   --->   "%select_ln30 = select i1 %p_Result_s, i50 %sub_ln30_1, i50 %select_ln30_2" [dfg_199.c:30]   --->   Operation 328 'select' 'select_ln30' <Predicate = true> <Delay = 0.95> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln30_1 = sext i50 %select_ln30" [dfg_199.c:30]   --->   Operation 329 'sext' 'sext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 330 [5/5] (5.66ns)   --->   "%mul_ln30 = mul i57 %sext_ln30_1, i57 %sext_ln30" [dfg_199.c:30]   --->   Operation 330 'mul' 'mul_ln30' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 5.66>
ST_97 : Operation 331 [4/5] (5.66ns)   --->   "%mul_ln30 = mul i57 %sext_ln30_1, i57 %sext_ln30" [dfg_199.c:30]   --->   Operation 331 'mul' 'mul_ln30' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 5.66>
ST_98 : Operation 332 [3/5] (5.66ns)   --->   "%mul_ln30 = mul i57 %sext_ln30_1, i57 %sext_ln30" [dfg_199.c:30]   --->   Operation 332 'mul' 'mul_ln30' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 5.66>
ST_99 : Operation 333 [2/5] (5.66ns)   --->   "%mul_ln30 = mul i57 %sext_ln30_1, i57 %sext_ln30" [dfg_199.c:30]   --->   Operation 333 'mul' 'mul_ln30' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 5.66>
ST_100 : Operation 334 [1/5] (5.66ns)   --->   "%mul_ln30 = mul i57 %sext_ln30_1, i57 %sext_ln30" [dfg_199.c:30]   --->   Operation 334 'mul' 'mul_ln30' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 5.01>
ST_101 : Operation 335 [1/1] (0.00ns)   --->   "%p_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_5" [dfg_199.c:7]   --->   Operation 335 'read' 'p_5_read' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%xor_ln30 = xor i57 %mul_ln30, i57 144115188075855871" [dfg_199.c:30]   --->   Operation 336 'xor' 'xor_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%sext_ln30_2 = sext i57 %xor_ln30" [dfg_199.c:30]   --->   Operation 337 'sext' 'sext_ln30_2' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i8 %p_5_read" [dfg_199.c:30]   --->   Operation 338 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 339 [1/1] (1.67ns)   --->   "%sub_ln30 = sub i13 5116, i13 %zext_ln30" [dfg_199.c:30]   --->   Operation 339 'sub' 'sub_ln30' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%sext_ln30_3 = sext i13 %sub_ln30" [dfg_199.c:30]   --->   Operation 340 'sext' 'sext_ln30_3' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 341 [1/1] (3.33ns) (out node of the LUT)   --->   "%add_ln30 = add i58 %sext_ln30_3, i58 %sext_ln30_2" [dfg_199.c:30]   --->   Operation 341 'add' 'add_ln30' <Predicate = true> <Delay = 3.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 6.28>
ST_102 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln30_5 = sext i58 %add_ln30" [dfg_199.c:30]   --->   Operation 342 'sext' 'sext_ln30_5' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 343 [6/6] (6.28ns)   --->   "%result_1 = sitodp i64 %sext_ln30_5" [dfg_199.c:30]   --->   Operation 343 'sitodp' 'result_1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 103 <SV = 102> <Delay = 6.28>
ST_103 : Operation 344 [5/6] (6.28ns)   --->   "%result_1 = sitodp i64 %sext_ln30_5" [dfg_199.c:30]   --->   Operation 344 'sitodp' 'result_1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 104 <SV = 103> <Delay = 6.28>
ST_104 : Operation 345 [4/6] (6.28ns)   --->   "%result_1 = sitodp i64 %sext_ln30_5" [dfg_199.c:30]   --->   Operation 345 'sitodp' 'result_1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 105 <SV = 104> <Delay = 6.28>
ST_105 : Operation 346 [3/6] (6.28ns)   --->   "%result_1 = sitodp i64 %sext_ln30_5" [dfg_199.c:30]   --->   Operation 346 'sitodp' 'result_1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 106 <SV = 105> <Delay = 6.28>
ST_106 : Operation 347 [2/6] (6.28ns)   --->   "%result_1 = sitodp i64 %sext_ln30_5" [dfg_199.c:30]   --->   Operation 347 'sitodp' 'result_1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 107 <SV = 106> <Delay = 6.28>
ST_107 : Operation 348 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 348 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 349 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 349 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 350 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p"   --->   Operation 350 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 351 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 351 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 352 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_5"   --->   Operation 352 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 353 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 353 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 354 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_7"   --->   Operation 354 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 355 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 355 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 356 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_11"   --->   Operation 356 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 357 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 357 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 358 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_13"   --->   Operation 358 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 359 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_13, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 359 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 360 [1/6] (6.28ns)   --->   "%result_1 = sitodp i64 %sext_ln30_5" [dfg_199.c:30]   --->   Operation 360 'sitodp' 'result_1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_107 : Operation 361 [1/1] (0.00ns)   --->   "%ret_ln31 = ret i64 %result_1" [dfg_199.c:31]   --->   Operation 361 'ret' 'ret_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.18ns
The critical path consists of the following:
	wire read on port 'p_11' (dfg_199.c:7) [19]  (0 ns)
	'add' operation ('add_ln26', dfg_199.c:26) [66]  (2.11 ns)
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 2>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 3>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 4>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 5>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 6>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 7>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 8>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 9>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 10>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 11>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 12>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 13>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 14>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 15>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 16>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 17>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 18>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 19>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 20>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 21>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 22>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 23>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 24>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 25>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 26>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 27>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 28>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 29>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 30>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 31>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 32>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 33>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 34>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 35>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 36>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 37>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 38>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 39>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 40>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 41>: 6.28ns
The critical path consists of the following:
	wire read on port 'p' (dfg_199.c:7) [22]  (0 ns)
	'sitodp' operation ('result', dfg_199.c:21) [25]  (6.28 ns)

 <State 42>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:21) [25]  (6.28 ns)

 <State 43>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln22', dfg_199.c:22) [36]  (6.98 ns)

 <State 44>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln22', dfg_199.c:22) [36]  (6.98 ns)

 <State 45>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln22', dfg_199.c:22) [36]  (6.98 ns)

 <State 46>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln22', dfg_199.c:22) [36]  (6.98 ns)

 <State 47>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln22', dfg_199.c:22) [36]  (6.98 ns)

 <State 48>: 5.76ns
The critical path consists of the following:
	'sub' operation ('sub_ln24_1', dfg_199.c:24) [55]  (2.08 ns)
	'sdiv' operation ('sdiv_ln24', dfg_199.c:24) [60]  (3.68 ns)

 <State 49>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 50>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 51>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 52>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 53>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 54>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 55>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 56>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 57>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 58>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 59>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 60>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 61>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 62>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 63>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 64>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 65>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 66>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 67>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 68>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', dfg_199.c:26) [68]  (5.07 ns)

 <State 69>: 6.15ns
The critical path consists of the following:
	wire read on port 'p_13' (dfg_199.c:7) [18]  (0 ns)
	'sub' operation ('sub_ln24', dfg_199.c:24) [62]  (2.11 ns)
	'shl' operation ('v_9', dfg_199.c:25) [71]  (0 ns)
	'and' operation ('and_ln28', dfg_199.c:28) [73]  (4.04 ns)

 <State 70>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln28', dfg_199.c:28) [76]  (6.98 ns)

 <State 71>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln28', dfg_199.c:28) [76]  (6.98 ns)

 <State 72>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln28', dfg_199.c:28) [76]  (6.98 ns)

 <State 73>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln28', dfg_199.c:28) [76]  (6.98 ns)

 <State 74>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln28', dfg_199.c:28) [76]  (6.98 ns)

 <State 75>: 7.28ns
The critical path consists of the following:
	'select' operation ('select_ln29', dfg_199.c:29) [78]  (0 ns)
	'and' operation ('and_ln29', dfg_199.c:29) [79]  (0.993 ns)
	'uitodp' operation ('conv', dfg_199.c:28) [80]  (6.28 ns)

 <State 76>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv', dfg_199.c:28) [80]  (6.28 ns)

 <State 77>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv', dfg_199.c:28) [80]  (6.28 ns)

 <State 78>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv', dfg_199.c:28) [80]  (6.28 ns)

 <State 79>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv', dfg_199.c:28) [80]  (6.28 ns)

 <State 80>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv', dfg_199.c:28) [80]  (6.28 ns)

 <State 81>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('x', dfg_199.c:28) [81]  (7.3 ns)

 <State 82>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('x', dfg_199.c:28) [81]  (7.3 ns)

 <State 83>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('x', dfg_199.c:28) [81]  (7.3 ns)

 <State 84>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('x', dfg_199.c:28) [81]  (7.3 ns)

 <State 85>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('x', dfg_199.c:28) [81]  (7.3 ns)

 <State 86>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('x', dfg_199.c:28) [81]  (7.3 ns)

 <State 87>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('x', dfg_199.c:28) [81]  (7.3 ns)

 <State 88>: 6.95ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) [89]  (1.64 ns)
	'select' operation ('ush') [93]  (0.697 ns)
	'lshr' operation ('r.V') [96]  (0 ns)
	'select' operation ('val') [101]  (4.61 ns)

 <State 89>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_1', dfg_199.c:30) [104]  (6.98 ns)

 <State 90>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_1', dfg_199.c:30) [104]  (6.98 ns)

 <State 91>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_1', dfg_199.c:30) [104]  (6.98 ns)

 <State 92>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_1', dfg_199.c:30) [104]  (6.98 ns)

 <State 93>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_1', dfg_199.c:30) [104]  (6.98 ns)

 <State 94>: 5.38ns
The critical path consists of the following:
	'sub' operation ('sub_ln30_2', dfg_199.c:30) [105]  (5.38 ns)

 <State 95>: 7.28ns
The critical path consists of the following:
	'select' operation ('select_ln30_1', dfg_199.c:30) [109]  (0 ns)
	'sub' operation ('sub_ln30_3', dfg_199.c:30) [110]  (3.16 ns)
	'select' operation ('select_ln30_2', dfg_199.c:30) [111]  (0.96 ns)
	'sub' operation ('sub_ln30_1', dfg_199.c:30) [112]  (3.16 ns)

 <State 96>: 6.62ns
The critical path consists of the following:
	'select' operation ('select_ln30', dfg_199.c:30) [113]  (0.96 ns)
	'mul' operation ('mul_ln30', dfg_199.c:30) [115]  (5.66 ns)

 <State 97>: 5.66ns
The critical path consists of the following:
	'mul' operation ('mul_ln30', dfg_199.c:30) [115]  (5.66 ns)

 <State 98>: 5.66ns
The critical path consists of the following:
	'mul' operation ('mul_ln30', dfg_199.c:30) [115]  (5.66 ns)

 <State 99>: 5.66ns
The critical path consists of the following:
	'mul' operation ('mul_ln30', dfg_199.c:30) [115]  (5.66 ns)

 <State 100>: 5.66ns
The critical path consists of the following:
	'mul' operation ('mul_ln30', dfg_199.c:30) [115]  (5.66 ns)

 <State 101>: 5.02ns
The critical path consists of the following:
	wire read on port 'p_5' (dfg_199.c:7) [21]  (0 ns)
	'sub' operation ('sub_ln30', dfg_199.c:30) [119]  (1.68 ns)
	'add' operation ('add_ln30', dfg_199.c:30) [121]  (3.34 ns)

 <State 102>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:30) [123]  (6.28 ns)

 <State 103>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:30) [123]  (6.28 ns)

 <State 104>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:30) [123]  (6.28 ns)

 <State 105>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:30) [123]  (6.28 ns)

 <State 106>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:30) [123]  (6.28 ns)

 <State 107>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:30) [123]  (6.28 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
