{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624349755295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624349755296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 22 10:15:55 2021 " "Processing started: Tue Jun 22 10:15:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624349755296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624349755296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off program_counter -c program_counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off program_counter -c program_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624349755296 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624349755539 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624349755539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter_32_tb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file program_counter_32_tb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROGRAM_COUNTER_32_TB-BHV " "Found design unit 1: PROGRAM_COUNTER_32_TB-BHV" {  } { { "program_counter_32_tb.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_tb.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624349764694 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROGRAM_COUNTER_32_TB " "Found entity 1: PROGRAM_COUNTER_32_TB" {  } { { "program_counter_32_tb.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_tb.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624349764694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624349764694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter_32_bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file program_counter_32_bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROGRAM_COUNTER_32_BIT-BHV " "Found design unit 1: PROGRAM_COUNTER_32_BIT-BHV" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624349764694 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROGRAM_COUNTER_32_BIT " "Found entity 1: PROGRAM_COUNTER_32_BIT" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624349764694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624349764694 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "program_counter_32_bit " "Elaborating entity \"program_counter_32_bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624349764749 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en program_counter_32_bit.vhdl(26) " "VHDL Process Statement warning at program_counter_32_bit.vhdl(26): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624349764751 "|program_counter_32_bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_en program_counter_32_bit.vhdl(29) " "VHDL Process Statement warning at program_counter_32_bit.vhdl(29): signal \"wr_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624349764752 "|program_counter_32_bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "jmp_v program_counter_32_bit.vhdl(30) " "VHDL Process Statement warning at program_counter_32_bit.vhdl(30): signal \"jmp_v\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624349764752 "|program_counter_32_bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst program_counter_32_bit.vhdl(31) " "VHDL Process Statement warning at program_counter_32_bit.vhdl(31): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624349764752 "|program_counter_32_bit"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "cnt\[0\] program_counter_32_bit.vhdl(26) " "Can't infer register for \"cnt\[0\]\" at program_counter_32_bit.vhdl(26) because it does not hold its value outside the clock edge" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1624349764754 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] program_counter_32_bit.vhdl(24) " "Inferred latch for \"cnt\[0\]\" at program_counter_32_bit.vhdl(24)" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624349764754 "|program_counter_32_bit"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "cnt\[1\] program_counter_32_bit.vhdl(26) " "Can't infer register for \"cnt\[1\]\" at program_counter_32_bit.vhdl(26) because it does not hold its value outside the clock edge" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1624349764754 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] program_counter_32_bit.vhdl(24) " "Inferred latch for \"cnt\[1\]\" at program_counter_32_bit.vhdl(24)" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624349764754 "|program_counter_32_bit"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "cnt\[2\] program_counter_32_bit.vhdl(26) " "Can't infer register for \"cnt\[2\]\" at program_counter_32_bit.vhdl(26) because it does not hold its value outside the clock edge" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1624349764754 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[2\] program_counter_32_bit.vhdl(24) " "Inferred latch for \"cnt\[2\]\" at program_counter_32_bit.vhdl(24)" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624349764754 "|program_counter_32_bit"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "cnt\[3\] program_counter_32_bit.vhdl(26) " "Can't infer register for \"cnt\[3\]\" at program_counter_32_bit.vhdl(26) because it does not hold its value outside the clock edge" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1624349764754 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[3\] program_counter_32_bit.vhdl(24) " "Inferred latch for \"cnt\[3\]\" at program_counter_32_bit.vhdl(24)" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624349764754 "|program_counter_32_bit"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "cnt\[4\] program_counter_32_bit.vhdl(26) " "Can't infer register for \"cnt\[4\]\" at program_counter_32_bit.vhdl(26) because it does not hold its value outside the clock edge" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1624349764754 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[4\] program_counter_32_bit.vhdl(24) " "Inferred latch for \"cnt\[4\]\" at program_counter_32_bit.vhdl(24)" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624349764755 "|program_counter_32_bit"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "cnt\[5\] program_counter_32_bit.vhdl(26) " "Can't infer register for \"cnt\[5\]\" at program_counter_32_bit.vhdl(26) because it does not hold its value outside the clock edge" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1624349764755 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[5\] program_counter_32_bit.vhdl(24) " "Inferred latch for \"cnt\[5\]\" at program_counter_32_bit.vhdl(24)" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624349764755 "|program_counter_32_bit"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "cnt\[6\] program_counter_32_bit.vhdl(26) " "Can't infer register for \"cnt\[6\]\" at program_counter_32_bit.vhdl(26) because it does not hold its value outside the clock edge" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1624349764755 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[6\] program_counter_32_bit.vhdl(24) " "Inferred latch for \"cnt\[6\]\" at program_counter_32_bit.vhdl(24)" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624349764755 "|program_counter_32_bit"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "cnt\[7\] program_counter_32_bit.vhdl(26) " "Can't infer register for \"cnt\[7\]\" at program_counter_32_bit.vhdl(26) because it does not hold its value outside the clock edge" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1624349764755 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[7\] program_counter_32_bit.vhdl(24) " "Inferred latch for \"cnt\[7\]\" at program_counter_32_bit.vhdl(24)" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624349764755 "|program_counter_32_bit"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "cnt\[8\] program_counter_32_bit.vhdl(26) " "Can't infer register for \"cnt\[8\]\" at program_counter_32_bit.vhdl(26) because it does not hold its value outside the clock edge" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1624349764755 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[8\] program_counter_32_bit.vhdl(24) " "Inferred latch for \"cnt\[8\]\" at program_counter_32_bit.vhdl(24)" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624349764755 "|program_counter_32_bit"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "cnt\[9\] program_counter_32_bit.vhdl(26) " "Can't infer register for \"cnt\[9\]\" at program_counter_32_bit.vhdl(26) because it does not hold its value outside the clock edge" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1624349764755 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[9\] program_counter_32_bit.vhdl(24) " "Inferred latch for \"cnt\[9\]\" at program_counter_32_bit.vhdl(24)" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624349764755 "|program_counter_32_bit"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "cnt\[10\] program_counter_32_bit.vhdl(26) " "Can't infer register for \"cnt\[10\]\" at program_counter_32_bit.vhdl(26) because it does not hold its value outside the clock edge" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1624349764755 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[10\] program_counter_32_bit.vhdl(24) " "Inferred latch for \"cnt\[10\]\" at program_counter_32_bit.vhdl(24)" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624349764755 "|program_counter_32_bit"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "cnt\[11\] program_counter_32_bit.vhdl(26) " "Can't infer register for \"cnt\[11\]\" at program_counter_32_bit.vhdl(26) because it does not hold its value outside the clock edge" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1624349764755 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[11\] program_counter_32_bit.vhdl(24) " "Inferred latch for \"cnt\[11\]\" at program_counter_32_bit.vhdl(24)" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624349764755 "|program_counter_32_bit"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "cnt\[12\] program_counter_32_bit.vhdl(26) " "Can't infer register for \"cnt\[12\]\" at program_counter_32_bit.vhdl(26) because it does not hold its value outside the clock edge" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1624349764755 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[12\] program_counter_32_bit.vhdl(24) " "Inferred latch for \"cnt\[12\]\" at program_counter_32_bit.vhdl(24)" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624349764755 "|program_counter_32_bit"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "cnt\[13\] program_counter_32_bit.vhdl(26) " "Can't infer register for \"cnt\[13\]\" at program_counter_32_bit.vhdl(26) because it does not hold its value outside the clock edge" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1624349764755 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[13\] program_counter_32_bit.vhdl(24) " "Inferred latch for \"cnt\[13\]\" at program_counter_32_bit.vhdl(24)" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624349764756 "|program_counter_32_bit"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "cnt\[14\] program_counter_32_bit.vhdl(26) " "Can't infer register for \"cnt\[14\]\" at program_counter_32_bit.vhdl(26) because it does not hold its value outside the clock edge" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1624349764756 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[14\] program_counter_32_bit.vhdl(24) " "Inferred latch for \"cnt\[14\]\" at program_counter_32_bit.vhdl(24)" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624349764756 "|program_counter_32_bit"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "cnt\[15\] program_counter_32_bit.vhdl(26) " "Can't infer register for \"cnt\[15\]\" at program_counter_32_bit.vhdl(26) because it does not hold its value outside the clock edge" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1624349764756 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[15\] program_counter_32_bit.vhdl(24) " "Inferred latch for \"cnt\[15\]\" at program_counter_32_bit.vhdl(24)" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624349764756 "|program_counter_32_bit"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "cnt\[16\] program_counter_32_bit.vhdl(26) " "Can't infer register for \"cnt\[16\]\" at program_counter_32_bit.vhdl(26) because it does not hold its value outside the clock edge" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1624349764756 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[16\] program_counter_32_bit.vhdl(24) " "Inferred latch for \"cnt\[16\]\" at program_counter_32_bit.vhdl(24)" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624349764756 "|program_counter_32_bit"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "cnt\[17\] program_counter_32_bit.vhdl(26) " "Can't infer register for \"cnt\[17\]\" at program_counter_32_bit.vhdl(26) because it does not hold its value outside the clock edge" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1624349764756 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[17\] program_counter_32_bit.vhdl(24) " "Inferred latch for \"cnt\[17\]\" at program_counter_32_bit.vhdl(24)" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624349764756 "|program_counter_32_bit"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "cnt\[18\] program_counter_32_bit.vhdl(26) " "Can't infer register for \"cnt\[18\]\" at program_counter_32_bit.vhdl(26) because it does not hold its value outside the clock edge" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1624349764756 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[18\] program_counter_32_bit.vhdl(24) " "Inferred latch for \"cnt\[18\]\" at program_counter_32_bit.vhdl(24)" {  } { { "program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624349764756 "|program_counter_32_bit"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624349764760 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "412 " "Peak virtual memory: 412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624349764859 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 22 10:16:04 2021 " "Processing ended: Tue Jun 22 10:16:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624349764859 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624349764859 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624349764859 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624349764859 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624349764985 ""}
