{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1661208988762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661208988765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 23 10:56:28 2022 " "Processing started: Tue Aug 23 10:56:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661208988765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661208988765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios2_system -c nios2_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios2_system -c nios2_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661208988766 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1661208989380 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1661208989380 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios2_system.qsys " "Elaborating Platform Designer system entity \"nios2_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661208996683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.23.10:56:39 Progress: Loading DE2-115/nios2_system.qsys " "2022.08.23.10:56:39 Progress: Loading DE2-115/nios2_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661208999734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.23.10:56:40 Progress: Reading input file " "2022.08.23.10:56:40 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209000089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.23.10:56:40 Progress: Adding clk_0 \[clock_source 18.1\] " "2022.08.23.10:56:40 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209000200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.23.10:56:40 Progress: Parameterizing module clk_0 " "2022.08.23.10:56:40 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209000916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.23.10:56:40 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2022.08.23.10:56:40 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209000918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.23.10:56:41 Progress: Parameterizing module cpu " "2022.08.23.10:56:41 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209001164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.23.10:56:41 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2022.08.23.10:56:41 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209001169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.23.10:56:41 Progress: Parameterizing module jtag_uart " "2022.08.23.10:56:41 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209001198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.23.10:56:41 Progress: Adding keys \[altera_avalon_pio 18.1\] " "2022.08.23.10:56:41 Progress: Adding keys \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209001203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.23.10:56:41 Progress: Parameterizing module keys " "2022.08.23.10:56:41 Progress: Parameterizing module keys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209001216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.23.10:56:41 Progress: Adding lcd \[altera_avalon_lcd_16207 18.1\] " "2022.08.23.10:56:41 Progress: Adding lcd \[altera_avalon_lcd_16207 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209001217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.23.10:56:41 Progress: Parameterizing module lcd " "2022.08.23.10:56:41 Progress: Parameterizing module lcd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209001230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.23.10:56:41 Progress: Adding leds_green \[altera_avalon_pio 18.1\] " "2022.08.23.10:56:41 Progress: Adding leds_green \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209001231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.23.10:56:41 Progress: Parameterizing module leds_green " "2022.08.23.10:56:41 Progress: Parameterizing module leds_green" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209001231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.23.10:56:41 Progress: Adding leds_red \[altera_avalon_pio 18.1\] " "2022.08.23.10:56:41 Progress: Adding leds_red \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209001231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.23.10:56:41 Progress: Parameterizing module leds_red " "2022.08.23.10:56:41 Progress: Parameterizing module leds_red" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209001231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.23.10:56:41 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 18.1\] " "2022.08.23.10:56:41 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209001232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.23.10:56:41 Progress: Parameterizing module onchip_mem " "2022.08.23.10:56:41 Progress: Parameterizing module onchip_mem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209001253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.23.10:56:41 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2022.08.23.10:56:41 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209001253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.23.10:56:41 Progress: Parameterizing module sdram " "2022.08.23.10:56:41 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209001273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.23.10:56:41 Progress: Adding sdram_pll \[altera_up_avalon_sys_sdram_pll 18.0\] " "2022.08.23.10:56:41 Progress: Adding sdram_pll \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209001274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.23.10:56:41 Progress: Parameterizing module sdram_pll " "2022.08.23.10:56:41 Progress: Parameterizing module sdram_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209001306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.23.10:56:41 Progress: Adding switches \[altera_avalon_pio 18.1\] " "2022.08.23.10:56:41 Progress: Adding switches \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209001306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.23.10:56:41 Progress: Parameterizing module switches " "2022.08.23.10:56:41 Progress: Parameterizing module switches" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209001306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.23.10:56:41 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2022.08.23.10:56:41 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209001307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.23.10:56:41 Progress: Parameterizing module timer_0 " "2022.08.23.10:56:41 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209001340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.23.10:56:41 Progress: Adding timer_1 \[altera_avalon_timer 18.1\] " "2022.08.23.10:56:41 Progress: Adding timer_1 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209001340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.23.10:56:41 Progress: Parameterizing module timer_1 " "2022.08.23.10:56:41 Progress: Parameterizing module timer_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209001340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.23.10:56:41 Progress: Adding uart \[altera_avalon_uart 18.1\] " "2022.08.23.10:56:41 Progress: Adding uart \[altera_avalon_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209001340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.23.10:56:41 Progress: Parameterizing module uart " "2022.08.23.10:56:41 Progress: Parameterizing module uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209001354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.23.10:56:41 Progress: Building connections " "2022.08.23.10:56:41 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209001355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.23.10:56:41 Progress: Parameterizing connections " "2022.08.23.10:56:41 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209001398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.23.10:56:41 Progress: Validating " "2022.08.23.10:56:41 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209001399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.23.10:56:42 Progress: Done reading input file " "2022.08.23.10:56:42 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209002427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios2_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209002978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios2_system.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209002978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system.lcd: Altera Avalon LCD 16207 will only be supported in Quartus Prime Standard Edition in the future release. " "Nios2_system.lcd: Altera Avalon LCD 16207 will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209002978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Nios2_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209002979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system.sdram_pll: Refclk Freq: 50.0 " "Nios2_system.sdram_pll: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209002979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios2_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209002979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system: Generating nios2_system \"nios2_system\" for QUARTUS_SYNTH " "Nios2_system: Generating nios2_system \"nios2_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209003983 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios2_system: \"No matching role found for uart:s1:endofpacket (endofpacket)\" " "Nios2_system: \"No matching role found for uart:s1:endofpacket (endofpacket)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209007706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_system\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"nios2_system\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209008379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'nios2_system_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'nios2_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209008393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_system_jtag_uart --dir=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0002_jtag_uart_gen//nios2_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_system_jtag_uart --dir=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0002_jtag_uart_gen//nios2_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209008394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'nios2_system_jtag_uart' " "Jtag_uart: Done RTL generation for module 'nios2_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209008823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"nios2_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"nios2_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209008827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys: Starting RTL generation for module 'nios2_system_keys' " "Keys: Starting RTL generation for module 'nios2_system_keys'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209008842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_keys --dir=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0003_keys_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0003_keys_gen//nios2_system_keys_component_configuration.pl  --do_build_sim=0  \] " "Keys:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_keys --dir=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0003_keys_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0003_keys_gen//nios2_system_keys_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209008842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys: Done RTL generation for module 'nios2_system_keys' " "Keys: Done RTL generation for module 'nios2_system_keys'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209009049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys: \"nios2_system\" instantiated altera_avalon_pio \"keys\" " "Keys: \"nios2_system\" instantiated altera_avalon_pio \"keys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209009051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd: Starting RTL generation for module 'nios2_system_lcd' " "Lcd: Starting RTL generation for module 'nios2_system_lcd'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209009068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=nios2_system_lcd --dir=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0004_lcd_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0004_lcd_gen//nios2_system_lcd_component_configuration.pl  --do_build_sim=0  \] " "Lcd:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=nios2_system_lcd --dir=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0004_lcd_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0004_lcd_gen//nios2_system_lcd_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209009068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd: Done RTL generation for module 'nios2_system_lcd' " "Lcd: Done RTL generation for module 'nios2_system_lcd'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209009263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd: \"nios2_system\" instantiated altera_avalon_lcd_16207 \"lcd\" " "Lcd: \"nios2_system\" instantiated altera_avalon_lcd_16207 \"lcd\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209009265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_green: Starting RTL generation for module 'nios2_system_leds_green' " "Leds_green: Starting RTL generation for module 'nios2_system_leds_green'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209009276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_green:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_leds_green --dir=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0005_leds_green_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0005_leds_green_gen//nios2_system_leds_green_component_configuration.pl  --do_build_sim=0  \] " "Leds_green:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_leds_green --dir=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0005_leds_green_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0005_leds_green_gen//nios2_system_leds_green_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209009276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_green: Done RTL generation for module 'nios2_system_leds_green' " "Leds_green: Done RTL generation for module 'nios2_system_leds_green'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209009464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_green: \"nios2_system\" instantiated altera_avalon_pio \"leds_green\" " "Leds_green: \"nios2_system\" instantiated altera_avalon_pio \"leds_green\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209009466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_red: Starting RTL generation for module 'nios2_system_leds_red' " "Leds_red: Starting RTL generation for module 'nios2_system_leds_red'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209009478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_red:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_leds_red --dir=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0006_leds_red_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0006_leds_red_gen//nios2_system_leds_red_component_configuration.pl  --do_build_sim=0  \] " "Leds_red:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_leds_red --dir=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0006_leds_red_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0006_leds_red_gen//nios2_system_leds_red_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209009478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_red: Done RTL generation for module 'nios2_system_leds_red' " "Leds_red: Done RTL generation for module 'nios2_system_leds_red'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209009663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_red: \"nios2_system\" instantiated altera_avalon_pio \"leds_red\" " "Leds_red: \"nios2_system\" instantiated altera_avalon_pio \"leds_red\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209009665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: Starting RTL generation for module 'nios2_system_onchip_mem' " "Onchip_mem: Starting RTL generation for module 'nios2_system_onchip_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209009677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_system_onchip_mem --dir=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0007_onchip_mem_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0007_onchip_mem_gen//nios2_system_onchip_mem_component_configuration.pl  --do_build_sim=0  \] " "Onchip_mem:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_system_onchip_mem --dir=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0007_onchip_mem_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0007_onchip_mem_gen//nios2_system_onchip_mem_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209009677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: Done RTL generation for module 'nios2_system_onchip_mem' " "Onchip_mem: Done RTL generation for module 'nios2_system_onchip_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209009949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: \"nios2_system\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\" " "Onchip_mem: \"nios2_system\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209009954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'nios2_system_sdram' " "Sdram: Starting RTL generation for module 'nios2_system_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209009977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios2_system_sdram --dir=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0008_sdram_gen//nios2_system_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios2_system_sdram --dir=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0008_sdram_gen//nios2_system_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209009977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'nios2_system_sdram' " "Sdram: Done RTL generation for module 'nios2_system_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209010305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"nios2_system\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"nios2_system\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209010308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_pll: \"nios2_system\" instantiated altera_up_avalon_sys_sdram_pll \"sdram_pll\" " "Sdram_pll: \"nios2_system\" instantiated altera_up_avalon_sys_sdram_pll \"sdram_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209010481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Starting RTL generation for module 'nios2_system_switches' " "Switches: Starting RTL generation for module 'nios2_system_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209010494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_switches --dir=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0009_switches_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0009_switches_gen//nios2_system_switches_component_configuration.pl  --do_build_sim=0  \] " "Switches:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_switches --dir=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0009_switches_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0009_switches_gen//nios2_system_switches_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209010494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Done RTL generation for module 'nios2_system_switches' " "Switches: Done RTL generation for module 'nios2_system_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209010675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: \"nios2_system\" instantiated altera_avalon_pio \"switches\" " "Switches: \"nios2_system\" instantiated altera_avalon_pio \"switches\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209010677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'nios2_system_timer_0' " "Timer_0: Starting RTL generation for module 'nios2_system_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209010724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios2_system_timer_0 --dir=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0010_timer_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0010_timer_0_gen//nios2_system_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios2_system_timer_0 --dir=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0010_timer_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0010_timer_0_gen//nios2_system_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209010724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'nios2_system_timer_0' " "Timer_0: Done RTL generation for module 'nios2_system_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209010976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"nios2_system\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"nios2_system\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209010979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Starting RTL generation for module 'nios2_system_uart' " "Uart: Starting RTL generation for module 'nios2_system_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209010992 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios2_system_uart --dir=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0011_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0011_uart_gen//nios2_system_uart_component_configuration.pl  --do_build_sim=0  \] " "Uart:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios2_system_uart --dir=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0011_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0011_uart_gen//nios2_system_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209010992 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Done RTL generation for module 'nios2_system_uart' " "Uart: Done RTL generation for module 'nios2_system_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209011353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: \"nios2_system\" instantiated altera_avalon_uart \"uart\" " "Uart: \"nios2_system\" instantiated altera_avalon_uart \"uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209011355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209013411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209013517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209013619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209013735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209013836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209013939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209014041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209014145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209014247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209014368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209014476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209014574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios2_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios2_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209015984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios2_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios2_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209016001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios2_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios2_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209016016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nios2_system_cpu_cpu' " "Cpu: Starting RTL generation for module 'nios2_system_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209016058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2_system_cpu_cpu --dir=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0014_cpu_gen//nios2_system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2_system_cpu_cpu --dir=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9226_1542683542578996375.dir/0014_cpu_gen//nios2_system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209016058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.23 10:56:56 (*) Starting Nios II generation " "Cpu: # 2022.08.23 10:56:56 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.23 10:56:56 (*)   Checking for plaintext license. " "Cpu: # 2022.08.23 10:56:56 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.23 10:56:57 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/18.1/quartus/bin64/ " "Cpu: # 2022.08.23 10:56:57 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.23 10:56:57 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.08.23 10:56:57 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.23 10:56:57 (*)   Plaintext license not found. " "Cpu: # 2022.08.23 10:56:57 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.23 10:56:57 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2022.08.23 10:56:57 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.23 10:56:57 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/18.1/quartus/bin64/ " "Cpu: # 2022.08.23 10:56:57 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.23 10:56:57 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.08.23 10:56:57 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.23 10:56:57 (*)   Encrypted license found.  SOF will not be time-limited. " "Cpu: # 2022.08.23 10:56:57 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.23 10:56:57 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.08.23 10:56:57 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.23 10:56:57 (*)   Creating all objects for CPU " "Cpu: # 2022.08.23 10:56:57 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.23 10:56:57 (*)     Testbench " "Cpu: # 2022.08.23 10:56:57 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.23 10:56:57 (*)     Instruction decoding " "Cpu: # 2022.08.23 10:56:57 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.23 10:56:57 (*)       Instruction fields " "Cpu: # 2022.08.23 10:56:57 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.23 10:56:58 (*)       Instruction decodes " "Cpu: # 2022.08.23 10:56:58 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.23 10:56:58 (*)       Signals for RTL simulation waveforms " "Cpu: # 2022.08.23 10:56:58 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.23 10:56:58 (*)       Instruction controls " "Cpu: # 2022.08.23 10:56:58 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.23 10:56:58 (*)     Pipeline frontend " "Cpu: # 2022.08.23 10:56:58 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.23 10:56:58 (*)     Pipeline backend " "Cpu: # 2022.08.23 10:56:58 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.23 10:57:00 (*)   Generating RTL from CPU objects " "Cpu: # 2022.08.23 10:57:00 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.23 10:57:01 (*)   Creating encrypted RTL " "Cpu: # 2022.08.23 10:57:01 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.23 10:57:02 (*) Done Nios II generation " "Cpu: # 2022.08.23 10:57:02 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nios2_system_cpu_cpu' " "Cpu: Done RTL generation for module 'nios2_system_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"sdram_pll\" instantiated altera_up_altpll \"sys_pll\" " "Sys_pll: \"sdram_pll\" instantiated altera_up_altpll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"sdram_pll\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"sdram_pll\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\" " "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/lab2/DE2-115/DE2-115/db/ip/nios2_system/submodules/altera_avalon_sc_fifo.v " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/lab2/DE2-115/DE2-115/db/ip/nios2_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_mem_s1_burst_adapter\" " "Onchip_mem_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_mem_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/lab2/DE2-115/DE2-115/db/ip/nios2_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/lab2/DE2-115/DE2-115/db/ip/nios2_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/lab2/DE2-115/DE2-115/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/lab2/DE2-115/DE2-115/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/lab2/DE2-115/DE2-115/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/lab2/DE2-115/DE2-115/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/lab2/DE2-115/DE2-115/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/lab2/DE2-115/DE2-115/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_mem_s1_rsp_width_adapter\" " "Onchip_mem_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_mem_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/lab2/DE2-115/DE2-115/db/ip/nios2_system/submodules/altera_merlin_address_alignment.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/lab2/DE2-115/DE2-115/db/ip/nios2_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/lab2/DE2-115/DE2-115/db/ip/nios2_system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/lab2/DE2-115/DE2-115/db/ip/nios2_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209022945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209023122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_003\" " "Avalon_st_adapter_003: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209023311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209023325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_003\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_003\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209023336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system: Done \"nios2_system\" with 44 modules, 72 files " "Nios2_system: Done \"nios2_system\" with 44 modules, 72 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661209023343 ""}
