
---------- Begin Simulation Statistics ----------
final_tick                               359104320194500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  41566                       # Simulator instruction rate (inst/s)
host_mem_usage                                 805632                       # Number of bytes of host memory used
host_op_rate                                    70148                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   240.58                       # Real time elapsed on the host
host_tick_rate                               40785773                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      16876344                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009812                       # Number of seconds simulated
sim_ticks                                  9812354500                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                    5                       # number of times the CC registers were read
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     13                       # Number of float alu accesses
system.cpu.num_fp_insts                            13                       # number of float instructions
system.cpu.num_fp_register_reads                   20                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  13                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  13                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         5     31.25%     31.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       2     12.50%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAlu                        2     12.50%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   3     18.75%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  1      6.25%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     18.75%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       184986                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        372487                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1371488                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           36                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        76365                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1407802                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1021599                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1371488                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       349889                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1507487                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           48365                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        19176                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6488522                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4463573                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        76436                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1049066                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1447294                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3103299                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16876328                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     19126776                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.882340                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.266113                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     15703128     82.10%     82.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       880432      4.60%     86.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       140487      0.73%     87.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       219091      1.15%     88.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       390019      2.04%     90.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       213139      1.11%     91.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        78776      0.41%     92.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        54410      0.28%     92.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1447294      7.57%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     19126776                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            8713194                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        26226                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10019631                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2743170                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        27517      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7410720     43.91%     44.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          119      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           56      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       891416      5.28%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1379320      8.17%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            4      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        34436      0.20%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1310530      7.77%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        15450      0.09%     65.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1398264      8.29%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1344926      7.97%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       937733      5.56%     87.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       275299      1.63%     89.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1805437     10.70%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        45101      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16876328                       # Class of committed instruction
system.switch_cpus.commit.refs                3063570                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16876328                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.962469                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.962469                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      15318822                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       20902535                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1183137                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2152790                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          76716                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        830887                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3225710                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 15611                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              368693                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1263                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1507487                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1745410                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              17671718                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         17112                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           74                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               13115316                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           60                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         3175                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          153432                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.076816                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1810613                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1069964                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.668307                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     19562356                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.136063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.546090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         15788664     80.71%     80.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           280501      1.43%     82.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           215633      1.10%     83.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           227006      1.16%     84.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           326276      1.67%     86.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           388431      1.99%     88.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           496007      2.54%     90.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           110721      0.57%     91.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1729117      8.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     19562356                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          14830357                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8822367                       # number of floating regfile writes
system.switch_cpus.idleCycles                   62333                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        86422                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1167880                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.967719                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3699026                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             368623                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         8050736                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3315281                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           28                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         7011                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       432962                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     19976807                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3330403                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       139649                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18991193                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          84946                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        642891                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          76716                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        778831                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        31674                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        56249                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          387                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          348                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          246                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       572092                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       112562                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          348                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        29180                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        57242                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24100056                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              18657351                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596602                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14378136                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.950708                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               18690721                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         17289869                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8269952                       # number of integer regfile writes
system.switch_cpus.ipc                       0.509562                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.509562                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        38593      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8797031     45.98%     46.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          188      0.00%     46.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            87      0.00%     46.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       966279      5.05%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1448320      7.57%     58.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            8      0.00%     58.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        35232      0.18%     58.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     58.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     58.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     58.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1317052      6.88%     65.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        15452      0.08%     65.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1408767      7.36%     73.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1352016      7.07%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1400555      7.32%     87.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       330725      1.73%     89.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1974599     10.32%     99.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        45940      0.24%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       19130844                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9274871                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     18346139                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      8910822                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      9711113                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              358398                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018734                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          107491     29.99%     29.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     29.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     29.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     29.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     29.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     29.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     29.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     29.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     29.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     29.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          61701     17.22%     47.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     47.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     47.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        84206     23.50%     70.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     70.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     70.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        22926      6.40%     77.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     77.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     77.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         3324      0.93%     78.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          37176     10.37%     88.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          6474      1.81%     90.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        35021      9.77%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           79      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       10175778                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     39892883                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      9746529                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     13366371                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           19976725                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          19130844                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           82                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3100368                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        56582                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           82                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4327650                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     19562356                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.977942                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.867142                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     13688789     69.98%     69.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1540613      7.88%     77.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1076027      5.50%     83.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       901173      4.61%     87.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       797222      4.08%     92.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       557057      2.85%     94.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       472796      2.42%     97.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       305723      1.56%     98.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       222956      1.14%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     19562356                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.974836                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1745789                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   416                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        59334                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21205                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3315281                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       432962                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6171750                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 19624689                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        12537448                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19414366                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1472590                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1532417                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         648255                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        178893                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      49586913                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20536702                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23800047                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2574490                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         466983                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          76716                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2841266                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          4385549                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     15633128                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     19479513                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           15                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            1                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4394924                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            1                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             37659109                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            40395884                       # The number of ROB writes
system.switch_cpus.timesIdled                     641                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       205592                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        52567                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       412672                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          52567                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 359104320194500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             178500                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        17390                       # Transaction distribution
system.membus.trans_dist::CleanEvict           167596                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9000                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9000                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        178501                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       559987                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       559987                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 559987                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     13112960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     13112960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13112960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            187501                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  187501    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              187501                       # Request fanout histogram
system.membus.reqLayer2.occupancy           478712000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1004709250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   9812354500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359104320194500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 359104320194500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 359104320194500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            197040                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        38359                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          471                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          359501                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10038                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10038                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           933                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       196109                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2337                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       617413                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                619750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        89856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     14535296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               14625152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          192739                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1112960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           399819                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.131477                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.337922                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 347252     86.85%     86.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  52567     13.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             399819                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          227773500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         309213000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1396500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 359104320194500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           59                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        19519                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19578                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           59                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        19519                       # number of overall hits
system.l2.overall_hits::total                   19578                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          872                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       186625                       # number of demand (read+write) misses
system.l2.demand_misses::total                 187502                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          872                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       186625                       # number of overall misses
system.l2.overall_misses::total                187502                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     75653000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  15744607000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15820260000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     75653000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  15744607000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15820260000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          931                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       206144                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               207080                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          931                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       206144                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              207080                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.936627                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.905314                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.905457                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.936627                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.905314                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.905457                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86758.027523                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84364.940388                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84373.820013                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86758.027523                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84364.940388                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84373.820013                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               17390                       # number of writebacks
system.l2.writebacks::total                     17390                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          872                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       186625                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            187497                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          872                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       186625                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           187497                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     66933000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  13878377000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13945310000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     66933000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  13878377000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13945310000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.936627                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.905314                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.905433                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.936627                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.905314                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.905433                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76758.027523                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74365.047555                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74376.176685                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76758.027523                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74365.047555                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74376.176685                       # average overall mshr miss latency
system.l2.replacements                         192739                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        20969                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            20969                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        20969                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        20969                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          471                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              471                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          471                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          471                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        44814                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         44814                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1038                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1038                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         9000                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9000                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    745587500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     745587500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        10038                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10038                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.896593                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.896593                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82843.055556                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82843.055556                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         9000                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9000                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    655587500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    655587500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.896593                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.896593                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72843.055556                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72843.055556                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           59                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 59                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          872                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              874                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     75653000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     75653000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          931                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            933                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.936627                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.936763                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86758.027523                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86559.496568                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          872                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          872                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     66933000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     66933000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.936627                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.934620                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76758.027523                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76758.027523                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        18481                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18481                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       177625                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          177628                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  14999019500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14999019500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       196106                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        196109                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.905760                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.905762                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84442.052076                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84440.625915                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       177625                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       177625                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  13222789500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13222789500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.905760                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.905746                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74442.164673                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74442.164673                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 359104320194500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2037.039557                       # Cycle average of tags in use
system.l2.tags.total_refs                      364780                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    192739                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.892611                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              359094507840500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      62.149232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.011561                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.036268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     6.622801                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1968.219694                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.030346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.961045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994648                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1511                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          345                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3496163                       # Number of tag accesses
system.l2.tags.data_accesses                  3496163                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 359104320194500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        55808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     11943872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12000000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        55808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         55936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1112960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1112960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       186623                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              187500                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        17390                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              17390                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             13045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             19567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      5687524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1217227934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1222948070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        13045                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      5687524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5700569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      113424357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            113424357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      113424357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            13045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            19567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      5687524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1217227934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1336372427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     17390.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    186409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000631366500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1062                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1062                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              377065                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              16323                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      187496                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      17390                       # Number of write requests accepted
system.mem_ctrls.readBursts                    187496                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    17390                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    215                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              779                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2692665750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  936405000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6204184500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14377.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33127.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   135996                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   11619                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                187496                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                17390                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  102319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   61018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   18029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        57021                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    229.666404                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   142.170478                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   265.291132                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26447     46.38%     46.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14035     24.61%     70.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5535      9.71%     80.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3242      5.69%     86.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1721      3.02%     89.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1242      2.18%     91.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          993      1.74%     93.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          581      1.02%     94.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3225      5.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        57021                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1062                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     176.307910                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     55.907196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    392.259174                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           894     84.18%     84.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           28      2.64%     86.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           71      6.69%     93.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           20      1.88%     95.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           19      1.79%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           16      1.51%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            7      0.66%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            4      0.38%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.19%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1062                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1062                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.346516                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.324460                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.888974                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              900     84.75%     84.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               21      1.98%     86.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               95      8.95%     95.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               33      3.11%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.85%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.28%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1062                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11985984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1111040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11999744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1112960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1221.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       113.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1222.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    113.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9812268000                       # Total gap between requests
system.mem_ctrls.avgGap                      47891.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        55808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     11930176                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1111040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5687523.825194044970                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1215832143.039674997330                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 113228685.327257588506                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          872                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       186624                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        17390                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     30994500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   6173190000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 236280874750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35544.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     33078.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13587169.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            170046240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             90374130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           601302240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           41493780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     774446400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4349925360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        104815680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6132403830                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        624.967619                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    234243750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    327600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9250500750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            237119400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            126020565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           735884100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           49125420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     774446400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4347961140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        106475520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6377032545                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        649.898304                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    237860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    327600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9246884500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     9812344500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359104320194500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1744195                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1744205                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1744195                       # number of overall hits
system.cpu.icache.overall_hits::total         1744205                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1215                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1217                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1215                       # number of overall misses
system.cpu.icache.overall_misses::total          1217                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     94724500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     94724500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     94724500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     94724500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1745410                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1745422                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1745410                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1745422                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000696                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000697                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000696                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000697                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 77962.551440                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77834.428924                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 77962.551440                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77834.428924                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          259                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          471                       # number of writebacks
system.cpu.icache.writebacks::total               471                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          284                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          284                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          284                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          284                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          931                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          931                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          931                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          931                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     77693000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     77693000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     77693000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     77693000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000533                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000533                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000533                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000533                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 83451.127820                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83451.127820                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 83451.127820                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83451.127820                       # average overall mshr miss latency
system.cpu.icache.replacements                    471                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1744195                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1744205                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1215                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1217                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     94724500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     94724500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1745410                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1745422                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000696                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000697                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 77962.551440                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77834.428924                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          284                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          284                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          931                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          931                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     77693000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     77693000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000533                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000533                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 83451.127820                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83451.127820                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359104320194500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008790                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              954920                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               471                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2027.430998                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000055                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008735                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          461                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3491777                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3491777                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359104320194500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359104320194500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359104320194500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359104320194500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359104320194500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359104320194500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359104320194500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2658077                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2658078                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2658077                       # number of overall hits
system.cpu.dcache.overall_hits::total         2658078                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       816314                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         816317                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       816314                       # number of overall misses
system.cpu.dcache.overall_misses::total        816317                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  56694679114                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  56694679114                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  56694679114                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  56694679114                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3474391                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3474395                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3474391                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3474395                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.234952                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.234952                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.234952                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.234952                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 69452.048004                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69451.792764                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 69452.048004                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69451.792764                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1528387                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             33155                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.098236                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        20969                       # number of writebacks
system.cpu.dcache.writebacks::total             20969                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       610170                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       610170                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       610170                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       610170                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       206144                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       206144                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       206144                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       206144                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  16272861615                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16272861615                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  16272861615                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16272861615                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059332                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059332                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059332                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059332                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 78939.292994                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78939.292994                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 78939.292994                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78939.292994                       # average overall mshr miss latency
system.cpu.dcache.replacements                 205121                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2347751                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2347752                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       806188                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        806191                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  55907999500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  55907999500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3153939                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3153943                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.255613                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.255614                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 69348.588046                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69348.329986                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       610081                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       610081                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       196107                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       196107                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  15500823000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15500823000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.062178                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.062178                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 79042.680781                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79042.680781                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       310326                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         310326                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10126                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10126                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    786679614                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    786679614                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.031599                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031599                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 77689.079005                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77689.079005                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           89                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           89                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10037                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10037                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    772038615                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    772038615                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.031321                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031321                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 76919.260237                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76919.260237                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359104320194500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.027900                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2778417                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            205121                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.545259                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.027898                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000027                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000027                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          193                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          828                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7154935                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7154935                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               359134052980500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  53842                       # Simulator instruction rate (inst/s)
host_mem_usage                                 806028                       # Number of bytes of host memory used
host_op_rate                                    90950                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   742.92                       # Real time elapsed on the host
host_tick_rate                               40021630                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000013                       # Number of instructions simulated
sim_ops                                      67568416                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.029733                       # Number of seconds simulated
sim_ticks                                 29732786000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       565033                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1130195                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      4268722                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       240158                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4339616                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3107837                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4268722                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1160885                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4665318                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          153250                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        67719                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          19980544                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         13625591                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       240158                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3218880                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4335931                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      9436683                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50692072                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     58008716                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.873870                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.255076                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     47692221     82.22%     82.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2649882      4.57%     86.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       448821      0.77%     87.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       687053      1.18%     88.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1156927      1.99%     90.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       629479      1.09%     91.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       237976      0.41%     92.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       170426      0.29%     92.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4335931      7.47%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     58008716                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           25149035                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        86258                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          30902189                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8271950                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        81595      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     22895569     45.17%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          524      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          175      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2562298      5.05%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      3980132      7.85%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           12      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        99428      0.20%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      3781532      7.46%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        44884      0.09%     65.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4034553      7.96%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3880834      7.66%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3065174      6.05%     87.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       920984      1.82%     89.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5206776     10.27%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       137602      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50692072                       # Class of committed instruction
system.switch_cpus.commit.refs                9330536                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50692072                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.982185                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.982185                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      46504347                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       63055766                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3574360                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6550444                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         241081                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2468704                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9682619                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 51226                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1214980                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4673                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4665318                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           5267438                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              53639678                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         52579                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           78                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               39655805                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          130                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          482162                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                 34                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.078454                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      5457929                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3261087                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.666870                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     59338936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.133261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.544868                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         47916621     80.75%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           837844      1.41%     82.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           673312      1.13%     83.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           710744      1.20%     84.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1017354      1.71%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1128277      1.90%     88.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1439175      2.43%     90.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           340918      0.57%     91.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5274691      8.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     59338936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          42753078                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         25406954                       # number of floating regfile writes
system.switch_cpus.idleCycles                  126636                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       270916                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3568791                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.958706                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11231268                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1214645                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        24773654                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9991360                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           53                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        21926                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1425920                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     60118324                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      10016623                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       441027                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      57009973                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         257396                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2036958                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         241081                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2448368                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        96942                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       190687                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          958                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1144                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1187                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1719411                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       367334                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1144                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        93881                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       177035                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          72265250                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55992197                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596816                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          43129059                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.941590                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               56097775                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         53320051                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        25722943                       # number of integer regfile writes
system.switch_cpus.ipc                       0.504494                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.504494                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       115701      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27105082     47.18%     47.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          859      0.00%     47.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           252      0.00%     47.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2767654      4.82%     52.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     52.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     52.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     52.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     52.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     52.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     52.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     52.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     52.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     52.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4166519      7.25%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           32      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       101480      0.18%     59.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      3795733      6.61%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        44892      0.08%     66.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4058342      7.06%     73.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3896751      6.78%     80.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4465247      7.77%     87.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1101201      1.92%     89.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      5690934      9.91%     99.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       140327      0.24%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57451006                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        26738818                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     52876080                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     25667806                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     27869503                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1099259                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019134                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          346915     31.56%     31.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         180198     16.39%     47.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       248400     22.60%     70.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        67832      6.17%     76.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         9928      0.90%     77.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         121776     11.08%     88.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         19888      1.81%     90.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       103960      9.46%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          362      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       31695746                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    122648424                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     30324391                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     41676119                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           60118172                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57451006                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          152                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      9426258                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       184303                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          152                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     13578551                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     59338936                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.968184                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.860775                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     41716255     70.30%     70.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4614481      7.78%     78.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3233726      5.45%     83.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2688946      4.53%     88.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2388474      4.03%     92.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1678504      2.83%     94.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1428288      2.41%     97.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       936005      1.58%     98.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       654257      1.10%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     59338936                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.966122                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             5267450                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    13                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       193953                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        87396                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9991360                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1425920                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        18794684                       # number of misc regfile reads
system.switch_cpus.numCycles                 59465572                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        38347257                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      58383140                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4378017                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4616606                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1804111                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        521523                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     150080329                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       61897510                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71821299                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7793788                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1413295                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         241081                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8339886                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         13438151                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     45045550                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     60433214                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          318                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            4                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          13079218                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            113801540                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           121590415                       # The number of ROB writes
system.switch_cpus.timesIdled                    1473                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       629167                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       159030                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1258336                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         159030                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  29732786000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             537439                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        56991                       # Transaction distribution
system.membus.trans_dist::CleanEvict           508042                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27724                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27724                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        537438                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1695358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1695358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1695358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     39817856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     39817856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                39817856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            565162                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  565162    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              565162                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1469818000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3028061000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  29732786000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  29732786000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  29732786000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  29732786000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            598154                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       125818                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2214                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1090616                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31017                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31017                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2218                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       595934                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6650                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1880857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1887507                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       283648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     44529920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               44813568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          589481                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3647424                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1218650                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.130497                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.336849                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1059620     86.95%     86.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 159030     13.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1218650                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          700209000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         940429500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3327499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  29732786000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          345                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        63663                       # number of demand (read+write) hits
system.l2.demand_hits::total                    64008                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          345                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        63663                       # number of overall hits
system.l2.overall_hits::total                   64008                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1873                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       563288                       # number of demand (read+write) misses
system.l2.demand_misses::total                 565161                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1873                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       563288                       # number of overall misses
system.l2.overall_misses::total                565161                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    163719500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  47652109500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      47815829000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    163719500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  47652109500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     47815829000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2218                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       626951                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               629169                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2218                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       626951                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              629169                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.844454                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.898456                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.898266                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.844454                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.898456                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.898266                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 87410.304325                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84596.351245                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84605.676966                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 87410.304325                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84596.351245                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84605.676966                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               56991                       # number of writebacks
system.l2.writebacks::total                     56991                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1873                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       563288                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            565161                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1873                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       563288                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           565161                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    144989500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  42019209500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  42164199000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    144989500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  42019209500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  42164199000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.844454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.898456                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.898266                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.844454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.898456                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.898266                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 77410.304325                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74596.315739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74605.641578                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 77410.304325                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74596.315739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74605.641578                       # average overall mshr miss latency
system.l2.replacements                         589481                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        68827                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            68827                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        68827                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        68827                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2214                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2214                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2214                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2214                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       134582                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        134582                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         3293                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3293                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        27724                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27724                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2296455500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2296455500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        31017                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31017                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.893832                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.893832                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82832.762228                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82832.762228                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        27724                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27724                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2019215500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2019215500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.893832                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.893832                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72832.762228                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72832.762228                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          345                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                345                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1873                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1873                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    163719500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    163719500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2218                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2218                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.844454                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.844454                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 87410.304325                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87410.304325                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1873                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1873                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    144989500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    144989500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.844454                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.844454                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 77410.304325                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77410.304325                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        60370                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             60370                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       535564                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          535564                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  45355654000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  45355654000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       595934                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        595934                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.898697                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.898697                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84687.645174                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84687.645174                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       535564                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       535564                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  39999994000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  39999994000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.898697                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.898697                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74687.607830                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74687.607830                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  29732786000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     1126832                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    591529                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.904948                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      67.464717                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     4.458380                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1976.076903                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.032942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.964881                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          204                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1421                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          423                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10656169                       # Number of tag accesses
system.l2.tags.data_accesses                 10656169                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  29732786000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       119872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     36050560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           36170432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       119872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        119872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3647424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3647424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       563290                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              565163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        56991                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              56991                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4031644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1212485100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1216516744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4031644                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4031644                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      122673469                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            122673469                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      122673469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4031644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1212485100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1339190212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     56991.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1873.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    562588.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000617034500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3489                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3489                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1138920                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              53628                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      565162                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      56991                       # Number of write requests accepted
system.mem_ctrls.readBursts                    565162                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    56991                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    701                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             34297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             41809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             42313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             41075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             40932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             39937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             39359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             32432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            32862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            31146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2630                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.82                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8242497000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2822305000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             18826140750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14602.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33352.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   407344                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   37452                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                565162                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                56991                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  308505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  183341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   54560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   17967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       176657                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    225.136304                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.993528                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.831572                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        81772     46.29%     46.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        44133     24.98%     71.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        17803     10.08%     81.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10161      5.75%     87.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5164      2.92%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3764      2.13%     92.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2863      1.62%     93.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1678      0.95%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9319      5.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       176657                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3489                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     161.682430                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     54.191717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    356.623032                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2953     84.64%     84.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           97      2.78%     87.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          246      7.05%     94.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           74      2.12%     96.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           48      1.38%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           44      1.26%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           12      0.34%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            6      0.17%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            3      0.09%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            2      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            2      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3489                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3489                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.337346                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.316584                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.859036                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2960     84.84%     84.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               76      2.18%     87.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              299      8.57%     95.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              123      3.53%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               23      0.66%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.20%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3489                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               36125504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   44864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3648064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                36170368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3647424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1215.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       122.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1216.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    122.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   29732720500                       # Total gap between requests
system.mem_ctrls.avgGap                      47790.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       119872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     36005632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3648064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4031643.721513348632                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1210974040.575948715210                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 122694994.004261821508                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1873                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       563289                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        56991                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     67793750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  18758347000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 730333105250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     36195.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     33301.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12814884.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            535143000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            284420070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1826276340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          138591000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2346695520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13186706610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        312794880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        18630627420                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        626.602143                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    697384250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    992680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28042721750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            726252240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            385993245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2203975200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          158954220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2346695520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13163695710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        332172480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        19317738615                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        649.711689                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    746229500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    992680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27993876500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    39545130500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359134052980500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      7008800                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7008810                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      7008800                       # number of overall hits
system.cpu.icache.overall_hits::total         7008810                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4048                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4050                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4048                       # number of overall misses
system.cpu.icache.overall_misses::total          4050                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    301333500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    301333500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    301333500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    301333500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      7012848                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7012860                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      7012848                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7012860                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000577                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000578                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000577                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000578                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74440.093874                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74403.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74440.093874                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74403.333333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          521                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.214286                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2685                       # number of writebacks
system.cpu.icache.writebacks::total              2685                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          899                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          899                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          899                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          899                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3149                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3149                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3149                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3149                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    248415000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    248415000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    248415000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    248415000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000449                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000449                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000449                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000449                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 78886.948238                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78886.948238                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 78886.948238                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78886.948238                       # average overall mshr miss latency
system.cpu.icache.replacements                   2685                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      7008800                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7008810                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4048                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4050                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    301333500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    301333500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      7012848                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7012860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000577                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000578                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74440.093874                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74403.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          899                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          899                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3149                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3149                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    248415000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    248415000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000449                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000449                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 78886.948238                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78886.948238                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359134052980500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.047281                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7011961                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3151                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2225.312917                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000220                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.047061                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000092                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000092                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          466                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          190                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          244                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14028871                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14028871                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359134052980500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359134052980500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359134052980500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359134052980500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359134052980500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359134052980500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359134052980500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10734090                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10734091                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10734090                       # number of overall hits
system.cpu.dcache.overall_hits::total        10734091                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3242884                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3242887                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3242884                       # number of overall misses
system.cpu.dcache.overall_misses::total       3242887                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 225646936758                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 225646936758                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 225646936758                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 225646936758                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13976974                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13976978                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13976974                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13976978                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.232016                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.232016                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.232016                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.232016                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 69582.179553                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69582.115183                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 69582.179553                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69582.115183                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      6178713                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          596                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            135194                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.702568                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          298                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        89796                       # number of writebacks
system.cpu.dcache.writebacks::total             89796                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2409789                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2409789                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2409789                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2409789                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       833095                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       833095                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       833095                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       833095                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  65578573763                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  65578573763                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  65578573763                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  65578573763                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059605                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059605                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059605                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059605                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 78716.801521                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78716.801521                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 78716.801521                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78716.801521                       # average overall mshr miss latency
system.cpu.dcache.replacements                 832074                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9396236                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9396237                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3201465                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3201468                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 222434573000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 222434573000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12597701                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12597705                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.254131                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.254131                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 69478.995710                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69478.930603                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2409421                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2409421                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       792044                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       792044                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  62427155000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  62427155000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.062872                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.062872                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 78817.786638                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78817.786638                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1337854                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1337854                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        41419                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        41419                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3212363758                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3212363758                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.030030                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030030                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 77557.733359                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77557.733359                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          368                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          368                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        41051                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41051                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3151418763                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3151418763                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029763                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029763                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 76768.379893                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76768.379893                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359134052980500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.112675                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11567189                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            833098                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.884548                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.112673                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000110                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000110                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          228                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          700                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28787054                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28787054                       # Number of data accesses

---------- End Simulation Statistics   ----------
