
*** Running vivado
    with args -log Dcache.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Dcache.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Dcache.tcl -notrace
Command: synth_design -top Dcache -part xcvu13p-fhgb2104-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu13p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu13p'
INFO: [Device 21-403] Loading part xcvu13p-fhgb2104-2-i
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24100 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1650.930 ; gain = 156.672
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Dcache' [D:/github/memory_system/memory_system.srcs/sources_1/new/Dcache.v:23]
INFO: [Synth 8-6157] synthesizing module 'cArbMerge2_6b' [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cArbMerge2_6b.v:7]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cArbMerge2_6b.v:25]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cArbMerge2_6b.v:26]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cArbMerge2_6b.v:27]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cArbMerge2_6b.v:28]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cArbMerge2_6b.v:29]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cArbMerge2_6b.v:30]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cArbMerge2_6b.v:31]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cArbMerge2_6b.v:32]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cArbMerge2_6b.v:33]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cArbMerge2_6b.v:34]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cArbMerge2_6b.v:35]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cArbMerge2_6b.v:36]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cArbMerge2_6b.v:37]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cArbMerge2_6b.v:38]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cArbMerge2_6b.v:39]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cArbMerge2_6b.v:40]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cArbMerge2_6b.v:41]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cArbMerge2_6b.v:42]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cArbMerge2_6b.v:43]
INFO: [Synth 8-6157] synthesizing module 'cPmtFifo1' [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cPmtFifo1.v:9]
INFO: [Synth 8-6157] synthesizing module 'sender' [D:/github/memory_system/memory_system.srcs/sources_1/new/control/sender.v:11]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39008]
	Parameter INIT bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (1#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39008]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39008]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (1#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39008]
INFO: [Synth 8-6155] done synthesizing module 'sender' (2#1) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/sender.v:11]
INFO: [Synth 8-6157] synthesizing module 'pmtRelay' [D:/github/memory_system/memory_system.srcs/sources_1/new/control/pmtRelay.v:8]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39042]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (3#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39042]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39042]
	Parameter INIT bound to: 4'b1001 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (3#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39042]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized1' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39042]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized1' (3#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39042]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13604]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (4#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13604]
INFO: [Synth 8-6155] done synthesizing module 'pmtRelay' (5#1) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/pmtRelay.v:8]
INFO: [Synth 8-6157] synthesizing module 'receiver' [D:/github/memory_system/memory_system.srcs/sources_1/new/control/receiver.v:11]
INFO: [Synth 8-6155] done synthesizing module 'receiver' (6#1) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/receiver.v:11]
INFO: [Synth 8-6157] synthesizing module 'delay1Unit' [D:/github/memory_system/memory_system.srcs/sources_1/new/control/delay/delay1Unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'delay1Unit' (7#1) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/delay/delay1Unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'delay1U' [D:/github/memory_system/memory_system.srcs/sources_1/new/control/delay/delay1U.v:12]
INFO: [Synth 8-6155] done synthesizing module 'delay1U' (8#1) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/delay/delay1U.v:12]
INFO: [Synth 8-6155] done synthesizing module 'cPmtFifo1' (9#1) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cPmtFifo1.v:9]
INFO: [Synth 8-6157] synthesizing module 'contTap' [D:/github/memory_system/memory_system.srcs/sources_1/new/control/contTap.v:11]
INFO: [Synth 8-6155] done synthesizing module 'contTap' (10#1) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/contTap.v:11]
INFO: [Synth 8-6157] synthesizing module 'delay2U' [D:/github/memory_system/memory_system.srcs/sources_1/new/control/delay/delay2U.v:14]
INFO: [Synth 8-6155] done synthesizing module 'delay2U' (11#1) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/delay/delay2U.v:14]
INFO: [Synth 8-6157] synthesizing module 'cFifo1' [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cFifo1.v:9]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cFifo1.v:20]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cFifo1.v:21]
INFO: [Synth 8-6157] synthesizing module 'relay' [D:/github/memory_system/memory_system.srcs/sources_1/new/control/relay.v:8]
INFO: [Synth 8-6155] done synthesizing module 'relay' (12#1) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/relay.v:8]
INFO: [Synth 8-6155] done synthesizing module 'cFifo1' (13#1) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cFifo1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cArbMerge2_6b' (14#1) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cArbMerge2_6b.v:7]
INFO: [Synth 8-6157] synthesizing module 'cMutexMerge6_outpmt_6b' [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cMutexMerge6_outpmt_6b.v:3]
INFO: [Synth 8-6155] done synthesizing module 'cMutexMerge6_outpmt_6b' (15#1) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cMutexMerge6_outpmt_6b.v:3]
INFO: [Synth 8-6157] synthesizing module 'cPmtFifo2' [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cPmtFifo2.v:8]
INFO: [Synth 8-6155] done synthesizing module 'cPmtFifo2' (16#1) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cPmtFifo2.v:8]
INFO: [Synth 8-226] default block is never used [D:/github/memory_system/memory_system.srcs/sources_1/new/Dcache.v:295]
INFO: [Synth 8-226] default block is never used [D:/github/memory_system/memory_system.srcs/sources_1/new/Dcache.v:321]
INFO: [Synth 8-6157] synthesizing module 'Dcache_bank_dataSram0' [D:/github/memory_system/memory_system.runs/synth_1/.Xil/Vivado-36152-DESKTOP-DKUDC5F/realtime/Dcache_bank_dataSram0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Dcache_bank_dataSram0' (17#1) [D:/github/memory_system/memory_system.runs/synth_1/.Xil/Vivado-36152-DESKTOP-DKUDC5F/realtime/Dcache_bank_dataSram0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Dcache_bank_dataSram1' [D:/github/memory_system/memory_system.runs/synth_1/.Xil/Vivado-36152-DESKTOP-DKUDC5F/realtime/Dcache_bank_dataSram1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Dcache_bank_dataSram1' (18#1) [D:/github/memory_system/memory_system.runs/synth_1/.Xil/Vivado-36152-DESKTOP-DKUDC5F/realtime/Dcache_bank_dataSram1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Dcache_bank_tagSRAM' [D:/github/memory_system/memory_system.runs/synth_1/.Xil/Vivado-36152-DESKTOP-DKUDC5F/realtime/Dcache_bank_tagSRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Dcache_bank_tagSRAM' (19#1) [D:/github/memory_system/memory_system.runs/synth_1/.Xil/Vivado-36152-DESKTOP-DKUDC5F/realtime/Dcache_bank_tagSRAM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Dcache_D_V_buffer' [D:/github/memory_system/memory_system.srcs/sources_1/new/Dcache_D_V_buffer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Dcache_D_V_buffer' (20#1) [D:/github/memory_system/memory_system.srcs/sources_1/new/Dcache_D_V_buffer.v:23]
INFO: [Synth 8-6157] synthesizing module 'cSelector6' [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cSelector6.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cSelector6' (21#1) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cSelector6.v:10]
INFO: [Synth 8-6157] synthesizing module 'dcache_plru_evict' [D:/github/memory_system/memory_system.srcs/sources_1/new/dcache_plru_evict.v:23]
INFO: [Synth 8-226] default block is never used [D:/github/memory_system/memory_system.srcs/sources_1/new/dcache_plru_evict.v:45]
INFO: [Synth 8-6155] done synthesizing module 'dcache_plru_evict' (22#1) [D:/github/memory_system/memory_system.srcs/sources_1/new/dcache_plru_evict.v:23]
INFO: [Synth 8-6157] synthesizing module 'dcache_tag_compare' [D:/github/memory_system/memory_system.srcs/sources_1/new/dcache_tag_compare.v:23]
INFO: [Synth 8-226] default block is never used [D:/github/memory_system/memory_system.srcs/sources_1/new/dcache_tag_compare.v:205]
INFO: [Synth 8-6155] done synthesizing module 'dcache_tag_compare' (23#1) [D:/github/memory_system/memory_system.srcs/sources_1/new/dcache_tag_compare.v:23]
INFO: [Synth 8-6157] synthesizing module 'cSelector5_fire2' [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cSelector5_fire2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cSelector5_fire2' (24#1) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cSelector5_fire2.v:10]
INFO: [Synth 8-6157] synthesizing module 'Dcache_plru_buffer' [D:/github/memory_system/memory_system.srcs/sources_1/new/Dcache_plru_buffer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Dcache_plru_buffer' (25#1) [D:/github/memory_system/memory_system.srcs/sources_1/new/Dcache_plru_buffer.v:23]
INFO: [Synth 8-226] default block is never used [D:/github/memory_system/memory_system.srcs/sources_1/new/Dcache.v:568]
INFO: [Synth 8-226] default block is never used [D:/github/memory_system/memory_system.srcs/sources_1/new/Dcache.v:597]
INFO: [Synth 8-6157] synthesizing module 'cMutexMerge2_1b' [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cMutexMerge2_1b.v:2]
INFO: [Synth 8-6155] done synthesizing module 'cMutexMerge2_1b' (26#1) [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cMutexMerge2_1b.v:2]
WARNING: [Synth 8-6014] Unused sequential element r_hit_reg was removed.  [D:/github/memory_system/memory_system.srcs/sources_1/new/Dcache.v:541]
WARNING: [Synth 8-5788] Register r_dcache_offset_12_reg in module Dcache is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/github/memory_system/memory_system.srcs/sources_1/new/Dcache.v:233]
INFO: [Synth 8-6155] done synthesizing module 'Dcache' (27#1) [D:/github/memory_system/memory_system.srcs/sources_1/new/Dcache.v:23]
WARNING: [Synth 8-3331] design cMutexMerge2_1b has unconnected port rst
WARNING: [Synth 8-3331] design cMutexMerge6_outpmt_6b has unconnected port rst
WARNING: [Synth 8-3331] design Dcache has unconnected port i_freeNext_lsu
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1716.598 ; gain = 222.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.523 ; gain = 240.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.523 ; gain = 240.266
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/github/memory_system/memory_system.srcs/sources_1/ip/Dcache_bank_dataSram0/Dcache_bank_dataSram0/Dcache_bank_dataSram0_in_context.xdc] for cell 'u_Dcache_bank_dataSram0'
Finished Parsing XDC File [d:/github/memory_system/memory_system.srcs/sources_1/ip/Dcache_bank_dataSram0/Dcache_bank_dataSram0/Dcache_bank_dataSram0_in_context.xdc] for cell 'u_Dcache_bank_dataSram0'
Parsing XDC File [d:/github/memory_system/memory_system.srcs/sources_1/ip/Dcache_bank_dataSram1/Dcache_bank_dataSram1/Dcache_bank_dataSram1_in_context.xdc] for cell 'u_Dcache_bank_dataSram1'
Finished Parsing XDC File [d:/github/memory_system/memory_system.srcs/sources_1/ip/Dcache_bank_dataSram1/Dcache_bank_dataSram1/Dcache_bank_dataSram1_in_context.xdc] for cell 'u_Dcache_bank_dataSram1'
Parsing XDC File [d:/github/memory_system/memory_system.srcs/sources_1/ip/Dcache_bank_tagSRAM/Dcache_bank_tagSRAM/Dcache_bank_tagSRAM_in_context.xdc] for cell 'u_Dcache_bank_tagSRAM'
Finished Parsing XDC File [d:/github/memory_system/memory_system.srcs/sources_1/ip/Dcache_bank_tagSRAM/Dcache_bank_tagSRAM/Dcache_bank_tagSRAM_in_context.xdc] for cell 'u_Dcache_bank_tagSRAM'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1908.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1908.742 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1908.742 ; gain = 414.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu13p-fhgb2104-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1908.742 ; gain = 414.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for u_Dcache_bank_dataSram0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Dcache_bank_dataSram1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Dcache_bank_tagSRAM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1908.742 ; gain = 414.484
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_priority_2_reg' in module 'cArbMerge2_6b'
INFO: [Synth 8-5546] ROM "w_hit_way_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-6159] Found Keep on FSM register 'r_priority_2_reg' in module 'cArbMerge2_6b', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
*
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1908.742 ; gain = 414.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               34 Bit    Registers := 1     
	               16 Bit    Registers := 32    
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 32    
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 10    
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 138   
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 36    
	   3 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Dcache 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 10    
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sender 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module delay1Unit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module cArbMerge2_6b 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 3     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module Dcache_D_V_buffer 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 32    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 138   
Module dcache_plru_evict 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
Module dcache_tag_compare 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
Module Dcache_plru_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 32    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   3 Input      1 Bit        Muxes := 32    
Module cMutexMerge2_1b 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "w_hit_way_3" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design cMutexMerge2_1b has unconnected port rst
WARNING: [Synth 8-3331] design cMutexMerge6_outpmt_6b has unconnected port rst
WARNING: [Synth 8-3331] design Dcache has unconnected port i_freeNext_lsu
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1908.742 ; gain = 414.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2300.742 ; gain = 806.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2305.746 ; gain = 811.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2366.781 ; gain = 872.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin w_driveNext_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_northFire_1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_southFire_1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_southeastFire_1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_northwestFire_1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_northeastFire_1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_southwestFire_1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_free0Next_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_free1Next_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_free2Next_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_free3Next_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_free4Next_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_free5Next_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_free6Next_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_free7Next_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_drive2Next_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_drive3Next_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_drive4Next_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_drive5Next_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_drive6Next_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_drive7Next_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_northReset_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_southReset_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_northeastReset_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_northWestReset_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_southeastReset_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_southwestRest_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_northTrig_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_southTrig_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_southwestTrig_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_southeastTrig_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_northwestTrig_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_northeastTrig_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_northReq_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_southReq_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_southeastReq_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_southwestReq_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_northeastReq_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin w_northwestReq_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_cSelector5_fire2:i_freeNext0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_cMutexMerge2:i_data0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_cMutexMerge2:i_data1 to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_cMutexMerge3:i_data0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_cMutexMerge3:i_data1 to constant 0
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/github/memory_system/memory_system.srcs/sources_1/new/control/receiver.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/github/memory_system/memory_system.srcs/sources_1/new/control/contTap.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/github/memory_system/memory_system.srcs/sources_1/new/control/receiver.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/github/memory_system/memory_system.srcs/sources_1/new/control/contTap.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/github/memory_system/memory_system.srcs/sources_1/new/control/sender.v:32]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/github/memory_system/memory_system.srcs/sources_1/new/control/cArbMerge2_6b.v:104]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2371.340 ; gain = 877.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2371.340 ; gain = 877.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2371.340 ; gain = 877.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2371.340 ; gain = 877.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2371.340 ; gain = 877.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2371.340 ; gain = 877.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |Dcache_bank_dataSram0 |         1|
|2     |Dcache_bank_dataSram1 |         1|
|3     |Dcache_bank_tagSRAM   |         1|
+------+----------------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |Dcache_bank_dataSram0 |     1|
|2     |Dcache_bank_dataSram1 |     1|
|3     |Dcache_bank_tagSRAM   |     1|
|4     |BUFG                  |     2|
|5     |CARRY8                |     8|
|6     |LUT1                  |   159|
|7     |LUT2                  |   141|
|8     |LUT3                  |    63|
|9     |LUT4                  |   841|
|10    |LUT5                  |   463|
|11    |LUT6                  |  2668|
|12    |MUXF7                 |   126|
|13    |MUXF8                 |    34|
|14    |FDCE                  |   818|
|15    |FDPE                  |    26|
|16    |FDRE                  |    12|
|17    |IBUF                  |   371|
|18    |OBUF                  |   424|
+------+----------------------+------+

Report Instance Areas: 
+------+---------------------------+-----------------------+------+
|      |Instance                   |Module                 |Cells |
+------+---------------------------+-----------------------+------+
|1     |top                        |                       |  8380|
|2     |  u_cArbMerge2_6b          |cArbMerge2_6b          |   172|
|3     |    westPmtFifo            |cPmtFifo1__1           |    20|
|4     |      sender               |sender__5              |     4|
|5     |      pmtRelay0            |pmtRelay__2            |     9|
|6     |      receiver             |receiver__5            |     1|
|7     |      outdelay0            |delay1Unit__2          |     4|
|8     |      outdelay1            |delay1U__5             |     2|
|9     |    westTap                |contTap__1             |     2|
|10    |    eastPmtFifo            |cPmtFifo1              |    20|
|11    |      sender               |sender__2              |     4|
|12    |      pmtRelay0            |pmtRelay               |     9|
|13    |      receiver             |receiver__1            |     1|
|14    |      outdelay0            |delay1Unit__1          |     4|
|15    |      outdelay1            |delay1U__1             |     2|
|16    |    eastTap                |contTap__2             |     2|
|17    |    delay0                 |delay2U__1             |     4|
|18    |    delay3                 |delay2U__2             |     4|
|19    |    delay1                 |delay2U__3             |     4|
|20    |    delay2                 |delay2U__4             |     4|
|21    |    sendFifo               |cFifo1                 |    18|
|22    |      sender               |sender__3              |     4|
|23    |      relay0               |relay__1               |     8|
|24    |      receiver             |receiver__2            |     1|
|25    |      outdelay0            |delay1Unit             |     4|
|26    |  u_cMutexMerge6_outpmt_6b |cMutexMerge6_outpmt_6b |    46|
|27    |    firstTap               |contTap__3             |     2|
|28    |    secondTap              |contTap__4             |     2|
|29    |    thirdTap               |contTap__5             |     2|
|30    |    fourTap                |contTap__6             |     2|
|31    |    fiveTap                |contTap__7             |     2|
|32    |    sixTap                 |contTap__8             |     2|
|33    |    udt_delay1             |delay1U__2             |     2|
|34    |  u_PmtFifo1               |cPmtFifo2              |    26|
|35    |    relay1                 |relay__2               |     8|
|36    |    receiver               |receiver__3            |     1|
|37    |    outdelay0              |delay1U__3             |     2|
|38    |    outdelay1              |delay1U__4             |     2|
|39    |    relay0                 |pmtRelay__3            |     9|
|40    |    sender                 |sender__6              |     4|
|41    |  u_cSelector6             |cSelector6             |    24|
|42    |    sender                 |sender__4              |     4|
|43    |    relay0                 |relay__3               |     8|
|44    |    receiver               |receiver__4            |     1|
|45    |    outdelay0              |delay2U__5             |     4|
|46    |  u_dcache_tag_compare     |dcache_tag_compare     |  1919|
|47    |  u_cSelector5_fire2       |cSelector5_fire2       |    33|
|48    |    sender                 |sender                 |     4|
|49    |    relay0                 |relay__4               |     8|
|50    |    relay1                 |relay                  |     8|
|51    |    receiver               |receiver               |     1|
|52    |    outdelay0              |delay2U                |     4|
|53    |    outdelay1              |delay1U                |     2|
|54    |  u_cMutexMerge2           |cMutexMerge2_1b__1     |    10|
|55    |    firstTap               |contTap__11            |     2|
|56    |    secondTap              |contTap__10            |     2|
|57    |  u_cMutexMerge3           |cMutexMerge2_1b        |    10|
|58    |    firstTap               |contTap__9             |     2|
|59    |    secondTap              |contTap                |     2|
|60    |  u_Dcache_D_V_buffer      |Dcache_D_V_buffer      |  2005|
|61    |  u_Dcache_plru_buffer     |Dcache_plru_buffer     |   356|
+------+---------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2371.340 ; gain = 877.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 53 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 2371.340 ; gain = 702.863
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2371.340 ; gain = 877.082
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 541 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2473.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 373 instances were transformed.
  BUFG => BUFGCE: 2 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 371 instances

INFO: [Common 17-83] Releasing license: Synthesis
103 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 2473.348 ; gain = 2076.176
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2473.348 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/github/memory_system/memory_system.runs/synth_1/Dcache.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Dcache_utilization_synth.rpt -pb Dcache_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 30 21:35:17 2024...
