// Seed: 3114212272
module module_0;
  logic id_1;
  ;
  if (1) begin : LABEL_0
    wire id_2;
    ;
  end else begin : LABEL_1
    always @(posedge -1, posedge 1'b0) begin : LABEL_2
      id_1 = -1;
    end
    if (1) begin : LABEL_3
      `undef pp_3
    end
  end
  wire id_4;
  wire id_5;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd56
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  module_0 modCall_1 ();
  input wire id_3;
  inout wire _id_2;
  output wire id_1;
  wire id_9;
  wire id_10;
  logic [7:0]
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25;
  wire [(  -1  ) : -1] id_26;
  logic id_27;
  assign id_20[1] = 1'h0 * 1'd0;
  wire id_28, id_29;
  logic [-1 : (  id_2  )] id_30;
  wire id_31;
endmodule
