/* Generated by Yosys 0.53 (git sha1 53c22ab7c, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3) */

(* src = "../../feature_engine.sv:7.8" *)
module \feature_engine$top.u_feature_engine (clk, rst_n, in_valid, in_ready, out_valid, out_ready, price_in, ret_out, ema_out);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [31:0] _07_;
  wire [31:0] _08_;
  wire [31:0] _09_;
  wire [31:0] _10_;
  wire _11_;
  (* src = "../../feature_engine.sv:73.13-81.16" *)
  wire [31:0] _12_;
  (* src = "../../feature_engine.sv:73.13-81.16" *)
  wire [31:0] _13_;
  (* src = "../../feature_engine.sv:67.22-70.16" *)
  wire _14_;
  (* src = "../../feature_engine.sv:64.13-70.16" *)
  wire _15_;
  (* src = "../../feature_engine.sv:73.13-81.16" *)
  wire [31:0] _16_;
  wire [31:0] _17_;
  wire _18_;
  wire [31:0] _19_;
  wire _20_;
  wire [31:0] _21_;
  wire _22_;
  wire [31:0] _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  (* src = "../../feature_engine.sv:73.13-81.16" *)
  wire [31:0] _31_;
  (* src = "../../feature_engine.sv:35.11" *)
  wire accept_input;
  (* src = "../../feature_engine.sv:8.33" *)
  input clk;
  wire clk;
  (* src = "../../feature_engine.sv:36.11" *)
  wire consume_output;
  (* src = "../../feature_engine.sv:25.25" *)
  reg [31:0] ema;
  (* src = "../../feature_engine.sv:31.25" *)
  wire [31:0] ema_delta;
  (* src = "../../feature_engine.sv:32.25" *)
  wire [31:0] ema_next;
  (* src = "../../feature_engine.sv:20.33" *)
  output [31:0] ema_out;
  wire [31:0] ema_out;
  (* src = "../../feature_engine.sv:27.25" *)
  reg [31:0] ema_reg;
  (* src = "../../feature_engine.sv:13.33" *)
  output in_ready;
  wire in_ready;
  (* src = "../../feature_engine.sv:12.33" *)
  input in_valid;
  wire in_valid;
  (* src = "../../feature_engine.sv:18.33" *)
  input out_ready;
  wire out_ready;
  (* src = "../../feature_engine.sv:17.33" *)
  output out_valid;
  reg out_valid;
  (* src = "../../feature_engine.sv:24.25" *)
  reg [31:0] prev_price;
  (* src = "../../feature_engine.sv:14.33" *)
  input [31:0] price_in;
  wire [31:0] price_in;
  (* src = "../../feature_engine.sv:30.25" *)
  wire [31:0] ret_next;
  (* src = "../../feature_engine.sv:19.33" *)
  output [31:0] ret_out;
  wire [31:0] ret_out;
  (* src = "../../feature_engine.sv:26.25" *)
  reg [31:0] ret_reg;
  (* src = "../../feature_engine.sv:9.33" *)
  input rst_n;
  wire rst_n;
  assign _00_ = out_valid && (* src = "../../feature_engine.sv:39.29-39.51" *) out_ready;
  assign _04_ = in_valid && (* src = "../../feature_engine.sv:40.27-40.47" *) in_ready;
  assign _02_ = ! (* src = "../../feature_engine.sv:64.35-64.48" *) accept_input;
  assign _03_ = consume_output && (* src = "../../feature_engine.sv:64.17-64.48" *) _02_;
  assign _05_ = ~ (* src = "../../feature_engine.sv:43.23-43.33" *) out_valid;
  assign _06_ = _05_ || (* src = "../../feature_engine.sv:43.23-43.51" *) consume_output;
  assign _07_ = $signed(price_in) - (* src = "../../feature_engine.sv:46.23-46.44" *) $signed(prev_price);
  assign _08_ = $signed(ret_next) - (* src = "../../feature_engine.sv:47.24-47.38" *) $signed(ema);
  assign _10_ = $signed(ema) + (* src = "../../feature_engine.sv:48.23-48.56" *) $signed(_09_);
  assign _11_ = ! rst_n;
  (* src = "../../feature_engine.sv:55.5" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) ema <= 32'd0;
    else ema <= _12_;
  (* src = "../../feature_engine.sv:55.5" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) ema_reg <= 32'd0;
    else ema_reg <= _13_;
  (* src = "../../feature_engine.sv:55.5" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) out_valid <= 1'h0;
    else out_valid <= _15_;
  (* src = "../../feature_engine.sv:55.5" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) prev_price <= 32'd0;
    else prev_price <= _16_;
  (* src = "../../feature_engine.sv:55.5" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) ret_reg <= 32'd0;
    else ret_reg <= _31_;
  assign _17_ = _18_ ? (* src = "../../feature_engine.sv:73.31-81.16|../../feature_engine.sv:73.13-81.16" *) _10_ : ema_reg;
  assign _19_ = _20_ ? (* src = "../../feature_engine.sv:73.31-81.16|../../feature_engine.sv:73.13-81.16" *) _07_ : ret_reg;
  assign _21_ = _22_ ? (* src = "../../feature_engine.sv:73.31-81.16|../../feature_engine.sv:73.13-81.16" *) _10_ : ema;
  assign _23_ = _24_ ? (* src = "../../feature_engine.sv:73.31-81.16|../../feature_engine.sv:73.13-81.16" *) price_in : prev_price;
  assign _25_ = _26_ ? (* src = "../../feature_engine.sv:69.17-69.35|../../feature_engine.sv:67.22-70.16" *) 1'h1 : out_valid;
  assign _27_ = _28_ ? (* full_case = 32'd1 *) (* src = "../../feature_engine.sv:66.17-66.35|../../feature_engine.sv:64.13-70.16" *) 1'hx : _25_;
  assign _29_ = _30_ ? (* full_case = 32'd1 *) (* src = "../../feature_engine.sv:66.17-66.35|../../feature_engine.sv:64.13-70.16" *) 1'h0 : _14_;
  assign consume_output = _00_;
  assign accept_input = _04_;
  assign in_ready = _06_;
  assign ret_next = _07_;
  assign ema_delta = _08_;
  assign ema_next = _10_;
  assign ret_out = ret_reg;
  assign ema_out = ema_reg;
  assign _18_ = accept_input;
  assign _13_ = _17_;
  assign _20_ = accept_input;
  assign _31_ = _19_;
  assign _22_ = accept_input;
  assign _12_ = _21_;
  assign _24_ = accept_input;
  assign _16_ = _23_;
  assign _26_ = accept_input;
  assign _28_ = _03_;
  assign _14_ = _27_;
  assign _30_ = _03_;
  assign _15_ = _29_;
  assign _09_ = { _08_[31], _08_[31], _08_[31], _08_[31], _08_[31], _08_[31:5] };
  assign _01_ = rst_n;
endmodule

(* src = "../../risk_engine.sv:7.8" *)
module \risk_engine$top.u_risk_engine (clk, rst_n, in_valid, in_ready, out_valid, out_ready, position_in, beta_in, allow_trade, kill_switch);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire [31:0] _13_;
  wire [31:0] _14_;
  wire [63:0] _15_;
  wire [63:0] _16_;
  (* src = "../../risk_engine.sv:74.13-77.16" *)
  wire _17_;
  (* src = "../../risk_engine.sv:74.13-77.16" *)
  wire _18_;
  (* src = "../../risk_engine.sv:68.22-71.16" *)
  wire _19_;
  (* src = "../../risk_engine.sv:65.13-71.16" *)
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  (* src = "../../fxp_pkg.sv:37.33" *)
  wire [31:0] _31_;
  (* src = "../../fxp_pkg.sv:44.33" *)
  wire [31:0] _32_;
  (* src = "../../fxp_pkg.sv:45.33" *)
  wire [31:0] _33_;
  (* src = "../../risk_engine.sv:29.25" *)
  wire [31:0] abs_pos;
  (* src = "../../risk_engine.sv:35.11" *)
  wire accept_input;
  (* src = "../../risk_engine.sv:20.33" *)
  output allow_trade;
  wire allow_trade;
  (* src = "../../risk_engine.sv:31.11" *)
  wire allow_trade_next;
  (* src = "../../risk_engine.sv:25.11" *)
  reg allow_trade_reg;
  (* src = "../../risk_engine.sv:15.33" *)
  input [31:0] beta_in;
  wire [31:0] beta_in;
  (* src = "../../risk_engine.sv:8.33" *)
  input clk;
  wire clk;
  (* src = "../../risk_engine.sv:36.11" *)
  wire consume_output;
  (* src = "../../risk_engine.sv:30.25" *)
  wire [31:0] expo;
  (* src = "../../risk_engine.sv:13.33" *)
  output in_ready;
  wire in_ready;
  (* src = "../../risk_engine.sv:12.33" *)
  input in_valid;
  wire in_valid;
  (* src = "../../risk_engine.sv:21.33" *)
  output kill_switch;
  wire kill_switch;
  (* src = "../../risk_engine.sv:32.11" *)
  wire kill_switch_next;
  (* src = "../../risk_engine.sv:26.11" *)
  reg kill_switch_reg;
  (* src = "../../risk_engine.sv:19.33" *)
  input out_ready;
  wire out_ready;
  (* src = "../../risk_engine.sv:18.33" *)
  output out_valid;
  reg out_valid;
  (* src = "../../risk_engine.sv:14.33" *)
  input [31:0] position_in;
  wire [31:0] position_in;
  (* src = "../../risk_engine.sv:9.33" *)
  input rst_n;
  wire rst_n;
  assign _00_ = out_valid && (* src = "../../risk_engine.sv:39.29-39.51" *) out_ready;
  assign _09_ = in_valid && (* src = "../../risk_engine.sv:40.27-40.47" *) in_ready;
  assign _01_ = $signed(expo) > (* src = "../../risk_engine.sv:50.32-50.44" *) $signed(32'd131072);
  assign _02_ = _01_ ? (* src = "../../risk_engine.sv:50.31-50.59" *) 1'h1 : 1'h0;
  assign _03_ = $signed(expo) > (* src = "../../risk_engine.sv:51.32-51.44" *) $signed(32'd131072);
  assign _04_ = _03_ ? (* src = "../../risk_engine.sv:51.31-51.59" *) 1'h0 : 1'h1;
  assign _05_ = ! rst_n;
  assign _07_ = ! (* src = "../../risk_engine.sv:65.35-65.48" *) accept_input;
  assign _08_ = consume_output && (* src = "../../risk_engine.sv:65.17-65.48" *) _07_;
  assign _10_ = ~ (* src = "../../risk_engine.sv:43.23-43.33" *) out_valid;
  assign _11_ = _10_ || (* src = "../../risk_engine.sv:43.23-43.51" *) consume_output;
  assign _12_ = $signed(position_in) < (* src = "../../fxp_pkg.sv:39.16-39.21" *) $signed(32'd0);
  assign _13_ = - (* src = "../../fxp_pkg.sv:39.25-39.27" *) $signed(position_in);
  assign _14_ = _12_ ? (* src = "../../fxp_pkg.sv:39.15-39.31" *) _13_ : position_in;
  assign _15_ = $signed({ abs_pos[31], abs_pos[31], abs_pos[31], abs_pos[31], abs_pos[31], abs_pos[31], abs_pos[31], abs_pos[31], abs_pos[31], abs_pos[31], abs_pos[31], abs_pos[31], abs_pos[31], abs_pos[31], abs_pos[31], abs_pos[31], abs_pos[31], abs_pos[31], abs_pos[31], abs_pos[31], abs_pos[31], abs_pos[31], abs_pos[31], abs_pos[31], abs_pos[31], abs_pos[31], abs_pos[31], abs_pos[31], abs_pos[31], abs_pos[31], abs_pos[31], abs_pos[31], abs_pos }) * (* src = "../../fxp_pkg.sv:49.17-49.40" *) $signed({ beta_in[31], beta_in[31], beta_in[31], beta_in[31], beta_in[31], beta_in[31], beta_in[31], beta_in[31], beta_in[31], beta_in[31], beta_in[31], beta_in[31], beta_in[31], beta_in[31], beta_in[31], beta_in[31], beta_in[31], beta_in[31], beta_in[31], beta_in[31], beta_in[31], beta_in[31], beta_in[31], beta_in[31], beta_in[31], beta_in[31], beta_in[31], beta_in[31], beta_in[31], beta_in[31], beta_in[31], beta_in[31], beta_in });
  (* src = "../../risk_engine.sv:58.5" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) allow_trade_reg <= 1'h0;
    else allow_trade_reg <= _17_;
  (* src = "../../risk_engine.sv:58.5" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) kill_switch_reg <= 1'h0;
    else kill_switch_reg <= _18_;
  (* src = "../../risk_engine.sv:58.5" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) out_valid <= 1'h0;
    else out_valid <= _20_;
  assign _21_ = _22_ ? (* full_case = 32'd1 *) (* src = "../../risk_engine.sv:67.17-67.35|../../risk_engine.sv:65.13-71.16" *) 1'hx : _29_;
  assign _23_ = _24_ ? (* full_case = 32'd1 *) (* src = "../../risk_engine.sv:67.17-67.35|../../risk_engine.sv:65.13-71.16" *) 1'h0 : _19_;
  assign _25_ = _26_ ? (* src = "../../risk_engine.sv:74.31-77.16|../../risk_engine.sv:74.13-77.16" *) _02_ : kill_switch_reg;
  assign _27_ = _28_ ? (* src = "../../risk_engine.sv:74.31-77.16|../../risk_engine.sv:74.13-77.16" *) _04_ : allow_trade_reg;
  assign _29_ = _30_ ? (* src = "../../risk_engine.sv:70.17-70.35|../../risk_engine.sv:68.22-71.16" *) 1'h1 : out_valid;
  assign consume_output = _00_;
  assign accept_input = _09_;
  assign in_ready = _11_;
  assign abs_pos = _14_;
  assign expo = _16_[31:0];
  assign kill_switch_next = _02_;
  assign allow_trade_next = _04_;
  assign allow_trade = allow_trade_reg;
  assign kill_switch = kill_switch_reg;
  assign _26_ = accept_input;
  assign _18_ = _25_;
  assign _28_ = accept_input;
  assign _17_ = _27_;
  assign _30_ = accept_input;
  assign _22_ = _08_;
  assign _19_ = _21_;
  assign _24_ = _08_;
  assign _20_ = _23_;
  assign _16_ = { _15_[63], _15_[63], _15_[63], _15_[63], _15_[63], _15_[63], _15_[63], _15_[63], _15_[63], _15_[63], _15_[63], _15_[63], _15_[63], _15_[63], _15_[63], _15_[63], _15_[63:16] };
  assign _06_ = rst_n;
endmodule

(* src = "../../signal_engine.sv:7.8" *)
module \signal_engine$top.u_signal_engine (clk, rst_n, in_valid, in_ready, out_valid, out_ready, ret_in, ema_in, signal_out);
  wire _00_;
  wire [31:0] _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire [63:0] _09_;
  wire [63:0] _10_;
  wire [63:0] _11_;
  wire [63:0] _12_;
  (* src = "../../signal_engine.sv:60.22-63.16" *)
  wire _13_;
  (* src = "../../signal_engine.sv:57.13-63.16" *)
  wire _14_;
  wire [31:0] _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  (* src = "../../fxp_pkg.sv:44.33" *)
  wire [31:0] _23_;
  (* src = "../../fxp_pkg.sv:45.33" *)
  wire [31:0] _24_;
  (* src = "../../signal_engine.sv:66.13-68.16" *)
  wire [31:0] _25_;
  (* src = "../../signal_engine.sv:32.11" *)
  wire accept_input;
  (* src = "../../signal_engine.sv:8.33" *)
  input clk;
  wire clk;
  (* src = "../../signal_engine.sv:33.11" *)
  wire consume_output;
  (* src = "../../signal_engine.sv:15.33" *)
  input [31:0] ema_in;
  wire [31:0] ema_in;
  (* src = "../../signal_engine.sv:13.33" *)
  output in_ready;
  wire in_ready;
  (* src = "../../signal_engine.sv:12.33" *)
  input in_valid;
  wire in_valid;
  (* src = "../../signal_engine.sv:19.33" *)
  input out_ready;
  wire out_ready;
  (* src = "../../signal_engine.sv:18.33" *)
  output out_valid;
  reg out_valid;
  (* src = "../../signal_engine.sv:14.33" *)
  input [31:0] ret_in;
  wire [31:0] ret_in;
  (* src = "../../signal_engine.sv:9.33" *)
  input rst_n;
  wire rst_n;
  (* src = "../../signal_engine.sv:27.25" *)
  wire [31:0] signal_next;
  (* src = "../../signal_engine.sv:20.33" *)
  output [31:0] signal_out;
  wire [31:0] signal_out;
  (* src = "../../signal_engine.sv:24.25" *)
  reg [31:0] signal_reg;
  (* src = "../../signal_engine.sv:28.25" *)
  wire [31:0] term1;
  (* src = "../../signal_engine.sv:29.25" *)
  wire [31:0] term2;
  assign _00_ = out_valid && (* src = "../../signal_engine.sv:36.29-36.51" *) out_ready;
  assign _06_ = in_valid && (* src = "../../signal_engine.sv:37.27-37.47" *) in_ready;
  assign _01_ = $signed(term1) + (* src = "../../signal_engine.sv:45.26-45.39" *) $signed(term2);
  assign _02_ = ! rst_n;
  assign _04_ = ! (* src = "../../signal_engine.sv:57.35-57.48" *) accept_input;
  assign _05_ = consume_output && (* src = "../../signal_engine.sv:57.17-57.48" *) _04_;
  assign _07_ = ~ (* src = "../../signal_engine.sv:40.23-40.33" *) out_valid;
  assign _08_ = _07_ || (* src = "../../signal_engine.sv:40.23-40.51" *) consume_output;
  assign _09_ = $signed({ ret_in[31], ret_in[31], ret_in[31], ret_in[31], ret_in[31], ret_in[31], ret_in[31], ret_in[31], ret_in[31], ret_in[31], ret_in[31], ret_in[31], ret_in[31], ret_in[31], ret_in[31], ret_in[31], ret_in[31], ret_in[31], ret_in[31], ret_in[31], ret_in[31], ret_in[31], ret_in[31], ret_in[31], ret_in[31], ret_in[31], ret_in[31], ret_in[31], ret_in[31], ret_in[31], ret_in[31], ret_in[31], ret_in }) * (* src = "../../fxp_pkg.sv:49.17-49.40" *) $signed(64'h000000000000c000);
  assign _11_ = $signed({ ema_in[31], ema_in[31], ema_in[31], ema_in[31], ema_in[31], ema_in[31], ema_in[31], ema_in[31], ema_in[31], ema_in[31], ema_in[31], ema_in[31], ema_in[31], ema_in[31], ema_in[31], ema_in[31], ema_in[31], ema_in[31], ema_in[31], ema_in[31], ema_in[31], ema_in[31], ema_in[31], ema_in[31], ema_in[31], ema_in[31], ema_in[31], ema_in[31], ema_in[31], ema_in[31], ema_in[31], ema_in[31], ema_in }) * (* src = "../../fxp_pkg.sv:49.17-49.40" *) $signed(64'h0000000000004000);
  (* src = "../../signal_engine.sv:51.5" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) out_valid <= 1'h0;
    else out_valid <= _14_;
  (* src = "../../signal_engine.sv:51.5" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) signal_reg <= 32'd0;
    else signal_reg <= _25_;
  assign _15_ = _16_ ? (* src = "../../signal_engine.sv:67.17-67.43|../../signal_engine.sv:66.13-68.16" *) _01_ : signal_reg;
  assign _17_ = _18_ ? (* src = "../../signal_engine.sv:62.17-62.35|../../signal_engine.sv:60.22-63.16" *) 1'h1 : out_valid;
  assign _19_ = _20_ ? (* full_case = 32'd1 *) (* src = "../../signal_engine.sv:59.17-59.35|../../signal_engine.sv:57.13-63.16" *) 1'hx : _17_;
  assign _21_ = _22_ ? (* full_case = 32'd1 *) (* src = "../../signal_engine.sv:59.17-59.35|../../signal_engine.sv:57.13-63.16" *) 1'h0 : _13_;
  assign consume_output = _00_;
  assign accept_input = _06_;
  assign in_ready = _08_;
  assign term1 = _10_[31:0];
  assign term2 = _12_[31:0];
  assign signal_next = _01_;
  assign signal_out = signal_reg;
  assign _16_ = accept_input;
  assign _25_ = _15_;
  assign _18_ = accept_input;
  assign _20_ = _05_;
  assign _13_ = _19_;
  assign _22_ = _05_;
  assign _14_ = _21_;
  assign _10_ = { _09_[63], _09_[63], _09_[63], _09_[63], _09_[63], _09_[63], _09_[63], _09_[63], _09_[63], _09_[63], _09_[63], _09_[63], _09_[63], _09_[63], _09_[63], _09_[63], _09_[63:16] };
  assign _12_ = { _11_[63], _11_[63], _11_[63], _11_[63], _11_[63], _11_[63], _11_[63], _11_[63], _11_[63], _11_[63], _11_[63], _11_[63], _11_[63], _11_[63], _11_[63], _11_[63], _11_[63:16] };
  assign _03_ = rst_n;
endmodule

(* top =  1  *)
(* src = "../../top.sv:1.8" *)
module top(clk, rst_n, in_valid, in_ready, in_data, out_valid, out_ready, out_data);
  (* src = "../../top.sv:2.18" *)
  input clk;
  wire clk;
  (* src = "../../top.sv:17.25" *)
  wire [31:0] fe_ema;
  (* src = "../../top.sv:15.21" *)
  wire fe_ready;
  (* src = "../../top.sv:16.25" *)
  wire [31:0] fe_ret;
  (* src = "../../top.sv:15.11" *)
  wire fe_valid;
  (* src = "../../top.sv:7.32" *)
  input [31:0] in_data;
  wire [31:0] in_data;
  (* src = "../../top.sv:6.18" *)
  output in_ready;
  wire in_ready;
  (* src = "../../top.sv:5.18" *)
  input in_valid;
  wire in_valid;
  (* src = "../../top.sv:11.32" *)
  output [31:0] out_data;
  wire [31:0] out_data;
  (* src = "../../top.sv:10.18" *)
  input out_ready;
  wire out_ready;
  (* src = "../../top.sv:9.18" *)
  output out_valid;
  wire out_valid;
  (* src = "../../top.sv:3.18" *)
  input rst_n;
  wire rst_n;
  (* src = "../../top.sv:19.21" *)
  wire se_ready;
  (* src = "../../top.sv:20.25" *)
  wire [31:0] se_signal;
  (* src = "../../top.sv:19.11" *)
  wire se_valid;
  (* src = "../../top.sv:23.20" *)
  \feature_engine$top.u_feature_engine  u_feature_engine (
    .clk(clk),
    .ema_out(fe_ema),
    .in_ready(in_ready),
    .in_valid(in_valid),
    .out_ready(fe_ready),
    .out_valid(fe_valid),
    .price_in(in_data),
    .ret_out(fe_ret),
    .rst_n(rst_n)
  );
  (* src = "../../top.sv:51.17" *)
  \risk_engine$top.u_risk_engine  u_risk_engine (
    .allow_trade(out_data[0]),
    .beta_in(32'd65536),
    .clk(clk),
    .in_ready(se_ready),
    .in_valid(se_valid),
    .out_ready(out_ready),
    .out_valid(out_valid),
    .position_in(se_signal),
    .rst_n(rst_n)
  );
  (* src = "../../top.sv:36.19" *)
  \signal_engine$top.u_signal_engine  u_signal_engine (
    .clk(clk),
    .ema_in(fe_ema),
    .in_ready(fe_ready),
    .in_valid(fe_valid),
    .out_ready(se_ready),
    .out_valid(se_valid),
    .ret_in(fe_ret),
    .rst_n(rst_n),
    .signal_out(se_signal)
  );
endmodule
