Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Sun Dec 25 14:18:25 2022
| Host         : DESKTOP-OFCPHVJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file face_control_sets_placed.rpt
| Design       : face
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              41 |           14 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+---------------+----------------------+------------------+----------------+
|    Clock Signal   | Enable Signal |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-------------------+---------------+----------------------+------------------+----------------+
|  clk_IBUF_BUFG    |               |                      |                2 |              4 |
|  clk25MHz_reg_n_0 |               | clear                |                6 |             10 |
|  clk25MHz_reg_n_0 | counter_y     | counter_y[9]_i_1_n_0 |                3 |             10 |
|  clk_IBUF_BUFG    |               | clk25MHz             |                8 |             31 |
+-------------------+---------------+----------------------+------------------+----------------+


