{"Source Block": ["hdl/library/util_hbm/util_hbm.v@196:206@HdlStmAssign", "wire [NUM_M-1:0] rd_response_valid_loc;\nwire [NUM_M-1:0] wr_response_valid_loc;\nwire             wr_eot_pending_all;\nwire             rd_eot_pending_all;\n\nassign wr_request_ready = &wr_request_ready_loc;\nassign rd_request_ready = &rd_request_ready_loc;\n\n// Aggregate end of transfer from all masters\nreg [NUM_M-1:0] wr_eot_pending = {NUM_M{1'b0}};\nreg [NUM_M-1:0] rd_eot_pending = {NUM_M{1'b0}};\n"], "Clone Blocks": [["hdl/library/util_hbm/util_hbm.v@193:203", "wire [NUM_M-1:0] rd_request_ready_loc;\nwire [NUM_M-1:0] wr_request_eot_loc;\nwire [NUM_M-1:0] rd_request_eot_loc;\nwire [NUM_M-1:0] rd_response_valid_loc;\nwire [NUM_M-1:0] wr_response_valid_loc;\nwire             wr_eot_pending_all;\nwire             rd_eot_pending_all;\n\nassign wr_request_ready = &wr_request_ready_loc;\nassign rd_request_ready = &rd_request_ready_loc;\n\n"], ["hdl/library/util_hbm/util_hbm.v@187:197", "\nlocalparam NUM_M_LOG2 = $clog2(NUM_M);\n\ngenvar i;\n\nwire [NUM_M-1:0] wr_request_ready_loc;\nwire [NUM_M-1:0] rd_request_ready_loc;\nwire [NUM_M-1:0] wr_request_eot_loc;\nwire [NUM_M-1:0] rd_request_eot_loc;\nwire [NUM_M-1:0] rd_response_valid_loc;\nwire [NUM_M-1:0] wr_response_valid_loc;\n"], ["hdl/library/util_hbm/util_hbm.v@189:199", "\ngenvar i;\n\nwire [NUM_M-1:0] wr_request_ready_loc;\nwire [NUM_M-1:0] rd_request_ready_loc;\nwire [NUM_M-1:0] wr_request_eot_loc;\nwire [NUM_M-1:0] rd_request_eot_loc;\nwire [NUM_M-1:0] rd_response_valid_loc;\nwire [NUM_M-1:0] wr_response_valid_loc;\nwire             wr_eot_pending_all;\nwire             rd_eot_pending_all;\n"], ["hdl/library/util_hbm/util_hbm.v@197:207", "wire [NUM_M-1:0] wr_response_valid_loc;\nwire             wr_eot_pending_all;\nwire             rd_eot_pending_all;\n\nassign wr_request_ready = &wr_request_ready_loc;\nassign rd_request_ready = &rd_request_ready_loc;\n\n// Aggregate end of transfer from all masters\nreg [NUM_M-1:0] wr_eot_pending = {NUM_M{1'b0}};\nreg [NUM_M-1:0] rd_eot_pending = {NUM_M{1'b0}};\n\n"], ["hdl/library/util_hbm/util_hbm.v@191:201", "\nwire [NUM_M-1:0] wr_request_ready_loc;\nwire [NUM_M-1:0] rd_request_ready_loc;\nwire [NUM_M-1:0] wr_request_eot_loc;\nwire [NUM_M-1:0] rd_request_eot_loc;\nwire [NUM_M-1:0] rd_response_valid_loc;\nwire [NUM_M-1:0] wr_response_valid_loc;\nwire             wr_eot_pending_all;\nwire             rd_eot_pending_all;\n\nassign wr_request_ready = &wr_request_ready_loc;\n"], ["hdl/library/util_hbm/util_hbm.v@192:202", "wire [NUM_M-1:0] wr_request_ready_loc;\nwire [NUM_M-1:0] rd_request_ready_loc;\nwire [NUM_M-1:0] wr_request_eot_loc;\nwire [NUM_M-1:0] rd_request_eot_loc;\nwire [NUM_M-1:0] rd_response_valid_loc;\nwire [NUM_M-1:0] wr_response_valid_loc;\nwire             wr_eot_pending_all;\nwire             rd_eot_pending_all;\n\nassign wr_request_ready = &wr_request_ready_loc;\nassign rd_request_ready = &rd_request_ready_loc;\n"], ["hdl/library/util_hbm/util_hbm.v@190:200", "genvar i;\n\nwire [NUM_M-1:0] wr_request_ready_loc;\nwire [NUM_M-1:0] rd_request_ready_loc;\nwire [NUM_M-1:0] wr_request_eot_loc;\nwire [NUM_M-1:0] rd_request_eot_loc;\nwire [NUM_M-1:0] rd_response_valid_loc;\nwire [NUM_M-1:0] wr_response_valid_loc;\nwire             wr_eot_pending_all;\nwire             rd_eot_pending_all;\n\n"], ["hdl/library/util_hbm/util_hbm.v@201:211", "assign wr_request_ready = &wr_request_ready_loc;\nassign rd_request_ready = &rd_request_ready_loc;\n\n// Aggregate end of transfer from all masters\nreg [NUM_M-1:0] wr_eot_pending = {NUM_M{1'b0}};\nreg [NUM_M-1:0] rd_eot_pending = {NUM_M{1'b0}};\n\nassign wr_eot_pending_all = &wr_eot_pending;\nassign rd_eot_pending_all = &rd_eot_pending;\n\nwire [NUM_M-1:0] s_axis_ready_loc;\n"], ["hdl/library/util_hbm/util_hbm.v@188:198", "localparam NUM_M_LOG2 = $clog2(NUM_M);\n\ngenvar i;\n\nwire [NUM_M-1:0] wr_request_ready_loc;\nwire [NUM_M-1:0] rd_request_ready_loc;\nwire [NUM_M-1:0] wr_request_eot_loc;\nwire [NUM_M-1:0] rd_request_eot_loc;\nwire [NUM_M-1:0] rd_response_valid_loc;\nwire [NUM_M-1:0] wr_response_valid_loc;\nwire             wr_eot_pending_all;\n"], ["hdl/library/util_hbm/util_hbm.v@194:204", "wire [NUM_M-1:0] wr_request_eot_loc;\nwire [NUM_M-1:0] rd_request_eot_loc;\nwire [NUM_M-1:0] rd_response_valid_loc;\nwire [NUM_M-1:0] wr_response_valid_loc;\nwire             wr_eot_pending_all;\nwire             rd_eot_pending_all;\n\nassign wr_request_ready = &wr_request_ready_loc;\nassign rd_request_ready = &rd_request_ready_loc;\n\n// Aggregate end of transfer from all masters\n"]], "Diff Content": {"Delete": [[201, "assign wr_request_ready = &wr_request_ready_loc;\n"]], "Add": []}}