xst -intstyle ise -ifn "C:/Users/akabh/assgn3_grp60/RCA_8_bit.xst" -ofn "C:/Users/akabh/assgn3_grp60/RCA_8_bit.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc7a100t-csg324-3 RCA_8_bit.ngc RCA_8_bit.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o RCA_8_bit_map.ncd RCA_8_bit.ngd RCA_8_bit.pcf 
par -w -intstyle ise -ol high -mt off RCA_8_bit_map.ncd RCA_8_bit.ncd RCA_8_bit.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml RCA_8_bit.twx RCA_8_bit.ncd -o RCA_8_bit.twr RCA_8_bit.pcf 
netgen -intstyle ise -s 3  -pcf RCA_8_bit.pcf -sdf_anno true -sdf_path "netgen/par" -insert_glbl true -insert_pp_buffers true -w -dir netgen/par -ofmt verilog -sim RCA_8_bit.ncd RCA_8_bit_timesim.v 
