|cycloneIII_3c120_niosII_standard
top_button[0] => top_in_port_to_the_button_pio[0].IN1
top_button[1] => top_in_port_to_the_button_pio[1].IN1
top_button[2] => top_in_port_to_the_button_pio[2].IN1
top_button[3] => top_in_port_to_the_button_pio[3].IN1
top_clkin_125 => top_clkin_125.IN1
top_clkin_50 => top_clkin_50.IN1
top_enet_rx_clk => top_clk_to_tse_pll.IN1
top_enet_rx_dv => top_rx_control_to_the_tse_mac.IN1
top_enet_rxd[0] => top_rgmii_in_to_the_tse_mac[0].IN1
top_enet_rxd[1] => top_rgmii_in_to_the_tse_mac[1].IN1
top_enet_rxd[2] => top_rgmii_in_to_the_tse_mac[2].IN1
top_enet_rxd[3] => top_rgmii_in_to_the_tse_mac[3].IN1
top_reset_n => top_internal_reset_n.IN2
top_ddr2_ck_n[0] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.mem_clk_n_to_and_from_the_ddr2_sdram
top_ddr2_ck_n[1] <> <UNC>
top_ddr2_ck_p[0] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.mem_clk_to_and_from_the_ddr2_sdram
top_ddr2_ck_p[1] <> <UNC>
top_ddr2bot_dq[0] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.mem_dq_to_and_from_the_ddr2_sdram
top_ddr2bot_dq[1] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.mem_dq_to_and_from_the_ddr2_sdram
top_ddr2bot_dq[2] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.mem_dq_to_and_from_the_ddr2_sdram
top_ddr2bot_dq[3] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.mem_dq_to_and_from_the_ddr2_sdram
top_ddr2bot_dq[4] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.mem_dq_to_and_from_the_ddr2_sdram
top_ddr2bot_dq[5] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.mem_dq_to_and_from_the_ddr2_sdram
top_ddr2bot_dq[6] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.mem_dq_to_and_from_the_ddr2_sdram
top_ddr2bot_dq[7] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.mem_dq_to_and_from_the_ddr2_sdram
top_ddr2bot_dq[8] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.mem_dq_to_and_from_the_ddr2_sdram
top_ddr2bot_dq[9] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.mem_dq_to_and_from_the_ddr2_sdram
top_ddr2bot_dq[10] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.mem_dq_to_and_from_the_ddr2_sdram
top_ddr2bot_dq[11] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.mem_dq_to_and_from_the_ddr2_sdram
top_ddr2bot_dq[12] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.mem_dq_to_and_from_the_ddr2_sdram
top_ddr2bot_dq[13] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.mem_dq_to_and_from_the_ddr2_sdram
top_ddr2bot_dq[14] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.mem_dq_to_and_from_the_ddr2_sdram
top_ddr2bot_dq[15] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.mem_dq_to_and_from_the_ddr2_sdram
top_ddr2bot_dqs[0] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.mem_dqs_to_and_from_the_ddr2_sdram
top_ddr2bot_dqs[1] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.mem_dqs_to_and_from_the_ddr2_sdram
top_enet_mdio <> top_enet_mdio
top_fsd[0] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.flash_tristate_bridge_data
top_fsd[1] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.flash_tristate_bridge_data
top_fsd[2] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.flash_tristate_bridge_data
top_fsd[3] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.flash_tristate_bridge_data
top_fsd[4] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.flash_tristate_bridge_data
top_fsd[5] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.flash_tristate_bridge_data
top_fsd[6] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.flash_tristate_bridge_data
top_fsd[7] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.flash_tristate_bridge_data
top_fsd[8] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.flash_tristate_bridge_data
top_fsd[9] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.flash_tristate_bridge_data
top_fsd[10] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.flash_tristate_bridge_data
top_fsd[11] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.flash_tristate_bridge_data
top_fsd[12] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.flash_tristate_bridge_data
top_fsd[13] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.flash_tristate_bridge_data
top_fsd[14] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.flash_tristate_bridge_data
top_fsd[15] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.flash_tristate_bridge_data
top_fsd[16] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.flash_tristate_bridge_data
top_fsd[17] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.flash_tristate_bridge_data
top_fsd[18] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.flash_tristate_bridge_data
top_fsd[19] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.flash_tristate_bridge_data
top_fsd[20] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.flash_tristate_bridge_data
top_fsd[21] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.flash_tristate_bridge_data
top_fsd[22] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.flash_tristate_bridge_data
top_fsd[23] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.flash_tristate_bridge_data
top_fsd[24] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.flash_tristate_bridge_data
top_fsd[25] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.flash_tristate_bridge_data
top_fsd[26] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.flash_tristate_bridge_data
top_fsd[27] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.flash_tristate_bridge_data
top_fsd[28] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.flash_tristate_bridge_data
top_fsd[29] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.flash_tristate_bridge_data
top_fsd[30] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.flash_tristate_bridge_data
top_fsd[31] <> cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance.flash_tristate_bridge_data


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance
clk => clk.IN9
clk_125 => clk_125.IN2
clk_to_tse_pll => clk_to_tse_pll.IN5
reset_n => reset_n_sources.IN1
in_port_to_the_button_pio[0] => in_port_to_the_button_pio[0].IN1
in_port_to_the_button_pio[1] => in_port_to_the_button_pio[1].IN1
in_port_to_the_button_pio[2] => in_port_to_the_button_pio[2].IN1
in_port_to_the_button_pio[3] => in_port_to_the_button_pio[3].IN1
global_reset_n_to_the_ddr2_sdram => global_reset_n_to_the_ddr2_sdram.IN1
mem_clk_n_to_and_from_the_ddr2_sdram <> ddr2_sdram:the_ddr2_sdram.mem_clk_n
mem_clk_to_and_from_the_ddr2_sdram <> ddr2_sdram:the_ddr2_sdram.mem_clk
mem_dq_to_and_from_the_ddr2_sdram[0] <> ddr2_sdram:the_ddr2_sdram.mem_dq
mem_dq_to_and_from_the_ddr2_sdram[1] <> ddr2_sdram:the_ddr2_sdram.mem_dq
mem_dq_to_and_from_the_ddr2_sdram[2] <> ddr2_sdram:the_ddr2_sdram.mem_dq
mem_dq_to_and_from_the_ddr2_sdram[3] <> ddr2_sdram:the_ddr2_sdram.mem_dq
mem_dq_to_and_from_the_ddr2_sdram[4] <> ddr2_sdram:the_ddr2_sdram.mem_dq
mem_dq_to_and_from_the_ddr2_sdram[5] <> ddr2_sdram:the_ddr2_sdram.mem_dq
mem_dq_to_and_from_the_ddr2_sdram[6] <> ddr2_sdram:the_ddr2_sdram.mem_dq
mem_dq_to_and_from_the_ddr2_sdram[7] <> ddr2_sdram:the_ddr2_sdram.mem_dq
mem_dq_to_and_from_the_ddr2_sdram[8] <> ddr2_sdram:the_ddr2_sdram.mem_dq
mem_dq_to_and_from_the_ddr2_sdram[9] <> ddr2_sdram:the_ddr2_sdram.mem_dq
mem_dq_to_and_from_the_ddr2_sdram[10] <> ddr2_sdram:the_ddr2_sdram.mem_dq
mem_dq_to_and_from_the_ddr2_sdram[11] <> ddr2_sdram:the_ddr2_sdram.mem_dq
mem_dq_to_and_from_the_ddr2_sdram[12] <> ddr2_sdram:the_ddr2_sdram.mem_dq
mem_dq_to_and_from_the_ddr2_sdram[13] <> ddr2_sdram:the_ddr2_sdram.mem_dq
mem_dq_to_and_from_the_ddr2_sdram[14] <> ddr2_sdram:the_ddr2_sdram.mem_dq
mem_dq_to_and_from_the_ddr2_sdram[15] <> ddr2_sdram:the_ddr2_sdram.mem_dq
mem_dqs_to_and_from_the_ddr2_sdram[0] <> ddr2_sdram:the_ddr2_sdram.mem_dqs
mem_dqs_to_and_from_the_ddr2_sdram[1] <> ddr2_sdram:the_ddr2_sdram.mem_dqs
flash_tristate_bridge_data[0] <> flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave.flash_tristate_bridge_data
flash_tristate_bridge_data[1] <> flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave.flash_tristate_bridge_data
flash_tristate_bridge_data[2] <> flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave.flash_tristate_bridge_data
flash_tristate_bridge_data[3] <> flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave.flash_tristate_bridge_data
flash_tristate_bridge_data[4] <> flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave.flash_tristate_bridge_data
flash_tristate_bridge_data[5] <> flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave.flash_tristate_bridge_data
flash_tristate_bridge_data[6] <> flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave.flash_tristate_bridge_data
flash_tristate_bridge_data[7] <> flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave.flash_tristate_bridge_data
flash_tristate_bridge_data[8] <> flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave.flash_tristate_bridge_data
flash_tristate_bridge_data[9] <> flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave.flash_tristate_bridge_data
flash_tristate_bridge_data[10] <> flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave.flash_tristate_bridge_data
flash_tristate_bridge_data[11] <> flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave.flash_tristate_bridge_data
flash_tristate_bridge_data[12] <> flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave.flash_tristate_bridge_data
flash_tristate_bridge_data[13] <> flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave.flash_tristate_bridge_data
flash_tristate_bridge_data[14] <> flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave.flash_tristate_bridge_data
flash_tristate_bridge_data[15] <> flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave.flash_tristate_bridge_data
flash_tristate_bridge_data[16] <> flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave.flash_tristate_bridge_data
flash_tristate_bridge_data[17] <> flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave.flash_tristate_bridge_data
flash_tristate_bridge_data[18] <> flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave.flash_tristate_bridge_data
flash_tristate_bridge_data[19] <> flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave.flash_tristate_bridge_data
flash_tristate_bridge_data[20] <> flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave.flash_tristate_bridge_data
flash_tristate_bridge_data[21] <> flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave.flash_tristate_bridge_data
flash_tristate_bridge_data[22] <> flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave.flash_tristate_bridge_data
flash_tristate_bridge_data[23] <> flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave.flash_tristate_bridge_data
flash_tristate_bridge_data[24] <> flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave.flash_tristate_bridge_data
flash_tristate_bridge_data[25] <> flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave.flash_tristate_bridge_data
flash_tristate_bridge_data[26] <> flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave.flash_tristate_bridge_data
flash_tristate_bridge_data[27] <> flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave.flash_tristate_bridge_data
flash_tristate_bridge_data[28] <> flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave.flash_tristate_bridge_data
flash_tristate_bridge_data[29] <> flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave.flash_tristate_bridge_data
flash_tristate_bridge_data[30] <> flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave.flash_tristate_bridge_data
flash_tristate_bridge_data[31] <> flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave.flash_tristate_bridge_data
mdio_in_to_the_tse_mac => mdio_in_to_the_tse_mac.IN1
rgmii_in_to_the_tse_mac[0] => rgmii_in_to_the_tse_mac[0].IN1
rgmii_in_to_the_tse_mac[1] => rgmii_in_to_the_tse_mac[1].IN1
rgmii_in_to_the_tse_mac[2] => rgmii_in_to_the_tse_mac[2].IN1
rgmii_in_to_the_tse_mac[3] => rgmii_in_to_the_tse_mac[3].IN1
rx_clk_to_the_tse_mac => rx_clk_to_the_tse_mac.IN1
rx_control_to_the_tse_mac => rx_control_to_the_tse_mac.IN1
set_1000_to_the_tse_mac => set_1000_to_the_tse_mac.IN1
set_10_to_the_tse_mac => set_10_to_the_tse_mac.IN1
tx_clk_to_the_tse_mac => tx_clk_to_the_tse_mac.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|button_pio_s1_arbitrator:the_button_pio_s1
button_pio_s1_irq => button_pio_s1_irq_from_sa.DATAIN
button_pio_s1_readdata[0] => button_pio_s1_readdata_from_sa[0].DATAIN
button_pio_s1_readdata[1] => button_pio_s1_readdata_from_sa[1].DATAIN
button_pio_s1_readdata[2] => button_pio_s1_readdata_from_sa[2].DATAIN
button_pio_s1_readdata[3] => button_pio_s1_readdata_from_sa[3].DATAIN
button_pio_s1_readdata[4] => button_pio_s1_readdata_from_sa[4].DATAIN
button_pio_s1_readdata[5] => button_pio_s1_readdata_from_sa[5].DATAIN
button_pio_s1_readdata[6] => button_pio_s1_readdata_from_sa[6].DATAIN
button_pio_s1_readdata[7] => button_pio_s1_readdata_from_sa[7].DATAIN
button_pio_s1_readdata[8] => button_pio_s1_readdata_from_sa[8].DATAIN
button_pio_s1_readdata[9] => button_pio_s1_readdata_from_sa[9].DATAIN
button_pio_s1_readdata[10] => button_pio_s1_readdata_from_sa[10].DATAIN
button_pio_s1_readdata[11] => button_pio_s1_readdata_from_sa[11].DATAIN
button_pio_s1_readdata[12] => button_pio_s1_readdata_from_sa[12].DATAIN
button_pio_s1_readdata[13] => button_pio_s1_readdata_from_sa[13].DATAIN
button_pio_s1_readdata[14] => button_pio_s1_readdata_from_sa[14].DATAIN
button_pio_s1_readdata[15] => button_pio_s1_readdata_from_sa[15].DATAIN
button_pio_s1_readdata[16] => button_pio_s1_readdata_from_sa[16].DATAIN
button_pio_s1_readdata[17] => button_pio_s1_readdata_from_sa[17].DATAIN
button_pio_s1_readdata[18] => button_pio_s1_readdata_from_sa[18].DATAIN
button_pio_s1_readdata[19] => button_pio_s1_readdata_from_sa[19].DATAIN
button_pio_s1_readdata[20] => button_pio_s1_readdata_from_sa[20].DATAIN
button_pio_s1_readdata[21] => button_pio_s1_readdata_from_sa[21].DATAIN
button_pio_s1_readdata[22] => button_pio_s1_readdata_from_sa[22].DATAIN
button_pio_s1_readdata[23] => button_pio_s1_readdata_from_sa[23].DATAIN
button_pio_s1_readdata[24] => button_pio_s1_readdata_from_sa[24].DATAIN
button_pio_s1_readdata[25] => button_pio_s1_readdata_from_sa[25].DATAIN
button_pio_s1_readdata[26] => button_pio_s1_readdata_from_sa[26].DATAIN
button_pio_s1_readdata[27] => button_pio_s1_readdata_from_sa[27].DATAIN
button_pio_s1_readdata[28] => button_pio_s1_readdata_from_sa[28].DATAIN
button_pio_s1_readdata[29] => button_pio_s1_readdata_from_sa[29].DATAIN
button_pio_s1_readdata[30] => button_pio_s1_readdata_from_sa[30].DATAIN
button_pio_s1_readdata[31] => button_pio_s1_readdata_from_sa[31].DATAIN
clk => d1_button_pio_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
reset_n => button_pio_s1_reset_n.DATAIN
reset_n => d1_button_pio_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
slow_peripheral_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[4] => Equal0.IN3
slow_peripheral_bridge_m1_address_to_slave[5] => Equal0.IN2
slow_peripheral_bridge_m1_address_to_slave[6] => Equal0.IN1
slow_peripheral_bridge_m1_address_to_slave[7] => Equal0.IN0
slow_peripheral_bridge_m1_latency_counter => slow_peripheral_bridge_m1_qualified_request_button_pio_s1.IN0
slow_peripheral_bridge_m1_nativeaddress[0] => button_pio_s1_address[0].DATAIN
slow_peripheral_bridge_m1_nativeaddress[1] => button_pio_s1_address[1].DATAIN
slow_peripheral_bridge_m1_nativeaddress[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_requests_button_pio_s1.IN0
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_qualified_request_button_pio_s1.IN1
slow_peripheral_bridge_m1_read => button_pio_s1_in_a_read_cycle.IN1
slow_peripheral_bridge_m1_write => slow_peripheral_bridge_m1_requests_button_pio_s1.IN1
slow_peripheral_bridge_m1_write => button_pio_s1_write_n.IN1
slow_peripheral_bridge_m1_writedata[0] => button_pio_s1_writedata[0].DATAIN
slow_peripheral_bridge_m1_writedata[1] => button_pio_s1_writedata[1].DATAIN
slow_peripheral_bridge_m1_writedata[2] => button_pio_s1_writedata[2].DATAIN
slow_peripheral_bridge_m1_writedata[3] => button_pio_s1_writedata[3].DATAIN
slow_peripheral_bridge_m1_writedata[4] => button_pio_s1_writedata[4].DATAIN
slow_peripheral_bridge_m1_writedata[5] => button_pio_s1_writedata[5].DATAIN
slow_peripheral_bridge_m1_writedata[6] => button_pio_s1_writedata[6].DATAIN
slow_peripheral_bridge_m1_writedata[7] => button_pio_s1_writedata[7].DATAIN
slow_peripheral_bridge_m1_writedata[8] => button_pio_s1_writedata[8].DATAIN
slow_peripheral_bridge_m1_writedata[9] => button_pio_s1_writedata[9].DATAIN
slow_peripheral_bridge_m1_writedata[10] => button_pio_s1_writedata[10].DATAIN
slow_peripheral_bridge_m1_writedata[11] => button_pio_s1_writedata[11].DATAIN
slow_peripheral_bridge_m1_writedata[12] => button_pio_s1_writedata[12].DATAIN
slow_peripheral_bridge_m1_writedata[13] => button_pio_s1_writedata[13].DATAIN
slow_peripheral_bridge_m1_writedata[14] => button_pio_s1_writedata[14].DATAIN
slow_peripheral_bridge_m1_writedata[15] => button_pio_s1_writedata[15].DATAIN
slow_peripheral_bridge_m1_writedata[16] => button_pio_s1_writedata[16].DATAIN
slow_peripheral_bridge_m1_writedata[17] => button_pio_s1_writedata[17].DATAIN
slow_peripheral_bridge_m1_writedata[18] => button_pio_s1_writedata[18].DATAIN
slow_peripheral_bridge_m1_writedata[19] => button_pio_s1_writedata[19].DATAIN
slow_peripheral_bridge_m1_writedata[20] => button_pio_s1_writedata[20].DATAIN
slow_peripheral_bridge_m1_writedata[21] => button_pio_s1_writedata[21].DATAIN
slow_peripheral_bridge_m1_writedata[22] => button_pio_s1_writedata[22].DATAIN
slow_peripheral_bridge_m1_writedata[23] => button_pio_s1_writedata[23].DATAIN
slow_peripheral_bridge_m1_writedata[24] => button_pio_s1_writedata[24].DATAIN
slow_peripheral_bridge_m1_writedata[25] => button_pio_s1_writedata[25].DATAIN
slow_peripheral_bridge_m1_writedata[26] => button_pio_s1_writedata[26].DATAIN
slow_peripheral_bridge_m1_writedata[27] => button_pio_s1_writedata[27].DATAIN
slow_peripheral_bridge_m1_writedata[28] => button_pio_s1_writedata[28].DATAIN
slow_peripheral_bridge_m1_writedata[29] => button_pio_s1_writedata[29].DATAIN
slow_peripheral_bridge_m1_writedata[30] => button_pio_s1_writedata[30].DATAIN
slow_peripheral_bridge_m1_writedata[31] => button_pio_s1_writedata[31].DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|button_pio:the_button_pio
address[0] => Equal0.IN31
address[0] => Equal1.IN30
address[0] => Equal2.IN61
address[1] => Equal0.IN30
address[1] => Equal1.IN61
address[1] => Equal2.IN60
chipselect => always1.IN0
clk => d2_data_in[0].CLK
clk => d2_data_in[1].CLK
clk => d2_data_in[2].CLK
clk => d2_data_in[3].CLK
clk => d1_data_in[0].CLK
clk => d1_data_in[1].CLK
clk => d1_data_in[2].CLK
clk => d1_data_in[3].CLK
clk => edge_capture[3].CLK
clk => edge_capture[2].CLK
clk => edge_capture[1].CLK
clk => edge_capture[0].CLK
clk => irq_mask[0].CLK
clk => irq_mask[1].CLK
clk => irq_mask[2].CLK
clk => irq_mask[3].CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
in_port[0] => read_mux_out.IN1
in_port[0] => d1_data_in[0].DATAIN
in_port[1] => read_mux_out.IN1
in_port[1] => d1_data_in[1].DATAIN
in_port[2] => read_mux_out.IN1
in_port[2] => d1_data_in[2].DATAIN
in_port[3] => read_mux_out.IN1
in_port[3] => d1_data_in[3].DATAIN
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR
reset_n => irq_mask[0].ACLR
reset_n => irq_mask[1].ACLR
reset_n => irq_mask[2].ACLR
reset_n => irq_mask[3].ACLR
reset_n => edge_capture[0].ACLR
reset_n => d2_data_in[0].ACLR
reset_n => d2_data_in[1].ACLR
reset_n => d2_data_in[2].ACLR
reset_n => d2_data_in[3].ACLR
reset_n => d1_data_in[0].ACLR
reset_n => d1_data_in[1].ACLR
reset_n => d1_data_in[2].ACLR
reset_n => d1_data_in[3].ACLR
reset_n => edge_capture[1].ACLR
reset_n => edge_capture[2].ACLR
reset_n => edge_capture[3].ACLR
write_n => always1.IN1
writedata[0] => irq_mask[0].DATAIN
writedata[1] => irq_mask[1].DATAIN
writedata[2] => irq_mask[2].DATAIN
writedata[3] => irq_mask[3].DATAIN
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module
clk => d1_cpu_jtag_debug_module_end_xfer~reg0.CLK
clk => cpu_jtag_debug_module_reg_firsttransfer.CLK
clk => cpu_jtag_debug_module_arb_addend[0].CLK
clk => cpu_jtag_debug_module_arb_addend[1].CLK
clk => cpu_jtag_debug_module_saved_chosen_master_vector[0].CLK
clk => cpu_jtag_debug_module_saved_chosen_master_vector[1].CLK
clk => last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module.CLK
clk => last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module.CLK
clk => cpu_jtag_debug_module_slavearbiterlockenable.CLK
clk => cpu_jtag_debug_module_arb_share_counter.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[3] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[4] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[5] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[6] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[7] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[8] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[9] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[10] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[11] => Equal0.IN39
cpu_data_master_address_to_slave[12] => Equal0.IN38
cpu_data_master_address_to_slave[13] => Equal0.IN14
cpu_data_master_address_to_slave[14] => Equal0.IN13
cpu_data_master_address_to_slave[15] => Equal0.IN12
cpu_data_master_address_to_slave[16] => Equal0.IN11
cpu_data_master_address_to_slave[17] => Equal0.IN10
cpu_data_master_address_to_slave[18] => Equal0.IN9
cpu_data_master_address_to_slave[19] => Equal0.IN8
cpu_data_master_address_to_slave[20] => Equal0.IN7
cpu_data_master_address_to_slave[21] => Equal0.IN6
cpu_data_master_address_to_slave[22] => Equal0.IN5
cpu_data_master_address_to_slave[23] => Equal0.IN4
cpu_data_master_address_to_slave[24] => Equal0.IN37
cpu_data_master_address_to_slave[25] => Equal0.IN3
cpu_data_master_address_to_slave[26] => Equal0.IN2
cpu_data_master_address_to_slave[27] => Equal0.IN1
cpu_data_master_address_to_slave[28] => Equal0.IN0
cpu_data_master_byteenable[0] => cpu_jtag_debug_module_byteenable.DATAB
cpu_data_master_byteenable[1] => cpu_jtag_debug_module_byteenable.DATAB
cpu_data_master_byteenable[2] => cpu_jtag_debug_module_byteenable.DATAB
cpu_data_master_byteenable[3] => cpu_jtag_debug_module_byteenable.DATAB
cpu_data_master_debugaccess => cpu_jtag_debug_module_debugaccess.DATAB
cpu_data_master_latency_counter => cpu_data_master_qualified_request_cpu_jtag_debug_module.IN0
cpu_data_master_read => cpu_data_master_requests_cpu_jtag_debug_module.IN0
cpu_data_master_read => cpu_data_master_qualified_request_cpu_jtag_debug_module.IN1
cpu_data_master_read => cpu_jtag_debug_module_in_a_read_cycle.IN1
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1_shift_register => cpu_data_master_qualified_request_cpu_jtag_debug_module.IN1
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1_shift_register => cpu_data_master_qualified_request_cpu_jtag_debug_module.IN1
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1_shift_register => cpu_data_master_qualified_request_cpu_jtag_debug_module.IN1
cpu_data_master_write => cpu_data_master_requests_cpu_jtag_debug_module.IN1
cpu_data_master_write => cpu_jtag_debug_module_write.IN1
cpu_data_master_writedata[0] => cpu_jtag_debug_module_writedata[0].DATAIN
cpu_data_master_writedata[1] => cpu_jtag_debug_module_writedata[1].DATAIN
cpu_data_master_writedata[2] => cpu_jtag_debug_module_writedata[2].DATAIN
cpu_data_master_writedata[3] => cpu_jtag_debug_module_writedata[3].DATAIN
cpu_data_master_writedata[4] => cpu_jtag_debug_module_writedata[4].DATAIN
cpu_data_master_writedata[5] => cpu_jtag_debug_module_writedata[5].DATAIN
cpu_data_master_writedata[6] => cpu_jtag_debug_module_writedata[6].DATAIN
cpu_data_master_writedata[7] => cpu_jtag_debug_module_writedata[7].DATAIN
cpu_data_master_writedata[8] => cpu_jtag_debug_module_writedata[8].DATAIN
cpu_data_master_writedata[9] => cpu_jtag_debug_module_writedata[9].DATAIN
cpu_data_master_writedata[10] => cpu_jtag_debug_module_writedata[10].DATAIN
cpu_data_master_writedata[11] => cpu_jtag_debug_module_writedata[11].DATAIN
cpu_data_master_writedata[12] => cpu_jtag_debug_module_writedata[12].DATAIN
cpu_data_master_writedata[13] => cpu_jtag_debug_module_writedata[13].DATAIN
cpu_data_master_writedata[14] => cpu_jtag_debug_module_writedata[14].DATAIN
cpu_data_master_writedata[15] => cpu_jtag_debug_module_writedata[15].DATAIN
cpu_data_master_writedata[16] => cpu_jtag_debug_module_writedata[16].DATAIN
cpu_data_master_writedata[17] => cpu_jtag_debug_module_writedata[17].DATAIN
cpu_data_master_writedata[18] => cpu_jtag_debug_module_writedata[18].DATAIN
cpu_data_master_writedata[19] => cpu_jtag_debug_module_writedata[19].DATAIN
cpu_data_master_writedata[20] => cpu_jtag_debug_module_writedata[20].DATAIN
cpu_data_master_writedata[21] => cpu_jtag_debug_module_writedata[21].DATAIN
cpu_data_master_writedata[22] => cpu_jtag_debug_module_writedata[22].DATAIN
cpu_data_master_writedata[23] => cpu_jtag_debug_module_writedata[23].DATAIN
cpu_data_master_writedata[24] => cpu_jtag_debug_module_writedata[24].DATAIN
cpu_data_master_writedata[25] => cpu_jtag_debug_module_writedata[25].DATAIN
cpu_data_master_writedata[26] => cpu_jtag_debug_module_writedata[26].DATAIN
cpu_data_master_writedata[27] => cpu_jtag_debug_module_writedata[27].DATAIN
cpu_data_master_writedata[28] => cpu_jtag_debug_module_writedata[28].DATAIN
cpu_data_master_writedata[29] => cpu_jtag_debug_module_writedata[29].DATAIN
cpu_data_master_writedata[30] => cpu_jtag_debug_module_writedata[30].DATAIN
cpu_data_master_writedata[31] => cpu_jtag_debug_module_writedata[31].DATAIN
cpu_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[2] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[3] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[4] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[5] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[6] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[7] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[8] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[9] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[10] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[11] => Equal1.IN39
cpu_instruction_master_address_to_slave[12] => Equal1.IN38
cpu_instruction_master_address_to_slave[13] => Equal1.IN14
cpu_instruction_master_address_to_slave[14] => Equal1.IN13
cpu_instruction_master_address_to_slave[15] => Equal1.IN12
cpu_instruction_master_address_to_slave[16] => Equal1.IN11
cpu_instruction_master_address_to_slave[17] => Equal1.IN10
cpu_instruction_master_address_to_slave[18] => Equal1.IN9
cpu_instruction_master_address_to_slave[19] => Equal1.IN8
cpu_instruction_master_address_to_slave[20] => Equal1.IN7
cpu_instruction_master_address_to_slave[21] => Equal1.IN6
cpu_instruction_master_address_to_slave[22] => Equal1.IN5
cpu_instruction_master_address_to_slave[23] => Equal1.IN4
cpu_instruction_master_address_to_slave[24] => Equal1.IN37
cpu_instruction_master_address_to_slave[25] => Equal1.IN3
cpu_instruction_master_address_to_slave[26] => Equal1.IN2
cpu_instruction_master_address_to_slave[27] => Equal1.IN1
cpu_instruction_master_address_to_slave[28] => Equal1.IN0
cpu_instruction_master_latency_counter => cpu_instruction_master_qualified_request_cpu_jtag_debug_module.IN0
cpu_instruction_master_read => cpu_instruction_master_requests_cpu_jtag_debug_module.IN1
cpu_instruction_master_read => cpu_instruction_master_requests_cpu_jtag_debug_module.IN1
cpu_instruction_master_read => cpu_instruction_master_qualified_request_cpu_jtag_debug_module.IN1
cpu_instruction_master_read => cpu_jtag_debug_module_in_a_read_cycle.IN1
cpu_instruction_master_read_data_valid_cpu_ddr_clock_bridge_s1_shift_register => cpu_instruction_master_qualified_request_cpu_jtag_debug_module.IN1
cpu_instruction_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1_shift_register => cpu_instruction_master_qualified_request_cpu_jtag_debug_module.IN1
cpu_jtag_debug_module_readdata[0] => cpu_jtag_debug_module_readdata_from_sa[0].DATAIN
cpu_jtag_debug_module_readdata[1] => cpu_jtag_debug_module_readdata_from_sa[1].DATAIN
cpu_jtag_debug_module_readdata[2] => cpu_jtag_debug_module_readdata_from_sa[2].DATAIN
cpu_jtag_debug_module_readdata[3] => cpu_jtag_debug_module_readdata_from_sa[3].DATAIN
cpu_jtag_debug_module_readdata[4] => cpu_jtag_debug_module_readdata_from_sa[4].DATAIN
cpu_jtag_debug_module_readdata[5] => cpu_jtag_debug_module_readdata_from_sa[5].DATAIN
cpu_jtag_debug_module_readdata[6] => cpu_jtag_debug_module_readdata_from_sa[6].DATAIN
cpu_jtag_debug_module_readdata[7] => cpu_jtag_debug_module_readdata_from_sa[7].DATAIN
cpu_jtag_debug_module_readdata[8] => cpu_jtag_debug_module_readdata_from_sa[8].DATAIN
cpu_jtag_debug_module_readdata[9] => cpu_jtag_debug_module_readdata_from_sa[9].DATAIN
cpu_jtag_debug_module_readdata[10] => cpu_jtag_debug_module_readdata_from_sa[10].DATAIN
cpu_jtag_debug_module_readdata[11] => cpu_jtag_debug_module_readdata_from_sa[11].DATAIN
cpu_jtag_debug_module_readdata[12] => cpu_jtag_debug_module_readdata_from_sa[12].DATAIN
cpu_jtag_debug_module_readdata[13] => cpu_jtag_debug_module_readdata_from_sa[13].DATAIN
cpu_jtag_debug_module_readdata[14] => cpu_jtag_debug_module_readdata_from_sa[14].DATAIN
cpu_jtag_debug_module_readdata[15] => cpu_jtag_debug_module_readdata_from_sa[15].DATAIN
cpu_jtag_debug_module_readdata[16] => cpu_jtag_debug_module_readdata_from_sa[16].DATAIN
cpu_jtag_debug_module_readdata[17] => cpu_jtag_debug_module_readdata_from_sa[17].DATAIN
cpu_jtag_debug_module_readdata[18] => cpu_jtag_debug_module_readdata_from_sa[18].DATAIN
cpu_jtag_debug_module_readdata[19] => cpu_jtag_debug_module_readdata_from_sa[19].DATAIN
cpu_jtag_debug_module_readdata[20] => cpu_jtag_debug_module_readdata_from_sa[20].DATAIN
cpu_jtag_debug_module_readdata[21] => cpu_jtag_debug_module_readdata_from_sa[21].DATAIN
cpu_jtag_debug_module_readdata[22] => cpu_jtag_debug_module_readdata_from_sa[22].DATAIN
cpu_jtag_debug_module_readdata[23] => cpu_jtag_debug_module_readdata_from_sa[23].DATAIN
cpu_jtag_debug_module_readdata[24] => cpu_jtag_debug_module_readdata_from_sa[24].DATAIN
cpu_jtag_debug_module_readdata[25] => cpu_jtag_debug_module_readdata_from_sa[25].DATAIN
cpu_jtag_debug_module_readdata[26] => cpu_jtag_debug_module_readdata_from_sa[26].DATAIN
cpu_jtag_debug_module_readdata[27] => cpu_jtag_debug_module_readdata_from_sa[27].DATAIN
cpu_jtag_debug_module_readdata[28] => cpu_jtag_debug_module_readdata_from_sa[28].DATAIN
cpu_jtag_debug_module_readdata[29] => cpu_jtag_debug_module_readdata_from_sa[29].DATAIN
cpu_jtag_debug_module_readdata[30] => cpu_jtag_debug_module_readdata_from_sa[30].DATAIN
cpu_jtag_debug_module_readdata[31] => cpu_jtag_debug_module_readdata_from_sa[31].DATAIN
cpu_jtag_debug_module_resetrequest => cpu_jtag_debug_module_resetrequest_from_sa.DATAIN
reset_n => cpu_jtag_debug_module_reset_n.DATAIN
reset_n => d1_cpu_jtag_debug_module_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => cpu_jtag_debug_module_arb_share_counter.ACLR
reset_n => cpu_jtag_debug_module_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module.ACLR
reset_n => last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module.ACLR
reset_n => cpu_jtag_debug_module_saved_chosen_master_vector[0].ACLR
reset_n => cpu_jtag_debug_module_saved_chosen_master_vector[1].ACLR
reset_n => cpu_jtag_debug_module_arb_addend[0].PRESET
reset_n => cpu_jtag_debug_module_arb_addend[1].ACLR
reset_n => cpu_jtag_debug_module_reg_firsttransfer.PRESET


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master
button_pio_s1_irq_from_sa => button_pio_s1_irq_from_sa.IN1
clk => cpu_data_master_latency_counter~reg0.CLK
clk => cpu_data_master_read_but_no_slave_selected.CLK
cpu_data_master_address[0] => cpu_data_master_address_to_slave[0].DATAIN
cpu_data_master_address[1] => cpu_data_master_address_to_slave[1].DATAIN
cpu_data_master_address[2] => cpu_data_master_address_to_slave[2].DATAIN
cpu_data_master_address[3] => cpu_data_master_address_to_slave[3].DATAIN
cpu_data_master_address[4] => cpu_data_master_address_to_slave[4].DATAIN
cpu_data_master_address[5] => cpu_data_master_address_to_slave[5].DATAIN
cpu_data_master_address[6] => cpu_data_master_address_to_slave[6].DATAIN
cpu_data_master_address[7] => cpu_data_master_address_to_slave[7].DATAIN
cpu_data_master_address[8] => cpu_data_master_address_to_slave[8].DATAIN
cpu_data_master_address[9] => cpu_data_master_address_to_slave[9].DATAIN
cpu_data_master_address[10] => cpu_data_master_address_to_slave[10].DATAIN
cpu_data_master_address[11] => cpu_data_master_address_to_slave[11].DATAIN
cpu_data_master_address[12] => cpu_data_master_address_to_slave[12].DATAIN
cpu_data_master_address[13] => cpu_data_master_address_to_slave[13].DATAIN
cpu_data_master_address[14] => cpu_data_master_address_to_slave[14].DATAIN
cpu_data_master_address[15] => cpu_data_master_address_to_slave[15].DATAIN
cpu_data_master_address[16] => cpu_data_master_address_to_slave[16].DATAIN
cpu_data_master_address[17] => cpu_data_master_address_to_slave[17].DATAIN
cpu_data_master_address[18] => cpu_data_master_address_to_slave[18].DATAIN
cpu_data_master_address[19] => cpu_data_master_address_to_slave[19].DATAIN
cpu_data_master_address[20] => cpu_data_master_address_to_slave[20].DATAIN
cpu_data_master_address[21] => cpu_data_master_address_to_slave[21].DATAIN
cpu_data_master_address[22] => cpu_data_master_address_to_slave[22].DATAIN
cpu_data_master_address[23] => cpu_data_master_address_to_slave[23].DATAIN
cpu_data_master_address[24] => cpu_data_master_address_to_slave[24].DATAIN
cpu_data_master_address[25] => cpu_data_master_address_to_slave[25].DATAIN
cpu_data_master_address[26] => cpu_data_master_address_to_slave[26].DATAIN
cpu_data_master_address[27] => cpu_data_master_address_to_slave[27].DATAIN
cpu_data_master_address[28] => cpu_data_master_address_to_slave[28].DATAIN
cpu_data_master_byteenable[0] => ~NO_FANOUT~
cpu_data_master_byteenable[1] => ~NO_FANOUT~
cpu_data_master_byteenable[2] => ~NO_FANOUT~
cpu_data_master_byteenable[3] => ~NO_FANOUT~
cpu_data_master_granted_cpu_ddr_clock_bridge_s1 => r_0.IN0
cpu_data_master_granted_cpu_ddr_clock_bridge_s1 => cpu_data_master_is_granted_some_slave.IN0
cpu_data_master_granted_cpu_jtag_debug_module => r_0.IN0
cpu_data_master_granted_cpu_jtag_debug_module => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_descriptor_memory_s1 => r_0.IN0
cpu_data_master_granted_descriptor_memory_s1 => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_pipeline_bridge_before_tristate_bridge_s1 => r_1.IN0
cpu_data_master_granted_pipeline_bridge_before_tristate_bridge_s1 => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_sgdma_rx_csr => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_sgdma_tx_csr => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_slow_peripheral_bridge_s1 => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_tse_mac_control_port => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_qualified_request_cpu_ddr_clock_bridge_s1 => r_0.IN0
cpu_data_master_qualified_request_cpu_ddr_clock_bridge_s1 => r_0.IN1
cpu_data_master_qualified_request_cpu_ddr_clock_bridge_s1 => r_0.IN1
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_0.IN0
cpu_data_master_qualified_request_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_0.IN0
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_0.IN0
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_0.IN1
cpu_data_master_qualified_request_descriptor_memory_s1 => r_0.IN0
cpu_data_master_qualified_request_descriptor_memory_s1 => r_0.IN1
cpu_data_master_qualified_request_descriptor_memory_s1 => r_0.IN1
cpu_data_master_qualified_request_pipeline_bridge_before_tristate_bridge_s1 => r_1.IN0
cpu_data_master_qualified_request_pipeline_bridge_before_tristate_bridge_s1 => r_1.IN1
cpu_data_master_qualified_request_pipeline_bridge_before_tristate_bridge_s1 => r_1.IN1
cpu_data_master_qualified_request_sgdma_rx_csr => r_1.IN0
cpu_data_master_qualified_request_sgdma_rx_csr => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_sgdma_rx_csr => r_1.IN0
cpu_data_master_qualified_request_sgdma_rx_csr => r_1.IN0
cpu_data_master_qualified_request_sgdma_tx_csr => r_1.IN0
cpu_data_master_qualified_request_sgdma_tx_csr => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_sgdma_tx_csr => r_1.IN0
cpu_data_master_qualified_request_sgdma_tx_csr => r_1.IN0
cpu_data_master_qualified_request_slow_peripheral_bridge_s1 => r_1.IN0
cpu_data_master_qualified_request_slow_peripheral_bridge_s1 => r_1.IN1
cpu_data_master_qualified_request_tse_mac_control_port => r_2.IN0
cpu_data_master_qualified_request_tse_mac_control_port => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_tse_mac_control_port => r_2.IN1
cpu_data_master_read => r_0.IN0
cpu_data_master_read => r_1.IN0
cpu_data_master_read => r_1.IN0
cpu_data_master_read => r_2.IN0
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => p1_cpu_data_master_latency_counter.IN1
cpu_data_master_read => r_1.IN1
cpu_data_master_read => r_1.IN1
cpu_data_master_read => r_0.IN1
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1 => pre_flush_cpu_data_master_readdatavalid.IN0
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1_shift_register => ~NO_FANOUT~
cpu_data_master_read_data_valid_cpu_jtag_debug_module => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_descriptor_memory_s1 => pre_flush_cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_descriptor_memory_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_descriptor_memory_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_descriptor_memory_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_descriptor_memory_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_descriptor_memory_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_descriptor_memory_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_descriptor_memory_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_descriptor_memory_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_descriptor_memory_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_descriptor_memory_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_descriptor_memory_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_descriptor_memory_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_descriptor_memory_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_descriptor_memory_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_descriptor_memory_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_descriptor_memory_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_descriptor_memory_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_descriptor_memory_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_descriptor_memory_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_descriptor_memory_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_descriptor_memory_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_descriptor_memory_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_descriptor_memory_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_descriptor_memory_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_descriptor_memory_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_descriptor_memory_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_descriptor_memory_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_descriptor_memory_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_descriptor_memory_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_descriptor_memory_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_descriptor_memory_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_descriptor_memory_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => pre_flush_cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1_shift_register => ~NO_FANOUT~
cpu_data_master_read_data_valid_sgdma_rx_csr => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_sgdma_tx_csr => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1 => pre_flush_cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1_shift_register => ~NO_FANOUT~
cpu_data_master_read_data_valid_tse_mac_control_port => cpu_data_master_readdatavalid.IN1
cpu_data_master_requests_cpu_ddr_clock_bridge_s1 => r_0.IN1
cpu_data_master_requests_cpu_jtag_debug_module => r_0.IN1
cpu_data_master_requests_descriptor_memory_s1 => p1_cpu_data_master_latency_counter.DATAB
cpu_data_master_requests_descriptor_memory_s1 => r_0.IN1
cpu_data_master_requests_pipeline_bridge_before_tristate_bridge_s1 => r_1.IN1
cpu_data_master_requests_sgdma_rx_csr => r_1.IN1
cpu_data_master_requests_sgdma_tx_csr => r_1.IN1
cpu_data_master_requests_slow_peripheral_bridge_s1 => r_1.IN1
cpu_data_master_requests_tse_mac_control_port => r_2.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_2.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_writedata[0] => ~NO_FANOUT~
cpu_data_master_writedata[1] => ~NO_FANOUT~
cpu_data_master_writedata[2] => ~NO_FANOUT~
cpu_data_master_writedata[3] => ~NO_FANOUT~
cpu_data_master_writedata[4] => ~NO_FANOUT~
cpu_data_master_writedata[5] => ~NO_FANOUT~
cpu_data_master_writedata[6] => ~NO_FANOUT~
cpu_data_master_writedata[7] => ~NO_FANOUT~
cpu_data_master_writedata[8] => ~NO_FANOUT~
cpu_data_master_writedata[9] => ~NO_FANOUT~
cpu_data_master_writedata[10] => ~NO_FANOUT~
cpu_data_master_writedata[11] => ~NO_FANOUT~
cpu_data_master_writedata[12] => ~NO_FANOUT~
cpu_data_master_writedata[13] => ~NO_FANOUT~
cpu_data_master_writedata[14] => ~NO_FANOUT~
cpu_data_master_writedata[15] => ~NO_FANOUT~
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
cpu_ddr_clock_bridge_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN1
cpu_ddr_clock_bridge_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN1
cpu_ddr_clock_bridge_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN1
cpu_ddr_clock_bridge_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN1
cpu_ddr_clock_bridge_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN1
cpu_ddr_clock_bridge_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN1
cpu_ddr_clock_bridge_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN1
cpu_ddr_clock_bridge_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN1
cpu_ddr_clock_bridge_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN1
cpu_ddr_clock_bridge_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN1
cpu_ddr_clock_bridge_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN1
cpu_ddr_clock_bridge_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN1
cpu_ddr_clock_bridge_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN1
cpu_ddr_clock_bridge_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN1
cpu_ddr_clock_bridge_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN1
cpu_ddr_clock_bridge_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN1
cpu_ddr_clock_bridge_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN1
cpu_ddr_clock_bridge_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN1
cpu_ddr_clock_bridge_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN1
cpu_ddr_clock_bridge_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN1
cpu_ddr_clock_bridge_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN1
cpu_ddr_clock_bridge_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN1
cpu_ddr_clock_bridge_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN1
cpu_ddr_clock_bridge_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN1
cpu_ddr_clock_bridge_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN1
cpu_ddr_clock_bridge_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN1
cpu_ddr_clock_bridge_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN1
cpu_ddr_clock_bridge_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN1
cpu_ddr_clock_bridge_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN1
cpu_ddr_clock_bridge_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN1
cpu_ddr_clock_bridge_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN1
cpu_ddr_clock_bridge_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN1
cpu_ddr_clock_bridge_s1_waitrequest_from_sa => r_0.IN1
cpu_jtag_debug_module_readdata_from_sa[0] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[1] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[2] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[3] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[4] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[5] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[6] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[7] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[8] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[9] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[10] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[11] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[12] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[13] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[14] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[15] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[16] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[17] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[18] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[19] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[20] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[21] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[22] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[23] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[24] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[25] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[26] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[27] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[28] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[29] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[30] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[31] => cpu_data_master_readdata.IN1
d1_cpu_ddr_clock_bridge_s1_end_xfer => ~NO_FANOUT~
d1_cpu_jtag_debug_module_end_xfer => r_0.IN1
d1_descriptor_memory_s1_end_xfer => ~NO_FANOUT~
d1_pipeline_bridge_before_tristate_bridge_s1_end_xfer => ~NO_FANOUT~
d1_sgdma_rx_csr_end_xfer => r_1.IN1
d1_sgdma_tx_csr_end_xfer => r_1.IN1
d1_slow_peripheral_bridge_s1_end_xfer => ~NO_FANOUT~
d1_tse_mac_control_port_end_xfer => ~NO_FANOUT~
descriptor_memory_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN1
descriptor_memory_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN1
descriptor_memory_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN1
descriptor_memory_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN1
descriptor_memory_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN1
descriptor_memory_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN1
descriptor_memory_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN1
descriptor_memory_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN1
descriptor_memory_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN1
descriptor_memory_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN1
descriptor_memory_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN1
descriptor_memory_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN1
descriptor_memory_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN1
descriptor_memory_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN1
descriptor_memory_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN1
descriptor_memory_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN1
descriptor_memory_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN1
descriptor_memory_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN1
descriptor_memory_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN1
descriptor_memory_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN1
descriptor_memory_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN1
descriptor_memory_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN1
descriptor_memory_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN1
descriptor_memory_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN1
descriptor_memory_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN1
descriptor_memory_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN1
descriptor_memory_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN1
descriptor_memory_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN1
descriptor_memory_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN1
descriptor_memory_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN1
descriptor_memory_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN1
descriptor_memory_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN1
high_res_timer_s1_irq_from_sa => high_res_timer_s1_irq_from_sa.IN1
jtag_uart_avalon_jtag_slave_irq_from_sa => jtag_uart_avalon_jtag_slave_irq_from_sa.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_waitrequest_from_sa => r_1.IN1
pll_c0_out => pll_c0_out.IN4
pll_c0_out_reset_n => pll_c0_out_reset_n.IN4
reset_n => cpu_data_master_latency_counter~reg0.ACLR
reset_n => cpu_data_master_read_but_no_slave_selected.ACLR
sgdma_rx_csr_irq_from_sa => cpu_data_master_irq[0].DATAIN
sgdma_rx_csr_readdata_from_sa[0] => cpu_data_master_readdata.IN1
sgdma_rx_csr_readdata_from_sa[1] => cpu_data_master_readdata.IN1
sgdma_rx_csr_readdata_from_sa[2] => cpu_data_master_readdata.IN1
sgdma_rx_csr_readdata_from_sa[3] => cpu_data_master_readdata.IN1
sgdma_rx_csr_readdata_from_sa[4] => cpu_data_master_readdata.IN1
sgdma_rx_csr_readdata_from_sa[5] => cpu_data_master_readdata.IN1
sgdma_rx_csr_readdata_from_sa[6] => cpu_data_master_readdata.IN1
sgdma_rx_csr_readdata_from_sa[7] => cpu_data_master_readdata.IN1
sgdma_rx_csr_readdata_from_sa[8] => cpu_data_master_readdata.IN1
sgdma_rx_csr_readdata_from_sa[9] => cpu_data_master_readdata.IN1
sgdma_rx_csr_readdata_from_sa[10] => cpu_data_master_readdata.IN1
sgdma_rx_csr_readdata_from_sa[11] => cpu_data_master_readdata.IN1
sgdma_rx_csr_readdata_from_sa[12] => cpu_data_master_readdata.IN1
sgdma_rx_csr_readdata_from_sa[13] => cpu_data_master_readdata.IN1
sgdma_rx_csr_readdata_from_sa[14] => cpu_data_master_readdata.IN1
sgdma_rx_csr_readdata_from_sa[15] => cpu_data_master_readdata.IN1
sgdma_rx_csr_readdata_from_sa[16] => cpu_data_master_readdata.IN1
sgdma_rx_csr_readdata_from_sa[17] => cpu_data_master_readdata.IN1
sgdma_rx_csr_readdata_from_sa[18] => cpu_data_master_readdata.IN1
sgdma_rx_csr_readdata_from_sa[19] => cpu_data_master_readdata.IN1
sgdma_rx_csr_readdata_from_sa[20] => cpu_data_master_readdata.IN1
sgdma_rx_csr_readdata_from_sa[21] => cpu_data_master_readdata.IN1
sgdma_rx_csr_readdata_from_sa[22] => cpu_data_master_readdata.IN1
sgdma_rx_csr_readdata_from_sa[23] => cpu_data_master_readdata.IN1
sgdma_rx_csr_readdata_from_sa[24] => cpu_data_master_readdata.IN1
sgdma_rx_csr_readdata_from_sa[25] => cpu_data_master_readdata.IN1
sgdma_rx_csr_readdata_from_sa[26] => cpu_data_master_readdata.IN1
sgdma_rx_csr_readdata_from_sa[27] => cpu_data_master_readdata.IN1
sgdma_rx_csr_readdata_from_sa[28] => cpu_data_master_readdata.IN1
sgdma_rx_csr_readdata_from_sa[29] => cpu_data_master_readdata.IN1
sgdma_rx_csr_readdata_from_sa[30] => cpu_data_master_readdata.IN1
sgdma_rx_csr_readdata_from_sa[31] => cpu_data_master_readdata.IN1
sgdma_tx_csr_irq_from_sa => cpu_data_master_irq[1].DATAIN
sgdma_tx_csr_readdata_from_sa[0] => cpu_data_master_readdata.IN1
sgdma_tx_csr_readdata_from_sa[1] => cpu_data_master_readdata.IN1
sgdma_tx_csr_readdata_from_sa[2] => cpu_data_master_readdata.IN1
sgdma_tx_csr_readdata_from_sa[3] => cpu_data_master_readdata.IN1
sgdma_tx_csr_readdata_from_sa[4] => cpu_data_master_readdata.IN1
sgdma_tx_csr_readdata_from_sa[5] => cpu_data_master_readdata.IN1
sgdma_tx_csr_readdata_from_sa[6] => cpu_data_master_readdata.IN1
sgdma_tx_csr_readdata_from_sa[7] => cpu_data_master_readdata.IN1
sgdma_tx_csr_readdata_from_sa[8] => cpu_data_master_readdata.IN1
sgdma_tx_csr_readdata_from_sa[9] => cpu_data_master_readdata.IN1
sgdma_tx_csr_readdata_from_sa[10] => cpu_data_master_readdata.IN1
sgdma_tx_csr_readdata_from_sa[11] => cpu_data_master_readdata.IN1
sgdma_tx_csr_readdata_from_sa[12] => cpu_data_master_readdata.IN1
sgdma_tx_csr_readdata_from_sa[13] => cpu_data_master_readdata.IN1
sgdma_tx_csr_readdata_from_sa[14] => cpu_data_master_readdata.IN1
sgdma_tx_csr_readdata_from_sa[15] => cpu_data_master_readdata.IN1
sgdma_tx_csr_readdata_from_sa[16] => cpu_data_master_readdata.IN1
sgdma_tx_csr_readdata_from_sa[17] => cpu_data_master_readdata.IN1
sgdma_tx_csr_readdata_from_sa[18] => cpu_data_master_readdata.IN1
sgdma_tx_csr_readdata_from_sa[19] => cpu_data_master_readdata.IN1
sgdma_tx_csr_readdata_from_sa[20] => cpu_data_master_readdata.IN1
sgdma_tx_csr_readdata_from_sa[21] => cpu_data_master_readdata.IN1
sgdma_tx_csr_readdata_from_sa[22] => cpu_data_master_readdata.IN1
sgdma_tx_csr_readdata_from_sa[23] => cpu_data_master_readdata.IN1
sgdma_tx_csr_readdata_from_sa[24] => cpu_data_master_readdata.IN1
sgdma_tx_csr_readdata_from_sa[25] => cpu_data_master_readdata.IN1
sgdma_tx_csr_readdata_from_sa[26] => cpu_data_master_readdata.IN1
sgdma_tx_csr_readdata_from_sa[27] => cpu_data_master_readdata.IN1
sgdma_tx_csr_readdata_from_sa[28] => cpu_data_master_readdata.IN1
sgdma_tx_csr_readdata_from_sa[29] => cpu_data_master_readdata.IN1
sgdma_tx_csr_readdata_from_sa[30] => cpu_data_master_readdata.IN1
sgdma_tx_csr_readdata_from_sa[31] => cpu_data_master_readdata.IN1
slow_peripheral_bridge_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN1
slow_peripheral_bridge_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN1
slow_peripheral_bridge_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN1
slow_peripheral_bridge_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN1
slow_peripheral_bridge_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN1
slow_peripheral_bridge_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN1
slow_peripheral_bridge_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN1
slow_peripheral_bridge_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN1
slow_peripheral_bridge_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN1
slow_peripheral_bridge_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN1
slow_peripheral_bridge_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN1
slow_peripheral_bridge_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN1
slow_peripheral_bridge_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN1
slow_peripheral_bridge_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN1
slow_peripheral_bridge_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN1
slow_peripheral_bridge_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN1
slow_peripheral_bridge_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN1
slow_peripheral_bridge_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN1
slow_peripheral_bridge_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN1
slow_peripheral_bridge_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN1
slow_peripheral_bridge_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN1
slow_peripheral_bridge_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN1
slow_peripheral_bridge_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN1
slow_peripheral_bridge_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN1
slow_peripheral_bridge_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN1
slow_peripheral_bridge_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN1
slow_peripheral_bridge_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN1
slow_peripheral_bridge_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN1
slow_peripheral_bridge_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN1
slow_peripheral_bridge_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN1
slow_peripheral_bridge_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN1
slow_peripheral_bridge_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN1
slow_peripheral_bridge_s1_waitrequest_from_sa => r_1.IN1
sys_clk_timer_s1_irq_from_sa => sys_clk_timer_s1_irq_from_sa.IN1
tse_mac_control_port_readdata_from_sa[0] => cpu_data_master_readdata.IN1
tse_mac_control_port_readdata_from_sa[1] => cpu_data_master_readdata.IN1
tse_mac_control_port_readdata_from_sa[2] => cpu_data_master_readdata.IN1
tse_mac_control_port_readdata_from_sa[3] => cpu_data_master_readdata.IN1
tse_mac_control_port_readdata_from_sa[4] => cpu_data_master_readdata.IN1
tse_mac_control_port_readdata_from_sa[5] => cpu_data_master_readdata.IN1
tse_mac_control_port_readdata_from_sa[6] => cpu_data_master_readdata.IN1
tse_mac_control_port_readdata_from_sa[7] => cpu_data_master_readdata.IN1
tse_mac_control_port_readdata_from_sa[8] => cpu_data_master_readdata.IN1
tse_mac_control_port_readdata_from_sa[9] => cpu_data_master_readdata.IN1
tse_mac_control_port_readdata_from_sa[10] => cpu_data_master_readdata.IN1
tse_mac_control_port_readdata_from_sa[11] => cpu_data_master_readdata.IN1
tse_mac_control_port_readdata_from_sa[12] => cpu_data_master_readdata.IN1
tse_mac_control_port_readdata_from_sa[13] => cpu_data_master_readdata.IN1
tse_mac_control_port_readdata_from_sa[14] => cpu_data_master_readdata.IN1
tse_mac_control_port_readdata_from_sa[15] => cpu_data_master_readdata.IN1
tse_mac_control_port_readdata_from_sa[16] => cpu_data_master_readdata.IN1
tse_mac_control_port_readdata_from_sa[17] => cpu_data_master_readdata.IN1
tse_mac_control_port_readdata_from_sa[18] => cpu_data_master_readdata.IN1
tse_mac_control_port_readdata_from_sa[19] => cpu_data_master_readdata.IN1
tse_mac_control_port_readdata_from_sa[20] => cpu_data_master_readdata.IN1
tse_mac_control_port_readdata_from_sa[21] => cpu_data_master_readdata.IN1
tse_mac_control_port_readdata_from_sa[22] => cpu_data_master_readdata.IN1
tse_mac_control_port_readdata_from_sa[23] => cpu_data_master_readdata.IN1
tse_mac_control_port_readdata_from_sa[24] => cpu_data_master_readdata.IN1
tse_mac_control_port_readdata_from_sa[25] => cpu_data_master_readdata.IN1
tse_mac_control_port_readdata_from_sa[26] => cpu_data_master_readdata.IN1
tse_mac_control_port_readdata_from_sa[27] => cpu_data_master_readdata.IN1
tse_mac_control_port_readdata_from_sa[28] => cpu_data_master_readdata.IN1
tse_mac_control_port_readdata_from_sa[29] => cpu_data_master_readdata.IN1
tse_mac_control_port_readdata_from_sa[30] => cpu_data_master_readdata.IN1
tse_mac_control_port_readdata_from_sa[31] => cpu_data_master_readdata.IN1
tse_mac_control_port_waitrequest_from_sa => r_2.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master_module:button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module:jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_instruction_master_arbitrator:the_cpu_instruction_master
clk => cpu_instruction_master_latency_counter~reg0.CLK
clk => cpu_instruction_master_read_but_no_slave_selected.CLK
cpu_ddr_clock_bridge_s1_readdata_from_sa[0] => cpu_instruction_master_readdata.IN0
cpu_ddr_clock_bridge_s1_readdata_from_sa[1] => cpu_instruction_master_readdata.IN0
cpu_ddr_clock_bridge_s1_readdata_from_sa[2] => cpu_instruction_master_readdata.IN0
cpu_ddr_clock_bridge_s1_readdata_from_sa[3] => cpu_instruction_master_readdata.IN0
cpu_ddr_clock_bridge_s1_readdata_from_sa[4] => cpu_instruction_master_readdata.IN0
cpu_ddr_clock_bridge_s1_readdata_from_sa[5] => cpu_instruction_master_readdata.IN0
cpu_ddr_clock_bridge_s1_readdata_from_sa[6] => cpu_instruction_master_readdata.IN0
cpu_ddr_clock_bridge_s1_readdata_from_sa[7] => cpu_instruction_master_readdata.IN0
cpu_ddr_clock_bridge_s1_readdata_from_sa[8] => cpu_instruction_master_readdata.IN0
cpu_ddr_clock_bridge_s1_readdata_from_sa[9] => cpu_instruction_master_readdata.IN0
cpu_ddr_clock_bridge_s1_readdata_from_sa[10] => cpu_instruction_master_readdata.IN0
cpu_ddr_clock_bridge_s1_readdata_from_sa[11] => cpu_instruction_master_readdata.IN0
cpu_ddr_clock_bridge_s1_readdata_from_sa[12] => cpu_instruction_master_readdata.IN0
cpu_ddr_clock_bridge_s1_readdata_from_sa[13] => cpu_instruction_master_readdata.IN0
cpu_ddr_clock_bridge_s1_readdata_from_sa[14] => cpu_instruction_master_readdata.IN0
cpu_ddr_clock_bridge_s1_readdata_from_sa[15] => cpu_instruction_master_readdata.IN0
cpu_ddr_clock_bridge_s1_readdata_from_sa[16] => cpu_instruction_master_readdata.IN0
cpu_ddr_clock_bridge_s1_readdata_from_sa[17] => cpu_instruction_master_readdata.IN0
cpu_ddr_clock_bridge_s1_readdata_from_sa[18] => cpu_instruction_master_readdata.IN0
cpu_ddr_clock_bridge_s1_readdata_from_sa[19] => cpu_instruction_master_readdata.IN0
cpu_ddr_clock_bridge_s1_readdata_from_sa[20] => cpu_instruction_master_readdata.IN0
cpu_ddr_clock_bridge_s1_readdata_from_sa[21] => cpu_instruction_master_readdata.IN0
cpu_ddr_clock_bridge_s1_readdata_from_sa[22] => cpu_instruction_master_readdata.IN0
cpu_ddr_clock_bridge_s1_readdata_from_sa[23] => cpu_instruction_master_readdata.IN0
cpu_ddr_clock_bridge_s1_readdata_from_sa[24] => cpu_instruction_master_readdata.IN0
cpu_ddr_clock_bridge_s1_readdata_from_sa[25] => cpu_instruction_master_readdata.IN0
cpu_ddr_clock_bridge_s1_readdata_from_sa[26] => cpu_instruction_master_readdata.IN0
cpu_ddr_clock_bridge_s1_readdata_from_sa[27] => cpu_instruction_master_readdata.IN0
cpu_ddr_clock_bridge_s1_readdata_from_sa[28] => cpu_instruction_master_readdata.IN0
cpu_ddr_clock_bridge_s1_readdata_from_sa[29] => cpu_instruction_master_readdata.IN0
cpu_ddr_clock_bridge_s1_readdata_from_sa[30] => cpu_instruction_master_readdata.IN0
cpu_ddr_clock_bridge_s1_readdata_from_sa[31] => cpu_instruction_master_readdata.IN0
cpu_ddr_clock_bridge_s1_waitrequest_from_sa => r_0.IN0
cpu_instruction_master_address[0] => cpu_instruction_master_address_to_slave[0].DATAIN
cpu_instruction_master_address[1] => cpu_instruction_master_address_to_slave[1].DATAIN
cpu_instruction_master_address[2] => cpu_instruction_master_address_to_slave[2].DATAIN
cpu_instruction_master_address[3] => cpu_instruction_master_address_to_slave[3].DATAIN
cpu_instruction_master_address[4] => cpu_instruction_master_address_to_slave[4].DATAIN
cpu_instruction_master_address[5] => cpu_instruction_master_address_to_slave[5].DATAIN
cpu_instruction_master_address[6] => cpu_instruction_master_address_to_slave[6].DATAIN
cpu_instruction_master_address[7] => cpu_instruction_master_address_to_slave[7].DATAIN
cpu_instruction_master_address[8] => cpu_instruction_master_address_to_slave[8].DATAIN
cpu_instruction_master_address[9] => cpu_instruction_master_address_to_slave[9].DATAIN
cpu_instruction_master_address[10] => cpu_instruction_master_address_to_slave[10].DATAIN
cpu_instruction_master_address[11] => cpu_instruction_master_address_to_slave[11].DATAIN
cpu_instruction_master_address[12] => cpu_instruction_master_address_to_slave[12].DATAIN
cpu_instruction_master_address[13] => cpu_instruction_master_address_to_slave[13].DATAIN
cpu_instruction_master_address[14] => cpu_instruction_master_address_to_slave[14].DATAIN
cpu_instruction_master_address[15] => cpu_instruction_master_address_to_slave[15].DATAIN
cpu_instruction_master_address[16] => cpu_instruction_master_address_to_slave[16].DATAIN
cpu_instruction_master_address[17] => cpu_instruction_master_address_to_slave[17].DATAIN
cpu_instruction_master_address[18] => cpu_instruction_master_address_to_slave[18].DATAIN
cpu_instruction_master_address[19] => cpu_instruction_master_address_to_slave[19].DATAIN
cpu_instruction_master_address[20] => cpu_instruction_master_address_to_slave[20].DATAIN
cpu_instruction_master_address[21] => cpu_instruction_master_address_to_slave[21].DATAIN
cpu_instruction_master_address[22] => cpu_instruction_master_address_to_slave[22].DATAIN
cpu_instruction_master_address[23] => cpu_instruction_master_address_to_slave[23].DATAIN
cpu_instruction_master_address[24] => cpu_instruction_master_address_to_slave[24].DATAIN
cpu_instruction_master_address[25] => cpu_instruction_master_address_to_slave[25].DATAIN
cpu_instruction_master_address[26] => cpu_instruction_master_address_to_slave[26].DATAIN
cpu_instruction_master_address[27] => cpu_instruction_master_address_to_slave[27].DATAIN
cpu_instruction_master_address[28] => cpu_instruction_master_address_to_slave[28].DATAIN
cpu_instruction_master_granted_cpu_ddr_clock_bridge_s1 => r_0.IN0
cpu_instruction_master_granted_cpu_ddr_clock_bridge_s1 => cpu_instruction_master_is_granted_some_slave.IN0
cpu_instruction_master_granted_cpu_jtag_debug_module => r_0.IN0
cpu_instruction_master_granted_cpu_jtag_debug_module => cpu_instruction_master_is_granted_some_slave.IN1
cpu_instruction_master_granted_pipeline_bridge_before_tristate_bridge_s1 => r_1.IN0
cpu_instruction_master_granted_pipeline_bridge_before_tristate_bridge_s1 => cpu_instruction_master_is_granted_some_slave.IN1
cpu_instruction_master_qualified_request_cpu_ddr_clock_bridge_s1 => r_0.IN0
cpu_instruction_master_qualified_request_cpu_ddr_clock_bridge_s1 => r_0.IN0
cpu_instruction_master_qualified_request_cpu_ddr_clock_bridge_s1 => r_0.IN1
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_0.IN0
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_0.IN0
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_0.IN1
cpu_instruction_master_qualified_request_pipeline_bridge_before_tristate_bridge_s1 => r_1.IN0
cpu_instruction_master_qualified_request_pipeline_bridge_before_tristate_bridge_s1 => r_1.IN0
cpu_instruction_master_qualified_request_pipeline_bridge_before_tristate_bridge_s1 => r_1.IN1
cpu_instruction_master_read => r_0.IN0
cpu_instruction_master_read => r_0.IN1
cpu_instruction_master_read => r_1.IN0
cpu_instruction_master_read => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read => p1_cpu_instruction_master_latency_counter.IN1
cpu_instruction_master_read => r_1.IN1
cpu_instruction_master_read => r_0.IN1
cpu_instruction_master_read => r_0.IN1
cpu_instruction_master_read_data_valid_cpu_ddr_clock_bridge_s1 => pre_flush_cpu_instruction_master_readdatavalid.IN0
cpu_instruction_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cpu_ddr_clock_bridge_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cpu_ddr_clock_bridge_s1_shift_register => ~NO_FANOUT~
cpu_instruction_master_read_data_valid_cpu_jtag_debug_module => cpu_instruction_master_readdatavalid.IN1
cpu_instruction_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => pre_flush_cpu_instruction_master_readdatavalid.IN1
cpu_instruction_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1_shift_register => ~NO_FANOUT~
cpu_instruction_master_requests_cpu_ddr_clock_bridge_s1 => r_0.IN1
cpu_instruction_master_requests_cpu_jtag_debug_module => r_0.IN1
cpu_instruction_master_requests_pipeline_bridge_before_tristate_bridge_s1 => r_1.IN1
cpu_jtag_debug_module_readdata_from_sa[0] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[1] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[2] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[3] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[4] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[5] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[6] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[7] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[8] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[9] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[10] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[11] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[12] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[13] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[14] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[15] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[16] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[17] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[18] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[19] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[20] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[21] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[22] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[23] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[24] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[25] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[26] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[27] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[28] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[29] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[30] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[31] => cpu_instruction_master_readdata.IN1
d1_cpu_ddr_clock_bridge_s1_end_xfer => ~NO_FANOUT~
d1_cpu_jtag_debug_module_end_xfer => r_0.IN1
d1_pipeline_bridge_before_tristate_bridge_s1_end_xfer => ~NO_FANOUT~
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[0] => cpu_instruction_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[1] => cpu_instruction_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[2] => cpu_instruction_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[3] => cpu_instruction_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[4] => cpu_instruction_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[5] => cpu_instruction_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[6] => cpu_instruction_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[7] => cpu_instruction_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[8] => cpu_instruction_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[9] => cpu_instruction_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[10] => cpu_instruction_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[11] => cpu_instruction_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[12] => cpu_instruction_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[13] => cpu_instruction_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[14] => cpu_instruction_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[15] => cpu_instruction_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[16] => cpu_instruction_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[17] => cpu_instruction_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[18] => cpu_instruction_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[19] => cpu_instruction_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[20] => cpu_instruction_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[21] => cpu_instruction_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[22] => cpu_instruction_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[23] => cpu_instruction_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[24] => cpu_instruction_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[25] => cpu_instruction_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[26] => cpu_instruction_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[27] => cpu_instruction_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[28] => cpu_instruction_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[29] => cpu_instruction_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[30] => cpu_instruction_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[31] => cpu_instruction_master_readdata.IN1
pipeline_bridge_before_tristate_bridge_s1_waitrequest_from_sa => r_1.IN1
reset_n => cpu_instruction_master_latency_counter~reg0.ACLR
reset_n => cpu_instruction_master_read_but_no_slave_selected.ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu
clk => clk.IN11
d_irq[0] => A_ipending_reg_irq0_nxt.IN0
d_irq[1] => A_ipending_reg_irq1_nxt.IN0
d_irq[2] => A_ipending_reg_irq2_nxt.IN0
d_irq[3] => A_ipending_reg_irq3_nxt.IN0
d_irq[4] => A_ipending_reg_irq4_nxt.IN0
d_irq[5] => A_ipending_reg_irq5_nxt.IN0
d_irq[6] => ~NO_FANOUT~
d_irq[7] => ~NO_FANOUT~
d_irq[8] => ~NO_FANOUT~
d_irq[9] => ~NO_FANOUT~
d_irq[10] => ~NO_FANOUT~
d_irq[11] => ~NO_FANOUT~
d_irq[12] => ~NO_FANOUT~
d_irq[13] => ~NO_FANOUT~
d_irq[14] => ~NO_FANOUT~
d_irq[15] => ~NO_FANOUT~
d_irq[16] => ~NO_FANOUT~
d_irq[17] => ~NO_FANOUT~
d_irq[18] => ~NO_FANOUT~
d_irq[19] => ~NO_FANOUT~
d_irq[20] => ~NO_FANOUT~
d_irq[21] => ~NO_FANOUT~
d_irq[22] => ~NO_FANOUT~
d_irq[23] => ~NO_FANOUT~
d_irq[24] => ~NO_FANOUT~
d_irq[25] => ~NO_FANOUT~
d_irq[26] => ~NO_FANOUT~
d_irq[27] => ~NO_FANOUT~
d_irq[28] => ~NO_FANOUT~
d_irq[29] => ~NO_FANOUT~
d_irq[30] => ~NO_FANOUT~
d_irq[31] => ~NO_FANOUT~
d_readdata[0] => d_readdata_d1[0].DATAIN
d_readdata[1] => d_readdata_d1[1].DATAIN
d_readdata[2] => d_readdata_d1[2].DATAIN
d_readdata[3] => d_readdata_d1[3].DATAIN
d_readdata[4] => d_readdata_d1[4].DATAIN
d_readdata[5] => d_readdata_d1[5].DATAIN
d_readdata[6] => d_readdata_d1[6].DATAIN
d_readdata[7] => d_readdata_d1[7].DATAIN
d_readdata[8] => d_readdata_d1[8].DATAIN
d_readdata[9] => d_readdata_d1[9].DATAIN
d_readdata[10] => d_readdata_d1[10].DATAIN
d_readdata[11] => d_readdata_d1[11].DATAIN
d_readdata[12] => d_readdata_d1[12].DATAIN
d_readdata[13] => d_readdata_d1[13].DATAIN
d_readdata[14] => d_readdata_d1[14].DATAIN
d_readdata[15] => d_readdata_d1[15].DATAIN
d_readdata[16] => d_readdata_d1[16].DATAIN
d_readdata[17] => d_readdata_d1[17].DATAIN
d_readdata[18] => d_readdata_d1[18].DATAIN
d_readdata[19] => d_readdata_d1[19].DATAIN
d_readdata[20] => d_readdata_d1[20].DATAIN
d_readdata[21] => d_readdata_d1[21].DATAIN
d_readdata[22] => d_readdata_d1[22].DATAIN
d_readdata[23] => d_readdata_d1[23].DATAIN
d_readdata[24] => d_readdata_d1[24].DATAIN
d_readdata[25] => d_readdata_d1[25].DATAIN
d_readdata[26] => d_readdata_d1[26].DATAIN
d_readdata[27] => d_readdata_d1[27].DATAIN
d_readdata[28] => d_readdata_d1[28].DATAIN
d_readdata[29] => d_readdata_d1[29].DATAIN
d_readdata[30] => d_readdata_d1[30].DATAIN
d_readdata[31] => d_readdata_d1[31].DATAIN
d_readdatavalid => d_readdatavalid_d1.DATAIN
d_waitrequest => d_write_nxt.IN1
d_waitrequest => d_read_nxt.IN1
d_waitrequest => A_dc_wb_update_av_writedata.IN1
d_waitrequest => A_dc_wr_last_transfer.IN1
d_waitrequest => av_wr_data_transfer.IN0
d_waitrequest => av_rd_addr_accepted.IN0
d_waitrequest => av_addr_accepted.IN1
i_readdata[0] => i_readdata_d1[0].DATAIN
i_readdata[1] => i_readdata_d1[1].DATAIN
i_readdata[2] => i_readdata_d1[2].DATAIN
i_readdata[3] => i_readdata_d1[3].DATAIN
i_readdata[4] => i_readdata_d1[4].DATAIN
i_readdata[5] => i_readdata_d1[5].DATAIN
i_readdata[6] => i_readdata_d1[6].DATAIN
i_readdata[7] => i_readdata_d1[7].DATAIN
i_readdata[8] => i_readdata_d1[8].DATAIN
i_readdata[9] => i_readdata_d1[9].DATAIN
i_readdata[10] => i_readdata_d1[10].DATAIN
i_readdata[11] => i_readdata_d1[11].DATAIN
i_readdata[12] => i_readdata_d1[12].DATAIN
i_readdata[13] => i_readdata_d1[13].DATAIN
i_readdata[14] => i_readdata_d1[14].DATAIN
i_readdata[15] => i_readdata_d1[15].DATAIN
i_readdata[16] => i_readdata_d1[16].DATAIN
i_readdata[17] => i_readdata_d1[17].DATAIN
i_readdata[18] => i_readdata_d1[18].DATAIN
i_readdata[19] => i_readdata_d1[19].DATAIN
i_readdata[20] => i_readdata_d1[20].DATAIN
i_readdata[21] => i_readdata_d1[21].DATAIN
i_readdata[22] => i_readdata_d1[22].DATAIN
i_readdata[23] => i_readdata_d1[23].DATAIN
i_readdata[24] => i_readdata_d1[24].DATAIN
i_readdata[25] => i_readdata_d1[25].DATAIN
i_readdata[26] => i_readdata_d1[26].DATAIN
i_readdata[27] => i_readdata_d1[27].DATAIN
i_readdata[28] => i_readdata_d1[28].DATAIN
i_readdata[29] => i_readdata_d1[29].DATAIN
i_readdata[30] => i_readdata_d1[30].DATAIN
i_readdata[31] => i_readdata_d1[31].DATAIN
i_readdatavalid => i_readdatavalid.IN1
i_waitrequest => i_read_nxt.IN1
i_waitrequest => ic_fill_req_accepted.IN0
jtag_debug_module_address[0] => jtag_debug_module_address[0].IN1
jtag_debug_module_address[1] => jtag_debug_module_address[1].IN1
jtag_debug_module_address[2] => jtag_debug_module_address[2].IN1
jtag_debug_module_address[3] => jtag_debug_module_address[3].IN1
jtag_debug_module_address[4] => jtag_debug_module_address[4].IN1
jtag_debug_module_address[5] => jtag_debug_module_address[5].IN1
jtag_debug_module_address[6] => jtag_debug_module_address[6].IN1
jtag_debug_module_address[7] => jtag_debug_module_address[7].IN1
jtag_debug_module_address[8] => jtag_debug_module_address[8].IN1
jtag_debug_module_begintransfer => jtag_debug_module_begintransfer.IN1
jtag_debug_module_byteenable[0] => jtag_debug_module_byteenable[0].IN1
jtag_debug_module_byteenable[1] => jtag_debug_module_byteenable[1].IN1
jtag_debug_module_byteenable[2] => jtag_debug_module_byteenable[2].IN1
jtag_debug_module_byteenable[3] => jtag_debug_module_byteenable[3].IN1
jtag_debug_module_debugaccess => jtag_debug_module_debugaccess.IN1
jtag_debug_module_select => jtag_debug_module_select.IN1
jtag_debug_module_write => jtag_debug_module_write.IN1
jtag_debug_module_writedata[0] => jtag_debug_module_writedata[0].IN1
jtag_debug_module_writedata[1] => jtag_debug_module_writedata[1].IN1
jtag_debug_module_writedata[2] => jtag_debug_module_writedata[2].IN1
jtag_debug_module_writedata[3] => jtag_debug_module_writedata[3].IN1
jtag_debug_module_writedata[4] => jtag_debug_module_writedata[4].IN1
jtag_debug_module_writedata[5] => jtag_debug_module_writedata[5].IN1
jtag_debug_module_writedata[6] => jtag_debug_module_writedata[6].IN1
jtag_debug_module_writedata[7] => jtag_debug_module_writedata[7].IN1
jtag_debug_module_writedata[8] => jtag_debug_module_writedata[8].IN1
jtag_debug_module_writedata[9] => jtag_debug_module_writedata[9].IN1
jtag_debug_module_writedata[10] => jtag_debug_module_writedata[10].IN1
jtag_debug_module_writedata[11] => jtag_debug_module_writedata[11].IN1
jtag_debug_module_writedata[12] => jtag_debug_module_writedata[12].IN1
jtag_debug_module_writedata[13] => jtag_debug_module_writedata[13].IN1
jtag_debug_module_writedata[14] => jtag_debug_module_writedata[14].IN1
jtag_debug_module_writedata[15] => jtag_debug_module_writedata[15].IN1
jtag_debug_module_writedata[16] => jtag_debug_module_writedata[16].IN1
jtag_debug_module_writedata[17] => jtag_debug_module_writedata[17].IN1
jtag_debug_module_writedata[18] => jtag_debug_module_writedata[18].IN1
jtag_debug_module_writedata[19] => jtag_debug_module_writedata[19].IN1
jtag_debug_module_writedata[20] => jtag_debug_module_writedata[20].IN1
jtag_debug_module_writedata[21] => jtag_debug_module_writedata[21].IN1
jtag_debug_module_writedata[22] => jtag_debug_module_writedata[22].IN1
jtag_debug_module_writedata[23] => jtag_debug_module_writedata[23].IN1
jtag_debug_module_writedata[24] => jtag_debug_module_writedata[24].IN1
jtag_debug_module_writedata[25] => jtag_debug_module_writedata[25].IN1
jtag_debug_module_writedata[26] => jtag_debug_module_writedata[26].IN1
jtag_debug_module_writedata[27] => jtag_debug_module_writedata[27].IN1
jtag_debug_module_writedata[28] => jtag_debug_module_writedata[28].IN1
jtag_debug_module_writedata[29] => jtag_debug_module_writedata[29].IN1
jtag_debug_module_writedata[30] => jtag_debug_module_writedata[30].IN1
jtag_debug_module_writedata[31] => jtag_debug_module_writedata[31].IN1
reset_n => reset_n.IN3


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench
A_bstatus_reg[0] => ~NO_FANOUT~
A_bstatus_reg[1] => ~NO_FANOUT~
A_bstatus_reg[2] => ~NO_FANOUT~
A_bstatus_reg[3] => ~NO_FANOUT~
A_bstatus_reg[4] => ~NO_FANOUT~
A_bstatus_reg[5] => ~NO_FANOUT~
A_bstatus_reg[6] => ~NO_FANOUT~
A_bstatus_reg[7] => ~NO_FANOUT~
A_bstatus_reg[8] => ~NO_FANOUT~
A_bstatus_reg[9] => ~NO_FANOUT~
A_bstatus_reg[10] => ~NO_FANOUT~
A_bstatus_reg[11] => ~NO_FANOUT~
A_bstatus_reg[12] => ~NO_FANOUT~
A_bstatus_reg[13] => ~NO_FANOUT~
A_bstatus_reg[14] => ~NO_FANOUT~
A_bstatus_reg[15] => ~NO_FANOUT~
A_bstatus_reg[16] => ~NO_FANOUT~
A_bstatus_reg[17] => ~NO_FANOUT~
A_bstatus_reg[18] => ~NO_FANOUT~
A_bstatus_reg[19] => ~NO_FANOUT~
A_bstatus_reg[20] => ~NO_FANOUT~
A_bstatus_reg[21] => ~NO_FANOUT~
A_bstatus_reg[22] => ~NO_FANOUT~
A_bstatus_reg[23] => ~NO_FANOUT~
A_bstatus_reg[24] => ~NO_FANOUT~
A_bstatus_reg[25] => ~NO_FANOUT~
A_bstatus_reg[26] => ~NO_FANOUT~
A_bstatus_reg[27] => ~NO_FANOUT~
A_bstatus_reg[28] => ~NO_FANOUT~
A_bstatus_reg[29] => ~NO_FANOUT~
A_bstatus_reg[30] => ~NO_FANOUT~
A_bstatus_reg[31] => ~NO_FANOUT~
A_cmp_result => ~NO_FANOUT~
A_ctrl_exception => ~NO_FANOUT~
A_ctrl_ld_non_bypass => ~NO_FANOUT~
A_dst_regnum[0] => ~NO_FANOUT~
A_dst_regnum[1] => ~NO_FANOUT~
A_dst_regnum[2] => ~NO_FANOUT~
A_dst_regnum[3] => ~NO_FANOUT~
A_dst_regnum[4] => ~NO_FANOUT~
A_en => ~NO_FANOUT~
A_estatus_reg[0] => ~NO_FANOUT~
A_estatus_reg[1] => ~NO_FANOUT~
A_estatus_reg[2] => ~NO_FANOUT~
A_estatus_reg[3] => ~NO_FANOUT~
A_estatus_reg[4] => ~NO_FANOUT~
A_estatus_reg[5] => ~NO_FANOUT~
A_estatus_reg[6] => ~NO_FANOUT~
A_estatus_reg[7] => ~NO_FANOUT~
A_estatus_reg[8] => ~NO_FANOUT~
A_estatus_reg[9] => ~NO_FANOUT~
A_estatus_reg[10] => ~NO_FANOUT~
A_estatus_reg[11] => ~NO_FANOUT~
A_estatus_reg[12] => ~NO_FANOUT~
A_estatus_reg[13] => ~NO_FANOUT~
A_estatus_reg[14] => ~NO_FANOUT~
A_estatus_reg[15] => ~NO_FANOUT~
A_estatus_reg[16] => ~NO_FANOUT~
A_estatus_reg[17] => ~NO_FANOUT~
A_estatus_reg[18] => ~NO_FANOUT~
A_estatus_reg[19] => ~NO_FANOUT~
A_estatus_reg[20] => ~NO_FANOUT~
A_estatus_reg[21] => ~NO_FANOUT~
A_estatus_reg[22] => ~NO_FANOUT~
A_estatus_reg[23] => ~NO_FANOUT~
A_estatus_reg[24] => ~NO_FANOUT~
A_estatus_reg[25] => ~NO_FANOUT~
A_estatus_reg[26] => ~NO_FANOUT~
A_estatus_reg[27] => ~NO_FANOUT~
A_estatus_reg[28] => ~NO_FANOUT~
A_estatus_reg[29] => ~NO_FANOUT~
A_estatus_reg[30] => ~NO_FANOUT~
A_estatus_reg[31] => ~NO_FANOUT~
A_ienable_reg[0] => ~NO_FANOUT~
A_ienable_reg[1] => ~NO_FANOUT~
A_ienable_reg[2] => ~NO_FANOUT~
A_ienable_reg[3] => ~NO_FANOUT~
A_ienable_reg[4] => ~NO_FANOUT~
A_ienable_reg[5] => ~NO_FANOUT~
A_ienable_reg[6] => ~NO_FANOUT~
A_ienable_reg[7] => ~NO_FANOUT~
A_ienable_reg[8] => ~NO_FANOUT~
A_ienable_reg[9] => ~NO_FANOUT~
A_ienable_reg[10] => ~NO_FANOUT~
A_ienable_reg[11] => ~NO_FANOUT~
A_ienable_reg[12] => ~NO_FANOUT~
A_ienable_reg[13] => ~NO_FANOUT~
A_ienable_reg[14] => ~NO_FANOUT~
A_ienable_reg[15] => ~NO_FANOUT~
A_ienable_reg[16] => ~NO_FANOUT~
A_ienable_reg[17] => ~NO_FANOUT~
A_ienable_reg[18] => ~NO_FANOUT~
A_ienable_reg[19] => ~NO_FANOUT~
A_ienable_reg[20] => ~NO_FANOUT~
A_ienable_reg[21] => ~NO_FANOUT~
A_ienable_reg[22] => ~NO_FANOUT~
A_ienable_reg[23] => ~NO_FANOUT~
A_ienable_reg[24] => ~NO_FANOUT~
A_ienable_reg[25] => ~NO_FANOUT~
A_ienable_reg[26] => ~NO_FANOUT~
A_ienable_reg[27] => ~NO_FANOUT~
A_ienable_reg[28] => ~NO_FANOUT~
A_ienable_reg[29] => ~NO_FANOUT~
A_ienable_reg[30] => ~NO_FANOUT~
A_ienable_reg[31] => ~NO_FANOUT~
A_ipending_reg[0] => ~NO_FANOUT~
A_ipending_reg[1] => ~NO_FANOUT~
A_ipending_reg[2] => ~NO_FANOUT~
A_ipending_reg[3] => ~NO_FANOUT~
A_ipending_reg[4] => ~NO_FANOUT~
A_ipending_reg[5] => ~NO_FANOUT~
A_ipending_reg[6] => ~NO_FANOUT~
A_ipending_reg[7] => ~NO_FANOUT~
A_ipending_reg[8] => ~NO_FANOUT~
A_ipending_reg[9] => ~NO_FANOUT~
A_ipending_reg[10] => ~NO_FANOUT~
A_ipending_reg[11] => ~NO_FANOUT~
A_ipending_reg[12] => ~NO_FANOUT~
A_ipending_reg[13] => ~NO_FANOUT~
A_ipending_reg[14] => ~NO_FANOUT~
A_ipending_reg[15] => ~NO_FANOUT~
A_ipending_reg[16] => ~NO_FANOUT~
A_ipending_reg[17] => ~NO_FANOUT~
A_ipending_reg[18] => ~NO_FANOUT~
A_ipending_reg[19] => ~NO_FANOUT~
A_ipending_reg[20] => ~NO_FANOUT~
A_ipending_reg[21] => ~NO_FANOUT~
A_ipending_reg[22] => ~NO_FANOUT~
A_ipending_reg[23] => ~NO_FANOUT~
A_ipending_reg[24] => ~NO_FANOUT~
A_ipending_reg[25] => ~NO_FANOUT~
A_ipending_reg[26] => ~NO_FANOUT~
A_ipending_reg[27] => ~NO_FANOUT~
A_ipending_reg[28] => ~NO_FANOUT~
A_ipending_reg[29] => ~NO_FANOUT~
A_ipending_reg[30] => ~NO_FANOUT~
A_ipending_reg[31] => ~NO_FANOUT~
A_iw[0] => ~NO_FANOUT~
A_iw[1] => ~NO_FANOUT~
A_iw[2] => ~NO_FANOUT~
A_iw[3] => ~NO_FANOUT~
A_iw[4] => ~NO_FANOUT~
A_iw[5] => ~NO_FANOUT~
A_iw[6] => ~NO_FANOUT~
A_iw[7] => ~NO_FANOUT~
A_iw[8] => ~NO_FANOUT~
A_iw[9] => ~NO_FANOUT~
A_iw[10] => ~NO_FANOUT~
A_iw[11] => ~NO_FANOUT~
A_iw[12] => ~NO_FANOUT~
A_iw[13] => ~NO_FANOUT~
A_iw[14] => ~NO_FANOUT~
A_iw[15] => ~NO_FANOUT~
A_iw[16] => ~NO_FANOUT~
A_iw[17] => ~NO_FANOUT~
A_iw[18] => ~NO_FANOUT~
A_iw[19] => ~NO_FANOUT~
A_iw[20] => ~NO_FANOUT~
A_iw[21] => ~NO_FANOUT~
A_iw[22] => ~NO_FANOUT~
A_iw[23] => ~NO_FANOUT~
A_iw[24] => ~NO_FANOUT~
A_iw[25] => ~NO_FANOUT~
A_iw[26] => ~NO_FANOUT~
A_iw[27] => ~NO_FANOUT~
A_iw[28] => ~NO_FANOUT~
A_iw[29] => ~NO_FANOUT~
A_iw[30] => ~NO_FANOUT~
A_iw[31] => ~NO_FANOUT~
A_mem_byte_en[0] => ~NO_FANOUT~
A_mem_byte_en[1] => ~NO_FANOUT~
A_mem_byte_en[2] => ~NO_FANOUT~
A_mem_byte_en[3] => ~NO_FANOUT~
A_op_hbreak => ~NO_FANOUT~
A_op_intr => ~NO_FANOUT~
A_pcb[0] => ~NO_FANOUT~
A_pcb[1] => ~NO_FANOUT~
A_pcb[2] => ~NO_FANOUT~
A_pcb[3] => ~NO_FANOUT~
A_pcb[4] => ~NO_FANOUT~
A_pcb[5] => ~NO_FANOUT~
A_pcb[6] => ~NO_FANOUT~
A_pcb[7] => ~NO_FANOUT~
A_pcb[8] => ~NO_FANOUT~
A_pcb[9] => ~NO_FANOUT~
A_pcb[10] => ~NO_FANOUT~
A_pcb[11] => ~NO_FANOUT~
A_pcb[12] => ~NO_FANOUT~
A_pcb[13] => ~NO_FANOUT~
A_pcb[14] => ~NO_FANOUT~
A_pcb[15] => ~NO_FANOUT~
A_pcb[16] => ~NO_FANOUT~
A_pcb[17] => ~NO_FANOUT~
A_pcb[18] => ~NO_FANOUT~
A_pcb[19] => ~NO_FANOUT~
A_pcb[20] => ~NO_FANOUT~
A_pcb[21] => ~NO_FANOUT~
A_pcb[22] => ~NO_FANOUT~
A_pcb[23] => ~NO_FANOUT~
A_pcb[24] => ~NO_FANOUT~
A_pcb[25] => ~NO_FANOUT~
A_pcb[26] => ~NO_FANOUT~
A_pcb[27] => ~NO_FANOUT~
A_pcb[28] => ~NO_FANOUT~
A_st_data[0] => ~NO_FANOUT~
A_st_data[1] => ~NO_FANOUT~
A_st_data[2] => ~NO_FANOUT~
A_st_data[3] => ~NO_FANOUT~
A_st_data[4] => ~NO_FANOUT~
A_st_data[5] => ~NO_FANOUT~
A_st_data[6] => ~NO_FANOUT~
A_st_data[7] => ~NO_FANOUT~
A_st_data[8] => ~NO_FANOUT~
A_st_data[9] => ~NO_FANOUT~
A_st_data[10] => ~NO_FANOUT~
A_st_data[11] => ~NO_FANOUT~
A_st_data[12] => ~NO_FANOUT~
A_st_data[13] => ~NO_FANOUT~
A_st_data[14] => ~NO_FANOUT~
A_st_data[15] => ~NO_FANOUT~
A_st_data[16] => ~NO_FANOUT~
A_st_data[17] => ~NO_FANOUT~
A_st_data[18] => ~NO_FANOUT~
A_st_data[19] => ~NO_FANOUT~
A_st_data[20] => ~NO_FANOUT~
A_st_data[21] => ~NO_FANOUT~
A_st_data[22] => ~NO_FANOUT~
A_st_data[23] => ~NO_FANOUT~
A_st_data[24] => ~NO_FANOUT~
A_st_data[25] => ~NO_FANOUT~
A_st_data[26] => ~NO_FANOUT~
A_st_data[27] => ~NO_FANOUT~
A_st_data[28] => ~NO_FANOUT~
A_st_data[29] => ~NO_FANOUT~
A_st_data[30] => ~NO_FANOUT~
A_st_data[31] => ~NO_FANOUT~
A_status_reg[0] => ~NO_FANOUT~
A_status_reg[1] => ~NO_FANOUT~
A_status_reg[2] => ~NO_FANOUT~
A_status_reg[3] => ~NO_FANOUT~
A_status_reg[4] => ~NO_FANOUT~
A_status_reg[5] => ~NO_FANOUT~
A_status_reg[6] => ~NO_FANOUT~
A_status_reg[7] => ~NO_FANOUT~
A_status_reg[8] => ~NO_FANOUT~
A_status_reg[9] => ~NO_FANOUT~
A_status_reg[10] => ~NO_FANOUT~
A_status_reg[11] => ~NO_FANOUT~
A_status_reg[12] => ~NO_FANOUT~
A_status_reg[13] => ~NO_FANOUT~
A_status_reg[14] => ~NO_FANOUT~
A_status_reg[15] => ~NO_FANOUT~
A_status_reg[16] => ~NO_FANOUT~
A_status_reg[17] => ~NO_FANOUT~
A_status_reg[18] => ~NO_FANOUT~
A_status_reg[19] => ~NO_FANOUT~
A_status_reg[20] => ~NO_FANOUT~
A_status_reg[21] => ~NO_FANOUT~
A_status_reg[22] => ~NO_FANOUT~
A_status_reg[23] => ~NO_FANOUT~
A_status_reg[24] => ~NO_FANOUT~
A_status_reg[25] => ~NO_FANOUT~
A_status_reg[26] => ~NO_FANOUT~
A_status_reg[27] => ~NO_FANOUT~
A_status_reg[28] => ~NO_FANOUT~
A_status_reg[29] => ~NO_FANOUT~
A_status_reg[30] => ~NO_FANOUT~
A_status_reg[31] => ~NO_FANOUT~
A_valid => ~NO_FANOUT~
A_wr_data_unfiltered[0] => A_wr_data_filtered[0].DATAIN
A_wr_data_unfiltered[1] => A_wr_data_filtered[1].DATAIN
A_wr_data_unfiltered[2] => A_wr_data_filtered[2].DATAIN
A_wr_data_unfiltered[3] => A_wr_data_filtered[3].DATAIN
A_wr_data_unfiltered[4] => A_wr_data_filtered[4].DATAIN
A_wr_data_unfiltered[5] => A_wr_data_filtered[5].DATAIN
A_wr_data_unfiltered[6] => A_wr_data_filtered[6].DATAIN
A_wr_data_unfiltered[7] => A_wr_data_filtered[7].DATAIN
A_wr_data_unfiltered[8] => A_wr_data_filtered[8].DATAIN
A_wr_data_unfiltered[9] => A_wr_data_filtered[9].DATAIN
A_wr_data_unfiltered[10] => A_wr_data_filtered[10].DATAIN
A_wr_data_unfiltered[11] => A_wr_data_filtered[11].DATAIN
A_wr_data_unfiltered[12] => A_wr_data_filtered[12].DATAIN
A_wr_data_unfiltered[13] => A_wr_data_filtered[13].DATAIN
A_wr_data_unfiltered[14] => A_wr_data_filtered[14].DATAIN
A_wr_data_unfiltered[15] => A_wr_data_filtered[15].DATAIN
A_wr_data_unfiltered[16] => A_wr_data_filtered[16].DATAIN
A_wr_data_unfiltered[17] => A_wr_data_filtered[17].DATAIN
A_wr_data_unfiltered[18] => A_wr_data_filtered[18].DATAIN
A_wr_data_unfiltered[19] => A_wr_data_filtered[19].DATAIN
A_wr_data_unfiltered[20] => A_wr_data_filtered[20].DATAIN
A_wr_data_unfiltered[21] => A_wr_data_filtered[21].DATAIN
A_wr_data_unfiltered[22] => A_wr_data_filtered[22].DATAIN
A_wr_data_unfiltered[23] => A_wr_data_filtered[23].DATAIN
A_wr_data_unfiltered[24] => A_wr_data_filtered[24].DATAIN
A_wr_data_unfiltered[25] => A_wr_data_filtered[25].DATAIN
A_wr_data_unfiltered[26] => A_wr_data_filtered[26].DATAIN
A_wr_data_unfiltered[27] => A_wr_data_filtered[27].DATAIN
A_wr_data_unfiltered[28] => A_wr_data_filtered[28].DATAIN
A_wr_data_unfiltered[29] => A_wr_data_filtered[29].DATAIN
A_wr_data_unfiltered[30] => A_wr_data_filtered[30].DATAIN
A_wr_data_unfiltered[31] => A_wr_data_filtered[31].DATAIN
A_wr_dst_reg => ~NO_FANOUT~
E_add_br_to_taken_history_unfiltered => E_add_br_to_taken_history_filtered.DATAIN
E_logic_result[0] => Equal0.IN31
E_logic_result[1] => Equal0.IN30
E_logic_result[2] => Equal0.IN29
E_logic_result[3] => Equal0.IN28
E_logic_result[4] => Equal0.IN27
E_logic_result[5] => Equal0.IN26
E_logic_result[6] => Equal0.IN25
E_logic_result[7] => Equal0.IN24
E_logic_result[8] => Equal0.IN23
E_logic_result[9] => Equal0.IN22
E_logic_result[10] => Equal0.IN21
E_logic_result[11] => Equal0.IN20
E_logic_result[12] => Equal0.IN19
E_logic_result[13] => Equal0.IN18
E_logic_result[14] => Equal0.IN17
E_logic_result[15] => Equal0.IN16
E_logic_result[16] => Equal0.IN15
E_logic_result[17] => Equal0.IN14
E_logic_result[18] => Equal0.IN13
E_logic_result[19] => Equal0.IN12
E_logic_result[20] => Equal0.IN11
E_logic_result[21] => Equal0.IN10
E_logic_result[22] => Equal0.IN9
E_logic_result[23] => Equal0.IN8
E_logic_result[24] => Equal0.IN7
E_logic_result[25] => Equal0.IN6
E_logic_result[26] => Equal0.IN5
E_logic_result[27] => Equal0.IN4
E_logic_result[28] => Equal0.IN3
E_logic_result[29] => Equal0.IN2
E_logic_result[30] => Equal0.IN1
E_logic_result[31] => Equal0.IN0
E_valid => ~NO_FANOUT~
M_bht_ptr_unfiltered[0] => M_bht_ptr_filtered[0].DATAIN
M_bht_ptr_unfiltered[1] => M_bht_ptr_filtered[1].DATAIN
M_bht_ptr_unfiltered[2] => M_bht_ptr_filtered[2].DATAIN
M_bht_ptr_unfiltered[3] => M_bht_ptr_filtered[3].DATAIN
M_bht_ptr_unfiltered[4] => M_bht_ptr_filtered[4].DATAIN
M_bht_ptr_unfiltered[5] => M_bht_ptr_filtered[5].DATAIN
M_bht_ptr_unfiltered[6] => M_bht_ptr_filtered[6].DATAIN
M_bht_ptr_unfiltered[7] => M_bht_ptr_filtered[7].DATAIN
M_bht_wr_data_unfiltered[0] => M_bht_wr_data_filtered[0].DATAIN
M_bht_wr_data_unfiltered[1] => M_bht_wr_data_filtered[1].DATAIN
M_bht_wr_en_unfiltered => M_bht_wr_en_filtered.DATAIN
M_mem_baddr[0] => ~NO_FANOUT~
M_mem_baddr[1] => ~NO_FANOUT~
M_mem_baddr[2] => ~NO_FANOUT~
M_mem_baddr[3] => ~NO_FANOUT~
M_mem_baddr[4] => ~NO_FANOUT~
M_mem_baddr[5] => ~NO_FANOUT~
M_mem_baddr[6] => ~NO_FANOUT~
M_mem_baddr[7] => ~NO_FANOUT~
M_mem_baddr[8] => ~NO_FANOUT~
M_mem_baddr[9] => ~NO_FANOUT~
M_mem_baddr[10] => ~NO_FANOUT~
M_mem_baddr[11] => ~NO_FANOUT~
M_mem_baddr[12] => ~NO_FANOUT~
M_mem_baddr[13] => ~NO_FANOUT~
M_mem_baddr[14] => ~NO_FANOUT~
M_mem_baddr[15] => ~NO_FANOUT~
M_mem_baddr[16] => ~NO_FANOUT~
M_mem_baddr[17] => ~NO_FANOUT~
M_mem_baddr[18] => ~NO_FANOUT~
M_mem_baddr[19] => ~NO_FANOUT~
M_mem_baddr[20] => ~NO_FANOUT~
M_mem_baddr[21] => ~NO_FANOUT~
M_mem_baddr[22] => ~NO_FANOUT~
M_mem_baddr[23] => ~NO_FANOUT~
M_mem_baddr[24] => ~NO_FANOUT~
M_mem_baddr[25] => ~NO_FANOUT~
M_mem_baddr[26] => ~NO_FANOUT~
M_mem_baddr[27] => ~NO_FANOUT~
M_mem_baddr[28] => ~NO_FANOUT~
M_target_pcb[0] => ~NO_FANOUT~
M_target_pcb[1] => ~NO_FANOUT~
M_target_pcb[2] => ~NO_FANOUT~
M_target_pcb[3] => ~NO_FANOUT~
M_target_pcb[4] => ~NO_FANOUT~
M_target_pcb[5] => ~NO_FANOUT~
M_target_pcb[6] => ~NO_FANOUT~
M_target_pcb[7] => ~NO_FANOUT~
M_target_pcb[8] => ~NO_FANOUT~
M_target_pcb[9] => ~NO_FANOUT~
M_target_pcb[10] => ~NO_FANOUT~
M_target_pcb[11] => ~NO_FANOUT~
M_target_pcb[12] => ~NO_FANOUT~
M_target_pcb[13] => ~NO_FANOUT~
M_target_pcb[14] => ~NO_FANOUT~
M_target_pcb[15] => ~NO_FANOUT~
M_target_pcb[16] => ~NO_FANOUT~
M_target_pcb[17] => ~NO_FANOUT~
M_target_pcb[18] => ~NO_FANOUT~
M_target_pcb[19] => ~NO_FANOUT~
M_target_pcb[20] => ~NO_FANOUT~
M_target_pcb[21] => ~NO_FANOUT~
M_target_pcb[22] => ~NO_FANOUT~
M_target_pcb[23] => ~NO_FANOUT~
M_target_pcb[24] => ~NO_FANOUT~
M_target_pcb[25] => ~NO_FANOUT~
M_target_pcb[26] => ~NO_FANOUT~
M_target_pcb[27] => ~NO_FANOUT~
M_target_pcb[28] => ~NO_FANOUT~
M_valid => ~NO_FANOUT~
W_dst_regnum[0] => ~NO_FANOUT~
W_dst_regnum[1] => ~NO_FANOUT~
W_dst_regnum[2] => ~NO_FANOUT~
W_dst_regnum[3] => ~NO_FANOUT~
W_dst_regnum[4] => ~NO_FANOUT~
W_iw[0] => ~NO_FANOUT~
W_iw[1] => ~NO_FANOUT~
W_iw[2] => ~NO_FANOUT~
W_iw[3] => ~NO_FANOUT~
W_iw[4] => ~NO_FANOUT~
W_iw[5] => ~NO_FANOUT~
W_iw[6] => ~NO_FANOUT~
W_iw[7] => ~NO_FANOUT~
W_iw[8] => ~NO_FANOUT~
W_iw[9] => ~NO_FANOUT~
W_iw[10] => ~NO_FANOUT~
W_iw[11] => ~NO_FANOUT~
W_iw[12] => ~NO_FANOUT~
W_iw[13] => ~NO_FANOUT~
W_iw[14] => ~NO_FANOUT~
W_iw[15] => ~NO_FANOUT~
W_iw[16] => ~NO_FANOUT~
W_iw[17] => ~NO_FANOUT~
W_iw[18] => ~NO_FANOUT~
W_iw[19] => ~NO_FANOUT~
W_iw[20] => ~NO_FANOUT~
W_iw[21] => ~NO_FANOUT~
W_iw[22] => ~NO_FANOUT~
W_iw[23] => ~NO_FANOUT~
W_iw[24] => ~NO_FANOUT~
W_iw[25] => ~NO_FANOUT~
W_iw[26] => ~NO_FANOUT~
W_iw[27] => ~NO_FANOUT~
W_iw[28] => ~NO_FANOUT~
W_iw[29] => ~NO_FANOUT~
W_iw[30] => ~NO_FANOUT~
W_iw[31] => ~NO_FANOUT~
W_iw_op[0] => ~NO_FANOUT~
W_iw_op[1] => ~NO_FANOUT~
W_iw_op[2] => ~NO_FANOUT~
W_iw_op[3] => ~NO_FANOUT~
W_iw_op[4] => ~NO_FANOUT~
W_iw_op[5] => ~NO_FANOUT~
W_iw_opx[0] => ~NO_FANOUT~
W_iw_opx[1] => ~NO_FANOUT~
W_iw_opx[2] => ~NO_FANOUT~
W_iw_opx[3] => ~NO_FANOUT~
W_iw_opx[4] => ~NO_FANOUT~
W_iw_opx[5] => ~NO_FANOUT~
W_pcb[0] => ~NO_FANOUT~
W_pcb[1] => ~NO_FANOUT~
W_pcb[2] => ~NO_FANOUT~
W_pcb[3] => ~NO_FANOUT~
W_pcb[4] => ~NO_FANOUT~
W_pcb[5] => ~NO_FANOUT~
W_pcb[6] => ~NO_FANOUT~
W_pcb[7] => ~NO_FANOUT~
W_pcb[8] => ~NO_FANOUT~
W_pcb[9] => ~NO_FANOUT~
W_pcb[10] => ~NO_FANOUT~
W_pcb[11] => ~NO_FANOUT~
W_pcb[12] => ~NO_FANOUT~
W_pcb[13] => ~NO_FANOUT~
W_pcb[14] => ~NO_FANOUT~
W_pcb[15] => ~NO_FANOUT~
W_pcb[16] => ~NO_FANOUT~
W_pcb[17] => ~NO_FANOUT~
W_pcb[18] => ~NO_FANOUT~
W_pcb[19] => ~NO_FANOUT~
W_pcb[20] => ~NO_FANOUT~
W_pcb[21] => ~NO_FANOUT~
W_pcb[22] => ~NO_FANOUT~
W_pcb[23] => ~NO_FANOUT~
W_pcb[24] => ~NO_FANOUT~
W_pcb[25] => ~NO_FANOUT~
W_pcb[26] => ~NO_FANOUT~
W_pcb[27] => ~NO_FANOUT~
W_pcb[28] => ~NO_FANOUT~
W_valid => ~NO_FANOUT~
W_vinst[0] => ~NO_FANOUT~
W_vinst[1] => ~NO_FANOUT~
W_vinst[2] => ~NO_FANOUT~
W_vinst[3] => ~NO_FANOUT~
W_vinst[4] => ~NO_FANOUT~
W_vinst[5] => ~NO_FANOUT~
W_vinst[6] => ~NO_FANOUT~
W_vinst[7] => ~NO_FANOUT~
W_vinst[8] => ~NO_FANOUT~
W_vinst[9] => ~NO_FANOUT~
W_vinst[10] => ~NO_FANOUT~
W_vinst[11] => ~NO_FANOUT~
W_vinst[12] => ~NO_FANOUT~
W_vinst[13] => ~NO_FANOUT~
W_vinst[14] => ~NO_FANOUT~
W_vinst[15] => ~NO_FANOUT~
W_vinst[16] => ~NO_FANOUT~
W_vinst[17] => ~NO_FANOUT~
W_vinst[18] => ~NO_FANOUT~
W_vinst[19] => ~NO_FANOUT~
W_vinst[20] => ~NO_FANOUT~
W_vinst[21] => ~NO_FANOUT~
W_vinst[22] => ~NO_FANOUT~
W_vinst[23] => ~NO_FANOUT~
W_vinst[24] => ~NO_FANOUT~
W_vinst[25] => ~NO_FANOUT~
W_vinst[26] => ~NO_FANOUT~
W_vinst[27] => ~NO_FANOUT~
W_vinst[28] => ~NO_FANOUT~
W_vinst[29] => ~NO_FANOUT~
W_vinst[30] => ~NO_FANOUT~
W_vinst[31] => ~NO_FANOUT~
W_vinst[32] => ~NO_FANOUT~
W_vinst[33] => ~NO_FANOUT~
W_vinst[34] => ~NO_FANOUT~
W_vinst[35] => ~NO_FANOUT~
W_vinst[36] => ~NO_FANOUT~
W_vinst[37] => ~NO_FANOUT~
W_vinst[38] => ~NO_FANOUT~
W_vinst[39] => ~NO_FANOUT~
W_vinst[40] => ~NO_FANOUT~
W_vinst[41] => ~NO_FANOUT~
W_vinst[42] => ~NO_FANOUT~
W_vinst[43] => ~NO_FANOUT~
W_vinst[44] => ~NO_FANOUT~
W_vinst[45] => ~NO_FANOUT~
W_vinst[46] => ~NO_FANOUT~
W_vinst[47] => ~NO_FANOUT~
W_vinst[48] => ~NO_FANOUT~
W_vinst[49] => ~NO_FANOUT~
W_vinst[50] => ~NO_FANOUT~
W_vinst[51] => ~NO_FANOUT~
W_vinst[52] => ~NO_FANOUT~
W_vinst[53] => ~NO_FANOUT~
W_vinst[54] => ~NO_FANOUT~
W_vinst[55] => ~NO_FANOUT~
W_wr_dst_reg => ~NO_FANOUT~
clk => ~NO_FANOUT~
d_address[0] => ~NO_FANOUT~
d_address[1] => ~NO_FANOUT~
d_address[2] => ~NO_FANOUT~
d_address[3] => ~NO_FANOUT~
d_address[4] => ~NO_FANOUT~
d_address[5] => ~NO_FANOUT~
d_address[6] => ~NO_FANOUT~
d_address[7] => ~NO_FANOUT~
d_address[8] => ~NO_FANOUT~
d_address[9] => ~NO_FANOUT~
d_address[10] => ~NO_FANOUT~
d_address[11] => ~NO_FANOUT~
d_address[12] => ~NO_FANOUT~
d_address[13] => ~NO_FANOUT~
d_address[14] => ~NO_FANOUT~
d_address[15] => ~NO_FANOUT~
d_address[16] => ~NO_FANOUT~
d_address[17] => ~NO_FANOUT~
d_address[18] => ~NO_FANOUT~
d_address[19] => ~NO_FANOUT~
d_address[20] => ~NO_FANOUT~
d_address[21] => ~NO_FANOUT~
d_address[22] => ~NO_FANOUT~
d_address[23] => ~NO_FANOUT~
d_address[24] => ~NO_FANOUT~
d_address[25] => ~NO_FANOUT~
d_address[26] => ~NO_FANOUT~
d_address[27] => ~NO_FANOUT~
d_address[28] => ~NO_FANOUT~
d_byteenable[0] => ~NO_FANOUT~
d_byteenable[1] => ~NO_FANOUT~
d_byteenable[2] => ~NO_FANOUT~
d_byteenable[3] => ~NO_FANOUT~
d_read => ~NO_FANOUT~
d_write => ~NO_FANOUT~
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => ~NO_FANOUT~
i_address[3] => ~NO_FANOUT~
i_address[4] => ~NO_FANOUT~
i_address[5] => ~NO_FANOUT~
i_address[6] => ~NO_FANOUT~
i_address[7] => ~NO_FANOUT~
i_address[8] => ~NO_FANOUT~
i_address[9] => ~NO_FANOUT~
i_address[10] => ~NO_FANOUT~
i_address[11] => ~NO_FANOUT~
i_address[12] => ~NO_FANOUT~
i_address[13] => ~NO_FANOUT~
i_address[14] => ~NO_FANOUT~
i_address[15] => ~NO_FANOUT~
i_address[16] => ~NO_FANOUT~
i_address[17] => ~NO_FANOUT~
i_address[18] => ~NO_FANOUT~
i_address[19] => ~NO_FANOUT~
i_address[20] => ~NO_FANOUT~
i_address[21] => ~NO_FANOUT~
i_address[22] => ~NO_FANOUT~
i_address[23] => ~NO_FANOUT~
i_address[24] => ~NO_FANOUT~
i_address[25] => ~NO_FANOUT~
i_address[26] => ~NO_FANOUT~
i_address[27] => ~NO_FANOUT~
i_address[28] => ~NO_FANOUT~
i_read => ~NO_FANOUT~
i_readdatavalid => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wren => wren.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram
wren_a => altsyncram_3jd1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_3jd1:auto_generated.rden_b
data_a[0] => altsyncram_3jd1:auto_generated.data_a[0]
data_a[1] => altsyncram_3jd1:auto_generated.data_a[1]
data_a[2] => altsyncram_3jd1:auto_generated.data_a[2]
data_a[3] => altsyncram_3jd1:auto_generated.data_a[3]
data_a[4] => altsyncram_3jd1:auto_generated.data_a[4]
data_a[5] => altsyncram_3jd1:auto_generated.data_a[5]
data_a[6] => altsyncram_3jd1:auto_generated.data_a[6]
data_a[7] => altsyncram_3jd1:auto_generated.data_a[7]
data_a[8] => altsyncram_3jd1:auto_generated.data_a[8]
data_a[9] => altsyncram_3jd1:auto_generated.data_a[9]
data_a[10] => altsyncram_3jd1:auto_generated.data_a[10]
data_a[11] => altsyncram_3jd1:auto_generated.data_a[11]
data_a[12] => altsyncram_3jd1:auto_generated.data_a[12]
data_a[13] => altsyncram_3jd1:auto_generated.data_a[13]
data_a[14] => altsyncram_3jd1:auto_generated.data_a[14]
data_a[15] => altsyncram_3jd1:auto_generated.data_a[15]
data_a[16] => altsyncram_3jd1:auto_generated.data_a[16]
data_a[17] => altsyncram_3jd1:auto_generated.data_a[17]
data_a[18] => altsyncram_3jd1:auto_generated.data_a[18]
data_a[19] => altsyncram_3jd1:auto_generated.data_a[19]
data_a[20] => altsyncram_3jd1:auto_generated.data_a[20]
data_a[21] => altsyncram_3jd1:auto_generated.data_a[21]
data_a[22] => altsyncram_3jd1:auto_generated.data_a[22]
data_a[23] => altsyncram_3jd1:auto_generated.data_a[23]
data_a[24] => altsyncram_3jd1:auto_generated.data_a[24]
data_a[25] => altsyncram_3jd1:auto_generated.data_a[25]
data_a[26] => altsyncram_3jd1:auto_generated.data_a[26]
data_a[27] => altsyncram_3jd1:auto_generated.data_a[27]
data_a[28] => altsyncram_3jd1:auto_generated.data_a[28]
data_a[29] => altsyncram_3jd1:auto_generated.data_a[29]
data_a[30] => altsyncram_3jd1:auto_generated.data_a[30]
data_a[31] => altsyncram_3jd1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_3jd1:auto_generated.address_a[0]
address_a[1] => altsyncram_3jd1:auto_generated.address_a[1]
address_a[2] => altsyncram_3jd1:auto_generated.address_a[2]
address_a[3] => altsyncram_3jd1:auto_generated.address_a[3]
address_a[4] => altsyncram_3jd1:auto_generated.address_a[4]
address_a[5] => altsyncram_3jd1:auto_generated.address_a[5]
address_a[6] => altsyncram_3jd1:auto_generated.address_a[6]
address_a[7] => altsyncram_3jd1:auto_generated.address_a[7]
address_a[8] => altsyncram_3jd1:auto_generated.address_a[8]
address_a[9] => altsyncram_3jd1:auto_generated.address_a[9]
address_a[10] => altsyncram_3jd1:auto_generated.address_a[10]
address_a[11] => altsyncram_3jd1:auto_generated.address_a[11]
address_a[12] => altsyncram_3jd1:auto_generated.address_a[12]
address_b[0] => altsyncram_3jd1:auto_generated.address_b[0]
address_b[1] => altsyncram_3jd1:auto_generated.address_b[1]
address_b[2] => altsyncram_3jd1:auto_generated.address_b[2]
address_b[3] => altsyncram_3jd1:auto_generated.address_b[3]
address_b[4] => altsyncram_3jd1:auto_generated.address_b[4]
address_b[5] => altsyncram_3jd1:auto_generated.address_b[5]
address_b[6] => altsyncram_3jd1:auto_generated.address_b[6]
address_b[7] => altsyncram_3jd1:auto_generated.address_b[7]
address_b[8] => altsyncram_3jd1:auto_generated.address_b[8]
address_b[9] => altsyncram_3jd1:auto_generated.address_b[9]
address_b[10] => altsyncram_3jd1:auto_generated.address_b[10]
address_b[11] => altsyncram_3jd1:auto_generated.address_b[11]
address_b[12] => altsyncram_3jd1:auto_generated.address_b[12]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3jd1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_3jd1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram
wren_a => altsyncram_l9g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_l9g1:auto_generated.rden_b
data_a[0] => altsyncram_l9g1:auto_generated.data_a[0]
data_a[1] => altsyncram_l9g1:auto_generated.data_a[1]
data_a[2] => altsyncram_l9g1:auto_generated.data_a[2]
data_a[3] => altsyncram_l9g1:auto_generated.data_a[3]
data_a[4] => altsyncram_l9g1:auto_generated.data_a[4]
data_a[5] => altsyncram_l9g1:auto_generated.data_a[5]
data_a[6] => altsyncram_l9g1:auto_generated.data_a[6]
data_a[7] => altsyncram_l9g1:auto_generated.data_a[7]
data_a[8] => altsyncram_l9g1:auto_generated.data_a[8]
data_a[9] => altsyncram_l9g1:auto_generated.data_a[9]
data_a[10] => altsyncram_l9g1:auto_generated.data_a[10]
data_a[11] => altsyncram_l9g1:auto_generated.data_a[11]
data_a[12] => altsyncram_l9g1:auto_generated.data_a[12]
data_a[13] => altsyncram_l9g1:auto_generated.data_a[13]
data_a[14] => altsyncram_l9g1:auto_generated.data_a[14]
data_a[15] => altsyncram_l9g1:auto_generated.data_a[15]
data_a[16] => altsyncram_l9g1:auto_generated.data_a[16]
data_a[17] => altsyncram_l9g1:auto_generated.data_a[17]
data_a[18] => altsyncram_l9g1:auto_generated.data_a[18]
data_a[19] => altsyncram_l9g1:auto_generated.data_a[19]
data_a[20] => altsyncram_l9g1:auto_generated.data_a[20]
data_a[21] => altsyncram_l9g1:auto_generated.data_a[21]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
address_a[0] => altsyncram_l9g1:auto_generated.address_a[0]
address_a[1] => altsyncram_l9g1:auto_generated.address_a[1]
address_a[2] => altsyncram_l9g1:auto_generated.address_a[2]
address_a[3] => altsyncram_l9g1:auto_generated.address_a[3]
address_a[4] => altsyncram_l9g1:auto_generated.address_a[4]
address_a[5] => altsyncram_l9g1:auto_generated.address_a[5]
address_a[6] => altsyncram_l9g1:auto_generated.address_a[6]
address_a[7] => altsyncram_l9g1:auto_generated.address_a[7]
address_a[8] => altsyncram_l9g1:auto_generated.address_a[8]
address_a[9] => altsyncram_l9g1:auto_generated.address_a[9]
address_b[0] => altsyncram_l9g1:auto_generated.address_b[0]
address_b[1] => altsyncram_l9g1:auto_generated.address_b[1]
address_b[2] => altsyncram_l9g1:auto_generated.address_b[2]
address_b[3] => altsyncram_l9g1:auto_generated.address_b[3]
address_b[4] => altsyncram_l9g1:auto_generated.address_b[4]
address_b[5] => altsyncram_l9g1:auto_generated.address_b[5]
address_b[6] => altsyncram_l9g1:auto_generated.address_b[6]
address_b[7] => altsyncram_l9g1:auto_generated.address_b[7]
address_b[8] => altsyncram_l9g1:auto_generated.address_b[8]
address_b[9] => altsyncram_l9g1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_l9g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_l9g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram
wren_a => altsyncram_2of1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_2of1:auto_generated.rden_b
data_a[0] => altsyncram_2of1:auto_generated.data_a[0]
data_a[1] => altsyncram_2of1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
address_a[0] => altsyncram_2of1:auto_generated.address_a[0]
address_a[1] => altsyncram_2of1:auto_generated.address_a[1]
address_a[2] => altsyncram_2of1:auto_generated.address_a[2]
address_a[3] => altsyncram_2of1:auto_generated.address_a[3]
address_a[4] => altsyncram_2of1:auto_generated.address_a[4]
address_a[5] => altsyncram_2of1:auto_generated.address_a[5]
address_a[6] => altsyncram_2of1:auto_generated.address_a[6]
address_a[7] => altsyncram_2of1:auto_generated.address_a[7]
address_b[0] => altsyncram_2of1:auto_generated.address_b[0]
address_b[1] => altsyncram_2of1:auto_generated.address_b[1]
address_b[2] => altsyncram_2of1:auto_generated.address_b[2]
address_b[3] => altsyncram_2of1:auto_generated.address_b[3]
address_b[4] => altsyncram_2of1:auto_generated.address_b[4]
address_b[5] => altsyncram_2of1:auto_generated.address_b[5]
address_b[6] => altsyncram_2of1:auto_generated.address_b[6]
address_b[7] => altsyncram_2of1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2of1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_2of1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram
wren_a => altsyncram_26f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_26f1:auto_generated.data_a[0]
data_a[1] => altsyncram_26f1:auto_generated.data_a[1]
data_a[2] => altsyncram_26f1:auto_generated.data_a[2]
data_a[3] => altsyncram_26f1:auto_generated.data_a[3]
data_a[4] => altsyncram_26f1:auto_generated.data_a[4]
data_a[5] => altsyncram_26f1:auto_generated.data_a[5]
data_a[6] => altsyncram_26f1:auto_generated.data_a[6]
data_a[7] => altsyncram_26f1:auto_generated.data_a[7]
data_a[8] => altsyncram_26f1:auto_generated.data_a[8]
data_a[9] => altsyncram_26f1:auto_generated.data_a[9]
data_a[10] => altsyncram_26f1:auto_generated.data_a[10]
data_a[11] => altsyncram_26f1:auto_generated.data_a[11]
data_a[12] => altsyncram_26f1:auto_generated.data_a[12]
data_a[13] => altsyncram_26f1:auto_generated.data_a[13]
data_a[14] => altsyncram_26f1:auto_generated.data_a[14]
data_a[15] => altsyncram_26f1:auto_generated.data_a[15]
data_a[16] => altsyncram_26f1:auto_generated.data_a[16]
data_a[17] => altsyncram_26f1:auto_generated.data_a[17]
data_a[18] => altsyncram_26f1:auto_generated.data_a[18]
data_a[19] => altsyncram_26f1:auto_generated.data_a[19]
data_a[20] => altsyncram_26f1:auto_generated.data_a[20]
data_a[21] => altsyncram_26f1:auto_generated.data_a[21]
data_a[22] => altsyncram_26f1:auto_generated.data_a[22]
data_a[23] => altsyncram_26f1:auto_generated.data_a[23]
data_a[24] => altsyncram_26f1:auto_generated.data_a[24]
data_a[25] => altsyncram_26f1:auto_generated.data_a[25]
data_a[26] => altsyncram_26f1:auto_generated.data_a[26]
data_a[27] => altsyncram_26f1:auto_generated.data_a[27]
data_a[28] => altsyncram_26f1:auto_generated.data_a[28]
data_a[29] => altsyncram_26f1:auto_generated.data_a[29]
data_a[30] => altsyncram_26f1:auto_generated.data_a[30]
data_a[31] => altsyncram_26f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_26f1:auto_generated.address_a[0]
address_a[1] => altsyncram_26f1:auto_generated.address_a[1]
address_a[2] => altsyncram_26f1:auto_generated.address_a[2]
address_a[3] => altsyncram_26f1:auto_generated.address_a[3]
address_a[4] => altsyncram_26f1:auto_generated.address_a[4]
address_b[0] => altsyncram_26f1:auto_generated.address_b[0]
address_b[1] => altsyncram_26f1:auto_generated.address_b[1]
address_b[2] => altsyncram_26f1:auto_generated.address_b[2]
address_b[3] => altsyncram_26f1:auto_generated.address_b[3]
address_b[4] => altsyncram_26f1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_26f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_26f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram
wren_a => altsyncram_36f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_36f1:auto_generated.data_a[0]
data_a[1] => altsyncram_36f1:auto_generated.data_a[1]
data_a[2] => altsyncram_36f1:auto_generated.data_a[2]
data_a[3] => altsyncram_36f1:auto_generated.data_a[3]
data_a[4] => altsyncram_36f1:auto_generated.data_a[4]
data_a[5] => altsyncram_36f1:auto_generated.data_a[5]
data_a[6] => altsyncram_36f1:auto_generated.data_a[6]
data_a[7] => altsyncram_36f1:auto_generated.data_a[7]
data_a[8] => altsyncram_36f1:auto_generated.data_a[8]
data_a[9] => altsyncram_36f1:auto_generated.data_a[9]
data_a[10] => altsyncram_36f1:auto_generated.data_a[10]
data_a[11] => altsyncram_36f1:auto_generated.data_a[11]
data_a[12] => altsyncram_36f1:auto_generated.data_a[12]
data_a[13] => altsyncram_36f1:auto_generated.data_a[13]
data_a[14] => altsyncram_36f1:auto_generated.data_a[14]
data_a[15] => altsyncram_36f1:auto_generated.data_a[15]
data_a[16] => altsyncram_36f1:auto_generated.data_a[16]
data_a[17] => altsyncram_36f1:auto_generated.data_a[17]
data_a[18] => altsyncram_36f1:auto_generated.data_a[18]
data_a[19] => altsyncram_36f1:auto_generated.data_a[19]
data_a[20] => altsyncram_36f1:auto_generated.data_a[20]
data_a[21] => altsyncram_36f1:auto_generated.data_a[21]
data_a[22] => altsyncram_36f1:auto_generated.data_a[22]
data_a[23] => altsyncram_36f1:auto_generated.data_a[23]
data_a[24] => altsyncram_36f1:auto_generated.data_a[24]
data_a[25] => altsyncram_36f1:auto_generated.data_a[25]
data_a[26] => altsyncram_36f1:auto_generated.data_a[26]
data_a[27] => altsyncram_36f1:auto_generated.data_a[27]
data_a[28] => altsyncram_36f1:auto_generated.data_a[28]
data_a[29] => altsyncram_36f1:auto_generated.data_a[29]
data_a[30] => altsyncram_36f1:auto_generated.data_a[30]
data_a[31] => altsyncram_36f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_36f1:auto_generated.address_a[0]
address_a[1] => altsyncram_36f1:auto_generated.address_a[1]
address_a[2] => altsyncram_36f1:auto_generated.address_a[2]
address_a[3] => altsyncram_36f1:auto_generated.address_a[3]
address_a[4] => altsyncram_36f1:auto_generated.address_a[4]
address_b[0] => altsyncram_36f1:auto_generated.address_b[0]
address_b[1] => altsyncram_36f1:auto_generated.address_b[1]
address_b[2] => altsyncram_36f1:auto_generated.address_b[2]
address_b[3] => altsyncram_36f1:auto_generated.address_b[3]
address_b[4] => altsyncram_36f1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_36f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_36f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram
wren_a => altsyncram_clf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_clf1:auto_generated.data_a[0]
data_a[1] => altsyncram_clf1:auto_generated.data_a[1]
data_a[2] => altsyncram_clf1:auto_generated.data_a[2]
data_a[3] => altsyncram_clf1:auto_generated.data_a[3]
data_a[4] => altsyncram_clf1:auto_generated.data_a[4]
data_a[5] => altsyncram_clf1:auto_generated.data_a[5]
data_a[6] => altsyncram_clf1:auto_generated.data_a[6]
data_a[7] => altsyncram_clf1:auto_generated.data_a[7]
data_a[8] => altsyncram_clf1:auto_generated.data_a[8]
data_a[9] => altsyncram_clf1:auto_generated.data_a[9]
data_a[10] => altsyncram_clf1:auto_generated.data_a[10]
data_a[11] => altsyncram_clf1:auto_generated.data_a[11]
data_a[12] => altsyncram_clf1:auto_generated.data_a[12]
data_a[13] => altsyncram_clf1:auto_generated.data_a[13]
data_a[14] => altsyncram_clf1:auto_generated.data_a[14]
data_a[15] => altsyncram_clf1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_clf1:auto_generated.address_a[0]
address_a[1] => altsyncram_clf1:auto_generated.address_a[1]
address_a[2] => altsyncram_clf1:auto_generated.address_a[2]
address_a[3] => altsyncram_clf1:auto_generated.address_a[3]
address_a[4] => altsyncram_clf1:auto_generated.address_a[4]
address_a[5] => altsyncram_clf1:auto_generated.address_a[5]
address_a[6] => altsyncram_clf1:auto_generated.address_a[6]
address_a[7] => altsyncram_clf1:auto_generated.address_a[7]
address_a[8] => altsyncram_clf1:auto_generated.address_a[8]
address_a[9] => altsyncram_clf1:auto_generated.address_a[9]
address_b[0] => altsyncram_clf1:auto_generated.address_b[0]
address_b[1] => altsyncram_clf1:auto_generated.address_b[1]
address_b[2] => altsyncram_clf1:auto_generated.address_b[2]
address_b[3] => altsyncram_clf1:auto_generated.address_b[3]
address_b[4] => altsyncram_clf1:auto_generated.address_b[4]
address_b[5] => altsyncram_clf1:auto_generated.address_b[5]
address_b[6] => altsyncram_clf1:auto_generated.address_b[6]
address_b[7] => altsyncram_clf1:auto_generated.address_b[7]
address_b[8] => altsyncram_clf1:auto_generated.address_b[8]
address_b[9] => altsyncram_clf1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_clf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_clf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wren => wren.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram
wren_a => altsyncram_pif1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pif1:auto_generated.data_a[0]
data_a[1] => altsyncram_pif1:auto_generated.data_a[1]
data_a[2] => altsyncram_pif1:auto_generated.data_a[2]
data_a[3] => altsyncram_pif1:auto_generated.data_a[3]
data_a[4] => altsyncram_pif1:auto_generated.data_a[4]
data_a[5] => altsyncram_pif1:auto_generated.data_a[5]
data_a[6] => altsyncram_pif1:auto_generated.data_a[6]
data_a[7] => altsyncram_pif1:auto_generated.data_a[7]
data_a[8] => altsyncram_pif1:auto_generated.data_a[8]
data_a[9] => altsyncram_pif1:auto_generated.data_a[9]
data_a[10] => altsyncram_pif1:auto_generated.data_a[10]
data_a[11] => altsyncram_pif1:auto_generated.data_a[11]
data_a[12] => altsyncram_pif1:auto_generated.data_a[12]
data_a[13] => altsyncram_pif1:auto_generated.data_a[13]
data_a[14] => altsyncram_pif1:auto_generated.data_a[14]
data_a[15] => altsyncram_pif1:auto_generated.data_a[15]
data_a[16] => altsyncram_pif1:auto_generated.data_a[16]
data_a[17] => altsyncram_pif1:auto_generated.data_a[17]
data_a[18] => altsyncram_pif1:auto_generated.data_a[18]
data_a[19] => altsyncram_pif1:auto_generated.data_a[19]
data_a[20] => altsyncram_pif1:auto_generated.data_a[20]
data_a[21] => altsyncram_pif1:auto_generated.data_a[21]
data_a[22] => altsyncram_pif1:auto_generated.data_a[22]
data_a[23] => altsyncram_pif1:auto_generated.data_a[23]
data_a[24] => altsyncram_pif1:auto_generated.data_a[24]
data_a[25] => altsyncram_pif1:auto_generated.data_a[25]
data_a[26] => altsyncram_pif1:auto_generated.data_a[26]
data_a[27] => altsyncram_pif1:auto_generated.data_a[27]
data_a[28] => altsyncram_pif1:auto_generated.data_a[28]
data_a[29] => altsyncram_pif1:auto_generated.data_a[29]
data_a[30] => altsyncram_pif1:auto_generated.data_a[30]
data_a[31] => altsyncram_pif1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_pif1:auto_generated.address_a[0]
address_a[1] => altsyncram_pif1:auto_generated.address_a[1]
address_a[2] => altsyncram_pif1:auto_generated.address_a[2]
address_a[3] => altsyncram_pif1:auto_generated.address_a[3]
address_a[4] => altsyncram_pif1:auto_generated.address_a[4]
address_a[5] => altsyncram_pif1:auto_generated.address_a[5]
address_a[6] => altsyncram_pif1:auto_generated.address_a[6]
address_a[7] => altsyncram_pif1:auto_generated.address_a[7]
address_a[8] => altsyncram_pif1:auto_generated.address_a[8]
address_a[9] => altsyncram_pif1:auto_generated.address_a[9]
address_a[10] => altsyncram_pif1:auto_generated.address_a[10]
address_a[11] => altsyncram_pif1:auto_generated.address_a[11]
address_a[12] => altsyncram_pif1:auto_generated.address_a[12]
address_b[0] => altsyncram_pif1:auto_generated.address_b[0]
address_b[1] => altsyncram_pif1:auto_generated.address_b[1]
address_b[2] => altsyncram_pif1:auto_generated.address_b[2]
address_b[3] => altsyncram_pif1:auto_generated.address_b[3]
address_b[4] => altsyncram_pif1:auto_generated.address_b[4]
address_b[5] => altsyncram_pif1:auto_generated.address_b[5]
address_b[6] => altsyncram_pif1:auto_generated.address_b[6]
address_b[7] => altsyncram_pif1:auto_generated.address_b[7]
address_b[8] => altsyncram_pif1:auto_generated.address_b[8]
address_b[9] => altsyncram_pif1:auto_generated.address_b[9]
address_b[10] => altsyncram_pif1:auto_generated.address_b[10]
address_b[11] => altsyncram_pif1:auto_generated.address_b[11]
address_b[12] => altsyncram_pif1:auto_generated.address_b[12]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pif1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_pif1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_pif1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_pif1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_pif1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_pif1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wren => wren.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram
wren_a => altsyncram_i2d1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_i2d1:auto_generated.rden_b
data_a[0] => altsyncram_i2d1:auto_generated.data_a[0]
data_a[1] => altsyncram_i2d1:auto_generated.data_a[1]
data_a[2] => altsyncram_i2d1:auto_generated.data_a[2]
data_a[3] => altsyncram_i2d1:auto_generated.data_a[3]
data_a[4] => altsyncram_i2d1:auto_generated.data_a[4]
data_a[5] => altsyncram_i2d1:auto_generated.data_a[5]
data_a[6] => altsyncram_i2d1:auto_generated.data_a[6]
data_a[7] => altsyncram_i2d1:auto_generated.data_a[7]
data_a[8] => altsyncram_i2d1:auto_generated.data_a[8]
data_a[9] => altsyncram_i2d1:auto_generated.data_a[9]
data_a[10] => altsyncram_i2d1:auto_generated.data_a[10]
data_a[11] => altsyncram_i2d1:auto_generated.data_a[11]
data_a[12] => altsyncram_i2d1:auto_generated.data_a[12]
data_a[13] => altsyncram_i2d1:auto_generated.data_a[13]
data_a[14] => altsyncram_i2d1:auto_generated.data_a[14]
data_a[15] => altsyncram_i2d1:auto_generated.data_a[15]
data_a[16] => altsyncram_i2d1:auto_generated.data_a[16]
data_a[17] => altsyncram_i2d1:auto_generated.data_a[17]
data_a[18] => altsyncram_i2d1:auto_generated.data_a[18]
data_a[19] => altsyncram_i2d1:auto_generated.data_a[19]
data_a[20] => altsyncram_i2d1:auto_generated.data_a[20]
data_a[21] => altsyncram_i2d1:auto_generated.data_a[21]
data_a[22] => altsyncram_i2d1:auto_generated.data_a[22]
data_a[23] => altsyncram_i2d1:auto_generated.data_a[23]
data_a[24] => altsyncram_i2d1:auto_generated.data_a[24]
data_a[25] => altsyncram_i2d1:auto_generated.data_a[25]
data_a[26] => altsyncram_i2d1:auto_generated.data_a[26]
data_a[27] => altsyncram_i2d1:auto_generated.data_a[27]
data_a[28] => altsyncram_i2d1:auto_generated.data_a[28]
data_a[29] => altsyncram_i2d1:auto_generated.data_a[29]
data_a[30] => altsyncram_i2d1:auto_generated.data_a[30]
data_a[31] => altsyncram_i2d1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_i2d1:auto_generated.address_a[0]
address_a[1] => altsyncram_i2d1:auto_generated.address_a[1]
address_a[2] => altsyncram_i2d1:auto_generated.address_a[2]
address_b[0] => altsyncram_i2d1:auto_generated.address_b[0]
address_b[1] => altsyncram_i2d1:auto_generated.address_b[1]
address_b[2] => altsyncram_i2d1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i2d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell
A_mul_src1[0] => A_mul_src1[0].IN1
A_mul_src1[1] => A_mul_src1[1].IN1
A_mul_src1[2] => A_mul_src1[2].IN1
A_mul_src1[3] => A_mul_src1[3].IN1
A_mul_src1[4] => A_mul_src1[4].IN1
A_mul_src1[5] => A_mul_src1[5].IN1
A_mul_src1[6] => A_mul_src1[6].IN1
A_mul_src1[7] => A_mul_src1[7].IN1
A_mul_src1[8] => A_mul_src1[8].IN1
A_mul_src1[9] => A_mul_src1[9].IN1
A_mul_src1[10] => A_mul_src1[10].IN1
A_mul_src1[11] => A_mul_src1[11].IN1
A_mul_src1[12] => A_mul_src1[12].IN1
A_mul_src1[13] => A_mul_src1[13].IN1
A_mul_src1[14] => A_mul_src1[14].IN1
A_mul_src1[15] => A_mul_src1[15].IN1
A_mul_src1[16] => A_mul_src1[16].IN1
A_mul_src1[17] => A_mul_src1[17].IN1
A_mul_src1[18] => A_mul_src1[18].IN1
A_mul_src1[19] => A_mul_src1[19].IN1
A_mul_src1[20] => A_mul_src1[20].IN1
A_mul_src1[21] => A_mul_src1[21].IN1
A_mul_src1[22] => A_mul_src1[22].IN1
A_mul_src1[23] => A_mul_src1[23].IN1
A_mul_src1[24] => A_mul_src1[24].IN1
A_mul_src1[25] => A_mul_src1[25].IN1
A_mul_src1[26] => A_mul_src1[26].IN1
A_mul_src1[27] => A_mul_src1[27].IN1
A_mul_src1[28] => A_mul_src1[28].IN1
A_mul_src1[29] => A_mul_src1[29].IN1
A_mul_src1[30] => A_mul_src1[30].IN1
A_mul_src1[31] => A_mul_src1[31].IN1
A_mul_src2[0] => A_mul_src2[0].IN2
A_mul_src2[1] => A_mul_src2[1].IN2
A_mul_src2[2] => A_mul_src2[2].IN2
A_mul_src2[3] => A_mul_src2[3].IN2
A_mul_src2[4] => A_mul_src2[4].IN2
A_mul_src2[5] => A_mul_src2[5].IN2
A_mul_src2[6] => A_mul_src2[6].IN2
A_mul_src2[7] => A_mul_src2[7].IN2
A_mul_src2[8] => A_mul_src2[8].IN2
A_mul_src2[9] => A_mul_src2[9].IN2
A_mul_src2[10] => A_mul_src2[10].IN2
A_mul_src2[11] => A_mul_src2[11].IN2
A_mul_src2[12] => A_mul_src2[12].IN2
A_mul_src2[13] => A_mul_src2[13].IN2
A_mul_src2[14] => A_mul_src2[14].IN2
A_mul_src2[15] => A_mul_src2[15].IN2
A_mul_src2[16] => ~NO_FANOUT~
A_mul_src2[17] => ~NO_FANOUT~
A_mul_src2[18] => ~NO_FANOUT~
A_mul_src2[19] => ~NO_FANOUT~
A_mul_src2[20] => ~NO_FANOUT~
A_mul_src2[21] => ~NO_FANOUT~
A_mul_src2[22] => ~NO_FANOUT~
A_mul_src2[23] => ~NO_FANOUT~
A_mul_src2[24] => ~NO_FANOUT~
A_mul_src2[25] => ~NO_FANOUT~
A_mul_src2[26] => ~NO_FANOUT~
A_mul_src2[27] => ~NO_FANOUT~
A_mul_src2[28] => ~NO_FANOUT~
A_mul_src2[29] => ~NO_FANOUT~
A_mul_src2[30] => ~NO_FANOUT~
A_mul_src2[31] => ~NO_FANOUT~
clk => clk.IN2
reset_n => mul_clr.IN2


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_dfr2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_dfr2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_dfr2:auto_generated.dataa[0]
dataa[1] => mult_add_dfr2:auto_generated.dataa[1]
dataa[2] => mult_add_dfr2:auto_generated.dataa[2]
dataa[3] => mult_add_dfr2:auto_generated.dataa[3]
dataa[4] => mult_add_dfr2:auto_generated.dataa[4]
dataa[5] => mult_add_dfr2:auto_generated.dataa[5]
dataa[6] => mult_add_dfr2:auto_generated.dataa[6]
dataa[7] => mult_add_dfr2:auto_generated.dataa[7]
dataa[8] => mult_add_dfr2:auto_generated.dataa[8]
dataa[9] => mult_add_dfr2:auto_generated.dataa[9]
dataa[10] => mult_add_dfr2:auto_generated.dataa[10]
dataa[11] => mult_add_dfr2:auto_generated.dataa[11]
dataa[12] => mult_add_dfr2:auto_generated.dataa[12]
dataa[13] => mult_add_dfr2:auto_generated.dataa[13]
dataa[14] => mult_add_dfr2:auto_generated.dataa[14]
dataa[15] => mult_add_dfr2:auto_generated.dataa[15]
datab[0] => mult_add_dfr2:auto_generated.datab[0]
datab[1] => mult_add_dfr2:auto_generated.datab[1]
datab[2] => mult_add_dfr2:auto_generated.datab[2]
datab[3] => mult_add_dfr2:auto_generated.datab[3]
datab[4] => mult_add_dfr2:auto_generated.datab[4]
datab[5] => mult_add_dfr2:auto_generated.datab[5]
datab[6] => mult_add_dfr2:auto_generated.datab[6]
datab[7] => mult_add_dfr2:auto_generated.datab[7]
datab[8] => mult_add_dfr2:auto_generated.datab[8]
datab[9] => mult_add_dfr2:auto_generated.datab[9]
datab[10] => mult_add_dfr2:auto_generated.datab[10]
datab[11] => mult_add_dfr2:auto_generated.datab[11]
datab[12] => mult_add_dfr2:auto_generated.datab[12]
datab[13] => mult_add_dfr2:auto_generated.datab[13]
datab[14] => mult_add_dfr2:auto_generated.datab[14]
datab[15] => mult_add_dfr2:auto_generated.datab[15]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated
aclr0 => ded_mult_br81:ded_mult1.aclr[0]
clock0 => ded_mult_br81:ded_mult1.clock[0]
dataa[0] => ded_mult_br81:ded_mult1.dataa[0]
dataa[1] => ded_mult_br81:ded_mult1.dataa[1]
dataa[2] => ded_mult_br81:ded_mult1.dataa[2]
dataa[3] => ded_mult_br81:ded_mult1.dataa[3]
dataa[4] => ded_mult_br81:ded_mult1.dataa[4]
dataa[5] => ded_mult_br81:ded_mult1.dataa[5]
dataa[6] => ded_mult_br81:ded_mult1.dataa[6]
dataa[7] => ded_mult_br81:ded_mult1.dataa[7]
dataa[8] => ded_mult_br81:ded_mult1.dataa[8]
dataa[9] => ded_mult_br81:ded_mult1.dataa[9]
dataa[10] => ded_mult_br81:ded_mult1.dataa[10]
dataa[11] => ded_mult_br81:ded_mult1.dataa[11]
dataa[12] => ded_mult_br81:ded_mult1.dataa[12]
dataa[13] => ded_mult_br81:ded_mult1.dataa[13]
dataa[14] => ded_mult_br81:ded_mult1.dataa[14]
dataa[15] => ded_mult_br81:ded_mult1.dataa[15]
datab[0] => ded_mult_br81:ded_mult1.datab[0]
datab[1] => ded_mult_br81:ded_mult1.datab[1]
datab[2] => ded_mult_br81:ded_mult1.datab[2]
datab[3] => ded_mult_br81:ded_mult1.datab[3]
datab[4] => ded_mult_br81:ded_mult1.datab[4]
datab[5] => ded_mult_br81:ded_mult1.datab[5]
datab[6] => ded_mult_br81:ded_mult1.datab[6]
datab[7] => ded_mult_br81:ded_mult1.datab[7]
datab[8] => ded_mult_br81:ded_mult1.datab[8]
datab[9] => ded_mult_br81:ded_mult1.datab[9]
datab[10] => ded_mult_br81:ded_mult1.datab[10]
datab[11] => ded_mult_br81:ded_mult1.datab[11]
datab[12] => ded_mult_br81:ded_mult1.datab[12]
datab[13] => ded_mult_br81:ded_mult1.datab[13]
datab[14] => ded_mult_br81:ded_mult1.datab[14]
datab[15] => ded_mult_br81:ded_mult1.datab[15]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1
aclr[0] => mac_mult2.ACLR
aclr[0] => mac_out3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult2.CLK
clock[0] => mac_out3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
ena[0] => mac_mult2.ENA
ena[0] => mac_out3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_ffr2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_ffr2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_ffr2:auto_generated.dataa[0]
dataa[1] => mult_add_ffr2:auto_generated.dataa[1]
dataa[2] => mult_add_ffr2:auto_generated.dataa[2]
dataa[3] => mult_add_ffr2:auto_generated.dataa[3]
dataa[4] => mult_add_ffr2:auto_generated.dataa[4]
dataa[5] => mult_add_ffr2:auto_generated.dataa[5]
dataa[6] => mult_add_ffr2:auto_generated.dataa[6]
dataa[7] => mult_add_ffr2:auto_generated.dataa[7]
dataa[8] => mult_add_ffr2:auto_generated.dataa[8]
dataa[9] => mult_add_ffr2:auto_generated.dataa[9]
dataa[10] => mult_add_ffr2:auto_generated.dataa[10]
dataa[11] => mult_add_ffr2:auto_generated.dataa[11]
dataa[12] => mult_add_ffr2:auto_generated.dataa[12]
dataa[13] => mult_add_ffr2:auto_generated.dataa[13]
dataa[14] => mult_add_ffr2:auto_generated.dataa[14]
dataa[15] => mult_add_ffr2:auto_generated.dataa[15]
datab[0] => mult_add_ffr2:auto_generated.datab[0]
datab[1] => mult_add_ffr2:auto_generated.datab[1]
datab[2] => mult_add_ffr2:auto_generated.datab[2]
datab[3] => mult_add_ffr2:auto_generated.datab[3]
datab[4] => mult_add_ffr2:auto_generated.datab[4]
datab[5] => mult_add_ffr2:auto_generated.datab[5]
datab[6] => mult_add_ffr2:auto_generated.datab[6]
datab[7] => mult_add_ffr2:auto_generated.datab[7]
datab[8] => mult_add_ffr2:auto_generated.datab[8]
datab[9] => mult_add_ffr2:auto_generated.datab[9]
datab[10] => mult_add_ffr2:auto_generated.datab[10]
datab[11] => mult_add_ffr2:auto_generated.datab[11]
datab[12] => mult_add_ffr2:auto_generated.datab[12]
datab[13] => mult_add_ffr2:auto_generated.datab[13]
datab[14] => mult_add_ffr2:auto_generated.datab[14]
datab[15] => mult_add_ffr2:auto_generated.datab[15]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated
aclr0 => ded_mult_br81:ded_mult1.aclr[0]
clock0 => ded_mult_br81:ded_mult1.clock[0]
dataa[0] => ded_mult_br81:ded_mult1.dataa[0]
dataa[1] => ded_mult_br81:ded_mult1.dataa[1]
dataa[2] => ded_mult_br81:ded_mult1.dataa[2]
dataa[3] => ded_mult_br81:ded_mult1.dataa[3]
dataa[4] => ded_mult_br81:ded_mult1.dataa[4]
dataa[5] => ded_mult_br81:ded_mult1.dataa[5]
dataa[6] => ded_mult_br81:ded_mult1.dataa[6]
dataa[7] => ded_mult_br81:ded_mult1.dataa[7]
dataa[8] => ded_mult_br81:ded_mult1.dataa[8]
dataa[9] => ded_mult_br81:ded_mult1.dataa[9]
dataa[10] => ded_mult_br81:ded_mult1.dataa[10]
dataa[11] => ded_mult_br81:ded_mult1.dataa[11]
dataa[12] => ded_mult_br81:ded_mult1.dataa[12]
dataa[13] => ded_mult_br81:ded_mult1.dataa[13]
dataa[14] => ded_mult_br81:ded_mult1.dataa[14]
dataa[15] => ded_mult_br81:ded_mult1.dataa[15]
datab[0] => ded_mult_br81:ded_mult1.datab[0]
datab[1] => ded_mult_br81:ded_mult1.datab[1]
datab[2] => ded_mult_br81:ded_mult1.datab[2]
datab[3] => ded_mult_br81:ded_mult1.datab[3]
datab[4] => ded_mult_br81:ded_mult1.datab[4]
datab[5] => ded_mult_br81:ded_mult1.datab[5]
datab[6] => ded_mult_br81:ded_mult1.datab[6]
datab[7] => ded_mult_br81:ded_mult1.datab[7]
datab[8] => ded_mult_br81:ded_mult1.datab[8]
datab[9] => ded_mult_br81:ded_mult1.datab[9]
datab[10] => ded_mult_br81:ded_mult1.datab[10]
datab[11] => ded_mult_br81:ded_mult1.datab[11]
datab[12] => ded_mult_br81:ded_mult1.datab[12]
datab[13] => ded_mult_br81:ded_mult1.datab[13]
datab[14] => ded_mult_br81:ded_mult1.datab[14]
datab[15] => ded_mult_br81:ded_mult1.datab[15]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1
aclr[0] => mac_mult2.ACLR
aclr[0] => mac_out3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult2.CLK
clock[0] => mac_out3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
ena[0] => mac_mult2.ENA
ena[0] => mac_out3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci
A_cmp_result => A_cmp_result.IN1
A_ctrl_exception => A_ctrl_exception.IN1
A_ctrl_ld => A_ctrl_ld.IN1
A_ctrl_st => A_ctrl_st.IN1
A_en => A_en.IN2
A_mem_baddr[0] => A_mem_baddr[0].IN1
A_mem_baddr[1] => A_mem_baddr[1].IN1
A_mem_baddr[2] => A_mem_baddr[2].IN1
A_mem_baddr[3] => A_mem_baddr[3].IN1
A_mem_baddr[4] => A_mem_baddr[4].IN1
A_mem_baddr[5] => A_mem_baddr[5].IN1
A_mem_baddr[6] => A_mem_baddr[6].IN1
A_mem_baddr[7] => A_mem_baddr[7].IN1
A_mem_baddr[8] => A_mem_baddr[8].IN1
A_mem_baddr[9] => A_mem_baddr[9].IN1
A_mem_baddr[10] => A_mem_baddr[10].IN1
A_mem_baddr[11] => A_mem_baddr[11].IN1
A_mem_baddr[12] => A_mem_baddr[12].IN1
A_mem_baddr[13] => A_mem_baddr[13].IN1
A_mem_baddr[14] => A_mem_baddr[14].IN1
A_mem_baddr[15] => A_mem_baddr[15].IN1
A_mem_baddr[16] => A_mem_baddr[16].IN1
A_mem_baddr[17] => A_mem_baddr[17].IN1
A_mem_baddr[18] => A_mem_baddr[18].IN1
A_mem_baddr[19] => A_mem_baddr[19].IN1
A_mem_baddr[20] => A_mem_baddr[20].IN1
A_mem_baddr[21] => A_mem_baddr[21].IN1
A_mem_baddr[22] => A_mem_baddr[22].IN1
A_mem_baddr[23] => A_mem_baddr[23].IN1
A_mem_baddr[24] => A_mem_baddr[24].IN1
A_mem_baddr[25] => A_mem_baddr[25].IN1
A_mem_baddr[26] => A_mem_baddr[26].IN1
A_mem_baddr[27] => A_mem_baddr[27].IN1
A_mem_baddr[28] => A_mem_baddr[28].IN1
A_op_beq => A_op_beq.IN1
A_op_bge => A_op_bge.IN1
A_op_bgeu => A_op_bgeu.IN1
A_op_blt => A_op_blt.IN1
A_op_bltu => A_op_bltu.IN1
A_op_bne => A_op_bne.IN1
A_op_br => A_op_br.IN1
A_op_bret => A_op_bret.IN1
A_op_call => A_op_call.IN1
A_op_callr => A_op_callr.IN1
A_op_eret => A_op_eret.IN1
A_op_jmp => A_op_jmp.IN1
A_op_jmpi => A_op_jmpi.IN1
A_op_ret => A_op_ret.IN1
A_pcb[0] => A_pcb[0].IN1
A_pcb[1] => A_pcb[1].IN1
A_pcb[2] => A_pcb[2].IN1
A_pcb[3] => A_pcb[3].IN1
A_pcb[4] => A_pcb[4].IN1
A_pcb[5] => A_pcb[5].IN1
A_pcb[6] => A_pcb[6].IN1
A_pcb[7] => A_pcb[7].IN1
A_pcb[8] => A_pcb[8].IN1
A_pcb[9] => A_pcb[9].IN1
A_pcb[10] => A_pcb[10].IN1
A_pcb[11] => A_pcb[11].IN1
A_pcb[12] => A_pcb[12].IN1
A_pcb[13] => A_pcb[13].IN1
A_pcb[14] => A_pcb[14].IN1
A_pcb[15] => A_pcb[15].IN1
A_pcb[16] => A_pcb[16].IN1
A_pcb[17] => A_pcb[17].IN1
A_pcb[18] => A_pcb[18].IN1
A_pcb[19] => A_pcb[19].IN1
A_pcb[20] => A_pcb[20].IN1
A_pcb[21] => A_pcb[21].IN1
A_pcb[22] => A_pcb[22].IN1
A_pcb[23] => A_pcb[23].IN1
A_pcb[24] => A_pcb[24].IN1
A_pcb[25] => A_pcb[25].IN1
A_pcb[26] => A_pcb[26].IN1
A_pcb[27] => A_pcb[27].IN1
A_pcb[28] => A_pcb[28].IN1
A_st_data[0] => A_st_data[0].IN1
A_st_data[1] => A_st_data[1].IN1
A_st_data[2] => A_st_data[2].IN1
A_st_data[3] => A_st_data[3].IN1
A_st_data[4] => A_st_data[4].IN1
A_st_data[5] => A_st_data[5].IN1
A_st_data[6] => A_st_data[6].IN1
A_st_data[7] => A_st_data[7].IN1
A_st_data[8] => A_st_data[8].IN1
A_st_data[9] => A_st_data[9].IN1
A_st_data[10] => A_st_data[10].IN1
A_st_data[11] => A_st_data[11].IN1
A_st_data[12] => A_st_data[12].IN1
A_st_data[13] => A_st_data[13].IN1
A_st_data[14] => A_st_data[14].IN1
A_st_data[15] => A_st_data[15].IN1
A_st_data[16] => A_st_data[16].IN1
A_st_data[17] => A_st_data[17].IN1
A_st_data[18] => A_st_data[18].IN1
A_st_data[19] => A_st_data[19].IN1
A_st_data[20] => A_st_data[20].IN1
A_st_data[21] => A_st_data[21].IN1
A_st_data[22] => A_st_data[22].IN1
A_st_data[23] => A_st_data[23].IN1
A_st_data[24] => A_st_data[24].IN1
A_st_data[25] => A_st_data[25].IN1
A_st_data[26] => A_st_data[26].IN1
A_st_data[27] => A_st_data[27].IN1
A_st_data[28] => A_st_data[28].IN1
A_st_data[29] => A_st_data[29].IN1
A_st_data[30] => A_st_data[30].IN1
A_st_data[31] => A_st_data[31].IN1
A_valid => A_valid.IN2
A_wr_data_filtered[0] => A_wr_data_filtered[0].IN2
A_wr_data_filtered[1] => A_wr_data_filtered[1].IN2
A_wr_data_filtered[2] => A_wr_data_filtered[2].IN2
A_wr_data_filtered[3] => A_wr_data_filtered[3].IN2
A_wr_data_filtered[4] => A_wr_data_filtered[4].IN2
A_wr_data_filtered[5] => A_wr_data_filtered[5].IN2
A_wr_data_filtered[6] => A_wr_data_filtered[6].IN2
A_wr_data_filtered[7] => A_wr_data_filtered[7].IN2
A_wr_data_filtered[8] => A_wr_data_filtered[8].IN2
A_wr_data_filtered[9] => A_wr_data_filtered[9].IN2
A_wr_data_filtered[10] => A_wr_data_filtered[10].IN2
A_wr_data_filtered[11] => A_wr_data_filtered[11].IN2
A_wr_data_filtered[12] => A_wr_data_filtered[12].IN2
A_wr_data_filtered[13] => A_wr_data_filtered[13].IN2
A_wr_data_filtered[14] => A_wr_data_filtered[14].IN2
A_wr_data_filtered[15] => A_wr_data_filtered[15].IN2
A_wr_data_filtered[16] => A_wr_data_filtered[16].IN2
A_wr_data_filtered[17] => A_wr_data_filtered[17].IN2
A_wr_data_filtered[18] => A_wr_data_filtered[18].IN2
A_wr_data_filtered[19] => A_wr_data_filtered[19].IN2
A_wr_data_filtered[20] => A_wr_data_filtered[20].IN2
A_wr_data_filtered[21] => A_wr_data_filtered[21].IN2
A_wr_data_filtered[22] => A_wr_data_filtered[22].IN2
A_wr_data_filtered[23] => A_wr_data_filtered[23].IN2
A_wr_data_filtered[24] => A_wr_data_filtered[24].IN2
A_wr_data_filtered[25] => A_wr_data_filtered[25].IN2
A_wr_data_filtered[26] => A_wr_data_filtered[26].IN2
A_wr_data_filtered[27] => A_wr_data_filtered[27].IN2
A_wr_data_filtered[28] => A_wr_data_filtered[28].IN2
A_wr_data_filtered[29] => A_wr_data_filtered[29].IN2
A_wr_data_filtered[30] => A_wr_data_filtered[30].IN2
A_wr_data_filtered[31] => A_wr_data_filtered[31].IN2
D_en => D_en.IN1
E_en => E_en.IN1
E_valid => E_valid.IN1
F_pc[0] => F_pc[0].IN1
F_pc[1] => F_pc[1].IN1
F_pc[2] => F_pc[2].IN1
F_pc[3] => F_pc[3].IN1
F_pc[4] => F_pc[4].IN1
F_pc[5] => F_pc[5].IN1
F_pc[6] => F_pc[6].IN1
F_pc[7] => F_pc[7].IN1
F_pc[8] => F_pc[8].IN1
F_pc[9] => F_pc[9].IN1
F_pc[10] => F_pc[10].IN1
F_pc[11] => F_pc[11].IN1
F_pc[12] => F_pc[12].IN1
F_pc[13] => F_pc[13].IN1
F_pc[14] => F_pc[14].IN1
F_pc[15] => F_pc[15].IN1
F_pc[16] => F_pc[16].IN1
F_pc[17] => F_pc[17].IN1
F_pc[18] => F_pc[18].IN1
F_pc[19] => F_pc[19].IN1
F_pc[20] => F_pc[20].IN1
F_pc[21] => F_pc[21].IN1
F_pc[22] => F_pc[22].IN1
F_pc[23] => F_pc[23].IN1
F_pc[24] => F_pc[24].IN1
F_pc[25] => F_pc[25].IN1
F_pc[26] => F_pc[26].IN1
M_en => M_en.IN1
address[0] => address[0].IN2
address[1] => address[1].IN2
address[2] => address[2].IN2
address[3] => address[3].IN2
address[4] => address[4].IN2
address[5] => address[5].IN2
address[6] => address[6].IN2
address[7] => address[7].IN2
address[8] => address[8].IN2
begintransfer => begintransfer.IN1
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => chipselect.IN2
clk => clk.IN12
debugaccess => debugaccess.IN2
hbreak_enabled => hbreak_enabled.IN1
reset => reset.IN1
reset_n => reset_n.IN8
test_ending => test_ending.IN1
test_has_ended => test_has_ended.IN1
write => write.IN2
writedata[0] => writedata[0].IN2
writedata[1] => writedata[1].IN2
writedata[2] => writedata[2].IN2
writedata[3] => writedata[3].IN2
writedata[4] => writedata[4].IN2
writedata[5] => writedata[5].IN2
writedata[6] => writedata[6].IN2
writedata[7] => writedata[7].IN2
writedata[8] => writedata[8].IN2
writedata[9] => writedata[9].IN2
writedata[10] => writedata[10].IN2
writedata[11] => writedata[11].IN2
writedata[12] => writedata[12].IN2
writedata[13] => writedata[13].IN2
writedata[14] => writedata[14].IN2
writedata[15] => writedata[15].IN2
writedata[16] => writedata[16].IN2
writedata[17] => writedata[17].IN2
writedata[18] => writedata[18].IN2
writedata[19] => writedata[19].IN2
writedata[20] => writedata[20].IN2
writedata[21] => writedata[21].IN2
writedata[22] => writedata[22].IN2
writedata[23] => writedata[23].IN2
writedata[24] => writedata[24].IN2
writedata[25] => writedata[25].IN2
writedata[26] => writedata[26].IN2
writedata[27] => writedata[27].IN2
writedata[28] => writedata[28].IN2
writedata[29] => writedata[29].IN2
writedata[30] => writedata[30].IN2
writedata[31] => writedata[31].IN2


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug
clk => monitor_go~reg0.CLK
clk => monitor_error~reg0.CLK
clk => monitor_ready~reg0.CLK
clk => resetlatch~reg0.CLK
clk => jtag_break.CLK
clk => resetrequest~reg0.CLK
clk => probepresent.CLK
dbrk_break => oci_hbreak_req.IN1
debugreq => always0.IN0
debugreq => oci_hbreak_req.IN1
hbreak_enabled => always0.IN1
hbreak_enabled => debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jdo[16] => ~NO_FANOUT~
jdo[17] => ~NO_FANOUT~
jdo[18] => probepresent.OUTPUTSELECT
jdo[19] => probepresent.OUTPUTSELECT
jdo[20] => jtag_break.OUTPUTSELECT
jdo[21] => jtag_break.OUTPUTSELECT
jdo[22] => resetrequest~reg0.DATAIN
jdo[23] => always1.IN0
jdo[24] => resetlatch.OUTPUTSELECT
jdo[25] => always1.IN0
jdo[26] => ~NO_FANOUT~
jdo[27] => ~NO_FANOUT~
jdo[28] => ~NO_FANOUT~
jdo[29] => ~NO_FANOUT~
jdo[30] => ~NO_FANOUT~
jdo[31] => ~NO_FANOUT~
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => monitor_go~reg0.ACLR
jrst_n => monitor_error~reg0.ACLR
jrst_n => monitor_ready~reg0.ACLR
jrst_n => jtag_break.ACLR
jrst_n => resetrequest~reg0.ACLR
jrst_n => probepresent.ACLR
jrst_n => resetlatch~reg0.ENA
ocireg_ers => always1.IN0
ocireg_mrs => always1.IN0
reset => jtag_break.OUTPUTSELECT
reset => resetlatch.OUTPUTSELECT
st_ready_test_idle => monitor_go.OUTPUTSELECT
take_action_ocimem_a => jtag_break.OUTPUTSELECT
take_action_ocimem_a => resetlatch.OUTPUTSELECT
take_action_ocimem_a => always1.IN1
take_action_ocimem_a => always1.IN1
take_action_ocimem_a => probepresent.ENA
take_action_ocimem_a => resetrequest~reg0.ENA
take_action_ocireg => always1.IN1
take_action_ocireg => always1.IN1
xbrk_break => oci_hbreak_req.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => comb.IN1
begintransfer => avalon.IN0
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => comb.IN0
clk => clk.IN2
debugaccess => comb.IN1
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => MonDReg.DATAB
jdo[4] => MonDReg.DATAB
jdo[5] => MonDReg.DATAB
jdo[6] => MonDReg.DATAB
jdo[7] => MonDReg.DATAB
jdo[8] => MonDReg.DATAB
jdo[9] => MonDReg.DATAB
jdo[10] => MonDReg.DATAB
jdo[11] => MonDReg.DATAB
jdo[12] => MonDReg.DATAB
jdo[13] => MonDReg.DATAB
jdo[14] => MonDReg.DATAB
jdo[15] => MonDReg.DATAB
jdo[16] => MonDReg.DATAB
jdo[17] => MonDReg.DATAB
jdo[17] => MonAReg.DATAB
jdo[18] => MonDReg.DATAB
jdo[19] => MonDReg.DATAB
jdo[20] => MonDReg.DATAB
jdo[21] => MonDReg.DATAB
jdo[22] => MonDReg.DATAB
jdo[23] => MonDReg.DATAB
jdo[24] => MonDReg.DATAB
jdo[25] => MonDReg.DATAB
jdo[26] => MonDReg.DATAB
jdo[26] => MonAReg.DATAB
jdo[27] => MonDReg.DATAB
jdo[27] => MonAReg.DATAB
jdo[28] => MonDReg.DATAB
jdo[28] => MonAReg.DATAB
jdo[29] => MonDReg.DATAB
jdo[29] => MonAReg.DATAB
jdo[30] => MonDReg.DATAB
jdo[30] => MonAReg.DATAB
jdo[31] => MonDReg.DATAB
jdo[31] => MonAReg.DATAB
jdo[32] => MonDReg.DATAB
jdo[32] => MonAReg.DATAB
jdo[33] => MonDReg.DATAB
jdo[33] => MonAReg.DATAB
jdo[34] => MonDReg.DATAB
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => MonDReg[0]~reg0.ACLR
jrst_n => MonDReg[1]~reg0.ACLR
jrst_n => MonDReg[2]~reg0.ACLR
jrst_n => MonDReg[3]~reg0.ACLR
jrst_n => MonDReg[4]~reg0.ACLR
jrst_n => MonDReg[5]~reg0.ACLR
jrst_n => MonDReg[6]~reg0.ACLR
jrst_n => MonDReg[7]~reg0.ACLR
jrst_n => MonDReg[8]~reg0.ACLR
jrst_n => MonDReg[9]~reg0.ACLR
jrst_n => MonDReg[10]~reg0.ACLR
jrst_n => MonDReg[11]~reg0.ACLR
jrst_n => MonDReg[12]~reg0.ACLR
jrst_n => MonDReg[13]~reg0.ACLR
jrst_n => MonDReg[14]~reg0.ACLR
jrst_n => MonDReg[15]~reg0.ACLR
jrst_n => MonDReg[16]~reg0.ACLR
jrst_n => MonDReg[17]~reg0.ACLR
jrst_n => MonDReg[18]~reg0.ACLR
jrst_n => MonDReg[19]~reg0.ACLR
jrst_n => MonDReg[20]~reg0.ACLR
jrst_n => MonDReg[21]~reg0.ACLR
jrst_n => MonDReg[22]~reg0.ACLR
jrst_n => MonDReg[23]~reg0.ACLR
jrst_n => MonDReg[24]~reg0.ACLR
jrst_n => MonDReg[25]~reg0.ACLR
jrst_n => MonDReg[26]~reg0.ACLR
jrst_n => MonDReg[27]~reg0.ACLR
jrst_n => MonDReg[28]~reg0.ACLR
jrst_n => MonDReg[29]~reg0.ACLR
jrst_n => MonDReg[30]~reg0.ACLR
jrst_n => MonDReg[31]~reg0.ACLR
jrst_n => MonAReg[2].ACLR
jrst_n => MonAReg[3].ACLR
jrst_n => MonAReg[4].ACLR
jrst_n => MonAReg[5].ACLR
jrst_n => MonAReg[6].ACLR
jrst_n => MonAReg[7].ACLR
jrst_n => MonAReg[8].ACLR
jrst_n => MonAReg[9].ACLR
jrst_n => MonAReg[10].ACLR
jrst_n => MonRd1.ACLR
jrst_n => MonRd.ACLR
jrst_n => MonWr.ACLR
resetrequest => avalon.IN1
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonRd.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonWr.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonWr.OUTPUTSELECT
take_action_ocimem_b => MonRd.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonRd.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonWr.OUTPUTSELECT
write => comb.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
byteena_a[0] => byteena_a[0].IN1
byteena_a[1] => byteena_a[1].IN1
byteena_a[2] => byteena_a[2].IN1
byteena_a[3] => byteena_a[3].IN1
clock0 => clock0.IN1
clock1 => clock1.IN1
clocken0 => clocken0.IN1
clocken1 => clocken1.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_6472:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_6472:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6472:auto_generated.data_a[0]
data_a[1] => altsyncram_6472:auto_generated.data_a[1]
data_a[2] => altsyncram_6472:auto_generated.data_a[2]
data_a[3] => altsyncram_6472:auto_generated.data_a[3]
data_a[4] => altsyncram_6472:auto_generated.data_a[4]
data_a[5] => altsyncram_6472:auto_generated.data_a[5]
data_a[6] => altsyncram_6472:auto_generated.data_a[6]
data_a[7] => altsyncram_6472:auto_generated.data_a[7]
data_a[8] => altsyncram_6472:auto_generated.data_a[8]
data_a[9] => altsyncram_6472:auto_generated.data_a[9]
data_a[10] => altsyncram_6472:auto_generated.data_a[10]
data_a[11] => altsyncram_6472:auto_generated.data_a[11]
data_a[12] => altsyncram_6472:auto_generated.data_a[12]
data_a[13] => altsyncram_6472:auto_generated.data_a[13]
data_a[14] => altsyncram_6472:auto_generated.data_a[14]
data_a[15] => altsyncram_6472:auto_generated.data_a[15]
data_a[16] => altsyncram_6472:auto_generated.data_a[16]
data_a[17] => altsyncram_6472:auto_generated.data_a[17]
data_a[18] => altsyncram_6472:auto_generated.data_a[18]
data_a[19] => altsyncram_6472:auto_generated.data_a[19]
data_a[20] => altsyncram_6472:auto_generated.data_a[20]
data_a[21] => altsyncram_6472:auto_generated.data_a[21]
data_a[22] => altsyncram_6472:auto_generated.data_a[22]
data_a[23] => altsyncram_6472:auto_generated.data_a[23]
data_a[24] => altsyncram_6472:auto_generated.data_a[24]
data_a[25] => altsyncram_6472:auto_generated.data_a[25]
data_a[26] => altsyncram_6472:auto_generated.data_a[26]
data_a[27] => altsyncram_6472:auto_generated.data_a[27]
data_a[28] => altsyncram_6472:auto_generated.data_a[28]
data_a[29] => altsyncram_6472:auto_generated.data_a[29]
data_a[30] => altsyncram_6472:auto_generated.data_a[30]
data_a[31] => altsyncram_6472:auto_generated.data_a[31]
data_b[0] => altsyncram_6472:auto_generated.data_b[0]
data_b[1] => altsyncram_6472:auto_generated.data_b[1]
data_b[2] => altsyncram_6472:auto_generated.data_b[2]
data_b[3] => altsyncram_6472:auto_generated.data_b[3]
data_b[4] => altsyncram_6472:auto_generated.data_b[4]
data_b[5] => altsyncram_6472:auto_generated.data_b[5]
data_b[6] => altsyncram_6472:auto_generated.data_b[6]
data_b[7] => altsyncram_6472:auto_generated.data_b[7]
data_b[8] => altsyncram_6472:auto_generated.data_b[8]
data_b[9] => altsyncram_6472:auto_generated.data_b[9]
data_b[10] => altsyncram_6472:auto_generated.data_b[10]
data_b[11] => altsyncram_6472:auto_generated.data_b[11]
data_b[12] => altsyncram_6472:auto_generated.data_b[12]
data_b[13] => altsyncram_6472:auto_generated.data_b[13]
data_b[14] => altsyncram_6472:auto_generated.data_b[14]
data_b[15] => altsyncram_6472:auto_generated.data_b[15]
data_b[16] => altsyncram_6472:auto_generated.data_b[16]
data_b[17] => altsyncram_6472:auto_generated.data_b[17]
data_b[18] => altsyncram_6472:auto_generated.data_b[18]
data_b[19] => altsyncram_6472:auto_generated.data_b[19]
data_b[20] => altsyncram_6472:auto_generated.data_b[20]
data_b[21] => altsyncram_6472:auto_generated.data_b[21]
data_b[22] => altsyncram_6472:auto_generated.data_b[22]
data_b[23] => altsyncram_6472:auto_generated.data_b[23]
data_b[24] => altsyncram_6472:auto_generated.data_b[24]
data_b[25] => altsyncram_6472:auto_generated.data_b[25]
data_b[26] => altsyncram_6472:auto_generated.data_b[26]
data_b[27] => altsyncram_6472:auto_generated.data_b[27]
data_b[28] => altsyncram_6472:auto_generated.data_b[28]
data_b[29] => altsyncram_6472:auto_generated.data_b[29]
data_b[30] => altsyncram_6472:auto_generated.data_b[30]
data_b[31] => altsyncram_6472:auto_generated.data_b[31]
address_a[0] => altsyncram_6472:auto_generated.address_a[0]
address_a[1] => altsyncram_6472:auto_generated.address_a[1]
address_a[2] => altsyncram_6472:auto_generated.address_a[2]
address_a[3] => altsyncram_6472:auto_generated.address_a[3]
address_a[4] => altsyncram_6472:auto_generated.address_a[4]
address_a[5] => altsyncram_6472:auto_generated.address_a[5]
address_a[6] => altsyncram_6472:auto_generated.address_a[6]
address_a[7] => altsyncram_6472:auto_generated.address_a[7]
address_b[0] => altsyncram_6472:auto_generated.address_b[0]
address_b[1] => altsyncram_6472:auto_generated.address_b[1]
address_b[2] => altsyncram_6472:auto_generated.address_b[2]
address_b[3] => altsyncram_6472:auto_generated.address_b[3]
address_b[4] => altsyncram_6472:auto_generated.address_b[4]
address_b[5] => altsyncram_6472:auto_generated.address_b[5]
address_b[6] => altsyncram_6472:auto_generated.address_b[6]
address_b[7] => altsyncram_6472:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6472:auto_generated.clock0
clock1 => altsyncram_6472:auto_generated.clock1
clocken0 => altsyncram_6472:auto_generated.clocken0
clocken1 => altsyncram_6472:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_6472:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_6472:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_6472:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_6472:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg
address[0] => Equal0.IN8
address[0] => Equal1.IN1
address[1] => Equal0.IN7
address[1] => Equal1.IN8
address[2] => Equal0.IN6
address[2] => Equal1.IN7
address[3] => Equal0.IN5
address[3] => Equal1.IN6
address[4] => Equal0.IN4
address[4] => Equal1.IN5
address[5] => Equal0.IN3
address[5] => Equal1.IN4
address[6] => Equal0.IN2
address[6] => Equal1.IN3
address[7] => Equal0.IN1
address[7] => Equal1.IN2
address[8] => Equal0.IN0
address[8] => Equal1.IN0
chipselect => write_strobe.IN0
clk => oci_ienable[0]~reg0.CLK
clk => oci_ienable[1]~reg0.CLK
clk => oci_ienable[2]~reg0.CLK
clk => oci_ienable[3]~reg0.CLK
clk => oci_ienable[4]~reg0.CLK
clk => oci_ienable[5]~reg0.CLK
clk => oci_ienable[6]~reg0.CLK
clk => oci_ienable[7]~reg0.CLK
clk => oci_ienable[8]~reg0.CLK
clk => oci_ienable[9]~reg0.CLK
clk => oci_ienable[10]~reg0.CLK
clk => oci_ienable[11]~reg0.CLK
clk => oci_ienable[12]~reg0.CLK
clk => oci_ienable[13]~reg0.CLK
clk => oci_ienable[14]~reg0.CLK
clk => oci_ienable[15]~reg0.CLK
clk => oci_ienable[16]~reg0.CLK
clk => oci_ienable[17]~reg0.CLK
clk => oci_ienable[18]~reg0.CLK
clk => oci_ienable[19]~reg0.CLK
clk => oci_ienable[20]~reg0.CLK
clk => oci_ienable[21]~reg0.CLK
clk => oci_ienable[22]~reg0.CLK
clk => oci_ienable[23]~reg0.CLK
clk => oci_ienable[24]~reg0.CLK
clk => oci_ienable[25]~reg0.CLK
clk => oci_ienable[26]~reg0.CLK
clk => oci_ienable[27]~reg0.CLK
clk => oci_ienable[28]~reg0.CLK
clk => oci_ienable[29]~reg0.CLK
clk => oci_ienable[30]~reg0.CLK
clk => oci_ienable[31]~reg0.CLK
clk => oci_single_step_mode~reg0.CLK
debugaccess => write_strobe.IN1
monitor_error => oci_reg_readdata.DATAB
monitor_go => oci_reg_readdata.DATAB
monitor_ready => oci_reg_readdata.DATAB
reset_n => oci_ienable[0]~reg0.PRESET
reset_n => oci_ienable[1]~reg0.PRESET
reset_n => oci_ienable[2]~reg0.PRESET
reset_n => oci_ienable[3]~reg0.PRESET
reset_n => oci_ienable[4]~reg0.PRESET
reset_n => oci_ienable[5]~reg0.PRESET
reset_n => oci_ienable[6]~reg0.ACLR
reset_n => oci_ienable[7]~reg0.ACLR
reset_n => oci_ienable[8]~reg0.ACLR
reset_n => oci_ienable[9]~reg0.ACLR
reset_n => oci_ienable[10]~reg0.ACLR
reset_n => oci_ienable[11]~reg0.ACLR
reset_n => oci_ienable[12]~reg0.ACLR
reset_n => oci_ienable[13]~reg0.ACLR
reset_n => oci_ienable[14]~reg0.ACLR
reset_n => oci_ienable[15]~reg0.ACLR
reset_n => oci_ienable[16]~reg0.ACLR
reset_n => oci_ienable[17]~reg0.ACLR
reset_n => oci_ienable[18]~reg0.ACLR
reset_n => oci_ienable[19]~reg0.ACLR
reset_n => oci_ienable[20]~reg0.ACLR
reset_n => oci_ienable[21]~reg0.ACLR
reset_n => oci_ienable[22]~reg0.ACLR
reset_n => oci_ienable[23]~reg0.ACLR
reset_n => oci_ienable[24]~reg0.ACLR
reset_n => oci_ienable[25]~reg0.ACLR
reset_n => oci_ienable[26]~reg0.ACLR
reset_n => oci_ienable[27]~reg0.ACLR
reset_n => oci_ienable[28]~reg0.ACLR
reset_n => oci_ienable[29]~reg0.ACLR
reset_n => oci_ienable[30]~reg0.ACLR
reset_n => oci_ienable[31]~reg0.ACLR
reset_n => oci_single_step_mode~reg0.ACLR
write => write_strobe.IN1
writedata[0] => ocireg_mrs.DATAIN
writedata[0] => oci_ienable[0]~reg0.DATAIN
writedata[1] => ocireg_ers.DATAIN
writedata[1] => oci_ienable[1]~reg0.DATAIN
writedata[2] => oci_ienable[2]~reg0.DATAIN
writedata[3] => oci_single_step_mode~reg0.DATAIN
writedata[3] => oci_ienable[3]~reg0.DATAIN
writedata[4] => oci_ienable[4]~reg0.DATAIN
writedata[5] => oci_ienable[5]~reg0.DATAIN
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break
clk => trigger_state.CLK
clk => break_readreg[0]~reg0.CLK
clk => break_readreg[1]~reg0.CLK
clk => break_readreg[2]~reg0.CLK
clk => break_readreg[3]~reg0.CLK
clk => break_readreg[4]~reg0.CLK
clk => break_readreg[5]~reg0.CLK
clk => break_readreg[6]~reg0.CLK
clk => break_readreg[7]~reg0.CLK
clk => break_readreg[8]~reg0.CLK
clk => break_readreg[9]~reg0.CLK
clk => break_readreg[10]~reg0.CLK
clk => break_readreg[11]~reg0.CLK
clk => break_readreg[12]~reg0.CLK
clk => break_readreg[13]~reg0.CLK
clk => break_readreg[14]~reg0.CLK
clk => break_readreg[15]~reg0.CLK
clk => break_readreg[16]~reg0.CLK
clk => break_readreg[17]~reg0.CLK
clk => break_readreg[18]~reg0.CLK
clk => break_readreg[19]~reg0.CLK
clk => break_readreg[20]~reg0.CLK
clk => break_readreg[21]~reg0.CLK
clk => break_readreg[22]~reg0.CLK
clk => break_readreg[23]~reg0.CLK
clk => break_readreg[24]~reg0.CLK
clk => break_readreg[25]~reg0.CLK
clk => break_readreg[26]~reg0.CLK
clk => break_readreg[27]~reg0.CLK
clk => break_readreg[28]~reg0.CLK
clk => break_readreg[29]~reg0.CLK
clk => break_readreg[30]~reg0.CLK
clk => break_readreg[31]~reg0.CLK
clk => trigbrktype~reg0.CLK
dbrk_break => trigbrktype.OUTPUTSELECT
dbrk_goto0 => always2.IN0
dbrk_goto1 => always2.IN0
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => break_readreg[0]~reg0.ACLR
jrst_n => break_readreg[1]~reg0.ACLR
jrst_n => break_readreg[2]~reg0.ACLR
jrst_n => break_readreg[3]~reg0.ACLR
jrst_n => break_readreg[4]~reg0.ACLR
jrst_n => break_readreg[5]~reg0.ACLR
jrst_n => break_readreg[6]~reg0.ACLR
jrst_n => break_readreg[7]~reg0.ACLR
jrst_n => break_readreg[8]~reg0.ACLR
jrst_n => break_readreg[9]~reg0.ACLR
jrst_n => break_readreg[10]~reg0.ACLR
jrst_n => break_readreg[11]~reg0.ACLR
jrst_n => break_readreg[12]~reg0.ACLR
jrst_n => break_readreg[13]~reg0.ACLR
jrst_n => break_readreg[14]~reg0.ACLR
jrst_n => break_readreg[15]~reg0.ACLR
jrst_n => break_readreg[16]~reg0.ACLR
jrst_n => break_readreg[17]~reg0.ACLR
jrst_n => break_readreg[18]~reg0.ACLR
jrst_n => break_readreg[19]~reg0.ACLR
jrst_n => break_readreg[20]~reg0.ACLR
jrst_n => break_readreg[21]~reg0.ACLR
jrst_n => break_readreg[22]~reg0.ACLR
jrst_n => break_readreg[23]~reg0.ACLR
jrst_n => break_readreg[24]~reg0.ACLR
jrst_n => break_readreg[25]~reg0.ACLR
jrst_n => break_readreg[26]~reg0.ACLR
jrst_n => break_readreg[27]~reg0.ACLR
jrst_n => break_readreg[28]~reg0.ACLR
jrst_n => break_readreg[29]~reg0.ACLR
jrst_n => break_readreg[30]~reg0.ACLR
jrst_n => break_readreg[31]~reg0.ACLR
jrst_n => trigbrktype~reg0.ACLR
reset_n => trigger_state.ACLR
take_action_break_a => take_action_any_break.IN0
take_action_break_b => take_action_any_break.IN1
take_action_break_c => take_action_any_break.IN1
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
xbrk_goto0 => always2.IN1
xbrk_goto1 => always2.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk
D_en => ~NO_FANOUT~
E_en => xbrk_break~reg0.ENA
E_en => E_xbrk_traceon.ENA
E_en => E_xbrk_traceoff.ENA
E_en => E_xbrk_trigout.ENA
E_en => E_xbrk_goto0.ENA
E_en => E_xbrk_goto1.ENA
E_valid => M_xbrk_traceon.IN1
E_valid => M_xbrk_traceoff.IN1
E_valid => M_xbrk_trigout.IN1
E_valid => M_xbrk_goto0.IN1
E_valid => M_xbrk_goto1.IN1
F_pc[0] => ~NO_FANOUT~
F_pc[1] => ~NO_FANOUT~
F_pc[2] => ~NO_FANOUT~
F_pc[3] => ~NO_FANOUT~
F_pc[4] => ~NO_FANOUT~
F_pc[5] => ~NO_FANOUT~
F_pc[6] => ~NO_FANOUT~
F_pc[7] => ~NO_FANOUT~
F_pc[8] => ~NO_FANOUT~
F_pc[9] => ~NO_FANOUT~
F_pc[10] => ~NO_FANOUT~
F_pc[11] => ~NO_FANOUT~
F_pc[12] => ~NO_FANOUT~
F_pc[13] => ~NO_FANOUT~
F_pc[14] => ~NO_FANOUT~
F_pc[15] => ~NO_FANOUT~
F_pc[16] => ~NO_FANOUT~
F_pc[17] => ~NO_FANOUT~
F_pc[18] => ~NO_FANOUT~
F_pc[19] => ~NO_FANOUT~
F_pc[20] => ~NO_FANOUT~
F_pc[21] => ~NO_FANOUT~
F_pc[22] => ~NO_FANOUT~
F_pc[23] => ~NO_FANOUT~
F_pc[24] => ~NO_FANOUT~
F_pc[25] => ~NO_FANOUT~
F_pc[26] => ~NO_FANOUT~
M_en => M_xbrk_traceon.ENA
M_en => M_xbrk_traceoff.ENA
M_en => M_xbrk_trigout.ENA
M_en => M_xbrk_goto0.ENA
M_en => M_xbrk_goto1.ENA
clk => M_xbrk_goto1.CLK
clk => M_xbrk_goto0.CLK
clk => M_xbrk_trigout.CLK
clk => M_xbrk_traceoff.CLK
clk => M_xbrk_traceon.CLK
clk => E_xbrk_goto1.CLK
clk => E_xbrk_goto0.CLK
clk => E_xbrk_trigout.CLK
clk => E_xbrk_traceoff.CLK
clk => E_xbrk_traceon.CLK
clk => xbrk_break~reg0.CLK
reset_n => xbrk_break~reg0.ACLR
reset_n => M_xbrk_goto0.ACLR
reset_n => M_xbrk_goto1.ACLR
reset_n => M_xbrk_traceoff.ACLR
reset_n => M_xbrk_traceon.ACLR
reset_n => M_xbrk_trigout.ACLR
reset_n => E_xbrk_traceon.ACLR
reset_n => E_xbrk_traceoff.ACLR
reset_n => E_xbrk_trigout.ACLR
reset_n => E_xbrk_goto0.ACLR
reset_n => E_xbrk_goto1.ACLR
trigger_state_0 => ~NO_FANOUT~
trigger_state_1 => ~NO_FANOUT~
xbrk_ctrl0[0] => ~NO_FANOUT~
xbrk_ctrl0[1] => ~NO_FANOUT~
xbrk_ctrl0[2] => ~NO_FANOUT~
xbrk_ctrl0[3] => ~NO_FANOUT~
xbrk_ctrl0[4] => ~NO_FANOUT~
xbrk_ctrl0[5] => ~NO_FANOUT~
xbrk_ctrl0[6] => ~NO_FANOUT~
xbrk_ctrl0[7] => ~NO_FANOUT~
xbrk_ctrl1[0] => ~NO_FANOUT~
xbrk_ctrl1[1] => ~NO_FANOUT~
xbrk_ctrl1[2] => ~NO_FANOUT~
xbrk_ctrl1[3] => ~NO_FANOUT~
xbrk_ctrl1[4] => ~NO_FANOUT~
xbrk_ctrl1[5] => ~NO_FANOUT~
xbrk_ctrl1[6] => ~NO_FANOUT~
xbrk_ctrl1[7] => ~NO_FANOUT~
xbrk_ctrl2[0] => ~NO_FANOUT~
xbrk_ctrl2[1] => ~NO_FANOUT~
xbrk_ctrl2[2] => ~NO_FANOUT~
xbrk_ctrl2[3] => ~NO_FANOUT~
xbrk_ctrl2[4] => ~NO_FANOUT~
xbrk_ctrl2[5] => ~NO_FANOUT~
xbrk_ctrl2[6] => ~NO_FANOUT~
xbrk_ctrl2[7] => ~NO_FANOUT~
xbrk_ctrl3[0] => ~NO_FANOUT~
xbrk_ctrl3[1] => ~NO_FANOUT~
xbrk_ctrl3[2] => ~NO_FANOUT~
xbrk_ctrl3[3] => ~NO_FANOUT~
xbrk_ctrl3[4] => ~NO_FANOUT~
xbrk_ctrl3[5] => ~NO_FANOUT~
xbrk_ctrl3[6] => ~NO_FANOUT~
xbrk_ctrl3[7] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk
A_ctrl_ld => cpu_d_read.IN0
A_ctrl_st => cpu_d_write.IN0
A_en => cpu_d_wait.DATAIN
A_mem_baddr[0] => cpu_d_address[0].DATAIN
A_mem_baddr[1] => cpu_d_address[1].DATAIN
A_mem_baddr[2] => cpu_d_address[2].DATAIN
A_mem_baddr[3] => cpu_d_address[3].DATAIN
A_mem_baddr[4] => cpu_d_address[4].DATAIN
A_mem_baddr[5] => cpu_d_address[5].DATAIN
A_mem_baddr[6] => cpu_d_address[6].DATAIN
A_mem_baddr[7] => cpu_d_address[7].DATAIN
A_mem_baddr[8] => cpu_d_address[8].DATAIN
A_mem_baddr[9] => cpu_d_address[9].DATAIN
A_mem_baddr[10] => cpu_d_address[10].DATAIN
A_mem_baddr[11] => cpu_d_address[11].DATAIN
A_mem_baddr[12] => cpu_d_address[12].DATAIN
A_mem_baddr[13] => cpu_d_address[13].DATAIN
A_mem_baddr[14] => cpu_d_address[14].DATAIN
A_mem_baddr[15] => cpu_d_address[15].DATAIN
A_mem_baddr[16] => cpu_d_address[16].DATAIN
A_mem_baddr[17] => cpu_d_address[17].DATAIN
A_mem_baddr[18] => cpu_d_address[18].DATAIN
A_mem_baddr[19] => cpu_d_address[19].DATAIN
A_mem_baddr[20] => cpu_d_address[20].DATAIN
A_mem_baddr[21] => cpu_d_address[21].DATAIN
A_mem_baddr[22] => cpu_d_address[22].DATAIN
A_mem_baddr[23] => cpu_d_address[23].DATAIN
A_mem_baddr[24] => cpu_d_address[24].DATAIN
A_mem_baddr[25] => cpu_d_address[25].DATAIN
A_mem_baddr[26] => cpu_d_address[26].DATAIN
A_mem_baddr[27] => cpu_d_address[27].DATAIN
A_mem_baddr[28] => cpu_d_address[28].DATAIN
A_st_data[0] => cpu_d_writedata[0].DATAIN
A_st_data[1] => cpu_d_writedata[1].DATAIN
A_st_data[2] => cpu_d_writedata[2].DATAIN
A_st_data[3] => cpu_d_writedata[3].DATAIN
A_st_data[4] => cpu_d_writedata[4].DATAIN
A_st_data[5] => cpu_d_writedata[5].DATAIN
A_st_data[6] => cpu_d_writedata[6].DATAIN
A_st_data[7] => cpu_d_writedata[7].DATAIN
A_st_data[8] => cpu_d_writedata[8].DATAIN
A_st_data[9] => cpu_d_writedata[9].DATAIN
A_st_data[10] => cpu_d_writedata[10].DATAIN
A_st_data[11] => cpu_d_writedata[11].DATAIN
A_st_data[12] => cpu_d_writedata[12].DATAIN
A_st_data[13] => cpu_d_writedata[13].DATAIN
A_st_data[14] => cpu_d_writedata[14].DATAIN
A_st_data[15] => cpu_d_writedata[15].DATAIN
A_st_data[16] => cpu_d_writedata[16].DATAIN
A_st_data[17] => cpu_d_writedata[17].DATAIN
A_st_data[18] => cpu_d_writedata[18].DATAIN
A_st_data[19] => cpu_d_writedata[19].DATAIN
A_st_data[20] => cpu_d_writedata[20].DATAIN
A_st_data[21] => cpu_d_writedata[21].DATAIN
A_st_data[22] => cpu_d_writedata[22].DATAIN
A_st_data[23] => cpu_d_writedata[23].DATAIN
A_st_data[24] => cpu_d_writedata[24].DATAIN
A_st_data[25] => cpu_d_writedata[25].DATAIN
A_st_data[26] => cpu_d_writedata[26].DATAIN
A_st_data[27] => cpu_d_writedata[27].DATAIN
A_st_data[28] => cpu_d_writedata[28].DATAIN
A_st_data[29] => cpu_d_writedata[29].DATAIN
A_st_data[30] => cpu_d_writedata[30].DATAIN
A_st_data[31] => cpu_d_writedata[31].DATAIN
A_valid => cpu_d_read.IN1
A_valid => cpu_d_write.IN1
A_wr_data_filtered[0] => cpu_d_readdata[0].DATAIN
A_wr_data_filtered[1] => cpu_d_readdata[1].DATAIN
A_wr_data_filtered[2] => cpu_d_readdata[2].DATAIN
A_wr_data_filtered[3] => cpu_d_readdata[3].DATAIN
A_wr_data_filtered[4] => cpu_d_readdata[4].DATAIN
A_wr_data_filtered[5] => cpu_d_readdata[5].DATAIN
A_wr_data_filtered[6] => cpu_d_readdata[6].DATAIN
A_wr_data_filtered[7] => cpu_d_readdata[7].DATAIN
A_wr_data_filtered[8] => cpu_d_readdata[8].DATAIN
A_wr_data_filtered[9] => cpu_d_readdata[9].DATAIN
A_wr_data_filtered[10] => cpu_d_readdata[10].DATAIN
A_wr_data_filtered[11] => cpu_d_readdata[11].DATAIN
A_wr_data_filtered[12] => cpu_d_readdata[12].DATAIN
A_wr_data_filtered[13] => cpu_d_readdata[13].DATAIN
A_wr_data_filtered[14] => cpu_d_readdata[14].DATAIN
A_wr_data_filtered[15] => cpu_d_readdata[15].DATAIN
A_wr_data_filtered[16] => cpu_d_readdata[16].DATAIN
A_wr_data_filtered[17] => cpu_d_readdata[17].DATAIN
A_wr_data_filtered[18] => cpu_d_readdata[18].DATAIN
A_wr_data_filtered[19] => cpu_d_readdata[19].DATAIN
A_wr_data_filtered[20] => cpu_d_readdata[20].DATAIN
A_wr_data_filtered[21] => cpu_d_readdata[21].DATAIN
A_wr_data_filtered[22] => cpu_d_readdata[22].DATAIN
A_wr_data_filtered[23] => cpu_d_readdata[23].DATAIN
A_wr_data_filtered[24] => cpu_d_readdata[24].DATAIN
A_wr_data_filtered[25] => cpu_d_readdata[25].DATAIN
A_wr_data_filtered[26] => cpu_d_readdata[26].DATAIN
A_wr_data_filtered[27] => cpu_d_readdata[27].DATAIN
A_wr_data_filtered[28] => cpu_d_readdata[28].DATAIN
A_wr_data_filtered[29] => cpu_d_readdata[29].DATAIN
A_wr_data_filtered[30] => cpu_d_readdata[30].DATAIN
A_wr_data_filtered[31] => cpu_d_readdata[31].DATAIN
clk => dbrk_goto1~reg0.CLK
clk => dbrk_goto0~reg0.CLK
clk => dbrk_traceme~reg0.CLK
clk => dbrk_traceon~reg0.CLK
clk => dbrk_traceoff~reg0.CLK
clk => dbrk_break_pulse.CLK
clk => dbrk_trigout~reg0.CLK
clk => dbrk_break~reg0.CLK
debugack => dbrk_break.DATAB
reset_n => dbrk_goto1~reg0.ACLR
reset_n => dbrk_goto0~reg0.ACLR
reset_n => dbrk_traceme~reg0.ACLR
reset_n => dbrk_traceon~reg0.ACLR
reset_n => dbrk_traceoff~reg0.ACLR
reset_n => dbrk_break_pulse.ACLR
reset_n => dbrk_trigout~reg0.ACLR
reset_n => dbrk_break~reg0.ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace
A_cmp_result => ~NO_FANOUT~
A_ctrl_exception => ~NO_FANOUT~
A_en => instr_retired.IN0
A_op_beq => ~NO_FANOUT~
A_op_bge => ~NO_FANOUT~
A_op_bgeu => ~NO_FANOUT~
A_op_blt => ~NO_FANOUT~
A_op_bltu => ~NO_FANOUT~
A_op_bne => ~NO_FANOUT~
A_op_br => ~NO_FANOUT~
A_op_bret => ~NO_FANOUT~
A_op_call => ~NO_FANOUT~
A_op_callr => ~NO_FANOUT~
A_op_eret => ~NO_FANOUT~
A_op_jmp => ~NO_FANOUT~
A_op_jmpi => ~NO_FANOUT~
A_op_ret => ~NO_FANOUT~
A_pcb[0] => ~NO_FANOUT~
A_pcb[1] => ~NO_FANOUT~
A_pcb[2] => ~NO_FANOUT~
A_pcb[3] => ~NO_FANOUT~
A_pcb[4] => ~NO_FANOUT~
A_pcb[5] => ~NO_FANOUT~
A_pcb[6] => ~NO_FANOUT~
A_pcb[7] => ~NO_FANOUT~
A_pcb[8] => ~NO_FANOUT~
A_pcb[9] => ~NO_FANOUT~
A_pcb[10] => ~NO_FANOUT~
A_pcb[11] => ~NO_FANOUT~
A_pcb[12] => ~NO_FANOUT~
A_pcb[13] => ~NO_FANOUT~
A_pcb[14] => ~NO_FANOUT~
A_pcb[15] => ~NO_FANOUT~
A_pcb[16] => ~NO_FANOUT~
A_pcb[17] => ~NO_FANOUT~
A_pcb[18] => ~NO_FANOUT~
A_pcb[19] => ~NO_FANOUT~
A_pcb[20] => ~NO_FANOUT~
A_pcb[21] => ~NO_FANOUT~
A_pcb[22] => ~NO_FANOUT~
A_pcb[23] => ~NO_FANOUT~
A_pcb[24] => ~NO_FANOUT~
A_pcb[25] => ~NO_FANOUT~
A_pcb[26] => ~NO_FANOUT~
A_pcb[27] => ~NO_FANOUT~
A_pcb[28] => ~NO_FANOUT~
A_valid => instr_retired.IN1
A_wr_data_filtered[0] => ~NO_FANOUT~
A_wr_data_filtered[1] => ~NO_FANOUT~
A_wr_data_filtered[2] => ~NO_FANOUT~
A_wr_data_filtered[3] => ~NO_FANOUT~
A_wr_data_filtered[4] => ~NO_FANOUT~
A_wr_data_filtered[5] => ~NO_FANOUT~
A_wr_data_filtered[6] => ~NO_FANOUT~
A_wr_data_filtered[7] => ~NO_FANOUT~
A_wr_data_filtered[8] => ~NO_FANOUT~
A_wr_data_filtered[9] => ~NO_FANOUT~
A_wr_data_filtered[10] => ~NO_FANOUT~
A_wr_data_filtered[11] => ~NO_FANOUT~
A_wr_data_filtered[12] => ~NO_FANOUT~
A_wr_data_filtered[13] => ~NO_FANOUT~
A_wr_data_filtered[14] => ~NO_FANOUT~
A_wr_data_filtered[15] => ~NO_FANOUT~
A_wr_data_filtered[16] => ~NO_FANOUT~
A_wr_data_filtered[17] => ~NO_FANOUT~
A_wr_data_filtered[18] => ~NO_FANOUT~
A_wr_data_filtered[19] => ~NO_FANOUT~
A_wr_data_filtered[20] => ~NO_FANOUT~
A_wr_data_filtered[21] => ~NO_FANOUT~
A_wr_data_filtered[22] => ~NO_FANOUT~
A_wr_data_filtered[23] => ~NO_FANOUT~
A_wr_data_filtered[24] => ~NO_FANOUT~
A_wr_data_filtered[25] => ~NO_FANOUT~
A_wr_data_filtered[26] => ~NO_FANOUT~
A_wr_data_filtered[27] => ~NO_FANOUT~
A_wr_data_filtered[28] => ~NO_FANOUT~
A_wr_data_filtered[29] => ~NO_FANOUT~
A_wr_data_filtered[30] => ~NO_FANOUT~
A_wr_data_filtered[31] => ~NO_FANOUT~
clk => dct_count[0]~reg0.CLK
clk => dct_count[1]~reg0.CLK
clk => dct_count[2]~reg0.CLK
clk => dct_count[3]~reg0.CLK
clk => dct_buffer[0]~reg0.CLK
clk => dct_buffer[1]~reg0.CLK
clk => dct_buffer[2]~reg0.CLK
clk => dct_buffer[3]~reg0.CLK
clk => dct_buffer[4]~reg0.CLK
clk => dct_buffer[5]~reg0.CLK
clk => dct_buffer[6]~reg0.CLK
clk => dct_buffer[7]~reg0.CLK
clk => dct_buffer[8]~reg0.CLK
clk => dct_buffer[9]~reg0.CLK
clk => dct_buffer[10]~reg0.CLK
clk => dct_buffer[11]~reg0.CLK
clk => dct_buffer[12]~reg0.CLK
clk => dct_buffer[13]~reg0.CLK
clk => dct_buffer[14]~reg0.CLK
clk => dct_buffer[15]~reg0.CLK
clk => dct_buffer[16]~reg0.CLK
clk => dct_buffer[17]~reg0.CLK
clk => dct_buffer[18]~reg0.CLK
clk => dct_buffer[19]~reg0.CLK
clk => dct_buffer[20]~reg0.CLK
clk => dct_buffer[21]~reg0.CLK
clk => dct_buffer[22]~reg0.CLK
clk => dct_buffer[23]~reg0.CLK
clk => dct_buffer[24]~reg0.CLK
clk => dct_buffer[25]~reg0.CLK
clk => dct_buffer[26]~reg0.CLK
clk => dct_buffer[27]~reg0.CLK
clk => dct_buffer[28]~reg0.CLK
clk => dct_buffer[29]~reg0.CLK
clk => itm[0]~reg0.CLK
clk => itm[1]~reg0.CLK
clk => itm[2]~reg0.CLK
clk => itm[3]~reg0.CLK
clk => itm[4]~reg0.CLK
clk => itm[5]~reg0.CLK
clk => itm[6]~reg0.CLK
clk => itm[7]~reg0.CLK
clk => itm[8]~reg0.CLK
clk => itm[9]~reg0.CLK
clk => itm[10]~reg0.CLK
clk => itm[11]~reg0.CLK
clk => itm[12]~reg0.CLK
clk => itm[13]~reg0.CLK
clk => itm[14]~reg0.CLK
clk => itm[15]~reg0.CLK
clk => itm[16]~reg0.CLK
clk => itm[17]~reg0.CLK
clk => itm[18]~reg0.CLK
clk => itm[19]~reg0.CLK
clk => itm[20]~reg0.CLK
clk => itm[21]~reg0.CLK
clk => itm[22]~reg0.CLK
clk => itm[23]~reg0.CLK
clk => itm[24]~reg0.CLK
clk => itm[25]~reg0.CLK
clk => itm[26]~reg0.CLK
clk => itm[27]~reg0.CLK
clk => itm[28]~reg0.CLK
clk => itm[29]~reg0.CLK
clk => itm[30]~reg0.CLK
clk => itm[31]~reg0.CLK
clk => itm[32]~reg0.CLK
clk => itm[33]~reg0.CLK
clk => itm[34]~reg0.CLK
clk => itm[35]~reg0.CLK
clk => d1_debugack.CLK
dbrk_traceoff => ~NO_FANOUT~
dbrk_traceon => ~NO_FANOUT~
debugack => d1_debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jrst_n => dct_count[0]~reg0.ACLR
jrst_n => dct_count[1]~reg0.ACLR
jrst_n => dct_count[2]~reg0.ACLR
jrst_n => dct_count[3]~reg0.ACLR
jrst_n => dct_buffer[0]~reg0.ACLR
jrst_n => dct_buffer[1]~reg0.ACLR
jrst_n => dct_buffer[2]~reg0.ACLR
jrst_n => dct_buffer[3]~reg0.ACLR
jrst_n => dct_buffer[4]~reg0.ACLR
jrst_n => dct_buffer[5]~reg0.ACLR
jrst_n => dct_buffer[6]~reg0.ACLR
jrst_n => dct_buffer[7]~reg0.ACLR
jrst_n => dct_buffer[8]~reg0.ACLR
jrst_n => dct_buffer[9]~reg0.ACLR
jrst_n => dct_buffer[10]~reg0.ACLR
jrst_n => dct_buffer[11]~reg0.ACLR
jrst_n => dct_buffer[12]~reg0.ACLR
jrst_n => dct_buffer[13]~reg0.ACLR
jrst_n => dct_buffer[14]~reg0.ACLR
jrst_n => dct_buffer[15]~reg0.ACLR
jrst_n => dct_buffer[16]~reg0.ACLR
jrst_n => dct_buffer[17]~reg0.ACLR
jrst_n => dct_buffer[18]~reg0.ACLR
jrst_n => dct_buffer[19]~reg0.ACLR
jrst_n => dct_buffer[20]~reg0.ACLR
jrst_n => dct_buffer[21]~reg0.ACLR
jrst_n => dct_buffer[22]~reg0.ACLR
jrst_n => dct_buffer[23]~reg0.ACLR
jrst_n => dct_buffer[24]~reg0.ACLR
jrst_n => dct_buffer[25]~reg0.ACLR
jrst_n => dct_buffer[26]~reg0.ACLR
jrst_n => dct_buffer[27]~reg0.ACLR
jrst_n => dct_buffer[28]~reg0.ACLR
jrst_n => dct_buffer[29]~reg0.ACLR
jrst_n => itm[0]~reg0.ACLR
jrst_n => itm[1]~reg0.ACLR
jrst_n => itm[2]~reg0.ACLR
jrst_n => itm[3]~reg0.ACLR
jrst_n => itm[4]~reg0.ACLR
jrst_n => itm[5]~reg0.ACLR
jrst_n => itm[6]~reg0.ACLR
jrst_n => itm[7]~reg0.ACLR
jrst_n => itm[8]~reg0.ACLR
jrst_n => itm[9]~reg0.ACLR
jrst_n => itm[10]~reg0.ACLR
jrst_n => itm[11]~reg0.ACLR
jrst_n => itm[12]~reg0.ACLR
jrst_n => itm[13]~reg0.ACLR
jrst_n => itm[14]~reg0.ACLR
jrst_n => itm[15]~reg0.ACLR
jrst_n => itm[16]~reg0.ACLR
jrst_n => itm[17]~reg0.ACLR
jrst_n => itm[18]~reg0.ACLR
jrst_n => itm[19]~reg0.ACLR
jrst_n => itm[20]~reg0.ACLR
jrst_n => itm[21]~reg0.ACLR
jrst_n => itm[22]~reg0.ACLR
jrst_n => itm[23]~reg0.ACLR
jrst_n => itm[24]~reg0.ACLR
jrst_n => itm[25]~reg0.ACLR
jrst_n => itm[26]~reg0.ACLR
jrst_n => itm[27]~reg0.ACLR
jrst_n => itm[28]~reg0.ACLR
jrst_n => itm[29]~reg0.ACLR
jrst_n => itm[30]~reg0.ACLR
jrst_n => itm[31]~reg0.ACLR
jrst_n => itm[32]~reg0.ACLR
jrst_n => itm[33]~reg0.ACLR
jrst_n => itm[34]~reg0.ACLR
jrst_n => itm[35]~reg0.ACLR
reset_n => d1_debugack.ACLR
take_action_tracectrl => ~NO_FANOUT~
trc_enb => ~NO_FANOUT~
xbrk_traceoff => ~NO_FANOUT~
xbrk_traceon => ~NO_FANOUT~
xbrk_wrap_traceoff => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace
clk => dtm[0]~reg0.CLK
clk => dtm[1]~reg0.CLK
clk => dtm[2]~reg0.CLK
clk => dtm[3]~reg0.CLK
clk => dtm[4]~reg0.CLK
clk => dtm[5]~reg0.CLK
clk => dtm[6]~reg0.CLK
clk => dtm[7]~reg0.CLK
clk => dtm[8]~reg0.CLK
clk => dtm[9]~reg0.CLK
clk => dtm[10]~reg0.CLK
clk => dtm[11]~reg0.CLK
clk => dtm[12]~reg0.CLK
clk => dtm[13]~reg0.CLK
clk => dtm[14]~reg0.CLK
clk => dtm[15]~reg0.CLK
clk => dtm[16]~reg0.CLK
clk => dtm[17]~reg0.CLK
clk => dtm[18]~reg0.CLK
clk => dtm[19]~reg0.CLK
clk => dtm[20]~reg0.CLK
clk => dtm[21]~reg0.CLK
clk => dtm[22]~reg0.CLK
clk => dtm[23]~reg0.CLK
clk => dtm[24]~reg0.CLK
clk => dtm[25]~reg0.CLK
clk => dtm[26]~reg0.CLK
clk => dtm[27]~reg0.CLK
clk => dtm[28]~reg0.CLK
clk => dtm[29]~reg0.CLK
clk => dtm[30]~reg0.CLK
clk => dtm[31]~reg0.CLK
clk => dtm[32]~reg0.CLK
clk => dtm[33]~reg0.CLK
clk => dtm[34]~reg0.CLK
clk => dtm[35]~reg0.CLK
clk => atm[0]~reg0.CLK
clk => atm[1]~reg0.CLK
clk => atm[2]~reg0.CLK
clk => atm[3]~reg0.CLK
clk => atm[4]~reg0.CLK
clk => atm[5]~reg0.CLK
clk => atm[6]~reg0.CLK
clk => atm[7]~reg0.CLK
clk => atm[8]~reg0.CLK
clk => atm[9]~reg0.CLK
clk => atm[10]~reg0.CLK
clk => atm[11]~reg0.CLK
clk => atm[12]~reg0.CLK
clk => atm[13]~reg0.CLK
clk => atm[14]~reg0.CLK
clk => atm[15]~reg0.CLK
clk => atm[16]~reg0.CLK
clk => atm[17]~reg0.CLK
clk => atm[18]~reg0.CLK
clk => atm[19]~reg0.CLK
clk => atm[20]~reg0.CLK
clk => atm[21]~reg0.CLK
clk => atm[22]~reg0.CLK
clk => atm[23]~reg0.CLK
clk => atm[24]~reg0.CLK
clk => atm[25]~reg0.CLK
clk => atm[26]~reg0.CLK
clk => atm[27]~reg0.CLK
clk => atm[28]~reg0.CLK
clk => atm[29]~reg0.CLK
clk => atm[30]~reg0.CLK
clk => atm[31]~reg0.CLK
clk => atm[32]~reg0.CLK
clk => atm[33]~reg0.CLK
clk => atm[34]~reg0.CLK
clk => atm[35]~reg0.CLK
cpu_d_address[0] => ~NO_FANOUT~
cpu_d_address[1] => ~NO_FANOUT~
cpu_d_address[2] => ~NO_FANOUT~
cpu_d_address[3] => ~NO_FANOUT~
cpu_d_address[4] => ~NO_FANOUT~
cpu_d_address[5] => ~NO_FANOUT~
cpu_d_address[6] => ~NO_FANOUT~
cpu_d_address[7] => ~NO_FANOUT~
cpu_d_address[8] => ~NO_FANOUT~
cpu_d_address[9] => ~NO_FANOUT~
cpu_d_address[10] => ~NO_FANOUT~
cpu_d_address[11] => ~NO_FANOUT~
cpu_d_address[12] => ~NO_FANOUT~
cpu_d_address[13] => ~NO_FANOUT~
cpu_d_address[14] => ~NO_FANOUT~
cpu_d_address[15] => ~NO_FANOUT~
cpu_d_address[16] => ~NO_FANOUT~
cpu_d_address[17] => ~NO_FANOUT~
cpu_d_address[18] => ~NO_FANOUT~
cpu_d_address[19] => ~NO_FANOUT~
cpu_d_address[20] => ~NO_FANOUT~
cpu_d_address[21] => ~NO_FANOUT~
cpu_d_address[22] => ~NO_FANOUT~
cpu_d_address[23] => ~NO_FANOUT~
cpu_d_address[24] => ~NO_FANOUT~
cpu_d_address[25] => ~NO_FANOUT~
cpu_d_address[26] => ~NO_FANOUT~
cpu_d_address[27] => ~NO_FANOUT~
cpu_d_address[28] => ~NO_FANOUT~
cpu_d_read => ~NO_FANOUT~
cpu_d_readdata[0] => ~NO_FANOUT~
cpu_d_readdata[1] => ~NO_FANOUT~
cpu_d_readdata[2] => ~NO_FANOUT~
cpu_d_readdata[3] => ~NO_FANOUT~
cpu_d_readdata[4] => ~NO_FANOUT~
cpu_d_readdata[5] => ~NO_FANOUT~
cpu_d_readdata[6] => ~NO_FANOUT~
cpu_d_readdata[7] => ~NO_FANOUT~
cpu_d_readdata[8] => ~NO_FANOUT~
cpu_d_readdata[9] => ~NO_FANOUT~
cpu_d_readdata[10] => ~NO_FANOUT~
cpu_d_readdata[11] => ~NO_FANOUT~
cpu_d_readdata[12] => ~NO_FANOUT~
cpu_d_readdata[13] => ~NO_FANOUT~
cpu_d_readdata[14] => ~NO_FANOUT~
cpu_d_readdata[15] => ~NO_FANOUT~
cpu_d_readdata[16] => ~NO_FANOUT~
cpu_d_readdata[17] => ~NO_FANOUT~
cpu_d_readdata[18] => ~NO_FANOUT~
cpu_d_readdata[19] => ~NO_FANOUT~
cpu_d_readdata[20] => ~NO_FANOUT~
cpu_d_readdata[21] => ~NO_FANOUT~
cpu_d_readdata[22] => ~NO_FANOUT~
cpu_d_readdata[23] => ~NO_FANOUT~
cpu_d_readdata[24] => ~NO_FANOUT~
cpu_d_readdata[25] => ~NO_FANOUT~
cpu_d_readdata[26] => ~NO_FANOUT~
cpu_d_readdata[27] => ~NO_FANOUT~
cpu_d_readdata[28] => ~NO_FANOUT~
cpu_d_readdata[29] => ~NO_FANOUT~
cpu_d_readdata[30] => ~NO_FANOUT~
cpu_d_readdata[31] => ~NO_FANOUT~
cpu_d_wait => ~NO_FANOUT~
cpu_d_write => ~NO_FANOUT~
cpu_d_writedata[0] => ~NO_FANOUT~
cpu_d_writedata[1] => ~NO_FANOUT~
cpu_d_writedata[2] => ~NO_FANOUT~
cpu_d_writedata[3] => ~NO_FANOUT~
cpu_d_writedata[4] => ~NO_FANOUT~
cpu_d_writedata[5] => ~NO_FANOUT~
cpu_d_writedata[6] => ~NO_FANOUT~
cpu_d_writedata[7] => ~NO_FANOUT~
cpu_d_writedata[8] => ~NO_FANOUT~
cpu_d_writedata[9] => ~NO_FANOUT~
cpu_d_writedata[10] => ~NO_FANOUT~
cpu_d_writedata[11] => ~NO_FANOUT~
cpu_d_writedata[12] => ~NO_FANOUT~
cpu_d_writedata[13] => ~NO_FANOUT~
cpu_d_writedata[14] => ~NO_FANOUT~
cpu_d_writedata[15] => ~NO_FANOUT~
cpu_d_writedata[16] => ~NO_FANOUT~
cpu_d_writedata[17] => ~NO_FANOUT~
cpu_d_writedata[18] => ~NO_FANOUT~
cpu_d_writedata[19] => ~NO_FANOUT~
cpu_d_writedata[20] => ~NO_FANOUT~
cpu_d_writedata[21] => ~NO_FANOUT~
cpu_d_writedata[22] => ~NO_FANOUT~
cpu_d_writedata[23] => ~NO_FANOUT~
cpu_d_writedata[24] => ~NO_FANOUT~
cpu_d_writedata[25] => ~NO_FANOUT~
cpu_d_writedata[26] => ~NO_FANOUT~
cpu_d_writedata[27] => ~NO_FANOUT~
cpu_d_writedata[28] => ~NO_FANOUT~
cpu_d_writedata[29] => ~NO_FANOUT~
cpu_d_writedata[30] => ~NO_FANOUT~
cpu_d_writedata[31] => ~NO_FANOUT~
jrst_n => dtm[0]~reg0.ACLR
jrst_n => dtm[1]~reg0.ACLR
jrst_n => dtm[2]~reg0.ACLR
jrst_n => dtm[3]~reg0.ACLR
jrst_n => dtm[4]~reg0.ACLR
jrst_n => dtm[5]~reg0.ACLR
jrst_n => dtm[6]~reg0.ACLR
jrst_n => dtm[7]~reg0.ACLR
jrst_n => dtm[8]~reg0.ACLR
jrst_n => dtm[9]~reg0.ACLR
jrst_n => dtm[10]~reg0.ACLR
jrst_n => dtm[11]~reg0.ACLR
jrst_n => dtm[12]~reg0.ACLR
jrst_n => dtm[13]~reg0.ACLR
jrst_n => dtm[14]~reg0.ACLR
jrst_n => dtm[15]~reg0.ACLR
jrst_n => dtm[16]~reg0.ACLR
jrst_n => dtm[17]~reg0.ACLR
jrst_n => dtm[18]~reg0.ACLR
jrst_n => dtm[19]~reg0.ACLR
jrst_n => dtm[20]~reg0.ACLR
jrst_n => dtm[21]~reg0.ACLR
jrst_n => dtm[22]~reg0.ACLR
jrst_n => dtm[23]~reg0.ACLR
jrst_n => dtm[24]~reg0.ACLR
jrst_n => dtm[25]~reg0.ACLR
jrst_n => dtm[26]~reg0.ACLR
jrst_n => dtm[27]~reg0.ACLR
jrst_n => dtm[28]~reg0.ACLR
jrst_n => dtm[29]~reg0.ACLR
jrst_n => dtm[30]~reg0.ACLR
jrst_n => dtm[31]~reg0.ACLR
jrst_n => dtm[32]~reg0.ACLR
jrst_n => dtm[33]~reg0.ACLR
jrst_n => dtm[34]~reg0.ACLR
jrst_n => dtm[35]~reg0.ACLR
jrst_n => atm[0]~reg0.ACLR
jrst_n => atm[1]~reg0.ACLR
jrst_n => atm[2]~reg0.ACLR
jrst_n => atm[3]~reg0.ACLR
jrst_n => atm[4]~reg0.ACLR
jrst_n => atm[5]~reg0.ACLR
jrst_n => atm[6]~reg0.ACLR
jrst_n => atm[7]~reg0.ACLR
jrst_n => atm[8]~reg0.ACLR
jrst_n => atm[9]~reg0.ACLR
jrst_n => atm[10]~reg0.ACLR
jrst_n => atm[11]~reg0.ACLR
jrst_n => atm[12]~reg0.ACLR
jrst_n => atm[13]~reg0.ACLR
jrst_n => atm[14]~reg0.ACLR
jrst_n => atm[15]~reg0.ACLR
jrst_n => atm[16]~reg0.ACLR
jrst_n => atm[17]~reg0.ACLR
jrst_n => atm[18]~reg0.ACLR
jrst_n => atm[19]~reg0.ACLR
jrst_n => atm[20]~reg0.ACLR
jrst_n => atm[21]~reg0.ACLR
jrst_n => atm[22]~reg0.ACLR
jrst_n => atm[23]~reg0.ACLR
jrst_n => atm[24]~reg0.ACLR
jrst_n => atm[25]~reg0.ACLR
jrst_n => atm[26]~reg0.ACLR
jrst_n => atm[27]~reg0.ACLR
jrst_n => atm[28]~reg0.ACLR
jrst_n => atm[29]~reg0.ACLR
jrst_n => atm[30]~reg0.ACLR
jrst_n => atm[31]~reg0.ACLR
jrst_n => atm[32]~reg0.ACLR
jrst_n => atm[33]~reg0.ACLR
jrst_n => atm[34]~reg0.ACLR
jrst_n => atm[35]~reg0.ACLR
trc_ctrl[0] => trc_ctrl[0].IN1
trc_ctrl[1] => trc_ctrl[1].IN1
trc_ctrl[2] => trc_ctrl[2].IN1
trc_ctrl[3] => trc_ctrl[3].IN1
trc_ctrl[4] => trc_ctrl[4].IN1
trc_ctrl[5] => trc_ctrl[5].IN1
trc_ctrl[6] => trc_ctrl[6].IN1
trc_ctrl[7] => trc_ctrl[7].IN1
trc_ctrl[8] => trc_ctrl[8].IN1
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => ~NO_FANOUT~
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode
ctrl[0] => ~NO_FANOUT~
ctrl[1] => ~NO_FANOUT~
ctrl[2] => ~NO_FANOUT~
ctrl[3] => ~NO_FANOUT~
ctrl[4] => ~NO_FANOUT~
ctrl[5] => Decoder0.IN2
ctrl[5] => td_mode[3].DATAIN
ctrl[6] => Decoder0.IN1
ctrl[6] => Decoder1.IN1
ctrl[6] => td_mode[2].DATAIN
ctrl[7] => Decoder0.IN0
ctrl[7] => Decoder1.IN0
ctrl[8] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo
atm[0] => ~NO_FANOUT~
atm[1] => ~NO_FANOUT~
atm[2] => ~NO_FANOUT~
atm[3] => ~NO_FANOUT~
atm[4] => ~NO_FANOUT~
atm[5] => ~NO_FANOUT~
atm[6] => ~NO_FANOUT~
atm[7] => ~NO_FANOUT~
atm[8] => ~NO_FANOUT~
atm[9] => ~NO_FANOUT~
atm[10] => ~NO_FANOUT~
atm[11] => ~NO_FANOUT~
atm[12] => ~NO_FANOUT~
atm[13] => ~NO_FANOUT~
atm[14] => ~NO_FANOUT~
atm[15] => ~NO_FANOUT~
atm[16] => ~NO_FANOUT~
atm[17] => ~NO_FANOUT~
atm[18] => ~NO_FANOUT~
atm[19] => ~NO_FANOUT~
atm[20] => ~NO_FANOUT~
atm[21] => ~NO_FANOUT~
atm[22] => ~NO_FANOUT~
atm[23] => ~NO_FANOUT~
atm[24] => ~NO_FANOUT~
atm[25] => ~NO_FANOUT~
atm[26] => ~NO_FANOUT~
atm[27] => ~NO_FANOUT~
atm[28] => ~NO_FANOUT~
atm[29] => ~NO_FANOUT~
atm[30] => ~NO_FANOUT~
atm[31] => ~NO_FANOUT~
atm[32] => WideOr1.IN0
atm[33] => WideOr1.IN1
atm[34] => WideOr1.IN2
atm[35] => WideOr1.IN3
clk => fifocount[0].CLK
clk => fifocount[1].CLK
clk => fifocount[2].CLK
clk => fifocount[3].CLK
clk => fifocount[4].CLK
dbrk_traceme => trc_this.IN1
dbrk_traceoff => trc_this.IN0
dbrk_traceon => trc_this.IN1
dct_buffer[0] => dct_buffer[0].IN1
dct_buffer[1] => dct_buffer[1].IN1
dct_buffer[2] => dct_buffer[2].IN1
dct_buffer[3] => dct_buffer[3].IN1
dct_buffer[4] => dct_buffer[4].IN1
dct_buffer[5] => dct_buffer[5].IN1
dct_buffer[6] => dct_buffer[6].IN1
dct_buffer[7] => dct_buffer[7].IN1
dct_buffer[8] => dct_buffer[8].IN1
dct_buffer[9] => dct_buffer[9].IN1
dct_buffer[10] => dct_buffer[10].IN1
dct_buffer[11] => dct_buffer[11].IN1
dct_buffer[12] => dct_buffer[12].IN1
dct_buffer[13] => dct_buffer[13].IN1
dct_buffer[14] => dct_buffer[14].IN1
dct_buffer[15] => dct_buffer[15].IN1
dct_buffer[16] => dct_buffer[16].IN1
dct_buffer[17] => dct_buffer[17].IN1
dct_buffer[18] => dct_buffer[18].IN1
dct_buffer[19] => dct_buffer[19].IN1
dct_buffer[20] => dct_buffer[20].IN1
dct_buffer[21] => dct_buffer[21].IN1
dct_buffer[22] => dct_buffer[22].IN1
dct_buffer[23] => dct_buffer[23].IN1
dct_buffer[24] => dct_buffer[24].IN1
dct_buffer[25] => dct_buffer[25].IN1
dct_buffer[26] => dct_buffer[26].IN1
dct_buffer[27] => dct_buffer[27].IN1
dct_buffer[28] => dct_buffer[28].IN1
dct_buffer[29] => dct_buffer[29].IN1
dct_count[0] => dct_count[0].IN1
dct_count[1] => dct_count[1].IN1
dct_count[2] => dct_count[2].IN1
dct_count[3] => dct_count[3].IN1
dtm[0] => ~NO_FANOUT~
dtm[1] => ~NO_FANOUT~
dtm[2] => ~NO_FANOUT~
dtm[3] => ~NO_FANOUT~
dtm[4] => ~NO_FANOUT~
dtm[5] => ~NO_FANOUT~
dtm[6] => ~NO_FANOUT~
dtm[7] => ~NO_FANOUT~
dtm[8] => ~NO_FANOUT~
dtm[9] => ~NO_FANOUT~
dtm[10] => ~NO_FANOUT~
dtm[11] => ~NO_FANOUT~
dtm[12] => ~NO_FANOUT~
dtm[13] => ~NO_FANOUT~
dtm[14] => ~NO_FANOUT~
dtm[15] => ~NO_FANOUT~
dtm[16] => ~NO_FANOUT~
dtm[17] => ~NO_FANOUT~
dtm[18] => ~NO_FANOUT~
dtm[19] => ~NO_FANOUT~
dtm[20] => ~NO_FANOUT~
dtm[21] => ~NO_FANOUT~
dtm[22] => ~NO_FANOUT~
dtm[23] => ~NO_FANOUT~
dtm[24] => ~NO_FANOUT~
dtm[25] => ~NO_FANOUT~
dtm[26] => ~NO_FANOUT~
dtm[27] => ~NO_FANOUT~
dtm[28] => ~NO_FANOUT~
dtm[29] => ~NO_FANOUT~
dtm[30] => ~NO_FANOUT~
dtm[31] => ~NO_FANOUT~
dtm[32] => WideOr2.IN0
dtm[33] => WideOr2.IN1
dtm[34] => WideOr2.IN2
dtm[35] => WideOr2.IN3
itm[0] => tw[0].DATAIN
itm[1] => tw[1].DATAIN
itm[2] => tw[2].DATAIN
itm[3] => tw[3].DATAIN
itm[4] => tw[4].DATAIN
itm[5] => tw[5].DATAIN
itm[6] => tw[6].DATAIN
itm[7] => tw[7].DATAIN
itm[8] => tw[8].DATAIN
itm[9] => tw[9].DATAIN
itm[10] => tw[10].DATAIN
itm[11] => tw[11].DATAIN
itm[12] => tw[12].DATAIN
itm[13] => tw[13].DATAIN
itm[14] => tw[14].DATAIN
itm[15] => tw[15].DATAIN
itm[16] => tw[16].DATAIN
itm[17] => tw[17].DATAIN
itm[18] => tw[18].DATAIN
itm[19] => tw[19].DATAIN
itm[20] => tw[20].DATAIN
itm[21] => tw[21].DATAIN
itm[22] => tw[22].DATAIN
itm[23] => tw[23].DATAIN
itm[24] => tw[24].DATAIN
itm[25] => tw[25].DATAIN
itm[26] => tw[26].DATAIN
itm[27] => tw[27].DATAIN
itm[28] => tw[28].DATAIN
itm[29] => tw[29].DATAIN
itm[30] => tw[30].DATAIN
itm[31] => tw[31].DATAIN
itm[32] => WideOr0.IN0
itm[32] => tw[32].DATAIN
itm[33] => WideOr0.IN1
itm[33] => tw[33].DATAIN
itm[34] => WideOr0.IN2
itm[34] => tw[34].DATAIN
itm[35] => WideOr0.IN3
itm[35] => tw[35].DATAIN
jrst_n => fifocount[0].ACLR
jrst_n => fifocount[1].ACLR
jrst_n => fifocount[2].ACLR
jrst_n => fifocount[3].ACLR
jrst_n => fifocount[4].ACLR
reset_n => ~NO_FANOUT~
test_ending => test_ending.IN1
test_has_ended => test_has_ended.IN1
trc_on => trc_this.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count
atm_valid => Decoder0.IN1
dtm_valid => Decoder0.IN2
itm_valid => Decoder0.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp
free2 => always0.IN1
free3 => always0.IN1
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[0] => Equal0.IN1
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
tm_count[1] => Equal0.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
free2 => always0.IN1
free3 => always0.IN1
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[0] => fifocount_inc.DATAB
tm_count[0] => Equal0.IN1
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
tm_count[1] => fifocount_inc.DATAB
tm_count[1] => Equal0.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_oci_test_bench:the_cpu_oci_test_bench
dct_buffer[0] => ~NO_FANOUT~
dct_buffer[1] => ~NO_FANOUT~
dct_buffer[2] => ~NO_FANOUT~
dct_buffer[3] => ~NO_FANOUT~
dct_buffer[4] => ~NO_FANOUT~
dct_buffer[5] => ~NO_FANOUT~
dct_buffer[6] => ~NO_FANOUT~
dct_buffer[7] => ~NO_FANOUT~
dct_buffer[8] => ~NO_FANOUT~
dct_buffer[9] => ~NO_FANOUT~
dct_buffer[10] => ~NO_FANOUT~
dct_buffer[11] => ~NO_FANOUT~
dct_buffer[12] => ~NO_FANOUT~
dct_buffer[13] => ~NO_FANOUT~
dct_buffer[14] => ~NO_FANOUT~
dct_buffer[15] => ~NO_FANOUT~
dct_buffer[16] => ~NO_FANOUT~
dct_buffer[17] => ~NO_FANOUT~
dct_buffer[18] => ~NO_FANOUT~
dct_buffer[19] => ~NO_FANOUT~
dct_buffer[20] => ~NO_FANOUT~
dct_buffer[21] => ~NO_FANOUT~
dct_buffer[22] => ~NO_FANOUT~
dct_buffer[23] => ~NO_FANOUT~
dct_buffer[24] => ~NO_FANOUT~
dct_buffer[25] => ~NO_FANOUT~
dct_buffer[26] => ~NO_FANOUT~
dct_buffer[27] => ~NO_FANOUT~
dct_buffer[28] => ~NO_FANOUT~
dct_buffer[29] => ~NO_FANOUT~
dct_count[0] => ~NO_FANOUT~
dct_count[1] => ~NO_FANOUT~
dct_count[2] => ~NO_FANOUT~
dct_count[3] => ~NO_FANOUT~
test_ending => ~NO_FANOUT~
test_has_ended => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib
clk => ~NO_FANOUT~
clkx2 => ~NO_FANOUT~
jrst_n => ~NO_FANOUT~
tw[0] => ~NO_FANOUT~
tw[1] => ~NO_FANOUT~
tw[2] => ~NO_FANOUT~
tw[3] => ~NO_FANOUT~
tw[4] => ~NO_FANOUT~
tw[5] => ~NO_FANOUT~
tw[6] => ~NO_FANOUT~
tw[7] => ~NO_FANOUT~
tw[8] => ~NO_FANOUT~
tw[9] => ~NO_FANOUT~
tw[10] => ~NO_FANOUT~
tw[11] => ~NO_FANOUT~
tw[12] => ~NO_FANOUT~
tw[13] => ~NO_FANOUT~
tw[14] => ~NO_FANOUT~
tw[15] => ~NO_FANOUT~
tw[16] => ~NO_FANOUT~
tw[17] => ~NO_FANOUT~
tw[18] => ~NO_FANOUT~
tw[19] => ~NO_FANOUT~
tw[20] => ~NO_FANOUT~
tw[21] => ~NO_FANOUT~
tw[22] => ~NO_FANOUT~
tw[23] => ~NO_FANOUT~
tw[24] => ~NO_FANOUT~
tw[25] => ~NO_FANOUT~
tw[26] => ~NO_FANOUT~
tw[27] => ~NO_FANOUT~
tw[28] => ~NO_FANOUT~
tw[29] => ~NO_FANOUT~
tw[30] => ~NO_FANOUT~
tw[31] => ~NO_FANOUT~
tw[32] => ~NO_FANOUT~
tw[33] => ~NO_FANOUT~
tw[34] => ~NO_FANOUT~
tw[35] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im
clk => clk.IN2
jdo[0] => ~NO_FANOUT~
jdo[1] => jdo[1].IN1
jdo[2] => jdo[2].IN1
jdo[3] => jdo[3].IN1
jdo[4] => jdo[4].IN1
jdo[5] => jdo[5].IN1
jdo[6] => jdo[6].IN1
jdo[7] => jdo[7].IN1
jdo[8] => jdo[8].IN1
jdo[9] => jdo[9].IN1
jdo[10] => jdo[10].IN1
jdo[11] => jdo[11].IN1
jdo[12] => jdo[12].IN1
jdo[13] => jdo[13].IN1
jdo[14] => jdo[14].IN1
jdo[15] => jdo[15].IN1
jdo[16] => jdo[16].IN1
jdo[17] => jdo[17].IN1
jdo[18] => jdo[18].IN1
jdo[19] => jdo[19].IN1
jdo[20] => jdo[20].IN1
jdo[21] => jdo[21].IN1
jdo[22] => jdo[22].IN1
jdo[23] => jdo[23].IN1
jdo[24] => jdo[24].IN1
jdo[25] => jdo[25].IN1
jdo[26] => jdo[26].IN1
jdo[27] => jdo[27].IN1
jdo[28] => jdo[28].IN1
jdo[29] => jdo[29].IN1
jdo[30] => jdo[30].IN1
jdo[31] => jdo[31].IN1
jdo[32] => jdo[32].IN1
jdo[33] => jdo[33].IN1
jdo[34] => jdo[34].IN1
jdo[35] => jdo[35].IN1
jdo[36] => jdo[36].IN1
jdo[37] => ~NO_FANOUT~
jrst_n => trc_wrap~reg0.ACLR
jrst_n => trc_im_addr[0]~reg0.ACLR
jrst_n => trc_im_addr[1]~reg0.ACLR
jrst_n => trc_im_addr[2]~reg0.ACLR
jrst_n => trc_im_addr[3]~reg0.ACLR
jrst_n => trc_im_addr[4]~reg0.ACLR
jrst_n => trc_im_addr[5]~reg0.ACLR
jrst_n => trc_im_addr[6]~reg0.ACLR
reset_n => trc_jtag_addr[0].ACLR
reset_n => trc_jtag_addr[1].ACLR
reset_n => trc_jtag_addr[2].ACLR
reset_n => trc_jtag_addr[3].ACLR
reset_n => trc_jtag_addr[4].ACLR
reset_n => trc_jtag_addr[5].ACLR
reset_n => trc_jtag_addr[6].ACLR
reset_n => trc_jtag_addr[7].ACLR
reset_n => trc_jtag_addr[8].ACLR
reset_n => trc_jtag_addr[9].ACLR
reset_n => trc_jtag_addr[10].ACLR
reset_n => trc_jtag_addr[11].ACLR
reset_n => trc_jtag_addr[12].ACLR
reset_n => trc_jtag_addr[13].ACLR
reset_n => trc_jtag_addr[14].ACLR
reset_n => trc_jtag_addr[15].ACLR
reset_n => trc_jtag_addr[16].ACLR
take_action_tracectrl => ~NO_FANOUT~
take_action_tracemem_a => always1.IN0
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_b => take_action_tracemem_b.IN1
take_no_action_tracemem_a => always1.IN1
trc_ctrl[0] => comb.IN1
trc_ctrl[0] => trc_enb.DATAIN
trc_ctrl[0] => tracemem_on.DATAIN
trc_ctrl[1] => ~NO_FANOUT~
trc_ctrl[2] => ~NO_FANOUT~
trc_ctrl[3] => ~NO_FANOUT~
trc_ctrl[4] => ~NO_FANOUT~
trc_ctrl[5] => ~NO_FANOUT~
trc_ctrl[6] => ~NO_FANOUT~
trc_ctrl[7] => ~NO_FANOUT~
trc_ctrl[8] => ~NO_FANOUT~
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => xbrk_wrap_traceoff.IN1
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
tw[0] => trc_im_data[0].IN1
tw[1] => trc_im_data[1].IN1
tw[2] => trc_im_data[2].IN1
tw[3] => trc_im_data[3].IN1
tw[4] => trc_im_data[4].IN1
tw[5] => trc_im_data[5].IN1
tw[6] => trc_im_data[6].IN1
tw[7] => trc_im_data[7].IN1
tw[8] => trc_im_data[8].IN1
tw[9] => trc_im_data[9].IN1
tw[10] => trc_im_data[10].IN1
tw[11] => trc_im_data[11].IN1
tw[12] => trc_im_data[12].IN1
tw[13] => trc_im_data[13].IN1
tw[14] => trc_im_data[14].IN1
tw[15] => trc_im_data[15].IN1
tw[16] => trc_im_data[16].IN1
tw[17] => trc_im_data[17].IN1
tw[18] => trc_im_data[18].IN1
tw[19] => trc_im_data[19].IN1
tw[20] => trc_im_data[20].IN1
tw[21] => trc_im_data[21].IN1
tw[22] => trc_im_data[22].IN1
tw[23] => trc_im_data[23].IN1
tw[24] => trc_im_data[24].IN1
tw[25] => trc_im_data[25].IN1
tw[26] => trc_im_data[26].IN1
tw[27] => trc_im_data[27].IN1
tw[28] => trc_im_data[28].IN1
tw[29] => trc_im_data[29].IN1
tw[30] => trc_im_data[30].IN1
tw[31] => trc_im_data[31].IN1
tw[32] => trc_im_data[32].IN1
tw[33] => trc_im_data[33].IN1
tw[34] => trc_im_data[34].IN1
tw[35] => trc_im_data[35].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
clock0 => clock0.IN1
clock1 => clock1.IN1
clocken0 => clocken0.IN1
clocken1 => clocken1.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_a[32] => data_a[32].IN1
data_a[33] => data_a[33].IN1
data_a[34] => data_a[34].IN1
data_a[35] => data_a[35].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
data_b[32] => data_b[32].IN1
data_b[33] => data_b[33].IN1
data_b[34] => data_b[34].IN1
data_b[35] => data_b[35].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_n802:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_n802:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_n802:auto_generated.data_a[0]
data_a[1] => altsyncram_n802:auto_generated.data_a[1]
data_a[2] => altsyncram_n802:auto_generated.data_a[2]
data_a[3] => altsyncram_n802:auto_generated.data_a[3]
data_a[4] => altsyncram_n802:auto_generated.data_a[4]
data_a[5] => altsyncram_n802:auto_generated.data_a[5]
data_a[6] => altsyncram_n802:auto_generated.data_a[6]
data_a[7] => altsyncram_n802:auto_generated.data_a[7]
data_a[8] => altsyncram_n802:auto_generated.data_a[8]
data_a[9] => altsyncram_n802:auto_generated.data_a[9]
data_a[10] => altsyncram_n802:auto_generated.data_a[10]
data_a[11] => altsyncram_n802:auto_generated.data_a[11]
data_a[12] => altsyncram_n802:auto_generated.data_a[12]
data_a[13] => altsyncram_n802:auto_generated.data_a[13]
data_a[14] => altsyncram_n802:auto_generated.data_a[14]
data_a[15] => altsyncram_n802:auto_generated.data_a[15]
data_a[16] => altsyncram_n802:auto_generated.data_a[16]
data_a[17] => altsyncram_n802:auto_generated.data_a[17]
data_a[18] => altsyncram_n802:auto_generated.data_a[18]
data_a[19] => altsyncram_n802:auto_generated.data_a[19]
data_a[20] => altsyncram_n802:auto_generated.data_a[20]
data_a[21] => altsyncram_n802:auto_generated.data_a[21]
data_a[22] => altsyncram_n802:auto_generated.data_a[22]
data_a[23] => altsyncram_n802:auto_generated.data_a[23]
data_a[24] => altsyncram_n802:auto_generated.data_a[24]
data_a[25] => altsyncram_n802:auto_generated.data_a[25]
data_a[26] => altsyncram_n802:auto_generated.data_a[26]
data_a[27] => altsyncram_n802:auto_generated.data_a[27]
data_a[28] => altsyncram_n802:auto_generated.data_a[28]
data_a[29] => altsyncram_n802:auto_generated.data_a[29]
data_a[30] => altsyncram_n802:auto_generated.data_a[30]
data_a[31] => altsyncram_n802:auto_generated.data_a[31]
data_a[32] => altsyncram_n802:auto_generated.data_a[32]
data_a[33] => altsyncram_n802:auto_generated.data_a[33]
data_a[34] => altsyncram_n802:auto_generated.data_a[34]
data_a[35] => altsyncram_n802:auto_generated.data_a[35]
data_b[0] => altsyncram_n802:auto_generated.data_b[0]
data_b[1] => altsyncram_n802:auto_generated.data_b[1]
data_b[2] => altsyncram_n802:auto_generated.data_b[2]
data_b[3] => altsyncram_n802:auto_generated.data_b[3]
data_b[4] => altsyncram_n802:auto_generated.data_b[4]
data_b[5] => altsyncram_n802:auto_generated.data_b[5]
data_b[6] => altsyncram_n802:auto_generated.data_b[6]
data_b[7] => altsyncram_n802:auto_generated.data_b[7]
data_b[8] => altsyncram_n802:auto_generated.data_b[8]
data_b[9] => altsyncram_n802:auto_generated.data_b[9]
data_b[10] => altsyncram_n802:auto_generated.data_b[10]
data_b[11] => altsyncram_n802:auto_generated.data_b[11]
data_b[12] => altsyncram_n802:auto_generated.data_b[12]
data_b[13] => altsyncram_n802:auto_generated.data_b[13]
data_b[14] => altsyncram_n802:auto_generated.data_b[14]
data_b[15] => altsyncram_n802:auto_generated.data_b[15]
data_b[16] => altsyncram_n802:auto_generated.data_b[16]
data_b[17] => altsyncram_n802:auto_generated.data_b[17]
data_b[18] => altsyncram_n802:auto_generated.data_b[18]
data_b[19] => altsyncram_n802:auto_generated.data_b[19]
data_b[20] => altsyncram_n802:auto_generated.data_b[20]
data_b[21] => altsyncram_n802:auto_generated.data_b[21]
data_b[22] => altsyncram_n802:auto_generated.data_b[22]
data_b[23] => altsyncram_n802:auto_generated.data_b[23]
data_b[24] => altsyncram_n802:auto_generated.data_b[24]
data_b[25] => altsyncram_n802:auto_generated.data_b[25]
data_b[26] => altsyncram_n802:auto_generated.data_b[26]
data_b[27] => altsyncram_n802:auto_generated.data_b[27]
data_b[28] => altsyncram_n802:auto_generated.data_b[28]
data_b[29] => altsyncram_n802:auto_generated.data_b[29]
data_b[30] => altsyncram_n802:auto_generated.data_b[30]
data_b[31] => altsyncram_n802:auto_generated.data_b[31]
data_b[32] => altsyncram_n802:auto_generated.data_b[32]
data_b[33] => altsyncram_n802:auto_generated.data_b[33]
data_b[34] => altsyncram_n802:auto_generated.data_b[34]
data_b[35] => altsyncram_n802:auto_generated.data_b[35]
address_a[0] => altsyncram_n802:auto_generated.address_a[0]
address_a[1] => altsyncram_n802:auto_generated.address_a[1]
address_a[2] => altsyncram_n802:auto_generated.address_a[2]
address_a[3] => altsyncram_n802:auto_generated.address_a[3]
address_a[4] => altsyncram_n802:auto_generated.address_a[4]
address_a[5] => altsyncram_n802:auto_generated.address_a[5]
address_a[6] => altsyncram_n802:auto_generated.address_a[6]
address_b[0] => altsyncram_n802:auto_generated.address_b[0]
address_b[1] => altsyncram_n802:auto_generated.address_b[1]
address_b[2] => altsyncram_n802:auto_generated.address_b[2]
address_b[3] => altsyncram_n802:auto_generated.address_b[3]
address_b[4] => altsyncram_n802:auto_generated.address_b[4]
address_b[5] => altsyncram_n802:auto_generated.address_b[5]
address_b[6] => altsyncram_n802:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_n802:auto_generated.clock0
clock1 => altsyncram_n802:auto_generated.clock1
clocken0 => altsyncram_n802:auto_generated.clocken0
clocken1 => altsyncram_n802:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE
wren_b => ram_block1a32.PORTBWE
wren_b => ram_block1a33.PORTBWE
wren_b => ram_block1a34.PORTBWE
wren_b => ram_block1a35.PORTBWE


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper
MonDReg[0] => MonDReg[0].IN1
MonDReg[1] => MonDReg[1].IN1
MonDReg[2] => MonDReg[2].IN1
MonDReg[3] => MonDReg[3].IN1
MonDReg[4] => MonDReg[4].IN1
MonDReg[5] => MonDReg[5].IN1
MonDReg[6] => MonDReg[6].IN1
MonDReg[7] => MonDReg[7].IN1
MonDReg[8] => MonDReg[8].IN1
MonDReg[9] => MonDReg[9].IN1
MonDReg[10] => MonDReg[10].IN1
MonDReg[11] => MonDReg[11].IN1
MonDReg[12] => MonDReg[12].IN1
MonDReg[13] => MonDReg[13].IN1
MonDReg[14] => MonDReg[14].IN1
MonDReg[15] => MonDReg[15].IN1
MonDReg[16] => MonDReg[16].IN1
MonDReg[17] => MonDReg[17].IN1
MonDReg[18] => MonDReg[18].IN1
MonDReg[19] => MonDReg[19].IN1
MonDReg[20] => MonDReg[20].IN1
MonDReg[21] => MonDReg[21].IN1
MonDReg[22] => MonDReg[22].IN1
MonDReg[23] => MonDReg[23].IN1
MonDReg[24] => MonDReg[24].IN1
MonDReg[25] => MonDReg[25].IN1
MonDReg[26] => MonDReg[26].IN1
MonDReg[27] => MonDReg[27].IN1
MonDReg[28] => MonDReg[28].IN1
MonDReg[29] => MonDReg[29].IN1
MonDReg[30] => MonDReg[30].IN1
MonDReg[31] => MonDReg[31].IN1
break_readreg[0] => break_readreg[0].IN1
break_readreg[1] => break_readreg[1].IN1
break_readreg[2] => break_readreg[2].IN1
break_readreg[3] => break_readreg[3].IN1
break_readreg[4] => break_readreg[4].IN1
break_readreg[5] => break_readreg[5].IN1
break_readreg[6] => break_readreg[6].IN1
break_readreg[7] => break_readreg[7].IN1
break_readreg[8] => break_readreg[8].IN1
break_readreg[9] => break_readreg[9].IN1
break_readreg[10] => break_readreg[10].IN1
break_readreg[11] => break_readreg[11].IN1
break_readreg[12] => break_readreg[12].IN1
break_readreg[13] => break_readreg[13].IN1
break_readreg[14] => break_readreg[14].IN1
break_readreg[15] => break_readreg[15].IN1
break_readreg[16] => break_readreg[16].IN1
break_readreg[17] => break_readreg[17].IN1
break_readreg[18] => break_readreg[18].IN1
break_readreg[19] => break_readreg[19].IN1
break_readreg[20] => break_readreg[20].IN1
break_readreg[21] => break_readreg[21].IN1
break_readreg[22] => break_readreg[22].IN1
break_readreg[23] => break_readreg[23].IN1
break_readreg[24] => break_readreg[24].IN1
break_readreg[25] => break_readreg[25].IN1
break_readreg[26] => break_readreg[26].IN1
break_readreg[27] => break_readreg[27].IN1
break_readreg[28] => break_readreg[28].IN1
break_readreg[29] => break_readreg[29].IN1
break_readreg[30] => break_readreg[30].IN1
break_readreg[31] => break_readreg[31].IN1
clk => clk.IN1
dbrk_hit0_latch => dbrk_hit0_latch.IN1
dbrk_hit1_latch => dbrk_hit1_latch.IN1
dbrk_hit2_latch => dbrk_hit2_latch.IN1
dbrk_hit3_latch => dbrk_hit3_latch.IN1
debugack => debugack.IN1
monitor_error => monitor_error.IN1
monitor_ready => monitor_ready.IN1
reset_n => reset_n.IN1
resetlatch => resetlatch.IN1
tracemem_on => tracemem_on.IN1
tracemem_trcdata[0] => tracemem_trcdata[0].IN1
tracemem_trcdata[1] => tracemem_trcdata[1].IN1
tracemem_trcdata[2] => tracemem_trcdata[2].IN1
tracemem_trcdata[3] => tracemem_trcdata[3].IN1
tracemem_trcdata[4] => tracemem_trcdata[4].IN1
tracemem_trcdata[5] => tracemem_trcdata[5].IN1
tracemem_trcdata[6] => tracemem_trcdata[6].IN1
tracemem_trcdata[7] => tracemem_trcdata[7].IN1
tracemem_trcdata[8] => tracemem_trcdata[8].IN1
tracemem_trcdata[9] => tracemem_trcdata[9].IN1
tracemem_trcdata[10] => tracemem_trcdata[10].IN1
tracemem_trcdata[11] => tracemem_trcdata[11].IN1
tracemem_trcdata[12] => tracemem_trcdata[12].IN1
tracemem_trcdata[13] => tracemem_trcdata[13].IN1
tracemem_trcdata[14] => tracemem_trcdata[14].IN1
tracemem_trcdata[15] => tracemem_trcdata[15].IN1
tracemem_trcdata[16] => tracemem_trcdata[16].IN1
tracemem_trcdata[17] => tracemem_trcdata[17].IN1
tracemem_trcdata[18] => tracemem_trcdata[18].IN1
tracemem_trcdata[19] => tracemem_trcdata[19].IN1
tracemem_trcdata[20] => tracemem_trcdata[20].IN1
tracemem_trcdata[21] => tracemem_trcdata[21].IN1
tracemem_trcdata[22] => tracemem_trcdata[22].IN1
tracemem_trcdata[23] => tracemem_trcdata[23].IN1
tracemem_trcdata[24] => tracemem_trcdata[24].IN1
tracemem_trcdata[25] => tracemem_trcdata[25].IN1
tracemem_trcdata[26] => tracemem_trcdata[26].IN1
tracemem_trcdata[27] => tracemem_trcdata[27].IN1
tracemem_trcdata[28] => tracemem_trcdata[28].IN1
tracemem_trcdata[29] => tracemem_trcdata[29].IN1
tracemem_trcdata[30] => tracemem_trcdata[30].IN1
tracemem_trcdata[31] => tracemem_trcdata[31].IN1
tracemem_trcdata[32] => tracemem_trcdata[32].IN1
tracemem_trcdata[33] => tracemem_trcdata[33].IN1
tracemem_trcdata[34] => tracemem_trcdata[34].IN1
tracemem_trcdata[35] => tracemem_trcdata[35].IN1
tracemem_tw => tracemem_tw.IN1
trc_im_addr[0] => trc_im_addr[0].IN1
trc_im_addr[1] => trc_im_addr[1].IN1
trc_im_addr[2] => trc_im_addr[2].IN1
trc_im_addr[3] => trc_im_addr[3].IN1
trc_im_addr[4] => trc_im_addr[4].IN1
trc_im_addr[5] => trc_im_addr[5].IN1
trc_im_addr[6] => trc_im_addr[6].IN1
trc_on => trc_on.IN1
trc_wrap => trc_wrap.IN1
trigbrktype => trigbrktype.IN1
trigger_state_1 => trigger_state_1.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck
MonDReg[0] => Mux36.IN0
MonDReg[1] => Mux35.IN0
MonDReg[2] => Mux34.IN0
MonDReg[3] => Mux33.IN0
MonDReg[4] => Mux32.IN0
MonDReg[5] => Mux31.IN0
MonDReg[6] => Mux30.IN0
MonDReg[7] => Mux29.IN0
MonDReg[8] => Mux28.IN1
MonDReg[9] => Mux27.IN1
MonDReg[10] => Mux26.IN1
MonDReg[11] => Mux25.IN1
MonDReg[12] => Mux24.IN1
MonDReg[13] => Mux23.IN1
MonDReg[14] => Mux22.IN1
MonDReg[15] => Mux21.IN1
MonDReg[16] => Mux20.IN1
MonDReg[17] => Mux19.IN1
MonDReg[18] => Mux18.IN1
MonDReg[19] => Mux17.IN1
MonDReg[20] => Mux16.IN1
MonDReg[21] => Mux15.IN1
MonDReg[22] => Mux14.IN1
MonDReg[23] => Mux13.IN1
MonDReg[24] => Mux12.IN1
MonDReg[25] => Mux11.IN1
MonDReg[26] => Mux10.IN1
MonDReg[27] => Mux9.IN1
MonDReg[28] => Mux8.IN1
MonDReg[29] => Mux7.IN1
MonDReg[30] => Mux6.IN1
MonDReg[31] => Mux5.IN1
break_readreg[0] => Mux36.IN1
break_readreg[1] => Mux35.IN1
break_readreg[2] => Mux34.IN1
break_readreg[3] => Mux33.IN1
break_readreg[4] => Mux32.IN1
break_readreg[5] => Mux31.IN1
break_readreg[6] => Mux30.IN1
break_readreg[7] => Mux29.IN1
break_readreg[8] => Mux28.IN2
break_readreg[9] => Mux27.IN2
break_readreg[10] => Mux26.IN2
break_readreg[11] => Mux25.IN2
break_readreg[12] => Mux24.IN2
break_readreg[13] => Mux23.IN2
break_readreg[14] => Mux22.IN2
break_readreg[15] => Mux21.IN2
break_readreg[16] => Mux20.IN2
break_readreg[17] => Mux19.IN2
break_readreg[18] => Mux18.IN2
break_readreg[19] => Mux17.IN2
break_readreg[20] => Mux16.IN2
break_readreg[21] => Mux15.IN2
break_readreg[22] => Mux14.IN2
break_readreg[23] => Mux13.IN2
break_readreg[24] => Mux12.IN2
break_readreg[25] => Mux11.IN2
break_readreg[26] => Mux10.IN2
break_readreg[27] => Mux9.IN2
break_readreg[28] => Mux8.IN2
break_readreg[29] => Mux7.IN2
break_readreg[30] => Mux6.IN2
break_readreg[31] => Mux5.IN2
dbrk_hit0_latch => Mux4.IN1
dbrk_hit1_latch => Mux3.IN1
dbrk_hit2_latch => Mux2.IN1
dbrk_hit3_latch => Mux1.IN2
debugack => debugack.IN1
ir_in[0] => Mux0.IN3
ir_in[0] => Mux1.IN4
ir_in[0] => Mux2.IN3
ir_in[0] => Mux3.IN3
ir_in[0] => Mux4.IN3
ir_in[0] => Mux5.IN4
ir_in[0] => Mux6.IN4
ir_in[0] => Mux7.IN4
ir_in[0] => Mux8.IN4
ir_in[0] => Mux9.IN4
ir_in[0] => Mux10.IN4
ir_in[0] => Mux11.IN4
ir_in[0] => Mux12.IN4
ir_in[0] => Mux13.IN4
ir_in[0] => Mux14.IN4
ir_in[0] => Mux15.IN4
ir_in[0] => Mux16.IN4
ir_in[0] => Mux17.IN4
ir_in[0] => Mux18.IN4
ir_in[0] => Mux19.IN4
ir_in[0] => Mux20.IN4
ir_in[0] => Mux21.IN4
ir_in[0] => Mux22.IN4
ir_in[0] => Mux23.IN4
ir_in[0] => Mux24.IN4
ir_in[0] => Mux25.IN4
ir_in[0] => Mux26.IN4
ir_in[0] => Mux27.IN4
ir_in[0] => Mux28.IN4
ir_in[0] => Mux29.IN3
ir_in[0] => Mux30.IN3
ir_in[0] => Mux31.IN3
ir_in[0] => Mux32.IN3
ir_in[0] => Mux33.IN3
ir_in[0] => Mux34.IN3
ir_in[0] => Mux35.IN3
ir_in[0] => Mux36.IN3
ir_in[0] => Mux37.IN1
ir_in[0] => Decoder0.IN1
ir_in[1] => Mux0.IN2
ir_in[1] => Mux1.IN3
ir_in[1] => Mux2.IN2
ir_in[1] => Mux3.IN2
ir_in[1] => Mux4.IN2
ir_in[1] => Mux5.IN3
ir_in[1] => Mux6.IN3
ir_in[1] => Mux7.IN3
ir_in[1] => Mux8.IN3
ir_in[1] => Mux9.IN3
ir_in[1] => Mux10.IN3
ir_in[1] => Mux11.IN3
ir_in[1] => Mux12.IN3
ir_in[1] => Mux13.IN3
ir_in[1] => Mux14.IN3
ir_in[1] => Mux15.IN3
ir_in[1] => Mux16.IN3
ir_in[1] => Mux17.IN3
ir_in[1] => Mux18.IN3
ir_in[1] => Mux19.IN3
ir_in[1] => Mux20.IN3
ir_in[1] => Mux21.IN3
ir_in[1] => Mux22.IN3
ir_in[1] => Mux23.IN3
ir_in[1] => Mux24.IN3
ir_in[1] => Mux25.IN3
ir_in[1] => Mux26.IN3
ir_in[1] => Mux27.IN3
ir_in[1] => Mux28.IN3
ir_in[1] => Mux29.IN2
ir_in[1] => Mux30.IN2
ir_in[1] => Mux31.IN2
ir_in[1] => Mux32.IN2
ir_in[1] => Mux33.IN2
ir_in[1] => Mux34.IN2
ir_in[1] => Mux35.IN2
ir_in[1] => Mux36.IN2
ir_in[1] => Mux37.IN0
ir_in[1] => Decoder0.IN0
jtag_state_rti => st_ready_test_idle.DATAIN
monitor_error => Mux3.IN4
monitor_ready => monitor_ready.IN1
reset_n => ~NO_FANOUT~
resetlatch => Mux4.IN4
tck => tck.IN2
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tracemem_on => Mux1.IN5
tracemem_trcdata[0] => Mux37.IN2
tracemem_trcdata[1] => Mux36.IN4
tracemem_trcdata[2] => Mux35.IN4
tracemem_trcdata[3] => Mux34.IN4
tracemem_trcdata[4] => Mux33.IN4
tracemem_trcdata[5] => Mux32.IN4
tracemem_trcdata[6] => Mux31.IN4
tracemem_trcdata[7] => Mux30.IN4
tracemem_trcdata[8] => Mux29.IN4
tracemem_trcdata[9] => Mux28.IN5
tracemem_trcdata[10] => Mux27.IN5
tracemem_trcdata[11] => Mux26.IN5
tracemem_trcdata[12] => Mux25.IN5
tracemem_trcdata[13] => Mux24.IN5
tracemem_trcdata[14] => Mux23.IN5
tracemem_trcdata[15] => Mux22.IN5
tracemem_trcdata[16] => Mux21.IN5
tracemem_trcdata[17] => Mux20.IN5
tracemem_trcdata[18] => Mux19.IN5
tracemem_trcdata[19] => Mux18.IN5
tracemem_trcdata[20] => Mux17.IN5
tracemem_trcdata[21] => Mux16.IN5
tracemem_trcdata[22] => Mux15.IN5
tracemem_trcdata[23] => Mux14.IN5
tracemem_trcdata[24] => Mux13.IN5
tracemem_trcdata[25] => Mux12.IN5
tracemem_trcdata[26] => Mux11.IN5
tracemem_trcdata[27] => Mux10.IN5
tracemem_trcdata[28] => Mux9.IN5
tracemem_trcdata[29] => Mux8.IN5
tracemem_trcdata[30] => Mux7.IN5
tracemem_trcdata[31] => Mux6.IN5
tracemem_trcdata[32] => Mux5.IN5
tracemem_trcdata[33] => Mux4.IN5
tracemem_trcdata[34] => Mux3.IN5
tracemem_trcdata[35] => Mux2.IN4
tracemem_tw => Mux0.IN4
trc_im_addr[0] => Mux35.IN5
trc_im_addr[1] => Mux34.IN5
trc_im_addr[2] => Mux33.IN5
trc_im_addr[3] => Mux32.IN5
trc_im_addr[4] => Mux31.IN5
trc_im_addr[5] => Mux30.IN5
trc_im_addr[6] => Mux29.IN5
trc_on => Mux37.IN3
trc_wrap => Mux36.IN5
trigbrktype => Mux37.IN4
trigger_state_1 => Mux0.IN5
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk
clk => clk.IN2
ir_in[0] => ir[0].DATAIN
ir_in[1] => ir[1].DATAIN
sr[0] => jdo[0]~reg0.DATAIN
sr[1] => jdo[1]~reg0.DATAIN
sr[2] => jdo[2]~reg0.DATAIN
sr[3] => jdo[3]~reg0.DATAIN
sr[4] => jdo[4]~reg0.DATAIN
sr[5] => jdo[5]~reg0.DATAIN
sr[6] => jdo[6]~reg0.DATAIN
sr[7] => jdo[7]~reg0.DATAIN
sr[8] => jdo[8]~reg0.DATAIN
sr[9] => jdo[9]~reg0.DATAIN
sr[10] => jdo[10]~reg0.DATAIN
sr[11] => jdo[11]~reg0.DATAIN
sr[12] => jdo[12]~reg0.DATAIN
sr[13] => jdo[13]~reg0.DATAIN
sr[14] => jdo[14]~reg0.DATAIN
sr[15] => jdo[15]~reg0.DATAIN
sr[16] => jdo[16]~reg0.DATAIN
sr[17] => jdo[17]~reg0.DATAIN
sr[18] => jdo[18]~reg0.DATAIN
sr[19] => jdo[19]~reg0.DATAIN
sr[20] => jdo[20]~reg0.DATAIN
sr[21] => jdo[21]~reg0.DATAIN
sr[22] => jdo[22]~reg0.DATAIN
sr[23] => jdo[23]~reg0.DATAIN
sr[24] => jdo[24]~reg0.DATAIN
sr[25] => jdo[25]~reg0.DATAIN
sr[26] => jdo[26]~reg0.DATAIN
sr[27] => jdo[27]~reg0.DATAIN
sr[28] => jdo[28]~reg0.DATAIN
sr[29] => jdo[29]~reg0.DATAIN
sr[30] => jdo[30]~reg0.DATAIN
sr[31] => jdo[31]~reg0.DATAIN
sr[32] => jdo[32]~reg0.DATAIN
sr[33] => jdo[33]~reg0.DATAIN
sr[34] => jdo[34]~reg0.DATAIN
sr[35] => jdo[35]~reg0.DATAIN
sr[36] => jdo[36]~reg0.DATAIN
sr[37] => jdo[37]~reg0.DATAIN
vs_udr => vs_udr.IN1
vs_uir => vs_uir.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tdo => tdo.DATAIN
usr_ir_out[0] => ir_out[0].DATAIN
usr_ir_out[1] => ir_out[1].DATAIN
raw_tck => usr_tck.DATAIN
raw_tms => usr_tms.DATAIN
tdi => usr_tdi.DATAIN
jtag_state_tlr => usr_jtag_state_tlr.DATAIN
jtag_state_rti => usr_jtag_state_rti.DATAIN
jtag_state_sdrs => usr_jtag_state_sdrs.DATAIN
jtag_state_cdr => virtual_state_cdr.IN1
jtag_state_cdr => usr_virtual_state_cir.DATAIN
jtag_state_cdr => usr_jtag_state_cdr.DATAIN
jtag_state_sdr => virtual_state_sdr.IN1
jtag_state_sdr => usr_jtag_state_sdr.DATAIN
jtag_state_e1dr => virtual_state_e1dr.IN1
jtag_state_e1dr => usr_jtag_state_e1dr.DATAIN
jtag_state_pdr => virtual_state_pdr.IN1
jtag_state_pdr => usr_jtag_state_pdr.DATAIN
jtag_state_e2dr => virtual_state_e2dr.IN1
jtag_state_e2dr => usr_jtag_state_e2dr.DATAIN
jtag_state_udr => virtual_state_udr.IN1
jtag_state_udr => virtual_state_uir.IN1
jtag_state_udr => usr_jtag_state_udr.DATAIN
jtag_state_sirs => usr_jtag_state_sirs.DATAIN
jtag_state_cir => usr_jtag_state_cir.DATAIN
jtag_state_sir => usr_jtag_state_sir.DATAIN
jtag_state_e1ir => usr_jtag_state_e1ir.DATAIN
jtag_state_pir => usr_jtag_state_pir.DATAIN
jtag_state_e2ir => usr_jtag_state_e2ir.DATAIN
jtag_state_uir => usr_jtag_state_uir.DATAIN
usr1 => virtual_ir_scan.IN0
usr1 => virtual_dr_scan.IN0
clr => ~NO_FANOUT~
ena => virtual_dr_scan.IN1
ena => virtual_ir_scan.IN1
ir_in[0] => usr_ir_in[0].DATAIN
ir_in[1] => usr_ir_in[1].DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1
clk => clk.IN3
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[2] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[3] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[3] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[4] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[4] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[5] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[5] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[6] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[6] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[7] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[7] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[8] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[8] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[9] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[9] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[10] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[10] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[11] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[11] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[12] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[12] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[13] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[13] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[14] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[14] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[15] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[15] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[16] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[16] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[17] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[17] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[18] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[18] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[19] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[19] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[20] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[20] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[21] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[21] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[22] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[22] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[23] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[23] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[24] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[24] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[25] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[25] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[26] => Equal0.IN2
cpu_data_master_address_to_slave[27] => Equal0.IN1
cpu_data_master_address_to_slave[28] => Equal0.IN0
cpu_data_master_byteenable[0] => cpu_ddr_clock_bridge_s1_byteenable.DATAB
cpu_data_master_byteenable[1] => cpu_ddr_clock_bridge_s1_byteenable.DATAB
cpu_data_master_byteenable[2] => cpu_ddr_clock_bridge_s1_byteenable.DATAB
cpu_data_master_byteenable[3] => cpu_ddr_clock_bridge_s1_byteenable.DATAB
cpu_data_master_latency_counter => LessThan0.IN2
cpu_data_master_latency_counter => cpu_data_master_qualified_request_cpu_ddr_clock_bridge_s1.IN1
cpu_data_master_read => cpu_data_master_requests_cpu_ddr_clock_bridge_s1.IN0
cpu_data_master_read => cpu_data_master_qualified_request_cpu_ddr_clock_bridge_s1.IN1
cpu_data_master_read => cpu_ddr_clock_bridge_s1_read.IN0
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1_shift_register => cpu_data_master_qualified_request_cpu_ddr_clock_bridge_s1.IN1
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1_shift_register => cpu_data_master_qualified_request_cpu_ddr_clock_bridge_s1.IN1
cpu_data_master_write => cpu_data_master_requests_cpu_ddr_clock_bridge_s1.IN1
cpu_data_master_write => cpu_ddr_clock_bridge_s1_write.IN0
cpu_data_master_writedata[0] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cpu_data_master_writedata[1] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cpu_data_master_writedata[2] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cpu_data_master_writedata[3] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cpu_data_master_writedata[4] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cpu_data_master_writedata[5] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cpu_data_master_writedata[6] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cpu_data_master_writedata[7] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cpu_data_master_writedata[8] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cpu_data_master_writedata[9] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cpu_data_master_writedata[10] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cpu_data_master_writedata[11] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cpu_data_master_writedata[12] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cpu_data_master_writedata[13] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cpu_data_master_writedata[14] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cpu_data_master_writedata[15] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cpu_data_master_writedata[16] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cpu_data_master_writedata[17] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cpu_data_master_writedata[18] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cpu_data_master_writedata[19] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cpu_data_master_writedata[20] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cpu_data_master_writedata[21] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cpu_data_master_writedata[22] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cpu_data_master_writedata[23] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cpu_data_master_writedata[24] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cpu_data_master_writedata[25] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cpu_data_master_writedata[26] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cpu_data_master_writedata[27] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cpu_data_master_writedata[28] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cpu_data_master_writedata[29] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cpu_data_master_writedata[30] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cpu_data_master_writedata[31] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cpu_ddr_clock_bridge_s1_endofpacket => cpu_ddr_clock_bridge_s1_endofpacket_from_sa.DATAIN
cpu_ddr_clock_bridge_s1_readdata[0] => cpu_ddr_clock_bridge_s1_readdata_from_sa[0].DATAIN
cpu_ddr_clock_bridge_s1_readdata[1] => cpu_ddr_clock_bridge_s1_readdata_from_sa[1].DATAIN
cpu_ddr_clock_bridge_s1_readdata[2] => cpu_ddr_clock_bridge_s1_readdata_from_sa[2].DATAIN
cpu_ddr_clock_bridge_s1_readdata[3] => cpu_ddr_clock_bridge_s1_readdata_from_sa[3].DATAIN
cpu_ddr_clock_bridge_s1_readdata[4] => cpu_ddr_clock_bridge_s1_readdata_from_sa[4].DATAIN
cpu_ddr_clock_bridge_s1_readdata[5] => cpu_ddr_clock_bridge_s1_readdata_from_sa[5].DATAIN
cpu_ddr_clock_bridge_s1_readdata[6] => cpu_ddr_clock_bridge_s1_readdata_from_sa[6].DATAIN
cpu_ddr_clock_bridge_s1_readdata[7] => cpu_ddr_clock_bridge_s1_readdata_from_sa[7].DATAIN
cpu_ddr_clock_bridge_s1_readdata[8] => cpu_ddr_clock_bridge_s1_readdata_from_sa[8].DATAIN
cpu_ddr_clock_bridge_s1_readdata[9] => cpu_ddr_clock_bridge_s1_readdata_from_sa[9].DATAIN
cpu_ddr_clock_bridge_s1_readdata[10] => cpu_ddr_clock_bridge_s1_readdata_from_sa[10].DATAIN
cpu_ddr_clock_bridge_s1_readdata[11] => cpu_ddr_clock_bridge_s1_readdata_from_sa[11].DATAIN
cpu_ddr_clock_bridge_s1_readdata[12] => cpu_ddr_clock_bridge_s1_readdata_from_sa[12].DATAIN
cpu_ddr_clock_bridge_s1_readdata[13] => cpu_ddr_clock_bridge_s1_readdata_from_sa[13].DATAIN
cpu_ddr_clock_bridge_s1_readdata[14] => cpu_ddr_clock_bridge_s1_readdata_from_sa[14].DATAIN
cpu_ddr_clock_bridge_s1_readdata[15] => cpu_ddr_clock_bridge_s1_readdata_from_sa[15].DATAIN
cpu_ddr_clock_bridge_s1_readdata[16] => cpu_ddr_clock_bridge_s1_readdata_from_sa[16].DATAIN
cpu_ddr_clock_bridge_s1_readdata[17] => cpu_ddr_clock_bridge_s1_readdata_from_sa[17].DATAIN
cpu_ddr_clock_bridge_s1_readdata[18] => cpu_ddr_clock_bridge_s1_readdata_from_sa[18].DATAIN
cpu_ddr_clock_bridge_s1_readdata[19] => cpu_ddr_clock_bridge_s1_readdata_from_sa[19].DATAIN
cpu_ddr_clock_bridge_s1_readdata[20] => cpu_ddr_clock_bridge_s1_readdata_from_sa[20].DATAIN
cpu_ddr_clock_bridge_s1_readdata[21] => cpu_ddr_clock_bridge_s1_readdata_from_sa[21].DATAIN
cpu_ddr_clock_bridge_s1_readdata[22] => cpu_ddr_clock_bridge_s1_readdata_from_sa[22].DATAIN
cpu_ddr_clock_bridge_s1_readdata[23] => cpu_ddr_clock_bridge_s1_readdata_from_sa[23].DATAIN
cpu_ddr_clock_bridge_s1_readdata[24] => cpu_ddr_clock_bridge_s1_readdata_from_sa[24].DATAIN
cpu_ddr_clock_bridge_s1_readdata[25] => cpu_ddr_clock_bridge_s1_readdata_from_sa[25].DATAIN
cpu_ddr_clock_bridge_s1_readdata[26] => cpu_ddr_clock_bridge_s1_readdata_from_sa[26].DATAIN
cpu_ddr_clock_bridge_s1_readdata[27] => cpu_ddr_clock_bridge_s1_readdata_from_sa[27].DATAIN
cpu_ddr_clock_bridge_s1_readdata[28] => cpu_ddr_clock_bridge_s1_readdata_from_sa[28].DATAIN
cpu_ddr_clock_bridge_s1_readdata[29] => cpu_ddr_clock_bridge_s1_readdata_from_sa[29].DATAIN
cpu_ddr_clock_bridge_s1_readdata[30] => cpu_ddr_clock_bridge_s1_readdata_from_sa[30].DATAIN
cpu_ddr_clock_bridge_s1_readdata[31] => cpu_ddr_clock_bridge_s1_readdata_from_sa[31].DATAIN
cpu_ddr_clock_bridge_s1_readdatavalid => cpu_ddr_clock_bridge_s1_move_on_to_next_transaction.IN3
cpu_ddr_clock_bridge_s1_waitrequest => cpu_ddr_clock_bridge_s1_waits_for_read.IN1
cpu_ddr_clock_bridge_s1_waitrequest => cpu_ddr_clock_bridge_s1_waits_for_write.IN1
cpu_ddr_clock_bridge_s1_waitrequest => cpu_ddr_clock_bridge_s1_waitrequest_from_sa.DATAIN
cpu_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[2] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_instruction_master_address_to_slave[3] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_instruction_master_address_to_slave[4] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_instruction_master_address_to_slave[5] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_instruction_master_address_to_slave[6] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_instruction_master_address_to_slave[7] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_instruction_master_address_to_slave[8] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_instruction_master_address_to_slave[9] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_instruction_master_address_to_slave[10] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_instruction_master_address_to_slave[11] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_instruction_master_address_to_slave[12] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_instruction_master_address_to_slave[13] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_instruction_master_address_to_slave[14] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_instruction_master_address_to_slave[15] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_instruction_master_address_to_slave[16] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_instruction_master_address_to_slave[17] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_instruction_master_address_to_slave[18] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_instruction_master_address_to_slave[19] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_instruction_master_address_to_slave[20] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_instruction_master_address_to_slave[21] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_instruction_master_address_to_slave[22] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_instruction_master_address_to_slave[23] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_instruction_master_address_to_slave[24] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_instruction_master_address_to_slave[25] => cpu_ddr_clock_bridge_s1_address.DATAB
cpu_instruction_master_address_to_slave[26] => Equal1.IN2
cpu_instruction_master_address_to_slave[27] => Equal1.IN1
cpu_instruction_master_address_to_slave[28] => Equal1.IN0
cpu_instruction_master_latency_counter => LessThan1.IN2
cpu_instruction_master_latency_counter => cpu_instruction_master_qualified_request_cpu_ddr_clock_bridge_s1.IN1
cpu_instruction_master_read => cpu_instruction_master_requests_cpu_ddr_clock_bridge_s1.IN1
cpu_instruction_master_read => cpu_instruction_master_requests_cpu_ddr_clock_bridge_s1.IN1
cpu_instruction_master_read => cpu_instruction_master_qualified_request_cpu_ddr_clock_bridge_s1.IN1
cpu_instruction_master_read => cpu_ddr_clock_bridge_s1_read.IN0
cpu_instruction_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1_shift_register => cpu_instruction_master_qualified_request_cpu_ddr_clock_bridge_s1.IN1
reset_n => reset_n.IN3
sgdma_rx_m_write_address_to_slave[0] => ~NO_FANOUT~
sgdma_rx_m_write_address_to_slave[1] => ~NO_FANOUT~
sgdma_rx_m_write_address_to_slave[2] => cpu_ddr_clock_bridge_s1_address.DATAB
sgdma_rx_m_write_address_to_slave[3] => cpu_ddr_clock_bridge_s1_address.DATAB
sgdma_rx_m_write_address_to_slave[4] => cpu_ddr_clock_bridge_s1_address.DATAB
sgdma_rx_m_write_address_to_slave[5] => cpu_ddr_clock_bridge_s1_address.DATAB
sgdma_rx_m_write_address_to_slave[6] => cpu_ddr_clock_bridge_s1_address.DATAB
sgdma_rx_m_write_address_to_slave[7] => cpu_ddr_clock_bridge_s1_address.DATAB
sgdma_rx_m_write_address_to_slave[8] => cpu_ddr_clock_bridge_s1_address.DATAB
sgdma_rx_m_write_address_to_slave[9] => cpu_ddr_clock_bridge_s1_address.DATAB
sgdma_rx_m_write_address_to_slave[10] => cpu_ddr_clock_bridge_s1_address.DATAB
sgdma_rx_m_write_address_to_slave[11] => cpu_ddr_clock_bridge_s1_address.DATAB
sgdma_rx_m_write_address_to_slave[12] => cpu_ddr_clock_bridge_s1_address.DATAB
sgdma_rx_m_write_address_to_slave[13] => cpu_ddr_clock_bridge_s1_address.DATAB
sgdma_rx_m_write_address_to_slave[14] => cpu_ddr_clock_bridge_s1_address.DATAB
sgdma_rx_m_write_address_to_slave[15] => cpu_ddr_clock_bridge_s1_address.DATAB
sgdma_rx_m_write_address_to_slave[16] => cpu_ddr_clock_bridge_s1_address.DATAB
sgdma_rx_m_write_address_to_slave[17] => cpu_ddr_clock_bridge_s1_address.DATAB
sgdma_rx_m_write_address_to_slave[18] => cpu_ddr_clock_bridge_s1_address.DATAB
sgdma_rx_m_write_address_to_slave[19] => cpu_ddr_clock_bridge_s1_address.DATAB
sgdma_rx_m_write_address_to_slave[20] => cpu_ddr_clock_bridge_s1_address.DATAB
sgdma_rx_m_write_address_to_slave[21] => cpu_ddr_clock_bridge_s1_address.DATAB
sgdma_rx_m_write_address_to_slave[22] => cpu_ddr_clock_bridge_s1_address.DATAB
sgdma_rx_m_write_address_to_slave[23] => cpu_ddr_clock_bridge_s1_address.DATAB
sgdma_rx_m_write_address_to_slave[24] => cpu_ddr_clock_bridge_s1_address.DATAB
sgdma_rx_m_write_address_to_slave[25] => cpu_ddr_clock_bridge_s1_address.DATAB
sgdma_rx_m_write_address_to_slave[26] => Equal2.IN2
sgdma_rx_m_write_address_to_slave[27] => Equal2.IN1
sgdma_rx_m_write_address_to_slave[28] => Equal2.IN0
sgdma_rx_m_write_address_to_slave[29] => Equal2.IN5
sgdma_rx_m_write_address_to_slave[30] => Equal2.IN4
sgdma_rx_m_write_address_to_slave[31] => Equal2.IN3
sgdma_rx_m_write_byteenable[0] => cpu_ddr_clock_bridge_s1_byteenable.DATAB
sgdma_rx_m_write_byteenable[1] => cpu_ddr_clock_bridge_s1_byteenable.DATAB
sgdma_rx_m_write_byteenable[2] => cpu_ddr_clock_bridge_s1_byteenable.DATAB
sgdma_rx_m_write_byteenable[3] => cpu_ddr_clock_bridge_s1_byteenable.DATAB
sgdma_rx_m_write_write => sgdma_rx_m_write_requests_cpu_ddr_clock_bridge_s1.IN1
sgdma_rx_m_write_write => sgdma_rx_m_write_requests_cpu_ddr_clock_bridge_s1.IN1
sgdma_rx_m_write_write => cpu_ddr_clock_bridge_s1_write.IN1
sgdma_rx_m_write_writedata[0] => cpu_ddr_clock_bridge_s1_writedata.DATAA
sgdma_rx_m_write_writedata[1] => cpu_ddr_clock_bridge_s1_writedata.DATAA
sgdma_rx_m_write_writedata[2] => cpu_ddr_clock_bridge_s1_writedata.DATAA
sgdma_rx_m_write_writedata[3] => cpu_ddr_clock_bridge_s1_writedata.DATAA
sgdma_rx_m_write_writedata[4] => cpu_ddr_clock_bridge_s1_writedata.DATAA
sgdma_rx_m_write_writedata[5] => cpu_ddr_clock_bridge_s1_writedata.DATAA
sgdma_rx_m_write_writedata[6] => cpu_ddr_clock_bridge_s1_writedata.DATAA
sgdma_rx_m_write_writedata[7] => cpu_ddr_clock_bridge_s1_writedata.DATAA
sgdma_rx_m_write_writedata[8] => cpu_ddr_clock_bridge_s1_writedata.DATAA
sgdma_rx_m_write_writedata[9] => cpu_ddr_clock_bridge_s1_writedata.DATAA
sgdma_rx_m_write_writedata[10] => cpu_ddr_clock_bridge_s1_writedata.DATAA
sgdma_rx_m_write_writedata[11] => cpu_ddr_clock_bridge_s1_writedata.DATAA
sgdma_rx_m_write_writedata[12] => cpu_ddr_clock_bridge_s1_writedata.DATAA
sgdma_rx_m_write_writedata[13] => cpu_ddr_clock_bridge_s1_writedata.DATAA
sgdma_rx_m_write_writedata[14] => cpu_ddr_clock_bridge_s1_writedata.DATAA
sgdma_rx_m_write_writedata[15] => cpu_ddr_clock_bridge_s1_writedata.DATAA
sgdma_rx_m_write_writedata[16] => cpu_ddr_clock_bridge_s1_writedata.DATAA
sgdma_rx_m_write_writedata[17] => cpu_ddr_clock_bridge_s1_writedata.DATAA
sgdma_rx_m_write_writedata[18] => cpu_ddr_clock_bridge_s1_writedata.DATAA
sgdma_rx_m_write_writedata[19] => cpu_ddr_clock_bridge_s1_writedata.DATAA
sgdma_rx_m_write_writedata[20] => cpu_ddr_clock_bridge_s1_writedata.DATAA
sgdma_rx_m_write_writedata[21] => cpu_ddr_clock_bridge_s1_writedata.DATAA
sgdma_rx_m_write_writedata[22] => cpu_ddr_clock_bridge_s1_writedata.DATAA
sgdma_rx_m_write_writedata[23] => cpu_ddr_clock_bridge_s1_writedata.DATAA
sgdma_rx_m_write_writedata[24] => cpu_ddr_clock_bridge_s1_writedata.DATAA
sgdma_rx_m_write_writedata[25] => cpu_ddr_clock_bridge_s1_writedata.DATAA
sgdma_rx_m_write_writedata[26] => cpu_ddr_clock_bridge_s1_writedata.DATAA
sgdma_rx_m_write_writedata[27] => cpu_ddr_clock_bridge_s1_writedata.DATAA
sgdma_rx_m_write_writedata[28] => cpu_ddr_clock_bridge_s1_writedata.DATAA
sgdma_rx_m_write_writedata[29] => cpu_ddr_clock_bridge_s1_writedata.DATAA
sgdma_rx_m_write_writedata[30] => cpu_ddr_clock_bridge_s1_writedata.DATAA
sgdma_rx_m_write_writedata[31] => cpu_ddr_clock_bridge_s1_writedata.DATAA
sgdma_tx_m_read_address_to_slave[0] => ~NO_FANOUT~
sgdma_tx_m_read_address_to_slave[1] => ~NO_FANOUT~
sgdma_tx_m_read_address_to_slave[2] => cpu_ddr_clock_bridge_s1_address.DATAA
sgdma_tx_m_read_address_to_slave[3] => cpu_ddr_clock_bridge_s1_address.DATAA
sgdma_tx_m_read_address_to_slave[4] => cpu_ddr_clock_bridge_s1_address.DATAA
sgdma_tx_m_read_address_to_slave[5] => cpu_ddr_clock_bridge_s1_address.DATAA
sgdma_tx_m_read_address_to_slave[6] => cpu_ddr_clock_bridge_s1_address.DATAA
sgdma_tx_m_read_address_to_slave[7] => cpu_ddr_clock_bridge_s1_address.DATAA
sgdma_tx_m_read_address_to_slave[8] => cpu_ddr_clock_bridge_s1_address.DATAA
sgdma_tx_m_read_address_to_slave[9] => cpu_ddr_clock_bridge_s1_address.DATAA
sgdma_tx_m_read_address_to_slave[10] => cpu_ddr_clock_bridge_s1_address.DATAA
sgdma_tx_m_read_address_to_slave[11] => cpu_ddr_clock_bridge_s1_address.DATAA
sgdma_tx_m_read_address_to_slave[12] => cpu_ddr_clock_bridge_s1_address.DATAA
sgdma_tx_m_read_address_to_slave[13] => cpu_ddr_clock_bridge_s1_address.DATAA
sgdma_tx_m_read_address_to_slave[14] => cpu_ddr_clock_bridge_s1_address.DATAA
sgdma_tx_m_read_address_to_slave[15] => cpu_ddr_clock_bridge_s1_address.DATAA
sgdma_tx_m_read_address_to_slave[16] => cpu_ddr_clock_bridge_s1_address.DATAA
sgdma_tx_m_read_address_to_slave[17] => cpu_ddr_clock_bridge_s1_address.DATAA
sgdma_tx_m_read_address_to_slave[18] => cpu_ddr_clock_bridge_s1_address.DATAA
sgdma_tx_m_read_address_to_slave[19] => cpu_ddr_clock_bridge_s1_address.DATAA
sgdma_tx_m_read_address_to_slave[20] => cpu_ddr_clock_bridge_s1_address.DATAA
sgdma_tx_m_read_address_to_slave[21] => cpu_ddr_clock_bridge_s1_address.DATAA
sgdma_tx_m_read_address_to_slave[22] => cpu_ddr_clock_bridge_s1_address.DATAA
sgdma_tx_m_read_address_to_slave[23] => cpu_ddr_clock_bridge_s1_address.DATAA
sgdma_tx_m_read_address_to_slave[24] => cpu_ddr_clock_bridge_s1_address.DATAA
sgdma_tx_m_read_address_to_slave[25] => cpu_ddr_clock_bridge_s1_address.DATAA
sgdma_tx_m_read_address_to_slave[26] => Equal3.IN2
sgdma_tx_m_read_address_to_slave[27] => Equal3.IN1
sgdma_tx_m_read_address_to_slave[28] => Equal3.IN0
sgdma_tx_m_read_address_to_slave[29] => Equal3.IN5
sgdma_tx_m_read_address_to_slave[30] => Equal3.IN4
sgdma_tx_m_read_address_to_slave[31] => Equal3.IN3
sgdma_tx_m_read_latency_counter => LessThan2.IN2
sgdma_tx_m_read_latency_counter => sgdma_tx_m_read_qualified_request_cpu_ddr_clock_bridge_s1.IN1
sgdma_tx_m_read_read => sgdma_tx_m_read_requests_cpu_ddr_clock_bridge_s1.IN1
sgdma_tx_m_read_read => sgdma_tx_m_read_requests_cpu_ddr_clock_bridge_s1.IN1
sgdma_tx_m_read_read => sgdma_tx_m_read_qualified_request_cpu_ddr_clock_bridge_s1.IN1
sgdma_tx_m_read_read => cpu_ddr_clock_bridge_s1_read.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1
clear_fifo => always1.IN1
clear_fifo => full_47.OUTPUTSELECT
clear_fifo => full_46.OUTPUTSELECT
clear_fifo => full_45.OUTPUTSELECT
clear_fifo => full_44.OUTPUTSELECT
clear_fifo => full_43.OUTPUTSELECT
clear_fifo => full_42.OUTPUTSELECT
clear_fifo => full_41.OUTPUTSELECT
clear_fifo => full_40.OUTPUTSELECT
clear_fifo => full_39.OUTPUTSELECT
clear_fifo => full_38.OUTPUTSELECT
clear_fifo => full_37.OUTPUTSELECT
clear_fifo => full_36.OUTPUTSELECT
clear_fifo => full_35.OUTPUTSELECT
clear_fifo => full_34.OUTPUTSELECT
clear_fifo => full_33.OUTPUTSELECT
clear_fifo => full_32.OUTPUTSELECT
clear_fifo => full_31.OUTPUTSELECT
clear_fifo => full_30.OUTPUTSELECT
clear_fifo => full_29.OUTPUTSELECT
clear_fifo => full_28.OUTPUTSELECT
clear_fifo => full_27.OUTPUTSELECT
clear_fifo => full_26.OUTPUTSELECT
clear_fifo => full_25.OUTPUTSELECT
clear_fifo => full_24.OUTPUTSELECT
clear_fifo => full_23.OUTPUTSELECT
clear_fifo => full_22.OUTPUTSELECT
clear_fifo => full_21.OUTPUTSELECT
clear_fifo => full_20.OUTPUTSELECT
clear_fifo => full_19.OUTPUTSELECT
clear_fifo => full_18.OUTPUTSELECT
clear_fifo => full_17.OUTPUTSELECT
clear_fifo => full_16.OUTPUTSELECT
clear_fifo => full_15.OUTPUTSELECT
clear_fifo => full_14.OUTPUTSELECT
clear_fifo => full_13.OUTPUTSELECT
clear_fifo => full_12.OUTPUTSELECT
clear_fifo => full_11.OUTPUTSELECT
clear_fifo => full_10.OUTPUTSELECT
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always94.IN0
clear_fifo => always95.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p46_stage_46.IN1
clear_fifo => p45_stage_45.IN1
clear_fifo => p44_stage_44.IN1
clear_fifo => p43_stage_43.IN1
clear_fifo => p42_stage_42.IN1
clear_fifo => p41_stage_41.IN1
clear_fifo => p40_stage_40.IN1
clear_fifo => p39_stage_39.IN1
clear_fifo => p38_stage_38.IN1
clear_fifo => p37_stage_37.IN1
clear_fifo => p36_stage_36.IN1
clear_fifo => p35_stage_35.IN1
clear_fifo => p34_stage_34.IN1
clear_fifo => p33_stage_33.IN1
clear_fifo => p32_stage_32.IN1
clear_fifo => p31_stage_31.IN1
clear_fifo => p30_stage_30.IN1
clear_fifo => p29_stage_29.IN1
clear_fifo => p28_stage_28.IN1
clear_fifo => p27_stage_27.IN1
clear_fifo => p26_stage_26.IN1
clear_fifo => p25_stage_25.IN1
clear_fifo => p24_stage_24.IN1
clear_fifo => p23_stage_23.IN1
clear_fifo => p22_stage_22.IN1
clear_fifo => p21_stage_21.IN1
clear_fifo => p20_stage_20.IN1
clear_fifo => p19_stage_19.IN1
clear_fifo => p18_stage_18.IN1
clear_fifo => p17_stage_17.IN1
clear_fifo => p16_stage_16.IN1
clear_fifo => p15_stage_15.IN1
clear_fifo => p14_stage_14.IN1
clear_fifo => p13_stage_13.IN1
clear_fifo => p12_stage_12.IN1
clear_fifo => p11_stage_11.IN1
clear_fifo => p10_stage_10.IN1
clear_fifo => p9_stage_9.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => how_many_ones[5].CLK
clk => how_many_ones[6].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
clk => full_7.CLK
clk => stage_7.CLK
clk => full_8.CLK
clk => stage_8.CLK
clk => full_9.CLK
clk => stage_9.CLK
clk => full_10.CLK
clk => stage_10.CLK
clk => full_11.CLK
clk => stage_11.CLK
clk => full_12.CLK
clk => stage_12.CLK
clk => full_13.CLK
clk => stage_13.CLK
clk => full_14.CLK
clk => stage_14.CLK
clk => full_15.CLK
clk => stage_15.CLK
clk => full_16.CLK
clk => stage_16.CLK
clk => full_17.CLK
clk => stage_17.CLK
clk => full_18.CLK
clk => stage_18.CLK
clk => full_19.CLK
clk => stage_19.CLK
clk => full_20.CLK
clk => stage_20.CLK
clk => full_21.CLK
clk => stage_21.CLK
clk => full_22.CLK
clk => stage_22.CLK
clk => full_23.CLK
clk => stage_23.CLK
clk => full_24.CLK
clk => stage_24.CLK
clk => full_25.CLK
clk => stage_25.CLK
clk => full_26.CLK
clk => stage_26.CLK
clk => full_27.CLK
clk => stage_27.CLK
clk => full_28.CLK
clk => stage_28.CLK
clk => full_29.CLK
clk => stage_29.CLK
clk => full_30.CLK
clk => stage_30.CLK
clk => full_31.CLK
clk => stage_31.CLK
clk => full_32.CLK
clk => stage_32.CLK
clk => full_33.CLK
clk => stage_33.CLK
clk => full_34.CLK
clk => stage_34.CLK
clk => full_35.CLK
clk => stage_35.CLK
clk => full_36.CLK
clk => stage_36.CLK
clk => full_37.CLK
clk => stage_37.CLK
clk => full_38.CLK
clk => stage_38.CLK
clk => full_39.CLK
clk => stage_39.CLK
clk => full_40.CLK
clk => stage_40.CLK
clk => full_41.CLK
clk => stage_41.CLK
clk => full_42.CLK
clk => stage_42.CLK
clk => full_43.CLK
clk => stage_43.CLK
clk => full_44.CLK
clk => stage_44.CLK
clk => full_45.CLK
clk => stage_45.CLK
clk => full_46.CLK
clk => stage_46.CLK
clk => full_47.CLK
clk => stage_47.CLK
data_in => p46_stage_46.DATAB
data_in => p45_stage_45.DATAB
data_in => p44_stage_44.DATAB
data_in => p43_stage_43.DATAB
data_in => p42_stage_42.DATAB
data_in => p41_stage_41.DATAB
data_in => p40_stage_40.DATAB
data_in => p39_stage_39.DATAB
data_in => p38_stage_38.DATAB
data_in => p37_stage_37.DATAB
data_in => p36_stage_36.DATAB
data_in => p35_stage_35.DATAB
data_in => p34_stage_34.DATAB
data_in => p33_stage_33.DATAB
data_in => p32_stage_32.DATAB
data_in => p31_stage_31.DATAB
data_in => p30_stage_30.DATAB
data_in => p29_stage_29.DATAB
data_in => p28_stage_28.DATAB
data_in => p27_stage_27.DATAB
data_in => p26_stage_26.DATAB
data_in => p25_stage_25.DATAB
data_in => p24_stage_24.DATAB
data_in => p23_stage_23.DATAB
data_in => p22_stage_22.DATAB
data_in => p21_stage_21.DATAB
data_in => p20_stage_20.DATAB
data_in => p19_stage_19.DATAB
data_in => p18_stage_18.DATAB
data_in => p17_stage_17.DATAB
data_in => p16_stage_16.DATAB
data_in => p15_stage_15.DATAB
data_in => p14_stage_14.DATAB
data_in => p13_stage_13.DATAB
data_in => p12_stage_12.DATAB
data_in => p11_stage_11.DATAB
data_in => p10_stage_10.DATAB
data_in => p9_stage_9.DATAB
data_in => p8_stage_8.DATAB
data_in => p7_stage_7.DATAB
data_in => p6_stage_6.DATAB
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_47.DATAA
read => p47_full_47.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always20.IN1
read => always22.IN1
read => always24.IN1
read => always26.IN1
read => always28.IN1
read => always30.IN1
read => always32.IN1
read => always34.IN1
read => always36.IN1
read => always38.IN1
read => always40.IN1
read => always42.IN1
read => always44.IN1
read => always46.IN1
read => always48.IN1
read => always50.IN1
read => always52.IN1
read => always54.IN1
read => always56.IN1
read => always58.IN1
read => always60.IN1
read => always62.IN1
read => always64.IN1
read => always66.IN1
read => always68.IN1
read => always70.IN1
read => always72.IN1
read => always74.IN1
read => always76.IN1
read => always78.IN1
read => always80.IN1
read => always82.IN1
read => always84.IN1
read => always86.IN1
read => always88.IN1
read => always90.IN1
read => always92.IN1
read => always94.IN1
read => always94.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_47.ACLR
reset_n => stage_47.ACLR
reset_n => stage_46.ACLR
reset_n => full_46.ACLR
reset_n => stage_45.ACLR
reset_n => full_45.ACLR
reset_n => stage_44.ACLR
reset_n => full_44.ACLR
reset_n => stage_43.ACLR
reset_n => full_43.ACLR
reset_n => stage_42.ACLR
reset_n => full_42.ACLR
reset_n => stage_41.ACLR
reset_n => full_41.ACLR
reset_n => stage_40.ACLR
reset_n => full_40.ACLR
reset_n => stage_39.ACLR
reset_n => full_39.ACLR
reset_n => stage_38.ACLR
reset_n => full_38.ACLR
reset_n => stage_37.ACLR
reset_n => full_37.ACLR
reset_n => stage_36.ACLR
reset_n => full_36.ACLR
reset_n => stage_35.ACLR
reset_n => full_35.ACLR
reset_n => stage_34.ACLR
reset_n => full_34.ACLR
reset_n => stage_33.ACLR
reset_n => full_33.ACLR
reset_n => stage_32.ACLR
reset_n => full_32.ACLR
reset_n => stage_31.ACLR
reset_n => full_31.ACLR
reset_n => stage_30.ACLR
reset_n => full_30.ACLR
reset_n => stage_29.ACLR
reset_n => full_29.ACLR
reset_n => stage_28.ACLR
reset_n => full_28.ACLR
reset_n => stage_27.ACLR
reset_n => full_27.ACLR
reset_n => stage_26.ACLR
reset_n => full_26.ACLR
reset_n => stage_25.ACLR
reset_n => full_25.ACLR
reset_n => stage_24.ACLR
reset_n => full_24.ACLR
reset_n => stage_23.ACLR
reset_n => full_23.ACLR
reset_n => stage_22.ACLR
reset_n => full_22.ACLR
reset_n => stage_21.ACLR
reset_n => full_21.ACLR
reset_n => stage_20.ACLR
reset_n => full_20.ACLR
reset_n => stage_19.ACLR
reset_n => full_19.ACLR
reset_n => stage_18.ACLR
reset_n => full_18.ACLR
reset_n => stage_17.ACLR
reset_n => full_17.ACLR
reset_n => stage_16.ACLR
reset_n => full_16.ACLR
reset_n => stage_15.ACLR
reset_n => full_15.ACLR
reset_n => stage_14.ACLR
reset_n => full_14.ACLR
reset_n => stage_13.ACLR
reset_n => full_13.ACLR
reset_n => stage_12.ACLR
reset_n => full_12.ACLR
reset_n => stage_11.ACLR
reset_n => full_11.ACLR
reset_n => stage_10.ACLR
reset_n => full_10.ACLR
reset_n => stage_9.ACLR
reset_n => full_9.ACLR
reset_n => stage_8.ACLR
reset_n => full_8.ACLR
reset_n => stage_7.ACLR
reset_n => full_7.ACLR
reset_n => stage_6.ACLR
reset_n => full_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
reset_n => how_many_ones[5].ACLR
reset_n => how_many_ones[6].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always20.IN1
sync_reset => always22.IN1
sync_reset => always24.IN1
sync_reset => always26.IN1
sync_reset => always28.IN1
sync_reset => always30.IN1
sync_reset => always32.IN1
sync_reset => always34.IN1
sync_reset => always36.IN1
sync_reset => always38.IN1
sync_reset => always40.IN1
sync_reset => always42.IN1
sync_reset => always44.IN1
sync_reset => always46.IN1
sync_reset => always48.IN1
sync_reset => always50.IN1
sync_reset => always52.IN1
sync_reset => always54.IN1
sync_reset => always56.IN1
sync_reset => always58.IN1
sync_reset => always60.IN1
sync_reset => always62.IN1
sync_reset => always64.IN1
sync_reset => always66.IN1
sync_reset => always68.IN1
sync_reset => always70.IN1
sync_reset => always72.IN1
sync_reset => always74.IN1
sync_reset => always76.IN1
sync_reset => always78.IN1
sync_reset => always80.IN1
sync_reset => always82.IN1
sync_reset => always84.IN1
sync_reset => always86.IN1
sync_reset => always88.IN1
sync_reset => always90.IN1
sync_reset => always92.IN1
sync_reset => always94.IN1
sync_reset => always94.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => always20.IN1
write => always20.IN1
write => always22.IN1
write => always22.IN1
write => always24.IN1
write => always24.IN1
write => always26.IN1
write => always26.IN1
write => always28.IN1
write => always28.IN1
write => always30.IN1
write => always30.IN1
write => always32.IN1
write => always32.IN1
write => always34.IN1
write => always34.IN1
write => always36.IN1
write => always36.IN1
write => always38.IN1
write => always38.IN1
write => always40.IN1
write => always40.IN1
write => always42.IN1
write => always42.IN1
write => always44.IN1
write => always44.IN1
write => always46.IN1
write => always46.IN1
write => always48.IN1
write => always48.IN1
write => always50.IN1
write => always50.IN1
write => always52.IN1
write => always52.IN1
write => always54.IN1
write => always54.IN1
write => always56.IN1
write => always56.IN1
write => always58.IN1
write => always58.IN1
write => always60.IN1
write => always60.IN1
write => always62.IN1
write => always62.IN1
write => always64.IN1
write => always64.IN1
write => always66.IN1
write => always66.IN1
write => always68.IN1
write => always68.IN1
write => always70.IN1
write => always70.IN1
write => always72.IN1
write => always72.IN1
write => always74.IN1
write => always74.IN1
write => always76.IN1
write => always76.IN1
write => always78.IN1
write => always78.IN1
write => always80.IN1
write => always80.IN1
write => always82.IN1
write => always82.IN1
write => always84.IN1
write => always84.IN1
write => always86.IN1
write => always86.IN1
write => always88.IN1
write => always88.IN1
write => always90.IN1
write => always90.IN1
write => always92.IN1
write => always92.IN1
write => always94.IN1
write => always94.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always97.IN1
write => updated_one_count.IN1
write => p47_full_47.IN1
write => always95.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1
clear_fifo => always1.IN1
clear_fifo => full_47.OUTPUTSELECT
clear_fifo => full_46.OUTPUTSELECT
clear_fifo => full_45.OUTPUTSELECT
clear_fifo => full_44.OUTPUTSELECT
clear_fifo => full_43.OUTPUTSELECT
clear_fifo => full_42.OUTPUTSELECT
clear_fifo => full_41.OUTPUTSELECT
clear_fifo => full_40.OUTPUTSELECT
clear_fifo => full_39.OUTPUTSELECT
clear_fifo => full_38.OUTPUTSELECT
clear_fifo => full_37.OUTPUTSELECT
clear_fifo => full_36.OUTPUTSELECT
clear_fifo => full_35.OUTPUTSELECT
clear_fifo => full_34.OUTPUTSELECT
clear_fifo => full_33.OUTPUTSELECT
clear_fifo => full_32.OUTPUTSELECT
clear_fifo => full_31.OUTPUTSELECT
clear_fifo => full_30.OUTPUTSELECT
clear_fifo => full_29.OUTPUTSELECT
clear_fifo => full_28.OUTPUTSELECT
clear_fifo => full_27.OUTPUTSELECT
clear_fifo => full_26.OUTPUTSELECT
clear_fifo => full_25.OUTPUTSELECT
clear_fifo => full_24.OUTPUTSELECT
clear_fifo => full_23.OUTPUTSELECT
clear_fifo => full_22.OUTPUTSELECT
clear_fifo => full_21.OUTPUTSELECT
clear_fifo => full_20.OUTPUTSELECT
clear_fifo => full_19.OUTPUTSELECT
clear_fifo => full_18.OUTPUTSELECT
clear_fifo => full_17.OUTPUTSELECT
clear_fifo => full_16.OUTPUTSELECT
clear_fifo => full_15.OUTPUTSELECT
clear_fifo => full_14.OUTPUTSELECT
clear_fifo => full_13.OUTPUTSELECT
clear_fifo => full_12.OUTPUTSELECT
clear_fifo => full_11.OUTPUTSELECT
clear_fifo => full_10.OUTPUTSELECT
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always94.IN0
clear_fifo => always95.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p46_stage_46.IN1
clear_fifo => p45_stage_45.IN1
clear_fifo => p44_stage_44.IN1
clear_fifo => p43_stage_43.IN1
clear_fifo => p42_stage_42.IN1
clear_fifo => p41_stage_41.IN1
clear_fifo => p40_stage_40.IN1
clear_fifo => p39_stage_39.IN1
clear_fifo => p38_stage_38.IN1
clear_fifo => p37_stage_37.IN1
clear_fifo => p36_stage_36.IN1
clear_fifo => p35_stage_35.IN1
clear_fifo => p34_stage_34.IN1
clear_fifo => p33_stage_33.IN1
clear_fifo => p32_stage_32.IN1
clear_fifo => p31_stage_31.IN1
clear_fifo => p30_stage_30.IN1
clear_fifo => p29_stage_29.IN1
clear_fifo => p28_stage_28.IN1
clear_fifo => p27_stage_27.IN1
clear_fifo => p26_stage_26.IN1
clear_fifo => p25_stage_25.IN1
clear_fifo => p24_stage_24.IN1
clear_fifo => p23_stage_23.IN1
clear_fifo => p22_stage_22.IN1
clear_fifo => p21_stage_21.IN1
clear_fifo => p20_stage_20.IN1
clear_fifo => p19_stage_19.IN1
clear_fifo => p18_stage_18.IN1
clear_fifo => p17_stage_17.IN1
clear_fifo => p16_stage_16.IN1
clear_fifo => p15_stage_15.IN1
clear_fifo => p14_stage_14.IN1
clear_fifo => p13_stage_13.IN1
clear_fifo => p12_stage_12.IN1
clear_fifo => p11_stage_11.IN1
clear_fifo => p10_stage_10.IN1
clear_fifo => p9_stage_9.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => how_many_ones[5].CLK
clk => how_many_ones[6].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
clk => full_7.CLK
clk => stage_7.CLK
clk => full_8.CLK
clk => stage_8.CLK
clk => full_9.CLK
clk => stage_9.CLK
clk => full_10.CLK
clk => stage_10.CLK
clk => full_11.CLK
clk => stage_11.CLK
clk => full_12.CLK
clk => stage_12.CLK
clk => full_13.CLK
clk => stage_13.CLK
clk => full_14.CLK
clk => stage_14.CLK
clk => full_15.CLK
clk => stage_15.CLK
clk => full_16.CLK
clk => stage_16.CLK
clk => full_17.CLK
clk => stage_17.CLK
clk => full_18.CLK
clk => stage_18.CLK
clk => full_19.CLK
clk => stage_19.CLK
clk => full_20.CLK
clk => stage_20.CLK
clk => full_21.CLK
clk => stage_21.CLK
clk => full_22.CLK
clk => stage_22.CLK
clk => full_23.CLK
clk => stage_23.CLK
clk => full_24.CLK
clk => stage_24.CLK
clk => full_25.CLK
clk => stage_25.CLK
clk => full_26.CLK
clk => stage_26.CLK
clk => full_27.CLK
clk => stage_27.CLK
clk => full_28.CLK
clk => stage_28.CLK
clk => full_29.CLK
clk => stage_29.CLK
clk => full_30.CLK
clk => stage_30.CLK
clk => full_31.CLK
clk => stage_31.CLK
clk => full_32.CLK
clk => stage_32.CLK
clk => full_33.CLK
clk => stage_33.CLK
clk => full_34.CLK
clk => stage_34.CLK
clk => full_35.CLK
clk => stage_35.CLK
clk => full_36.CLK
clk => stage_36.CLK
clk => full_37.CLK
clk => stage_37.CLK
clk => full_38.CLK
clk => stage_38.CLK
clk => full_39.CLK
clk => stage_39.CLK
clk => full_40.CLK
clk => stage_40.CLK
clk => full_41.CLK
clk => stage_41.CLK
clk => full_42.CLK
clk => stage_42.CLK
clk => full_43.CLK
clk => stage_43.CLK
clk => full_44.CLK
clk => stage_44.CLK
clk => full_45.CLK
clk => stage_45.CLK
clk => full_46.CLK
clk => stage_46.CLK
clk => full_47.CLK
clk => stage_47.CLK
data_in => p46_stage_46.DATAB
data_in => p45_stage_45.DATAB
data_in => p44_stage_44.DATAB
data_in => p43_stage_43.DATAB
data_in => p42_stage_42.DATAB
data_in => p41_stage_41.DATAB
data_in => p40_stage_40.DATAB
data_in => p39_stage_39.DATAB
data_in => p38_stage_38.DATAB
data_in => p37_stage_37.DATAB
data_in => p36_stage_36.DATAB
data_in => p35_stage_35.DATAB
data_in => p34_stage_34.DATAB
data_in => p33_stage_33.DATAB
data_in => p32_stage_32.DATAB
data_in => p31_stage_31.DATAB
data_in => p30_stage_30.DATAB
data_in => p29_stage_29.DATAB
data_in => p28_stage_28.DATAB
data_in => p27_stage_27.DATAB
data_in => p26_stage_26.DATAB
data_in => p25_stage_25.DATAB
data_in => p24_stage_24.DATAB
data_in => p23_stage_23.DATAB
data_in => p22_stage_22.DATAB
data_in => p21_stage_21.DATAB
data_in => p20_stage_20.DATAB
data_in => p19_stage_19.DATAB
data_in => p18_stage_18.DATAB
data_in => p17_stage_17.DATAB
data_in => p16_stage_16.DATAB
data_in => p15_stage_15.DATAB
data_in => p14_stage_14.DATAB
data_in => p13_stage_13.DATAB
data_in => p12_stage_12.DATAB
data_in => p11_stage_11.DATAB
data_in => p10_stage_10.DATAB
data_in => p9_stage_9.DATAB
data_in => p8_stage_8.DATAB
data_in => p7_stage_7.DATAB
data_in => p6_stage_6.DATAB
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_47.DATAA
read => p47_full_47.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always20.IN1
read => always22.IN1
read => always24.IN1
read => always26.IN1
read => always28.IN1
read => always30.IN1
read => always32.IN1
read => always34.IN1
read => always36.IN1
read => always38.IN1
read => always40.IN1
read => always42.IN1
read => always44.IN1
read => always46.IN1
read => always48.IN1
read => always50.IN1
read => always52.IN1
read => always54.IN1
read => always56.IN1
read => always58.IN1
read => always60.IN1
read => always62.IN1
read => always64.IN1
read => always66.IN1
read => always68.IN1
read => always70.IN1
read => always72.IN1
read => always74.IN1
read => always76.IN1
read => always78.IN1
read => always80.IN1
read => always82.IN1
read => always84.IN1
read => always86.IN1
read => always88.IN1
read => always90.IN1
read => always92.IN1
read => always94.IN1
read => always94.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_47.ACLR
reset_n => stage_47.ACLR
reset_n => stage_46.ACLR
reset_n => full_46.ACLR
reset_n => stage_45.ACLR
reset_n => full_45.ACLR
reset_n => stage_44.ACLR
reset_n => full_44.ACLR
reset_n => stage_43.ACLR
reset_n => full_43.ACLR
reset_n => stage_42.ACLR
reset_n => full_42.ACLR
reset_n => stage_41.ACLR
reset_n => full_41.ACLR
reset_n => stage_40.ACLR
reset_n => full_40.ACLR
reset_n => stage_39.ACLR
reset_n => full_39.ACLR
reset_n => stage_38.ACLR
reset_n => full_38.ACLR
reset_n => stage_37.ACLR
reset_n => full_37.ACLR
reset_n => stage_36.ACLR
reset_n => full_36.ACLR
reset_n => stage_35.ACLR
reset_n => full_35.ACLR
reset_n => stage_34.ACLR
reset_n => full_34.ACLR
reset_n => stage_33.ACLR
reset_n => full_33.ACLR
reset_n => stage_32.ACLR
reset_n => full_32.ACLR
reset_n => stage_31.ACLR
reset_n => full_31.ACLR
reset_n => stage_30.ACLR
reset_n => full_30.ACLR
reset_n => stage_29.ACLR
reset_n => full_29.ACLR
reset_n => stage_28.ACLR
reset_n => full_28.ACLR
reset_n => stage_27.ACLR
reset_n => full_27.ACLR
reset_n => stage_26.ACLR
reset_n => full_26.ACLR
reset_n => stage_25.ACLR
reset_n => full_25.ACLR
reset_n => stage_24.ACLR
reset_n => full_24.ACLR
reset_n => stage_23.ACLR
reset_n => full_23.ACLR
reset_n => stage_22.ACLR
reset_n => full_22.ACLR
reset_n => stage_21.ACLR
reset_n => full_21.ACLR
reset_n => stage_20.ACLR
reset_n => full_20.ACLR
reset_n => stage_19.ACLR
reset_n => full_19.ACLR
reset_n => stage_18.ACLR
reset_n => full_18.ACLR
reset_n => stage_17.ACLR
reset_n => full_17.ACLR
reset_n => stage_16.ACLR
reset_n => full_16.ACLR
reset_n => stage_15.ACLR
reset_n => full_15.ACLR
reset_n => stage_14.ACLR
reset_n => full_14.ACLR
reset_n => stage_13.ACLR
reset_n => full_13.ACLR
reset_n => stage_12.ACLR
reset_n => full_12.ACLR
reset_n => stage_11.ACLR
reset_n => full_11.ACLR
reset_n => stage_10.ACLR
reset_n => full_10.ACLR
reset_n => stage_9.ACLR
reset_n => full_9.ACLR
reset_n => stage_8.ACLR
reset_n => full_8.ACLR
reset_n => stage_7.ACLR
reset_n => full_7.ACLR
reset_n => stage_6.ACLR
reset_n => full_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
reset_n => how_many_ones[5].ACLR
reset_n => how_many_ones[6].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always20.IN1
sync_reset => always22.IN1
sync_reset => always24.IN1
sync_reset => always26.IN1
sync_reset => always28.IN1
sync_reset => always30.IN1
sync_reset => always32.IN1
sync_reset => always34.IN1
sync_reset => always36.IN1
sync_reset => always38.IN1
sync_reset => always40.IN1
sync_reset => always42.IN1
sync_reset => always44.IN1
sync_reset => always46.IN1
sync_reset => always48.IN1
sync_reset => always50.IN1
sync_reset => always52.IN1
sync_reset => always54.IN1
sync_reset => always56.IN1
sync_reset => always58.IN1
sync_reset => always60.IN1
sync_reset => always62.IN1
sync_reset => always64.IN1
sync_reset => always66.IN1
sync_reset => always68.IN1
sync_reset => always70.IN1
sync_reset => always72.IN1
sync_reset => always74.IN1
sync_reset => always76.IN1
sync_reset => always78.IN1
sync_reset => always80.IN1
sync_reset => always82.IN1
sync_reset => always84.IN1
sync_reset => always86.IN1
sync_reset => always88.IN1
sync_reset => always90.IN1
sync_reset => always92.IN1
sync_reset => always94.IN1
sync_reset => always94.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => always20.IN1
write => always20.IN1
write => always22.IN1
write => always22.IN1
write => always24.IN1
write => always24.IN1
write => always26.IN1
write => always26.IN1
write => always28.IN1
write => always28.IN1
write => always30.IN1
write => always30.IN1
write => always32.IN1
write => always32.IN1
write => always34.IN1
write => always34.IN1
write => always36.IN1
write => always36.IN1
write => always38.IN1
write => always38.IN1
write => always40.IN1
write => always40.IN1
write => always42.IN1
write => always42.IN1
write => always44.IN1
write => always44.IN1
write => always46.IN1
write => always46.IN1
write => always48.IN1
write => always48.IN1
write => always50.IN1
write => always50.IN1
write => always52.IN1
write => always52.IN1
write => always54.IN1
write => always54.IN1
write => always56.IN1
write => always56.IN1
write => always58.IN1
write => always58.IN1
write => always60.IN1
write => always60.IN1
write => always62.IN1
write => always62.IN1
write => always64.IN1
write => always64.IN1
write => always66.IN1
write => always66.IN1
write => always68.IN1
write => always68.IN1
write => always70.IN1
write => always70.IN1
write => always72.IN1
write => always72.IN1
write => always74.IN1
write => always74.IN1
write => always76.IN1
write => always76.IN1
write => always78.IN1
write => always78.IN1
write => always80.IN1
write => always80.IN1
write => always82.IN1
write => always82.IN1
write => always84.IN1
write => always84.IN1
write => always86.IN1
write => always86.IN1
write => always88.IN1
write => always88.IN1
write => always90.IN1
write => always90.IN1
write => always92.IN1
write => always92.IN1
write => always94.IN1
write => always94.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always97.IN1
write => updated_one_count.IN1
write => p47_full_47.IN1
write => always95.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1
clear_fifo => always1.IN1
clear_fifo => full_47.OUTPUTSELECT
clear_fifo => full_46.OUTPUTSELECT
clear_fifo => full_45.OUTPUTSELECT
clear_fifo => full_44.OUTPUTSELECT
clear_fifo => full_43.OUTPUTSELECT
clear_fifo => full_42.OUTPUTSELECT
clear_fifo => full_41.OUTPUTSELECT
clear_fifo => full_40.OUTPUTSELECT
clear_fifo => full_39.OUTPUTSELECT
clear_fifo => full_38.OUTPUTSELECT
clear_fifo => full_37.OUTPUTSELECT
clear_fifo => full_36.OUTPUTSELECT
clear_fifo => full_35.OUTPUTSELECT
clear_fifo => full_34.OUTPUTSELECT
clear_fifo => full_33.OUTPUTSELECT
clear_fifo => full_32.OUTPUTSELECT
clear_fifo => full_31.OUTPUTSELECT
clear_fifo => full_30.OUTPUTSELECT
clear_fifo => full_29.OUTPUTSELECT
clear_fifo => full_28.OUTPUTSELECT
clear_fifo => full_27.OUTPUTSELECT
clear_fifo => full_26.OUTPUTSELECT
clear_fifo => full_25.OUTPUTSELECT
clear_fifo => full_24.OUTPUTSELECT
clear_fifo => full_23.OUTPUTSELECT
clear_fifo => full_22.OUTPUTSELECT
clear_fifo => full_21.OUTPUTSELECT
clear_fifo => full_20.OUTPUTSELECT
clear_fifo => full_19.OUTPUTSELECT
clear_fifo => full_18.OUTPUTSELECT
clear_fifo => full_17.OUTPUTSELECT
clear_fifo => full_16.OUTPUTSELECT
clear_fifo => full_15.OUTPUTSELECT
clear_fifo => full_14.OUTPUTSELECT
clear_fifo => full_13.OUTPUTSELECT
clear_fifo => full_12.OUTPUTSELECT
clear_fifo => full_11.OUTPUTSELECT
clear_fifo => full_10.OUTPUTSELECT
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always94.IN0
clear_fifo => always95.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p46_stage_46.IN1
clear_fifo => p45_stage_45.IN1
clear_fifo => p44_stage_44.IN1
clear_fifo => p43_stage_43.IN1
clear_fifo => p42_stage_42.IN1
clear_fifo => p41_stage_41.IN1
clear_fifo => p40_stage_40.IN1
clear_fifo => p39_stage_39.IN1
clear_fifo => p38_stage_38.IN1
clear_fifo => p37_stage_37.IN1
clear_fifo => p36_stage_36.IN1
clear_fifo => p35_stage_35.IN1
clear_fifo => p34_stage_34.IN1
clear_fifo => p33_stage_33.IN1
clear_fifo => p32_stage_32.IN1
clear_fifo => p31_stage_31.IN1
clear_fifo => p30_stage_30.IN1
clear_fifo => p29_stage_29.IN1
clear_fifo => p28_stage_28.IN1
clear_fifo => p27_stage_27.IN1
clear_fifo => p26_stage_26.IN1
clear_fifo => p25_stage_25.IN1
clear_fifo => p24_stage_24.IN1
clear_fifo => p23_stage_23.IN1
clear_fifo => p22_stage_22.IN1
clear_fifo => p21_stage_21.IN1
clear_fifo => p20_stage_20.IN1
clear_fifo => p19_stage_19.IN1
clear_fifo => p18_stage_18.IN1
clear_fifo => p17_stage_17.IN1
clear_fifo => p16_stage_16.IN1
clear_fifo => p15_stage_15.IN1
clear_fifo => p14_stage_14.IN1
clear_fifo => p13_stage_13.IN1
clear_fifo => p12_stage_12.IN1
clear_fifo => p11_stage_11.IN1
clear_fifo => p10_stage_10.IN1
clear_fifo => p9_stage_9.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => how_many_ones[5].CLK
clk => how_many_ones[6].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
clk => full_7.CLK
clk => stage_7.CLK
clk => full_8.CLK
clk => stage_8.CLK
clk => full_9.CLK
clk => stage_9.CLK
clk => full_10.CLK
clk => stage_10.CLK
clk => full_11.CLK
clk => stage_11.CLK
clk => full_12.CLK
clk => stage_12.CLK
clk => full_13.CLK
clk => stage_13.CLK
clk => full_14.CLK
clk => stage_14.CLK
clk => full_15.CLK
clk => stage_15.CLK
clk => full_16.CLK
clk => stage_16.CLK
clk => full_17.CLK
clk => stage_17.CLK
clk => full_18.CLK
clk => stage_18.CLK
clk => full_19.CLK
clk => stage_19.CLK
clk => full_20.CLK
clk => stage_20.CLK
clk => full_21.CLK
clk => stage_21.CLK
clk => full_22.CLK
clk => stage_22.CLK
clk => full_23.CLK
clk => stage_23.CLK
clk => full_24.CLK
clk => stage_24.CLK
clk => full_25.CLK
clk => stage_25.CLK
clk => full_26.CLK
clk => stage_26.CLK
clk => full_27.CLK
clk => stage_27.CLK
clk => full_28.CLK
clk => stage_28.CLK
clk => full_29.CLK
clk => stage_29.CLK
clk => full_30.CLK
clk => stage_30.CLK
clk => full_31.CLK
clk => stage_31.CLK
clk => full_32.CLK
clk => stage_32.CLK
clk => full_33.CLK
clk => stage_33.CLK
clk => full_34.CLK
clk => stage_34.CLK
clk => full_35.CLK
clk => stage_35.CLK
clk => full_36.CLK
clk => stage_36.CLK
clk => full_37.CLK
clk => stage_37.CLK
clk => full_38.CLK
clk => stage_38.CLK
clk => full_39.CLK
clk => stage_39.CLK
clk => full_40.CLK
clk => stage_40.CLK
clk => full_41.CLK
clk => stage_41.CLK
clk => full_42.CLK
clk => stage_42.CLK
clk => full_43.CLK
clk => stage_43.CLK
clk => full_44.CLK
clk => stage_44.CLK
clk => full_45.CLK
clk => stage_45.CLK
clk => full_46.CLK
clk => stage_46.CLK
clk => full_47.CLK
clk => stage_47.CLK
data_in => p46_stage_46.DATAB
data_in => p45_stage_45.DATAB
data_in => p44_stage_44.DATAB
data_in => p43_stage_43.DATAB
data_in => p42_stage_42.DATAB
data_in => p41_stage_41.DATAB
data_in => p40_stage_40.DATAB
data_in => p39_stage_39.DATAB
data_in => p38_stage_38.DATAB
data_in => p37_stage_37.DATAB
data_in => p36_stage_36.DATAB
data_in => p35_stage_35.DATAB
data_in => p34_stage_34.DATAB
data_in => p33_stage_33.DATAB
data_in => p32_stage_32.DATAB
data_in => p31_stage_31.DATAB
data_in => p30_stage_30.DATAB
data_in => p29_stage_29.DATAB
data_in => p28_stage_28.DATAB
data_in => p27_stage_27.DATAB
data_in => p26_stage_26.DATAB
data_in => p25_stage_25.DATAB
data_in => p24_stage_24.DATAB
data_in => p23_stage_23.DATAB
data_in => p22_stage_22.DATAB
data_in => p21_stage_21.DATAB
data_in => p20_stage_20.DATAB
data_in => p19_stage_19.DATAB
data_in => p18_stage_18.DATAB
data_in => p17_stage_17.DATAB
data_in => p16_stage_16.DATAB
data_in => p15_stage_15.DATAB
data_in => p14_stage_14.DATAB
data_in => p13_stage_13.DATAB
data_in => p12_stage_12.DATAB
data_in => p11_stage_11.DATAB
data_in => p10_stage_10.DATAB
data_in => p9_stage_9.DATAB
data_in => p8_stage_8.DATAB
data_in => p7_stage_7.DATAB
data_in => p6_stage_6.DATAB
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_47.DATAA
read => p47_full_47.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always20.IN1
read => always22.IN1
read => always24.IN1
read => always26.IN1
read => always28.IN1
read => always30.IN1
read => always32.IN1
read => always34.IN1
read => always36.IN1
read => always38.IN1
read => always40.IN1
read => always42.IN1
read => always44.IN1
read => always46.IN1
read => always48.IN1
read => always50.IN1
read => always52.IN1
read => always54.IN1
read => always56.IN1
read => always58.IN1
read => always60.IN1
read => always62.IN1
read => always64.IN1
read => always66.IN1
read => always68.IN1
read => always70.IN1
read => always72.IN1
read => always74.IN1
read => always76.IN1
read => always78.IN1
read => always80.IN1
read => always82.IN1
read => always84.IN1
read => always86.IN1
read => always88.IN1
read => always90.IN1
read => always92.IN1
read => always94.IN1
read => always94.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_47.ACLR
reset_n => stage_47.ACLR
reset_n => stage_46.ACLR
reset_n => full_46.ACLR
reset_n => stage_45.ACLR
reset_n => full_45.ACLR
reset_n => stage_44.ACLR
reset_n => full_44.ACLR
reset_n => stage_43.ACLR
reset_n => full_43.ACLR
reset_n => stage_42.ACLR
reset_n => full_42.ACLR
reset_n => stage_41.ACLR
reset_n => full_41.ACLR
reset_n => stage_40.ACLR
reset_n => full_40.ACLR
reset_n => stage_39.ACLR
reset_n => full_39.ACLR
reset_n => stage_38.ACLR
reset_n => full_38.ACLR
reset_n => stage_37.ACLR
reset_n => full_37.ACLR
reset_n => stage_36.ACLR
reset_n => full_36.ACLR
reset_n => stage_35.ACLR
reset_n => full_35.ACLR
reset_n => stage_34.ACLR
reset_n => full_34.ACLR
reset_n => stage_33.ACLR
reset_n => full_33.ACLR
reset_n => stage_32.ACLR
reset_n => full_32.ACLR
reset_n => stage_31.ACLR
reset_n => full_31.ACLR
reset_n => stage_30.ACLR
reset_n => full_30.ACLR
reset_n => stage_29.ACLR
reset_n => full_29.ACLR
reset_n => stage_28.ACLR
reset_n => full_28.ACLR
reset_n => stage_27.ACLR
reset_n => full_27.ACLR
reset_n => stage_26.ACLR
reset_n => full_26.ACLR
reset_n => stage_25.ACLR
reset_n => full_25.ACLR
reset_n => stage_24.ACLR
reset_n => full_24.ACLR
reset_n => stage_23.ACLR
reset_n => full_23.ACLR
reset_n => stage_22.ACLR
reset_n => full_22.ACLR
reset_n => stage_21.ACLR
reset_n => full_21.ACLR
reset_n => stage_20.ACLR
reset_n => full_20.ACLR
reset_n => stage_19.ACLR
reset_n => full_19.ACLR
reset_n => stage_18.ACLR
reset_n => full_18.ACLR
reset_n => stage_17.ACLR
reset_n => full_17.ACLR
reset_n => stage_16.ACLR
reset_n => full_16.ACLR
reset_n => stage_15.ACLR
reset_n => full_15.ACLR
reset_n => stage_14.ACLR
reset_n => full_14.ACLR
reset_n => stage_13.ACLR
reset_n => full_13.ACLR
reset_n => stage_12.ACLR
reset_n => full_12.ACLR
reset_n => stage_11.ACLR
reset_n => full_11.ACLR
reset_n => stage_10.ACLR
reset_n => full_10.ACLR
reset_n => stage_9.ACLR
reset_n => full_9.ACLR
reset_n => stage_8.ACLR
reset_n => full_8.ACLR
reset_n => stage_7.ACLR
reset_n => full_7.ACLR
reset_n => stage_6.ACLR
reset_n => full_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
reset_n => how_many_ones[5].ACLR
reset_n => how_many_ones[6].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always20.IN1
sync_reset => always22.IN1
sync_reset => always24.IN1
sync_reset => always26.IN1
sync_reset => always28.IN1
sync_reset => always30.IN1
sync_reset => always32.IN1
sync_reset => always34.IN1
sync_reset => always36.IN1
sync_reset => always38.IN1
sync_reset => always40.IN1
sync_reset => always42.IN1
sync_reset => always44.IN1
sync_reset => always46.IN1
sync_reset => always48.IN1
sync_reset => always50.IN1
sync_reset => always52.IN1
sync_reset => always54.IN1
sync_reset => always56.IN1
sync_reset => always58.IN1
sync_reset => always60.IN1
sync_reset => always62.IN1
sync_reset => always64.IN1
sync_reset => always66.IN1
sync_reset => always68.IN1
sync_reset => always70.IN1
sync_reset => always72.IN1
sync_reset => always74.IN1
sync_reset => always76.IN1
sync_reset => always78.IN1
sync_reset => always80.IN1
sync_reset => always82.IN1
sync_reset => always84.IN1
sync_reset => always86.IN1
sync_reset => always88.IN1
sync_reset => always90.IN1
sync_reset => always92.IN1
sync_reset => always94.IN1
sync_reset => always94.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => always20.IN1
write => always20.IN1
write => always22.IN1
write => always22.IN1
write => always24.IN1
write => always24.IN1
write => always26.IN1
write => always26.IN1
write => always28.IN1
write => always28.IN1
write => always30.IN1
write => always30.IN1
write => always32.IN1
write => always32.IN1
write => always34.IN1
write => always34.IN1
write => always36.IN1
write => always36.IN1
write => always38.IN1
write => always38.IN1
write => always40.IN1
write => always40.IN1
write => always42.IN1
write => always42.IN1
write => always44.IN1
write => always44.IN1
write => always46.IN1
write => always46.IN1
write => always48.IN1
write => always48.IN1
write => always50.IN1
write => always50.IN1
write => always52.IN1
write => always52.IN1
write => always54.IN1
write => always54.IN1
write => always56.IN1
write => always56.IN1
write => always58.IN1
write => always58.IN1
write => always60.IN1
write => always60.IN1
write => always62.IN1
write => always62.IN1
write => always64.IN1
write => always64.IN1
write => always66.IN1
write => always66.IN1
write => always68.IN1
write => always68.IN1
write => always70.IN1
write => always70.IN1
write => always72.IN1
write => always72.IN1
write => always74.IN1
write => always74.IN1
write => always76.IN1
write => always76.IN1
write => always78.IN1
write => always78.IN1
write => always80.IN1
write => always80.IN1
write => always82.IN1
write => always82.IN1
write => always84.IN1
write => always84.IN1
write => always86.IN1
write => always86.IN1
write => always88.IN1
write => always88.IN1
write => always90.IN1
write => always90.IN1
write => always92.IN1
write => always92.IN1
write => always94.IN1
write => always94.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always97.IN1
write => updated_one_count.IN1
write => p47_full_47.IN1
write => always95.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_m1_arbitrator:the_cpu_ddr_clock_bridge_m1
clk => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_address[0] => cpu_ddr_clock_bridge_m1_address_to_slave[0].DATAIN
cpu_ddr_clock_bridge_m1_address[1] => cpu_ddr_clock_bridge_m1_address_to_slave[1].DATAIN
cpu_ddr_clock_bridge_m1_address[2] => cpu_ddr_clock_bridge_m1_address_to_slave[2].DATAIN
cpu_ddr_clock_bridge_m1_address[3] => cpu_ddr_clock_bridge_m1_address_to_slave[3].DATAIN
cpu_ddr_clock_bridge_m1_address[4] => cpu_ddr_clock_bridge_m1_address_to_slave[4].DATAIN
cpu_ddr_clock_bridge_m1_address[5] => cpu_ddr_clock_bridge_m1_address_to_slave[5].DATAIN
cpu_ddr_clock_bridge_m1_address[6] => cpu_ddr_clock_bridge_m1_address_to_slave[6].DATAIN
cpu_ddr_clock_bridge_m1_address[7] => cpu_ddr_clock_bridge_m1_address_to_slave[7].DATAIN
cpu_ddr_clock_bridge_m1_address[8] => cpu_ddr_clock_bridge_m1_address_to_slave[8].DATAIN
cpu_ddr_clock_bridge_m1_address[9] => cpu_ddr_clock_bridge_m1_address_to_slave[9].DATAIN
cpu_ddr_clock_bridge_m1_address[10] => cpu_ddr_clock_bridge_m1_address_to_slave[10].DATAIN
cpu_ddr_clock_bridge_m1_address[11] => cpu_ddr_clock_bridge_m1_address_to_slave[11].DATAIN
cpu_ddr_clock_bridge_m1_address[12] => cpu_ddr_clock_bridge_m1_address_to_slave[12].DATAIN
cpu_ddr_clock_bridge_m1_address[13] => cpu_ddr_clock_bridge_m1_address_to_slave[13].DATAIN
cpu_ddr_clock_bridge_m1_address[14] => cpu_ddr_clock_bridge_m1_address_to_slave[14].DATAIN
cpu_ddr_clock_bridge_m1_address[15] => cpu_ddr_clock_bridge_m1_address_to_slave[15].DATAIN
cpu_ddr_clock_bridge_m1_address[16] => cpu_ddr_clock_bridge_m1_address_to_slave[16].DATAIN
cpu_ddr_clock_bridge_m1_address[17] => cpu_ddr_clock_bridge_m1_address_to_slave[17].DATAIN
cpu_ddr_clock_bridge_m1_address[18] => cpu_ddr_clock_bridge_m1_address_to_slave[18].DATAIN
cpu_ddr_clock_bridge_m1_address[19] => cpu_ddr_clock_bridge_m1_address_to_slave[19].DATAIN
cpu_ddr_clock_bridge_m1_address[20] => cpu_ddr_clock_bridge_m1_address_to_slave[20].DATAIN
cpu_ddr_clock_bridge_m1_address[21] => cpu_ddr_clock_bridge_m1_address_to_slave[21].DATAIN
cpu_ddr_clock_bridge_m1_address[22] => cpu_ddr_clock_bridge_m1_address_to_slave[22].DATAIN
cpu_ddr_clock_bridge_m1_address[23] => cpu_ddr_clock_bridge_m1_address_to_slave[23].DATAIN
cpu_ddr_clock_bridge_m1_address[24] => cpu_ddr_clock_bridge_m1_address_to_slave[24].DATAIN
cpu_ddr_clock_bridge_m1_address[25] => cpu_ddr_clock_bridge_m1_address_to_slave[25].DATAIN
cpu_ddr_clock_bridge_m1_byteenable[0] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_byteenable[1] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_byteenable[2] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_byteenable[3] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_granted_ddr2_sdram_s1 => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_qualified_request_ddr2_sdram_s1 => r_0.IN0
cpu_ddr_clock_bridge_m1_qualified_request_ddr2_sdram_s1 => r_0.IN1
cpu_ddr_clock_bridge_m1_read => r_0.IN0
cpu_ddr_clock_bridge_m1_read_data_valid_ddr2_sdram_s1 => cpu_ddr_clock_bridge_m1_readdatavalid.DATAIN
cpu_ddr_clock_bridge_m1_read_data_valid_ddr2_sdram_s1_shift_register => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_requests_ddr2_sdram_s1 => r_0.IN1
cpu_ddr_clock_bridge_m1_write => r_0.IN1
cpu_ddr_clock_bridge_m1_writedata[0] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[1] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[2] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[3] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[4] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[5] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[6] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[7] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[8] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[9] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[10] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[11] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[12] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[13] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[14] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[15] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[16] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[17] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[18] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[19] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[20] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[21] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[22] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[23] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[24] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[25] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[26] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[27] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[28] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[29] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[30] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[31] => ~NO_FANOUT~
d1_ddr2_sdram_s1_end_xfer => ~NO_FANOUT~
ddr2_sdram_s1_readdata_from_sa[0] => cpu_ddr_clock_bridge_m1_readdata[0].DATAIN
ddr2_sdram_s1_readdata_from_sa[1] => cpu_ddr_clock_bridge_m1_readdata[1].DATAIN
ddr2_sdram_s1_readdata_from_sa[2] => cpu_ddr_clock_bridge_m1_readdata[2].DATAIN
ddr2_sdram_s1_readdata_from_sa[3] => cpu_ddr_clock_bridge_m1_readdata[3].DATAIN
ddr2_sdram_s1_readdata_from_sa[4] => cpu_ddr_clock_bridge_m1_readdata[4].DATAIN
ddr2_sdram_s1_readdata_from_sa[5] => cpu_ddr_clock_bridge_m1_readdata[5].DATAIN
ddr2_sdram_s1_readdata_from_sa[6] => cpu_ddr_clock_bridge_m1_readdata[6].DATAIN
ddr2_sdram_s1_readdata_from_sa[7] => cpu_ddr_clock_bridge_m1_readdata[7].DATAIN
ddr2_sdram_s1_readdata_from_sa[8] => cpu_ddr_clock_bridge_m1_readdata[8].DATAIN
ddr2_sdram_s1_readdata_from_sa[9] => cpu_ddr_clock_bridge_m1_readdata[9].DATAIN
ddr2_sdram_s1_readdata_from_sa[10] => cpu_ddr_clock_bridge_m1_readdata[10].DATAIN
ddr2_sdram_s1_readdata_from_sa[11] => cpu_ddr_clock_bridge_m1_readdata[11].DATAIN
ddr2_sdram_s1_readdata_from_sa[12] => cpu_ddr_clock_bridge_m1_readdata[12].DATAIN
ddr2_sdram_s1_readdata_from_sa[13] => cpu_ddr_clock_bridge_m1_readdata[13].DATAIN
ddr2_sdram_s1_readdata_from_sa[14] => cpu_ddr_clock_bridge_m1_readdata[14].DATAIN
ddr2_sdram_s1_readdata_from_sa[15] => cpu_ddr_clock_bridge_m1_readdata[15].DATAIN
ddr2_sdram_s1_readdata_from_sa[16] => cpu_ddr_clock_bridge_m1_readdata[16].DATAIN
ddr2_sdram_s1_readdata_from_sa[17] => cpu_ddr_clock_bridge_m1_readdata[17].DATAIN
ddr2_sdram_s1_readdata_from_sa[18] => cpu_ddr_clock_bridge_m1_readdata[18].DATAIN
ddr2_sdram_s1_readdata_from_sa[19] => cpu_ddr_clock_bridge_m1_readdata[19].DATAIN
ddr2_sdram_s1_readdata_from_sa[20] => cpu_ddr_clock_bridge_m1_readdata[20].DATAIN
ddr2_sdram_s1_readdata_from_sa[21] => cpu_ddr_clock_bridge_m1_readdata[21].DATAIN
ddr2_sdram_s1_readdata_from_sa[22] => cpu_ddr_clock_bridge_m1_readdata[22].DATAIN
ddr2_sdram_s1_readdata_from_sa[23] => cpu_ddr_clock_bridge_m1_readdata[23].DATAIN
ddr2_sdram_s1_readdata_from_sa[24] => cpu_ddr_clock_bridge_m1_readdata[24].DATAIN
ddr2_sdram_s1_readdata_from_sa[25] => cpu_ddr_clock_bridge_m1_readdata[25].DATAIN
ddr2_sdram_s1_readdata_from_sa[26] => cpu_ddr_clock_bridge_m1_readdata[26].DATAIN
ddr2_sdram_s1_readdata_from_sa[27] => cpu_ddr_clock_bridge_m1_readdata[27].DATAIN
ddr2_sdram_s1_readdata_from_sa[28] => cpu_ddr_clock_bridge_m1_readdata[28].DATAIN
ddr2_sdram_s1_readdata_from_sa[29] => cpu_ddr_clock_bridge_m1_readdata[29].DATAIN
ddr2_sdram_s1_readdata_from_sa[30] => cpu_ddr_clock_bridge_m1_readdata[30].DATAIN
ddr2_sdram_s1_readdata_from_sa[31] => cpu_ddr_clock_bridge_m1_readdata[31].DATAIN
ddr2_sdram_s1_waitrequest_n_from_sa => r_0.IN1
reset_n => cpu_ddr_clock_bridge_m1_reset_n.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge
master_clk => master_clk.IN2
master_endofpacket => upstream_data_in[0].IN1
master_readdata[0] => upstream_data_in[1].IN1
master_readdata[1] => upstream_data_in[2].IN1
master_readdata[2] => upstream_data_in[3].IN1
master_readdata[3] => upstream_data_in[4].IN1
master_readdata[4] => upstream_data_in[5].IN1
master_readdata[5] => upstream_data_in[6].IN1
master_readdata[6] => upstream_data_in[7].IN1
master_readdata[7] => upstream_data_in[8].IN1
master_readdata[8] => upstream_data_in[9].IN1
master_readdata[9] => upstream_data_in[10].IN1
master_readdata[10] => upstream_data_in[11].IN1
master_readdata[11] => upstream_data_in[12].IN1
master_readdata[12] => upstream_data_in[13].IN1
master_readdata[13] => upstream_data_in[14].IN1
master_readdata[14] => upstream_data_in[15].IN1
master_readdata[15] => upstream_data_in[16].IN1
master_readdata[16] => upstream_data_in[17].IN1
master_readdata[17] => upstream_data_in[18].IN1
master_readdata[18] => upstream_data_in[19].IN1
master_readdata[19] => upstream_data_in[20].IN1
master_readdata[20] => upstream_data_in[21].IN1
master_readdata[21] => upstream_data_in[22].IN1
master_readdata[22] => upstream_data_in[23].IN1
master_readdata[23] => upstream_data_in[24].IN1
master_readdata[24] => upstream_data_in[25].IN1
master_readdata[25] => upstream_data_in[26].IN1
master_readdata[26] => upstream_data_in[27].IN1
master_readdata[27] => upstream_data_in[28].IN1
master_readdata[28] => upstream_data_in[29].IN1
master_readdata[29] => upstream_data_in[30].IN1
master_readdata[30] => upstream_data_in[31].IN1
master_readdata[31] => upstream_data_in[32].IN1
master_readdatavalid => upstream_wrreq.IN1
master_reset_n => master_waitrequest_delayed.ACLR
master_reset_n => downstream_rdempty_delayed_n.ACLR
master_reset_n => upstream_write_almost_full_delayed.ACLR
master_reset_n => _.IN1
master_waitrequest => master_waitrequest_delayed.DATAIN
master_waitrequest => downstream_rdreq.IN1
slave_address[0] => downstream_data_in[30].IN1
slave_address[1] => downstream_data_in[31].IN1
slave_address[2] => downstream_data_in[32].IN1
slave_address[3] => downstream_data_in[33].IN1
slave_address[4] => downstream_data_in[34].IN1
slave_address[5] => downstream_data_in[35].IN1
slave_address[6] => downstream_data_in[36].IN1
slave_address[7] => downstream_data_in[37].IN1
slave_address[8] => downstream_data_in[38].IN1
slave_address[9] => downstream_data_in[39].IN1
slave_address[10] => downstream_data_in[40].IN1
slave_address[11] => downstream_data_in[41].IN1
slave_address[12] => downstream_data_in[42].IN1
slave_address[13] => downstream_data_in[43].IN1
slave_address[14] => downstream_data_in[44].IN1
slave_address[15] => downstream_data_in[45].IN1
slave_address[16] => downstream_data_in[46].IN1
slave_address[17] => downstream_data_in[47].IN1
slave_address[18] => downstream_data_in[48].IN1
slave_address[19] => downstream_data_in[49].IN1
slave_address[20] => downstream_data_in[50].IN1
slave_address[21] => downstream_data_in[51].IN1
slave_address[22] => downstream_data_in[52].IN1
slave_address[23] => downstream_data_in[53].IN1
slave_byteenable[0] => downstream_data_in[0].IN1
slave_byteenable[1] => downstream_data_in[1].IN1
slave_byteenable[2] => downstream_data_in[2].IN1
slave_byteenable[3] => downstream_data_in[3].IN1
slave_clk => slave_clk.IN2
slave_nativeaddress[0] => downstream_data_in[4].IN1
slave_nativeaddress[1] => downstream_data_in[5].IN1
slave_nativeaddress[2] => downstream_data_in[6].IN1
slave_nativeaddress[3] => downstream_data_in[7].IN1
slave_nativeaddress[4] => downstream_data_in[8].IN1
slave_nativeaddress[5] => downstream_data_in[9].IN1
slave_nativeaddress[6] => downstream_data_in[10].IN1
slave_nativeaddress[7] => downstream_data_in[11].IN1
slave_nativeaddress[8] => downstream_data_in[12].IN1
slave_nativeaddress[9] => downstream_data_in[13].IN1
slave_nativeaddress[10] => downstream_data_in[14].IN1
slave_nativeaddress[11] => downstream_data_in[15].IN1
slave_nativeaddress[12] => downstream_data_in[16].IN1
slave_nativeaddress[13] => downstream_data_in[17].IN1
slave_nativeaddress[14] => downstream_data_in[18].IN1
slave_nativeaddress[15] => downstream_data_in[19].IN1
slave_nativeaddress[16] => downstream_data_in[20].IN1
slave_nativeaddress[17] => downstream_data_in[21].IN1
slave_nativeaddress[18] => downstream_data_in[22].IN1
slave_nativeaddress[19] => downstream_data_in[23].IN1
slave_nativeaddress[20] => downstream_data_in[24].IN1
slave_nativeaddress[21] => downstream_data_in[25].IN1
slave_nativeaddress[22] => downstream_data_in[26].IN1
slave_nativeaddress[23] => downstream_data_in[27].IN1
slave_read => downstream_data_in[29].IN1
slave_reset_n => _.IN1
slave_reset_n => slave_readdatavalid~reg0.ACLR
slave_reset_n => downstream_wrreq_delayed.ACLR
slave_write => downstream_data_in[28].IN1
slave_writedata[0] => downstream_data_in[54].IN1
slave_writedata[1] => downstream_data_in[55].IN1
slave_writedata[2] => downstream_data_in[56].IN1
slave_writedata[3] => downstream_data_in[57].IN1
slave_writedata[4] => downstream_data_in[58].IN1
slave_writedata[5] => downstream_data_in[59].IN1
slave_writedata[6] => downstream_data_in[60].IN1
slave_writedata[7] => downstream_data_in[61].IN1
slave_writedata[8] => downstream_data_in[62].IN1
slave_writedata[9] => downstream_data_in[63].IN1
slave_writedata[10] => downstream_data_in[64].IN1
slave_writedata[11] => downstream_data_in[65].IN1
slave_writedata[12] => downstream_data_in[66].IN1
slave_writedata[13] => downstream_data_in[67].IN1
slave_writedata[14] => downstream_data_in[68].IN1
slave_writedata[15] => downstream_data_in[69].IN1
slave_writedata[16] => downstream_data_in[70].IN1
slave_writedata[17] => downstream_data_in[71].IN1
slave_writedata[18] => downstream_data_in[72].IN1
slave_writedata[19] => downstream_data_in[73].IN1
slave_writedata[20] => downstream_data_in[74].IN1
slave_writedata[21] => downstream_data_in[75].IN1
slave_writedata[22] => downstream_data_in[76].IN1
slave_writedata[23] => downstream_data_in[77].IN1
slave_writedata[24] => downstream_data_in[78].IN1
slave_writedata[25] => downstream_data_in[79].IN1
slave_writedata[26] => downstream_data_in[80].IN1
slave_writedata[27] => downstream_data_in[81].IN1
slave_writedata[28] => downstream_data_in[82].IN1
slave_writedata[29] => downstream_data_in[83].IN1
slave_writedata[30] => downstream_data_in[84].IN1
slave_writedata[31] => downstream_data_in[85].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
data[56] => data[56].IN1
data[57] => data[57].IN1
data[58] => data[58].IN1
data[59] => data[59].IN1
data[60] => data[60].IN1
data[61] => data[61].IN1
data[62] => data[62].IN1
data[63] => data[63].IN1
data[64] => data[64].IN1
data[65] => data[65].IN1
data[66] => data[66].IN1
data[67] => data[67].IN1
data[68] => data[68].IN1
data[69] => data[69].IN1
data[70] => data[70].IN1
data[71] => data[71].IN1
data[72] => data[72].IN1
data[73] => data[73].IN1
data[74] => data[74].IN1
data[75] => data[75].IN1
data[76] => data[76].IN1
data[77] => data[77].IN1
data[78] => data[78].IN1
data[79] => data[79].IN1
data[80] => data[80].IN1
data[81] => data[81].IN1
data[82] => data[82].IN1
data[83] => data[83].IN1
data[84] => data[84].IN1
data[85] => data[85].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo
data[0] => dcfifo_1tf1:auto_generated.data[0]
data[1] => dcfifo_1tf1:auto_generated.data[1]
data[2] => dcfifo_1tf1:auto_generated.data[2]
data[3] => dcfifo_1tf1:auto_generated.data[3]
data[4] => dcfifo_1tf1:auto_generated.data[4]
data[5] => dcfifo_1tf1:auto_generated.data[5]
data[6] => dcfifo_1tf1:auto_generated.data[6]
data[7] => dcfifo_1tf1:auto_generated.data[7]
data[8] => dcfifo_1tf1:auto_generated.data[8]
data[9] => dcfifo_1tf1:auto_generated.data[9]
data[10] => dcfifo_1tf1:auto_generated.data[10]
data[11] => dcfifo_1tf1:auto_generated.data[11]
data[12] => dcfifo_1tf1:auto_generated.data[12]
data[13] => dcfifo_1tf1:auto_generated.data[13]
data[14] => dcfifo_1tf1:auto_generated.data[14]
data[15] => dcfifo_1tf1:auto_generated.data[15]
data[16] => dcfifo_1tf1:auto_generated.data[16]
data[17] => dcfifo_1tf1:auto_generated.data[17]
data[18] => dcfifo_1tf1:auto_generated.data[18]
data[19] => dcfifo_1tf1:auto_generated.data[19]
data[20] => dcfifo_1tf1:auto_generated.data[20]
data[21] => dcfifo_1tf1:auto_generated.data[21]
data[22] => dcfifo_1tf1:auto_generated.data[22]
data[23] => dcfifo_1tf1:auto_generated.data[23]
data[24] => dcfifo_1tf1:auto_generated.data[24]
data[25] => dcfifo_1tf1:auto_generated.data[25]
data[26] => dcfifo_1tf1:auto_generated.data[26]
data[27] => dcfifo_1tf1:auto_generated.data[27]
data[28] => dcfifo_1tf1:auto_generated.data[28]
data[29] => dcfifo_1tf1:auto_generated.data[29]
data[30] => dcfifo_1tf1:auto_generated.data[30]
data[31] => dcfifo_1tf1:auto_generated.data[31]
data[32] => dcfifo_1tf1:auto_generated.data[32]
data[33] => dcfifo_1tf1:auto_generated.data[33]
data[34] => dcfifo_1tf1:auto_generated.data[34]
data[35] => dcfifo_1tf1:auto_generated.data[35]
data[36] => dcfifo_1tf1:auto_generated.data[36]
data[37] => dcfifo_1tf1:auto_generated.data[37]
data[38] => dcfifo_1tf1:auto_generated.data[38]
data[39] => dcfifo_1tf1:auto_generated.data[39]
data[40] => dcfifo_1tf1:auto_generated.data[40]
data[41] => dcfifo_1tf1:auto_generated.data[41]
data[42] => dcfifo_1tf1:auto_generated.data[42]
data[43] => dcfifo_1tf1:auto_generated.data[43]
data[44] => dcfifo_1tf1:auto_generated.data[44]
data[45] => dcfifo_1tf1:auto_generated.data[45]
data[46] => dcfifo_1tf1:auto_generated.data[46]
data[47] => dcfifo_1tf1:auto_generated.data[47]
data[48] => dcfifo_1tf1:auto_generated.data[48]
data[49] => dcfifo_1tf1:auto_generated.data[49]
data[50] => dcfifo_1tf1:auto_generated.data[50]
data[51] => dcfifo_1tf1:auto_generated.data[51]
data[52] => dcfifo_1tf1:auto_generated.data[52]
data[53] => dcfifo_1tf1:auto_generated.data[53]
data[54] => dcfifo_1tf1:auto_generated.data[54]
data[55] => dcfifo_1tf1:auto_generated.data[55]
data[56] => dcfifo_1tf1:auto_generated.data[56]
data[57] => dcfifo_1tf1:auto_generated.data[57]
data[58] => dcfifo_1tf1:auto_generated.data[58]
data[59] => dcfifo_1tf1:auto_generated.data[59]
data[60] => dcfifo_1tf1:auto_generated.data[60]
data[61] => dcfifo_1tf1:auto_generated.data[61]
data[62] => dcfifo_1tf1:auto_generated.data[62]
data[63] => dcfifo_1tf1:auto_generated.data[63]
data[64] => dcfifo_1tf1:auto_generated.data[64]
data[65] => dcfifo_1tf1:auto_generated.data[65]
data[66] => dcfifo_1tf1:auto_generated.data[66]
data[67] => dcfifo_1tf1:auto_generated.data[67]
data[68] => dcfifo_1tf1:auto_generated.data[68]
data[69] => dcfifo_1tf1:auto_generated.data[69]
data[70] => dcfifo_1tf1:auto_generated.data[70]
data[71] => dcfifo_1tf1:auto_generated.data[71]
data[72] => dcfifo_1tf1:auto_generated.data[72]
data[73] => dcfifo_1tf1:auto_generated.data[73]
data[74] => dcfifo_1tf1:auto_generated.data[74]
data[75] => dcfifo_1tf1:auto_generated.data[75]
data[76] => dcfifo_1tf1:auto_generated.data[76]
data[77] => dcfifo_1tf1:auto_generated.data[77]
data[78] => dcfifo_1tf1:auto_generated.data[78]
data[79] => dcfifo_1tf1:auto_generated.data[79]
data[80] => dcfifo_1tf1:auto_generated.data[80]
data[81] => dcfifo_1tf1:auto_generated.data[81]
data[82] => dcfifo_1tf1:auto_generated.data[82]
data[83] => dcfifo_1tf1:auto_generated.data[83]
data[84] => dcfifo_1tf1:auto_generated.data[84]
data[85] => dcfifo_1tf1:auto_generated.data[85]
rdclk => dcfifo_1tf1:auto_generated.rdclk
rdreq => dcfifo_1tf1:auto_generated.rdreq
wrclk => dcfifo_1tf1:auto_generated.wrclk
wrreq => dcfifo_1tf1:auto_generated.wrreq
aclr => dcfifo_1tf1:auto_generated.aclr


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated
aclr => a_graycounter_f47:rdptr_g1p.aclr
aclr => a_graycounter_bic:wrptr_g1p.aclr
aclr => a_graycounter_aic:wrptr_gp.aclr
aclr => altsyncram_ni31:fifo_ram.aclr1
aclr => delayed_wrptr_g[3].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[3].IN0
aclr => rs_dgwp_reg[3].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => ws_dgrp_reg[3].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_ni31:fifo_ram.data_a[0]
data[1] => altsyncram_ni31:fifo_ram.data_a[1]
data[2] => altsyncram_ni31:fifo_ram.data_a[2]
data[3] => altsyncram_ni31:fifo_ram.data_a[3]
data[4] => altsyncram_ni31:fifo_ram.data_a[4]
data[5] => altsyncram_ni31:fifo_ram.data_a[5]
data[6] => altsyncram_ni31:fifo_ram.data_a[6]
data[7] => altsyncram_ni31:fifo_ram.data_a[7]
data[8] => altsyncram_ni31:fifo_ram.data_a[8]
data[9] => altsyncram_ni31:fifo_ram.data_a[9]
data[10] => altsyncram_ni31:fifo_ram.data_a[10]
data[11] => altsyncram_ni31:fifo_ram.data_a[11]
data[12] => altsyncram_ni31:fifo_ram.data_a[12]
data[13] => altsyncram_ni31:fifo_ram.data_a[13]
data[14] => altsyncram_ni31:fifo_ram.data_a[14]
data[15] => altsyncram_ni31:fifo_ram.data_a[15]
data[16] => altsyncram_ni31:fifo_ram.data_a[16]
data[17] => altsyncram_ni31:fifo_ram.data_a[17]
data[18] => altsyncram_ni31:fifo_ram.data_a[18]
data[19] => altsyncram_ni31:fifo_ram.data_a[19]
data[20] => altsyncram_ni31:fifo_ram.data_a[20]
data[21] => altsyncram_ni31:fifo_ram.data_a[21]
data[22] => altsyncram_ni31:fifo_ram.data_a[22]
data[23] => altsyncram_ni31:fifo_ram.data_a[23]
data[24] => altsyncram_ni31:fifo_ram.data_a[24]
data[25] => altsyncram_ni31:fifo_ram.data_a[25]
data[26] => altsyncram_ni31:fifo_ram.data_a[26]
data[27] => altsyncram_ni31:fifo_ram.data_a[27]
data[28] => altsyncram_ni31:fifo_ram.data_a[28]
data[29] => altsyncram_ni31:fifo_ram.data_a[29]
data[30] => altsyncram_ni31:fifo_ram.data_a[30]
data[31] => altsyncram_ni31:fifo_ram.data_a[31]
data[32] => altsyncram_ni31:fifo_ram.data_a[32]
data[33] => altsyncram_ni31:fifo_ram.data_a[33]
data[34] => altsyncram_ni31:fifo_ram.data_a[34]
data[35] => altsyncram_ni31:fifo_ram.data_a[35]
data[36] => altsyncram_ni31:fifo_ram.data_a[36]
data[37] => altsyncram_ni31:fifo_ram.data_a[37]
data[38] => altsyncram_ni31:fifo_ram.data_a[38]
data[39] => altsyncram_ni31:fifo_ram.data_a[39]
data[40] => altsyncram_ni31:fifo_ram.data_a[40]
data[41] => altsyncram_ni31:fifo_ram.data_a[41]
data[42] => altsyncram_ni31:fifo_ram.data_a[42]
data[43] => altsyncram_ni31:fifo_ram.data_a[43]
data[44] => altsyncram_ni31:fifo_ram.data_a[44]
data[45] => altsyncram_ni31:fifo_ram.data_a[45]
data[46] => altsyncram_ni31:fifo_ram.data_a[46]
data[47] => altsyncram_ni31:fifo_ram.data_a[47]
data[48] => altsyncram_ni31:fifo_ram.data_a[48]
data[49] => altsyncram_ni31:fifo_ram.data_a[49]
data[50] => altsyncram_ni31:fifo_ram.data_a[50]
data[51] => altsyncram_ni31:fifo_ram.data_a[51]
data[52] => altsyncram_ni31:fifo_ram.data_a[52]
data[53] => altsyncram_ni31:fifo_ram.data_a[53]
data[54] => altsyncram_ni31:fifo_ram.data_a[54]
data[55] => altsyncram_ni31:fifo_ram.data_a[55]
data[56] => altsyncram_ni31:fifo_ram.data_a[56]
data[57] => altsyncram_ni31:fifo_ram.data_a[57]
data[58] => altsyncram_ni31:fifo_ram.data_a[58]
data[59] => altsyncram_ni31:fifo_ram.data_a[59]
data[60] => altsyncram_ni31:fifo_ram.data_a[60]
data[61] => altsyncram_ni31:fifo_ram.data_a[61]
data[62] => altsyncram_ni31:fifo_ram.data_a[62]
data[63] => altsyncram_ni31:fifo_ram.data_a[63]
data[64] => altsyncram_ni31:fifo_ram.data_a[64]
data[65] => altsyncram_ni31:fifo_ram.data_a[65]
data[66] => altsyncram_ni31:fifo_ram.data_a[66]
data[67] => altsyncram_ni31:fifo_ram.data_a[67]
data[68] => altsyncram_ni31:fifo_ram.data_a[68]
data[69] => altsyncram_ni31:fifo_ram.data_a[69]
data[70] => altsyncram_ni31:fifo_ram.data_a[70]
data[71] => altsyncram_ni31:fifo_ram.data_a[71]
data[72] => altsyncram_ni31:fifo_ram.data_a[72]
data[73] => altsyncram_ni31:fifo_ram.data_a[73]
data[74] => altsyncram_ni31:fifo_ram.data_a[74]
data[75] => altsyncram_ni31:fifo_ram.data_a[75]
data[76] => altsyncram_ni31:fifo_ram.data_a[76]
data[77] => altsyncram_ni31:fifo_ram.data_a[77]
data[78] => altsyncram_ni31:fifo_ram.data_a[78]
data[79] => altsyncram_ni31:fifo_ram.data_a[79]
data[80] => altsyncram_ni31:fifo_ram.data_a[80]
data[81] => altsyncram_ni31:fifo_ram.data_a[81]
data[82] => altsyncram_ni31:fifo_ram.data_a[82]
data[83] => altsyncram_ni31:fifo_ram.data_a[83]
data[84] => altsyncram_ni31:fifo_ram.data_a[84]
data[85] => altsyncram_ni31:fifo_ram.data_a[85]
rdclk => a_graycounter_f47:rdptr_g1p.clock
rdclk => altsyncram_ni31:fifo_ram.clock1
rdclk => alt_synch_pipe_dkd:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_bic:wrptr_g1p.clock
wrclk => a_graycounter_aic:wrptr_gp.clock
wrclk => altsyncram_ni31:fifo_ram.clock0
wrclk => alt_synch_pipe_ekd:ws_dgrp.clock
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => valid_wrreq.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|a_graycounter_f47:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => parity6.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|a_graycounter_bic:wrptr_g1p
aclr => counter7a1.IN0
aclr => counter7a0.IN0
aclr => parity8.IN0
clock => counter7a0.CLK
clock => counter7a1.CLK
clock => counter7a2.CLK
clock => counter7a3.CLK
clock => parity8.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|a_graycounter_aic:wrptr_gp
aclr => counter10a[3].IN0
aclr => counter10a[2].IN0
aclr => counter10a[1].IN0
aclr => counter10a[0].IN0
aclr => parity9.IN0
clock => counter10a[3].CLK
clock => counter10a[2].CLK
clock => counter10a[1].CLK
clock => counter10a[0].CLK
clock => parity9.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
aclr1 => ram_block11a16.CLR1
aclr1 => ram_block11a17.CLR1
aclr1 => ram_block11a18.CLR1
aclr1 => ram_block11a19.CLR1
aclr1 => ram_block11a20.CLR1
aclr1 => ram_block11a21.CLR1
aclr1 => ram_block11a22.CLR1
aclr1 => ram_block11a23.CLR1
aclr1 => ram_block11a24.CLR1
aclr1 => ram_block11a25.CLR1
aclr1 => ram_block11a26.CLR1
aclr1 => ram_block11a27.CLR1
aclr1 => ram_block11a28.CLR1
aclr1 => ram_block11a29.CLR1
aclr1 => ram_block11a30.CLR1
aclr1 => ram_block11a31.CLR1
aclr1 => ram_block11a32.CLR1
aclr1 => ram_block11a33.CLR1
aclr1 => ram_block11a34.CLR1
aclr1 => ram_block11a35.CLR1
aclr1 => ram_block11a36.CLR1
aclr1 => ram_block11a37.CLR1
aclr1 => ram_block11a38.CLR1
aclr1 => ram_block11a39.CLR1
aclr1 => ram_block11a40.CLR1
aclr1 => ram_block11a41.CLR1
aclr1 => ram_block11a42.CLR1
aclr1 => ram_block11a43.CLR1
aclr1 => ram_block11a44.CLR1
aclr1 => ram_block11a45.CLR1
aclr1 => ram_block11a46.CLR1
aclr1 => ram_block11a47.CLR1
aclr1 => ram_block11a48.CLR1
aclr1 => ram_block11a49.CLR1
aclr1 => ram_block11a50.CLR1
aclr1 => ram_block11a51.CLR1
aclr1 => ram_block11a52.CLR1
aclr1 => ram_block11a53.CLR1
aclr1 => ram_block11a54.CLR1
aclr1 => ram_block11a55.CLR1
aclr1 => ram_block11a56.CLR1
aclr1 => ram_block11a57.CLR1
aclr1 => ram_block11a58.CLR1
aclr1 => ram_block11a59.CLR1
aclr1 => ram_block11a60.CLR1
aclr1 => ram_block11a61.CLR1
aclr1 => ram_block11a62.CLR1
aclr1 => ram_block11a63.CLR1
aclr1 => ram_block11a64.CLR1
aclr1 => ram_block11a65.CLR1
aclr1 => ram_block11a66.CLR1
aclr1 => ram_block11a67.CLR1
aclr1 => ram_block11a68.CLR1
aclr1 => ram_block11a69.CLR1
aclr1 => ram_block11a70.CLR1
aclr1 => ram_block11a71.CLR1
aclr1 => ram_block11a72.CLR1
aclr1 => ram_block11a73.CLR1
aclr1 => ram_block11a74.CLR1
aclr1 => ram_block11a75.CLR1
aclr1 => ram_block11a76.CLR1
aclr1 => ram_block11a77.CLR1
aclr1 => ram_block11a78.CLR1
aclr1 => ram_block11a79.CLR1
aclr1 => ram_block11a80.CLR1
aclr1 => ram_block11a81.CLR1
aclr1 => ram_block11a82.CLR1
aclr1 => ram_block11a83.CLR1
aclr1 => ram_block11a84.CLR1
aclr1 => ram_block11a85.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[0] => ram_block11a25.PORTAADDR
address_a[0] => ram_block11a26.PORTAADDR
address_a[0] => ram_block11a27.PORTAADDR
address_a[0] => ram_block11a28.PORTAADDR
address_a[0] => ram_block11a29.PORTAADDR
address_a[0] => ram_block11a30.PORTAADDR
address_a[0] => ram_block11a31.PORTAADDR
address_a[0] => ram_block11a32.PORTAADDR
address_a[0] => ram_block11a33.PORTAADDR
address_a[0] => ram_block11a34.PORTAADDR
address_a[0] => ram_block11a35.PORTAADDR
address_a[0] => ram_block11a36.PORTAADDR
address_a[0] => ram_block11a37.PORTAADDR
address_a[0] => ram_block11a38.PORTAADDR
address_a[0] => ram_block11a39.PORTAADDR
address_a[0] => ram_block11a40.PORTAADDR
address_a[0] => ram_block11a41.PORTAADDR
address_a[0] => ram_block11a42.PORTAADDR
address_a[0] => ram_block11a43.PORTAADDR
address_a[0] => ram_block11a44.PORTAADDR
address_a[0] => ram_block11a45.PORTAADDR
address_a[0] => ram_block11a46.PORTAADDR
address_a[0] => ram_block11a47.PORTAADDR
address_a[0] => ram_block11a48.PORTAADDR
address_a[0] => ram_block11a49.PORTAADDR
address_a[0] => ram_block11a50.PORTAADDR
address_a[0] => ram_block11a51.PORTAADDR
address_a[0] => ram_block11a52.PORTAADDR
address_a[0] => ram_block11a53.PORTAADDR
address_a[0] => ram_block11a54.PORTAADDR
address_a[0] => ram_block11a55.PORTAADDR
address_a[0] => ram_block11a56.PORTAADDR
address_a[0] => ram_block11a57.PORTAADDR
address_a[0] => ram_block11a58.PORTAADDR
address_a[0] => ram_block11a59.PORTAADDR
address_a[0] => ram_block11a60.PORTAADDR
address_a[0] => ram_block11a61.PORTAADDR
address_a[0] => ram_block11a62.PORTAADDR
address_a[0] => ram_block11a63.PORTAADDR
address_a[0] => ram_block11a64.PORTAADDR
address_a[0] => ram_block11a65.PORTAADDR
address_a[0] => ram_block11a66.PORTAADDR
address_a[0] => ram_block11a67.PORTAADDR
address_a[0] => ram_block11a68.PORTAADDR
address_a[0] => ram_block11a69.PORTAADDR
address_a[0] => ram_block11a70.PORTAADDR
address_a[0] => ram_block11a71.PORTAADDR
address_a[0] => ram_block11a72.PORTAADDR
address_a[0] => ram_block11a73.PORTAADDR
address_a[0] => ram_block11a74.PORTAADDR
address_a[0] => ram_block11a75.PORTAADDR
address_a[0] => ram_block11a76.PORTAADDR
address_a[0] => ram_block11a77.PORTAADDR
address_a[0] => ram_block11a78.PORTAADDR
address_a[0] => ram_block11a79.PORTAADDR
address_a[0] => ram_block11a80.PORTAADDR
address_a[0] => ram_block11a81.PORTAADDR
address_a[0] => ram_block11a82.PORTAADDR
address_a[0] => ram_block11a83.PORTAADDR
address_a[0] => ram_block11a84.PORTAADDR
address_a[0] => ram_block11a85.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[1] => ram_block11a25.PORTAADDR1
address_a[1] => ram_block11a26.PORTAADDR1
address_a[1] => ram_block11a27.PORTAADDR1
address_a[1] => ram_block11a28.PORTAADDR1
address_a[1] => ram_block11a29.PORTAADDR1
address_a[1] => ram_block11a30.PORTAADDR1
address_a[1] => ram_block11a31.PORTAADDR1
address_a[1] => ram_block11a32.PORTAADDR1
address_a[1] => ram_block11a33.PORTAADDR1
address_a[1] => ram_block11a34.PORTAADDR1
address_a[1] => ram_block11a35.PORTAADDR1
address_a[1] => ram_block11a36.PORTAADDR1
address_a[1] => ram_block11a37.PORTAADDR1
address_a[1] => ram_block11a38.PORTAADDR1
address_a[1] => ram_block11a39.PORTAADDR1
address_a[1] => ram_block11a40.PORTAADDR1
address_a[1] => ram_block11a41.PORTAADDR1
address_a[1] => ram_block11a42.PORTAADDR1
address_a[1] => ram_block11a43.PORTAADDR1
address_a[1] => ram_block11a44.PORTAADDR1
address_a[1] => ram_block11a45.PORTAADDR1
address_a[1] => ram_block11a46.PORTAADDR1
address_a[1] => ram_block11a47.PORTAADDR1
address_a[1] => ram_block11a48.PORTAADDR1
address_a[1] => ram_block11a49.PORTAADDR1
address_a[1] => ram_block11a50.PORTAADDR1
address_a[1] => ram_block11a51.PORTAADDR1
address_a[1] => ram_block11a52.PORTAADDR1
address_a[1] => ram_block11a53.PORTAADDR1
address_a[1] => ram_block11a54.PORTAADDR1
address_a[1] => ram_block11a55.PORTAADDR1
address_a[1] => ram_block11a56.PORTAADDR1
address_a[1] => ram_block11a57.PORTAADDR1
address_a[1] => ram_block11a58.PORTAADDR1
address_a[1] => ram_block11a59.PORTAADDR1
address_a[1] => ram_block11a60.PORTAADDR1
address_a[1] => ram_block11a61.PORTAADDR1
address_a[1] => ram_block11a62.PORTAADDR1
address_a[1] => ram_block11a63.PORTAADDR1
address_a[1] => ram_block11a64.PORTAADDR1
address_a[1] => ram_block11a65.PORTAADDR1
address_a[1] => ram_block11a66.PORTAADDR1
address_a[1] => ram_block11a67.PORTAADDR1
address_a[1] => ram_block11a68.PORTAADDR1
address_a[1] => ram_block11a69.PORTAADDR1
address_a[1] => ram_block11a70.PORTAADDR1
address_a[1] => ram_block11a71.PORTAADDR1
address_a[1] => ram_block11a72.PORTAADDR1
address_a[1] => ram_block11a73.PORTAADDR1
address_a[1] => ram_block11a74.PORTAADDR1
address_a[1] => ram_block11a75.PORTAADDR1
address_a[1] => ram_block11a76.PORTAADDR1
address_a[1] => ram_block11a77.PORTAADDR1
address_a[1] => ram_block11a78.PORTAADDR1
address_a[1] => ram_block11a79.PORTAADDR1
address_a[1] => ram_block11a80.PORTAADDR1
address_a[1] => ram_block11a81.PORTAADDR1
address_a[1] => ram_block11a82.PORTAADDR1
address_a[1] => ram_block11a83.PORTAADDR1
address_a[1] => ram_block11a84.PORTAADDR1
address_a[1] => ram_block11a85.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[2] => ram_block11a25.PORTAADDR2
address_a[2] => ram_block11a26.PORTAADDR2
address_a[2] => ram_block11a27.PORTAADDR2
address_a[2] => ram_block11a28.PORTAADDR2
address_a[2] => ram_block11a29.PORTAADDR2
address_a[2] => ram_block11a30.PORTAADDR2
address_a[2] => ram_block11a31.PORTAADDR2
address_a[2] => ram_block11a32.PORTAADDR2
address_a[2] => ram_block11a33.PORTAADDR2
address_a[2] => ram_block11a34.PORTAADDR2
address_a[2] => ram_block11a35.PORTAADDR2
address_a[2] => ram_block11a36.PORTAADDR2
address_a[2] => ram_block11a37.PORTAADDR2
address_a[2] => ram_block11a38.PORTAADDR2
address_a[2] => ram_block11a39.PORTAADDR2
address_a[2] => ram_block11a40.PORTAADDR2
address_a[2] => ram_block11a41.PORTAADDR2
address_a[2] => ram_block11a42.PORTAADDR2
address_a[2] => ram_block11a43.PORTAADDR2
address_a[2] => ram_block11a44.PORTAADDR2
address_a[2] => ram_block11a45.PORTAADDR2
address_a[2] => ram_block11a46.PORTAADDR2
address_a[2] => ram_block11a47.PORTAADDR2
address_a[2] => ram_block11a48.PORTAADDR2
address_a[2] => ram_block11a49.PORTAADDR2
address_a[2] => ram_block11a50.PORTAADDR2
address_a[2] => ram_block11a51.PORTAADDR2
address_a[2] => ram_block11a52.PORTAADDR2
address_a[2] => ram_block11a53.PORTAADDR2
address_a[2] => ram_block11a54.PORTAADDR2
address_a[2] => ram_block11a55.PORTAADDR2
address_a[2] => ram_block11a56.PORTAADDR2
address_a[2] => ram_block11a57.PORTAADDR2
address_a[2] => ram_block11a58.PORTAADDR2
address_a[2] => ram_block11a59.PORTAADDR2
address_a[2] => ram_block11a60.PORTAADDR2
address_a[2] => ram_block11a61.PORTAADDR2
address_a[2] => ram_block11a62.PORTAADDR2
address_a[2] => ram_block11a63.PORTAADDR2
address_a[2] => ram_block11a64.PORTAADDR2
address_a[2] => ram_block11a65.PORTAADDR2
address_a[2] => ram_block11a66.PORTAADDR2
address_a[2] => ram_block11a67.PORTAADDR2
address_a[2] => ram_block11a68.PORTAADDR2
address_a[2] => ram_block11a69.PORTAADDR2
address_a[2] => ram_block11a70.PORTAADDR2
address_a[2] => ram_block11a71.PORTAADDR2
address_a[2] => ram_block11a72.PORTAADDR2
address_a[2] => ram_block11a73.PORTAADDR2
address_a[2] => ram_block11a74.PORTAADDR2
address_a[2] => ram_block11a75.PORTAADDR2
address_a[2] => ram_block11a76.PORTAADDR2
address_a[2] => ram_block11a77.PORTAADDR2
address_a[2] => ram_block11a78.PORTAADDR2
address_a[2] => ram_block11a79.PORTAADDR2
address_a[2] => ram_block11a80.PORTAADDR2
address_a[2] => ram_block11a81.PORTAADDR2
address_a[2] => ram_block11a82.PORTAADDR2
address_a[2] => ram_block11a83.PORTAADDR2
address_a[2] => ram_block11a84.PORTAADDR2
address_a[2] => ram_block11a85.PORTAADDR2
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[0] => ram_block11a25.PORTBADDR
address_b[0] => ram_block11a26.PORTBADDR
address_b[0] => ram_block11a27.PORTBADDR
address_b[0] => ram_block11a28.PORTBADDR
address_b[0] => ram_block11a29.PORTBADDR
address_b[0] => ram_block11a30.PORTBADDR
address_b[0] => ram_block11a31.PORTBADDR
address_b[0] => ram_block11a32.PORTBADDR
address_b[0] => ram_block11a33.PORTBADDR
address_b[0] => ram_block11a34.PORTBADDR
address_b[0] => ram_block11a35.PORTBADDR
address_b[0] => ram_block11a36.PORTBADDR
address_b[0] => ram_block11a37.PORTBADDR
address_b[0] => ram_block11a38.PORTBADDR
address_b[0] => ram_block11a39.PORTBADDR
address_b[0] => ram_block11a40.PORTBADDR
address_b[0] => ram_block11a41.PORTBADDR
address_b[0] => ram_block11a42.PORTBADDR
address_b[0] => ram_block11a43.PORTBADDR
address_b[0] => ram_block11a44.PORTBADDR
address_b[0] => ram_block11a45.PORTBADDR
address_b[0] => ram_block11a46.PORTBADDR
address_b[0] => ram_block11a47.PORTBADDR
address_b[0] => ram_block11a48.PORTBADDR
address_b[0] => ram_block11a49.PORTBADDR
address_b[0] => ram_block11a50.PORTBADDR
address_b[0] => ram_block11a51.PORTBADDR
address_b[0] => ram_block11a52.PORTBADDR
address_b[0] => ram_block11a53.PORTBADDR
address_b[0] => ram_block11a54.PORTBADDR
address_b[0] => ram_block11a55.PORTBADDR
address_b[0] => ram_block11a56.PORTBADDR
address_b[0] => ram_block11a57.PORTBADDR
address_b[0] => ram_block11a58.PORTBADDR
address_b[0] => ram_block11a59.PORTBADDR
address_b[0] => ram_block11a60.PORTBADDR
address_b[0] => ram_block11a61.PORTBADDR
address_b[0] => ram_block11a62.PORTBADDR
address_b[0] => ram_block11a63.PORTBADDR
address_b[0] => ram_block11a64.PORTBADDR
address_b[0] => ram_block11a65.PORTBADDR
address_b[0] => ram_block11a66.PORTBADDR
address_b[0] => ram_block11a67.PORTBADDR
address_b[0] => ram_block11a68.PORTBADDR
address_b[0] => ram_block11a69.PORTBADDR
address_b[0] => ram_block11a70.PORTBADDR
address_b[0] => ram_block11a71.PORTBADDR
address_b[0] => ram_block11a72.PORTBADDR
address_b[0] => ram_block11a73.PORTBADDR
address_b[0] => ram_block11a74.PORTBADDR
address_b[0] => ram_block11a75.PORTBADDR
address_b[0] => ram_block11a76.PORTBADDR
address_b[0] => ram_block11a77.PORTBADDR
address_b[0] => ram_block11a78.PORTBADDR
address_b[0] => ram_block11a79.PORTBADDR
address_b[0] => ram_block11a80.PORTBADDR
address_b[0] => ram_block11a81.PORTBADDR
address_b[0] => ram_block11a82.PORTBADDR
address_b[0] => ram_block11a83.PORTBADDR
address_b[0] => ram_block11a84.PORTBADDR
address_b[0] => ram_block11a85.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[1] => ram_block11a25.PORTBADDR1
address_b[1] => ram_block11a26.PORTBADDR1
address_b[1] => ram_block11a27.PORTBADDR1
address_b[1] => ram_block11a28.PORTBADDR1
address_b[1] => ram_block11a29.PORTBADDR1
address_b[1] => ram_block11a30.PORTBADDR1
address_b[1] => ram_block11a31.PORTBADDR1
address_b[1] => ram_block11a32.PORTBADDR1
address_b[1] => ram_block11a33.PORTBADDR1
address_b[1] => ram_block11a34.PORTBADDR1
address_b[1] => ram_block11a35.PORTBADDR1
address_b[1] => ram_block11a36.PORTBADDR1
address_b[1] => ram_block11a37.PORTBADDR1
address_b[1] => ram_block11a38.PORTBADDR1
address_b[1] => ram_block11a39.PORTBADDR1
address_b[1] => ram_block11a40.PORTBADDR1
address_b[1] => ram_block11a41.PORTBADDR1
address_b[1] => ram_block11a42.PORTBADDR1
address_b[1] => ram_block11a43.PORTBADDR1
address_b[1] => ram_block11a44.PORTBADDR1
address_b[1] => ram_block11a45.PORTBADDR1
address_b[1] => ram_block11a46.PORTBADDR1
address_b[1] => ram_block11a47.PORTBADDR1
address_b[1] => ram_block11a48.PORTBADDR1
address_b[1] => ram_block11a49.PORTBADDR1
address_b[1] => ram_block11a50.PORTBADDR1
address_b[1] => ram_block11a51.PORTBADDR1
address_b[1] => ram_block11a52.PORTBADDR1
address_b[1] => ram_block11a53.PORTBADDR1
address_b[1] => ram_block11a54.PORTBADDR1
address_b[1] => ram_block11a55.PORTBADDR1
address_b[1] => ram_block11a56.PORTBADDR1
address_b[1] => ram_block11a57.PORTBADDR1
address_b[1] => ram_block11a58.PORTBADDR1
address_b[1] => ram_block11a59.PORTBADDR1
address_b[1] => ram_block11a60.PORTBADDR1
address_b[1] => ram_block11a61.PORTBADDR1
address_b[1] => ram_block11a62.PORTBADDR1
address_b[1] => ram_block11a63.PORTBADDR1
address_b[1] => ram_block11a64.PORTBADDR1
address_b[1] => ram_block11a65.PORTBADDR1
address_b[1] => ram_block11a66.PORTBADDR1
address_b[1] => ram_block11a67.PORTBADDR1
address_b[1] => ram_block11a68.PORTBADDR1
address_b[1] => ram_block11a69.PORTBADDR1
address_b[1] => ram_block11a70.PORTBADDR1
address_b[1] => ram_block11a71.PORTBADDR1
address_b[1] => ram_block11a72.PORTBADDR1
address_b[1] => ram_block11a73.PORTBADDR1
address_b[1] => ram_block11a74.PORTBADDR1
address_b[1] => ram_block11a75.PORTBADDR1
address_b[1] => ram_block11a76.PORTBADDR1
address_b[1] => ram_block11a77.PORTBADDR1
address_b[1] => ram_block11a78.PORTBADDR1
address_b[1] => ram_block11a79.PORTBADDR1
address_b[1] => ram_block11a80.PORTBADDR1
address_b[1] => ram_block11a81.PORTBADDR1
address_b[1] => ram_block11a82.PORTBADDR1
address_b[1] => ram_block11a83.PORTBADDR1
address_b[1] => ram_block11a84.PORTBADDR1
address_b[1] => ram_block11a85.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[2] => ram_block11a25.PORTBADDR2
address_b[2] => ram_block11a26.PORTBADDR2
address_b[2] => ram_block11a27.PORTBADDR2
address_b[2] => ram_block11a28.PORTBADDR2
address_b[2] => ram_block11a29.PORTBADDR2
address_b[2] => ram_block11a30.PORTBADDR2
address_b[2] => ram_block11a31.PORTBADDR2
address_b[2] => ram_block11a32.PORTBADDR2
address_b[2] => ram_block11a33.PORTBADDR2
address_b[2] => ram_block11a34.PORTBADDR2
address_b[2] => ram_block11a35.PORTBADDR2
address_b[2] => ram_block11a36.PORTBADDR2
address_b[2] => ram_block11a37.PORTBADDR2
address_b[2] => ram_block11a38.PORTBADDR2
address_b[2] => ram_block11a39.PORTBADDR2
address_b[2] => ram_block11a40.PORTBADDR2
address_b[2] => ram_block11a41.PORTBADDR2
address_b[2] => ram_block11a42.PORTBADDR2
address_b[2] => ram_block11a43.PORTBADDR2
address_b[2] => ram_block11a44.PORTBADDR2
address_b[2] => ram_block11a45.PORTBADDR2
address_b[2] => ram_block11a46.PORTBADDR2
address_b[2] => ram_block11a47.PORTBADDR2
address_b[2] => ram_block11a48.PORTBADDR2
address_b[2] => ram_block11a49.PORTBADDR2
address_b[2] => ram_block11a50.PORTBADDR2
address_b[2] => ram_block11a51.PORTBADDR2
address_b[2] => ram_block11a52.PORTBADDR2
address_b[2] => ram_block11a53.PORTBADDR2
address_b[2] => ram_block11a54.PORTBADDR2
address_b[2] => ram_block11a55.PORTBADDR2
address_b[2] => ram_block11a56.PORTBADDR2
address_b[2] => ram_block11a57.PORTBADDR2
address_b[2] => ram_block11a58.PORTBADDR2
address_b[2] => ram_block11a59.PORTBADDR2
address_b[2] => ram_block11a60.PORTBADDR2
address_b[2] => ram_block11a61.PORTBADDR2
address_b[2] => ram_block11a62.PORTBADDR2
address_b[2] => ram_block11a63.PORTBADDR2
address_b[2] => ram_block11a64.PORTBADDR2
address_b[2] => ram_block11a65.PORTBADDR2
address_b[2] => ram_block11a66.PORTBADDR2
address_b[2] => ram_block11a67.PORTBADDR2
address_b[2] => ram_block11a68.PORTBADDR2
address_b[2] => ram_block11a69.PORTBADDR2
address_b[2] => ram_block11a70.PORTBADDR2
address_b[2] => ram_block11a71.PORTBADDR2
address_b[2] => ram_block11a72.PORTBADDR2
address_b[2] => ram_block11a73.PORTBADDR2
address_b[2] => ram_block11a74.PORTBADDR2
address_b[2] => ram_block11a75.PORTBADDR2
address_b[2] => ram_block11a76.PORTBADDR2
address_b[2] => ram_block11a77.PORTBADDR2
address_b[2] => ram_block11a78.PORTBADDR2
address_b[2] => ram_block11a79.PORTBADDR2
address_b[2] => ram_block11a80.PORTBADDR2
address_b[2] => ram_block11a81.PORTBADDR2
address_b[2] => ram_block11a82.PORTBADDR2
address_b[2] => ram_block11a83.PORTBADDR2
address_b[2] => ram_block11a84.PORTBADDR2
address_b[2] => ram_block11a85.PORTBADDR2
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
addressstall_b => ram_block11a22.PORTBADDRSTALL
addressstall_b => ram_block11a23.PORTBADDRSTALL
addressstall_b => ram_block11a24.PORTBADDRSTALL
addressstall_b => ram_block11a25.PORTBADDRSTALL
addressstall_b => ram_block11a26.PORTBADDRSTALL
addressstall_b => ram_block11a27.PORTBADDRSTALL
addressstall_b => ram_block11a28.PORTBADDRSTALL
addressstall_b => ram_block11a29.PORTBADDRSTALL
addressstall_b => ram_block11a30.PORTBADDRSTALL
addressstall_b => ram_block11a31.PORTBADDRSTALL
addressstall_b => ram_block11a32.PORTBADDRSTALL
addressstall_b => ram_block11a33.PORTBADDRSTALL
addressstall_b => ram_block11a34.PORTBADDRSTALL
addressstall_b => ram_block11a35.PORTBADDRSTALL
addressstall_b => ram_block11a36.PORTBADDRSTALL
addressstall_b => ram_block11a37.PORTBADDRSTALL
addressstall_b => ram_block11a38.PORTBADDRSTALL
addressstall_b => ram_block11a39.PORTBADDRSTALL
addressstall_b => ram_block11a40.PORTBADDRSTALL
addressstall_b => ram_block11a41.PORTBADDRSTALL
addressstall_b => ram_block11a42.PORTBADDRSTALL
addressstall_b => ram_block11a43.PORTBADDRSTALL
addressstall_b => ram_block11a44.PORTBADDRSTALL
addressstall_b => ram_block11a45.PORTBADDRSTALL
addressstall_b => ram_block11a46.PORTBADDRSTALL
addressstall_b => ram_block11a47.PORTBADDRSTALL
addressstall_b => ram_block11a48.PORTBADDRSTALL
addressstall_b => ram_block11a49.PORTBADDRSTALL
addressstall_b => ram_block11a50.PORTBADDRSTALL
addressstall_b => ram_block11a51.PORTBADDRSTALL
addressstall_b => ram_block11a52.PORTBADDRSTALL
addressstall_b => ram_block11a53.PORTBADDRSTALL
addressstall_b => ram_block11a54.PORTBADDRSTALL
addressstall_b => ram_block11a55.PORTBADDRSTALL
addressstall_b => ram_block11a56.PORTBADDRSTALL
addressstall_b => ram_block11a57.PORTBADDRSTALL
addressstall_b => ram_block11a58.PORTBADDRSTALL
addressstall_b => ram_block11a59.PORTBADDRSTALL
addressstall_b => ram_block11a60.PORTBADDRSTALL
addressstall_b => ram_block11a61.PORTBADDRSTALL
addressstall_b => ram_block11a62.PORTBADDRSTALL
addressstall_b => ram_block11a63.PORTBADDRSTALL
addressstall_b => ram_block11a64.PORTBADDRSTALL
addressstall_b => ram_block11a65.PORTBADDRSTALL
addressstall_b => ram_block11a66.PORTBADDRSTALL
addressstall_b => ram_block11a67.PORTBADDRSTALL
addressstall_b => ram_block11a68.PORTBADDRSTALL
addressstall_b => ram_block11a69.PORTBADDRSTALL
addressstall_b => ram_block11a70.PORTBADDRSTALL
addressstall_b => ram_block11a71.PORTBADDRSTALL
addressstall_b => ram_block11a72.PORTBADDRSTALL
addressstall_b => ram_block11a73.PORTBADDRSTALL
addressstall_b => ram_block11a74.PORTBADDRSTALL
addressstall_b => ram_block11a75.PORTBADDRSTALL
addressstall_b => ram_block11a76.PORTBADDRSTALL
addressstall_b => ram_block11a77.PORTBADDRSTALL
addressstall_b => ram_block11a78.PORTBADDRSTALL
addressstall_b => ram_block11a79.PORTBADDRSTALL
addressstall_b => ram_block11a80.PORTBADDRSTALL
addressstall_b => ram_block11a81.PORTBADDRSTALL
addressstall_b => ram_block11a82.PORTBADDRSTALL
addressstall_b => ram_block11a83.PORTBADDRSTALL
addressstall_b => ram_block11a84.PORTBADDRSTALL
addressstall_b => ram_block11a85.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock0 => ram_block11a25.CLK0
clock0 => ram_block11a26.CLK0
clock0 => ram_block11a27.CLK0
clock0 => ram_block11a28.CLK0
clock0 => ram_block11a29.CLK0
clock0 => ram_block11a30.CLK0
clock0 => ram_block11a31.CLK0
clock0 => ram_block11a32.CLK0
clock0 => ram_block11a33.CLK0
clock0 => ram_block11a34.CLK0
clock0 => ram_block11a35.CLK0
clock0 => ram_block11a36.CLK0
clock0 => ram_block11a37.CLK0
clock0 => ram_block11a38.CLK0
clock0 => ram_block11a39.CLK0
clock0 => ram_block11a40.CLK0
clock0 => ram_block11a41.CLK0
clock0 => ram_block11a42.CLK0
clock0 => ram_block11a43.CLK0
clock0 => ram_block11a44.CLK0
clock0 => ram_block11a45.CLK0
clock0 => ram_block11a46.CLK0
clock0 => ram_block11a47.CLK0
clock0 => ram_block11a48.CLK0
clock0 => ram_block11a49.CLK0
clock0 => ram_block11a50.CLK0
clock0 => ram_block11a51.CLK0
clock0 => ram_block11a52.CLK0
clock0 => ram_block11a53.CLK0
clock0 => ram_block11a54.CLK0
clock0 => ram_block11a55.CLK0
clock0 => ram_block11a56.CLK0
clock0 => ram_block11a57.CLK0
clock0 => ram_block11a58.CLK0
clock0 => ram_block11a59.CLK0
clock0 => ram_block11a60.CLK0
clock0 => ram_block11a61.CLK0
clock0 => ram_block11a62.CLK0
clock0 => ram_block11a63.CLK0
clock0 => ram_block11a64.CLK0
clock0 => ram_block11a65.CLK0
clock0 => ram_block11a66.CLK0
clock0 => ram_block11a67.CLK0
clock0 => ram_block11a68.CLK0
clock0 => ram_block11a69.CLK0
clock0 => ram_block11a70.CLK0
clock0 => ram_block11a71.CLK0
clock0 => ram_block11a72.CLK0
clock0 => ram_block11a73.CLK0
clock0 => ram_block11a74.CLK0
clock0 => ram_block11a75.CLK0
clock0 => ram_block11a76.CLK0
clock0 => ram_block11a77.CLK0
clock0 => ram_block11a78.CLK0
clock0 => ram_block11a79.CLK0
clock0 => ram_block11a80.CLK0
clock0 => ram_block11a81.CLK0
clock0 => ram_block11a82.CLK0
clock0 => ram_block11a83.CLK0
clock0 => ram_block11a84.CLK0
clock0 => ram_block11a85.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
clock1 => ram_block11a25.CLK1
clock1 => ram_block11a26.CLK1
clock1 => ram_block11a27.CLK1
clock1 => ram_block11a28.CLK1
clock1 => ram_block11a29.CLK1
clock1 => ram_block11a30.CLK1
clock1 => ram_block11a31.CLK1
clock1 => ram_block11a32.CLK1
clock1 => ram_block11a33.CLK1
clock1 => ram_block11a34.CLK1
clock1 => ram_block11a35.CLK1
clock1 => ram_block11a36.CLK1
clock1 => ram_block11a37.CLK1
clock1 => ram_block11a38.CLK1
clock1 => ram_block11a39.CLK1
clock1 => ram_block11a40.CLK1
clock1 => ram_block11a41.CLK1
clock1 => ram_block11a42.CLK1
clock1 => ram_block11a43.CLK1
clock1 => ram_block11a44.CLK1
clock1 => ram_block11a45.CLK1
clock1 => ram_block11a46.CLK1
clock1 => ram_block11a47.CLK1
clock1 => ram_block11a48.CLK1
clock1 => ram_block11a49.CLK1
clock1 => ram_block11a50.CLK1
clock1 => ram_block11a51.CLK1
clock1 => ram_block11a52.CLK1
clock1 => ram_block11a53.CLK1
clock1 => ram_block11a54.CLK1
clock1 => ram_block11a55.CLK1
clock1 => ram_block11a56.CLK1
clock1 => ram_block11a57.CLK1
clock1 => ram_block11a58.CLK1
clock1 => ram_block11a59.CLK1
clock1 => ram_block11a60.CLK1
clock1 => ram_block11a61.CLK1
clock1 => ram_block11a62.CLK1
clock1 => ram_block11a63.CLK1
clock1 => ram_block11a64.CLK1
clock1 => ram_block11a65.CLK1
clock1 => ram_block11a66.CLK1
clock1 => ram_block11a67.CLK1
clock1 => ram_block11a68.CLK1
clock1 => ram_block11a69.CLK1
clock1 => ram_block11a70.CLK1
clock1 => ram_block11a71.CLK1
clock1 => ram_block11a72.CLK1
clock1 => ram_block11a73.CLK1
clock1 => ram_block11a74.CLK1
clock1 => ram_block11a75.CLK1
clock1 => ram_block11a76.CLK1
clock1 => ram_block11a77.CLK1
clock1 => ram_block11a78.CLK1
clock1 => ram_block11a79.CLK1
clock1 => ram_block11a80.CLK1
clock1 => ram_block11a81.CLK1
clock1 => ram_block11a82.CLK1
clock1 => ram_block11a83.CLK1
clock1 => ram_block11a84.CLK1
clock1 => ram_block11a85.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
clocken1 => ram_block11a16.ENA1
clocken1 => ram_block11a17.ENA1
clocken1 => ram_block11a18.ENA1
clocken1 => ram_block11a19.ENA1
clocken1 => ram_block11a20.ENA1
clocken1 => ram_block11a21.ENA1
clocken1 => ram_block11a22.ENA1
clocken1 => ram_block11a23.ENA1
clocken1 => ram_block11a24.ENA1
clocken1 => ram_block11a25.ENA1
clocken1 => ram_block11a26.ENA1
clocken1 => ram_block11a27.ENA1
clocken1 => ram_block11a28.ENA1
clocken1 => ram_block11a29.ENA1
clocken1 => ram_block11a30.ENA1
clocken1 => ram_block11a31.ENA1
clocken1 => ram_block11a32.ENA1
clocken1 => ram_block11a33.ENA1
clocken1 => ram_block11a34.ENA1
clocken1 => ram_block11a35.ENA1
clocken1 => ram_block11a36.ENA1
clocken1 => ram_block11a37.ENA1
clocken1 => ram_block11a38.ENA1
clocken1 => ram_block11a39.ENA1
clocken1 => ram_block11a40.ENA1
clocken1 => ram_block11a41.ENA1
clocken1 => ram_block11a42.ENA1
clocken1 => ram_block11a43.ENA1
clocken1 => ram_block11a44.ENA1
clocken1 => ram_block11a45.ENA1
clocken1 => ram_block11a46.ENA1
clocken1 => ram_block11a47.ENA1
clocken1 => ram_block11a48.ENA1
clocken1 => ram_block11a49.ENA1
clocken1 => ram_block11a50.ENA1
clocken1 => ram_block11a51.ENA1
clocken1 => ram_block11a52.ENA1
clocken1 => ram_block11a53.ENA1
clocken1 => ram_block11a54.ENA1
clocken1 => ram_block11a55.ENA1
clocken1 => ram_block11a56.ENA1
clocken1 => ram_block11a57.ENA1
clocken1 => ram_block11a58.ENA1
clocken1 => ram_block11a59.ENA1
clocken1 => ram_block11a60.ENA1
clocken1 => ram_block11a61.ENA1
clocken1 => ram_block11a62.ENA1
clocken1 => ram_block11a63.ENA1
clocken1 => ram_block11a64.ENA1
clocken1 => ram_block11a65.ENA1
clocken1 => ram_block11a66.ENA1
clocken1 => ram_block11a67.ENA1
clocken1 => ram_block11a68.ENA1
clocken1 => ram_block11a69.ENA1
clocken1 => ram_block11a70.ENA1
clocken1 => ram_block11a71.ENA1
clocken1 => ram_block11a72.ENA1
clocken1 => ram_block11a73.ENA1
clocken1 => ram_block11a74.ENA1
clocken1 => ram_block11a75.ENA1
clocken1 => ram_block11a76.ENA1
clocken1 => ram_block11a77.ENA1
clocken1 => ram_block11a78.ENA1
clocken1 => ram_block11a79.ENA1
clocken1 => ram_block11a80.ENA1
clocken1 => ram_block11a81.ENA1
clocken1 => ram_block11a82.ENA1
clocken1 => ram_block11a83.ENA1
clocken1 => ram_block11a84.ENA1
clocken1 => ram_block11a85.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[18] => ram_block11a18.PORTADATAIN
data_a[19] => ram_block11a19.PORTADATAIN
data_a[20] => ram_block11a20.PORTADATAIN
data_a[21] => ram_block11a21.PORTADATAIN
data_a[22] => ram_block11a22.PORTADATAIN
data_a[23] => ram_block11a23.PORTADATAIN
data_a[24] => ram_block11a24.PORTADATAIN
data_a[25] => ram_block11a25.PORTADATAIN
data_a[26] => ram_block11a26.PORTADATAIN
data_a[27] => ram_block11a27.PORTADATAIN
data_a[28] => ram_block11a28.PORTADATAIN
data_a[29] => ram_block11a29.PORTADATAIN
data_a[30] => ram_block11a30.PORTADATAIN
data_a[31] => ram_block11a31.PORTADATAIN
data_a[32] => ram_block11a32.PORTADATAIN
data_a[33] => ram_block11a33.PORTADATAIN
data_a[34] => ram_block11a34.PORTADATAIN
data_a[35] => ram_block11a35.PORTADATAIN
data_a[36] => ram_block11a36.PORTADATAIN
data_a[37] => ram_block11a37.PORTADATAIN
data_a[38] => ram_block11a38.PORTADATAIN
data_a[39] => ram_block11a39.PORTADATAIN
data_a[40] => ram_block11a40.PORTADATAIN
data_a[41] => ram_block11a41.PORTADATAIN
data_a[42] => ram_block11a42.PORTADATAIN
data_a[43] => ram_block11a43.PORTADATAIN
data_a[44] => ram_block11a44.PORTADATAIN
data_a[45] => ram_block11a45.PORTADATAIN
data_a[46] => ram_block11a46.PORTADATAIN
data_a[47] => ram_block11a47.PORTADATAIN
data_a[48] => ram_block11a48.PORTADATAIN
data_a[49] => ram_block11a49.PORTADATAIN
data_a[50] => ram_block11a50.PORTADATAIN
data_a[51] => ram_block11a51.PORTADATAIN
data_a[52] => ram_block11a52.PORTADATAIN
data_a[53] => ram_block11a53.PORTADATAIN
data_a[54] => ram_block11a54.PORTADATAIN
data_a[55] => ram_block11a55.PORTADATAIN
data_a[56] => ram_block11a56.PORTADATAIN
data_a[57] => ram_block11a57.PORTADATAIN
data_a[58] => ram_block11a58.PORTADATAIN
data_a[59] => ram_block11a59.PORTADATAIN
data_a[60] => ram_block11a60.PORTADATAIN
data_a[61] => ram_block11a61.PORTADATAIN
data_a[62] => ram_block11a62.PORTADATAIN
data_a[63] => ram_block11a63.PORTADATAIN
data_a[64] => ram_block11a64.PORTADATAIN
data_a[65] => ram_block11a65.PORTADATAIN
data_a[66] => ram_block11a66.PORTADATAIN
data_a[67] => ram_block11a67.PORTADATAIN
data_a[68] => ram_block11a68.PORTADATAIN
data_a[69] => ram_block11a69.PORTADATAIN
data_a[70] => ram_block11a70.PORTADATAIN
data_a[71] => ram_block11a71.PORTADATAIN
data_a[72] => ram_block11a72.PORTADATAIN
data_a[73] => ram_block11a73.PORTADATAIN
data_a[74] => ram_block11a74.PORTADATAIN
data_a[75] => ram_block11a75.PORTADATAIN
data_a[76] => ram_block11a76.PORTADATAIN
data_a[77] => ram_block11a77.PORTADATAIN
data_a[78] => ram_block11a78.PORTADATAIN
data_a[79] => ram_block11a79.PORTADATAIN
data_a[80] => ram_block11a80.PORTADATAIN
data_a[81] => ram_block11a81.PORTADATAIN
data_a[82] => ram_block11a82.PORTADATAIN
data_a[83] => ram_block11a83.PORTADATAIN
data_a[84] => ram_block11a84.PORTADATAIN
data_a[85] => ram_block11a85.PORTADATAIN
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a18.PORTAWE
wren_a => ram_block11a19.PORTAWE
wren_a => ram_block11a20.PORTAWE
wren_a => ram_block11a21.PORTAWE
wren_a => ram_block11a22.PORTAWE
wren_a => ram_block11a23.PORTAWE
wren_a => ram_block11a24.PORTAWE
wren_a => ram_block11a25.PORTAWE
wren_a => ram_block11a26.PORTAWE
wren_a => ram_block11a27.PORTAWE
wren_a => ram_block11a28.PORTAWE
wren_a => ram_block11a29.PORTAWE
wren_a => ram_block11a30.PORTAWE
wren_a => ram_block11a31.PORTAWE
wren_a => ram_block11a32.PORTAWE
wren_a => ram_block11a33.PORTAWE
wren_a => ram_block11a34.PORTAWE
wren_a => ram_block11a35.PORTAWE
wren_a => ram_block11a36.PORTAWE
wren_a => ram_block11a37.PORTAWE
wren_a => ram_block11a38.PORTAWE
wren_a => ram_block11a39.PORTAWE
wren_a => ram_block11a40.PORTAWE
wren_a => ram_block11a41.PORTAWE
wren_a => ram_block11a42.PORTAWE
wren_a => ram_block11a43.PORTAWE
wren_a => ram_block11a44.PORTAWE
wren_a => ram_block11a45.PORTAWE
wren_a => ram_block11a46.PORTAWE
wren_a => ram_block11a47.PORTAWE
wren_a => ram_block11a48.PORTAWE
wren_a => ram_block11a49.PORTAWE
wren_a => ram_block11a50.PORTAWE
wren_a => ram_block11a51.PORTAWE
wren_a => ram_block11a52.PORTAWE
wren_a => ram_block11a53.PORTAWE
wren_a => ram_block11a54.PORTAWE
wren_a => ram_block11a55.PORTAWE
wren_a => ram_block11a56.PORTAWE
wren_a => ram_block11a57.PORTAWE
wren_a => ram_block11a58.PORTAWE
wren_a => ram_block11a59.PORTAWE
wren_a => ram_block11a60.PORTAWE
wren_a => ram_block11a61.PORTAWE
wren_a => ram_block11a62.PORTAWE
wren_a => ram_block11a63.PORTAWE
wren_a => ram_block11a64.PORTAWE
wren_a => ram_block11a65.PORTAWE
wren_a => ram_block11a66.PORTAWE
wren_a => ram_block11a67.PORTAWE
wren_a => ram_block11a68.PORTAWE
wren_a => ram_block11a69.PORTAWE
wren_a => ram_block11a70.PORTAWE
wren_a => ram_block11a71.PORTAWE
wren_a => ram_block11a72.PORTAWE
wren_a => ram_block11a73.PORTAWE
wren_a => ram_block11a74.PORTAWE
wren_a => ram_block11a75.PORTAWE
wren_a => ram_block11a76.PORTAWE
wren_a => ram_block11a77.PORTAWE
wren_a => ram_block11a78.PORTAWE
wren_a => ram_block11a79.PORTAWE
wren_a => ram_block11a80.PORTAWE
wren_a => ram_block11a81.PORTAWE
wren_a => ram_block11a82.PORTAWE
wren_a => ram_block11a83.PORTAWE
wren_a => ram_block11a84.PORTAWE
wren_a => ram_block11a85.PORTAWE


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_dkd:rs_dgwp
clock => dffpipe_cd9:dffpipe12.clock
clrn => dffpipe_cd9:dffpipe12.clrn
d[0] => dffpipe_cd9:dffpipe12.d[0]
d[1] => dffpipe_cd9:dffpipe12.d[1]
d[2] => dffpipe_cd9:dffpipe12.d[2]
d[3] => dffpipe_cd9:dffpipe12.d[3]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_dkd:rs_dgwp|dffpipe_cd9:dffpipe12
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_ekd:ws_dgrp
clock => dffpipe_dd9:dffpipe15.clock
clrn => dffpipe_dd9:dffpipe15.clrn
d[0] => dffpipe_dd9:dffpipe15.d[0]
d[1] => dffpipe_dd9:dffpipe15.d[1]
d[2] => dffpipe_dd9:dffpipe15.d[2]
d[3] => dffpipe_dd9:dffpipe15.d[3]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_ekd:ws_dgrp|dffpipe_dd9:dffpipe15
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|cmpr_v46:rdempty_eq_comp1_lsb
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|cmpr_v46:rdempty_eq_comp1_msb
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|cmpr_v46:rdempty_eq_comp_lsb
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|cmpr_v46:rdempty_eq_comp_msb
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|cmpr_v46:wrfull_eq_comp1_lsb
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|cmpr_v46:wrfull_eq_comp1_msb
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|cmpr_v46:wrfull_eq_comp_lsb
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|cmpr_v46:wrfull_eq_comp_msb
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo
data[0] => dcfifo_u1g1:auto_generated.data[0]
data[1] => dcfifo_u1g1:auto_generated.data[1]
data[2] => dcfifo_u1g1:auto_generated.data[2]
data[3] => dcfifo_u1g1:auto_generated.data[3]
data[4] => dcfifo_u1g1:auto_generated.data[4]
data[5] => dcfifo_u1g1:auto_generated.data[5]
data[6] => dcfifo_u1g1:auto_generated.data[6]
data[7] => dcfifo_u1g1:auto_generated.data[7]
data[8] => dcfifo_u1g1:auto_generated.data[8]
data[9] => dcfifo_u1g1:auto_generated.data[9]
data[10] => dcfifo_u1g1:auto_generated.data[10]
data[11] => dcfifo_u1g1:auto_generated.data[11]
data[12] => dcfifo_u1g1:auto_generated.data[12]
data[13] => dcfifo_u1g1:auto_generated.data[13]
data[14] => dcfifo_u1g1:auto_generated.data[14]
data[15] => dcfifo_u1g1:auto_generated.data[15]
data[16] => dcfifo_u1g1:auto_generated.data[16]
data[17] => dcfifo_u1g1:auto_generated.data[17]
data[18] => dcfifo_u1g1:auto_generated.data[18]
data[19] => dcfifo_u1g1:auto_generated.data[19]
data[20] => dcfifo_u1g1:auto_generated.data[20]
data[21] => dcfifo_u1g1:auto_generated.data[21]
data[22] => dcfifo_u1g1:auto_generated.data[22]
data[23] => dcfifo_u1g1:auto_generated.data[23]
data[24] => dcfifo_u1g1:auto_generated.data[24]
data[25] => dcfifo_u1g1:auto_generated.data[25]
data[26] => dcfifo_u1g1:auto_generated.data[26]
data[27] => dcfifo_u1g1:auto_generated.data[27]
data[28] => dcfifo_u1g1:auto_generated.data[28]
data[29] => dcfifo_u1g1:auto_generated.data[29]
data[30] => dcfifo_u1g1:auto_generated.data[30]
data[31] => dcfifo_u1g1:auto_generated.data[31]
data[32] => dcfifo_u1g1:auto_generated.data[32]
rdclk => dcfifo_u1g1:auto_generated.rdclk
rdreq => dcfifo_u1g1:auto_generated.rdreq
wrclk => dcfifo_u1g1:auto_generated.wrclk
wrreq => dcfifo_u1g1:auto_generated.wrreq
aclr => dcfifo_u1g1:auto_generated.aclr


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated
aclr => a_graycounter_i47:rdptr_g1p.aclr
aclr => a_graycounter_eic:wrptr_g1p.aclr
aclr => a_graycounter_dic:wrptr_gp.aclr
aclr => altsyncram_di31:fifo_ram.aclr1
aclr => delayed_wrptr_g[6].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[6].IN0
aclr => rs_dgwp_reg[6].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => ws_dgrp_reg[6].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_di31:fifo_ram.data_a[0]
data[1] => altsyncram_di31:fifo_ram.data_a[1]
data[2] => altsyncram_di31:fifo_ram.data_a[2]
data[3] => altsyncram_di31:fifo_ram.data_a[3]
data[4] => altsyncram_di31:fifo_ram.data_a[4]
data[5] => altsyncram_di31:fifo_ram.data_a[5]
data[6] => altsyncram_di31:fifo_ram.data_a[6]
data[7] => altsyncram_di31:fifo_ram.data_a[7]
data[8] => altsyncram_di31:fifo_ram.data_a[8]
data[9] => altsyncram_di31:fifo_ram.data_a[9]
data[10] => altsyncram_di31:fifo_ram.data_a[10]
data[11] => altsyncram_di31:fifo_ram.data_a[11]
data[12] => altsyncram_di31:fifo_ram.data_a[12]
data[13] => altsyncram_di31:fifo_ram.data_a[13]
data[14] => altsyncram_di31:fifo_ram.data_a[14]
data[15] => altsyncram_di31:fifo_ram.data_a[15]
data[16] => altsyncram_di31:fifo_ram.data_a[16]
data[17] => altsyncram_di31:fifo_ram.data_a[17]
data[18] => altsyncram_di31:fifo_ram.data_a[18]
data[19] => altsyncram_di31:fifo_ram.data_a[19]
data[20] => altsyncram_di31:fifo_ram.data_a[20]
data[21] => altsyncram_di31:fifo_ram.data_a[21]
data[22] => altsyncram_di31:fifo_ram.data_a[22]
data[23] => altsyncram_di31:fifo_ram.data_a[23]
data[24] => altsyncram_di31:fifo_ram.data_a[24]
data[25] => altsyncram_di31:fifo_ram.data_a[25]
data[26] => altsyncram_di31:fifo_ram.data_a[26]
data[27] => altsyncram_di31:fifo_ram.data_a[27]
data[28] => altsyncram_di31:fifo_ram.data_a[28]
data[29] => altsyncram_di31:fifo_ram.data_a[29]
data[30] => altsyncram_di31:fifo_ram.data_a[30]
data[31] => altsyncram_di31:fifo_ram.data_a[31]
data[32] => altsyncram_di31:fifo_ram.data_a[32]
rdclk => a_graycounter_i47:rdptr_g1p.clock
rdclk => altsyncram_di31:fifo_ram.clock1
rdclk => alt_synch_pipe_gkd:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_eic:wrptr_g1p.clock
wrclk => a_graycounter_dic:wrptr_gp.clock
wrclk => altsyncram_di31:fifo_ram.clock0
wrclk => dffpipe_ed9:ws_brp.clock
wrclk => dffpipe_ed9:ws_bwp.clock
wrclk => alt_synch_pipe_hkd:ws_dgrp.clock
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => valid_wrreq.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:wrptr_g_gray2bin
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN1
gray[6] => bin[6].DATAIN
gray[6] => xor5.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:ws_dgrp_gray2bin
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN1
gray[6] => bin[6].DATAIN
gray[6] => xor5.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_dic:wrptr_gp
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram
aclr1 => ram_block14a0.CLR1
aclr1 => ram_block14a1.CLR1
aclr1 => ram_block14a2.CLR1
aclr1 => ram_block14a3.CLR1
aclr1 => ram_block14a4.CLR1
aclr1 => ram_block14a5.CLR1
aclr1 => ram_block14a6.CLR1
aclr1 => ram_block14a7.CLR1
aclr1 => ram_block14a8.CLR1
aclr1 => ram_block14a9.CLR1
aclr1 => ram_block14a10.CLR1
aclr1 => ram_block14a11.CLR1
aclr1 => ram_block14a12.CLR1
aclr1 => ram_block14a13.CLR1
aclr1 => ram_block14a14.CLR1
aclr1 => ram_block14a15.CLR1
aclr1 => ram_block14a16.CLR1
aclr1 => ram_block14a17.CLR1
aclr1 => ram_block14a18.CLR1
aclr1 => ram_block14a19.CLR1
aclr1 => ram_block14a20.CLR1
aclr1 => ram_block14a21.CLR1
aclr1 => ram_block14a22.CLR1
aclr1 => ram_block14a23.CLR1
aclr1 => ram_block14a24.CLR1
aclr1 => ram_block14a25.CLR1
aclr1 => ram_block14a26.CLR1
aclr1 => ram_block14a27.CLR1
aclr1 => ram_block14a28.CLR1
aclr1 => ram_block14a29.CLR1
aclr1 => ram_block14a30.CLR1
aclr1 => ram_block14a31.CLR1
aclr1 => ram_block14a32.CLR1
address_a[0] => ram_block14a0.PORTAADDR
address_a[0] => ram_block14a1.PORTAADDR
address_a[0] => ram_block14a2.PORTAADDR
address_a[0] => ram_block14a3.PORTAADDR
address_a[0] => ram_block14a4.PORTAADDR
address_a[0] => ram_block14a5.PORTAADDR
address_a[0] => ram_block14a6.PORTAADDR
address_a[0] => ram_block14a7.PORTAADDR
address_a[0] => ram_block14a8.PORTAADDR
address_a[0] => ram_block14a9.PORTAADDR
address_a[0] => ram_block14a10.PORTAADDR
address_a[0] => ram_block14a11.PORTAADDR
address_a[0] => ram_block14a12.PORTAADDR
address_a[0] => ram_block14a13.PORTAADDR
address_a[0] => ram_block14a14.PORTAADDR
address_a[0] => ram_block14a15.PORTAADDR
address_a[0] => ram_block14a16.PORTAADDR
address_a[0] => ram_block14a17.PORTAADDR
address_a[0] => ram_block14a18.PORTAADDR
address_a[0] => ram_block14a19.PORTAADDR
address_a[0] => ram_block14a20.PORTAADDR
address_a[0] => ram_block14a21.PORTAADDR
address_a[0] => ram_block14a22.PORTAADDR
address_a[0] => ram_block14a23.PORTAADDR
address_a[0] => ram_block14a24.PORTAADDR
address_a[0] => ram_block14a25.PORTAADDR
address_a[0] => ram_block14a26.PORTAADDR
address_a[0] => ram_block14a27.PORTAADDR
address_a[0] => ram_block14a28.PORTAADDR
address_a[0] => ram_block14a29.PORTAADDR
address_a[0] => ram_block14a30.PORTAADDR
address_a[0] => ram_block14a31.PORTAADDR
address_a[0] => ram_block14a32.PORTAADDR
address_a[1] => ram_block14a0.PORTAADDR1
address_a[1] => ram_block14a1.PORTAADDR1
address_a[1] => ram_block14a2.PORTAADDR1
address_a[1] => ram_block14a3.PORTAADDR1
address_a[1] => ram_block14a4.PORTAADDR1
address_a[1] => ram_block14a5.PORTAADDR1
address_a[1] => ram_block14a6.PORTAADDR1
address_a[1] => ram_block14a7.PORTAADDR1
address_a[1] => ram_block14a8.PORTAADDR1
address_a[1] => ram_block14a9.PORTAADDR1
address_a[1] => ram_block14a10.PORTAADDR1
address_a[1] => ram_block14a11.PORTAADDR1
address_a[1] => ram_block14a12.PORTAADDR1
address_a[1] => ram_block14a13.PORTAADDR1
address_a[1] => ram_block14a14.PORTAADDR1
address_a[1] => ram_block14a15.PORTAADDR1
address_a[1] => ram_block14a16.PORTAADDR1
address_a[1] => ram_block14a17.PORTAADDR1
address_a[1] => ram_block14a18.PORTAADDR1
address_a[1] => ram_block14a19.PORTAADDR1
address_a[1] => ram_block14a20.PORTAADDR1
address_a[1] => ram_block14a21.PORTAADDR1
address_a[1] => ram_block14a22.PORTAADDR1
address_a[1] => ram_block14a23.PORTAADDR1
address_a[1] => ram_block14a24.PORTAADDR1
address_a[1] => ram_block14a25.PORTAADDR1
address_a[1] => ram_block14a26.PORTAADDR1
address_a[1] => ram_block14a27.PORTAADDR1
address_a[1] => ram_block14a28.PORTAADDR1
address_a[1] => ram_block14a29.PORTAADDR1
address_a[1] => ram_block14a30.PORTAADDR1
address_a[1] => ram_block14a31.PORTAADDR1
address_a[1] => ram_block14a32.PORTAADDR1
address_a[2] => ram_block14a0.PORTAADDR2
address_a[2] => ram_block14a1.PORTAADDR2
address_a[2] => ram_block14a2.PORTAADDR2
address_a[2] => ram_block14a3.PORTAADDR2
address_a[2] => ram_block14a4.PORTAADDR2
address_a[2] => ram_block14a5.PORTAADDR2
address_a[2] => ram_block14a6.PORTAADDR2
address_a[2] => ram_block14a7.PORTAADDR2
address_a[2] => ram_block14a8.PORTAADDR2
address_a[2] => ram_block14a9.PORTAADDR2
address_a[2] => ram_block14a10.PORTAADDR2
address_a[2] => ram_block14a11.PORTAADDR2
address_a[2] => ram_block14a12.PORTAADDR2
address_a[2] => ram_block14a13.PORTAADDR2
address_a[2] => ram_block14a14.PORTAADDR2
address_a[2] => ram_block14a15.PORTAADDR2
address_a[2] => ram_block14a16.PORTAADDR2
address_a[2] => ram_block14a17.PORTAADDR2
address_a[2] => ram_block14a18.PORTAADDR2
address_a[2] => ram_block14a19.PORTAADDR2
address_a[2] => ram_block14a20.PORTAADDR2
address_a[2] => ram_block14a21.PORTAADDR2
address_a[2] => ram_block14a22.PORTAADDR2
address_a[2] => ram_block14a23.PORTAADDR2
address_a[2] => ram_block14a24.PORTAADDR2
address_a[2] => ram_block14a25.PORTAADDR2
address_a[2] => ram_block14a26.PORTAADDR2
address_a[2] => ram_block14a27.PORTAADDR2
address_a[2] => ram_block14a28.PORTAADDR2
address_a[2] => ram_block14a29.PORTAADDR2
address_a[2] => ram_block14a30.PORTAADDR2
address_a[2] => ram_block14a31.PORTAADDR2
address_a[2] => ram_block14a32.PORTAADDR2
address_a[3] => ram_block14a0.PORTAADDR3
address_a[3] => ram_block14a1.PORTAADDR3
address_a[3] => ram_block14a2.PORTAADDR3
address_a[3] => ram_block14a3.PORTAADDR3
address_a[3] => ram_block14a4.PORTAADDR3
address_a[3] => ram_block14a5.PORTAADDR3
address_a[3] => ram_block14a6.PORTAADDR3
address_a[3] => ram_block14a7.PORTAADDR3
address_a[3] => ram_block14a8.PORTAADDR3
address_a[3] => ram_block14a9.PORTAADDR3
address_a[3] => ram_block14a10.PORTAADDR3
address_a[3] => ram_block14a11.PORTAADDR3
address_a[3] => ram_block14a12.PORTAADDR3
address_a[3] => ram_block14a13.PORTAADDR3
address_a[3] => ram_block14a14.PORTAADDR3
address_a[3] => ram_block14a15.PORTAADDR3
address_a[3] => ram_block14a16.PORTAADDR3
address_a[3] => ram_block14a17.PORTAADDR3
address_a[3] => ram_block14a18.PORTAADDR3
address_a[3] => ram_block14a19.PORTAADDR3
address_a[3] => ram_block14a20.PORTAADDR3
address_a[3] => ram_block14a21.PORTAADDR3
address_a[3] => ram_block14a22.PORTAADDR3
address_a[3] => ram_block14a23.PORTAADDR3
address_a[3] => ram_block14a24.PORTAADDR3
address_a[3] => ram_block14a25.PORTAADDR3
address_a[3] => ram_block14a26.PORTAADDR3
address_a[3] => ram_block14a27.PORTAADDR3
address_a[3] => ram_block14a28.PORTAADDR3
address_a[3] => ram_block14a29.PORTAADDR3
address_a[3] => ram_block14a30.PORTAADDR3
address_a[3] => ram_block14a31.PORTAADDR3
address_a[3] => ram_block14a32.PORTAADDR3
address_a[4] => ram_block14a0.PORTAADDR4
address_a[4] => ram_block14a1.PORTAADDR4
address_a[4] => ram_block14a2.PORTAADDR4
address_a[4] => ram_block14a3.PORTAADDR4
address_a[4] => ram_block14a4.PORTAADDR4
address_a[4] => ram_block14a5.PORTAADDR4
address_a[4] => ram_block14a6.PORTAADDR4
address_a[4] => ram_block14a7.PORTAADDR4
address_a[4] => ram_block14a8.PORTAADDR4
address_a[4] => ram_block14a9.PORTAADDR4
address_a[4] => ram_block14a10.PORTAADDR4
address_a[4] => ram_block14a11.PORTAADDR4
address_a[4] => ram_block14a12.PORTAADDR4
address_a[4] => ram_block14a13.PORTAADDR4
address_a[4] => ram_block14a14.PORTAADDR4
address_a[4] => ram_block14a15.PORTAADDR4
address_a[4] => ram_block14a16.PORTAADDR4
address_a[4] => ram_block14a17.PORTAADDR4
address_a[4] => ram_block14a18.PORTAADDR4
address_a[4] => ram_block14a19.PORTAADDR4
address_a[4] => ram_block14a20.PORTAADDR4
address_a[4] => ram_block14a21.PORTAADDR4
address_a[4] => ram_block14a22.PORTAADDR4
address_a[4] => ram_block14a23.PORTAADDR4
address_a[4] => ram_block14a24.PORTAADDR4
address_a[4] => ram_block14a25.PORTAADDR4
address_a[4] => ram_block14a26.PORTAADDR4
address_a[4] => ram_block14a27.PORTAADDR4
address_a[4] => ram_block14a28.PORTAADDR4
address_a[4] => ram_block14a29.PORTAADDR4
address_a[4] => ram_block14a30.PORTAADDR4
address_a[4] => ram_block14a31.PORTAADDR4
address_a[4] => ram_block14a32.PORTAADDR4
address_a[5] => ram_block14a0.PORTAADDR5
address_a[5] => ram_block14a1.PORTAADDR5
address_a[5] => ram_block14a2.PORTAADDR5
address_a[5] => ram_block14a3.PORTAADDR5
address_a[5] => ram_block14a4.PORTAADDR5
address_a[5] => ram_block14a5.PORTAADDR5
address_a[5] => ram_block14a6.PORTAADDR5
address_a[5] => ram_block14a7.PORTAADDR5
address_a[5] => ram_block14a8.PORTAADDR5
address_a[5] => ram_block14a9.PORTAADDR5
address_a[5] => ram_block14a10.PORTAADDR5
address_a[5] => ram_block14a11.PORTAADDR5
address_a[5] => ram_block14a12.PORTAADDR5
address_a[5] => ram_block14a13.PORTAADDR5
address_a[5] => ram_block14a14.PORTAADDR5
address_a[5] => ram_block14a15.PORTAADDR5
address_a[5] => ram_block14a16.PORTAADDR5
address_a[5] => ram_block14a17.PORTAADDR5
address_a[5] => ram_block14a18.PORTAADDR5
address_a[5] => ram_block14a19.PORTAADDR5
address_a[5] => ram_block14a20.PORTAADDR5
address_a[5] => ram_block14a21.PORTAADDR5
address_a[5] => ram_block14a22.PORTAADDR5
address_a[5] => ram_block14a23.PORTAADDR5
address_a[5] => ram_block14a24.PORTAADDR5
address_a[5] => ram_block14a25.PORTAADDR5
address_a[5] => ram_block14a26.PORTAADDR5
address_a[5] => ram_block14a27.PORTAADDR5
address_a[5] => ram_block14a28.PORTAADDR5
address_a[5] => ram_block14a29.PORTAADDR5
address_a[5] => ram_block14a30.PORTAADDR5
address_a[5] => ram_block14a31.PORTAADDR5
address_a[5] => ram_block14a32.PORTAADDR5
address_b[0] => ram_block14a0.PORTBADDR
address_b[0] => ram_block14a1.PORTBADDR
address_b[0] => ram_block14a2.PORTBADDR
address_b[0] => ram_block14a3.PORTBADDR
address_b[0] => ram_block14a4.PORTBADDR
address_b[0] => ram_block14a5.PORTBADDR
address_b[0] => ram_block14a6.PORTBADDR
address_b[0] => ram_block14a7.PORTBADDR
address_b[0] => ram_block14a8.PORTBADDR
address_b[0] => ram_block14a9.PORTBADDR
address_b[0] => ram_block14a10.PORTBADDR
address_b[0] => ram_block14a11.PORTBADDR
address_b[0] => ram_block14a12.PORTBADDR
address_b[0] => ram_block14a13.PORTBADDR
address_b[0] => ram_block14a14.PORTBADDR
address_b[0] => ram_block14a15.PORTBADDR
address_b[0] => ram_block14a16.PORTBADDR
address_b[0] => ram_block14a17.PORTBADDR
address_b[0] => ram_block14a18.PORTBADDR
address_b[0] => ram_block14a19.PORTBADDR
address_b[0] => ram_block14a20.PORTBADDR
address_b[0] => ram_block14a21.PORTBADDR
address_b[0] => ram_block14a22.PORTBADDR
address_b[0] => ram_block14a23.PORTBADDR
address_b[0] => ram_block14a24.PORTBADDR
address_b[0] => ram_block14a25.PORTBADDR
address_b[0] => ram_block14a26.PORTBADDR
address_b[0] => ram_block14a27.PORTBADDR
address_b[0] => ram_block14a28.PORTBADDR
address_b[0] => ram_block14a29.PORTBADDR
address_b[0] => ram_block14a30.PORTBADDR
address_b[0] => ram_block14a31.PORTBADDR
address_b[0] => ram_block14a32.PORTBADDR
address_b[1] => ram_block14a0.PORTBADDR1
address_b[1] => ram_block14a1.PORTBADDR1
address_b[1] => ram_block14a2.PORTBADDR1
address_b[1] => ram_block14a3.PORTBADDR1
address_b[1] => ram_block14a4.PORTBADDR1
address_b[1] => ram_block14a5.PORTBADDR1
address_b[1] => ram_block14a6.PORTBADDR1
address_b[1] => ram_block14a7.PORTBADDR1
address_b[1] => ram_block14a8.PORTBADDR1
address_b[1] => ram_block14a9.PORTBADDR1
address_b[1] => ram_block14a10.PORTBADDR1
address_b[1] => ram_block14a11.PORTBADDR1
address_b[1] => ram_block14a12.PORTBADDR1
address_b[1] => ram_block14a13.PORTBADDR1
address_b[1] => ram_block14a14.PORTBADDR1
address_b[1] => ram_block14a15.PORTBADDR1
address_b[1] => ram_block14a16.PORTBADDR1
address_b[1] => ram_block14a17.PORTBADDR1
address_b[1] => ram_block14a18.PORTBADDR1
address_b[1] => ram_block14a19.PORTBADDR1
address_b[1] => ram_block14a20.PORTBADDR1
address_b[1] => ram_block14a21.PORTBADDR1
address_b[1] => ram_block14a22.PORTBADDR1
address_b[1] => ram_block14a23.PORTBADDR1
address_b[1] => ram_block14a24.PORTBADDR1
address_b[1] => ram_block14a25.PORTBADDR1
address_b[1] => ram_block14a26.PORTBADDR1
address_b[1] => ram_block14a27.PORTBADDR1
address_b[1] => ram_block14a28.PORTBADDR1
address_b[1] => ram_block14a29.PORTBADDR1
address_b[1] => ram_block14a30.PORTBADDR1
address_b[1] => ram_block14a31.PORTBADDR1
address_b[1] => ram_block14a32.PORTBADDR1
address_b[2] => ram_block14a0.PORTBADDR2
address_b[2] => ram_block14a1.PORTBADDR2
address_b[2] => ram_block14a2.PORTBADDR2
address_b[2] => ram_block14a3.PORTBADDR2
address_b[2] => ram_block14a4.PORTBADDR2
address_b[2] => ram_block14a5.PORTBADDR2
address_b[2] => ram_block14a6.PORTBADDR2
address_b[2] => ram_block14a7.PORTBADDR2
address_b[2] => ram_block14a8.PORTBADDR2
address_b[2] => ram_block14a9.PORTBADDR2
address_b[2] => ram_block14a10.PORTBADDR2
address_b[2] => ram_block14a11.PORTBADDR2
address_b[2] => ram_block14a12.PORTBADDR2
address_b[2] => ram_block14a13.PORTBADDR2
address_b[2] => ram_block14a14.PORTBADDR2
address_b[2] => ram_block14a15.PORTBADDR2
address_b[2] => ram_block14a16.PORTBADDR2
address_b[2] => ram_block14a17.PORTBADDR2
address_b[2] => ram_block14a18.PORTBADDR2
address_b[2] => ram_block14a19.PORTBADDR2
address_b[2] => ram_block14a20.PORTBADDR2
address_b[2] => ram_block14a21.PORTBADDR2
address_b[2] => ram_block14a22.PORTBADDR2
address_b[2] => ram_block14a23.PORTBADDR2
address_b[2] => ram_block14a24.PORTBADDR2
address_b[2] => ram_block14a25.PORTBADDR2
address_b[2] => ram_block14a26.PORTBADDR2
address_b[2] => ram_block14a27.PORTBADDR2
address_b[2] => ram_block14a28.PORTBADDR2
address_b[2] => ram_block14a29.PORTBADDR2
address_b[2] => ram_block14a30.PORTBADDR2
address_b[2] => ram_block14a31.PORTBADDR2
address_b[2] => ram_block14a32.PORTBADDR2
address_b[3] => ram_block14a0.PORTBADDR3
address_b[3] => ram_block14a1.PORTBADDR3
address_b[3] => ram_block14a2.PORTBADDR3
address_b[3] => ram_block14a3.PORTBADDR3
address_b[3] => ram_block14a4.PORTBADDR3
address_b[3] => ram_block14a5.PORTBADDR3
address_b[3] => ram_block14a6.PORTBADDR3
address_b[3] => ram_block14a7.PORTBADDR3
address_b[3] => ram_block14a8.PORTBADDR3
address_b[3] => ram_block14a9.PORTBADDR3
address_b[3] => ram_block14a10.PORTBADDR3
address_b[3] => ram_block14a11.PORTBADDR3
address_b[3] => ram_block14a12.PORTBADDR3
address_b[3] => ram_block14a13.PORTBADDR3
address_b[3] => ram_block14a14.PORTBADDR3
address_b[3] => ram_block14a15.PORTBADDR3
address_b[3] => ram_block14a16.PORTBADDR3
address_b[3] => ram_block14a17.PORTBADDR3
address_b[3] => ram_block14a18.PORTBADDR3
address_b[3] => ram_block14a19.PORTBADDR3
address_b[3] => ram_block14a20.PORTBADDR3
address_b[3] => ram_block14a21.PORTBADDR3
address_b[3] => ram_block14a22.PORTBADDR3
address_b[3] => ram_block14a23.PORTBADDR3
address_b[3] => ram_block14a24.PORTBADDR3
address_b[3] => ram_block14a25.PORTBADDR3
address_b[3] => ram_block14a26.PORTBADDR3
address_b[3] => ram_block14a27.PORTBADDR3
address_b[3] => ram_block14a28.PORTBADDR3
address_b[3] => ram_block14a29.PORTBADDR3
address_b[3] => ram_block14a30.PORTBADDR3
address_b[3] => ram_block14a31.PORTBADDR3
address_b[3] => ram_block14a32.PORTBADDR3
address_b[4] => ram_block14a0.PORTBADDR4
address_b[4] => ram_block14a1.PORTBADDR4
address_b[4] => ram_block14a2.PORTBADDR4
address_b[4] => ram_block14a3.PORTBADDR4
address_b[4] => ram_block14a4.PORTBADDR4
address_b[4] => ram_block14a5.PORTBADDR4
address_b[4] => ram_block14a6.PORTBADDR4
address_b[4] => ram_block14a7.PORTBADDR4
address_b[4] => ram_block14a8.PORTBADDR4
address_b[4] => ram_block14a9.PORTBADDR4
address_b[4] => ram_block14a10.PORTBADDR4
address_b[4] => ram_block14a11.PORTBADDR4
address_b[4] => ram_block14a12.PORTBADDR4
address_b[4] => ram_block14a13.PORTBADDR4
address_b[4] => ram_block14a14.PORTBADDR4
address_b[4] => ram_block14a15.PORTBADDR4
address_b[4] => ram_block14a16.PORTBADDR4
address_b[4] => ram_block14a17.PORTBADDR4
address_b[4] => ram_block14a18.PORTBADDR4
address_b[4] => ram_block14a19.PORTBADDR4
address_b[4] => ram_block14a20.PORTBADDR4
address_b[4] => ram_block14a21.PORTBADDR4
address_b[4] => ram_block14a22.PORTBADDR4
address_b[4] => ram_block14a23.PORTBADDR4
address_b[4] => ram_block14a24.PORTBADDR4
address_b[4] => ram_block14a25.PORTBADDR4
address_b[4] => ram_block14a26.PORTBADDR4
address_b[4] => ram_block14a27.PORTBADDR4
address_b[4] => ram_block14a28.PORTBADDR4
address_b[4] => ram_block14a29.PORTBADDR4
address_b[4] => ram_block14a30.PORTBADDR4
address_b[4] => ram_block14a31.PORTBADDR4
address_b[4] => ram_block14a32.PORTBADDR4
address_b[5] => ram_block14a0.PORTBADDR5
address_b[5] => ram_block14a1.PORTBADDR5
address_b[5] => ram_block14a2.PORTBADDR5
address_b[5] => ram_block14a3.PORTBADDR5
address_b[5] => ram_block14a4.PORTBADDR5
address_b[5] => ram_block14a5.PORTBADDR5
address_b[5] => ram_block14a6.PORTBADDR5
address_b[5] => ram_block14a7.PORTBADDR5
address_b[5] => ram_block14a8.PORTBADDR5
address_b[5] => ram_block14a9.PORTBADDR5
address_b[5] => ram_block14a10.PORTBADDR5
address_b[5] => ram_block14a11.PORTBADDR5
address_b[5] => ram_block14a12.PORTBADDR5
address_b[5] => ram_block14a13.PORTBADDR5
address_b[5] => ram_block14a14.PORTBADDR5
address_b[5] => ram_block14a15.PORTBADDR5
address_b[5] => ram_block14a16.PORTBADDR5
address_b[5] => ram_block14a17.PORTBADDR5
address_b[5] => ram_block14a18.PORTBADDR5
address_b[5] => ram_block14a19.PORTBADDR5
address_b[5] => ram_block14a20.PORTBADDR5
address_b[5] => ram_block14a21.PORTBADDR5
address_b[5] => ram_block14a22.PORTBADDR5
address_b[5] => ram_block14a23.PORTBADDR5
address_b[5] => ram_block14a24.PORTBADDR5
address_b[5] => ram_block14a25.PORTBADDR5
address_b[5] => ram_block14a26.PORTBADDR5
address_b[5] => ram_block14a27.PORTBADDR5
address_b[5] => ram_block14a28.PORTBADDR5
address_b[5] => ram_block14a29.PORTBADDR5
address_b[5] => ram_block14a30.PORTBADDR5
address_b[5] => ram_block14a31.PORTBADDR5
address_b[5] => ram_block14a32.PORTBADDR5
addressstall_b => ram_block14a0.PORTBADDRSTALL
addressstall_b => ram_block14a1.PORTBADDRSTALL
addressstall_b => ram_block14a2.PORTBADDRSTALL
addressstall_b => ram_block14a3.PORTBADDRSTALL
addressstall_b => ram_block14a4.PORTBADDRSTALL
addressstall_b => ram_block14a5.PORTBADDRSTALL
addressstall_b => ram_block14a6.PORTBADDRSTALL
addressstall_b => ram_block14a7.PORTBADDRSTALL
addressstall_b => ram_block14a8.PORTBADDRSTALL
addressstall_b => ram_block14a9.PORTBADDRSTALL
addressstall_b => ram_block14a10.PORTBADDRSTALL
addressstall_b => ram_block14a11.PORTBADDRSTALL
addressstall_b => ram_block14a12.PORTBADDRSTALL
addressstall_b => ram_block14a13.PORTBADDRSTALL
addressstall_b => ram_block14a14.PORTBADDRSTALL
addressstall_b => ram_block14a15.PORTBADDRSTALL
addressstall_b => ram_block14a16.PORTBADDRSTALL
addressstall_b => ram_block14a17.PORTBADDRSTALL
addressstall_b => ram_block14a18.PORTBADDRSTALL
addressstall_b => ram_block14a19.PORTBADDRSTALL
addressstall_b => ram_block14a20.PORTBADDRSTALL
addressstall_b => ram_block14a21.PORTBADDRSTALL
addressstall_b => ram_block14a22.PORTBADDRSTALL
addressstall_b => ram_block14a23.PORTBADDRSTALL
addressstall_b => ram_block14a24.PORTBADDRSTALL
addressstall_b => ram_block14a25.PORTBADDRSTALL
addressstall_b => ram_block14a26.PORTBADDRSTALL
addressstall_b => ram_block14a27.PORTBADDRSTALL
addressstall_b => ram_block14a28.PORTBADDRSTALL
addressstall_b => ram_block14a29.PORTBADDRSTALL
addressstall_b => ram_block14a30.PORTBADDRSTALL
addressstall_b => ram_block14a31.PORTBADDRSTALL
addressstall_b => ram_block14a32.PORTBADDRSTALL
clock0 => ram_block14a0.CLK0
clock0 => ram_block14a1.CLK0
clock0 => ram_block14a2.CLK0
clock0 => ram_block14a3.CLK0
clock0 => ram_block14a4.CLK0
clock0 => ram_block14a5.CLK0
clock0 => ram_block14a6.CLK0
clock0 => ram_block14a7.CLK0
clock0 => ram_block14a8.CLK0
clock0 => ram_block14a9.CLK0
clock0 => ram_block14a10.CLK0
clock0 => ram_block14a11.CLK0
clock0 => ram_block14a12.CLK0
clock0 => ram_block14a13.CLK0
clock0 => ram_block14a14.CLK0
clock0 => ram_block14a15.CLK0
clock0 => ram_block14a16.CLK0
clock0 => ram_block14a17.CLK0
clock0 => ram_block14a18.CLK0
clock0 => ram_block14a19.CLK0
clock0 => ram_block14a20.CLK0
clock0 => ram_block14a21.CLK0
clock0 => ram_block14a22.CLK0
clock0 => ram_block14a23.CLK0
clock0 => ram_block14a24.CLK0
clock0 => ram_block14a25.CLK0
clock0 => ram_block14a26.CLK0
clock0 => ram_block14a27.CLK0
clock0 => ram_block14a28.CLK0
clock0 => ram_block14a29.CLK0
clock0 => ram_block14a30.CLK0
clock0 => ram_block14a31.CLK0
clock0 => ram_block14a32.CLK0
clock1 => ram_block14a0.CLK1
clock1 => ram_block14a1.CLK1
clock1 => ram_block14a2.CLK1
clock1 => ram_block14a3.CLK1
clock1 => ram_block14a4.CLK1
clock1 => ram_block14a5.CLK1
clock1 => ram_block14a6.CLK1
clock1 => ram_block14a7.CLK1
clock1 => ram_block14a8.CLK1
clock1 => ram_block14a9.CLK1
clock1 => ram_block14a10.CLK1
clock1 => ram_block14a11.CLK1
clock1 => ram_block14a12.CLK1
clock1 => ram_block14a13.CLK1
clock1 => ram_block14a14.CLK1
clock1 => ram_block14a15.CLK1
clock1 => ram_block14a16.CLK1
clock1 => ram_block14a17.CLK1
clock1 => ram_block14a18.CLK1
clock1 => ram_block14a19.CLK1
clock1 => ram_block14a20.CLK1
clock1 => ram_block14a21.CLK1
clock1 => ram_block14a22.CLK1
clock1 => ram_block14a23.CLK1
clock1 => ram_block14a24.CLK1
clock1 => ram_block14a25.CLK1
clock1 => ram_block14a26.CLK1
clock1 => ram_block14a27.CLK1
clock1 => ram_block14a28.CLK1
clock1 => ram_block14a29.CLK1
clock1 => ram_block14a30.CLK1
clock1 => ram_block14a31.CLK1
clock1 => ram_block14a32.CLK1
clocken1 => ram_block14a0.ENA1
clocken1 => ram_block14a1.ENA1
clocken1 => ram_block14a2.ENA1
clocken1 => ram_block14a3.ENA1
clocken1 => ram_block14a4.ENA1
clocken1 => ram_block14a5.ENA1
clocken1 => ram_block14a6.ENA1
clocken1 => ram_block14a7.ENA1
clocken1 => ram_block14a8.ENA1
clocken1 => ram_block14a9.ENA1
clocken1 => ram_block14a10.ENA1
clocken1 => ram_block14a11.ENA1
clocken1 => ram_block14a12.ENA1
clocken1 => ram_block14a13.ENA1
clocken1 => ram_block14a14.ENA1
clocken1 => ram_block14a15.ENA1
clocken1 => ram_block14a16.ENA1
clocken1 => ram_block14a17.ENA1
clocken1 => ram_block14a18.ENA1
clocken1 => ram_block14a19.ENA1
clocken1 => ram_block14a20.ENA1
clocken1 => ram_block14a21.ENA1
clocken1 => ram_block14a22.ENA1
clocken1 => ram_block14a23.ENA1
clocken1 => ram_block14a24.ENA1
clocken1 => ram_block14a25.ENA1
clocken1 => ram_block14a26.ENA1
clocken1 => ram_block14a27.ENA1
clocken1 => ram_block14a28.ENA1
clocken1 => ram_block14a29.ENA1
clocken1 => ram_block14a30.ENA1
clocken1 => ram_block14a31.ENA1
clocken1 => ram_block14a32.ENA1
data_a[0] => ram_block14a0.PORTADATAIN
data_a[1] => ram_block14a1.PORTADATAIN
data_a[2] => ram_block14a2.PORTADATAIN
data_a[3] => ram_block14a3.PORTADATAIN
data_a[4] => ram_block14a4.PORTADATAIN
data_a[5] => ram_block14a5.PORTADATAIN
data_a[6] => ram_block14a6.PORTADATAIN
data_a[7] => ram_block14a7.PORTADATAIN
data_a[8] => ram_block14a8.PORTADATAIN
data_a[9] => ram_block14a9.PORTADATAIN
data_a[10] => ram_block14a10.PORTADATAIN
data_a[11] => ram_block14a11.PORTADATAIN
data_a[12] => ram_block14a12.PORTADATAIN
data_a[13] => ram_block14a13.PORTADATAIN
data_a[14] => ram_block14a14.PORTADATAIN
data_a[15] => ram_block14a15.PORTADATAIN
data_a[16] => ram_block14a16.PORTADATAIN
data_a[17] => ram_block14a17.PORTADATAIN
data_a[18] => ram_block14a18.PORTADATAIN
data_a[19] => ram_block14a19.PORTADATAIN
data_a[20] => ram_block14a20.PORTADATAIN
data_a[21] => ram_block14a21.PORTADATAIN
data_a[22] => ram_block14a22.PORTADATAIN
data_a[23] => ram_block14a23.PORTADATAIN
data_a[24] => ram_block14a24.PORTADATAIN
data_a[25] => ram_block14a25.PORTADATAIN
data_a[26] => ram_block14a26.PORTADATAIN
data_a[27] => ram_block14a27.PORTADATAIN
data_a[28] => ram_block14a28.PORTADATAIN
data_a[29] => ram_block14a29.PORTADATAIN
data_a[30] => ram_block14a30.PORTADATAIN
data_a[31] => ram_block14a31.PORTADATAIN
data_a[32] => ram_block14a32.PORTADATAIN
wren_a => ram_block14a0.PORTAWE
wren_a => ram_block14a0.ENA0
wren_a => ram_block14a1.PORTAWE
wren_a => ram_block14a1.ENA0
wren_a => ram_block14a2.PORTAWE
wren_a => ram_block14a2.ENA0
wren_a => ram_block14a3.PORTAWE
wren_a => ram_block14a3.ENA0
wren_a => ram_block14a4.PORTAWE
wren_a => ram_block14a4.ENA0
wren_a => ram_block14a5.PORTAWE
wren_a => ram_block14a5.ENA0
wren_a => ram_block14a6.PORTAWE
wren_a => ram_block14a6.ENA0
wren_a => ram_block14a7.PORTAWE
wren_a => ram_block14a7.ENA0
wren_a => ram_block14a8.PORTAWE
wren_a => ram_block14a8.ENA0
wren_a => ram_block14a9.PORTAWE
wren_a => ram_block14a9.ENA0
wren_a => ram_block14a10.PORTAWE
wren_a => ram_block14a10.ENA0
wren_a => ram_block14a11.PORTAWE
wren_a => ram_block14a11.ENA0
wren_a => ram_block14a12.PORTAWE
wren_a => ram_block14a12.ENA0
wren_a => ram_block14a13.PORTAWE
wren_a => ram_block14a13.ENA0
wren_a => ram_block14a14.PORTAWE
wren_a => ram_block14a14.ENA0
wren_a => ram_block14a15.PORTAWE
wren_a => ram_block14a15.ENA0
wren_a => ram_block14a16.PORTAWE
wren_a => ram_block14a16.ENA0
wren_a => ram_block14a17.PORTAWE
wren_a => ram_block14a17.ENA0
wren_a => ram_block14a18.PORTAWE
wren_a => ram_block14a18.ENA0
wren_a => ram_block14a19.PORTAWE
wren_a => ram_block14a19.ENA0
wren_a => ram_block14a20.PORTAWE
wren_a => ram_block14a20.ENA0
wren_a => ram_block14a21.PORTAWE
wren_a => ram_block14a21.ENA0
wren_a => ram_block14a22.PORTAWE
wren_a => ram_block14a22.ENA0
wren_a => ram_block14a23.PORTAWE
wren_a => ram_block14a23.ENA0
wren_a => ram_block14a24.PORTAWE
wren_a => ram_block14a24.ENA0
wren_a => ram_block14a25.PORTAWE
wren_a => ram_block14a25.ENA0
wren_a => ram_block14a26.PORTAWE
wren_a => ram_block14a26.ENA0
wren_a => ram_block14a27.PORTAWE
wren_a => ram_block14a27.ENA0
wren_a => ram_block14a28.PORTAWE
wren_a => ram_block14a28.ENA0
wren_a => ram_block14a29.PORTAWE
wren_a => ram_block14a29.ENA0
wren_a => ram_block14a30.PORTAWE
wren_a => ram_block14a30.ENA0
wren_a => ram_block14a31.PORTAWE
wren_a => ram_block14a31.ENA0
wren_a => ram_block14a32.PORTAWE
wren_a => ram_block14a32.ENA0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp
clock => dffpipe_fd9:dffpipe15.clock
clrn => dffpipe_fd9:dffpipe15.clrn
d[0] => dffpipe_fd9:dffpipe15.d[0]
d[1] => dffpipe_fd9:dffpipe15.d[1]
d[2] => dffpipe_fd9:dffpipe15.d[2]
d[3] => dffpipe_fd9:dffpipe15.d[3]
d[4] => dffpipe_fd9:dffpipe15.d[4]
d[5] => dffpipe_fd9:dffpipe15.d[5]
d[6] => dffpipe_fd9:dffpipe15.d[6]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe15
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_brp
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_bwp
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp
clock => dffpipe_gd9:dffpipe19.clock
clrn => dffpipe_gd9:dffpipe19.clrn
d[0] => dffpipe_gd9:dffpipe19.d[0]
d[1] => dffpipe_gd9:dffpipe19.d[1]
d[2] => dffpipe_gd9:dffpipe19.d[2]
d[3] => dffpipe_gd9:dffpipe19.d[3]
d[4] => dffpipe_gd9:dffpipe19.d[4]
d[5] => dffpipe_gd9:dffpipe19.d[5]
d[6] => dffpipe_gd9:dffpipe19.d[6]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe19
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe20a[0].IN0
d[1] => dffe20a[1].IN0
d[2] => dffe20a[2].IN0
d[3] => dffe20a[3].IN0
d[4] => dffe20a[4].IN0
d[5] => dffe20a[5].IN0
d[6] => dffe20a[6].IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:rdempty_eq_comp1_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:rdempty_eq_comp1_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:rdempty_eq_comp_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:rdempty_eq_comp_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:wrfull_eq_comp1_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:wrfull_eq_comp1_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:wrfull_eq_comp_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:wrfull_eq_comp_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_0_in_arbitrator:the_cycloneIII_3c120_niosII_standard_sopc_clock_0_in
clk => d1_cycloneIII_3c120_niosII_standard_sopc_clock_0_in_end_xfer~reg0.CLK
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_endofpacket => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_endofpacket_from_sa.DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata[0] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata_from_sa[0].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata[1] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata_from_sa[1].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata[2] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata_from_sa[2].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata[3] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata_from_sa[3].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata[4] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata_from_sa[4].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata[5] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata_from_sa[5].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata[6] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata_from_sa[6].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata[7] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata_from_sa[7].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata[8] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata_from_sa[8].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata[9] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata_from_sa[9].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata[10] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata_from_sa[10].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata[11] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata_from_sa[11].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata[12] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata_from_sa[12].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata[13] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata_from_sa[13].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata[14] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata_from_sa[14].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata[15] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata_from_sa[15].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_waitrequest => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_waits_for_read.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_waitrequest => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_waits_for_write.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_waitrequest => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_waitrequest_from_sa.DATAIN
reset_n => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_reset_n.DATAIN
reset_n => d1_cycloneIII_3c120_niosII_standard_sopc_clock_0_in_end_xfer~reg0.PRESET
slow_peripheral_bridge_m1_address_to_slave[0] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_address[0].DATAIN
slow_peripheral_bridge_m1_address_to_slave[1] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_address[1].DATAIN
slow_peripheral_bridge_m1_address_to_slave[2] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_address[2].DATAIN
slow_peripheral_bridge_m1_address_to_slave[3] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_address[3].DATAIN
slow_peripheral_bridge_m1_address_to_slave[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[5] => Equal0.IN2
slow_peripheral_bridge_m1_address_to_slave[6] => Equal0.IN0
slow_peripheral_bridge_m1_address_to_slave[7] => Equal0.IN1
slow_peripheral_bridge_m1_byteenable[0] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_byteenable.DATAB
slow_peripheral_bridge_m1_byteenable[1] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_byteenable.DATAB
slow_peripheral_bridge_m1_byteenable[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_byteenable[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_latency_counter => slow_peripheral_bridge_m1_qualified_request_cycloneIII_3c120_niosII_standard_sopc_clock_0_in.IN0
slow_peripheral_bridge_m1_nativeaddress[0] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_nativeaddress[0].DATAIN
slow_peripheral_bridge_m1_nativeaddress[1] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_nativeaddress[1].DATAIN
slow_peripheral_bridge_m1_nativeaddress[2] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_nativeaddress[2].DATAIN
slow_peripheral_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_requests_cycloneIII_3c120_niosII_standard_sopc_clock_0_in.IN0
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_qualified_request_cycloneIII_3c120_niosII_standard_sopc_clock_0_in.IN1
slow_peripheral_bridge_m1_read => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_read.IN1
slow_peripheral_bridge_m1_read => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_in_a_read_cycle.IN1
slow_peripheral_bridge_m1_write => slow_peripheral_bridge_m1_requests_cycloneIII_3c120_niosII_standard_sopc_clock_0_in.IN1
slow_peripheral_bridge_m1_write => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_write.IN1
slow_peripheral_bridge_m1_write => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_in_a_write_cycle.IN1
slow_peripheral_bridge_m1_writedata[0] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_writedata[0].DATAIN
slow_peripheral_bridge_m1_writedata[1] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_writedata[1].DATAIN
slow_peripheral_bridge_m1_writedata[2] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_writedata[2].DATAIN
slow_peripheral_bridge_m1_writedata[3] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_writedata[3].DATAIN
slow_peripheral_bridge_m1_writedata[4] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_writedata[4].DATAIN
slow_peripheral_bridge_m1_writedata[5] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_writedata[5].DATAIN
slow_peripheral_bridge_m1_writedata[6] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_writedata[6].DATAIN
slow_peripheral_bridge_m1_writedata[7] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_writedata[7].DATAIN
slow_peripheral_bridge_m1_writedata[8] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_writedata[8].DATAIN
slow_peripheral_bridge_m1_writedata[9] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_writedata[9].DATAIN
slow_peripheral_bridge_m1_writedata[10] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_writedata[10].DATAIN
slow_peripheral_bridge_m1_writedata[11] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_writedata[11].DATAIN
slow_peripheral_bridge_m1_writedata[12] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_writedata[12].DATAIN
slow_peripheral_bridge_m1_writedata[13] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_writedata[13].DATAIN
slow_peripheral_bridge_m1_writedata[14] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_writedata[14].DATAIN
slow_peripheral_bridge_m1_writedata[15] => cycloneIII_3c120_niosII_standard_sopc_clock_0_in_writedata[15].DATAIN
slow_peripheral_bridge_m1_writedata[16] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[17] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[18] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[19] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[20] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[21] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[22] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[23] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[24] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[25] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[26] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[27] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[28] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[29] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[30] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[31] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_0_out_arbitrator:the_cycloneIII_3c120_niosII_standard_sopc_clock_0_out
clk => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_address[0] => cycloneIII_3c120_niosII_standard_sopc_clock_0_out_address_to_slave[0].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_address[1] => cycloneIII_3c120_niosII_standard_sopc_clock_0_out_address_to_slave[1].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_address[2] => cycloneIII_3c120_niosII_standard_sopc_clock_0_out_address_to_slave[2].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_address[3] => cycloneIII_3c120_niosII_standard_sopc_clock_0_out_address_to_slave[3].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_byteenable[0] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_byteenable[1] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_granted_pll_s1 => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_qualified_request_pll_s1 => r_1.IN0
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_qualified_request_pll_s1 => r_1.IN0
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_read => r_1.IN0
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_read => r_1.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_read_data_valid_pll_s1 => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_requests_pll_s1 => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_write => r_1.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_write => r_1.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_writedata[0] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_writedata[1] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_writedata[2] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_writedata[3] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_writedata[4] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_writedata[5] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_writedata[6] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_writedata[7] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_writedata[8] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_writedata[9] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_writedata[10] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_writedata[11] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_writedata[12] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_writedata[13] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_writedata[14] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_writedata[15] => ~NO_FANOUT~
d1_pll_s1_end_xfer => r_1.IN1
pll_s1_readdata_from_sa[0] => cycloneIII_3c120_niosII_standard_sopc_clock_0_out_readdata[0].DATAIN
pll_s1_readdata_from_sa[1] => cycloneIII_3c120_niosII_standard_sopc_clock_0_out_readdata[1].DATAIN
pll_s1_readdata_from_sa[2] => cycloneIII_3c120_niosII_standard_sopc_clock_0_out_readdata[2].DATAIN
pll_s1_readdata_from_sa[3] => cycloneIII_3c120_niosII_standard_sopc_clock_0_out_readdata[3].DATAIN
pll_s1_readdata_from_sa[4] => cycloneIII_3c120_niosII_standard_sopc_clock_0_out_readdata[4].DATAIN
pll_s1_readdata_from_sa[5] => cycloneIII_3c120_niosII_standard_sopc_clock_0_out_readdata[5].DATAIN
pll_s1_readdata_from_sa[6] => cycloneIII_3c120_niosII_standard_sopc_clock_0_out_readdata[6].DATAIN
pll_s1_readdata_from_sa[7] => cycloneIII_3c120_niosII_standard_sopc_clock_0_out_readdata[7].DATAIN
pll_s1_readdata_from_sa[8] => cycloneIII_3c120_niosII_standard_sopc_clock_0_out_readdata[8].DATAIN
pll_s1_readdata_from_sa[9] => cycloneIII_3c120_niosII_standard_sopc_clock_0_out_readdata[9].DATAIN
pll_s1_readdata_from_sa[10] => cycloneIII_3c120_niosII_standard_sopc_clock_0_out_readdata[10].DATAIN
pll_s1_readdata_from_sa[11] => cycloneIII_3c120_niosII_standard_sopc_clock_0_out_readdata[11].DATAIN
pll_s1_readdata_from_sa[12] => cycloneIII_3c120_niosII_standard_sopc_clock_0_out_readdata[12].DATAIN
pll_s1_readdata_from_sa[13] => cycloneIII_3c120_niosII_standard_sopc_clock_0_out_readdata[13].DATAIN
pll_s1_readdata_from_sa[14] => cycloneIII_3c120_niosII_standard_sopc_clock_0_out_readdata[14].DATAIN
pll_s1_readdata_from_sa[15] => cycloneIII_3c120_niosII_standard_sopc_clock_0_out_readdata[15].DATAIN
reset_n => cycloneIII_3c120_niosII_standard_sopc_clock_0_out_reset_n.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_0:the_cycloneIII_3c120_niosII_standard_sopc_clock_0
master_clk => master_clk.IN6
master_endofpacket => master_endofpacket.IN1
master_readdata[0] => slave_readdata_p1[0].DATAIN
master_readdata[1] => slave_readdata_p1[1].DATAIN
master_readdata[2] => slave_readdata_p1[2].DATAIN
master_readdata[3] => slave_readdata_p1[3].DATAIN
master_readdata[4] => slave_readdata_p1[4].DATAIN
master_readdata[5] => slave_readdata_p1[5].DATAIN
master_readdata[6] => slave_readdata_p1[6].DATAIN
master_readdata[7] => slave_readdata_p1[7].DATAIN
master_readdata[8] => slave_readdata_p1[8].DATAIN
master_readdata[9] => slave_readdata_p1[9].DATAIN
master_readdata[10] => slave_readdata_p1[10].DATAIN
master_readdata[11] => slave_readdata_p1[11].DATAIN
master_readdata[12] => slave_readdata_p1[12].DATAIN
master_readdata[13] => slave_readdata_p1[13].DATAIN
master_readdata[14] => slave_readdata_p1[14].DATAIN
master_readdata[15] => slave_readdata_p1[15].DATAIN
master_reset_n => master_reset_n.IN6
master_waitrequest => master_waitrequest.IN1
slave_address[0] => slave_address_d1[0].DATAIN
slave_address[1] => slave_address_d1[1].DATAIN
slave_address[2] => slave_address_d1[2].DATAIN
slave_address[3] => slave_address_d1[3].DATAIN
slave_byteenable[0] => slave_byteenable_d1[0].DATAIN
slave_byteenable[1] => slave_byteenable_d1[1].DATAIN
slave_clk => slave_clk.IN6
slave_nativeaddress[0] => slave_nativeaddress_d1[0].DATAIN
slave_nativeaddress[1] => slave_nativeaddress_d1[1].DATAIN
slave_nativeaddress[2] => slave_nativeaddress_d1[2].DATAIN
slave_read => slave_read.IN1
slave_reset_n => slave_reset_n.IN6
slave_write => slave_write.IN1
slave_writedata[0] => slave_writedata_d1[0].DATAIN
slave_writedata[1] => slave_writedata_d1[1].DATAIN
slave_writedata[2] => slave_writedata_d1[2].DATAIN
slave_writedata[3] => slave_writedata_d1[3].DATAIN
slave_writedata[4] => slave_writedata_d1[4].DATAIN
slave_writedata[5] => slave_writedata_d1[5].DATAIN
slave_writedata[6] => slave_writedata_d1[6].DATAIN
slave_writedata[7] => slave_writedata_d1[7].DATAIN
slave_writedata[8] => slave_writedata_d1[8].DATAIN
slave_writedata[9] => slave_writedata_d1[9].DATAIN
slave_writedata[10] => slave_writedata_d1[10].DATAIN
slave_writedata[11] => slave_writedata_d1[11].DATAIN
slave_writedata[12] => slave_writedata_d1[12].DATAIN
slave_writedata[13] => slave_writedata_d1[13].DATAIN
slave_writedata[14] => slave_writedata_d1[14].DATAIN
slave_writedata[15] => slave_writedata_d1[15].DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_0:the_cycloneIII_3c120_niosII_standard_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_0:the_cycloneIII_3c120_niosII_standard_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_0:the_cycloneIII_3c120_niosII_standard_sopc_clock_0|cycloneIII_3c120_niosII_standard_sopc_clock_0_edge_to_pulse:read_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_0:the_cycloneIII_3c120_niosII_standard_sopc_clock_0|cycloneIII_3c120_niosII_standard_sopc_clock_0_edge_to_pulse:write_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_0:the_cycloneIII_3c120_niosII_standard_sopc_clock_0|cycloneIII_3c120_niosII_standard_sopc_clock_0_slave_FSM:slave_FSM
master_read_done_token => Selector0.IN1
master_read_done_token => Selector3.IN1
master_read_done_token => Selector1.IN1
master_write_done_token => Selector0.IN2
master_write_done_token => Selector3.IN2
master_write_done_token => Selector2.IN2
slave_clk => slave_write_request~reg0.CLK
slave_clk => slave_read_request~reg0.CLK
slave_clk => slave_state~1.DATAIN
slave_read => next_slave_state.OUTPUTSELECT
slave_read => next_slave_state.OUTPUTSELECT
slave_read => slave_waitrequest.OUTPUTSELECT
slave_read => next_slave_read_request.OUTPUTSELECT
slave_read => next_slave_write_request.OUTPUTSELECT
slave_read => Selector1.IN2
slave_reset_n => slave_read_request~reg0.ACLR
slave_reset_n => slave_write_request~reg0.ACLR
slave_reset_n => slave_state~3.DATAIN
slave_write => next_slave_write_request.OUTPUTSELECT
slave_write => next_slave_state.DATAA
slave_write => slave_waitrequest.DATAA
slave_write => next_slave_state.DATAA


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_0:the_cycloneIII_3c120_niosII_standard_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_0:the_cycloneIII_3c120_niosII_standard_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_0:the_cycloneIII_3c120_niosII_standard_sopc_clock_0|cycloneIII_3c120_niosII_standard_sopc_clock_0_edge_to_pulse:read_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_0:the_cycloneIII_3c120_niosII_standard_sopc_clock_0|cycloneIII_3c120_niosII_standard_sopc_clock_0_edge_to_pulse:write_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_0:the_cycloneIII_3c120_niosII_standard_sopc_clock_0|cycloneIII_3c120_niosII_standard_sopc_clock_0_master_FSM:master_FSM
master_clk => master_write~reg0.CLK
master_clk => master_read~reg0.CLK
master_clk => master_write_done~reg0.CLK
master_clk => master_read_done~reg0.CLK
master_clk => master_state~1.DATAIN
master_reset_n => master_read~reg0.ACLR
master_reset_n => master_read_done~reg0.ACLR
master_reset_n => master_write~reg0.ACLR
master_reset_n => master_write_done~reg0.ACLR
master_reset_n => master_state~3.DATAIN
master_waitrequest => Selector1.IN1
master_waitrequest => Selector2.IN2
master_waitrequest => next_master_read_done.OUTPUTSELECT
master_waitrequest => next_master_read.OUTPUTSELECT
master_waitrequest => next_master_write.OUTPUTSELECT
master_waitrequest => next_master_write_done.OUTPUTSELECT
master_waitrequest => Selector0.IN1
slave_read_request_token => next_master_state.OUTPUTSELECT
slave_read_request_token => next_master_write.OUTPUTSELECT
slave_read_request_token => Selector1.IN2
slave_read_request_token => Selector3.IN2
slave_write_request_token => next_master_write.DATAA
slave_write_request_token => next_master_state.DATAA


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_0:the_cycloneIII_3c120_niosII_standard_sopc_clock_0|cycloneIII_3c120_niosII_standard_sopc_clock_0_bit_pipe:endofpacket_bit_pipe
clk1 => data_in_d1.CLK
clk2 => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_clk1_n => data_in_d1.ACLR
reset_clk2_n => data_out~reg0.ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_1_in_arbitrator:the_cycloneIII_3c120_niosII_standard_sopc_clock_1_in
clk => d1_cycloneIII_3c120_niosII_standard_sopc_clock_1_in_end_xfer~reg0.CLK
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_endofpacket => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_endofpacket_from_sa.DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata[0] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata_from_sa[0].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata[1] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata_from_sa[1].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata[2] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata_from_sa[2].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata[3] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata_from_sa[3].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata[4] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata_from_sa[4].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata[5] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata_from_sa[5].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata[6] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata_from_sa[6].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata[7] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata_from_sa[7].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata[8] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata_from_sa[8].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata[9] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata_from_sa[9].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata[10] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata_from_sa[10].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata[11] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata_from_sa[11].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata[12] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata_from_sa[12].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata[13] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata_from_sa[13].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata[14] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata_from_sa[14].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata[15] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata_from_sa[15].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_waitrequest => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_waits_for_read.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_waitrequest => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_waits_for_write.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_waitrequest => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_waitrequest_from_sa.DATAIN
reset_n => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_reset_n.DATAIN
reset_n => d1_cycloneIII_3c120_niosII_standard_sopc_clock_1_in_end_xfer~reg0.PRESET
slow_peripheral_bridge_m1_address_to_slave[0] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_address[0].DATAIN
slow_peripheral_bridge_m1_address_to_slave[1] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_address[1].DATAIN
slow_peripheral_bridge_m1_address_to_slave[2] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_address[2].DATAIN
slow_peripheral_bridge_m1_address_to_slave[3] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_address[3].DATAIN
slow_peripheral_bridge_m1_address_to_slave[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[5] => Equal0.IN2
slow_peripheral_bridge_m1_address_to_slave[6] => Equal0.IN1
slow_peripheral_bridge_m1_address_to_slave[7] => Equal0.IN0
slow_peripheral_bridge_m1_byteenable[0] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_byteenable.DATAB
slow_peripheral_bridge_m1_byteenable[1] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_byteenable.DATAB
slow_peripheral_bridge_m1_byteenable[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_byteenable[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_latency_counter => slow_peripheral_bridge_m1_qualified_request_cycloneIII_3c120_niosII_standard_sopc_clock_1_in.IN0
slow_peripheral_bridge_m1_nativeaddress[0] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_nativeaddress[0].DATAIN
slow_peripheral_bridge_m1_nativeaddress[1] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_nativeaddress[1].DATAIN
slow_peripheral_bridge_m1_nativeaddress[2] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_nativeaddress[2].DATAIN
slow_peripheral_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_requests_cycloneIII_3c120_niosII_standard_sopc_clock_1_in.IN0
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_qualified_request_cycloneIII_3c120_niosII_standard_sopc_clock_1_in.IN1
slow_peripheral_bridge_m1_read => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_read.IN1
slow_peripheral_bridge_m1_read => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_in_a_read_cycle.IN1
slow_peripheral_bridge_m1_write => slow_peripheral_bridge_m1_requests_cycloneIII_3c120_niosII_standard_sopc_clock_1_in.IN1
slow_peripheral_bridge_m1_write => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_write.IN1
slow_peripheral_bridge_m1_write => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_in_a_write_cycle.IN1
slow_peripheral_bridge_m1_writedata[0] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_writedata[0].DATAIN
slow_peripheral_bridge_m1_writedata[1] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_writedata[1].DATAIN
slow_peripheral_bridge_m1_writedata[2] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_writedata[2].DATAIN
slow_peripheral_bridge_m1_writedata[3] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_writedata[3].DATAIN
slow_peripheral_bridge_m1_writedata[4] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_writedata[4].DATAIN
slow_peripheral_bridge_m1_writedata[5] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_writedata[5].DATAIN
slow_peripheral_bridge_m1_writedata[6] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_writedata[6].DATAIN
slow_peripheral_bridge_m1_writedata[7] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_writedata[7].DATAIN
slow_peripheral_bridge_m1_writedata[8] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_writedata[8].DATAIN
slow_peripheral_bridge_m1_writedata[9] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_writedata[9].DATAIN
slow_peripheral_bridge_m1_writedata[10] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_writedata[10].DATAIN
slow_peripheral_bridge_m1_writedata[11] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_writedata[11].DATAIN
slow_peripheral_bridge_m1_writedata[12] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_writedata[12].DATAIN
slow_peripheral_bridge_m1_writedata[13] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_writedata[13].DATAIN
slow_peripheral_bridge_m1_writedata[14] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_writedata[14].DATAIN
slow_peripheral_bridge_m1_writedata[15] => cycloneIII_3c120_niosII_standard_sopc_clock_1_in_writedata[15].DATAIN
slow_peripheral_bridge_m1_writedata[16] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[17] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[18] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[19] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[20] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[21] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[22] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[23] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[24] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[25] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[26] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[27] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[28] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[29] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[30] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[31] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_1_out_arbitrator:the_cycloneIII_3c120_niosII_standard_sopc_clock_1_out
clk => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_address[0] => cycloneIII_3c120_niosII_standard_sopc_clock_1_out_address_to_slave[0].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_address[1] => cycloneIII_3c120_niosII_standard_sopc_clock_1_out_address_to_slave[1].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_address[2] => cycloneIII_3c120_niosII_standard_sopc_clock_1_out_address_to_slave[2].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_address[3] => cycloneIII_3c120_niosII_standard_sopc_clock_1_out_address_to_slave[3].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_byteenable[0] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_byteenable[1] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_granted_tse_pll_s1 => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_qualified_request_tse_pll_s1 => r_2.IN0
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_qualified_request_tse_pll_s1 => r_2.IN0
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_read => r_2.IN0
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_read => r_2.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_read_data_valid_tse_pll_s1 => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_requests_tse_pll_s1 => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_write => r_2.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_write => r_2.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_writedata[0] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_writedata[1] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_writedata[2] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_writedata[3] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_writedata[4] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_writedata[5] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_writedata[6] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_writedata[7] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_writedata[8] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_writedata[9] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_writedata[10] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_writedata[11] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_writedata[12] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_writedata[13] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_writedata[14] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_writedata[15] => ~NO_FANOUT~
d1_tse_pll_s1_end_xfer => r_2.IN1
reset_n => cycloneIII_3c120_niosII_standard_sopc_clock_1_out_reset_n.DATAIN
tse_pll_s1_readdata_from_sa[0] => cycloneIII_3c120_niosII_standard_sopc_clock_1_out_readdata[0].DATAIN
tse_pll_s1_readdata_from_sa[1] => cycloneIII_3c120_niosII_standard_sopc_clock_1_out_readdata[1].DATAIN
tse_pll_s1_readdata_from_sa[2] => cycloneIII_3c120_niosII_standard_sopc_clock_1_out_readdata[2].DATAIN
tse_pll_s1_readdata_from_sa[3] => cycloneIII_3c120_niosII_standard_sopc_clock_1_out_readdata[3].DATAIN
tse_pll_s1_readdata_from_sa[4] => cycloneIII_3c120_niosII_standard_sopc_clock_1_out_readdata[4].DATAIN
tse_pll_s1_readdata_from_sa[5] => cycloneIII_3c120_niosII_standard_sopc_clock_1_out_readdata[5].DATAIN
tse_pll_s1_readdata_from_sa[6] => cycloneIII_3c120_niosII_standard_sopc_clock_1_out_readdata[6].DATAIN
tse_pll_s1_readdata_from_sa[7] => cycloneIII_3c120_niosII_standard_sopc_clock_1_out_readdata[7].DATAIN
tse_pll_s1_readdata_from_sa[8] => cycloneIII_3c120_niosII_standard_sopc_clock_1_out_readdata[8].DATAIN
tse_pll_s1_readdata_from_sa[9] => cycloneIII_3c120_niosII_standard_sopc_clock_1_out_readdata[9].DATAIN
tse_pll_s1_readdata_from_sa[10] => cycloneIII_3c120_niosII_standard_sopc_clock_1_out_readdata[10].DATAIN
tse_pll_s1_readdata_from_sa[11] => cycloneIII_3c120_niosII_standard_sopc_clock_1_out_readdata[11].DATAIN
tse_pll_s1_readdata_from_sa[12] => cycloneIII_3c120_niosII_standard_sopc_clock_1_out_readdata[12].DATAIN
tse_pll_s1_readdata_from_sa[13] => cycloneIII_3c120_niosII_standard_sopc_clock_1_out_readdata[13].DATAIN
tse_pll_s1_readdata_from_sa[14] => cycloneIII_3c120_niosII_standard_sopc_clock_1_out_readdata[14].DATAIN
tse_pll_s1_readdata_from_sa[15] => cycloneIII_3c120_niosII_standard_sopc_clock_1_out_readdata[15].DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_1:the_cycloneIII_3c120_niosII_standard_sopc_clock_1
master_clk => master_clk.IN6
master_endofpacket => master_endofpacket.IN1
master_readdata[0] => slave_readdata_p1[0].DATAIN
master_readdata[1] => slave_readdata_p1[1].DATAIN
master_readdata[2] => slave_readdata_p1[2].DATAIN
master_readdata[3] => slave_readdata_p1[3].DATAIN
master_readdata[4] => slave_readdata_p1[4].DATAIN
master_readdata[5] => slave_readdata_p1[5].DATAIN
master_readdata[6] => slave_readdata_p1[6].DATAIN
master_readdata[7] => slave_readdata_p1[7].DATAIN
master_readdata[8] => slave_readdata_p1[8].DATAIN
master_readdata[9] => slave_readdata_p1[9].DATAIN
master_readdata[10] => slave_readdata_p1[10].DATAIN
master_readdata[11] => slave_readdata_p1[11].DATAIN
master_readdata[12] => slave_readdata_p1[12].DATAIN
master_readdata[13] => slave_readdata_p1[13].DATAIN
master_readdata[14] => slave_readdata_p1[14].DATAIN
master_readdata[15] => slave_readdata_p1[15].DATAIN
master_reset_n => master_reset_n.IN6
master_waitrequest => master_waitrequest.IN1
slave_address[0] => slave_address_d1[0].DATAIN
slave_address[1] => slave_address_d1[1].DATAIN
slave_address[2] => slave_address_d1[2].DATAIN
slave_address[3] => slave_address_d1[3].DATAIN
slave_byteenable[0] => slave_byteenable_d1[0].DATAIN
slave_byteenable[1] => slave_byteenable_d1[1].DATAIN
slave_clk => slave_clk.IN6
slave_nativeaddress[0] => slave_nativeaddress_d1[0].DATAIN
slave_nativeaddress[1] => slave_nativeaddress_d1[1].DATAIN
slave_nativeaddress[2] => slave_nativeaddress_d1[2].DATAIN
slave_read => slave_read.IN1
slave_reset_n => slave_reset_n.IN6
slave_write => slave_write.IN1
slave_writedata[0] => slave_writedata_d1[0].DATAIN
slave_writedata[1] => slave_writedata_d1[1].DATAIN
slave_writedata[2] => slave_writedata_d1[2].DATAIN
slave_writedata[3] => slave_writedata_d1[3].DATAIN
slave_writedata[4] => slave_writedata_d1[4].DATAIN
slave_writedata[5] => slave_writedata_d1[5].DATAIN
slave_writedata[6] => slave_writedata_d1[6].DATAIN
slave_writedata[7] => slave_writedata_d1[7].DATAIN
slave_writedata[8] => slave_writedata_d1[8].DATAIN
slave_writedata[9] => slave_writedata_d1[9].DATAIN
slave_writedata[10] => slave_writedata_d1[10].DATAIN
slave_writedata[11] => slave_writedata_d1[11].DATAIN
slave_writedata[12] => slave_writedata_d1[12].DATAIN
slave_writedata[13] => slave_writedata_d1[13].DATAIN
slave_writedata[14] => slave_writedata_d1[14].DATAIN
slave_writedata[15] => slave_writedata_d1[15].DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_1:the_cycloneIII_3c120_niosII_standard_sopc_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_1:the_cycloneIII_3c120_niosII_standard_sopc_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_1:the_cycloneIII_3c120_niosII_standard_sopc_clock_1|cycloneIII_3c120_niosII_standard_sopc_clock_1_edge_to_pulse:read_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_1:the_cycloneIII_3c120_niosII_standard_sopc_clock_1|cycloneIII_3c120_niosII_standard_sopc_clock_1_edge_to_pulse:write_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_1:the_cycloneIII_3c120_niosII_standard_sopc_clock_1|cycloneIII_3c120_niosII_standard_sopc_clock_1_slave_FSM:slave_FSM
master_read_done_token => Selector0.IN1
master_read_done_token => Selector3.IN1
master_read_done_token => Selector1.IN1
master_write_done_token => Selector0.IN2
master_write_done_token => Selector3.IN2
master_write_done_token => Selector2.IN2
slave_clk => slave_write_request~reg0.CLK
slave_clk => slave_read_request~reg0.CLK
slave_clk => slave_state~1.DATAIN
slave_read => next_slave_state.OUTPUTSELECT
slave_read => next_slave_state.OUTPUTSELECT
slave_read => slave_waitrequest.OUTPUTSELECT
slave_read => next_slave_read_request.OUTPUTSELECT
slave_read => next_slave_write_request.OUTPUTSELECT
slave_read => Selector1.IN2
slave_reset_n => slave_read_request~reg0.ACLR
slave_reset_n => slave_write_request~reg0.ACLR
slave_reset_n => slave_state~3.DATAIN
slave_write => next_slave_write_request.OUTPUTSELECT
slave_write => next_slave_state.DATAA
slave_write => slave_waitrequest.DATAA
slave_write => next_slave_state.DATAA


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_1:the_cycloneIII_3c120_niosII_standard_sopc_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_1:the_cycloneIII_3c120_niosII_standard_sopc_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_1:the_cycloneIII_3c120_niosII_standard_sopc_clock_1|cycloneIII_3c120_niosII_standard_sopc_clock_1_edge_to_pulse:read_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_1:the_cycloneIII_3c120_niosII_standard_sopc_clock_1|cycloneIII_3c120_niosII_standard_sopc_clock_1_edge_to_pulse:write_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_1:the_cycloneIII_3c120_niosII_standard_sopc_clock_1|cycloneIII_3c120_niosII_standard_sopc_clock_1_master_FSM:master_FSM
master_clk => master_write~reg0.CLK
master_clk => master_read~reg0.CLK
master_clk => master_write_done~reg0.CLK
master_clk => master_read_done~reg0.CLK
master_clk => master_state~1.DATAIN
master_reset_n => master_read~reg0.ACLR
master_reset_n => master_read_done~reg0.ACLR
master_reset_n => master_write~reg0.ACLR
master_reset_n => master_write_done~reg0.ACLR
master_reset_n => master_state~3.DATAIN
master_waitrequest => Selector1.IN1
master_waitrequest => Selector2.IN2
master_waitrequest => next_master_read_done.OUTPUTSELECT
master_waitrequest => next_master_read.OUTPUTSELECT
master_waitrequest => next_master_write.OUTPUTSELECT
master_waitrequest => next_master_write_done.OUTPUTSELECT
master_waitrequest => Selector0.IN1
slave_read_request_token => next_master_state.OUTPUTSELECT
slave_read_request_token => next_master_write.OUTPUTSELECT
slave_read_request_token => Selector1.IN2
slave_read_request_token => Selector3.IN2
slave_write_request_token => next_master_write.DATAA
slave_write_request_token => next_master_state.DATAA


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_1:the_cycloneIII_3c120_niosII_standard_sopc_clock_1|cycloneIII_3c120_niosII_standard_sopc_clock_1_bit_pipe:endofpacket_bit_pipe
clk1 => data_in_d1.CLK
clk2 => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_clk1_n => data_in_d1.ACLR
reset_clk2_n => data_out~reg0.ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_2_in_arbitrator:the_cycloneIII_3c120_niosII_standard_sopc_clock_2_in
clk => d1_cycloneIII_3c120_niosII_standard_sopc_clock_2_in_end_xfer~reg0.CLK
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_endofpacket => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_endofpacket_from_sa.DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata[0] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata_from_sa[0].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata[1] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata_from_sa[1].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata[2] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata_from_sa[2].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata[3] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata_from_sa[3].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata[4] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata_from_sa[4].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata[5] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata_from_sa[5].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata[6] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata_from_sa[6].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata[7] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata_from_sa[7].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata[8] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata_from_sa[8].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata[9] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata_from_sa[9].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata[10] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata_from_sa[10].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata[11] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata_from_sa[11].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata[12] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata_from_sa[12].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata[13] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata_from_sa[13].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata[14] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata_from_sa[14].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata[15] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata_from_sa[15].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_waitrequest => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_waits_for_read.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_waitrequest => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_waits_for_write.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_waitrequest => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_waitrequest_from_sa.DATAIN
reset_n => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_reset_n.DATAIN
reset_n => d1_cycloneIII_3c120_niosII_standard_sopc_clock_2_in_end_xfer~reg0.PRESET
slow_peripheral_bridge_m1_address_to_slave[0] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_address[0].DATAIN
slow_peripheral_bridge_m1_address_to_slave[1] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_address[1].DATAIN
slow_peripheral_bridge_m1_address_to_slave[2] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_address[2].DATAIN
slow_peripheral_bridge_m1_address_to_slave[3] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_address[3].DATAIN
slow_peripheral_bridge_m1_address_to_slave[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[5] => Equal0.IN1
slow_peripheral_bridge_m1_address_to_slave[6] => Equal0.IN0
slow_peripheral_bridge_m1_address_to_slave[7] => Equal0.IN2
slow_peripheral_bridge_m1_byteenable[0] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_byteenable.DATAB
slow_peripheral_bridge_m1_byteenable[1] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_byteenable.DATAB
slow_peripheral_bridge_m1_byteenable[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_byteenable[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_latency_counter => slow_peripheral_bridge_m1_qualified_request_cycloneIII_3c120_niosII_standard_sopc_clock_2_in.IN0
slow_peripheral_bridge_m1_nativeaddress[0] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_nativeaddress[0].DATAIN
slow_peripheral_bridge_m1_nativeaddress[1] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_nativeaddress[1].DATAIN
slow_peripheral_bridge_m1_nativeaddress[2] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_nativeaddress[2].DATAIN
slow_peripheral_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_requests_cycloneIII_3c120_niosII_standard_sopc_clock_2_in.IN0
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_qualified_request_cycloneIII_3c120_niosII_standard_sopc_clock_2_in.IN1
slow_peripheral_bridge_m1_read => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_read.IN1
slow_peripheral_bridge_m1_read => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_in_a_read_cycle.IN1
slow_peripheral_bridge_m1_write => slow_peripheral_bridge_m1_requests_cycloneIII_3c120_niosII_standard_sopc_clock_2_in.IN1
slow_peripheral_bridge_m1_write => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_write.IN1
slow_peripheral_bridge_m1_write => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_in_a_write_cycle.IN1
slow_peripheral_bridge_m1_writedata[0] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_writedata[0].DATAIN
slow_peripheral_bridge_m1_writedata[1] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_writedata[1].DATAIN
slow_peripheral_bridge_m1_writedata[2] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_writedata[2].DATAIN
slow_peripheral_bridge_m1_writedata[3] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_writedata[3].DATAIN
slow_peripheral_bridge_m1_writedata[4] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_writedata[4].DATAIN
slow_peripheral_bridge_m1_writedata[5] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_writedata[5].DATAIN
slow_peripheral_bridge_m1_writedata[6] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_writedata[6].DATAIN
slow_peripheral_bridge_m1_writedata[7] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_writedata[7].DATAIN
slow_peripheral_bridge_m1_writedata[8] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_writedata[8].DATAIN
slow_peripheral_bridge_m1_writedata[9] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_writedata[9].DATAIN
slow_peripheral_bridge_m1_writedata[10] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_writedata[10].DATAIN
slow_peripheral_bridge_m1_writedata[11] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_writedata[11].DATAIN
slow_peripheral_bridge_m1_writedata[12] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_writedata[12].DATAIN
slow_peripheral_bridge_m1_writedata[13] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_writedata[13].DATAIN
slow_peripheral_bridge_m1_writedata[14] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_writedata[14].DATAIN
slow_peripheral_bridge_m1_writedata[15] => cycloneIII_3c120_niosII_standard_sopc_clock_2_in_writedata[15].DATAIN
slow_peripheral_bridge_m1_writedata[16] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[17] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[18] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[19] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[20] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[21] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[22] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[23] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[24] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[25] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[26] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[27] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[28] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[29] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[30] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[31] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_2_out_arbitrator:the_cycloneIII_3c120_niosII_standard_sopc_clock_2_out
clk => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_address[0] => cycloneIII_3c120_niosII_standard_sopc_clock_2_out_address_to_slave[0].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_address[1] => cycloneIII_3c120_niosII_standard_sopc_clock_2_out_address_to_slave[1].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_address[2] => cycloneIII_3c120_niosII_standard_sopc_clock_2_out_address_to_slave[2].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_address[3] => cycloneIII_3c120_niosII_standard_sopc_clock_2_out_address_to_slave[3].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_byteenable[0] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_byteenable[1] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_granted_tse_tx_pll_s1 => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_qualified_request_tse_tx_pll_s1 => r_2.IN0
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_qualified_request_tse_tx_pll_s1 => r_2.IN0
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_read => r_2.IN0
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_read => r_2.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_read_data_valid_tse_tx_pll_s1 => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_requests_tse_tx_pll_s1 => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_write => r_2.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_write => r_2.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_writedata[0] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_writedata[1] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_writedata[2] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_writedata[3] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_writedata[4] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_writedata[5] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_writedata[6] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_writedata[7] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_writedata[8] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_writedata[9] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_writedata[10] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_writedata[11] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_writedata[12] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_writedata[13] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_writedata[14] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_writedata[15] => ~NO_FANOUT~
d1_tse_tx_pll_s1_end_xfer => r_2.IN1
reset_n => cycloneIII_3c120_niosII_standard_sopc_clock_2_out_reset_n.DATAIN
tse_tx_pll_s1_readdata_from_sa[0] => cycloneIII_3c120_niosII_standard_sopc_clock_2_out_readdata[0].DATAIN
tse_tx_pll_s1_readdata_from_sa[1] => cycloneIII_3c120_niosII_standard_sopc_clock_2_out_readdata[1].DATAIN
tse_tx_pll_s1_readdata_from_sa[2] => cycloneIII_3c120_niosII_standard_sopc_clock_2_out_readdata[2].DATAIN
tse_tx_pll_s1_readdata_from_sa[3] => cycloneIII_3c120_niosII_standard_sopc_clock_2_out_readdata[3].DATAIN
tse_tx_pll_s1_readdata_from_sa[4] => cycloneIII_3c120_niosII_standard_sopc_clock_2_out_readdata[4].DATAIN
tse_tx_pll_s1_readdata_from_sa[5] => cycloneIII_3c120_niosII_standard_sopc_clock_2_out_readdata[5].DATAIN
tse_tx_pll_s1_readdata_from_sa[6] => cycloneIII_3c120_niosII_standard_sopc_clock_2_out_readdata[6].DATAIN
tse_tx_pll_s1_readdata_from_sa[7] => cycloneIII_3c120_niosII_standard_sopc_clock_2_out_readdata[7].DATAIN
tse_tx_pll_s1_readdata_from_sa[8] => cycloneIII_3c120_niosII_standard_sopc_clock_2_out_readdata[8].DATAIN
tse_tx_pll_s1_readdata_from_sa[9] => cycloneIII_3c120_niosII_standard_sopc_clock_2_out_readdata[9].DATAIN
tse_tx_pll_s1_readdata_from_sa[10] => cycloneIII_3c120_niosII_standard_sopc_clock_2_out_readdata[10].DATAIN
tse_tx_pll_s1_readdata_from_sa[11] => cycloneIII_3c120_niosII_standard_sopc_clock_2_out_readdata[11].DATAIN
tse_tx_pll_s1_readdata_from_sa[12] => cycloneIII_3c120_niosII_standard_sopc_clock_2_out_readdata[12].DATAIN
tse_tx_pll_s1_readdata_from_sa[13] => cycloneIII_3c120_niosII_standard_sopc_clock_2_out_readdata[13].DATAIN
tse_tx_pll_s1_readdata_from_sa[14] => cycloneIII_3c120_niosII_standard_sopc_clock_2_out_readdata[14].DATAIN
tse_tx_pll_s1_readdata_from_sa[15] => cycloneIII_3c120_niosII_standard_sopc_clock_2_out_readdata[15].DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_2:the_cycloneIII_3c120_niosII_standard_sopc_clock_2
master_clk => master_clk.IN6
master_endofpacket => master_endofpacket.IN1
master_readdata[0] => slave_readdata_p1[0].DATAIN
master_readdata[1] => slave_readdata_p1[1].DATAIN
master_readdata[2] => slave_readdata_p1[2].DATAIN
master_readdata[3] => slave_readdata_p1[3].DATAIN
master_readdata[4] => slave_readdata_p1[4].DATAIN
master_readdata[5] => slave_readdata_p1[5].DATAIN
master_readdata[6] => slave_readdata_p1[6].DATAIN
master_readdata[7] => slave_readdata_p1[7].DATAIN
master_readdata[8] => slave_readdata_p1[8].DATAIN
master_readdata[9] => slave_readdata_p1[9].DATAIN
master_readdata[10] => slave_readdata_p1[10].DATAIN
master_readdata[11] => slave_readdata_p1[11].DATAIN
master_readdata[12] => slave_readdata_p1[12].DATAIN
master_readdata[13] => slave_readdata_p1[13].DATAIN
master_readdata[14] => slave_readdata_p1[14].DATAIN
master_readdata[15] => slave_readdata_p1[15].DATAIN
master_reset_n => master_reset_n.IN6
master_waitrequest => master_waitrequest.IN1
slave_address[0] => slave_address_d1[0].DATAIN
slave_address[1] => slave_address_d1[1].DATAIN
slave_address[2] => slave_address_d1[2].DATAIN
slave_address[3] => slave_address_d1[3].DATAIN
slave_byteenable[0] => slave_byteenable_d1[0].DATAIN
slave_byteenable[1] => slave_byteenable_d1[1].DATAIN
slave_clk => slave_clk.IN6
slave_nativeaddress[0] => slave_nativeaddress_d1[0].DATAIN
slave_nativeaddress[1] => slave_nativeaddress_d1[1].DATAIN
slave_nativeaddress[2] => slave_nativeaddress_d1[2].DATAIN
slave_read => slave_read.IN1
slave_reset_n => slave_reset_n.IN6
slave_write => slave_write.IN1
slave_writedata[0] => slave_writedata_d1[0].DATAIN
slave_writedata[1] => slave_writedata_d1[1].DATAIN
slave_writedata[2] => slave_writedata_d1[2].DATAIN
slave_writedata[3] => slave_writedata_d1[3].DATAIN
slave_writedata[4] => slave_writedata_d1[4].DATAIN
slave_writedata[5] => slave_writedata_d1[5].DATAIN
slave_writedata[6] => slave_writedata_d1[6].DATAIN
slave_writedata[7] => slave_writedata_d1[7].DATAIN
slave_writedata[8] => slave_writedata_d1[8].DATAIN
slave_writedata[9] => slave_writedata_d1[9].DATAIN
slave_writedata[10] => slave_writedata_d1[10].DATAIN
slave_writedata[11] => slave_writedata_d1[11].DATAIN
slave_writedata[12] => slave_writedata_d1[12].DATAIN
slave_writedata[13] => slave_writedata_d1[13].DATAIN
slave_writedata[14] => slave_writedata_d1[14].DATAIN
slave_writedata[15] => slave_writedata_d1[15].DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_2:the_cycloneIII_3c120_niosII_standard_sopc_clock_2|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_2:the_cycloneIII_3c120_niosII_standard_sopc_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_2:the_cycloneIII_3c120_niosII_standard_sopc_clock_2|cycloneIII_3c120_niosII_standard_sopc_clock_2_edge_to_pulse:read_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_2:the_cycloneIII_3c120_niosII_standard_sopc_clock_2|cycloneIII_3c120_niosII_standard_sopc_clock_2_edge_to_pulse:write_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_2:the_cycloneIII_3c120_niosII_standard_sopc_clock_2|cycloneIII_3c120_niosII_standard_sopc_clock_2_slave_FSM:slave_FSM
master_read_done_token => Selector0.IN1
master_read_done_token => Selector3.IN1
master_read_done_token => Selector1.IN1
master_write_done_token => Selector0.IN2
master_write_done_token => Selector3.IN2
master_write_done_token => Selector2.IN2
slave_clk => slave_write_request~reg0.CLK
slave_clk => slave_read_request~reg0.CLK
slave_clk => slave_state~1.DATAIN
slave_read => next_slave_state.OUTPUTSELECT
slave_read => next_slave_state.OUTPUTSELECT
slave_read => slave_waitrequest.OUTPUTSELECT
slave_read => next_slave_read_request.OUTPUTSELECT
slave_read => next_slave_write_request.OUTPUTSELECT
slave_read => Selector1.IN2
slave_reset_n => slave_read_request~reg0.ACLR
slave_reset_n => slave_write_request~reg0.ACLR
slave_reset_n => slave_state~3.DATAIN
slave_write => next_slave_write_request.OUTPUTSELECT
slave_write => next_slave_state.DATAA
slave_write => slave_waitrequest.DATAA
slave_write => next_slave_state.DATAA


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_2:the_cycloneIII_3c120_niosII_standard_sopc_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_2:the_cycloneIII_3c120_niosII_standard_sopc_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_2:the_cycloneIII_3c120_niosII_standard_sopc_clock_2|cycloneIII_3c120_niosII_standard_sopc_clock_2_edge_to_pulse:read_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_2:the_cycloneIII_3c120_niosII_standard_sopc_clock_2|cycloneIII_3c120_niosII_standard_sopc_clock_2_edge_to_pulse:write_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_2:the_cycloneIII_3c120_niosII_standard_sopc_clock_2|cycloneIII_3c120_niosII_standard_sopc_clock_2_master_FSM:master_FSM
master_clk => master_write~reg0.CLK
master_clk => master_read~reg0.CLK
master_clk => master_write_done~reg0.CLK
master_clk => master_read_done~reg0.CLK
master_clk => master_state~1.DATAIN
master_reset_n => master_read~reg0.ACLR
master_reset_n => master_read_done~reg0.ACLR
master_reset_n => master_write~reg0.ACLR
master_reset_n => master_write_done~reg0.ACLR
master_reset_n => master_state~3.DATAIN
master_waitrequest => Selector1.IN1
master_waitrequest => Selector2.IN2
master_waitrequest => next_master_read_done.OUTPUTSELECT
master_waitrequest => next_master_read.OUTPUTSELECT
master_waitrequest => next_master_write.OUTPUTSELECT
master_waitrequest => next_master_write_done.OUTPUTSELECT
master_waitrequest => Selector0.IN1
slave_read_request_token => next_master_state.OUTPUTSELECT
slave_read_request_token => next_master_write.OUTPUTSELECT
slave_read_request_token => Selector1.IN2
slave_read_request_token => Selector3.IN2
slave_write_request_token => next_master_write.DATAA
slave_write_request_token => next_master_state.DATAA


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_clock_2:the_cycloneIII_3c120_niosII_standard_sopc_clock_2|cycloneIII_3c120_niosII_standard_sopc_clock_2_bit_pipe:endofpacket_bit_pipe
clk1 => data_in_d1.CLK
clk2 => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_clk1_n => data_in_d1.ACLR
reset_clk2_n => data_out~reg0.ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram_s1_arbitrator:the_ddr2_sdram_s1
clk => clk.IN1
cpu_ddr_clock_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_address_to_slave[2] => ddr2_sdram_s1_address[0].DATAIN
cpu_ddr_clock_bridge_m1_address_to_slave[3] => ddr2_sdram_s1_address[1].DATAIN
cpu_ddr_clock_bridge_m1_address_to_slave[4] => ddr2_sdram_s1_address[2].DATAIN
cpu_ddr_clock_bridge_m1_address_to_slave[5] => ddr2_sdram_s1_address[3].DATAIN
cpu_ddr_clock_bridge_m1_address_to_slave[6] => ddr2_sdram_s1_address[4].DATAIN
cpu_ddr_clock_bridge_m1_address_to_slave[7] => ddr2_sdram_s1_address[5].DATAIN
cpu_ddr_clock_bridge_m1_address_to_slave[8] => ddr2_sdram_s1_address[6].DATAIN
cpu_ddr_clock_bridge_m1_address_to_slave[9] => ddr2_sdram_s1_address[7].DATAIN
cpu_ddr_clock_bridge_m1_address_to_slave[10] => ddr2_sdram_s1_address[8].DATAIN
cpu_ddr_clock_bridge_m1_address_to_slave[11] => ddr2_sdram_s1_address[9].DATAIN
cpu_ddr_clock_bridge_m1_address_to_slave[12] => ddr2_sdram_s1_address[10].DATAIN
cpu_ddr_clock_bridge_m1_address_to_slave[13] => ddr2_sdram_s1_address[11].DATAIN
cpu_ddr_clock_bridge_m1_address_to_slave[14] => ddr2_sdram_s1_address[12].DATAIN
cpu_ddr_clock_bridge_m1_address_to_slave[15] => ddr2_sdram_s1_address[13].DATAIN
cpu_ddr_clock_bridge_m1_address_to_slave[16] => ddr2_sdram_s1_address[14].DATAIN
cpu_ddr_clock_bridge_m1_address_to_slave[17] => ddr2_sdram_s1_address[15].DATAIN
cpu_ddr_clock_bridge_m1_address_to_slave[18] => ddr2_sdram_s1_address[16].DATAIN
cpu_ddr_clock_bridge_m1_address_to_slave[19] => ddr2_sdram_s1_address[17].DATAIN
cpu_ddr_clock_bridge_m1_address_to_slave[20] => ddr2_sdram_s1_address[18].DATAIN
cpu_ddr_clock_bridge_m1_address_to_slave[21] => ddr2_sdram_s1_address[19].DATAIN
cpu_ddr_clock_bridge_m1_address_to_slave[22] => ddr2_sdram_s1_address[20].DATAIN
cpu_ddr_clock_bridge_m1_address_to_slave[23] => ddr2_sdram_s1_address[21].DATAIN
cpu_ddr_clock_bridge_m1_address_to_slave[24] => ddr2_sdram_s1_address[22].DATAIN
cpu_ddr_clock_bridge_m1_address_to_slave[25] => ddr2_sdram_s1_address[23].DATAIN
cpu_ddr_clock_bridge_m1_byteenable[0] => ddr2_sdram_s1_byteenable.DATAB
cpu_ddr_clock_bridge_m1_byteenable[1] => ddr2_sdram_s1_byteenable.DATAB
cpu_ddr_clock_bridge_m1_byteenable[2] => ddr2_sdram_s1_byteenable.DATAB
cpu_ddr_clock_bridge_m1_byteenable[3] => ddr2_sdram_s1_byteenable.DATAB
cpu_ddr_clock_bridge_m1_latency_counter => LessThan0.IN2
cpu_ddr_clock_bridge_m1_latency_counter => cpu_ddr_clock_bridge_m1_qualified_request_ddr2_sdram_s1.IN1
cpu_ddr_clock_bridge_m1_read => cpu_ddr_clock_bridge_m1_requests_ddr2_sdram_s1.IN0
cpu_ddr_clock_bridge_m1_read => cpu_ddr_clock_bridge_m1_qualified_request_ddr2_sdram_s1.IN1
cpu_ddr_clock_bridge_m1_read => ddr2_sdram_s1_read.IN0
cpu_ddr_clock_bridge_m1_read => in_a_read_cycle.IN0
cpu_ddr_clock_bridge_m1_write => cpu_ddr_clock_bridge_m1_requests_ddr2_sdram_s1.IN1
cpu_ddr_clock_bridge_m1_write => ddr2_sdram_s1_write.IN0
cpu_ddr_clock_bridge_m1_write => ddr2_sdram_s1_in_a_write_cycle.IN0
cpu_ddr_clock_bridge_m1_writedata[0] => ddr2_sdram_s1_writedata[0].DATAIN
cpu_ddr_clock_bridge_m1_writedata[1] => ddr2_sdram_s1_writedata[1].DATAIN
cpu_ddr_clock_bridge_m1_writedata[2] => ddr2_sdram_s1_writedata[2].DATAIN
cpu_ddr_clock_bridge_m1_writedata[3] => ddr2_sdram_s1_writedata[3].DATAIN
cpu_ddr_clock_bridge_m1_writedata[4] => ddr2_sdram_s1_writedata[4].DATAIN
cpu_ddr_clock_bridge_m1_writedata[5] => ddr2_sdram_s1_writedata[5].DATAIN
cpu_ddr_clock_bridge_m1_writedata[6] => ddr2_sdram_s1_writedata[6].DATAIN
cpu_ddr_clock_bridge_m1_writedata[7] => ddr2_sdram_s1_writedata[7].DATAIN
cpu_ddr_clock_bridge_m1_writedata[8] => ddr2_sdram_s1_writedata[8].DATAIN
cpu_ddr_clock_bridge_m1_writedata[9] => ddr2_sdram_s1_writedata[9].DATAIN
cpu_ddr_clock_bridge_m1_writedata[10] => ddr2_sdram_s1_writedata[10].DATAIN
cpu_ddr_clock_bridge_m1_writedata[11] => ddr2_sdram_s1_writedata[11].DATAIN
cpu_ddr_clock_bridge_m1_writedata[12] => ddr2_sdram_s1_writedata[12].DATAIN
cpu_ddr_clock_bridge_m1_writedata[13] => ddr2_sdram_s1_writedata[13].DATAIN
cpu_ddr_clock_bridge_m1_writedata[14] => ddr2_sdram_s1_writedata[14].DATAIN
cpu_ddr_clock_bridge_m1_writedata[15] => ddr2_sdram_s1_writedata[15].DATAIN
cpu_ddr_clock_bridge_m1_writedata[16] => ddr2_sdram_s1_writedata[16].DATAIN
cpu_ddr_clock_bridge_m1_writedata[17] => ddr2_sdram_s1_writedata[17].DATAIN
cpu_ddr_clock_bridge_m1_writedata[18] => ddr2_sdram_s1_writedata[18].DATAIN
cpu_ddr_clock_bridge_m1_writedata[19] => ddr2_sdram_s1_writedata[19].DATAIN
cpu_ddr_clock_bridge_m1_writedata[20] => ddr2_sdram_s1_writedata[20].DATAIN
cpu_ddr_clock_bridge_m1_writedata[21] => ddr2_sdram_s1_writedata[21].DATAIN
cpu_ddr_clock_bridge_m1_writedata[22] => ddr2_sdram_s1_writedata[22].DATAIN
cpu_ddr_clock_bridge_m1_writedata[23] => ddr2_sdram_s1_writedata[23].DATAIN
cpu_ddr_clock_bridge_m1_writedata[24] => ddr2_sdram_s1_writedata[24].DATAIN
cpu_ddr_clock_bridge_m1_writedata[25] => ddr2_sdram_s1_writedata[25].DATAIN
cpu_ddr_clock_bridge_m1_writedata[26] => ddr2_sdram_s1_writedata[26].DATAIN
cpu_ddr_clock_bridge_m1_writedata[27] => ddr2_sdram_s1_writedata[27].DATAIN
cpu_ddr_clock_bridge_m1_writedata[28] => ddr2_sdram_s1_writedata[28].DATAIN
cpu_ddr_clock_bridge_m1_writedata[29] => ddr2_sdram_s1_writedata[29].DATAIN
cpu_ddr_clock_bridge_m1_writedata[30] => ddr2_sdram_s1_writedata[30].DATAIN
cpu_ddr_clock_bridge_m1_writedata[31] => ddr2_sdram_s1_writedata[31].DATAIN
ddr2_sdram_s1_readdata[0] => ddr2_sdram_s1_readdata_from_sa[0].DATAIN
ddr2_sdram_s1_readdata[1] => ddr2_sdram_s1_readdata_from_sa[1].DATAIN
ddr2_sdram_s1_readdata[2] => ddr2_sdram_s1_readdata_from_sa[2].DATAIN
ddr2_sdram_s1_readdata[3] => ddr2_sdram_s1_readdata_from_sa[3].DATAIN
ddr2_sdram_s1_readdata[4] => ddr2_sdram_s1_readdata_from_sa[4].DATAIN
ddr2_sdram_s1_readdata[5] => ddr2_sdram_s1_readdata_from_sa[5].DATAIN
ddr2_sdram_s1_readdata[6] => ddr2_sdram_s1_readdata_from_sa[6].DATAIN
ddr2_sdram_s1_readdata[7] => ddr2_sdram_s1_readdata_from_sa[7].DATAIN
ddr2_sdram_s1_readdata[8] => ddr2_sdram_s1_readdata_from_sa[8].DATAIN
ddr2_sdram_s1_readdata[9] => ddr2_sdram_s1_readdata_from_sa[9].DATAIN
ddr2_sdram_s1_readdata[10] => ddr2_sdram_s1_readdata_from_sa[10].DATAIN
ddr2_sdram_s1_readdata[11] => ddr2_sdram_s1_readdata_from_sa[11].DATAIN
ddr2_sdram_s1_readdata[12] => ddr2_sdram_s1_readdata_from_sa[12].DATAIN
ddr2_sdram_s1_readdata[13] => ddr2_sdram_s1_readdata_from_sa[13].DATAIN
ddr2_sdram_s1_readdata[14] => ddr2_sdram_s1_readdata_from_sa[14].DATAIN
ddr2_sdram_s1_readdata[15] => ddr2_sdram_s1_readdata_from_sa[15].DATAIN
ddr2_sdram_s1_readdata[16] => ddr2_sdram_s1_readdata_from_sa[16].DATAIN
ddr2_sdram_s1_readdata[17] => ddr2_sdram_s1_readdata_from_sa[17].DATAIN
ddr2_sdram_s1_readdata[18] => ddr2_sdram_s1_readdata_from_sa[18].DATAIN
ddr2_sdram_s1_readdata[19] => ddr2_sdram_s1_readdata_from_sa[19].DATAIN
ddr2_sdram_s1_readdata[20] => ddr2_sdram_s1_readdata_from_sa[20].DATAIN
ddr2_sdram_s1_readdata[21] => ddr2_sdram_s1_readdata_from_sa[21].DATAIN
ddr2_sdram_s1_readdata[22] => ddr2_sdram_s1_readdata_from_sa[22].DATAIN
ddr2_sdram_s1_readdata[23] => ddr2_sdram_s1_readdata_from_sa[23].DATAIN
ddr2_sdram_s1_readdata[24] => ddr2_sdram_s1_readdata_from_sa[24].DATAIN
ddr2_sdram_s1_readdata[25] => ddr2_sdram_s1_readdata_from_sa[25].DATAIN
ddr2_sdram_s1_readdata[26] => ddr2_sdram_s1_readdata_from_sa[26].DATAIN
ddr2_sdram_s1_readdata[27] => ddr2_sdram_s1_readdata_from_sa[27].DATAIN
ddr2_sdram_s1_readdata[28] => ddr2_sdram_s1_readdata_from_sa[28].DATAIN
ddr2_sdram_s1_readdata[29] => ddr2_sdram_s1_readdata_from_sa[29].DATAIN
ddr2_sdram_s1_readdata[30] => ddr2_sdram_s1_readdata_from_sa[30].DATAIN
ddr2_sdram_s1_readdata[31] => ddr2_sdram_s1_readdata_from_sa[31].DATAIN
ddr2_sdram_s1_readdatavalid => ddr2_sdram_s1_move_on_to_next_transaction.IN1
ddr2_sdram_s1_resetrequest_n => ddr2_sdram_s1_resetrequest_n_from_sa.DATAIN
ddr2_sdram_s1_waitrequest_n => ddr2_sdram_s1_waitrequest_n_from_sa.DATAIN
ddr2_sdram_s1_waitrequest_n => ddr2_sdram_s1_waits_for_write.IN1
ddr2_sdram_s1_waitrequest_n => ddr2_sdram_s1_waits_for_read.IN1
reset_n => reset_n.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram_s1_arbitrator:the_ddr2_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr2_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr2_sdram_s1
clear_fifo => always1.IN1
clear_fifo => full_31.OUTPUTSELECT
clear_fifo => full_30.OUTPUTSELECT
clear_fifo => full_29.OUTPUTSELECT
clear_fifo => full_28.OUTPUTSELECT
clear_fifo => full_27.OUTPUTSELECT
clear_fifo => full_26.OUTPUTSELECT
clear_fifo => full_25.OUTPUTSELECT
clear_fifo => full_24.OUTPUTSELECT
clear_fifo => full_23.OUTPUTSELECT
clear_fifo => full_22.OUTPUTSELECT
clear_fifo => full_21.OUTPUTSELECT
clear_fifo => full_20.OUTPUTSELECT
clear_fifo => full_19.OUTPUTSELECT
clear_fifo => full_18.OUTPUTSELECT
clear_fifo => full_17.OUTPUTSELECT
clear_fifo => full_16.OUTPUTSELECT
clear_fifo => full_15.OUTPUTSELECT
clear_fifo => full_14.OUTPUTSELECT
clear_fifo => full_13.OUTPUTSELECT
clear_fifo => full_12.OUTPUTSELECT
clear_fifo => full_11.OUTPUTSELECT
clear_fifo => full_10.OUTPUTSELECT
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always62.IN0
clear_fifo => always63.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p30_stage_30.IN1
clear_fifo => p29_stage_29.IN1
clear_fifo => p28_stage_28.IN1
clear_fifo => p27_stage_27.IN1
clear_fifo => p26_stage_26.IN1
clear_fifo => p25_stage_25.IN1
clear_fifo => p24_stage_24.IN1
clear_fifo => p23_stage_23.IN1
clear_fifo => p22_stage_22.IN1
clear_fifo => p21_stage_21.IN1
clear_fifo => p20_stage_20.IN1
clear_fifo => p19_stage_19.IN1
clear_fifo => p18_stage_18.IN1
clear_fifo => p17_stage_17.IN1
clear_fifo => p16_stage_16.IN1
clear_fifo => p15_stage_15.IN1
clear_fifo => p14_stage_14.IN1
clear_fifo => p13_stage_13.IN1
clear_fifo => p12_stage_12.IN1
clear_fifo => p11_stage_11.IN1
clear_fifo => p10_stage_10.IN1
clear_fifo => p9_stage_9.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => how_many_ones[5].CLK
clk => how_many_ones[6].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
clk => full_7.CLK
clk => stage_7.CLK
clk => full_8.CLK
clk => stage_8.CLK
clk => full_9.CLK
clk => stage_9.CLK
clk => full_10.CLK
clk => stage_10.CLK
clk => full_11.CLK
clk => stage_11.CLK
clk => full_12.CLK
clk => stage_12.CLK
clk => full_13.CLK
clk => stage_13.CLK
clk => full_14.CLK
clk => stage_14.CLK
clk => full_15.CLK
clk => stage_15.CLK
clk => full_16.CLK
clk => stage_16.CLK
clk => full_17.CLK
clk => stage_17.CLK
clk => full_18.CLK
clk => stage_18.CLK
clk => full_19.CLK
clk => stage_19.CLK
clk => full_20.CLK
clk => stage_20.CLK
clk => full_21.CLK
clk => stage_21.CLK
clk => full_22.CLK
clk => stage_22.CLK
clk => full_23.CLK
clk => stage_23.CLK
clk => full_24.CLK
clk => stage_24.CLK
clk => full_25.CLK
clk => stage_25.CLK
clk => full_26.CLK
clk => stage_26.CLK
clk => full_27.CLK
clk => stage_27.CLK
clk => full_28.CLK
clk => stage_28.CLK
clk => full_29.CLK
clk => stage_29.CLK
clk => full_30.CLK
clk => stage_30.CLK
clk => full_31.CLK
clk => stage_31.CLK
data_in => p30_stage_30.DATAB
data_in => p29_stage_29.DATAB
data_in => p28_stage_28.DATAB
data_in => p27_stage_27.DATAB
data_in => p26_stage_26.DATAB
data_in => p25_stage_25.DATAB
data_in => p24_stage_24.DATAB
data_in => p23_stage_23.DATAB
data_in => p22_stage_22.DATAB
data_in => p21_stage_21.DATAB
data_in => p20_stage_20.DATAB
data_in => p19_stage_19.DATAB
data_in => p18_stage_18.DATAB
data_in => p17_stage_17.DATAB
data_in => p16_stage_16.DATAB
data_in => p15_stage_15.DATAB
data_in => p14_stage_14.DATAB
data_in => p13_stage_13.DATAB
data_in => p12_stage_12.DATAB
data_in => p11_stage_11.DATAB
data_in => p10_stage_10.DATAB
data_in => p9_stage_9.DATAB
data_in => p8_stage_8.DATAB
data_in => p7_stage_7.DATAB
data_in => p6_stage_6.DATAB
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_31.DATAA
read => p31_full_31.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always20.IN1
read => always22.IN1
read => always24.IN1
read => always26.IN1
read => always28.IN1
read => always30.IN1
read => always32.IN1
read => always34.IN1
read => always36.IN1
read => always38.IN1
read => always40.IN1
read => always42.IN1
read => always44.IN1
read => always46.IN1
read => always48.IN1
read => always50.IN1
read => always52.IN1
read => always54.IN1
read => always56.IN1
read => always58.IN1
read => always60.IN1
read => always62.IN1
read => always62.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_31.ACLR
reset_n => stage_31.ACLR
reset_n => stage_30.ACLR
reset_n => full_30.ACLR
reset_n => stage_29.ACLR
reset_n => full_29.ACLR
reset_n => stage_28.ACLR
reset_n => full_28.ACLR
reset_n => stage_27.ACLR
reset_n => full_27.ACLR
reset_n => stage_26.ACLR
reset_n => full_26.ACLR
reset_n => stage_25.ACLR
reset_n => full_25.ACLR
reset_n => stage_24.ACLR
reset_n => full_24.ACLR
reset_n => stage_23.ACLR
reset_n => full_23.ACLR
reset_n => stage_22.ACLR
reset_n => full_22.ACLR
reset_n => stage_21.ACLR
reset_n => full_21.ACLR
reset_n => stage_20.ACLR
reset_n => full_20.ACLR
reset_n => stage_19.ACLR
reset_n => full_19.ACLR
reset_n => stage_18.ACLR
reset_n => full_18.ACLR
reset_n => stage_17.ACLR
reset_n => full_17.ACLR
reset_n => stage_16.ACLR
reset_n => full_16.ACLR
reset_n => stage_15.ACLR
reset_n => full_15.ACLR
reset_n => stage_14.ACLR
reset_n => full_14.ACLR
reset_n => stage_13.ACLR
reset_n => full_13.ACLR
reset_n => stage_12.ACLR
reset_n => full_12.ACLR
reset_n => stage_11.ACLR
reset_n => full_11.ACLR
reset_n => stage_10.ACLR
reset_n => full_10.ACLR
reset_n => stage_9.ACLR
reset_n => full_9.ACLR
reset_n => stage_8.ACLR
reset_n => full_8.ACLR
reset_n => stage_7.ACLR
reset_n => full_7.ACLR
reset_n => stage_6.ACLR
reset_n => full_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
reset_n => how_many_ones[5].ACLR
reset_n => how_many_ones[6].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always20.IN1
sync_reset => always22.IN1
sync_reset => always24.IN1
sync_reset => always26.IN1
sync_reset => always28.IN1
sync_reset => always30.IN1
sync_reset => always32.IN1
sync_reset => always34.IN1
sync_reset => always36.IN1
sync_reset => always38.IN1
sync_reset => always40.IN1
sync_reset => always42.IN1
sync_reset => always44.IN1
sync_reset => always46.IN1
sync_reset => always48.IN1
sync_reset => always50.IN1
sync_reset => always52.IN1
sync_reset => always54.IN1
sync_reset => always56.IN1
sync_reset => always58.IN1
sync_reset => always60.IN1
sync_reset => always62.IN1
sync_reset => always62.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => always20.IN1
write => always20.IN1
write => always22.IN1
write => always22.IN1
write => always24.IN1
write => always24.IN1
write => always26.IN1
write => always26.IN1
write => always28.IN1
write => always28.IN1
write => always30.IN1
write => always30.IN1
write => always32.IN1
write => always32.IN1
write => always34.IN1
write => always34.IN1
write => always36.IN1
write => always36.IN1
write => always38.IN1
write => always38.IN1
write => always40.IN1
write => always40.IN1
write => always42.IN1
write => always42.IN1
write => always44.IN1
write => always44.IN1
write => always46.IN1
write => always46.IN1
write => always48.IN1
write => always48.IN1
write => always50.IN1
write => always50.IN1
write => always52.IN1
write => always52.IN1
write => always54.IN1
write => always54.IN1
write => always56.IN1
write => always56.IN1
write => always58.IN1
write => always58.IN1
write => always60.IN1
write => always60.IN1
write => always62.IN1
write => always62.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always65.IN1
write => updated_one_count.IN1
write => p31_full_31.IN1
write => always63.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_clk_125_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_clk_125_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram
local_address[0] => local_address[0].IN1
local_address[1] => local_address[1].IN1
local_address[2] => local_address[2].IN1
local_address[3] => local_address[3].IN1
local_address[4] => local_address[4].IN1
local_address[5] => local_address[5].IN1
local_address[6] => local_address[6].IN1
local_address[7] => local_address[7].IN1
local_address[8] => local_address[8].IN1
local_address[9] => local_address[9].IN1
local_address[10] => local_address[10].IN1
local_address[11] => local_address[11].IN1
local_address[12] => local_address[12].IN1
local_address[13] => local_address[13].IN1
local_address[14] => local_address[14].IN1
local_address[15] => local_address[15].IN1
local_address[16] => local_address[16].IN1
local_address[17] => local_address[17].IN1
local_address[18] => local_address[18].IN1
local_address[19] => local_address[19].IN1
local_address[20] => local_address[20].IN1
local_address[21] => local_address[21].IN1
local_address[22] => local_address[22].IN1
local_address[23] => local_address[23].IN1
local_write_req => local_write_req.IN1
local_read_req => local_read_req.IN1
local_burstbegin => local_burstbegin.IN1
local_wdata[0] => local_wdata[0].IN1
local_wdata[1] => local_wdata[1].IN1
local_wdata[2] => local_wdata[2].IN1
local_wdata[3] => local_wdata[3].IN1
local_wdata[4] => local_wdata[4].IN1
local_wdata[5] => local_wdata[5].IN1
local_wdata[6] => local_wdata[6].IN1
local_wdata[7] => local_wdata[7].IN1
local_wdata[8] => local_wdata[8].IN1
local_wdata[9] => local_wdata[9].IN1
local_wdata[10] => local_wdata[10].IN1
local_wdata[11] => local_wdata[11].IN1
local_wdata[12] => local_wdata[12].IN1
local_wdata[13] => local_wdata[13].IN1
local_wdata[14] => local_wdata[14].IN1
local_wdata[15] => local_wdata[15].IN1
local_wdata[16] => local_wdata[16].IN1
local_wdata[17] => local_wdata[17].IN1
local_wdata[18] => local_wdata[18].IN1
local_wdata[19] => local_wdata[19].IN1
local_wdata[20] => local_wdata[20].IN1
local_wdata[21] => local_wdata[21].IN1
local_wdata[22] => local_wdata[22].IN1
local_wdata[23] => local_wdata[23].IN1
local_wdata[24] => local_wdata[24].IN1
local_wdata[25] => local_wdata[25].IN1
local_wdata[26] => local_wdata[26].IN1
local_wdata[27] => local_wdata[27].IN1
local_wdata[28] => local_wdata[28].IN1
local_wdata[29] => local_wdata[29].IN1
local_wdata[30] => local_wdata[30].IN1
local_wdata[31] => local_wdata[31].IN1
local_be[0] => local_be[0].IN1
local_be[1] => local_be[1].IN1
local_be[2] => local_be[2].IN1
local_be[3] => local_be[3].IN1
local_size[0] => local_size[0].IN1
local_size[1] => local_size[1].IN1
local_size[2] => local_size[2].IN1
global_reset_n => global_reset_n.IN1
pll_ref_clk => pll_ref_clk.IN1
soft_reset_n => soft_reset_n.IN1
mem_clk[0] <> ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst.mem_clk
mem_clk_n[0] <> ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst.mem_clk_n
mem_dq[0] <> ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst.mem_dq
mem_dq[1] <> ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst.mem_dq
mem_dq[2] <> ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst.mem_dq
mem_dq[3] <> ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst.mem_dq
mem_dq[4] <> ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst.mem_dq
mem_dq[5] <> ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst.mem_dq
mem_dq[6] <> ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst.mem_dq
mem_dq[7] <> ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst.mem_dq
mem_dq[8] <> ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst.mem_dq
mem_dq[9] <> ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst.mem_dq
mem_dq[10] <> ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst.mem_dq
mem_dq[11] <> ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst.mem_dq
mem_dq[12] <> ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst.mem_dq
mem_dq[13] <> ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst.mem_dq
mem_dq[14] <> ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst.mem_dq
mem_dq[15] <> ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst.mem_dq
mem_dqs[0] <> ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst.mem_dqs
mem_dqs[1] <> ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst.mem_dqs


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst
dqs_delay_ctrl_import[0] => ~NO_FANOUT~
dqs_delay_ctrl_import[1] => ~NO_FANOUT~
dqs_delay_ctrl_import[2] => ~NO_FANOUT~
dqs_delay_ctrl_import[3] => ~NO_FANOUT~
dqs_delay_ctrl_import[4] => ~NO_FANOUT~
dqs_delay_ctrl_import[5] => ~NO_FANOUT~
dqs_offset_delay_ctrl[0] => ~NO_FANOUT~
dqs_offset_delay_ctrl[1] => ~NO_FANOUT~
dqs_offset_delay_ctrl[2] => ~NO_FANOUT~
dqs_offset_delay_ctrl[3] => ~NO_FANOUT~
dqs_offset_delay_ctrl[4] => ~NO_FANOUT~
dqs_offset_delay_ctrl[5] => ~NO_FANOUT~
global_reset_n => global_reset_n.IN1
hc_scan_ck => ~NO_FANOUT~
hc_scan_din[0] => ~NO_FANOUT~
hc_scan_din[1] => ~NO_FANOUT~
hc_scan_enable_access => ~NO_FANOUT~
hc_scan_enable_dm[0] => ~NO_FANOUT~
hc_scan_enable_dm[1] => ~NO_FANOUT~
hc_scan_enable_dq[0] => ~NO_FANOUT~
hc_scan_enable_dq[1] => ~NO_FANOUT~
hc_scan_enable_dq[2] => ~NO_FANOUT~
hc_scan_enable_dq[3] => ~NO_FANOUT~
hc_scan_enable_dq[4] => ~NO_FANOUT~
hc_scan_enable_dq[5] => ~NO_FANOUT~
hc_scan_enable_dq[6] => ~NO_FANOUT~
hc_scan_enable_dq[7] => ~NO_FANOUT~
hc_scan_enable_dq[8] => ~NO_FANOUT~
hc_scan_enable_dq[9] => ~NO_FANOUT~
hc_scan_enable_dq[10] => ~NO_FANOUT~
hc_scan_enable_dq[11] => ~NO_FANOUT~
hc_scan_enable_dq[12] => ~NO_FANOUT~
hc_scan_enable_dq[13] => ~NO_FANOUT~
hc_scan_enable_dq[14] => ~NO_FANOUT~
hc_scan_enable_dq[15] => ~NO_FANOUT~
hc_scan_enable_dqs[0] => ~NO_FANOUT~
hc_scan_enable_dqs[1] => ~NO_FANOUT~
hc_scan_enable_dqs_config[0] => ~NO_FANOUT~
hc_scan_enable_dqs_config[1] => ~NO_FANOUT~
hc_scan_update[0] => ~NO_FANOUT~
hc_scan_update[1] => ~NO_FANOUT~
local_address[0] => local_address[0].IN1
local_address[1] => local_address[1].IN1
local_address[2] => local_address[2].IN1
local_address[3] => local_address[3].IN1
local_address[4] => local_address[4].IN1
local_address[5] => local_address[5].IN1
local_address[6] => local_address[6].IN1
local_address[7] => local_address[7].IN1
local_address[8] => local_address[8].IN1
local_address[9] => local_address[9].IN1
local_address[10] => local_address[10].IN1
local_address[11] => local_address[11].IN1
local_address[12] => local_address[12].IN1
local_address[13] => local_address[13].IN1
local_address[14] => local_address[14].IN1
local_address[15] => local_address[15].IN1
local_address[16] => local_address[16].IN1
local_address[17] => local_address[17].IN1
local_address[18] => local_address[18].IN1
local_address[19] => local_address[19].IN1
local_address[20] => local_address[20].IN1
local_address[21] => local_address[21].IN1
local_address[22] => local_address[22].IN1
local_address[23] => local_address[23].IN1
local_autopch_req => local_autopch_req.IN1
local_be[0] => local_be[0].IN1
local_be[1] => local_be[1].IN1
local_be[2] => local_be[2].IN1
local_be[3] => local_be[3].IN1
local_burstbegin => local_burstbegin.IN1
local_multicast_req => local_multicast_req.IN1
local_read_req => local_read_req.IN1
local_refresh_chip => local_refresh_chip.IN1
local_refresh_req => local_refresh_req.IN1
local_self_rfsh_req => local_self_rfsh_req.IN1
local_size[0] => local_size[0].IN1
local_size[1] => local_size[1].IN1
local_size[2] => local_size[2].IN1
local_wdata[0] => local_wdata[0].IN1
local_wdata[1] => local_wdata[1].IN1
local_wdata[2] => local_wdata[2].IN1
local_wdata[3] => local_wdata[3].IN1
local_wdata[4] => local_wdata[4].IN1
local_wdata[5] => local_wdata[5].IN1
local_wdata[6] => local_wdata[6].IN1
local_wdata[7] => local_wdata[7].IN1
local_wdata[8] => local_wdata[8].IN1
local_wdata[9] => local_wdata[9].IN1
local_wdata[10] => local_wdata[10].IN1
local_wdata[11] => local_wdata[11].IN1
local_wdata[12] => local_wdata[12].IN1
local_wdata[13] => local_wdata[13].IN1
local_wdata[14] => local_wdata[14].IN1
local_wdata[15] => local_wdata[15].IN1
local_wdata[16] => local_wdata[16].IN1
local_wdata[17] => local_wdata[17].IN1
local_wdata[18] => local_wdata[18].IN1
local_wdata[19] => local_wdata[19].IN1
local_wdata[20] => local_wdata[20].IN1
local_wdata[21] => local_wdata[21].IN1
local_wdata[22] => local_wdata[22].IN1
local_wdata[23] => local_wdata[23].IN1
local_wdata[24] => local_wdata[24].IN1
local_wdata[25] => local_wdata[25].IN1
local_wdata[26] => local_wdata[26].IN1
local_wdata[27] => local_wdata[27].IN1
local_wdata[28] => local_wdata[28].IN1
local_wdata[29] => local_wdata[29].IN1
local_wdata[30] => local_wdata[30].IN1
local_wdata[31] => local_wdata[31].IN1
local_write_req => local_write_req.IN1
oct_ctl_rs_value[0] => ~NO_FANOUT~
oct_ctl_rs_value[1] => ~NO_FANOUT~
oct_ctl_rs_value[2] => ~NO_FANOUT~
oct_ctl_rs_value[3] => ~NO_FANOUT~
oct_ctl_rs_value[4] => ~NO_FANOUT~
oct_ctl_rs_value[5] => ~NO_FANOUT~
oct_ctl_rs_value[6] => ~NO_FANOUT~
oct_ctl_rs_value[7] => ~NO_FANOUT~
oct_ctl_rs_value[8] => ~NO_FANOUT~
oct_ctl_rs_value[9] => ~NO_FANOUT~
oct_ctl_rs_value[10] => ~NO_FANOUT~
oct_ctl_rs_value[11] => ~NO_FANOUT~
oct_ctl_rs_value[12] => ~NO_FANOUT~
oct_ctl_rs_value[13] => ~NO_FANOUT~
oct_ctl_rt_value[0] => ~NO_FANOUT~
oct_ctl_rt_value[1] => ~NO_FANOUT~
oct_ctl_rt_value[2] => ~NO_FANOUT~
oct_ctl_rt_value[3] => ~NO_FANOUT~
oct_ctl_rt_value[4] => ~NO_FANOUT~
oct_ctl_rt_value[5] => ~NO_FANOUT~
oct_ctl_rt_value[6] => ~NO_FANOUT~
oct_ctl_rt_value[7] => ~NO_FANOUT~
oct_ctl_rt_value[8] => ~NO_FANOUT~
oct_ctl_rt_value[9] => ~NO_FANOUT~
oct_ctl_rt_value[10] => ~NO_FANOUT~
oct_ctl_rt_value[11] => ~NO_FANOUT~
oct_ctl_rt_value[12] => ~NO_FANOUT~
oct_ctl_rt_value[13] => ~NO_FANOUT~
pll_phasecounterselect[0] => ~NO_FANOUT~
pll_phasecounterselect[1] => ~NO_FANOUT~
pll_phasecounterselect[2] => ~NO_FANOUT~
pll_phasecounterselect[3] => ~NO_FANOUT~
pll_phasestep => ~NO_FANOUT~
pll_phaseupdown => ~NO_FANOUT~
pll_reconfig => ~NO_FANOUT~
pll_reconfig_counter_param[0] => ~NO_FANOUT~
pll_reconfig_counter_param[1] => ~NO_FANOUT~
pll_reconfig_counter_param[2] => ~NO_FANOUT~
pll_reconfig_counter_type[0] => ~NO_FANOUT~
pll_reconfig_counter_type[1] => ~NO_FANOUT~
pll_reconfig_counter_type[2] => ~NO_FANOUT~
pll_reconfig_counter_type[3] => ~NO_FANOUT~
pll_reconfig_data_in[0] => ~NO_FANOUT~
pll_reconfig_data_in[1] => ~NO_FANOUT~
pll_reconfig_data_in[2] => ~NO_FANOUT~
pll_reconfig_data_in[3] => ~NO_FANOUT~
pll_reconfig_data_in[4] => ~NO_FANOUT~
pll_reconfig_data_in[5] => ~NO_FANOUT~
pll_reconfig_data_in[6] => ~NO_FANOUT~
pll_reconfig_data_in[7] => ~NO_FANOUT~
pll_reconfig_data_in[8] => ~NO_FANOUT~
pll_reconfig_enable => ~NO_FANOUT~
pll_reconfig_read_param => ~NO_FANOUT~
pll_reconfig_soft_reset_en_n => ~NO_FANOUT~
pll_reconfig_write_param => ~NO_FANOUT~
pll_ref_clk => pll_ref_clk.IN1
soft_reset_n => soft_reset_n.IN1
mem_clk[0] <> ddr2_sdram_phy:ddr2_sdram_phy_inst.mem_clk
mem_clk_n[0] <> ddr2_sdram_phy:ddr2_sdram_phy_inst.mem_clk_n
mem_dq[0] <> ddr2_sdram_phy:ddr2_sdram_phy_inst.mem_dq
mem_dq[1] <> ddr2_sdram_phy:ddr2_sdram_phy_inst.mem_dq
mem_dq[2] <> ddr2_sdram_phy:ddr2_sdram_phy_inst.mem_dq
mem_dq[3] <> ddr2_sdram_phy:ddr2_sdram_phy_inst.mem_dq
mem_dq[4] <> ddr2_sdram_phy:ddr2_sdram_phy_inst.mem_dq
mem_dq[5] <> ddr2_sdram_phy:ddr2_sdram_phy_inst.mem_dq
mem_dq[6] <> ddr2_sdram_phy:ddr2_sdram_phy_inst.mem_dq
mem_dq[7] <> ddr2_sdram_phy:ddr2_sdram_phy_inst.mem_dq
mem_dq[8] <> ddr2_sdram_phy:ddr2_sdram_phy_inst.mem_dq
mem_dq[9] <> ddr2_sdram_phy:ddr2_sdram_phy_inst.mem_dq
mem_dq[10] <> ddr2_sdram_phy:ddr2_sdram_phy_inst.mem_dq
mem_dq[11] <> ddr2_sdram_phy:ddr2_sdram_phy_inst.mem_dq
mem_dq[12] <> ddr2_sdram_phy:ddr2_sdram_phy_inst.mem_dq
mem_dq[13] <> ddr2_sdram_phy:ddr2_sdram_phy_inst.mem_dq
mem_dq[14] <> ddr2_sdram_phy:ddr2_sdram_phy_inst.mem_dq
mem_dq[15] <> ddr2_sdram_phy:ddr2_sdram_phy_inst.mem_dq
mem_dqs[0] <> ddr2_sdram_phy:ddr2_sdram_phy_inst.mem_dqs
mem_dqs[1] <> ddr2_sdram_phy:ddr2_sdram_phy_inst.mem_dqs
mem_dqsn[0] <> ddr2_sdram_phy:ddr2_sdram_phy_inst.mem_dqs_n
mem_dqsn[1] <> ddr2_sdram_phy:ddr2_sdram_phy_inst.mem_dqs_n


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
ctl_half_clk => ctl_half_clk.IN1
ctl_half_clk_reset_n => ctl_half_clk_reset_n.IN1
local_read_req => local_read_req.IN1
local_write_req => local_write_req.IN1
local_size[0] => local_size[0].IN1
local_size[1] => local_size[1].IN1
local_size[2] => local_size[2].IN1
local_burstbegin => local_burstbegin.IN1
local_addr[0] => local_addr[0].IN1
local_addr[1] => local_addr[1].IN1
local_addr[2] => local_addr[2].IN1
local_addr[3] => local_addr[3].IN1
local_addr[4] => local_addr[4].IN1
local_addr[5] => local_addr[5].IN1
local_addr[6] => local_addr[6].IN1
local_addr[7] => local_addr[7].IN1
local_addr[8] => local_addr[8].IN1
local_addr[9] => local_addr[9].IN1
local_addr[10] => local_addr[10].IN1
local_addr[11] => local_addr[11].IN1
local_addr[12] => local_addr[12].IN1
local_addr[13] => local_addr[13].IN1
local_addr[14] => local_addr[14].IN1
local_addr[15] => local_addr[15].IN1
local_addr[16] => local_addr[16].IN1
local_addr[17] => local_addr[17].IN1
local_addr[18] => local_addr[18].IN1
local_addr[19] => local_addr[19].IN1
local_addr[20] => local_addr[20].IN1
local_addr[21] => local_addr[21].IN1
local_addr[22] => local_addr[22].IN1
local_addr[23] => local_addr[23].IN1
local_wdata[0] => local_wdata[0].IN1
local_wdata[1] => local_wdata[1].IN1
local_wdata[2] => local_wdata[2].IN1
local_wdata[3] => local_wdata[3].IN1
local_wdata[4] => local_wdata[4].IN1
local_wdata[5] => local_wdata[5].IN1
local_wdata[6] => local_wdata[6].IN1
local_wdata[7] => local_wdata[7].IN1
local_wdata[8] => local_wdata[8].IN1
local_wdata[9] => local_wdata[9].IN1
local_wdata[10] => local_wdata[10].IN1
local_wdata[11] => local_wdata[11].IN1
local_wdata[12] => local_wdata[12].IN1
local_wdata[13] => local_wdata[13].IN1
local_wdata[14] => local_wdata[14].IN1
local_wdata[15] => local_wdata[15].IN1
local_wdata[16] => local_wdata[16].IN1
local_wdata[17] => local_wdata[17].IN1
local_wdata[18] => local_wdata[18].IN1
local_wdata[19] => local_wdata[19].IN1
local_wdata[20] => local_wdata[20].IN1
local_wdata[21] => local_wdata[21].IN1
local_wdata[22] => local_wdata[22].IN1
local_wdata[23] => local_wdata[23].IN1
local_wdata[24] => local_wdata[24].IN1
local_wdata[25] => local_wdata[25].IN1
local_wdata[26] => local_wdata[26].IN1
local_wdata[27] => local_wdata[27].IN1
local_wdata[28] => local_wdata[28].IN1
local_wdata[29] => local_wdata[29].IN1
local_wdata[30] => local_wdata[30].IN1
local_wdata[31] => local_wdata[31].IN1
local_be[0] => local_be[0].IN1
local_be[1] => local_be[1].IN1
local_be[2] => local_be[2].IN1
local_be[3] => local_be[3].IN1
local_autopch_req => local_autopch_req.IN1
local_multicast => local_multicast.IN1
local_refresh_req => local_refresh_req.IN1
local_refresh_chip[0] => local_refresh_chip[0].IN1
local_self_rfsh_req => local_self_rfsh_req.IN1
local_self_rfsh_chip[0] => local_self_rfsh_chip[0].IN1
ctl_cal_success => ctl_cal_success.IN1
ctl_cal_fail => ctl_cal_fail.IN1
afi_wlat[0] => afi_wlat[0].IN1
afi_wlat[1] => afi_wlat[1].IN1
afi_wlat[2] => afi_wlat[2].IN1
afi_wlat[3] => afi_wlat[3].IN1
afi_wlat[4] => afi_wlat[4].IN1
afi_rdata[0] => afi_rdata[0].IN1
afi_rdata[1] => afi_rdata[1].IN1
afi_rdata[2] => afi_rdata[2].IN1
afi_rdata[3] => afi_rdata[3].IN1
afi_rdata[4] => afi_rdata[4].IN1
afi_rdata[5] => afi_rdata[5].IN1
afi_rdata[6] => afi_rdata[6].IN1
afi_rdata[7] => afi_rdata[7].IN1
afi_rdata[8] => afi_rdata[8].IN1
afi_rdata[9] => afi_rdata[9].IN1
afi_rdata[10] => afi_rdata[10].IN1
afi_rdata[11] => afi_rdata[11].IN1
afi_rdata[12] => afi_rdata[12].IN1
afi_rdata[13] => afi_rdata[13].IN1
afi_rdata[14] => afi_rdata[14].IN1
afi_rdata[15] => afi_rdata[15].IN1
afi_rdata[16] => afi_rdata[16].IN1
afi_rdata[17] => afi_rdata[17].IN1
afi_rdata[18] => afi_rdata[18].IN1
afi_rdata[19] => afi_rdata[19].IN1
afi_rdata[20] => afi_rdata[20].IN1
afi_rdata[21] => afi_rdata[21].IN1
afi_rdata[22] => afi_rdata[22].IN1
afi_rdata[23] => afi_rdata[23].IN1
afi_rdata[24] => afi_rdata[24].IN1
afi_rdata[25] => afi_rdata[25].IN1
afi_rdata[26] => afi_rdata[26].IN1
afi_rdata[27] => afi_rdata[27].IN1
afi_rdata[28] => afi_rdata[28].IN1
afi_rdata[29] => afi_rdata[29].IN1
afi_rdata[30] => afi_rdata[30].IN1
afi_rdata[31] => afi_rdata[31].IN1
afi_rdata_valid[0] => afi_rdata_valid[0].IN1
csr_write_req => csr_write_req.IN1
csr_read_req => csr_read_req.IN1
csr_addr[0] => csr_addr[0].IN1
csr_addr[1] => csr_addr[1].IN1
csr_addr[2] => csr_addr[2].IN1
csr_addr[3] => csr_addr[3].IN1
csr_addr[4] => csr_addr[4].IN1
csr_addr[5] => csr_addr[5].IN1
csr_addr[6] => csr_addr[6].IN1
csr_addr[7] => csr_addr[7].IN1
csr_addr[8] => csr_addr[8].IN1
csr_addr[9] => csr_addr[9].IN1
csr_addr[10] => csr_addr[10].IN1
csr_addr[11] => csr_addr[11].IN1
csr_addr[12] => csr_addr[12].IN1
csr_addr[13] => csr_addr[13].IN1
csr_addr[14] => csr_addr[14].IN1
csr_addr[15] => csr_addr[15].IN1
csr_be[0] => csr_be[0].IN1
csr_be[1] => csr_be[1].IN1
csr_be[2] => csr_be[2].IN1
csr_be[3] => csr_be[3].IN1
csr_wdata[0] => csr_wdata[0].IN1
csr_wdata[1] => csr_wdata[1].IN1
csr_wdata[2] => csr_wdata[2].IN1
csr_wdata[3] => csr_wdata[3].IN1
csr_wdata[4] => csr_wdata[4].IN1
csr_wdata[5] => csr_wdata[5].IN1
csr_wdata[6] => csr_wdata[6].IN1
csr_wdata[7] => csr_wdata[7].IN1
csr_wdata[8] => csr_wdata[8].IN1
csr_wdata[9] => csr_wdata[9].IN1
csr_wdata[10] => csr_wdata[10].IN1
csr_wdata[11] => csr_wdata[11].IN1
csr_wdata[12] => csr_wdata[12].IN1
csr_wdata[13] => csr_wdata[13].IN1
csr_wdata[14] => csr_wdata[14].IN1
csr_wdata[15] => csr_wdata[15].IN1
csr_wdata[16] => csr_wdata[16].IN1
csr_wdata[17] => csr_wdata[17].IN1
csr_wdata[18] => csr_wdata[18].IN1
csr_wdata[19] => csr_wdata[19].IN1
csr_wdata[20] => csr_wdata[20].IN1
csr_wdata[21] => csr_wdata[21].IN1
csr_wdata[22] => csr_wdata[22].IN1
csr_wdata[23] => csr_wdata[23].IN1
csr_wdata[24] => csr_wdata[24].IN1
csr_wdata[25] => csr_wdata[25].IN1
csr_wdata[26] => csr_wdata[26].IN1
csr_wdata[27] => csr_wdata[27].IN1
csr_wdata[28] => csr_wdata[28].IN1
csr_wdata[29] => csr_wdata[29].IN1
csr_wdata[30] => csr_wdata[30].IN1
csr_wdata[31] => csr_wdata[31].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst
ctl_clk => ctl_clk.IN9
ctl_reset_n => ctl_reset_n.IN1
ctl_half_clk => ctl_half_clk.IN2
ctl_half_clk_reset_n => ctl_half_clk_reset_n.IN1
local_read_req => local_read_req.IN1
local_write_req => local_write_req.IN1
local_size[0] => local_size[0].IN1
local_size[1] => local_size[1].IN1
local_size[2] => local_size[2].IN1
local_burstbegin => local_burstbegin.IN1
local_addr[0] => local_addr[0].IN1
local_addr[1] => local_addr[1].IN1
local_addr[2] => local_addr[2].IN1
local_addr[3] => local_addr[3].IN1
local_addr[4] => local_addr[4].IN1
local_addr[5] => local_addr[5].IN1
local_addr[6] => local_addr[6].IN1
local_addr[7] => local_addr[7].IN1
local_addr[8] => local_addr[8].IN1
local_addr[9] => local_addr[9].IN1
local_addr[10] => local_addr[10].IN1
local_addr[11] => local_addr[11].IN1
local_addr[12] => local_addr[12].IN1
local_addr[13] => local_addr[13].IN1
local_addr[14] => local_addr[14].IN1
local_addr[15] => local_addr[15].IN1
local_addr[16] => local_addr[16].IN1
local_addr[17] => local_addr[17].IN1
local_addr[18] => local_addr[18].IN1
local_addr[19] => local_addr[19].IN1
local_addr[20] => local_addr[20].IN1
local_addr[21] => local_addr[21].IN1
local_addr[22] => local_addr[22].IN1
local_addr[23] => local_addr[23].IN1
local_wdata[0] => local_wdata[0].IN1
local_wdata[1] => local_wdata[1].IN1
local_wdata[2] => local_wdata[2].IN1
local_wdata[3] => local_wdata[3].IN1
local_wdata[4] => local_wdata[4].IN1
local_wdata[5] => local_wdata[5].IN1
local_wdata[6] => local_wdata[6].IN1
local_wdata[7] => local_wdata[7].IN1
local_wdata[8] => local_wdata[8].IN1
local_wdata[9] => local_wdata[9].IN1
local_wdata[10] => local_wdata[10].IN1
local_wdata[11] => local_wdata[11].IN1
local_wdata[12] => local_wdata[12].IN1
local_wdata[13] => local_wdata[13].IN1
local_wdata[14] => local_wdata[14].IN1
local_wdata[15] => local_wdata[15].IN1
local_wdata[16] => local_wdata[16].IN1
local_wdata[17] => local_wdata[17].IN1
local_wdata[18] => local_wdata[18].IN1
local_wdata[19] => local_wdata[19].IN1
local_wdata[20] => local_wdata[20].IN1
local_wdata[21] => local_wdata[21].IN1
local_wdata[22] => local_wdata[22].IN1
local_wdata[23] => local_wdata[23].IN1
local_wdata[24] => local_wdata[24].IN1
local_wdata[25] => local_wdata[25].IN1
local_wdata[26] => local_wdata[26].IN1
local_wdata[27] => local_wdata[27].IN1
local_wdata[28] => local_wdata[28].IN1
local_wdata[29] => local_wdata[29].IN1
local_wdata[30] => local_wdata[30].IN1
local_wdata[31] => local_wdata[31].IN1
local_be[0] => local_be[0].IN1
local_be[1] => local_be[1].IN1
local_be[2] => local_be[2].IN1
local_be[3] => local_be[3].IN1
local_autopch_req => local_autopch_req.IN1
local_multicast => local_multicast.IN1
local_refresh_req => local_refresh_req.IN1
local_refresh_chip[0] => local_refresh_chip[0].IN1
local_self_rfsh_req => local_self_rfsh_req.IN1
local_self_rfsh_chip[0] => local_self_rfsh_chip[0].IN1
afi_wlat[0] => afi_wlat[0].IN1
afi_wlat[1] => afi_wlat[1].IN1
afi_wlat[2] => afi_wlat[2].IN1
afi_wlat[3] => afi_wlat[3].IN1
afi_wlat[4] => afi_wlat[4].IN1
afi_rdata[0] => afi_rdata[0].IN1
afi_rdata[1] => afi_rdata[1].IN1
afi_rdata[2] => afi_rdata[2].IN1
afi_rdata[3] => afi_rdata[3].IN1
afi_rdata[4] => afi_rdata[4].IN1
afi_rdata[5] => afi_rdata[5].IN1
afi_rdata[6] => afi_rdata[6].IN1
afi_rdata[7] => afi_rdata[7].IN1
afi_rdata[8] => afi_rdata[8].IN1
afi_rdata[9] => afi_rdata[9].IN1
afi_rdata[10] => afi_rdata[10].IN1
afi_rdata[11] => afi_rdata[11].IN1
afi_rdata[12] => afi_rdata[12].IN1
afi_rdata[13] => afi_rdata[13].IN1
afi_rdata[14] => afi_rdata[14].IN1
afi_rdata[15] => afi_rdata[15].IN1
afi_rdata[16] => afi_rdata[16].IN1
afi_rdata[17] => afi_rdata[17].IN1
afi_rdata[18] => afi_rdata[18].IN1
afi_rdata[19] => afi_rdata[19].IN1
afi_rdata[20] => afi_rdata[20].IN1
afi_rdata[21] => afi_rdata[21].IN1
afi_rdata[22] => afi_rdata[22].IN1
afi_rdata[23] => afi_rdata[23].IN1
afi_rdata[24] => afi_rdata[24].IN1
afi_rdata[25] => afi_rdata[25].IN1
afi_rdata[26] => afi_rdata[26].IN1
afi_rdata[27] => afi_rdata[27].IN1
afi_rdata[28] => afi_rdata[28].IN1
afi_rdata[29] => afi_rdata[29].IN1
afi_rdata[30] => afi_rdata[30].IN1
afi_rdata[31] => afi_rdata[31].IN1
afi_rdata_valid[0] => afi_rdata_valid[0].IN1
ctl_cal_success => ctl_cal_success.IN4
ctl_cal_fail => ctl_cal_fail.IN2
csr_write_req => csr_write_req.IN1
csr_read_req => csr_read_req.IN1
csr_addr[0] => csr_addr[0].IN1
csr_addr[1] => csr_addr[1].IN1
csr_addr[2] => csr_addr[2].IN1
csr_addr[3] => csr_addr[3].IN1
csr_addr[4] => csr_addr[4].IN1
csr_addr[5] => csr_addr[5].IN1
csr_addr[6] => csr_addr[6].IN1
csr_addr[7] => csr_addr[7].IN1
csr_addr[8] => csr_addr[8].IN1
csr_addr[9] => csr_addr[9].IN1
csr_addr[10] => csr_addr[10].IN1
csr_addr[11] => csr_addr[11].IN1
csr_addr[12] => csr_addr[12].IN1
csr_addr[13] => csr_addr[13].IN1
csr_addr[14] => csr_addr[14].IN1
csr_addr[15] => csr_addr[15].IN1
csr_be[0] => csr_be[0].IN1
csr_be[1] => csr_be[1].IN1
csr_be[2] => csr_be[2].IN1
csr_be[3] => csr_be[3].IN1
csr_wdata[0] => csr_wdata[0].IN1
csr_wdata[1] => csr_wdata[1].IN1
csr_wdata[2] => csr_wdata[2].IN1
csr_wdata[3] => csr_wdata[3].IN1
csr_wdata[4] => csr_wdata[4].IN1
csr_wdata[5] => csr_wdata[5].IN1
csr_wdata[6] => csr_wdata[6].IN1
csr_wdata[7] => csr_wdata[7].IN1
csr_wdata[8] => csr_wdata[8].IN1
csr_wdata[9] => csr_wdata[9].IN1
csr_wdata[10] => csr_wdata[10].IN1
csr_wdata[11] => csr_wdata[11].IN1
csr_wdata[12] => csr_wdata[12].IN1
csr_wdata[13] => csr_wdata[13].IN1
csr_wdata[14] => csr_wdata[14].IN1
csr_wdata[15] => csr_wdata[15].IN1
csr_wdata[16] => csr_wdata[16].IN1
csr_wdata[17] => csr_wdata[17].IN1
csr_wdata[18] => csr_wdata[18].IN1
csr_wdata[19] => csr_wdata[19].IN1
csr_wdata[20] => csr_wdata[20].IN1
csr_wdata[21] => csr_wdata[21].IN1
csr_wdata[22] => csr_wdata[22].IN1
csr_wdata[23] => csr_wdata[23].IN1
csr_wdata[24] => csr_wdata[24].IN1
csr_wdata[25] => csr_wdata[25].IN1
csr_wdata[26] => csr_wdata[26].IN1
csr_wdata[27] => csr_wdata[27].IN1
csr_wdata[28] => csr_wdata[28].IN1
csr_wdata[29] => csr_wdata[29].IN1
csr_wdata[30] => csr_wdata[30].IN1
csr_wdata[31] => csr_wdata[31].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
ctl_half_clk => ctl_half_clk.IN1
ctl_half_clk_reset_n => ctl_half_clk_reset_n.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst
reset_n => reset_reg[0].ACLR
reset_n => reset_reg[1].ACLR
reset_n => reset_reg[2].ACLR
reset_n => reset_reg[3].ACLR
reset_n => reset_reg[4].ACLR
reset_n => reset_reg[5].ACLR
reset_n => reset_reg[6].ACLR
reset_n => reset_reg[7].ACLR
reset_n => reset_reg[8].ACLR
reset_n => reset_reg[9].ACLR
reset_n => reset_reg[10].ACLR
reset_n => reset_reg[11].ACLR
reset_n => reset_reg[12].ACLR
reset_n => reset_reg[13].ACLR
reset_n => reset_reg[14].ACLR
reset_n => reset_reg[15].ACLR
reset_n => reset_reg[19].ACLR
reset_n => reset_reg[16].ACLR
reset_n => reset_reg[17].ACLR
reset_n => reset_reg[18].ACLR
clk => reset_reg[19].CLK
clk => reset_reg[18].CLK
clk => reset_reg[17].CLK
clk => reset_reg[16].CLK
clk => reset_reg[15].CLK
clk => reset_reg[14].CLK
clk => reset_reg[13].CLK
clk => reset_reg[12].CLK
clk => reset_reg[11].CLK
clk => reset_reg[10].CLK
clk => reset_reg[9].CLK
clk => reset_reg[8].CLK
clk => reset_reg[7].CLK
clk => reset_reg[6].CLK
clk => reset_reg[5].CLK
clk => reset_reg[4].CLK
clk => reset_reg[3].CLK
clk => reset_reg[2].CLK
clk => reset_reg[1].CLK
clk => reset_reg[0].CLK


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:half_reset_sync_inst
reset_n => reset_reg[3].ACLR
reset_n => reset_reg[0].ACLR
reset_n => reset_reg[1].ACLR
reset_n => reset_reg[2].ACLR
clk => reset_reg[3].CLK
clk => reset_reg[2].CLK
clk => reset_reg[1].CLK
clk => reset_reg[0].CLK


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst
ctl_clk => ctl_clk.IN4
ctl_reset_n[0] => ctl_reset_n[0].IN1
ctl_reset_n[1] => ctl_reset_n[1].IN1
ctl_reset_n[2] => ctl_reset_n[2].IN1
ctl_reset_n[3] => ctl_reset_n[3].IN1
ctl_reset_n[4] => gate_ready_in_reset.ACLR
ctl_half_clk => ctl_half_clk.IN1
ctl_half_clk_reset_n => ctl_half_clk_reset_n.IN1
local_read_req => local_read_req.IN1
local_write_req => local_write_req.IN1
local_size[0] => local_size[0].IN1
local_size[1] => local_size[1].IN1
local_size[2] => local_size[2].IN1
local_autopch_req => local_autopch_req.IN1
local_multicast => int_local_multicast.IN1
local_burstbegin => local_burstbegin.IN1
local_addr[0] => local_addr[0].IN1
local_addr[1] => local_addr[1].IN1
local_addr[2] => local_addr[2].IN1
local_addr[3] => local_addr[3].IN1
local_addr[4] => local_addr[4].IN1
local_addr[5] => local_addr[5].IN1
local_addr[6] => local_addr[6].IN1
local_addr[7] => local_addr[7].IN1
local_addr[8] => local_addr[8].IN1
local_addr[9] => local_addr[9].IN1
local_addr[10] => local_addr[10].IN1
local_addr[11] => local_addr[11].IN1
local_addr[12] => local_addr[12].IN1
local_addr[13] => local_addr[13].IN1
local_addr[14] => local_addr[14].IN1
local_addr[15] => local_addr[15].IN1
local_addr[16] => local_addr[16].IN1
local_addr[17] => local_addr[17].IN1
local_addr[18] => local_addr[18].IN1
local_addr[19] => local_addr[19].IN1
local_addr[20] => local_addr[20].IN1
local_addr[21] => local_addr[21].IN1
local_addr[22] => local_addr[22].IN1
local_addr[23] => local_addr[23].IN1
local_wdata[0] => local_wdata[0].IN1
local_wdata[1] => local_wdata[1].IN1
local_wdata[2] => local_wdata[2].IN1
local_wdata[3] => local_wdata[3].IN1
local_wdata[4] => local_wdata[4].IN1
local_wdata[5] => local_wdata[5].IN1
local_wdata[6] => local_wdata[6].IN1
local_wdata[7] => local_wdata[7].IN1
local_wdata[8] => local_wdata[8].IN1
local_wdata[9] => local_wdata[9].IN1
local_wdata[10] => local_wdata[10].IN1
local_wdata[11] => local_wdata[11].IN1
local_wdata[12] => local_wdata[12].IN1
local_wdata[13] => local_wdata[13].IN1
local_wdata[14] => local_wdata[14].IN1
local_wdata[15] => local_wdata[15].IN1
local_wdata[16] => local_wdata[16].IN1
local_wdata[17] => local_wdata[17].IN1
local_wdata[18] => local_wdata[18].IN1
local_wdata[19] => local_wdata[19].IN1
local_wdata[20] => local_wdata[20].IN1
local_wdata[21] => local_wdata[21].IN1
local_wdata[22] => local_wdata[22].IN1
local_wdata[23] => local_wdata[23].IN1
local_wdata[24] => local_wdata[24].IN1
local_wdata[25] => local_wdata[25].IN1
local_wdata[26] => local_wdata[26].IN1
local_wdata[27] => local_wdata[27].IN1
local_wdata[28] => local_wdata[28].IN1
local_wdata[29] => local_wdata[29].IN1
local_wdata[30] => local_wdata[30].IN1
local_wdata[31] => local_wdata[31].IN1
local_be[0] => local_be[0].IN1
local_be[1] => local_be[1].IN1
local_be[2] => local_be[2].IN1
local_be[3] => local_be[3].IN1
ecc_rdata[0] => ecc_rdata[0].IN1
ecc_rdata[1] => ecc_rdata[1].IN1
ecc_rdata[2] => ecc_rdata[2].IN1
ecc_rdata[3] => ecc_rdata[3].IN1
ecc_rdata[4] => ecc_rdata[4].IN1
ecc_rdata[5] => ecc_rdata[5].IN1
ecc_rdata[6] => ecc_rdata[6].IN1
ecc_rdata[7] => ecc_rdata[7].IN1
ecc_rdata[8] => ecc_rdata[8].IN1
ecc_rdata[9] => ecc_rdata[9].IN1
ecc_rdata[10] => ecc_rdata[10].IN1
ecc_rdata[11] => ecc_rdata[11].IN1
ecc_rdata[12] => ecc_rdata[12].IN1
ecc_rdata[13] => ecc_rdata[13].IN1
ecc_rdata[14] => ecc_rdata[14].IN1
ecc_rdata[15] => ecc_rdata[15].IN1
ecc_rdata[16] => ecc_rdata[16].IN1
ecc_rdata[17] => ecc_rdata[17].IN1
ecc_rdata[18] => ecc_rdata[18].IN1
ecc_rdata[19] => ecc_rdata[19].IN1
ecc_rdata[20] => ecc_rdata[20].IN1
ecc_rdata[21] => ecc_rdata[21].IN1
ecc_rdata[22] => ecc_rdata[22].IN1
ecc_rdata[23] => ecc_rdata[23].IN1
ecc_rdata[24] => ecc_rdata[24].IN1
ecc_rdata[25] => ecc_rdata[25].IN1
ecc_rdata[26] => ecc_rdata[26].IN1
ecc_rdata[27] => ecc_rdata[27].IN1
ecc_rdata[28] => ecc_rdata[28].IN1
ecc_rdata[29] => ecc_rdata[29].IN1
ecc_rdata[30] => ecc_rdata[30].IN1
ecc_rdata[31] => ecc_rdata[31].IN1
ecc_rdata_valid[0] => ecc_rdata_valid[0].IN1
ecc_rdata_error => ecc_rdata_error.IN1
addr_order[0] => addr_order[0].IN1
addr_order[1] => addr_order[1].IN1
col_width_from_csr[0] => col_width_from_csr[0].IN1
col_width_from_csr[1] => col_width_from_csr[1].IN1
col_width_from_csr[2] => col_width_from_csr[2].IN1
col_width_from_csr[3] => col_width_from_csr[3].IN1
row_width_from_csr[0] => row_width_from_csr[0].IN1
row_width_from_csr[1] => row_width_from_csr[1].IN1
row_width_from_csr[2] => row_width_from_csr[2].IN1
row_width_from_csr[3] => row_width_from_csr[3].IN1
row_width_from_csr[4] => row_width_from_csr[4].IN1
bank_width_from_csr[0] => bank_width_from_csr[0].IN1
bank_width_from_csr[1] => bank_width_from_csr[1].IN1
cs_width_from_csr[0] => cs_width_from_csr[0].IN1
cs_width_from_csr[1] => cs_width_from_csr[1].IN1
regdimm_enable => ~NO_FANOUT~
wdata_fifo_read => wdata_fifo_read.IN1
fetch => fetch.IN1
ctl_cal_success => local_init_done.IN0
ctl_cal_fail => local_init_done.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst
ctl_clk => ctl_clk.IN2
ctl_reset_n => reset.IN2
ctl_reset_n => beats_in_wfifo[0]~reg0.ACLR
ctl_reset_n => beats_in_wfifo[1]~reg0.ACLR
ctl_reset_n => beats_in_wfifo[2]~reg0.ACLR
ctl_reset_n => beats_in_wfifo[3]~reg0.ACLR
ctl_reset_n => beats_in_wfifo[4]~reg0.ACLR
ctl_reset_n => beats_in_wfifo[5]~reg0.ACLR
write_req_to_wfifo => write_req_to_wfifo.IN2
wdata_to_wfifo[0] => wdata_to_wfifo[0].IN1
wdata_to_wfifo[1] => wdata_to_wfifo[1].IN1
wdata_to_wfifo[2] => wdata_to_wfifo[2].IN1
wdata_to_wfifo[3] => wdata_to_wfifo[3].IN1
wdata_to_wfifo[4] => wdata_to_wfifo[4].IN1
wdata_to_wfifo[5] => wdata_to_wfifo[5].IN1
wdata_to_wfifo[6] => wdata_to_wfifo[6].IN1
wdata_to_wfifo[7] => wdata_to_wfifo[7].IN1
wdata_to_wfifo[8] => wdata_to_wfifo[8].IN1
wdata_to_wfifo[9] => wdata_to_wfifo[9].IN1
wdata_to_wfifo[10] => wdata_to_wfifo[10].IN1
wdata_to_wfifo[11] => wdata_to_wfifo[11].IN1
wdata_to_wfifo[12] => wdata_to_wfifo[12].IN1
wdata_to_wfifo[13] => wdata_to_wfifo[13].IN1
wdata_to_wfifo[14] => wdata_to_wfifo[14].IN1
wdata_to_wfifo[15] => wdata_to_wfifo[15].IN1
wdata_to_wfifo[16] => wdata_to_wfifo[16].IN1
wdata_to_wfifo[17] => wdata_to_wfifo[17].IN1
wdata_to_wfifo[18] => wdata_to_wfifo[18].IN1
wdata_to_wfifo[19] => wdata_to_wfifo[19].IN1
wdata_to_wfifo[20] => wdata_to_wfifo[20].IN1
wdata_to_wfifo[21] => wdata_to_wfifo[21].IN1
wdata_to_wfifo[22] => wdata_to_wfifo[22].IN1
wdata_to_wfifo[23] => wdata_to_wfifo[23].IN1
wdata_to_wfifo[24] => wdata_to_wfifo[24].IN1
wdata_to_wfifo[25] => wdata_to_wfifo[25].IN1
wdata_to_wfifo[26] => wdata_to_wfifo[26].IN1
wdata_to_wfifo[27] => wdata_to_wfifo[27].IN1
wdata_to_wfifo[28] => wdata_to_wfifo[28].IN1
wdata_to_wfifo[29] => wdata_to_wfifo[29].IN1
wdata_to_wfifo[30] => wdata_to_wfifo[30].IN1
wdata_to_wfifo[31] => wdata_to_wfifo[31].IN1
be_to_wfifo[0] => be_to_wfifo[0].IN1
be_to_wfifo[1] => be_to_wfifo[1].IN1
be_to_wfifo[2] => be_to_wfifo[2].IN1
be_to_wfifo[3] => be_to_wfifo[3].IN1
wdata_fifo_read => wdata_fifo_read.IN2


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo
data[0] => scfifo_ma61:auto_generated.data[0]
data[1] => scfifo_ma61:auto_generated.data[1]
data[2] => scfifo_ma61:auto_generated.data[2]
data[3] => scfifo_ma61:auto_generated.data[3]
data[4] => scfifo_ma61:auto_generated.data[4]
data[5] => scfifo_ma61:auto_generated.data[5]
data[6] => scfifo_ma61:auto_generated.data[6]
data[7] => scfifo_ma61:auto_generated.data[7]
data[8] => scfifo_ma61:auto_generated.data[8]
data[9] => scfifo_ma61:auto_generated.data[9]
data[10] => scfifo_ma61:auto_generated.data[10]
data[11] => scfifo_ma61:auto_generated.data[11]
data[12] => scfifo_ma61:auto_generated.data[12]
data[13] => scfifo_ma61:auto_generated.data[13]
data[14] => scfifo_ma61:auto_generated.data[14]
data[15] => scfifo_ma61:auto_generated.data[15]
data[16] => scfifo_ma61:auto_generated.data[16]
data[17] => scfifo_ma61:auto_generated.data[17]
data[18] => scfifo_ma61:auto_generated.data[18]
data[19] => scfifo_ma61:auto_generated.data[19]
data[20] => scfifo_ma61:auto_generated.data[20]
data[21] => scfifo_ma61:auto_generated.data[21]
data[22] => scfifo_ma61:auto_generated.data[22]
data[23] => scfifo_ma61:auto_generated.data[23]
data[24] => scfifo_ma61:auto_generated.data[24]
data[25] => scfifo_ma61:auto_generated.data[25]
data[26] => scfifo_ma61:auto_generated.data[26]
data[27] => scfifo_ma61:auto_generated.data[27]
data[28] => scfifo_ma61:auto_generated.data[28]
data[29] => scfifo_ma61:auto_generated.data[29]
data[30] => scfifo_ma61:auto_generated.data[30]
data[31] => scfifo_ma61:auto_generated.data[31]
wrreq => scfifo_ma61:auto_generated.wrreq
rdreq => scfifo_ma61:auto_generated.rdreq
clock => scfifo_ma61:auto_generated.clock
aclr => scfifo_ma61:auto_generated.aclr
sclr => scfifo_ma61:auto_generated.sclr


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_ma61:auto_generated
aclr => a_dpfifo_k131:dpfifo.aclr
aclr => dffe_af.IN0
clock => a_dpfifo_k131:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_k131:dpfifo.data[0]
data[1] => a_dpfifo_k131:dpfifo.data[1]
data[2] => a_dpfifo_k131:dpfifo.data[2]
data[3] => a_dpfifo_k131:dpfifo.data[3]
data[4] => a_dpfifo_k131:dpfifo.data[4]
data[5] => a_dpfifo_k131:dpfifo.data[5]
data[6] => a_dpfifo_k131:dpfifo.data[6]
data[7] => a_dpfifo_k131:dpfifo.data[7]
data[8] => a_dpfifo_k131:dpfifo.data[8]
data[9] => a_dpfifo_k131:dpfifo.data[9]
data[10] => a_dpfifo_k131:dpfifo.data[10]
data[11] => a_dpfifo_k131:dpfifo.data[11]
data[12] => a_dpfifo_k131:dpfifo.data[12]
data[13] => a_dpfifo_k131:dpfifo.data[13]
data[14] => a_dpfifo_k131:dpfifo.data[14]
data[15] => a_dpfifo_k131:dpfifo.data[15]
data[16] => a_dpfifo_k131:dpfifo.data[16]
data[17] => a_dpfifo_k131:dpfifo.data[17]
data[18] => a_dpfifo_k131:dpfifo.data[18]
data[19] => a_dpfifo_k131:dpfifo.data[19]
data[20] => a_dpfifo_k131:dpfifo.data[20]
data[21] => a_dpfifo_k131:dpfifo.data[21]
data[22] => a_dpfifo_k131:dpfifo.data[22]
data[23] => a_dpfifo_k131:dpfifo.data[23]
data[24] => a_dpfifo_k131:dpfifo.data[24]
data[25] => a_dpfifo_k131:dpfifo.data[25]
data[26] => a_dpfifo_k131:dpfifo.data[26]
data[27] => a_dpfifo_k131:dpfifo.data[27]
data[28] => a_dpfifo_k131:dpfifo.data[28]
data[29] => a_dpfifo_k131:dpfifo.data[29]
data[30] => a_dpfifo_k131:dpfifo.data[30]
data[31] => a_dpfifo_k131:dpfifo.data[31]
rdreq => a_dpfifo_k131:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_k131:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_k131:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_ma61:auto_generated|a_dpfifo_k131:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[7].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_pmb:rd_ptr_msb.aclr
aclr => cntr_6n7:usedw_counter.aclr
aclr => cntr_qmb:wr_ptr.aclr
clock => altsyncram_u0e1:FIFOram.clock0
clock => altsyncram_u0e1:FIFOram.clock1
clock => cntr_pmb:rd_ptr_msb.clock
clock => cntr_6n7:usedw_counter.clock
clock => cntr_qmb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_u0e1:FIFOram.data_a[0]
data[1] => altsyncram_u0e1:FIFOram.data_a[1]
data[2] => altsyncram_u0e1:FIFOram.data_a[2]
data[3] => altsyncram_u0e1:FIFOram.data_a[3]
data[4] => altsyncram_u0e1:FIFOram.data_a[4]
data[5] => altsyncram_u0e1:FIFOram.data_a[5]
data[6] => altsyncram_u0e1:FIFOram.data_a[6]
data[7] => altsyncram_u0e1:FIFOram.data_a[7]
data[8] => altsyncram_u0e1:FIFOram.data_a[8]
data[9] => altsyncram_u0e1:FIFOram.data_a[9]
data[10] => altsyncram_u0e1:FIFOram.data_a[10]
data[11] => altsyncram_u0e1:FIFOram.data_a[11]
data[12] => altsyncram_u0e1:FIFOram.data_a[12]
data[13] => altsyncram_u0e1:FIFOram.data_a[13]
data[14] => altsyncram_u0e1:FIFOram.data_a[14]
data[15] => altsyncram_u0e1:FIFOram.data_a[15]
data[16] => altsyncram_u0e1:FIFOram.data_a[16]
data[17] => altsyncram_u0e1:FIFOram.data_a[17]
data[18] => altsyncram_u0e1:FIFOram.data_a[18]
data[19] => altsyncram_u0e1:FIFOram.data_a[19]
data[20] => altsyncram_u0e1:FIFOram.data_a[20]
data[21] => altsyncram_u0e1:FIFOram.data_a[21]
data[22] => altsyncram_u0e1:FIFOram.data_a[22]
data[23] => altsyncram_u0e1:FIFOram.data_a[23]
data[24] => altsyncram_u0e1:FIFOram.data_a[24]
data[25] => altsyncram_u0e1:FIFOram.data_a[25]
data[26] => altsyncram_u0e1:FIFOram.data_a[26]
data[27] => altsyncram_u0e1:FIFOram.data_a[27]
data[28] => altsyncram_u0e1:FIFOram.data_a[28]
data[29] => altsyncram_u0e1:FIFOram.data_a[29]
data[30] => altsyncram_u0e1:FIFOram.data_a[30]
data[31] => altsyncram_u0e1:FIFOram.data_a[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => altsyncram_u0e1:FIFOram.clocken1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[7].IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_pmb:rd_ptr_msb.sclr
sclr => cntr_6n7:usedw_counter.sclr
sclr => cntr_qmb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => altsyncram_u0e1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delay.IN1
wreq => _.IN0
wreq => cntr_6n7:usedw_counter.updown
wreq => cntr_qmb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => wait_state.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_ma61:auto_generated|a_dpfifo_k131:dpfifo|altsyncram_u0e1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_ma61:auto_generated|a_dpfifo_k131:dpfifo|cmpr_cr8:almost_full_comparer
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_ma61:auto_generated|a_dpfifo_k131:dpfifo|cmpr_cr8:two_comparison
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_ma61:auto_generated|a_dpfifo_k131:dpfifo|cntr_pmb:rd_ptr_msb
aclr => counter_reg_bit[6].IN0
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_ma61:auto_generated|a_dpfifo_k131:dpfifo|cntr_6n7:usedw_counter
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_ma61:auto_generated|a_dpfifo_k131:dpfifo|cntr_qmb:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo
data[0] => scfifo_i231:auto_generated.data[0]
data[1] => scfifo_i231:auto_generated.data[1]
data[2] => scfifo_i231:auto_generated.data[2]
data[3] => scfifo_i231:auto_generated.data[3]
wrreq => scfifo_i231:auto_generated.wrreq
rdreq => scfifo_i231:auto_generated.rdreq
clock => scfifo_i231:auto_generated.clock
aclr => scfifo_i231:auto_generated.aclr
sclr => scfifo_i231:auto_generated.sclr


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_i231:auto_generated
aclr => a_dpfifo_rd21:dpfifo.aclr
clock => a_dpfifo_rd21:dpfifo.clock
data[0] => a_dpfifo_rd21:dpfifo.data[0]
data[1] => a_dpfifo_rd21:dpfifo.data[1]
data[2] => a_dpfifo_rd21:dpfifo.data[2]
data[3] => a_dpfifo_rd21:dpfifo.data[3]
rdreq => a_dpfifo_rd21:dpfifo.rreq
sclr => a_dpfifo_rd21:dpfifo.sclr
wrreq => a_dpfifo_rd21:dpfifo.wreq


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_i231:auto_generated|a_dpfifo_rd21:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[7].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_pmb:rd_ptr_msb.aclr
aclr => cntr_6n7:usedw_counter.aclr
aclr => cntr_qmb:wr_ptr.aclr
clock => altsyncram_std1:FIFOram.clock0
clock => altsyncram_std1:FIFOram.clock1
clock => cntr_pmb:rd_ptr_msb.clock
clock => cntr_6n7:usedw_counter.clock
clock => cntr_qmb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_std1:FIFOram.data_a[0]
data[1] => altsyncram_std1:FIFOram.data_a[1]
data[2] => altsyncram_std1:FIFOram.data_a[2]
data[3] => altsyncram_std1:FIFOram.data_a[3]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => altsyncram_std1:FIFOram.clocken1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[7].IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_pmb:rd_ptr_msb.sclr
sclr => cntr_6n7:usedw_counter.sclr
sclr => cntr_qmb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => altsyncram_std1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delay.IN1
wreq => _.IN0
wreq => cntr_6n7:usedw_counter.updown
wreq => cntr_qmb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => wait_state.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_i231:auto_generated|a_dpfifo_rd21:dpfifo|altsyncram_std1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_i231:auto_generated|a_dpfifo_rd21:dpfifo|cmpr_cr8:almost_full_comparer
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_i231:auto_generated|a_dpfifo_rd21:dpfifo|cmpr_cr8:two_comparison
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_i231:auto_generated|a_dpfifo_rd21:dpfifo|cntr_pmb:rd_ptr_msb
aclr => counter_reg_bit[6].IN0
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_i231:auto_generated|a_dpfifo_rd21:dpfifo|cntr_6n7:usedw_counter
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_i231:auto_generated|a_dpfifo_rd21:dpfifo|cntr_qmb:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst
ctl_clk => buf_col_addr[2].CLK
ctl_clk => buf_col_addr[3].CLK
ctl_clk => buf_col_addr[4].CLK
ctl_clk => buf_col_addr[5].CLK
ctl_clk => buf_col_addr[6].CLK
ctl_clk => buf_col_addr[7].CLK
ctl_clk => buf_col_addr[8].CLK
ctl_clk => buf_col_addr[9].CLK
ctl_clk => buf_row_addr[0].CLK
ctl_clk => buf_row_addr[1].CLK
ctl_clk => buf_row_addr[2].CLK
ctl_clk => buf_row_addr[3].CLK
ctl_clk => buf_row_addr[4].CLK
ctl_clk => buf_row_addr[5].CLK
ctl_clk => buf_row_addr[6].CLK
ctl_clk => buf_row_addr[7].CLK
ctl_clk => buf_row_addr[8].CLK
ctl_clk => buf_row_addr[9].CLK
ctl_clk => buf_row_addr[10].CLK
ctl_clk => buf_row_addr[11].CLK
ctl_clk => buf_row_addr[12].CLK
ctl_clk => buf_bank_addr[0].CLK
ctl_clk => buf_bank_addr[1].CLK
ctl_clk => buf_cs_addr[0].CLK
ctl_clk => buf_size[0].CLK
ctl_clk => buf_size[1].CLK
ctl_clk => buf_size[2].CLK
ctl_clk => buf_multicast.CLK
ctl_clk => buf_autopch_req.CLK
ctl_clk => buf_write_req.CLK
ctl_clk => buf_read_req.CLK
ctl_clk => pass_write.CLK
ctl_clk => generating.CLK
ctl_clk => registered.CLK
ctl_clk => hold_ready.CLK
ctl_clk => max_col_from_csr[2].CLK
ctl_clk => max_col_from_csr[3].CLK
ctl_clk => max_col_from_csr[4].CLK
ctl_clk => max_col_from_csr[5].CLK
ctl_clk => max_col_from_csr[6].CLK
ctl_clk => max_col_from_csr[7].CLK
ctl_clk => max_col_from_csr[8].CLK
ctl_clk => max_col_from_csr[9].CLK
ctl_clk => max_row_from_csr[0].CLK
ctl_clk => max_row_from_csr[1].CLK
ctl_clk => max_row_from_csr[2].CLK
ctl_clk => max_row_from_csr[3].CLK
ctl_clk => max_row_from_csr[4].CLK
ctl_clk => max_row_from_csr[5].CLK
ctl_clk => max_row_from_csr[6].CLK
ctl_clk => max_row_from_csr[7].CLK
ctl_clk => max_row_from_csr[8].CLK
ctl_clk => max_row_from_csr[9].CLK
ctl_clk => max_row_from_csr[10].CLK
ctl_clk => max_row_from_csr[11].CLK
ctl_clk => max_row_from_csr[12].CLK
ctl_clk => max_bank_from_csr[0].CLK
ctl_clk => max_bank_from_csr[1].CLK
ctl_clk => max_chip_from_csr[0].CLK
ctl_clk => int_col_and_row_and_bank_width[0].CLK
ctl_clk => int_col_and_row_and_bank_width[1].CLK
ctl_clk => int_col_and_row_and_bank_width[2].CLK
ctl_clk => int_col_and_row_and_bank_width[3].CLK
ctl_clk => int_col_and_row_and_bank_width[4].CLK
ctl_clk => int_col_and_bank_width[0].CLK
ctl_clk => int_col_and_bank_width[1].CLK
ctl_clk => int_col_and_bank_width[2].CLK
ctl_clk => int_col_and_bank_width[3].CLK
ctl_clk => int_col_and_bank_width[4].CLK
ctl_clk => int_col_and_bank_width[5].CLK
ctl_clk => int_col_and_row_width[0].CLK
ctl_clk => int_col_and_row_width[1].CLK
ctl_clk => int_col_and_row_width[2].CLK
ctl_clk => int_col_and_row_width[3].CLK
ctl_clk => int_col_and_row_width[4].CLK
ctl_clk => int_col_and_row_width[5].CLK
ctl_clk => int_col_and_row_width[6].CLK
ctl_clk => int_col_and_row_width[7].CLK
ctl_clk => int_col_and_row_width[8].CLK
ctl_clk => int_col_width[0].CLK
ctl_clk => int_col_width[1].CLK
ctl_clk => int_col_width[2].CLK
ctl_clk => int_col_width[3].CLK
ctl_clk => int_col_width[4].CLK
ctl_clk => int_col_width[5].CLK
ctl_reset_n => int_col_and_row_and_bank_width[0].ACLR
ctl_reset_n => int_col_and_row_and_bank_width[1].ACLR
ctl_reset_n => int_col_and_row_and_bank_width[2].ACLR
ctl_reset_n => int_col_and_row_and_bank_width[3].ACLR
ctl_reset_n => int_col_and_row_and_bank_width[4].ACLR
ctl_reset_n => int_col_and_bank_width[0].ACLR
ctl_reset_n => int_col_and_bank_width[1].ACLR
ctl_reset_n => int_col_and_bank_width[2].ACLR
ctl_reset_n => int_col_and_bank_width[3].ACLR
ctl_reset_n => int_col_and_bank_width[4].ACLR
ctl_reset_n => int_col_and_bank_width[5].ACLR
ctl_reset_n => int_col_and_row_width[0].ACLR
ctl_reset_n => int_col_and_row_width[1].ACLR
ctl_reset_n => int_col_and_row_width[2].ACLR
ctl_reset_n => int_col_and_row_width[3].ACLR
ctl_reset_n => int_col_and_row_width[4].ACLR
ctl_reset_n => int_col_and_row_width[5].ACLR
ctl_reset_n => int_col_and_row_width[6].ACLR
ctl_reset_n => int_col_and_row_width[7].ACLR
ctl_reset_n => int_col_and_row_width[8].ACLR
ctl_reset_n => int_col_width[0].ACLR
ctl_reset_n => int_col_width[1].ACLR
ctl_reset_n => int_col_width[2].ACLR
ctl_reset_n => int_col_width[3].ACLR
ctl_reset_n => int_col_width[4].ACLR
ctl_reset_n => int_col_width[5].ACLR
ctl_reset_n => max_col_from_csr[2].ACLR
ctl_reset_n => max_col_from_csr[3].ACLR
ctl_reset_n => max_col_from_csr[4].ACLR
ctl_reset_n => max_col_from_csr[5].ACLR
ctl_reset_n => max_col_from_csr[6].ACLR
ctl_reset_n => max_col_from_csr[7].ACLR
ctl_reset_n => max_col_from_csr[8].ACLR
ctl_reset_n => max_col_from_csr[9].ACLR
ctl_reset_n => max_row_from_csr[0].ACLR
ctl_reset_n => max_row_from_csr[1].ACLR
ctl_reset_n => max_row_from_csr[2].ACLR
ctl_reset_n => max_row_from_csr[3].ACLR
ctl_reset_n => max_row_from_csr[4].ACLR
ctl_reset_n => max_row_from_csr[5].ACLR
ctl_reset_n => max_row_from_csr[6].ACLR
ctl_reset_n => max_row_from_csr[7].ACLR
ctl_reset_n => max_row_from_csr[8].ACLR
ctl_reset_n => max_row_from_csr[9].ACLR
ctl_reset_n => max_row_from_csr[10].ACLR
ctl_reset_n => max_row_from_csr[11].ACLR
ctl_reset_n => max_row_from_csr[12].ACLR
ctl_reset_n => max_bank_from_csr[0].ACLR
ctl_reset_n => max_bank_from_csr[1].ACLR
ctl_reset_n => max_chip_from_csr[0].ACLR
ctl_reset_n => hold_ready.ACLR
ctl_reset_n => registered.ACLR
ctl_reset_n => generating.ACLR
ctl_reset_n => pass_write.ACLR
ctl_reset_n => buf_multicast.ACLR
ctl_reset_n => buf_autopch_req.ACLR
ctl_reset_n => buf_write_req.ACLR
ctl_reset_n => buf_read_req.ACLR
ctl_reset_n => buf_size[0].ACLR
ctl_reset_n => buf_size[1].ACLR
ctl_reset_n => buf_size[2].ACLR
ctl_reset_n => buf_col_addr[2].ACLR
ctl_reset_n => buf_col_addr[3].ACLR
ctl_reset_n => buf_col_addr[4].ACLR
ctl_reset_n => buf_col_addr[5].ACLR
ctl_reset_n => buf_col_addr[6].ACLR
ctl_reset_n => buf_col_addr[7].ACLR
ctl_reset_n => buf_col_addr[8].ACLR
ctl_reset_n => buf_col_addr[9].ACLR
ctl_reset_n => buf_row_addr[0].ACLR
ctl_reset_n => buf_row_addr[1].ACLR
ctl_reset_n => buf_row_addr[2].ACLR
ctl_reset_n => buf_row_addr[3].ACLR
ctl_reset_n => buf_row_addr[4].ACLR
ctl_reset_n => buf_row_addr[5].ACLR
ctl_reset_n => buf_row_addr[6].ACLR
ctl_reset_n => buf_row_addr[7].ACLR
ctl_reset_n => buf_row_addr[8].ACLR
ctl_reset_n => buf_row_addr[9].ACLR
ctl_reset_n => buf_row_addr[10].ACLR
ctl_reset_n => buf_row_addr[11].ACLR
ctl_reset_n => buf_row_addr[12].ACLR
ctl_reset_n => buf_bank_addr[0].ACLR
ctl_reset_n => buf_bank_addr[1].ACLR
ctl_reset_n => buf_cs_addr[0].ACLR
local_read_req => copy.IN0
local_read_req => read_req.DATAB
local_read_req => buf_read_req.DATAIN
local_write_req => write_req.IN0
local_write_req => always11.IN1
local_write_req => always15.IN1
local_write_req => buf_write_req.DATAIN
processed_write_req => copy.IN1
processed_write_req => write_req.DATAB
local_size[0] => LessThan4.IN6
local_size[0] => LessThan6.IN6
local_size[0] => Add36.IN5
local_size[1] => LessThan4.IN5
local_size[1] => LessThan6.IN5
local_size[1] => Add36.IN4
local_size[2] => LessThan4.IN4
local_size[2] => LessThan6.IN4
local_size[2] => Add36.IN3
local_autopch_req => autopch_req.DATAB
local_autopch_req => buf_autopch_req.DATAIN
local_addr[0] => Mux0.IN31
local_addr[0] => Mux1.IN36
local_addr[0] => Mux2.IN35
local_addr[0] => Mux3.IN35
local_addr[0] => Mux4.IN36
local_addr[0] => Mux5.IN36
local_addr[0] => Mux6.IN34
local_addr[0] => Mux7.IN34
local_addr[0] => Mux8.IN36
local_addr[0] => Mux9.IN36
local_addr[0] => Mux10.IN35
local_addr[0] => Mux11.IN35
local_addr[0] => Mux12.IN36
local_addr[0] => Mux13.IN36
local_addr[0] => Mux14.IN33
local_addr[0] => Mux15.IN33
local_addr[0] => Mux16.IN36
local_addr[0] => Mux17.IN36
local_addr[0] => Mux18.IN35
local_addr[0] => Mux19.IN35
local_addr[0] => Mux20.IN36
local_addr[0] => Mux21.IN36
local_addr[0] => Mux22.IN34
local_addr[0] => Mux23.IN34
local_addr[0] => Mux24.IN31
local_addr[0] => Mux25.IN31
local_addr[0] => Mux26.IN36
local_addr[0] => Mux27.IN36
local_addr[0] => Mux28.IN31
local_addr[0] => col_addr.DATAB
local_addr[0] => require_gen.IN1
local_addr[0] => always11.IN1
local_addr[0] => Add36.IN6
local_addr[0] => always9.IN1
local_addr[0] => always11.IN1
local_addr[1] => Mux0.IN30
local_addr[1] => Mux1.IN35
local_addr[1] => Mux2.IN34
local_addr[1] => Mux3.IN34
local_addr[1] => Mux4.IN35
local_addr[1] => Mux5.IN35
local_addr[1] => Mux6.IN33
local_addr[1] => Mux7.IN33
local_addr[1] => Mux8.IN35
local_addr[1] => Mux9.IN35
local_addr[1] => Mux10.IN34
local_addr[1] => Mux11.IN34
local_addr[1] => Mux12.IN35
local_addr[1] => Mux13.IN35
local_addr[1] => Mux14.IN32
local_addr[1] => Mux15.IN32
local_addr[1] => Mux16.IN35
local_addr[1] => Mux17.IN35
local_addr[1] => Mux18.IN34
local_addr[1] => Mux19.IN34
local_addr[1] => Mux20.IN35
local_addr[1] => Mux21.IN35
local_addr[1] => Mux22.IN33
local_addr[1] => Mux23.IN33
local_addr[1] => Mux24.IN30
local_addr[1] => Mux25.IN30
local_addr[1] => Mux26.IN35
local_addr[1] => Mux27.IN35
local_addr[1] => Mux28.IN30
local_addr[1] => col_addr.DATAB
local_addr[1] => buf_col_addr.DATAB
local_addr[2] => Mux0.IN29
local_addr[2] => Mux1.IN34
local_addr[2] => Mux2.IN33
local_addr[2] => Mux3.IN33
local_addr[2] => Mux4.IN34
local_addr[2] => Mux5.IN34
local_addr[2] => Mux6.IN32
local_addr[2] => Mux7.IN32
local_addr[2] => Mux8.IN34
local_addr[2] => Mux9.IN34
local_addr[2] => Mux10.IN33
local_addr[2] => Mux11.IN33
local_addr[2] => Mux12.IN34
local_addr[2] => Mux13.IN34
local_addr[2] => Mux14.IN31
local_addr[2] => Mux15.IN31
local_addr[2] => Mux16.IN34
local_addr[2] => Mux17.IN34
local_addr[2] => Mux18.IN33
local_addr[2] => Mux19.IN33
local_addr[2] => Mux20.IN34
local_addr[2] => Mux21.IN34
local_addr[2] => Mux22.IN32
local_addr[2] => Mux23.IN32
local_addr[2] => Mux24.IN29
local_addr[2] => Mux25.IN29
local_addr[2] => Mux26.IN34
local_addr[2] => Mux27.IN34
local_addr[2] => Mux28.IN29
local_addr[2] => col_addr.DATAB
local_addr[2] => buf_col_addr.DATAB
local_addr[3] => Mux0.IN28
local_addr[3] => Mux1.IN33
local_addr[3] => Mux2.IN32
local_addr[3] => Mux3.IN32
local_addr[3] => Mux4.IN33
local_addr[3] => Mux5.IN33
local_addr[3] => Mux6.IN31
local_addr[3] => Mux7.IN31
local_addr[3] => Mux8.IN33
local_addr[3] => Mux9.IN33
local_addr[3] => Mux10.IN32
local_addr[3] => Mux11.IN32
local_addr[3] => Mux12.IN33
local_addr[3] => Mux13.IN33
local_addr[3] => Mux14.IN30
local_addr[3] => Mux15.IN30
local_addr[3] => Mux16.IN33
local_addr[3] => Mux17.IN33
local_addr[3] => Mux18.IN32
local_addr[3] => Mux19.IN32
local_addr[3] => Mux20.IN33
local_addr[3] => Mux21.IN33
local_addr[3] => Mux22.IN31
local_addr[3] => Mux23.IN31
local_addr[3] => Mux24.IN28
local_addr[3] => Mux25.IN28
local_addr[3] => Mux26.IN33
local_addr[3] => Mux27.IN33
local_addr[3] => Mux28.IN28
local_addr[3] => col_addr.DATAB
local_addr[3] => buf_col_addr.DATAB
local_addr[4] => Mux0.IN27
local_addr[4] => Mux1.IN32
local_addr[4] => Mux2.IN31
local_addr[4] => Mux3.IN31
local_addr[4] => Mux4.IN32
local_addr[4] => Mux5.IN32
local_addr[4] => Mux6.IN30
local_addr[4] => Mux7.IN30
local_addr[4] => Mux8.IN32
local_addr[4] => Mux9.IN32
local_addr[4] => Mux10.IN31
local_addr[4] => Mux11.IN31
local_addr[4] => Mux12.IN32
local_addr[4] => Mux13.IN32
local_addr[4] => Mux14.IN29
local_addr[4] => Mux15.IN29
local_addr[4] => Mux16.IN32
local_addr[4] => Mux17.IN32
local_addr[4] => Mux18.IN31
local_addr[4] => Mux19.IN31
local_addr[4] => Mux20.IN32
local_addr[4] => Mux21.IN32
local_addr[4] => Mux22.IN30
local_addr[4] => Mux23.IN30
local_addr[4] => Mux24.IN27
local_addr[4] => Mux25.IN27
local_addr[4] => Mux26.IN32
local_addr[4] => Mux27.IN32
local_addr[4] => Mux28.IN27
local_addr[4] => col_addr.DATAB
local_addr[4] => buf_col_addr.DATAB
local_addr[5] => Mux0.IN26
local_addr[5] => Mux1.IN31
local_addr[5] => Mux2.IN30
local_addr[5] => Mux3.IN30
local_addr[5] => Mux4.IN31
local_addr[5] => Mux5.IN31
local_addr[5] => Mux6.IN29
local_addr[5] => Mux7.IN29
local_addr[5] => Mux8.IN31
local_addr[5] => Mux9.IN31
local_addr[5] => Mux10.IN30
local_addr[5] => Mux11.IN30
local_addr[5] => Mux12.IN31
local_addr[5] => Mux13.IN31
local_addr[5] => Mux14.IN28
local_addr[5] => Mux15.IN28
local_addr[5] => Mux16.IN31
local_addr[5] => Mux17.IN31
local_addr[5] => Mux18.IN30
local_addr[5] => Mux19.IN30
local_addr[5] => Mux20.IN31
local_addr[5] => Mux21.IN31
local_addr[5] => Mux22.IN29
local_addr[5] => Mux23.IN29
local_addr[5] => Mux24.IN26
local_addr[5] => Mux25.IN26
local_addr[5] => Mux26.IN31
local_addr[5] => Mux27.IN31
local_addr[5] => Mux28.IN26
local_addr[5] => col_addr.DATAB
local_addr[5] => buf_col_addr.DATAB
local_addr[6] => Mux0.IN25
local_addr[6] => Mux1.IN30
local_addr[6] => Mux2.IN29
local_addr[6] => Mux3.IN29
local_addr[6] => Mux4.IN30
local_addr[6] => Mux5.IN30
local_addr[6] => Mux6.IN28
local_addr[6] => Mux7.IN28
local_addr[6] => Mux8.IN30
local_addr[6] => Mux9.IN30
local_addr[6] => Mux10.IN29
local_addr[6] => Mux11.IN29
local_addr[6] => Mux12.IN30
local_addr[6] => Mux13.IN30
local_addr[6] => Mux14.IN27
local_addr[6] => Mux15.IN27
local_addr[6] => Mux16.IN30
local_addr[6] => Mux17.IN30
local_addr[6] => Mux18.IN29
local_addr[6] => Mux19.IN29
local_addr[6] => Mux20.IN30
local_addr[6] => Mux21.IN30
local_addr[6] => Mux22.IN28
local_addr[6] => Mux23.IN28
local_addr[6] => Mux24.IN25
local_addr[6] => Mux25.IN25
local_addr[6] => Mux26.IN30
local_addr[6] => Mux27.IN30
local_addr[6] => Mux28.IN25
local_addr[6] => col_addr.DATAB
local_addr[6] => buf_col_addr.DATAB
local_addr[7] => int_col_addr[8].DATAB
local_addr[7] => Mux0.IN24
local_addr[7] => Mux1.IN29
local_addr[7] => Mux2.IN28
local_addr[7] => Mux3.IN28
local_addr[7] => Mux4.IN29
local_addr[7] => Mux5.IN29
local_addr[7] => Mux6.IN27
local_addr[7] => Mux7.IN27
local_addr[7] => Mux8.IN29
local_addr[7] => Mux9.IN29
local_addr[7] => Mux10.IN28
local_addr[7] => Mux11.IN28
local_addr[7] => Mux12.IN29
local_addr[7] => Mux13.IN29
local_addr[7] => Mux14.IN26
local_addr[7] => Mux15.IN26
local_addr[7] => Mux16.IN29
local_addr[7] => Mux17.IN29
local_addr[7] => Mux18.IN28
local_addr[7] => Mux19.IN28
local_addr[7] => Mux20.IN29
local_addr[7] => Mux21.IN29
local_addr[7] => Mux22.IN27
local_addr[7] => Mux23.IN27
local_addr[7] => Mux24.IN24
local_addr[7] => Mux25.IN24
local_addr[7] => Mux26.IN29
local_addr[7] => Mux27.IN29
local_addr[7] => Mux28.IN24
local_addr[8] => int_col_addr[9].DATAB
local_addr[8] => Mux0.IN23
local_addr[8] => Mux1.IN28
local_addr[8] => Mux2.IN27
local_addr[8] => Mux3.IN27
local_addr[8] => Mux4.IN28
local_addr[8] => Mux5.IN28
local_addr[8] => Mux6.IN26
local_addr[8] => Mux7.IN26
local_addr[8] => Mux8.IN28
local_addr[8] => Mux9.IN28
local_addr[8] => Mux10.IN27
local_addr[8] => Mux11.IN27
local_addr[8] => Mux12.IN28
local_addr[8] => Mux13.IN28
local_addr[8] => Mux14.IN25
local_addr[8] => Mux15.IN25
local_addr[8] => Mux16.IN28
local_addr[8] => Mux17.IN28
local_addr[8] => Mux18.IN27
local_addr[8] => Mux19.IN27
local_addr[8] => Mux20.IN28
local_addr[8] => Mux21.IN28
local_addr[8] => Mux22.IN26
local_addr[8] => Mux23.IN26
local_addr[8] => Mux24.IN23
local_addr[8] => Mux25.IN23
local_addr[8] => Mux26.IN28
local_addr[8] => Mux27.IN28
local_addr[8] => Mux28.IN23
local_addr[9] => Mux0.IN22
local_addr[9] => Mux1.IN27
local_addr[9] => Mux2.IN26
local_addr[9] => Mux3.IN26
local_addr[9] => Mux4.IN27
local_addr[9] => Mux5.IN27
local_addr[9] => Mux6.IN25
local_addr[9] => Mux7.IN25
local_addr[9] => Mux8.IN27
local_addr[9] => Mux9.IN27
local_addr[9] => Mux10.IN26
local_addr[9] => Mux11.IN26
local_addr[9] => Mux12.IN27
local_addr[9] => Mux13.IN27
local_addr[9] => Mux14.IN24
local_addr[9] => Mux15.IN24
local_addr[9] => Mux16.IN27
local_addr[9] => Mux17.IN27
local_addr[9] => Mux18.IN26
local_addr[9] => Mux19.IN26
local_addr[9] => Mux20.IN27
local_addr[9] => Mux21.IN27
local_addr[9] => Mux22.IN25
local_addr[9] => Mux23.IN25
local_addr[9] => Mux24.IN22
local_addr[9] => Mux25.IN22
local_addr[9] => Mux26.IN27
local_addr[9] => Mux27.IN27
local_addr[9] => Mux28.IN22
local_addr[10] => Mux0.IN21
local_addr[10] => Mux1.IN26
local_addr[10] => Mux2.IN25
local_addr[10] => Mux3.IN25
local_addr[10] => Mux4.IN26
local_addr[10] => Mux5.IN26
local_addr[10] => Mux6.IN24
local_addr[10] => Mux7.IN24
local_addr[10] => Mux8.IN26
local_addr[10] => Mux9.IN26
local_addr[10] => Mux10.IN25
local_addr[10] => Mux11.IN25
local_addr[10] => Mux12.IN26
local_addr[10] => Mux13.IN26
local_addr[10] => Mux14.IN23
local_addr[10] => Mux15.IN23
local_addr[10] => Mux16.IN26
local_addr[10] => Mux17.IN26
local_addr[10] => Mux18.IN25
local_addr[10] => Mux19.IN25
local_addr[10] => Mux20.IN26
local_addr[10] => Mux21.IN26
local_addr[10] => Mux22.IN24
local_addr[10] => Mux23.IN24
local_addr[10] => Mux24.IN21
local_addr[10] => Mux25.IN21
local_addr[10] => Mux26.IN26
local_addr[10] => Mux27.IN26
local_addr[10] => Mux28.IN21
local_addr[11] => Mux0.IN20
local_addr[11] => Mux1.IN25
local_addr[11] => Mux2.IN24
local_addr[11] => Mux3.IN24
local_addr[11] => Mux4.IN25
local_addr[11] => Mux5.IN25
local_addr[11] => Mux6.IN23
local_addr[11] => Mux7.IN23
local_addr[11] => Mux8.IN25
local_addr[11] => Mux9.IN25
local_addr[11] => Mux10.IN24
local_addr[11] => Mux11.IN24
local_addr[11] => Mux12.IN25
local_addr[11] => Mux13.IN25
local_addr[11] => Mux14.IN22
local_addr[11] => Mux15.IN22
local_addr[11] => Mux16.IN25
local_addr[11] => Mux17.IN25
local_addr[11] => Mux18.IN24
local_addr[11] => Mux19.IN24
local_addr[11] => Mux20.IN25
local_addr[11] => Mux21.IN25
local_addr[11] => Mux22.IN23
local_addr[11] => Mux23.IN23
local_addr[11] => Mux24.IN20
local_addr[11] => Mux25.IN20
local_addr[11] => Mux26.IN25
local_addr[11] => Mux27.IN25
local_addr[11] => Mux28.IN20
local_addr[12] => Mux0.IN19
local_addr[12] => Mux1.IN24
local_addr[12] => Mux2.IN23
local_addr[12] => Mux3.IN23
local_addr[12] => Mux4.IN24
local_addr[12] => Mux5.IN24
local_addr[12] => Mux6.IN22
local_addr[12] => Mux7.IN22
local_addr[12] => Mux8.IN24
local_addr[12] => Mux9.IN24
local_addr[12] => Mux10.IN23
local_addr[12] => Mux11.IN23
local_addr[12] => Mux12.IN24
local_addr[12] => Mux13.IN24
local_addr[12] => Mux14.IN21
local_addr[12] => Mux15.IN21
local_addr[12] => Mux16.IN24
local_addr[12] => Mux17.IN24
local_addr[12] => Mux18.IN23
local_addr[12] => Mux19.IN23
local_addr[12] => Mux20.IN24
local_addr[12] => Mux21.IN24
local_addr[12] => Mux22.IN22
local_addr[12] => Mux23.IN22
local_addr[12] => Mux24.IN19
local_addr[12] => Mux25.IN19
local_addr[12] => Mux26.IN24
local_addr[12] => Mux27.IN24
local_addr[12] => Mux28.IN19
local_addr[13] => Mux0.IN18
local_addr[13] => Mux1.IN23
local_addr[13] => Mux2.IN22
local_addr[13] => Mux3.IN22
local_addr[13] => Mux4.IN23
local_addr[13] => Mux5.IN23
local_addr[13] => Mux6.IN21
local_addr[13] => Mux7.IN21
local_addr[13] => Mux8.IN23
local_addr[13] => Mux9.IN23
local_addr[13] => Mux10.IN22
local_addr[13] => Mux11.IN22
local_addr[13] => Mux12.IN23
local_addr[13] => Mux13.IN23
local_addr[13] => Mux14.IN20
local_addr[13] => Mux15.IN20
local_addr[13] => Mux16.IN23
local_addr[13] => Mux17.IN23
local_addr[13] => Mux18.IN22
local_addr[13] => Mux19.IN22
local_addr[13] => Mux20.IN23
local_addr[13] => Mux21.IN23
local_addr[13] => Mux22.IN21
local_addr[13] => Mux23.IN21
local_addr[13] => Mux24.IN18
local_addr[13] => Mux25.IN18
local_addr[13] => Mux26.IN23
local_addr[13] => Mux27.IN23
local_addr[13] => Mux28.IN18
local_addr[14] => Mux0.IN17
local_addr[14] => Mux1.IN22
local_addr[14] => Mux2.IN21
local_addr[14] => Mux3.IN21
local_addr[14] => Mux4.IN22
local_addr[14] => Mux5.IN22
local_addr[14] => Mux6.IN20
local_addr[14] => Mux7.IN20
local_addr[14] => Mux8.IN22
local_addr[14] => Mux9.IN22
local_addr[14] => Mux10.IN21
local_addr[14] => Mux11.IN21
local_addr[14] => Mux12.IN22
local_addr[14] => Mux13.IN22
local_addr[14] => Mux14.IN19
local_addr[14] => Mux15.IN19
local_addr[14] => Mux16.IN22
local_addr[14] => Mux17.IN22
local_addr[14] => Mux18.IN21
local_addr[14] => Mux19.IN21
local_addr[14] => Mux20.IN22
local_addr[14] => Mux21.IN22
local_addr[14] => Mux22.IN20
local_addr[14] => Mux23.IN20
local_addr[14] => Mux24.IN17
local_addr[14] => Mux25.IN17
local_addr[14] => Mux26.IN22
local_addr[14] => Mux27.IN22
local_addr[14] => Mux28.IN17
local_addr[15] => Mux0.IN16
local_addr[15] => Mux1.IN21
local_addr[15] => Mux2.IN20
local_addr[15] => Mux3.IN20
local_addr[15] => Mux4.IN21
local_addr[15] => Mux5.IN21
local_addr[15] => Mux6.IN19
local_addr[15] => Mux7.IN19
local_addr[15] => Mux8.IN21
local_addr[15] => Mux9.IN21
local_addr[15] => Mux10.IN20
local_addr[15] => Mux11.IN20
local_addr[15] => Mux12.IN21
local_addr[15] => Mux13.IN21
local_addr[15] => Mux14.IN18
local_addr[15] => Mux15.IN18
local_addr[15] => Mux16.IN21
local_addr[15] => Mux17.IN21
local_addr[15] => Mux18.IN20
local_addr[15] => Mux19.IN20
local_addr[15] => Mux20.IN21
local_addr[15] => Mux21.IN21
local_addr[15] => Mux22.IN19
local_addr[15] => Mux23.IN19
local_addr[15] => Mux24.IN16
local_addr[15] => Mux25.IN16
local_addr[15] => Mux26.IN21
local_addr[15] => Mux27.IN21
local_addr[15] => Mux28.IN16
local_addr[16] => Mux0.IN15
local_addr[16] => Mux1.IN20
local_addr[16] => Mux2.IN19
local_addr[16] => Mux3.IN19
local_addr[16] => Mux4.IN20
local_addr[16] => Mux5.IN20
local_addr[16] => Mux6.IN18
local_addr[16] => Mux7.IN18
local_addr[16] => Mux8.IN20
local_addr[16] => Mux9.IN20
local_addr[16] => Mux10.IN19
local_addr[16] => Mux11.IN19
local_addr[16] => Mux12.IN20
local_addr[16] => Mux13.IN20
local_addr[16] => Mux14.IN17
local_addr[16] => Mux15.IN17
local_addr[16] => Mux16.IN20
local_addr[16] => Mux17.IN20
local_addr[16] => Mux18.IN19
local_addr[16] => Mux19.IN19
local_addr[16] => Mux20.IN20
local_addr[16] => Mux21.IN20
local_addr[16] => Mux22.IN18
local_addr[16] => Mux23.IN18
local_addr[16] => Mux24.IN15
local_addr[16] => Mux25.IN15
local_addr[16] => Mux26.IN20
local_addr[16] => Mux27.IN20
local_addr[16] => Mux28.IN15
local_addr[17] => Mux0.IN14
local_addr[17] => Mux1.IN19
local_addr[17] => Mux2.IN18
local_addr[17] => Mux3.IN18
local_addr[17] => Mux4.IN19
local_addr[17] => Mux5.IN19
local_addr[17] => Mux6.IN17
local_addr[17] => Mux7.IN17
local_addr[17] => Mux8.IN19
local_addr[17] => Mux9.IN19
local_addr[17] => Mux10.IN18
local_addr[17] => Mux11.IN18
local_addr[17] => Mux12.IN19
local_addr[17] => Mux13.IN19
local_addr[17] => Mux14.IN16
local_addr[17] => Mux15.IN16
local_addr[17] => Mux16.IN19
local_addr[17] => Mux17.IN19
local_addr[17] => Mux18.IN18
local_addr[17] => Mux19.IN18
local_addr[17] => Mux20.IN19
local_addr[17] => Mux21.IN19
local_addr[17] => Mux22.IN17
local_addr[17] => Mux23.IN17
local_addr[17] => Mux24.IN14
local_addr[17] => Mux25.IN14
local_addr[17] => Mux26.IN19
local_addr[17] => Mux27.IN19
local_addr[17] => Mux28.IN14
local_addr[18] => Mux0.IN13
local_addr[18] => Mux1.IN18
local_addr[18] => Mux2.IN17
local_addr[18] => Mux3.IN17
local_addr[18] => Mux4.IN18
local_addr[18] => Mux5.IN18
local_addr[18] => Mux6.IN16
local_addr[18] => Mux7.IN16
local_addr[18] => Mux8.IN18
local_addr[18] => Mux9.IN18
local_addr[18] => Mux10.IN17
local_addr[18] => Mux11.IN17
local_addr[18] => Mux12.IN18
local_addr[18] => Mux13.IN18
local_addr[18] => Mux14.IN15
local_addr[18] => Mux15.IN15
local_addr[18] => Mux16.IN18
local_addr[18] => Mux17.IN18
local_addr[18] => Mux18.IN17
local_addr[18] => Mux19.IN17
local_addr[18] => Mux20.IN18
local_addr[18] => Mux21.IN18
local_addr[18] => Mux22.IN16
local_addr[18] => Mux23.IN16
local_addr[18] => Mux24.IN13
local_addr[18] => Mux25.IN13
local_addr[18] => Mux26.IN18
local_addr[18] => Mux27.IN18
local_addr[18] => Mux28.IN13
local_addr[19] => Mux0.IN12
local_addr[19] => Mux1.IN17
local_addr[19] => Mux2.IN16
local_addr[19] => Mux3.IN16
local_addr[19] => Mux4.IN17
local_addr[19] => Mux5.IN17
local_addr[19] => Mux6.IN15
local_addr[19] => Mux7.IN15
local_addr[19] => Mux8.IN17
local_addr[19] => Mux9.IN17
local_addr[19] => Mux10.IN16
local_addr[19] => Mux11.IN16
local_addr[19] => Mux12.IN17
local_addr[19] => Mux13.IN17
local_addr[19] => Mux14.IN14
local_addr[19] => Mux15.IN14
local_addr[19] => Mux16.IN17
local_addr[19] => Mux17.IN17
local_addr[19] => Mux18.IN16
local_addr[19] => Mux19.IN16
local_addr[19] => Mux20.IN17
local_addr[19] => Mux21.IN17
local_addr[19] => Mux22.IN15
local_addr[19] => Mux23.IN15
local_addr[19] => Mux24.IN12
local_addr[19] => Mux25.IN12
local_addr[19] => Mux26.IN17
local_addr[19] => Mux27.IN17
local_addr[19] => Mux28.IN12
local_addr[20] => Mux0.IN11
local_addr[20] => Mux1.IN16
local_addr[20] => Mux2.IN15
local_addr[20] => Mux3.IN15
local_addr[20] => Mux4.IN16
local_addr[20] => Mux5.IN16
local_addr[20] => Mux6.IN14
local_addr[20] => Mux7.IN14
local_addr[20] => Mux8.IN16
local_addr[20] => Mux9.IN16
local_addr[20] => Mux10.IN15
local_addr[20] => Mux11.IN15
local_addr[20] => Mux12.IN16
local_addr[20] => Mux13.IN16
local_addr[20] => Mux14.IN13
local_addr[20] => Mux15.IN13
local_addr[20] => Mux16.IN16
local_addr[20] => Mux17.IN16
local_addr[20] => Mux18.IN15
local_addr[20] => Mux19.IN15
local_addr[20] => Mux20.IN16
local_addr[20] => Mux21.IN16
local_addr[20] => Mux22.IN14
local_addr[20] => Mux23.IN14
local_addr[20] => Mux24.IN11
local_addr[20] => Mux25.IN11
local_addr[20] => Mux26.IN16
local_addr[20] => Mux27.IN16
local_addr[20] => Mux28.IN11
local_addr[21] => Mux0.IN10
local_addr[21] => Mux1.IN15
local_addr[21] => Mux2.IN14
local_addr[21] => Mux3.IN14
local_addr[21] => Mux4.IN15
local_addr[21] => Mux5.IN15
local_addr[21] => Mux6.IN13
local_addr[21] => Mux7.IN13
local_addr[21] => Mux8.IN15
local_addr[21] => Mux9.IN15
local_addr[21] => Mux10.IN14
local_addr[21] => Mux11.IN14
local_addr[21] => Mux12.IN15
local_addr[21] => Mux13.IN15
local_addr[21] => Mux14.IN12
local_addr[21] => Mux15.IN12
local_addr[21] => Mux16.IN15
local_addr[21] => Mux17.IN15
local_addr[21] => Mux18.IN14
local_addr[21] => Mux19.IN14
local_addr[21] => Mux20.IN15
local_addr[21] => Mux21.IN15
local_addr[21] => Mux22.IN13
local_addr[21] => Mux23.IN13
local_addr[21] => Mux24.IN10
local_addr[21] => Mux25.IN10
local_addr[21] => Mux26.IN15
local_addr[21] => Mux27.IN15
local_addr[21] => Mux28.IN10
local_addr[22] => Mux0.IN9
local_addr[22] => Mux1.IN14
local_addr[22] => Mux2.IN13
local_addr[22] => Mux3.IN13
local_addr[22] => Mux4.IN14
local_addr[22] => Mux5.IN14
local_addr[22] => Mux6.IN12
local_addr[22] => Mux7.IN12
local_addr[22] => Mux8.IN14
local_addr[22] => Mux9.IN14
local_addr[22] => Mux10.IN13
local_addr[22] => Mux11.IN13
local_addr[22] => Mux12.IN14
local_addr[22] => Mux13.IN14
local_addr[22] => Mux14.IN11
local_addr[22] => Mux15.IN11
local_addr[22] => Mux16.IN14
local_addr[22] => Mux17.IN14
local_addr[22] => Mux18.IN13
local_addr[22] => Mux19.IN13
local_addr[22] => Mux20.IN14
local_addr[22] => Mux21.IN14
local_addr[22] => Mux22.IN12
local_addr[22] => Mux23.IN12
local_addr[22] => Mux24.IN9
local_addr[22] => Mux25.IN9
local_addr[22] => Mux26.IN14
local_addr[22] => Mux27.IN14
local_addr[22] => Mux28.IN9
local_addr[23] => Mux0.IN8
local_addr[23] => Mux1.IN13
local_addr[23] => Mux2.IN12
local_addr[23] => Mux3.IN12
local_addr[23] => Mux4.IN13
local_addr[23] => Mux5.IN13
local_addr[23] => Mux6.IN11
local_addr[23] => Mux7.IN11
local_addr[23] => Mux8.IN13
local_addr[23] => Mux9.IN13
local_addr[23] => Mux10.IN12
local_addr[23] => Mux11.IN12
local_addr[23] => Mux12.IN13
local_addr[23] => Mux13.IN13
local_addr[23] => Mux14.IN10
local_addr[23] => Mux15.IN10
local_addr[23] => Mux16.IN13
local_addr[23] => Mux17.IN13
local_addr[23] => Mux18.IN12
local_addr[23] => Mux19.IN12
local_addr[23] => Mux20.IN13
local_addr[23] => Mux21.IN13
local_addr[23] => Mux22.IN11
local_addr[23] => Mux23.IN11
local_addr[23] => Mux24.IN8
local_addr[23] => Mux25.IN8
local_addr[23] => Mux26.IN13
local_addr[23] => Mux27.IN13
local_addr[23] => Mux28.IN8
local_multicast => multicast.DATAB
local_multicast => buf_multicast.DATAIN
addr_order[0] => Equal0.IN1
addr_order[0] => Equal2.IN61
addr_order[1] => Equal0.IN0
addr_order[1] => Equal2.IN30
col_width_from_csr[0] => Add0.IN8
col_width_from_csr[0] => Add1.IN5
col_width_from_csr[0] => Add3.IN6
col_width_from_csr[0] => ShiftLeft3.IN36
col_width_from_csr[1] => Add0.IN7
col_width_from_csr[1] => Add1.IN4
col_width_from_csr[1] => Add3.IN5
col_width_from_csr[1] => ShiftLeft3.IN35
col_width_from_csr[2] => Add0.IN6
col_width_from_csr[2] => Add1.IN3
col_width_from_csr[2] => Add3.IN4
col_width_from_csr[2] => ShiftLeft3.IN34
col_width_from_csr[3] => Add0.IN5
col_width_from_csr[3] => Add1.IN2
col_width_from_csr[3] => Add3.IN3
col_width_from_csr[3] => ShiftLeft3.IN33
row_width_from_csr[0] => Add1.IN10
row_width_from_csr[0] => LessThan2.IN10
row_width_from_csr[0] => ShiftLeft2.IN37
row_width_from_csr[1] => Add1.IN9
row_width_from_csr[1] => LessThan2.IN9
row_width_from_csr[1] => ShiftLeft2.IN36
row_width_from_csr[2] => Add1.IN8
row_width_from_csr[2] => LessThan2.IN8
row_width_from_csr[2] => ShiftLeft2.IN35
row_width_from_csr[3] => Add1.IN7
row_width_from_csr[3] => LessThan2.IN7
row_width_from_csr[3] => ShiftLeft2.IN34
row_width_from_csr[4] => Add1.IN6
row_width_from_csr[4] => LessThan2.IN6
row_width_from_csr[4] => ShiftLeft2.IN33
bank_width_from_csr[0] => Add3.IN8
bank_width_from_csr[0] => Add5.IN12
bank_width_from_csr[0] => ShiftLeft1.IN34
bank_width_from_csr[1] => Add3.IN7
bank_width_from_csr[1] => Add5.IN11
bank_width_from_csr[1] => ShiftLeft1.IN33
cs_width_from_csr[0] => LessThan3.IN4
cs_width_from_csr[0] => ShiftLeft0.IN34
cs_width_from_csr[1] => LessThan3.IN3
cs_width_from_csr[1] => ShiftLeft0.IN33
ready_in => ready_out.IN1
ready_in => copy.IN1
ready_in => always6.IN1
ready_in => read_req.IN1
ready_in => write_req.IN1
ready_in => always13.IN1
ready_in => always13.IN1
ready_in => always15.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst
ctl_clk => pipe[0][0].CLK
ctl_clk => pipe[0][1].CLK
ctl_clk => pipe[0][2].CLK
ctl_clk => pipe[0][3].CLK
ctl_clk => pipe[0][4].CLK
ctl_clk => pipe[0][5].CLK
ctl_clk => pipe[0][6].CLK
ctl_clk => pipe[0][7].CLK
ctl_clk => pipe[0][8].CLK
ctl_clk => pipe[0][9].CLK
ctl_clk => pipe[0][10].CLK
ctl_clk => pipe[0][11].CLK
ctl_clk => pipe[0][12].CLK
ctl_clk => pipe[0][13].CLK
ctl_clk => pipe[0][14].CLK
ctl_clk => pipe[0][15].CLK
ctl_clk => pipe[0][16].CLK
ctl_clk => pipe[0][17].CLK
ctl_clk => pipe[0][18].CLK
ctl_clk => pipe[0][19].CLK
ctl_clk => pipe[0][20].CLK
ctl_clk => pipe[0][21].CLK
ctl_clk => pipe[0][22].CLK
ctl_clk => pipe[0][23].CLK
ctl_clk => pipe[0][24].CLK
ctl_clk => pipe[0][25].CLK
ctl_clk => pipe[0][26].CLK
ctl_clk => pipe[0][27].CLK
ctl_clk => pipe[0][28].CLK
ctl_clk => pipe[0][29].CLK
ctl_clk => pipe[0][30].CLK
ctl_clk => pipe[0][31].CLK
ctl_clk => pipe[1][0].CLK
ctl_clk => pipe[1][1].CLK
ctl_clk => pipe[1][2].CLK
ctl_clk => pipe[1][3].CLK
ctl_clk => pipe[1][4].CLK
ctl_clk => pipe[1][5].CLK
ctl_clk => pipe[1][6].CLK
ctl_clk => pipe[1][7].CLK
ctl_clk => pipe[1][8].CLK
ctl_clk => pipe[1][9].CLK
ctl_clk => pipe[1][10].CLK
ctl_clk => pipe[1][11].CLK
ctl_clk => pipe[1][12].CLK
ctl_clk => pipe[1][13].CLK
ctl_clk => pipe[1][14].CLK
ctl_clk => pipe[1][15].CLK
ctl_clk => pipe[1][16].CLK
ctl_clk => pipe[1][17].CLK
ctl_clk => pipe[1][18].CLK
ctl_clk => pipe[1][19].CLK
ctl_clk => pipe[1][20].CLK
ctl_clk => pipe[1][21].CLK
ctl_clk => pipe[1][22].CLK
ctl_clk => pipe[1][23].CLK
ctl_clk => pipe[1][24].CLK
ctl_clk => pipe[1][25].CLK
ctl_clk => pipe[1][26].CLK
ctl_clk => pipe[1][27].CLK
ctl_clk => pipe[1][28].CLK
ctl_clk => pipe[1][29].CLK
ctl_clk => pipe[1][30].CLK
ctl_clk => pipe[1][31].CLK
ctl_clk => pipe[2][0].CLK
ctl_clk => pipe[2][1].CLK
ctl_clk => pipe[2][2].CLK
ctl_clk => pipe[2][3].CLK
ctl_clk => pipe[2][4].CLK
ctl_clk => pipe[2][5].CLK
ctl_clk => pipe[2][6].CLK
ctl_clk => pipe[2][7].CLK
ctl_clk => pipe[2][8].CLK
ctl_clk => pipe[2][9].CLK
ctl_clk => pipe[2][10].CLK
ctl_clk => pipe[2][11].CLK
ctl_clk => pipe[2][12].CLK
ctl_clk => pipe[2][13].CLK
ctl_clk => pipe[2][14].CLK
ctl_clk => pipe[2][15].CLK
ctl_clk => pipe[2][16].CLK
ctl_clk => pipe[2][17].CLK
ctl_clk => pipe[2][18].CLK
ctl_clk => pipe[2][19].CLK
ctl_clk => pipe[2][20].CLK
ctl_clk => pipe[2][21].CLK
ctl_clk => pipe[2][22].CLK
ctl_clk => pipe[2][23].CLK
ctl_clk => pipe[2][24].CLK
ctl_clk => pipe[2][25].CLK
ctl_clk => pipe[2][26].CLK
ctl_clk => pipe[2][27].CLK
ctl_clk => pipe[2][28].CLK
ctl_clk => pipe[2][29].CLK
ctl_clk => pipe[2][30].CLK
ctl_clk => pipe[2][31].CLK
ctl_clk => pipe[3][0].CLK
ctl_clk => pipe[3][1].CLK
ctl_clk => pipe[3][2].CLK
ctl_clk => pipe[3][3].CLK
ctl_clk => pipe[3][4].CLK
ctl_clk => pipe[3][5].CLK
ctl_clk => pipe[3][6].CLK
ctl_clk => pipe[3][7].CLK
ctl_clk => pipe[3][8].CLK
ctl_clk => pipe[3][9].CLK
ctl_clk => pipe[3][10].CLK
ctl_clk => pipe[3][11].CLK
ctl_clk => pipe[3][12].CLK
ctl_clk => pipe[3][13].CLK
ctl_clk => pipe[3][14].CLK
ctl_clk => pipe[3][15].CLK
ctl_clk => pipe[3][16].CLK
ctl_clk => pipe[3][17].CLK
ctl_clk => pipe[3][18].CLK
ctl_clk => pipe[3][19].CLK
ctl_clk => pipe[3][20].CLK
ctl_clk => pipe[3][21].CLK
ctl_clk => pipe[3][22].CLK
ctl_clk => pipe[3][23].CLK
ctl_clk => pipe[3][24].CLK
ctl_clk => pipe[3][25].CLK
ctl_clk => pipe[3][26].CLK
ctl_clk => pipe[3][27].CLK
ctl_clk => pipe[3][28].CLK
ctl_clk => pipe[3][29].CLK
ctl_clk => pipe[3][30].CLK
ctl_clk => pipe[3][31].CLK
ctl_clk => pipe[4][0].CLK
ctl_clk => pipe[4][1].CLK
ctl_clk => pipe[4][2].CLK
ctl_clk => pipe[4][3].CLK
ctl_clk => pipe[4][4].CLK
ctl_clk => pipe[4][5].CLK
ctl_clk => pipe[4][6].CLK
ctl_clk => pipe[4][7].CLK
ctl_clk => pipe[4][8].CLK
ctl_clk => pipe[4][9].CLK
ctl_clk => pipe[4][10].CLK
ctl_clk => pipe[4][11].CLK
ctl_clk => pipe[4][12].CLK
ctl_clk => pipe[4][13].CLK
ctl_clk => pipe[4][14].CLK
ctl_clk => pipe[4][15].CLK
ctl_clk => pipe[4][16].CLK
ctl_clk => pipe[4][17].CLK
ctl_clk => pipe[4][18].CLK
ctl_clk => pipe[4][19].CLK
ctl_clk => pipe[4][20].CLK
ctl_clk => pipe[4][21].CLK
ctl_clk => pipe[4][22].CLK
ctl_clk => pipe[4][23].CLK
ctl_clk => pipe[4][24].CLK
ctl_clk => pipe[4][25].CLK
ctl_clk => pipe[4][26].CLK
ctl_clk => pipe[4][27].CLK
ctl_clk => pipe[4][28].CLK
ctl_clk => pipe[4][29].CLK
ctl_clk => pipe[4][30].CLK
ctl_clk => pipe[4][31].CLK
ctl_clk => pipe[5][0].CLK
ctl_clk => pipe[5][1].CLK
ctl_clk => pipe[5][2].CLK
ctl_clk => pipe[5][3].CLK
ctl_clk => pipe[5][4].CLK
ctl_clk => pipe[5][5].CLK
ctl_clk => pipe[5][6].CLK
ctl_clk => pipe[5][7].CLK
ctl_clk => pipe[5][8].CLK
ctl_clk => pipe[5][9].CLK
ctl_clk => pipe[5][10].CLK
ctl_clk => pipe[5][11].CLK
ctl_clk => pipe[5][12].CLK
ctl_clk => pipe[5][13].CLK
ctl_clk => pipe[5][14].CLK
ctl_clk => pipe[5][15].CLK
ctl_clk => pipe[5][16].CLK
ctl_clk => pipe[5][17].CLK
ctl_clk => pipe[5][18].CLK
ctl_clk => pipe[5][19].CLK
ctl_clk => pipe[5][20].CLK
ctl_clk => pipe[5][21].CLK
ctl_clk => pipe[5][22].CLK
ctl_clk => pipe[5][23].CLK
ctl_clk => pipe[5][24].CLK
ctl_clk => pipe[5][25].CLK
ctl_clk => pipe[5][26].CLK
ctl_clk => pipe[5][27].CLK
ctl_clk => pipe[5][28].CLK
ctl_clk => pipe[5][29].CLK
ctl_clk => pipe[5][30].CLK
ctl_clk => pipe[5][31].CLK
ctl_clk => pipe[6][0].CLK
ctl_clk => pipe[6][1].CLK
ctl_clk => pipe[6][2].CLK
ctl_clk => pipe[6][3].CLK
ctl_clk => pipe[6][4].CLK
ctl_clk => pipe[6][5].CLK
ctl_clk => pipe[6][6].CLK
ctl_clk => pipe[6][7].CLK
ctl_clk => pipe[6][8].CLK
ctl_clk => pipe[6][9].CLK
ctl_clk => pipe[6][10].CLK
ctl_clk => pipe[6][11].CLK
ctl_clk => pipe[6][12].CLK
ctl_clk => pipe[6][13].CLK
ctl_clk => pipe[6][14].CLK
ctl_clk => pipe[6][15].CLK
ctl_clk => pipe[6][16].CLK
ctl_clk => pipe[6][17].CLK
ctl_clk => pipe[6][18].CLK
ctl_clk => pipe[6][19].CLK
ctl_clk => pipe[6][20].CLK
ctl_clk => pipe[6][21].CLK
ctl_clk => pipe[6][22].CLK
ctl_clk => pipe[6][23].CLK
ctl_clk => pipe[6][24].CLK
ctl_clk => pipe[6][25].CLK
ctl_clk => pipe[6][26].CLK
ctl_clk => pipe[6][27].CLK
ctl_clk => pipe[6][28].CLK
ctl_clk => pipe[6][29].CLK
ctl_clk => pipe[6][30].CLK
ctl_clk => pipe[6][31].CLK
ctl_clk => pipe[7][0].CLK
ctl_clk => pipe[7][1].CLK
ctl_clk => pipe[7][2].CLK
ctl_clk => pipe[7][3].CLK
ctl_clk => pipe[7][4].CLK
ctl_clk => pipe[7][5].CLK
ctl_clk => pipe[7][6].CLK
ctl_clk => pipe[7][7].CLK
ctl_clk => pipe[7][8].CLK
ctl_clk => pipe[7][9].CLK
ctl_clk => pipe[7][10].CLK
ctl_clk => pipe[7][11].CLK
ctl_clk => pipe[7][12].CLK
ctl_clk => pipe[7][13].CLK
ctl_clk => pipe[7][14].CLK
ctl_clk => pipe[7][15].CLK
ctl_clk => pipe[7][16].CLK
ctl_clk => pipe[7][17].CLK
ctl_clk => pipe[7][18].CLK
ctl_clk => pipe[7][19].CLK
ctl_clk => pipe[7][20].CLK
ctl_clk => pipe[7][21].CLK
ctl_clk => pipe[7][22].CLK
ctl_clk => pipe[7][23].CLK
ctl_clk => pipe[7][24].CLK
ctl_clk => pipe[7][25].CLK
ctl_clk => pipe[7][26].CLK
ctl_clk => pipe[7][27].CLK
ctl_clk => pipe[7][28].CLK
ctl_clk => pipe[7][29].CLK
ctl_clk => pipe[7][30].CLK
ctl_clk => pipe[7][31].CLK
ctl_clk => pipefull[0].CLK
ctl_clk => pipefull[1].CLK
ctl_clk => pipefull[2].CLK
ctl_clk => pipefull[3].CLK
ctl_clk => pipefull[4].CLK
ctl_clk => pipefull[5].CLK
ctl_clk => pipefull[6].CLK
ctl_clk => pipefull[7].CLK
ctl_reset_n => pipe[0][0].ACLR
ctl_reset_n => pipe[0][1].ACLR
ctl_reset_n => pipe[0][2].ACLR
ctl_reset_n => pipe[0][3].ACLR
ctl_reset_n => pipe[0][4].ACLR
ctl_reset_n => pipe[0][5].ACLR
ctl_reset_n => pipe[0][6].ACLR
ctl_reset_n => pipe[0][7].ACLR
ctl_reset_n => pipe[0][8].ACLR
ctl_reset_n => pipe[0][9].ACLR
ctl_reset_n => pipe[0][10].ACLR
ctl_reset_n => pipe[0][11].ACLR
ctl_reset_n => pipe[0][12].ACLR
ctl_reset_n => pipe[0][13].ACLR
ctl_reset_n => pipe[0][14].ACLR
ctl_reset_n => pipe[0][15].ACLR
ctl_reset_n => pipe[0][16].ACLR
ctl_reset_n => pipe[0][17].ACLR
ctl_reset_n => pipe[0][18].ACLR
ctl_reset_n => pipe[0][19].ACLR
ctl_reset_n => pipe[0][20].ACLR
ctl_reset_n => pipe[0][21].ACLR
ctl_reset_n => pipe[0][22].ACLR
ctl_reset_n => pipe[0][23].ACLR
ctl_reset_n => pipe[0][24].ACLR
ctl_reset_n => pipe[0][25].ACLR
ctl_reset_n => pipe[0][26].ACLR
ctl_reset_n => pipe[0][27].ACLR
ctl_reset_n => pipe[0][28].ACLR
ctl_reset_n => pipe[0][29].ACLR
ctl_reset_n => pipe[0][30].ACLR
ctl_reset_n => pipe[0][31].ACLR
ctl_reset_n => pipe[1][0].ACLR
ctl_reset_n => pipe[1][1].ACLR
ctl_reset_n => pipe[1][2].ACLR
ctl_reset_n => pipe[1][3].ACLR
ctl_reset_n => pipe[1][4].ACLR
ctl_reset_n => pipe[1][5].ACLR
ctl_reset_n => pipe[1][6].ACLR
ctl_reset_n => pipe[1][7].ACLR
ctl_reset_n => pipe[1][8].ACLR
ctl_reset_n => pipe[1][9].ACLR
ctl_reset_n => pipe[1][10].ACLR
ctl_reset_n => pipe[1][11].ACLR
ctl_reset_n => pipe[1][12].ACLR
ctl_reset_n => pipe[1][13].ACLR
ctl_reset_n => pipe[1][14].ACLR
ctl_reset_n => pipe[1][15].ACLR
ctl_reset_n => pipe[1][16].ACLR
ctl_reset_n => pipe[1][17].ACLR
ctl_reset_n => pipe[1][18].ACLR
ctl_reset_n => pipe[1][19].ACLR
ctl_reset_n => pipe[1][20].ACLR
ctl_reset_n => pipe[1][21].ACLR
ctl_reset_n => pipe[1][22].ACLR
ctl_reset_n => pipe[1][23].ACLR
ctl_reset_n => pipe[1][24].ACLR
ctl_reset_n => pipe[1][25].ACLR
ctl_reset_n => pipe[1][26].ACLR
ctl_reset_n => pipe[1][27].ACLR
ctl_reset_n => pipe[1][28].ACLR
ctl_reset_n => pipe[1][29].ACLR
ctl_reset_n => pipe[1][30].ACLR
ctl_reset_n => pipe[1][31].ACLR
ctl_reset_n => pipe[2][0].ACLR
ctl_reset_n => pipe[2][1].ACLR
ctl_reset_n => pipe[2][2].ACLR
ctl_reset_n => pipe[2][3].ACLR
ctl_reset_n => pipe[2][4].ACLR
ctl_reset_n => pipe[2][5].ACLR
ctl_reset_n => pipe[2][6].ACLR
ctl_reset_n => pipe[2][7].ACLR
ctl_reset_n => pipe[2][8].ACLR
ctl_reset_n => pipe[2][9].ACLR
ctl_reset_n => pipe[2][10].ACLR
ctl_reset_n => pipe[2][11].ACLR
ctl_reset_n => pipe[2][12].ACLR
ctl_reset_n => pipe[2][13].ACLR
ctl_reset_n => pipe[2][14].ACLR
ctl_reset_n => pipe[2][15].ACLR
ctl_reset_n => pipe[2][16].ACLR
ctl_reset_n => pipe[2][17].ACLR
ctl_reset_n => pipe[2][18].ACLR
ctl_reset_n => pipe[2][19].ACLR
ctl_reset_n => pipe[2][20].ACLR
ctl_reset_n => pipe[2][21].ACLR
ctl_reset_n => pipe[2][22].ACLR
ctl_reset_n => pipe[2][23].ACLR
ctl_reset_n => pipe[2][24].ACLR
ctl_reset_n => pipe[2][25].ACLR
ctl_reset_n => pipe[2][26].ACLR
ctl_reset_n => pipe[2][27].ACLR
ctl_reset_n => pipe[2][28].ACLR
ctl_reset_n => pipe[2][29].ACLR
ctl_reset_n => pipe[2][30].ACLR
ctl_reset_n => pipe[2][31].ACLR
ctl_reset_n => pipe[3][0].ACLR
ctl_reset_n => pipe[3][1].ACLR
ctl_reset_n => pipe[3][2].ACLR
ctl_reset_n => pipe[3][3].ACLR
ctl_reset_n => pipe[3][4].ACLR
ctl_reset_n => pipe[3][5].ACLR
ctl_reset_n => pipe[3][6].ACLR
ctl_reset_n => pipe[3][7].ACLR
ctl_reset_n => pipe[3][8].ACLR
ctl_reset_n => pipe[3][9].ACLR
ctl_reset_n => pipe[3][10].ACLR
ctl_reset_n => pipe[3][11].ACLR
ctl_reset_n => pipe[3][12].ACLR
ctl_reset_n => pipe[3][13].ACLR
ctl_reset_n => pipe[3][14].ACLR
ctl_reset_n => pipe[3][15].ACLR
ctl_reset_n => pipe[3][16].ACLR
ctl_reset_n => pipe[3][17].ACLR
ctl_reset_n => pipe[3][18].ACLR
ctl_reset_n => pipe[3][19].ACLR
ctl_reset_n => pipe[3][20].ACLR
ctl_reset_n => pipe[3][21].ACLR
ctl_reset_n => pipe[3][22].ACLR
ctl_reset_n => pipe[3][23].ACLR
ctl_reset_n => pipe[3][24].ACLR
ctl_reset_n => pipe[3][25].ACLR
ctl_reset_n => pipe[3][26].ACLR
ctl_reset_n => pipe[3][27].ACLR
ctl_reset_n => pipe[3][28].ACLR
ctl_reset_n => pipe[3][29].ACLR
ctl_reset_n => pipe[3][30].ACLR
ctl_reset_n => pipe[3][31].ACLR
ctl_reset_n => pipe[4][0].ACLR
ctl_reset_n => pipe[4][1].ACLR
ctl_reset_n => pipe[4][2].ACLR
ctl_reset_n => pipe[4][3].ACLR
ctl_reset_n => pipe[4][4].ACLR
ctl_reset_n => pipe[4][5].ACLR
ctl_reset_n => pipe[4][6].ACLR
ctl_reset_n => pipe[4][7].ACLR
ctl_reset_n => pipe[4][8].ACLR
ctl_reset_n => pipe[4][9].ACLR
ctl_reset_n => pipe[4][10].ACLR
ctl_reset_n => pipe[4][11].ACLR
ctl_reset_n => pipe[4][12].ACLR
ctl_reset_n => pipe[4][13].ACLR
ctl_reset_n => pipe[4][14].ACLR
ctl_reset_n => pipe[4][15].ACLR
ctl_reset_n => pipe[4][16].ACLR
ctl_reset_n => pipe[4][17].ACLR
ctl_reset_n => pipe[4][18].ACLR
ctl_reset_n => pipe[4][19].ACLR
ctl_reset_n => pipe[4][20].ACLR
ctl_reset_n => pipe[4][21].ACLR
ctl_reset_n => pipe[4][22].ACLR
ctl_reset_n => pipe[4][23].ACLR
ctl_reset_n => pipe[4][24].ACLR
ctl_reset_n => pipe[4][25].ACLR
ctl_reset_n => pipe[4][26].ACLR
ctl_reset_n => pipe[4][27].ACLR
ctl_reset_n => pipe[4][28].ACLR
ctl_reset_n => pipe[4][29].ACLR
ctl_reset_n => pipe[4][30].ACLR
ctl_reset_n => pipe[4][31].ACLR
ctl_reset_n => pipe[5][0].ACLR
ctl_reset_n => pipe[5][1].ACLR
ctl_reset_n => pipe[5][2].ACLR
ctl_reset_n => pipe[5][3].ACLR
ctl_reset_n => pipe[5][4].ACLR
ctl_reset_n => pipe[5][5].ACLR
ctl_reset_n => pipe[5][6].ACLR
ctl_reset_n => pipe[5][7].ACLR
ctl_reset_n => pipe[5][8].ACLR
ctl_reset_n => pipe[5][9].ACLR
ctl_reset_n => pipe[5][10].ACLR
ctl_reset_n => pipe[5][11].ACLR
ctl_reset_n => pipe[5][12].ACLR
ctl_reset_n => pipe[5][13].ACLR
ctl_reset_n => pipe[5][14].ACLR
ctl_reset_n => pipe[5][15].ACLR
ctl_reset_n => pipe[5][16].ACLR
ctl_reset_n => pipe[5][17].ACLR
ctl_reset_n => pipe[5][18].ACLR
ctl_reset_n => pipe[5][19].ACLR
ctl_reset_n => pipe[5][20].ACLR
ctl_reset_n => pipe[5][21].ACLR
ctl_reset_n => pipe[5][22].ACLR
ctl_reset_n => pipe[5][23].ACLR
ctl_reset_n => pipe[5][24].ACLR
ctl_reset_n => pipe[5][25].ACLR
ctl_reset_n => pipe[5][26].ACLR
ctl_reset_n => pipe[5][27].ACLR
ctl_reset_n => pipe[5][28].ACLR
ctl_reset_n => pipe[5][29].ACLR
ctl_reset_n => pipe[5][30].ACLR
ctl_reset_n => pipe[5][31].ACLR
ctl_reset_n => pipe[6][0].ACLR
ctl_reset_n => pipe[6][1].ACLR
ctl_reset_n => pipe[6][2].ACLR
ctl_reset_n => pipe[6][3].ACLR
ctl_reset_n => pipe[6][4].ACLR
ctl_reset_n => pipe[6][5].ACLR
ctl_reset_n => pipe[6][6].ACLR
ctl_reset_n => pipe[6][7].ACLR
ctl_reset_n => pipe[6][8].ACLR
ctl_reset_n => pipe[6][9].ACLR
ctl_reset_n => pipe[6][10].ACLR
ctl_reset_n => pipe[6][11].ACLR
ctl_reset_n => pipe[6][12].ACLR
ctl_reset_n => pipe[6][13].ACLR
ctl_reset_n => pipe[6][14].ACLR
ctl_reset_n => pipe[6][15].ACLR
ctl_reset_n => pipe[6][16].ACLR
ctl_reset_n => pipe[6][17].ACLR
ctl_reset_n => pipe[6][18].ACLR
ctl_reset_n => pipe[6][19].ACLR
ctl_reset_n => pipe[6][20].ACLR
ctl_reset_n => pipe[6][21].ACLR
ctl_reset_n => pipe[6][22].ACLR
ctl_reset_n => pipe[6][23].ACLR
ctl_reset_n => pipe[6][24].ACLR
ctl_reset_n => pipe[6][25].ACLR
ctl_reset_n => pipe[6][26].ACLR
ctl_reset_n => pipe[6][27].ACLR
ctl_reset_n => pipe[6][28].ACLR
ctl_reset_n => pipe[6][29].ACLR
ctl_reset_n => pipe[6][30].ACLR
ctl_reset_n => pipe[6][31].ACLR
ctl_reset_n => pipe[7][0].ACLR
ctl_reset_n => pipe[7][1].ACLR
ctl_reset_n => pipe[7][2].ACLR
ctl_reset_n => pipe[7][3].ACLR
ctl_reset_n => pipe[7][4].ACLR
ctl_reset_n => pipe[7][5].ACLR
ctl_reset_n => pipe[7][6].ACLR
ctl_reset_n => pipe[7][7].ACLR
ctl_reset_n => pipe[7][8].ACLR
ctl_reset_n => pipe[7][9].ACLR
ctl_reset_n => pipe[7][10].ACLR
ctl_reset_n => pipe[7][11].ACLR
ctl_reset_n => pipe[7][12].ACLR
ctl_reset_n => pipe[7][13].ACLR
ctl_reset_n => pipe[7][14].ACLR
ctl_reset_n => pipe[7][15].ACLR
ctl_reset_n => pipe[7][16].ACLR
ctl_reset_n => pipe[7][17].ACLR
ctl_reset_n => pipe[7][18].ACLR
ctl_reset_n => pipe[7][19].ACLR
ctl_reset_n => pipe[7][20].ACLR
ctl_reset_n => pipe[7][21].ACLR
ctl_reset_n => pipe[7][22].ACLR
ctl_reset_n => pipe[7][23].ACLR
ctl_reset_n => pipe[7][24].ACLR
ctl_reset_n => pipe[7][25].ACLR
ctl_reset_n => pipe[7][26].ACLR
ctl_reset_n => pipe[7][27].ACLR
ctl_reset_n => pipe[7][28].ACLR
ctl_reset_n => pipe[7][29].ACLR
ctl_reset_n => pipe[7][30].ACLR
ctl_reset_n => pipe[7][31].ACLR
ctl_reset_n => pipefull[0].ACLR
ctl_reset_n => pipefull[1].ACLR
ctl_reset_n => pipefull[2].ACLR
ctl_reset_n => pipefull[3].ACLR
ctl_reset_n => pipefull[4].ACLR
ctl_reset_n => pipefull[5].ACLR
ctl_reset_n => pipefull[6].ACLR
ctl_reset_n => pipefull[7].ACLR
read_req_to_cmd_queue => pipe.DATAB
read_req_to_cmd_queue => pipe.DATAB
read_req_to_cmd_queue => pipe.DATAB
read_req_to_cmd_queue => pipe.DATAB
read_req_to_cmd_queue => pipe.IN1
read_req_to_cmd_queue => pipe.DATAB
read_req_to_cmd_queue => pipe.DATAB
read_req_to_cmd_queue => pipe.DATAB
read_req_to_cmd_queue => pipe.DATAB
read_req_to_cmd_queue => wreq_to_fifo.IN0
read_req_to_cmd_queue => cmd_fifo_wren.IN0
write_req_to_cmd_queue => pipe.DATAB
write_req_to_cmd_queue => pipe.DATAB
write_req_to_cmd_queue => pipe.DATAB
write_req_to_cmd_queue => pipe.DATAB
write_req_to_cmd_queue => pipe.IN1
write_req_to_cmd_queue => pipe.DATAB
write_req_to_cmd_queue => pipe.DATAB
write_req_to_cmd_queue => pipe.DATAB
write_req_to_cmd_queue => pipe.DATAB
write_req_to_cmd_queue => local_multicast_gated.IN0
write_req_to_cmd_queue => wreq_to_fifo.IN1
write_req_to_cmd_queue => cmd_fifo_wren.IN1
local_size[0] => pipe.DATAB
local_size[0] => pipe.IN1
local_size[0] => pipe.DATAB
local_size[0] => pipe.DATAB
local_size[0] => pipe.DATAB
local_size[0] => pipe.DATAB
local_size[0] => pipe.DATAB
local_size[0] => pipe.DATAB
local_size[0] => pipe.DATAB
local_size[1] => pipe.DATAB
local_size[1] => pipe.IN1
local_size[1] => pipe.DATAB
local_size[1] => pipe.DATAB
local_size[1] => pipe.DATAB
local_size[1] => pipe.DATAB
local_size[1] => pipe.DATAB
local_size[1] => pipe.DATAB
local_size[1] => pipe.DATAB
local_autopch_req => pipe.DATAB
local_autopch_req => pipe.IN1
local_autopch_req => pipe.DATAB
local_autopch_req => pipe.DATAB
local_autopch_req => pipe.DATAB
local_autopch_req => pipe.DATAB
local_autopch_req => pipe.DATAB
local_autopch_req => pipe.DATAB
local_autopch_req => pipe.DATAB
local_multicast => local_multicast_gated.IN1
local_cs_addr[0] => pipe.DATAB
local_cs_addr[0] => pipe.DATAB
local_cs_addr[0] => pipe.DATAB
local_cs_addr[0] => pipe.DATAB
local_cs_addr[0] => pipe.IN1
local_cs_addr[0] => pipe.DATAB
local_cs_addr[0] => pipe.DATAB
local_cs_addr[0] => pipe.DATAB
local_cs_addr[0] => pipe.DATAB
local_bank_addr[0] => pipe.DATAB
local_bank_addr[0] => pipe.DATAB
local_bank_addr[0] => pipe.DATAB
local_bank_addr[0] => pipe.DATAB
local_bank_addr[0] => pipe.IN1
local_bank_addr[0] => pipe.DATAB
local_bank_addr[0] => pipe.DATAB
local_bank_addr[0] => pipe.DATAB
local_bank_addr[0] => pipe.DATAB
local_bank_addr[1] => pipe.DATAB
local_bank_addr[1] => pipe.DATAB
local_bank_addr[1] => pipe.DATAB
local_bank_addr[1] => pipe.DATAB
local_bank_addr[1] => pipe.IN1
local_bank_addr[1] => pipe.DATAB
local_bank_addr[1] => pipe.DATAB
local_bank_addr[1] => pipe.DATAB
local_bank_addr[1] => pipe.DATAB
local_row_addr[0] => pipe.DATAB
local_row_addr[0] => pipe.DATAB
local_row_addr[0] => pipe.DATAB
local_row_addr[0] => pipe.DATAB
local_row_addr[0] => pipe.IN1
local_row_addr[0] => pipe.DATAB
local_row_addr[0] => pipe.DATAB
local_row_addr[0] => pipe.DATAB
local_row_addr[0] => pipe.DATAB
local_row_addr[1] => pipe.DATAB
local_row_addr[1] => pipe.DATAB
local_row_addr[1] => pipe.DATAB
local_row_addr[1] => pipe.DATAB
local_row_addr[1] => pipe.IN1
local_row_addr[1] => pipe.DATAB
local_row_addr[1] => pipe.DATAB
local_row_addr[1] => pipe.DATAB
local_row_addr[1] => pipe.DATAB
local_row_addr[2] => pipe.DATAB
local_row_addr[2] => pipe.DATAB
local_row_addr[2] => pipe.DATAB
local_row_addr[2] => pipe.DATAB
local_row_addr[2] => pipe.IN1
local_row_addr[2] => pipe.DATAB
local_row_addr[2] => pipe.DATAB
local_row_addr[2] => pipe.DATAB
local_row_addr[2] => pipe.DATAB
local_row_addr[3] => pipe.DATAB
local_row_addr[3] => pipe.DATAB
local_row_addr[3] => pipe.DATAB
local_row_addr[3] => pipe.DATAB
local_row_addr[3] => pipe.IN1
local_row_addr[3] => pipe.DATAB
local_row_addr[3] => pipe.DATAB
local_row_addr[3] => pipe.DATAB
local_row_addr[3] => pipe.DATAB
local_row_addr[4] => pipe.DATAB
local_row_addr[4] => pipe.DATAB
local_row_addr[4] => pipe.DATAB
local_row_addr[4] => pipe.DATAB
local_row_addr[4] => pipe.IN1
local_row_addr[4] => pipe.DATAB
local_row_addr[4] => pipe.DATAB
local_row_addr[4] => pipe.DATAB
local_row_addr[4] => pipe.DATAB
local_row_addr[5] => pipe.DATAB
local_row_addr[5] => pipe.DATAB
local_row_addr[5] => pipe.DATAB
local_row_addr[5] => pipe.DATAB
local_row_addr[5] => pipe.IN1
local_row_addr[5] => pipe.DATAB
local_row_addr[5] => pipe.DATAB
local_row_addr[5] => pipe.DATAB
local_row_addr[5] => pipe.DATAB
local_row_addr[6] => pipe.DATAB
local_row_addr[6] => pipe.DATAB
local_row_addr[6] => pipe.DATAB
local_row_addr[6] => pipe.DATAB
local_row_addr[6] => pipe.IN1
local_row_addr[6] => pipe.DATAB
local_row_addr[6] => pipe.DATAB
local_row_addr[6] => pipe.DATAB
local_row_addr[6] => pipe.DATAB
local_row_addr[7] => pipe.DATAB
local_row_addr[7] => pipe.DATAB
local_row_addr[7] => pipe.DATAB
local_row_addr[7] => pipe.DATAB
local_row_addr[7] => pipe.IN1
local_row_addr[7] => pipe.DATAB
local_row_addr[7] => pipe.DATAB
local_row_addr[7] => pipe.DATAB
local_row_addr[7] => pipe.DATAB
local_row_addr[8] => pipe.DATAB
local_row_addr[8] => pipe.DATAB
local_row_addr[8] => pipe.DATAB
local_row_addr[8] => pipe.DATAB
local_row_addr[8] => pipe.IN1
local_row_addr[8] => pipe.DATAB
local_row_addr[8] => pipe.DATAB
local_row_addr[8] => pipe.DATAB
local_row_addr[8] => pipe.DATAB
local_row_addr[9] => pipe.DATAB
local_row_addr[9] => pipe.DATAB
local_row_addr[9] => pipe.DATAB
local_row_addr[9] => pipe.DATAB
local_row_addr[9] => pipe.IN1
local_row_addr[9] => pipe.DATAB
local_row_addr[9] => pipe.DATAB
local_row_addr[9] => pipe.DATAB
local_row_addr[9] => pipe.DATAB
local_row_addr[10] => pipe.DATAB
local_row_addr[10] => pipe.DATAB
local_row_addr[10] => pipe.DATAB
local_row_addr[10] => pipe.DATAB
local_row_addr[10] => pipe.IN1
local_row_addr[10] => pipe.DATAB
local_row_addr[10] => pipe.DATAB
local_row_addr[10] => pipe.DATAB
local_row_addr[10] => pipe.DATAB
local_row_addr[11] => pipe.DATAB
local_row_addr[11] => pipe.DATAB
local_row_addr[11] => pipe.DATAB
local_row_addr[11] => pipe.DATAB
local_row_addr[11] => pipe.IN1
local_row_addr[11] => pipe.DATAB
local_row_addr[11] => pipe.DATAB
local_row_addr[11] => pipe.DATAB
local_row_addr[11] => pipe.DATAB
local_row_addr[12] => pipe.DATAB
local_row_addr[12] => pipe.DATAB
local_row_addr[12] => pipe.DATAB
local_row_addr[12] => pipe.DATAB
local_row_addr[12] => pipe.IN1
local_row_addr[12] => pipe.DATAB
local_row_addr[12] => pipe.DATAB
local_row_addr[12] => pipe.DATAB
local_row_addr[12] => pipe.DATAB
local_col_addr[0] => pipe.DATAB
local_col_addr[0] => pipe.IN1
local_col_addr[0] => pipe.DATAB
local_col_addr[0] => pipe.DATAB
local_col_addr[0] => pipe.DATAB
local_col_addr[0] => pipe.DATAB
local_col_addr[0] => pipe.DATAB
local_col_addr[0] => pipe.DATAB
local_col_addr[0] => pipe.DATAB
local_col_addr[1] => pipe.DATAB
local_col_addr[1] => pipe.IN1
local_col_addr[1] => pipe.DATAB
local_col_addr[1] => pipe.DATAB
local_col_addr[1] => pipe.DATAB
local_col_addr[1] => pipe.DATAB
local_col_addr[1] => pipe.DATAB
local_col_addr[1] => pipe.DATAB
local_col_addr[1] => pipe.DATAB
local_col_addr[2] => pipe.DATAB
local_col_addr[2] => pipe.IN1
local_col_addr[2] => pipe.DATAB
local_col_addr[2] => pipe.DATAB
local_col_addr[2] => pipe.DATAB
local_col_addr[2] => pipe.DATAB
local_col_addr[2] => pipe.DATAB
local_col_addr[2] => pipe.DATAB
local_col_addr[2] => pipe.DATAB
local_col_addr[3] => pipe.DATAB
local_col_addr[3] => pipe.IN1
local_col_addr[3] => pipe.DATAB
local_col_addr[3] => pipe.DATAB
local_col_addr[3] => pipe.DATAB
local_col_addr[3] => pipe.DATAB
local_col_addr[3] => pipe.DATAB
local_col_addr[3] => pipe.DATAB
local_col_addr[3] => pipe.DATAB
local_col_addr[4] => pipe.DATAB
local_col_addr[4] => pipe.IN1
local_col_addr[4] => pipe.DATAB
local_col_addr[4] => pipe.DATAB
local_col_addr[4] => pipe.DATAB
local_col_addr[4] => pipe.DATAB
local_col_addr[4] => pipe.DATAB
local_col_addr[4] => pipe.DATAB
local_col_addr[4] => pipe.DATAB
local_col_addr[5] => pipe.DATAB
local_col_addr[5] => pipe.IN1
local_col_addr[5] => pipe.DATAB
local_col_addr[5] => pipe.DATAB
local_col_addr[5] => pipe.DATAB
local_col_addr[5] => pipe.DATAB
local_col_addr[5] => pipe.DATAB
local_col_addr[5] => pipe.DATAB
local_col_addr[5] => pipe.DATAB
local_col_addr[6] => pipe.DATAB
local_col_addr[6] => pipe.IN1
local_col_addr[6] => pipe.DATAB
local_col_addr[6] => pipe.DATAB
local_col_addr[6] => pipe.DATAB
local_col_addr[6] => pipe.DATAB
local_col_addr[6] => pipe.DATAB
local_col_addr[6] => pipe.DATAB
local_col_addr[6] => pipe.DATAB
local_col_addr[7] => pipe.DATAB
local_col_addr[7] => pipe.IN1
local_col_addr[7] => pipe.DATAB
local_col_addr[7] => pipe.DATAB
local_col_addr[7] => pipe.DATAB
local_col_addr[7] => pipe.DATAB
local_col_addr[7] => pipe.DATAB
local_col_addr[7] => pipe.DATAB
local_col_addr[7] => pipe.DATAB
local_col_addr[8] => pipe.DATAB
local_col_addr[8] => pipe.IN1
local_col_addr[8] => pipe.DATAB
local_col_addr[8] => pipe.DATAB
local_col_addr[8] => pipe.DATAB
local_col_addr[8] => pipe.DATAB
local_col_addr[8] => pipe.DATAB
local_col_addr[8] => pipe.DATAB
local_col_addr[8] => pipe.DATAB
local_col_addr[9] => pipe.DATAB
local_col_addr[9] => pipe.IN1
local_col_addr[9] => pipe.DATAB
local_col_addr[9] => pipe.DATAB
local_col_addr[9] => pipe.DATAB
local_col_addr[9] => pipe.DATAB
local_col_addr[9] => pipe.DATAB
local_col_addr[9] => pipe.DATAB
local_col_addr[9] => pipe.DATAB
fetch => pipefull.OUTPUTSELECT
fetch => pipefull.OUTPUTSELECT
fetch => pipefull.OUTPUTSELECT
fetch => pipefull.OUTPUTSELECT
fetch => pipefull.OUTPUTSELECT
fetch => pipefull.OUTPUTSELECT
fetch => pipefull.OUTPUTSELECT
fetch => pipefull.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_avalon_if:avalon_if_inst
ctl_clk => ~NO_FANOUT~
ctl_reset_n => ~NO_FANOUT~
ctl_half_clk => ~NO_FANOUT~
ctl_half_clk_reset_n => ~NO_FANOUT~
local_write_req => avalon_write_req.IN0
local_wdata[0] => avalon_wdata[0].DATAIN
local_wdata[1] => avalon_wdata[1].DATAIN
local_wdata[2] => avalon_wdata[2].DATAIN
local_wdata[3] => avalon_wdata[3].DATAIN
local_wdata[4] => avalon_wdata[4].DATAIN
local_wdata[5] => avalon_wdata[5].DATAIN
local_wdata[6] => avalon_wdata[6].DATAIN
local_wdata[7] => avalon_wdata[7].DATAIN
local_wdata[8] => avalon_wdata[8].DATAIN
local_wdata[9] => avalon_wdata[9].DATAIN
local_wdata[10] => avalon_wdata[10].DATAIN
local_wdata[11] => avalon_wdata[11].DATAIN
local_wdata[12] => avalon_wdata[12].DATAIN
local_wdata[13] => avalon_wdata[13].DATAIN
local_wdata[14] => avalon_wdata[14].DATAIN
local_wdata[15] => avalon_wdata[15].DATAIN
local_wdata[16] => avalon_wdata[16].DATAIN
local_wdata[17] => avalon_wdata[17].DATAIN
local_wdata[18] => avalon_wdata[18].DATAIN
local_wdata[19] => avalon_wdata[19].DATAIN
local_wdata[20] => avalon_wdata[20].DATAIN
local_wdata[21] => avalon_wdata[21].DATAIN
local_wdata[22] => avalon_wdata[22].DATAIN
local_wdata[23] => avalon_wdata[23].DATAIN
local_wdata[24] => avalon_wdata[24].DATAIN
local_wdata[25] => avalon_wdata[25].DATAIN
local_wdata[26] => avalon_wdata[26].DATAIN
local_wdata[27] => avalon_wdata[27].DATAIN
local_wdata[28] => avalon_wdata[28].DATAIN
local_wdata[29] => avalon_wdata[29].DATAIN
local_wdata[30] => avalon_wdata[30].DATAIN
local_wdata[31] => avalon_wdata[31].DATAIN
local_be[0] => avalon_be[0].DATAIN
local_be[1] => avalon_be[1].DATAIN
local_be[2] => avalon_be[2].DATAIN
local_be[3] => avalon_be[3].DATAIN
local_addr[0] => avalon_addr[0].DATAIN
local_addr[1] => avalon_addr[1].DATAIN
local_addr[2] => avalon_addr[2].DATAIN
local_addr[3] => avalon_addr[3].DATAIN
local_addr[4] => avalon_addr[4].DATAIN
local_addr[5] => avalon_addr[5].DATAIN
local_addr[6] => avalon_addr[6].DATAIN
local_addr[7] => avalon_addr[7].DATAIN
local_addr[8] => avalon_addr[8].DATAIN
local_addr[9] => avalon_addr[9].DATAIN
local_addr[10] => avalon_addr[10].DATAIN
local_addr[11] => avalon_addr[11].DATAIN
local_addr[12] => avalon_addr[12].DATAIN
local_addr[13] => avalon_addr[13].DATAIN
local_addr[14] => avalon_addr[14].DATAIN
local_addr[15] => avalon_addr[15].DATAIN
local_addr[16] => avalon_addr[16].DATAIN
local_addr[17] => avalon_addr[17].DATAIN
local_addr[18] => avalon_addr[18].DATAIN
local_addr[19] => avalon_addr[19].DATAIN
local_addr[20] => avalon_addr[20].DATAIN
local_addr[21] => avalon_addr[21].DATAIN
local_addr[22] => avalon_addr[22].DATAIN
local_addr[23] => avalon_addr[23].DATAIN
internal_ready => avalon_write_req.IN1
internal_ready => avalon_read_req.IN0
internal_ready => local_ready.DATAIN
local_read_req => avalon_read_req.IN1
local_size[0] => avalon_size[0].DATAIN
local_size[1] => avalon_size[1].DATAIN
local_size[2] => avalon_size[2].DATAIN
local_burstbegin => avalon_burstbegin.DATAIN
ecc_rdata[0] => local_rdata[0].DATAIN
ecc_rdata[1] => local_rdata[1].DATAIN
ecc_rdata[2] => local_rdata[2].DATAIN
ecc_rdata[3] => local_rdata[3].DATAIN
ecc_rdata[4] => local_rdata[4].DATAIN
ecc_rdata[5] => local_rdata[5].DATAIN
ecc_rdata[6] => local_rdata[6].DATAIN
ecc_rdata[7] => local_rdata[7].DATAIN
ecc_rdata[8] => local_rdata[8].DATAIN
ecc_rdata[9] => local_rdata[9].DATAIN
ecc_rdata[10] => local_rdata[10].DATAIN
ecc_rdata[11] => local_rdata[11].DATAIN
ecc_rdata[12] => local_rdata[12].DATAIN
ecc_rdata[13] => local_rdata[13].DATAIN
ecc_rdata[14] => local_rdata[14].DATAIN
ecc_rdata[15] => local_rdata[15].DATAIN
ecc_rdata[16] => local_rdata[16].DATAIN
ecc_rdata[17] => local_rdata[17].DATAIN
ecc_rdata[18] => local_rdata[18].DATAIN
ecc_rdata[19] => local_rdata[19].DATAIN
ecc_rdata[20] => local_rdata[20].DATAIN
ecc_rdata[21] => local_rdata[21].DATAIN
ecc_rdata[22] => local_rdata[22].DATAIN
ecc_rdata[23] => local_rdata[23].DATAIN
ecc_rdata[24] => local_rdata[24].DATAIN
ecc_rdata[25] => local_rdata[25].DATAIN
ecc_rdata[26] => local_rdata[26].DATAIN
ecc_rdata[27] => local_rdata[27].DATAIN
ecc_rdata[28] => local_rdata[28].DATAIN
ecc_rdata[29] => local_rdata[29].DATAIN
ecc_rdata[30] => local_rdata[30].DATAIN
ecc_rdata[31] => local_rdata[31].DATAIN
ecc_rdata_valid[0] => local_rdata_valid.DATAIN
ecc_rdata_error => local_rdata_error.DATAIN
local_multicast => avalon_multicast.DATAIN
local_autopch_req => avalon_autopch_req.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst
ctl_clk => ctl_clk.IN5
ctl_reset_n[0] => ctl_reset_n[0].IN1
ctl_reset_n[1] => ctl_reset_n[1].IN1
ctl_reset_n[2] => ctl_reset_n[2].IN1
ctl_reset_n[3] => ctl_reset_n[3].IN1
ctl_reset_n[4] => ctl_reset_n[4].IN1
ctl_reset_n[5] => fetch_r1.ACLR
ctl_reset_n[5] => prev_chip_addr[0].ACLR
ctl_reset_n[5] => prev_multicast_req.ACLR
cmd0_is_valid => cmd_is_valid[1].IN1
cmd0_chip_addr[0] => cmd_chip_addr[1].IN2
cmd0_bank_addr[0] => cmd_bank_addr[2].IN2
cmd0_bank_addr[1] => cmd_bank_addr[3].IN2
cmd0_row_addr[0] => cmd_row_addr[13].IN2
cmd0_row_addr[1] => cmd_row_addr[14].IN2
cmd0_row_addr[2] => cmd_row_addr[15].IN2
cmd0_row_addr[3] => cmd_row_addr[16].IN2
cmd0_row_addr[4] => cmd_row_addr[17].IN2
cmd0_row_addr[5] => cmd_row_addr[18].IN2
cmd0_row_addr[6] => cmd_row_addr[19].IN2
cmd0_row_addr[7] => cmd_row_addr[20].IN2
cmd0_row_addr[8] => cmd_row_addr[21].IN2
cmd0_row_addr[9] => cmd_row_addr[22].IN2
cmd0_row_addr[10] => cmd_row_addr[23].IN2
cmd0_row_addr[11] => cmd_row_addr[24].IN2
cmd0_row_addr[12] => cmd_row_addr[25].IN2
cmd0_multicast_req => cmd_multicast_req[1].IN2
cmd1_is_valid => cmd_is_valid[2].IN1
cmd1_chip_addr[0] => cmd_chip_addr[2].IN2
cmd1_bank_addr[0] => cmd_bank_addr[4].IN2
cmd1_bank_addr[1] => cmd_bank_addr[5].IN2
cmd1_row_addr[0] => cmd_row_addr[26].IN2
cmd1_row_addr[1] => cmd_row_addr[27].IN2
cmd1_row_addr[2] => cmd_row_addr[28].IN2
cmd1_row_addr[3] => cmd_row_addr[29].IN2
cmd1_row_addr[4] => cmd_row_addr[30].IN2
cmd1_row_addr[5] => cmd_row_addr[31].IN2
cmd1_row_addr[6] => cmd_row_addr[32].IN2
cmd1_row_addr[7] => cmd_row_addr[33].IN2
cmd1_row_addr[8] => cmd_row_addr[34].IN2
cmd1_row_addr[9] => cmd_row_addr[35].IN2
cmd1_row_addr[10] => cmd_row_addr[36].IN2
cmd1_row_addr[11] => cmd_row_addr[37].IN2
cmd1_row_addr[12] => cmd_row_addr[38].IN2
cmd1_multicast_req => cmd_multicast_req[2].IN2
cmd2_is_valid => cmd_is_valid[3].IN1
cmd2_chip_addr[0] => cmd_chip_addr[3].IN2
cmd2_bank_addr[0] => cmd_bank_addr[6].IN2
cmd2_bank_addr[1] => cmd_bank_addr[7].IN2
cmd2_row_addr[0] => cmd_row_addr[39].IN2
cmd2_row_addr[1] => cmd_row_addr[40].IN2
cmd2_row_addr[2] => cmd_row_addr[41].IN2
cmd2_row_addr[3] => cmd_row_addr[42].IN2
cmd2_row_addr[4] => cmd_row_addr[43].IN2
cmd2_row_addr[5] => cmd_row_addr[44].IN2
cmd2_row_addr[6] => cmd_row_addr[45].IN2
cmd2_row_addr[7] => cmd_row_addr[46].IN2
cmd2_row_addr[8] => cmd_row_addr[47].IN2
cmd2_row_addr[9] => cmd_row_addr[48].IN2
cmd2_row_addr[10] => cmd_row_addr[49].IN2
cmd2_row_addr[11] => cmd_row_addr[50].IN2
cmd2_row_addr[12] => cmd_row_addr[51].IN2
cmd2_multicast_req => cmd_multicast_req[3].IN2
cmd3_is_valid => cmd_is_valid[4].IN1
cmd3_chip_addr[0] => cmd_chip_addr[4].IN2
cmd3_bank_addr[0] => cmd_bank_addr[8].IN2
cmd3_bank_addr[1] => cmd_bank_addr[9].IN2
cmd3_row_addr[0] => cmd_row_addr[52].IN2
cmd3_row_addr[1] => cmd_row_addr[53].IN2
cmd3_row_addr[2] => cmd_row_addr[54].IN2
cmd3_row_addr[3] => cmd_row_addr[55].IN2
cmd3_row_addr[4] => cmd_row_addr[56].IN2
cmd3_row_addr[5] => cmd_row_addr[57].IN2
cmd3_row_addr[6] => cmd_row_addr[58].IN2
cmd3_row_addr[7] => cmd_row_addr[59].IN2
cmd3_row_addr[8] => cmd_row_addr[60].IN2
cmd3_row_addr[9] => cmd_row_addr[61].IN2
cmd3_row_addr[10] => cmd_row_addr[62].IN2
cmd3_row_addr[11] => cmd_row_addr[63].IN2
cmd3_row_addr[12] => cmd_row_addr[64].IN2
cmd3_multicast_req => cmd_multicast_req[4].IN2
cmd4_is_valid => cmd_is_valid[5].IN1
cmd4_chip_addr[0] => cmd_chip_addr[5].IN2
cmd4_bank_addr[0] => cmd_bank_addr[10].IN2
cmd4_bank_addr[1] => cmd_bank_addr[11].IN2
cmd4_row_addr[0] => cmd_row_addr[65].IN2
cmd4_row_addr[1] => cmd_row_addr[66].IN2
cmd4_row_addr[2] => cmd_row_addr[67].IN2
cmd4_row_addr[3] => cmd_row_addr[68].IN2
cmd4_row_addr[4] => cmd_row_addr[69].IN2
cmd4_row_addr[5] => cmd_row_addr[70].IN2
cmd4_row_addr[6] => cmd_row_addr[71].IN2
cmd4_row_addr[7] => cmd_row_addr[72].IN2
cmd4_row_addr[8] => cmd_row_addr[73].IN2
cmd4_row_addr[9] => cmd_row_addr[74].IN2
cmd4_row_addr[10] => cmd_row_addr[75].IN2
cmd4_row_addr[11] => cmd_row_addr[76].IN2
cmd4_row_addr[12] => cmd_row_addr[77].IN2
cmd4_multicast_req => cmd_multicast_req[5].IN2
cmd5_is_valid => cmd_is_valid[6].IN1
cmd5_chip_addr[0] => cmd_chip_addr[6].IN2
cmd5_bank_addr[0] => cmd_bank_addr[12].IN2
cmd5_bank_addr[1] => cmd_bank_addr[13].IN2
cmd5_row_addr[0] => cmd_row_addr[78].IN2
cmd5_row_addr[1] => cmd_row_addr[79].IN2
cmd5_row_addr[2] => cmd_row_addr[80].IN2
cmd5_row_addr[3] => cmd_row_addr[81].IN2
cmd5_row_addr[4] => cmd_row_addr[82].IN2
cmd5_row_addr[5] => cmd_row_addr[83].IN2
cmd5_row_addr[6] => cmd_row_addr[84].IN2
cmd5_row_addr[7] => cmd_row_addr[85].IN2
cmd5_row_addr[8] => cmd_row_addr[86].IN2
cmd5_row_addr[9] => cmd_row_addr[87].IN2
cmd5_row_addr[10] => cmd_row_addr[88].IN2
cmd5_row_addr[11] => cmd_row_addr[89].IN2
cmd5_row_addr[12] => cmd_row_addr[90].IN2
cmd5_multicast_req => cmd_multicast_req[6].IN2
cmd6_is_valid => cmd_is_valid[7].IN1
cmd6_chip_addr[0] => cmd_chip_addr[7].IN2
cmd6_bank_addr[0] => cmd_bank_addr[14].IN2
cmd6_bank_addr[1] => cmd_bank_addr[15].IN2
cmd6_row_addr[0] => cmd_row_addr[91].IN2
cmd6_row_addr[1] => cmd_row_addr[92].IN2
cmd6_row_addr[2] => cmd_row_addr[93].IN2
cmd6_row_addr[3] => cmd_row_addr[94].IN2
cmd6_row_addr[4] => cmd_row_addr[95].IN2
cmd6_row_addr[5] => cmd_row_addr[96].IN2
cmd6_row_addr[6] => cmd_row_addr[97].IN2
cmd6_row_addr[7] => cmd_row_addr[98].IN2
cmd6_row_addr[8] => cmd_row_addr[99].IN2
cmd6_row_addr[9] => cmd_row_addr[100].IN2
cmd6_row_addr[10] => cmd_row_addr[101].IN2
cmd6_row_addr[11] => cmd_row_addr[102].IN2
cmd6_row_addr[12] => cmd_row_addr[103].IN2
cmd6_multicast_req => cmd_multicast_req[7].IN2
cmd7_is_valid => cmd_is_valid[8].IN1
cmd7_chip_addr[0] => cmd_chip_addr[8].IN2
cmd7_bank_addr[0] => cmd_bank_addr[16].IN2
cmd7_bank_addr[1] => cmd_bank_addr[17].IN2
cmd7_row_addr[0] => cmd_row_addr[104].IN2
cmd7_row_addr[1] => cmd_row_addr[105].IN2
cmd7_row_addr[2] => cmd_row_addr[106].IN2
cmd7_row_addr[3] => cmd_row_addr[107].IN2
cmd7_row_addr[4] => cmd_row_addr[108].IN2
cmd7_row_addr[5] => cmd_row_addr[109].IN2
cmd7_row_addr[6] => cmd_row_addr[110].IN2
cmd7_row_addr[7] => cmd_row_addr[111].IN2
cmd7_row_addr[8] => cmd_row_addr[112].IN2
cmd7_row_addr[9] => cmd_row_addr[113].IN2
cmd7_row_addr[10] => cmd_row_addr[114].IN2
cmd7_row_addr[11] => cmd_row_addr[115].IN2
cmd7_row_addr[12] => cmd_row_addr[116].IN2
cmd7_multicast_req => cmd_multicast_req[8].IN2
current_chip_addr[0] => cmd_chip_addr[0].IN2
current_bank_addr[0] => cmd_bank_addr[0].IN2
current_bank_addr[1] => cmd_bank_addr[1].IN2
current_row_addr[0] => cmd_row_addr[0].IN2
current_row_addr[1] => cmd_row_addr[1].IN2
current_row_addr[2] => cmd_row_addr[2].IN2
current_row_addr[3] => cmd_row_addr[3].IN2
current_row_addr[4] => cmd_row_addr[4].IN2
current_row_addr[5] => cmd_row_addr[5].IN2
current_row_addr[6] => cmd_row_addr[6].IN2
current_row_addr[7] => cmd_row_addr[7].IN2
current_row_addr[8] => cmd_row_addr[8].IN2
current_row_addr[9] => cmd_row_addr[9].IN2
current_row_addr[10] => cmd_row_addr[10].IN2
current_row_addr[11] => cmd_row_addr[11].IN2
current_row_addr[12] => cmd_row_addr[12].IN2
current_multicast_req => cmd_multicast_req[0].IN2
do_write => do_write.IN3
do_read => do_read.IN3
do_burst_chop => do_burst_chop.IN3
do_auto_precharge => do_auto_precharge.IN3
do_activate => do_activate.IN3
do_precharge => do_precharge.IN3
do_precharge_all => do_precharge_all.IN3
do_refresh => do_refresh.IN3
do_power_down => do_power_down.IN3
do_self_rfsh => do_self_rfsh.IN3
to_chip[0] => to_chip[0].IN3
to_bank_addr[0] => to_bank_addr[0].IN3
to_bank_addr[1] => to_bank_addr[1].IN3
to_row_addr[0] => to_row_addr[0].IN2
to_row_addr[1] => to_row_addr[1].IN2
to_row_addr[2] => to_row_addr[2].IN2
to_row_addr[3] => to_row_addr[3].IN2
to_row_addr[4] => to_row_addr[4].IN2
to_row_addr[5] => to_row_addr[5].IN2
to_row_addr[6] => to_row_addr[6].IN2
to_row_addr[7] => to_row_addr[7].IN2
to_row_addr[8] => to_row_addr[8].IN2
to_row_addr[9] => to_row_addr[9].IN2
to_row_addr[10] => to_row_addr[10].IN2
to_row_addr[11] => to_row_addr[11].IN2
to_row_addr[12] => to_row_addr[12].IN2
fetch => fetch.IN2
ecc_fetch_error_addr => ecc_fetch_error_addr.IN1
local_init_done => no_command.IN0
cmd_fifo_empty => no_command.IN1
mem_cas_wr_lat[0] => mem_cas_wr_lat[0].IN1
mem_cas_wr_lat[1] => mem_cas_wr_lat[1].IN1
mem_cas_wr_lat[2] => mem_cas_wr_lat[2].IN1
mem_cas_wr_lat[3] => mem_cas_wr_lat[3].IN1
mem_add_lat[0] => mem_add_lat[0].IN1
mem_add_lat[1] => mem_add_lat[1].IN1
mem_add_lat[2] => mem_add_lat[2].IN1
mem_tcl[0] => mem_tcl[0].IN1
mem_tcl[1] => mem_tcl[1].IN1
mem_tcl[2] => mem_tcl[2].IN1
mem_tcl[3] => mem_tcl[3].IN1
mem_trrd[0] => mem_trrd[0].IN1
mem_trrd[1] => mem_trrd[1].IN1
mem_trrd[2] => mem_trrd[2].IN1
mem_trrd[3] => mem_trrd[3].IN1
mem_tfaw[0] => mem_tfaw[0].IN1
mem_tfaw[1] => mem_tfaw[1].IN1
mem_tfaw[2] => mem_tfaw[2].IN1
mem_tfaw[3] => mem_tfaw[3].IN1
mem_tfaw[4] => mem_tfaw[4].IN1
mem_tfaw[5] => mem_tfaw[5].IN1
mem_trfc[0] => mem_trfc[0].IN1
mem_trfc[1] => mem_trfc[1].IN1
mem_trfc[2] => mem_trfc[2].IN1
mem_trfc[3] => mem_trfc[3].IN1
mem_trfc[4] => mem_trfc[4].IN1
mem_trfc[5] => mem_trfc[5].IN1
mem_trfc[6] => mem_trfc[6].IN1
mem_trfc[7] => mem_trfc[7].IN1
mem_trefi[0] => mem_trefi[0].IN1
mem_trefi[1] => mem_trefi[1].IN1
mem_trefi[2] => mem_trefi[2].IN1
mem_trefi[3] => mem_trefi[3].IN1
mem_trefi[4] => mem_trefi[4].IN1
mem_trefi[5] => mem_trefi[5].IN1
mem_trefi[6] => mem_trefi[6].IN1
mem_trefi[7] => mem_trefi[7].IN1
mem_trefi[8] => mem_trefi[8].IN1
mem_trefi[9] => mem_trefi[9].IN1
mem_trefi[10] => mem_trefi[10].IN1
mem_trefi[11] => mem_trefi[11].IN1
mem_trefi[12] => mem_trefi[12].IN1
mem_trcd[0] => mem_trcd[0].IN1
mem_trcd[1] => mem_trcd[1].IN1
mem_trcd[2] => mem_trcd[2].IN1
mem_trcd[3] => mem_trcd[3].IN1
mem_trp[0] => mem_trp[0].IN1
mem_trp[1] => mem_trp[1].IN1
mem_trp[2] => mem_trp[2].IN1
mem_trp[3] => mem_trp[3].IN1
mem_twr[0] => mem_twr[0].IN1
mem_twr[1] => mem_twr[1].IN1
mem_twr[2] => mem_twr[2].IN1
mem_twr[3] => mem_twr[3].IN1
mem_twtr[0] => mem_twtr[0].IN1
mem_twtr[1] => mem_twtr[1].IN1
mem_twtr[2] => mem_twtr[2].IN1
mem_twtr[3] => mem_twtr[3].IN1
mem_trtp[0] => mem_trtp[0].IN1
mem_trtp[1] => mem_trtp[1].IN1
mem_trtp[2] => mem_trtp[2].IN1
mem_trtp[3] => mem_trtp[3].IN1
mem_tras[0] => mem_tras[0].IN1
mem_tras[1] => mem_tras[1].IN1
mem_tras[2] => mem_tras[2].IN1
mem_tras[3] => mem_tras[3].IN1
mem_tras[4] => mem_tras[4].IN1
mem_trc[0] => mem_trc[0].IN1
mem_trc[1] => mem_trc[1].IN1
mem_trc[2] => mem_trc[2].IN1
mem_trc[3] => mem_trc[3].IN1
mem_trc[4] => mem_trc[4].IN1
mem_trc[5] => mem_trc[5].IN1
mem_auto_pd_cycles[0] => mem_auto_pd_cycles[0].IN1
mem_auto_pd_cycles[1] => mem_auto_pd_cycles[1].IN1
mem_auto_pd_cycles[2] => mem_auto_pd_cycles[2].IN1
mem_auto_pd_cycles[3] => mem_auto_pd_cycles[3].IN1
mem_auto_pd_cycles[4] => mem_auto_pd_cycles[4].IN1
mem_auto_pd_cycles[5] => mem_auto_pd_cycles[5].IN1
mem_auto_pd_cycles[6] => mem_auto_pd_cycles[6].IN1
mem_auto_pd_cycles[7] => mem_auto_pd_cycles[7].IN1
mem_auto_pd_cycles[8] => mem_auto_pd_cycles[8].IN1
mem_auto_pd_cycles[9] => mem_auto_pd_cycles[9].IN1
mem_auto_pd_cycles[10] => mem_auto_pd_cycles[10].IN1
mem_auto_pd_cycles[11] => mem_auto_pd_cycles[11].IN1
mem_auto_pd_cycles[12] => mem_auto_pd_cycles[12].IN1
mem_auto_pd_cycles[13] => mem_auto_pd_cycles[13].IN1
mem_auto_pd_cycles[14] => mem_auto_pd_cycles[14].IN1
mem_auto_pd_cycles[15] => mem_auto_pd_cycles[15].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst
ctl_clk => ctl_clk.IN4
ctl_reset_n => ctl_reset_n.IN4
cmd_chip_addr[0] => ~NO_FANOUT~
cmd_chip_addr[1] => ~NO_FANOUT~
cmd_chip_addr[2] => ~NO_FANOUT~
cmd_chip_addr[3] => ~NO_FANOUT~
cmd_chip_addr[4] => ~NO_FANOUT~
cmd_chip_addr[5] => ~NO_FANOUT~
cmd_chip_addr[6] => ~NO_FANOUT~
cmd_chip_addr[7] => ~NO_FANOUT~
cmd_chip_addr[8] => ~NO_FANOUT~
cmd_bank_addr[0] => Mux5.IN5
cmd_bank_addr[0] => Mux6.IN5
cmd_bank_addr[0] => Mux7.IN5
cmd_bank_addr[0] => Mux0.IN5
cmd_bank_addr[1] => Mux5.IN4
cmd_bank_addr[1] => Mux6.IN4
cmd_bank_addr[1] => Mux7.IN4
cmd_bank_addr[1] => Mux0.IN4
cmd_bank_addr[2] => Mux8.IN5
cmd_bank_addr[2] => Mux9.IN5
cmd_bank_addr[2] => Mux10.IN5
cmd_bank_addr[2] => Mux1.IN5
cmd_bank_addr[3] => Mux8.IN4
cmd_bank_addr[3] => Mux9.IN4
cmd_bank_addr[3] => Mux10.IN4
cmd_bank_addr[3] => Mux1.IN4
cmd_bank_addr[4] => Mux11.IN5
cmd_bank_addr[4] => Mux12.IN5
cmd_bank_addr[4] => Mux13.IN5
cmd_bank_addr[4] => Mux2.IN5
cmd_bank_addr[5] => Mux11.IN4
cmd_bank_addr[5] => Mux12.IN4
cmd_bank_addr[5] => Mux13.IN4
cmd_bank_addr[5] => Mux2.IN4
cmd_bank_addr[6] => Mux14.IN5
cmd_bank_addr[6] => Mux15.IN5
cmd_bank_addr[6] => Mux16.IN5
cmd_bank_addr[6] => Mux3.IN5
cmd_bank_addr[7] => Mux14.IN4
cmd_bank_addr[7] => Mux15.IN4
cmd_bank_addr[7] => Mux16.IN4
cmd_bank_addr[7] => Mux3.IN4
cmd_bank_addr[8] => Mux17.IN5
cmd_bank_addr[8] => Mux18.IN5
cmd_bank_addr[8] => Mux19.IN5
cmd_bank_addr[8] => Mux4.IN5
cmd_bank_addr[9] => Mux17.IN4
cmd_bank_addr[9] => Mux18.IN4
cmd_bank_addr[9] => Mux19.IN4
cmd_bank_addr[9] => Mux4.IN4
cmd_bank_addr[10] => ~NO_FANOUT~
cmd_bank_addr[11] => ~NO_FANOUT~
cmd_bank_addr[12] => ~NO_FANOUT~
cmd_bank_addr[13] => ~NO_FANOUT~
cmd_bank_addr[14] => ~NO_FANOUT~
cmd_bank_addr[15] => ~NO_FANOUT~
cmd_bank_addr[16] => ~NO_FANOUT~
cmd_bank_addr[17] => ~NO_FANOUT~
cmd_row_addr[0] => ~NO_FANOUT~
cmd_row_addr[1] => ~NO_FANOUT~
cmd_row_addr[2] => ~NO_FANOUT~
cmd_row_addr[3] => ~NO_FANOUT~
cmd_row_addr[4] => ~NO_FANOUT~
cmd_row_addr[5] => ~NO_FANOUT~
cmd_row_addr[6] => ~NO_FANOUT~
cmd_row_addr[7] => ~NO_FANOUT~
cmd_row_addr[8] => ~NO_FANOUT~
cmd_row_addr[9] => ~NO_FANOUT~
cmd_row_addr[10] => ~NO_FANOUT~
cmd_row_addr[11] => ~NO_FANOUT~
cmd_row_addr[12] => ~NO_FANOUT~
cmd_row_addr[13] => ~NO_FANOUT~
cmd_row_addr[14] => ~NO_FANOUT~
cmd_row_addr[15] => ~NO_FANOUT~
cmd_row_addr[16] => ~NO_FANOUT~
cmd_row_addr[17] => ~NO_FANOUT~
cmd_row_addr[18] => ~NO_FANOUT~
cmd_row_addr[19] => ~NO_FANOUT~
cmd_row_addr[20] => ~NO_FANOUT~
cmd_row_addr[21] => ~NO_FANOUT~
cmd_row_addr[22] => ~NO_FANOUT~
cmd_row_addr[23] => ~NO_FANOUT~
cmd_row_addr[24] => ~NO_FANOUT~
cmd_row_addr[25] => ~NO_FANOUT~
cmd_row_addr[26] => ~NO_FANOUT~
cmd_row_addr[27] => ~NO_FANOUT~
cmd_row_addr[28] => ~NO_FANOUT~
cmd_row_addr[29] => ~NO_FANOUT~
cmd_row_addr[30] => ~NO_FANOUT~
cmd_row_addr[31] => ~NO_FANOUT~
cmd_row_addr[32] => ~NO_FANOUT~
cmd_row_addr[33] => ~NO_FANOUT~
cmd_row_addr[34] => ~NO_FANOUT~
cmd_row_addr[35] => ~NO_FANOUT~
cmd_row_addr[36] => ~NO_FANOUT~
cmd_row_addr[37] => ~NO_FANOUT~
cmd_row_addr[38] => ~NO_FANOUT~
cmd_row_addr[39] => ~NO_FANOUT~
cmd_row_addr[40] => ~NO_FANOUT~
cmd_row_addr[41] => ~NO_FANOUT~
cmd_row_addr[42] => ~NO_FANOUT~
cmd_row_addr[43] => ~NO_FANOUT~
cmd_row_addr[44] => ~NO_FANOUT~
cmd_row_addr[45] => ~NO_FANOUT~
cmd_row_addr[46] => ~NO_FANOUT~
cmd_row_addr[47] => ~NO_FANOUT~
cmd_row_addr[48] => ~NO_FANOUT~
cmd_row_addr[49] => ~NO_FANOUT~
cmd_row_addr[50] => ~NO_FANOUT~
cmd_row_addr[51] => ~NO_FANOUT~
cmd_row_addr[52] => ~NO_FANOUT~
cmd_row_addr[53] => ~NO_FANOUT~
cmd_row_addr[54] => ~NO_FANOUT~
cmd_row_addr[55] => ~NO_FANOUT~
cmd_row_addr[56] => ~NO_FANOUT~
cmd_row_addr[57] => ~NO_FANOUT~
cmd_row_addr[58] => ~NO_FANOUT~
cmd_row_addr[59] => ~NO_FANOUT~
cmd_row_addr[60] => ~NO_FANOUT~
cmd_row_addr[61] => ~NO_FANOUT~
cmd_row_addr[62] => ~NO_FANOUT~
cmd_row_addr[63] => ~NO_FANOUT~
cmd_row_addr[64] => ~NO_FANOUT~
cmd_row_addr[65] => ~NO_FANOUT~
cmd_row_addr[66] => ~NO_FANOUT~
cmd_row_addr[67] => ~NO_FANOUT~
cmd_row_addr[68] => ~NO_FANOUT~
cmd_row_addr[69] => ~NO_FANOUT~
cmd_row_addr[70] => ~NO_FANOUT~
cmd_row_addr[71] => ~NO_FANOUT~
cmd_row_addr[72] => ~NO_FANOUT~
cmd_row_addr[73] => ~NO_FANOUT~
cmd_row_addr[74] => ~NO_FANOUT~
cmd_row_addr[75] => ~NO_FANOUT~
cmd_row_addr[76] => ~NO_FANOUT~
cmd_row_addr[77] => ~NO_FANOUT~
cmd_row_addr[78] => ~NO_FANOUT~
cmd_row_addr[79] => ~NO_FANOUT~
cmd_row_addr[80] => ~NO_FANOUT~
cmd_row_addr[81] => ~NO_FANOUT~
cmd_row_addr[82] => ~NO_FANOUT~
cmd_row_addr[83] => ~NO_FANOUT~
cmd_row_addr[84] => ~NO_FANOUT~
cmd_row_addr[85] => ~NO_FANOUT~
cmd_row_addr[86] => ~NO_FANOUT~
cmd_row_addr[87] => ~NO_FANOUT~
cmd_row_addr[88] => ~NO_FANOUT~
cmd_row_addr[89] => ~NO_FANOUT~
cmd_row_addr[90] => ~NO_FANOUT~
cmd_row_addr[91] => ~NO_FANOUT~
cmd_row_addr[92] => ~NO_FANOUT~
cmd_row_addr[93] => ~NO_FANOUT~
cmd_row_addr[94] => ~NO_FANOUT~
cmd_row_addr[95] => ~NO_FANOUT~
cmd_row_addr[96] => ~NO_FANOUT~
cmd_row_addr[97] => ~NO_FANOUT~
cmd_row_addr[98] => ~NO_FANOUT~
cmd_row_addr[99] => ~NO_FANOUT~
cmd_row_addr[100] => ~NO_FANOUT~
cmd_row_addr[101] => ~NO_FANOUT~
cmd_row_addr[102] => ~NO_FANOUT~
cmd_row_addr[103] => ~NO_FANOUT~
cmd_row_addr[104] => ~NO_FANOUT~
cmd_row_addr[105] => ~NO_FANOUT~
cmd_row_addr[106] => ~NO_FANOUT~
cmd_row_addr[107] => ~NO_FANOUT~
cmd_row_addr[108] => ~NO_FANOUT~
cmd_row_addr[109] => ~NO_FANOUT~
cmd_row_addr[110] => ~NO_FANOUT~
cmd_row_addr[111] => ~NO_FANOUT~
cmd_row_addr[112] => ~NO_FANOUT~
cmd_row_addr[113] => ~NO_FANOUT~
cmd_row_addr[114] => ~NO_FANOUT~
cmd_row_addr[115] => ~NO_FANOUT~
cmd_row_addr[116] => ~NO_FANOUT~
cmd_multicast_req[0] => cmd_can_write.OUTPUTSELECT
cmd_multicast_req[0] => cmd_can_activate.OUTPUTSELECT
cmd_multicast_req[0] => cmd_can_precharge.OUTPUTSELECT
cmd_multicast_req[1] => cmd_can_write.OUTPUTSELECT
cmd_multicast_req[1] => cmd_can_activate.OUTPUTSELECT
cmd_multicast_req[1] => cmd_can_precharge.OUTPUTSELECT
cmd_multicast_req[2] => cmd_can_write.OUTPUTSELECT
cmd_multicast_req[2] => cmd_can_activate.OUTPUTSELECT
cmd_multicast_req[2] => cmd_can_precharge.OUTPUTSELECT
cmd_multicast_req[3] => cmd_can_write.OUTPUTSELECT
cmd_multicast_req[3] => cmd_can_activate.OUTPUTSELECT
cmd_multicast_req[3] => cmd_can_precharge.OUTPUTSELECT
cmd_multicast_req[4] => cmd_can_write.OUTPUTSELECT
cmd_multicast_req[4] => cmd_can_activate.OUTPUTSELECT
cmd_multicast_req[4] => cmd_can_precharge.OUTPUTSELECT
cmd_multicast_req[5] => ~NO_FANOUT~
cmd_multicast_req[6] => ~NO_FANOUT~
cmd_multicast_req[7] => ~NO_FANOUT~
cmd_multicast_req[8] => ~NO_FANOUT~
do_write => always31.IN0
do_write => always39.IN0
do_write => always42.IN0
do_write => always47.IN0
do_write => always52.IN0
do_write => always57.IN0
do_read => always31.IN0
do_read => always39.IN0
do_read => always43.IN0
do_read => always48.IN0
do_read => always53.IN0
do_read => always58.IN0
do_burst_chop => ~NO_FANOUT~
do_auto_precharge => always41.IN0
do_auto_precharge => always46.IN0
do_auto_precharge => always51.IN0
do_auto_precharge => always56.IN0
do_activate => always40.IN0
do_activate => always45.IN0
do_activate => always50.IN0
do_activate => always55.IN0
do_precharge => always41.IN1
do_precharge => always46.IN1
do_precharge => always51.IN1
do_precharge => always56.IN1
do_precharge_all => always41.IN0
do_precharge_all => always46.IN0
do_precharge_all => always51.IN0
do_precharge_all => always56.IN0
do_refresh => ~NO_FANOUT~
do_power_down => ~NO_FANOUT~
do_self_rfsh => ~NO_FANOUT~
to_chip[0] => always31.IN1
to_chip[0] => always31.IN1
to_chip[0] => always40.IN1
to_chip[0] => always41.IN1
to_chip[0] => always41.IN1
to_chip[0] => always42.IN1
to_chip[0] => always43.IN1
to_chip[0] => always45.IN1
to_chip[0] => always46.IN1
to_chip[0] => always46.IN1
to_chip[0] => always47.IN1
to_chip[0] => always48.IN1
to_chip[0] => always50.IN1
to_chip[0] => always51.IN1
to_chip[0] => always51.IN1
to_chip[0] => always52.IN1
to_chip[0] => always53.IN1
to_chip[0] => always55.IN1
to_chip[0] => always56.IN1
to_chip[0] => always56.IN1
to_chip[0] => always57.IN1
to_chip[0] => always58.IN1
to_bank_addr[0] => Equal2.IN31
to_bank_addr[0] => Equal3.IN31
to_bank_addr[0] => Equal4.IN31
to_bank_addr[0] => Equal5.IN31
to_bank_addr[0] => Equal6.IN0
to_bank_addr[0] => Equal7.IN0
to_bank_addr[0] => Equal8.IN0
to_bank_addr[0] => Equal9.IN0
to_bank_addr[0] => Equal10.IN31
to_bank_addr[0] => Equal11.IN31
to_bank_addr[0] => Equal12.IN31
to_bank_addr[0] => Equal13.IN31
to_bank_addr[0] => Equal14.IN1
to_bank_addr[0] => Equal15.IN1
to_bank_addr[0] => Equal16.IN1
to_bank_addr[0] => Equal17.IN1
to_bank_addr[1] => Equal2.IN30
to_bank_addr[1] => Equal3.IN30
to_bank_addr[1] => Equal4.IN30
to_bank_addr[1] => Equal5.IN30
to_bank_addr[1] => Equal6.IN31
to_bank_addr[1] => Equal7.IN31
to_bank_addr[1] => Equal8.IN31
to_bank_addr[1] => Equal9.IN31
to_bank_addr[1] => Equal10.IN0
to_bank_addr[1] => Equal11.IN0
to_bank_addr[1] => Equal12.IN0
to_bank_addr[1] => Equal13.IN0
to_bank_addr[1] => Equal14.IN0
to_bank_addr[1] => Equal15.IN0
to_bank_addr[1] => Equal16.IN0
to_bank_addr[1] => Equal17.IN0
to_row_addr[0] => ~NO_FANOUT~
to_row_addr[1] => ~NO_FANOUT~
to_row_addr[2] => ~NO_FANOUT~
to_row_addr[3] => ~NO_FANOUT~
to_row_addr[4] => ~NO_FANOUT~
to_row_addr[5] => ~NO_FANOUT~
to_row_addr[6] => ~NO_FANOUT~
to_row_addr[7] => ~NO_FANOUT~
to_row_addr[8] => ~NO_FANOUT~
to_row_addr[9] => ~NO_FANOUT~
to_row_addr[10] => ~NO_FANOUT~
to_row_addr[11] => ~NO_FANOUT~
to_row_addr[12] => ~NO_FANOUT~
act_to_rdwr[0] => act_to_rdwr[0].IN4
act_to_rdwr[1] => act_to_rdwr[1].IN4
act_to_rdwr[2] => act_to_rdwr[2].IN4
act_to_rdwr[3] => act_to_rdwr[3].IN4
act_to_pch[0] => act_to_pch[0].IN4
act_to_pch[1] => act_to_pch[1].IN4
act_to_pch[2] => act_to_pch[2].IN4
act_to_pch[3] => act_to_pch[3].IN4
act_to_pch[4] => act_to_pch[4].IN4
act_to_act[0] => act_to_act[0].IN4
act_to_act[1] => act_to_act[1].IN4
act_to_act[2] => act_to_act[2].IN4
act_to_act[3] => act_to_act[3].IN4
act_to_act[4] => act_to_act[4].IN4
act_to_act[5] => act_to_act[5].IN4
rd_to_rd[0] => ~NO_FANOUT~
rd_to_rd[1] => ~NO_FANOUT~
rd_to_rd[2] => ~NO_FANOUT~
rd_to_wr[0] => ~NO_FANOUT~
rd_to_wr[1] => ~NO_FANOUT~
rd_to_wr[2] => ~NO_FANOUT~
rd_to_wr[3] => ~NO_FANOUT~
rd_to_wr[4] => ~NO_FANOUT~
rd_to_wr_bc[0] => ~NO_FANOUT~
rd_to_wr_bc[1] => ~NO_FANOUT~
rd_to_wr_bc[2] => ~NO_FANOUT~
rd_to_wr_bc[3] => ~NO_FANOUT~
rd_to_pch[0] => rd_to_pch[0].IN4
rd_to_pch[1] => rd_to_pch[1].IN4
rd_to_pch[2] => rd_to_pch[2].IN4
rd_to_pch[3] => rd_to_pch[3].IN4
wr_to_wr[0] => ~NO_FANOUT~
wr_to_wr[1] => ~NO_FANOUT~
wr_to_wr[2] => ~NO_FANOUT~
wr_to_rd[0] => ~NO_FANOUT~
wr_to_rd[1] => ~NO_FANOUT~
wr_to_rd[2] => ~NO_FANOUT~
wr_to_rd[3] => ~NO_FANOUT~
wr_to_rd[4] => ~NO_FANOUT~
wr_to_rd_diff_chips[0] => ~NO_FANOUT~
wr_to_rd_diff_chips[1] => ~NO_FANOUT~
wr_to_rd_diff_chips[2] => ~NO_FANOUT~
wr_to_rd_diff_chips[3] => ~NO_FANOUT~
wr_to_rd_diff_chips[4] => ~NO_FANOUT~
wr_to_pch[0] => wr_to_pch[0].IN4
wr_to_pch[1] => wr_to_pch[1].IN4
wr_to_pch[2] => wr_to_pch[2].IN4
wr_to_pch[3] => wr_to_pch[3].IN4
wr_to_pch[4] => wr_to_pch[4].IN4
rd_ap_to_act[0] => rd_ap_to_act[0].IN4
rd_ap_to_act[1] => rd_ap_to_act[1].IN4
rd_ap_to_act[2] => rd_ap_to_act[2].IN4
rd_ap_to_act[3] => rd_ap_to_act[3].IN4
rd_ap_to_act[4] => rd_ap_to_act[4].IN4
wr_ap_to_act[0] => wr_ap_to_act[0].IN4
wr_ap_to_act[1] => wr_ap_to_act[1].IN4
wr_ap_to_act[2] => wr_ap_to_act[2].IN4
wr_ap_to_act[3] => wr_ap_to_act[3].IN4
wr_ap_to_act[4] => wr_ap_to_act[4].IN4
wr_ap_to_act[5] => wr_ap_to_act[5].IN4
pch_to_act[0] => pch_to_act[0].IN4
pch_to_act[1] => pch_to_act[1].IN4
pch_to_act[2] => pch_to_act[2].IN4
pch_to_act[3] => pch_to_act[3].IN4
pch_all_to_valid[0] => ~NO_FANOUT~
pch_all_to_valid[1] => ~NO_FANOUT~
pch_all_to_valid[2] => ~NO_FANOUT~
pch_all_to_valid[3] => ~NO_FANOUT~
arf_to_valid[0] => ~NO_FANOUT~
arf_to_valid[1] => ~NO_FANOUT~
arf_to_valid[2] => ~NO_FANOUT~
arf_to_valid[3] => ~NO_FANOUT~
arf_to_valid[4] => ~NO_FANOUT~
arf_to_valid[5] => ~NO_FANOUT~
arf_to_valid[6] => ~NO_FANOUT~
arf_to_valid[7] => ~NO_FANOUT~
pdn_to_valid[0] => ~NO_FANOUT~
pdn_to_valid[1] => ~NO_FANOUT~
srf_to_valid[0] => ~NO_FANOUT~
srf_to_valid[1] => ~NO_FANOUT~
srf_to_valid[2] => ~NO_FANOUT~
srf_to_valid[3] => ~NO_FANOUT~
srf_to_valid[4] => ~NO_FANOUT~
srf_to_valid[5] => ~NO_FANOUT~
srf_to_valid[6] => ~NO_FANOUT~
srf_to_valid[7] => ~NO_FANOUT~
srf_to_valid[8] => ~NO_FANOUT~
srf_to_valid[9] => ~NO_FANOUT~
srf_to_zq[0] => ~NO_FANOUT~
srf_to_zq[1] => ~NO_FANOUT~
srf_to_zq[2] => ~NO_FANOUT~
srf_to_zq[3] => ~NO_FANOUT~
srf_to_zq[4] => ~NO_FANOUT~
srf_to_zq[5] => ~NO_FANOUT~
srf_to_zq[6] => ~NO_FANOUT~
srf_to_zq[7] => ~NO_FANOUT~
srf_to_zq[8] => ~NO_FANOUT~
srf_to_zq[9] => ~NO_FANOUT~
arf_period[0] => ~NO_FANOUT~
arf_period[1] => ~NO_FANOUT~
arf_period[2] => ~NO_FANOUT~
arf_period[3] => ~NO_FANOUT~
arf_period[4] => ~NO_FANOUT~
arf_period[5] => ~NO_FANOUT~
arf_period[6] => ~NO_FANOUT~
arf_period[7] => ~NO_FANOUT~
arf_period[8] => ~NO_FANOUT~
arf_period[9] => ~NO_FANOUT~
arf_period[10] => ~NO_FANOUT~
arf_period[11] => ~NO_FANOUT~
arf_period[12] => ~NO_FANOUT~
pdn_period[0] => ~NO_FANOUT~
pdn_period[1] => ~NO_FANOUT~
pdn_period[2] => ~NO_FANOUT~
pdn_period[3] => ~NO_FANOUT~
pdn_period[4] => ~NO_FANOUT~
pdn_period[5] => ~NO_FANOUT~
pdn_period[6] => ~NO_FANOUT~
pdn_period[7] => ~NO_FANOUT~
pdn_period[8] => ~NO_FANOUT~
pdn_period[9] => ~NO_FANOUT~
pdn_period[10] => ~NO_FANOUT~
pdn_period[11] => ~NO_FANOUT~
pdn_period[12] => ~NO_FANOUT~
pdn_period[13] => ~NO_FANOUT~
pdn_period[14] => ~NO_FANOUT~
pdn_period[15] => ~NO_FANOUT~
act_to_act_diff_bank[0] => ~NO_FANOUT~
act_to_act_diff_bank[1] => ~NO_FANOUT~
act_to_act_diff_bank[2] => ~NO_FANOUT~
act_to_act_diff_bank[3] => ~NO_FANOUT~
four_act_to_act[0] => ~NO_FANOUT~
four_act_to_act[1] => ~NO_FANOUT~
four_act_to_act[2] => ~NO_FANOUT~
four_act_to_act[3] => ~NO_FANOUT~
four_act_to_act[4] => ~NO_FANOUT~
four_act_to_act[5] => ~NO_FANOUT~
finish_rd[0] => LessThan2.IN6
finish_rd[1] => LessThan2.IN5
finish_rd[2] => LessThan2.IN4
finish_rd[3] => LessThan2.IN3
finish_rd[4] => LessThan2.IN2
finish_rd[5] => LessThan2.IN1
finish_wr[0] => LessThan3.IN6
finish_wr[1] => LessThan3.IN5
finish_wr[2] => LessThan3.IN4
finish_wr[3] => LessThan3.IN3
finish_wr[4] => LessThan3.IN2
finish_wr[5] => LessThan3.IN1
more_than_x1_act_to_rdwr => ~NO_FANOUT~
more_than_x1_act_to_pch => ~NO_FANOUT~
more_than_x1_act_to_act => ~NO_FANOUT~
more_than_x1_rd_to_rd => ~NO_FANOUT~
more_than_x1_rd_to_wr => ~NO_FANOUT~
more_than_x1_rd_to_wr_bc => ~NO_FANOUT~
more_than_x1_rd_to_pch => ~NO_FANOUT~
more_than_x1_wr_to_wr => ~NO_FANOUT~
more_than_x1_wr_to_rd => ~NO_FANOUT~
more_than_x1_wr_to_pch => ~NO_FANOUT~
more_than_x1_rd_ap_to_act => ~NO_FANOUT~
more_than_x1_wr_ap_to_act => ~NO_FANOUT~
more_than_x1_pch_to_act => ~NO_FANOUT~
more_than_x1_act_to_act_diff_bank => ~NO_FANOUT~
more_than_x1_four_act_to_act => ~NO_FANOUT~
less_than_x1_act_to_rdwr => ~NO_FANOUT~
less_than_x1_act_to_pch => ~NO_FANOUT~
less_than_x1_act_to_act => ~NO_FANOUT~
less_than_x1_rd_to_rd => ~NO_FANOUT~
less_than_x1_rd_to_wr => ~NO_FANOUT~
less_than_x1_rd_to_wr_bc => ~NO_FANOUT~
less_than_x1_rd_to_pch => ~NO_FANOUT~
less_than_x1_wr_to_wr => ~NO_FANOUT~
less_than_x1_wr_to_rd => ~NO_FANOUT~
less_than_x1_wr_to_rd_diff_chips => ~NO_FANOUT~
less_than_x1_wr_to_pch => ~NO_FANOUT~
less_than_x1_rd_ap_to_act => ~NO_FANOUT~
less_than_x1_wr_ap_to_act => ~NO_FANOUT~
less_than_x1_pch_to_act => ~NO_FANOUT~
less_than_x1_act_to_act_diff_bank => ~NO_FANOUT~
less_than_x1_four_act_to_act => ~NO_FANOUT~
more_than_x2_act_to_rdwr => ~NO_FANOUT~
more_than_x2_act_to_pch => ~NO_FANOUT~
more_than_x2_act_to_act => ~NO_FANOUT~
more_than_x2_rd_to_rd => ~NO_FANOUT~
more_than_x2_rd_to_wr => always39.IN1
more_than_x2_rd_to_wr_bc => ~NO_FANOUT~
more_than_x2_rd_to_pch => ~NO_FANOUT~
more_than_x2_wr_to_wr => ~NO_FANOUT~
more_than_x2_wr_to_rd => always39.IN1
more_than_x2_wr_to_pch => ~NO_FANOUT~
more_than_x2_rd_ap_to_act => ~NO_FANOUT~
more_than_x2_wr_ap_to_act => ~NO_FANOUT~
more_than_x2_pch_to_act => ~NO_FANOUT~
more_than_x2_act_to_act_diff_bank => ~NO_FANOUT~
more_than_x2_four_act_to_act => ~NO_FANOUT~
less_than_x2_act_to_rdwr => less_than_x2_act_to_rdwr.IN4
less_than_x2_act_to_pch => ~NO_FANOUT~
less_than_x2_act_to_act => ~NO_FANOUT~
less_than_x2_rd_to_rd => ~NO_FANOUT~
less_than_x2_rd_to_wr => ~NO_FANOUT~
less_than_x2_rd_to_wr_bc => ~NO_FANOUT~
less_than_x2_rd_to_pch => ~NO_FANOUT~
less_than_x2_wr_to_wr => ~NO_FANOUT~
less_than_x2_wr_to_rd => ~NO_FANOUT~
less_than_x2_wr_to_rd_diff_chips => ~NO_FANOUT~
less_than_x2_wr_to_pch => ~NO_FANOUT~
less_than_x2_rd_ap_to_act => ~NO_FANOUT~
less_than_x2_wr_ap_to_act => ~NO_FANOUT~
less_than_x2_pch_to_act => ~NO_FANOUT~
less_than_x2_act_to_act_diff_bank => ~NO_FANOUT~
less_than_x2_four_act_to_act => ~NO_FANOUT~
act_tfaw_ready[0] => cmd_can_activate.IN1
act_tfaw_ready[0] => cmd_can_activate.IN1
act_tfaw_ready[0] => cmd_can_activate.IN1
act_tfaw_ready[0] => cmd_can_activate.IN1
act_tfaw_ready[0] => cmd_can_activate.IN1
act_tfaw_ready[0] => cmd_can_activate.IN1
act_tfaw_ready[0] => cmd_can_activate.IN1
act_tfaw_ready[0] => cmd_can_activate.IN1
act_tfaw_ready[0] => cmd_can_activate.IN1
act_tfaw_ready[0] => cmd_can_activate.IN1
act_trrd_ready[0] => cmd_can_activate.IN1
act_trrd_ready[0] => cmd_can_activate.IN1
act_trrd_ready[0] => cmd_can_activate.IN1
act_trrd_ready[0] => cmd_can_activate.IN1
act_trrd_ready[0] => cmd_can_activate.IN1
act_trrd_ready[0] => cmd_can_activate.IN1
act_trrd_ready[0] => cmd_can_activate.IN1
act_trrd_ready[0] => cmd_can_activate.IN1
act_trrd_ready[0] => cmd_can_activate.IN1
act_trrd_ready[0] => cmd_can_activate.IN1
read_dqs_ready => cmd_can_read.IN1
read_dqs_ready => cmd_can_read.IN1
read_dqs_ready => cmd_can_read.IN1
read_dqs_ready => cmd_can_read.IN1
read_dqs_ready => cmd_can_read.IN1
read_dqs_ready => can_al_activate_read.IN0
write_dqs_ready => cmd_can_write.IN1
write_dqs_ready => cmd_can_write.IN1
write_dqs_ready => cmd_can_write.IN1
write_dqs_ready => cmd_can_write.IN1
write_dqs_ready => cmd_can_write.IN1
write_dqs_ready => cmd_can_write.IN1
write_dqs_ready => cmd_can_write.IN1
write_dqs_ready => cmd_can_write.IN1
write_dqs_ready => cmd_can_write.IN1
write_dqs_ready => cmd_can_write.IN1
write_dqs_ready => can_al_activate_write.DATAA
write_to_read_finish_twtr[0] => cmd_can_read.IN1
write_to_read_finish_twtr[0] => cmd_can_read.IN1
write_to_read_finish_twtr[0] => cmd_can_read.IN1
write_to_read_finish_twtr[0] => cmd_can_read.IN1
write_to_read_finish_twtr[0] => cmd_can_read.IN1
write_to_read_finish_twtr[0] => can_al_activate_read.IN1
power_saving_enter_ready[0] => cmd_can_activate.IN1
power_saving_enter_ready[0] => cmd_can_activate.IN1
power_saving_enter_ready[0] => cmd_can_precharge.IN1
power_saving_enter_ready[0] => cmd_can_precharge.IN1
power_saving_enter_ready[0] => cmd_can_activate.IN1
power_saving_enter_ready[0] => cmd_can_activate.IN1
power_saving_enter_ready[0] => cmd_can_precharge.IN1
power_saving_enter_ready[0] => cmd_can_precharge.IN1
power_saving_enter_ready[0] => cmd_can_activate.IN1
power_saving_enter_ready[0] => cmd_can_activate.IN1
power_saving_enter_ready[0] => cmd_can_precharge.IN1
power_saving_enter_ready[0] => cmd_can_precharge.IN1
power_saving_enter_ready[0] => cmd_can_activate.IN1
power_saving_enter_ready[0] => cmd_can_activate.IN1
power_saving_enter_ready[0] => cmd_can_precharge.IN1
power_saving_enter_ready[0] => cmd_can_precharge.IN1
power_saving_enter_ready[0] => cmd_can_activate.IN1
power_saving_enter_ready[0] => cmd_can_activate.IN1
power_saving_enter_ready[0] => cmd_can_precharge.IN1
power_saving_enter_ready[0] => cmd_can_precharge.IN1
power_saving_enter_ready[0] => cs_can_precharge_all.IN1
power_saving_exit_ready[0] => cs_can_exit_power_saving_mode[0].DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[0].bank_timer_info_inst
ctl_clk => int_act_to_pch_ready.CLK
ctl_clk => int_rdwr_to_valid_ready.CLK
ctl_clk => int_act_to_act_ready.CLK
ctl_clk => rdwr_ready~reg0.CLK
ctl_clk => current_state~reg0.CLK
ctl_clk => doing_precharge.CLK
ctl_clk => doing_auto_precharge.CLK
ctl_clk => doing_read.CLK
ctl_clk => general_counter[0].CLK
ctl_clk => general_counter[1].CLK
ctl_clk => general_counter[2].CLK
ctl_clk => general_counter[3].CLK
ctl_clk => general_counter[4].CLK
ctl_clk => general_counter[5].CLK
ctl_clk => act_counter[0].CLK
ctl_clk => act_counter[1].CLK
ctl_clk => act_counter[2].CLK
ctl_clk => act_counter[3].CLK
ctl_clk => act_counter[4].CLK
ctl_clk => act_counter[5].CLK
ctl_reset_n => act_counter[0].ACLR
ctl_reset_n => act_counter[1].ACLR
ctl_reset_n => act_counter[2].ACLR
ctl_reset_n => act_counter[3].ACLR
ctl_reset_n => act_counter[4].ACLR
ctl_reset_n => act_counter[5].ACLR
ctl_reset_n => current_state~reg0.ACLR
ctl_reset_n => rdwr_ready~reg0.ACLR
ctl_reset_n => general_counter[0].ACLR
ctl_reset_n => general_counter[1].ACLR
ctl_reset_n => general_counter[2].ACLR
ctl_reset_n => general_counter[3].ACLR
ctl_reset_n => general_counter[4].ACLR
ctl_reset_n => general_counter[5].ACLR
ctl_reset_n => doing_read.ACLR
ctl_reset_n => doing_precharge.ACLR
ctl_reset_n => doing_auto_precharge.ACLR
ctl_reset_n => int_act_to_pch_ready.ACLR
ctl_reset_n => int_act_to_act_ready.PRESET
ctl_reset_n => int_rdwr_to_valid_ready.ACLR
act_to_rdwr[0] => LessThan0.IN6
act_to_rdwr[1] => LessThan0.IN5
act_to_rdwr[2] => LessThan0.IN4
act_to_rdwr[3] => LessThan0.IN3
act_to_act[0] => LessThan1.IN6
act_to_act[1] => LessThan1.IN5
act_to_act[2] => LessThan1.IN4
act_to_act[3] => LessThan1.IN3
act_to_act[4] => LessThan1.IN2
act_to_act[5] => LessThan1.IN1
act_to_pch[0] => LessThan7.IN6
act_to_pch[1] => LessThan7.IN5
act_to_pch[2] => LessThan7.IN4
act_to_pch[3] => LessThan7.IN3
act_to_pch[4] => LessThan7.IN2
rd_to_pch[0] => LessThan6.IN6
rd_to_pch[1] => LessThan6.IN5
rd_to_pch[2] => LessThan6.IN4
rd_to_pch[3] => LessThan6.IN3
wr_to_pch[0] => LessThan5.IN6
wr_to_pch[1] => LessThan5.IN5
wr_to_pch[2] => LessThan5.IN4
wr_to_pch[3] => LessThan5.IN3
wr_to_pch[4] => LessThan5.IN2
rd_ap_to_act[0] => LessThan4.IN6
rd_ap_to_act[1] => LessThan4.IN5
rd_ap_to_act[2] => LessThan4.IN4
rd_ap_to_act[3] => LessThan4.IN3
rd_ap_to_act[4] => LessThan4.IN2
wr_ap_to_act[0] => LessThan3.IN6
wr_ap_to_act[1] => LessThan3.IN5
wr_ap_to_act[2] => LessThan3.IN4
wr_ap_to_act[3] => LessThan3.IN3
wr_ap_to_act[4] => LessThan3.IN2
wr_ap_to_act[5] => LessThan3.IN1
pch_to_act[0] => LessThan2.IN6
pch_to_act[1] => LessThan2.IN5
pch_to_act[2] => LessThan2.IN4
pch_to_act[3] => LessThan2.IN3
less_than_x2_act_to_rdwr => always5.IN0
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => doing_auto_precharge.OUTPUTSELECT
open => doing_precharge.OUTPUTSELECT
open => current_state.OUTPUTSELECT
open => always5.IN1
open => int_act_to_act_ready.OUTPUTSELECT
open => int_act_to_pch_ready.OUTPUTSELECT
close => always1.IN1
close => doing_auto_precharge.OUTPUTSELECT
close => doing_precharge.OUTPUTSELECT
close => current_state.OUTPUTSELECT
close => rdwr_ready.OUTPUTSELECT
close => int_rdwr_to_valid_ready.OUTPUTSELECT
read => always1.IN0
read => doing_read.OUTPUTSELECT
write => always1.IN1
write => doing_read.OUTPUTSELECT


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[1].bank_timer_info_inst
ctl_clk => int_act_to_pch_ready.CLK
ctl_clk => int_rdwr_to_valid_ready.CLK
ctl_clk => int_act_to_act_ready.CLK
ctl_clk => rdwr_ready~reg0.CLK
ctl_clk => current_state~reg0.CLK
ctl_clk => doing_precharge.CLK
ctl_clk => doing_auto_precharge.CLK
ctl_clk => doing_read.CLK
ctl_clk => general_counter[0].CLK
ctl_clk => general_counter[1].CLK
ctl_clk => general_counter[2].CLK
ctl_clk => general_counter[3].CLK
ctl_clk => general_counter[4].CLK
ctl_clk => general_counter[5].CLK
ctl_clk => act_counter[0].CLK
ctl_clk => act_counter[1].CLK
ctl_clk => act_counter[2].CLK
ctl_clk => act_counter[3].CLK
ctl_clk => act_counter[4].CLK
ctl_clk => act_counter[5].CLK
ctl_reset_n => act_counter[0].ACLR
ctl_reset_n => act_counter[1].ACLR
ctl_reset_n => act_counter[2].ACLR
ctl_reset_n => act_counter[3].ACLR
ctl_reset_n => act_counter[4].ACLR
ctl_reset_n => act_counter[5].ACLR
ctl_reset_n => current_state~reg0.ACLR
ctl_reset_n => rdwr_ready~reg0.ACLR
ctl_reset_n => general_counter[0].ACLR
ctl_reset_n => general_counter[1].ACLR
ctl_reset_n => general_counter[2].ACLR
ctl_reset_n => general_counter[3].ACLR
ctl_reset_n => general_counter[4].ACLR
ctl_reset_n => general_counter[5].ACLR
ctl_reset_n => doing_read.ACLR
ctl_reset_n => doing_precharge.ACLR
ctl_reset_n => doing_auto_precharge.ACLR
ctl_reset_n => int_act_to_pch_ready.ACLR
ctl_reset_n => int_act_to_act_ready.PRESET
ctl_reset_n => int_rdwr_to_valid_ready.ACLR
act_to_rdwr[0] => LessThan0.IN6
act_to_rdwr[1] => LessThan0.IN5
act_to_rdwr[2] => LessThan0.IN4
act_to_rdwr[3] => LessThan0.IN3
act_to_act[0] => LessThan1.IN6
act_to_act[1] => LessThan1.IN5
act_to_act[2] => LessThan1.IN4
act_to_act[3] => LessThan1.IN3
act_to_act[4] => LessThan1.IN2
act_to_act[5] => LessThan1.IN1
act_to_pch[0] => LessThan7.IN6
act_to_pch[1] => LessThan7.IN5
act_to_pch[2] => LessThan7.IN4
act_to_pch[3] => LessThan7.IN3
act_to_pch[4] => LessThan7.IN2
rd_to_pch[0] => LessThan6.IN6
rd_to_pch[1] => LessThan6.IN5
rd_to_pch[2] => LessThan6.IN4
rd_to_pch[3] => LessThan6.IN3
wr_to_pch[0] => LessThan5.IN6
wr_to_pch[1] => LessThan5.IN5
wr_to_pch[2] => LessThan5.IN4
wr_to_pch[3] => LessThan5.IN3
wr_to_pch[4] => LessThan5.IN2
rd_ap_to_act[0] => LessThan4.IN6
rd_ap_to_act[1] => LessThan4.IN5
rd_ap_to_act[2] => LessThan4.IN4
rd_ap_to_act[3] => LessThan4.IN3
rd_ap_to_act[4] => LessThan4.IN2
wr_ap_to_act[0] => LessThan3.IN6
wr_ap_to_act[1] => LessThan3.IN5
wr_ap_to_act[2] => LessThan3.IN4
wr_ap_to_act[3] => LessThan3.IN3
wr_ap_to_act[4] => LessThan3.IN2
wr_ap_to_act[5] => LessThan3.IN1
pch_to_act[0] => LessThan2.IN6
pch_to_act[1] => LessThan2.IN5
pch_to_act[2] => LessThan2.IN4
pch_to_act[3] => LessThan2.IN3
less_than_x2_act_to_rdwr => always5.IN0
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => doing_auto_precharge.OUTPUTSELECT
open => doing_precharge.OUTPUTSELECT
open => current_state.OUTPUTSELECT
open => always5.IN1
open => int_act_to_act_ready.OUTPUTSELECT
open => int_act_to_pch_ready.OUTPUTSELECT
close => always1.IN1
close => doing_auto_precharge.OUTPUTSELECT
close => doing_precharge.OUTPUTSELECT
close => current_state.OUTPUTSELECT
close => rdwr_ready.OUTPUTSELECT
close => int_rdwr_to_valid_ready.OUTPUTSELECT
read => always1.IN0
read => doing_read.OUTPUTSELECT
write => always1.IN1
write => doing_read.OUTPUTSELECT


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[2].bank_timer_info_inst
ctl_clk => int_act_to_pch_ready.CLK
ctl_clk => int_rdwr_to_valid_ready.CLK
ctl_clk => int_act_to_act_ready.CLK
ctl_clk => rdwr_ready~reg0.CLK
ctl_clk => current_state~reg0.CLK
ctl_clk => doing_precharge.CLK
ctl_clk => doing_auto_precharge.CLK
ctl_clk => doing_read.CLK
ctl_clk => general_counter[0].CLK
ctl_clk => general_counter[1].CLK
ctl_clk => general_counter[2].CLK
ctl_clk => general_counter[3].CLK
ctl_clk => general_counter[4].CLK
ctl_clk => general_counter[5].CLK
ctl_clk => act_counter[0].CLK
ctl_clk => act_counter[1].CLK
ctl_clk => act_counter[2].CLK
ctl_clk => act_counter[3].CLK
ctl_clk => act_counter[4].CLK
ctl_clk => act_counter[5].CLK
ctl_reset_n => act_counter[0].ACLR
ctl_reset_n => act_counter[1].ACLR
ctl_reset_n => act_counter[2].ACLR
ctl_reset_n => act_counter[3].ACLR
ctl_reset_n => act_counter[4].ACLR
ctl_reset_n => act_counter[5].ACLR
ctl_reset_n => current_state~reg0.ACLR
ctl_reset_n => rdwr_ready~reg0.ACLR
ctl_reset_n => general_counter[0].ACLR
ctl_reset_n => general_counter[1].ACLR
ctl_reset_n => general_counter[2].ACLR
ctl_reset_n => general_counter[3].ACLR
ctl_reset_n => general_counter[4].ACLR
ctl_reset_n => general_counter[5].ACLR
ctl_reset_n => doing_read.ACLR
ctl_reset_n => doing_precharge.ACLR
ctl_reset_n => doing_auto_precharge.ACLR
ctl_reset_n => int_act_to_pch_ready.ACLR
ctl_reset_n => int_act_to_act_ready.PRESET
ctl_reset_n => int_rdwr_to_valid_ready.ACLR
act_to_rdwr[0] => LessThan0.IN6
act_to_rdwr[1] => LessThan0.IN5
act_to_rdwr[2] => LessThan0.IN4
act_to_rdwr[3] => LessThan0.IN3
act_to_act[0] => LessThan1.IN6
act_to_act[1] => LessThan1.IN5
act_to_act[2] => LessThan1.IN4
act_to_act[3] => LessThan1.IN3
act_to_act[4] => LessThan1.IN2
act_to_act[5] => LessThan1.IN1
act_to_pch[0] => LessThan7.IN6
act_to_pch[1] => LessThan7.IN5
act_to_pch[2] => LessThan7.IN4
act_to_pch[3] => LessThan7.IN3
act_to_pch[4] => LessThan7.IN2
rd_to_pch[0] => LessThan6.IN6
rd_to_pch[1] => LessThan6.IN5
rd_to_pch[2] => LessThan6.IN4
rd_to_pch[3] => LessThan6.IN3
wr_to_pch[0] => LessThan5.IN6
wr_to_pch[1] => LessThan5.IN5
wr_to_pch[2] => LessThan5.IN4
wr_to_pch[3] => LessThan5.IN3
wr_to_pch[4] => LessThan5.IN2
rd_ap_to_act[0] => LessThan4.IN6
rd_ap_to_act[1] => LessThan4.IN5
rd_ap_to_act[2] => LessThan4.IN4
rd_ap_to_act[3] => LessThan4.IN3
rd_ap_to_act[4] => LessThan4.IN2
wr_ap_to_act[0] => LessThan3.IN6
wr_ap_to_act[1] => LessThan3.IN5
wr_ap_to_act[2] => LessThan3.IN4
wr_ap_to_act[3] => LessThan3.IN3
wr_ap_to_act[4] => LessThan3.IN2
wr_ap_to_act[5] => LessThan3.IN1
pch_to_act[0] => LessThan2.IN6
pch_to_act[1] => LessThan2.IN5
pch_to_act[2] => LessThan2.IN4
pch_to_act[3] => LessThan2.IN3
less_than_x2_act_to_rdwr => always5.IN0
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => doing_auto_precharge.OUTPUTSELECT
open => doing_precharge.OUTPUTSELECT
open => current_state.OUTPUTSELECT
open => always5.IN1
open => int_act_to_act_ready.OUTPUTSELECT
open => int_act_to_pch_ready.OUTPUTSELECT
close => always1.IN1
close => doing_auto_precharge.OUTPUTSELECT
close => doing_precharge.OUTPUTSELECT
close => current_state.OUTPUTSELECT
close => rdwr_ready.OUTPUTSELECT
close => int_rdwr_to_valid_ready.OUTPUTSELECT
read => always1.IN0
read => doing_read.OUTPUTSELECT
write => always1.IN1
write => doing_read.OUTPUTSELECT


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[3].bank_timer_info_inst
ctl_clk => int_act_to_pch_ready.CLK
ctl_clk => int_rdwr_to_valid_ready.CLK
ctl_clk => int_act_to_act_ready.CLK
ctl_clk => rdwr_ready~reg0.CLK
ctl_clk => current_state~reg0.CLK
ctl_clk => doing_precharge.CLK
ctl_clk => doing_auto_precharge.CLK
ctl_clk => doing_read.CLK
ctl_clk => general_counter[0].CLK
ctl_clk => general_counter[1].CLK
ctl_clk => general_counter[2].CLK
ctl_clk => general_counter[3].CLK
ctl_clk => general_counter[4].CLK
ctl_clk => general_counter[5].CLK
ctl_clk => act_counter[0].CLK
ctl_clk => act_counter[1].CLK
ctl_clk => act_counter[2].CLK
ctl_clk => act_counter[3].CLK
ctl_clk => act_counter[4].CLK
ctl_clk => act_counter[5].CLK
ctl_reset_n => act_counter[0].ACLR
ctl_reset_n => act_counter[1].ACLR
ctl_reset_n => act_counter[2].ACLR
ctl_reset_n => act_counter[3].ACLR
ctl_reset_n => act_counter[4].ACLR
ctl_reset_n => act_counter[5].ACLR
ctl_reset_n => current_state~reg0.ACLR
ctl_reset_n => rdwr_ready~reg0.ACLR
ctl_reset_n => general_counter[0].ACLR
ctl_reset_n => general_counter[1].ACLR
ctl_reset_n => general_counter[2].ACLR
ctl_reset_n => general_counter[3].ACLR
ctl_reset_n => general_counter[4].ACLR
ctl_reset_n => general_counter[5].ACLR
ctl_reset_n => doing_read.ACLR
ctl_reset_n => doing_precharge.ACLR
ctl_reset_n => doing_auto_precharge.ACLR
ctl_reset_n => int_act_to_pch_ready.ACLR
ctl_reset_n => int_act_to_act_ready.PRESET
ctl_reset_n => int_rdwr_to_valid_ready.ACLR
act_to_rdwr[0] => LessThan0.IN6
act_to_rdwr[1] => LessThan0.IN5
act_to_rdwr[2] => LessThan0.IN4
act_to_rdwr[3] => LessThan0.IN3
act_to_act[0] => LessThan1.IN6
act_to_act[1] => LessThan1.IN5
act_to_act[2] => LessThan1.IN4
act_to_act[3] => LessThan1.IN3
act_to_act[4] => LessThan1.IN2
act_to_act[5] => LessThan1.IN1
act_to_pch[0] => LessThan7.IN6
act_to_pch[1] => LessThan7.IN5
act_to_pch[2] => LessThan7.IN4
act_to_pch[3] => LessThan7.IN3
act_to_pch[4] => LessThan7.IN2
rd_to_pch[0] => LessThan6.IN6
rd_to_pch[1] => LessThan6.IN5
rd_to_pch[2] => LessThan6.IN4
rd_to_pch[3] => LessThan6.IN3
wr_to_pch[0] => LessThan5.IN6
wr_to_pch[1] => LessThan5.IN5
wr_to_pch[2] => LessThan5.IN4
wr_to_pch[3] => LessThan5.IN3
wr_to_pch[4] => LessThan5.IN2
rd_ap_to_act[0] => LessThan4.IN6
rd_ap_to_act[1] => LessThan4.IN5
rd_ap_to_act[2] => LessThan4.IN4
rd_ap_to_act[3] => LessThan4.IN3
rd_ap_to_act[4] => LessThan4.IN2
wr_ap_to_act[0] => LessThan3.IN6
wr_ap_to_act[1] => LessThan3.IN5
wr_ap_to_act[2] => LessThan3.IN4
wr_ap_to_act[3] => LessThan3.IN3
wr_ap_to_act[4] => LessThan3.IN2
wr_ap_to_act[5] => LessThan3.IN1
pch_to_act[0] => LessThan2.IN6
pch_to_act[1] => LessThan2.IN5
pch_to_act[2] => LessThan2.IN4
pch_to_act[3] => LessThan2.IN3
less_than_x2_act_to_rdwr => always5.IN0
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => doing_auto_precharge.OUTPUTSELECT
open => doing_precharge.OUTPUTSELECT
open => current_state.OUTPUTSELECT
open => always5.IN1
open => int_act_to_act_ready.OUTPUTSELECT
open => int_act_to_pch_ready.OUTPUTSELECT
close => always1.IN1
close => doing_auto_precharge.OUTPUTSELECT
close => doing_precharge.OUTPUTSELECT
close => current_state.OUTPUTSELECT
close => rdwr_ready.OUTPUTSELECT
close => int_rdwr_to_valid_ready.OUTPUTSELECT
read => always1.IN0
read => doing_read.OUTPUTSELECT
write => always1.IN1
write => doing_read.OUTPUTSELECT


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst
ctl_clk => int_power_down_req.CLK
ctl_clk => power_down_cnt[0].CLK
ctl_clk => power_down_cnt[1].CLK
ctl_clk => power_down_cnt[2].CLK
ctl_clk => power_down_cnt[3].CLK
ctl_clk => power_down_cnt[4].CLK
ctl_clk => power_down_cnt[5].CLK
ctl_clk => power_down_cnt[6].CLK
ctl_clk => power_down_cnt[7].CLK
ctl_clk => power_down_cnt[8].CLK
ctl_clk => power_down_cnt[9].CLK
ctl_clk => power_down_cnt[10].CLK
ctl_clk => power_down_cnt[11].CLK
ctl_clk => power_down_cnt[12].CLK
ctl_clk => power_down_cnt[13].CLK
ctl_clk => power_down_cnt[14].CLK
ctl_clk => power_down_cnt[15].CLK
ctl_clk => no_command_r1.CLK
ctl_clk => auto_refresh_logic_per_chip[0].int_refresh_req.CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[0].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[1].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[2].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[3].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[4].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[5].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[6].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[7].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[8].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[9].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[10].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[11].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[12].CLK
ctl_clk => power_saving_logic_per_chip[0].int_zq_cal_req.CLK
ctl_clk => power_saving_logic_per_chip[0].int_enter_power_saving_ready.CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_state[0].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_state[1].CLK
ctl_clk => power_saving_logic_per_chip[0].int_exit_power_saving_ready.CLK
ctl_clk => power_saving_logic_per_chip[0].int_do_self_rfsh_r1.CLK
ctl_clk => power_saving_logic_per_chip[0].int_do_power_down_r1.CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[0].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[1].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[2].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[3].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[4].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[5].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[6].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[7].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[8].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[9].CLK
ctl_clk => write_to_read_finish_twtr[0]~reg0.CLK
ctl_clk => twtr_cnt[0][0].CLK
ctl_clk => twtr_cnt[0][1].CLK
ctl_clk => twtr_cnt[0][2].CLK
ctl_clk => twtr_cnt[0][3].CLK
ctl_clk => twtr_cnt[0][4].CLK
ctl_clk => write_dqs_ready~reg0.CLK
ctl_clk => read_dqs_ready~reg0.CLK
ctl_clk => doing_burst_chop.CLK
ctl_clk => rdwr_cnt[0].CLK
ctl_clk => rdwr_cnt[1].CLK
ctl_clk => rdwr_cnt[2].CLK
ctl_clk => rdwr_cnt[3].CLK
ctl_clk => rdwr_cnt[4].CLK
ctl_clk => rdwr_cnt[5].CLK
ctl_clk => rdwr_cnt[6].CLK
ctl_clk => act_trrd_ready[0]~reg0.CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_trrd_cnt[0].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_trrd_cnt[1].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_trrd_cnt[2].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_trrd_cnt[3].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_trrd_cnt[4].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_trrd_cnt[5].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_cmd_cnt[0].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_cmd_cnt[1].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_cmd_cnt[2].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[31].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[30].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[29].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[28].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[27].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[26].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[25].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[24].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[23].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[22].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[21].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[20].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[19].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[18].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[17].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[16].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[15].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[14].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[13].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[12].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[11].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[10].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[9].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[8].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[7].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[6].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[5].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[4].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[3].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[2].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[1].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[0].CLK
ctl_clk => rdwr_state~4.DATAIN
ctl_reset_n => write_dqs_ready~reg0.ACLR
ctl_reset_n => read_dqs_ready~reg0.ACLR
ctl_reset_n => act_trrd_ready[0]~reg0.ACLR
ctl_reset_n => write_to_read_finish_twtr[0]~reg0.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_zq_cal_req.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_enter_power_saving_ready.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_state[0].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_state[1].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_exit_power_saving_ready.ACLR
ctl_reset_n => int_power_down_req.ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].int_refresh_req.ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[0].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[1].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[2].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[3].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[4].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[5].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[6].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[7].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[8].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[9].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[10].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[11].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[12].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[13].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[14].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[15].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[16].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[17].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[18].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[19].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[20].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[21].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[22].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[23].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[24].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[25].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[26].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[27].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[28].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[29].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[30].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[31].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_cmd_cnt[0].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_cmd_cnt[1].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_cmd_cnt[2].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_trrd_cnt[0].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_trrd_cnt[1].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_trrd_cnt[2].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_trrd_cnt[3].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_trrd_cnt[4].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_trrd_cnt[5].ACLR
ctl_reset_n => rdwr_cnt[0].ACLR
ctl_reset_n => rdwr_cnt[1].ACLR
ctl_reset_n => rdwr_cnt[2].ACLR
ctl_reset_n => rdwr_cnt[3].ACLR
ctl_reset_n => rdwr_cnt[4].ACLR
ctl_reset_n => rdwr_cnt[5].ACLR
ctl_reset_n => rdwr_cnt[6].ACLR
ctl_reset_n => doing_burst_chop.ACLR
ctl_reset_n => twtr_cnt[0][0].ACLR
ctl_reset_n => twtr_cnt[0][1].ACLR
ctl_reset_n => twtr_cnt[0][2].ACLR
ctl_reset_n => twtr_cnt[0][3].ACLR
ctl_reset_n => twtr_cnt[0][4].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[0].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[1].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[2].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[3].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[4].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[5].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[6].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[7].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[8].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[9].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_do_power_down_r1.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_do_self_rfsh_r1.ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[0].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[1].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[2].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[3].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[4].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[5].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[6].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[7].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[8].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[9].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[10].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[11].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[12].ACLR
ctl_reset_n => no_command_r1.ACLR
ctl_reset_n => power_down_cnt[0].ACLR
ctl_reset_n => power_down_cnt[1].ACLR
ctl_reset_n => power_down_cnt[2].ACLR
ctl_reset_n => power_down_cnt[3].ACLR
ctl_reset_n => power_down_cnt[4].ACLR
ctl_reset_n => power_down_cnt[5].ACLR
ctl_reset_n => power_down_cnt[6].ACLR
ctl_reset_n => power_down_cnt[7].ACLR
ctl_reset_n => power_down_cnt[8].ACLR
ctl_reset_n => power_down_cnt[9].ACLR
ctl_reset_n => power_down_cnt[10].ACLR
ctl_reset_n => power_down_cnt[11].ACLR
ctl_reset_n => power_down_cnt[12].ACLR
ctl_reset_n => power_down_cnt[13].ACLR
ctl_reset_n => power_down_cnt[14].ACLR
ctl_reset_n => power_down_cnt[15].ACLR
ctl_reset_n => rdwr_state~6.DATAIN
do_write => always36.IN0
do_write => rdwr_state.OUTPUTSELECT
do_write => rdwr_state.OUTPUTSELECT
do_write => read_dqs_ready.OUTPUTSELECT
do_write => write_dqs_ready.OUTPUTSELECT
do_write => rdwr_state.OUTPUTSELECT
do_write => rdwr_state.OUTPUTSELECT
do_write => rdwr_state.OUTPUTSELECT
do_write => read_dqs_ready.OUTPUTSELECT
do_write => write_dqs_ready.OUTPUTSELECT
do_write => read_dqs_ready.OUTPUTSELECT
do_write => write_dqs_ready.OUTPUTSELECT
do_write => always39.IN0
do_write => Selector1.IN0
do_read => always36.IN1
do_read => read_dqs_ready.OUTPUTSELECT
do_read => write_dqs_ready.OUTPUTSELECT
do_read => rdwr_state.OUTPUTSELECT
do_read => rdwr_state.OUTPUTSELECT
do_read => rdwr_state.OUTPUTSELECT
do_read => read_dqs_ready.OUTPUTSELECT
do_read => write_dqs_ready.OUTPUTSELECT
do_read => read_dqs_ready.OUTPUTSELECT
do_read => write_dqs_ready.OUTPUTSELECT
do_read => rdwr_state.DATAA
do_read => rdwr_state.DATAA
do_burst_chop => write_dqs_ready.OUTPUTSELECT
do_burst_chop => doing_burst_chop.DATAIN
do_auto_precharge => ~NO_FANOUT~
do_activate => always33.IN0
do_precharge => ~NO_FANOUT~
do_precharge_all => always41.IN0
do_precharge_all => always47.IN0
do_refresh => always41.IN1
do_refresh => always47.IN0
do_power_down => always41.IN1
do_power_down => power_saving_logic_per_chip[0].int_do_power_down.IN0
do_self_rfsh => always41.IN1
do_self_rfsh => power_saving_logic_per_chip[0].int_do_self_rfsh.IN0
to_chip[0] => always33.IN1
to_chip[0] => always39.IN1
to_chip[0] => always41.IN1
to_chip[0] => always47.IN1
to_chip[0] => always47.IN1
to_chip[0] => power_saving_logic_per_chip[0].int_do_self_rfsh.IN1
to_chip[0] => power_saving_logic_per_chip[0].int_do_power_down.IN1
to_bank_addr[0] => ~NO_FANOUT~
to_bank_addr[1] => ~NO_FANOUT~
act_to_rdwr[0] => ~NO_FANOUT~
act_to_rdwr[1] => ~NO_FANOUT~
act_to_rdwr[2] => ~NO_FANOUT~
act_to_rdwr[3] => ~NO_FANOUT~
act_to_pch[0] => ~NO_FANOUT~
act_to_pch[1] => ~NO_FANOUT~
act_to_pch[2] => ~NO_FANOUT~
act_to_pch[3] => ~NO_FANOUT~
act_to_pch[4] => ~NO_FANOUT~
act_to_act[0] => ~NO_FANOUT~
act_to_act[1] => ~NO_FANOUT~
act_to_act[2] => ~NO_FANOUT~
act_to_act[3] => ~NO_FANOUT~
act_to_act[4] => ~NO_FANOUT~
act_to_act[5] => ~NO_FANOUT~
rd_to_rd[0] => LessThan5.IN7
rd_to_rd[1] => LessThan5.IN6
rd_to_rd[2] => LessThan5.IN5
rd_to_wr[0] => LessThan6.IN7
rd_to_wr[1] => LessThan6.IN6
rd_to_wr[2] => LessThan6.IN5
rd_to_wr[3] => LessThan6.IN4
rd_to_wr[4] => LessThan6.IN3
rd_to_wr_bc[0] => LessThan7.IN7
rd_to_wr_bc[1] => LessThan7.IN6
rd_to_wr_bc[2] => LessThan7.IN5
rd_to_wr_bc[3] => LessThan7.IN4
rd_to_pch[0] => ~NO_FANOUT~
rd_to_pch[1] => ~NO_FANOUT~
rd_to_pch[2] => ~NO_FANOUT~
rd_to_pch[3] => ~NO_FANOUT~
wr_to_wr[0] => LessThan4.IN7
wr_to_wr[1] => LessThan4.IN6
wr_to_wr[2] => LessThan4.IN5
wr_to_rd[0] => LessThan3.IN7
wr_to_rd[0] => LessThan8.IN5
wr_to_rd[1] => LessThan3.IN6
wr_to_rd[1] => LessThan8.IN4
wr_to_rd[2] => LessThan3.IN5
wr_to_rd[2] => LessThan8.IN3
wr_to_rd[3] => LessThan3.IN4
wr_to_rd[3] => LessThan8.IN2
wr_to_rd[4] => LessThan3.IN3
wr_to_rd[4] => LessThan8.IN1
wr_to_rd_diff_chips[0] => LessThan2.IN7
wr_to_rd_diff_chips[1] => LessThan2.IN6
wr_to_rd_diff_chips[2] => LessThan2.IN5
wr_to_rd_diff_chips[3] => LessThan2.IN4
wr_to_rd_diff_chips[4] => LessThan2.IN3
wr_to_pch[0] => ~NO_FANOUT~
wr_to_pch[1] => ~NO_FANOUT~
wr_to_pch[2] => ~NO_FANOUT~
wr_to_pch[3] => ~NO_FANOUT~
wr_to_pch[4] => ~NO_FANOUT~
rd_ap_to_act[0] => ~NO_FANOUT~
rd_ap_to_act[1] => ~NO_FANOUT~
rd_ap_to_act[2] => ~NO_FANOUT~
rd_ap_to_act[3] => ~NO_FANOUT~
rd_ap_to_act[4] => ~NO_FANOUT~
wr_ap_to_act[0] => ~NO_FANOUT~
wr_ap_to_act[1] => ~NO_FANOUT~
wr_ap_to_act[2] => ~NO_FANOUT~
wr_ap_to_act[3] => ~NO_FANOUT~
wr_ap_to_act[4] => ~NO_FANOUT~
wr_ap_to_act[5] => ~NO_FANOUT~
pch_to_act[0] => ~NO_FANOUT~
pch_to_act[1] => ~NO_FANOUT~
pch_to_act[2] => ~NO_FANOUT~
pch_to_act[3] => ~NO_FANOUT~
pch_all_to_valid[0] => LessThan9.IN10
pch_all_to_valid[1] => LessThan9.IN9
pch_all_to_valid[2] => LessThan9.IN8
pch_all_to_valid[3] => LessThan9.IN7
arf_to_valid[0] => LessThan10.IN10
arf_to_valid[1] => LessThan10.IN9
arf_to_valid[2] => LessThan10.IN8
arf_to_valid[3] => LessThan10.IN7
arf_to_valid[4] => LessThan10.IN6
arf_to_valid[5] => LessThan10.IN5
arf_to_valid[6] => LessThan10.IN4
arf_to_valid[7] => LessThan10.IN3
pdn_to_valid[0] => ~NO_FANOUT~
pdn_to_valid[1] => ~NO_FANOUT~
srf_to_valid[0] => LessThan11.IN10
srf_to_valid[1] => LessThan11.IN9
srf_to_valid[2] => LessThan11.IN8
srf_to_valid[3] => LessThan11.IN7
srf_to_valid[4] => LessThan11.IN6
srf_to_valid[5] => LessThan11.IN5
srf_to_valid[6] => LessThan11.IN4
srf_to_valid[7] => LessThan11.IN3
srf_to_valid[8] => LessThan11.IN2
srf_to_valid[9] => LessThan11.IN1
srf_to_zq[0] => Equal5.IN9
srf_to_zq[1] => Equal5.IN8
srf_to_zq[2] => Equal5.IN7
srf_to_zq[3] => Equal5.IN6
srf_to_zq[4] => Equal5.IN5
srf_to_zq[5] => Equal5.IN4
srf_to_zq[6] => Equal5.IN3
srf_to_zq[7] => Equal5.IN2
srf_to_zq[8] => Equal5.IN1
srf_to_zq[9] => Equal5.IN0
arf_period[0] => LessThan12.IN13
arf_period[1] => LessThan12.IN12
arf_period[2] => LessThan12.IN11
arf_period[3] => LessThan12.IN10
arf_period[4] => LessThan12.IN9
arf_period[5] => LessThan12.IN8
arf_period[6] => LessThan12.IN7
arf_period[7] => LessThan12.IN6
arf_period[8] => LessThan12.IN5
arf_period[9] => LessThan12.IN4
arf_period[10] => LessThan12.IN3
arf_period[11] => LessThan12.IN2
arf_period[12] => LessThan12.IN1
pdn_period[0] => LessThan13.IN16
pdn_period[0] => Equal8.IN31
pdn_period[1] => LessThan13.IN15
pdn_period[1] => Equal8.IN30
pdn_period[2] => LessThan13.IN14
pdn_period[2] => Equal8.IN29
pdn_period[3] => LessThan13.IN13
pdn_period[3] => Equal8.IN28
pdn_period[4] => LessThan13.IN12
pdn_period[4] => Equal8.IN27
pdn_period[5] => LessThan13.IN11
pdn_period[5] => Equal8.IN26
pdn_period[6] => LessThan13.IN10
pdn_period[6] => Equal8.IN25
pdn_period[7] => LessThan13.IN9
pdn_period[7] => Equal8.IN24
pdn_period[8] => LessThan13.IN8
pdn_period[8] => Equal8.IN23
pdn_period[9] => LessThan13.IN7
pdn_period[9] => Equal8.IN22
pdn_period[10] => LessThan13.IN6
pdn_period[10] => Equal8.IN21
pdn_period[11] => LessThan13.IN5
pdn_period[11] => Equal8.IN20
pdn_period[12] => LessThan13.IN4
pdn_period[12] => Equal8.IN19
pdn_period[13] => LessThan13.IN3
pdn_period[13] => Equal8.IN18
pdn_period[14] => LessThan13.IN2
pdn_period[14] => Equal8.IN17
pdn_period[15] => LessThan13.IN1
pdn_period[15] => Equal8.IN16
act_to_act_diff_bank[0] => LessThan1.IN6
act_to_act_diff_bank[1] => LessThan1.IN5
act_to_act_diff_bank[2] => LessThan1.IN4
act_to_act_diff_bank[3] => LessThan1.IN3
four_act_to_act[0] => Mux0.IN4
four_act_to_act[1] => Mux0.IN3
four_act_to_act[2] => Mux0.IN2
four_act_to_act[3] => Mux0.IN1
four_act_to_act[4] => Mux0.IN0
four_act_to_act[5] => ~NO_FANOUT~
more_than_x1_act_to_rdwr => ~NO_FANOUT~
more_than_x1_act_to_pch => ~NO_FANOUT~
more_than_x1_act_to_act => ~NO_FANOUT~
more_than_x1_rd_to_rd => ~NO_FANOUT~
more_than_x1_rd_to_wr => ~NO_FANOUT~
more_than_x1_rd_to_wr_bc => ~NO_FANOUT~
more_than_x1_rd_to_pch => ~NO_FANOUT~
more_than_x1_wr_to_wr => ~NO_FANOUT~
more_than_x1_wr_to_rd => ~NO_FANOUT~
more_than_x1_wr_to_pch => ~NO_FANOUT~
more_than_x1_rd_ap_to_act => ~NO_FANOUT~
more_than_x1_wr_ap_to_act => ~NO_FANOUT~
more_than_x1_pch_to_act => ~NO_FANOUT~
more_than_x1_act_to_act_diff_bank => ~NO_FANOUT~
more_than_x1_four_act_to_act => ~NO_FANOUT~
less_than_x1_act_to_rdwr => ~NO_FANOUT~
less_than_x1_act_to_pch => ~NO_FANOUT~
less_than_x1_act_to_act => ~NO_FANOUT~
less_than_x1_rd_to_rd => ~NO_FANOUT~
less_than_x1_rd_to_wr => ~NO_FANOUT~
less_than_x1_rd_to_wr_bc => ~NO_FANOUT~
less_than_x1_rd_to_pch => ~NO_FANOUT~
less_than_x1_wr_to_wr => ~NO_FANOUT~
less_than_x1_wr_to_rd => ~NO_FANOUT~
less_than_x1_wr_to_rd_diff_chips => ~NO_FANOUT~
less_than_x1_wr_to_pch => ~NO_FANOUT~
less_than_x1_rd_ap_to_act => ~NO_FANOUT~
less_than_x1_wr_ap_to_act => ~NO_FANOUT~
less_than_x1_pch_to_act => ~NO_FANOUT~
less_than_x1_act_to_act_diff_bank => ~NO_FANOUT~
less_than_x1_four_act_to_act => ~NO_FANOUT~
more_than_x2_act_to_rdwr => ~NO_FANOUT~
more_than_x2_act_to_pch => ~NO_FANOUT~
more_than_x2_act_to_act => ~NO_FANOUT~
more_than_x2_rd_to_rd => ~NO_FANOUT~
more_than_x2_rd_to_wr => ~NO_FANOUT~
more_than_x2_rd_to_wr_bc => ~NO_FANOUT~
more_than_x2_rd_to_pch => ~NO_FANOUT~
more_than_x2_wr_to_wr => ~NO_FANOUT~
more_than_x2_wr_to_rd => ~NO_FANOUT~
more_than_x2_wr_to_pch => ~NO_FANOUT~
more_than_x2_rd_ap_to_act => ~NO_FANOUT~
more_than_x2_wr_ap_to_act => ~NO_FANOUT~
more_than_x2_pch_to_act => ~NO_FANOUT~
more_than_x2_act_to_act_diff_bank => act_trrd_ready.DATAB
more_than_x2_four_act_to_act => ~NO_FANOUT~
less_than_x2_act_to_rdwr => ~NO_FANOUT~
less_than_x2_act_to_pch => ~NO_FANOUT~
less_than_x2_act_to_act => ~NO_FANOUT~
less_than_x2_rd_to_rd => read_dqs_ready.DATAB
less_than_x2_rd_to_rd => read_dqs_ready.DATAB
less_than_x2_rd_to_rd => read_dqs_ready.DATAB
less_than_x2_rd_to_wr => write_dqs_ready.DATAA
less_than_x2_rd_to_wr_bc => write_dqs_ready.DATAB
less_than_x2_rd_to_pch => ~NO_FANOUT~
less_than_x2_wr_to_wr => write_dqs_ready.DATAB
less_than_x2_wr_to_wr => write_dqs_ready.DATAB
less_than_x2_wr_to_wr => write_dqs_ready.DATAB
less_than_x2_wr_to_rd => read_dqs_ready.DATAB
less_than_x2_wr_to_rd => read_dqs_ready.DATAA
less_than_x2_wr_to_rd_diff_chips => always38.IN0
less_than_x2_wr_to_pch => ~NO_FANOUT~
less_than_x2_rd_ap_to_act => ~NO_FANOUT~
less_than_x2_wr_ap_to_act => ~NO_FANOUT~
less_than_x2_pch_to_act => ~NO_FANOUT~
less_than_x2_act_to_act_diff_bank => ~NO_FANOUT~
less_than_x2_four_act_to_act => ~NO_FANOUT~
no_command => always51.IN1
no_command => no_command_r1.DATAIN
no_command => int_power_down_req.OUTPUTSELECT
no_command => always51.IN1
chip_change => always38.IN1
chip_change => read_dqs_ready.OUTPUTSELECT


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_cache:cache_inst
ctl_clk => int_current_info_valid_r1.CLK
ctl_clk => ecc_fetch_error_addr_r1.CLK
ctl_clk => fetch_r1.CLK
ctl_reset_n => int_current_info_valid_r1.ACLR
ctl_reset_n => ecc_fetch_error_addr_r1.ACLR
ctl_reset_n => fetch_r1.ACLR
fetch => int_cmd_info_valid[0].OUTPUTSELECT
fetch => fetch_r1.DATAIN
fetch => out_cmd_bank_is_open.OUTPUTSELECT
fetch => out_cmd_bank_is_open.OUTPUTSELECT
fetch => out_cmd_bank_is_open.OUTPUTSELECT
fetch => out_cmd_bank_is_open.OUTPUTSELECT
fetch => out_cmd_bank_is_open.OUTPUTSELECT
fetch => out_cmd_can_write.OUTPUTSELECT
fetch => out_cmd_can_write.OUTPUTSELECT
fetch => out_cmd_can_write.OUTPUTSELECT
fetch => out_cmd_can_write.OUTPUTSELECT
fetch => out_cmd_can_write.OUTPUTSELECT
fetch => out_cmd_can_read.OUTPUTSELECT
fetch => out_cmd_can_read.OUTPUTSELECT
fetch => out_cmd_can_read.OUTPUTSELECT
fetch => out_cmd_can_read.OUTPUTSELECT
fetch => out_cmd_can_read.OUTPUTSELECT
fetch => out_cmd_can_activate.OUTPUTSELECT
fetch => out_cmd_can_activate.OUTPUTSELECT
fetch => out_cmd_can_activate.OUTPUTSELECT
fetch => out_cmd_can_activate.OUTPUTSELECT
fetch => out_cmd_can_activate.OUTPUTSELECT
fetch => out_cmd_can_precharge.OUTPUTSELECT
fetch => out_cmd_can_precharge.OUTPUTSELECT
fetch => out_cmd_can_precharge.OUTPUTSELECT
fetch => out_cmd_can_precharge.OUTPUTSELECT
fetch => out_cmd_can_precharge.OUTPUTSELECT
fetch => out_cmd_info_valid.OUTPUTSELECT
fetch => out_cmd_info_valid.OUTPUTSELECT
fetch => out_cmd_info_valid.OUTPUTSELECT
fetch => out_cmd_info_valid.OUTPUTSELECT
fetch => out_cmd_info_valid.OUTPUTSELECT
fetch => always2.IN1
ecc_fetch_error_addr => int_cmd_info_valid.OUTPUTSELECT
ecc_fetch_error_addr => ecc_fetch_error_addr_r1.DATAIN
cmd_is_valid[0] => ~NO_FANOUT~
cmd_is_valid[1] => out_cmd_info_valid.DATAA
cmd_is_valid[1] => out_cmd_info_valid.DATAB
cmd_is_valid[2] => out_cmd_info_valid.DATAA
cmd_is_valid[2] => out_cmd_info_valid.DATAB
cmd_is_valid[3] => out_cmd_info_valid.DATAA
cmd_is_valid[3] => out_cmd_info_valid.DATAB
cmd_is_valid[4] => out_cmd_info_valid.DATAA
cmd_is_valid[4] => out_cmd_info_valid.DATAB
cmd_is_valid[5] => ~NO_FANOUT~
cmd_is_valid[6] => ~NO_FANOUT~
cmd_is_valid[7] => ~NO_FANOUT~
cmd_is_valid[8] => ~NO_FANOUT~
in_cs_all_banks_closed[0] => out_cs_all_banks_closed[0].DATAIN
in_cs_can_precharge_all[0] => out_cs_can_precharge_all[0].DATAIN
in_cs_can_refresh[0] => out_cs_can_refresh[0].DATAIN
in_cs_can_self_refresh[0] => out_cs_can_self_refresh[0].DATAIN
in_cs_can_power_down[0] => out_cs_can_power_down[0].DATAIN
in_cs_can_exit_power_saving_mode[0] => out_cs_can_exit_power_saving_mode[0].DATAIN
in_cs_zq_cal_req[0] => out_cs_zq_cal_req[0].DATAIN
in_cs_power_down_req[0] => out_cs_power_down_req[0].DATAIN
in_cs_refresh_req[0] => out_cs_refresh_req[0].DATAIN
in_cmd_bank_is_open[0] => out_cmd_bank_is_open.DATAA
in_cmd_bank_is_open[1] => out_cmd_bank_is_open.DATAA
in_cmd_bank_is_open[1] => out_cmd_bank_is_open.DATAB
in_cmd_bank_is_open[2] => out_cmd_bank_is_open.DATAA
in_cmd_bank_is_open[2] => out_cmd_bank_is_open.DATAB
in_cmd_bank_is_open[3] => out_cmd_bank_is_open.DATAA
in_cmd_bank_is_open[3] => out_cmd_bank_is_open.DATAB
in_cmd_bank_is_open[4] => out_cmd_bank_is_open.DATAA
in_cmd_bank_is_open[4] => out_cmd_bank_is_open.DATAB
in_cmd_row_is_open[0] => out_cmd_row_is_open.DATAA
in_cmd_row_is_open[1] => out_cmd_row_is_open.DATAA
in_cmd_row_is_open[1] => out_cmd_row_is_open.DATAB
in_cmd_row_is_open[2] => out_cmd_row_is_open.DATAA
in_cmd_row_is_open[2] => out_cmd_row_is_open.DATAB
in_cmd_row_is_open[3] => out_cmd_row_is_open.DATAA
in_cmd_row_is_open[3] => out_cmd_row_is_open.DATAB
in_cmd_row_is_open[4] => out_cmd_row_is_open.DATAA
in_cmd_row_is_open[4] => out_cmd_row_is_open.DATAB
in_cmd_can_write[0] => out_cmd_can_write.DATAA
in_cmd_can_write[1] => out_cmd_can_write.DATAA
in_cmd_can_write[1] => out_cmd_can_write.DATAB
in_cmd_can_write[2] => out_cmd_can_write.DATAA
in_cmd_can_write[2] => out_cmd_can_write.DATAB
in_cmd_can_write[3] => out_cmd_can_write.DATAA
in_cmd_can_write[3] => out_cmd_can_write.DATAB
in_cmd_can_write[4] => out_cmd_can_write.DATAA
in_cmd_can_write[4] => out_cmd_can_write.DATAB
in_cmd_can_read[0] => out_cmd_can_read.DATAA
in_cmd_can_read[1] => out_cmd_can_read.DATAA
in_cmd_can_read[1] => out_cmd_can_read.DATAB
in_cmd_can_read[2] => out_cmd_can_read.DATAA
in_cmd_can_read[2] => out_cmd_can_read.DATAB
in_cmd_can_read[3] => out_cmd_can_read.DATAA
in_cmd_can_read[3] => out_cmd_can_read.DATAB
in_cmd_can_read[4] => out_cmd_can_read.DATAA
in_cmd_can_read[4] => out_cmd_can_read.DATAB
in_cmd_can_activate[0] => out_cmd_can_activate.DATAA
in_cmd_can_activate[1] => out_cmd_can_activate.DATAA
in_cmd_can_activate[1] => out_cmd_can_activate.DATAB
in_cmd_can_activate[2] => out_cmd_can_activate.DATAA
in_cmd_can_activate[2] => out_cmd_can_activate.DATAB
in_cmd_can_activate[3] => out_cmd_can_activate.DATAA
in_cmd_can_activate[3] => out_cmd_can_activate.DATAB
in_cmd_can_activate[4] => out_cmd_can_activate.DATAA
in_cmd_can_activate[4] => out_cmd_can_activate.DATAB
in_cmd_can_precharge[0] => out_cmd_can_precharge.DATAA
in_cmd_can_precharge[1] => out_cmd_can_precharge.DATAA
in_cmd_can_precharge[1] => out_cmd_can_precharge.DATAB
in_cmd_can_precharge[2] => out_cmd_can_precharge.DATAA
in_cmd_can_precharge[2] => out_cmd_can_precharge.DATAB
in_cmd_can_precharge[3] => out_cmd_can_precharge.DATAA
in_cmd_can_precharge[3] => out_cmd_can_precharge.DATAB
in_cmd_can_precharge[4] => out_cmd_can_precharge.DATAA
in_cmd_can_precharge[4] => out_cmd_can_precharge.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst
ctl_clk => out_cs_all_banks_closed[0]~reg0.CLK
ctl_clk => out_cs_can_exit_power_saving_mode[0]~reg0.CLK
ctl_clk => out_cs_can_power_down[0]~reg0.CLK
ctl_clk => out_cs_can_self_refresh[0]~reg0.CLK
ctl_clk => out_cs_can_refresh[0]~reg0.CLK
ctl_clk => out_cs_can_precharge_all[0]~reg0.CLK
ctl_clk => out_cmd_info_valid[4]~reg0.CLK
ctl_clk => out_cmd_bank_is_open[4]~reg0.CLK
ctl_clk => out_cmd_can_precharge[4]~reg0.CLK
ctl_clk => out_cmd_can_activate[4]~reg0.CLK
ctl_clk => out_cmd_can_read[4]~reg0.CLK
ctl_clk => out_cmd_can_write[4]~reg0.CLK
ctl_clk => out_cmd_info_valid[3]~reg0.CLK
ctl_clk => out_cmd_bank_is_open[3]~reg0.CLK
ctl_clk => out_cmd_can_precharge[3]~reg0.CLK
ctl_clk => out_cmd_can_activate[3]~reg0.CLK
ctl_clk => out_cmd_can_read[3]~reg0.CLK
ctl_clk => out_cmd_can_write[3]~reg0.CLK
ctl_clk => out_cmd_info_valid[2]~reg0.CLK
ctl_clk => out_cmd_bank_is_open[2]~reg0.CLK
ctl_clk => out_cmd_can_precharge[2]~reg0.CLK
ctl_clk => out_cmd_can_activate[2]~reg0.CLK
ctl_clk => out_cmd_can_read[2]~reg0.CLK
ctl_clk => out_cmd_can_write[2]~reg0.CLK
ctl_clk => out_cmd_info_valid[1]~reg0.CLK
ctl_clk => out_cmd_bank_is_open[1]~reg0.CLK
ctl_clk => out_cmd_can_precharge[1]~reg0.CLK
ctl_clk => out_cmd_can_activate[1]~reg0.CLK
ctl_clk => out_cmd_can_read[1]~reg0.CLK
ctl_clk => out_cmd_can_write[1]~reg0.CLK
ctl_clk => out_cmd_info_valid[0]~reg0.CLK
ctl_clk => out_cmd_bank_is_open[0]~reg0.CLK
ctl_clk => out_cmd_can_precharge[0]~reg0.CLK
ctl_clk => out_cmd_can_activate[0]~reg0.CLK
ctl_clk => out_cmd_can_read[0]~reg0.CLK
ctl_clk => out_cmd_can_write[0]~reg0.CLK
ctl_clk => cache_r1.CLK
ctl_clk => int_cmd_close_r1[4].CLK
ctl_clk => int_cmd_write_r1[4].CLK
ctl_clk => int_cmd_read_r1[4].CLK
ctl_clk => int_cmd_open_r1[4].CLK
ctl_clk => int_cmd_close_r1[3].CLK
ctl_clk => int_cmd_write_r1[3].CLK
ctl_clk => int_cmd_read_r1[3].CLK
ctl_clk => int_cmd_open_r1[3].CLK
ctl_clk => int_cmd_close_r1[2].CLK
ctl_clk => int_cmd_write_r1[2].CLK
ctl_clk => int_cmd_read_r1[2].CLK
ctl_clk => int_cmd_open_r1[2].CLK
ctl_clk => int_cmd_close_r1[1].CLK
ctl_clk => int_cmd_write_r1[1].CLK
ctl_clk => int_cmd_read_r1[1].CLK
ctl_clk => int_cmd_open_r1[1].CLK
ctl_clk => int_cmd_close_r1[0].CLK
ctl_clk => int_cmd_write_r1[0].CLK
ctl_clk => int_cmd_read_r1[0].CLK
ctl_clk => int_cmd_open_r1[0].CLK
ctl_clk => to_chip_r1[0].CLK
ctl_clk => do_refresh_r1.CLK
ctl_clk => do_precharge_all_r1.CLK
ctl_clk => do_auto_precharge_r1.CLK
ctl_clk => do_activate_r1.CLK
ctl_clk => do_read_r1.CLK
ctl_clk => do_write_r1.CLK
ctl_reset_n => out_cs_all_banks_closed[0]~reg0.ACLR
ctl_reset_n => out_cs_can_precharge_all[0]~reg0.ACLR
ctl_reset_n => out_cs_can_refresh[0]~reg0.ACLR
ctl_reset_n => out_cs_can_self_refresh[0]~reg0.ACLR
ctl_reset_n => out_cs_can_power_down[0]~reg0.ACLR
ctl_reset_n => out_cs_can_exit_power_saving_mode[0]~reg0.ACLR
ctl_reset_n => out_cmd_bank_is_open[4]~reg0.ACLR
ctl_reset_n => out_cmd_bank_is_open[3]~reg0.ACLR
ctl_reset_n => out_cmd_bank_is_open[2]~reg0.ACLR
ctl_reset_n => out_cmd_bank_is_open[1]~reg0.ACLR
ctl_reset_n => out_cmd_bank_is_open[0]~reg0.ACLR
ctl_reset_n => out_cmd_can_write[4]~reg0.ACLR
ctl_reset_n => out_cmd_can_write[3]~reg0.ACLR
ctl_reset_n => out_cmd_can_write[2]~reg0.ACLR
ctl_reset_n => out_cmd_can_write[1]~reg0.ACLR
ctl_reset_n => out_cmd_can_write[0]~reg0.ACLR
ctl_reset_n => out_cmd_can_read[4]~reg0.ACLR
ctl_reset_n => out_cmd_can_read[3]~reg0.ACLR
ctl_reset_n => out_cmd_can_read[2]~reg0.ACLR
ctl_reset_n => out_cmd_can_read[1]~reg0.ACLR
ctl_reset_n => out_cmd_can_read[0]~reg0.ACLR
ctl_reset_n => out_cmd_can_activate[4]~reg0.ACLR
ctl_reset_n => out_cmd_can_activate[3]~reg0.ACLR
ctl_reset_n => out_cmd_can_activate[2]~reg0.ACLR
ctl_reset_n => out_cmd_can_activate[1]~reg0.ACLR
ctl_reset_n => out_cmd_can_activate[0]~reg0.ACLR
ctl_reset_n => out_cmd_can_precharge[4]~reg0.ACLR
ctl_reset_n => out_cmd_can_precharge[3]~reg0.ACLR
ctl_reset_n => out_cmd_can_precharge[2]~reg0.ACLR
ctl_reset_n => out_cmd_can_precharge[1]~reg0.ACLR
ctl_reset_n => out_cmd_can_precharge[0]~reg0.ACLR
ctl_reset_n => out_cmd_info_valid[4]~reg0.ACLR
ctl_reset_n => out_cmd_info_valid[3]~reg0.ACLR
ctl_reset_n => out_cmd_info_valid[2]~reg0.ACLR
ctl_reset_n => out_cmd_info_valid[1]~reg0.ACLR
ctl_reset_n => out_cmd_info_valid[0]~reg0.ACLR
ctl_reset_n => do_refresh_r1.ACLR
ctl_reset_n => do_precharge_all_r1.ACLR
ctl_reset_n => do_auto_precharge_r1.ACLR
ctl_reset_n => do_activate_r1.ACLR
ctl_reset_n => do_read_r1.ACLR
ctl_reset_n => do_write_r1.ACLR
ctl_reset_n => to_chip_r1[0].ACLR
ctl_reset_n => int_cmd_close_r1[0].ACLR
ctl_reset_n => int_cmd_write_r1[0].ACLR
ctl_reset_n => int_cmd_read_r1[0].ACLR
ctl_reset_n => int_cmd_open_r1[0].ACLR
ctl_reset_n => int_cmd_close_r1[1].ACLR
ctl_reset_n => int_cmd_write_r1[1].ACLR
ctl_reset_n => int_cmd_read_r1[1].ACLR
ctl_reset_n => int_cmd_open_r1[1].ACLR
ctl_reset_n => int_cmd_close_r1[2].ACLR
ctl_reset_n => int_cmd_write_r1[2].ACLR
ctl_reset_n => int_cmd_read_r1[2].ACLR
ctl_reset_n => int_cmd_open_r1[2].ACLR
ctl_reset_n => int_cmd_close_r1[3].ACLR
ctl_reset_n => int_cmd_write_r1[3].ACLR
ctl_reset_n => int_cmd_read_r1[3].ACLR
ctl_reset_n => int_cmd_open_r1[3].ACLR
ctl_reset_n => int_cmd_close_r1[4].ACLR
ctl_reset_n => int_cmd_write_r1[4].ACLR
ctl_reset_n => int_cmd_read_r1[4].ACLR
ctl_reset_n => int_cmd_open_r1[4].ACLR
ctl_reset_n => cache_r1.ACLR
cmd_chip_addr[0] => ~NO_FANOUT~
cmd_chip_addr[1] => ~NO_FANOUT~
cmd_chip_addr[2] => ~NO_FANOUT~
cmd_chip_addr[3] => ~NO_FANOUT~
cmd_chip_addr[4] => ~NO_FANOUT~
cmd_chip_addr[5] => ~NO_FANOUT~
cmd_chip_addr[6] => ~NO_FANOUT~
cmd_chip_addr[7] => ~NO_FANOUT~
cmd_chip_addr[8] => ~NO_FANOUT~
cmd_bank_addr[0] => Equal0.IN3
cmd_bank_addr[1] => Equal0.IN2
cmd_bank_addr[2] => Equal1.IN3
cmd_bank_addr[3] => Equal1.IN2
cmd_bank_addr[4] => Equal2.IN3
cmd_bank_addr[5] => Equal2.IN2
cmd_bank_addr[6] => Equal3.IN3
cmd_bank_addr[7] => Equal3.IN2
cmd_bank_addr[8] => Equal4.IN3
cmd_bank_addr[9] => Equal4.IN2
cmd_bank_addr[10] => ~NO_FANOUT~
cmd_bank_addr[11] => ~NO_FANOUT~
cmd_bank_addr[12] => ~NO_FANOUT~
cmd_bank_addr[13] => ~NO_FANOUT~
cmd_bank_addr[14] => ~NO_FANOUT~
cmd_bank_addr[15] => ~NO_FANOUT~
cmd_bank_addr[16] => ~NO_FANOUT~
cmd_bank_addr[17] => ~NO_FANOUT~
cmd_row_addr[0] => ~NO_FANOUT~
cmd_row_addr[1] => ~NO_FANOUT~
cmd_row_addr[2] => ~NO_FANOUT~
cmd_row_addr[3] => ~NO_FANOUT~
cmd_row_addr[4] => ~NO_FANOUT~
cmd_row_addr[5] => ~NO_FANOUT~
cmd_row_addr[6] => ~NO_FANOUT~
cmd_row_addr[7] => ~NO_FANOUT~
cmd_row_addr[8] => ~NO_FANOUT~
cmd_row_addr[9] => ~NO_FANOUT~
cmd_row_addr[10] => ~NO_FANOUT~
cmd_row_addr[11] => ~NO_FANOUT~
cmd_row_addr[12] => ~NO_FANOUT~
cmd_row_addr[13] => ~NO_FANOUT~
cmd_row_addr[14] => ~NO_FANOUT~
cmd_row_addr[15] => ~NO_FANOUT~
cmd_row_addr[16] => ~NO_FANOUT~
cmd_row_addr[17] => ~NO_FANOUT~
cmd_row_addr[18] => ~NO_FANOUT~
cmd_row_addr[19] => ~NO_FANOUT~
cmd_row_addr[20] => ~NO_FANOUT~
cmd_row_addr[21] => ~NO_FANOUT~
cmd_row_addr[22] => ~NO_FANOUT~
cmd_row_addr[23] => ~NO_FANOUT~
cmd_row_addr[24] => ~NO_FANOUT~
cmd_row_addr[25] => ~NO_FANOUT~
cmd_row_addr[26] => ~NO_FANOUT~
cmd_row_addr[27] => ~NO_FANOUT~
cmd_row_addr[28] => ~NO_FANOUT~
cmd_row_addr[29] => ~NO_FANOUT~
cmd_row_addr[30] => ~NO_FANOUT~
cmd_row_addr[31] => ~NO_FANOUT~
cmd_row_addr[32] => ~NO_FANOUT~
cmd_row_addr[33] => ~NO_FANOUT~
cmd_row_addr[34] => ~NO_FANOUT~
cmd_row_addr[35] => ~NO_FANOUT~
cmd_row_addr[36] => ~NO_FANOUT~
cmd_row_addr[37] => ~NO_FANOUT~
cmd_row_addr[38] => ~NO_FANOUT~
cmd_row_addr[39] => ~NO_FANOUT~
cmd_row_addr[40] => ~NO_FANOUT~
cmd_row_addr[41] => ~NO_FANOUT~
cmd_row_addr[42] => ~NO_FANOUT~
cmd_row_addr[43] => ~NO_FANOUT~
cmd_row_addr[44] => ~NO_FANOUT~
cmd_row_addr[45] => ~NO_FANOUT~
cmd_row_addr[46] => ~NO_FANOUT~
cmd_row_addr[47] => ~NO_FANOUT~
cmd_row_addr[48] => ~NO_FANOUT~
cmd_row_addr[49] => ~NO_FANOUT~
cmd_row_addr[50] => ~NO_FANOUT~
cmd_row_addr[51] => ~NO_FANOUT~
cmd_row_addr[52] => ~NO_FANOUT~
cmd_row_addr[53] => ~NO_FANOUT~
cmd_row_addr[54] => ~NO_FANOUT~
cmd_row_addr[55] => ~NO_FANOUT~
cmd_row_addr[56] => ~NO_FANOUT~
cmd_row_addr[57] => ~NO_FANOUT~
cmd_row_addr[58] => ~NO_FANOUT~
cmd_row_addr[59] => ~NO_FANOUT~
cmd_row_addr[60] => ~NO_FANOUT~
cmd_row_addr[61] => ~NO_FANOUT~
cmd_row_addr[62] => ~NO_FANOUT~
cmd_row_addr[63] => ~NO_FANOUT~
cmd_row_addr[64] => ~NO_FANOUT~
cmd_row_addr[65] => ~NO_FANOUT~
cmd_row_addr[66] => ~NO_FANOUT~
cmd_row_addr[67] => ~NO_FANOUT~
cmd_row_addr[68] => ~NO_FANOUT~
cmd_row_addr[69] => ~NO_FANOUT~
cmd_row_addr[70] => ~NO_FANOUT~
cmd_row_addr[71] => ~NO_FANOUT~
cmd_row_addr[72] => ~NO_FANOUT~
cmd_row_addr[73] => ~NO_FANOUT~
cmd_row_addr[74] => ~NO_FANOUT~
cmd_row_addr[75] => ~NO_FANOUT~
cmd_row_addr[76] => ~NO_FANOUT~
cmd_row_addr[77] => ~NO_FANOUT~
cmd_row_addr[78] => ~NO_FANOUT~
cmd_row_addr[79] => ~NO_FANOUT~
cmd_row_addr[80] => ~NO_FANOUT~
cmd_row_addr[81] => ~NO_FANOUT~
cmd_row_addr[82] => ~NO_FANOUT~
cmd_row_addr[83] => ~NO_FANOUT~
cmd_row_addr[84] => ~NO_FANOUT~
cmd_row_addr[85] => ~NO_FANOUT~
cmd_row_addr[86] => ~NO_FANOUT~
cmd_row_addr[87] => ~NO_FANOUT~
cmd_row_addr[88] => ~NO_FANOUT~
cmd_row_addr[89] => ~NO_FANOUT~
cmd_row_addr[90] => ~NO_FANOUT~
cmd_row_addr[91] => ~NO_FANOUT~
cmd_row_addr[92] => ~NO_FANOUT~
cmd_row_addr[93] => ~NO_FANOUT~
cmd_row_addr[94] => ~NO_FANOUT~
cmd_row_addr[95] => ~NO_FANOUT~
cmd_row_addr[96] => ~NO_FANOUT~
cmd_row_addr[97] => ~NO_FANOUT~
cmd_row_addr[98] => ~NO_FANOUT~
cmd_row_addr[99] => ~NO_FANOUT~
cmd_row_addr[100] => ~NO_FANOUT~
cmd_row_addr[101] => ~NO_FANOUT~
cmd_row_addr[102] => ~NO_FANOUT~
cmd_row_addr[103] => ~NO_FANOUT~
cmd_row_addr[104] => ~NO_FANOUT~
cmd_row_addr[105] => ~NO_FANOUT~
cmd_row_addr[106] => ~NO_FANOUT~
cmd_row_addr[107] => ~NO_FANOUT~
cmd_row_addr[108] => ~NO_FANOUT~
cmd_row_addr[109] => ~NO_FANOUT~
cmd_row_addr[110] => ~NO_FANOUT~
cmd_row_addr[111] => ~NO_FANOUT~
cmd_row_addr[112] => ~NO_FANOUT~
cmd_row_addr[113] => ~NO_FANOUT~
cmd_row_addr[114] => ~NO_FANOUT~
cmd_row_addr[115] => ~NO_FANOUT~
cmd_row_addr[116] => ~NO_FANOUT~
cmd_multicast_req[0] => int_cmd_open[0].OUTPUTSELECT
cmd_multicast_req[0] => int_cmd_close[0].OUTPUTSELECT
cmd_multicast_req[0] => cmd_read[0].OUTPUTSELECT
cmd_multicast_req[0] => cmd_write[0].OUTPUTSELECT
cmd_multicast_req[1] => int_cmd_open[1].OUTPUTSELECT
cmd_multicast_req[1] => int_cmd_close[1].OUTPUTSELECT
cmd_multicast_req[1] => cmd_read[1].OUTPUTSELECT
cmd_multicast_req[1] => cmd_write[1].OUTPUTSELECT
cmd_multicast_req[2] => int_cmd_open[2].OUTPUTSELECT
cmd_multicast_req[2] => int_cmd_close[2].OUTPUTSELECT
cmd_multicast_req[2] => cmd_read[2].OUTPUTSELECT
cmd_multicast_req[2] => cmd_write[2].OUTPUTSELECT
cmd_multicast_req[3] => int_cmd_open[3].OUTPUTSELECT
cmd_multicast_req[3] => int_cmd_close[3].OUTPUTSELECT
cmd_multicast_req[3] => cmd_read[3].OUTPUTSELECT
cmd_multicast_req[3] => cmd_write[3].OUTPUTSELECT
cmd_multicast_req[4] => int_cmd_open[4].OUTPUTSELECT
cmd_multicast_req[4] => int_cmd_close[4].OUTPUTSELECT
cmd_multicast_req[4] => cmd_read[4].OUTPUTSELECT
cmd_multicast_req[4] => cmd_write[4].OUTPUTSELECT
cmd_multicast_req[5] => ~NO_FANOUT~
cmd_multicast_req[6] => ~NO_FANOUT~
cmd_multicast_req[7] => ~NO_FANOUT~
cmd_multicast_req[8] => ~NO_FANOUT~
do_write => always6.IN1
do_write => always12.IN1
do_write => always18.IN1
do_write => always24.IN1
do_write => always30.IN1
do_write => always30.IN0
do_write => always63.IN0
do_write => always64.IN0
do_write => always70.IN0
do_write => do_write_r1.DATAIN
do_read => always5.IN1
do_read => always11.IN1
do_read => always17.IN1
do_read => always23.IN1
do_read => always29.IN1
do_read => always29.IN0
do_read => always63.IN0
do_read => always63.IN0
do_read => always64.IN0
do_read => always70.IN1
do_read => do_read_r1.DATAIN
do_burst_chop => always63.IN1
do_burst_chop => always63.IN1
do_auto_precharge => always28.IN0
do_auto_precharge => always71.IN0
do_auto_precharge => do_auto_precharge_r1.DATAIN
do_activate => always3.IN1
do_activate => always9.IN1
do_activate => always15.IN1
do_activate => always21.IN1
do_activate => always27.IN1
do_activate => always65.IN0
do_activate => always75.IN0
do_activate => do_activate_r1.DATAIN
do_precharge => always28.IN1
do_precharge_all => always4.IN1
do_precharge_all => always10.IN1
do_precharge_all => always16.IN1
do_precharge_all => always22.IN1
do_precharge_all => always28.IN1
do_precharge_all => always71.IN1
do_precharge_all => always75.IN0
do_precharge_all => do_precharge_all_r1.DATAIN
do_refresh => always71.IN0
do_refresh => do_refresh_r1.DATAIN
do_power_down => ~NO_FANOUT~
do_self_rfsh => ~NO_FANOUT~
to_chip[0] => always28.IN1
to_chip[0] => always29.IN1
to_chip[0] => always30.IN1
to_chip[0] => always70.IN1
to_chip[0] => always71.IN1
to_chip[0] => always71.IN1
to_chip[0] => always75.IN1
to_chip[0] => always75.IN1
to_chip[0] => to_chip_r1[0].DATAIN
to_bank_addr[0] => Equal0.IN1
to_bank_addr[0] => Equal1.IN1
to_bank_addr[0] => Equal2.IN1
to_bank_addr[0] => Equal3.IN1
to_bank_addr[0] => Equal4.IN1
to_bank_addr[1] => Equal0.IN0
to_bank_addr[1] => Equal1.IN0
to_bank_addr[1] => Equal2.IN0
to_bank_addr[1] => Equal3.IN0
to_bank_addr[1] => Equal4.IN0
to_row_addr[0] => ~NO_FANOUT~
to_row_addr[1] => ~NO_FANOUT~
to_row_addr[2] => ~NO_FANOUT~
to_row_addr[3] => ~NO_FANOUT~
to_row_addr[4] => ~NO_FANOUT~
to_row_addr[5] => ~NO_FANOUT~
to_row_addr[6] => ~NO_FANOUT~
to_row_addr[7] => ~NO_FANOUT~
to_row_addr[8] => ~NO_FANOUT~
to_row_addr[9] => ~NO_FANOUT~
to_row_addr[10] => ~NO_FANOUT~
to_row_addr[11] => ~NO_FANOUT~
to_row_addr[12] => ~NO_FANOUT~
fetch => cache_r1.DATAIN
fetch => cmd_open[4].OUTPUTSELECT
fetch => cmd_open[3].OUTPUTSELECT
fetch => cmd_open[2].OUTPUTSELECT
fetch => cmd_open[1].OUTPUTSELECT
fetch => cmd_open[0].OUTPUTSELECT
fetch => cmd_open_r1[4].OUTPUTSELECT
fetch => cmd_open_r1[3].OUTPUTSELECT
fetch => cmd_open_r1[2].OUTPUTSELECT
fetch => cmd_open_r1[1].OUTPUTSELECT
fetch => cmd_open_r1[0].OUTPUTSELECT
fetch => cmd_read_r1[4].OUTPUTSELECT
fetch => cmd_read_r1[3].OUTPUTSELECT
fetch => cmd_read_r1[2].OUTPUTSELECT
fetch => cmd_read_r1[1].OUTPUTSELECT
fetch => cmd_read_r1[0].OUTPUTSELECT
fetch => cmd_write_r1[4].OUTPUTSELECT
fetch => cmd_write_r1[3].OUTPUTSELECT
fetch => cmd_write_r1[2].OUTPUTSELECT
fetch => cmd_write_r1[1].OUTPUTSELECT
fetch => cmd_write_r1[0].OUTPUTSELECT
fetch => cmd_close[4].OUTPUTSELECT
fetch => cmd_close[3].OUTPUTSELECT
fetch => cmd_close[2].OUTPUTSELECT
fetch => cmd_close[1].OUTPUTSELECT
fetch => cmd_close[0].OUTPUTSELECT
fetch => cmd_close_r1[4].OUTPUTSELECT
fetch => cmd_close_r1[3].OUTPUTSELECT
fetch => cmd_close_r1[2].OUTPUTSELECT
fetch => cmd_close_r1[1].OUTPUTSELECT
fetch => cmd_close_r1[0].OUTPUTSELECT
more_than_x0_act_to_rdwr => ~NO_FANOUT~
more_than_x0_act_to_pch => ~NO_FANOUT~
more_than_x0_act_to_act => ~NO_FANOUT~
more_than_x0_rd_to_rd => ~NO_FANOUT~
more_than_x0_rd_to_wr => ~NO_FANOUT~
more_than_x0_rd_to_wr_bc => ~NO_FANOUT~
more_than_x0_rd_to_pch => ~NO_FANOUT~
more_than_x0_wr_to_wr => ~NO_FANOUT~
more_than_x0_wr_to_rd => ~NO_FANOUT~
more_than_x0_wr_to_pch => ~NO_FANOUT~
more_than_x0_rd_ap_to_act => ~NO_FANOUT~
more_than_x0_wr_ap_to_act => ~NO_FANOUT~
more_than_x0_pch_to_act => ~NO_FANOUT~
more_than_x0_act_to_act_diff_bank => ~NO_FANOUT~
more_than_x0_four_act_to_act => ~NO_FANOUT~
less_than_x0_act_to_rdwr => always35.IN1
less_than_x0_act_to_rdwr => always42.IN1
less_than_x0_act_to_rdwr => always49.IN1
less_than_x0_act_to_rdwr => always56.IN1
less_than_x0_act_to_rdwr => always63.IN1
less_than_x0_act_to_pch => ~NO_FANOUT~
less_than_x0_act_to_act => ~NO_FANOUT~
less_than_x0_rd_to_rd => ~NO_FANOUT~
less_than_x0_rd_to_wr => ~NO_FANOUT~
less_than_x0_rd_to_wr_bc => ~NO_FANOUT~
less_than_x0_rd_to_pch => ~NO_FANOUT~
less_than_x0_wr_to_wr => ~NO_FANOUT~
less_than_x0_wr_to_rd => ~NO_FANOUT~
less_than_x0_wr_to_rd_diff_chips => ~NO_FANOUT~
less_than_x0_wr_to_pch => ~NO_FANOUT~
less_than_x0_rd_ap_to_act => ~NO_FANOUT~
less_than_x0_wr_ap_to_act => ~NO_FANOUT~
less_than_x0_pch_to_act => ~NO_FANOUT~
less_than_x0_act_to_act_diff_bank => ~NO_FANOUT~
less_than_x0_four_act_to_act => ~NO_FANOUT~
more_than_x1_act_to_rdwr => always35.IN1
more_than_x1_act_to_rdwr => always42.IN1
more_than_x1_act_to_rdwr => always49.IN1
more_than_x1_act_to_rdwr => always56.IN1
more_than_x1_act_to_rdwr => always63.IN1
more_than_x1_act_to_pch => ~NO_FANOUT~
more_than_x1_act_to_act => ~NO_FANOUT~
more_than_x1_rd_to_rd => ~NO_FANOUT~
more_than_x1_rd_to_wr => ~NO_FANOUT~
more_than_x1_rd_to_wr_bc => ~NO_FANOUT~
more_than_x1_rd_to_pch => always38.IN1
more_than_x1_rd_to_pch => always45.IN1
more_than_x1_rd_to_pch => always52.IN1
more_than_x1_rd_to_pch => always59.IN1
more_than_x1_rd_to_pch => always66.IN1
more_than_x1_wr_to_wr => ~NO_FANOUT~
more_than_x1_wr_to_rd => ~NO_FANOUT~
more_than_x1_wr_to_pch => always38.IN1
more_than_x1_wr_to_pch => always45.IN1
more_than_x1_wr_to_pch => always52.IN1
more_than_x1_wr_to_pch => always59.IN1
more_than_x1_wr_to_pch => always66.IN1
more_than_x1_rd_ap_to_act => ~NO_FANOUT~
more_than_x1_wr_ap_to_act => ~NO_FANOUT~
more_than_x1_pch_to_act => ~NO_FANOUT~
more_than_x1_act_to_act_diff_bank => always65.IN1
more_than_x1_four_act_to_act => ~NO_FANOUT~
less_than_x1_act_to_rdwr => always35.IN1
less_than_x1_act_to_rdwr => always42.IN1
less_than_x1_act_to_rdwr => always49.IN1
less_than_x1_act_to_rdwr => always56.IN1
less_than_x1_act_to_rdwr => always63.IN1
less_than_x1_act_to_pch => ~NO_FANOUT~
less_than_x1_act_to_act => ~NO_FANOUT~
less_than_x1_rd_to_rd => ~NO_FANOUT~
less_than_x1_rd_to_wr => ~NO_FANOUT~
less_than_x1_rd_to_wr_bc => ~NO_FANOUT~
less_than_x1_rd_to_pch => ~NO_FANOUT~
less_than_x1_wr_to_wr => ~NO_FANOUT~
less_than_x1_wr_to_rd => ~NO_FANOUT~
less_than_x1_wr_to_rd_diff_chips => ~NO_FANOUT~
less_than_x1_wr_to_pch => ~NO_FANOUT~
less_than_x1_rd_ap_to_act => ~NO_FANOUT~
less_than_x1_wr_ap_to_act => ~NO_FANOUT~
less_than_x1_pch_to_act => ~NO_FANOUT~
less_than_x1_act_to_act_diff_bank => ~NO_FANOUT~
less_than_x1_four_act_to_act => ~NO_FANOUT~
more_than_x2_act_to_rdwr => always35.IN1
more_than_x2_act_to_rdwr => always42.IN1
more_than_x2_act_to_rdwr => always49.IN1
more_than_x2_act_to_rdwr => always56.IN1
more_than_x2_act_to_rdwr => always63.IN1
more_than_x2_act_to_pch => ~NO_FANOUT~
more_than_x2_act_to_act => ~NO_FANOUT~
more_than_x2_rd_to_rd => always64.IN1
more_than_x2_rd_to_wr => always63.IN1
more_than_x2_rd_to_wr_bc => always63.IN1
more_than_x2_rd_to_pch => always38.IN1
more_than_x2_rd_to_pch => always45.IN1
more_than_x2_rd_to_pch => always52.IN1
more_than_x2_rd_to_pch => always59.IN1
more_than_x2_rd_to_pch => always66.IN1
more_than_x2_wr_to_wr => always63.IN1
more_than_x2_wr_to_rd => always64.IN1
more_than_x2_wr_to_pch => always38.IN1
more_than_x2_wr_to_pch => always45.IN1
more_than_x2_wr_to_pch => always52.IN1
more_than_x2_wr_to_pch => always59.IN1
more_than_x2_wr_to_pch => always66.IN1
more_than_x2_rd_ap_to_act => ~NO_FANOUT~
more_than_x2_wr_ap_to_act => ~NO_FANOUT~
more_than_x2_pch_to_act => ~NO_FANOUT~
more_than_x2_act_to_act_diff_bank => ~NO_FANOUT~
more_than_x2_four_act_to_act => ~NO_FANOUT~
less_than_x2_act_to_rdwr => ~NO_FANOUT~
less_than_x2_act_to_pch => ~NO_FANOUT~
less_than_x2_act_to_act => ~NO_FANOUT~
less_than_x2_rd_to_rd => ~NO_FANOUT~
less_than_x2_rd_to_wr => ~NO_FANOUT~
less_than_x2_rd_to_wr_bc => ~NO_FANOUT~
less_than_x2_rd_to_pch => ~NO_FANOUT~
less_than_x2_wr_to_wr => ~NO_FANOUT~
less_than_x2_wr_to_rd => ~NO_FANOUT~
less_than_x2_wr_to_rd_diff_chips => ~NO_FANOUT~
less_than_x2_wr_to_pch => ~NO_FANOUT~
less_than_x2_rd_ap_to_act => ~NO_FANOUT~
less_than_x2_wr_ap_to_act => ~NO_FANOUT~
less_than_x2_pch_to_act => ~NO_FANOUT~
less_than_x2_act_to_act_diff_bank => ~NO_FANOUT~
less_than_x2_four_act_to_act => ~NO_FANOUT~
read_dqs_ready => out_cmd_can_read.IN0
write_dqs_ready => out_cmd_can_write.DATAB
write_dqs_ready => out_cmd_can_write.DATAB
write_dqs_ready => out_cmd_can_write.DATAB
write_dqs_ready => out_cmd_can_write.DATAB
write_dqs_ready => out_cmd_can_write.DATAB
write_dqs_ready => out_cmd_can_write.DATAB
write_dqs_ready => out_cmd_can_write.DATAB
write_dqs_ready => out_cmd_can_write.DATAB
write_dqs_ready => out_cmd_can_write.DATAB
write_dqs_ready => out_cmd_can_write.DATAB
write_to_read_finish_twtr[0] => out_cmd_can_read.IN1
in_cs_all_banks_closed[0] => out_cs_all_banks_closed.DATAA
in_cs_can_precharge_all[0] => out_cs_can_precharge_all.DATAA
in_cs_can_refresh[0] => out_cs_can_refresh.DATAA
in_cs_can_self_refresh[0] => out_cs_can_self_refresh.DATAA
in_cs_can_power_down[0] => out_cs_can_power_down.DATAA
in_cs_can_exit_power_saving_mode[0] => out_cs_can_exit_power_saving_mode[0]~reg0.DATAIN
in_cs_zq_cal_req[0] => out_cs_zq_cal_req[0].DATAIN
in_cs_power_down_req[0] => out_cs_power_down_req[0].DATAIN
in_cs_refresh_req[0] => out_cs_refresh_req[0].DATAIN
in_cmd_bank_is_open[0] => out_cmd_bank_is_open.DATAA
in_cmd_bank_is_open[1] => out_cmd_bank_is_open.DATAA
in_cmd_bank_is_open[2] => out_cmd_bank_is_open.DATAA
in_cmd_bank_is_open[3] => out_cmd_bank_is_open.DATAA
in_cmd_bank_is_open[4] => out_cmd_bank_is_open.DATAA
in_cmd_row_is_open[0] => ~NO_FANOUT~
in_cmd_row_is_open[1] => ~NO_FANOUT~
in_cmd_row_is_open[2] => ~NO_FANOUT~
in_cmd_row_is_open[3] => ~NO_FANOUT~
in_cmd_row_is_open[4] => ~NO_FANOUT~
in_cmd_can_write[0] => out_cmd_can_write.DATAA
in_cmd_can_write[1] => out_cmd_can_write.DATAA
in_cmd_can_write[2] => out_cmd_can_write.DATAA
in_cmd_can_write[3] => out_cmd_can_write.DATAA
in_cmd_can_write[4] => out_cmd_can_write.DATAA
in_cmd_can_read[0] => out_cmd_can_read.DATAA
in_cmd_can_read[1] => out_cmd_can_read.DATAA
in_cmd_can_read[2] => out_cmd_can_read.DATAA
in_cmd_can_read[3] => out_cmd_can_read.DATAA
in_cmd_can_read[4] => out_cmd_can_read.DATAA
in_cmd_can_activate[0] => out_cmd_can_activate.DATAA
in_cmd_can_activate[1] => out_cmd_can_activate.DATAA
in_cmd_can_activate[2] => out_cmd_can_activate.DATAA
in_cmd_can_activate[3] => out_cmd_can_activate.DATAA
in_cmd_can_activate[4] => out_cmd_can_activate.DATAA
in_cmd_can_precharge[0] => out_cmd_can_precharge.DATAA
in_cmd_can_precharge[1] => out_cmd_can_precharge.DATAA
in_cmd_can_precharge[2] => out_cmd_can_precharge.DATAA
in_cmd_can_precharge[3] => out_cmd_can_precharge.DATAA
in_cmd_can_precharge[4] => out_cmd_can_precharge.DATAA
in_cmd_info_valid[0] => out_cmd_info_valid[0]~reg0.DATAIN
in_cmd_info_valid[1] => out_cmd_info_valid[1]~reg0.DATAIN
in_cmd_info_valid[2] => out_cmd_info_valid[2]~reg0.DATAIN
in_cmd_info_valid[3] => out_cmd_info_valid[3]~reg0.DATAIN
in_cmd_info_valid[4] => out_cmd_info_valid[4]~reg0.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst
ctl_clk => less_than_5_four_act_to_act~reg0.CLK
ctl_clk => less_than_5_act_to_act_diff_bank~reg0.CLK
ctl_clk => less_than_5_pch_to_act~reg0.CLK
ctl_clk => less_than_5_wr_ap_to_act~reg0.CLK
ctl_clk => less_than_5_rd_ap_to_act~reg0.CLK
ctl_clk => less_than_5_wr_to_pch~reg0.CLK
ctl_clk => less_than_5_wr_to_rd_diff_chips~reg0.CLK
ctl_clk => less_than_5_wr_to_rd~reg0.CLK
ctl_clk => less_than_5_wr_to_wr~reg0.CLK
ctl_clk => less_than_5_rd_to_pch~reg0.CLK
ctl_clk => less_than_5_rd_to_wr_bc~reg0.CLK
ctl_clk => less_than_5_rd_to_wr~reg0.CLK
ctl_clk => less_than_5_rd_to_rd~reg0.CLK
ctl_clk => less_than_5_act_to_act~reg0.CLK
ctl_clk => less_than_5_act_to_pch~reg0.CLK
ctl_clk => less_than_5_act_to_rdwr~reg0.CLK
ctl_clk => more_than_5_four_act_to_act~reg0.CLK
ctl_clk => more_than_5_act_to_act_diff_bank~reg0.CLK
ctl_clk => more_than_5_pch_to_act~reg0.CLK
ctl_clk => more_than_5_wr_ap_to_act~reg0.CLK
ctl_clk => more_than_5_rd_ap_to_act~reg0.CLK
ctl_clk => more_than_5_wr_to_pch~reg0.CLK
ctl_clk => more_than_5_wr_to_rd~reg0.CLK
ctl_clk => more_than_5_wr_to_wr~reg0.CLK
ctl_clk => more_than_5_rd_to_pch~reg0.CLK
ctl_clk => more_than_5_rd_to_wr_bc~reg0.CLK
ctl_clk => more_than_5_rd_to_wr~reg0.CLK
ctl_clk => more_than_5_rd_to_rd~reg0.CLK
ctl_clk => more_than_5_act_to_act~reg0.CLK
ctl_clk => more_than_5_act_to_pch~reg0.CLK
ctl_clk => more_than_5_act_to_rdwr~reg0.CLK
ctl_clk => less_than_4_four_act_to_act~reg0.CLK
ctl_clk => less_than_4_act_to_act_diff_bank~reg0.CLK
ctl_clk => less_than_4_pch_to_act~reg0.CLK
ctl_clk => less_than_4_wr_ap_to_act~reg0.CLK
ctl_clk => less_than_4_rd_ap_to_act~reg0.CLK
ctl_clk => less_than_4_wr_to_pch~reg0.CLK
ctl_clk => less_than_4_wr_to_rd_diff_chips~reg0.CLK
ctl_clk => less_than_4_wr_to_rd~reg0.CLK
ctl_clk => less_than_4_wr_to_wr~reg0.CLK
ctl_clk => less_than_4_rd_to_pch~reg0.CLK
ctl_clk => less_than_4_rd_to_wr_bc~reg0.CLK
ctl_clk => less_than_4_rd_to_wr~reg0.CLK
ctl_clk => less_than_4_rd_to_rd~reg0.CLK
ctl_clk => less_than_4_act_to_act~reg0.CLK
ctl_clk => less_than_4_act_to_pch~reg0.CLK
ctl_clk => less_than_4_act_to_rdwr~reg0.CLK
ctl_clk => more_than_4_four_act_to_act~reg0.CLK
ctl_clk => more_than_4_act_to_act_diff_bank~reg0.CLK
ctl_clk => more_than_4_pch_to_act~reg0.CLK
ctl_clk => more_than_4_wr_ap_to_act~reg0.CLK
ctl_clk => more_than_4_rd_ap_to_act~reg0.CLK
ctl_clk => more_than_4_wr_to_pch~reg0.CLK
ctl_clk => more_than_4_wr_to_rd~reg0.CLK
ctl_clk => more_than_4_wr_to_wr~reg0.CLK
ctl_clk => more_than_4_rd_to_pch~reg0.CLK
ctl_clk => more_than_4_rd_to_wr_bc~reg0.CLK
ctl_clk => more_than_4_rd_to_wr~reg0.CLK
ctl_clk => more_than_4_rd_to_rd~reg0.CLK
ctl_clk => more_than_4_act_to_act~reg0.CLK
ctl_clk => more_than_4_act_to_pch~reg0.CLK
ctl_clk => more_than_4_act_to_rdwr~reg0.CLK
ctl_clk => less_than_3_four_act_to_act~reg0.CLK
ctl_clk => less_than_3_act_to_act_diff_bank~reg0.CLK
ctl_clk => less_than_3_pch_to_act~reg0.CLK
ctl_clk => less_than_3_wr_ap_to_act~reg0.CLK
ctl_clk => less_than_3_rd_ap_to_act~reg0.CLK
ctl_clk => less_than_3_wr_to_pch~reg0.CLK
ctl_clk => less_than_3_wr_to_rd_diff_chips~reg0.CLK
ctl_clk => less_than_3_wr_to_rd~reg0.CLK
ctl_clk => less_than_3_wr_to_wr~reg0.CLK
ctl_clk => less_than_3_rd_to_pch~reg0.CLK
ctl_clk => less_than_3_rd_to_wr_bc~reg0.CLK
ctl_clk => less_than_3_rd_to_wr~reg0.CLK
ctl_clk => less_than_3_rd_to_rd~reg0.CLK
ctl_clk => less_than_3_act_to_act~reg0.CLK
ctl_clk => less_than_3_act_to_pch~reg0.CLK
ctl_clk => less_than_3_act_to_rdwr~reg0.CLK
ctl_clk => more_than_3_four_act_to_act~reg0.CLK
ctl_clk => more_than_3_act_to_act_diff_bank~reg0.CLK
ctl_clk => more_than_3_pch_to_act~reg0.CLK
ctl_clk => more_than_3_wr_ap_to_act~reg0.CLK
ctl_clk => more_than_3_rd_ap_to_act~reg0.CLK
ctl_clk => more_than_3_wr_to_pch~reg0.CLK
ctl_clk => more_than_3_wr_to_rd~reg0.CLK
ctl_clk => more_than_3_wr_to_wr~reg0.CLK
ctl_clk => more_than_3_rd_to_pch~reg0.CLK
ctl_clk => more_than_3_rd_to_wr_bc~reg0.CLK
ctl_clk => more_than_3_rd_to_wr~reg0.CLK
ctl_clk => more_than_3_rd_to_rd~reg0.CLK
ctl_clk => more_than_3_act_to_act~reg0.CLK
ctl_clk => more_than_3_act_to_pch~reg0.CLK
ctl_clk => more_than_3_act_to_rdwr~reg0.CLK
ctl_clk => less_than_2_four_act_to_act~reg0.CLK
ctl_clk => less_than_2_act_to_act_diff_bank~reg0.CLK
ctl_clk => less_than_2_pch_to_act~reg0.CLK
ctl_clk => less_than_2_wr_ap_to_act~reg0.CLK
ctl_clk => less_than_2_rd_ap_to_act~reg0.CLK
ctl_clk => less_than_2_wr_to_pch~reg0.CLK
ctl_clk => less_than_2_wr_to_rd_diff_chips~reg0.CLK
ctl_clk => less_than_2_wr_to_rd~reg0.CLK
ctl_clk => less_than_2_wr_to_wr~reg0.CLK
ctl_clk => less_than_2_rd_to_pch~reg0.CLK
ctl_clk => less_than_2_rd_to_wr_bc~reg0.CLK
ctl_clk => less_than_2_rd_to_wr~reg0.CLK
ctl_clk => less_than_2_rd_to_rd~reg0.CLK
ctl_clk => less_than_2_act_to_act~reg0.CLK
ctl_clk => less_than_2_act_to_pch~reg0.CLK
ctl_clk => less_than_2_act_to_rdwr~reg0.CLK
ctl_clk => more_than_2_four_act_to_act~reg0.CLK
ctl_clk => more_than_2_act_to_act_diff_bank~reg0.CLK
ctl_clk => more_than_2_pch_to_act~reg0.CLK
ctl_clk => more_than_2_wr_ap_to_act~reg0.CLK
ctl_clk => more_than_2_rd_ap_to_act~reg0.CLK
ctl_clk => more_than_2_wr_to_pch~reg0.CLK
ctl_clk => more_than_2_wr_to_rd~reg0.CLK
ctl_clk => more_than_2_wr_to_wr~reg0.CLK
ctl_clk => more_than_2_rd_to_pch~reg0.CLK
ctl_clk => more_than_2_rd_to_wr_bc~reg0.CLK
ctl_clk => more_than_2_rd_to_wr~reg0.CLK
ctl_clk => more_than_2_rd_to_rd~reg0.CLK
ctl_clk => more_than_2_act_to_act~reg0.CLK
ctl_clk => more_than_2_act_to_pch~reg0.CLK
ctl_clk => more_than_2_act_to_rdwr~reg0.CLK
ctl_clk => add_lat_on~reg0.CLK
ctl_clk => temp_wr_to_rd_diff_chips[0].CLK
ctl_clk => temp_wr_to_rd_diff_chips[1].CLK
ctl_clk => temp_wr_to_rd_diff_chips[2].CLK
ctl_clk => temp_wr_to_rd_diff_chips[3].CLK
ctl_clk => temp_wr_to_rd_diff_chips[4].CLK
ctl_clk => temp_wr_to_pch[0].CLK
ctl_clk => temp_wr_to_pch[1].CLK
ctl_clk => temp_wr_to_pch[2].CLK
ctl_clk => temp_wr_to_pch[3].CLK
ctl_clk => temp_wr_to_pch[4].CLK
ctl_clk => temp_wr_to_pch[5].CLK
ctl_clk => temp_rd_to_pch[0].CLK
ctl_clk => temp_rd_to_pch[1].CLK
ctl_clk => temp_rd_to_pch[2].CLK
ctl_clk => temp_rd_to_pch[3].CLK
ctl_clk => temp_rd_to_pch[4].CLK
ctl_clk => srf_to_zq[0]~reg0.CLK
ctl_clk => srf_to_zq[1]~reg0.CLK
ctl_clk => srf_to_zq[2]~reg0.CLK
ctl_clk => srf_to_zq[3]~reg0.CLK
ctl_clk => srf_to_zq[4]~reg0.CLK
ctl_clk => srf_to_zq[5]~reg0.CLK
ctl_clk => srf_to_zq[6]~reg0.CLK
ctl_clk => srf_to_zq[7]~reg0.CLK
ctl_clk => srf_to_zq[8]~reg0.CLK
ctl_clk => srf_to_zq[9]~reg0.CLK
ctl_clk => finish_wr[0]~reg0.CLK
ctl_clk => finish_wr[1]~reg0.CLK
ctl_clk => finish_wr[2]~reg0.CLK
ctl_clk => finish_wr[3]~reg0.CLK
ctl_clk => finish_wr[4]~reg0.CLK
ctl_clk => finish_wr[5]~reg0.CLK
ctl_clk => finish_rd[0]~reg0.CLK
ctl_clk => finish_rd[1]~reg0.CLK
ctl_clk => finish_rd[2]~reg0.CLK
ctl_clk => finish_rd[3]~reg0.CLK
ctl_clk => finish_rd[4]~reg0.CLK
ctl_clk => finish_rd[5]~reg0.CLK
ctl_clk => pch_all_to_valid[0]~reg0.CLK
ctl_clk => pch_all_to_valid[1]~reg0.CLK
ctl_clk => pch_all_to_valid[2]~reg0.CLK
ctl_clk => pch_all_to_valid[3]~reg0.CLK
ctl_clk => wr_to_rd_diff_chips[0]~reg0.CLK
ctl_clk => wr_to_rd_diff_chips[1]~reg0.CLK
ctl_clk => wr_to_rd_diff_chips[2]~reg0.CLK
ctl_clk => wr_to_rd_diff_chips[3]~reg0.CLK
ctl_clk => wr_to_rd_diff_chips[4]~reg0.CLK
ctl_clk => wr_ap_to_act[0]~reg0.CLK
ctl_clk => wr_ap_to_act[1]~reg0.CLK
ctl_clk => wr_ap_to_act[2]~reg0.CLK
ctl_clk => wr_ap_to_act[3]~reg0.CLK
ctl_clk => wr_ap_to_act[4]~reg0.CLK
ctl_clk => wr_ap_to_act[5]~reg0.CLK
ctl_clk => wr_to_pch[0]~reg0.CLK
ctl_clk => wr_to_pch[1]~reg0.CLK
ctl_clk => wr_to_pch[2]~reg0.CLK
ctl_clk => wr_to_pch[3]~reg0.CLK
ctl_clk => wr_to_pch[4]~reg0.CLK
ctl_clk => wr_to_rd[0]~reg0.CLK
ctl_clk => wr_to_rd[1]~reg0.CLK
ctl_clk => wr_to_rd[2]~reg0.CLK
ctl_clk => wr_to_rd[3]~reg0.CLK
ctl_clk => wr_to_rd[4]~reg0.CLK
ctl_clk => wr_to_wr[0]~reg0.CLK
ctl_clk => wr_to_wr[1]~reg0.CLK
ctl_clk => wr_to_wr[2]~reg0.CLK
ctl_clk => rd_ap_to_act[0]~reg0.CLK
ctl_clk => rd_ap_to_act[1]~reg0.CLK
ctl_clk => rd_ap_to_act[2]~reg0.CLK
ctl_clk => rd_ap_to_act[3]~reg0.CLK
ctl_clk => rd_ap_to_act[4]~reg0.CLK
ctl_clk => rd_to_pch[0]~reg0.CLK
ctl_clk => rd_to_pch[1]~reg0.CLK
ctl_clk => rd_to_pch[2]~reg0.CLK
ctl_clk => rd_to_pch[3]~reg0.CLK
ctl_clk => rd_to_wr_bc[0]~reg0.CLK
ctl_clk => rd_to_wr_bc[1]~reg0.CLK
ctl_clk => rd_to_wr_bc[2]~reg0.CLK
ctl_clk => rd_to_wr_bc[3]~reg0.CLK
ctl_clk => rd_to_wr[0]~reg0.CLK
ctl_clk => rd_to_wr[1]~reg0.CLK
ctl_clk => rd_to_wr[2]~reg0.CLK
ctl_clk => rd_to_wr[3]~reg0.CLK
ctl_clk => rd_to_wr[4]~reg0.CLK
ctl_clk => rd_to_rd[0]~reg0.CLK
ctl_clk => rd_to_rd[1]~reg0.CLK
ctl_clk => rd_to_rd[2]~reg0.CLK
ctl_clk => pch_to_act[0]~reg0.CLK
ctl_clk => pch_to_act[1]~reg0.CLK
ctl_clk => pch_to_act[2]~reg0.CLK
ctl_clk => pch_to_act[3]~reg0.CLK
ctl_clk => temp_four_act_to_act[0].CLK
ctl_clk => temp_four_act_to_act[1].CLK
ctl_clk => temp_four_act_to_act[2].CLK
ctl_clk => temp_four_act_to_act[3].CLK
ctl_clk => temp_four_act_to_act[4].CLK
ctl_clk => temp_four_act_to_act[5].CLK
ctl_clk => four_act_to_act[0]~reg0.CLK
ctl_clk => four_act_to_act[1]~reg0.CLK
ctl_clk => four_act_to_act[2]~reg0.CLK
ctl_clk => four_act_to_act[3]~reg0.CLK
ctl_clk => four_act_to_act[4]~reg0.CLK
ctl_clk => four_act_to_act[5]~reg0.CLK
ctl_clk => act_to_act_diff_bank[0]~reg0.CLK
ctl_clk => act_to_act_diff_bank[1]~reg0.CLK
ctl_clk => act_to_act_diff_bank[2]~reg0.CLK
ctl_clk => act_to_act_diff_bank[3]~reg0.CLK
ctl_clk => pdn_period[0]~reg0.CLK
ctl_clk => pdn_period[1]~reg0.CLK
ctl_clk => pdn_period[2]~reg0.CLK
ctl_clk => pdn_period[3]~reg0.CLK
ctl_clk => pdn_period[4]~reg0.CLK
ctl_clk => pdn_period[5]~reg0.CLK
ctl_clk => pdn_period[6]~reg0.CLK
ctl_clk => pdn_period[7]~reg0.CLK
ctl_clk => pdn_period[8]~reg0.CLK
ctl_clk => pdn_period[9]~reg0.CLK
ctl_clk => pdn_period[10]~reg0.CLK
ctl_clk => pdn_period[11]~reg0.CLK
ctl_clk => pdn_period[12]~reg0.CLK
ctl_clk => pdn_period[13]~reg0.CLK
ctl_clk => pdn_period[14]~reg0.CLK
ctl_clk => pdn_period[15]~reg0.CLK
ctl_clk => arf_period[0]~reg0.CLK
ctl_clk => arf_period[1]~reg0.CLK
ctl_clk => arf_period[2]~reg0.CLK
ctl_clk => arf_period[3]~reg0.CLK
ctl_clk => arf_period[4]~reg0.CLK
ctl_clk => arf_period[5]~reg0.CLK
ctl_clk => arf_period[6]~reg0.CLK
ctl_clk => arf_period[7]~reg0.CLK
ctl_clk => arf_period[8]~reg0.CLK
ctl_clk => arf_period[9]~reg0.CLK
ctl_clk => arf_period[10]~reg0.CLK
ctl_clk => arf_period[11]~reg0.CLK
ctl_clk => arf_period[12]~reg0.CLK
ctl_clk => srf_to_valid[0]~reg0.CLK
ctl_clk => srf_to_valid[1]~reg0.CLK
ctl_clk => srf_to_valid[2]~reg0.CLK
ctl_clk => srf_to_valid[3]~reg0.CLK
ctl_clk => srf_to_valid[4]~reg0.CLK
ctl_clk => srf_to_valid[5]~reg0.CLK
ctl_clk => srf_to_valid[6]~reg0.CLK
ctl_clk => srf_to_valid[7]~reg0.CLK
ctl_clk => srf_to_valid[8]~reg0.CLK
ctl_clk => srf_to_valid[9]~reg0.CLK
ctl_clk => pdn_to_valid[0]~reg0.CLK
ctl_clk => pdn_to_valid[1]~reg0.CLK
ctl_clk => arf_to_valid[0]~reg0.CLK
ctl_clk => arf_to_valid[1]~reg0.CLK
ctl_clk => arf_to_valid[2]~reg0.CLK
ctl_clk => arf_to_valid[3]~reg0.CLK
ctl_clk => arf_to_valid[4]~reg0.CLK
ctl_clk => arf_to_valid[5]~reg0.CLK
ctl_clk => arf_to_valid[6]~reg0.CLK
ctl_clk => arf_to_valid[7]~reg0.CLK
ctl_clk => act_to_act[0]~reg0.CLK
ctl_clk => act_to_act[1]~reg0.CLK
ctl_clk => act_to_act[2]~reg0.CLK
ctl_clk => act_to_act[3]~reg0.CLK
ctl_clk => act_to_act[4]~reg0.CLK
ctl_clk => act_to_act[5]~reg0.CLK
ctl_clk => act_to_pch[0]~reg0.CLK
ctl_clk => act_to_pch[1]~reg0.CLK
ctl_clk => act_to_pch[2]~reg0.CLK
ctl_clk => act_to_pch[3]~reg0.CLK
ctl_clk => act_to_pch[4]~reg0.CLK
ctl_clk => act_to_rdwr[0]~reg0.CLK
ctl_clk => act_to_rdwr[1]~reg0.CLK
ctl_clk => act_to_rdwr[2]~reg0.CLK
ctl_clk => act_to_rdwr[3]~reg0.CLK
ctl_reset_n => temp_wr_to_rd_diff_chips[0].ACLR
ctl_reset_n => temp_wr_to_rd_diff_chips[1].ACLR
ctl_reset_n => temp_wr_to_rd_diff_chips[2].ACLR
ctl_reset_n => temp_wr_to_rd_diff_chips[3].ACLR
ctl_reset_n => temp_wr_to_rd_diff_chips[4].ACLR
ctl_reset_n => temp_wr_to_pch[0].ACLR
ctl_reset_n => temp_wr_to_pch[1].ACLR
ctl_reset_n => temp_wr_to_pch[2].ACLR
ctl_reset_n => temp_wr_to_pch[3].ACLR
ctl_reset_n => temp_wr_to_pch[4].ACLR
ctl_reset_n => temp_wr_to_pch[5].ACLR
ctl_reset_n => temp_rd_to_pch[0].ACLR
ctl_reset_n => temp_rd_to_pch[1].ACLR
ctl_reset_n => temp_rd_to_pch[2].ACLR
ctl_reset_n => temp_rd_to_pch[3].ACLR
ctl_reset_n => temp_rd_to_pch[4].ACLR
ctl_reset_n => srf_to_zq[0]~reg0.ACLR
ctl_reset_n => srf_to_zq[1]~reg0.ACLR
ctl_reset_n => srf_to_zq[2]~reg0.ACLR
ctl_reset_n => srf_to_zq[3]~reg0.ACLR
ctl_reset_n => srf_to_zq[4]~reg0.ACLR
ctl_reset_n => srf_to_zq[5]~reg0.ACLR
ctl_reset_n => srf_to_zq[6]~reg0.ACLR
ctl_reset_n => srf_to_zq[7]~reg0.ACLR
ctl_reset_n => srf_to_zq[8]~reg0.ACLR
ctl_reset_n => srf_to_zq[9]~reg0.ACLR
ctl_reset_n => finish_wr[0]~reg0.ACLR
ctl_reset_n => finish_wr[1]~reg0.ACLR
ctl_reset_n => finish_wr[2]~reg0.ACLR
ctl_reset_n => finish_wr[3]~reg0.ACLR
ctl_reset_n => finish_wr[4]~reg0.ACLR
ctl_reset_n => finish_wr[5]~reg0.ACLR
ctl_reset_n => finish_rd[0]~reg0.ACLR
ctl_reset_n => finish_rd[1]~reg0.ACLR
ctl_reset_n => finish_rd[2]~reg0.ACLR
ctl_reset_n => finish_rd[3]~reg0.ACLR
ctl_reset_n => finish_rd[4]~reg0.ACLR
ctl_reset_n => finish_rd[5]~reg0.ACLR
ctl_reset_n => pch_all_to_valid[0]~reg0.ACLR
ctl_reset_n => pch_all_to_valid[1]~reg0.ACLR
ctl_reset_n => pch_all_to_valid[2]~reg0.ACLR
ctl_reset_n => pch_all_to_valid[3]~reg0.ACLR
ctl_reset_n => wr_to_rd_diff_chips[0]~reg0.ACLR
ctl_reset_n => wr_to_rd_diff_chips[1]~reg0.ACLR
ctl_reset_n => wr_to_rd_diff_chips[2]~reg0.ACLR
ctl_reset_n => wr_to_rd_diff_chips[3]~reg0.ACLR
ctl_reset_n => wr_to_rd_diff_chips[4]~reg0.ACLR
ctl_reset_n => wr_ap_to_act[0]~reg0.ACLR
ctl_reset_n => wr_ap_to_act[1]~reg0.ACLR
ctl_reset_n => wr_ap_to_act[2]~reg0.ACLR
ctl_reset_n => wr_ap_to_act[3]~reg0.ACLR
ctl_reset_n => wr_ap_to_act[4]~reg0.ACLR
ctl_reset_n => wr_ap_to_act[5]~reg0.ACLR
ctl_reset_n => wr_to_pch[0]~reg0.ACLR
ctl_reset_n => wr_to_pch[1]~reg0.ACLR
ctl_reset_n => wr_to_pch[2]~reg0.ACLR
ctl_reset_n => wr_to_pch[3]~reg0.ACLR
ctl_reset_n => wr_to_pch[4]~reg0.ACLR
ctl_reset_n => wr_to_rd[0]~reg0.ACLR
ctl_reset_n => wr_to_rd[1]~reg0.ACLR
ctl_reset_n => wr_to_rd[2]~reg0.ACLR
ctl_reset_n => wr_to_rd[3]~reg0.ACLR
ctl_reset_n => wr_to_rd[4]~reg0.ACLR
ctl_reset_n => wr_to_wr[0]~reg0.ACLR
ctl_reset_n => wr_to_wr[1]~reg0.ACLR
ctl_reset_n => wr_to_wr[2]~reg0.ACLR
ctl_reset_n => rd_ap_to_act[0]~reg0.ACLR
ctl_reset_n => rd_ap_to_act[1]~reg0.ACLR
ctl_reset_n => rd_ap_to_act[2]~reg0.ACLR
ctl_reset_n => rd_ap_to_act[3]~reg0.ACLR
ctl_reset_n => rd_ap_to_act[4]~reg0.ACLR
ctl_reset_n => rd_to_pch[0]~reg0.ACLR
ctl_reset_n => rd_to_pch[1]~reg0.ACLR
ctl_reset_n => rd_to_pch[2]~reg0.ACLR
ctl_reset_n => rd_to_pch[3]~reg0.ACLR
ctl_reset_n => rd_to_wr_bc[0]~reg0.ACLR
ctl_reset_n => rd_to_wr_bc[1]~reg0.ACLR
ctl_reset_n => rd_to_wr_bc[2]~reg0.ACLR
ctl_reset_n => rd_to_wr_bc[3]~reg0.ACLR
ctl_reset_n => rd_to_wr[0]~reg0.ACLR
ctl_reset_n => rd_to_wr[1]~reg0.ACLR
ctl_reset_n => rd_to_wr[2]~reg0.ACLR
ctl_reset_n => rd_to_wr[3]~reg0.ACLR
ctl_reset_n => rd_to_wr[4]~reg0.ACLR
ctl_reset_n => rd_to_rd[0]~reg0.ACLR
ctl_reset_n => rd_to_rd[1]~reg0.ACLR
ctl_reset_n => rd_to_rd[2]~reg0.ACLR
ctl_reset_n => temp_four_act_to_act[0].ACLR
ctl_reset_n => temp_four_act_to_act[1].ACLR
ctl_reset_n => temp_four_act_to_act[2].ACLR
ctl_reset_n => temp_four_act_to_act[3].ACLR
ctl_reset_n => temp_four_act_to_act[4].ACLR
ctl_reset_n => temp_four_act_to_act[5].ACLR
ctl_reset_n => four_act_to_act[0]~reg0.ACLR
ctl_reset_n => four_act_to_act[1]~reg0.ACLR
ctl_reset_n => four_act_to_act[2]~reg0.ACLR
ctl_reset_n => four_act_to_act[3]~reg0.ACLR
ctl_reset_n => four_act_to_act[4]~reg0.ACLR
ctl_reset_n => four_act_to_act[5]~reg0.ACLR
ctl_reset_n => act_to_act_diff_bank[0]~reg0.ACLR
ctl_reset_n => act_to_act_diff_bank[1]~reg0.ACLR
ctl_reset_n => act_to_act_diff_bank[2]~reg0.ACLR
ctl_reset_n => act_to_act_diff_bank[3]~reg0.ACLR
ctl_reset_n => pdn_period[0]~reg0.ACLR
ctl_reset_n => pdn_period[1]~reg0.ACLR
ctl_reset_n => pdn_period[2]~reg0.ACLR
ctl_reset_n => pdn_period[3]~reg0.ACLR
ctl_reset_n => pdn_period[4]~reg0.ACLR
ctl_reset_n => pdn_period[5]~reg0.ACLR
ctl_reset_n => pdn_period[6]~reg0.ACLR
ctl_reset_n => pdn_period[7]~reg0.ACLR
ctl_reset_n => pdn_period[8]~reg0.ACLR
ctl_reset_n => pdn_period[9]~reg0.ACLR
ctl_reset_n => pdn_period[10]~reg0.ACLR
ctl_reset_n => pdn_period[11]~reg0.ACLR
ctl_reset_n => pdn_period[12]~reg0.ACLR
ctl_reset_n => pdn_period[13]~reg0.ACLR
ctl_reset_n => pdn_period[14]~reg0.ACLR
ctl_reset_n => pdn_period[15]~reg0.ACLR
ctl_reset_n => arf_period[0]~reg0.ACLR
ctl_reset_n => arf_period[1]~reg0.ACLR
ctl_reset_n => arf_period[2]~reg0.ACLR
ctl_reset_n => arf_period[3]~reg0.ACLR
ctl_reset_n => arf_period[4]~reg0.ACLR
ctl_reset_n => arf_period[5]~reg0.ACLR
ctl_reset_n => arf_period[6]~reg0.ACLR
ctl_reset_n => arf_period[7]~reg0.ACLR
ctl_reset_n => arf_period[8]~reg0.ACLR
ctl_reset_n => arf_period[9]~reg0.ACLR
ctl_reset_n => arf_period[10]~reg0.ACLR
ctl_reset_n => arf_period[11]~reg0.ACLR
ctl_reset_n => arf_period[12]~reg0.ACLR
ctl_reset_n => srf_to_valid[0]~reg0.ACLR
ctl_reset_n => srf_to_valid[1]~reg0.ACLR
ctl_reset_n => srf_to_valid[2]~reg0.ACLR
ctl_reset_n => srf_to_valid[3]~reg0.ACLR
ctl_reset_n => srf_to_valid[4]~reg0.ACLR
ctl_reset_n => srf_to_valid[5]~reg0.ACLR
ctl_reset_n => srf_to_valid[6]~reg0.ACLR
ctl_reset_n => srf_to_valid[7]~reg0.ACLR
ctl_reset_n => srf_to_valid[8]~reg0.ACLR
ctl_reset_n => srf_to_valid[9]~reg0.ACLR
ctl_reset_n => pdn_to_valid[0]~reg0.ACLR
ctl_reset_n => pdn_to_valid[1]~reg0.ACLR
ctl_reset_n => arf_to_valid[0]~reg0.ACLR
ctl_reset_n => arf_to_valid[1]~reg0.ACLR
ctl_reset_n => arf_to_valid[2]~reg0.ACLR
ctl_reset_n => arf_to_valid[3]~reg0.ACLR
ctl_reset_n => arf_to_valid[4]~reg0.ACLR
ctl_reset_n => arf_to_valid[5]~reg0.ACLR
ctl_reset_n => arf_to_valid[6]~reg0.ACLR
ctl_reset_n => arf_to_valid[7]~reg0.ACLR
ctl_reset_n => act_to_act[0]~reg0.ACLR
ctl_reset_n => act_to_act[1]~reg0.ACLR
ctl_reset_n => act_to_act[2]~reg0.ACLR
ctl_reset_n => act_to_act[3]~reg0.ACLR
ctl_reset_n => act_to_act[4]~reg0.ACLR
ctl_reset_n => act_to_act[5]~reg0.ACLR
ctl_reset_n => act_to_pch[0]~reg0.ACLR
ctl_reset_n => act_to_pch[1]~reg0.ACLR
ctl_reset_n => act_to_pch[2]~reg0.ACLR
ctl_reset_n => act_to_pch[3]~reg0.ACLR
ctl_reset_n => act_to_pch[4]~reg0.ACLR
ctl_reset_n => act_to_rdwr[0]~reg0.ACLR
ctl_reset_n => act_to_rdwr[1]~reg0.ACLR
ctl_reset_n => act_to_rdwr[2]~reg0.ACLR
ctl_reset_n => act_to_rdwr[3]~reg0.ACLR
ctl_reset_n => more_than_2_four_act_to_act~reg0.ACLR
ctl_reset_n => more_than_2_act_to_act_diff_bank~reg0.ACLR
ctl_reset_n => more_than_2_pch_to_act~reg0.ACLR
ctl_reset_n => more_than_2_wr_ap_to_act~reg0.ACLR
ctl_reset_n => more_than_2_rd_ap_to_act~reg0.ACLR
ctl_reset_n => more_than_2_wr_to_pch~reg0.ACLR
ctl_reset_n => more_than_2_wr_to_rd~reg0.ACLR
ctl_reset_n => more_than_2_wr_to_wr~reg0.ACLR
ctl_reset_n => more_than_2_rd_to_pch~reg0.ACLR
ctl_reset_n => more_than_2_rd_to_wr_bc~reg0.ACLR
ctl_reset_n => more_than_2_rd_to_wr~reg0.ACLR
ctl_reset_n => more_than_2_rd_to_rd~reg0.ACLR
ctl_reset_n => more_than_2_act_to_act~reg0.ACLR
ctl_reset_n => more_than_2_act_to_pch~reg0.ACLR
ctl_reset_n => more_than_2_act_to_rdwr~reg0.ACLR
ctl_reset_n => less_than_2_four_act_to_act~reg0.ACLR
ctl_reset_n => less_than_2_act_to_act_diff_bank~reg0.ACLR
ctl_reset_n => less_than_2_pch_to_act~reg0.ACLR
ctl_reset_n => less_than_2_wr_ap_to_act~reg0.ACLR
ctl_reset_n => less_than_2_rd_ap_to_act~reg0.ACLR
ctl_reset_n => less_than_2_wr_to_pch~reg0.ACLR
ctl_reset_n => less_than_2_wr_to_rd_diff_chips~reg0.ACLR
ctl_reset_n => less_than_2_wr_to_rd~reg0.ACLR
ctl_reset_n => less_than_2_wr_to_wr~reg0.ACLR
ctl_reset_n => less_than_2_rd_to_pch~reg0.ACLR
ctl_reset_n => less_than_2_rd_to_wr_bc~reg0.ACLR
ctl_reset_n => less_than_2_rd_to_wr~reg0.ACLR
ctl_reset_n => less_than_2_rd_to_rd~reg0.ACLR
ctl_reset_n => less_than_2_act_to_act~reg0.ACLR
ctl_reset_n => less_than_2_act_to_pch~reg0.ACLR
ctl_reset_n => less_than_2_act_to_rdwr~reg0.ACLR
ctl_reset_n => more_than_3_four_act_to_act~reg0.ACLR
ctl_reset_n => more_than_3_act_to_act_diff_bank~reg0.ACLR
ctl_reset_n => more_than_3_pch_to_act~reg0.ACLR
ctl_reset_n => more_than_3_wr_ap_to_act~reg0.ACLR
ctl_reset_n => more_than_3_rd_ap_to_act~reg0.ACLR
ctl_reset_n => more_than_3_wr_to_pch~reg0.ACLR
ctl_reset_n => more_than_3_wr_to_rd~reg0.ACLR
ctl_reset_n => more_than_3_wr_to_wr~reg0.ACLR
ctl_reset_n => more_than_3_rd_to_pch~reg0.ACLR
ctl_reset_n => more_than_3_rd_to_wr_bc~reg0.ACLR
ctl_reset_n => more_than_3_rd_to_wr~reg0.ACLR
ctl_reset_n => more_than_3_rd_to_rd~reg0.ACLR
ctl_reset_n => more_than_3_act_to_act~reg0.ACLR
ctl_reset_n => more_than_3_act_to_pch~reg0.ACLR
ctl_reset_n => more_than_3_act_to_rdwr~reg0.ACLR
ctl_reset_n => less_than_3_four_act_to_act~reg0.ACLR
ctl_reset_n => less_than_3_act_to_act_diff_bank~reg0.ACLR
ctl_reset_n => less_than_3_pch_to_act~reg0.ACLR
ctl_reset_n => less_than_3_wr_ap_to_act~reg0.ACLR
ctl_reset_n => less_than_3_rd_ap_to_act~reg0.ACLR
ctl_reset_n => less_than_3_wr_to_pch~reg0.ACLR
ctl_reset_n => less_than_3_wr_to_rd_diff_chips~reg0.ACLR
ctl_reset_n => less_than_3_wr_to_rd~reg0.ACLR
ctl_reset_n => less_than_3_wr_to_wr~reg0.ACLR
ctl_reset_n => less_than_3_rd_to_pch~reg0.ACLR
ctl_reset_n => less_than_3_rd_to_wr_bc~reg0.ACLR
ctl_reset_n => less_than_3_rd_to_wr~reg0.ACLR
ctl_reset_n => less_than_3_rd_to_rd~reg0.ACLR
ctl_reset_n => less_than_3_act_to_act~reg0.ACLR
ctl_reset_n => less_than_3_act_to_pch~reg0.ACLR
ctl_reset_n => less_than_3_act_to_rdwr~reg0.ACLR
ctl_reset_n => more_than_4_four_act_to_act~reg0.ACLR
ctl_reset_n => more_than_4_act_to_act_diff_bank~reg0.ACLR
ctl_reset_n => more_than_4_pch_to_act~reg0.ACLR
ctl_reset_n => more_than_4_wr_ap_to_act~reg0.ACLR
ctl_reset_n => more_than_4_rd_ap_to_act~reg0.ACLR
ctl_reset_n => more_than_4_wr_to_pch~reg0.ACLR
ctl_reset_n => more_than_4_wr_to_rd~reg0.ACLR
ctl_reset_n => more_than_4_wr_to_wr~reg0.ACLR
ctl_reset_n => more_than_4_rd_to_pch~reg0.ACLR
ctl_reset_n => more_than_4_rd_to_wr_bc~reg0.ACLR
ctl_reset_n => more_than_4_rd_to_wr~reg0.ACLR
ctl_reset_n => more_than_4_rd_to_rd~reg0.ACLR
ctl_reset_n => more_than_4_act_to_act~reg0.ACLR
ctl_reset_n => more_than_4_act_to_pch~reg0.ACLR
ctl_reset_n => more_than_4_act_to_rdwr~reg0.ACLR
ctl_reset_n => less_than_4_four_act_to_act~reg0.ACLR
ctl_reset_n => less_than_4_act_to_act_diff_bank~reg0.ACLR
ctl_reset_n => less_than_4_pch_to_act~reg0.ACLR
ctl_reset_n => less_than_4_wr_ap_to_act~reg0.ACLR
ctl_reset_n => less_than_4_rd_ap_to_act~reg0.ACLR
ctl_reset_n => less_than_4_wr_to_pch~reg0.ACLR
ctl_reset_n => less_than_4_wr_to_rd_diff_chips~reg0.ACLR
ctl_reset_n => less_than_4_wr_to_rd~reg0.ACLR
ctl_reset_n => less_than_4_wr_to_wr~reg0.ACLR
ctl_reset_n => less_than_4_rd_to_pch~reg0.ACLR
ctl_reset_n => less_than_4_rd_to_wr_bc~reg0.ACLR
ctl_reset_n => less_than_4_rd_to_wr~reg0.ACLR
ctl_reset_n => less_than_4_rd_to_rd~reg0.ACLR
ctl_reset_n => less_than_4_act_to_act~reg0.ACLR
ctl_reset_n => less_than_4_act_to_pch~reg0.ACLR
ctl_reset_n => less_than_4_act_to_rdwr~reg0.ACLR
ctl_reset_n => more_than_5_four_act_to_act~reg0.ACLR
ctl_reset_n => more_than_5_act_to_act_diff_bank~reg0.ACLR
ctl_reset_n => more_than_5_pch_to_act~reg0.ACLR
ctl_reset_n => more_than_5_wr_ap_to_act~reg0.ACLR
ctl_reset_n => more_than_5_rd_ap_to_act~reg0.ACLR
ctl_reset_n => more_than_5_wr_to_pch~reg0.ACLR
ctl_reset_n => more_than_5_wr_to_rd~reg0.ACLR
ctl_reset_n => more_than_5_wr_to_wr~reg0.ACLR
ctl_reset_n => more_than_5_rd_to_pch~reg0.ACLR
ctl_reset_n => more_than_5_rd_to_wr_bc~reg0.ACLR
ctl_reset_n => more_than_5_rd_to_wr~reg0.ACLR
ctl_reset_n => more_than_5_rd_to_rd~reg0.ACLR
ctl_reset_n => more_than_5_act_to_act~reg0.ACLR
ctl_reset_n => more_than_5_act_to_pch~reg0.ACLR
ctl_reset_n => more_than_5_act_to_rdwr~reg0.ACLR
ctl_reset_n => less_than_5_four_act_to_act~reg0.ACLR
ctl_reset_n => less_than_5_act_to_act_diff_bank~reg0.ACLR
ctl_reset_n => less_than_5_pch_to_act~reg0.ACLR
ctl_reset_n => less_than_5_wr_ap_to_act~reg0.ACLR
ctl_reset_n => less_than_5_rd_ap_to_act~reg0.ACLR
ctl_reset_n => less_than_5_wr_to_pch~reg0.ACLR
ctl_reset_n => less_than_5_wr_to_rd_diff_chips~reg0.ACLR
ctl_reset_n => less_than_5_wr_to_rd~reg0.ACLR
ctl_reset_n => less_than_5_wr_to_wr~reg0.ACLR
ctl_reset_n => less_than_5_rd_to_pch~reg0.ACLR
ctl_reset_n => less_than_5_rd_to_wr_bc~reg0.ACLR
ctl_reset_n => less_than_5_rd_to_wr~reg0.ACLR
ctl_reset_n => less_than_5_rd_to_rd~reg0.ACLR
ctl_reset_n => less_than_5_act_to_act~reg0.ACLR
ctl_reset_n => less_than_5_act_to_pch~reg0.ACLR
ctl_reset_n => less_than_5_act_to_rdwr~reg0.ACLR
ctl_reset_n => add_lat_on~reg0.ACLR
ctl_reset_n => pch_to_act[3]~reg0.ENA
ctl_reset_n => pch_to_act[2]~reg0.ENA
ctl_reset_n => pch_to_act[1]~reg0.ENA
ctl_reset_n => pch_to_act[0]~reg0.ENA
mem_cas_wr_lat[0] => ~NO_FANOUT~
mem_cas_wr_lat[1] => ~NO_FANOUT~
mem_cas_wr_lat[2] => ~NO_FANOUT~
mem_cas_wr_lat[3] => ~NO_FANOUT~
mem_add_lat[0] => LessThan0.IN64
mem_add_lat[0] => Add4.IN6
mem_add_lat[0] => Add7.IN4
mem_add_lat[0] => LessThan3.IN64
mem_add_lat[0] => Add1.IN4
mem_add_lat[0] => Equal0.IN31
mem_add_lat[1] => LessThan0.IN63
mem_add_lat[1] => Add4.IN5
mem_add_lat[1] => Add7.IN3
mem_add_lat[1] => LessThan3.IN63
mem_add_lat[1] => Add1.IN3
mem_add_lat[1] => Equal0.IN30
mem_add_lat[2] => LessThan0.IN62
mem_add_lat[2] => Add4.IN4
mem_add_lat[2] => Add7.IN2
mem_add_lat[2] => LessThan3.IN62
mem_add_lat[2] => Add1.IN2
mem_add_lat[2] => Equal0.IN29
mem_tcl[0] => Add7.IN8
mem_tcl[0] => Add16.IN8
mem_tcl[0] => Add22.IN5
mem_tcl[1] => Add7.IN7
mem_tcl[1] => Add16.IN7
mem_tcl[1] => Add22.IN4
mem_tcl[2] => Add7.IN6
mem_tcl[2] => Add16.IN6
mem_tcl[2] => Add22.IN3
mem_tcl[3] => Add7.IN5
mem_tcl[3] => Add16.IN5
mem_tcl[3] => Add22.IN2
mem_trrd[0] => act_to_act_diff_bank[0]~reg0.DATAIN
mem_trrd[1] => act_to_act_diff_bank[1]~reg0.DATAIN
mem_trrd[2] => act_to_act_diff_bank[2]~reg0.DATAIN
mem_trrd[3] => act_to_act_diff_bank[3]~reg0.DATAIN
mem_tfaw[0] => temp_four_act_to_act[0].DATAIN
mem_tfaw[1] => temp_four_act_to_act[1].DATAIN
mem_tfaw[2] => temp_four_act_to_act[2].DATAIN
mem_tfaw[3] => temp_four_act_to_act[3].DATAIN
mem_tfaw[4] => temp_four_act_to_act[4].DATAIN
mem_tfaw[5] => temp_four_act_to_act[5].DATAIN
mem_trfc[0] => arf_to_valid[0]~reg0.DATAIN
mem_trfc[1] => arf_to_valid[1]~reg0.DATAIN
mem_trfc[2] => arf_to_valid[2]~reg0.DATAIN
mem_trfc[3] => arf_to_valid[3]~reg0.DATAIN
mem_trfc[4] => arf_to_valid[4]~reg0.DATAIN
mem_trfc[5] => arf_to_valid[5]~reg0.DATAIN
mem_trfc[6] => arf_to_valid[6]~reg0.DATAIN
mem_trfc[7] => arf_to_valid[7]~reg0.DATAIN
mem_trefi[0] => arf_period[0]~reg0.DATAIN
mem_trefi[1] => arf_period[1]~reg0.DATAIN
mem_trefi[2] => arf_period[2]~reg0.DATAIN
mem_trefi[3] => arf_period[3]~reg0.DATAIN
mem_trefi[4] => arf_period[4]~reg0.DATAIN
mem_trefi[5] => arf_period[5]~reg0.DATAIN
mem_trefi[6] => arf_period[6]~reg0.DATAIN
mem_trefi[7] => arf_period[7]~reg0.DATAIN
mem_trefi[8] => arf_period[8]~reg0.DATAIN
mem_trefi[9] => arf_period[9]~reg0.DATAIN
mem_trefi[10] => arf_period[10]~reg0.DATAIN
mem_trefi[11] => arf_period[11]~reg0.DATAIN
mem_trefi[12] => arf_period[12]~reg0.DATAIN
mem_trcd[0] => Add0.IN8
mem_trcd[0] => Add1.IN8
mem_trcd[1] => Add0.IN7
mem_trcd[1] => Add1.IN7
mem_trcd[2] => Add0.IN6
mem_trcd[2] => Add1.IN6
mem_trcd[3] => Add0.IN5
mem_trcd[3] => Add1.IN5
mem_trp[0] => Add15.IN5
mem_trp[0] => Add20.IN6
mem_trp[0] => Add21.IN8
mem_trp[0] => pch_to_act[0]~reg0.DATAIN
mem_trp[1] => Add15.IN4
mem_trp[1] => Add20.IN5
mem_trp[1] => Add21.IN7
mem_trp[1] => pch_to_act[1]~reg0.DATAIN
mem_trp[2] => Add15.IN3
mem_trp[2] => Add20.IN4
mem_trp[2] => Add21.IN6
mem_trp[2] => pch_to_act[2]~reg0.DATAIN
mem_trp[3] => Add15.IN2
mem_trp[3] => Add20.IN3
mem_trp[3] => Add21.IN5
mem_trp[3] => pch_to_act[3]~reg0.DATAIN
mem_twr[0] => Add10.IN12
mem_twr[1] => Add10.IN11
mem_twr[2] => Add10.IN10
mem_twr[3] => Add10.IN9
mem_twtr[0] => Add18.IN64
mem_twtr[1] => Add18.IN63
mem_twtr[2] => Add18.IN62
mem_twtr[3] => Add18.IN61
mem_trtp[0] => LessThan2.IN8
mem_trtp[0] => max.DATAB
mem_trtp[1] => LessThan2.IN7
mem_trtp[1] => max.DATAB
mem_trtp[2] => LessThan2.IN6
mem_trtp[2] => max.DATAB
mem_trtp[3] => LessThan2.IN5
mem_trtp[3] => max.DATAB
mem_tras[0] => act_to_pch[0]~reg0.DATAIN
mem_tras[1] => act_to_pch[1]~reg0.DATAIN
mem_tras[2] => act_to_pch[2]~reg0.DATAIN
mem_tras[3] => act_to_pch[3]~reg0.DATAIN
mem_tras[4] => act_to_pch[4]~reg0.DATAIN
mem_trc[0] => act_to_act[0]~reg0.DATAIN
mem_trc[1] => act_to_act[1]~reg0.DATAIN
mem_trc[2] => act_to_act[2]~reg0.DATAIN
mem_trc[3] => act_to_act[3]~reg0.DATAIN
mem_trc[4] => act_to_act[4]~reg0.DATAIN
mem_trc[5] => act_to_act[5]~reg0.DATAIN
mem_auto_pd_cycles[0] => pdn_period[0]~reg0.DATAIN
mem_auto_pd_cycles[1] => pdn_period[1]~reg0.DATAIN
mem_auto_pd_cycles[2] => pdn_period[2]~reg0.DATAIN
mem_auto_pd_cycles[3] => pdn_period[3]~reg0.DATAIN
mem_auto_pd_cycles[4] => pdn_period[4]~reg0.DATAIN
mem_auto_pd_cycles[5] => pdn_period[5]~reg0.DATAIN
mem_auto_pd_cycles[6] => pdn_period[6]~reg0.DATAIN
mem_auto_pd_cycles[7] => pdn_period[7]~reg0.DATAIN
mem_auto_pd_cycles[8] => pdn_period[8]~reg0.DATAIN
mem_auto_pd_cycles[9] => pdn_period[9]~reg0.DATAIN
mem_auto_pd_cycles[10] => pdn_period[10]~reg0.DATAIN
mem_auto_pd_cycles[11] => pdn_period[11]~reg0.DATAIN
mem_auto_pd_cycles[12] => pdn_period[12]~reg0.DATAIN
mem_auto_pd_cycles[13] => pdn_period[13]~reg0.DATAIN
mem_auto_pd_cycles[14] => pdn_period[14]~reg0.DATAIN
mem_auto_pd_cycles[15] => pdn_period[15]~reg0.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst
ctl_clk => ecc_crrctn_ready.CLK
ctl_clk => zq_cal_req_r.CLK
ctl_clk => for_chip_self_rfsh_saved[0].CLK
ctl_clk => int_refresh_ack.CLK
ctl_clk => for_chip_saved[0].CLK
ctl_clk => for_chip[0].CLK
ctl_clk => for_chip_power_down_req.CLK
ctl_clk => for_chip_self_rfsh_req.CLK
ctl_clk => for_chip_refresh_req.CLK
ctl_clk => partial_write_read.CLK
ctl_clk => ecc_internal_fetch.CLK
ctl_clk => ecc_dummy_fetch.CLK
ctl_clk => ecc_fetch_r.CLK
ctl_clk => ecc_fetch.CLK
ctl_clk => do_partial~reg0.CLK
ctl_clk => do_ecc~reg0.CLK
ctl_clk => start_burst.CLK
ctl_clk => just_did_precharge.CLK
ctl_clk => just_did_activate.CLK
ctl_clk => fetch~reg0.CLK
ctl_clk => is_diff_chip_r.CLK
ctl_clk => write_burst_length_gen.CLK
ctl_clk => start_write_burst_r.CLK
ctl_clk => bl_write_counter[0].CLK
ctl_clk => bl_write_counter[1].CLK
ctl_clk => burst_length_gen.CLK
ctl_clk => start_burst_r.CLK
ctl_clk => bl_counter[0].CLK
ctl_clk => bl_counter[1].CLK
ctl_clk => current_burstcount_counter[0].CLK
ctl_clk => current_burstcount_counter[1].CLK
ctl_clk => current_burstcount_counter_temp[0].CLK
ctl_clk => current_burstcount_counter_temp[1].CLK
ctl_clk => current_copy_burst_delay.CLK
ctl_clk => current_copy_col[2].CLK
ctl_clk => current_copy_col[3].CLK
ctl_clk => current_copy_col[4].CLK
ctl_clk => current_copy_col[5].CLK
ctl_clk => current_copy_col[6].CLK
ctl_clk => current_copy_col[7].CLK
ctl_clk => current_copy_col[8].CLK
ctl_clk => current_copy_col[9].CLK
ctl_clk => current_copy_row[0].CLK
ctl_clk => current_copy_row[1].CLK
ctl_clk => current_copy_row[2].CLK
ctl_clk => current_copy_row[3].CLK
ctl_clk => current_copy_row[4].CLK
ctl_clk => current_copy_row[5].CLK
ctl_clk => current_copy_row[6].CLK
ctl_clk => current_copy_row[7].CLK
ctl_clk => current_copy_row[8].CLK
ctl_clk => current_copy_row[9].CLK
ctl_clk => current_copy_row[10].CLK
ctl_clk => current_copy_row[11].CLK
ctl_clk => current_copy_row[12].CLK
ctl_clk => current_copy_bank[0].CLK
ctl_clk => current_copy_bank[1].CLK
ctl_clk => current_copy_chip[0].CLK
ctl_clk => current_copy_burstcount_counter[0].CLK
ctl_clk => current_copy_burstcount_counter[1].CLK
ctl_clk => current_copy_diff_cs.CLK
ctl_clk => current_copy_multicast_req.CLK
ctl_clk => burst_delay.CLK
ctl_clk => burst_delay_temp.CLK
ctl_clk => current_col[2].CLK
ctl_clk => current_col[3].CLK
ctl_clk => current_col[4].CLK
ctl_clk => current_col[5].CLK
ctl_clk => current_col[6].CLK
ctl_clk => current_col[7].CLK
ctl_clk => current_col[8].CLK
ctl_clk => current_col[9].CLK
ctl_clk => current_row[0].CLK
ctl_clk => current_row[1].CLK
ctl_clk => current_row[2].CLK
ctl_clk => current_row[3].CLK
ctl_clk => current_row[4].CLK
ctl_clk => current_row[5].CLK
ctl_clk => current_row[6].CLK
ctl_clk => current_row[7].CLK
ctl_clk => current_row[8].CLK
ctl_clk => current_row[9].CLK
ctl_clk => current_row[10].CLK
ctl_clk => current_row[11].CLK
ctl_clk => current_row[12].CLK
ctl_clk => current_bank[0].CLK
ctl_clk => current_bank[1].CLK
ctl_clk => current_chip[0].CLK
ctl_clk => current_is_ecc.CLK
ctl_clk => current_diff_cs.CLK
ctl_clk => current_multicast_req~reg0.CLK
ctl_clk => current_write.CLK
ctl_clk => current_read.CLK
ctl_clk => fetch_r.CLK
ctl_clk => self_rfsh_chip[0].CLK
ctl_clk => int_self_rfsh_req.CLK
ctl_clk => proper_beats_in_fifo[0].CLK
ctl_clk => proper_beats_in_fifo[1].CLK
ctl_clk => proper_beats_in_fifo[2].CLK
ctl_clk => proper_beats_in_fifo[3].CLK
ctl_clk => proper_beats_in_fifo[4].CLK
ctl_clk => proper_beats_in_fifo[5].CLK
ctl_clk => auto_autopch_req.CLK
ctl_clk => lookahead_allowed_to_cmd[3].CLK
ctl_clk => lookahead_allowed_to_cmd[2].CLK
ctl_clk => lookahead_allowed_to_cmd[1].CLK
ctl_clk => lookahead_allowed_to_cmd[0].CLK
ctl_clk => to_col_addr_r[0]~reg0.CLK
ctl_clk => to_col_addr_r[1]~reg0.CLK
ctl_clk => to_col_addr_r[2]~reg0.CLK
ctl_clk => to_col_addr_r[3]~reg0.CLK
ctl_clk => to_col_addr_r[4]~reg0.CLK
ctl_clk => to_col_addr_r[5]~reg0.CLK
ctl_clk => to_col_addr_r[6]~reg0.CLK
ctl_clk => to_col_addr_r[7]~reg0.CLK
ctl_clk => to_col_addr_r[8]~reg0.CLK
ctl_clk => to_col_addr_r[9]~reg0.CLK
ctl_clk => to_row_addr_r[0]~reg0.CLK
ctl_clk => to_row_addr_r[1]~reg0.CLK
ctl_clk => to_row_addr_r[2]~reg0.CLK
ctl_clk => to_row_addr_r[3]~reg0.CLK
ctl_clk => to_row_addr_r[4]~reg0.CLK
ctl_clk => to_row_addr_r[5]~reg0.CLK
ctl_clk => to_row_addr_r[6]~reg0.CLK
ctl_clk => to_row_addr_r[7]~reg0.CLK
ctl_clk => to_row_addr_r[8]~reg0.CLK
ctl_clk => to_row_addr_r[9]~reg0.CLK
ctl_clk => to_row_addr_r[10]~reg0.CLK
ctl_clk => to_row_addr_r[11]~reg0.CLK
ctl_clk => to_row_addr_r[12]~reg0.CLK
ctl_clk => to_bank_addr_r[0]~reg0.CLK
ctl_clk => to_bank_addr_r[1]~reg0.CLK
ctl_clk => to_chip_r[0]~reg0.CLK
ctl_clk => rdwr_data_valid_r~reg0.CLK
ctl_clk => do_zqcal_r~reg0.CLK
ctl_clk => do_precharge_all_r~reg0.CLK
ctl_clk => do_lmr_r~reg0.CLK
ctl_clk => do_self_rfsh_r~reg0.CLK
ctl_clk => do_power_down_r~reg0.CLK
ctl_clk => do_refresh_r~reg0.CLK
ctl_clk => do_precharge_r~reg0.CLK
ctl_clk => do_activate_r~reg0.CLK
ctl_clk => do_burst_chop_r~reg0.CLK
ctl_clk => do_auto_precharge_r~reg0.CLK
ctl_clk => do_read_r~reg0.CLK
ctl_clk => do_write_r~reg0.CLK
ctl_clk => state~10.DATAIN
ctl_reset_n => ecc_crrctn_ready.ACLR
ctl_reset_n => zq_cal_req_r.ACLR
ctl_reset_n => for_chip_self_rfsh_saved[0].ACLR
ctl_reset_n => int_refresh_ack.ACLR
ctl_reset_n => for_chip_saved[0].ACLR
ctl_reset_n => for_chip[0].ACLR
ctl_reset_n => for_chip_power_down_req.ACLR
ctl_reset_n => for_chip_self_rfsh_req.ACLR
ctl_reset_n => for_chip_refresh_req.ACLR
ctl_reset_n => partial_write_read.ACLR
ctl_reset_n => ecc_internal_fetch.ACLR
ctl_reset_n => ecc_dummy_fetch.ACLR
ctl_reset_n => ecc_fetch_r.ACLR
ctl_reset_n => ecc_fetch.ACLR
ctl_reset_n => do_partial~reg0.ACLR
ctl_reset_n => do_ecc~reg0.ACLR
ctl_reset_n => start_burst.ACLR
ctl_reset_n => just_did_precharge.ACLR
ctl_reset_n => just_did_activate.ACLR
ctl_reset_n => fetch~reg0.ACLR
ctl_reset_n => burst_delay_temp.ACLR
ctl_reset_n => current_col[2].ACLR
ctl_reset_n => current_col[3].ACLR
ctl_reset_n => current_col[4].ACLR
ctl_reset_n => current_col[5].ACLR
ctl_reset_n => current_col[6].ACLR
ctl_reset_n => current_col[7].ACLR
ctl_reset_n => current_col[8].ACLR
ctl_reset_n => current_col[9].ACLR
ctl_reset_n => current_row[0].ACLR
ctl_reset_n => current_row[1].ACLR
ctl_reset_n => current_row[2].ACLR
ctl_reset_n => current_row[3].ACLR
ctl_reset_n => current_row[4].ACLR
ctl_reset_n => current_row[5].ACLR
ctl_reset_n => current_row[6].ACLR
ctl_reset_n => current_row[7].ACLR
ctl_reset_n => current_row[8].ACLR
ctl_reset_n => current_row[9].ACLR
ctl_reset_n => current_row[10].ACLR
ctl_reset_n => current_row[11].ACLR
ctl_reset_n => current_row[12].ACLR
ctl_reset_n => current_bank[0].ACLR
ctl_reset_n => current_bank[1].ACLR
ctl_reset_n => current_chip[0].ACLR
ctl_reset_n => current_is_ecc.ACLR
ctl_reset_n => current_diff_cs.ACLR
ctl_reset_n => current_multicast_req~reg0.ACLR
ctl_reset_n => current_write.ACLR
ctl_reset_n => current_read.ACLR
ctl_reset_n => to_col_addr_r[0]~reg0.ACLR
ctl_reset_n => to_col_addr_r[1]~reg0.ACLR
ctl_reset_n => to_col_addr_r[2]~reg0.ACLR
ctl_reset_n => to_col_addr_r[3]~reg0.ACLR
ctl_reset_n => to_col_addr_r[4]~reg0.ACLR
ctl_reset_n => to_col_addr_r[5]~reg0.ACLR
ctl_reset_n => to_col_addr_r[6]~reg0.ACLR
ctl_reset_n => to_col_addr_r[7]~reg0.ACLR
ctl_reset_n => to_col_addr_r[8]~reg0.ACLR
ctl_reset_n => to_col_addr_r[9]~reg0.ACLR
ctl_reset_n => to_row_addr_r[0]~reg0.ACLR
ctl_reset_n => to_row_addr_r[1]~reg0.ACLR
ctl_reset_n => to_row_addr_r[2]~reg0.ACLR
ctl_reset_n => to_row_addr_r[3]~reg0.ACLR
ctl_reset_n => to_row_addr_r[4]~reg0.ACLR
ctl_reset_n => to_row_addr_r[5]~reg0.ACLR
ctl_reset_n => to_row_addr_r[6]~reg0.ACLR
ctl_reset_n => to_row_addr_r[7]~reg0.ACLR
ctl_reset_n => to_row_addr_r[8]~reg0.ACLR
ctl_reset_n => to_row_addr_r[9]~reg0.ACLR
ctl_reset_n => to_row_addr_r[10]~reg0.ACLR
ctl_reset_n => to_row_addr_r[11]~reg0.ACLR
ctl_reset_n => to_row_addr_r[12]~reg0.ACLR
ctl_reset_n => to_bank_addr_r[0]~reg0.ACLR
ctl_reset_n => to_bank_addr_r[1]~reg0.ACLR
ctl_reset_n => to_chip_r[0]~reg0.ACLR
ctl_reset_n => rdwr_data_valid_r~reg0.ACLR
ctl_reset_n => do_zqcal_r~reg0.ACLR
ctl_reset_n => do_precharge_all_r~reg0.ACLR
ctl_reset_n => do_lmr_r~reg0.ACLR
ctl_reset_n => do_self_rfsh_r~reg0.ACLR
ctl_reset_n => do_power_down_r~reg0.ACLR
ctl_reset_n => do_refresh_r~reg0.ACLR
ctl_reset_n => do_precharge_r~reg0.ACLR
ctl_reset_n => do_activate_r~reg0.ACLR
ctl_reset_n => do_burst_chop_r~reg0.ACLR
ctl_reset_n => do_auto_precharge_r~reg0.ACLR
ctl_reset_n => do_read_r~reg0.ACLR
ctl_reset_n => do_write_r~reg0.ACLR
ctl_reset_n => lookahead_allowed_to_cmd[0].ACLR
ctl_reset_n => lookahead_allowed_to_cmd[1].ACLR
ctl_reset_n => lookahead_allowed_to_cmd[2].ACLR
ctl_reset_n => lookahead_allowed_to_cmd[3].ACLR
ctl_reset_n => auto_autopch_req.ACLR
ctl_reset_n => proper_beats_in_fifo[0].ACLR
ctl_reset_n => proper_beats_in_fifo[1].ACLR
ctl_reset_n => proper_beats_in_fifo[2].ACLR
ctl_reset_n => proper_beats_in_fifo[3].ACLR
ctl_reset_n => proper_beats_in_fifo[4].ACLR
ctl_reset_n => proper_beats_in_fifo[5].ACLR
ctl_reset_n => self_rfsh_chip[0].ACLR
ctl_reset_n => int_self_rfsh_req.ACLR
ctl_reset_n => fetch_r.ACLR
ctl_reset_n => burst_delay.ACLR
ctl_reset_n => current_copy_burst_delay.ACLR
ctl_reset_n => current_copy_col[2].ACLR
ctl_reset_n => current_copy_col[3].ACLR
ctl_reset_n => current_copy_col[4].ACLR
ctl_reset_n => current_copy_col[5].ACLR
ctl_reset_n => current_copy_col[6].ACLR
ctl_reset_n => current_copy_col[7].ACLR
ctl_reset_n => current_copy_col[8].ACLR
ctl_reset_n => current_copy_col[9].ACLR
ctl_reset_n => current_copy_row[0].ACLR
ctl_reset_n => current_copy_row[1].ACLR
ctl_reset_n => current_copy_row[2].ACLR
ctl_reset_n => current_copy_row[3].ACLR
ctl_reset_n => current_copy_row[4].ACLR
ctl_reset_n => current_copy_row[5].ACLR
ctl_reset_n => current_copy_row[6].ACLR
ctl_reset_n => current_copy_row[7].ACLR
ctl_reset_n => current_copy_row[8].ACLR
ctl_reset_n => current_copy_row[9].ACLR
ctl_reset_n => current_copy_row[10].ACLR
ctl_reset_n => current_copy_row[11].ACLR
ctl_reset_n => current_copy_row[12].ACLR
ctl_reset_n => current_copy_bank[0].ACLR
ctl_reset_n => current_copy_bank[1].ACLR
ctl_reset_n => current_copy_chip[0].ACLR
ctl_reset_n => current_copy_burstcount_counter[0].ACLR
ctl_reset_n => current_copy_burstcount_counter[1].ACLR
ctl_reset_n => current_copy_diff_cs.ACLR
ctl_reset_n => current_copy_multicast_req.ACLR
ctl_reset_n => current_burstcount_counter_temp[0].ACLR
ctl_reset_n => current_burstcount_counter_temp[1].ACLR
ctl_reset_n => current_burstcount_counter[0].ACLR
ctl_reset_n => current_burstcount_counter[1].ACLR
ctl_reset_n => bl_counter[0].ACLR
ctl_reset_n => bl_counter[1].ACLR
ctl_reset_n => start_burst_r.ACLR
ctl_reset_n => burst_length_gen.ACLR
ctl_reset_n => bl_write_counter[0].ACLR
ctl_reset_n => bl_write_counter[1].ACLR
ctl_reset_n => start_write_burst_r.ACLR
ctl_reset_n => write_burst_length_gen.ACLR
ctl_reset_n => is_diff_chip_r.ACLR
ctl_reset_n => state~12.DATAIN
ctl_cal_success => Selector2.IN9
ctl_cal_success => Selector3.IN1
cmd_fifo_empty => always34.IN0
cmd_fifo_wren => always34.IN1
write_req_to_wfifo => proper_beats_in_fifo.OUTPUTSELECT
write_req_to_wfifo => proper_beats_in_fifo.OUTPUTSELECT
write_req_to_wfifo => proper_beats_in_fifo.OUTPUTSELECT
write_req_to_wfifo => proper_beats_in_fifo.OUTPUTSELECT
write_req_to_wfifo => proper_beats_in_fifo.OUTPUTSELECT
write_req_to_wfifo => proper_beats_in_fifo.OUTPUTSELECT
cmd0_is_a_read => current_read.DATAB
cmd0_is_a_write => current_write.DATAB
cmd0_autopch_req => ~NO_FANOUT~
cmd0_multicast_req => always6.IN1
cmd0_multicast_req => always7.IN0
cmd0_multicast_req => always8.IN0
cmd0_multicast_req => always9.IN0
cmd0_multicast_req => always10.IN1
cmd0_multicast_req => always11.IN0
cmd0_multicast_req => always11.IN0
cmd0_multicast_req => always11.IN0
cmd0_multicast_req => current_multicast_req.DATAB
cmd0_multicast_req => to_chip.OUTPUTSELECT
cmd0_multicast_req => always6.IN1
cmd0_multicast_req => always7.IN0
cmd0_multicast_req => always8.IN0
cmd0_multicast_req => always9.IN0
cmd0_burstcount[0] => current_burstcount_counter_temp.DATAB
cmd0_burstcount[1] => current_burstcount_counter_temp.DATAB
cmd0_chip_addr[0] => Equal0.IN3
cmd0_chip_addr[0] => Equal4.IN2
cmd0_chip_addr[0] => Equal8.IN2
cmd0_chip_addr[0] => Equal14.IN2
cmd0_chip_addr[0] => current_diff_cs.IN1
cmd0_chip_addr[0] => current_chip.DATAB
cmd0_chip_addr[0] => Decoder1.IN0
cmd0_bank_addr[0] => Equal0.IN5
cmd0_bank_addr[0] => Equal4.IN4
cmd0_bank_addr[0] => Equal8.IN4
cmd0_bank_addr[0] => Equal14.IN4
cmd0_bank_addr[0] => Equal1.IN3
cmd0_bank_addr[0] => Equal5.IN3
cmd0_bank_addr[0] => Equal9.IN3
cmd0_bank_addr[0] => Equal15.IN3
cmd0_bank_addr[0] => current_bank.DATAB
cmd0_bank_addr[0] => to_addr.DATAB
cmd0_bank_addr[1] => Equal0.IN4
cmd0_bank_addr[1] => Equal4.IN3
cmd0_bank_addr[1] => Equal8.IN3
cmd0_bank_addr[1] => Equal14.IN3
cmd0_bank_addr[1] => Equal1.IN2
cmd0_bank_addr[1] => Equal5.IN2
cmd0_bank_addr[1] => Equal9.IN2
cmd0_bank_addr[1] => Equal15.IN2
cmd0_bank_addr[1] => current_bank.DATAB
cmd0_bank_addr[1] => to_addr.DATAB
cmd0_row_addr[0] => Equal20.IN12
cmd0_row_addr[0] => Equal24.IN12
cmd0_row_addr[0] => Equal25.IN12
cmd0_row_addr[0] => Equal26.IN12
cmd0_row_addr[0] => current_row.DATAB
cmd0_row_addr[0] => to_addr.DATAB
cmd0_row_addr[1] => Equal20.IN11
cmd0_row_addr[1] => Equal24.IN11
cmd0_row_addr[1] => Equal25.IN11
cmd0_row_addr[1] => Equal26.IN11
cmd0_row_addr[1] => current_row.DATAB
cmd0_row_addr[1] => to_addr.DATAB
cmd0_row_addr[2] => Equal20.IN10
cmd0_row_addr[2] => Equal24.IN10
cmd0_row_addr[2] => Equal25.IN10
cmd0_row_addr[2] => Equal26.IN10
cmd0_row_addr[2] => current_row.DATAB
cmd0_row_addr[2] => to_addr.DATAB
cmd0_row_addr[3] => Equal20.IN9
cmd0_row_addr[3] => Equal24.IN9
cmd0_row_addr[3] => Equal25.IN9
cmd0_row_addr[3] => Equal26.IN9
cmd0_row_addr[3] => current_row.DATAB
cmd0_row_addr[3] => to_addr.DATAB
cmd0_row_addr[4] => Equal20.IN8
cmd0_row_addr[4] => Equal24.IN8
cmd0_row_addr[4] => Equal25.IN8
cmd0_row_addr[4] => Equal26.IN8
cmd0_row_addr[4] => current_row.DATAB
cmd0_row_addr[4] => to_addr.DATAB
cmd0_row_addr[5] => Equal20.IN7
cmd0_row_addr[5] => Equal24.IN7
cmd0_row_addr[5] => Equal25.IN7
cmd0_row_addr[5] => Equal26.IN7
cmd0_row_addr[5] => current_row.DATAB
cmd0_row_addr[5] => to_addr.DATAB
cmd0_row_addr[6] => Equal20.IN6
cmd0_row_addr[6] => Equal24.IN6
cmd0_row_addr[6] => Equal25.IN6
cmd0_row_addr[6] => Equal26.IN6
cmd0_row_addr[6] => current_row.DATAB
cmd0_row_addr[6] => to_addr.DATAB
cmd0_row_addr[7] => Equal20.IN5
cmd0_row_addr[7] => Equal24.IN5
cmd0_row_addr[7] => Equal25.IN5
cmd0_row_addr[7] => Equal26.IN5
cmd0_row_addr[7] => current_row.DATAB
cmd0_row_addr[7] => to_addr.DATAB
cmd0_row_addr[8] => Equal20.IN4
cmd0_row_addr[8] => Equal24.IN4
cmd0_row_addr[8] => Equal25.IN4
cmd0_row_addr[8] => Equal26.IN4
cmd0_row_addr[8] => current_row.DATAB
cmd0_row_addr[8] => to_addr.DATAB
cmd0_row_addr[9] => Equal20.IN3
cmd0_row_addr[9] => Equal24.IN3
cmd0_row_addr[9] => Equal25.IN3
cmd0_row_addr[9] => Equal26.IN3
cmd0_row_addr[9] => current_row.DATAB
cmd0_row_addr[9] => to_addr.DATAB
cmd0_row_addr[10] => Equal20.IN2
cmd0_row_addr[10] => Equal24.IN2
cmd0_row_addr[10] => Equal25.IN2
cmd0_row_addr[10] => Equal26.IN2
cmd0_row_addr[10] => current_row.DATAB
cmd0_row_addr[10] => to_addr.DATAB
cmd0_row_addr[11] => Equal20.IN1
cmd0_row_addr[11] => Equal24.IN1
cmd0_row_addr[11] => Equal25.IN1
cmd0_row_addr[11] => Equal26.IN1
cmd0_row_addr[11] => current_row.DATAB
cmd0_row_addr[11] => to_addr.DATAB
cmd0_row_addr[12] => Equal20.IN0
cmd0_row_addr[12] => Equal24.IN0
cmd0_row_addr[12] => Equal25.IN0
cmd0_row_addr[12] => Equal26.IN0
cmd0_row_addr[12] => current_row.DATAB
cmd0_row_addr[12] => to_addr.DATAB
cmd0_col_addr[0] => ~NO_FANOUT~
cmd0_col_addr[1] => burst_delay_temp.DATAB
cmd0_col_addr[2] => current_col.DATAB
cmd0_col_addr[3] => current_col.DATAB
cmd0_col_addr[4] => current_col.DATAB
cmd0_col_addr[5] => current_col.DATAB
cmd0_col_addr[6] => current_col.DATAB
cmd0_col_addr[7] => current_col.DATAB
cmd0_col_addr[8] => current_col.DATAB
cmd0_col_addr[9] => current_col.DATAB
cmd0_is_valid => always6.IN1
cmd0_is_valid => always10.IN1
cmd1_multicast_req => always7.IN1
cmd1_multicast_req => always7.IN1
cmd1_multicast_req => always8.IN0
cmd1_multicast_req => always9.IN0
cmd1_multicast_req => always10.IN1
cmd1_multicast_req => always11.IN1
cmd1_multicast_req => to_chip.OUTPUTSELECT
cmd1_multicast_req => always7.IN1
cmd1_multicast_req => always7.IN1
cmd1_multicast_req => always8.IN0
cmd1_multicast_req => always9.IN0
cmd1_chip_addr[0] => Equal2.IN5
cmd1_chip_addr[0] => Equal4.IN5
cmd1_chip_addr[0] => Equal10.IN4
cmd1_chip_addr[0] => Equal16.IN4
cmd1_chip_addr[0] => Decoder2.IN0
cmd1_bank_addr[0] => Equal3.IN1
cmd1_bank_addr[0] => Equal5.IN1
cmd1_bank_addr[0] => Equal11.IN1
cmd1_bank_addr[0] => Equal17.IN1
cmd1_bank_addr[0] => to_addr.DATAB
cmd1_bank_addr[0] => Equal2.IN1
cmd1_bank_addr[0] => Equal4.IN1
cmd1_bank_addr[0] => Equal10.IN1
cmd1_bank_addr[0] => Equal16.IN1
cmd1_bank_addr[1] => Equal3.IN0
cmd1_bank_addr[1] => Equal5.IN0
cmd1_bank_addr[1] => Equal11.IN0
cmd1_bank_addr[1] => Equal17.IN0
cmd1_bank_addr[1] => to_addr.DATAB
cmd1_bank_addr[1] => Equal2.IN0
cmd1_bank_addr[1] => Equal4.IN0
cmd1_bank_addr[1] => Equal10.IN0
cmd1_bank_addr[1] => Equal16.IN0
cmd1_row_addr[0] => Equal21.IN12
cmd1_row_addr[0] => Equal24.IN25
cmd1_row_addr[0] => to_addr.DATAB
cmd1_row_addr[1] => Equal21.IN11
cmd1_row_addr[1] => Equal24.IN24
cmd1_row_addr[1] => to_addr.DATAB
cmd1_row_addr[2] => Equal21.IN10
cmd1_row_addr[2] => Equal24.IN23
cmd1_row_addr[2] => to_addr.DATAB
cmd1_row_addr[3] => Equal21.IN9
cmd1_row_addr[3] => Equal24.IN22
cmd1_row_addr[3] => to_addr.DATAB
cmd1_row_addr[4] => Equal21.IN8
cmd1_row_addr[4] => Equal24.IN21
cmd1_row_addr[4] => to_addr.DATAB
cmd1_row_addr[5] => Equal21.IN7
cmd1_row_addr[5] => Equal24.IN20
cmd1_row_addr[5] => to_addr.DATAB
cmd1_row_addr[6] => Equal21.IN6
cmd1_row_addr[6] => Equal24.IN19
cmd1_row_addr[6] => to_addr.DATAB
cmd1_row_addr[7] => Equal21.IN5
cmd1_row_addr[7] => Equal24.IN18
cmd1_row_addr[7] => to_addr.DATAB
cmd1_row_addr[8] => Equal21.IN4
cmd1_row_addr[8] => Equal24.IN17
cmd1_row_addr[8] => to_addr.DATAB
cmd1_row_addr[9] => Equal21.IN3
cmd1_row_addr[9] => Equal24.IN16
cmd1_row_addr[9] => to_addr.DATAB
cmd1_row_addr[10] => Equal21.IN2
cmd1_row_addr[10] => Equal24.IN15
cmd1_row_addr[10] => to_addr.DATAB
cmd1_row_addr[11] => Equal21.IN1
cmd1_row_addr[11] => Equal24.IN14
cmd1_row_addr[11] => to_addr.DATAB
cmd1_row_addr[12] => Equal21.IN0
cmd1_row_addr[12] => Equal24.IN13
cmd1_row_addr[12] => to_addr.DATAB
cmd1_is_valid => always7.IN1
cmd1_is_valid => always10.IN1
cmd1_is_valid => always11.IN1
cmd2_multicast_req => always8.IN1
cmd2_multicast_req => always8.IN1
cmd2_multicast_req => always8.IN1
cmd2_multicast_req => always9.IN0
cmd2_multicast_req => always10.IN1
cmd2_multicast_req => always11.IN1
cmd2_multicast_req => to_chip.OUTPUTSELECT
cmd2_multicast_req => always8.IN1
cmd2_multicast_req => always8.IN1
cmd2_multicast_req => always8.IN1
cmd2_multicast_req => always9.IN0
cmd2_chip_addr[0] => Equal6.IN5
cmd2_chip_addr[0] => Equal8.IN5
cmd2_chip_addr[0] => Equal10.IN5
cmd2_chip_addr[0] => Equal18.IN4
cmd2_chip_addr[0] => Decoder3.IN0
cmd2_bank_addr[0] => Equal7.IN1
cmd2_bank_addr[0] => Equal9.IN1
cmd2_bank_addr[0] => Equal11.IN3
cmd2_bank_addr[0] => Equal19.IN1
cmd2_bank_addr[0] => to_addr.DATAB
cmd2_bank_addr[0] => Equal6.IN1
cmd2_bank_addr[0] => Equal8.IN1
cmd2_bank_addr[0] => Equal10.IN3
cmd2_bank_addr[0] => Equal18.IN1
cmd2_bank_addr[1] => Equal7.IN0
cmd2_bank_addr[1] => Equal9.IN0
cmd2_bank_addr[1] => Equal11.IN2
cmd2_bank_addr[1] => Equal19.IN0
cmd2_bank_addr[1] => to_addr.DATAB
cmd2_bank_addr[1] => Equal6.IN0
cmd2_bank_addr[1] => Equal8.IN0
cmd2_bank_addr[1] => Equal10.IN2
cmd2_bank_addr[1] => Equal18.IN0
cmd2_row_addr[0] => Equal22.IN12
cmd2_row_addr[0] => Equal25.IN25
cmd2_row_addr[0] => to_addr.DATAB
cmd2_row_addr[1] => Equal22.IN11
cmd2_row_addr[1] => Equal25.IN24
cmd2_row_addr[1] => to_addr.DATAB
cmd2_row_addr[2] => Equal22.IN10
cmd2_row_addr[2] => Equal25.IN23
cmd2_row_addr[2] => to_addr.DATAB
cmd2_row_addr[3] => Equal22.IN9
cmd2_row_addr[3] => Equal25.IN22
cmd2_row_addr[3] => to_addr.DATAB
cmd2_row_addr[4] => Equal22.IN8
cmd2_row_addr[4] => Equal25.IN21
cmd2_row_addr[4] => to_addr.DATAB
cmd2_row_addr[5] => Equal22.IN7
cmd2_row_addr[5] => Equal25.IN20
cmd2_row_addr[5] => to_addr.DATAB
cmd2_row_addr[6] => Equal22.IN6
cmd2_row_addr[6] => Equal25.IN19
cmd2_row_addr[6] => to_addr.DATAB
cmd2_row_addr[7] => Equal22.IN5
cmd2_row_addr[7] => Equal25.IN18
cmd2_row_addr[7] => to_addr.DATAB
cmd2_row_addr[8] => Equal22.IN4
cmd2_row_addr[8] => Equal25.IN17
cmd2_row_addr[8] => to_addr.DATAB
cmd2_row_addr[9] => Equal22.IN3
cmd2_row_addr[9] => Equal25.IN16
cmd2_row_addr[9] => to_addr.DATAB
cmd2_row_addr[10] => Equal22.IN2
cmd2_row_addr[10] => Equal25.IN15
cmd2_row_addr[10] => to_addr.DATAB
cmd2_row_addr[11] => Equal22.IN1
cmd2_row_addr[11] => Equal25.IN14
cmd2_row_addr[11] => to_addr.DATAB
cmd2_row_addr[12] => Equal22.IN0
cmd2_row_addr[12] => Equal25.IN13
cmd2_row_addr[12] => to_addr.DATAB
cmd2_is_valid => always8.IN1
cmd2_is_valid => always10.IN1
cmd2_is_valid => always11.IN1
cmd3_multicast_req => always9.IN1
cmd3_multicast_req => always9.IN1
cmd3_multicast_req => always9.IN1
cmd3_multicast_req => always9.IN1
cmd3_multicast_req => always10.IN1
cmd3_multicast_req => always11.IN1
cmd3_multicast_req => to_chip.OUTPUTSELECT
cmd3_multicast_req => always9.IN1
cmd3_multicast_req => always9.IN1
cmd3_multicast_req => always9.IN1
cmd3_multicast_req => always9.IN1
cmd3_chip_addr[0] => Equal12.IN5
cmd3_chip_addr[0] => Equal14.IN5
cmd3_chip_addr[0] => Equal16.IN5
cmd3_chip_addr[0] => Equal18.IN5
cmd3_chip_addr[0] => Decoder4.IN0
cmd3_bank_addr[0] => Equal13.IN1
cmd3_bank_addr[0] => Equal15.IN1
cmd3_bank_addr[0] => Equal17.IN3
cmd3_bank_addr[0] => Equal19.IN3
cmd3_bank_addr[0] => to_addr.DATAB
cmd3_bank_addr[0] => Equal12.IN1
cmd3_bank_addr[0] => Equal14.IN1
cmd3_bank_addr[0] => Equal16.IN3
cmd3_bank_addr[0] => Equal18.IN3
cmd3_bank_addr[1] => Equal13.IN0
cmd3_bank_addr[1] => Equal15.IN0
cmd3_bank_addr[1] => Equal17.IN2
cmd3_bank_addr[1] => Equal19.IN2
cmd3_bank_addr[1] => to_addr.DATAB
cmd3_bank_addr[1] => Equal12.IN0
cmd3_bank_addr[1] => Equal14.IN0
cmd3_bank_addr[1] => Equal16.IN2
cmd3_bank_addr[1] => Equal18.IN2
cmd3_row_addr[0] => Equal23.IN12
cmd3_row_addr[0] => Equal26.IN25
cmd3_row_addr[0] => to_addr.DATAB
cmd3_row_addr[1] => Equal23.IN11
cmd3_row_addr[1] => Equal26.IN24
cmd3_row_addr[1] => to_addr.DATAB
cmd3_row_addr[2] => Equal23.IN10
cmd3_row_addr[2] => Equal26.IN23
cmd3_row_addr[2] => to_addr.DATAB
cmd3_row_addr[3] => Equal23.IN9
cmd3_row_addr[3] => Equal26.IN22
cmd3_row_addr[3] => to_addr.DATAB
cmd3_row_addr[4] => Equal23.IN8
cmd3_row_addr[4] => Equal26.IN21
cmd3_row_addr[4] => to_addr.DATAB
cmd3_row_addr[5] => Equal23.IN7
cmd3_row_addr[5] => Equal26.IN20
cmd3_row_addr[5] => to_addr.DATAB
cmd3_row_addr[6] => Equal23.IN6
cmd3_row_addr[6] => Equal26.IN19
cmd3_row_addr[6] => to_addr.DATAB
cmd3_row_addr[7] => Equal23.IN5
cmd3_row_addr[7] => Equal26.IN18
cmd3_row_addr[7] => to_addr.DATAB
cmd3_row_addr[8] => Equal23.IN4
cmd3_row_addr[8] => Equal26.IN17
cmd3_row_addr[8] => to_addr.DATAB
cmd3_row_addr[9] => Equal23.IN3
cmd3_row_addr[9] => Equal26.IN16
cmd3_row_addr[9] => to_addr.DATAB
cmd3_row_addr[10] => Equal23.IN2
cmd3_row_addr[10] => Equal26.IN15
cmd3_row_addr[10] => to_addr.DATAB
cmd3_row_addr[11] => Equal23.IN1
cmd3_row_addr[11] => Equal26.IN14
cmd3_row_addr[11] => to_addr.DATAB
cmd3_row_addr[12] => Equal23.IN0
cmd3_row_addr[12] => Equal26.IN13
cmd3_row_addr[12] => to_addr.DATAB
cmd3_is_valid => always9.IN1
cmd3_is_valid => always10.IN1
cmd3_is_valid => always11.IN1
cmd4_multicast_req => ~NO_FANOUT~
cmd4_chip_addr[0] => ~NO_FANOUT~
cmd4_bank_addr[0] => ~NO_FANOUT~
cmd4_bank_addr[1] => ~NO_FANOUT~
cmd4_row_addr[0] => ~NO_FANOUT~
cmd4_row_addr[1] => ~NO_FANOUT~
cmd4_row_addr[2] => ~NO_FANOUT~
cmd4_row_addr[3] => ~NO_FANOUT~
cmd4_row_addr[4] => ~NO_FANOUT~
cmd4_row_addr[5] => ~NO_FANOUT~
cmd4_row_addr[6] => ~NO_FANOUT~
cmd4_row_addr[7] => ~NO_FANOUT~
cmd4_row_addr[8] => ~NO_FANOUT~
cmd4_row_addr[9] => ~NO_FANOUT~
cmd4_row_addr[10] => ~NO_FANOUT~
cmd4_row_addr[11] => ~NO_FANOUT~
cmd4_row_addr[12] => ~NO_FANOUT~
cmd4_is_valid => ~NO_FANOUT~
cmd5_multicast_req => ~NO_FANOUT~
cmd5_chip_addr[0] => ~NO_FANOUT~
cmd5_bank_addr[0] => ~NO_FANOUT~
cmd5_bank_addr[1] => ~NO_FANOUT~
cmd5_row_addr[0] => ~NO_FANOUT~
cmd5_row_addr[1] => ~NO_FANOUT~
cmd5_row_addr[2] => ~NO_FANOUT~
cmd5_row_addr[3] => ~NO_FANOUT~
cmd5_row_addr[4] => ~NO_FANOUT~
cmd5_row_addr[5] => ~NO_FANOUT~
cmd5_row_addr[6] => ~NO_FANOUT~
cmd5_row_addr[7] => ~NO_FANOUT~
cmd5_row_addr[8] => ~NO_FANOUT~
cmd5_row_addr[9] => ~NO_FANOUT~
cmd5_row_addr[10] => ~NO_FANOUT~
cmd5_row_addr[11] => ~NO_FANOUT~
cmd5_row_addr[12] => ~NO_FANOUT~
cmd5_is_valid => ~NO_FANOUT~
cmd6_multicast_req => ~NO_FANOUT~
cmd6_chip_addr[0] => ~NO_FANOUT~
cmd6_bank_addr[0] => ~NO_FANOUT~
cmd6_bank_addr[1] => ~NO_FANOUT~
cmd6_row_addr[0] => ~NO_FANOUT~
cmd6_row_addr[1] => ~NO_FANOUT~
cmd6_row_addr[2] => ~NO_FANOUT~
cmd6_row_addr[3] => ~NO_FANOUT~
cmd6_row_addr[4] => ~NO_FANOUT~
cmd6_row_addr[5] => ~NO_FANOUT~
cmd6_row_addr[6] => ~NO_FANOUT~
cmd6_row_addr[7] => ~NO_FANOUT~
cmd6_row_addr[8] => ~NO_FANOUT~
cmd6_row_addr[9] => ~NO_FANOUT~
cmd6_row_addr[10] => ~NO_FANOUT~
cmd6_row_addr[11] => ~NO_FANOUT~
cmd6_row_addr[12] => ~NO_FANOUT~
cmd6_is_valid => ~NO_FANOUT~
cmd7_multicast_req => ~NO_FANOUT~
cmd7_chip_addr[0] => ~NO_FANOUT~
cmd7_bank_addr[0] => ~NO_FANOUT~
cmd7_bank_addr[1] => ~NO_FANOUT~
cmd7_row_addr[0] => ~NO_FANOUT~
cmd7_row_addr[1] => ~NO_FANOUT~
cmd7_row_addr[2] => ~NO_FANOUT~
cmd7_row_addr[3] => ~NO_FANOUT~
cmd7_row_addr[4] => ~NO_FANOUT~
cmd7_row_addr[5] => ~NO_FANOUT~
cmd7_row_addr[6] => ~NO_FANOUT~
cmd7_row_addr[7] => ~NO_FANOUT~
cmd7_row_addr[8] => ~NO_FANOUT~
cmd7_row_addr[9] => ~NO_FANOUT~
cmd7_row_addr[10] => ~NO_FANOUT~
cmd7_row_addr[11] => ~NO_FANOUT~
cmd7_row_addr[12] => ~NO_FANOUT~
cmd7_is_valid => ~NO_FANOUT~
all_banks_closed[0] => always34.IN1
all_banks_closed[0] => always34.IN1
all_banks_closed[0] => state.DATAB
all_banks_closed[0] => state.DATAB
all_banks_closed[0] => state.DATAB
all_banks_closed[0] => state.DATAB
bank_info_valid[0] => activate_cmd[0].IN0
bank_info_valid[1] => activate_cmd[1].IN0
bank_info_valid[2] => activate_cmd[2].IN0
bank_info_valid[3] => activate_cmd[3].IN0
bank_is_open[0] => activate_cmd[0].IN1
bank_is_open[1] => activate_cmd[1].IN1
bank_is_open[2] => activate_cmd[2].IN1
bank_is_open[3] => activate_cmd[3].IN1
row_is_open[0] => ~NO_FANOUT~
row_is_open[1] => ~NO_FANOUT~
row_is_open[2] => ~NO_FANOUT~
row_is_open[3] => ~NO_FANOUT~
current_bank_info_valid => current_is_ready.IN0
current_bank_info_valid => activate_current.IN0
current_bank_is_open => current_is_ready.IN1
current_bank_is_open => activate_current.IN1
current_row_is_open => current_is_ready.IN1
zq_cal_req => zq_cal_req_r.OUTPUTSELECT
add_lat_on => always34.IN1
add_lat_on => always35.IN1
add_lat_on => always35.IN1
can_al_activate_write => always34.IN1
can_al_activate_write => always35.IN0
can_al_activate_read => always34.IN1
can_al_activate_read => always35.IN1
can_activate[0] => always35.IN1
can_activate[1] => always35.IN1
can_activate[2] => always35.IN1
can_activate[3] => always35.IN1
can_precharge[0] => ~NO_FANOUT~
can_precharge[1] => ~NO_FANOUT~
can_precharge[2] => ~NO_FANOUT~
can_precharge[3] => ~NO_FANOUT~
can_read_current => always34.IN1
can_read_current => always34.IN1
can_write_current => always34.IN1
can_write_current => always34.IN1
can_activate_current => always34.IN1
can_activate_current => always35.IN1
can_precharge_current => always35.IN1
can_lmr[0] => ~NO_FANOUT~
can_precharge_all[0] => for_chip_and_can_precharge_all_is_same.IN1
can_refresh[0] => for_chip_and_can_refresh_is_same.IN1
can_enter_power_down[0] => always35.IN1
can_exit_power_saving_mode[0] => always35.IN1
can_exit_power_saving_mode[0] => always35.IN0
can_exit_power_saving_mode[0] => always35.IN1
can_self_rfsh[0] => for_chip_and_can_self_rfsh_is_same.IN1
cam_full => ~NO_FANOUT~
auto_refresh_req => always34.IN1
auto_refresh_req => fetch.OUTPUTSELECT
auto_refresh_req => always35.IN1
auto_refresh_chip[0] => refresh_chip[0].DATAA
local_refresh_req => refresh_chip[0].OUTPUTSELECT
local_refresh_chip[0] => refresh_chip[0].DATAB
power_down_req => state.OUTPUTSELECT
power_down_req => state.OUTPUTSELECT
power_down_req => state.OUTPUTSELECT
power_down_req => state.OUTPUTSELECT
power_down_req => state.OUTPUTSELECT
power_down_req => state.OUTPUTSELECT
power_down_req => state.OUTPUTSELECT
power_down_req => state.OUTPUTSELECT
power_down_req => state.OUTPUTSELECT
power_down_req => state.OUTPUTSELECT
power_down_req => for_chip.OUTPUTSELECT
power_down_req => for_chip_saved.OUTPUTSELECT
power_down_req => for_chip_refresh_req.OUTPUTSELECT
power_down_req => for_chip_self_rfsh_req.OUTPUTSELECT
power_down_req => for_chip_power_down_req.OUTPUTSELECT
power_down_req => fetch.OUTPUTSELECT
power_down_req => always34.IN1
power_down_req => always34.IN1
power_down_req => always35.IN1
local_self_rfsh_req => int_self_rfsh_req.DATAIN
local_self_rfsh_chip[0] => self_rfsh_chip[0].DATAIN
wdata_is_partial => ~NO_FANOUT~
ecc_single_bit_error => ~NO_FANOUT~
rmw_data_ready => always34.IN1
ecc_error_chip_addr[0] => current_chip.DATAB
ecc_error_bank_addr[0] => current_bank.DATAB
ecc_error_bank_addr[1] => current_bank.DATAB
ecc_error_row_addr[0] => current_row.DATAB
ecc_error_row_addr[1] => current_row.DATAB
ecc_error_row_addr[2] => current_row.DATAB
ecc_error_row_addr[3] => current_row.DATAB
ecc_error_row_addr[4] => current_row.DATAB
ecc_error_row_addr[5] => current_row.DATAB
ecc_error_row_addr[6] => current_row.DATAB
ecc_error_row_addr[7] => current_row.DATAB
ecc_error_row_addr[8] => current_row.DATAB
ecc_error_row_addr[9] => current_row.DATAB
ecc_error_row_addr[10] => current_row.DATAB
ecc_error_row_addr[11] => current_row.DATAB
ecc_error_row_addr[12] => current_row.DATAB
ecc_error_col_addr[0] => ~NO_FANOUT~
ecc_error_col_addr[1] => ~NO_FANOUT~
ecc_error_col_addr[2] => current_col.DATAB
ecc_error_col_addr[3] => current_col.DATAB
ecc_error_col_addr[4] => current_col.DATAB
ecc_error_col_addr[5] => current_col.DATAB
ecc_error_col_addr[6] => current_col.DATAB
ecc_error_col_addr[7] => current_col.DATAB
ecc_error_col_addr[8] => current_col.DATAB
ecc_error_col_addr[9] => current_col.DATAB
addr_order[0] => ~NO_FANOUT~
addr_order[1] => ~NO_FANOUT~
regdimm_enable => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_addr_cmd:addr_cmd_inst
ctl_clk => chip_in_self_rfsh[0].CLK
ctl_reset_n => chip_in_self_rfsh[0].ACLR
ctl_cal_success => combi_cke.OUTPUTSELECT
ctl_cal_success => combi_cs_n.OUTPUTSELECT
ctl_cal_success => combi_ras_n.OUTPUTSELECT
ctl_cal_success => combi_cas_n.OUTPUTSELECT
ctl_cal_success => combi_we_n.OUTPUTSELECT
ctl_cal_success => combi_ba.OUTPUTSELECT
ctl_cal_success => combi_ba.OUTPUTSELECT
ctl_cal_success => combi_addr.OUTPUTSELECT
ctl_cal_success => combi_addr.OUTPUTSELECT
ctl_cal_success => combi_addr.OUTPUTSELECT
ctl_cal_success => combi_addr.OUTPUTSELECT
ctl_cal_success => combi_addr.OUTPUTSELECT
ctl_cal_success => combi_addr.OUTPUTSELECT
ctl_cal_success => combi_addr.OUTPUTSELECT
ctl_cal_success => combi_addr.OUTPUTSELECT
ctl_cal_success => combi_addr.OUTPUTSELECT
ctl_cal_success => combi_addr.OUTPUTSELECT
ctl_cal_success => combi_addr.OUTPUTSELECT
ctl_cal_success => combi_addr.OUTPUTSELECT
ctl_cal_success => combi_addr.OUTPUTSELECT
do_write => combi_cs_n.OUTPUTSELECT
do_write => combi_ras_n.OUTPUTSELECT
do_write => combi_cas_n.OUTPUTSELECT
do_write => combi_we_n.OUTPUTSELECT
do_write => combi_ba.OUTPUTSELECT
do_write => combi_ba.OUTPUTSELECT
do_write => combi_addr.OUTPUTSELECT
do_write => combi_addr.OUTPUTSELECT
do_write => combi_addr.OUTPUTSELECT
do_write => combi_addr.OUTPUTSELECT
do_write => combi_addr.OUTPUTSELECT
do_write => combi_addr.OUTPUTSELECT
do_write => combi_addr.OUTPUTSELECT
do_write => combi_addr.OUTPUTSELECT
do_write => combi_addr.OUTPUTSELECT
do_write => combi_addr.OUTPUTSELECT
do_write => combi_addr.OUTPUTSELECT
do_write => combi_addr.OUTPUTSELECT
do_write => combi_addr.OUTPUTSELECT
do_read => combi_cs_n.OUTPUTSELECT
do_read => combi_ras_n.OUTPUTSELECT
do_read => combi_cas_n.OUTPUTSELECT
do_read => combi_we_n.OUTPUTSELECT
do_read => combi_ba.OUTPUTSELECT
do_read => combi_ba.OUTPUTSELECT
do_read => combi_addr.OUTPUTSELECT
do_read => combi_addr.OUTPUTSELECT
do_read => combi_addr.OUTPUTSELECT
do_read => combi_addr.OUTPUTSELECT
do_read => combi_addr.OUTPUTSELECT
do_read => combi_addr.OUTPUTSELECT
do_read => combi_addr.OUTPUTSELECT
do_read => combi_addr.OUTPUTSELECT
do_read => combi_addr.OUTPUTSELECT
do_read => combi_addr.OUTPUTSELECT
do_read => combi_addr.OUTPUTSELECT
do_read => combi_addr.OUTPUTSELECT
do_read => combi_addr.OUTPUTSELECT
do_auto_precharge => combi_addr.DATAB
do_auto_precharge => combi_addr.DATAB
do_burst_chop => ~NO_FANOUT~
do_activate => combi_cs_n.OUTPUTSELECT
do_activate => combi_ras_n.OUTPUTSELECT
do_activate => combi_cas_n.OUTPUTSELECT
do_activate => combi_we_n.OUTPUTSELECT
do_activate => combi_ba.OUTPUTSELECT
do_activate => combi_ba.OUTPUTSELECT
do_activate => combi_addr.OUTPUTSELECT
do_activate => combi_addr.OUTPUTSELECT
do_activate => combi_addr.OUTPUTSELECT
do_activate => combi_addr.OUTPUTSELECT
do_activate => combi_addr.OUTPUTSELECT
do_activate => combi_addr.OUTPUTSELECT
do_activate => combi_addr.OUTPUTSELECT
do_activate => combi_addr.OUTPUTSELECT
do_activate => combi_addr.OUTPUTSELECT
do_activate => combi_addr.OUTPUTSELECT
do_activate => combi_addr.OUTPUTSELECT
do_activate => combi_addr.OUTPUTSELECT
do_activate => combi_addr.OUTPUTSELECT
do_precharge => combi_cs_n.OUTPUTSELECT
do_precharge => combi_ras_n.OUTPUTSELECT
do_precharge => combi_cas_n.OUTPUTSELECT
do_precharge => combi_we_n.OUTPUTSELECT
do_precharge => combi_ba.OUTPUTSELECT
do_precharge => combi_ba.OUTPUTSELECT
do_refresh => combi_cs_n.OUTPUTSELECT
do_refresh => combi_ras_n.DATAA
do_refresh => combi_cas_n.DATAA
do_power_down => combi_cke.OUTPUTSELECT
do_power_down => combi_cs_n.OUTPUTSELECT
do_power_down => combi_ras_n.OUTPUTSELECT
do_power_down => combi_cas_n.OUTPUTSELECT
do_power_down => combi_we_n.OUTPUTSELECT
do_self_rfsh => chip_in_self_rfsh.OUTPUTSELECT
do_self_rfsh => combi_cke.OUTPUTSELECT
do_self_rfsh => combi_cs_n.OUTPUTSELECT
do_self_rfsh => combi_ras_n.OUTPUTSELECT
do_self_rfsh => combi_cas_n.OUTPUTSELECT
do_self_rfsh => combi_we_n.OUTPUTSELECT
do_lmr => ~NO_FANOUT~
do_precharge_all => combi_cs_n.OUTPUTSELECT
do_precharge_all => combi_ras_n.OUTPUTSELECT
do_precharge_all => combi_cas_n.OUTPUTSELECT
do_precharge_all => combi_ba.OUTPUTSELECT
do_precharge_all => combi_ba.OUTPUTSELECT
do_precharge_all => combi_addr.DATAA
do_precharge_all => combi_we_n.DATAA
do_zqcal => combi_cke.OUTPUTSELECT
do_zqcal => combi_cs_n.OUTPUTSELECT
do_zqcal => combi_ras_n.OUTPUTSELECT
do_zqcal => combi_cas_n.OUTPUTSELECT
do_zqcal => combi_we_n.OUTPUTSELECT
do_zqcal => combi_addr.OUTPUTSELECT
to_chip[0] => chip_in_self_rfsh.DATAB
to_chip[0] => combi_cke.DATAB
to_chip[0] => combi_cke.DATAB
to_chip[0] => combi_cs_n.DATAB
to_chip[0] => combi_cs_n.DATAB
to_chip[0] => combi_cs_n.DATAB
to_chip[0] => combi_cs_n.DATAB
to_chip[0] => combi_cs_n.DATAB
to_chip[0] => combi_cs_n.DATAB
to_chip[0] => combi_cs_n.IN1
to_chip[0] => combi_cs_n.DATAB
to_bank_addr[0] => combi_ba.DATAB
to_bank_addr[0] => combi_ba.DATAB
to_bank_addr[0] => combi_ba.DATAB
to_bank_addr[0] => combi_ba.DATAB
to_bank_addr[0] => combi_ba.DATAB
to_bank_addr[1] => combi_ba.DATAB
to_bank_addr[1] => combi_ba.DATAB
to_bank_addr[1] => combi_ba.DATAB
to_bank_addr[1] => combi_ba.DATAB
to_bank_addr[1] => combi_ba.DATAB
to_row_addr[0] => combi_addr.DATAB
to_row_addr[1] => combi_addr.DATAB
to_row_addr[2] => combi_addr.DATAB
to_row_addr[3] => combi_addr.DATAB
to_row_addr[4] => combi_addr.DATAB
to_row_addr[5] => combi_addr.DATAB
to_row_addr[6] => combi_addr.DATAB
to_row_addr[7] => combi_addr.DATAB
to_row_addr[8] => combi_addr.DATAB
to_row_addr[9] => combi_addr.DATAB
to_row_addr[10] => combi_addr.DATAB
to_row_addr[11] => combi_addr.DATAB
to_row_addr[12] => combi_addr.DATAB
to_col_addr[0] => combi_addr.DATAB
to_col_addr[0] => combi_addr.DATAB
to_col_addr[1] => combi_addr.DATAB
to_col_addr[1] => combi_addr.DATAB
to_col_addr[2] => combi_addr.DATAB
to_col_addr[2] => combi_addr.DATAB
to_col_addr[3] => combi_addr.DATAB
to_col_addr[3] => combi_addr.DATAB
to_col_addr[4] => combi_addr.DATAB
to_col_addr[4] => combi_addr.DATAB
to_col_addr[5] => combi_addr.DATAB
to_col_addr[5] => combi_addr.DATAB
to_col_addr[6] => combi_addr.DATAB
to_col_addr[6] => combi_addr.DATAB
to_col_addr[7] => combi_addr.DATAB
to_col_addr[7] => combi_addr.DATAB
to_col_addr[8] => combi_addr.DATAB
to_col_addr[8] => combi_addr.DATAB
to_col_addr[9] => combi_addr.DATAB
to_col_addr[9] => combi_addr.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst
ctl_clk => int_dqs_burst.CLK
ctl_clk => int_wdata_valid.CLK
ctl_clk => int_real_wdata_valid.CLK
ctl_clk => ecc_wdata_fifo_read~reg0.CLK
ctl_clk => rdwr_data_valid_pipe[0].CLK
ctl_clk => rdwr_data_valid_pipe[1].CLK
ctl_clk => rdwr_data_valid_pipe[2].CLK
ctl_clk => rdwr_data_valid_pipe[3].CLK
ctl_clk => rdwr_data_valid_pipe[4].CLK
ctl_clk => rdwr_data_valid_pipe[5].CLK
ctl_clk => rdwr_data_valid_pipe[6].CLK
ctl_clk => rdwr_data_valid_pipe[7].CLK
ctl_clk => rdwr_data_valid_pipe[8].CLK
ctl_clk => rdwr_data_valid_pipe[9].CLK
ctl_clk => rdwr_data_valid_pipe[10].CLK
ctl_clk => rdwr_data_valid_pipe[11].CLK
ctl_clk => rdwr_data_valid_pipe[12].CLK
ctl_clk => rdwr_data_valid_pipe[13].CLK
ctl_clk => rdwr_data_valid_pipe[14].CLK
ctl_clk => rdwr_data_valid_pipe[15].CLK
ctl_clk => rdwr_data_valid_pipe[16].CLK
ctl_clk => rdwr_data_valid_pipe[17].CLK
ctl_clk => rdwr_data_valid_pipe[18].CLK
ctl_clk => rdwr_data_valid_pipe[19].CLK
ctl_clk => rdwr_data_valid_pipe[20].CLK
ctl_clk => rdwr_data_valid_pipe[21].CLK
ctl_clk => rdwr_data_valid_pipe[22].CLK
ctl_clk => rdwr_data_valid_pipe[23].CLK
ctl_clk => rdwr_data_valid_pipe[24].CLK
ctl_clk => rdwr_data_valid_pipe[25].CLK
ctl_clk => rdwr_data_valid_pipe[26].CLK
ctl_clk => rdwr_data_valid_pipe[27].CLK
ctl_clk => rdwr_data_valid_pipe[28].CLK
ctl_clk => rdwr_data_valid_pipe[29].CLK
ctl_clk => rdwr_data_valid_pipe[30].CLK
ctl_clk => rdwr_data_valid_pipe[31].CLK
ctl_clk => doing_write_pipe[0].CLK
ctl_clk => doing_write_pipe[1].CLK
ctl_clk => doing_write_pipe[2].CLK
ctl_clk => doing_write_pipe[3].CLK
ctl_clk => doing_write_pipe[4].CLK
ctl_clk => doing_write_pipe[5].CLK
ctl_clk => doing_write_pipe[6].CLK
ctl_clk => doing_write_pipe[7].CLK
ctl_clk => doing_write_pipe[8].CLK
ctl_clk => doing_write_pipe[9].CLK
ctl_clk => doing_write_pipe[10].CLK
ctl_clk => doing_write_pipe[11].CLK
ctl_clk => doing_write_pipe[12].CLK
ctl_clk => doing_write_pipe[13].CLK
ctl_clk => doing_write_pipe[14].CLK
ctl_clk => doing_write_pipe[15].CLK
ctl_clk => doing_write_pipe[16].CLK
ctl_clk => doing_write_pipe[17].CLK
ctl_clk => doing_write_pipe[18].CLK
ctl_clk => doing_write_pipe[19].CLK
ctl_clk => doing_write_pipe[20].CLK
ctl_clk => doing_write_pipe[21].CLK
ctl_clk => doing_write_pipe[22].CLK
ctl_clk => doing_write_pipe[23].CLK
ctl_clk => doing_write_pipe[24].CLK
ctl_clk => doing_write_pipe[25].CLK
ctl_clk => doing_write_pipe[26].CLK
ctl_clk => doing_write_pipe[27].CLK
ctl_clk => doing_write_pipe[28].CLK
ctl_clk => doing_write_pipe[29].CLK
ctl_clk => doing_write_pipe[30].CLK
ctl_clk => doing_write_pipe[31].CLK
ctl_clk => doing_write.CLK
ctl_clk => doing_read.CLK
ctl_clk => afi_wlat_r[0].CLK
ctl_clk => afi_wlat_r[1].CLK
ctl_clk => afi_wlat_r[2].CLK
ctl_clk => afi_wlat_r[3].CLK
ctl_clk => afi_wlat_r[4].CLK
ctl_reset_n => doing_write_pipe[0].ACLR
ctl_reset_n => doing_write_pipe[1].ACLR
ctl_reset_n => doing_write_pipe[2].ACLR
ctl_reset_n => doing_write_pipe[3].ACLR
ctl_reset_n => doing_write_pipe[4].ACLR
ctl_reset_n => doing_write_pipe[5].ACLR
ctl_reset_n => doing_write_pipe[6].ACLR
ctl_reset_n => doing_write_pipe[7].ACLR
ctl_reset_n => doing_write_pipe[8].ACLR
ctl_reset_n => doing_write_pipe[9].ACLR
ctl_reset_n => doing_write_pipe[10].ACLR
ctl_reset_n => doing_write_pipe[11].ACLR
ctl_reset_n => doing_write_pipe[12].ACLR
ctl_reset_n => doing_write_pipe[13].ACLR
ctl_reset_n => doing_write_pipe[14].ACLR
ctl_reset_n => doing_write_pipe[15].ACLR
ctl_reset_n => doing_write_pipe[16].ACLR
ctl_reset_n => doing_write_pipe[17].ACLR
ctl_reset_n => doing_write_pipe[18].ACLR
ctl_reset_n => doing_write_pipe[19].ACLR
ctl_reset_n => doing_write_pipe[20].ACLR
ctl_reset_n => doing_write_pipe[21].ACLR
ctl_reset_n => doing_write_pipe[22].ACLR
ctl_reset_n => doing_write_pipe[23].ACLR
ctl_reset_n => doing_write_pipe[24].ACLR
ctl_reset_n => doing_write_pipe[25].ACLR
ctl_reset_n => doing_write_pipe[26].ACLR
ctl_reset_n => doing_write_pipe[27].ACLR
ctl_reset_n => doing_write_pipe[28].ACLR
ctl_reset_n => doing_write_pipe[29].ACLR
ctl_reset_n => doing_write_pipe[30].ACLR
ctl_reset_n => doing_write_pipe[31].ACLR
ctl_reset_n => afi_wlat_r[0].ACLR
ctl_reset_n => afi_wlat_r[1].ACLR
ctl_reset_n => afi_wlat_r[2].ACLR
ctl_reset_n => afi_wlat_r[3].ACLR
ctl_reset_n => afi_wlat_r[4].ACLR
ctl_reset_n => ecc_wdata_fifo_read~reg0.ACLR
ctl_reset_n => int_dqs_burst.ACLR
ctl_reset_n => int_wdata_valid.ACLR
ctl_reset_n => doing_read.ACLR
ctl_reset_n => doing_write.ACLR
ctl_reset_n => rdwr_data_valid_pipe[0].ACLR
ctl_reset_n => rdwr_data_valid_pipe[1].ACLR
ctl_reset_n => rdwr_data_valid_pipe[2].ACLR
ctl_reset_n => rdwr_data_valid_pipe[3].ACLR
ctl_reset_n => rdwr_data_valid_pipe[4].ACLR
ctl_reset_n => rdwr_data_valid_pipe[5].ACLR
ctl_reset_n => rdwr_data_valid_pipe[6].ACLR
ctl_reset_n => rdwr_data_valid_pipe[7].ACLR
ctl_reset_n => rdwr_data_valid_pipe[8].ACLR
ctl_reset_n => rdwr_data_valid_pipe[9].ACLR
ctl_reset_n => rdwr_data_valid_pipe[10].ACLR
ctl_reset_n => rdwr_data_valid_pipe[11].ACLR
ctl_reset_n => rdwr_data_valid_pipe[12].ACLR
ctl_reset_n => rdwr_data_valid_pipe[13].ACLR
ctl_reset_n => rdwr_data_valid_pipe[14].ACLR
ctl_reset_n => rdwr_data_valid_pipe[15].ACLR
ctl_reset_n => rdwr_data_valid_pipe[16].ACLR
ctl_reset_n => rdwr_data_valid_pipe[17].ACLR
ctl_reset_n => rdwr_data_valid_pipe[18].ACLR
ctl_reset_n => rdwr_data_valid_pipe[19].ACLR
ctl_reset_n => rdwr_data_valid_pipe[20].ACLR
ctl_reset_n => rdwr_data_valid_pipe[21].ACLR
ctl_reset_n => rdwr_data_valid_pipe[22].ACLR
ctl_reset_n => rdwr_data_valid_pipe[23].ACLR
ctl_reset_n => rdwr_data_valid_pipe[24].ACLR
ctl_reset_n => rdwr_data_valid_pipe[25].ACLR
ctl_reset_n => rdwr_data_valid_pipe[26].ACLR
ctl_reset_n => rdwr_data_valid_pipe[27].ACLR
ctl_reset_n => rdwr_data_valid_pipe[28].ACLR
ctl_reset_n => rdwr_data_valid_pipe[29].ACLR
ctl_reset_n => rdwr_data_valid_pipe[30].ACLR
ctl_reset_n => rdwr_data_valid_pipe[31].ACLR
ctl_reset_n => int_real_wdata_valid.ACLR
afi_wlat[0] => afi_wlat_r[0].DATAIN
afi_wlat[1] => afi_wlat_r[1].DATAIN
afi_wlat[2] => afi_wlat_r[2].DATAIN
afi_wlat[3] => afi_wlat_r[3].DATAIN
afi_wlat[4] => afi_wlat_r[4].DATAIN
do_write => doing_write.IN0
do_write => doing_write_pipe.OUTPUTSELECT
do_write => always8.IN0
do_write => always11.IN1
do_write => always12.IN1
do_read => doing_read.IN0
do_read => always2.IN1
do_burst_chop => doing_read.IN1
do_burst_chop => doing_write.IN1
rdwr_data_valid => always2.IN1
rdwr_data_valid => always8.IN1
rdwr_data_valid => always8.IN1
rdwr_data_valid => rdwr_data_valid_pipe[0].DATAIN
ecc_wdata[0] => afi_wdata[0].DATAIN
ecc_wdata[1] => afi_wdata[1].DATAIN
ecc_wdata[2] => afi_wdata[2].DATAIN
ecc_wdata[3] => afi_wdata[3].DATAIN
ecc_wdata[4] => afi_wdata[4].DATAIN
ecc_wdata[5] => afi_wdata[5].DATAIN
ecc_wdata[6] => afi_wdata[6].DATAIN
ecc_wdata[7] => afi_wdata[7].DATAIN
ecc_wdata[8] => afi_wdata[8].DATAIN
ecc_wdata[9] => afi_wdata[9].DATAIN
ecc_wdata[10] => afi_wdata[10].DATAIN
ecc_wdata[11] => afi_wdata[11].DATAIN
ecc_wdata[12] => afi_wdata[12].DATAIN
ecc_wdata[13] => afi_wdata[13].DATAIN
ecc_wdata[14] => afi_wdata[14].DATAIN
ecc_wdata[15] => afi_wdata[15].DATAIN
ecc_wdata[16] => afi_wdata[16].DATAIN
ecc_wdata[17] => afi_wdata[17].DATAIN
ecc_wdata[18] => afi_wdata[18].DATAIN
ecc_wdata[19] => afi_wdata[19].DATAIN
ecc_wdata[20] => afi_wdata[20].DATAIN
ecc_wdata[21] => afi_wdata[21].DATAIN
ecc_wdata[22] => afi_wdata[22].DATAIN
ecc_wdata[23] => afi_wdata[23].DATAIN
ecc_wdata[24] => afi_wdata[24].DATAIN
ecc_wdata[25] => afi_wdata[25].DATAIN
ecc_wdata[26] => afi_wdata[26].DATAIN
ecc_wdata[27] => afi_wdata[27].DATAIN
ecc_wdata[28] => afi_wdata[28].DATAIN
ecc_wdata[29] => afi_wdata[29].DATAIN
ecc_wdata[30] => afi_wdata[30].DATAIN
ecc_wdata[31] => afi_wdata[31].DATAIN
ecc_be[0] => afi_dm.IN1
ecc_be[1] => afi_dm.IN1
ecc_be[2] => afi_dm.IN1
ecc_be[3] => afi_dm.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
mem_tcl[0] => mem_tcl[0].IN1
mem_tcl[1] => mem_tcl[1].IN1
mem_tcl[2] => mem_tcl[2].IN1
mem_tcl[3] => mem_tcl[3].IN1
mem_cas_wr_lat[0] => ~NO_FANOUT~
mem_cas_wr_lat[1] => ~NO_FANOUT~
mem_cas_wr_lat[2] => ~NO_FANOUT~
mem_cas_wr_lat[3] => ~NO_FANOUT~
mem_add_lat[0] => mem_add_lat[0].IN1
mem_add_lat[1] => mem_add_lat[1].IN1
mem_add_lat[2] => mem_add_lat[2].IN1
do_write => write_to_this_chip.IN1
do_read => to_chip_gen[0].OUTPUTSELECT
do_read => read_to_this_chip.IN1
to_chip[0] => to_chip_gen[0].DATAA


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst
ctl_clk => reg_odt_h.CLK
ctl_clk => reg_odt_l.CLK
ctl_clk => do_read_pipe[0].CLK
ctl_clk => do_read_pipe[1].CLK
ctl_clk => do_read_pipe[2].CLK
ctl_clk => do_read_pipe[3].CLK
ctl_clk => do_read_pipe[4].CLK
ctl_clk => do_read_pipe[5].CLK
ctl_clk => do_read_pipe[6].CLK
ctl_clk => do_read_pipe[7].CLK
ctl_clk => do_read_pipe[8].CLK
ctl_clk => do_read_pipe[9].CLK
ctl_clk => do_read_pipe[10].CLK
ctl_clk => do_read_pipe[11].CLK
ctl_clk => do_read_pipe[12].CLK
ctl_clk => do_read_pipe[13].CLK
ctl_clk => do_read_pipe[14].CLK
ctl_clk => do_read_pipe[15].CLK
ctl_clk => do_write_pipe[0].CLK
ctl_clk => do_write_pipe[1].CLK
ctl_clk => do_write_pipe[2].CLK
ctl_clk => do_write_pipe[3].CLK
ctl_clk => do_write_pipe[4].CLK
ctl_clk => do_write_pipe[5].CLK
ctl_clk => do_write_pipe[6].CLK
ctl_clk => do_write_pipe[7].CLK
ctl_clk => do_write_pipe[8].CLK
ctl_clk => do_write_pipe[9].CLK
ctl_clk => do_write_pipe[10].CLK
ctl_clk => do_write_pipe[11].CLK
ctl_clk => do_write_pipe[12].CLK
ctl_clk => do_write_pipe[13].CLK
ctl_clk => do_write_pipe[14].CLK
ctl_clk => do_write_pipe[15].CLK
ctl_clk => int_tcwl[0].CLK
ctl_clk => int_tcwl[1].CLK
ctl_clk => int_tcwl[2].CLK
ctl_clk => int_tcwl[3].CLK
ctl_clk => offset_code~5.DATAIN
ctl_reset_n => do_write_pipe[0].ACLR
ctl_reset_n => do_write_pipe[1].ACLR
ctl_reset_n => do_write_pipe[2].ACLR
ctl_reset_n => do_write_pipe[3].ACLR
ctl_reset_n => do_write_pipe[4].ACLR
ctl_reset_n => do_write_pipe[5].ACLR
ctl_reset_n => do_write_pipe[6].ACLR
ctl_reset_n => do_write_pipe[7].ACLR
ctl_reset_n => do_write_pipe[8].ACLR
ctl_reset_n => do_write_pipe[9].ACLR
ctl_reset_n => do_write_pipe[10].ACLR
ctl_reset_n => do_write_pipe[11].ACLR
ctl_reset_n => do_write_pipe[12].ACLR
ctl_reset_n => do_write_pipe[13].ACLR
ctl_reset_n => do_write_pipe[14].ACLR
ctl_reset_n => do_write_pipe[15].ACLR
ctl_reset_n => reg_odt_h.ACLR
ctl_reset_n => reg_odt_l.ACLR
ctl_reset_n => int_tcwl[0].ACLR
ctl_reset_n => int_tcwl[1].ACLR
ctl_reset_n => int_tcwl[2].ACLR
ctl_reset_n => int_tcwl[3].ACLR
ctl_reset_n => do_read_pipe[0].ACLR
ctl_reset_n => do_read_pipe[1].ACLR
ctl_reset_n => do_read_pipe[2].ACLR
ctl_reset_n => do_read_pipe[3].ACLR
ctl_reset_n => do_read_pipe[4].ACLR
ctl_reset_n => do_read_pipe[5].ACLR
ctl_reset_n => do_read_pipe[6].ACLR
ctl_reset_n => do_read_pipe[7].ACLR
ctl_reset_n => do_read_pipe[8].ACLR
ctl_reset_n => do_read_pipe[9].ACLR
ctl_reset_n => do_read_pipe[10].ACLR
ctl_reset_n => do_read_pipe[11].ACLR
ctl_reset_n => do_read_pipe[12].ACLR
ctl_reset_n => do_read_pipe[13].ACLR
ctl_reset_n => do_read_pipe[14].ACLR
ctl_reset_n => do_read_pipe[15].ACLR
ctl_reset_n => offset_code~7.DATAIN
mem_tcl[0] => Add0.IN5
mem_tcl[1] => Add0.IN4
mem_tcl[2] => Add0.IN3
mem_tcl[3] => Add0.IN2
mem_add_lat[0] => Add0.IN8
mem_add_lat[1] => Add0.IN7
mem_add_lat[2] => Add0.IN6
do_write => start_odt_write.DATAB
do_write => do_write_pipe[0].DATAIN
do_read => start_odt_read.DATAB
do_read => do_read_pipe[0].DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_ecc:ecc_inst
ctl_clk => ~NO_FANOUT~
ctl_reset_n => ~NO_FANOUT~
do_read => ~NO_FANOUT~
do_write => ~NO_FANOUT~
do_ecc => ~NO_FANOUT~
do_partial => ~NO_FANOUT~
do_burst_chop => ~NO_FANOUT~
rdwr_data_valid => ~NO_FANOUT~
ecc_fetch_error_addr => ~NO_FANOUT~
to_chip[0] => ~NO_FANOUT~
to_bank_addr[0] => ~NO_FANOUT~
to_bank_addr[1] => ~NO_FANOUT~
to_row_addr[0] => ~NO_FANOUT~
to_row_addr[1] => ~NO_FANOUT~
to_row_addr[2] => ~NO_FANOUT~
to_row_addr[3] => ~NO_FANOUT~
to_row_addr[4] => ~NO_FANOUT~
to_row_addr[5] => ~NO_FANOUT~
to_row_addr[6] => ~NO_FANOUT~
to_row_addr[7] => ~NO_FANOUT~
to_row_addr[8] => ~NO_FANOUT~
to_row_addr[9] => ~NO_FANOUT~
to_row_addr[10] => ~NO_FANOUT~
to_row_addr[11] => ~NO_FANOUT~
to_row_addr[12] => ~NO_FANOUT~
to_col_addr[0] => ~NO_FANOUT~
to_col_addr[1] => ~NO_FANOUT~
to_col_addr[2] => ~NO_FANOUT~
to_col_addr[3] => ~NO_FANOUT~
to_col_addr[4] => ~NO_FANOUT~
to_col_addr[5] => ~NO_FANOUT~
to_col_addr[6] => ~NO_FANOUT~
to_col_addr[7] => ~NO_FANOUT~
to_col_addr[8] => ~NO_FANOUT~
to_col_addr[9] => ~NO_FANOUT~
afi_rdata[0] => ecc_rdata[0].DATAIN
afi_rdata[1] => ecc_rdata[1].DATAIN
afi_rdata[2] => ecc_rdata[2].DATAIN
afi_rdata[3] => ecc_rdata[3].DATAIN
afi_rdata[4] => ecc_rdata[4].DATAIN
afi_rdata[5] => ecc_rdata[5].DATAIN
afi_rdata[6] => ecc_rdata[6].DATAIN
afi_rdata[7] => ecc_rdata[7].DATAIN
afi_rdata[8] => ecc_rdata[8].DATAIN
afi_rdata[9] => ecc_rdata[9].DATAIN
afi_rdata[10] => ecc_rdata[10].DATAIN
afi_rdata[11] => ecc_rdata[11].DATAIN
afi_rdata[12] => ecc_rdata[12].DATAIN
afi_rdata[13] => ecc_rdata[13].DATAIN
afi_rdata[14] => ecc_rdata[14].DATAIN
afi_rdata[15] => ecc_rdata[15].DATAIN
afi_rdata[16] => ecc_rdata[16].DATAIN
afi_rdata[17] => ecc_rdata[17].DATAIN
afi_rdata[18] => ecc_rdata[18].DATAIN
afi_rdata[19] => ecc_rdata[19].DATAIN
afi_rdata[20] => ecc_rdata[20].DATAIN
afi_rdata[21] => ecc_rdata[21].DATAIN
afi_rdata[22] => ecc_rdata[22].DATAIN
afi_rdata[23] => ecc_rdata[23].DATAIN
afi_rdata[24] => ecc_rdata[24].DATAIN
afi_rdata[25] => ecc_rdata[25].DATAIN
afi_rdata[26] => ecc_rdata[26].DATAIN
afi_rdata[27] => ecc_rdata[27].DATAIN
afi_rdata[28] => ecc_rdata[28].DATAIN
afi_rdata[29] => ecc_rdata[29].DATAIN
afi_rdata[30] => ecc_rdata[30].DATAIN
afi_rdata[31] => ecc_rdata[31].DATAIN
afi_rdata_valid[0] => ecc_rdata_valid[0].DATAIN
ecc_wdata_fifo_read => wdata_fifo_read.DATAIN
write_req_to_wfifo => ~NO_FANOUT~
be_to_wfifo[0] => ~NO_FANOUT~
be_to_wfifo[1] => ~NO_FANOUT~
be_to_wfifo[2] => ~NO_FANOUT~
be_to_wfifo[3] => ~NO_FANOUT~
wdata_fifo_be[0] => ecc_be[0].DATAIN
wdata_fifo_be[1] => ecc_be[1].DATAIN
wdata_fifo_be[2] => ecc_be[2].DATAIN
wdata_fifo_be[3] => ecc_be[3].DATAIN
wdata_fifo_wdata[0] => ecc_wdata[0].DATAIN
wdata_fifo_wdata[1] => ecc_wdata[1].DATAIN
wdata_fifo_wdata[2] => ecc_wdata[2].DATAIN
wdata_fifo_wdata[3] => ecc_wdata[3].DATAIN
wdata_fifo_wdata[4] => ecc_wdata[4].DATAIN
wdata_fifo_wdata[5] => ecc_wdata[5].DATAIN
wdata_fifo_wdata[6] => ecc_wdata[6].DATAIN
wdata_fifo_wdata[7] => ecc_wdata[7].DATAIN
wdata_fifo_wdata[8] => ecc_wdata[8].DATAIN
wdata_fifo_wdata[9] => ecc_wdata[9].DATAIN
wdata_fifo_wdata[10] => ecc_wdata[10].DATAIN
wdata_fifo_wdata[11] => ecc_wdata[11].DATAIN
wdata_fifo_wdata[12] => ecc_wdata[12].DATAIN
wdata_fifo_wdata[13] => ecc_wdata[13].DATAIN
wdata_fifo_wdata[14] => ecc_wdata[14].DATAIN
wdata_fifo_wdata[15] => ecc_wdata[15].DATAIN
wdata_fifo_wdata[16] => ecc_wdata[16].DATAIN
wdata_fifo_wdata[17] => ecc_wdata[17].DATAIN
wdata_fifo_wdata[18] => ecc_wdata[18].DATAIN
wdata_fifo_wdata[19] => ecc_wdata[19].DATAIN
wdata_fifo_wdata[20] => ecc_wdata[20].DATAIN
wdata_fifo_wdata[21] => ecc_wdata[21].DATAIN
wdata_fifo_wdata[22] => ecc_wdata[22].DATAIN
wdata_fifo_wdata[23] => ecc_wdata[23].DATAIN
wdata_fifo_wdata[24] => ecc_wdata[24].DATAIN
wdata_fifo_wdata[25] => ecc_wdata[25].DATAIN
wdata_fifo_wdata[26] => ecc_wdata[26].DATAIN
wdata_fifo_wdata[27] => ecc_wdata[27].DATAIN
wdata_fifo_wdata[28] => ecc_wdata[28].DATAIN
wdata_fifo_wdata[29] => ecc_wdata[29].DATAIN
wdata_fifo_wdata[30] => ecc_wdata[30].DATAIN
wdata_fifo_wdata[31] => ecc_wdata[31].DATAIN
ecc_enable => ~NO_FANOUT~
ecc_enable_auto_corr => ~NO_FANOUT~
ecc_gen_sbe => ~NO_FANOUT~
ecc_gen_dbe => ~NO_FANOUT~
ecc_enable_intr => ~NO_FANOUT~
ecc_mask_sbe_intr => ~NO_FANOUT~
ecc_mask_dbe_intr => ~NO_FANOUT~
ecc_clear => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_csr:csr_inst
ctl_clk => ~NO_FANOUT~
ctl_reset_n => ~NO_FANOUT~
csr_addr[0] => ~NO_FANOUT~
csr_addr[1] => ~NO_FANOUT~
csr_addr[2] => ~NO_FANOUT~
csr_addr[3] => ~NO_FANOUT~
csr_addr[4] => ~NO_FANOUT~
csr_addr[5] => ~NO_FANOUT~
csr_addr[6] => ~NO_FANOUT~
csr_addr[7] => ~NO_FANOUT~
csr_addr[8] => ~NO_FANOUT~
csr_addr[9] => ~NO_FANOUT~
csr_addr[10] => ~NO_FANOUT~
csr_addr[11] => ~NO_FANOUT~
csr_addr[12] => ~NO_FANOUT~
csr_addr[13] => ~NO_FANOUT~
csr_addr[14] => ~NO_FANOUT~
csr_addr[15] => ~NO_FANOUT~
csr_be[0] => ~NO_FANOUT~
csr_be[1] => ~NO_FANOUT~
csr_be[2] => ~NO_FANOUT~
csr_be[3] => ~NO_FANOUT~
csr_write_req => ~NO_FANOUT~
csr_wdata[0] => ~NO_FANOUT~
csr_wdata[1] => ~NO_FANOUT~
csr_wdata[2] => ~NO_FANOUT~
csr_wdata[3] => ~NO_FANOUT~
csr_wdata[4] => ~NO_FANOUT~
csr_wdata[5] => ~NO_FANOUT~
csr_wdata[6] => ~NO_FANOUT~
csr_wdata[7] => ~NO_FANOUT~
csr_wdata[8] => ~NO_FANOUT~
csr_wdata[9] => ~NO_FANOUT~
csr_wdata[10] => ~NO_FANOUT~
csr_wdata[11] => ~NO_FANOUT~
csr_wdata[12] => ~NO_FANOUT~
csr_wdata[13] => ~NO_FANOUT~
csr_wdata[14] => ~NO_FANOUT~
csr_wdata[15] => ~NO_FANOUT~
csr_wdata[16] => ~NO_FANOUT~
csr_wdata[17] => ~NO_FANOUT~
csr_wdata[18] => ~NO_FANOUT~
csr_wdata[19] => ~NO_FANOUT~
csr_wdata[20] => ~NO_FANOUT~
csr_wdata[21] => ~NO_FANOUT~
csr_wdata[22] => ~NO_FANOUT~
csr_wdata[23] => ~NO_FANOUT~
csr_wdata[24] => ~NO_FANOUT~
csr_wdata[25] => ~NO_FANOUT~
csr_wdata[26] => ~NO_FANOUT~
csr_wdata[27] => ~NO_FANOUT~
csr_wdata[28] => ~NO_FANOUT~
csr_wdata[29] => ~NO_FANOUT~
csr_wdata[30] => ~NO_FANOUT~
csr_wdata[31] => ~NO_FANOUT~
csr_read_req => ~NO_FANOUT~
ctl_cal_success => ~NO_FANOUT~
ctl_cal_fail => ~NO_FANOUT~
local_power_down_ack => ~NO_FANOUT~
local_self_rfsh_ack => ~NO_FANOUT~
ecc_sbe_error => ~NO_FANOUT~
ecc_dbe_error => ~NO_FANOUT~
ecc_sbe_count[0] => ~NO_FANOUT~
ecc_sbe_count[1] => ~NO_FANOUT~
ecc_sbe_count[2] => ~NO_FANOUT~
ecc_sbe_count[3] => ~NO_FANOUT~
ecc_sbe_count[4] => ~NO_FANOUT~
ecc_sbe_count[5] => ~NO_FANOUT~
ecc_sbe_count[6] => ~NO_FANOUT~
ecc_sbe_count[7] => ~NO_FANOUT~
ecc_dbe_count[0] => ~NO_FANOUT~
ecc_dbe_count[1] => ~NO_FANOUT~
ecc_dbe_count[2] => ~NO_FANOUT~
ecc_dbe_count[3] => ~NO_FANOUT~
ecc_dbe_count[4] => ~NO_FANOUT~
ecc_dbe_count[5] => ~NO_FANOUT~
ecc_dbe_count[6] => ~NO_FANOUT~
ecc_dbe_count[7] => ~NO_FANOUT~
ecc_error_addr[0] => ~NO_FANOUT~
ecc_error_addr[1] => ~NO_FANOUT~
ecc_error_addr[2] => ~NO_FANOUT~
ecc_error_addr[3] => ~NO_FANOUT~
ecc_error_addr[4] => ~NO_FANOUT~
ecc_error_addr[5] => ~NO_FANOUT~
ecc_error_addr[6] => ~NO_FANOUT~
ecc_error_addr[7] => ~NO_FANOUT~
ecc_error_addr[8] => ~NO_FANOUT~
ecc_error_addr[9] => ~NO_FANOUT~
ecc_error_addr[10] => ~NO_FANOUT~
ecc_error_addr[11] => ~NO_FANOUT~
ecc_error_addr[12] => ~NO_FANOUT~
ecc_error_addr[13] => ~NO_FANOUT~
ecc_error_addr[14] => ~NO_FANOUT~
ecc_error_addr[15] => ~NO_FANOUT~
ecc_error_addr[16] => ~NO_FANOUT~
ecc_error_addr[17] => ~NO_FANOUT~
ecc_error_addr[18] => ~NO_FANOUT~
ecc_error_addr[19] => ~NO_FANOUT~
ecc_error_addr[20] => ~NO_FANOUT~
ecc_error_addr[21] => ~NO_FANOUT~
ecc_error_addr[22] => ~NO_FANOUT~
ecc_error_addr[23] => ~NO_FANOUT~
ecc_error_addr[24] => ~NO_FANOUT~
ecc_error_addr[25] => ~NO_FANOUT~
ecc_error_addr[26] => ~NO_FANOUT~
ecc_error_addr[27] => ~NO_FANOUT~
ecc_error_addr[28] => ~NO_FANOUT~
ecc_error_addr[29] => ~NO_FANOUT~
ecc_error_addr[30] => ~NO_FANOUT~
ecc_error_addr[31] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst
pll_ref_clk => pll_ref_clk.IN1
global_reset_n => global_reset_n.IN1
soft_reset_n => soft_reset_n.IN1
ctl_dqs_burst[0] => ctl_dqs_burst[0].IN1
ctl_dqs_burst[1] => ctl_dqs_burst[1].IN1
ctl_wdata_valid[0] => ctl_wdata_valid[0].IN1
ctl_wdata_valid[1] => ctl_wdata_valid[1].IN1
ctl_wdata[0] => ctl_wdata[0].IN1
ctl_wdata[1] => ctl_wdata[1].IN1
ctl_wdata[2] => ctl_wdata[2].IN1
ctl_wdata[3] => ctl_wdata[3].IN1
ctl_wdata[4] => ctl_wdata[4].IN1
ctl_wdata[5] => ctl_wdata[5].IN1
ctl_wdata[6] => ctl_wdata[6].IN1
ctl_wdata[7] => ctl_wdata[7].IN1
ctl_wdata[8] => ctl_wdata[8].IN1
ctl_wdata[9] => ctl_wdata[9].IN1
ctl_wdata[10] => ctl_wdata[10].IN1
ctl_wdata[11] => ctl_wdata[11].IN1
ctl_wdata[12] => ctl_wdata[12].IN1
ctl_wdata[13] => ctl_wdata[13].IN1
ctl_wdata[14] => ctl_wdata[14].IN1
ctl_wdata[15] => ctl_wdata[15].IN1
ctl_wdata[16] => ctl_wdata[16].IN1
ctl_wdata[17] => ctl_wdata[17].IN1
ctl_wdata[18] => ctl_wdata[18].IN1
ctl_wdata[19] => ctl_wdata[19].IN1
ctl_wdata[20] => ctl_wdata[20].IN1
ctl_wdata[21] => ctl_wdata[21].IN1
ctl_wdata[22] => ctl_wdata[22].IN1
ctl_wdata[23] => ctl_wdata[23].IN1
ctl_wdata[24] => ctl_wdata[24].IN1
ctl_wdata[25] => ctl_wdata[25].IN1
ctl_wdata[26] => ctl_wdata[26].IN1
ctl_wdata[27] => ctl_wdata[27].IN1
ctl_wdata[28] => ctl_wdata[28].IN1
ctl_wdata[29] => ctl_wdata[29].IN1
ctl_wdata[30] => ctl_wdata[30].IN1
ctl_wdata[31] => ctl_wdata[31].IN1
ctl_dm[0] => ctl_dm[0].IN1
ctl_dm[1] => ctl_dm[1].IN1
ctl_dm[2] => ctl_dm[2].IN1
ctl_dm[3] => ctl_dm[3].IN1
ctl_addr[0] => ctl_addr[0].IN1
ctl_addr[1] => ctl_addr[1].IN1
ctl_addr[2] => ctl_addr[2].IN1
ctl_addr[3] => ctl_addr[3].IN1
ctl_addr[4] => ctl_addr[4].IN1
ctl_addr[5] => ctl_addr[5].IN1
ctl_addr[6] => ctl_addr[6].IN1
ctl_addr[7] => ctl_addr[7].IN1
ctl_addr[8] => ctl_addr[8].IN1
ctl_addr[9] => ctl_addr[9].IN1
ctl_addr[10] => ctl_addr[10].IN1
ctl_addr[11] => ctl_addr[11].IN1
ctl_addr[12] => ctl_addr[12].IN1
ctl_ba[0] => ctl_ba[0].IN1
ctl_ba[1] => ctl_ba[1].IN1
ctl_cas_n[0] => ctl_cas_n[0].IN1
ctl_cke[0] => ctl_cke[0].IN1
ctl_cs_n[0] => ctl_cs_n[0].IN1
ctl_odt[0] => ctl_odt[0].IN1
ctl_ras_n[0] => ctl_ras_n[0].IN1
ctl_we_n[0] => ctl_we_n[0].IN1
ctl_rst_n[0] => ctl_rst_n[0].IN1
ctl_mem_clk_disable[0] => ctl_mem_clk_disable[0].IN1
ctl_doing_rd[0] => ctl_doing_rd[0].IN1
ctl_doing_rd[1] => ctl_doing_rd[1].IN1
ctl_cal_req => ctl_cal_req.IN1
ctl_cal_byte_lane_sel_n[0] => ctl_cal_byte_lane_sel_n[0].IN1
ctl_cal_byte_lane_sel_n[1] => ctl_cal_byte_lane_sel_n[1].IN1
dbg_clk => dbg_clk.IN1
dbg_reset_n => dbg_reset_n.IN1
dbg_addr[0] => dbg_addr[0].IN1
dbg_addr[1] => dbg_addr[1].IN1
dbg_addr[2] => dbg_addr[2].IN1
dbg_addr[3] => dbg_addr[3].IN1
dbg_addr[4] => dbg_addr[4].IN1
dbg_addr[5] => dbg_addr[5].IN1
dbg_addr[6] => dbg_addr[6].IN1
dbg_addr[7] => dbg_addr[7].IN1
dbg_addr[8] => dbg_addr[8].IN1
dbg_addr[9] => dbg_addr[9].IN1
dbg_addr[10] => dbg_addr[10].IN1
dbg_addr[11] => dbg_addr[11].IN1
dbg_addr[12] => dbg_addr[12].IN1
dbg_wr => dbg_wr.IN1
dbg_rd => dbg_rd.IN1
dbg_cs => dbg_cs.IN1
dbg_wr_data[0] => dbg_wr_data[0].IN1
dbg_wr_data[1] => dbg_wr_data[1].IN1
dbg_wr_data[2] => dbg_wr_data[2].IN1
dbg_wr_data[3] => dbg_wr_data[3].IN1
dbg_wr_data[4] => dbg_wr_data[4].IN1
dbg_wr_data[5] => dbg_wr_data[5].IN1
dbg_wr_data[6] => dbg_wr_data[6].IN1
dbg_wr_data[7] => dbg_wr_data[7].IN1
dbg_wr_data[8] => dbg_wr_data[8].IN1
dbg_wr_data[9] => dbg_wr_data[9].IN1
dbg_wr_data[10] => dbg_wr_data[10].IN1
dbg_wr_data[11] => dbg_wr_data[11].IN1
dbg_wr_data[12] => dbg_wr_data[12].IN1
dbg_wr_data[13] => dbg_wr_data[13].IN1
dbg_wr_data[14] => dbg_wr_data[14].IN1
dbg_wr_data[15] => dbg_wr_data[15].IN1
dbg_wr_data[16] => dbg_wr_data[16].IN1
dbg_wr_data[17] => dbg_wr_data[17].IN1
dbg_wr_data[18] => dbg_wr_data[18].IN1
dbg_wr_data[19] => dbg_wr_data[19].IN1
dbg_wr_data[20] => dbg_wr_data[20].IN1
dbg_wr_data[21] => dbg_wr_data[21].IN1
dbg_wr_data[22] => dbg_wr_data[22].IN1
dbg_wr_data[23] => dbg_wr_data[23].IN1
dbg_wr_data[24] => dbg_wr_data[24].IN1
dbg_wr_data[25] => dbg_wr_data[25].IN1
dbg_wr_data[26] => dbg_wr_data[26].IN1
dbg_wr_data[27] => dbg_wr_data[27].IN1
dbg_wr_data[28] => dbg_wr_data[28].IN1
dbg_wr_data[29] => dbg_wr_data[29].IN1
dbg_wr_data[30] => dbg_wr_data[30].IN1
dbg_wr_data[31] => dbg_wr_data[31].IN1
mem_clk[0] <> ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst.mem_clk
mem_clk_n[0] <> ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst.mem_clk_n
mem_dq[0] <> ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[1] <> ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[2] <> ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[3] <> ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[4] <> ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[5] <> ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[6] <> ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[7] <> ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[8] <> ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[9] <> ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[10] <> ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[11] <> ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[12] <> ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[13] <> ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[14] <> ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[15] <> ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dqs[0] <> ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst.mem_dqs
mem_dqs[1] <> ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst.mem_dqs
mem_dqs_n[0] <> ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst.mem_dqs_n
mem_dqs_n[1] <> ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst.mem_dqs_n


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst
pll_ref_clk => pll_ref_clk.IN1
global_reset_n => global_reset_n.IN1
soft_reset_n => soft_reset_n.IN1
ctl_dqs_burst[0] => ctl_dqs_burst[0].IN1
ctl_dqs_burst[1] => ctl_dqs_burst[1].IN1
ctl_wdata_valid[0] => ctl_wdata_valid[0].IN1
ctl_wdata_valid[1] => ctl_wdata_valid[1].IN1
ctl_wdata[0] => ctl_wdata[0].IN1
ctl_wdata[1] => ctl_wdata[1].IN1
ctl_wdata[2] => ctl_wdata[2].IN1
ctl_wdata[3] => ctl_wdata[3].IN1
ctl_wdata[4] => ctl_wdata[4].IN1
ctl_wdata[5] => ctl_wdata[5].IN1
ctl_wdata[6] => ctl_wdata[6].IN1
ctl_wdata[7] => ctl_wdata[7].IN1
ctl_wdata[8] => ctl_wdata[8].IN1
ctl_wdata[9] => ctl_wdata[9].IN1
ctl_wdata[10] => ctl_wdata[10].IN1
ctl_wdata[11] => ctl_wdata[11].IN1
ctl_wdata[12] => ctl_wdata[12].IN1
ctl_wdata[13] => ctl_wdata[13].IN1
ctl_wdata[14] => ctl_wdata[14].IN1
ctl_wdata[15] => ctl_wdata[15].IN1
ctl_wdata[16] => ctl_wdata[16].IN1
ctl_wdata[17] => ctl_wdata[17].IN1
ctl_wdata[18] => ctl_wdata[18].IN1
ctl_wdata[19] => ctl_wdata[19].IN1
ctl_wdata[20] => ctl_wdata[20].IN1
ctl_wdata[21] => ctl_wdata[21].IN1
ctl_wdata[22] => ctl_wdata[22].IN1
ctl_wdata[23] => ctl_wdata[23].IN1
ctl_wdata[24] => ctl_wdata[24].IN1
ctl_wdata[25] => ctl_wdata[25].IN1
ctl_wdata[26] => ctl_wdata[26].IN1
ctl_wdata[27] => ctl_wdata[27].IN1
ctl_wdata[28] => ctl_wdata[28].IN1
ctl_wdata[29] => ctl_wdata[29].IN1
ctl_wdata[30] => ctl_wdata[30].IN1
ctl_wdata[31] => ctl_wdata[31].IN1
ctl_dm[0] => ctl_dm[0].IN1
ctl_dm[1] => ctl_dm[1].IN1
ctl_dm[2] => ctl_dm[2].IN1
ctl_dm[3] => ctl_dm[3].IN1
ctl_addr[0] => ctl_addr[0].IN1
ctl_addr[1] => ctl_addr[1].IN1
ctl_addr[2] => ctl_addr[2].IN1
ctl_addr[3] => ctl_addr[3].IN1
ctl_addr[4] => ctl_addr[4].IN1
ctl_addr[5] => ctl_addr[5].IN1
ctl_addr[6] => ctl_addr[6].IN1
ctl_addr[7] => ctl_addr[7].IN1
ctl_addr[8] => ctl_addr[8].IN1
ctl_addr[9] => ctl_addr[9].IN1
ctl_addr[10] => ctl_addr[10].IN1
ctl_addr[11] => ctl_addr[11].IN1
ctl_addr[12] => ctl_addr[12].IN1
ctl_ba[0] => ctl_ba[0].IN1
ctl_ba[1] => ctl_ba[1].IN1
ctl_cas_n[0] => ctl_cas_n[0].IN1
ctl_cke[0] => ctl_cke[0].IN1
ctl_cs_n[0] => ctl_cs_n[0].IN1
ctl_odt[0] => ctl_odt[0].IN1
ctl_ras_n[0] => ctl_ras_n[0].IN1
ctl_we_n[0] => ctl_we_n[0].IN1
ctl_rst_n[0] => ~NO_FANOUT~
ctl_mem_clk_disable[0] => ctl_mem_clk_disable[0].IN1
ctl_doing_rd[0] => ctl_doing_rd[0].IN1
ctl_doing_rd[1] => ctl_doing_rd[1].IN1
ctl_cal_req => ctl_cal_req.IN1
ctl_cal_byte_lane_sel_n[0] => ctl_cal_byte_lane_sel_n[0].IN1
ctl_cal_byte_lane_sel_n[1] => ctl_cal_byte_lane_sel_n[1].IN1
mem_clk[0] <> ddr2_sdram_phy_alt_mem_phy_clk_reset:clk.mem_clk
mem_clk_n[0] <> ddr2_sdram_phy_alt_mem_phy_clk_reset:clk.mem_clk_n
mem_dq[0] <> ddr2_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[1] <> ddr2_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[2] <> ddr2_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[3] <> ddr2_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[4] <> ddr2_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[5] <> ddr2_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[6] <> ddr2_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[7] <> ddr2_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[8] <> ddr2_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[9] <> ddr2_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[10] <> ddr2_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[11] <> ddr2_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[12] <> ddr2_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[13] <> ddr2_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[14] <> ddr2_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[15] <> ddr2_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dqs[0] <> ddr2_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dqs
mem_dqs[1] <> ddr2_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dqs
mem_dqs_n[0] <> <UNC>
mem_dqs_n[1] <> <UNC>
dbg_clk => dbg_clk.IN1
dbg_reset_n => dbg_reset_n.IN1
dbg_addr[0] => dbg_addr[0].IN1
dbg_addr[1] => dbg_addr[1].IN1
dbg_addr[2] => dbg_addr[2].IN1
dbg_addr[3] => dbg_addr[3].IN1
dbg_addr[4] => dbg_addr[4].IN1
dbg_addr[5] => dbg_addr[5].IN1
dbg_addr[6] => dbg_addr[6].IN1
dbg_addr[7] => dbg_addr[7].IN1
dbg_addr[8] => dbg_addr[8].IN1
dbg_addr[9] => dbg_addr[9].IN1
dbg_addr[10] => dbg_addr[10].IN1
dbg_addr[11] => dbg_addr[11].IN1
dbg_addr[12] => dbg_addr[12].IN1
dbg_wr => dbg_wr.IN1
dbg_rd => dbg_rd.IN1
dbg_cs => dbg_cs.IN1
dbg_wr_data[0] => dbg_wr_data[0].IN1
dbg_wr_data[1] => dbg_wr_data[1].IN1
dbg_wr_data[2] => dbg_wr_data[2].IN1
dbg_wr_data[3] => dbg_wr_data[3].IN1
dbg_wr_data[4] => dbg_wr_data[4].IN1
dbg_wr_data[5] => dbg_wr_data[5].IN1
dbg_wr_data[6] => dbg_wr_data[6].IN1
dbg_wr_data[7] => dbg_wr_data[7].IN1
dbg_wr_data[8] => dbg_wr_data[8].IN1
dbg_wr_data[9] => dbg_wr_data[9].IN1
dbg_wr_data[10] => dbg_wr_data[10].IN1
dbg_wr_data[11] => dbg_wr_data[11].IN1
dbg_wr_data[12] => dbg_wr_data[12].IN1
dbg_wr_data[13] => dbg_wr_data[13].IN1
dbg_wr_data[14] => dbg_wr_data[14].IN1
dbg_wr_data[15] => dbg_wr_data[15].IN1
dbg_wr_data[16] => dbg_wr_data[16].IN1
dbg_wr_data[17] => dbg_wr_data[17].IN1
dbg_wr_data[18] => dbg_wr_data[18].IN1
dbg_wr_data[19] => dbg_wr_data[19].IN1
dbg_wr_data[20] => dbg_wr_data[20].IN1
dbg_wr_data[21] => dbg_wr_data[21].IN1
dbg_wr_data[22] => dbg_wr_data[22].IN1
dbg_wr_data[23] => dbg_wr_data[23].IN1
dbg_wr_data[24] => dbg_wr_data[24].IN1
dbg_wr_data[25] => dbg_wr_data[25].IN1
dbg_wr_data[26] => dbg_wr_data[26].IN1
dbg_wr_data[27] => dbg_wr_data[27].IN1
dbg_wr_data[28] => dbg_wr_data[28].IN1
dbg_wr_data[29] => dbg_wr_data[29].IN1
dbg_wr_data[30] => dbg_wr_data[30].IN1
dbg_wr_data[31] => dbg_wr_data[31].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio
reset_resync_clk_2x_n => reset_resync_clk_2x.IN16
resync_clk_2x => dq_capture_clk[0].IN16
mem_clk_2x => dqs[0].dqs_ddio_out.CLKHI
mem_clk_2x => dqs[0].dqs_ddio_out.CLKLO
mem_clk_2x => dqs[0].dqs_ddio_out.MUXSEL
mem_clk_2x => dqs[0].dqsoe_ddio_oe.CLK
mem_clk_2x => dqs[1].dqs_ddio_out.CLKHI
mem_clk_2x => dqs[1].dqs_ddio_out.CLKLO
mem_clk_2x => dqs[1].dqs_ddio_out.MUXSEL
mem_clk_2x => dqs[1].dqsoe_ddio_oe.CLK
write_clk_2x => wdp_wdata_oe_2x_r[15].CLK
write_clk_2x => wdp_wdata_oe_2x_r[14].CLK
write_clk_2x => wdp_wdata_oe_2x_r[13].CLK
write_clk_2x => wdp_wdata_oe_2x_r[12].CLK
write_clk_2x => wdp_wdata_oe_2x_r[11].CLK
write_clk_2x => wdp_wdata_oe_2x_r[10].CLK
write_clk_2x => wdp_wdata_oe_2x_r[9].CLK
write_clk_2x => wdp_wdata_oe_2x_r[8].CLK
write_clk_2x => wdp_wdata_oe_2x_r[7].CLK
write_clk_2x => wdp_wdata_oe_2x_r[6].CLK
write_clk_2x => wdp_wdata_oe_2x_r[5].CLK
write_clk_2x => wdp_wdata_oe_2x_r[4].CLK
write_clk_2x => wdp_wdata_oe_2x_r[3].CLK
write_clk_2x => wdp_wdata_oe_2x_r[2].CLK
write_clk_2x => wdp_wdata_oe_2x_r[1].CLK
write_clk_2x => wdp_wdata_oe_2x_r[0].CLK
write_clk_2x => dqs_group[0].dq[0].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[0].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[0].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[0].dq[1].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[1].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[1].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[0].dq[2].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[2].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[2].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[0].dq[3].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[3].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[3].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[0].dq[4].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[4].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[4].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[0].dq[5].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[5].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[5].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[0].dq[6].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[6].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[6].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[0].dq[7].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[7].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[7].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[0].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[0].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[0].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[1].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[1].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[1].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[2].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[2].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[2].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[3].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[3].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[3].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[4].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[4].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[4].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[5].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[5].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[5].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[6].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[6].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[6].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[7].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[7].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[7].dq_ddio_out.MUXSEL
write_clk_2x => dm[0].dm_ddio_out.CLKHI
write_clk_2x => dm[0].dm_ddio_out.CLKLO
write_clk_2x => dm[0].dm_ddio_out.MUXSEL
write_clk_2x => dm[1].dm_ddio_out.CLKHI
write_clk_2x => dm[1].dm_ddio_out.CLKLO
write_clk_2x => dm[1].dm_ddio_out.MUXSEL
mem_dq[0] <> dqs_group[0].dq[0].dq_obuf
mem_dq[1] <> dqs_group[0].dq[1].dq_obuf
mem_dq[2] <> dqs_group[0].dq[2].dq_obuf
mem_dq[3] <> dqs_group[0].dq[3].dq_obuf
mem_dq[4] <> dqs_group[0].dq[4].dq_obuf
mem_dq[5] <> dqs_group[0].dq[5].dq_obuf
mem_dq[6] <> dqs_group[0].dq[6].dq_obuf
mem_dq[7] <> dqs_group[0].dq[7].dq_obuf
mem_dq[8] <> dqs_group[1].dq[0].dq_obuf
mem_dq[9] <> dqs_group[1].dq[1].dq_obuf
mem_dq[10] <> dqs_group[1].dq[2].dq_obuf
mem_dq[11] <> dqs_group[1].dq[3].dq_obuf
mem_dq[12] <> dqs_group[1].dq[4].dq_obuf
mem_dq[13] <> dqs_group[1].dq[5].dq_obuf
mem_dq[14] <> dqs_group[1].dq[6].dq_obuf
mem_dq[15] <> dqs_group[1].dq[7].dq_obuf
mem_dqs[0] <> dqs[0].dqs_obuf
mem_dqs[1] <> dqs[1].dqs_obuf
wdp_dm_h_2x[0] => dm[0].dm_ddio_out.DATAINHI
wdp_dm_h_2x[1] => dm[1].dm_ddio_out.DATAINHI
wdp_dm_l_2x[0] => dm[0].dm_ddio_out.DATAINLO
wdp_dm_l_2x[1] => dm[1].dm_ddio_out.DATAINLO
wdp_wdata_h_2x[0] => dqs_group[0].dq[0].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[1] => dqs_group[0].dq[1].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[2] => dqs_group[0].dq[2].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[3] => dqs_group[0].dq[3].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[4] => dqs_group[0].dq[4].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[5] => dqs_group[0].dq[5].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[6] => dqs_group[0].dq[6].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[7] => dqs_group[0].dq[7].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[8] => dqs_group[1].dq[0].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[9] => dqs_group[1].dq[1].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[10] => dqs_group[1].dq[2].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[11] => dqs_group[1].dq[3].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[12] => dqs_group[1].dq[4].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[13] => dqs_group[1].dq[5].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[14] => dqs_group[1].dq[6].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[15] => dqs_group[1].dq[7].dq_ddio_out.DATAINHI
wdp_wdata_l_2x[0] => dqs_group[0].dq[0].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[1] => dqs_group[0].dq[1].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[2] => dqs_group[0].dq[2].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[3] => dqs_group[0].dq[3].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[4] => dqs_group[0].dq[4].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[5] => dqs_group[0].dq[5].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[6] => dqs_group[0].dq[6].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[7] => dqs_group[0].dq[7].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[8] => dqs_group[1].dq[0].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[9] => dqs_group[1].dq[1].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[10] => dqs_group[1].dq[2].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[11] => dqs_group[1].dq[3].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[12] => dqs_group[1].dq[4].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[13] => dqs_group[1].dq[5].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[14] => dqs_group[1].dq[6].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[15] => dqs_group[1].dq[7].dq_ddio_out.DATAINLO
wdp_wdata_oe_2x[0] => wdp_wdata_oe_2x_r[0].DATAIN
wdp_wdata_oe_2x[1] => wdp_wdata_oe_2x_r[1].DATAIN
wdp_wdata_oe_2x[2] => wdp_wdata_oe_2x_r[2].DATAIN
wdp_wdata_oe_2x[3] => wdp_wdata_oe_2x_r[3].DATAIN
wdp_wdata_oe_2x[4] => wdp_wdata_oe_2x_r[4].DATAIN
wdp_wdata_oe_2x[5] => wdp_wdata_oe_2x_r[5].DATAIN
wdp_wdata_oe_2x[6] => wdp_wdata_oe_2x_r[6].DATAIN
wdp_wdata_oe_2x[7] => wdp_wdata_oe_2x_r[7].DATAIN
wdp_wdata_oe_2x[8] => wdp_wdata_oe_2x_r[8].DATAIN
wdp_wdata_oe_2x[9] => wdp_wdata_oe_2x_r[9].DATAIN
wdp_wdata_oe_2x[10] => wdp_wdata_oe_2x_r[10].DATAIN
wdp_wdata_oe_2x[11] => wdp_wdata_oe_2x_r[11].DATAIN
wdp_wdata_oe_2x[12] => wdp_wdata_oe_2x_r[12].DATAIN
wdp_wdata_oe_2x[13] => wdp_wdata_oe_2x_r[13].DATAIN
wdp_wdata_oe_2x[14] => wdp_wdata_oe_2x_r[14].DATAIN
wdp_wdata_oe_2x[15] => wdp_wdata_oe_2x_r[15].DATAIN
wdp_wdqs_2x[0] => dqs[0].dqs_ddio_out.DATAINHI
wdp_wdqs_2x[1] => dqs[1].dqs_ddio_out.DATAINHI
wdp_wdqs_oe_2x[0] => dqs[0].dqsoe_ddio_oe.OE
wdp_wdqs_oe_2x[1] => dqs[1].dqsoe_ddio_oe.OE


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_read_dp:rdp
phy_clk_1x => phy_clk_1x.IN1
resync_clk_2x => resync_clk_2x.IN1
reset_phy_clk_1x_n => rd_ram_rd_addr[0].ACLR
reset_phy_clk_1x_n => rd_ram_rd_addr[1].ACLR
reset_phy_clk_1x_n => rd_ram_rd_addr[2].ACLR
reset_phy_clk_1x_n => rd_ram_rd_addr[3].ACLR
reset_phy_clk_1x_n => dec_read_lat_sync_r.ACLR
reset_phy_clk_1x_n => inc_read_lat_sync_r.ACLR
reset_resync_clk_2x_n => dmx_swap_sync_r.ACLR
reset_resync_clk_2x_n => dmx_swap_sync.ACLR
reset_resync_clk_2x_n => dmx_swap_ams.ACLR
reset_resync_clk_2x_n => state.ACLR
reset_resync_clk_2x_n => rd_ram_wr_addr[0].PRESET
reset_resync_clk_2x_n => rd_ram_wr_addr[1].ACLR
reset_resync_clk_2x_n => rd_ram_wr_addr[2].PRESET
reset_resync_clk_2x_n => rd_ram_wr_addr[3].ACLR
seq_rdp_dec_read_lat_1x => rd_addr_double_inc.IN1
seq_rdp_dec_read_lat_1x => dec_read_lat_sync_r.DATAIN
seq_rdp_dmx_swap => dmx_swap_ams.DATAIN
seq_rdp_inc_read_lat_1x => rd_addr_stall.IN1
seq_rdp_inc_read_lat_1x => inc_read_lat_sync_r.DATAIN
dio_rdata_h_2x[0] => rd_data_piped_2x[0].IN1
dio_rdata_h_2x[1] => rd_data_piped_2x[1].IN1
dio_rdata_h_2x[2] => rd_data_piped_2x[2].IN1
dio_rdata_h_2x[3] => rd_data_piped_2x[3].IN1
dio_rdata_h_2x[4] => rd_data_piped_2x[4].IN1
dio_rdata_h_2x[5] => rd_data_piped_2x[5].IN1
dio_rdata_h_2x[6] => rd_data_piped_2x[6].IN1
dio_rdata_h_2x[7] => rd_data_piped_2x[7].IN1
dio_rdata_h_2x[8] => rd_data_piped_2x[16].IN1
dio_rdata_h_2x[9] => rd_data_piped_2x[17].IN1
dio_rdata_h_2x[10] => rd_data_piped_2x[18].IN1
dio_rdata_h_2x[11] => rd_data_piped_2x[19].IN1
dio_rdata_h_2x[12] => rd_data_piped_2x[20].IN1
dio_rdata_h_2x[13] => rd_data_piped_2x[21].IN1
dio_rdata_h_2x[14] => rd_data_piped_2x[22].IN1
dio_rdata_h_2x[15] => rd_data_piped_2x[23].IN1
dio_rdata_l_2x[0] => rd_data_piped_2x[8].IN1
dio_rdata_l_2x[1] => rd_data_piped_2x[9].IN1
dio_rdata_l_2x[2] => rd_data_piped_2x[10].IN1
dio_rdata_l_2x[3] => rd_data_piped_2x[11].IN1
dio_rdata_l_2x[4] => rd_data_piped_2x[12].IN1
dio_rdata_l_2x[5] => rd_data_piped_2x[13].IN1
dio_rdata_l_2x[6] => rd_data_piped_2x[14].IN1
dio_rdata_l_2x[7] => rd_data_piped_2x[15].IN1
dio_rdata_l_2x[8] => rd_data_piped_2x[24].IN1
dio_rdata_l_2x[9] => rd_data_piped_2x[25].IN1
dio_rdata_l_2x[10] => rd_data_piped_2x[26].IN1
dio_rdata_l_2x[11] => rd_data_piped_2x[27].IN1
dio_rdata_l_2x[12] => rd_data_piped_2x[28].IN1
dio_rdata_l_2x[13] => rd_data_piped_2x[29].IN1
dio_rdata_l_2x[14] => rd_data_piped_2x[30].IN1
dio_rdata_l_2x[15] => rd_data_piped_2x[31].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component
wren_a => altsyncram_idh1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_idh1:auto_generated.data_a[0]
data_a[1] => altsyncram_idh1:auto_generated.data_a[1]
data_a[2] => altsyncram_idh1:auto_generated.data_a[2]
data_a[3] => altsyncram_idh1:auto_generated.data_a[3]
data_a[4] => altsyncram_idh1:auto_generated.data_a[4]
data_a[5] => altsyncram_idh1:auto_generated.data_a[5]
data_a[6] => altsyncram_idh1:auto_generated.data_a[6]
data_a[7] => altsyncram_idh1:auto_generated.data_a[7]
data_a[8] => altsyncram_idh1:auto_generated.data_a[8]
data_a[9] => altsyncram_idh1:auto_generated.data_a[9]
data_a[10] => altsyncram_idh1:auto_generated.data_a[10]
data_a[11] => altsyncram_idh1:auto_generated.data_a[11]
data_a[12] => altsyncram_idh1:auto_generated.data_a[12]
data_a[13] => altsyncram_idh1:auto_generated.data_a[13]
data_a[14] => altsyncram_idh1:auto_generated.data_a[14]
data_a[15] => altsyncram_idh1:auto_generated.data_a[15]
data_a[16] => altsyncram_idh1:auto_generated.data_a[16]
data_a[17] => altsyncram_idh1:auto_generated.data_a[17]
data_a[18] => altsyncram_idh1:auto_generated.data_a[18]
data_a[19] => altsyncram_idh1:auto_generated.data_a[19]
data_a[20] => altsyncram_idh1:auto_generated.data_a[20]
data_a[21] => altsyncram_idh1:auto_generated.data_a[21]
data_a[22] => altsyncram_idh1:auto_generated.data_a[22]
data_a[23] => altsyncram_idh1:auto_generated.data_a[23]
data_a[24] => altsyncram_idh1:auto_generated.data_a[24]
data_a[25] => altsyncram_idh1:auto_generated.data_a[25]
data_a[26] => altsyncram_idh1:auto_generated.data_a[26]
data_a[27] => altsyncram_idh1:auto_generated.data_a[27]
data_a[28] => altsyncram_idh1:auto_generated.data_a[28]
data_a[29] => altsyncram_idh1:auto_generated.data_a[29]
data_a[30] => altsyncram_idh1:auto_generated.data_a[30]
data_a[31] => altsyncram_idh1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_idh1:auto_generated.address_a[0]
address_a[1] => altsyncram_idh1:auto_generated.address_a[1]
address_a[2] => altsyncram_idh1:auto_generated.address_a[2]
address_a[3] => altsyncram_idh1:auto_generated.address_a[3]
address_b[0] => altsyncram_idh1:auto_generated.address_b[0]
address_b[1] => altsyncram_idh1:auto_generated.address_b[1]
address_b[2] => altsyncram_idh1:auto_generated.address_b[2]
address_b[3] => altsyncram_idh1:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_idh1:auto_generated.clock0
clock1 => altsyncram_idh1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component|altsyncram_idh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp
phy_clk_1x => wdp_dm_h_2x[1]~reg0.CLK
phy_clk_1x => wdp_dm_l_2x[1]~reg0.CLK
phy_clk_1x => wdp_dm_h_2x[0]~reg0.CLK
phy_clk_1x => wdp_dm_l_2x[0]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[15]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[15]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[14]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[14]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[13]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[13]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[12]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[12]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[11]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[11]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[10]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[10]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[9]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[9]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[8]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[8]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[7]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[7]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[6]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[6]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[5]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[5]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[4]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[4]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[3]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[3]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[2]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[2]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[1]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[1]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[0]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[0]~reg0.CLK
phy_clk_1x => dq_oe_2x[2].CLK
phy_clk_1x => dq_oe_2x[3].CLK
phy_clk_1x => dq_oe_2x[0].CLK
phy_clk_1x => dq_oe_2x[1].CLK
phy_clk_1x => wdp_wdqs_oe_2x[1]~reg0.CLK
phy_clk_1x => wdp_wdqs_2x[1]~reg0.CLK
phy_clk_1x => wdp_wdqs_oe_2x[0]~reg0.CLK
phy_clk_1x => wdp_wdqs_2x[0]~reg0.CLK
mem_clk_2x => ~NO_FANOUT~
write_clk_2x => ~NO_FANOUT~
reset_phy_clk_1x_n => wdp_wdqs_oe_2x[1]~reg0.ACLR
reset_phy_clk_1x_n => wdp_wdqs_2x[1]~reg0.ACLR
reset_phy_clk_1x_n => wdp_wdqs_oe_2x[0]~reg0.ACLR
reset_phy_clk_1x_n => wdp_wdqs_2x[0]~reg0.ACLR
reset_phy_clk_1x_n => dq_oe_2x[0].ACLR
reset_phy_clk_1x_n => dq_oe_2x[1].ACLR
reset_phy_clk_1x_n => dq_oe_2x[2].ACLR
reset_phy_clk_1x_n => dq_oe_2x[3].ACLR
reset_mem_clk_2x_n => ~NO_FANOUT~
reset_write_clk_2x_n => ~NO_FANOUT~
ctl_mem_be[0] => mem_be[0].DATAA
ctl_mem_be[1] => mem_be[1].DATAA
ctl_mem_be[2] => mem_be[2].DATAA
ctl_mem_be[3] => mem_be[3].DATAA
ctl_mem_dqs_burst[0] => mem_dqs_burst[0].DATAA
ctl_mem_dqs_burst[1] => ~NO_FANOUT~
ctl_mem_wdata[0] => mem_wdata[0].DATAA
ctl_mem_wdata[1] => mem_wdata[1].DATAA
ctl_mem_wdata[2] => mem_wdata[2].DATAA
ctl_mem_wdata[3] => mem_wdata[3].DATAA
ctl_mem_wdata[4] => mem_wdata[4].DATAA
ctl_mem_wdata[5] => mem_wdata[5].DATAA
ctl_mem_wdata[6] => mem_wdata[6].DATAA
ctl_mem_wdata[7] => mem_wdata[7].DATAA
ctl_mem_wdata[8] => mem_wdata[8].DATAA
ctl_mem_wdata[9] => mem_wdata[9].DATAA
ctl_mem_wdata[10] => mem_wdata[10].DATAA
ctl_mem_wdata[11] => mem_wdata[11].DATAA
ctl_mem_wdata[12] => mem_wdata[12].DATAA
ctl_mem_wdata[13] => mem_wdata[13].DATAA
ctl_mem_wdata[14] => mem_wdata[14].DATAA
ctl_mem_wdata[15] => mem_wdata[15].DATAA
ctl_mem_wdata[16] => mem_wdata[16].DATAA
ctl_mem_wdata[17] => mem_wdata[17].DATAA
ctl_mem_wdata[18] => mem_wdata[18].DATAA
ctl_mem_wdata[19] => mem_wdata[19].DATAA
ctl_mem_wdata[20] => mem_wdata[20].DATAA
ctl_mem_wdata[21] => mem_wdata[21].DATAA
ctl_mem_wdata[22] => mem_wdata[22].DATAA
ctl_mem_wdata[23] => mem_wdata[23].DATAA
ctl_mem_wdata[24] => mem_wdata[24].DATAA
ctl_mem_wdata[25] => mem_wdata[25].DATAA
ctl_mem_wdata[26] => mem_wdata[26].DATAA
ctl_mem_wdata[27] => mem_wdata[27].DATAA
ctl_mem_wdata[28] => mem_wdata[28].DATAA
ctl_mem_wdata[29] => mem_wdata[29].DATAA
ctl_mem_wdata[30] => mem_wdata[30].DATAA
ctl_mem_wdata[31] => mem_wdata[31].DATAA
ctl_mem_wdata_valid[0] => mem_wdata_valid[0].DATAA
ctl_mem_wdata_valid[1] => mem_wdata_valid[1].DATAA
seq_be[0] => mem_be[0].DATAB
seq_be[1] => mem_be[1].DATAB
seq_be[2] => mem_be[2].DATAB
seq_be[3] => mem_be[3].DATAB
seq_dqs_burst[0] => mem_dqs_burst[0].DATAB
seq_dqs_burst[1] => ~NO_FANOUT~
seq_wdata[0] => mem_wdata[0].DATAB
seq_wdata[1] => mem_wdata[1].DATAB
seq_wdata[2] => mem_wdata[2].DATAB
seq_wdata[3] => mem_wdata[3].DATAB
seq_wdata[4] => mem_wdata[4].DATAB
seq_wdata[5] => mem_wdata[5].DATAB
seq_wdata[6] => mem_wdata[6].DATAB
seq_wdata[7] => mem_wdata[7].DATAB
seq_wdata[8] => mem_wdata[8].DATAB
seq_wdata[9] => mem_wdata[9].DATAB
seq_wdata[10] => mem_wdata[10].DATAB
seq_wdata[11] => mem_wdata[11].DATAB
seq_wdata[12] => mem_wdata[12].DATAB
seq_wdata[13] => mem_wdata[13].DATAB
seq_wdata[14] => mem_wdata[14].DATAB
seq_wdata[15] => mem_wdata[15].DATAB
seq_wdata[16] => mem_wdata[16].DATAB
seq_wdata[17] => mem_wdata[17].DATAB
seq_wdata[18] => mem_wdata[18].DATAB
seq_wdata[19] => mem_wdata[19].DATAB
seq_wdata[20] => mem_wdata[20].DATAB
seq_wdata[21] => mem_wdata[21].DATAB
seq_wdata[22] => mem_wdata[22].DATAB
seq_wdata[23] => mem_wdata[23].DATAB
seq_wdata[24] => mem_wdata[24].DATAB
seq_wdata[25] => mem_wdata[25].DATAB
seq_wdata[26] => mem_wdata[26].DATAB
seq_wdata[27] => mem_wdata[27].DATAB
seq_wdata[28] => mem_wdata[28].DATAB
seq_wdata[29] => mem_wdata[29].DATAB
seq_wdata[30] => mem_wdata[30].DATAB
seq_wdata[31] => mem_wdata[31].DATAB
seq_wdata_valid[0] => mem_wdata_valid[0].DATAB
seq_wdata_valid[1] => mem_wdata_valid[1].DATAB
seq_ctl_sel => mem_be[3].OUTPUTSELECT
seq_ctl_sel => mem_be[2].OUTPUTSELECT
seq_ctl_sel => mem_be[1].OUTPUTSELECT
seq_ctl_sel => mem_be[0].OUTPUTSELECT
seq_ctl_sel => mem_wdata[31].OUTPUTSELECT
seq_ctl_sel => mem_wdata[30].OUTPUTSELECT
seq_ctl_sel => mem_wdata[29].OUTPUTSELECT
seq_ctl_sel => mem_wdata[28].OUTPUTSELECT
seq_ctl_sel => mem_wdata[27].OUTPUTSELECT
seq_ctl_sel => mem_wdata[26].OUTPUTSELECT
seq_ctl_sel => mem_wdata[25].OUTPUTSELECT
seq_ctl_sel => mem_wdata[24].OUTPUTSELECT
seq_ctl_sel => mem_wdata[23].OUTPUTSELECT
seq_ctl_sel => mem_wdata[22].OUTPUTSELECT
seq_ctl_sel => mem_wdata[21].OUTPUTSELECT
seq_ctl_sel => mem_wdata[20].OUTPUTSELECT
seq_ctl_sel => mem_wdata[19].OUTPUTSELECT
seq_ctl_sel => mem_wdata[18].OUTPUTSELECT
seq_ctl_sel => mem_wdata[17].OUTPUTSELECT
seq_ctl_sel => mem_wdata[16].OUTPUTSELECT
seq_ctl_sel => mem_wdata[15].OUTPUTSELECT
seq_ctl_sel => mem_wdata[14].OUTPUTSELECT
seq_ctl_sel => mem_wdata[13].OUTPUTSELECT
seq_ctl_sel => mem_wdata[12].OUTPUTSELECT
seq_ctl_sel => mem_wdata[11].OUTPUTSELECT
seq_ctl_sel => mem_wdata[10].OUTPUTSELECT
seq_ctl_sel => mem_wdata[9].OUTPUTSELECT
seq_ctl_sel => mem_wdata[8].OUTPUTSELECT
seq_ctl_sel => mem_wdata[7].OUTPUTSELECT
seq_ctl_sel => mem_wdata[6].OUTPUTSELECT
seq_ctl_sel => mem_wdata[5].OUTPUTSELECT
seq_ctl_sel => mem_wdata[4].OUTPUTSELECT
seq_ctl_sel => mem_wdata[3].OUTPUTSELECT
seq_ctl_sel => mem_wdata[2].OUTPUTSELECT
seq_ctl_sel => mem_wdata[1].OUTPUTSELECT
seq_ctl_sel => mem_wdata[0].OUTPUTSELECT
seq_ctl_sel => mem_wdata_valid[1].OUTPUTSELECT
seq_ctl_sel => mem_wdata_valid[0].OUTPUTSELECT
seq_ctl_sel => mem_dqs_burst[0].OUTPUTSELECT


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc
ac_clk_2x => ac_clk_2x.IN20
cs_n_clk_2x => cs_n_clk_2x.IN1
phy_clk_1x => phy_clk_1x.IN21
reset_ac_clk_2x_n => reset_ac_clk_2x_n.IN2
reset_cs_n_clk_2x_n => ~NO_FANOUT~
ctl_add_1t_ac_lat => ctl_add_1t_ac_lat.IN20
ctl_add_1t_odt_lat => ctl_add_1t_odt_lat.IN1
ctl_add_intermediate_regs => ctl_add_intermediate_regs.IN21
ctl_negedge_en => ctl_negedge_en.IN21
ctl_mem_addr_h[0] => ctl_mem_addr_h[0].IN1
ctl_mem_addr_h[1] => ctl_mem_addr_h[1].IN1
ctl_mem_addr_h[2] => ctl_mem_addr_h[2].IN1
ctl_mem_addr_h[3] => ctl_mem_addr_h[3].IN1
ctl_mem_addr_h[4] => ctl_mem_addr_h[4].IN1
ctl_mem_addr_h[5] => ctl_mem_addr_h[5].IN1
ctl_mem_addr_h[6] => ctl_mem_addr_h[6].IN1
ctl_mem_addr_h[7] => ctl_mem_addr_h[7].IN1
ctl_mem_addr_h[8] => ctl_mem_addr_h[8].IN1
ctl_mem_addr_h[9] => ctl_mem_addr_h[9].IN1
ctl_mem_addr_h[10] => ctl_mem_addr_h[10].IN1
ctl_mem_addr_h[11] => ctl_mem_addr_h[11].IN1
ctl_mem_addr_h[12] => ctl_mem_addr_h[12].IN1
ctl_mem_addr_l[0] => ctl_mem_addr_l[0].IN1
ctl_mem_addr_l[1] => ctl_mem_addr_l[1].IN1
ctl_mem_addr_l[2] => ctl_mem_addr_l[2].IN1
ctl_mem_addr_l[3] => ctl_mem_addr_l[3].IN1
ctl_mem_addr_l[4] => ctl_mem_addr_l[4].IN1
ctl_mem_addr_l[5] => ctl_mem_addr_l[5].IN1
ctl_mem_addr_l[6] => ctl_mem_addr_l[6].IN1
ctl_mem_addr_l[7] => ctl_mem_addr_l[7].IN1
ctl_mem_addr_l[8] => ctl_mem_addr_l[8].IN1
ctl_mem_addr_l[9] => ctl_mem_addr_l[9].IN1
ctl_mem_addr_l[10] => ctl_mem_addr_l[10].IN1
ctl_mem_addr_l[11] => ctl_mem_addr_l[11].IN1
ctl_mem_addr_l[12] => ctl_mem_addr_l[12].IN1
ctl_mem_ba_h[0] => ctl_mem_ba_h[0].IN1
ctl_mem_ba_h[1] => ctl_mem_ba_h[1].IN1
ctl_mem_ba_l[0] => ctl_mem_ba_l[0].IN1
ctl_mem_ba_l[1] => ctl_mem_ba_l[1].IN1
ctl_mem_cas_n_h => ctl_mem_cas_n_h.IN1
ctl_mem_cas_n_l => ctl_mem_cas_n_l.IN1
ctl_mem_cke_h[0] => ctl_mem_cke_h[0].IN1
ctl_mem_cke_l[0] => ctl_mem_cke_l[0].IN1
ctl_mem_cs_n_h[0] => ctl_mem_cs_n_h[0].IN1
ctl_mem_cs_n_l[0] => ctl_mem_cs_n_l[0].IN1
ctl_mem_odt_h[0] => ctl_mem_odt_h[0].IN1
ctl_mem_odt_l[0] => ctl_mem_odt_l[0].IN1
ctl_mem_ras_n_h => ctl_mem_ras_n_h.IN1
ctl_mem_ras_n_l => ctl_mem_ras_n_l.IN1
ctl_mem_we_n_h => ctl_mem_we_n_h.IN1
ctl_mem_we_n_l => ctl_mem_we_n_l.IN1
seq_addr_h[0] => seq_addr_h[0].IN1
seq_addr_h[1] => seq_addr_h[1].IN1
seq_addr_h[2] => seq_addr_h[2].IN1
seq_addr_h[3] => seq_addr_h[3].IN1
seq_addr_h[4] => seq_addr_h[4].IN1
seq_addr_h[5] => seq_addr_h[5].IN1
seq_addr_h[6] => seq_addr_h[6].IN1
seq_addr_h[7] => seq_addr_h[7].IN1
seq_addr_h[8] => seq_addr_h[8].IN1
seq_addr_h[9] => seq_addr_h[9].IN1
seq_addr_h[10] => seq_addr_h[10].IN1
seq_addr_h[11] => seq_addr_h[11].IN1
seq_addr_h[12] => seq_addr_h[12].IN1
seq_addr_l[0] => seq_addr_l[0].IN1
seq_addr_l[1] => seq_addr_l[1].IN1
seq_addr_l[2] => seq_addr_l[2].IN1
seq_addr_l[3] => seq_addr_l[3].IN1
seq_addr_l[4] => seq_addr_l[4].IN1
seq_addr_l[5] => seq_addr_l[5].IN1
seq_addr_l[6] => seq_addr_l[6].IN1
seq_addr_l[7] => seq_addr_l[7].IN1
seq_addr_l[8] => seq_addr_l[8].IN1
seq_addr_l[9] => seq_addr_l[9].IN1
seq_addr_l[10] => seq_addr_l[10].IN1
seq_addr_l[11] => seq_addr_l[11].IN1
seq_addr_l[12] => seq_addr_l[12].IN1
seq_ba_h[0] => seq_ba_h[0].IN1
seq_ba_h[1] => seq_ba_h[1].IN1
seq_ba_l[0] => seq_ba_l[0].IN1
seq_ba_l[1] => seq_ba_l[1].IN1
seq_cas_n_h => seq_cas_n_h.IN1
seq_cas_n_l => seq_cas_n_l.IN1
seq_cke_h[0] => seq_cke_h[0].IN1
seq_cke_l[0] => seq_cke_l[0].IN1
seq_cs_n_h[0] => seq_cs_n_h[0].IN1
seq_cs_n_l[0] => seq_cs_n_l[0].IN1
seq_odt_h[0] => seq_odt_h[0].IN1
seq_odt_l[0] => seq_odt_l[0].IN1
seq_ras_n_h => seq_ras_n_h.IN1
seq_ras_n_l => seq_ras_n_l.IN1
seq_we_n_h => seq_we_n_h.IN1
seq_we_n_l => seq_we_n_l.IN1
seq_ac_sel => seq_ac_sel.IN21


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
hrbypass => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[1].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
hrbypass => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[2].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
hrbypass => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[3].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
hrbypass => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[4].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
hrbypass => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[5].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
hrbypass => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[6].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
hrbypass => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[7].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
hrbypass => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[8].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
hrbypass => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[9].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
hrbypass => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[10].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
hrbypass => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[11].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
hrbypass => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[12].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
hrbypass => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_1jd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_1jd:auto_generated.datain_l[0]
outclock => ddio_out_1jd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ddio_out_1jd:auto_generated.aclr
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
hrbypass => ~NO_FANOUT~
dataout[0] <> ddio_out_1jd:auto_generated.dataout[0]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_1jd:auto_generated
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:ba[1].ba_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_1jd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_1jd:auto_generated.datain_l[0]
outclock => ddio_out_1jd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ddio_out_1jd:auto_generated.aclr
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
hrbypass => ~NO_FANOUT~
dataout[0] <> ddio_out_1jd:auto_generated.dataout[0]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_1jd:auto_generated
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:cas_n_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
hrbypass => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:cke[0].cke_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_1jd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_1jd:auto_generated.datain_l[0]
outclock => ddio_out_1jd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ddio_out_1jd:auto_generated.aclr
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
hrbypass => ~NO_FANOUT~
dataout[0] <> ddio_out_1jd:auto_generated.dataout[0]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:full_rate.addr_pin|ddio_out_1jd:auto_generated
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
hrbypass => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_1jd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_1jd:auto_generated.datain_l[0]
outclock => ddio_out_1jd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ddio_out_1jd:auto_generated.aclr
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
hrbypass => ~NO_FANOUT~
dataout[0] <> ddio_out_1jd:auto_generated.dataout[0]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:full_rate.addr_pin|ddio_out_1jd:auto_generated
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:ras_n_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
hrbypass => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:we_n_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:we_n_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
hrbypass => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:we_n_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper
phy_clk_1x => phy_clk_1x.IN1
reset_phy_clk_1x_n => reset_phy_clk_1x_n.IN1
ctl_cal_req => ctl_cal_req.IN1
int_RANK_HAS_ADDR_SWAP[0] => int_RANK_HAS_ADDR_SWAP[0].IN1
ctl_cal_byte_lane_sel_n[0] => ctl_cal_byte_lane_sel_n[0].IN1
ctl_cal_byte_lane_sel_n[1] => ctl_cal_byte_lane_sel_n[1].IN1
phs_shft_busy => phs_shft_busy.IN1
pll_resync_clk_index[0] => pll_resync_clk_index[0].IN1
pll_resync_clk_index[1] => pll_resync_clk_index[1].IN1
pll_resync_clk_index[2] => pll_resync_clk_index[2].IN1
pll_measure_clk_index[0] => pll_measure_clk_index[0].IN1
pll_measure_clk_index[1] => pll_measure_clk_index[1].IN1
pll_measure_clk_index[2] => pll_measure_clk_index[2].IN1
hr_rsc_clk => hr_rsc_clk.IN1
ctl_rdata[0] => ctl_rdata[0].IN1
ctl_rdata[1] => ctl_rdata[1].IN1
ctl_rdata[2] => ctl_rdata[2].IN1
ctl_rdata[3] => ctl_rdata[3].IN1
ctl_rdata[4] => ctl_rdata[4].IN1
ctl_rdata[5] => ctl_rdata[5].IN1
ctl_rdata[6] => ctl_rdata[6].IN1
ctl_rdata[7] => ctl_rdata[7].IN1
ctl_rdata[8] => ctl_rdata[8].IN1
ctl_rdata[9] => ctl_rdata[9].IN1
ctl_rdata[10] => ctl_rdata[10].IN1
ctl_rdata[11] => ctl_rdata[11].IN1
ctl_rdata[12] => ctl_rdata[12].IN1
ctl_rdata[13] => ctl_rdata[13].IN1
ctl_rdata[14] => ctl_rdata[14].IN1
ctl_rdata[15] => ctl_rdata[15].IN1
ctl_rdata[16] => ctl_rdata[16].IN1
ctl_rdata[17] => ctl_rdata[17].IN1
ctl_rdata[18] => ctl_rdata[18].IN1
ctl_rdata[19] => ctl_rdata[19].IN1
ctl_rdata[20] => ctl_rdata[20].IN1
ctl_rdata[21] => ctl_rdata[21].IN1
ctl_rdata[22] => ctl_rdata[22].IN1
ctl_rdata[23] => ctl_rdata[23].IN1
ctl_rdata[24] => ctl_rdata[24].IN1
ctl_rdata[25] => ctl_rdata[25].IN1
ctl_rdata[26] => ctl_rdata[26].IN1
ctl_rdata[27] => ctl_rdata[27].IN1
ctl_rdata[28] => ctl_rdata[28].IN1
ctl_rdata[29] => ctl_rdata[29].IN1
ctl_rdata[30] => ctl_rdata[30].IN1
ctl_rdata[31] => ctl_rdata[31].IN1
int_rdata_valid_1t[0] => int_rdata_valid_1t[0].IN1
mmc_seq_done => mmc_seq_done.IN1
mmc_seq_value => mmc_seq_value.IN1
mem_err_out_n => mem_err_out_n.IN1
dbg_clk => dbg_clk.IN1
dbg_reset_n => dbg_reset_n.IN1
dbg_addr[0] => dbg_addr[0].IN1
dbg_addr[1] => dbg_addr[1].IN1
dbg_addr[2] => dbg_addr[2].IN1
dbg_addr[3] => dbg_addr[3].IN1
dbg_addr[4] => dbg_addr[4].IN1
dbg_addr[5] => dbg_addr[5].IN1
dbg_addr[6] => dbg_addr[6].IN1
dbg_addr[7] => dbg_addr[7].IN1
dbg_addr[8] => dbg_addr[8].IN1
dbg_addr[9] => dbg_addr[9].IN1
dbg_addr[10] => dbg_addr[10].IN1
dbg_addr[11] => dbg_addr[11].IN1
dbg_addr[12] => dbg_addr[12].IN1
dbg_wr => dbg_wr.IN1
dbg_rd => dbg_rd.IN1
dbg_cs => dbg_cs.IN1
dbg_wr_data[0] => dbg_wr_data[0].IN1
dbg_wr_data[1] => dbg_wr_data[1].IN1
dbg_wr_data[2] => dbg_wr_data[2].IN1
dbg_wr_data[3] => dbg_wr_data[3].IN1
dbg_wr_data[4] => dbg_wr_data[4].IN1
dbg_wr_data[5] => dbg_wr_data[5].IN1
dbg_wr_data[6] => dbg_wr_data[6].IN1
dbg_wr_data[7] => dbg_wr_data[7].IN1
dbg_wr_data[8] => dbg_wr_data[8].IN1
dbg_wr_data[9] => dbg_wr_data[9].IN1
dbg_wr_data[10] => dbg_wr_data[10].IN1
dbg_wr_data[11] => dbg_wr_data[11].IN1
dbg_wr_data[12] => dbg_wr_data[12].IN1
dbg_wr_data[13] => dbg_wr_data[13].IN1
dbg_wr_data[14] => dbg_wr_data[14].IN1
dbg_wr_data[15] => dbg_wr_data[15].IN1
dbg_wr_data[16] => dbg_wr_data[16].IN1
dbg_wr_data[17] => dbg_wr_data[17].IN1
dbg_wr_data[18] => dbg_wr_data[18].IN1
dbg_wr_data[19] => dbg_wr_data[19].IN1
dbg_wr_data[20] => dbg_wr_data[20].IN1
dbg_wr_data[21] => dbg_wr_data[21].IN1
dbg_wr_data[22] => dbg_wr_data[22].IN1
dbg_wr_data[23] => dbg_wr_data[23].IN1
dbg_wr_data[24] => dbg_wr_data[24].IN1
dbg_wr_data[25] => dbg_wr_data[25].IN1
dbg_wr_data[26] => dbg_wr_data[26].IN1
dbg_wr_data[27] => dbg_wr_data[27].IN1
dbg_wr_data[28] => dbg_wr_data[28].IN1
dbg_wr_data[29] => dbg_wr_data[29].IN1
dbg_wr_data[30] => dbg_wr_data[30].IN1
dbg_wr_data[31] => dbg_wr_data[31].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst
clk => ddr2_sdram_phy_alt_mem_phy_admin:admin.clk
clk => \pll_ctrl:seq_pll_phs_shift_busy_ccd_1t.CLK
clk => \pll_ctrl:mmi_pll_active.CLK
clk => mmi_pll_select[0].CLK
clk => mmi_pll_select[1].CLK
clk => mmi_pll_select[2].CLK
clk => mmi_pll_start_reconfig.CLK
clk => mmi_pll_inc_dec_n.CLK
clk => dgrb_phs_shft_busy.CLK
clk => seq_pll_select[0]~reg0.CLK
clk => seq_pll_select[1]~reg0.CLK
clk => seq_pll_select[2]~reg0.CLK
clk => seq_pll_start_reconfig~reg0.CLK
clk => seq_pll_inc_dec_n~reg0.CLK
clk => seq_pll_phs_shift_busy_ccd.CLK
clk => seq_pll_phs_shift_busy_r.CLK
clk => seq_ac_add_2t~reg0.CLK
clk => seq_ac_add_1t_odt_lat_internal~reg0.CLK
clk => seq_ac_add_1t_ac_lat_internal~reg0.CLK
clk => ctl_cal_byte_lanes_r[0].CLK
clk => ctl_cal_byte_lanes_r[1].CLK
clk => seq_rdp_reset_req_n~reg0.CLK
clk => ctl_init_success~reg0.CLK
clk => ctl_init_fail~reg0.CLK
clk => seq_poa_lat_inc_1x[0]~reg0.CLK
clk => seq_poa_lat_inc_1x[1]~reg0.CLK
clk => seq_poa_lat_dec_1x[0]~reg0.CLK
clk => seq_poa_lat_dec_1x[1]~reg0.CLK
clk => seq_rdata_valid_lat_inc~reg0.CLK
clk => seq_rdata_valid_lat_dec~reg0.CLK
clk => dgb_ac_access_gnt_r.CLK
clk => seq_ac_rst_n[0]~reg0.CLK
clk => seq_ac_odt[0]~reg0.CLK
clk => seq_ac_cs_n[0]~reg0.CLK
clk => seq_ac_cke[0]~reg0.CLK
clk => seq_ac_we_n[0]~reg0.CLK
clk => seq_ac_ras_n[0]~reg0.CLK
clk => seq_ac_cas_n[0]~reg0.CLK
clk => seq_ac_ba[0]~reg0.CLK
clk => seq_ac_ba[1]~reg0.CLK
clk => seq_ac_addr[0]~reg0.CLK
clk => seq_ac_addr[1]~reg0.CLK
clk => seq_ac_addr[2]~reg0.CLK
clk => seq_ac_addr[3]~reg0.CLK
clk => seq_ac_addr[4]~reg0.CLK
clk => seq_ac_addr[5]~reg0.CLK
clk => seq_ac_addr[6]~reg0.CLK
clk => seq_ac_addr[7]~reg0.CLK
clk => seq_ac_addr[8]~reg0.CLK
clk => seq_ac_addr[9]~reg0.CLK
clk => seq_ac_addr[10]~reg0.CLK
clk => seq_ac_addr[11]~reg0.CLK
clk => seq_ac_addr[12]~reg0.CLK
clk => \ac_mux:seen_phy_init_complete.CLK
clk => \ac_mux:mem_clk_disable[0].CLK
clk => \ac_mux:mem_clk_disable[1].CLK
clk => \ac_mux:mem_clk_disable[2].CLK
clk => seq_mem_clk_disable~reg0.CLK
clk => seq_rdv_doing_rd[0]~reg0.CLK
clk => seq_rdv_doing_rd[1]~reg0.CLK
clk => \ac_mux:ctrl_broadcast_r.command_req.CLK
clk => seq_poa_protection_override_1x~reg0.CLK
clk => seq_oct_oct_extend[0]~reg0.CLK
clk => seq_oct_oct_extend[1]~reg0.CLK
clk => seq_oct_oct_extend[2]~reg0.CLK
clk => seq_oct_oct_extend[3]~reg0.CLK
clk => seq_oct_oct_extend[4]~reg0.CLK
clk => seq_oct_oct_delay[0]~reg0.CLK
clk => seq_oct_oct_delay[1]~reg0.CLK
clk => seq_oct_oct_delay[2]~reg0.CLK
clk => seq_oct_oct_delay[3]~reg0.CLK
clk => seq_oct_oct_delay[4]~reg0.CLK
clk => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.clk
clk => ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb.clk
clk => ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl.clk
clk => \ac_mux:ctrl_broadcast_r.command~1.DATAIN
rst_n => ddr2_sdram_phy_alt_mem_phy_admin:admin.rst_n
rst_n => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.rst_n
rst_n => ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb.rst_n
rst_n => ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl.rst_n
rst_n => seq_ac_rst_n[0]~reg0.ACLR
rst_n => seq_ac_odt[0]~reg0.ACLR
rst_n => seq_ac_cs_n[0]~reg0.PRESET
rst_n => seq_ac_cke[0]~reg0.ACLR
rst_n => seq_ac_we_n[0]~reg0.PRESET
rst_n => seq_ac_ras_n[0]~reg0.PRESET
rst_n => seq_ac_cas_n[0]~reg0.PRESET
rst_n => seq_ac_ba[0]~reg0.ACLR
rst_n => seq_ac_ba[1]~reg0.ACLR
rst_n => seq_ac_addr[0]~reg0.ACLR
rst_n => seq_ac_addr[1]~reg0.ACLR
rst_n => seq_ac_addr[2]~reg0.ACLR
rst_n => seq_ac_addr[3]~reg0.ACLR
rst_n => seq_ac_addr[4]~reg0.ACLR
rst_n => seq_ac_addr[5]~reg0.ACLR
rst_n => seq_ac_addr[6]~reg0.ACLR
rst_n => seq_ac_addr[7]~reg0.ACLR
rst_n => seq_ac_addr[8]~reg0.ACLR
rst_n => seq_ac_addr[9]~reg0.ACLR
rst_n => seq_ac_addr[10]~reg0.ACLR
rst_n => seq_ac_addr[11]~reg0.ACLR
rst_n => seq_ac_addr[12]~reg0.ACLR
rst_n => \ac_mux:seen_phy_init_complete.ACLR
rst_n => \ac_mux:mem_clk_disable[0].PRESET
rst_n => \ac_mux:mem_clk_disable[1].PRESET
rst_n => \ac_mux:mem_clk_disable[2].PRESET
rst_n => seq_mem_clk_disable~reg0.PRESET
rst_n => seq_rdv_doing_rd[0]~reg0.ACLR
rst_n => seq_rdv_doing_rd[1]~reg0.ACLR
rst_n => dgrb_phs_shft_busy.ACLR
rst_n => seq_pll_select[0]~reg0.ACLR
rst_n => seq_pll_select[1]~reg0.ACLR
rst_n => seq_pll_select[2]~reg0.ACLR
rst_n => seq_pll_start_reconfig~reg0.ACLR
rst_n => seq_pll_inc_dec_n~reg0.ACLR
rst_n => ctl_init_success~reg0.ACLR
rst_n => ctl_init_fail~reg0.ACLR
rst_n => seq_ac_add_2t~reg0.ACLR
rst_n => seq_ac_add_1t_odt_lat_internal~reg0.ACLR
rst_n => seq_ac_add_1t_ac_lat_internal~reg0.ACLR
rst_n => ctl_cal_byte_lanes_r[0].PRESET
rst_n => ctl_cal_byte_lanes_r[1].PRESET
rst_n => seq_rdp_reset_req_n~reg0.ACLR
rst_n => seq_rdata_valid_lat_inc~reg0.ACLR
rst_n => seq_rdata_valid_lat_dec~reg0.ACLR
rst_n => seq_poa_lat_inc_1x[0]~reg0.ACLR
rst_n => seq_poa_lat_inc_1x[1]~reg0.ACLR
rst_n => seq_poa_lat_dec_1x[0]~reg0.ACLR
rst_n => seq_poa_lat_dec_1x[1]~reg0.ACLR
rst_n => seq_poa_protection_override_1x~reg0.ACLR
rst_n => seq_oct_oct_extend[0]~reg0.PRESET
rst_n => seq_oct_oct_extend[1]~reg0.PRESET
rst_n => seq_oct_oct_extend[2]~reg0.ACLR
rst_n => seq_oct_oct_extend[3]~reg0.ACLR
rst_n => seq_oct_oct_extend[4]~reg0.ACLR
rst_n => seq_oct_oct_delay[0]~reg0.ACLR
rst_n => seq_oct_oct_delay[1]~reg0.ACLR
rst_n => seq_oct_oct_delay[2]~reg0.ACLR
rst_n => seq_oct_oct_delay[3]~reg0.ACLR
rst_n => seq_oct_oct_delay[4]~reg0.ACLR
rst_n => \ac_mux:ctrl_broadcast_r.command_req.ACLR
rst_n => dgb_ac_access_gnt_r.ACLR
rst_n => seq_pll_phs_shift_busy_ccd.ACLR
rst_n => seq_pll_phs_shift_busy_r.ACLR
rst_n => \pll_ctrl:seq_pll_phs_shift_busy_ccd_1t.ACLR
rst_n => \pll_ctrl:mmi_pll_active.ACLR
rst_n => mmi_pll_select[0].ACLR
rst_n => mmi_pll_select[1].ACLR
rst_n => mmi_pll_select[2].ACLR
rst_n => mmi_pll_start_reconfig.ACLR
rst_n => mmi_pll_inc_dec_n.ACLR
rst_n => \ac_mux:ctrl_broadcast_r.command~3.DATAIN
ctl_recalibrate_req => mem_clk_disable.OUTPUTSELECT
ctl_recalibrate_req => seen_phy_init_complete.OUTPUTSELECT
ctl_recalibrate_req => seq_rdp_reset_req_n.OUTPUTSELECT
ctl_recalibrate_req => ddr2_sdram_phy_alt_mem_phy_admin:admin.ctl_recalibrate_req
ctl_recalibrate_req => ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl.ctl_recalibrate_req
mem_ac_swapped_ranks[0] => ddr2_sdram_phy_alt_mem_phy_admin:admin.mem_ac_swapped_ranks[0]
ctl_cal_byte_lanes[0] => ctl_cal_byte_lanes_r[0].DATAIN
ctl_cal_byte_lanes[1] => ctl_cal_byte_lanes_r[1].DATAIN
seq_pll_phs_shift_busy => seq_pll_phs_shift_busy_r.DATAIN
pll_resync_clk_index[0] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.pll_resync_clk_index[0]
pll_resync_clk_index[1] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.pll_resync_clk_index[1]
pll_resync_clk_index[2] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.pll_resync_clk_index[2]
pll_measure_clk_index[0] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.pll_measure_clk_index[0]
pll_measure_clk_index[1] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.pll_measure_clk_index[1]
pll_measure_clk_index[2] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.pll_measure_clk_index[2]
hr_rsc_clk => ~NO_FANOUT~
rdata[0] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[0]
rdata[1] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[1]
rdata[2] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[2]
rdata[3] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[3]
rdata[4] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[4]
rdata[5] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[5]
rdata[6] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[6]
rdata[7] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[7]
rdata[8] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[8]
rdata[9] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[9]
rdata[10] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[10]
rdata[11] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[11]
rdata[12] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[12]
rdata[13] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[13]
rdata[14] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[14]
rdata[15] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[15]
rdata[16] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[16]
rdata[16] => ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[0]
rdata[17] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[17]
rdata[17] => ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[1]
rdata[18] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[18]
rdata[18] => ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[2]
rdata[19] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[19]
rdata[19] => ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[3]
rdata[20] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[20]
rdata[20] => ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[4]
rdata[21] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[21]
rdata[21] => ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[5]
rdata[22] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[22]
rdata[22] => ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[6]
rdata[23] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[23]
rdata[23] => ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[7]
rdata[24] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[24]
rdata[24] => ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[8]
rdata[25] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[25]
rdata[25] => ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[9]
rdata[26] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[26]
rdata[26] => ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[10]
rdata[27] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[27]
rdata[27] => ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[11]
rdata[28] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[28]
rdata[28] => ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[12]
rdata[29] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[29]
rdata[29] => ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[13]
rdata[30] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[30]
rdata[30] => ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[14]
rdata[31] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[31]
rdata[31] => ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[15]
rdata_valid[0] => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata_valid[0]
mmc_seq_done => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.mmc_seq_done
mmc_seq_value => ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb.mmc_seq_value
mem_err_out_n => ~NO_FANOUT~
dbg_seq_clk => ~NO_FANOUT~
dbg_seq_rst_n => ~NO_FANOUT~
dbg_seq_addr[0] => ~NO_FANOUT~
dbg_seq_addr[1] => ~NO_FANOUT~
dbg_seq_addr[2] => ~NO_FANOUT~
dbg_seq_addr[3] => ~NO_FANOUT~
dbg_seq_addr[4] => ~NO_FANOUT~
dbg_seq_addr[5] => ~NO_FANOUT~
dbg_seq_addr[6] => ~NO_FANOUT~
dbg_seq_addr[7] => ~NO_FANOUT~
dbg_seq_addr[8] => ~NO_FANOUT~
dbg_seq_addr[9] => ~NO_FANOUT~
dbg_seq_addr[10] => ~NO_FANOUT~
dbg_seq_addr[11] => ~NO_FANOUT~
dbg_seq_addr[12] => ~NO_FANOUT~
dbg_seq_wr => ~NO_FANOUT~
dbg_seq_rd => ~NO_FANOUT~
dbg_seq_cs => ~NO_FANOUT~
dbg_seq_wr_data[0] => ~NO_FANOUT~
dbg_seq_wr_data[1] => ~NO_FANOUT~
dbg_seq_wr_data[2] => ~NO_FANOUT~
dbg_seq_wr_data[3] => ~NO_FANOUT~
dbg_seq_wr_data[4] => ~NO_FANOUT~
dbg_seq_wr_data[5] => ~NO_FANOUT~
dbg_seq_wr_data[6] => ~NO_FANOUT~
dbg_seq_wr_data[7] => ~NO_FANOUT~
dbg_seq_wr_data[8] => ~NO_FANOUT~
dbg_seq_wr_data[9] => ~NO_FANOUT~
dbg_seq_wr_data[10] => ~NO_FANOUT~
dbg_seq_wr_data[11] => ~NO_FANOUT~
dbg_seq_wr_data[12] => ~NO_FANOUT~
dbg_seq_wr_data[13] => ~NO_FANOUT~
dbg_seq_wr_data[14] => ~NO_FANOUT~
dbg_seq_wr_data[15] => ~NO_FANOUT~
dbg_seq_wr_data[16] => ~NO_FANOUT~
dbg_seq_wr_data[17] => ~NO_FANOUT~
dbg_seq_wr_data[18] => ~NO_FANOUT~
dbg_seq_wr_data[19] => ~NO_FANOUT~
dbg_seq_wr_data[20] => ~NO_FANOUT~
dbg_seq_wr_data[21] => ~NO_FANOUT~
dbg_seq_wr_data[22] => ~NO_FANOUT~
dbg_seq_wr_data[23] => ~NO_FANOUT~
dbg_seq_wr_data[24] => ~NO_FANOUT~
dbg_seq_wr_data[25] => ~NO_FANOUT~
dbg_seq_wr_data[26] => ~NO_FANOUT~
dbg_seq_wr_data[27] => ~NO_FANOUT~
dbg_seq_wr_data[28] => ~NO_FANOUT~
dbg_seq_wr_data[29] => ~NO_FANOUT~
dbg_seq_wr_data[30] => ~NO_FANOUT~
dbg_seq_wr_data[31] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst|ddr2_sdram_phy_alt_mem_phy_admin:admin
clk => ac_access_gnt~reg0.CLK
clk => admin_ctrl.command_err~reg0.CLK
clk => admin_ctrl.command_result[0]~reg0.CLK
clk => admin_ctrl.command_result[1]~reg0.CLK
clk => admin_ctrl.command_result[2]~reg0.CLK
clk => admin_ctrl.command_result[3]~reg0.CLK
clk => admin_ctrl.command_result[4]~reg0.CLK
clk => admin_ctrl.command_result[5]~reg0.CLK
clk => admin_ctrl.command_result[6]~reg0.CLK
clk => admin_ctrl.command_result[7]~reg0.CLK
clk => admin_ctrl.command_done~reg0.CLK
clk => admin_ctrl.command_ack~reg0.CLK
clk => nop_toggle_pin[0].CLK
clk => nop_toggle_pin[1].CLK
clk => nop_toggle_pin[2].CLK
clk => nop_toggle_pin[3].CLK
clk => nop_toggle_value.CLK
clk => addr_cmd[0].rst_n.CLK
clk => addr_cmd[0].odt[0].CLK
clk => addr_cmd[0].odt[1].CLK
clk => addr_cmd[0].odt[2].CLK
clk => addr_cmd[0].odt[3].CLK
clk => addr_cmd[0].odt[4].CLK
clk => addr_cmd[0].odt[5].CLK
clk => addr_cmd[0].odt[6].CLK
clk => addr_cmd[0].odt[7].CLK
clk => addr_cmd[0].odt[8].CLK
clk => addr_cmd[0].odt[9].CLK
clk => addr_cmd[0].odt[10].CLK
clk => addr_cmd[0].odt[11].CLK
clk => addr_cmd[0].odt[12].CLK
clk => addr_cmd[0].odt[13].CLK
clk => addr_cmd[0].odt[14].CLK
clk => addr_cmd[0].odt[15].CLK
clk => addr_cmd[0].cs_n[0].CLK
clk => addr_cmd[0].cs_n[1].CLK
clk => addr_cmd[0].cs_n[2].CLK
clk => addr_cmd[0].cs_n[3].CLK
clk => addr_cmd[0].cs_n[4].CLK
clk => addr_cmd[0].cs_n[5].CLK
clk => addr_cmd[0].cs_n[6].CLK
clk => addr_cmd[0].cs_n[7].CLK
clk => addr_cmd[0].cs_n[8].CLK
clk => addr_cmd[0].cs_n[9].CLK
clk => addr_cmd[0].cs_n[10].CLK
clk => addr_cmd[0].cs_n[11].CLK
clk => addr_cmd[0].cs_n[12].CLK
clk => addr_cmd[0].cs_n[13].CLK
clk => addr_cmd[0].cs_n[14].CLK
clk => addr_cmd[0].cs_n[15].CLK
clk => addr_cmd[0].cke[0].CLK
clk => addr_cmd[0].cke[1].CLK
clk => addr_cmd[0].cke[2].CLK
clk => addr_cmd[0].cke[3].CLK
clk => addr_cmd[0].cke[4].CLK
clk => addr_cmd[0].cke[5].CLK
clk => addr_cmd[0].cke[6].CLK
clk => addr_cmd[0].cke[7].CLK
clk => addr_cmd[0].cke[8].CLK
clk => addr_cmd[0].cke[9].CLK
clk => addr_cmd[0].cke[10].CLK
clk => addr_cmd[0].cke[11].CLK
clk => addr_cmd[0].cke[12].CLK
clk => addr_cmd[0].cke[13].CLK
clk => addr_cmd[0].cke[14].CLK
clk => addr_cmd[0].cke[15].CLK
clk => addr_cmd[0].we_n.CLK
clk => addr_cmd[0].ras_n.CLK
clk => addr_cmd[0].cas_n.CLK
clk => addr_cmd[0].ba[0].CLK
clk => addr_cmd[0].ba[1].CLK
clk => addr_cmd[0].ba[2].CLK
clk => addr_cmd[0].addr[0].CLK
clk => addr_cmd[0].addr[1].CLK
clk => addr_cmd[0].addr[2].CLK
clk => addr_cmd[0].addr[3].CLK
clk => addr_cmd[0].addr[4].CLK
clk => addr_cmd[0].addr[5].CLK
clk => addr_cmd[0].addr[6].CLK
clk => addr_cmd[0].addr[7].CLK
clk => addr_cmd[0].addr[8].CLK
clk => addr_cmd[0].addr[9].CLK
clk => addr_cmd[0].addr[10].CLK
clk => addr_cmd[0].addr[11].CLK
clk => addr_cmd[0].addr[12].CLK
clk => addr_cmd[0].addr[13].CLK
clk => addr_cmd[0].addr[14].CLK
clk => per_cs_init_seen[0].CLK
clk => refresh_done.CLK
clk => seq_ac_sel~reg0.CLK
clk => finished_state.CLK
clk => stage_counter_zero.CLK
clk => stage_counter[0].CLK
clk => stage_counter[1].CLK
clk => stage_counter[2].CLK
clk => stage_counter[3].CLK
clk => stage_counter[4].CLK
clk => stage_counter[5].CLK
clk => stage_counter[6].CLK
clk => stage_counter[7].CLK
clk => stage_counter[8].CLK
clk => stage_counter[9].CLK
clk => stage_counter[10].CLK
clk => stage_counter[11].CLK
clk => stage_counter[12].CLK
clk => stage_counter[13].CLK
clk => stage_counter[14].CLK
clk => stage_counter[15].CLK
clk => stage_counter[16].CLK
clk => stage_counter[17].CLK
clk => mem_init_complete.CLK
clk => command_started.CLK
clk => command_done.CLK
clk => refreshes_maxed.CLK
clk => trefi_failure~reg0.CLK
clk => num_stacked_refreshes[0].CLK
clk => num_stacked_refreshes[1].CLK
clk => num_stacked_refreshes[2].CLK
clk => refresh_due.CLK
clk => refresh_count[0].CLK
clk => refresh_count[1].CLK
clk => refresh_count[2].CLK
clk => refresh_count[3].CLK
clk => refresh_count[4].CLK
clk => refresh_count[5].CLK
clk => refresh_count[6].CLK
clk => refresh_count[7].CLK
clk => refresh_count[8].CLK
clk => refresh_count[9].CLK
clk => initial_refresh_issued.CLK
clk => current_cs.CLK
clk => admin_req_extended.CLK
clk => ctrl_rec.command_req.CLK
clk => ctrl_rec.command_op.current_cs[0].CLK
clk => nop_toggle_signal~10.DATAIN
clk => ac_state~1.DATAIN
clk => state~13.DATAIN
clk => ctrl_rec.command~1.DATAIN
rst_n => nop_toggle_signal.rst_n.OUTPUTSELECT
rst_n => nop_toggle_signal.odt.OUTPUTSELECT
rst_n => nop_toggle_signal.cs_n.OUTPUTSELECT
rst_n => nop_toggle_signal.cke.OUTPUTSELECT
rst_n => nop_toggle_signal.we_n.OUTPUTSELECT
rst_n => nop_toggle_signal.ras_n.OUTPUTSELECT
rst_n => nop_toggle_signal.cas_n.OUTPUTSELECT
rst_n => nop_toggle_signal.ba.OUTPUTSELECT
rst_n => nop_toggle_signal.addr.OUTPUTSELECT
rst_n => addr_cmd[0].rst_n.ACLR
rst_n => addr_cmd[0].odt[0].ACLR
rst_n => addr_cmd[0].odt[1].ACLR
rst_n => addr_cmd[0].odt[2].ACLR
rst_n => addr_cmd[0].odt[3].ACLR
rst_n => addr_cmd[0].odt[4].ACLR
rst_n => addr_cmd[0].odt[5].ACLR
rst_n => addr_cmd[0].odt[6].ACLR
rst_n => addr_cmd[0].odt[7].ACLR
rst_n => addr_cmd[0].odt[8].ACLR
rst_n => addr_cmd[0].odt[9].ACLR
rst_n => addr_cmd[0].odt[10].ACLR
rst_n => addr_cmd[0].odt[11].ACLR
rst_n => addr_cmd[0].odt[12].ACLR
rst_n => addr_cmd[0].odt[13].ACLR
rst_n => addr_cmd[0].odt[14].ACLR
rst_n => addr_cmd[0].odt[15].ACLR
rst_n => addr_cmd[0].cs_n[0].PRESET
rst_n => addr_cmd[0].cs_n[1].ACLR
rst_n => addr_cmd[0].cs_n[2].ACLR
rst_n => addr_cmd[0].cs_n[3].ACLR
rst_n => addr_cmd[0].cs_n[4].ACLR
rst_n => addr_cmd[0].cs_n[5].ACLR
rst_n => addr_cmd[0].cs_n[6].ACLR
rst_n => addr_cmd[0].cs_n[7].ACLR
rst_n => addr_cmd[0].cs_n[8].ACLR
rst_n => addr_cmd[0].cs_n[9].ACLR
rst_n => addr_cmd[0].cs_n[10].ACLR
rst_n => addr_cmd[0].cs_n[11].ACLR
rst_n => addr_cmd[0].cs_n[12].ACLR
rst_n => addr_cmd[0].cs_n[13].ACLR
rst_n => addr_cmd[0].cs_n[14].ACLR
rst_n => addr_cmd[0].cs_n[15].ACLR
rst_n => addr_cmd[0].cke[0].ACLR
rst_n => addr_cmd[0].cke[1].ACLR
rst_n => addr_cmd[0].cke[2].ACLR
rst_n => addr_cmd[0].cke[3].ACLR
rst_n => addr_cmd[0].cke[4].ACLR
rst_n => addr_cmd[0].cke[5].ACLR
rst_n => addr_cmd[0].cke[6].ACLR
rst_n => addr_cmd[0].cke[7].ACLR
rst_n => addr_cmd[0].cke[8].ACLR
rst_n => addr_cmd[0].cke[9].ACLR
rst_n => addr_cmd[0].cke[10].ACLR
rst_n => addr_cmd[0].cke[11].ACLR
rst_n => addr_cmd[0].cke[12].ACLR
rst_n => addr_cmd[0].cke[13].ACLR
rst_n => addr_cmd[0].cke[14].ACLR
rst_n => addr_cmd[0].cke[15].ACLR
rst_n => addr_cmd[0].we_n.ACLR
rst_n => addr_cmd[0].ras_n.ACLR
rst_n => addr_cmd[0].cas_n.ACLR
rst_n => addr_cmd[0].ba[0].ACLR
rst_n => addr_cmd[0].ba[1].ACLR
rst_n => addr_cmd[0].ba[2].ACLR
rst_n => addr_cmd[0].addr[0].ACLR
rst_n => addr_cmd[0].addr[1].ACLR
rst_n => addr_cmd[0].addr[2].ACLR
rst_n => addr_cmd[0].addr[3].ACLR
rst_n => addr_cmd[0].addr[4].ACLR
rst_n => addr_cmd[0].addr[5].ACLR
rst_n => addr_cmd[0].addr[6].ACLR
rst_n => addr_cmd[0].addr[7].ACLR
rst_n => addr_cmd[0].addr[8].ACLR
rst_n => addr_cmd[0].addr[9].ACLR
rst_n => addr_cmd[0].addr[10].ACLR
rst_n => addr_cmd[0].addr[11].ACLR
rst_n => addr_cmd[0].addr[12].ACLR
rst_n => addr_cmd[0].addr[13].ACLR
rst_n => addr_cmd[0].addr[14].ACLR
rst_n => per_cs_init_seen[0].ACLR
rst_n => refresh_done.ACLR
rst_n => seq_ac_sel~reg0.PRESET
rst_n => finished_state.ACLR
rst_n => stage_counter_zero.PRESET
rst_n => stage_counter[0].ACLR
rst_n => stage_counter[1].ACLR
rst_n => stage_counter[2].ACLR
rst_n => stage_counter[3].ACLR
rst_n => stage_counter[4].ACLR
rst_n => stage_counter[5].ACLR
rst_n => stage_counter[6].ACLR
rst_n => stage_counter[7].ACLR
rst_n => stage_counter[8].ACLR
rst_n => stage_counter[9].ACLR
rst_n => stage_counter[10].ACLR
rst_n => stage_counter[11].ACLR
rst_n => stage_counter[12].ACLR
rst_n => stage_counter[13].ACLR
rst_n => stage_counter[14].ACLR
rst_n => stage_counter[15].ACLR
rst_n => stage_counter[16].ACLR
rst_n => stage_counter[17].ACLR
rst_n => mem_init_complete.ACLR
rst_n => trefi_failure~reg0.ACLR
rst_n => num_stacked_refreshes[0].ACLR
rst_n => num_stacked_refreshes[1].ACLR
rst_n => num_stacked_refreshes[2].ACLR
rst_n => ac_access_gnt~reg0.ACLR
rst_n => admin_ctrl.command_err~reg0.ACLR
rst_n => admin_ctrl.command_result[0]~reg0.ACLR
rst_n => admin_ctrl.command_result[1]~reg0.ACLR
rst_n => admin_ctrl.command_result[2]~reg0.ACLR
rst_n => admin_ctrl.command_result[3]~reg0.ACLR
rst_n => admin_ctrl.command_result[4]~reg0.ACLR
rst_n => admin_ctrl.command_result[5]~reg0.ACLR
rst_n => admin_ctrl.command_result[6]~reg0.ACLR
rst_n => admin_ctrl.command_result[7]~reg0.ACLR
rst_n => admin_ctrl.command_done~reg0.ACLR
rst_n => admin_ctrl.command_ack~reg0.ACLR
rst_n => ctrl_rec.command_req.ACLR
rst_n => ctrl_rec.command_op.current_cs[0].ACLR
rst_n => admin_req_extended.ACLR
rst_n => current_cs.ACLR
rst_n => initial_refresh_issued.ACLR
rst_n => refresh_count[0].ACLR
rst_n => refresh_count[1].PRESET
rst_n => refresh_count[2].PRESET
rst_n => refresh_count[3].ACLR
rst_n => refresh_count[4].PRESET
rst_n => refresh_count[5].ACLR
rst_n => refresh_count[6].PRESET
rst_n => refresh_count[7].ACLR
rst_n => refresh_count[8].ACLR
rst_n => refresh_count[9].PRESET
rst_n => refresh_due.ACLR
rst_n => refreshes_maxed.ACLR
rst_n => command_started.ACLR
rst_n => command_done.ACLR
rst_n => ac_state~3.DATAIN
rst_n => state~15.DATAIN
rst_n => ctrl_rec.command~3.DATAIN
rst_n => nop_toggle_value.ENA
rst_n => nop_toggle_pin[3].ENA
rst_n => nop_toggle_pin[2].ENA
rst_n => nop_toggle_pin[1].ENA
rst_n => nop_toggle_pin[0].ENA
mem_ac_swapped_ranks[0] => ~NO_FANOUT~
ctl_cal_byte_lanes[0] => ~NO_FANOUT~
ctl_cal_byte_lanes[1] => ~NO_FANOUT~
regs_admin_ctrl_rec.mr3[0] => Selector62.IN11
regs_admin_ctrl_rec.mr3[0] => Selector118.IN13
regs_admin_ctrl_rec.mr3[0] => admin_regs_status_rec.mr3[0].DATAIN
regs_admin_ctrl_rec.mr3[1] => Selector61.IN15
regs_admin_ctrl_rec.mr3[1] => Selector117.IN13
regs_admin_ctrl_rec.mr3[1] => admin_regs_status_rec.mr3[1].DATAIN
regs_admin_ctrl_rec.mr3[2] => Selector60.IN13
regs_admin_ctrl_rec.mr3[2] => Selector116.IN13
regs_admin_ctrl_rec.mr3[2] => admin_regs_status_rec.mr3[2].DATAIN
regs_admin_ctrl_rec.mr3[3] => Selector59.IN13
regs_admin_ctrl_rec.mr3[3] => Selector115.IN13
regs_admin_ctrl_rec.mr3[3] => admin_regs_status_rec.mr3[3].DATAIN
regs_admin_ctrl_rec.mr3[4] => Selector58.IN13
regs_admin_ctrl_rec.mr3[4] => Selector114.IN13
regs_admin_ctrl_rec.mr3[4] => admin_regs_status_rec.mr3[4].DATAIN
regs_admin_ctrl_rec.mr3[5] => Selector57.IN13
regs_admin_ctrl_rec.mr3[5] => Selector113.IN13
regs_admin_ctrl_rec.mr3[5] => admin_regs_status_rec.mr3[5].DATAIN
regs_admin_ctrl_rec.mr3[6] => Selector56.IN13
regs_admin_ctrl_rec.mr3[6] => Selector112.IN13
regs_admin_ctrl_rec.mr3[6] => admin_regs_status_rec.mr3[6].DATAIN
regs_admin_ctrl_rec.mr3[7] => Selector55.IN13
regs_admin_ctrl_rec.mr3[7] => Selector111.IN13
regs_admin_ctrl_rec.mr3[7] => admin_regs_status_rec.mr3[7].DATAIN
regs_admin_ctrl_rec.mr3[8] => Selector54.IN11
regs_admin_ctrl_rec.mr3[8] => Selector110.IN13
regs_admin_ctrl_rec.mr3[8] => admin_regs_status_rec.mr3[8].DATAIN
regs_admin_ctrl_rec.mr3[9] => Selector53.IN13
regs_admin_ctrl_rec.mr3[9] => Selector109.IN13
regs_admin_ctrl_rec.mr3[9] => admin_regs_status_rec.mr3[9].DATAIN
regs_admin_ctrl_rec.mr3[10] => Selector52.IN13
regs_admin_ctrl_rec.mr3[10] => Selector108.IN13
regs_admin_ctrl_rec.mr3[10] => admin_regs_status_rec.mr3[10].DATAIN
regs_admin_ctrl_rec.mr3[11] => Selector51.IN13
regs_admin_ctrl_rec.mr3[11] => Selector107.IN13
regs_admin_ctrl_rec.mr3[11] => admin_regs_status_rec.mr3[11].DATAIN
regs_admin_ctrl_rec.mr3[12] => Selector50.IN13
regs_admin_ctrl_rec.mr3[12] => Selector106.IN13
regs_admin_ctrl_rec.mr3[12] => admin_regs_status_rec.mr3[12].DATAIN
regs_admin_ctrl_rec.mr2[0] => Selector62.IN10
regs_admin_ctrl_rec.mr2[0] => Selector118.IN12
regs_admin_ctrl_rec.mr2[0] => admin_regs_status_rec.mr2[0].DATAIN
regs_admin_ctrl_rec.mr2[1] => Selector61.IN14
regs_admin_ctrl_rec.mr2[1] => Selector117.IN12
regs_admin_ctrl_rec.mr2[1] => admin_regs_status_rec.mr2[1].DATAIN
regs_admin_ctrl_rec.mr2[2] => Selector60.IN12
regs_admin_ctrl_rec.mr2[2] => Selector116.IN12
regs_admin_ctrl_rec.mr2[2] => admin_regs_status_rec.mr2[2].DATAIN
regs_admin_ctrl_rec.mr2[3] => Selector59.IN12
regs_admin_ctrl_rec.mr2[3] => Selector115.IN12
regs_admin_ctrl_rec.mr2[3] => admin_regs_status_rec.mr2[3].DATAIN
regs_admin_ctrl_rec.mr2[4] => Selector58.IN12
regs_admin_ctrl_rec.mr2[4] => Selector114.IN12
regs_admin_ctrl_rec.mr2[4] => admin_regs_status_rec.mr2[4].DATAIN
regs_admin_ctrl_rec.mr2[5] => Selector57.IN12
regs_admin_ctrl_rec.mr2[5] => Selector113.IN12
regs_admin_ctrl_rec.mr2[5] => admin_regs_status_rec.mr2[5].DATAIN
regs_admin_ctrl_rec.mr2[6] => Selector56.IN12
regs_admin_ctrl_rec.mr2[6] => Selector112.IN12
regs_admin_ctrl_rec.mr2[6] => admin_regs_status_rec.mr2[6].DATAIN
regs_admin_ctrl_rec.mr2[7] => Selector55.IN12
regs_admin_ctrl_rec.mr2[7] => Selector111.IN12
regs_admin_ctrl_rec.mr2[7] => admin_regs_status_rec.mr2[7].DATAIN
regs_admin_ctrl_rec.mr2[8] => Selector54.IN10
regs_admin_ctrl_rec.mr2[8] => Selector110.IN12
regs_admin_ctrl_rec.mr2[8] => admin_regs_status_rec.mr2[8].DATAIN
regs_admin_ctrl_rec.mr2[9] => Selector53.IN12
regs_admin_ctrl_rec.mr2[9] => Selector109.IN12
regs_admin_ctrl_rec.mr2[9] => admin_regs_status_rec.mr2[9].DATAIN
regs_admin_ctrl_rec.mr2[10] => Selector52.IN12
regs_admin_ctrl_rec.mr2[10] => Selector108.IN12
regs_admin_ctrl_rec.mr2[10] => admin_regs_status_rec.mr2[10].DATAIN
regs_admin_ctrl_rec.mr2[11] => Selector51.IN12
regs_admin_ctrl_rec.mr2[11] => Selector107.IN12
regs_admin_ctrl_rec.mr2[11] => admin_regs_status_rec.mr2[11].DATAIN
regs_admin_ctrl_rec.mr2[12] => Selector50.IN12
regs_admin_ctrl_rec.mr2[12] => Selector106.IN12
regs_admin_ctrl_rec.mr2[12] => admin_regs_status_rec.mr2[12].DATAIN
regs_admin_ctrl_rec.mr1[0] => Selector118.IN11
regs_admin_ctrl_rec.mr1[0] => admin_regs_status_rec.mr1[0].DATAIN
regs_admin_ctrl_rec.mr1[1] => Selector61.IN13
regs_admin_ctrl_rec.mr1[1] => Selector117.IN11
regs_admin_ctrl_rec.mr1[1] => admin_regs_status_rec.mr1[1].DATAIN
regs_admin_ctrl_rec.mr1[2] => Selector60.IN11
regs_admin_ctrl_rec.mr1[2] => Selector116.IN11
regs_admin_ctrl_rec.mr1[2] => enable_odt.IN0
regs_admin_ctrl_rec.mr1[2] => admin_regs_status_rec.mr1[2].DATAIN
regs_admin_ctrl_rec.mr1[3] => Selector59.IN11
regs_admin_ctrl_rec.mr1[3] => Selector115.IN11
regs_admin_ctrl_rec.mr1[3] => admin_regs_status_rec.mr1[3].DATAIN
regs_admin_ctrl_rec.mr1[4] => Selector58.IN11
regs_admin_ctrl_rec.mr1[4] => Selector114.IN11
regs_admin_ctrl_rec.mr1[4] => admin_regs_status_rec.mr1[4].DATAIN
regs_admin_ctrl_rec.mr1[5] => Selector57.IN11
regs_admin_ctrl_rec.mr1[5] => Selector113.IN11
regs_admin_ctrl_rec.mr1[5] => admin_regs_status_rec.mr1[5].DATAIN
regs_admin_ctrl_rec.mr1[6] => Selector56.IN11
regs_admin_ctrl_rec.mr1[6] => Selector112.IN11
regs_admin_ctrl_rec.mr1[6] => enable_odt.IN1
regs_admin_ctrl_rec.mr1[6] => admin_regs_status_rec.mr1[6].DATAIN
regs_admin_ctrl_rec.mr1[7] => Selector111.IN11
regs_admin_ctrl_rec.mr1[7] => admin_regs_status_rec.mr1[7].DATAIN
regs_admin_ctrl_rec.mr1[8] => Selector110.IN11
regs_admin_ctrl_rec.mr1[8] => admin_regs_status_rec.mr1[8].DATAIN
regs_admin_ctrl_rec.mr1[9] => Selector109.IN11
regs_admin_ctrl_rec.mr1[9] => admin_regs_status_rec.mr1[9].DATAIN
regs_admin_ctrl_rec.mr1[10] => Selector52.IN11
regs_admin_ctrl_rec.mr1[10] => Selector108.IN11
regs_admin_ctrl_rec.mr1[10] => admin_regs_status_rec.mr1[10].DATAIN
regs_admin_ctrl_rec.mr1[11] => Selector51.IN11
regs_admin_ctrl_rec.mr1[11] => Selector107.IN11
regs_admin_ctrl_rec.mr1[11] => admin_regs_status_rec.mr1[11].DATAIN
regs_admin_ctrl_rec.mr1[12] => Selector50.IN11
regs_admin_ctrl_rec.mr1[12] => Selector106.IN11
regs_admin_ctrl_rec.mr1[12] => admin_regs_status_rec.mr1[12].DATAIN
regs_admin_ctrl_rec.mr0[0] => Selector62.IN9
regs_admin_ctrl_rec.mr0[0] => Selector118.IN10
regs_admin_ctrl_rec.mr0[0] => admin_regs_status_rec.mr0[0].DATAIN
regs_admin_ctrl_rec.mr0[1] => Selector61.IN12
regs_admin_ctrl_rec.mr0[1] => Selector117.IN10
regs_admin_ctrl_rec.mr0[1] => admin_regs_status_rec.mr0[1].DATAIN
regs_admin_ctrl_rec.mr0[2] => Selector60.IN10
regs_admin_ctrl_rec.mr0[2] => Selector116.IN10
regs_admin_ctrl_rec.mr0[2] => admin_regs_status_rec.mr0[2].DATAIN
regs_admin_ctrl_rec.mr0[3] => Selector59.IN10
regs_admin_ctrl_rec.mr0[3] => Selector115.IN10
regs_admin_ctrl_rec.mr0[3] => admin_regs_status_rec.mr0[3].DATAIN
regs_admin_ctrl_rec.mr0[4] => Selector58.IN10
regs_admin_ctrl_rec.mr0[4] => Selector114.IN10
regs_admin_ctrl_rec.mr0[4] => admin_regs_status_rec.mr0[4].DATAIN
regs_admin_ctrl_rec.mr0[5] => Selector57.IN10
regs_admin_ctrl_rec.mr0[5] => Selector113.IN10
regs_admin_ctrl_rec.mr0[5] => admin_regs_status_rec.mr0[5].DATAIN
regs_admin_ctrl_rec.mr0[6] => Selector56.IN10
regs_admin_ctrl_rec.mr0[6] => Selector112.IN10
regs_admin_ctrl_rec.mr0[6] => admin_regs_status_rec.mr0[6].DATAIN
regs_admin_ctrl_rec.mr0[7] => Selector55.IN11
regs_admin_ctrl_rec.mr0[7] => Selector111.IN10
regs_admin_ctrl_rec.mr0[7] => admin_regs_status_rec.mr0[7].DATAIN
regs_admin_ctrl_rec.mr0[8] => Selector110.IN10
regs_admin_ctrl_rec.mr0[8] => admin_regs_status_rec.mr0[8].DATAIN
regs_admin_ctrl_rec.mr0[9] => Selector53.IN11
regs_admin_ctrl_rec.mr0[9] => Selector109.IN10
regs_admin_ctrl_rec.mr0[9] => admin_regs_status_rec.mr0[9].DATAIN
regs_admin_ctrl_rec.mr0[10] => Selector52.IN10
regs_admin_ctrl_rec.mr0[10] => Selector108.IN10
regs_admin_ctrl_rec.mr0[10] => admin_regs_status_rec.mr0[10].DATAIN
regs_admin_ctrl_rec.mr0[11] => Selector51.IN10
regs_admin_ctrl_rec.mr0[11] => Selector107.IN10
regs_admin_ctrl_rec.mr0[11] => admin_regs_status_rec.mr0[11].DATAIN
regs_admin_ctrl_rec.mr0[12] => Selector50.IN10
regs_admin_ctrl_rec.mr0[12] => Selector106.IN10
regs_admin_ctrl_rec.mr0[12] => admin_regs_status_rec.mr0[12].DATAIN
ctrl_admin.command_req => ctrl_rec.command_req.DATAIN
ctrl_admin.command_op.mtp_almt => ~NO_FANOUT~
ctrl_admin.command_op.single_bit => ~NO_FANOUT~
ctrl_admin.command_op.current_cs[0] => ctrl_rec.command_op.current_cs[0].DATAIN
ctrl_admin.command_op.current_cs[1] => ~NO_FANOUT~
ctrl_admin.command_op.current_cs[2] => ~NO_FANOUT~
ctrl_admin.command_op.current_cs[3] => ~NO_FANOUT~
ctrl_admin.command.cmd_tr_due => ctrl_rec.command.cmd_tr_due.DATAIN
ctrl_admin.command.cmd_prep_customer_mr_setup => ctrl_rec.command.cmd_prep_customer_mr_setup.DATAIN
ctrl_admin.command.cmd_prep_adv_wr_lat => ctrl_rec.command.cmd_prep_adv_wr_lat.DATAIN
ctrl_admin.command.cmd_prep_adv_rd_lat => ctrl_rec.command.cmd_prep_adv_rd_lat.DATAIN
ctrl_admin.command.cmd_was => ctrl_rec.command.cmd_was.DATAIN
ctrl_admin.command.cmd_poa => ctrl_rec.command.cmd_poa.DATAIN
ctrl_admin.command.cmd_rdv => ctrl_rec.command.cmd_rdv.DATAIN
ctrl_admin.command.cmd_rrp_seek => ctrl_rec.command.cmd_rrp_seek.DATAIN
ctrl_admin.command.cmd_rrp_sweep => ctrl_rec.command.cmd_rrp_sweep.DATAIN
ctrl_admin.command.cmd_rrp_reset => ctrl_rec.command.cmd_rrp_reset.DATAIN
ctrl_admin.command.cmd_read_mtp => ctrl_rec.command.cmd_read_mtp.DATAIN
ctrl_admin.command.cmd_write_mtp => ctrl_rec.command.cmd_write_mtp.DATAIN
ctrl_admin.command.cmd_write_btp => ctrl_rec.command.cmd_write_btp.DATAIN
ctrl_admin.command.cmd_write_ihi => ctrl_rec.command.cmd_write_ihi.DATAIN
ctrl_admin.command.cmd_prog_cal_mr => ctrl_rec.command.cmd_prog_cal_mr.DATAIN
ctrl_admin.command.cmd_init_dram => ctrl_rec.command.cmd_init_dram.DATAIN
ctrl_admin.command.cmd_phy_initialise => ctrl_rec.command.cmd_phy_initialise.DATAIN
ctrl_admin.command.cmd_idle => ctrl_rec.command.cmd_idle.DATAIN
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => command_started.OUTPUTSELECT
ac_access_req => state.DATAA
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.DATAA
cal_fail => cal_complete.IN0
cal_success => cal_complete.IN1
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => seq_ac_sel.OUTPUTSELECT


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb
clk => sig_doing_rd[0].CLK
clk => sig_doing_rd[1].CLK
clk => \ac_block:btp_addr_array[3][0].CLK
clk => \ac_block:btp_addr_array[3][1].CLK
clk => \ac_block:btp_addr_array[3][2].CLK
clk => \ac_block:btp_addr_array[3][3].CLK
clk => \ac_block:btp_addr_array[3][4].CLK
clk => \ac_block:btp_addr_array[3][5].CLK
clk => \ac_block:btp_addr_array[3][6].CLK
clk => \ac_block:btp_addr_array[3][7].CLK
clk => \ac_block:btp_addr_array[3][8].CLK
clk => \ac_block:btp_addr_array[3][9].CLK
clk => \ac_block:btp_addr_array[3][10].CLK
clk => \ac_block:btp_addr_array[2][0].CLK
clk => \ac_block:btp_addr_array[2][1].CLK
clk => \ac_block:btp_addr_array[2][2].CLK
clk => \ac_block:btp_addr_array[2][3].CLK
clk => \ac_block:btp_addr_array[2][4].CLK
clk => \ac_block:btp_addr_array[2][5].CLK
clk => \ac_block:btp_addr_array[2][6].CLK
clk => \ac_block:btp_addr_array[2][7].CLK
clk => \ac_block:btp_addr_array[2][8].CLK
clk => \ac_block:btp_addr_array[2][9].CLK
clk => \ac_block:btp_addr_array[2][10].CLK
clk => \ac_block:btp_addr_array[1][0].CLK
clk => \ac_block:btp_addr_array[1][1].CLK
clk => \ac_block:btp_addr_array[1][2].CLK
clk => \ac_block:btp_addr_array[1][3].CLK
clk => \ac_block:btp_addr_array[1][4].CLK
clk => \ac_block:btp_addr_array[1][5].CLK
clk => \ac_block:btp_addr_array[1][6].CLK
clk => \ac_block:btp_addr_array[1][7].CLK
clk => \ac_block:btp_addr_array[1][8].CLK
clk => \ac_block:btp_addr_array[1][9].CLK
clk => \ac_block:btp_addr_array[1][10].CLK
clk => \ac_block:btp_addr_array[0][0].CLK
clk => \ac_block:btp_addr_array[0][1].CLK
clk => \ac_block:btp_addr_array[0][2].CLK
clk => \ac_block:btp_addr_array[0][3].CLK
clk => \ac_block:btp_addr_array[0][4].CLK
clk => \ac_block:btp_addr_array[0][5].CLK
clk => \ac_block:btp_addr_array[0][6].CLK
clk => \ac_block:btp_addr_array[0][7].CLK
clk => \ac_block:btp_addr_array[0][8].CLK
clk => \ac_block:btp_addr_array[0][9].CLK
clk => \ac_block:btp_addr_array[0][10].CLK
clk => sig_addr_cmd[0].rst_n.CLK
clk => sig_addr_cmd[0].odt[0].CLK
clk => sig_addr_cmd[0].odt[1].CLK
clk => sig_addr_cmd[0].odt[2].CLK
clk => sig_addr_cmd[0].odt[3].CLK
clk => sig_addr_cmd[0].odt[4].CLK
clk => sig_addr_cmd[0].odt[5].CLK
clk => sig_addr_cmd[0].odt[6].CLK
clk => sig_addr_cmd[0].odt[7].CLK
clk => sig_addr_cmd[0].odt[8].CLK
clk => sig_addr_cmd[0].odt[9].CLK
clk => sig_addr_cmd[0].odt[10].CLK
clk => sig_addr_cmd[0].odt[11].CLK
clk => sig_addr_cmd[0].odt[12].CLK
clk => sig_addr_cmd[0].odt[13].CLK
clk => sig_addr_cmd[0].odt[14].CLK
clk => sig_addr_cmd[0].odt[15].CLK
clk => sig_addr_cmd[0].cs_n[0].CLK
clk => sig_addr_cmd[0].cs_n[1].CLK
clk => sig_addr_cmd[0].cs_n[2].CLK
clk => sig_addr_cmd[0].cs_n[3].CLK
clk => sig_addr_cmd[0].cs_n[4].CLK
clk => sig_addr_cmd[0].cs_n[5].CLK
clk => sig_addr_cmd[0].cs_n[6].CLK
clk => sig_addr_cmd[0].cs_n[7].CLK
clk => sig_addr_cmd[0].cs_n[8].CLK
clk => sig_addr_cmd[0].cs_n[9].CLK
clk => sig_addr_cmd[0].cs_n[10].CLK
clk => sig_addr_cmd[0].cs_n[11].CLK
clk => sig_addr_cmd[0].cs_n[12].CLK
clk => sig_addr_cmd[0].cs_n[13].CLK
clk => sig_addr_cmd[0].cs_n[14].CLK
clk => sig_addr_cmd[0].cs_n[15].CLK
clk => sig_addr_cmd[0].cke[0].CLK
clk => sig_addr_cmd[0].cke[1].CLK
clk => sig_addr_cmd[0].cke[2].CLK
clk => sig_addr_cmd[0].cke[3].CLK
clk => sig_addr_cmd[0].cke[4].CLK
clk => sig_addr_cmd[0].cke[5].CLK
clk => sig_addr_cmd[0].cke[6].CLK
clk => sig_addr_cmd[0].cke[7].CLK
clk => sig_addr_cmd[0].cke[8].CLK
clk => sig_addr_cmd[0].cke[9].CLK
clk => sig_addr_cmd[0].cke[10].CLK
clk => sig_addr_cmd[0].cke[11].CLK
clk => sig_addr_cmd[0].cke[12].CLK
clk => sig_addr_cmd[0].cke[13].CLK
clk => sig_addr_cmd[0].cke[14].CLK
clk => sig_addr_cmd[0].cke[15].CLK
clk => sig_addr_cmd[0].we_n.CLK
clk => sig_addr_cmd[0].ras_n.CLK
clk => sig_addr_cmd[0].cas_n.CLK
clk => sig_addr_cmd[0].ba[0].CLK
clk => sig_addr_cmd[0].ba[1].CLK
clk => sig_addr_cmd[0].ba[2].CLK
clk => sig_addr_cmd[0].addr[0].CLK
clk => sig_addr_cmd[0].addr[1].CLK
clk => sig_addr_cmd[0].addr[2].CLK
clk => sig_addr_cmd[0].addr[3].CLK
clk => sig_addr_cmd[0].addr[4].CLK
clk => sig_addr_cmd[0].addr[5].CLK
clk => sig_addr_cmd[0].addr[6].CLK
clk => sig_addr_cmd[0].addr[7].CLK
clk => sig_addr_cmd[0].addr[8].CLK
clk => sig_addr_cmd[0].addr[9].CLK
clk => sig_addr_cmd[0].addr[10].CLK
clk => sig_addr_cmd[0].addr[11].CLK
clk => sig_addr_cmd[0].addr[12].CLK
clk => sig_addr_cmd[0].addr[13].CLK
clk => sig_addr_cmd[0].addr[14].CLK
clk => \ac_block:sig_doing_rd_count.CLK
clk => \ac_block:sig_count[0].CLK
clk => \ac_block:sig_count[1].CLK
clk => \ac_block:sig_count[2].CLK
clk => \ac_block:sig_count[3].CLK
clk => \ac_block:sig_count[4].CLK
clk => \ac_block:sig_count[5].CLK
clk => \ac_block:sig_count[6].CLK
clk => \ac_block:sig_count[7].CLK
clk => dgrb_ac_access_req~reg0.CLK
clk => \ac_block:sig_burst_count[0].CLK
clk => \ac_block:sig_burst_count[1].CLK
clk => \ac_block:sig_setup[0].CLK
clk => \ac_block:sig_setup[1].CLK
clk => \ac_block:sig_setup[2].CLK
clk => \ac_block:sig_setup[3].CLK
clk => \ac_block:sig_setup[4].CLK
clk => sig_dimm_driving_dq.CLK
clk => dgrb_ctrl.command_err~reg0.CLK
clk => dgrb_ctrl.command_result[0]~reg0.CLK
clk => dgrb_ctrl.command_result[1]~reg0.CLK
clk => dgrb_ctrl.command_result[2]~reg0.CLK
clk => dgrb_ctrl.command_result[3]~reg0.CLK
clk => dgrb_ctrl.command_result[4]~reg0.CLK
clk => dgrb_ctrl.command_result[5]~reg0.CLK
clk => dgrb_ctrl.command_result[6]~reg0.CLK
clk => dgrb_ctrl.command_result[7]~reg0.CLK
clk => dgrb_ctrl.command_done~reg0.CLK
clk => dgrb_ctrl.command_ack~reg0.CLK
clk => dgrb_wdp_ovride~reg0.CLK
clk => seq_oct_value~reg0.CLK
clk => sig_trk_ack.CLK
clk => sig_trk_pll_inc_dec_n.CLK
clk => sig_trk_pll_start_reconfig.CLK
clk => \trk_block:sig_remaining_samples[0].CLK
clk => \trk_block:sig_remaining_samples[1].CLK
clk => \trk_block:sig_remaining_samples[2].CLK
clk => \trk_block:sig_remaining_samples[3].CLK
clk => \trk_block:sig_remaining_samples[4].CLK
clk => \trk_block:sig_remaining_samples[5].CLK
clk => \trk_block:sig_remaining_samples[6].CLK
clk => \trk_block:sig_remaining_samples[7].CLK
clk => sig_trk_cdvw_calc.CLK
clk => \trk_block:sig_large_drift_seen.CLK
clk => \trk_block:sig_mimic_cdv[0].CLK
clk => \trk_block:sig_mimic_cdv[1].CLK
clk => \trk_block:sig_mimic_cdv[2].CLK
clk => \trk_block:sig_mimic_cdv[3].CLK
clk => \trk_block:sig_mimic_cdv[4].CLK
clk => \trk_block:sig_mimic_cdv[5].CLK
clk => \trk_block:sig_mimic_cdv[6].CLK
clk => \trk_block:sig_mimic_cdv_found.CLK
clk => \trk_block:sig_mimic_delta[0].CLK
clk => \trk_block:sig_mimic_delta[1].CLK
clk => \trk_block:sig_mimic_delta[2].CLK
clk => \trk_block:sig_mimic_delta[3].CLK
clk => \trk_block:sig_mimic_delta[4].CLK
clk => \trk_block:sig_mimic_delta[5].CLK
clk => \trk_block:sig_mimic_delta[6].CLK
clk => \trk_block:sig_mimic_delta[7].CLK
clk => \trk_block:sig_rsc_drift[0].CLK
clk => \trk_block:sig_rsc_drift[1].CLK
clk => \trk_block:sig_rsc_drift[2].CLK
clk => \trk_block:sig_rsc_drift[3].CLK
clk => \trk_block:sig_rsc_drift[4].CLK
clk => \trk_block:sig_rsc_drift[5].CLK
clk => \trk_block:sig_rsc_drift[6].CLK
clk => \trk_block:sig_rsc_drift[7].CLK
clk => \trk_block:sig_req_rsc_shift[0].CLK
clk => \trk_block:sig_req_rsc_shift[1].CLK
clk => \trk_block:sig_req_rsc_shift[2].CLK
clk => \trk_block:sig_req_rsc_shift[3].CLK
clk => \trk_block:sig_req_rsc_shift[4].CLK
clk => \trk_block:sig_req_rsc_shift[5].CLK
clk => \trk_block:sig_req_rsc_shift[6].CLK
clk => \trk_block:sig_req_rsc_shift[7].CLK
clk => sig_trk_pll_select[0].CLK
clk => sig_trk_pll_select[1].CLK
clk => sig_trk_pll_select[2].CLK
clk => \trk_block:sig_mmc_start.CLK
clk => sig_trk_err.CLK
clk => sig_trk_result[0].CLK
clk => sig_trk_result[1].CLK
clk => sig_trk_result[2].CLK
clk => sig_trk_result[3].CLK
clk => sig_trk_result[4].CLK
clk => sig_trk_result[5].CLK
clk => sig_trk_result[6].CLK
clk => sig_trk_result[7].CLK
clk => sig_trk_cdvw_phase.CLK
clk => sig_trk_cdvw_shift_in.CLK
clk => \trk_block:mmc_seq_value_r.CLK
clk => \trk_block:sig_mmc_seq_done_1t.CLK
clk => \trk_block:sig_mmc_seq_done.CLK
clk => \trk_block:mmc_seq_req_sync:v_mmc_seq_done_3r.CLK
clk => \trk_block:mmc_seq_req_sync:v_mmc_seq_done_2r.CLK
clk => \trk_block:mmc_seq_req_sync:v_mmc_seq_done_1r.CLK
clk => seq_mmc_start~reg0.CLK
clk => \trk_block:mimic_sample_req:seq_mmc_start_r[0].CLK
clk => \trk_block:mimic_sample_req:seq_mmc_start_r[1].CLK
clk => \trk_block:mimic_sample_req:seq_mmc_start_r[2].CLK
clk => codvw_trk_shift[0].CLK
clk => codvw_trk_shift[1].CLK
clk => codvw_trk_shift[2].CLK
clk => codvw_trk_shift[3].CLK
clk => codvw_trk_shift[4].CLK
clk => codvw_trk_shift[5].CLK
clk => codvw_trk_shift[6].CLK
clk => codvw_trk_shift[7].CLK
clk => codvw_trk_shift[8].CLK
clk => codvw_trk_shift[9].CLK
clk => codvw_trk_shift[10].CLK
clk => codvw_trk_shift[11].CLK
clk => \poa_block:sig_poa_state.CLK
clk => seq_poa_lat_inc_1x[0]~reg0.CLK
clk => seq_poa_lat_inc_1x[1]~reg0.CLK
clk => seq_poa_lat_dec_1x[0]~reg0.CLK
clk => seq_poa_lat_dec_1x[1]~reg0.CLK
clk => sig_poa_ack.CLK
clk => sig_poa_match.CLK
clk => sig_poa_match_en.CLK
clk => sig_mtp_match.CLK
clk => \tp_match_block:sig_rdata_current_pin[0].CLK
clk => \tp_match_block:sig_rdata_current_pin[1].CLK
clk => \tp_match_block:sig_rdata_current_pin[2].CLK
clk => \tp_match_block:sig_rdata_current_pin[3].CLK
clk => \tp_match_block:sig_rdata_current_pin[4].CLK
clk => \tp_match_block:sig_rdata_current_pin[5].CLK
clk => \tp_match_block:sig_rdata_current_pin[6].CLK
clk => \tp_match_block:sig_rdata_current_pin[7].CLK
clk => \tp_match_block:sig_rdata_current_pin[8].CLK
clk => \tp_match_block:sig_rdata_current_pin[9].CLK
clk => \tp_match_block:sig_rdata_current_pin[10].CLK
clk => \tp_match_block:sig_rdata_current_pin[11].CLK
clk => \tp_match_block:sig_rdata_current_pin[12].CLK
clk => \tp_match_block:sig_rdata_current_pin[13].CLK
clk => \tp_match_block:sig_rdata_current_pin[14].CLK
clk => \tp_match_block:sig_rdata_current_pin[15].CLK
clk => \tp_match_block:sig_rdata_valid_2t.CLK
clk => \tp_match_block:sig_rdata_valid_1t.CLK
clk => \rsc_block:sig_iram_idle.CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[0].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[1].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[2].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[3].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[4].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[5].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[6].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[7].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[8].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[9].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[10].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[11].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[12].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[13].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[14].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[15].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[16].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[17].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[18].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[19].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[20].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[21].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[22].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[23].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[24].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[25].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[26].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[27].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[28].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[29].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[30].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[31].CLK
clk => \rsc_block:sig_dgrb_iram.iram_bitnum[0].CLK
clk => \rsc_block:sig_dgrb_iram.iram_bitnum[1].CLK
clk => \rsc_block:sig_dgrb_iram.iram_bitnum[2].CLK
clk => \rsc_block:sig_dgrb_iram.iram_bitnum[3].CLK
clk => \rsc_block:sig_dgrb_iram.iram_bitnum[4].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[0].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[1].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[2].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[3].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[4].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[5].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[6].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[7].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[8].CLK
clk => \rsc_block:sig_dgrb_iram.iram_write.CLK
clk => \rsc_block:sig_dgrb_iram.iram_done.CLK
clk => codvw_grt_one_dvw.CLK
clk => cal_codvw_size[0].CLK
clk => cal_codvw_size[1].CLK
clk => cal_codvw_size[2].CLK
clk => cal_codvw_size[3].CLK
clk => cal_codvw_size[4].CLK
clk => cal_codvw_size[5].CLK
clk => cal_codvw_size[6].CLK
clk => cal_codvw_size[7].CLK
clk => cal_codvw_phase[0].CLK
clk => cal_codvw_phase[1].CLK
clk => cal_codvw_phase[2].CLK
clk => cal_codvw_phase[3].CLK
clk => cal_codvw_phase[4].CLK
clk => cal_codvw_phase[5].CLK
clk => cal_codvw_phase[6].CLK
clk => cal_codvw_phase[7].CLK
clk => sig_rsc_ac_access_req.CLK
clk => \rsc_block:sig_rewind_direction.CLK
clk => sig_rsc_pll_inc_dec_n.CLK
clk => sig_rsc_pll_start_reconfig.CLK
clk => sig_rsc_cdvw_calc.CLK
clk => sig_rsc_cdvw_shift_in.CLK
clk => sig_rsc_cdvw_phase.CLK
clk => sig_rsc_result[0].CLK
clk => sig_rsc_result[1].CLK
clk => sig_rsc_result[2].CLK
clk => sig_rsc_result[3].CLK
clk => sig_rsc_result[4].CLK
clk => sig_rsc_result[5].CLK
clk => sig_rsc_result[6].CLK
clk => sig_rsc_result[7].CLK
clk => sig_rsc_err.CLK
clk => sig_rsc_ack.CLK
clk => \rsc_block:sig_test_dq_expired.CLK
clk => \rsc_block:sig_count[0].CLK
clk => \rsc_block:sig_count[1].CLK
clk => \rsc_block:sig_count[2].CLK
clk => \rsc_block:sig_count[3].CLK
clk => \rsc_block:sig_count[4].CLK
clk => \rsc_block:sig_count[5].CLK
clk => \rsc_block:sig_count[6].CLK
clk => \rsc_block:sig_count[7].CLK
clk => \rsc_block:sig_num_phase_shifts[0].CLK
clk => \rsc_block:sig_num_phase_shifts[1].CLK
clk => \rsc_block:sig_num_phase_shifts[2].CLK
clk => \rsc_block:sig_num_phase_shifts[3].CLK
clk => \rsc_block:sig_num_phase_shifts[4].CLK
clk => \rsc_block:sig_num_phase_shifts[5].CLK
clk => sig_dq_pin_ctr[0].CLK
clk => sig_dq_pin_ctr[1].CLK
clk => sig_dq_pin_ctr[2].CLK
clk => sig_dq_pin_ctr[3].CLK
clk => \rsc_block:rsc_proc:v_phase_works.CLK
clk => \rsc_block:sig_chkd_all_dq_pins.CLK
clk => \rsc_block:sig_curr_byte_ln_dis.CLK
clk => \cdvw_block:sig_cdvw_calc_1t.CLK
clk => sig_cdvw_state.windows_seen[0].CLK
clk => sig_cdvw_state.windows_seen[1].CLK
clk => sig_cdvw_state.windows_seen[2].CLK
clk => sig_cdvw_state.windows_seen[3].CLK
clk => sig_cdvw_state.windows_seen[4].CLK
clk => sig_cdvw_state.found_a_good_edge.CLK
clk => sig_cdvw_state.multiple_eq_windows.CLK
clk => sig_cdvw_state.first_cycle.CLK
clk => sig_cdvw_state.invalid_phase_seen.CLK
clk => sig_cdvw_state.valid_phase_seen.CLK
clk => sig_cdvw_state.last_bit_value.CLK
clk => sig_cdvw_state.window_centre_update.CLK
clk => sig_cdvw_state.current_bit[0].CLK
clk => sig_cdvw_state.current_bit[1].CLK
clk => sig_cdvw_state.current_bit[2].CLK
clk => sig_cdvw_state.current_bit[3].CLK
clk => sig_cdvw_state.current_bit[4].CLK
clk => sig_cdvw_state.current_bit[5].CLK
clk => sig_cdvw_state.largest_window_centre[0].CLK
clk => sig_cdvw_state.largest_window_centre[1].CLK
clk => sig_cdvw_state.largest_window_centre[2].CLK
clk => sig_cdvw_state.largest_window_centre[3].CLK
clk => sig_cdvw_state.largest_window_centre[4].CLK
clk => sig_cdvw_state.largest_window_centre[5].CLK
clk => sig_cdvw_state.largest_window_size[0].CLK
clk => sig_cdvw_state.largest_window_size[1].CLK
clk => sig_cdvw_state.largest_window_size[2].CLK
clk => sig_cdvw_state.largest_window_size[3].CLK
clk => sig_cdvw_state.largest_window_size[4].CLK
clk => sig_cdvw_state.largest_window_size[5].CLK
clk => sig_cdvw_state.current_window_centre[0].CLK
clk => sig_cdvw_state.current_window_centre[1].CLK
clk => sig_cdvw_state.current_window_centre[2].CLK
clk => sig_cdvw_state.current_window_centre[3].CLK
clk => sig_cdvw_state.current_window_centre[4].CLK
clk => sig_cdvw_state.current_window_centre[5].CLK
clk => sig_cdvw_state.current_window_size[0].CLK
clk => sig_cdvw_state.current_window_size[1].CLK
clk => sig_cdvw_state.current_window_size[2].CLK
clk => sig_cdvw_state.current_window_size[3].CLK
clk => sig_cdvw_state.current_window_size[4].CLK
clk => sig_cdvw_state.current_window_size[5].CLK
clk => sig_cdvw_state.first_good_edge[0].CLK
clk => sig_cdvw_state.first_good_edge[1].CLK
clk => sig_cdvw_state.first_good_edge[2].CLK
clk => sig_cdvw_state.first_good_edge[3].CLK
clk => sig_cdvw_state.first_good_edge[4].CLK
clk => sig_cdvw_state.first_good_edge[5].CLK
clk => sig_cdvw_state.working_window[0].CLK
clk => sig_cdvw_state.working_window[1].CLK
clk => sig_cdvw_state.working_window[2].CLK
clk => sig_cdvw_state.working_window[3].CLK
clk => sig_cdvw_state.working_window[4].CLK
clk => sig_cdvw_state.working_window[5].CLK
clk => sig_cdvw_state.working_window[6].CLK
clk => sig_cdvw_state.working_window[7].CLK
clk => sig_cdvw_state.working_window[8].CLK
clk => sig_cdvw_state.working_window[9].CLK
clk => sig_cdvw_state.working_window[10].CLK
clk => sig_cdvw_state.working_window[11].CLK
clk => sig_cdvw_state.working_window[12].CLK
clk => sig_cdvw_state.working_window[13].CLK
clk => sig_cdvw_state.working_window[14].CLK
clk => sig_cdvw_state.working_window[15].CLK
clk => sig_cdvw_state.working_window[16].CLK
clk => sig_cdvw_state.working_window[17].CLK
clk => sig_cdvw_state.working_window[18].CLK
clk => sig_cdvw_state.working_window[19].CLK
clk => sig_cdvw_state.working_window[20].CLK
clk => sig_cdvw_state.working_window[21].CLK
clk => sig_cdvw_state.working_window[22].CLK
clk => sig_cdvw_state.working_window[23].CLK
clk => sig_cdvw_state.working_window[24].CLK
clk => sig_cdvw_state.working_window[25].CLK
clk => sig_cdvw_state.working_window[26].CLK
clk => sig_cdvw_state.working_window[27].CLK
clk => sig_cdvw_state.working_window[28].CLK
clk => sig_cdvw_state.working_window[29].CLK
clk => sig_cdvw_state.working_window[30].CLK
clk => sig_cdvw_state.working_window[31].CLK
clk => sig_cdvw_state.working_window[32].CLK
clk => sig_cdvw_state.working_window[33].CLK
clk => sig_cdvw_state.working_window[34].CLK
clk => sig_cdvw_state.working_window[35].CLK
clk => sig_cdvw_state.working_window[36].CLK
clk => sig_cdvw_state.working_window[37].CLK
clk => sig_cdvw_state.working_window[38].CLK
clk => sig_cdvw_state.working_window[39].CLK
clk => sig_cdvw_state.working_window[40].CLK
clk => sig_cdvw_state.working_window[41].CLK
clk => sig_cdvw_state.working_window[42].CLK
clk => sig_cdvw_state.working_window[43].CLK
clk => sig_cdvw_state.working_window[44].CLK
clk => sig_cdvw_state.working_window[45].CLK
clk => sig_cdvw_state.working_window[46].CLK
clk => sig_cdvw_state.working_window[47].CLK
clk => sig_cdvw_state.working_window[48].CLK
clk => sig_cdvw_state.working_window[49].CLK
clk => sig_cdvw_state.working_window[50].CLK
clk => sig_cdvw_state.working_window[51].CLK
clk => sig_cdvw_state.working_window[52].CLK
clk => sig_cdvw_state.working_window[53].CLK
clk => sig_cdvw_state.working_window[54].CLK
clk => sig_cdvw_state.working_window[55].CLK
clk => sig_cdvw_state.working_window[56].CLK
clk => sig_cdvw_state.working_window[57].CLK
clk => sig_cdvw_state.working_window[58].CLK
clk => sig_cdvw_state.working_window[59].CLK
clk => sig_cdvw_state.working_window[60].CLK
clk => sig_cdvw_state.working_window[61].CLK
clk => sig_cdvw_state.working_window[62].CLK
clk => sig_cdvw_state.working_window[63].CLK
clk => seq_pll_start_reconfig~reg0.CLK
clk => seq_pll_select[0]~reg0.CLK
clk => seq_pll_select[1]~reg0.CLK
clk => seq_pll_select[2]~reg0.CLK
clk => seq_pll_inc_dec_n~reg0.CLK
clk => sig_phs_shft_end.CLK
clk => sig_phs_shft_start.CLK
clk => \phs_shft_busy_reg:phs_shft_busy_3r.CLK
clk => \phs_shft_busy_reg:phs_shft_busy_2r.CLK
clk => \phs_shft_busy_reg:phs_shft_busy_1r.CLK
clk => sig_phs_shft_busy_1t.CLK
clk => sig_phs_shft_busy.CLK
clk => dgrb_ctrl_ac_nt_good~reg0.CLK
clk => \dgrb_main_block:sig_wd_lat[0].CLK
clk => \dgrb_main_block:sig_wd_lat[1].CLK
clk => \dgrb_main_block:sig_wd_lat[2].CLK
clk => \dgrb_main_block:sig_wd_lat[3].CLK
clk => \dgrb_main_block:sig_wd_lat[4].CLK
clk => sig_cmd_result[0].CLK
clk => sig_cmd_result[1].CLK
clk => sig_cmd_result[2].CLK
clk => sig_cmd_result[3].CLK
clk => sig_cmd_result[4].CLK
clk => sig_cmd_result[5].CLK
clk => sig_cmd_result[6].CLK
clk => sig_cmd_result[7].CLK
clk => sig_cmd_err.CLK
clk => \dgrb_main_block:sig_count[0].CLK
clk => \dgrb_main_block:sig_count[1].CLK
clk => \dgrb_main_block:sig_count[2].CLK
clk => \dgrb_main_block:sig_count[3].CLK
clk => \dgrb_main_block:sig_count[4].CLK
clk => \dgrb_main_block:sig_count[5].CLK
clk => \dgrb_main_block:sig_count[6].CLK
clk => \dgrb_main_block:sig_count[7].CLK
clk => seq_rdata_valid_lat_dec~reg0.CLK
clk => seq_rdata_valid_lat_inc~reg0.CLK
clk => wd_lat[0]~reg0.CLK
clk => wd_lat[1]~reg0.CLK
clk => wd_lat[2]~reg0.CLK
clk => wd_lat[3]~reg0.CLK
clk => wd_lat[4]~reg0.CLK
clk => rd_lat[0]~reg0.CLK
clk => rd_lat[1]~reg0.CLK
clk => rd_lat[2]~reg0.CLK
clk => rd_lat[3]~reg0.CLK
clk => rd_lat[4]~reg0.CLK
clk => cal_byte_lanes[0].CLK
clk => cal_byte_lanes[1].CLK
clk => single_bit_cal.CLK
clk => current_mtp_almt.CLK
clk => current_cs.CLK
clk => ctrl_dgrb_r.command_req.CLK
clk => ctrl_dgrb_r.command_op.mtp_almt.CLK
clk => ctrl_dgrb_r.command_op.single_bit.CLK
clk => ctrl_dgrb_r.command_op.current_cs[0].CLK
clk => \ac_block:sig_addr_cmd_last_state~1.DATAIN
clk => \ac_block:sig_addr_cmd_state~1.DATAIN
clk => \trk_block:sig_trk_last_state~1.DATAIN
clk => \trk_block:sig_trk_state~1.DATAIN
clk => \rsc_block:sig_rsc_last_state~1.DATAIN
clk => \rsc_block:sig_rsc_state~1.DATAIN
clk => sig_cdvw_state.status~1.DATAIN
clk => \cdvw_block:cdvw_proc:v_cdvw_state.status~1.DATAIN
clk => sig_rsc_req~1.DATAIN
clk => sig_ac_req~7.DATAIN
clk => sig_dgrb_last_state~1.DATAIN
clk => sig_dgrb_state~14.DATAIN
clk => ctrl_dgrb_r.command~1.DATAIN
rst_n => sig_doing_rd[0].ACLR
rst_n => sig_doing_rd[1].ACLR
rst_n => \ac_block:btp_addr_array[3][0].ACLR
rst_n => \ac_block:btp_addr_array[3][1].ACLR
rst_n => \ac_block:btp_addr_array[3][2].ACLR
rst_n => \ac_block:btp_addr_array[3][3].ACLR
rst_n => \ac_block:btp_addr_array[3][4].ACLR
rst_n => \ac_block:btp_addr_array[3][5].ACLR
rst_n => \ac_block:btp_addr_array[3][6].ACLR
rst_n => \ac_block:btp_addr_array[3][7].ACLR
rst_n => \ac_block:btp_addr_array[3][8].ACLR
rst_n => \ac_block:btp_addr_array[3][9].ACLR
rst_n => \ac_block:btp_addr_array[3][10].ACLR
rst_n => \ac_block:btp_addr_array[2][0].ACLR
rst_n => \ac_block:btp_addr_array[2][1].ACLR
rst_n => \ac_block:btp_addr_array[2][2].ACLR
rst_n => \ac_block:btp_addr_array[2][3].ACLR
rst_n => \ac_block:btp_addr_array[2][4].ACLR
rst_n => \ac_block:btp_addr_array[2][5].ACLR
rst_n => \ac_block:btp_addr_array[2][6].ACLR
rst_n => \ac_block:btp_addr_array[2][7].ACLR
rst_n => \ac_block:btp_addr_array[2][8].ACLR
rst_n => \ac_block:btp_addr_array[2][9].ACLR
rst_n => \ac_block:btp_addr_array[2][10].ACLR
rst_n => \ac_block:btp_addr_array[1][0].ACLR
rst_n => \ac_block:btp_addr_array[1][1].ACLR
rst_n => \ac_block:btp_addr_array[1][2].ACLR
rst_n => \ac_block:btp_addr_array[1][3].ACLR
rst_n => \ac_block:btp_addr_array[1][4].ACLR
rst_n => \ac_block:btp_addr_array[1][5].ACLR
rst_n => \ac_block:btp_addr_array[1][6].ACLR
rst_n => \ac_block:btp_addr_array[1][7].ACLR
rst_n => \ac_block:btp_addr_array[1][8].ACLR
rst_n => \ac_block:btp_addr_array[1][9].ACLR
rst_n => \ac_block:btp_addr_array[1][10].ACLR
rst_n => \ac_block:btp_addr_array[0][0].ACLR
rst_n => \ac_block:btp_addr_array[0][1].ACLR
rst_n => \ac_block:btp_addr_array[0][2].ACLR
rst_n => \ac_block:btp_addr_array[0][3].ACLR
rst_n => \ac_block:btp_addr_array[0][4].ACLR
rst_n => \ac_block:btp_addr_array[0][5].ACLR
rst_n => \ac_block:btp_addr_array[0][6].ACLR
rst_n => \ac_block:btp_addr_array[0][7].ACLR
rst_n => \ac_block:btp_addr_array[0][8].ACLR
rst_n => \ac_block:btp_addr_array[0][9].ACLR
rst_n => \ac_block:btp_addr_array[0][10].ACLR
rst_n => sig_addr_cmd[0].rst_n.ACLR
rst_n => sig_addr_cmd[0].odt[0].ACLR
rst_n => sig_addr_cmd[0].odt[1].ACLR
rst_n => sig_addr_cmd[0].odt[2].ACLR
rst_n => sig_addr_cmd[0].odt[3].ACLR
rst_n => sig_addr_cmd[0].odt[4].ACLR
rst_n => sig_addr_cmd[0].odt[5].ACLR
rst_n => sig_addr_cmd[0].odt[6].ACLR
rst_n => sig_addr_cmd[0].odt[7].ACLR
rst_n => sig_addr_cmd[0].odt[8].ACLR
rst_n => sig_addr_cmd[0].odt[9].ACLR
rst_n => sig_addr_cmd[0].odt[10].ACLR
rst_n => sig_addr_cmd[0].odt[11].ACLR
rst_n => sig_addr_cmd[0].odt[12].ACLR
rst_n => sig_addr_cmd[0].odt[13].ACLR
rst_n => sig_addr_cmd[0].odt[14].ACLR
rst_n => sig_addr_cmd[0].odt[15].ACLR
rst_n => sig_addr_cmd[0].cs_n[0].PRESET
rst_n => sig_addr_cmd[0].cs_n[1].ACLR
rst_n => sig_addr_cmd[0].cs_n[2].ACLR
rst_n => sig_addr_cmd[0].cs_n[3].ACLR
rst_n => sig_addr_cmd[0].cs_n[4].ACLR
rst_n => sig_addr_cmd[0].cs_n[5].ACLR
rst_n => sig_addr_cmd[0].cs_n[6].ACLR
rst_n => sig_addr_cmd[0].cs_n[7].ACLR
rst_n => sig_addr_cmd[0].cs_n[8].ACLR
rst_n => sig_addr_cmd[0].cs_n[9].ACLR
rst_n => sig_addr_cmd[0].cs_n[10].ACLR
rst_n => sig_addr_cmd[0].cs_n[11].ACLR
rst_n => sig_addr_cmd[0].cs_n[12].ACLR
rst_n => sig_addr_cmd[0].cs_n[13].ACLR
rst_n => sig_addr_cmd[0].cs_n[14].ACLR
rst_n => sig_addr_cmd[0].cs_n[15].ACLR
rst_n => sig_addr_cmd[0].cke[0].ACLR
rst_n => sig_addr_cmd[0].cke[1].ACLR
rst_n => sig_addr_cmd[0].cke[2].ACLR
rst_n => sig_addr_cmd[0].cke[3].ACLR
rst_n => sig_addr_cmd[0].cke[4].ACLR
rst_n => sig_addr_cmd[0].cke[5].ACLR
rst_n => sig_addr_cmd[0].cke[6].ACLR
rst_n => sig_addr_cmd[0].cke[7].ACLR
rst_n => sig_addr_cmd[0].cke[8].ACLR
rst_n => sig_addr_cmd[0].cke[9].ACLR
rst_n => sig_addr_cmd[0].cke[10].ACLR
rst_n => sig_addr_cmd[0].cke[11].ACLR
rst_n => sig_addr_cmd[0].cke[12].ACLR
rst_n => sig_addr_cmd[0].cke[13].ACLR
rst_n => sig_addr_cmd[0].cke[14].ACLR
rst_n => sig_addr_cmd[0].cke[15].ACLR
rst_n => sig_addr_cmd[0].we_n.ACLR
rst_n => sig_addr_cmd[0].ras_n.ACLR
rst_n => sig_addr_cmd[0].cas_n.ACLR
rst_n => sig_addr_cmd[0].ba[0].ACLR
rst_n => sig_addr_cmd[0].ba[1].ACLR
rst_n => sig_addr_cmd[0].ba[2].ACLR
rst_n => sig_addr_cmd[0].addr[0].ACLR
rst_n => sig_addr_cmd[0].addr[1].ACLR
rst_n => sig_addr_cmd[0].addr[2].ACLR
rst_n => sig_addr_cmd[0].addr[3].ACLR
rst_n => sig_addr_cmd[0].addr[4].ACLR
rst_n => sig_addr_cmd[0].addr[5].ACLR
rst_n => sig_addr_cmd[0].addr[6].ACLR
rst_n => sig_addr_cmd[0].addr[7].ACLR
rst_n => sig_addr_cmd[0].addr[8].ACLR
rst_n => sig_addr_cmd[0].addr[9].ACLR
rst_n => sig_addr_cmd[0].addr[10].ACLR
rst_n => sig_addr_cmd[0].addr[11].ACLR
rst_n => sig_addr_cmd[0].addr[12].ACLR
rst_n => sig_addr_cmd[0].addr[13].ACLR
rst_n => sig_addr_cmd[0].addr[14].ACLR
rst_n => \ac_block:sig_doing_rd_count.ACLR
rst_n => \ac_block:sig_count[0].ACLR
rst_n => \ac_block:sig_count[1].ACLR
rst_n => \ac_block:sig_count[2].ACLR
rst_n => \ac_block:sig_count[3].ACLR
rst_n => \ac_block:sig_count[4].ACLR
rst_n => \ac_block:sig_count[5].ACLR
rst_n => \ac_block:sig_count[6].ACLR
rst_n => \ac_block:sig_count[7].ACLR
rst_n => \rsc_block:sig_iram_idle.ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[0].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[1].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[2].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[3].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[4].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[5].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[6].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[7].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[8].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[9].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[10].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[11].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[12].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[13].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[14].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[15].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[16].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[17].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[18].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[19].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[20].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[21].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[22].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[23].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[24].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[25].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[26].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[27].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[28].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[29].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[30].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[31].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_bitnum[0].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_bitnum[1].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_bitnum[2].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_bitnum[3].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_bitnum[4].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[0].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[1].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[2].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[3].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[4].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[5].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[6].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[7].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[8].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_write.ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_done.ACLR
rst_n => dgrb_ctrl.command_err~reg0.ACLR
rst_n => dgrb_ctrl.command_result[0]~reg0.ACLR
rst_n => dgrb_ctrl.command_result[1]~reg0.ACLR
rst_n => dgrb_ctrl.command_result[2]~reg0.ACLR
rst_n => dgrb_ctrl.command_result[3]~reg0.ACLR
rst_n => dgrb_ctrl.command_result[4]~reg0.ACLR
rst_n => dgrb_ctrl.command_result[5]~reg0.ACLR
rst_n => dgrb_ctrl.command_result[6]~reg0.ACLR
rst_n => dgrb_ctrl.command_result[7]~reg0.ACLR
rst_n => dgrb_ctrl.command_done~reg0.ACLR
rst_n => dgrb_ctrl.command_ack~reg0.ACLR
rst_n => seq_pll_start_reconfig~reg0.ACLR
rst_n => seq_pll_select[0]~reg0.ACLR
rst_n => seq_pll_select[1]~reg0.ACLR
rst_n => seq_pll_select[2]~reg0.ACLR
rst_n => seq_pll_inc_dec_n~reg0.ACLR
rst_n => dgrb_ac_access_req~reg0.ACLR
rst_n => \ac_block:sig_burst_count[0].ACLR
rst_n => \ac_block:sig_burst_count[1].ACLR
rst_n => \ac_block:sig_setup[0].PRESET
rst_n => \ac_block:sig_setup[1].PRESET
rst_n => \ac_block:sig_setup[2].PRESET
rst_n => \ac_block:sig_setup[3].PRESET
rst_n => \ac_block:sig_setup[4].PRESET
rst_n => sig_dimm_driving_dq.PRESET
rst_n => dgrb_ctrl_ac_nt_good~reg0.PRESET
rst_n => \dgrb_main_block:sig_wd_lat[0].ACLR
rst_n => \dgrb_main_block:sig_wd_lat[1].ACLR
rst_n => \dgrb_main_block:sig_wd_lat[2].ACLR
rst_n => \dgrb_main_block:sig_wd_lat[3].ACLR
rst_n => \dgrb_main_block:sig_wd_lat[4].ACLR
rst_n => sig_cmd_result[0].ACLR
rst_n => sig_cmd_result[1].ACLR
rst_n => sig_cmd_result[2].ACLR
rst_n => sig_cmd_result[3].ACLR
rst_n => sig_cmd_result[4].ACLR
rst_n => sig_cmd_result[5].ACLR
rst_n => sig_cmd_result[6].ACLR
rst_n => sig_cmd_result[7].ACLR
rst_n => sig_cmd_err.ACLR
rst_n => \dgrb_main_block:sig_count[0].ACLR
rst_n => \dgrb_main_block:sig_count[1].ACLR
rst_n => \dgrb_main_block:sig_count[2].ACLR
rst_n => \dgrb_main_block:sig_count[3].ACLR
rst_n => \dgrb_main_block:sig_count[4].ACLR
rst_n => \dgrb_main_block:sig_count[5].ACLR
rst_n => \dgrb_main_block:sig_count[6].ACLR
rst_n => \dgrb_main_block:sig_count[7].ACLR
rst_n => seq_rdata_valid_lat_dec~reg0.ACLR
rst_n => seq_rdata_valid_lat_inc~reg0.ACLR
rst_n => wd_lat[0]~reg0.PRESET
rst_n => wd_lat[1]~reg0.ACLR
rst_n => wd_lat[2]~reg0.PRESET
rst_n => wd_lat[3]~reg0.ACLR
rst_n => wd_lat[4]~reg0.ACLR
rst_n => rd_lat[0]~reg0.ACLR
rst_n => rd_lat[1]~reg0.ACLR
rst_n => rd_lat[2]~reg0.PRESET
rst_n => rd_lat[3]~reg0.ACLR
rst_n => rd_lat[4]~reg0.PRESET
rst_n => \poa_block:sig_poa_state.ACLR
rst_n => seq_poa_lat_inc_1x[0]~reg0.ACLR
rst_n => seq_poa_lat_inc_1x[1]~reg0.ACLR
rst_n => seq_poa_lat_dec_1x[0]~reg0.ACLR
rst_n => seq_poa_lat_dec_1x[1]~reg0.ACLR
rst_n => sig_poa_ack.ACLR
rst_n => dgrb_wdp_ovride~reg0.ACLR
rst_n => seq_oct_value~reg0.ACLR
rst_n => seq_mmc_start~reg0.ACLR
rst_n => \trk_block:mimic_sample_req:seq_mmc_start_r[0].ACLR
rst_n => \trk_block:mimic_sample_req:seq_mmc_start_r[1].ACLR
rst_n => \trk_block:mimic_sample_req:seq_mmc_start_r[2].ACLR
rst_n => codvw_grt_one_dvw.ACLR
rst_n => cal_codvw_size[0].ACLR
rst_n => cal_codvw_size[1].ACLR
rst_n => cal_codvw_size[2].ACLR
rst_n => cal_codvw_size[3].ACLR
rst_n => cal_codvw_size[4].ACLR
rst_n => cal_codvw_size[5].ACLR
rst_n => cal_codvw_size[6].ACLR
rst_n => cal_codvw_size[7].ACLR
rst_n => cal_codvw_phase[0].ACLR
rst_n => cal_codvw_phase[1].ACLR
rst_n => cal_codvw_phase[2].ACLR
rst_n => cal_codvw_phase[3].ACLR
rst_n => cal_codvw_phase[4].ACLR
rst_n => cal_codvw_phase[5].ACLR
rst_n => cal_codvw_phase[6].ACLR
rst_n => cal_codvw_phase[7].ACLR
rst_n => sig_rsc_ac_access_req.ACLR
rst_n => \rsc_block:sig_rewind_direction.ACLR
rst_n => sig_rsc_pll_inc_dec_n.PRESET
rst_n => sig_rsc_pll_start_reconfig.ACLR
rst_n => sig_rsc_cdvw_calc.ACLR
rst_n => sig_rsc_cdvw_shift_in.ACLR
rst_n => sig_rsc_cdvw_phase.ACLR
rst_n => sig_rsc_result[0].ACLR
rst_n => sig_rsc_result[1].ACLR
rst_n => sig_rsc_result[2].ACLR
rst_n => sig_rsc_result[3].ACLR
rst_n => sig_rsc_result[4].ACLR
rst_n => sig_rsc_result[5].ACLR
rst_n => sig_rsc_result[6].ACLR
rst_n => sig_rsc_result[7].ACLR
rst_n => sig_rsc_err.ACLR
rst_n => sig_rsc_ack.ACLR
rst_n => \rsc_block:sig_test_dq_expired.ACLR
rst_n => \rsc_block:sig_count[0].ACLR
rst_n => \rsc_block:sig_count[1].ACLR
rst_n => \rsc_block:sig_count[2].ACLR
rst_n => \rsc_block:sig_count[3].ACLR
rst_n => \rsc_block:sig_count[4].ACLR
rst_n => \rsc_block:sig_count[5].ACLR
rst_n => \rsc_block:sig_count[6].ACLR
rst_n => \rsc_block:sig_count[7].ACLR
rst_n => \rsc_block:sig_num_phase_shifts[0].PRESET
rst_n => \rsc_block:sig_num_phase_shifts[1].PRESET
rst_n => \rsc_block:sig_num_phase_shifts[2].PRESET
rst_n => \rsc_block:sig_num_phase_shifts[3].PRESET
rst_n => \rsc_block:sig_num_phase_shifts[4].PRESET
rst_n => \rsc_block:sig_num_phase_shifts[5].PRESET
rst_n => sig_dq_pin_ctr[0].ACLR
rst_n => sig_dq_pin_ctr[1].ACLR
rst_n => sig_dq_pin_ctr[2].ACLR
rst_n => sig_dq_pin_ctr[3].ACLR
rst_n => \rsc_block:rsc_proc:v_phase_works.ACLR
rst_n => codvw_trk_shift[0].ACLR
rst_n => codvw_trk_shift[1].ACLR
rst_n => codvw_trk_shift[2].ACLR
rst_n => codvw_trk_shift[3].ACLR
rst_n => codvw_trk_shift[4].ACLR
rst_n => codvw_trk_shift[5].ACLR
rst_n => codvw_trk_shift[6].ACLR
rst_n => codvw_trk_shift[7].ACLR
rst_n => codvw_trk_shift[8].ACLR
rst_n => codvw_trk_shift[9].ACLR
rst_n => codvw_trk_shift[10].ACLR
rst_n => codvw_trk_shift[11].ACLR
rst_n => ctrl_dgrb_r.command_req.ACLR
rst_n => ctrl_dgrb_r.command_op.mtp_almt.ACLR
rst_n => ctrl_dgrb_r.command_op.single_bit.ACLR
rst_n => ctrl_dgrb_r.command_op.current_cs[0].ACLR
rst_n => cal_byte_lanes[0].ACLR
rst_n => cal_byte_lanes[1].ACLR
rst_n => single_bit_cal.ACLR
rst_n => current_mtp_almt.ACLR
rst_n => current_cs.ACLR
rst_n => sig_phs_shft_end.ACLR
rst_n => sig_phs_shft_start.ACLR
rst_n => \phs_shft_busy_reg:phs_shft_busy_3r.ACLR
rst_n => \phs_shft_busy_reg:phs_shft_busy_2r.ACLR
rst_n => \phs_shft_busy_reg:phs_shft_busy_1r.ACLR
rst_n => sig_phs_shft_busy_1t.ACLR
rst_n => sig_phs_shft_busy.ACLR
rst_n => \cdvw_block:sig_cdvw_calc_1t.ACLR
rst_n => sig_cdvw_state.windows_seen[0].ACLR
rst_n => sig_cdvw_state.windows_seen[1].ACLR
rst_n => sig_cdvw_state.windows_seen[2].ACLR
rst_n => sig_cdvw_state.windows_seen[3].ACLR
rst_n => sig_cdvw_state.windows_seen[4].ACLR
rst_n => sig_cdvw_state.found_a_good_edge.ACLR
rst_n => sig_cdvw_state.multiple_eq_windows.ACLR
rst_n => sig_cdvw_state.first_cycle.ACLR
rst_n => sig_cdvw_state.invalid_phase_seen.ACLR
rst_n => sig_cdvw_state.valid_phase_seen.ACLR
rst_n => sig_cdvw_state.last_bit_value.PRESET
rst_n => sig_cdvw_state.window_centre_update.PRESET
rst_n => sig_cdvw_state.current_bit[0].ACLR
rst_n => sig_cdvw_state.current_bit[1].ACLR
rst_n => sig_cdvw_state.current_bit[2].ACLR
rst_n => sig_cdvw_state.current_bit[3].ACLR
rst_n => sig_cdvw_state.current_bit[4].ACLR
rst_n => sig_cdvw_state.current_bit[5].ACLR
rst_n => sig_cdvw_state.largest_window_centre[0].ACLR
rst_n => sig_cdvw_state.largest_window_centre[1].ACLR
rst_n => sig_cdvw_state.largest_window_centre[2].ACLR
rst_n => sig_cdvw_state.largest_window_centre[3].ACLR
rst_n => sig_cdvw_state.largest_window_centre[4].ACLR
rst_n => sig_cdvw_state.largest_window_centre[5].ACLR
rst_n => sig_cdvw_state.largest_window_size[0].ACLR
rst_n => sig_cdvw_state.largest_window_size[1].ACLR
rst_n => sig_cdvw_state.largest_window_size[2].ACLR
rst_n => sig_cdvw_state.largest_window_size[3].ACLR
rst_n => sig_cdvw_state.largest_window_size[4].ACLR
rst_n => sig_cdvw_state.largest_window_size[5].ACLR
rst_n => sig_cdvw_state.current_window_centre[0].ACLR
rst_n => sig_cdvw_state.current_window_centre[1].ACLR
rst_n => sig_cdvw_state.current_window_centre[2].ACLR
rst_n => sig_cdvw_state.current_window_centre[3].ACLR
rst_n => sig_cdvw_state.current_window_centre[4].ACLR
rst_n => sig_cdvw_state.current_window_centre[5].ACLR
rst_n => sig_cdvw_state.current_window_size[0].ACLR
rst_n => sig_cdvw_state.current_window_size[1].ACLR
rst_n => sig_cdvw_state.current_window_size[2].ACLR
rst_n => sig_cdvw_state.current_window_size[3].ACLR
rst_n => sig_cdvw_state.current_window_size[4].ACLR
rst_n => sig_cdvw_state.current_window_size[5].ACLR
rst_n => sig_cdvw_state.first_good_edge[0].ACLR
rst_n => sig_cdvw_state.first_good_edge[1].ACLR
rst_n => sig_cdvw_state.first_good_edge[2].ACLR
rst_n => sig_cdvw_state.first_good_edge[3].ACLR
rst_n => sig_cdvw_state.first_good_edge[4].ACLR
rst_n => sig_cdvw_state.first_good_edge[5].ACLR
rst_n => sig_cdvw_state.working_window[0].PRESET
rst_n => sig_cdvw_state.working_window[1].PRESET
rst_n => sig_cdvw_state.working_window[2].PRESET
rst_n => sig_cdvw_state.working_window[3].PRESET
rst_n => sig_cdvw_state.working_window[4].PRESET
rst_n => sig_cdvw_state.working_window[5].PRESET
rst_n => sig_cdvw_state.working_window[6].PRESET
rst_n => sig_cdvw_state.working_window[7].PRESET
rst_n => sig_cdvw_state.working_window[8].PRESET
rst_n => sig_cdvw_state.working_window[9].PRESET
rst_n => sig_cdvw_state.working_window[10].PRESET
rst_n => sig_cdvw_state.working_window[11].PRESET
rst_n => sig_cdvw_state.working_window[12].PRESET
rst_n => sig_cdvw_state.working_window[13].PRESET
rst_n => sig_cdvw_state.working_window[14].PRESET
rst_n => sig_cdvw_state.working_window[15].PRESET
rst_n => sig_cdvw_state.working_window[16].PRESET
rst_n => sig_cdvw_state.working_window[17].PRESET
rst_n => sig_cdvw_state.working_window[18].PRESET
rst_n => sig_cdvw_state.working_window[19].PRESET
rst_n => sig_cdvw_state.working_window[20].PRESET
rst_n => sig_cdvw_state.working_window[21].PRESET
rst_n => sig_cdvw_state.working_window[22].PRESET
rst_n => sig_cdvw_state.working_window[23].PRESET
rst_n => sig_cdvw_state.working_window[24].PRESET
rst_n => sig_cdvw_state.working_window[25].PRESET
rst_n => sig_cdvw_state.working_window[26].PRESET
rst_n => sig_cdvw_state.working_window[27].PRESET
rst_n => sig_cdvw_state.working_window[28].PRESET
rst_n => sig_cdvw_state.working_window[29].PRESET
rst_n => sig_cdvw_state.working_window[30].PRESET
rst_n => sig_cdvw_state.working_window[31].PRESET
rst_n => sig_cdvw_state.working_window[32].PRESET
rst_n => sig_cdvw_state.working_window[33].PRESET
rst_n => sig_cdvw_state.working_window[34].PRESET
rst_n => sig_cdvw_state.working_window[35].PRESET
rst_n => sig_cdvw_state.working_window[36].PRESET
rst_n => sig_cdvw_state.working_window[37].PRESET
rst_n => sig_cdvw_state.working_window[38].PRESET
rst_n => sig_cdvw_state.working_window[39].PRESET
rst_n => sig_cdvw_state.working_window[40].PRESET
rst_n => sig_cdvw_state.working_window[41].PRESET
rst_n => sig_cdvw_state.working_window[42].PRESET
rst_n => sig_cdvw_state.working_window[43].PRESET
rst_n => sig_cdvw_state.working_window[44].PRESET
rst_n => sig_cdvw_state.working_window[45].PRESET
rst_n => sig_cdvw_state.working_window[46].PRESET
rst_n => sig_cdvw_state.working_window[47].PRESET
rst_n => sig_cdvw_state.working_window[48].PRESET
rst_n => sig_cdvw_state.working_window[49].PRESET
rst_n => sig_cdvw_state.working_window[50].PRESET
rst_n => sig_cdvw_state.working_window[51].PRESET
rst_n => sig_cdvw_state.working_window[52].PRESET
rst_n => sig_cdvw_state.working_window[53].PRESET
rst_n => sig_cdvw_state.working_window[54].PRESET
rst_n => sig_cdvw_state.working_window[55].PRESET
rst_n => sig_cdvw_state.working_window[56].PRESET
rst_n => sig_cdvw_state.working_window[57].PRESET
rst_n => sig_cdvw_state.working_window[58].PRESET
rst_n => sig_cdvw_state.working_window[59].PRESET
rst_n => sig_cdvw_state.working_window[60].PRESET
rst_n => sig_cdvw_state.working_window[61].PRESET
rst_n => sig_cdvw_state.working_window[62].PRESET
rst_n => sig_cdvw_state.working_window[63].PRESET
rst_n => \cdvw_block:cdvw_proc:v_cdvw_state.status.no_valid_phases.OUTPUTSELECT
rst_n => \cdvw_block:cdvw_proc:v_cdvw_state.status.multiple_equal_windows.OUTPUTSELECT
rst_n => \cdvw_block:cdvw_proc:v_cdvw_state.status.no_invalid_phases.OUTPUTSELECT
rst_n => \cdvw_block:cdvw_proc:v_cdvw_state.status.valid_result.OUTPUTSELECT
rst_n => \cdvw_block:cdvw_proc:v_cdvw_state.status.calculating.OUTPUTSELECT
rst_n => \rsc_block:sig_curr_byte_ln_dis.ACLR
rst_n => \rsc_block:sig_chkd_all_dq_pins.ACLR
rst_n => \tp_match_block:sig_rdata_valid_2t.ACLR
rst_n => \tp_match_block:sig_rdata_valid_1t.ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[0].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[1].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[2].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[3].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[4].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[5].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[6].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[7].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[8].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[9].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[10].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[11].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[12].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[13].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[14].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[15].ACLR
rst_n => sig_mtp_match.ACLR
rst_n => sig_poa_match.ACLR
rst_n => sig_poa_match_en.ACLR
rst_n => \trk_block:sig_mmc_seq_done_1t.ACLR
rst_n => \trk_block:sig_mmc_seq_done.ACLR
rst_n => \trk_block:mmc_seq_req_sync:v_mmc_seq_done_3r.ACLR
rst_n => \trk_block:mmc_seq_req_sync:v_mmc_seq_done_2r.ACLR
rst_n => \trk_block:mmc_seq_req_sync:v_mmc_seq_done_1r.ACLR
rst_n => sig_trk_cdvw_phase.ACLR
rst_n => sig_trk_cdvw_shift_in.ACLR
rst_n => sig_trk_ack.ACLR
rst_n => sig_trk_pll_inc_dec_n.PRESET
rst_n => sig_trk_pll_start_reconfig.ACLR
rst_n => \trk_block:sig_remaining_samples[0].ACLR
rst_n => \trk_block:sig_remaining_samples[1].ACLR
rst_n => \trk_block:sig_remaining_samples[2].ACLR
rst_n => \trk_block:sig_remaining_samples[3].ACLR
rst_n => \trk_block:sig_remaining_samples[4].ACLR
rst_n => \trk_block:sig_remaining_samples[5].ACLR
rst_n => \trk_block:sig_remaining_samples[6].ACLR
rst_n => \trk_block:sig_remaining_samples[7].ACLR
rst_n => sig_trk_cdvw_calc.ACLR
rst_n => \trk_block:sig_large_drift_seen.ACLR
rst_n => \trk_block:sig_mimic_cdv[0].ACLR
rst_n => \trk_block:sig_mimic_cdv[1].ACLR
rst_n => \trk_block:sig_mimic_cdv[2].ACLR
rst_n => \trk_block:sig_mimic_cdv[3].ACLR
rst_n => \trk_block:sig_mimic_cdv[4].ACLR
rst_n => \trk_block:sig_mimic_cdv[5].ACLR
rst_n => \trk_block:sig_mimic_cdv[6].ACLR
rst_n => \trk_block:sig_mimic_cdv_found.ACLR
rst_n => \trk_block:sig_mimic_delta[0].ACLR
rst_n => \trk_block:sig_mimic_delta[1].ACLR
rst_n => \trk_block:sig_mimic_delta[2].ACLR
rst_n => \trk_block:sig_mimic_delta[3].ACLR
rst_n => \trk_block:sig_mimic_delta[4].ACLR
rst_n => \trk_block:sig_mimic_delta[5].ACLR
rst_n => \trk_block:sig_mimic_delta[6].PRESET
rst_n => \trk_block:sig_mimic_delta[7].PRESET
rst_n => \trk_block:sig_rsc_drift[0].PRESET
rst_n => \trk_block:sig_rsc_drift[1].ACLR
rst_n => \trk_block:sig_rsc_drift[2].ACLR
rst_n => \trk_block:sig_rsc_drift[3].ACLR
rst_n => \trk_block:sig_rsc_drift[4].ACLR
rst_n => \trk_block:sig_rsc_drift[5].ACLR
rst_n => \trk_block:sig_rsc_drift[6].ACLR
rst_n => \trk_block:sig_rsc_drift[7].PRESET
rst_n => \trk_block:sig_req_rsc_shift[0].PRESET
rst_n => \trk_block:sig_req_rsc_shift[1].ACLR
rst_n => \trk_block:sig_req_rsc_shift[2].ACLR
rst_n => \trk_block:sig_req_rsc_shift[3].ACLR
rst_n => \trk_block:sig_req_rsc_shift[4].ACLR
rst_n => \trk_block:sig_req_rsc_shift[5].ACLR
rst_n => \trk_block:sig_req_rsc_shift[6].ACLR
rst_n => \trk_block:sig_req_rsc_shift[7].PRESET
rst_n => sig_trk_pll_select[0].ACLR
rst_n => sig_trk_pll_select[1].ACLR
rst_n => sig_trk_pll_select[2].ACLR
rst_n => \trk_block:sig_mmc_start.ACLR
rst_n => sig_trk_err.ACLR
rst_n => sig_trk_result[0].ACLR
rst_n => sig_trk_result[1].ACLR
rst_n => sig_trk_result[2].ACLR
rst_n => sig_trk_result[3].ACLR
rst_n => sig_trk_result[4].ACLR
rst_n => sig_trk_result[5].ACLR
rst_n => sig_trk_result[6].ACLR
rst_n => sig_trk_result[7].ACLR
rst_n => \ac_block:sig_addr_cmd_last_state~3.DATAIN
rst_n => \ac_block:sig_addr_cmd_state~3.DATAIN
rst_n => \trk_block:sig_trk_last_state~3.DATAIN
rst_n => \trk_block:sig_trk_state~3.DATAIN
rst_n => \rsc_block:sig_rsc_last_state~3.DATAIN
rst_n => \rsc_block:sig_rsc_state~3.DATAIN
rst_n => sig_cdvw_state.status~3.DATAIN
rst_n => sig_rsc_req~3.DATAIN
rst_n => sig_ac_req~9.DATAIN
rst_n => sig_dgrb_last_state~3.DATAIN
rst_n => sig_dgrb_state~16.DATAIN
rst_n => ctrl_dgrb_r.command~3.DATAIN
rst_n => \trk_block:mmc_seq_value_r.ENA
ctrl_dgrb.command_req => ctrl_dgrb_r.command_req.DATAIN
ctrl_dgrb.command_op.mtp_almt => ctrl_dgrb_r.command_op.mtp_almt.DATAIN
ctrl_dgrb.command_op.single_bit => ctrl_dgrb_r.command_op.single_bit.DATAIN
ctrl_dgrb.command_op.current_cs[0] => ctrl_dgrb_r.command_op.current_cs[0].DATAIN
ctrl_dgrb.command_op.current_cs[1] => ~NO_FANOUT~
ctrl_dgrb.command_op.current_cs[2] => ~NO_FANOUT~
ctrl_dgrb.command_op.current_cs[3] => ~NO_FANOUT~
ctrl_dgrb.command.cmd_tr_due => ctrl_dgrb_r.command.cmd_tr_due.DATAIN
ctrl_dgrb.command.cmd_prep_customer_mr_setup => ctrl_dgrb_r.command.cmd_prep_customer_mr_setup.DATAIN
ctrl_dgrb.command.cmd_prep_adv_wr_lat => ctrl_dgrb_r.command.cmd_prep_adv_wr_lat.DATAIN
ctrl_dgrb.command.cmd_prep_adv_rd_lat => ctrl_dgrb_r.command.cmd_prep_adv_rd_lat.DATAIN
ctrl_dgrb.command.cmd_was => ctrl_dgrb_r.command.cmd_was.DATAIN
ctrl_dgrb.command.cmd_poa => ctrl_dgrb_r.command.cmd_poa.DATAIN
ctrl_dgrb.command.cmd_rdv => ctrl_dgrb_r.command.cmd_rdv.DATAIN
ctrl_dgrb.command.cmd_rrp_seek => ctrl_dgrb_r.command.cmd_rrp_seek.DATAIN
ctrl_dgrb.command.cmd_rrp_sweep => ctrl_dgrb_r.command.cmd_rrp_sweep.DATAIN
ctrl_dgrb.command.cmd_rrp_reset => ctrl_dgrb_r.command.cmd_rrp_reset.DATAIN
ctrl_dgrb.command.cmd_read_mtp => ctrl_dgrb_r.command.cmd_read_mtp.DATAIN
ctrl_dgrb.command.cmd_write_mtp => ctrl_dgrb_r.command.cmd_write_mtp.DATAIN
ctrl_dgrb.command.cmd_write_btp => ctrl_dgrb_r.command.cmd_write_btp.DATAIN
ctrl_dgrb.command.cmd_write_ihi => ctrl_dgrb_r.command.cmd_write_ihi.DATAIN
ctrl_dgrb.command.cmd_prog_cal_mr => ctrl_dgrb_r.command.cmd_prog_cal_mr.DATAIN
ctrl_dgrb.command.cmd_init_dram => ctrl_dgrb_r.command.cmd_init_dram.DATAIN
ctrl_dgrb.command.cmd_phy_initialise => ctrl_dgrb_r.command.cmd_phy_initialise.DATAIN
ctrl_dgrb.command.cmd_idle => ctrl_dgrb_r.command.cmd_idle.DATAIN
parameterisation_rec.tracking_period_ms[0] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[1] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[2] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[3] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[4] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[5] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[6] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[7] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[0] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[1] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[2] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[3] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[0] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[1] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[2] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[3] => ~NO_FANOUT~
parameterisation_rec.odt_enabled => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[0] => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[1] => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[2] => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[3] => ~NO_FANOUT~
parameterisation_rec.nominal_poa_phase_lead[0] => ~NO_FANOUT~
parameterisation_rec.nominal_poa_phase_lead[1] => ~NO_FANOUT~
parameterisation_rec.nominal_poa_phase_lead[2] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[0] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[1] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[2] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[3] => ~NO_FANOUT~
parameterisation_rec.nominal_dqs_delay[0] => ~NO_FANOUT~
parameterisation_rec.nominal_dqs_delay[1] => ~NO_FANOUT~
parameterisation_rec.nominal_dqs_delay[2] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[0] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[1] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[2] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[3] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[4] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[5] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[6] => ~NO_FANOUT~
phs_shft_busy => \phs_shft_busy_reg:phs_shft_busy_1r.DATAIN
pll_resync_clk_index[0] => seq_pll_select.DATAB
pll_resync_clk_index[0] => sig_trk_pll_select.DATAB
pll_resync_clk_index[1] => seq_pll_select.DATAB
pll_resync_clk_index[1] => sig_trk_pll_select.DATAB
pll_resync_clk_index[2] => seq_pll_select.DATAB
pll_resync_clk_index[2] => sig_trk_pll_select.DATAB
pll_measure_clk_index[0] => seq_pll_select.DATAA
pll_measure_clk_index[0] => sig_trk_pll_select.DATAA
pll_measure_clk_index[0] => sig_trk_pll_select.DATAA
pll_measure_clk_index[1] => seq_pll_select.DATAA
pll_measure_clk_index[1] => sig_trk_pll_select.DATAA
pll_measure_clk_index[1] => sig_trk_pll_select.DATAA
pll_measure_clk_index[2] => seq_pll_select.DATAA
pll_measure_clk_index[2] => sig_trk_pll_select.DATAA
pll_measure_clk_index[2] => sig_trk_pll_select.DATAA
iram_push_done => ~NO_FANOUT~
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_doing_rd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_doing_rd_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_dimm_driving_dq.OUTPUTSELECT
dgrb_ac_access_gnt => dgrb_state_proc.IN1
rdata_valid[0] => v_aligned.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => seq_rdata_valid_lat_dec.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => dgrb_state_proc.IN1
rdata_valid[0] => \tp_match_block:sig_rdata_valid_1t.DATAIN
rdata[0] => Equal1.IN15
rdata[0] => sig_wd_lat.DATAB
rdata[0] => Equal0.IN1
rdata[0] => Mux0.IN16
rdata[1] => Equal1.IN14
rdata[1] => sig_wd_lat.DATAB
rdata[1] => Mux0.IN15
rdata[2] => Equal1.IN13
rdata[2] => sig_wd_lat.DATAB
rdata[2] => Mux0.IN14
rdata[3] => Equal1.IN12
rdata[3] => sig_wd_lat.DATAB
rdata[3] => Mux0.IN13
rdata[4] => Equal1.IN11
rdata[4] => sig_wd_lat.DATAB
rdata[4] => Mux0.IN12
rdata[5] => Equal1.IN10
rdata[5] => Mux0.IN11
rdata[6] => Equal1.IN9
rdata[6] => Mux0.IN10
rdata[7] => Equal1.IN8
rdata[7] => Mux0.IN9
rdata[8] => Equal1.IN7
rdata[8] => Mux0.IN8
rdata[9] => Equal1.IN6
rdata[9] => Mux0.IN7
rdata[10] => Equal1.IN5
rdata[10] => Mux0.IN6
rdata[11] => Equal1.IN4
rdata[11] => Mux0.IN5
rdata[12] => Equal1.IN3
rdata[12] => Mux0.IN4
rdata[13] => Equal1.IN2
rdata[13] => Mux0.IN3
rdata[14] => Equal1.IN1
rdata[14] => Mux0.IN2
rdata[15] => Equal1.IN0
rdata[15] => Mux0.IN1
rdata[16] => Mux1.IN16
rdata[16] => Equal0.IN0
rdata[17] => Mux1.IN15
rdata[18] => Mux1.IN14
rdata[19] => Mux1.IN13
rdata[20] => Mux1.IN12
rdata[21] => Mux1.IN11
rdata[22] => Mux1.IN10
rdata[23] => Mux1.IN9
rdata[24] => Mux1.IN8
rdata[25] => Mux1.IN7
rdata[26] => Mux1.IN6
rdata[27] => Mux1.IN5
rdata[28] => Mux1.IN4
rdata[29] => Mux1.IN3
rdata[30] => Mux1.IN2
rdata[31] => Mux1.IN1
mmc_seq_done => \trk_block:mmc_seq_req_sync:v_mmc_seq_done_1r.DATAIN
mmc_seq_value => \trk_block:mmc_seq_value_r.DATAIN
ctl_cal_byte_lanes[0] => cal_byte_lanes[0].DATAIN
ctl_cal_byte_lanes[1] => cal_byte_lanes[1].DATAIN
odt_settings[0].read[0] => sig_addr_cmd[0].odt[0].DATAIN
odt_settings[0].read[1] => sig_addr_cmd[0].odt[1].DATAIN
odt_settings[0].read[2] => sig_addr_cmd[0].odt[2].DATAIN
odt_settings[0].read[3] => sig_addr_cmd[0].odt[3].DATAIN
odt_settings[0].read[4] => sig_addr_cmd[0].odt[4].DATAIN
odt_settings[0].read[5] => sig_addr_cmd[0].odt[5].DATAIN
odt_settings[0].read[6] => sig_addr_cmd[0].odt[6].DATAIN
odt_settings[0].read[7] => sig_addr_cmd[0].odt[7].DATAIN
odt_settings[0].read[8] => sig_addr_cmd[0].odt[8].DATAIN
odt_settings[0].read[9] => sig_addr_cmd[0].odt[9].DATAIN
odt_settings[0].read[10] => sig_addr_cmd[0].odt[10].DATAIN
odt_settings[0].read[11] => sig_addr_cmd[0].odt[11].DATAIN
odt_settings[0].read[12] => sig_addr_cmd[0].odt[12].DATAIN
odt_settings[0].read[13] => sig_addr_cmd[0].odt[13].DATAIN
odt_settings[0].read[14] => sig_addr_cmd[0].odt[14].DATAIN
odt_settings[0].read[15] => sig_addr_cmd[0].odt[15].DATAIN
odt_settings[0].read[16] => ~NO_FANOUT~
odt_settings[0].read[17] => ~NO_FANOUT~
odt_settings[0].read[18] => ~NO_FANOUT~
odt_settings[0].read[19] => ~NO_FANOUT~
odt_settings[0].read[20] => ~NO_FANOUT~
odt_settings[0].read[21] => ~NO_FANOUT~
odt_settings[0].read[22] => ~NO_FANOUT~
odt_settings[0].read[23] => ~NO_FANOUT~
odt_settings[0].read[24] => ~NO_FANOUT~
odt_settings[0].read[25] => ~NO_FANOUT~
odt_settings[0].read[26] => ~NO_FANOUT~
odt_settings[0].read[27] => ~NO_FANOUT~
odt_settings[0].read[28] => ~NO_FANOUT~
odt_settings[0].read[29] => ~NO_FANOUT~
odt_settings[0].read[30] => ~NO_FANOUT~
odt_settings[0].write[0] => ~NO_FANOUT~
odt_settings[0].write[1] => ~NO_FANOUT~
odt_settings[0].write[2] => ~NO_FANOUT~
odt_settings[0].write[3] => ~NO_FANOUT~
odt_settings[0].write[4] => ~NO_FANOUT~
odt_settings[0].write[5] => ~NO_FANOUT~
odt_settings[0].write[6] => ~NO_FANOUT~
odt_settings[0].write[7] => ~NO_FANOUT~
odt_settings[0].write[8] => ~NO_FANOUT~
odt_settings[0].write[9] => ~NO_FANOUT~
odt_settings[0].write[10] => ~NO_FANOUT~
odt_settings[0].write[11] => ~NO_FANOUT~
odt_settings[0].write[12] => ~NO_FANOUT~
odt_settings[0].write[13] => ~NO_FANOUT~
odt_settings[0].write[14] => ~NO_FANOUT~
odt_settings[0].write[15] => ~NO_FANOUT~
odt_settings[0].write[16] => ~NO_FANOUT~
odt_settings[0].write[17] => ~NO_FANOUT~
odt_settings[0].write[18] => ~NO_FANOUT~
odt_settings[0].write[19] => ~NO_FANOUT~
odt_settings[0].write[20] => ~NO_FANOUT~
odt_settings[0].write[21] => ~NO_FANOUT~
odt_settings[0].write[22] => ~NO_FANOUT~
odt_settings[0].write[23] => ~NO_FANOUT~
odt_settings[0].write[24] => ~NO_FANOUT~
odt_settings[0].write[25] => ~NO_FANOUT~
odt_settings[0].write[26] => ~NO_FANOUT~
odt_settings[0].write[27] => ~NO_FANOUT~
odt_settings[0].write[28] => ~NO_FANOUT~
odt_settings[0].write[29] => ~NO_FANOUT~
odt_settings[0].write[30] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb
clk => dgwb_ac_access_req~reg0.CLK
clk => dgwb_ctrl.command_err~reg0.CLK
clk => dgwb_ctrl.command_result[0]~reg0.CLK
clk => dgwb_ctrl.command_result[1]~reg0.CLK
clk => dgwb_ctrl.command_result[2]~reg0.CLK
clk => dgwb_ctrl.command_result[3]~reg0.CLK
clk => dgwb_ctrl.command_result[4]~reg0.CLK
clk => dgwb_ctrl.command_result[5]~reg0.CLK
clk => dgwb_ctrl.command_result[6]~reg0.CLK
clk => dgwb_ctrl.command_result[7]~reg0.CLK
clk => dgwb_ctrl.command_done~reg0.CLK
clk => dgwb_ctrl.command_ack~reg0.CLK
clk => access_complete.CLK
clk => sig_addr_cmd[0].rst_n.CLK
clk => sig_addr_cmd[0].odt[0].CLK
clk => sig_addr_cmd[0].odt[1].CLK
clk => sig_addr_cmd[0].odt[2].CLK
clk => sig_addr_cmd[0].odt[3].CLK
clk => sig_addr_cmd[0].odt[4].CLK
clk => sig_addr_cmd[0].odt[5].CLK
clk => sig_addr_cmd[0].odt[6].CLK
clk => sig_addr_cmd[0].odt[7].CLK
clk => sig_addr_cmd[0].odt[8].CLK
clk => sig_addr_cmd[0].odt[9].CLK
clk => sig_addr_cmd[0].odt[10].CLK
clk => sig_addr_cmd[0].odt[11].CLK
clk => sig_addr_cmd[0].odt[12].CLK
clk => sig_addr_cmd[0].odt[13].CLK
clk => sig_addr_cmd[0].odt[14].CLK
clk => sig_addr_cmd[0].odt[15].CLK
clk => sig_addr_cmd[0].cs_n[0].CLK
clk => sig_addr_cmd[0].cs_n[1].CLK
clk => sig_addr_cmd[0].cs_n[2].CLK
clk => sig_addr_cmd[0].cs_n[3].CLK
clk => sig_addr_cmd[0].cs_n[4].CLK
clk => sig_addr_cmd[0].cs_n[5].CLK
clk => sig_addr_cmd[0].cs_n[6].CLK
clk => sig_addr_cmd[0].cs_n[7].CLK
clk => sig_addr_cmd[0].cs_n[8].CLK
clk => sig_addr_cmd[0].cs_n[9].CLK
clk => sig_addr_cmd[0].cs_n[10].CLK
clk => sig_addr_cmd[0].cs_n[11].CLK
clk => sig_addr_cmd[0].cs_n[12].CLK
clk => sig_addr_cmd[0].cs_n[13].CLK
clk => sig_addr_cmd[0].cs_n[14].CLK
clk => sig_addr_cmd[0].cs_n[15].CLK
clk => sig_addr_cmd[0].cke[0].CLK
clk => sig_addr_cmd[0].cke[1].CLK
clk => sig_addr_cmd[0].cke[2].CLK
clk => sig_addr_cmd[0].cke[3].CLK
clk => sig_addr_cmd[0].cke[4].CLK
clk => sig_addr_cmd[0].cke[5].CLK
clk => sig_addr_cmd[0].cke[6].CLK
clk => sig_addr_cmd[0].cke[7].CLK
clk => sig_addr_cmd[0].cke[8].CLK
clk => sig_addr_cmd[0].cke[9].CLK
clk => sig_addr_cmd[0].cke[10].CLK
clk => sig_addr_cmd[0].cke[11].CLK
clk => sig_addr_cmd[0].cke[12].CLK
clk => sig_addr_cmd[0].cke[13].CLK
clk => sig_addr_cmd[0].cke[14].CLK
clk => sig_addr_cmd[0].cke[15].CLK
clk => sig_addr_cmd[0].we_n.CLK
clk => sig_addr_cmd[0].ras_n.CLK
clk => sig_addr_cmd[0].cas_n.CLK
clk => sig_addr_cmd[0].ba[0].CLK
clk => sig_addr_cmd[0].ba[1].CLK
clk => sig_addr_cmd[0].ba[2].CLK
clk => sig_addr_cmd[0].addr[0].CLK
clk => sig_addr_cmd[0].addr[1].CLK
clk => sig_addr_cmd[0].addr[2].CLK
clk => sig_addr_cmd[0].addr[3].CLK
clk => sig_addr_cmd[0].addr[4].CLK
clk => sig_addr_cmd[0].addr[5].CLK
clk => sig_addr_cmd[0].addr[6].CLK
clk => sig_addr_cmd[0].addr[7].CLK
clk => sig_addr_cmd[0].addr[8].CLK
clk => sig_addr_cmd[0].addr[9].CLK
clk => sig_addr_cmd[0].addr[10].CLK
clk => sig_addr_cmd[0].addr[11].CLK
clk => sig_addr_cmd[0].addr[12].CLK
clk => sig_addr_cmd[0].addr[13].CLK
clk => sig_addr_cmd[0].addr[14].CLK
clk => \ac_write_block:sig_count[0].CLK
clk => \ac_write_block:sig_count[1].CLK
clk => \ac_write_block:sig_count[2].CLK
clk => \ac_write_block:sig_count[3].CLK
clk => \ac_write_block:sig_count[4].CLK
clk => \ac_write_block:sig_count[5].CLK
clk => \ac_write_block:sig_count[6].CLK
clk => \ac_write_block:sig_count[7].CLK
clk => generate_wdata.CLK
clk => dgwb_wdata_valid[0]~reg0.CLK
clk => dgwb_wdata_valid[1]~reg0.CLK
clk => dgwb_dqs_burst[0]~reg0.CLK
clk => dgwb_dqs_burst[1]~reg0.CLK
clk => dgwb_wdata[0]~reg0.CLK
clk => dgwb_wdata[1]~reg0.CLK
clk => dgwb_wdata[2]~reg0.CLK
clk => dgwb_wdata[3]~reg0.CLK
clk => dgwb_wdata[4]~reg0.CLK
clk => dgwb_wdata[5]~reg0.CLK
clk => dgwb_wdata[6]~reg0.CLK
clk => dgwb_wdata[7]~reg0.CLK
clk => dgwb_wdata[8]~reg0.CLK
clk => dgwb_wdata[9]~reg0.CLK
clk => dgwb_wdata[10]~reg0.CLK
clk => dgwb_wdata[11]~reg0.CLK
clk => dgwb_wdata[12]~reg0.CLK
clk => dgwb_wdata[13]~reg0.CLK
clk => dgwb_wdata[14]~reg0.CLK
clk => dgwb_wdata[15]~reg0.CLK
clk => dgwb_wdata[16]~reg0.CLK
clk => dgwb_wdata[17]~reg0.CLK
clk => dgwb_wdata[18]~reg0.CLK
clk => dgwb_wdata[19]~reg0.CLK
clk => dgwb_wdata[20]~reg0.CLK
clk => dgwb_wdata[21]~reg0.CLK
clk => dgwb_wdata[22]~reg0.CLK
clk => dgwb_wdata[23]~reg0.CLK
clk => dgwb_wdata[24]~reg0.CLK
clk => dgwb_wdata[25]~reg0.CLK
clk => dgwb_wdata[26]~reg0.CLK
clk => dgwb_wdata[27]~reg0.CLK
clk => dgwb_wdata[28]~reg0.CLK
clk => dgwb_wdata[29]~reg0.CLK
clk => dgwb_wdata[30]~reg0.CLK
clk => dgwb_wdata[31]~reg0.CLK
clk => dgwb_dm[0]~reg0.CLK
clk => dgwb_dm[1]~reg0.CLK
clk => dgwb_dm[2]~reg0.CLK
clk => dgwb_dm[3]~reg0.CLK
clk => dgwb_dqs[0]~reg0.CLK
clk => dgwb_dqs[1]~reg0.CLK
clk => dgwb_wdp_ovride~reg0.CLK
clk => \master_dgwb_state_block:sig_ctrl_dgwb.command_req.CLK
clk => \master_dgwb_state_block:sig_ctrl_dgwb.command_op.current_cs[0].CLK
clk => current_cs.CLK
clk => \master_dgwb_state_block:sig_ctrl_dgwb.command~1.DATAIN
clk => sig_dgwb_last_state~1.DATAIN
clk => sig_dgwb_state~12.DATAIN
rst_n => access_complete.ACLR
rst_n => sig_addr_cmd[0].rst_n.ACLR
rst_n => sig_addr_cmd[0].odt[0].ACLR
rst_n => sig_addr_cmd[0].odt[1].ACLR
rst_n => sig_addr_cmd[0].odt[2].ACLR
rst_n => sig_addr_cmd[0].odt[3].ACLR
rst_n => sig_addr_cmd[0].odt[4].ACLR
rst_n => sig_addr_cmd[0].odt[5].ACLR
rst_n => sig_addr_cmd[0].odt[6].ACLR
rst_n => sig_addr_cmd[0].odt[7].ACLR
rst_n => sig_addr_cmd[0].odt[8].ACLR
rst_n => sig_addr_cmd[0].odt[9].ACLR
rst_n => sig_addr_cmd[0].odt[10].ACLR
rst_n => sig_addr_cmd[0].odt[11].ACLR
rst_n => sig_addr_cmd[0].odt[12].ACLR
rst_n => sig_addr_cmd[0].odt[13].ACLR
rst_n => sig_addr_cmd[0].odt[14].ACLR
rst_n => sig_addr_cmd[0].odt[15].ACLR
rst_n => sig_addr_cmd[0].cs_n[0].PRESET
rst_n => sig_addr_cmd[0].cs_n[1].ACLR
rst_n => sig_addr_cmd[0].cs_n[2].ACLR
rst_n => sig_addr_cmd[0].cs_n[3].ACLR
rst_n => sig_addr_cmd[0].cs_n[4].ACLR
rst_n => sig_addr_cmd[0].cs_n[5].ACLR
rst_n => sig_addr_cmd[0].cs_n[6].ACLR
rst_n => sig_addr_cmd[0].cs_n[7].ACLR
rst_n => sig_addr_cmd[0].cs_n[8].ACLR
rst_n => sig_addr_cmd[0].cs_n[9].ACLR
rst_n => sig_addr_cmd[0].cs_n[10].ACLR
rst_n => sig_addr_cmd[0].cs_n[11].ACLR
rst_n => sig_addr_cmd[0].cs_n[12].ACLR
rst_n => sig_addr_cmd[0].cs_n[13].ACLR
rst_n => sig_addr_cmd[0].cs_n[14].ACLR
rst_n => sig_addr_cmd[0].cs_n[15].ACLR
rst_n => sig_addr_cmd[0].cke[0].ACLR
rst_n => sig_addr_cmd[0].cke[1].ACLR
rst_n => sig_addr_cmd[0].cke[2].ACLR
rst_n => sig_addr_cmd[0].cke[3].ACLR
rst_n => sig_addr_cmd[0].cke[4].ACLR
rst_n => sig_addr_cmd[0].cke[5].ACLR
rst_n => sig_addr_cmd[0].cke[6].ACLR
rst_n => sig_addr_cmd[0].cke[7].ACLR
rst_n => sig_addr_cmd[0].cke[8].ACLR
rst_n => sig_addr_cmd[0].cke[9].ACLR
rst_n => sig_addr_cmd[0].cke[10].ACLR
rst_n => sig_addr_cmd[0].cke[11].ACLR
rst_n => sig_addr_cmd[0].cke[12].ACLR
rst_n => sig_addr_cmd[0].cke[13].ACLR
rst_n => sig_addr_cmd[0].cke[14].ACLR
rst_n => sig_addr_cmd[0].cke[15].ACLR
rst_n => sig_addr_cmd[0].we_n.ACLR
rst_n => sig_addr_cmd[0].ras_n.ACLR
rst_n => sig_addr_cmd[0].cas_n.ACLR
rst_n => sig_addr_cmd[0].ba[0].ACLR
rst_n => sig_addr_cmd[0].ba[1].ACLR
rst_n => sig_addr_cmd[0].ba[2].ACLR
rst_n => sig_addr_cmd[0].addr[0].ACLR
rst_n => sig_addr_cmd[0].addr[1].ACLR
rst_n => sig_addr_cmd[0].addr[2].ACLR
rst_n => sig_addr_cmd[0].addr[3].ACLR
rst_n => sig_addr_cmd[0].addr[4].ACLR
rst_n => sig_addr_cmd[0].addr[5].ACLR
rst_n => sig_addr_cmd[0].addr[6].ACLR
rst_n => sig_addr_cmd[0].addr[7].ACLR
rst_n => sig_addr_cmd[0].addr[8].ACLR
rst_n => sig_addr_cmd[0].addr[9].ACLR
rst_n => sig_addr_cmd[0].addr[10].ACLR
rst_n => sig_addr_cmd[0].addr[11].ACLR
rst_n => sig_addr_cmd[0].addr[12].ACLR
rst_n => sig_addr_cmd[0].addr[13].ACLR
rst_n => sig_addr_cmd[0].addr[14].ACLR
rst_n => \ac_write_block:sig_count[0].ACLR
rst_n => \ac_write_block:sig_count[1].ACLR
rst_n => \ac_write_block:sig_count[2].ACLR
rst_n => \ac_write_block:sig_count[3].ACLR
rst_n => \ac_write_block:sig_count[4].ACLR
rst_n => \ac_write_block:sig_count[5].ACLR
rst_n => \ac_write_block:sig_count[6].ACLR
rst_n => \ac_write_block:sig_count[7].ACLR
rst_n => generate_wdata.ACLR
rst_n => dgwb_wdata_valid[0]~reg0.ACLR
rst_n => dgwb_wdata_valid[1]~reg0.ACLR
rst_n => dgwb_dqs_burst[0]~reg0.ACLR
rst_n => dgwb_dqs_burst[1]~reg0.ACLR
rst_n => dgwb_wdata[0]~reg0.ACLR
rst_n => dgwb_wdata[1]~reg0.ACLR
rst_n => dgwb_wdata[2]~reg0.ACLR
rst_n => dgwb_wdata[3]~reg0.ACLR
rst_n => dgwb_wdata[4]~reg0.ACLR
rst_n => dgwb_wdata[5]~reg0.ACLR
rst_n => dgwb_wdata[6]~reg0.ACLR
rst_n => dgwb_wdata[7]~reg0.ACLR
rst_n => dgwb_wdata[8]~reg0.ACLR
rst_n => dgwb_wdata[9]~reg0.ACLR
rst_n => dgwb_wdata[10]~reg0.ACLR
rst_n => dgwb_wdata[11]~reg0.ACLR
rst_n => dgwb_wdata[12]~reg0.ACLR
rst_n => dgwb_wdata[13]~reg0.ACLR
rst_n => dgwb_wdata[14]~reg0.ACLR
rst_n => dgwb_wdata[15]~reg0.ACLR
rst_n => dgwb_wdata[16]~reg0.ACLR
rst_n => dgwb_wdata[17]~reg0.ACLR
rst_n => dgwb_wdata[18]~reg0.ACLR
rst_n => dgwb_wdata[19]~reg0.ACLR
rst_n => dgwb_wdata[20]~reg0.ACLR
rst_n => dgwb_wdata[21]~reg0.ACLR
rst_n => dgwb_wdata[22]~reg0.ACLR
rst_n => dgwb_wdata[23]~reg0.ACLR
rst_n => dgwb_wdata[24]~reg0.ACLR
rst_n => dgwb_wdata[25]~reg0.ACLR
rst_n => dgwb_wdata[26]~reg0.ACLR
rst_n => dgwb_wdata[27]~reg0.ACLR
rst_n => dgwb_wdata[28]~reg0.ACLR
rst_n => dgwb_wdata[29]~reg0.ACLR
rst_n => dgwb_wdata[30]~reg0.ACLR
rst_n => dgwb_wdata[31]~reg0.ACLR
rst_n => dgwb_dm[0]~reg0.PRESET
rst_n => dgwb_dm[1]~reg0.PRESET
rst_n => dgwb_dm[2]~reg0.PRESET
rst_n => dgwb_dm[3]~reg0.PRESET
rst_n => dgwb_dqs[0]~reg0.ACLR
rst_n => dgwb_dqs[1]~reg0.ACLR
rst_n => dgwb_wdp_ovride~reg0.ACLR
rst_n => dgwb_ac_access_req~reg0.ACLR
rst_n => dgwb_ctrl.command_err~reg0.ACLR
rst_n => dgwb_ctrl.command_result[0]~reg0.ACLR
rst_n => dgwb_ctrl.command_result[1]~reg0.ACLR
rst_n => dgwb_ctrl.command_result[2]~reg0.ACLR
rst_n => dgwb_ctrl.command_result[3]~reg0.ACLR
rst_n => dgwb_ctrl.command_result[4]~reg0.ACLR
rst_n => dgwb_ctrl.command_result[5]~reg0.ACLR
rst_n => dgwb_ctrl.command_result[6]~reg0.ACLR
rst_n => dgwb_ctrl.command_result[7]~reg0.ACLR
rst_n => dgwb_ctrl.command_done~reg0.ACLR
rst_n => dgwb_ctrl.command_ack~reg0.ACLR
rst_n => current_cs.ACLR
rst_n => \master_dgwb_state_block:sig_ctrl_dgwb.command_req.ACLR
rst_n => \master_dgwb_state_block:sig_ctrl_dgwb.command_op.current_cs[0].ACLR
rst_n => \master_dgwb_state_block:sig_ctrl_dgwb.command~3.DATAIN
rst_n => sig_dgwb_last_state~3.DATAIN
rst_n => sig_dgwb_state~14.DATAIN
parameterisation_rec.tracking_period_ms[0] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[1] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[2] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[3] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[4] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[5] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[6] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[7] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[0] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[1] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[2] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[3] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[0] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[1] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[2] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[3] => ~NO_FANOUT~
parameterisation_rec.odt_enabled => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[0] => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[1] => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[2] => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[3] => ~NO_FANOUT~
parameterisation_rec.nominal_poa_phase_lead[0] => ~NO_FANOUT~
parameterisation_rec.nominal_poa_phase_lead[1] => ~NO_FANOUT~
parameterisation_rec.nominal_poa_phase_lead[2] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[0] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[1] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[2] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[3] => ~NO_FANOUT~
parameterisation_rec.nominal_dqs_delay[0] => ~NO_FANOUT~
parameterisation_rec.nominal_dqs_delay[1] => ~NO_FANOUT~
parameterisation_rec.nominal_dqs_delay[2] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[0] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[1] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[2] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[3] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[4] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[5] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[6] => ~NO_FANOUT~
ctrl_dgwb.command_req => \master_dgwb_state_block:sig_ctrl_dgwb.command_req.DATAIN
ctrl_dgwb.command_op.mtp_almt => ~NO_FANOUT~
ctrl_dgwb.command_op.single_bit => ~NO_FANOUT~
ctrl_dgwb.command_op.current_cs[0] => \master_dgwb_state_block:sig_ctrl_dgwb.command_op.current_cs[0].DATAIN
ctrl_dgwb.command_op.current_cs[1] => ~NO_FANOUT~
ctrl_dgwb.command_op.current_cs[2] => ~NO_FANOUT~
ctrl_dgwb.command_op.current_cs[3] => ~NO_FANOUT~
ctrl_dgwb.command.cmd_tr_due => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_tr_due.DATAIN
ctrl_dgwb.command.cmd_prep_customer_mr_setup => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_customer_mr_setup.DATAIN
ctrl_dgwb.command.cmd_prep_adv_wr_lat => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_adv_wr_lat.DATAIN
ctrl_dgwb.command.cmd_prep_adv_rd_lat => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_adv_rd_lat.DATAIN
ctrl_dgwb.command.cmd_was => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_was.DATAIN
ctrl_dgwb.command.cmd_poa => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_poa.DATAIN
ctrl_dgwb.command.cmd_rdv => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rdv.DATAIN
ctrl_dgwb.command.cmd_rrp_seek => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_seek.DATAIN
ctrl_dgwb.command.cmd_rrp_sweep => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_sweep.DATAIN
ctrl_dgwb.command.cmd_rrp_reset => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_reset.DATAIN
ctrl_dgwb.command.cmd_read_mtp => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_read_mtp.DATAIN
ctrl_dgwb.command.cmd_write_mtp => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_mtp.DATAIN
ctrl_dgwb.command.cmd_write_btp => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_btp.DATAIN
ctrl_dgwb.command.cmd_write_ihi => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_ihi.DATAIN
ctrl_dgwb.command.cmd_prog_cal_mr => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prog_cal_mr.DATAIN
ctrl_dgwb.command.cmd_init_dram => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_init_dram.DATAIN
ctrl_dgwb.command.cmd_phy_initialise => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_phy_initialise.DATAIN
ctrl_dgwb.command.cmd_idle => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_idle.DATAIN
iram_push_done => ~NO_FANOUT~
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
bypassed_rdata[0] => ~NO_FANOUT~
bypassed_rdata[1] => ~NO_FANOUT~
bypassed_rdata[2] => ~NO_FANOUT~
bypassed_rdata[3] => ~NO_FANOUT~
bypassed_rdata[4] => ~NO_FANOUT~
bypassed_rdata[5] => ~NO_FANOUT~
bypassed_rdata[6] => ~NO_FANOUT~
bypassed_rdata[7] => ~NO_FANOUT~
bypassed_rdata[8] => ~NO_FANOUT~
bypassed_rdata[9] => ~NO_FANOUT~
bypassed_rdata[10] => ~NO_FANOUT~
bypassed_rdata[11] => ~NO_FANOUT~
bypassed_rdata[12] => ~NO_FANOUT~
bypassed_rdata[13] => ~NO_FANOUT~
bypassed_rdata[14] => ~NO_FANOUT~
bypassed_rdata[15] => ~NO_FANOUT~
odt_settings[0].read[0] => ~NO_FANOUT~
odt_settings[0].read[1] => ~NO_FANOUT~
odt_settings[0].read[2] => ~NO_FANOUT~
odt_settings[0].read[3] => ~NO_FANOUT~
odt_settings[0].read[4] => ~NO_FANOUT~
odt_settings[0].read[5] => ~NO_FANOUT~
odt_settings[0].read[6] => ~NO_FANOUT~
odt_settings[0].read[7] => ~NO_FANOUT~
odt_settings[0].read[8] => ~NO_FANOUT~
odt_settings[0].read[9] => ~NO_FANOUT~
odt_settings[0].read[10] => ~NO_FANOUT~
odt_settings[0].read[11] => ~NO_FANOUT~
odt_settings[0].read[12] => ~NO_FANOUT~
odt_settings[0].read[13] => ~NO_FANOUT~
odt_settings[0].read[14] => ~NO_FANOUT~
odt_settings[0].read[15] => ~NO_FANOUT~
odt_settings[0].read[16] => ~NO_FANOUT~
odt_settings[0].read[17] => ~NO_FANOUT~
odt_settings[0].read[18] => ~NO_FANOUT~
odt_settings[0].read[19] => ~NO_FANOUT~
odt_settings[0].read[20] => ~NO_FANOUT~
odt_settings[0].read[21] => ~NO_FANOUT~
odt_settings[0].read[22] => ~NO_FANOUT~
odt_settings[0].read[23] => ~NO_FANOUT~
odt_settings[0].read[24] => ~NO_FANOUT~
odt_settings[0].read[25] => ~NO_FANOUT~
odt_settings[0].read[26] => ~NO_FANOUT~
odt_settings[0].read[27] => ~NO_FANOUT~
odt_settings[0].read[28] => ~NO_FANOUT~
odt_settings[0].read[29] => ~NO_FANOUT~
odt_settings[0].read[30] => ~NO_FANOUT~
odt_settings[0].write[0] => sig_addr_cmd[0].odt[0].DATAIN
odt_settings[0].write[1] => sig_addr_cmd[0].odt[1].DATAIN
odt_settings[0].write[2] => sig_addr_cmd[0].odt[2].DATAIN
odt_settings[0].write[3] => sig_addr_cmd[0].odt[3].DATAIN
odt_settings[0].write[4] => sig_addr_cmd[0].odt[4].DATAIN
odt_settings[0].write[5] => sig_addr_cmd[0].odt[5].DATAIN
odt_settings[0].write[6] => sig_addr_cmd[0].odt[6].DATAIN
odt_settings[0].write[7] => sig_addr_cmd[0].odt[7].DATAIN
odt_settings[0].write[8] => sig_addr_cmd[0].odt[8].DATAIN
odt_settings[0].write[9] => sig_addr_cmd[0].odt[9].DATAIN
odt_settings[0].write[10] => sig_addr_cmd[0].odt[10].DATAIN
odt_settings[0].write[11] => sig_addr_cmd[0].odt[11].DATAIN
odt_settings[0].write[12] => sig_addr_cmd[0].odt[12].DATAIN
odt_settings[0].write[13] => sig_addr_cmd[0].odt[13].DATAIN
odt_settings[0].write[14] => sig_addr_cmd[0].odt[14].DATAIN
odt_settings[0].write[15] => sig_addr_cmd[0].odt[15].DATAIN
odt_settings[0].write[16] => ~NO_FANOUT~
odt_settings[0].write[17] => ~NO_FANOUT~
odt_settings[0].write[18] => ~NO_FANOUT~
odt_settings[0].write[19] => ~NO_FANOUT~
odt_settings[0].write[20] => ~NO_FANOUT~
odt_settings[0].write[21] => ~NO_FANOUT~
odt_settings[0].write[22] => ~NO_FANOUT~
odt_settings[0].write[23] => ~NO_FANOUT~
odt_settings[0].write[24] => ~NO_FANOUT~
odt_settings[0].write[25] => ~NO_FANOUT~
odt_settings[0].write[26] => ~NO_FANOUT~
odt_settings[0].write[27] => ~NO_FANOUT~
odt_settings[0].write[28] => ~NO_FANOUT~
odt_settings[0].write[29] => ~NO_FANOUT~
odt_settings[0].write[30] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl
clk => tracking_update_due.CLK
clk => tracking_ms_counter[0].CLK
clk => tracking_ms_counter[1].CLK
clk => tracking_ms_counter[2].CLK
clk => tracking_ms_counter[3].CLK
clk => tracking_ms_counter[4].CLK
clk => tracking_ms_counter[5].CLK
clk => tracking_ms_counter[6].CLK
clk => tracking_ms_counter[7].CLK
clk => milisecond_tick_gen_count[0].CLK
clk => milisecond_tick_gen_count[1].CLK
clk => milisecond_tick_gen_count[2].CLK
clk => milisecond_tick_gen_count[3].CLK
clk => milisecond_tick_gen_count[4].CLK
clk => milisecond_tick_gen_count[5].CLK
clk => milisecond_tick_gen_count[6].CLK
clk => milisecond_tick_gen_count[7].CLK
clk => milisecond_tick_gen_count[8].CLK
clk => milisecond_tick_gen_count[9].CLK
clk => milisecond_tick_gen_count[10].CLK
clk => milisecond_tick_gen_count[11].CLK
clk => milisecond_tick_gen_count[12].CLK
clk => milisecond_tick_gen_count[13].CLK
clk => milisecond_tick_gen_count[14].CLK
clk => milisecond_tick_gen_count[15].CLK
clk => milisecond_tick_gen_count[16].CLK
clk => milisecond_tick_gen_count[17].CLK
clk => mtp_err.CLK
clk => mtp_both_valid_almt.CLK
clk => mtp_no_valid_almt.CLK
clk => \mtp_almt:dvw_size_a1[0].CLK
clk => \mtp_almt:dvw_size_a1[1].CLK
clk => \mtp_almt:dvw_size_a1[2].CLK
clk => \mtp_almt:dvw_size_a1[3].CLK
clk => \mtp_almt:dvw_size_a1[4].CLK
clk => \mtp_almt:dvw_size_a1[5].CLK
clk => \mtp_almt:dvw_size_a1[6].CLK
clk => \mtp_almt:dvw_size_a1[7].CLK
clk => \mtp_almt:dvw_size_a0[0].CLK
clk => \mtp_almt:dvw_size_a0[1].CLK
clk => \mtp_almt:dvw_size_a0[2].CLK
clk => \mtp_almt:dvw_size_a0[3].CLK
clk => \mtp_almt:dvw_size_a0[4].CLK
clk => \mtp_almt:dvw_size_a0[5].CLK
clk => \mtp_almt:dvw_size_a0[6].CLK
clk => \mtp_almt:dvw_size_a0[7].CLK
clk => mtp_correct_almt.CLK
clk => ctl_init_success~reg0.CLK
clk => ctl_init_fail~reg0.CLK
clk => dis_state.CLK
clk => reissue_cmd_req.CLK
clk => ac_nt_almts_checked.CLK
clk => ac_nt[0].CLK
clk => mtp_almts_checked[0].CLK
clk => mtp_almts_checked[1].CLK
clk => cs_counter.CLK
clk => hold_state.CLK
clk => int_ctl_init_fail.CLK
clk => int_ctl_init_success.CLK
clk => ctrl_mmi.ctrl_err_code[0]~reg0.CLK
clk => ctrl_mmi.ctrl_err_code[1]~reg0.CLK
clk => ctrl_mmi.ctrl_err_code[2]~reg0.CLK
clk => ctrl_mmi.ctrl_err_code[3]~reg0.CLK
clk => ctrl_mmi.ctrl_err_code[4]~reg0.CLK
clk => ctrl_mmi.ctrl_err_code[5]~reg0.CLK
clk => ctrl_mmi.ctrl_err_code[6]~reg0.CLK
clk => ctrl_mmi.ctrl_err_code[7]~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.tracking_setup~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.prep_customer_mr_setup~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.adv_wr_lat~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.adv_rd_lat~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.was~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.poa~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.rdv~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_seek~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_sweep~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_reset~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.read_mtp~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.write_mtp~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.write_btp~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.write_ihi~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.init_dram~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.phy_initialise~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.cal~reg0.CLK
clk => ctrl_mmi.ctrl_current_stage_done~reg0.CLK
clk => ctrl_mmi.ctrl_calibration_fail~reg0.CLK
clk => ctrl_mmi.ctrl_calibration_success~reg0.CLK
clk => v_ctrl_mmi.ctrl_err_code[0].CLK
clk => v_ctrl_mmi.ctrl_err_code[1].CLK
clk => v_ctrl_mmi.ctrl_err_code[2].CLK
clk => v_ctrl_mmi.ctrl_err_code[3].CLK
clk => v_ctrl_mmi.ctrl_err_code[4].CLK
clk => v_ctrl_mmi.ctrl_err_code[5].CLK
clk => v_ctrl_mmi.ctrl_err_code[6].CLK
clk => v_ctrl_mmi.ctrl_err_code[7].CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.tracking_setup.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.prep_customer_mr_setup.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.adv_wr_lat.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.adv_rd_lat.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.was.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.poa.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rdv.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_seek.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_sweep.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_reset.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.read_mtp.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.write_mtp.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.write_btp.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.write_ihi.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.init_dram.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.phy_initialise.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.cal.CLK
clk => v_ctrl_mmi.ctrl_current_stage_done.CLK
clk => v_ctrl_mmi.ctrl_calibration_fail.CLK
clk => v_ctrl_mmi.ctrl_calibration_success.CLK
clk => timeout_counter_clear.CLK
clk => timeout_counter_enable.CLK
clk => flag_done_timeout.CLK
clk => flag_ack_timeout.CLK
clk => waiting_for_ack.CLK
clk => curr_ctrl.command_err.CLK
clk => curr_ctrl.command_result[0].CLK
clk => curr_ctrl.command_result[1].CLK
clk => curr_ctrl.command_result[2].CLK
clk => curr_ctrl.command_result[3].CLK
clk => curr_ctrl.command_result[4].CLK
clk => curr_ctrl.command_result[5].CLK
clk => curr_ctrl.command_result[6].CLK
clk => curr_ctrl.command_result[7].CLK
clk => curr_ctrl.command_done.CLK
clk => curr_ctrl.command_ack.CLK
clk => timeout_counter[0].CLK
clk => timeout_counter[1].CLK
clk => timeout_counter[2].CLK
clk => timeout_counter[3].CLK
clk => timeout_counter[4].CLK
clk => timeout_counter[5].CLK
clk => timeout_counter[6].CLK
clk => timeout_counter[7].CLK
clk => timeout_counter[8].CLK
clk => timeout_counter[9].CLK
clk => timeout_counter[10].CLK
clk => timeout_counter[11].CLK
clk => timeout_counter[12].CLK
clk => timeout_counter[13].CLK
clk => timeout_counter[14].CLK
clk => dll_lock_counter[0].CLK
clk => dll_lock_counter[1].CLK
clk => dll_lock_counter[2].CLK
clk => dll_lock_counter[3].CLK
clk => dll_lock_counter[4].CLK
clk => dll_lock_counter[5].CLK
clk => dll_lock_counter[6].CLK
clk => dll_lock_counter[7].CLK
clk => dll_lock_counter[8].CLK
clk => dll_lock_counter[9].CLK
clk => dll_lock_counter[10].CLK
clk => last_state~1.DATAIN
clk => state~4.DATAIN
clk => int_ctrl_current_stage~1.DATAIN
clk => int_ctrl_prev_stage~1.DATAIN
clk => ctrl_mmi.ctrl_current_active_block~1.DATAIN
clk => ctrl_mmi.ctrl_current_stage~1.DATAIN
clk => ctrl_mmi.master_state_r~1.DATAIN
clk => v_ctrl_mmi.ctrl_current_active_block~1.DATAIN
clk => v_ctrl_mmi.ctrl_current_stage~1.DATAIN
clk => v_ctrl_mmi.master_state_r~1.DATAIN
clk => curr_cmd~1.DATAIN
rst_n => ctrl_mmi.ctrl_err_code[0]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_err_code[1]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_err_code[2]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_err_code[3]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_err_code[4]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_err_code[5]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_err_code[6]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_err_code[7]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.tracking_setup~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.prep_customer_mr_setup~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.adv_wr_lat~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.adv_rd_lat~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.was~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.poa~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.rdv~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_seek~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_sweep~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_reset~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.read_mtp~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.write_mtp~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.write_btp~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.write_ihi~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.init_dram~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.phy_initialise~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.cal~reg0.ACLR
rst_n => ctrl_mmi.ctrl_current_stage_done~reg0.ACLR
rst_n => ctrl_mmi.ctrl_calibration_fail~reg0.ACLR
rst_n => ctrl_mmi.ctrl_calibration_success~reg0.ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[0].ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[1].ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[2].ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[3].ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[4].ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[5].ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[6].ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[7].ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.tracking_setup.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.prep_customer_mr_setup.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.adv_wr_lat.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.adv_rd_lat.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.was.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.poa.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rdv.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_seek.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_sweep.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_reset.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.read_mtp.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.write_mtp.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.write_btp.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.write_ihi.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.init_dram.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.phy_initialise.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.cal.ACLR
rst_n => v_ctrl_mmi.ctrl_current_stage_done.ACLR
rst_n => v_ctrl_mmi.ctrl_calibration_fail.ACLR
rst_n => v_ctrl_mmi.ctrl_calibration_success.ACLR
rst_n => dis_state.ACLR
rst_n => reissue_cmd_req.ACLR
rst_n => ac_nt_almts_checked.ACLR
rst_n => ac_nt[0].PRESET
rst_n => mtp_almts_checked[0].ACLR
rst_n => mtp_almts_checked[1].ACLR
rst_n => cs_counter.ACLR
rst_n => hold_state.ACLR
rst_n => int_ctl_init_fail.ACLR
rst_n => int_ctl_init_success.ACLR
rst_n => ctl_init_success~reg0.ACLR
rst_n => ctl_init_fail~reg0.ACLR
rst_n => dll_lock_counter[0].PRESET
rst_n => dll_lock_counter[1].PRESET
rst_n => dll_lock_counter[2].PRESET
rst_n => dll_lock_counter[3].PRESET
rst_n => dll_lock_counter[4].PRESET
rst_n => dll_lock_counter[5].PRESET
rst_n => dll_lock_counter[6].PRESET
rst_n => dll_lock_counter[7].PRESET
rst_n => dll_lock_counter[8].ACLR
rst_n => dll_lock_counter[9].ACLR
rst_n => dll_lock_counter[10].PRESET
rst_n => timeout_counter[0].PRESET
rst_n => timeout_counter[1].PRESET
rst_n => timeout_counter[2].PRESET
rst_n => timeout_counter[3].PRESET
rst_n => timeout_counter[4].PRESET
rst_n => timeout_counter[5].PRESET
rst_n => timeout_counter[6].PRESET
rst_n => timeout_counter[7].PRESET
rst_n => timeout_counter[8].PRESET
rst_n => timeout_counter[9].PRESET
rst_n => timeout_counter[10].PRESET
rst_n => timeout_counter[11].PRESET
rst_n => timeout_counter[12].PRESET
rst_n => timeout_counter[13].PRESET
rst_n => timeout_counter[14].PRESET
rst_n => curr_ctrl.command_err.ACLR
rst_n => curr_ctrl.command_result[0].ACLR
rst_n => curr_ctrl.command_result[1].ACLR
rst_n => curr_ctrl.command_result[2].ACLR
rst_n => curr_ctrl.command_result[3].ACLR
rst_n => curr_ctrl.command_result[4].ACLR
rst_n => curr_ctrl.command_result[5].ACLR
rst_n => curr_ctrl.command_result[6].ACLR
rst_n => curr_ctrl.command_result[7].ACLR
rst_n => curr_ctrl.command_done.ACLR
rst_n => curr_ctrl.command_ack.ACLR
rst_n => waiting_for_ack.ACLR
rst_n => flag_done_timeout.ACLR
rst_n => flag_ack_timeout.ACLR
rst_n => timeout_counter_clear.ACLR
rst_n => timeout_counter_enable.ACLR
rst_n => mtp_err.ACLR
rst_n => mtp_both_valid_almt.ACLR
rst_n => mtp_no_valid_almt.ACLR
rst_n => \mtp_almt:dvw_size_a1[0].ACLR
rst_n => \mtp_almt:dvw_size_a1[1].ACLR
rst_n => \mtp_almt:dvw_size_a1[2].ACLR
rst_n => \mtp_almt:dvw_size_a1[3].ACLR
rst_n => \mtp_almt:dvw_size_a1[4].ACLR
rst_n => \mtp_almt:dvw_size_a1[5].ACLR
rst_n => \mtp_almt:dvw_size_a1[6].ACLR
rst_n => \mtp_almt:dvw_size_a1[7].ACLR
rst_n => \mtp_almt:dvw_size_a0[0].ACLR
rst_n => \mtp_almt:dvw_size_a0[1].ACLR
rst_n => \mtp_almt:dvw_size_a0[2].ACLR
rst_n => \mtp_almt:dvw_size_a0[3].ACLR
rst_n => \mtp_almt:dvw_size_a0[4].ACLR
rst_n => \mtp_almt:dvw_size_a0[5].ACLR
rst_n => \mtp_almt:dvw_size_a0[6].ACLR
rst_n => \mtp_almt:dvw_size_a0[7].ACLR
rst_n => mtp_correct_almt.ACLR
rst_n => tracking_update_due.ACLR
rst_n => tracking_ms_counter[0].ACLR
rst_n => tracking_ms_counter[1].ACLR
rst_n => tracking_ms_counter[2].ACLR
rst_n => tracking_ms_counter[3].ACLR
rst_n => tracking_ms_counter[4].ACLR
rst_n => tracking_ms_counter[5].ACLR
rst_n => tracking_ms_counter[6].ACLR
rst_n => tracking_ms_counter[7].ACLR
rst_n => milisecond_tick_gen_count[0].PRESET
rst_n => milisecond_tick_gen_count[1].ACLR
rst_n => milisecond_tick_gen_count[2].PRESET
rst_n => milisecond_tick_gen_count[3].ACLR
rst_n => milisecond_tick_gen_count[4].PRESET
rst_n => milisecond_tick_gen_count[5].PRESET
rst_n => milisecond_tick_gen_count[6].PRESET
rst_n => milisecond_tick_gen_count[7].PRESET
rst_n => milisecond_tick_gen_count[8].ACLR
rst_n => milisecond_tick_gen_count[9].ACLR
rst_n => milisecond_tick_gen_count[10].ACLR
rst_n => milisecond_tick_gen_count[11].PRESET
rst_n => milisecond_tick_gen_count[12].PRESET
rst_n => milisecond_tick_gen_count[13].ACLR
rst_n => milisecond_tick_gen_count[14].PRESET
rst_n => milisecond_tick_gen_count[15].ACLR
rst_n => milisecond_tick_gen_count[16].ACLR
rst_n => milisecond_tick_gen_count[17].PRESET
rst_n => last_state~3.DATAIN
rst_n => state~6.DATAIN
rst_n => int_ctrl_current_stage~3.DATAIN
rst_n => int_ctrl_prev_stage~3.DATAIN
rst_n => ctrl_mmi.ctrl_current_active_block~3.DATAIN
rst_n => ctrl_mmi.ctrl_current_stage~3.DATAIN
rst_n => ctrl_mmi.master_state_r~3.DATAIN
rst_n => v_ctrl_mmi.ctrl_current_active_block~3.DATAIN
rst_n => v_ctrl_mmi.ctrl_current_stage~3.DATAIN
rst_n => v_ctrl_mmi.master_state_r~3.DATAIN
rst_n => curr_cmd~3.DATAIN
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => process_8.IN0
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
iram_status.contested_access => ~NO_FANOUT~
iram_status.out_of_mem => ~NO_FANOUT~
iram_status.init_done => process_8.IN1
iram_status.err_code[0] => ~NO_FANOUT~
iram_status.err_code[1] => ~NO_FANOUT~
iram_status.err_code[2] => ~NO_FANOUT~
iram_status.err_code[3] => ~NO_FANOUT~
iram_status.err => ~NO_FANOUT~
iram_status.done => ~NO_FANOUT~
iram_status.rdata[0] => ~NO_FANOUT~
iram_status.rdata[1] => ~NO_FANOUT~
iram_status.rdata[2] => ~NO_FANOUT~
iram_status.rdata[3] => ~NO_FANOUT~
iram_status.rdata[4] => ~NO_FANOUT~
iram_status.rdata[5] => ~NO_FANOUT~
iram_status.rdata[6] => ~NO_FANOUT~
iram_status.rdata[7] => ~NO_FANOUT~
iram_status.rdata[8] => ~NO_FANOUT~
iram_status.rdata[9] => ~NO_FANOUT~
iram_status.rdata[10] => ~NO_FANOUT~
iram_status.rdata[11] => ~NO_FANOUT~
iram_status.rdata[12] => ~NO_FANOUT~
iram_status.rdata[13] => ~NO_FANOUT~
iram_status.rdata[14] => ~NO_FANOUT~
iram_status.rdata[15] => ~NO_FANOUT~
iram_status.rdata[16] => ~NO_FANOUT~
iram_status.rdata[17] => ~NO_FANOUT~
iram_status.rdata[18] => ~NO_FANOUT~
iram_status.rdata[19] => ~NO_FANOUT~
iram_status.rdata[20] => ~NO_FANOUT~
iram_status.rdata[21] => ~NO_FANOUT~
iram_status.rdata[22] => ~NO_FANOUT~
iram_status.rdata[23] => ~NO_FANOUT~
iram_status.rdata[24] => ~NO_FANOUT~
iram_status.rdata[25] => ~NO_FANOUT~
iram_status.rdata[26] => ~NO_FANOUT~
iram_status.rdata[27] => ~NO_FANOUT~
iram_status.rdata[28] => ~NO_FANOUT~
iram_status.rdata[29] => ~NO_FANOUT~
iram_status.rdata[30] => ~NO_FANOUT~
iram_status.rdata[31] => ~NO_FANOUT~
iram_push_done => v_ctrl_mmi.OUTPUTSELECT
iram_push_done => process_10.IN0
admin_ctrl.command_err => Selector10.IN5
admin_ctrl.command_result[0] => Selector9.IN5
admin_ctrl.command_result[1] => Selector8.IN5
admin_ctrl.command_result[2] => Selector7.IN5
admin_ctrl.command_result[3] => Selector6.IN5
admin_ctrl.command_result[4] => Selector5.IN5
admin_ctrl.command_result[5] => Selector4.IN5
admin_ctrl.command_result[6] => Selector3.IN5
admin_ctrl.command_result[7] => Selector2.IN5
admin_ctrl.command_done => Selector1.IN5
admin_ctrl.command_ack => Selector0.IN5
dgrb_ctrl.command_err => Selector10.IN6
dgrb_ctrl.command_result[0] => Selector9.IN6
dgrb_ctrl.command_result[1] => Selector8.IN6
dgrb_ctrl.command_result[2] => Selector7.IN6
dgrb_ctrl.command_result[3] => Selector6.IN6
dgrb_ctrl.command_result[4] => Selector5.IN6
dgrb_ctrl.command_result[5] => Selector4.IN6
dgrb_ctrl.command_result[6] => Selector3.IN6
dgrb_ctrl.command_result[7] => Selector2.IN6
dgrb_ctrl.command_done => Selector1.IN6
dgrb_ctrl.command_ack => Selector0.IN6
dgwb_ctrl.command_err => Selector10.IN7
dgwb_ctrl.command_result[0] => Selector9.IN7
dgwb_ctrl.command_result[1] => Selector8.IN7
dgwb_ctrl.command_result[2] => Selector7.IN7
dgwb_ctrl.command_result[3] => Selector6.IN7
dgwb_ctrl.command_result[4] => Selector5.IN7
dgwb_ctrl.command_result[5] => Selector4.IN7
dgwb_ctrl.command_result[6] => Selector3.IN7
dgwb_ctrl.command_result[7] => Selector2.IN7
dgwb_ctrl.command_done => Selector1.IN7
dgwb_ctrl.command_ack => Selector0.IN7
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_period_ms[0] => tracking_ms_counter.DATAB
mmi_ctrl.tracking_period_ms[1] => tracking_ms_counter.DATAB
mmi_ctrl.tracking_period_ms[2] => tracking_ms_counter.DATAB
mmi_ctrl.tracking_period_ms[3] => tracking_ms_counter.DATAB
mmi_ctrl.tracking_period_ms[4] => tracking_ms_counter.DATAB
mmi_ctrl.tracking_period_ms[5] => tracking_ms_counter.DATAB
mmi_ctrl.tracking_period_ms[6] => tracking_ms_counter.DATAB
mmi_ctrl.tracking_period_ms[7] => tracking_ms_counter.DATAB
mmi_ctrl.calibration_start => process_8.IN1
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.hl_css.tracking_dis => Selector42.IN20
mmi_ctrl.hl_css.tracking_dis => process_10.IN1
mmi_ctrl.hl_css.prep_customer_mr_setup_dis => Selector42.IN19
mmi_ctrl.hl_css.adv_wr_lat_dis => Selector42.IN18
mmi_ctrl.hl_css.adv_rd_lat_dis => Selector42.IN17
mmi_ctrl.hl_css.was_dis => Selector42.IN16
mmi_ctrl.hl_css.poa_dis => Selector42.IN15
mmi_ctrl.hl_css.rdv_dis => Selector42.IN14
mmi_ctrl.hl_css.rrp_seek_dis => Selector42.IN13
mmi_ctrl.hl_css.rrp_sweep_dis => Selector42.IN12
mmi_ctrl.hl_css.rrp_reset_dis => Selector42.IN11
mmi_ctrl.hl_css.read_mtp_dis => Selector42.IN10
mmi_ctrl.hl_css.write_mtp_dis => Selector42.IN9
mmi_ctrl.hl_css.write_btp_dis => Selector42.IN8
mmi_ctrl.hl_css.cal_dis => Selector28.IN9
mmi_ctrl.hl_css.cal_dis => Selector42.IN7
mmi_ctrl.hl_css.cal_dis => Selector17.IN5
mmi_ctrl.hl_css.write_ihi_dis => process_10.IN1
mmi_ctrl.hl_css.write_ihi_dis => Selector42.IN6
mmi_ctrl.hl_css.write_ihi_dis => Selector43.IN6
mmi_ctrl.hl_css.write_ihi_dis => master_ctrl_op_rec.OUTPUTSELECT
mmi_ctrl.hl_css.write_ihi_dis => Selector47.IN1
mmi_ctrl.hl_css.init_dram_dis => Selector42.IN5
mmi_ctrl.hl_css.phy_initialise_dis => process_10.IN1
mmi_ctrl.hl_css.phy_initialise_dis => Selector42.IN4
ctl_cal_byte_lanes[0] => v_cs_enabled.IN0
ctl_cal_byte_lanes[1] => v_cs_enabled.IN1
dgrb_ctrl_ac_nt_good => state.OUTPUTSELECT
dgrb_ctrl_ac_nt_good => state.OUTPUTSELECT
dgrb_ctrl_ac_nt_good => ac_nt.OUTPUTSELECT
dgrb_ctrl_ac_nt_good => ac_nt_almts_checked.OUTPUTSELECT
dgrb_ctrl_ac_nt_good => mtp_almts_checked.OUTPUTSELECT
dgrb_ctrl_ac_nt_good => mtp_almts_checked.OUTPUTSELECT
dgrb_ctrl_ac_nt_good => Selector27.IN8


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe
phy_clk_1x => phy_clk_1x.IN1
reset_phy_clk_1x_n => seq_rdata_valid[0]~reg0.ACLR
reset_phy_clk_1x_n => ctl_rdata_valid[0]~reg0.ACLR
reset_phy_clk_1x_n => seq_rdata_valid_lat_inc_1t.ACLR
reset_phy_clk_1x_n => seq_rdata_valid_lat_dec_1t.ACLR
reset_phy_clk_1x_n => wr_addr[0].PRESET
reset_phy_clk_1x_n => wr_addr[1].PRESET
reset_phy_clk_1x_n => wr_addr[2].PRESET
reset_phy_clk_1x_n => wr_addr[3].ACLR
reset_phy_clk_1x_n => wr_addr[4].PRESET
reset_phy_clk_1x_n => rd_addr[0].ACLR
reset_phy_clk_1x_n => rd_addr[1].ACLR
reset_phy_clk_1x_n => rd_addr[2].ACLR
reset_phy_clk_1x_n => rd_addr[3].ACLR
reset_phy_clk_1x_n => rd_addr[4].ACLR
seq_rdata_valid_lat_dec => always3.IN1
seq_rdata_valid_lat_dec => seq_rdata_valid_lat_dec_1t.DATAIN
seq_rdata_valid_lat_inc => always3.IN1
seq_rdata_valid_lat_inc => seq_rdata_valid_lat_inc_1t.DATAIN
seq_doing_rd[0] => merged_doing_rd[0].IN1
seq_doing_rd[1] => merged_doing_rd[1].IN1
ctl_doing_rd[0] => merged_doing_rd.IN0
ctl_doing_rd[1] => merged_doing_rd.IN0
ctl_cal_success => merged_doing_rd.IN1
ctl_cal_success => merged_doing_rd.IN1
ctl_cal_success => ctl_rdata_valid.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component
wren_a => altsyncram_2ni1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2ni1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2ni1:auto_generated.address_a[0]
address_a[1] => altsyncram_2ni1:auto_generated.address_a[1]
address_a[2] => altsyncram_2ni1:auto_generated.address_a[2]
address_a[3] => altsyncram_2ni1:auto_generated.address_a[3]
address_a[4] => altsyncram_2ni1:auto_generated.address_a[4]
address_b[0] => altsyncram_2ni1:auto_generated.address_b[0]
address_b[1] => altsyncram_2ni1:auto_generated.address_b[1]
address_b[2] => altsyncram_2ni1:auto_generated.address_b[2]
address_b[3] => altsyncram_2ni1:auto_generated.address_b[3]
address_b[4] => altsyncram_2ni1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2ni1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_2ni1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
clock0 => ram_block1a0.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
wren_a => ram_block1a0.PORTAWE


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk
pll_ref_clk => pll_ref_clk.IN1
global_reset_n => pll_reconfig_reset_n.IN1
global_reset_n => global_or_soft_reset_n.IN0
global_reset_n => pll_reset.IN1
soft_reset_n => global_or_soft_reset_n.IN1
seq_rdp_reset_req_n => comb.IN0
seq_rdp_reset_req_n => comb.IN0
mem_clk[0] <> altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p.padio
mem_clk_n[0] <> altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n.padio
seq_pll_inc_dec_n => seq_pll_inc_dec_ccd.DATAIN
seq_pll_select[0] => seq_pll_select_ccd[0].DATAIN
seq_pll_select[1] => seq_pll_select_ccd[1].DATAIN
seq_pll_select[2] => seq_pll_select_ccd[2].DATAIN
seq_pll_start_reconfig => always3.IN1
seq_pll_start_reconfig => seq_pll_start_reconfig_ccd_pipe[0].DATAIN
seq_clk_disable => comb.IN0
seq_clk_disable => comb.IN0
ctrl_clk_disable[0] => comb.IN1
ctrl_clk_disable[0] => comb.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_pll:pll
areset => areset.IN1
inclk0 => sub_wire9[0].IN1
phasecounterselect[0] => phasecounterselect[0].IN1
phasecounterselect[1] => phasecounterselect[1].IN1
phasecounterselect[2] => phasecounterselect[2].IN1
phasestep => phasestep.IN1
phaseupdown => phaseupdown.IN1
scanclk => scanclk.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component
inclk[0] => altpll_5kl3:auto_generated.inclk[0]
inclk[1] => altpll_5kl3:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altpll_5kl3:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => altpll_5kl3:auto_generated.scanclk
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => altpll_5kl3:auto_generated.phasecounterselect[0]
phasecounterselect[1] => altpll_5kl3:auto_generated.phasecounterselect[1]
phasecounterselect[2] => altpll_5kl3:auto_generated.phasecounterselect[2]
phaseupdown => altpll_5kl3:auto_generated.phaseupdown
phasestep => altpll_5kl3:auto_generated.phasestep
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5kl3:auto_generated
areset => pll_lock_sync.IN0
areset => pll1.ARESET
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
phasecounterselect[0] => remap_decoy_le3a[0].DATAIN
phasecounterselect[1] => remap_decoy_le3a[1].DATAIN
phasecounterselect[2] => remap_decoy_le3a[2].DATAIN
phasestep => pll1.PHASESTEP
phaseupdown => pll1.PHASEUPDOWN
scanclk => pll1.SCANCLK


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5kl3:auto_generated|altpll_dyn_phase_le_rfo:altpll_dyn_phase_le2
dataa => le_comb6.DATAA
datab => le_comb6.DATAB
datac => le_comb6.DATAC
datad => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5kl3:auto_generated|altpll_dyn_phase_le_sfo:altpll_dyn_phase_le4
dataa => le_comb7.DATAA
datab => le_comb7.DATAB
datac => le_comb7.DATAC
datad => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5kl3:auto_generated|altpll_dyn_phase_le_tfo:altpll_dyn_phase_le5
dataa => le_comb8.DATAA
datab => le_comb8.DATAB
datac => le_comb8.DATAC
datad => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p
datain_h[0] => ddio_bidir_e4h:auto_generated.datain_h[0]
datain_l[0] => ddio_bidir_e4h:auto_generated.datain_l[0]
inclock => ddio_bidir_e4h:auto_generated.inclock
inclocken => ~NO_FANOUT~
outclock => ddio_bidir_e4h:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ddio_bidir_e4h:auto_generated.aclr
aset => ~NO_FANOUT~
oe => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
padio[0] <> ddio_bidir_e4h:auto_generated.padio[0]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_e4h:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL
padio[0] <> tri_buf1a[0]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n
datain_h[0] => ddio_bidir_idf:auto_generated.datain_h[0]
datain_l[0] => ddio_bidir_idf:auto_generated.datain_l[0]
inclock => ~NO_FANOUT~
inclocken => ~NO_FANOUT~
outclock => ddio_bidir_idf:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ddio_bidir_idf:auto_generated.aclr
aset => ~NO_FANOUT~
oe => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
padio[0] <> ddio_bidir_idf:auto_generated.padio[0]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|ddio_bidir_idf:auto_generated
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL
padio[0] <> tri_buf1a[0]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_reset_pipe:mem_pipe
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_reset_pipe:measure_clk_pipe
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
clock => ams_pipe[2].CLK
clock => ams_pipe[3].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR
pre_clear => ams_pipe[2].ACLR
pre_clear => ams_pipe[3].ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_reset_pipe:resync_clk_pipe
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_reset_pipe:write_clk_pipe
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
clock => ams_pipe[2].CLK
clock => ams_pipe[3].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR
pre_clear => ams_pipe[2].ACLR
pre_clear => ams_pipe[3].ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_2x
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
clock => ams_pipe[2].CLK
clock => ams_pipe[3].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR
pre_clear => ams_pipe[2].ACLR
pre_clear => ams_pipe[3].ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_mimic:mmc
measure_clk => shift_reg_s_clr.CLK
measure_clk => shift_reg_enable.CLK
measure_clk => shift_reg_counter[0].CLK
measure_clk => shift_reg_counter[1].CLK
measure_clk => shift_reg_counter[2].CLK
measure_clk => shift_reg_counter[3].CLK
measure_clk => mimic_value_captured.CLK
measure_clk => mimic_done_out.CLK
measure_clk => mimic_data_in_metastable[0].CLK
measure_clk => mimic_data_in_metastable[1].CLK
measure_clk => seq_mmc_start_metastable[0].CLK
measure_clk => seq_mmc_start_metastable[1].CLK
measure_clk => seq_mmc_start_metastable[2].CLK
measure_clk => shift_reg_data_out[0].CLK
measure_clk => shift_reg_data_out[1].CLK
measure_clk => shift_reg_data_out[2].CLK
measure_clk => shift_reg_data_out[3].CLK
measure_clk => shift_reg_data_out[4].CLK
measure_clk => shift_reg_data_out[5].CLK
measure_clk => mimic_state~6.DATAIN
mimic_data_in => mimic_data_in_metastable[0].DATAIN
reset_measure_clk_n => shift_reg_data_out[0].ACLR
reset_measure_clk_n => shift_reg_data_out[1].ACLR
reset_measure_clk_n => shift_reg_data_out[2].ACLR
reset_measure_clk_n => shift_reg_data_out[3].ACLR
reset_measure_clk_n => shift_reg_data_out[4].ACLR
reset_measure_clk_n => shift_reg_data_out[5].ACLR
reset_measure_clk_n => shift_reg_s_clr.ACLR
reset_measure_clk_n => shift_reg_enable.ACLR
reset_measure_clk_n => shift_reg_counter[0].ACLR
reset_measure_clk_n => shift_reg_counter[1].ACLR
reset_measure_clk_n => shift_reg_counter[2].ACLR
reset_measure_clk_n => shift_reg_counter[3].ACLR
reset_measure_clk_n => mimic_value_captured.ACLR
reset_measure_clk_n => mimic_done_out.ACLR
reset_measure_clk_n => seq_mmc_start_metastable[0].ACLR
reset_measure_clk_n => seq_mmc_start_metastable[1].ACLR
reset_measure_clk_n => seq_mmc_start_metastable[2].ACLR
reset_measure_clk_n => mimic_data_in_metastable[0].ACLR
reset_measure_clk_n => mimic_data_in_metastable[1].ACLR
reset_measure_clk_n => mimic_state~8.DATAIN
seq_mmc_start => seq_mmc_start_metastable[0].DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1
clk => d1_descriptor_memory_s1_end_xfer~reg0.CLK
clk => descriptor_memory_s1_reg_firsttransfer.CLK
clk => descriptor_memory_s1_arb_addend[0].CLK
clk => descriptor_memory_s1_arb_addend[1].CLK
clk => descriptor_memory_s1_arb_addend[2].CLK
clk => descriptor_memory_s1_arb_addend[3].CLK
clk => descriptor_memory_s1_arb_addend[4].CLK
clk => descriptor_memory_s1_saved_chosen_master_vector[0].CLK
clk => descriptor_memory_s1_saved_chosen_master_vector[1].CLK
clk => descriptor_memory_s1_saved_chosen_master_vector[2].CLK
clk => descriptor_memory_s1_saved_chosen_master_vector[3].CLK
clk => descriptor_memory_s1_saved_chosen_master_vector[4].CLK
clk => sgdma_tx_descriptor_read_read_data_valid_descriptor_memory_s1_shift_register.CLK
clk => sgdma_rx_descriptor_read_read_data_valid_descriptor_memory_s1_shift_register.CLK
clk => last_cycle_cpu_data_master_granted_slave_descriptor_memory_s1.CLK
clk => cpu_data_master_read_data_valid_descriptor_memory_s1_shift_register.CLK
clk => last_cycle_sgdma_tx_descriptor_write_granted_slave_descriptor_memory_s1.CLK
clk => last_cycle_sgdma_tx_descriptor_read_granted_slave_descriptor_memory_s1.CLK
clk => last_cycle_sgdma_rx_descriptor_write_granted_slave_descriptor_memory_s1.CLK
clk => last_cycle_sgdma_rx_descriptor_read_granted_slave_descriptor_memory_s1.CLK
clk => descriptor_memory_s1_slavearbiterlockenable.CLK
clk => descriptor_memory_s1_arb_share_counter[0].CLK
clk => descriptor_memory_s1_arb_share_counter[1].CLK
clk => descriptor_memory_s1_arb_share_counter[2].CLK
clk => descriptor_memory_s1_arb_share_counter[3].CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => descriptor_memory_s1_address.DATAB
cpu_data_master_address_to_slave[3] => descriptor_memory_s1_address.DATAB
cpu_data_master_address_to_slave[4] => descriptor_memory_s1_address.DATAB
cpu_data_master_address_to_slave[5] => descriptor_memory_s1_address.DATAB
cpu_data_master_address_to_slave[6] => descriptor_memory_s1_address.DATAB
cpu_data_master_address_to_slave[7] => descriptor_memory_s1_address.DATAB
cpu_data_master_address_to_slave[8] => descriptor_memory_s1_address.DATAB
cpu_data_master_address_to_slave[9] => descriptor_memory_s1_address.DATAB
cpu_data_master_address_to_slave[10] => descriptor_memory_s1_address.DATAB
cpu_data_master_address_to_slave[11] => descriptor_memory_s1_address.DATAB
cpu_data_master_address_to_slave[12] => Equal0.IN16
cpu_data_master_address_to_slave[13] => Equal0.IN15
cpu_data_master_address_to_slave[14] => Equal0.IN14
cpu_data_master_address_to_slave[15] => Equal0.IN13
cpu_data_master_address_to_slave[16] => Equal0.IN12
cpu_data_master_address_to_slave[17] => Equal0.IN11
cpu_data_master_address_to_slave[18] => Equal0.IN10
cpu_data_master_address_to_slave[19] => Equal0.IN9
cpu_data_master_address_to_slave[20] => Equal0.IN8
cpu_data_master_address_to_slave[21] => Equal0.IN7
cpu_data_master_address_to_slave[22] => Equal0.IN6
cpu_data_master_address_to_slave[23] => Equal0.IN5
cpu_data_master_address_to_slave[24] => Equal0.IN0
cpu_data_master_address_to_slave[25] => Equal0.IN4
cpu_data_master_address_to_slave[26] => Equal0.IN3
cpu_data_master_address_to_slave[27] => Equal0.IN2
cpu_data_master_address_to_slave[28] => Equal0.IN1
cpu_data_master_byteenable[0] => descriptor_memory_s1_byteenable.DATAB
cpu_data_master_byteenable[1] => descriptor_memory_s1_byteenable.DATAB
cpu_data_master_byteenable[2] => descriptor_memory_s1_byteenable.DATAB
cpu_data_master_byteenable[3] => descriptor_memory_s1_byteenable.DATAB
cpu_data_master_latency_counter => LessThan0.IN2
cpu_data_master_read => cpu_data_master_requests_descriptor_memory_s1.IN0
cpu_data_master_read => cpu_data_master_qualified_request_descriptor_memory_s1.IN1
cpu_data_master_read => cpu_data_master_read_data_valid_descriptor_memory_s1_shift_register_in.IN1
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1_shift_register => cpu_data_master_qualified_request_descriptor_memory_s1.IN1
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1_shift_register => cpu_data_master_qualified_request_descriptor_memory_s1.IN1
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1_shift_register => cpu_data_master_qualified_request_descriptor_memory_s1.IN1
cpu_data_master_write => cpu_data_master_requests_descriptor_memory_s1.IN1
cpu_data_master_write => descriptor_memory_s1_write.IN1
cpu_data_master_writedata[0] => descriptor_memory_s1_writedata.DATAB
cpu_data_master_writedata[1] => descriptor_memory_s1_writedata.DATAB
cpu_data_master_writedata[2] => descriptor_memory_s1_writedata.DATAB
cpu_data_master_writedata[3] => descriptor_memory_s1_writedata.DATAB
cpu_data_master_writedata[4] => descriptor_memory_s1_writedata.DATAB
cpu_data_master_writedata[5] => descriptor_memory_s1_writedata.DATAB
cpu_data_master_writedata[6] => descriptor_memory_s1_writedata.DATAB
cpu_data_master_writedata[7] => descriptor_memory_s1_writedata.DATAB
cpu_data_master_writedata[8] => descriptor_memory_s1_writedata.DATAB
cpu_data_master_writedata[9] => descriptor_memory_s1_writedata.DATAB
cpu_data_master_writedata[10] => descriptor_memory_s1_writedata.DATAB
cpu_data_master_writedata[11] => descriptor_memory_s1_writedata.DATAB
cpu_data_master_writedata[12] => descriptor_memory_s1_writedata.DATAB
cpu_data_master_writedata[13] => descriptor_memory_s1_writedata.DATAB
cpu_data_master_writedata[14] => descriptor_memory_s1_writedata.DATAB
cpu_data_master_writedata[15] => descriptor_memory_s1_writedata.DATAB
cpu_data_master_writedata[16] => descriptor_memory_s1_writedata.DATAB
cpu_data_master_writedata[17] => descriptor_memory_s1_writedata.DATAB
cpu_data_master_writedata[18] => descriptor_memory_s1_writedata.DATAB
cpu_data_master_writedata[19] => descriptor_memory_s1_writedata.DATAB
cpu_data_master_writedata[20] => descriptor_memory_s1_writedata.DATAB
cpu_data_master_writedata[21] => descriptor_memory_s1_writedata.DATAB
cpu_data_master_writedata[22] => descriptor_memory_s1_writedata.DATAB
cpu_data_master_writedata[23] => descriptor_memory_s1_writedata.DATAB
cpu_data_master_writedata[24] => descriptor_memory_s1_writedata.DATAB
cpu_data_master_writedata[25] => descriptor_memory_s1_writedata.DATAB
cpu_data_master_writedata[26] => descriptor_memory_s1_writedata.DATAB
cpu_data_master_writedata[27] => descriptor_memory_s1_writedata.DATAB
cpu_data_master_writedata[28] => descriptor_memory_s1_writedata.DATAB
cpu_data_master_writedata[29] => descriptor_memory_s1_writedata.DATAB
cpu_data_master_writedata[30] => descriptor_memory_s1_writedata.DATAB
cpu_data_master_writedata[31] => descriptor_memory_s1_writedata.DATAB
descriptor_memory_s1_readdata[0] => descriptor_memory_s1_readdata_from_sa[0].DATAIN
descriptor_memory_s1_readdata[1] => descriptor_memory_s1_readdata_from_sa[1].DATAIN
descriptor_memory_s1_readdata[2] => descriptor_memory_s1_readdata_from_sa[2].DATAIN
descriptor_memory_s1_readdata[3] => descriptor_memory_s1_readdata_from_sa[3].DATAIN
descriptor_memory_s1_readdata[4] => descriptor_memory_s1_readdata_from_sa[4].DATAIN
descriptor_memory_s1_readdata[5] => descriptor_memory_s1_readdata_from_sa[5].DATAIN
descriptor_memory_s1_readdata[6] => descriptor_memory_s1_readdata_from_sa[6].DATAIN
descriptor_memory_s1_readdata[7] => descriptor_memory_s1_readdata_from_sa[7].DATAIN
descriptor_memory_s1_readdata[8] => descriptor_memory_s1_readdata_from_sa[8].DATAIN
descriptor_memory_s1_readdata[9] => descriptor_memory_s1_readdata_from_sa[9].DATAIN
descriptor_memory_s1_readdata[10] => descriptor_memory_s1_readdata_from_sa[10].DATAIN
descriptor_memory_s1_readdata[11] => descriptor_memory_s1_readdata_from_sa[11].DATAIN
descriptor_memory_s1_readdata[12] => descriptor_memory_s1_readdata_from_sa[12].DATAIN
descriptor_memory_s1_readdata[13] => descriptor_memory_s1_readdata_from_sa[13].DATAIN
descriptor_memory_s1_readdata[14] => descriptor_memory_s1_readdata_from_sa[14].DATAIN
descriptor_memory_s1_readdata[15] => descriptor_memory_s1_readdata_from_sa[15].DATAIN
descriptor_memory_s1_readdata[16] => descriptor_memory_s1_readdata_from_sa[16].DATAIN
descriptor_memory_s1_readdata[17] => descriptor_memory_s1_readdata_from_sa[17].DATAIN
descriptor_memory_s1_readdata[18] => descriptor_memory_s1_readdata_from_sa[18].DATAIN
descriptor_memory_s1_readdata[19] => descriptor_memory_s1_readdata_from_sa[19].DATAIN
descriptor_memory_s1_readdata[20] => descriptor_memory_s1_readdata_from_sa[20].DATAIN
descriptor_memory_s1_readdata[21] => descriptor_memory_s1_readdata_from_sa[21].DATAIN
descriptor_memory_s1_readdata[22] => descriptor_memory_s1_readdata_from_sa[22].DATAIN
descriptor_memory_s1_readdata[23] => descriptor_memory_s1_readdata_from_sa[23].DATAIN
descriptor_memory_s1_readdata[24] => descriptor_memory_s1_readdata_from_sa[24].DATAIN
descriptor_memory_s1_readdata[25] => descriptor_memory_s1_readdata_from_sa[25].DATAIN
descriptor_memory_s1_readdata[26] => descriptor_memory_s1_readdata_from_sa[26].DATAIN
descriptor_memory_s1_readdata[27] => descriptor_memory_s1_readdata_from_sa[27].DATAIN
descriptor_memory_s1_readdata[28] => descriptor_memory_s1_readdata_from_sa[28].DATAIN
descriptor_memory_s1_readdata[29] => descriptor_memory_s1_readdata_from_sa[29].DATAIN
descriptor_memory_s1_readdata[30] => descriptor_memory_s1_readdata_from_sa[30].DATAIN
descriptor_memory_s1_readdata[31] => descriptor_memory_s1_readdata_from_sa[31].DATAIN
reset_n => cpu_data_master_read_data_valid_descriptor_memory_s1_shift_register.ACLR
reset_n => d1_descriptor_memory_s1_end_xfer~reg0.PRESET
reset_n => sgdma_rx_descriptor_read_read_data_valid_descriptor_memory_s1_shift_register.ACLR
reset_n => sgdma_tx_descriptor_read_read_data_valid_descriptor_memory_s1_shift_register.ACLR
reset_n => d1_reasons_to_wait.ACLR
reset_n => descriptor_memory_s1_arb_share_counter[0].ACLR
reset_n => descriptor_memory_s1_arb_share_counter[1].ACLR
reset_n => descriptor_memory_s1_arb_share_counter[2].ACLR
reset_n => descriptor_memory_s1_arb_share_counter[3].ACLR
reset_n => descriptor_memory_s1_slavearbiterlockenable.ACLR
reset_n => last_cycle_sgdma_rx_descriptor_read_granted_slave_descriptor_memory_s1.ACLR
reset_n => last_cycle_sgdma_rx_descriptor_write_granted_slave_descriptor_memory_s1.ACLR
reset_n => last_cycle_sgdma_tx_descriptor_read_granted_slave_descriptor_memory_s1.ACLR
reset_n => last_cycle_sgdma_tx_descriptor_write_granted_slave_descriptor_memory_s1.ACLR
reset_n => last_cycle_cpu_data_master_granted_slave_descriptor_memory_s1.ACLR
reset_n => descriptor_memory_s1_saved_chosen_master_vector[0].ACLR
reset_n => descriptor_memory_s1_saved_chosen_master_vector[1].ACLR
reset_n => descriptor_memory_s1_saved_chosen_master_vector[2].ACLR
reset_n => descriptor_memory_s1_saved_chosen_master_vector[3].ACLR
reset_n => descriptor_memory_s1_saved_chosen_master_vector[4].ACLR
reset_n => descriptor_memory_s1_arb_addend[0].PRESET
reset_n => descriptor_memory_s1_arb_addend[1].ACLR
reset_n => descriptor_memory_s1_arb_addend[2].ACLR
reset_n => descriptor_memory_s1_arb_addend[3].ACLR
reset_n => descriptor_memory_s1_arb_addend[4].ACLR
reset_n => descriptor_memory_s1_reg_firsttransfer.PRESET
reset_n => descriptor_memory_s1_reset.DATAIN
sgdma_rx_descriptor_read_address_to_slave[0] => ~NO_FANOUT~
sgdma_rx_descriptor_read_address_to_slave[1] => ~NO_FANOUT~
sgdma_rx_descriptor_read_address_to_slave[2] => descriptor_memory_s1_address.DATAB
sgdma_rx_descriptor_read_address_to_slave[3] => descriptor_memory_s1_address.DATAB
sgdma_rx_descriptor_read_address_to_slave[4] => descriptor_memory_s1_address.DATAB
sgdma_rx_descriptor_read_address_to_slave[5] => descriptor_memory_s1_address.DATAB
sgdma_rx_descriptor_read_address_to_slave[6] => descriptor_memory_s1_address.DATAB
sgdma_rx_descriptor_read_address_to_slave[7] => descriptor_memory_s1_address.DATAB
sgdma_rx_descriptor_read_address_to_slave[8] => descriptor_memory_s1_address.DATAB
sgdma_rx_descriptor_read_address_to_slave[9] => descriptor_memory_s1_address.DATAB
sgdma_rx_descriptor_read_address_to_slave[10] => descriptor_memory_s1_address.DATAB
sgdma_rx_descriptor_read_address_to_slave[11] => descriptor_memory_s1_address.DATAB
sgdma_rx_descriptor_read_address_to_slave[12] => Equal1.IN19
sgdma_rx_descriptor_read_address_to_slave[13] => Equal1.IN18
sgdma_rx_descriptor_read_address_to_slave[14] => Equal1.IN17
sgdma_rx_descriptor_read_address_to_slave[15] => Equal1.IN16
sgdma_rx_descriptor_read_address_to_slave[16] => Equal1.IN15
sgdma_rx_descriptor_read_address_to_slave[17] => Equal1.IN14
sgdma_rx_descriptor_read_address_to_slave[18] => Equal1.IN13
sgdma_rx_descriptor_read_address_to_slave[19] => Equal1.IN12
sgdma_rx_descriptor_read_address_to_slave[20] => Equal1.IN11
sgdma_rx_descriptor_read_address_to_slave[21] => Equal1.IN10
sgdma_rx_descriptor_read_address_to_slave[22] => Equal1.IN9
sgdma_rx_descriptor_read_address_to_slave[23] => Equal1.IN8
sgdma_rx_descriptor_read_address_to_slave[24] => Equal1.IN0
sgdma_rx_descriptor_read_address_to_slave[25] => Equal1.IN7
sgdma_rx_descriptor_read_address_to_slave[26] => Equal1.IN6
sgdma_rx_descriptor_read_address_to_slave[27] => Equal1.IN5
sgdma_rx_descriptor_read_address_to_slave[28] => Equal1.IN4
sgdma_rx_descriptor_read_address_to_slave[29] => Equal1.IN3
sgdma_rx_descriptor_read_address_to_slave[30] => Equal1.IN2
sgdma_rx_descriptor_read_address_to_slave[31] => Equal1.IN1
sgdma_rx_descriptor_read_latency_counter => ~NO_FANOUT~
sgdma_rx_descriptor_read_read => sgdma_rx_descriptor_read_requests_descriptor_memory_s1.IN1
sgdma_rx_descriptor_read_read => sgdma_rx_descriptor_read_requests_descriptor_memory_s1.IN1
sgdma_rx_descriptor_read_read => sgdma_rx_descriptor_read_read_data_valid_descriptor_memory_s1_shift_register_in.IN1
sgdma_rx_descriptor_write_address_to_slave[0] => ~NO_FANOUT~
sgdma_rx_descriptor_write_address_to_slave[1] => ~NO_FANOUT~
sgdma_rx_descriptor_write_address_to_slave[2] => descriptor_memory_s1_address.DATAB
sgdma_rx_descriptor_write_address_to_slave[3] => descriptor_memory_s1_address.DATAB
sgdma_rx_descriptor_write_address_to_slave[4] => descriptor_memory_s1_address.DATAB
sgdma_rx_descriptor_write_address_to_slave[5] => descriptor_memory_s1_address.DATAB
sgdma_rx_descriptor_write_address_to_slave[6] => descriptor_memory_s1_address.DATAB
sgdma_rx_descriptor_write_address_to_slave[7] => descriptor_memory_s1_address.DATAB
sgdma_rx_descriptor_write_address_to_slave[8] => descriptor_memory_s1_address.DATAB
sgdma_rx_descriptor_write_address_to_slave[9] => descriptor_memory_s1_address.DATAB
sgdma_rx_descriptor_write_address_to_slave[10] => descriptor_memory_s1_address.DATAB
sgdma_rx_descriptor_write_address_to_slave[11] => descriptor_memory_s1_address.DATAB
sgdma_rx_descriptor_write_address_to_slave[12] => Equal2.IN19
sgdma_rx_descriptor_write_address_to_slave[13] => Equal2.IN18
sgdma_rx_descriptor_write_address_to_slave[14] => Equal2.IN17
sgdma_rx_descriptor_write_address_to_slave[15] => Equal2.IN16
sgdma_rx_descriptor_write_address_to_slave[16] => Equal2.IN15
sgdma_rx_descriptor_write_address_to_slave[17] => Equal2.IN14
sgdma_rx_descriptor_write_address_to_slave[18] => Equal2.IN13
sgdma_rx_descriptor_write_address_to_slave[19] => Equal2.IN12
sgdma_rx_descriptor_write_address_to_slave[20] => Equal2.IN11
sgdma_rx_descriptor_write_address_to_slave[21] => Equal2.IN10
sgdma_rx_descriptor_write_address_to_slave[22] => Equal2.IN9
sgdma_rx_descriptor_write_address_to_slave[23] => Equal2.IN8
sgdma_rx_descriptor_write_address_to_slave[24] => Equal2.IN0
sgdma_rx_descriptor_write_address_to_slave[25] => Equal2.IN7
sgdma_rx_descriptor_write_address_to_slave[26] => Equal2.IN6
sgdma_rx_descriptor_write_address_to_slave[27] => Equal2.IN5
sgdma_rx_descriptor_write_address_to_slave[28] => Equal2.IN4
sgdma_rx_descriptor_write_address_to_slave[29] => Equal2.IN3
sgdma_rx_descriptor_write_address_to_slave[30] => Equal2.IN2
sgdma_rx_descriptor_write_address_to_slave[31] => Equal2.IN1
sgdma_rx_descriptor_write_write => sgdma_rx_descriptor_write_requests_descriptor_memory_s1.IN1
sgdma_rx_descriptor_write_write => sgdma_rx_descriptor_write_requests_descriptor_memory_s1.IN1
sgdma_rx_descriptor_write_write => descriptor_memory_s1_write.IN1
sgdma_rx_descriptor_write_writedata[0] => descriptor_memory_s1_writedata.DATAB
sgdma_rx_descriptor_write_writedata[1] => descriptor_memory_s1_writedata.DATAB
sgdma_rx_descriptor_write_writedata[2] => descriptor_memory_s1_writedata.DATAB
sgdma_rx_descriptor_write_writedata[3] => descriptor_memory_s1_writedata.DATAB
sgdma_rx_descriptor_write_writedata[4] => descriptor_memory_s1_writedata.DATAB
sgdma_rx_descriptor_write_writedata[5] => descriptor_memory_s1_writedata.DATAB
sgdma_rx_descriptor_write_writedata[6] => descriptor_memory_s1_writedata.DATAB
sgdma_rx_descriptor_write_writedata[7] => descriptor_memory_s1_writedata.DATAB
sgdma_rx_descriptor_write_writedata[8] => descriptor_memory_s1_writedata.DATAB
sgdma_rx_descriptor_write_writedata[9] => descriptor_memory_s1_writedata.DATAB
sgdma_rx_descriptor_write_writedata[10] => descriptor_memory_s1_writedata.DATAB
sgdma_rx_descriptor_write_writedata[11] => descriptor_memory_s1_writedata.DATAB
sgdma_rx_descriptor_write_writedata[12] => descriptor_memory_s1_writedata.DATAB
sgdma_rx_descriptor_write_writedata[13] => descriptor_memory_s1_writedata.DATAB
sgdma_rx_descriptor_write_writedata[14] => descriptor_memory_s1_writedata.DATAB
sgdma_rx_descriptor_write_writedata[15] => descriptor_memory_s1_writedata.DATAB
sgdma_rx_descriptor_write_writedata[16] => descriptor_memory_s1_writedata.DATAB
sgdma_rx_descriptor_write_writedata[17] => descriptor_memory_s1_writedata.DATAB
sgdma_rx_descriptor_write_writedata[18] => descriptor_memory_s1_writedata.DATAB
sgdma_rx_descriptor_write_writedata[19] => descriptor_memory_s1_writedata.DATAB
sgdma_rx_descriptor_write_writedata[20] => descriptor_memory_s1_writedata.DATAB
sgdma_rx_descriptor_write_writedata[21] => descriptor_memory_s1_writedata.DATAB
sgdma_rx_descriptor_write_writedata[22] => descriptor_memory_s1_writedata.DATAB
sgdma_rx_descriptor_write_writedata[23] => descriptor_memory_s1_writedata.DATAB
sgdma_rx_descriptor_write_writedata[24] => descriptor_memory_s1_writedata.DATAB
sgdma_rx_descriptor_write_writedata[25] => descriptor_memory_s1_writedata.DATAB
sgdma_rx_descriptor_write_writedata[26] => descriptor_memory_s1_writedata.DATAB
sgdma_rx_descriptor_write_writedata[27] => descriptor_memory_s1_writedata.DATAB
sgdma_rx_descriptor_write_writedata[28] => descriptor_memory_s1_writedata.DATAB
sgdma_rx_descriptor_write_writedata[29] => descriptor_memory_s1_writedata.DATAB
sgdma_rx_descriptor_write_writedata[30] => descriptor_memory_s1_writedata.DATAB
sgdma_rx_descriptor_write_writedata[31] => descriptor_memory_s1_writedata.DATAB
sgdma_tx_descriptor_read_address_to_slave[0] => ~NO_FANOUT~
sgdma_tx_descriptor_read_address_to_slave[1] => ~NO_FANOUT~
sgdma_tx_descriptor_read_address_to_slave[2] => descriptor_memory_s1_address.DATAB
sgdma_tx_descriptor_read_address_to_slave[3] => descriptor_memory_s1_address.DATAB
sgdma_tx_descriptor_read_address_to_slave[4] => descriptor_memory_s1_address.DATAB
sgdma_tx_descriptor_read_address_to_slave[5] => descriptor_memory_s1_address.DATAB
sgdma_tx_descriptor_read_address_to_slave[6] => descriptor_memory_s1_address.DATAB
sgdma_tx_descriptor_read_address_to_slave[7] => descriptor_memory_s1_address.DATAB
sgdma_tx_descriptor_read_address_to_slave[8] => descriptor_memory_s1_address.DATAB
sgdma_tx_descriptor_read_address_to_slave[9] => descriptor_memory_s1_address.DATAB
sgdma_tx_descriptor_read_address_to_slave[10] => descriptor_memory_s1_address.DATAB
sgdma_tx_descriptor_read_address_to_slave[11] => descriptor_memory_s1_address.DATAB
sgdma_tx_descriptor_read_address_to_slave[12] => Equal3.IN19
sgdma_tx_descriptor_read_address_to_slave[13] => Equal3.IN18
sgdma_tx_descriptor_read_address_to_slave[14] => Equal3.IN17
sgdma_tx_descriptor_read_address_to_slave[15] => Equal3.IN16
sgdma_tx_descriptor_read_address_to_slave[16] => Equal3.IN15
sgdma_tx_descriptor_read_address_to_slave[17] => Equal3.IN14
sgdma_tx_descriptor_read_address_to_slave[18] => Equal3.IN13
sgdma_tx_descriptor_read_address_to_slave[19] => Equal3.IN12
sgdma_tx_descriptor_read_address_to_slave[20] => Equal3.IN11
sgdma_tx_descriptor_read_address_to_slave[21] => Equal3.IN10
sgdma_tx_descriptor_read_address_to_slave[22] => Equal3.IN9
sgdma_tx_descriptor_read_address_to_slave[23] => Equal3.IN8
sgdma_tx_descriptor_read_address_to_slave[24] => Equal3.IN0
sgdma_tx_descriptor_read_address_to_slave[25] => Equal3.IN7
sgdma_tx_descriptor_read_address_to_slave[26] => Equal3.IN6
sgdma_tx_descriptor_read_address_to_slave[27] => Equal3.IN5
sgdma_tx_descriptor_read_address_to_slave[28] => Equal3.IN4
sgdma_tx_descriptor_read_address_to_slave[29] => Equal3.IN3
sgdma_tx_descriptor_read_address_to_slave[30] => Equal3.IN2
sgdma_tx_descriptor_read_address_to_slave[31] => Equal3.IN1
sgdma_tx_descriptor_read_latency_counter => ~NO_FANOUT~
sgdma_tx_descriptor_read_read => sgdma_tx_descriptor_read_requests_descriptor_memory_s1.IN1
sgdma_tx_descriptor_read_read => sgdma_tx_descriptor_read_requests_descriptor_memory_s1.IN1
sgdma_tx_descriptor_read_read => sgdma_tx_descriptor_read_read_data_valid_descriptor_memory_s1_shift_register_in.IN1
sgdma_tx_descriptor_write_address_to_slave[0] => ~NO_FANOUT~
sgdma_tx_descriptor_write_address_to_slave[1] => ~NO_FANOUT~
sgdma_tx_descriptor_write_address_to_slave[2] => descriptor_memory_s1_address.DATAA
sgdma_tx_descriptor_write_address_to_slave[3] => descriptor_memory_s1_address.DATAA
sgdma_tx_descriptor_write_address_to_slave[4] => descriptor_memory_s1_address.DATAA
sgdma_tx_descriptor_write_address_to_slave[5] => descriptor_memory_s1_address.DATAA
sgdma_tx_descriptor_write_address_to_slave[6] => descriptor_memory_s1_address.DATAA
sgdma_tx_descriptor_write_address_to_slave[7] => descriptor_memory_s1_address.DATAA
sgdma_tx_descriptor_write_address_to_slave[8] => descriptor_memory_s1_address.DATAA
sgdma_tx_descriptor_write_address_to_slave[9] => descriptor_memory_s1_address.DATAA
sgdma_tx_descriptor_write_address_to_slave[10] => descriptor_memory_s1_address.DATAA
sgdma_tx_descriptor_write_address_to_slave[11] => descriptor_memory_s1_address.DATAA
sgdma_tx_descriptor_write_address_to_slave[12] => Equal4.IN19
sgdma_tx_descriptor_write_address_to_slave[13] => Equal4.IN18
sgdma_tx_descriptor_write_address_to_slave[14] => Equal4.IN17
sgdma_tx_descriptor_write_address_to_slave[15] => Equal4.IN16
sgdma_tx_descriptor_write_address_to_slave[16] => Equal4.IN15
sgdma_tx_descriptor_write_address_to_slave[17] => Equal4.IN14
sgdma_tx_descriptor_write_address_to_slave[18] => Equal4.IN13
sgdma_tx_descriptor_write_address_to_slave[19] => Equal4.IN12
sgdma_tx_descriptor_write_address_to_slave[20] => Equal4.IN11
sgdma_tx_descriptor_write_address_to_slave[21] => Equal4.IN10
sgdma_tx_descriptor_write_address_to_slave[22] => Equal4.IN9
sgdma_tx_descriptor_write_address_to_slave[23] => Equal4.IN8
sgdma_tx_descriptor_write_address_to_slave[24] => Equal4.IN0
sgdma_tx_descriptor_write_address_to_slave[25] => Equal4.IN7
sgdma_tx_descriptor_write_address_to_slave[26] => Equal4.IN6
sgdma_tx_descriptor_write_address_to_slave[27] => Equal4.IN5
sgdma_tx_descriptor_write_address_to_slave[28] => Equal4.IN4
sgdma_tx_descriptor_write_address_to_slave[29] => Equal4.IN3
sgdma_tx_descriptor_write_address_to_slave[30] => Equal4.IN2
sgdma_tx_descriptor_write_address_to_slave[31] => Equal4.IN1
sgdma_tx_descriptor_write_write => sgdma_tx_descriptor_write_requests_descriptor_memory_s1.IN1
sgdma_tx_descriptor_write_write => sgdma_tx_descriptor_write_requests_descriptor_memory_s1.IN1
sgdma_tx_descriptor_write_write => descriptor_memory_s1_write.IN1
sgdma_tx_descriptor_write_writedata[0] => descriptor_memory_s1_writedata.DATAA
sgdma_tx_descriptor_write_writedata[1] => descriptor_memory_s1_writedata.DATAA
sgdma_tx_descriptor_write_writedata[2] => descriptor_memory_s1_writedata.DATAA
sgdma_tx_descriptor_write_writedata[3] => descriptor_memory_s1_writedata.DATAA
sgdma_tx_descriptor_write_writedata[4] => descriptor_memory_s1_writedata.DATAA
sgdma_tx_descriptor_write_writedata[5] => descriptor_memory_s1_writedata.DATAA
sgdma_tx_descriptor_write_writedata[6] => descriptor_memory_s1_writedata.DATAA
sgdma_tx_descriptor_write_writedata[7] => descriptor_memory_s1_writedata.DATAA
sgdma_tx_descriptor_write_writedata[8] => descriptor_memory_s1_writedata.DATAA
sgdma_tx_descriptor_write_writedata[9] => descriptor_memory_s1_writedata.DATAA
sgdma_tx_descriptor_write_writedata[10] => descriptor_memory_s1_writedata.DATAA
sgdma_tx_descriptor_write_writedata[11] => descriptor_memory_s1_writedata.DATAA
sgdma_tx_descriptor_write_writedata[12] => descriptor_memory_s1_writedata.DATAA
sgdma_tx_descriptor_write_writedata[13] => descriptor_memory_s1_writedata.DATAA
sgdma_tx_descriptor_write_writedata[14] => descriptor_memory_s1_writedata.DATAA
sgdma_tx_descriptor_write_writedata[15] => descriptor_memory_s1_writedata.DATAA
sgdma_tx_descriptor_write_writedata[16] => descriptor_memory_s1_writedata.DATAA
sgdma_tx_descriptor_write_writedata[17] => descriptor_memory_s1_writedata.DATAA
sgdma_tx_descriptor_write_writedata[18] => descriptor_memory_s1_writedata.DATAA
sgdma_tx_descriptor_write_writedata[19] => descriptor_memory_s1_writedata.DATAA
sgdma_tx_descriptor_write_writedata[20] => descriptor_memory_s1_writedata.DATAA
sgdma_tx_descriptor_write_writedata[21] => descriptor_memory_s1_writedata.DATAA
sgdma_tx_descriptor_write_writedata[22] => descriptor_memory_s1_writedata.DATAA
sgdma_tx_descriptor_write_writedata[23] => descriptor_memory_s1_writedata.DATAA
sgdma_tx_descriptor_write_writedata[24] => descriptor_memory_s1_writedata.DATAA
sgdma_tx_descriptor_write_writedata[25] => descriptor_memory_s1_writedata.DATAA
sgdma_tx_descriptor_write_writedata[26] => descriptor_memory_s1_writedata.DATAA
sgdma_tx_descriptor_write_writedata[27] => descriptor_memory_s1_writedata.DATAA
sgdma_tx_descriptor_write_writedata[28] => descriptor_memory_s1_writedata.DATAA
sgdma_tx_descriptor_write_writedata[29] => descriptor_memory_s1_writedata.DATAA
sgdma_tx_descriptor_write_writedata[30] => descriptor_memory_s1_writedata.DATAA
sgdma_tx_descriptor_write_writedata[31] => descriptor_memory_s1_writedata.DATAA


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|descriptor_memory:the_descriptor_memory
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => wren.IN0
clk => clk.IN1
clken => clken.IN1
reset => ~NO_FANOUT~
write => wren.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram
wren_a => altsyncram_lec1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_lec1:auto_generated.data_a[0]
data_a[1] => altsyncram_lec1:auto_generated.data_a[1]
data_a[2] => altsyncram_lec1:auto_generated.data_a[2]
data_a[3] => altsyncram_lec1:auto_generated.data_a[3]
data_a[4] => altsyncram_lec1:auto_generated.data_a[4]
data_a[5] => altsyncram_lec1:auto_generated.data_a[5]
data_a[6] => altsyncram_lec1:auto_generated.data_a[6]
data_a[7] => altsyncram_lec1:auto_generated.data_a[7]
data_a[8] => altsyncram_lec1:auto_generated.data_a[8]
data_a[9] => altsyncram_lec1:auto_generated.data_a[9]
data_a[10] => altsyncram_lec1:auto_generated.data_a[10]
data_a[11] => altsyncram_lec1:auto_generated.data_a[11]
data_a[12] => altsyncram_lec1:auto_generated.data_a[12]
data_a[13] => altsyncram_lec1:auto_generated.data_a[13]
data_a[14] => altsyncram_lec1:auto_generated.data_a[14]
data_a[15] => altsyncram_lec1:auto_generated.data_a[15]
data_a[16] => altsyncram_lec1:auto_generated.data_a[16]
data_a[17] => altsyncram_lec1:auto_generated.data_a[17]
data_a[18] => altsyncram_lec1:auto_generated.data_a[18]
data_a[19] => altsyncram_lec1:auto_generated.data_a[19]
data_a[20] => altsyncram_lec1:auto_generated.data_a[20]
data_a[21] => altsyncram_lec1:auto_generated.data_a[21]
data_a[22] => altsyncram_lec1:auto_generated.data_a[22]
data_a[23] => altsyncram_lec1:auto_generated.data_a[23]
data_a[24] => altsyncram_lec1:auto_generated.data_a[24]
data_a[25] => altsyncram_lec1:auto_generated.data_a[25]
data_a[26] => altsyncram_lec1:auto_generated.data_a[26]
data_a[27] => altsyncram_lec1:auto_generated.data_a[27]
data_a[28] => altsyncram_lec1:auto_generated.data_a[28]
data_a[29] => altsyncram_lec1:auto_generated.data_a[29]
data_a[30] => altsyncram_lec1:auto_generated.data_a[30]
data_a[31] => altsyncram_lec1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_lec1:auto_generated.address_a[0]
address_a[1] => altsyncram_lec1:auto_generated.address_a[1]
address_a[2] => altsyncram_lec1:auto_generated.address_a[2]
address_a[3] => altsyncram_lec1:auto_generated.address_a[3]
address_a[4] => altsyncram_lec1:auto_generated.address_a[4]
address_a[5] => altsyncram_lec1:auto_generated.address_a[5]
address_a[6] => altsyncram_lec1:auto_generated.address_a[6]
address_a[7] => altsyncram_lec1:auto_generated.address_a[7]
address_a[8] => altsyncram_lec1:auto_generated.address_a[8]
address_a[9] => altsyncram_lec1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lec1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_lec1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_lec1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_lec1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_lec1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_lec1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram|altsyncram_lec1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave
clk => ext_flash_s1_wait_counter[0].CLK
clk => ext_flash_s1_wait_counter[1].CLK
clk => ext_flash_s1_wait_counter[2].CLK
clk => ext_flash_s1_wait_counter[3].CLK
clk => write_n_to_the_ext_flash~reg0.CLK
clk => read_n_to_the_ext_flash~reg0.CLK
clk => max2_s1_wait_counter[0].CLK
clk => max2_s1_wait_counter[1].CLK
clk => max2_s1_wait_counter[2].CLK
clk => max2_s1_wait_counter[3].CLK
clk => d1_flash_tristate_bridge_avalon_slave_end_xfer~reg0.CLK
clk => flash_tristate_bridge_address[0]~reg0.CLK
clk => flash_tristate_bridge_address[1]~reg0.CLK
clk => flash_tristate_bridge_address[2]~reg0.CLK
clk => flash_tristate_bridge_address[3]~reg0.CLK
clk => flash_tristate_bridge_address[4]~reg0.CLK
clk => flash_tristate_bridge_address[5]~reg0.CLK
clk => flash_tristate_bridge_address[6]~reg0.CLK
clk => flash_tristate_bridge_address[7]~reg0.CLK
clk => flash_tristate_bridge_address[8]~reg0.CLK
clk => flash_tristate_bridge_address[9]~reg0.CLK
clk => flash_tristate_bridge_address[10]~reg0.CLK
clk => flash_tristate_bridge_address[11]~reg0.CLK
clk => flash_tristate_bridge_address[12]~reg0.CLK
clk => flash_tristate_bridge_address[13]~reg0.CLK
clk => flash_tristate_bridge_address[14]~reg0.CLK
clk => flash_tristate_bridge_address[15]~reg0.CLK
clk => flash_tristate_bridge_address[16]~reg0.CLK
clk => flash_tristate_bridge_address[17]~reg0.CLK
clk => flash_tristate_bridge_address[18]~reg0.CLK
clk => flash_tristate_bridge_address[19]~reg0.CLK
clk => flash_tristate_bridge_address[20]~reg0.CLK
clk => flash_tristate_bridge_address[21]~reg0.CLK
clk => flash_tristate_bridge_address[22]~reg0.CLK
clk => flash_tristate_bridge_address[23]~reg0.CLK
clk => flash_tristate_bridge_address[24]~reg0.CLK
clk => flash_tristate_bridge_address[25]~reg0.CLK
clk => we_n_to_the_max2~reg0.CLK
clk => oe_n_to_the_max2~reg0.CLK
clk => pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1_shift_register[0].CLK
clk => pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1_shift_register[1].CLK
clk => d1_in_a_write_cycle.CLK
clk => d1_outgoing_flash_tristate_bridge_data[0].CLK
clk => d1_outgoing_flash_tristate_bridge_data[1].CLK
clk => d1_outgoing_flash_tristate_bridge_data[2].CLK
clk => d1_outgoing_flash_tristate_bridge_data[3].CLK
clk => d1_outgoing_flash_tristate_bridge_data[4].CLK
clk => d1_outgoing_flash_tristate_bridge_data[5].CLK
clk => d1_outgoing_flash_tristate_bridge_data[6].CLK
clk => d1_outgoing_flash_tristate_bridge_data[7].CLK
clk => d1_outgoing_flash_tristate_bridge_data[8].CLK
clk => d1_outgoing_flash_tristate_bridge_data[9].CLK
clk => d1_outgoing_flash_tristate_bridge_data[10].CLK
clk => d1_outgoing_flash_tristate_bridge_data[11].CLK
clk => d1_outgoing_flash_tristate_bridge_data[12].CLK
clk => d1_outgoing_flash_tristate_bridge_data[13].CLK
clk => d1_outgoing_flash_tristate_bridge_data[14].CLK
clk => d1_outgoing_flash_tristate_bridge_data[15].CLK
clk => d1_outgoing_flash_tristate_bridge_data[16].CLK
clk => d1_outgoing_flash_tristate_bridge_data[17].CLK
clk => d1_outgoing_flash_tristate_bridge_data[18].CLK
clk => d1_outgoing_flash_tristate_bridge_data[19].CLK
clk => d1_outgoing_flash_tristate_bridge_data[20].CLK
clk => d1_outgoing_flash_tristate_bridge_data[21].CLK
clk => d1_outgoing_flash_tristate_bridge_data[22].CLK
clk => d1_outgoing_flash_tristate_bridge_data[23].CLK
clk => d1_outgoing_flash_tristate_bridge_data[24].CLK
clk => d1_outgoing_flash_tristate_bridge_data[25].CLK
clk => d1_outgoing_flash_tristate_bridge_data[26].CLK
clk => d1_outgoing_flash_tristate_bridge_data[27].CLK
clk => d1_outgoing_flash_tristate_bridge_data[28].CLK
clk => d1_outgoing_flash_tristate_bridge_data[29].CLK
clk => d1_outgoing_flash_tristate_bridge_data[30].CLK
clk => d1_outgoing_flash_tristate_bridge_data[31].CLK
clk => incoming_flash_tristate_bridge_data[0]~reg0.CLK
clk => incoming_flash_tristate_bridge_data[1]~reg0.CLK
clk => incoming_flash_tristate_bridge_data[2]~reg0.CLK
clk => incoming_flash_tristate_bridge_data[3]~reg0.CLK
clk => incoming_flash_tristate_bridge_data[4]~reg0.CLK
clk => incoming_flash_tristate_bridge_data[5]~reg0.CLK
clk => incoming_flash_tristate_bridge_data[6]~reg0.CLK
clk => incoming_flash_tristate_bridge_data[7]~reg0.CLK
clk => incoming_flash_tristate_bridge_data[8]~reg0.CLK
clk => incoming_flash_tristate_bridge_data[9]~reg0.CLK
clk => incoming_flash_tristate_bridge_data[10]~reg0.CLK
clk => incoming_flash_tristate_bridge_data[11]~reg0.CLK
clk => incoming_flash_tristate_bridge_data[12]~reg0.CLK
clk => incoming_flash_tristate_bridge_data[13]~reg0.CLK
clk => incoming_flash_tristate_bridge_data[14]~reg0.CLK
clk => incoming_flash_tristate_bridge_data[15]~reg0.CLK
clk => incoming_flash_tristate_bridge_data[16]~reg0.CLK
clk => incoming_flash_tristate_bridge_data[17]~reg0.CLK
clk => incoming_flash_tristate_bridge_data[18]~reg0.CLK
clk => incoming_flash_tristate_bridge_data[19]~reg0.CLK
clk => incoming_flash_tristate_bridge_data[20]~reg0.CLK
clk => incoming_flash_tristate_bridge_data[21]~reg0.CLK
clk => incoming_flash_tristate_bridge_data[22]~reg0.CLK
clk => incoming_flash_tristate_bridge_data[23]~reg0.CLK
clk => incoming_flash_tristate_bridge_data[24]~reg0.CLK
clk => incoming_flash_tristate_bridge_data[25]~reg0.CLK
clk => incoming_flash_tristate_bridge_data[26]~reg0.CLK
clk => incoming_flash_tristate_bridge_data[27]~reg0.CLK
clk => incoming_flash_tristate_bridge_data[28]~reg0.CLK
clk => incoming_flash_tristate_bridge_data[29]~reg0.CLK
clk => incoming_flash_tristate_bridge_data[30]~reg0.CLK
clk => incoming_flash_tristate_bridge_data[31]~reg0.CLK
clk => pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1_shift_register[0].CLK
clk => pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1_shift_register[1].CLK
clk => select_n_to_the_ext_flash~reg0.CLK
clk => cs_n_to_the_max2~reg0.CLK
clk => d1_reasons_to_wait.CLK
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[0] => p1_flash_tristate_bridge_address[0].DATAB
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[1] => p1_flash_tristate_bridge_address[1].DATAB
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[2] => flash_tristate_bridge_address[2]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[3] => flash_tristate_bridge_address[3]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[4] => flash_tristate_bridge_address[4]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[5] => flash_tristate_bridge_address[5]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[5] => Equal0.IN21
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[6] => flash_tristate_bridge_address[6]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[6] => Equal0.IN20
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[7] => flash_tristate_bridge_address[7]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[7] => Equal0.IN19
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[8] => flash_tristate_bridge_address[8]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[8] => Equal0.IN18
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[9] => flash_tristate_bridge_address[9]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[9] => Equal0.IN17
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[10] => flash_tristate_bridge_address[10]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[10] => Equal0.IN16
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[11] => flash_tristate_bridge_address[11]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[11] => Equal0.IN15
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[12] => flash_tristate_bridge_address[12]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[12] => Equal0.IN14
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[13] => flash_tristate_bridge_address[13]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[13] => Equal0.IN13
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[14] => flash_tristate_bridge_address[14]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[14] => Equal0.IN12
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[15] => flash_tristate_bridge_address[15]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[15] => Equal0.IN11
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[16] => flash_tristate_bridge_address[16]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[16] => Equal0.IN10
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[17] => flash_tristate_bridge_address[17]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[17] => Equal0.IN9
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[18] => flash_tristate_bridge_address[18]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[18] => Equal0.IN8
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[19] => flash_tristate_bridge_address[19]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[19] => Equal0.IN7
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[20] => flash_tristate_bridge_address[20]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[20] => Equal0.IN6
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[21] => flash_tristate_bridge_address[21]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[21] => Equal0.IN5
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[22] => flash_tristate_bridge_address[22]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[22] => Equal0.IN4
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[23] => flash_tristate_bridge_address[23]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[23] => Equal0.IN3
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[24] => flash_tristate_bridge_address[24]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[24] => Equal0.IN2
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[25] => flash_tristate_bridge_address[25]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[25] => Equal0.IN1
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[26] => Equal0.IN0
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[26] => pipeline_bridge_before_tristate_bridge_m1_requests_ext_flash_s1.IN0
pipeline_bridge_before_tristate_bridge_m1_burstcount => ~NO_FANOUT~
pipeline_bridge_before_tristate_bridge_m1_byteenable[0] => pipeline_bridge_before_tristate_bridge_m1_byteenable_ext_flash_s1.DATAB
pipeline_bridge_before_tristate_bridge_m1_byteenable[1] => pipeline_bridge_before_tristate_bridge_m1_byteenable_ext_flash_s1.DATAB
pipeline_bridge_before_tristate_bridge_m1_byteenable[2] => pipeline_bridge_before_tristate_bridge_m1_byteenable_ext_flash_s1.DATAA
pipeline_bridge_before_tristate_bridge_m1_byteenable[3] => pipeline_bridge_before_tristate_bridge_m1_byteenable_ext_flash_s1.DATAA
pipeline_bridge_before_tristate_bridge_m1_chipselect => pipeline_bridge_before_tristate_bridge_m1_requests_max2_s1.IN1
pipeline_bridge_before_tristate_bridge_m1_chipselect => pipeline_bridge_before_tristate_bridge_m1_qualified_request_max2_s1.IN0
pipeline_bridge_before_tristate_bridge_m1_chipselect => pipeline_bridge_before_tristate_bridge_m1_requests_ext_flash_s1.IN1
pipeline_bridge_before_tristate_bridge_m1_chipselect => pipeline_bridge_before_tristate_bridge_m1_qualified_request_ext_flash_s1.IN0
pipeline_bridge_before_tristate_bridge_m1_dbs_address[0] => ~NO_FANOUT~
pipeline_bridge_before_tristate_bridge_m1_dbs_address[1] => p1_flash_tristate_bridge_address[1].DATAA
pipeline_bridge_before_tristate_bridge_m1_dbs_address[1] => pipeline_bridge_before_tristate_bridge_m1_byteenable_ext_flash_s1.OUTPUTSELECT
pipeline_bridge_before_tristate_bridge_m1_dbs_address[1] => pipeline_bridge_before_tristate_bridge_m1_byteenable_ext_flash_s1.OUTPUTSELECT
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[0] => outgoing_flash_tristate_bridge_data[0].DATAA
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[1] => outgoing_flash_tristate_bridge_data[1].DATAA
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[2] => outgoing_flash_tristate_bridge_data[2].DATAA
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[3] => outgoing_flash_tristate_bridge_data[3].DATAA
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[4] => outgoing_flash_tristate_bridge_data[4].DATAA
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[5] => outgoing_flash_tristate_bridge_data[5].DATAA
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[6] => outgoing_flash_tristate_bridge_data[6].DATAA
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[7] => outgoing_flash_tristate_bridge_data[7].DATAA
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[8] => outgoing_flash_tristate_bridge_data[8].DATAA
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[9] => outgoing_flash_tristate_bridge_data[9].DATAA
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[10] => outgoing_flash_tristate_bridge_data[10].DATAA
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[11] => outgoing_flash_tristate_bridge_data[11].DATAA
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[12] => outgoing_flash_tristate_bridge_data[12].DATAA
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[13] => outgoing_flash_tristate_bridge_data[13].DATAA
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[14] => outgoing_flash_tristate_bridge_data[14].DATAA
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[15] => outgoing_flash_tristate_bridge_data[15].DATAA
pipeline_bridge_before_tristate_bridge_m1_latency_counter[0] => LessThan0.IN4
pipeline_bridge_before_tristate_bridge_m1_latency_counter[1] => LessThan0.IN3
pipeline_bridge_before_tristate_bridge_m1_read => pipeline_bridge_before_tristate_bridge_m1_qualified_request_max2_s1.IN1
pipeline_bridge_before_tristate_bridge_m1_write => pipeline_bridge_before_tristate_bridge_m1_qualified_request_ext_flash_s1.IN1
pipeline_bridge_before_tristate_bridge_m1_writedata[0] => outgoing_flash_tristate_bridge_data[0].DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[1] => outgoing_flash_tristate_bridge_data[1].DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[2] => outgoing_flash_tristate_bridge_data[2].DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[3] => outgoing_flash_tristate_bridge_data[3].DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[4] => outgoing_flash_tristate_bridge_data[4].DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[5] => outgoing_flash_tristate_bridge_data[5].DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[6] => outgoing_flash_tristate_bridge_data[6].DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[7] => outgoing_flash_tristate_bridge_data[7].DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[8] => outgoing_flash_tristate_bridge_data[8].DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[9] => outgoing_flash_tristate_bridge_data[9].DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[10] => outgoing_flash_tristate_bridge_data[10].DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[11] => outgoing_flash_tristate_bridge_data[11].DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[12] => outgoing_flash_tristate_bridge_data[12].DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[13] => outgoing_flash_tristate_bridge_data[13].DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[14] => outgoing_flash_tristate_bridge_data[14].DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[15] => outgoing_flash_tristate_bridge_data[15].DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[16] => outgoing_flash_tristate_bridge_data[16].DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[17] => outgoing_flash_tristate_bridge_data[17].DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[18] => outgoing_flash_tristate_bridge_data[18].DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[19] => outgoing_flash_tristate_bridge_data[19].DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[20] => outgoing_flash_tristate_bridge_data[20].DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[21] => outgoing_flash_tristate_bridge_data[21].DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[22] => outgoing_flash_tristate_bridge_data[22].DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[23] => outgoing_flash_tristate_bridge_data[23].DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[24] => outgoing_flash_tristate_bridge_data[24].DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[25] => outgoing_flash_tristate_bridge_data[25].DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[26] => outgoing_flash_tristate_bridge_data[26].DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[27] => outgoing_flash_tristate_bridge_data[27].DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[28] => outgoing_flash_tristate_bridge_data[28].DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[29] => outgoing_flash_tristate_bridge_data[29].DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[30] => outgoing_flash_tristate_bridge_data[30].DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[31] => outgoing_flash_tristate_bridge_data[31].DATAB
reset_n => incoming_flash_tristate_bridge_data[0]~reg0.ACLR
reset_n => incoming_flash_tristate_bridge_data[1]~reg0.ACLR
reset_n => incoming_flash_tristate_bridge_data[2]~reg0.ACLR
reset_n => incoming_flash_tristate_bridge_data[3]~reg0.ACLR
reset_n => incoming_flash_tristate_bridge_data[4]~reg0.ACLR
reset_n => incoming_flash_tristate_bridge_data[5]~reg0.ACLR
reset_n => incoming_flash_tristate_bridge_data[6]~reg0.ACLR
reset_n => incoming_flash_tristate_bridge_data[7]~reg0.ACLR
reset_n => incoming_flash_tristate_bridge_data[8]~reg0.ACLR
reset_n => incoming_flash_tristate_bridge_data[9]~reg0.ACLR
reset_n => incoming_flash_tristate_bridge_data[10]~reg0.ACLR
reset_n => incoming_flash_tristate_bridge_data[11]~reg0.ACLR
reset_n => incoming_flash_tristate_bridge_data[12]~reg0.ACLR
reset_n => incoming_flash_tristate_bridge_data[13]~reg0.ACLR
reset_n => incoming_flash_tristate_bridge_data[14]~reg0.ACLR
reset_n => incoming_flash_tristate_bridge_data[15]~reg0.ACLR
reset_n => incoming_flash_tristate_bridge_data[16]~reg0.ACLR
reset_n => incoming_flash_tristate_bridge_data[17]~reg0.ACLR
reset_n => incoming_flash_tristate_bridge_data[18]~reg0.ACLR
reset_n => incoming_flash_tristate_bridge_data[19]~reg0.ACLR
reset_n => incoming_flash_tristate_bridge_data[20]~reg0.ACLR
reset_n => incoming_flash_tristate_bridge_data[21]~reg0.ACLR
reset_n => incoming_flash_tristate_bridge_data[22]~reg0.ACLR
reset_n => incoming_flash_tristate_bridge_data[23]~reg0.ACLR
reset_n => incoming_flash_tristate_bridge_data[24]~reg0.ACLR
reset_n => incoming_flash_tristate_bridge_data[25]~reg0.ACLR
reset_n => incoming_flash_tristate_bridge_data[26]~reg0.ACLR
reset_n => incoming_flash_tristate_bridge_data[27]~reg0.ACLR
reset_n => incoming_flash_tristate_bridge_data[28]~reg0.ACLR
reset_n => incoming_flash_tristate_bridge_data[29]~reg0.ACLR
reset_n => incoming_flash_tristate_bridge_data[30]~reg0.ACLR
reset_n => incoming_flash_tristate_bridge_data[31]~reg0.ACLR
reset_n => flash_tristate_bridge_address[0]~reg0.ACLR
reset_n => flash_tristate_bridge_address[1]~reg0.ACLR
reset_n => flash_tristate_bridge_address[2]~reg0.ACLR
reset_n => flash_tristate_bridge_address[3]~reg0.ACLR
reset_n => flash_tristate_bridge_address[4]~reg0.ACLR
reset_n => flash_tristate_bridge_address[5]~reg0.ACLR
reset_n => flash_tristate_bridge_address[6]~reg0.ACLR
reset_n => flash_tristate_bridge_address[7]~reg0.ACLR
reset_n => flash_tristate_bridge_address[8]~reg0.ACLR
reset_n => flash_tristate_bridge_address[9]~reg0.ACLR
reset_n => flash_tristate_bridge_address[10]~reg0.ACLR
reset_n => flash_tristate_bridge_address[11]~reg0.ACLR
reset_n => flash_tristate_bridge_address[12]~reg0.ACLR
reset_n => flash_tristate_bridge_address[13]~reg0.ACLR
reset_n => flash_tristate_bridge_address[14]~reg0.ACLR
reset_n => flash_tristate_bridge_address[15]~reg0.ACLR
reset_n => flash_tristate_bridge_address[16]~reg0.ACLR
reset_n => flash_tristate_bridge_address[17]~reg0.ACLR
reset_n => flash_tristate_bridge_address[18]~reg0.ACLR
reset_n => flash_tristate_bridge_address[19]~reg0.ACLR
reset_n => flash_tristate_bridge_address[20]~reg0.ACLR
reset_n => flash_tristate_bridge_address[21]~reg0.ACLR
reset_n => flash_tristate_bridge_address[22]~reg0.ACLR
reset_n => flash_tristate_bridge_address[23]~reg0.ACLR
reset_n => flash_tristate_bridge_address[24]~reg0.ACLR
reset_n => flash_tristate_bridge_address[25]~reg0.ACLR
reset_n => cs_n_to_the_max2~reg0.PRESET
reset_n => d1_flash_tristate_bridge_avalon_slave_end_xfer~reg0.PRESET
reset_n => oe_n_to_the_max2~reg0.PRESET
reset_n => pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1_shift_register[0].ACLR
reset_n => pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1_shift_register[1].ACLR
reset_n => pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1_shift_register[0].ACLR
reset_n => pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1_shift_register[1].ACLR
reset_n => read_n_to_the_ext_flash~reg0.PRESET
reset_n => select_n_to_the_ext_flash~reg0.PRESET
reset_n => we_n_to_the_max2~reg0.PRESET
reset_n => write_n_to_the_ext_flash~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_outgoing_flash_tristate_bridge_data[0].ACLR
reset_n => d1_outgoing_flash_tristate_bridge_data[1].ACLR
reset_n => d1_outgoing_flash_tristate_bridge_data[2].ACLR
reset_n => d1_outgoing_flash_tristate_bridge_data[3].ACLR
reset_n => d1_outgoing_flash_tristate_bridge_data[4].ACLR
reset_n => d1_outgoing_flash_tristate_bridge_data[5].ACLR
reset_n => d1_outgoing_flash_tristate_bridge_data[6].ACLR
reset_n => d1_outgoing_flash_tristate_bridge_data[7].ACLR
reset_n => d1_outgoing_flash_tristate_bridge_data[8].ACLR
reset_n => d1_outgoing_flash_tristate_bridge_data[9].ACLR
reset_n => d1_outgoing_flash_tristate_bridge_data[10].ACLR
reset_n => d1_outgoing_flash_tristate_bridge_data[11].ACLR
reset_n => d1_outgoing_flash_tristate_bridge_data[12].ACLR
reset_n => d1_outgoing_flash_tristate_bridge_data[13].ACLR
reset_n => d1_outgoing_flash_tristate_bridge_data[14].ACLR
reset_n => d1_outgoing_flash_tristate_bridge_data[15].ACLR
reset_n => d1_outgoing_flash_tristate_bridge_data[16].ACLR
reset_n => d1_outgoing_flash_tristate_bridge_data[17].ACLR
reset_n => d1_outgoing_flash_tristate_bridge_data[18].ACLR
reset_n => d1_outgoing_flash_tristate_bridge_data[19].ACLR
reset_n => d1_outgoing_flash_tristate_bridge_data[20].ACLR
reset_n => d1_outgoing_flash_tristate_bridge_data[21].ACLR
reset_n => d1_outgoing_flash_tristate_bridge_data[22].ACLR
reset_n => d1_outgoing_flash_tristate_bridge_data[23].ACLR
reset_n => d1_outgoing_flash_tristate_bridge_data[24].ACLR
reset_n => d1_outgoing_flash_tristate_bridge_data[25].ACLR
reset_n => d1_outgoing_flash_tristate_bridge_data[26].ACLR
reset_n => d1_outgoing_flash_tristate_bridge_data[27].ACLR
reset_n => d1_outgoing_flash_tristate_bridge_data[28].ACLR
reset_n => d1_outgoing_flash_tristate_bridge_data[29].ACLR
reset_n => d1_outgoing_flash_tristate_bridge_data[30].ACLR
reset_n => d1_outgoing_flash_tristate_bridge_data[31].ACLR
reset_n => d1_in_a_write_cycle.ACLR
reset_n => max2_s1_wait_counter[0].ACLR
reset_n => max2_s1_wait_counter[1].ACLR
reset_n => max2_s1_wait_counter[2].ACLR
reset_n => max2_s1_wait_counter[3].ACLR
reset_n => ext_flash_s1_wait_counter[0].ACLR
reset_n => ext_flash_s1_wait_counter[1].ACLR
reset_n => ext_flash_s1_wait_counter[2].ACLR
reset_n => ext_flash_s1_wait_counter[3].ACLR
flash_tristate_bridge_data[0] <> flash_tristate_bridge_data[0]
flash_tristate_bridge_data[1] <> flash_tristate_bridge_data[1]
flash_tristate_bridge_data[2] <> flash_tristate_bridge_data[2]
flash_tristate_bridge_data[3] <> flash_tristate_bridge_data[3]
flash_tristate_bridge_data[4] <> flash_tristate_bridge_data[4]
flash_tristate_bridge_data[5] <> flash_tristate_bridge_data[5]
flash_tristate_bridge_data[6] <> flash_tristate_bridge_data[6]
flash_tristate_bridge_data[7] <> flash_tristate_bridge_data[7]
flash_tristate_bridge_data[8] <> flash_tristate_bridge_data[8]
flash_tristate_bridge_data[9] <> flash_tristate_bridge_data[9]
flash_tristate_bridge_data[10] <> flash_tristate_bridge_data[10]
flash_tristate_bridge_data[11] <> flash_tristate_bridge_data[11]
flash_tristate_bridge_data[12] <> flash_tristate_bridge_data[12]
flash_tristate_bridge_data[13] <> flash_tristate_bridge_data[13]
flash_tristate_bridge_data[14] <> flash_tristate_bridge_data[14]
flash_tristate_bridge_data[15] <> flash_tristate_bridge_data[15]
flash_tristate_bridge_data[16] <> flash_tristate_bridge_data[16]
flash_tristate_bridge_data[17] <> flash_tristate_bridge_data[17]
flash_tristate_bridge_data[18] <> flash_tristate_bridge_data[18]
flash_tristate_bridge_data[19] <> flash_tristate_bridge_data[19]
flash_tristate_bridge_data[20] <> flash_tristate_bridge_data[20]
flash_tristate_bridge_data[21] <> flash_tristate_bridge_data[21]
flash_tristate_bridge_data[22] <> flash_tristate_bridge_data[22]
flash_tristate_bridge_data[23] <> flash_tristate_bridge_data[23]
flash_tristate_bridge_data[24] <> flash_tristate_bridge_data[24]
flash_tristate_bridge_data[25] <> flash_tristate_bridge_data[25]
flash_tristate_bridge_data[26] <> flash_tristate_bridge_data[26]
flash_tristate_bridge_data[27] <> flash_tristate_bridge_data[27]
flash_tristate_bridge_data[28] <> flash_tristate_bridge_data[28]
flash_tristate_bridge_data[29] <> flash_tristate_bridge_data[29]
flash_tristate_bridge_data[30] <> flash_tristate_bridge_data[30]
flash_tristate_bridge_data[31] <> flash_tristate_bridge_data[31]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|high_res_timer_s1_arbitrator:the_high_res_timer_s1
clk => d1_high_res_timer_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
high_res_timer_s1_irq => high_res_timer_s1_irq_from_sa.DATAIN
high_res_timer_s1_readdata[0] => high_res_timer_s1_readdata_from_sa[0].DATAIN
high_res_timer_s1_readdata[1] => high_res_timer_s1_readdata_from_sa[1].DATAIN
high_res_timer_s1_readdata[2] => high_res_timer_s1_readdata_from_sa[2].DATAIN
high_res_timer_s1_readdata[3] => high_res_timer_s1_readdata_from_sa[3].DATAIN
high_res_timer_s1_readdata[4] => high_res_timer_s1_readdata_from_sa[4].DATAIN
high_res_timer_s1_readdata[5] => high_res_timer_s1_readdata_from_sa[5].DATAIN
high_res_timer_s1_readdata[6] => high_res_timer_s1_readdata_from_sa[6].DATAIN
high_res_timer_s1_readdata[7] => high_res_timer_s1_readdata_from_sa[7].DATAIN
high_res_timer_s1_readdata[8] => high_res_timer_s1_readdata_from_sa[8].DATAIN
high_res_timer_s1_readdata[9] => high_res_timer_s1_readdata_from_sa[9].DATAIN
high_res_timer_s1_readdata[10] => high_res_timer_s1_readdata_from_sa[10].DATAIN
high_res_timer_s1_readdata[11] => high_res_timer_s1_readdata_from_sa[11].DATAIN
high_res_timer_s1_readdata[12] => high_res_timer_s1_readdata_from_sa[12].DATAIN
high_res_timer_s1_readdata[13] => high_res_timer_s1_readdata_from_sa[13].DATAIN
high_res_timer_s1_readdata[14] => high_res_timer_s1_readdata_from_sa[14].DATAIN
high_res_timer_s1_readdata[15] => high_res_timer_s1_readdata_from_sa[15].DATAIN
reset_n => high_res_timer_s1_reset_n.DATAIN
reset_n => d1_high_res_timer_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
slow_peripheral_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[5] => Equal0.IN2
slow_peripheral_bridge_m1_address_to_slave[6] => Equal0.IN1
slow_peripheral_bridge_m1_address_to_slave[7] => Equal0.IN0
slow_peripheral_bridge_m1_latency_counter => slow_peripheral_bridge_m1_qualified_request_high_res_timer_s1.IN0
slow_peripheral_bridge_m1_nativeaddress[0] => high_res_timer_s1_address[0].DATAIN
slow_peripheral_bridge_m1_nativeaddress[1] => high_res_timer_s1_address[1].DATAIN
slow_peripheral_bridge_m1_nativeaddress[2] => high_res_timer_s1_address[2].DATAIN
slow_peripheral_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_requests_high_res_timer_s1.IN0
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_qualified_request_high_res_timer_s1.IN1
slow_peripheral_bridge_m1_read => high_res_timer_s1_in_a_read_cycle.IN1
slow_peripheral_bridge_m1_write => slow_peripheral_bridge_m1_requests_high_res_timer_s1.IN1
slow_peripheral_bridge_m1_write => high_res_timer_s1_write_n.IN1
slow_peripheral_bridge_m1_writedata[0] => high_res_timer_s1_writedata[0].DATAIN
slow_peripheral_bridge_m1_writedata[1] => high_res_timer_s1_writedata[1].DATAIN
slow_peripheral_bridge_m1_writedata[2] => high_res_timer_s1_writedata[2].DATAIN
slow_peripheral_bridge_m1_writedata[3] => high_res_timer_s1_writedata[3].DATAIN
slow_peripheral_bridge_m1_writedata[4] => high_res_timer_s1_writedata[4].DATAIN
slow_peripheral_bridge_m1_writedata[5] => high_res_timer_s1_writedata[5].DATAIN
slow_peripheral_bridge_m1_writedata[6] => high_res_timer_s1_writedata[6].DATAIN
slow_peripheral_bridge_m1_writedata[7] => high_res_timer_s1_writedata[7].DATAIN
slow_peripheral_bridge_m1_writedata[8] => high_res_timer_s1_writedata[8].DATAIN
slow_peripheral_bridge_m1_writedata[9] => high_res_timer_s1_writedata[9].DATAIN
slow_peripheral_bridge_m1_writedata[10] => high_res_timer_s1_writedata[10].DATAIN
slow_peripheral_bridge_m1_writedata[11] => high_res_timer_s1_writedata[11].DATAIN
slow_peripheral_bridge_m1_writedata[12] => high_res_timer_s1_writedata[12].DATAIN
slow_peripheral_bridge_m1_writedata[13] => high_res_timer_s1_writedata[13].DATAIN
slow_peripheral_bridge_m1_writedata[14] => high_res_timer_s1_writedata[14].DATAIN
slow_peripheral_bridge_m1_writedata[15] => high_res_timer_s1_writedata[15].DATAIN
slow_peripheral_bridge_m1_writedata[16] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[17] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[18] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[19] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[20] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[21] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[22] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[23] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[24] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[25] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[26] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[27] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[28] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[29] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[30] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[31] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|high_res_timer:the_high_res_timer
address[0] => Equal1.IN30
address[0] => Equal2.IN60
address[0] => Equal3.IN30
address[0] => Equal4.IN60
address[0] => Equal5.IN60
address[0] => Equal6.IN31
address[1] => Equal1.IN60
address[1] => Equal2.IN59
address[1] => Equal3.IN29
address[1] => Equal4.IN29
address[1] => Equal5.IN30
address[1] => Equal6.IN30
address[2] => Equal1.IN29
address[2] => Equal2.IN29
address[2] => Equal3.IN60
address[2] => Equal4.IN59
address[2] => Equal5.IN29
address[2] => Equal6.IN29
chipselect => period_l_wr_strobe.IN0
clk => control_register[0].CLK
clk => control_register[1].CLK
clk => control_register[2].CLK
clk => control_register[3].CLK
clk => counter_snapshot[0].CLK
clk => counter_snapshot[1].CLK
clk => counter_snapshot[2].CLK
clk => counter_snapshot[3].CLK
clk => counter_snapshot[4].CLK
clk => counter_snapshot[5].CLK
clk => counter_snapshot[6].CLK
clk => counter_snapshot[7].CLK
clk => counter_snapshot[8].CLK
clk => counter_snapshot[9].CLK
clk => counter_snapshot[10].CLK
clk => counter_snapshot[11].CLK
clk => counter_snapshot[12].CLK
clk => counter_snapshot[13].CLK
clk => counter_snapshot[14].CLK
clk => counter_snapshot[15].CLK
clk => counter_snapshot[16].CLK
clk => counter_snapshot[17].CLK
clk => counter_snapshot[18].CLK
clk => counter_snapshot[19].CLK
clk => counter_snapshot[20].CLK
clk => counter_snapshot[21].CLK
clk => counter_snapshot[22].CLK
clk => counter_snapshot[23].CLK
clk => counter_snapshot[24].CLK
clk => counter_snapshot[25].CLK
clk => counter_snapshot[26].CLK
clk => counter_snapshot[27].CLK
clk => counter_snapshot[28].CLK
clk => counter_snapshot[29].CLK
clk => counter_snapshot[30].CLK
clk => counter_snapshot[31].CLK
clk => period_h_register[0].CLK
clk => period_h_register[1].CLK
clk => period_h_register[2].CLK
clk => period_h_register[3].CLK
clk => period_h_register[4].CLK
clk => period_h_register[5].CLK
clk => period_h_register[6].CLK
clk => period_h_register[7].CLK
clk => period_h_register[8].CLK
clk => period_h_register[9].CLK
clk => period_h_register[10].CLK
clk => period_h_register[11].CLK
clk => period_h_register[12].CLK
clk => period_h_register[13].CLK
clk => period_h_register[14].CLK
clk => period_h_register[15].CLK
clk => period_l_register[0].CLK
clk => period_l_register[1].CLK
clk => period_l_register[2].CLK
clk => period_l_register[3].CLK
clk => period_l_register[4].CLK
clk => period_l_register[5].CLK
clk => period_l_register[6].CLK
clk => period_l_register[7].CLK
clk => period_l_register[8].CLK
clk => period_l_register[9].CLK
clk => period_l_register[10].CLK
clk => period_l_register[11].CLK
clk => period_l_register[12].CLK
clk => period_l_register[13].CLK
clk => period_l_register[14].CLK
clk => period_l_register[15].CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => timeout_occurred.CLK
clk => delayed_unxcounter_is_zeroxx0.CLK
clk => counter_is_running.CLK
clk => force_reload.CLK
clk => internal_counter[0].CLK
clk => internal_counter[1].CLK
clk => internal_counter[2].CLK
clk => internal_counter[3].CLK
clk => internal_counter[4].CLK
clk => internal_counter[5].CLK
clk => internal_counter[6].CLK
clk => internal_counter[7].CLK
clk => internal_counter[8].CLK
clk => internal_counter[9].CLK
clk => internal_counter[10].CLK
clk => internal_counter[11].CLK
clk => internal_counter[12].CLK
clk => internal_counter[13].CLK
clk => internal_counter[14].CLK
clk => internal_counter[15].CLK
clk => internal_counter[16].CLK
clk => internal_counter[17].CLK
clk => internal_counter[18].CLK
clk => internal_counter[19].CLK
clk => internal_counter[20].CLK
clk => internal_counter[21].CLK
clk => internal_counter[22].CLK
clk => internal_counter[23].CLK
clk => internal_counter[24].CLK
clk => internal_counter[25].CLK
clk => internal_counter[26].CLK
clk => internal_counter[27].CLK
clk => internal_counter[28].CLK
clk => internal_counter[29].CLK
clk => internal_counter[30].CLK
clk => internal_counter[31].CLK
reset_n => internal_counter[0].PRESET
reset_n => internal_counter[1].PRESET
reset_n => internal_counter[2].PRESET
reset_n => internal_counter[3].ACLR
reset_n => internal_counter[4].PRESET
reset_n => internal_counter[5].ACLR
reset_n => internal_counter[6].PRESET
reset_n => internal_counter[7].ACLR
reset_n => internal_counter[8].ACLR
reset_n => internal_counter[9].PRESET
reset_n => internal_counter[10].ACLR
reset_n => internal_counter[11].ACLR
reset_n => internal_counter[12].ACLR
reset_n => internal_counter[13].ACLR
reset_n => internal_counter[14].ACLR
reset_n => internal_counter[15].ACLR
reset_n => internal_counter[16].ACLR
reset_n => internal_counter[17].ACLR
reset_n => internal_counter[18].ACLR
reset_n => internal_counter[19].ACLR
reset_n => internal_counter[20].ACLR
reset_n => internal_counter[21].ACLR
reset_n => internal_counter[22].ACLR
reset_n => internal_counter[23].ACLR
reset_n => internal_counter[24].ACLR
reset_n => internal_counter[25].ACLR
reset_n => internal_counter[26].ACLR
reset_n => internal_counter[27].ACLR
reset_n => internal_counter[28].ACLR
reset_n => internal_counter[29].ACLR
reset_n => internal_counter[30].ACLR
reset_n => internal_counter[31].ACLR
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => force_reload.ACLR
reset_n => counter_is_running.ACLR
reset_n => delayed_unxcounter_is_zeroxx0.ACLR
reset_n => timeout_occurred.ACLR
reset_n => period_l_register[0].PRESET
reset_n => period_l_register[1].PRESET
reset_n => period_l_register[2].PRESET
reset_n => period_l_register[3].ACLR
reset_n => period_l_register[4].PRESET
reset_n => period_l_register[5].ACLR
reset_n => period_l_register[6].PRESET
reset_n => period_l_register[7].ACLR
reset_n => period_l_register[8].ACLR
reset_n => period_l_register[9].PRESET
reset_n => period_l_register[10].ACLR
reset_n => period_l_register[11].ACLR
reset_n => period_l_register[12].ACLR
reset_n => period_l_register[13].ACLR
reset_n => period_l_register[14].ACLR
reset_n => period_l_register[15].ACLR
reset_n => period_h_register[0].ACLR
reset_n => period_h_register[1].ACLR
reset_n => period_h_register[2].ACLR
reset_n => period_h_register[3].ACLR
reset_n => period_h_register[4].ACLR
reset_n => period_h_register[5].ACLR
reset_n => period_h_register[6].ACLR
reset_n => period_h_register[7].ACLR
reset_n => period_h_register[8].ACLR
reset_n => period_h_register[9].ACLR
reset_n => period_h_register[10].ACLR
reset_n => period_h_register[11].ACLR
reset_n => period_h_register[12].ACLR
reset_n => period_h_register[13].ACLR
reset_n => period_h_register[14].ACLR
reset_n => period_h_register[15].ACLR
reset_n => control_register[0].ACLR
reset_n => control_register[1].ACLR
reset_n => control_register[2].ACLR
reset_n => control_register[3].ACLR
reset_n => counter_snapshot[0].ACLR
reset_n => counter_snapshot[1].ACLR
reset_n => counter_snapshot[2].ACLR
reset_n => counter_snapshot[3].ACLR
reset_n => counter_snapshot[4].ACLR
reset_n => counter_snapshot[5].ACLR
reset_n => counter_snapshot[6].ACLR
reset_n => counter_snapshot[7].ACLR
reset_n => counter_snapshot[8].ACLR
reset_n => counter_snapshot[9].ACLR
reset_n => counter_snapshot[10].ACLR
reset_n => counter_snapshot[11].ACLR
reset_n => counter_snapshot[12].ACLR
reset_n => counter_snapshot[13].ACLR
reset_n => counter_snapshot[14].ACLR
reset_n => counter_snapshot[15].ACLR
reset_n => counter_snapshot[16].ACLR
reset_n => counter_snapshot[17].ACLR
reset_n => counter_snapshot[18].ACLR
reset_n => counter_snapshot[19].ACLR
reset_n => counter_snapshot[20].ACLR
reset_n => counter_snapshot[21].ACLR
reset_n => counter_snapshot[22].ACLR
reset_n => counter_snapshot[23].ACLR
reset_n => counter_snapshot[24].ACLR
reset_n => counter_snapshot[25].ACLR
reset_n => counter_snapshot[26].ACLR
reset_n => counter_snapshot[27].ACLR
reset_n => counter_snapshot[28].ACLR
reset_n => counter_snapshot[29].ACLR
reset_n => counter_snapshot[30].ACLR
reset_n => counter_snapshot[31].ACLR
write_n => period_l_wr_strobe.IN1
writedata[0] => period_l_register[0].DATAIN
writedata[0] => control_register[0].DATAIN
writedata[0] => period_h_register[0].DATAIN
writedata[1] => period_l_register[1].DATAIN
writedata[1] => period_h_register[1].DATAIN
writedata[1] => control_register[1].DATAIN
writedata[2] => start_strobe.IN1
writedata[2] => period_l_register[2].DATAIN
writedata[2] => period_h_register[2].DATAIN
writedata[2] => control_register[2].DATAIN
writedata[3] => stop_strobe.IN1
writedata[3] => period_l_register[3].DATAIN
writedata[3] => period_h_register[3].DATAIN
writedata[3] => control_register[3].DATAIN
writedata[4] => period_l_register[4].DATAIN
writedata[4] => period_h_register[4].DATAIN
writedata[5] => period_l_register[5].DATAIN
writedata[5] => period_h_register[5].DATAIN
writedata[6] => period_l_register[6].DATAIN
writedata[6] => period_h_register[6].DATAIN
writedata[7] => period_l_register[7].DATAIN
writedata[7] => period_h_register[7].DATAIN
writedata[8] => period_l_register[8].DATAIN
writedata[8] => period_h_register[8].DATAIN
writedata[9] => period_l_register[9].DATAIN
writedata[9] => period_h_register[9].DATAIN
writedata[10] => period_l_register[10].DATAIN
writedata[10] => period_h_register[10].DATAIN
writedata[11] => period_l_register[11].DATAIN
writedata[11] => period_h_register[11].DATAIN
writedata[12] => period_l_register[12].DATAIN
writedata[12] => period_h_register[12].DATAIN
writedata[13] => period_l_register[13].DATAIN
writedata[13] => period_h_register[13].DATAIN
writedata[14] => period_l_register[14].DATAIN
writedata[14] => period_h_register[14].DATAIN
writedata[15] => period_l_register[15].DATAIN
writedata[15] => period_h_register[15].DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave
clk => d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.CLK
jtag_uart_avalon_jtag_slave_dataavailable => jtag_uart_avalon_jtag_slave_dataavailable_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_irq => jtag_uart_avalon_jtag_slave_irq_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_readdata[0] => jtag_uart_avalon_jtag_slave_readdata_from_sa[0].DATAIN
jtag_uart_avalon_jtag_slave_readdata[1] => jtag_uart_avalon_jtag_slave_readdata_from_sa[1].DATAIN
jtag_uart_avalon_jtag_slave_readdata[2] => jtag_uart_avalon_jtag_slave_readdata_from_sa[2].DATAIN
jtag_uart_avalon_jtag_slave_readdata[3] => jtag_uart_avalon_jtag_slave_readdata_from_sa[3].DATAIN
jtag_uart_avalon_jtag_slave_readdata[4] => jtag_uart_avalon_jtag_slave_readdata_from_sa[4].DATAIN
jtag_uart_avalon_jtag_slave_readdata[5] => jtag_uart_avalon_jtag_slave_readdata_from_sa[5].DATAIN
jtag_uart_avalon_jtag_slave_readdata[6] => jtag_uart_avalon_jtag_slave_readdata_from_sa[6].DATAIN
jtag_uart_avalon_jtag_slave_readdata[7] => jtag_uart_avalon_jtag_slave_readdata_from_sa[7].DATAIN
jtag_uart_avalon_jtag_slave_readdata[8] => jtag_uart_avalon_jtag_slave_readdata_from_sa[8].DATAIN
jtag_uart_avalon_jtag_slave_readdata[9] => jtag_uart_avalon_jtag_slave_readdata_from_sa[9].DATAIN
jtag_uart_avalon_jtag_slave_readdata[10] => jtag_uart_avalon_jtag_slave_readdata_from_sa[10].DATAIN
jtag_uart_avalon_jtag_slave_readdata[11] => jtag_uart_avalon_jtag_slave_readdata_from_sa[11].DATAIN
jtag_uart_avalon_jtag_slave_readdata[12] => jtag_uart_avalon_jtag_slave_readdata_from_sa[12].DATAIN
jtag_uart_avalon_jtag_slave_readdata[13] => jtag_uart_avalon_jtag_slave_readdata_from_sa[13].DATAIN
jtag_uart_avalon_jtag_slave_readdata[14] => jtag_uart_avalon_jtag_slave_readdata_from_sa[14].DATAIN
jtag_uart_avalon_jtag_slave_readdata[15] => jtag_uart_avalon_jtag_slave_readdata_from_sa[15].DATAIN
jtag_uart_avalon_jtag_slave_readdata[16] => jtag_uart_avalon_jtag_slave_readdata_from_sa[16].DATAIN
jtag_uart_avalon_jtag_slave_readdata[17] => jtag_uart_avalon_jtag_slave_readdata_from_sa[17].DATAIN
jtag_uart_avalon_jtag_slave_readdata[18] => jtag_uart_avalon_jtag_slave_readdata_from_sa[18].DATAIN
jtag_uart_avalon_jtag_slave_readdata[19] => jtag_uart_avalon_jtag_slave_readdata_from_sa[19].DATAIN
jtag_uart_avalon_jtag_slave_readdata[20] => jtag_uart_avalon_jtag_slave_readdata_from_sa[20].DATAIN
jtag_uart_avalon_jtag_slave_readdata[21] => jtag_uart_avalon_jtag_slave_readdata_from_sa[21].DATAIN
jtag_uart_avalon_jtag_slave_readdata[22] => jtag_uart_avalon_jtag_slave_readdata_from_sa[22].DATAIN
jtag_uart_avalon_jtag_slave_readdata[23] => jtag_uart_avalon_jtag_slave_readdata_from_sa[23].DATAIN
jtag_uart_avalon_jtag_slave_readdata[24] => jtag_uart_avalon_jtag_slave_readdata_from_sa[24].DATAIN
jtag_uart_avalon_jtag_slave_readdata[25] => jtag_uart_avalon_jtag_slave_readdata_from_sa[25].DATAIN
jtag_uart_avalon_jtag_slave_readdata[26] => jtag_uart_avalon_jtag_slave_readdata_from_sa[26].DATAIN
jtag_uart_avalon_jtag_slave_readdata[27] => jtag_uart_avalon_jtag_slave_readdata_from_sa[27].DATAIN
jtag_uart_avalon_jtag_slave_readdata[28] => jtag_uart_avalon_jtag_slave_readdata_from_sa[28].DATAIN
jtag_uart_avalon_jtag_slave_readdata[29] => jtag_uart_avalon_jtag_slave_readdata_from_sa[29].DATAIN
jtag_uart_avalon_jtag_slave_readdata[30] => jtag_uart_avalon_jtag_slave_readdata_from_sa[30].DATAIN
jtag_uart_avalon_jtag_slave_readdata[31] => jtag_uart_avalon_jtag_slave_readdata_from_sa[31].DATAIN
jtag_uart_avalon_jtag_slave_readyfordata => jtag_uart_avalon_jtag_slave_readyfordata_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waits_for_read.IN1
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waits_for_write.IN1
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waitrequest_from_sa.DATAIN
reset_n => jtag_uart_avalon_jtag_slave_reset_n.DATAIN
reset_n => d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.PRESET
slow_peripheral_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[3] => Equal0.IN4
slow_peripheral_bridge_m1_address_to_slave[4] => Equal0.IN3
slow_peripheral_bridge_m1_address_to_slave[5] => Equal0.IN2
slow_peripheral_bridge_m1_address_to_slave[6] => Equal0.IN1
slow_peripheral_bridge_m1_address_to_slave[7] => Equal0.IN0
slow_peripheral_bridge_m1_latency_counter => slow_peripheral_bridge_m1_qualified_request_jtag_uart_avalon_jtag_slave.IN0
slow_peripheral_bridge_m1_nativeaddress[0] => jtag_uart_avalon_jtag_slave_address.DATAIN
slow_peripheral_bridge_m1_nativeaddress[1] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_requests_jtag_uart_avalon_jtag_slave.IN0
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_qualified_request_jtag_uart_avalon_jtag_slave.IN1
slow_peripheral_bridge_m1_read => jtag_uart_avalon_jtag_slave_in_a_read_cycle.IN1
slow_peripheral_bridge_m1_write => slow_peripheral_bridge_m1_requests_jtag_uart_avalon_jtag_slave.IN1
slow_peripheral_bridge_m1_write => jtag_uart_avalon_jtag_slave_in_a_write_cycle.IN1
slow_peripheral_bridge_m1_writedata[0] => jtag_uart_avalon_jtag_slave_writedata[0].DATAIN
slow_peripheral_bridge_m1_writedata[1] => jtag_uart_avalon_jtag_slave_writedata[1].DATAIN
slow_peripheral_bridge_m1_writedata[2] => jtag_uart_avalon_jtag_slave_writedata[2].DATAIN
slow_peripheral_bridge_m1_writedata[3] => jtag_uart_avalon_jtag_slave_writedata[3].DATAIN
slow_peripheral_bridge_m1_writedata[4] => jtag_uart_avalon_jtag_slave_writedata[4].DATAIN
slow_peripheral_bridge_m1_writedata[5] => jtag_uart_avalon_jtag_slave_writedata[5].DATAIN
slow_peripheral_bridge_m1_writedata[6] => jtag_uart_avalon_jtag_slave_writedata[6].DATAIN
slow_peripheral_bridge_m1_writedata[7] => jtag_uart_avalon_jtag_slave_writedata[7].DATAIN
slow_peripheral_bridge_m1_writedata[8] => jtag_uart_avalon_jtag_slave_writedata[8].DATAIN
slow_peripheral_bridge_m1_writedata[9] => jtag_uart_avalon_jtag_slave_writedata[9].DATAIN
slow_peripheral_bridge_m1_writedata[10] => jtag_uart_avalon_jtag_slave_writedata[10].DATAIN
slow_peripheral_bridge_m1_writedata[11] => jtag_uart_avalon_jtag_slave_writedata[11].DATAIN
slow_peripheral_bridge_m1_writedata[12] => jtag_uart_avalon_jtag_slave_writedata[12].DATAIN
slow_peripheral_bridge_m1_writedata[13] => jtag_uart_avalon_jtag_slave_writedata[13].DATAIN
slow_peripheral_bridge_m1_writedata[14] => jtag_uart_avalon_jtag_slave_writedata[14].DATAIN
slow_peripheral_bridge_m1_writedata[15] => jtag_uart_avalon_jtag_slave_writedata[15].DATAIN
slow_peripheral_bridge_m1_writedata[16] => jtag_uart_avalon_jtag_slave_writedata[16].DATAIN
slow_peripheral_bridge_m1_writedata[17] => jtag_uart_avalon_jtag_slave_writedata[17].DATAIN
slow_peripheral_bridge_m1_writedata[18] => jtag_uart_avalon_jtag_slave_writedata[18].DATAIN
slow_peripheral_bridge_m1_writedata[19] => jtag_uart_avalon_jtag_slave_writedata[19].DATAIN
slow_peripheral_bridge_m1_writedata[20] => jtag_uart_avalon_jtag_slave_writedata[20].DATAIN
slow_peripheral_bridge_m1_writedata[21] => jtag_uart_avalon_jtag_slave_writedata[21].DATAIN
slow_peripheral_bridge_m1_writedata[22] => jtag_uart_avalon_jtag_slave_writedata[22].DATAIN
slow_peripheral_bridge_m1_writedata[23] => jtag_uart_avalon_jtag_slave_writedata[23].DATAIN
slow_peripheral_bridge_m1_writedata[24] => jtag_uart_avalon_jtag_slave_writedata[24].DATAIN
slow_peripheral_bridge_m1_writedata[25] => jtag_uart_avalon_jtag_slave_writedata[25].DATAIN
slow_peripheral_bridge_m1_writedata[26] => jtag_uart_avalon_jtag_slave_writedata[26].DATAIN
slow_peripheral_bridge_m1_writedata[27] => jtag_uart_avalon_jtag_slave_writedata[27].DATAIN
slow_peripheral_bridge_m1_writedata[28] => jtag_uart_avalon_jtag_slave_writedata[28].DATAIN
slow_peripheral_bridge_m1_writedata[29] => jtag_uart_avalon_jtag_slave_writedata[29].DATAIN
slow_peripheral_bridge_m1_writedata[30] => jtag_uart_avalon_jtag_slave_writedata[30].DATAIN
slow_peripheral_bridge_m1_writedata[31] => jtag_uart_avalon_jtag_slave_writedata[31].DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart
av_address => ien_AF.OUTPUTSELECT
av_address => ien_AE.OUTPUTSELECT
av_address => ac.OUTPUTSELECT
av_address => fifo_wr.OUTPUTSELECT
av_address => woverflow.OUTPUTSELECT
av_address => rvalid.OUTPUTSELECT
av_address => read_0.DATAB
av_address => fifo_rd.IN1
av_chipselect => av_waitrequest.IN1
av_chipselect => always2.IN0
av_chipselect => always2.IN0
av_chipselect => fifo_rd.IN0
av_read_n => always2.IN1
av_read_n => av_waitrequest.IN0
av_read_n => fifo_rd.IN1
av_write_n => always2.IN1
av_write_n => av_waitrequest.IN1
av_writedata[0] => fifo_wdata[0].IN1
av_writedata[1] => fifo_wdata[1].IN1
av_writedata[2] => fifo_wdata[2].IN1
av_writedata[3] => fifo_wdata[3].IN1
av_writedata[4] => fifo_wdata[4].IN1
av_writedata[5] => fifo_wdata[5].IN1
av_writedata[6] => fifo_wdata[6].IN1
av_writedata[7] => fifo_wdata[7].IN1
av_writedata[8] => ~NO_FANOUT~
av_writedata[9] => ~NO_FANOUT~
av_writedata[10] => always2.IN1
av_writedata[11] => ~NO_FANOUT~
av_writedata[12] => ~NO_FANOUT~
av_writedata[13] => ~NO_FANOUT~
av_writedata[14] => ~NO_FANOUT~
av_writedata[15] => ~NO_FANOUT~
av_writedata[16] => ~NO_FANOUT~
av_writedata[17] => ~NO_FANOUT~
av_writedata[18] => ~NO_FANOUT~
av_writedata[19] => ~NO_FANOUT~
av_writedata[20] => ~NO_FANOUT~
av_writedata[21] => ~NO_FANOUT~
av_writedata[22] => ~NO_FANOUT~
av_writedata[23] => ~NO_FANOUT~
av_writedata[24] => ~NO_FANOUT~
av_writedata[25] => ~NO_FANOUT~
av_writedata[26] => ~NO_FANOUT~
av_writedata[27] => ~NO_FANOUT~
av_writedata[28] => ~NO_FANOUT~
av_writedata[29] => ~NO_FANOUT~
av_writedata[30] => ~NO_FANOUT~
av_writedata[31] => ~NO_FANOUT~
clk => clk.IN3
rst_n => rst_n.IN2


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w
clk => clk.IN1
fifo_clear => fifo_clear.IN1
fifo_wdata[0] => fifo_wdata[0].IN1
fifo_wdata[1] => fifo_wdata[1].IN1
fifo_wdata[2] => fifo_wdata[2].IN1
fifo_wdata[3] => fifo_wdata[3].IN1
fifo_wdata[4] => fifo_wdata[4].IN1
fifo_wdata[5] => fifo_wdata[5].IN1
fifo_wdata[6] => fifo_wdata[6].IN1
fifo_wdata[7] => fifo_wdata[7].IN1
fifo_wr => fifo_wr.IN1
rd_wfifo => rd_wfifo.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
data[0] => a_fffifo:subfifo.data[0]
data[1] => a_fffifo:subfifo.data[1]
data[2] => a_fffifo:subfifo.data[2]
data[3] => a_fffifo:subfifo.data[3]
data[4] => a_fffifo:subfifo.data[4]
data[5] => a_fffifo:subfifo.data[5]
data[6] => a_fffifo:subfifo.data[6]
data[7] => a_fffifo:subfifo.data[7]
wrreq => a_fffifo:subfifo.wreq
rdreq => a_fffifo:subfifo.rreq
clock => a_fffifo:subfifo.clock
aclr => a_fffifo:subfifo.aclr
sclr => a_fffifo:subfifo.sclr


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo
data[0] => lpm_ff:last_data_node[1].data[0]
data[1] => lpm_ff:last_data_node[1].data[1]
data[2] => lpm_ff:last_data_node[1].data[2]
data[3] => lpm_ff:last_data_node[1].data[3]
data[4] => lpm_ff:last_data_node[1].data[4]
data[5] => lpm_ff:last_data_node[1].data[5]
data[6] => lpm_ff:last_data_node[1].data[6]
data[7] => lpm_ff:last_data_node[1].data[7]
wreq => a_fefifo:fifo_state.wreq
wreq => lpm_ff:last_data_node[7].enable
wreq => lpm_ff:last_data_node[6].enable
wreq => lpm_ff:last_data_node[5].enable
wreq => lpm_ff:last_data_node[4].enable
wreq => lpm_ff:last_data_node[3].enable
wreq => lpm_ff:last_data_node[2].enable
wreq => lpm_ff:last_data_node[1].enable
wreq => lpm_ff:last_data_node[0].enable
wreq => _.IN1
wreq => lpm_counter:rd_ptr.updown
rreq => a_fefifo:fifo_state.rreq
rreq => _.IN0
rreq => lpm_ff:output_buffer.enable
clock => lpm_ff:last_data_node[7].clock
clock => lpm_ff:last_data_node[6].clock
clock => lpm_ff:last_data_node[5].clock
clock => lpm_ff:last_data_node[4].clock
clock => lpm_ff:last_data_node[3].clock
clock => lpm_ff:last_data_node[2].clock
clock => lpm_ff:last_data_node[1].clock
clock => lpm_ff:last_data_node[0].clock
clock => lpm_counter:rd_ptr.clock
clock => lpm_ff:output_buffer.clock
clock => a_fefifo:fifo_state.clock
aclr => a_fefifo:fifo_state.aclr
aclr => lpm_ff:last_data_node[7].aclr
aclr => lpm_ff:last_data_node[6].aclr
aclr => lpm_ff:last_data_node[5].aclr
aclr => lpm_ff:last_data_node[4].aclr
aclr => lpm_ff:last_data_node[3].aclr
aclr => lpm_ff:last_data_node[2].aclr
aclr => lpm_ff:last_data_node[1].aclr
aclr => lpm_ff:last_data_node[0].aclr
aclr => lpm_counter:rd_ptr.aclr
aclr => lpm_ff:output_buffer.aclr
sclr => lpm_counter:rd_ptr.sclr
sclr => a_fefifo:fifo_state.sclr
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
data[0][0] => mux_dqc:auto_generated.data[0]
data[0][1] => mux_dqc:auto_generated.data[1]
data[0][2] => mux_dqc:auto_generated.data[2]
data[0][3] => mux_dqc:auto_generated.data[3]
data[0][4] => mux_dqc:auto_generated.data[4]
data[0][5] => mux_dqc:auto_generated.data[5]
data[0][6] => mux_dqc:auto_generated.data[6]
data[0][7] => mux_dqc:auto_generated.data[7]
data[1][0] => mux_dqc:auto_generated.data[8]
data[1][1] => mux_dqc:auto_generated.data[9]
data[1][2] => mux_dqc:auto_generated.data[10]
data[1][3] => mux_dqc:auto_generated.data[11]
data[1][4] => mux_dqc:auto_generated.data[12]
data[1][5] => mux_dqc:auto_generated.data[13]
data[1][6] => mux_dqc:auto_generated.data[14]
data[1][7] => mux_dqc:auto_generated.data[15]
data[2][0] => mux_dqc:auto_generated.data[16]
data[2][1] => mux_dqc:auto_generated.data[17]
data[2][2] => mux_dqc:auto_generated.data[18]
data[2][3] => mux_dqc:auto_generated.data[19]
data[2][4] => mux_dqc:auto_generated.data[20]
data[2][5] => mux_dqc:auto_generated.data[21]
data[2][6] => mux_dqc:auto_generated.data[22]
data[2][7] => mux_dqc:auto_generated.data[23]
data[3][0] => mux_dqc:auto_generated.data[24]
data[3][1] => mux_dqc:auto_generated.data[25]
data[3][2] => mux_dqc:auto_generated.data[26]
data[3][3] => mux_dqc:auto_generated.data[27]
data[3][4] => mux_dqc:auto_generated.data[28]
data[3][5] => mux_dqc:auto_generated.data[29]
data[3][6] => mux_dqc:auto_generated.data[30]
data[3][7] => mux_dqc:auto_generated.data[31]
data[4][0] => mux_dqc:auto_generated.data[32]
data[4][1] => mux_dqc:auto_generated.data[33]
data[4][2] => mux_dqc:auto_generated.data[34]
data[4][3] => mux_dqc:auto_generated.data[35]
data[4][4] => mux_dqc:auto_generated.data[36]
data[4][5] => mux_dqc:auto_generated.data[37]
data[4][6] => mux_dqc:auto_generated.data[38]
data[4][7] => mux_dqc:auto_generated.data[39]
data[5][0] => mux_dqc:auto_generated.data[40]
data[5][1] => mux_dqc:auto_generated.data[41]
data[5][2] => mux_dqc:auto_generated.data[42]
data[5][3] => mux_dqc:auto_generated.data[43]
data[5][4] => mux_dqc:auto_generated.data[44]
data[5][5] => mux_dqc:auto_generated.data[45]
data[5][6] => mux_dqc:auto_generated.data[46]
data[5][7] => mux_dqc:auto_generated.data[47]
data[6][0] => mux_dqc:auto_generated.data[48]
data[6][1] => mux_dqc:auto_generated.data[49]
data[6][2] => mux_dqc:auto_generated.data[50]
data[6][3] => mux_dqc:auto_generated.data[51]
data[6][4] => mux_dqc:auto_generated.data[52]
data[6][5] => mux_dqc:auto_generated.data[53]
data[6][6] => mux_dqc:auto_generated.data[54]
data[6][7] => mux_dqc:auto_generated.data[55]
data[7][0] => mux_dqc:auto_generated.data[56]
data[7][1] => mux_dqc:auto_generated.data[57]
data[7][2] => mux_dqc:auto_generated.data[58]
data[7][3] => mux_dqc:auto_generated.data[59]
data[7][4] => mux_dqc:auto_generated.data[60]
data[7][5] => mux_dqc:auto_generated.data[61]
data[7][6] => mux_dqc:auto_generated.data[62]
data[7][7] => mux_dqc:auto_generated.data[63]
sel[0] => mux_dqc:auto_generated.sel[0]
sel[1] => mux_dqc:auto_generated.sel[1]
sel[2] => mux_dqc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_dqc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[7].IN0
sel[2] => _.IN0
sel[2] => result_node[6].IN0
sel[2] => _.IN0
sel[2] => result_node[5].IN0
sel[2] => _.IN0
sel[2] => result_node[4].IN0
sel[2] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr
clock => cntr_p9f:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_p9f:auto_generated.cnt_en
updown => cntr_p9f:auto_generated.updown
aclr => cntr_p9f:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_p9f:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_p9f:auto_generated
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:output_buffer
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state
usedw_in[0] => lpm_compare:is_almost_empty_compare.dataa[0]
usedw_in[0] => lpm_compare:is_almost_full_compare.dataa[0]
usedw_in[0] => usedw_out[0].IN0
usedw_in[1] => lpm_compare:is_almost_empty_compare.dataa[1]
usedw_in[1] => lpm_compare:is_almost_full_compare.dataa[1]
usedw_in[1] => usedw_out[1].IN0
usedw_in[2] => lpm_compare:is_almost_empty_compare.dataa[2]
usedw_in[2] => lpm_compare:is_almost_full_compare.dataa[2]
usedw_in[2] => usedw_out[2].IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
clock => sm_emptyfull.IN1
aclr => sm_emptyfull.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
usedw_is_1 => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
dataa[0] => cmpr_vdg:auto_generated.dataa[0]
dataa[1] => cmpr_vdg:auto_generated.dataa[1]
dataa[2] => cmpr_vdg:auto_generated.dataa[2]
datab[0] => cmpr_vdg:auto_generated.datab[0]
datab[1] => cmpr_vdg:auto_generated.datab[1]
datab[2] => cmpr_vdg:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_vdg:auto_generated
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
dataa[0] => cmpr_vdg:auto_generated.dataa[0]
dataa[1] => cmpr_vdg:auto_generated.dataa[1]
dataa[2] => cmpr_vdg:auto_generated.dataa[2]
datab[0] => cmpr_vdg:auto_generated.datab[0]
datab[1] => cmpr_vdg:auto_generated.datab[1]
datab[2] => cmpr_vdg:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_vdg:auto_generated
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r
clk => clk.IN1
fifo_clear => fifo_clear.IN1
fifo_rd => fifo_rd.IN1
rst_n => ~NO_FANOUT~
t_dat[0] => t_dat[0].IN1
t_dat[1] => t_dat[1].IN1
t_dat[2] => t_dat[2].IN1
t_dat[3] => t_dat[3].IN1
t_dat[4] => t_dat[4].IN1
t_dat[5] => t_dat[5].IN1
t_dat[6] => t_dat[6].IN1
t_dat[7] => t_dat[7].IN1
wr_rfifo => wr_rfifo.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
data[0] => a_fffifo:subfifo.data[0]
data[1] => a_fffifo:subfifo.data[1]
data[2] => a_fffifo:subfifo.data[2]
data[3] => a_fffifo:subfifo.data[3]
data[4] => a_fffifo:subfifo.data[4]
data[5] => a_fffifo:subfifo.data[5]
data[6] => a_fffifo:subfifo.data[6]
data[7] => a_fffifo:subfifo.data[7]
wrreq => a_fffifo:subfifo.wreq
rdreq => a_fffifo:subfifo.rreq
clock => a_fffifo:subfifo.clock
aclr => a_fffifo:subfifo.aclr
sclr => a_fffifo:subfifo.sclr


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo
data[0] => lpm_ff:last_data_node[1].data[0]
data[1] => lpm_ff:last_data_node[1].data[1]
data[2] => lpm_ff:last_data_node[1].data[2]
data[3] => lpm_ff:last_data_node[1].data[3]
data[4] => lpm_ff:last_data_node[1].data[4]
data[5] => lpm_ff:last_data_node[1].data[5]
data[6] => lpm_ff:last_data_node[1].data[6]
data[7] => lpm_ff:last_data_node[1].data[7]
wreq => a_fefifo:fifo_state.wreq
wreq => lpm_ff:last_data_node[7].enable
wreq => lpm_ff:last_data_node[6].enable
wreq => lpm_ff:last_data_node[5].enable
wreq => lpm_ff:last_data_node[4].enable
wreq => lpm_ff:last_data_node[3].enable
wreq => lpm_ff:last_data_node[2].enable
wreq => lpm_ff:last_data_node[1].enable
wreq => lpm_ff:last_data_node[0].enable
wreq => _.IN1
wreq => lpm_counter:rd_ptr.updown
rreq => a_fefifo:fifo_state.rreq
rreq => _.IN0
rreq => lpm_ff:output_buffer.enable
clock => lpm_ff:last_data_node[7].clock
clock => lpm_ff:last_data_node[6].clock
clock => lpm_ff:last_data_node[5].clock
clock => lpm_ff:last_data_node[4].clock
clock => lpm_ff:last_data_node[3].clock
clock => lpm_ff:last_data_node[2].clock
clock => lpm_ff:last_data_node[1].clock
clock => lpm_ff:last_data_node[0].clock
clock => lpm_counter:rd_ptr.clock
clock => lpm_ff:output_buffer.clock
clock => a_fefifo:fifo_state.clock
aclr => a_fefifo:fifo_state.aclr
aclr => lpm_ff:last_data_node[7].aclr
aclr => lpm_ff:last_data_node[6].aclr
aclr => lpm_ff:last_data_node[5].aclr
aclr => lpm_ff:last_data_node[4].aclr
aclr => lpm_ff:last_data_node[3].aclr
aclr => lpm_ff:last_data_node[2].aclr
aclr => lpm_ff:last_data_node[1].aclr
aclr => lpm_ff:last_data_node[0].aclr
aclr => lpm_counter:rd_ptr.aclr
aclr => lpm_ff:output_buffer.aclr
sclr => lpm_counter:rd_ptr.sclr
sclr => a_fefifo:fifo_state.sclr
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
data[0][0] => mux_dqc:auto_generated.data[0]
data[0][1] => mux_dqc:auto_generated.data[1]
data[0][2] => mux_dqc:auto_generated.data[2]
data[0][3] => mux_dqc:auto_generated.data[3]
data[0][4] => mux_dqc:auto_generated.data[4]
data[0][5] => mux_dqc:auto_generated.data[5]
data[0][6] => mux_dqc:auto_generated.data[6]
data[0][7] => mux_dqc:auto_generated.data[7]
data[1][0] => mux_dqc:auto_generated.data[8]
data[1][1] => mux_dqc:auto_generated.data[9]
data[1][2] => mux_dqc:auto_generated.data[10]
data[1][3] => mux_dqc:auto_generated.data[11]
data[1][4] => mux_dqc:auto_generated.data[12]
data[1][5] => mux_dqc:auto_generated.data[13]
data[1][6] => mux_dqc:auto_generated.data[14]
data[1][7] => mux_dqc:auto_generated.data[15]
data[2][0] => mux_dqc:auto_generated.data[16]
data[2][1] => mux_dqc:auto_generated.data[17]
data[2][2] => mux_dqc:auto_generated.data[18]
data[2][3] => mux_dqc:auto_generated.data[19]
data[2][4] => mux_dqc:auto_generated.data[20]
data[2][5] => mux_dqc:auto_generated.data[21]
data[2][6] => mux_dqc:auto_generated.data[22]
data[2][7] => mux_dqc:auto_generated.data[23]
data[3][0] => mux_dqc:auto_generated.data[24]
data[3][1] => mux_dqc:auto_generated.data[25]
data[3][2] => mux_dqc:auto_generated.data[26]
data[3][3] => mux_dqc:auto_generated.data[27]
data[3][4] => mux_dqc:auto_generated.data[28]
data[3][5] => mux_dqc:auto_generated.data[29]
data[3][6] => mux_dqc:auto_generated.data[30]
data[3][7] => mux_dqc:auto_generated.data[31]
data[4][0] => mux_dqc:auto_generated.data[32]
data[4][1] => mux_dqc:auto_generated.data[33]
data[4][2] => mux_dqc:auto_generated.data[34]
data[4][3] => mux_dqc:auto_generated.data[35]
data[4][4] => mux_dqc:auto_generated.data[36]
data[4][5] => mux_dqc:auto_generated.data[37]
data[4][6] => mux_dqc:auto_generated.data[38]
data[4][7] => mux_dqc:auto_generated.data[39]
data[5][0] => mux_dqc:auto_generated.data[40]
data[5][1] => mux_dqc:auto_generated.data[41]
data[5][2] => mux_dqc:auto_generated.data[42]
data[5][3] => mux_dqc:auto_generated.data[43]
data[5][4] => mux_dqc:auto_generated.data[44]
data[5][5] => mux_dqc:auto_generated.data[45]
data[5][6] => mux_dqc:auto_generated.data[46]
data[5][7] => mux_dqc:auto_generated.data[47]
data[6][0] => mux_dqc:auto_generated.data[48]
data[6][1] => mux_dqc:auto_generated.data[49]
data[6][2] => mux_dqc:auto_generated.data[50]
data[6][3] => mux_dqc:auto_generated.data[51]
data[6][4] => mux_dqc:auto_generated.data[52]
data[6][5] => mux_dqc:auto_generated.data[53]
data[6][6] => mux_dqc:auto_generated.data[54]
data[6][7] => mux_dqc:auto_generated.data[55]
data[7][0] => mux_dqc:auto_generated.data[56]
data[7][1] => mux_dqc:auto_generated.data[57]
data[7][2] => mux_dqc:auto_generated.data[58]
data[7][3] => mux_dqc:auto_generated.data[59]
data[7][4] => mux_dqc:auto_generated.data[60]
data[7][5] => mux_dqc:auto_generated.data[61]
data[7][6] => mux_dqc:auto_generated.data[62]
data[7][7] => mux_dqc:auto_generated.data[63]
sel[0] => mux_dqc:auto_generated.sel[0]
sel[1] => mux_dqc:auto_generated.sel[1]
sel[2] => mux_dqc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_dqc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[7].IN0
sel[2] => _.IN0
sel[2] => result_node[6].IN0
sel[2] => _.IN0
sel[2] => result_node[5].IN0
sel[2] => _.IN0
sel[2] => result_node[4].IN0
sel[2] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr
clock => cntr_p9f:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_p9f:auto_generated.cnt_en
updown => cntr_p9f:auto_generated.updown
aclr => cntr_p9f:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_p9f:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_p9f:auto_generated
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:output_buffer
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state
usedw_in[0] => lpm_compare:is_almost_empty_compare.dataa[0]
usedw_in[0] => lpm_compare:is_almost_full_compare.dataa[0]
usedw_in[0] => usedw_out[0].IN0
usedw_in[1] => lpm_compare:is_almost_empty_compare.dataa[1]
usedw_in[1] => lpm_compare:is_almost_full_compare.dataa[1]
usedw_in[1] => usedw_out[1].IN0
usedw_in[2] => lpm_compare:is_almost_empty_compare.dataa[2]
usedw_in[2] => lpm_compare:is_almost_full_compare.dataa[2]
usedw_in[2] => usedw_out[2].IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
clock => sm_emptyfull.IN1
aclr => sm_emptyfull.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
usedw_is_1 => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
dataa[0] => cmpr_vdg:auto_generated.dataa[0]
dataa[1] => cmpr_vdg:auto_generated.dataa[1]
dataa[2] => cmpr_vdg:auto_generated.dataa[2]
datab[0] => cmpr_vdg:auto_generated.datab[0]
datab[1] => cmpr_vdg:auto_generated.datab[1]
datab[2] => cmpr_vdg:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_vdg:auto_generated
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
dataa[0] => cmpr_vdg:auto_generated.dataa[0]
dataa[1] => cmpr_vdg:auto_generated.dataa[1]
dataa[2] => cmpr_vdg:auto_generated.dataa[2]
datab[0] => cmpr_vdg:auto_generated.datab[0]
datab[1] => cmpr_vdg:auto_generated.datab[1]
datab[2] => cmpr_vdg:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_vdg:auto_generated
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
raw_tck => write_stalled.CLK
raw_tck => wdata[0].CLK
raw_tck => wdata[1].CLK
raw_tck => wdata[2].CLK
raw_tck => wdata[3].CLK
raw_tck => wdata[4].CLK
raw_tck => wdata[5].CLK
raw_tck => wdata[6].CLK
raw_tck => wdata[7].CLK
raw_tck => read_write.CLK
raw_tck => read_req.CLK
raw_tck => write_valid.CLK
raw_tck => count[0].CLK
raw_tck => count[1].CLK
raw_tck => count[2].CLK
raw_tck => count[3].CLK
raw_tck => count[4].CLK
raw_tck => count[5].CLK
raw_tck => count[6].CLK
raw_tck => count[7].CLK
raw_tck => count[8].CLK
raw_tck => count[9].CLK
raw_tck => state.CLK
raw_tck => user_saw_rvalid.CLK
raw_tck => td_shift[0].CLK
raw_tck => td_shift[1].CLK
raw_tck => td_shift[2].CLK
raw_tck => td_shift[3].CLK
raw_tck => td_shift[4].CLK
raw_tck => td_shift[5].CLK
raw_tck => td_shift[6].CLK
raw_tck => td_shift[7].CLK
raw_tck => td_shift[8].CLK
raw_tck => td_shift[9].CLK
raw_tck => td_shift[10].CLK
raw_tck => jupdate.CLK
tck => ~NO_FANOUT~
tdi => td_shift.OUTPUTSELECT
tdi => count.OUTPUTSELECT
tdi => state.OUTPUTSELECT
tdi => wdata.DATAB
tdi => always0.IN1
tdi => wdata.DATAB
tdi => td_shift.DATAB
rti => ~NO_FANOUT~
shift => ~NO_FANOUT~
update => ~NO_FANOUT~
usr1 => always0.IN0
clr => jupdate.ACLR
clr => write_stalled.ACLR
clr => wdata[0].ACLR
clr => wdata[1].ACLR
clr => wdata[2].ACLR
clr => wdata[3].ACLR
clr => wdata[4].ACLR
clr => wdata[5].ACLR
clr => wdata[6].ACLR
clr => wdata[7].ACLR
clr => read_write.ACLR
clr => read_req.ACLR
clr => write_valid.ACLR
clr => count[0].ACLR
clr => count[1].ACLR
clr => count[2].ACLR
clr => count[3].ACLR
clr => count[4].ACLR
clr => count[5].ACLR
clr => count[6].ACLR
clr => count[7].ACLR
clr => count[8].ACLR
clr => count[9].PRESET
clr => state.ACLR
clr => user_saw_rvalid.ACLR
clr => td_shift[0].ACLR
clr => td_shift[1].ACLR
clr => td_shift[2].ACLR
clr => td_shift[3].ACLR
clr => td_shift[4].ACLR
clr => td_shift[5].ACLR
clr => td_shift[6].ACLR
clr => td_shift[7].ACLR
clr => td_shift[8].ACLR
clr => td_shift[9].ACLR
clr => td_shift[10].ACLR
ena => always0.IN1
ir_in[0] => Decoder1.IN0
ir_in[0] => ir_out[0].DATAIN
jtag_state_cdr => state.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => read_write.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => user_saw_rvalid.OUTPUTSELECT
jtag_state_sdr => write_valid.OUTPUTSELECT
jtag_state_sdr => read_req.OUTPUTSELECT
jtag_state_sdr => write_stalled.OUTPUTSELECT
jtag_state_sdr => state.OUTPUTSELECT
jtag_state_udr => jupdate.OUTPUTSELECT
clk => t_pause~reg0.CLK
clk => t_ena~reg0.CLK
clk => rdata[0].CLK
clk => rdata[1].CLK
clk => rdata[2].CLK
clk => rdata[3].CLK
clk => rdata[4].CLK
clk => rdata[5].CLK
clk => rdata[6].CLK
clk => rdata[7].CLK
clk => rvalid.CLK
clk => rvalid0.CLK
clk => r_ena1.CLK
clk => jupdate2.CLK
clk => jupdate1.CLK
clk => read_write2.CLK
clk => read_write1.CLK
clk => rst2.CLK
clk => rst1.CLK
rst_n => t_pause~reg0.ACLR
rst_n => t_ena~reg0.ACLR
rst_n => rdata[0].ACLR
rst_n => rdata[1].ACLR
rst_n => rdata[2].ACLR
rst_n => rdata[3].ACLR
rst_n => rdata[4].ACLR
rst_n => rdata[5].ACLR
rst_n => rdata[6].ACLR
rst_n => rdata[7].ACLR
rst_n => rvalid.ACLR
rst_n => rvalid0.ACLR
rst_n => r_ena1.ACLR
rst_n => jupdate2.ACLR
rst_n => jupdate1.ACLR
rst_n => read_write2.ACLR
rst_n => read_write1.ACLR
rst_n => rst2.PRESET
rst_n => rst1.PRESET
r_val => r_ena.IN1
r_dat[0] => rdata[0].DATAIN
r_dat[1] => rdata[1].DATAIN
r_dat[2] => rdata[2].DATAIN
r_dat[3] => rdata[3].DATAIN
r_dat[4] => rdata[4].DATAIN
r_dat[5] => rdata[5].DATAIN
r_dat[6] => rdata[6].DATAIN
r_dat[7] => rdata[7].DATAIN
t_dav => td_shift.DATAB
t_dav => always2.IN1
t_dav => always0.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|led_pio_s1_arbitrator:the_led_pio_s1
clk => d1_led_pio_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
led_pio_s1_readdata[0] => led_pio_s1_readdata_from_sa[0].DATAIN
led_pio_s1_readdata[1] => led_pio_s1_readdata_from_sa[1].DATAIN
led_pio_s1_readdata[2] => led_pio_s1_readdata_from_sa[2].DATAIN
led_pio_s1_readdata[3] => led_pio_s1_readdata_from_sa[3].DATAIN
led_pio_s1_readdata[4] => led_pio_s1_readdata_from_sa[4].DATAIN
led_pio_s1_readdata[5] => led_pio_s1_readdata_from_sa[5].DATAIN
led_pio_s1_readdata[6] => led_pio_s1_readdata_from_sa[6].DATAIN
led_pio_s1_readdata[7] => led_pio_s1_readdata_from_sa[7].DATAIN
led_pio_s1_readdata[8] => led_pio_s1_readdata_from_sa[8].DATAIN
led_pio_s1_readdata[9] => led_pio_s1_readdata_from_sa[9].DATAIN
led_pio_s1_readdata[10] => led_pio_s1_readdata_from_sa[10].DATAIN
led_pio_s1_readdata[11] => led_pio_s1_readdata_from_sa[11].DATAIN
led_pio_s1_readdata[12] => led_pio_s1_readdata_from_sa[12].DATAIN
led_pio_s1_readdata[13] => led_pio_s1_readdata_from_sa[13].DATAIN
led_pio_s1_readdata[14] => led_pio_s1_readdata_from_sa[14].DATAIN
led_pio_s1_readdata[15] => led_pio_s1_readdata_from_sa[15].DATAIN
led_pio_s1_readdata[16] => led_pio_s1_readdata_from_sa[16].DATAIN
led_pio_s1_readdata[17] => led_pio_s1_readdata_from_sa[17].DATAIN
led_pio_s1_readdata[18] => led_pio_s1_readdata_from_sa[18].DATAIN
led_pio_s1_readdata[19] => led_pio_s1_readdata_from_sa[19].DATAIN
led_pio_s1_readdata[20] => led_pio_s1_readdata_from_sa[20].DATAIN
led_pio_s1_readdata[21] => led_pio_s1_readdata_from_sa[21].DATAIN
led_pio_s1_readdata[22] => led_pio_s1_readdata_from_sa[22].DATAIN
led_pio_s1_readdata[23] => led_pio_s1_readdata_from_sa[23].DATAIN
led_pio_s1_readdata[24] => led_pio_s1_readdata_from_sa[24].DATAIN
led_pio_s1_readdata[25] => led_pio_s1_readdata_from_sa[25].DATAIN
led_pio_s1_readdata[26] => led_pio_s1_readdata_from_sa[26].DATAIN
led_pio_s1_readdata[27] => led_pio_s1_readdata_from_sa[27].DATAIN
led_pio_s1_readdata[28] => led_pio_s1_readdata_from_sa[28].DATAIN
led_pio_s1_readdata[29] => led_pio_s1_readdata_from_sa[29].DATAIN
led_pio_s1_readdata[30] => led_pio_s1_readdata_from_sa[30].DATAIN
led_pio_s1_readdata[31] => led_pio_s1_readdata_from_sa[31].DATAIN
reset_n => led_pio_s1_reset_n.DATAIN
reset_n => d1_led_pio_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
slow_peripheral_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[4] => Equal0.IN2
slow_peripheral_bridge_m1_address_to_slave[5] => Equal0.IN3
slow_peripheral_bridge_m1_address_to_slave[6] => Equal0.IN1
slow_peripheral_bridge_m1_address_to_slave[7] => Equal0.IN0
slow_peripheral_bridge_m1_latency_counter => slow_peripheral_bridge_m1_qualified_request_led_pio_s1.IN0
slow_peripheral_bridge_m1_nativeaddress[0] => led_pio_s1_address[0].DATAIN
slow_peripheral_bridge_m1_nativeaddress[1] => led_pio_s1_address[1].DATAIN
slow_peripheral_bridge_m1_nativeaddress[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_requests_led_pio_s1.IN0
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_qualified_request_led_pio_s1.IN1
slow_peripheral_bridge_m1_read => led_pio_s1_in_a_read_cycle.IN1
slow_peripheral_bridge_m1_write => slow_peripheral_bridge_m1_requests_led_pio_s1.IN1
slow_peripheral_bridge_m1_write => led_pio_s1_write_n.IN1
slow_peripheral_bridge_m1_writedata[0] => led_pio_s1_writedata[0].DATAIN
slow_peripheral_bridge_m1_writedata[1] => led_pio_s1_writedata[1].DATAIN
slow_peripheral_bridge_m1_writedata[2] => led_pio_s1_writedata[2].DATAIN
slow_peripheral_bridge_m1_writedata[3] => led_pio_s1_writedata[3].DATAIN
slow_peripheral_bridge_m1_writedata[4] => led_pio_s1_writedata[4].DATAIN
slow_peripheral_bridge_m1_writedata[5] => led_pio_s1_writedata[5].DATAIN
slow_peripheral_bridge_m1_writedata[6] => led_pio_s1_writedata[6].DATAIN
slow_peripheral_bridge_m1_writedata[7] => led_pio_s1_writedata[7].DATAIN
slow_peripheral_bridge_m1_writedata[8] => led_pio_s1_writedata[8].DATAIN
slow_peripheral_bridge_m1_writedata[9] => led_pio_s1_writedata[9].DATAIN
slow_peripheral_bridge_m1_writedata[10] => led_pio_s1_writedata[10].DATAIN
slow_peripheral_bridge_m1_writedata[11] => led_pio_s1_writedata[11].DATAIN
slow_peripheral_bridge_m1_writedata[12] => led_pio_s1_writedata[12].DATAIN
slow_peripheral_bridge_m1_writedata[13] => led_pio_s1_writedata[13].DATAIN
slow_peripheral_bridge_m1_writedata[14] => led_pio_s1_writedata[14].DATAIN
slow_peripheral_bridge_m1_writedata[15] => led_pio_s1_writedata[15].DATAIN
slow_peripheral_bridge_m1_writedata[16] => led_pio_s1_writedata[16].DATAIN
slow_peripheral_bridge_m1_writedata[17] => led_pio_s1_writedata[17].DATAIN
slow_peripheral_bridge_m1_writedata[18] => led_pio_s1_writedata[18].DATAIN
slow_peripheral_bridge_m1_writedata[19] => led_pio_s1_writedata[19].DATAIN
slow_peripheral_bridge_m1_writedata[20] => led_pio_s1_writedata[20].DATAIN
slow_peripheral_bridge_m1_writedata[21] => led_pio_s1_writedata[21].DATAIN
slow_peripheral_bridge_m1_writedata[22] => led_pio_s1_writedata[22].DATAIN
slow_peripheral_bridge_m1_writedata[23] => led_pio_s1_writedata[23].DATAIN
slow_peripheral_bridge_m1_writedata[24] => led_pio_s1_writedata[24].DATAIN
slow_peripheral_bridge_m1_writedata[25] => led_pio_s1_writedata[25].DATAIN
slow_peripheral_bridge_m1_writedata[26] => led_pio_s1_writedata[26].DATAIN
slow_peripheral_bridge_m1_writedata[27] => led_pio_s1_writedata[27].DATAIN
slow_peripheral_bridge_m1_writedata[28] => led_pio_s1_writedata[28].DATAIN
slow_peripheral_bridge_m1_writedata[29] => led_pio_s1_writedata[29].DATAIN
slow_peripheral_bridge_m1_writedata[30] => led_pio_s1_writedata[30].DATAIN
slow_peripheral_bridge_m1_writedata[31] => led_pio_s1_writedata[31].DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|led_pio:the_led_pio
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
write_n => always0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => data_out[7].DATAIN
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|performance_counter_control_slave_arbitrator:the_performance_counter_control_slave
clk => d1_performance_counter_control_slave_end_xfer~reg0.CLK
clk => slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave_shift_register.CLK
clk => d1_reasons_to_wait.CLK
performance_counter_control_slave_readdata[0] => performance_counter_control_slave_readdata_from_sa[0].DATAIN
performance_counter_control_slave_readdata[1] => performance_counter_control_slave_readdata_from_sa[1].DATAIN
performance_counter_control_slave_readdata[2] => performance_counter_control_slave_readdata_from_sa[2].DATAIN
performance_counter_control_slave_readdata[3] => performance_counter_control_slave_readdata_from_sa[3].DATAIN
performance_counter_control_slave_readdata[4] => performance_counter_control_slave_readdata_from_sa[4].DATAIN
performance_counter_control_slave_readdata[5] => performance_counter_control_slave_readdata_from_sa[5].DATAIN
performance_counter_control_slave_readdata[6] => performance_counter_control_slave_readdata_from_sa[6].DATAIN
performance_counter_control_slave_readdata[7] => performance_counter_control_slave_readdata_from_sa[7].DATAIN
performance_counter_control_slave_readdata[8] => performance_counter_control_slave_readdata_from_sa[8].DATAIN
performance_counter_control_slave_readdata[9] => performance_counter_control_slave_readdata_from_sa[9].DATAIN
performance_counter_control_slave_readdata[10] => performance_counter_control_slave_readdata_from_sa[10].DATAIN
performance_counter_control_slave_readdata[11] => performance_counter_control_slave_readdata_from_sa[11].DATAIN
performance_counter_control_slave_readdata[12] => performance_counter_control_slave_readdata_from_sa[12].DATAIN
performance_counter_control_slave_readdata[13] => performance_counter_control_slave_readdata_from_sa[13].DATAIN
performance_counter_control_slave_readdata[14] => performance_counter_control_slave_readdata_from_sa[14].DATAIN
performance_counter_control_slave_readdata[15] => performance_counter_control_slave_readdata_from_sa[15].DATAIN
performance_counter_control_slave_readdata[16] => performance_counter_control_slave_readdata_from_sa[16].DATAIN
performance_counter_control_slave_readdata[17] => performance_counter_control_slave_readdata_from_sa[17].DATAIN
performance_counter_control_slave_readdata[18] => performance_counter_control_slave_readdata_from_sa[18].DATAIN
performance_counter_control_slave_readdata[19] => performance_counter_control_slave_readdata_from_sa[19].DATAIN
performance_counter_control_slave_readdata[20] => performance_counter_control_slave_readdata_from_sa[20].DATAIN
performance_counter_control_slave_readdata[21] => performance_counter_control_slave_readdata_from_sa[21].DATAIN
performance_counter_control_slave_readdata[22] => performance_counter_control_slave_readdata_from_sa[22].DATAIN
performance_counter_control_slave_readdata[23] => performance_counter_control_slave_readdata_from_sa[23].DATAIN
performance_counter_control_slave_readdata[24] => performance_counter_control_slave_readdata_from_sa[24].DATAIN
performance_counter_control_slave_readdata[25] => performance_counter_control_slave_readdata_from_sa[25].DATAIN
performance_counter_control_slave_readdata[26] => performance_counter_control_slave_readdata_from_sa[26].DATAIN
performance_counter_control_slave_readdata[27] => performance_counter_control_slave_readdata_from_sa[27].DATAIN
performance_counter_control_slave_readdata[28] => performance_counter_control_slave_readdata_from_sa[28].DATAIN
performance_counter_control_slave_readdata[29] => performance_counter_control_slave_readdata_from_sa[29].DATAIN
performance_counter_control_slave_readdata[30] => performance_counter_control_slave_readdata_from_sa[30].DATAIN
performance_counter_control_slave_readdata[31] => performance_counter_control_slave_readdata_from_sa[31].DATAIN
reset_n => performance_counter_control_slave_reset_n.DATAIN
reset_n => d1_performance_counter_control_slave_end_xfer~reg0.PRESET
reset_n => slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave_shift_register.ACLR
reset_n => d1_reasons_to_wait.ACLR
slow_peripheral_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[5] => Equal0.IN0
slow_peripheral_bridge_m1_address_to_slave[6] => Equal0.IN2
slow_peripheral_bridge_m1_address_to_slave[7] => Equal0.IN1
slow_peripheral_bridge_m1_latency_counter => LessThan0.IN2
slow_peripheral_bridge_m1_nativeaddress[0] => performance_counter_control_slave_address[0].DATAIN
slow_peripheral_bridge_m1_nativeaddress[1] => performance_counter_control_slave_address[1].DATAIN
slow_peripheral_bridge_m1_nativeaddress[2] => performance_counter_control_slave_address[2].DATAIN
slow_peripheral_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_requests_performance_counter_control_slave.IN0
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_qualified_request_performance_counter_control_slave.IN1
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave_shift_register_in.IN1
slow_peripheral_bridge_m1_write => slow_peripheral_bridge_m1_requests_performance_counter_control_slave.IN1
slow_peripheral_bridge_m1_write => performance_counter_control_slave_write.IN1
slow_peripheral_bridge_m1_writedata[0] => performance_counter_control_slave_writedata[0].DATAIN
slow_peripheral_bridge_m1_writedata[1] => performance_counter_control_slave_writedata[1].DATAIN
slow_peripheral_bridge_m1_writedata[2] => performance_counter_control_slave_writedata[2].DATAIN
slow_peripheral_bridge_m1_writedata[3] => performance_counter_control_slave_writedata[3].DATAIN
slow_peripheral_bridge_m1_writedata[4] => performance_counter_control_slave_writedata[4].DATAIN
slow_peripheral_bridge_m1_writedata[5] => performance_counter_control_slave_writedata[5].DATAIN
slow_peripheral_bridge_m1_writedata[6] => performance_counter_control_slave_writedata[6].DATAIN
slow_peripheral_bridge_m1_writedata[7] => performance_counter_control_slave_writedata[7].DATAIN
slow_peripheral_bridge_m1_writedata[8] => performance_counter_control_slave_writedata[8].DATAIN
slow_peripheral_bridge_m1_writedata[9] => performance_counter_control_slave_writedata[9].DATAIN
slow_peripheral_bridge_m1_writedata[10] => performance_counter_control_slave_writedata[10].DATAIN
slow_peripheral_bridge_m1_writedata[11] => performance_counter_control_slave_writedata[11].DATAIN
slow_peripheral_bridge_m1_writedata[12] => performance_counter_control_slave_writedata[12].DATAIN
slow_peripheral_bridge_m1_writedata[13] => performance_counter_control_slave_writedata[13].DATAIN
slow_peripheral_bridge_m1_writedata[14] => performance_counter_control_slave_writedata[14].DATAIN
slow_peripheral_bridge_m1_writedata[15] => performance_counter_control_slave_writedata[15].DATAIN
slow_peripheral_bridge_m1_writedata[16] => performance_counter_control_slave_writedata[16].DATAIN
slow_peripheral_bridge_m1_writedata[17] => performance_counter_control_slave_writedata[17].DATAIN
slow_peripheral_bridge_m1_writedata[18] => performance_counter_control_slave_writedata[18].DATAIN
slow_peripheral_bridge_m1_writedata[19] => performance_counter_control_slave_writedata[19].DATAIN
slow_peripheral_bridge_m1_writedata[20] => performance_counter_control_slave_writedata[20].DATAIN
slow_peripheral_bridge_m1_writedata[21] => performance_counter_control_slave_writedata[21].DATAIN
slow_peripheral_bridge_m1_writedata[22] => performance_counter_control_slave_writedata[22].DATAIN
slow_peripheral_bridge_m1_writedata[23] => performance_counter_control_slave_writedata[23].DATAIN
slow_peripheral_bridge_m1_writedata[24] => performance_counter_control_slave_writedata[24].DATAIN
slow_peripheral_bridge_m1_writedata[25] => performance_counter_control_slave_writedata[25].DATAIN
slow_peripheral_bridge_m1_writedata[26] => performance_counter_control_slave_writedata[26].DATAIN
slow_peripheral_bridge_m1_writedata[27] => performance_counter_control_slave_writedata[27].DATAIN
slow_peripheral_bridge_m1_writedata[28] => performance_counter_control_slave_writedata[28].DATAIN
slow_peripheral_bridge_m1_writedata[29] => performance_counter_control_slave_writedata[29].DATAIN
slow_peripheral_bridge_m1_writedata[30] => performance_counter_control_slave_writedata[30].DATAIN
slow_peripheral_bridge_m1_writedata[31] => performance_counter_control_slave_writedata[31].DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|performance_counter:the_performance_counter
address[0] => Equal0.IN31
address[0] => Equal1.IN60
address[0] => Equal2.IN30
address[0] => Equal3.IN30
address[0] => Equal4.IN60
address[0] => Equal5.IN29
address[1] => Equal0.IN30
address[1] => Equal1.IN30
address[1] => Equal2.IN60
address[1] => Equal3.IN29
address[1] => Equal4.IN29
address[1] => Equal5.IN60
address[2] => Equal0.IN29
address[2] => Equal1.IN29
address[2] => Equal2.IN29
address[2] => Equal3.IN60
address[2] => Equal4.IN59
address[2] => Equal5.IN59
begintransfer => write_strobe.IN0
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
clk => time_counter_enable_1.CLK
clk => event_counter_1[0].CLK
clk => event_counter_1[1].CLK
clk => event_counter_1[2].CLK
clk => event_counter_1[3].CLK
clk => event_counter_1[4].CLK
clk => event_counter_1[5].CLK
clk => event_counter_1[6].CLK
clk => event_counter_1[7].CLK
clk => event_counter_1[8].CLK
clk => event_counter_1[9].CLK
clk => event_counter_1[10].CLK
clk => event_counter_1[11].CLK
clk => event_counter_1[12].CLK
clk => event_counter_1[13].CLK
clk => event_counter_1[14].CLK
clk => event_counter_1[15].CLK
clk => event_counter_1[16].CLK
clk => event_counter_1[17].CLK
clk => event_counter_1[18].CLK
clk => event_counter_1[19].CLK
clk => event_counter_1[20].CLK
clk => event_counter_1[21].CLK
clk => event_counter_1[22].CLK
clk => event_counter_1[23].CLK
clk => event_counter_1[24].CLK
clk => event_counter_1[25].CLK
clk => event_counter_1[26].CLK
clk => event_counter_1[27].CLK
clk => event_counter_1[28].CLK
clk => event_counter_1[29].CLK
clk => event_counter_1[30].CLK
clk => event_counter_1[31].CLK
clk => event_counter_1[32].CLK
clk => event_counter_1[33].CLK
clk => event_counter_1[34].CLK
clk => event_counter_1[35].CLK
clk => event_counter_1[36].CLK
clk => event_counter_1[37].CLK
clk => event_counter_1[38].CLK
clk => event_counter_1[39].CLK
clk => event_counter_1[40].CLK
clk => event_counter_1[41].CLK
clk => event_counter_1[42].CLK
clk => event_counter_1[43].CLK
clk => event_counter_1[44].CLK
clk => event_counter_1[45].CLK
clk => event_counter_1[46].CLK
clk => event_counter_1[47].CLK
clk => event_counter_1[48].CLK
clk => event_counter_1[49].CLK
clk => event_counter_1[50].CLK
clk => event_counter_1[51].CLK
clk => event_counter_1[52].CLK
clk => event_counter_1[53].CLK
clk => event_counter_1[54].CLK
clk => event_counter_1[55].CLK
clk => event_counter_1[56].CLK
clk => event_counter_1[57].CLK
clk => event_counter_1[58].CLK
clk => event_counter_1[59].CLK
clk => event_counter_1[60].CLK
clk => event_counter_1[61].CLK
clk => event_counter_1[62].CLK
clk => event_counter_1[63].CLK
clk => time_counter_1[0].CLK
clk => time_counter_1[1].CLK
clk => time_counter_1[2].CLK
clk => time_counter_1[3].CLK
clk => time_counter_1[4].CLK
clk => time_counter_1[5].CLK
clk => time_counter_1[6].CLK
clk => time_counter_1[7].CLK
clk => time_counter_1[8].CLK
clk => time_counter_1[9].CLK
clk => time_counter_1[10].CLK
clk => time_counter_1[11].CLK
clk => time_counter_1[12].CLK
clk => time_counter_1[13].CLK
clk => time_counter_1[14].CLK
clk => time_counter_1[15].CLK
clk => time_counter_1[16].CLK
clk => time_counter_1[17].CLK
clk => time_counter_1[18].CLK
clk => time_counter_1[19].CLK
clk => time_counter_1[20].CLK
clk => time_counter_1[21].CLK
clk => time_counter_1[22].CLK
clk => time_counter_1[23].CLK
clk => time_counter_1[24].CLK
clk => time_counter_1[25].CLK
clk => time_counter_1[26].CLK
clk => time_counter_1[27].CLK
clk => time_counter_1[28].CLK
clk => time_counter_1[29].CLK
clk => time_counter_1[30].CLK
clk => time_counter_1[31].CLK
clk => time_counter_1[32].CLK
clk => time_counter_1[33].CLK
clk => time_counter_1[34].CLK
clk => time_counter_1[35].CLK
clk => time_counter_1[36].CLK
clk => time_counter_1[37].CLK
clk => time_counter_1[38].CLK
clk => time_counter_1[39].CLK
clk => time_counter_1[40].CLK
clk => time_counter_1[41].CLK
clk => time_counter_1[42].CLK
clk => time_counter_1[43].CLK
clk => time_counter_1[44].CLK
clk => time_counter_1[45].CLK
clk => time_counter_1[46].CLK
clk => time_counter_1[47].CLK
clk => time_counter_1[48].CLK
clk => time_counter_1[49].CLK
clk => time_counter_1[50].CLK
clk => time_counter_1[51].CLK
clk => time_counter_1[52].CLK
clk => time_counter_1[53].CLK
clk => time_counter_1[54].CLK
clk => time_counter_1[55].CLK
clk => time_counter_1[56].CLK
clk => time_counter_1[57].CLK
clk => time_counter_1[58].CLK
clk => time_counter_1[59].CLK
clk => time_counter_1[60].CLK
clk => time_counter_1[61].CLK
clk => time_counter_1[62].CLK
clk => time_counter_1[63].CLK
clk => time_counter_enable_0.CLK
clk => event_counter_0[0].CLK
clk => event_counter_0[1].CLK
clk => event_counter_0[2].CLK
clk => event_counter_0[3].CLK
clk => event_counter_0[4].CLK
clk => event_counter_0[5].CLK
clk => event_counter_0[6].CLK
clk => event_counter_0[7].CLK
clk => event_counter_0[8].CLK
clk => event_counter_0[9].CLK
clk => event_counter_0[10].CLK
clk => event_counter_0[11].CLK
clk => event_counter_0[12].CLK
clk => event_counter_0[13].CLK
clk => event_counter_0[14].CLK
clk => event_counter_0[15].CLK
clk => event_counter_0[16].CLK
clk => event_counter_0[17].CLK
clk => event_counter_0[18].CLK
clk => event_counter_0[19].CLK
clk => event_counter_0[20].CLK
clk => event_counter_0[21].CLK
clk => event_counter_0[22].CLK
clk => event_counter_0[23].CLK
clk => event_counter_0[24].CLK
clk => event_counter_0[25].CLK
clk => event_counter_0[26].CLK
clk => event_counter_0[27].CLK
clk => event_counter_0[28].CLK
clk => event_counter_0[29].CLK
clk => event_counter_0[30].CLK
clk => event_counter_0[31].CLK
clk => event_counter_0[32].CLK
clk => event_counter_0[33].CLK
clk => event_counter_0[34].CLK
clk => event_counter_0[35].CLK
clk => event_counter_0[36].CLK
clk => event_counter_0[37].CLK
clk => event_counter_0[38].CLK
clk => event_counter_0[39].CLK
clk => event_counter_0[40].CLK
clk => event_counter_0[41].CLK
clk => event_counter_0[42].CLK
clk => event_counter_0[43].CLK
clk => event_counter_0[44].CLK
clk => event_counter_0[45].CLK
clk => event_counter_0[46].CLK
clk => event_counter_0[47].CLK
clk => event_counter_0[48].CLK
clk => event_counter_0[49].CLK
clk => event_counter_0[50].CLK
clk => event_counter_0[51].CLK
clk => event_counter_0[52].CLK
clk => event_counter_0[53].CLK
clk => event_counter_0[54].CLK
clk => event_counter_0[55].CLK
clk => event_counter_0[56].CLK
clk => event_counter_0[57].CLK
clk => event_counter_0[58].CLK
clk => event_counter_0[59].CLK
clk => event_counter_0[60].CLK
clk => event_counter_0[61].CLK
clk => event_counter_0[62].CLK
clk => event_counter_0[63].CLK
clk => time_counter_0[0].CLK
clk => time_counter_0[1].CLK
clk => time_counter_0[2].CLK
clk => time_counter_0[3].CLK
clk => time_counter_0[4].CLK
clk => time_counter_0[5].CLK
clk => time_counter_0[6].CLK
clk => time_counter_0[7].CLK
clk => time_counter_0[8].CLK
clk => time_counter_0[9].CLK
clk => time_counter_0[10].CLK
clk => time_counter_0[11].CLK
clk => time_counter_0[12].CLK
clk => time_counter_0[13].CLK
clk => time_counter_0[14].CLK
clk => time_counter_0[15].CLK
clk => time_counter_0[16].CLK
clk => time_counter_0[17].CLK
clk => time_counter_0[18].CLK
clk => time_counter_0[19].CLK
clk => time_counter_0[20].CLK
clk => time_counter_0[21].CLK
clk => time_counter_0[22].CLK
clk => time_counter_0[23].CLK
clk => time_counter_0[24].CLK
clk => time_counter_0[25].CLK
clk => time_counter_0[26].CLK
clk => time_counter_0[27].CLK
clk => time_counter_0[28].CLK
clk => time_counter_0[29].CLK
clk => time_counter_0[30].CLK
clk => time_counter_0[31].CLK
clk => time_counter_0[32].CLK
clk => time_counter_0[33].CLK
clk => time_counter_0[34].CLK
clk => time_counter_0[35].CLK
clk => time_counter_0[36].CLK
clk => time_counter_0[37].CLK
clk => time_counter_0[38].CLK
clk => time_counter_0[39].CLK
clk => time_counter_0[40].CLK
clk => time_counter_0[41].CLK
clk => time_counter_0[42].CLK
clk => time_counter_0[43].CLK
clk => time_counter_0[44].CLK
clk => time_counter_0[45].CLK
clk => time_counter_0[46].CLK
clk => time_counter_0[47].CLK
clk => time_counter_0[48].CLK
clk => time_counter_0[49].CLK
clk => time_counter_0[50].CLK
clk => time_counter_0[51].CLK
clk => time_counter_0[52].CLK
clk => time_counter_0[53].CLK
clk => time_counter_0[54].CLK
clk => time_counter_0[55].CLK
clk => time_counter_0[56].CLK
clk => time_counter_0[57].CLK
clk => time_counter_0[58].CLK
clk => time_counter_0[59].CLK
clk => time_counter_0[60].CLK
clk => time_counter_0[61].CLK
clk => time_counter_0[62].CLK
clk => time_counter_0[63].CLK
reset_n => time_counter_0[0].ACLR
reset_n => time_counter_0[1].ACLR
reset_n => time_counter_0[2].ACLR
reset_n => time_counter_0[3].ACLR
reset_n => time_counter_0[4].ACLR
reset_n => time_counter_0[5].ACLR
reset_n => time_counter_0[6].ACLR
reset_n => time_counter_0[7].ACLR
reset_n => time_counter_0[8].ACLR
reset_n => time_counter_0[9].ACLR
reset_n => time_counter_0[10].ACLR
reset_n => time_counter_0[11].ACLR
reset_n => time_counter_0[12].ACLR
reset_n => time_counter_0[13].ACLR
reset_n => time_counter_0[14].ACLR
reset_n => time_counter_0[15].ACLR
reset_n => time_counter_0[16].ACLR
reset_n => time_counter_0[17].ACLR
reset_n => time_counter_0[18].ACLR
reset_n => time_counter_0[19].ACLR
reset_n => time_counter_0[20].ACLR
reset_n => time_counter_0[21].ACLR
reset_n => time_counter_0[22].ACLR
reset_n => time_counter_0[23].ACLR
reset_n => time_counter_0[24].ACLR
reset_n => time_counter_0[25].ACLR
reset_n => time_counter_0[26].ACLR
reset_n => time_counter_0[27].ACLR
reset_n => time_counter_0[28].ACLR
reset_n => time_counter_0[29].ACLR
reset_n => time_counter_0[30].ACLR
reset_n => time_counter_0[31].ACLR
reset_n => time_counter_0[32].ACLR
reset_n => time_counter_0[33].ACLR
reset_n => time_counter_0[34].ACLR
reset_n => time_counter_0[35].ACLR
reset_n => time_counter_0[36].ACLR
reset_n => time_counter_0[37].ACLR
reset_n => time_counter_0[38].ACLR
reset_n => time_counter_0[39].ACLR
reset_n => time_counter_0[40].ACLR
reset_n => time_counter_0[41].ACLR
reset_n => time_counter_0[42].ACLR
reset_n => time_counter_0[43].ACLR
reset_n => time_counter_0[44].ACLR
reset_n => time_counter_0[45].ACLR
reset_n => time_counter_0[46].ACLR
reset_n => time_counter_0[47].ACLR
reset_n => time_counter_0[48].ACLR
reset_n => time_counter_0[49].ACLR
reset_n => time_counter_0[50].ACLR
reset_n => time_counter_0[51].ACLR
reset_n => time_counter_0[52].ACLR
reset_n => time_counter_0[53].ACLR
reset_n => time_counter_0[54].ACLR
reset_n => time_counter_0[55].ACLR
reset_n => time_counter_0[56].ACLR
reset_n => time_counter_0[57].ACLR
reset_n => time_counter_0[58].ACLR
reset_n => time_counter_0[59].ACLR
reset_n => time_counter_0[60].ACLR
reset_n => time_counter_0[61].ACLR
reset_n => time_counter_0[62].ACLR
reset_n => time_counter_0[63].ACLR
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR
reset_n => event_counter_0[0].ACLR
reset_n => event_counter_0[1].ACLR
reset_n => event_counter_0[2].ACLR
reset_n => event_counter_0[3].ACLR
reset_n => event_counter_0[4].ACLR
reset_n => event_counter_0[5].ACLR
reset_n => event_counter_0[6].ACLR
reset_n => event_counter_0[7].ACLR
reset_n => event_counter_0[8].ACLR
reset_n => event_counter_0[9].ACLR
reset_n => event_counter_0[10].ACLR
reset_n => event_counter_0[11].ACLR
reset_n => event_counter_0[12].ACLR
reset_n => event_counter_0[13].ACLR
reset_n => event_counter_0[14].ACLR
reset_n => event_counter_0[15].ACLR
reset_n => event_counter_0[16].ACLR
reset_n => event_counter_0[17].ACLR
reset_n => event_counter_0[18].ACLR
reset_n => event_counter_0[19].ACLR
reset_n => event_counter_0[20].ACLR
reset_n => event_counter_0[21].ACLR
reset_n => event_counter_0[22].ACLR
reset_n => event_counter_0[23].ACLR
reset_n => event_counter_0[24].ACLR
reset_n => event_counter_0[25].ACLR
reset_n => event_counter_0[26].ACLR
reset_n => event_counter_0[27].ACLR
reset_n => event_counter_0[28].ACLR
reset_n => event_counter_0[29].ACLR
reset_n => event_counter_0[30].ACLR
reset_n => event_counter_0[31].ACLR
reset_n => event_counter_0[32].ACLR
reset_n => event_counter_0[33].ACLR
reset_n => event_counter_0[34].ACLR
reset_n => event_counter_0[35].ACLR
reset_n => event_counter_0[36].ACLR
reset_n => event_counter_0[37].ACLR
reset_n => event_counter_0[38].ACLR
reset_n => event_counter_0[39].ACLR
reset_n => event_counter_0[40].ACLR
reset_n => event_counter_0[41].ACLR
reset_n => event_counter_0[42].ACLR
reset_n => event_counter_0[43].ACLR
reset_n => event_counter_0[44].ACLR
reset_n => event_counter_0[45].ACLR
reset_n => event_counter_0[46].ACLR
reset_n => event_counter_0[47].ACLR
reset_n => event_counter_0[48].ACLR
reset_n => event_counter_0[49].ACLR
reset_n => event_counter_0[50].ACLR
reset_n => event_counter_0[51].ACLR
reset_n => event_counter_0[52].ACLR
reset_n => event_counter_0[53].ACLR
reset_n => event_counter_0[54].ACLR
reset_n => event_counter_0[55].ACLR
reset_n => event_counter_0[56].ACLR
reset_n => event_counter_0[57].ACLR
reset_n => event_counter_0[58].ACLR
reset_n => event_counter_0[59].ACLR
reset_n => event_counter_0[60].ACLR
reset_n => event_counter_0[61].ACLR
reset_n => event_counter_0[62].ACLR
reset_n => event_counter_0[63].ACLR
reset_n => time_counter_enable_0.ACLR
reset_n => time_counter_1[0].ACLR
reset_n => time_counter_1[1].ACLR
reset_n => time_counter_1[2].ACLR
reset_n => time_counter_1[3].ACLR
reset_n => time_counter_1[4].ACLR
reset_n => time_counter_1[5].ACLR
reset_n => time_counter_1[6].ACLR
reset_n => time_counter_1[7].ACLR
reset_n => time_counter_1[8].ACLR
reset_n => time_counter_1[9].ACLR
reset_n => time_counter_1[10].ACLR
reset_n => time_counter_1[11].ACLR
reset_n => time_counter_1[12].ACLR
reset_n => time_counter_1[13].ACLR
reset_n => time_counter_1[14].ACLR
reset_n => time_counter_1[15].ACLR
reset_n => time_counter_1[16].ACLR
reset_n => time_counter_1[17].ACLR
reset_n => time_counter_1[18].ACLR
reset_n => time_counter_1[19].ACLR
reset_n => time_counter_1[20].ACLR
reset_n => time_counter_1[21].ACLR
reset_n => time_counter_1[22].ACLR
reset_n => time_counter_1[23].ACLR
reset_n => time_counter_1[24].ACLR
reset_n => time_counter_1[25].ACLR
reset_n => time_counter_1[26].ACLR
reset_n => time_counter_1[27].ACLR
reset_n => time_counter_1[28].ACLR
reset_n => time_counter_1[29].ACLR
reset_n => time_counter_1[30].ACLR
reset_n => time_counter_1[31].ACLR
reset_n => time_counter_1[32].ACLR
reset_n => time_counter_1[33].ACLR
reset_n => time_counter_1[34].ACLR
reset_n => time_counter_1[35].ACLR
reset_n => time_counter_1[36].ACLR
reset_n => time_counter_1[37].ACLR
reset_n => time_counter_1[38].ACLR
reset_n => time_counter_1[39].ACLR
reset_n => time_counter_1[40].ACLR
reset_n => time_counter_1[41].ACLR
reset_n => time_counter_1[42].ACLR
reset_n => time_counter_1[43].ACLR
reset_n => time_counter_1[44].ACLR
reset_n => time_counter_1[45].ACLR
reset_n => time_counter_1[46].ACLR
reset_n => time_counter_1[47].ACLR
reset_n => time_counter_1[48].ACLR
reset_n => time_counter_1[49].ACLR
reset_n => time_counter_1[50].ACLR
reset_n => time_counter_1[51].ACLR
reset_n => time_counter_1[52].ACLR
reset_n => time_counter_1[53].ACLR
reset_n => time_counter_1[54].ACLR
reset_n => time_counter_1[55].ACLR
reset_n => time_counter_1[56].ACLR
reset_n => time_counter_1[57].ACLR
reset_n => time_counter_1[58].ACLR
reset_n => time_counter_1[59].ACLR
reset_n => time_counter_1[60].ACLR
reset_n => time_counter_1[61].ACLR
reset_n => time_counter_1[62].ACLR
reset_n => time_counter_1[63].ACLR
reset_n => event_counter_1[0].ACLR
reset_n => event_counter_1[1].ACLR
reset_n => event_counter_1[2].ACLR
reset_n => event_counter_1[3].ACLR
reset_n => event_counter_1[4].ACLR
reset_n => event_counter_1[5].ACLR
reset_n => event_counter_1[6].ACLR
reset_n => event_counter_1[7].ACLR
reset_n => event_counter_1[8].ACLR
reset_n => event_counter_1[9].ACLR
reset_n => event_counter_1[10].ACLR
reset_n => event_counter_1[11].ACLR
reset_n => event_counter_1[12].ACLR
reset_n => event_counter_1[13].ACLR
reset_n => event_counter_1[14].ACLR
reset_n => event_counter_1[15].ACLR
reset_n => event_counter_1[16].ACLR
reset_n => event_counter_1[17].ACLR
reset_n => event_counter_1[18].ACLR
reset_n => event_counter_1[19].ACLR
reset_n => event_counter_1[20].ACLR
reset_n => event_counter_1[21].ACLR
reset_n => event_counter_1[22].ACLR
reset_n => event_counter_1[23].ACLR
reset_n => event_counter_1[24].ACLR
reset_n => event_counter_1[25].ACLR
reset_n => event_counter_1[26].ACLR
reset_n => event_counter_1[27].ACLR
reset_n => event_counter_1[28].ACLR
reset_n => event_counter_1[29].ACLR
reset_n => event_counter_1[30].ACLR
reset_n => event_counter_1[31].ACLR
reset_n => event_counter_1[32].ACLR
reset_n => event_counter_1[33].ACLR
reset_n => event_counter_1[34].ACLR
reset_n => event_counter_1[35].ACLR
reset_n => event_counter_1[36].ACLR
reset_n => event_counter_1[37].ACLR
reset_n => event_counter_1[38].ACLR
reset_n => event_counter_1[39].ACLR
reset_n => event_counter_1[40].ACLR
reset_n => event_counter_1[41].ACLR
reset_n => event_counter_1[42].ACLR
reset_n => event_counter_1[43].ACLR
reset_n => event_counter_1[44].ACLR
reset_n => event_counter_1[45].ACLR
reset_n => event_counter_1[46].ACLR
reset_n => event_counter_1[47].ACLR
reset_n => event_counter_1[48].ACLR
reset_n => event_counter_1[49].ACLR
reset_n => event_counter_1[50].ACLR
reset_n => event_counter_1[51].ACLR
reset_n => event_counter_1[52].ACLR
reset_n => event_counter_1[53].ACLR
reset_n => event_counter_1[54].ACLR
reset_n => event_counter_1[55].ACLR
reset_n => event_counter_1[56].ACLR
reset_n => event_counter_1[57].ACLR
reset_n => event_counter_1[58].ACLR
reset_n => event_counter_1[59].ACLR
reset_n => event_counter_1[60].ACLR
reset_n => event_counter_1[61].ACLR
reset_n => event_counter_1[62].ACLR
reset_n => event_counter_1[63].ACLR
reset_n => time_counter_enable_1.ACLR
write => write_strobe.IN1
writedata[0] => global_reset.IN1
writedata[1] => ~NO_FANOUT~
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1
clk => clk.IN2
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => pipeline_bridge_before_tristate_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[2] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[3] => pipeline_bridge_before_tristate_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[3] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[4] => pipeline_bridge_before_tristate_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[4] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[5] => pipeline_bridge_before_tristate_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[5] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[6] => pipeline_bridge_before_tristate_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[6] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[7] => pipeline_bridge_before_tristate_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[7] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[8] => pipeline_bridge_before_tristate_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[8] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[9] => pipeline_bridge_before_tristate_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[9] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[10] => pipeline_bridge_before_tristate_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[10] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[11] => pipeline_bridge_before_tristate_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[11] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[12] => pipeline_bridge_before_tristate_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[12] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[13] => pipeline_bridge_before_tristate_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[13] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[14] => pipeline_bridge_before_tristate_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[14] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[15] => pipeline_bridge_before_tristate_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[15] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[16] => pipeline_bridge_before_tristate_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[16] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[17] => pipeline_bridge_before_tristate_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[17] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[18] => pipeline_bridge_before_tristate_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[18] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[19] => pipeline_bridge_before_tristate_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[19] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[20] => pipeline_bridge_before_tristate_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[20] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[21] => pipeline_bridge_before_tristate_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[21] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[22] => pipeline_bridge_before_tristate_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[22] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[23] => pipeline_bridge_before_tristate_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[23] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[24] => pipeline_bridge_before_tristate_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[24] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[25] => pipeline_bridge_before_tristate_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[25] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[26] => pipeline_bridge_before_tristate_bridge_s1_address.DATAB
cpu_data_master_address_to_slave[26] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[27] => Equal0.IN0
cpu_data_master_address_to_slave[28] => Equal0.IN55
cpu_data_master_byteenable[0] => pipeline_bridge_before_tristate_bridge_s1_byteenable.DATAB
cpu_data_master_byteenable[1] => pipeline_bridge_before_tristate_bridge_s1_byteenable.DATAB
cpu_data_master_byteenable[2] => pipeline_bridge_before_tristate_bridge_s1_byteenable.DATAB
cpu_data_master_byteenable[3] => pipeline_bridge_before_tristate_bridge_s1_byteenable.DATAB
cpu_data_master_debugaccess => pipeline_bridge_before_tristate_bridge_s1_debugaccess.DATAB
cpu_data_master_latency_counter => LessThan0.IN2
cpu_data_master_latency_counter => cpu_data_master_qualified_request_pipeline_bridge_before_tristate_bridge_s1.IN1
cpu_data_master_read => cpu_data_master_requests_pipeline_bridge_before_tristate_bridge_s1.IN0
cpu_data_master_read => cpu_data_master_qualified_request_pipeline_bridge_before_tristate_bridge_s1.IN1
cpu_data_master_read => pipeline_bridge_before_tristate_bridge_s1_in_a_read_cycle.IN0
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1_shift_register => cpu_data_master_qualified_request_pipeline_bridge_before_tristate_bridge_s1.IN1
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1_shift_register => cpu_data_master_qualified_request_pipeline_bridge_before_tristate_bridge_s1.IN1
cpu_data_master_write => cpu_data_master_requests_pipeline_bridge_before_tristate_bridge_s1.IN1
cpu_data_master_write => pipeline_bridge_before_tristate_bridge_s1_write.IN0
cpu_data_master_write => in_a_write_cycle.IN0
cpu_data_master_writedata[0] => pipeline_bridge_before_tristate_bridge_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => pipeline_bridge_before_tristate_bridge_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => pipeline_bridge_before_tristate_bridge_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => pipeline_bridge_before_tristate_bridge_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => pipeline_bridge_before_tristate_bridge_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => pipeline_bridge_before_tristate_bridge_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => pipeline_bridge_before_tristate_bridge_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => pipeline_bridge_before_tristate_bridge_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => pipeline_bridge_before_tristate_bridge_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => pipeline_bridge_before_tristate_bridge_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => pipeline_bridge_before_tristate_bridge_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => pipeline_bridge_before_tristate_bridge_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => pipeline_bridge_before_tristate_bridge_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => pipeline_bridge_before_tristate_bridge_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => pipeline_bridge_before_tristate_bridge_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => pipeline_bridge_before_tristate_bridge_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => pipeline_bridge_before_tristate_bridge_s1_writedata[16].DATAIN
cpu_data_master_writedata[17] => pipeline_bridge_before_tristate_bridge_s1_writedata[17].DATAIN
cpu_data_master_writedata[18] => pipeline_bridge_before_tristate_bridge_s1_writedata[18].DATAIN
cpu_data_master_writedata[19] => pipeline_bridge_before_tristate_bridge_s1_writedata[19].DATAIN
cpu_data_master_writedata[20] => pipeline_bridge_before_tristate_bridge_s1_writedata[20].DATAIN
cpu_data_master_writedata[21] => pipeline_bridge_before_tristate_bridge_s1_writedata[21].DATAIN
cpu_data_master_writedata[22] => pipeline_bridge_before_tristate_bridge_s1_writedata[22].DATAIN
cpu_data_master_writedata[23] => pipeline_bridge_before_tristate_bridge_s1_writedata[23].DATAIN
cpu_data_master_writedata[24] => pipeline_bridge_before_tristate_bridge_s1_writedata[24].DATAIN
cpu_data_master_writedata[25] => pipeline_bridge_before_tristate_bridge_s1_writedata[25].DATAIN
cpu_data_master_writedata[26] => pipeline_bridge_before_tristate_bridge_s1_writedata[26].DATAIN
cpu_data_master_writedata[27] => pipeline_bridge_before_tristate_bridge_s1_writedata[27].DATAIN
cpu_data_master_writedata[28] => pipeline_bridge_before_tristate_bridge_s1_writedata[28].DATAIN
cpu_data_master_writedata[29] => pipeline_bridge_before_tristate_bridge_s1_writedata[29].DATAIN
cpu_data_master_writedata[30] => pipeline_bridge_before_tristate_bridge_s1_writedata[30].DATAIN
cpu_data_master_writedata[31] => pipeline_bridge_before_tristate_bridge_s1_writedata[31].DATAIN
cpu_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[2] => pipeline_bridge_before_tristate_bridge_s1_address.DATAA
cpu_instruction_master_address_to_slave[2] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAA
cpu_instruction_master_address_to_slave[3] => pipeline_bridge_before_tristate_bridge_s1_address.DATAA
cpu_instruction_master_address_to_slave[3] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAA
cpu_instruction_master_address_to_slave[4] => pipeline_bridge_before_tristate_bridge_s1_address.DATAA
cpu_instruction_master_address_to_slave[4] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAA
cpu_instruction_master_address_to_slave[5] => pipeline_bridge_before_tristate_bridge_s1_address.DATAA
cpu_instruction_master_address_to_slave[5] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAA
cpu_instruction_master_address_to_slave[6] => pipeline_bridge_before_tristate_bridge_s1_address.DATAA
cpu_instruction_master_address_to_slave[6] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAA
cpu_instruction_master_address_to_slave[7] => pipeline_bridge_before_tristate_bridge_s1_address.DATAA
cpu_instruction_master_address_to_slave[7] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAA
cpu_instruction_master_address_to_slave[8] => pipeline_bridge_before_tristate_bridge_s1_address.DATAA
cpu_instruction_master_address_to_slave[8] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAA
cpu_instruction_master_address_to_slave[9] => pipeline_bridge_before_tristate_bridge_s1_address.DATAA
cpu_instruction_master_address_to_slave[9] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAA
cpu_instruction_master_address_to_slave[10] => pipeline_bridge_before_tristate_bridge_s1_address.DATAA
cpu_instruction_master_address_to_slave[10] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAA
cpu_instruction_master_address_to_slave[11] => pipeline_bridge_before_tristate_bridge_s1_address.DATAA
cpu_instruction_master_address_to_slave[11] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAA
cpu_instruction_master_address_to_slave[12] => pipeline_bridge_before_tristate_bridge_s1_address.DATAA
cpu_instruction_master_address_to_slave[12] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAA
cpu_instruction_master_address_to_slave[13] => pipeline_bridge_before_tristate_bridge_s1_address.DATAA
cpu_instruction_master_address_to_slave[13] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAA
cpu_instruction_master_address_to_slave[14] => pipeline_bridge_before_tristate_bridge_s1_address.DATAA
cpu_instruction_master_address_to_slave[14] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAA
cpu_instruction_master_address_to_slave[15] => pipeline_bridge_before_tristate_bridge_s1_address.DATAA
cpu_instruction_master_address_to_slave[15] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAA
cpu_instruction_master_address_to_slave[16] => pipeline_bridge_before_tristate_bridge_s1_address.DATAA
cpu_instruction_master_address_to_slave[16] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAA
cpu_instruction_master_address_to_slave[17] => pipeline_bridge_before_tristate_bridge_s1_address.DATAA
cpu_instruction_master_address_to_slave[17] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAA
cpu_instruction_master_address_to_slave[18] => pipeline_bridge_before_tristate_bridge_s1_address.DATAA
cpu_instruction_master_address_to_slave[18] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAA
cpu_instruction_master_address_to_slave[19] => pipeline_bridge_before_tristate_bridge_s1_address.DATAA
cpu_instruction_master_address_to_slave[19] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAA
cpu_instruction_master_address_to_slave[20] => pipeline_bridge_before_tristate_bridge_s1_address.DATAA
cpu_instruction_master_address_to_slave[20] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAA
cpu_instruction_master_address_to_slave[21] => pipeline_bridge_before_tristate_bridge_s1_address.DATAA
cpu_instruction_master_address_to_slave[21] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAA
cpu_instruction_master_address_to_slave[22] => pipeline_bridge_before_tristate_bridge_s1_address.DATAA
cpu_instruction_master_address_to_slave[22] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAA
cpu_instruction_master_address_to_slave[23] => pipeline_bridge_before_tristate_bridge_s1_address.DATAA
cpu_instruction_master_address_to_slave[23] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAA
cpu_instruction_master_address_to_slave[24] => pipeline_bridge_before_tristate_bridge_s1_address.DATAA
cpu_instruction_master_address_to_slave[24] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAA
cpu_instruction_master_address_to_slave[25] => pipeline_bridge_before_tristate_bridge_s1_address.DATAA
cpu_instruction_master_address_to_slave[25] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAA
cpu_instruction_master_address_to_slave[26] => pipeline_bridge_before_tristate_bridge_s1_address.DATAA
cpu_instruction_master_address_to_slave[26] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress.DATAA
cpu_instruction_master_address_to_slave[27] => Equal1.IN0
cpu_instruction_master_address_to_slave[28] => Equal1.IN55
cpu_instruction_master_latency_counter => LessThan1.IN2
cpu_instruction_master_latency_counter => cpu_instruction_master_qualified_request_pipeline_bridge_before_tristate_bridge_s1.IN1
cpu_instruction_master_read => cpu_instruction_master_requests_pipeline_bridge_before_tristate_bridge_s1.IN1
cpu_instruction_master_read => cpu_instruction_master_requests_pipeline_bridge_before_tristate_bridge_s1.IN1
cpu_instruction_master_read => cpu_instruction_master_qualified_request_pipeline_bridge_before_tristate_bridge_s1.IN1
cpu_instruction_master_read => pipeline_bridge_before_tristate_bridge_s1_in_a_read_cycle.IN0
cpu_instruction_master_read_data_valid_cpu_ddr_clock_bridge_s1_shift_register => cpu_instruction_master_qualified_request_pipeline_bridge_before_tristate_bridge_s1.IN1
pipeline_bridge_before_tristate_bridge_s1_endofpacket => pipeline_bridge_before_tristate_bridge_s1_endofpacket_from_sa.DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[0] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[0].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[1] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[1].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[2] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[2].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[3] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[3].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[4] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[4].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[5] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[5].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[6] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[6].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[7] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[7].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[8] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[8].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[9] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[9].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[10] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[10].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[11] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[11].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[12] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[12].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[13] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[13].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[14] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[14].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[15] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[15].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[16] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[16].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[17] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[17].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[18] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[18].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[19] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[19].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[20] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[20].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[21] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[21].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[22] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[22].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[23] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[23].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[24] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[24].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[25] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[25].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[26] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[26].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[27] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[27].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[28] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[28].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[29] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[29].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[30] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[30].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[31] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[31].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdatavalid => pipeline_bridge_before_tristate_bridge_s1_move_on_to_next_transaction.IN2
pipeline_bridge_before_tristate_bridge_s1_waitrequest => pipeline_bridge_before_tristate_bridge_s1_waits_for_read.IN1
pipeline_bridge_before_tristate_bridge_s1_waitrequest => pipeline_bridge_before_tristate_bridge_s1_waits_for_write.IN1
pipeline_bridge_before_tristate_bridge_s1_waitrequest => pipeline_bridge_before_tristate_bridge_s1_waitrequest_from_sa.DATAIN
reset_n => reset_n.IN2


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1
clear_fifo => always1.IN1
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always8.IN0
clear_fifo => always9.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_4.DATAA
read => p4_full_4.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always8.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_4.ACLR
reset_n => stage_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always8.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always11.IN1
write => updated_one_count.IN1
write => p4_full_4.IN1
write => always9.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_before_tristate_bridge_s1
clear_fifo => always1.IN1
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always8.IN0
clear_fifo => always9.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_4.DATAA
read => p4_full_4.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always8.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_4.ACLR
reset_n => stage_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always8.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always11.IN1
write => updated_one_count.IN1
write => p4_full_4.IN1
write => always9.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1
clk => pipeline_bridge_before_tristate_bridge_m1_dbs_rdv_counter[0].CLK
clk => pipeline_bridge_before_tristate_bridge_m1_dbs_rdv_counter[1].CLK
clk => pipeline_bridge_before_tristate_bridge_m1_dbs_address[0]~reg0.CLK
clk => pipeline_bridge_before_tristate_bridge_m1_dbs_address[1]~reg0.CLK
clk => dbs_latent_16_reg_segment_0[0].CLK
clk => dbs_latent_16_reg_segment_0[1].CLK
clk => dbs_latent_16_reg_segment_0[2].CLK
clk => dbs_latent_16_reg_segment_0[3].CLK
clk => dbs_latent_16_reg_segment_0[4].CLK
clk => dbs_latent_16_reg_segment_0[5].CLK
clk => dbs_latent_16_reg_segment_0[6].CLK
clk => dbs_latent_16_reg_segment_0[7].CLK
clk => dbs_latent_16_reg_segment_0[8].CLK
clk => dbs_latent_16_reg_segment_0[9].CLK
clk => dbs_latent_16_reg_segment_0[10].CLK
clk => dbs_latent_16_reg_segment_0[11].CLK
clk => dbs_latent_16_reg_segment_0[12].CLK
clk => dbs_latent_16_reg_segment_0[13].CLK
clk => dbs_latent_16_reg_segment_0[14].CLK
clk => dbs_latent_16_reg_segment_0[15].CLK
clk => pipeline_bridge_before_tristate_bridge_m1_latency_counter[0]~reg0.CLK
clk => pipeline_bridge_before_tristate_bridge_m1_latency_counter[1]~reg0.CLK
clk => pipeline_bridge_before_tristate_bridge_m1_read_but_no_slave_selected.CLK
d1_flash_tristate_bridge_avalon_slave_end_xfer => pre_dbs_count_enable.IN0
d1_flash_tristate_bridge_avalon_slave_end_xfer => r_0.IN0
ext_flash_s1_wait_counter_eq_0 => pre_dbs_count_enable.IN1
incoming_flash_tristate_bridge_data[0] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data[1] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data[2] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data[3] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data[4] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data[5] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data[6] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data[7] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data[8] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data[9] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data[10] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data[11] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data[12] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data[13] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data[14] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data[15] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data[16] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data[17] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data[18] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data[19] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data[20] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data[21] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data[22] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data[23] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data[24] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data[25] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data[26] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data[27] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data[28] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data[29] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data[30] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data[31] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data_with_Xs_converted_to_0[0] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data_with_Xs_converted_to_0[0] => dbs_latent_16_reg_segment_0[0].DATAIN
incoming_flash_tristate_bridge_data_with_Xs_converted_to_0[1] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data_with_Xs_converted_to_0[1] => dbs_latent_16_reg_segment_0[1].DATAIN
incoming_flash_tristate_bridge_data_with_Xs_converted_to_0[2] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data_with_Xs_converted_to_0[2] => dbs_latent_16_reg_segment_0[2].DATAIN
incoming_flash_tristate_bridge_data_with_Xs_converted_to_0[3] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data_with_Xs_converted_to_0[3] => dbs_latent_16_reg_segment_0[3].DATAIN
incoming_flash_tristate_bridge_data_with_Xs_converted_to_0[4] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data_with_Xs_converted_to_0[4] => dbs_latent_16_reg_segment_0[4].DATAIN
incoming_flash_tristate_bridge_data_with_Xs_converted_to_0[5] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data_with_Xs_converted_to_0[5] => dbs_latent_16_reg_segment_0[5].DATAIN
incoming_flash_tristate_bridge_data_with_Xs_converted_to_0[6] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data_with_Xs_converted_to_0[6] => dbs_latent_16_reg_segment_0[6].DATAIN
incoming_flash_tristate_bridge_data_with_Xs_converted_to_0[7] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data_with_Xs_converted_to_0[7] => dbs_latent_16_reg_segment_0[7].DATAIN
incoming_flash_tristate_bridge_data_with_Xs_converted_to_0[8] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data_with_Xs_converted_to_0[8] => dbs_latent_16_reg_segment_0[8].DATAIN
incoming_flash_tristate_bridge_data_with_Xs_converted_to_0[9] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data_with_Xs_converted_to_0[9] => dbs_latent_16_reg_segment_0[9].DATAIN
incoming_flash_tristate_bridge_data_with_Xs_converted_to_0[10] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data_with_Xs_converted_to_0[10] => dbs_latent_16_reg_segment_0[10].DATAIN
incoming_flash_tristate_bridge_data_with_Xs_converted_to_0[11] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data_with_Xs_converted_to_0[11] => dbs_latent_16_reg_segment_0[11].DATAIN
incoming_flash_tristate_bridge_data_with_Xs_converted_to_0[12] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data_with_Xs_converted_to_0[12] => dbs_latent_16_reg_segment_0[12].DATAIN
incoming_flash_tristate_bridge_data_with_Xs_converted_to_0[13] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data_with_Xs_converted_to_0[13] => dbs_latent_16_reg_segment_0[13].DATAIN
incoming_flash_tristate_bridge_data_with_Xs_converted_to_0[14] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data_with_Xs_converted_to_0[14] => dbs_latent_16_reg_segment_0[14].DATAIN
incoming_flash_tristate_bridge_data_with_Xs_converted_to_0[15] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_tristate_bridge_data_with_Xs_converted_to_0[15] => dbs_latent_16_reg_segment_0[15].DATAIN
max2_s1_wait_counter_eq_0 => r_0.IN1
pipeline_bridge_before_tristate_bridge_m1_address[0] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[0].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[1] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[1].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[2] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[2].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[3] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[3].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[4] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[4].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[5] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[5].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[6] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[6].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[7] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[7].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[8] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[8].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[9] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[9].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[10] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[10].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[11] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[11].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[12] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[12].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[13] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[13].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[14] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[14].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[15] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[15].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[16] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[16].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[17] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[17].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[18] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[18].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[19] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[19].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[20] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[20].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[21] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[21].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[22] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[22].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[23] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[23].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[24] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[24].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[25] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[25].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[26] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[26].DATAIN
pipeline_bridge_before_tristate_bridge_m1_burstcount => ~NO_FANOUT~
pipeline_bridge_before_tristate_bridge_m1_byteenable[0] => ~NO_FANOUT~
pipeline_bridge_before_tristate_bridge_m1_byteenable[1] => ~NO_FANOUT~
pipeline_bridge_before_tristate_bridge_m1_byteenable[2] => ~NO_FANOUT~
pipeline_bridge_before_tristate_bridge_m1_byteenable[3] => ~NO_FANOUT~
pipeline_bridge_before_tristate_bridge_m1_byteenable_ext_flash_s1[0] => WideNor0.IN0
pipeline_bridge_before_tristate_bridge_m1_byteenable_ext_flash_s1[1] => WideNor0.IN1
pipeline_bridge_before_tristate_bridge_m1_chipselect => r_0.IN1
pipeline_bridge_before_tristate_bridge_m1_chipselect => pre_dbs_count_enable.IN0
pipeline_bridge_before_tristate_bridge_m1_chipselect => pre_dbs_count_enable.IN0
pipeline_bridge_before_tristate_bridge_m1_chipselect => r_0.IN0
pipeline_bridge_before_tristate_bridge_m1_granted_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_is_granted_some_slave.IN0
pipeline_bridge_before_tristate_bridge_m1_granted_ext_flash_s1 => pre_dbs_count_enable.IN1
pipeline_bridge_before_tristate_bridge_m1_granted_ext_flash_s1 => pre_dbs_count_enable.IN1
pipeline_bridge_before_tristate_bridge_m1_granted_max2_s1 => pipeline_bridge_before_tristate_bridge_m1_is_granted_some_slave.IN1
pipeline_bridge_before_tristate_bridge_m1_qualified_request_ext_flash_s1 => r_0.IN1
pipeline_bridge_before_tristate_bridge_m1_qualified_request_ext_flash_s1 => r_0.IN1
pipeline_bridge_before_tristate_bridge_m1_qualified_request_ext_flash_s1 => r_0.IN1
pipeline_bridge_before_tristate_bridge_m1_qualified_request_max2_s1 => r_0.IN0
pipeline_bridge_before_tristate_bridge_m1_qualified_request_max2_s1 => r_0.IN1
pipeline_bridge_before_tristate_bridge_m1_read => pre_dbs_count_enable.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => always2.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pre_flush_pipeline_bridge_before_tristate_bridge_m1_readdatavalid.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_dbs_rdv_counter[0].ENA
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_dbs_rdv_counter[1].ENA
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1 => pre_flush_pipeline_bridge_before_tristate_bridge_m1_readdatavalid.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_requests_ext_flash_s1 => latency_load_value[1].IN0
pipeline_bridge_before_tristate_bridge_m1_requests_ext_flash_s1 => pre_dbs_count_enable.IN1
pipeline_bridge_before_tristate_bridge_m1_requests_ext_flash_s1 => r_0.IN1
pipeline_bridge_before_tristate_bridge_m1_requests_ext_flash_s1 => Add1.IN4
pipeline_bridge_before_tristate_bridge_m1_requests_max2_s1 => latency_load_value[1].IN1
pipeline_bridge_before_tristate_bridge_m1_requests_max2_s1 => r_0.IN1
pipeline_bridge_before_tristate_bridge_m1_write => pre_dbs_count_enable.IN1
pipeline_bridge_before_tristate_bridge_m1_writedata[0] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[1] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[2] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[3] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[4] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[5] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[6] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[7] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[8] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[9] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[10] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[11] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[12] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[13] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[14] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[15] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[16] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[17] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[18] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[19] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[20] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[21] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[22] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[23] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[24] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[25] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[26] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[27] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[28] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[29] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[30] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[31] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAB
reset_n => dbs_latent_16_reg_segment_0[0].ACLR
reset_n => dbs_latent_16_reg_segment_0[1].ACLR
reset_n => dbs_latent_16_reg_segment_0[2].ACLR
reset_n => dbs_latent_16_reg_segment_0[3].ACLR
reset_n => dbs_latent_16_reg_segment_0[4].ACLR
reset_n => dbs_latent_16_reg_segment_0[5].ACLR
reset_n => dbs_latent_16_reg_segment_0[6].ACLR
reset_n => dbs_latent_16_reg_segment_0[7].ACLR
reset_n => dbs_latent_16_reg_segment_0[8].ACLR
reset_n => dbs_latent_16_reg_segment_0[9].ACLR
reset_n => dbs_latent_16_reg_segment_0[10].ACLR
reset_n => dbs_latent_16_reg_segment_0[11].ACLR
reset_n => dbs_latent_16_reg_segment_0[12].ACLR
reset_n => dbs_latent_16_reg_segment_0[13].ACLR
reset_n => dbs_latent_16_reg_segment_0[14].ACLR
reset_n => dbs_latent_16_reg_segment_0[15].ACLR
reset_n => pipeline_bridge_before_tristate_bridge_m1_dbs_address[0]~reg0.ACLR
reset_n => pipeline_bridge_before_tristate_bridge_m1_dbs_address[1]~reg0.ACLR
reset_n => pipeline_bridge_before_tristate_bridge_m1_latency_counter[0]~reg0.ACLR
reset_n => pipeline_bridge_before_tristate_bridge_m1_latency_counter[1]~reg0.ACLR
reset_n => pipeline_bridge_before_tristate_bridge_m1_read_but_no_slave_selected.ACLR
reset_n => pipeline_bridge_before_tristate_bridge_m1_dbs_rdv_counter[0].ACLR
reset_n => pipeline_bridge_before_tristate_bridge_m1_dbs_rdv_counter[1].ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge
clk => clk.IN4
m1_endofpacket => downstream_m1_endofpacket.IN1
m1_readdata[0] => downstream_m1_readdata[0].IN1
m1_readdata[1] => downstream_m1_readdata[1].IN1
m1_readdata[2] => downstream_m1_readdata[2].IN1
m1_readdata[3] => downstream_m1_readdata[3].IN1
m1_readdata[4] => downstream_m1_readdata[4].IN1
m1_readdata[5] => downstream_m1_readdata[5].IN1
m1_readdata[6] => downstream_m1_readdata[6].IN1
m1_readdata[7] => downstream_m1_readdata[7].IN1
m1_readdata[8] => downstream_m1_readdata[8].IN1
m1_readdata[9] => downstream_m1_readdata[9].IN1
m1_readdata[10] => downstream_m1_readdata[10].IN1
m1_readdata[11] => downstream_m1_readdata[11].IN1
m1_readdata[12] => downstream_m1_readdata[12].IN1
m1_readdata[13] => downstream_m1_readdata[13].IN1
m1_readdata[14] => downstream_m1_readdata[14].IN1
m1_readdata[15] => downstream_m1_readdata[15].IN1
m1_readdata[16] => downstream_m1_readdata[16].IN1
m1_readdata[17] => downstream_m1_readdata[17].IN1
m1_readdata[18] => downstream_m1_readdata[18].IN1
m1_readdata[19] => downstream_m1_readdata[19].IN1
m1_readdata[20] => downstream_m1_readdata[20].IN1
m1_readdata[21] => downstream_m1_readdata[21].IN1
m1_readdata[22] => downstream_m1_readdata[22].IN1
m1_readdata[23] => downstream_m1_readdata[23].IN1
m1_readdata[24] => downstream_m1_readdata[24].IN1
m1_readdata[25] => downstream_m1_readdata[25].IN1
m1_readdata[26] => downstream_m1_readdata[26].IN1
m1_readdata[27] => downstream_m1_readdata[27].IN1
m1_readdata[28] => downstream_m1_readdata[28].IN1
m1_readdata[29] => downstream_m1_readdata[29].IN1
m1_readdata[30] => downstream_m1_readdata[30].IN1
m1_readdata[31] => downstream_m1_readdata[31].IN1
m1_readdatavalid => downstream_m1_readdatavalid.IN1
m1_waitrequest => downstream_m1_waitrequest.IN1
reset_n => reset_n.IN5
s1_address[0] => waitrequest_s1_address[2].IN1
s1_address[1] => waitrequest_s1_address[3].IN1
s1_address[2] => waitrequest_s1_address[4].IN1
s1_address[3] => waitrequest_s1_address[5].IN1
s1_address[4] => waitrequest_s1_address[6].IN1
s1_address[5] => waitrequest_s1_address[7].IN1
s1_address[6] => waitrequest_s1_address[8].IN1
s1_address[7] => waitrequest_s1_address[9].IN1
s1_address[8] => waitrequest_s1_address[10].IN1
s1_address[9] => waitrequest_s1_address[11].IN1
s1_address[10] => waitrequest_s1_address[12].IN1
s1_address[11] => waitrequest_s1_address[13].IN1
s1_address[12] => waitrequest_s1_address[14].IN1
s1_address[13] => waitrequest_s1_address[15].IN1
s1_address[14] => waitrequest_s1_address[16].IN1
s1_address[15] => waitrequest_s1_address[17].IN1
s1_address[16] => waitrequest_s1_address[18].IN1
s1_address[17] => waitrequest_s1_address[19].IN1
s1_address[18] => waitrequest_s1_address[20].IN1
s1_address[19] => waitrequest_s1_address[21].IN1
s1_address[20] => waitrequest_s1_address[22].IN1
s1_address[21] => waitrequest_s1_address[23].IN1
s1_address[22] => waitrequest_s1_address[24].IN1
s1_address[23] => waitrequest_s1_address[25].IN1
s1_address[24] => waitrequest_s1_address[26].IN1
s1_arbiterlock => waitrequest_s1_arbiterlock.IN1
s1_arbiterlock2 => waitrequest_s1_arbiterlock2.IN1
s1_burstcount => waitrequest_s1_burstcount.IN1
s1_byteenable[0] => waitrequest_s1_byteenable[0].IN1
s1_byteenable[1] => waitrequest_s1_byteenable[1].IN1
s1_byteenable[2] => waitrequest_s1_byteenable[2].IN1
s1_byteenable[3] => waitrequest_s1_byteenable[3].IN1
s1_chipselect => waitrequest_s1_chipselect.IN1
s1_debugaccess => waitrequest_s1_debugaccess.IN1
s1_nativeaddress[0] => waitrequest_s1_nativeaddress[0].IN1
s1_nativeaddress[1] => waitrequest_s1_nativeaddress[1].IN1
s1_nativeaddress[2] => waitrequest_s1_nativeaddress[2].IN1
s1_nativeaddress[3] => waitrequest_s1_nativeaddress[3].IN1
s1_nativeaddress[4] => waitrequest_s1_nativeaddress[4].IN1
s1_nativeaddress[5] => waitrequest_s1_nativeaddress[5].IN1
s1_nativeaddress[6] => waitrequest_s1_nativeaddress[6].IN1
s1_nativeaddress[7] => waitrequest_s1_nativeaddress[7].IN1
s1_nativeaddress[8] => waitrequest_s1_nativeaddress[8].IN1
s1_nativeaddress[9] => waitrequest_s1_nativeaddress[9].IN1
s1_nativeaddress[10] => waitrequest_s1_nativeaddress[10].IN1
s1_nativeaddress[11] => waitrequest_s1_nativeaddress[11].IN1
s1_nativeaddress[12] => waitrequest_s1_nativeaddress[12].IN1
s1_nativeaddress[13] => waitrequest_s1_nativeaddress[13].IN1
s1_nativeaddress[14] => waitrequest_s1_nativeaddress[14].IN1
s1_nativeaddress[15] => waitrequest_s1_nativeaddress[15].IN1
s1_nativeaddress[16] => waitrequest_s1_nativeaddress[16].IN1
s1_nativeaddress[17] => waitrequest_s1_nativeaddress[17].IN1
s1_nativeaddress[18] => waitrequest_s1_nativeaddress[18].IN1
s1_nativeaddress[19] => waitrequest_s1_nativeaddress[19].IN1
s1_nativeaddress[20] => waitrequest_s1_nativeaddress[20].IN1
s1_nativeaddress[21] => waitrequest_s1_nativeaddress[21].IN1
s1_nativeaddress[22] => waitrequest_s1_nativeaddress[22].IN1
s1_nativeaddress[23] => waitrequest_s1_nativeaddress[23].IN1
s1_nativeaddress[24] => waitrequest_s1_nativeaddress[24].IN1
s1_read => waitrequest_s1_read.IN1
s1_write => waitrequest_s1_write.IN1
s1_writedata[0] => waitrequest_s1_writedata[0].IN1
s1_writedata[1] => waitrequest_s1_writedata[1].IN1
s1_writedata[2] => waitrequest_s1_writedata[2].IN1
s1_writedata[3] => waitrequest_s1_writedata[3].IN1
s1_writedata[4] => waitrequest_s1_writedata[4].IN1
s1_writedata[5] => waitrequest_s1_writedata[5].IN1
s1_writedata[6] => waitrequest_s1_writedata[6].IN1
s1_writedata[7] => waitrequest_s1_writedata[7].IN1
s1_writedata[8] => waitrequest_s1_writedata[8].IN1
s1_writedata[9] => waitrequest_s1_writedata[9].IN1
s1_writedata[10] => waitrequest_s1_writedata[10].IN1
s1_writedata[11] => waitrequest_s1_writedata[11].IN1
s1_writedata[12] => waitrequest_s1_writedata[12].IN1
s1_writedata[13] => waitrequest_s1_writedata[13].IN1
s1_writedata[14] => waitrequest_s1_writedata[14].IN1
s1_writedata[15] => waitrequest_s1_writedata[15].IN1
s1_writedata[16] => waitrequest_s1_writedata[16].IN1
s1_writedata[17] => waitrequest_s1_writedata[17].IN1
s1_writedata[18] => waitrequest_s1_writedata[18].IN1
s1_writedata[19] => waitrequest_s1_writedata[19].IN1
s1_writedata[20] => waitrequest_s1_writedata[20].IN1
s1_writedata[21] => waitrequest_s1_writedata[21].IN1
s1_writedata[22] => waitrequest_s1_writedata[22].IN1
s1_writedata[23] => waitrequest_s1_writedata[23].IN1
s1_writedata[24] => waitrequest_s1_writedata[24].IN1
s1_writedata[25] => waitrequest_s1_writedata[25].IN1
s1_writedata[26] => waitrequest_s1_writedata[26].IN1
s1_writedata[27] => waitrequest_s1_writedata[27].IN1
s1_writedata[28] => waitrequest_s1_writedata[28].IN1
s1_writedata[29] => waitrequest_s1_writedata[29].IN1
s1_writedata[30] => waitrequest_s1_writedata[30].IN1
s1_writedata[31] => waitrequest_s1_writedata[31].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter
m1_clk => m1_writedata[0]~reg0.CLK
m1_clk => m1_writedata[1]~reg0.CLK
m1_clk => m1_writedata[2]~reg0.CLK
m1_clk => m1_writedata[3]~reg0.CLK
m1_clk => m1_writedata[4]~reg0.CLK
m1_clk => m1_writedata[5]~reg0.CLK
m1_clk => m1_writedata[6]~reg0.CLK
m1_clk => m1_writedata[7]~reg0.CLK
m1_clk => m1_writedata[8]~reg0.CLK
m1_clk => m1_writedata[9]~reg0.CLK
m1_clk => m1_writedata[10]~reg0.CLK
m1_clk => m1_writedata[11]~reg0.CLK
m1_clk => m1_writedata[12]~reg0.CLK
m1_clk => m1_writedata[13]~reg0.CLK
m1_clk => m1_writedata[14]~reg0.CLK
m1_clk => m1_writedata[15]~reg0.CLK
m1_clk => m1_writedata[16]~reg0.CLK
m1_clk => m1_writedata[17]~reg0.CLK
m1_clk => m1_writedata[18]~reg0.CLK
m1_clk => m1_writedata[19]~reg0.CLK
m1_clk => m1_writedata[20]~reg0.CLK
m1_clk => m1_writedata[21]~reg0.CLK
m1_clk => m1_writedata[22]~reg0.CLK
m1_clk => m1_writedata[23]~reg0.CLK
m1_clk => m1_writedata[24]~reg0.CLK
m1_clk => m1_writedata[25]~reg0.CLK
m1_clk => m1_writedata[26]~reg0.CLK
m1_clk => m1_writedata[27]~reg0.CLK
m1_clk => m1_writedata[28]~reg0.CLK
m1_clk => m1_writedata[29]~reg0.CLK
m1_clk => m1_writedata[30]~reg0.CLK
m1_clk => m1_writedata[31]~reg0.CLK
m1_clk => m1_write~reg0.CLK
m1_clk => m1_read~reg0.CLK
m1_clk => m1_nativeaddress[0]~reg0.CLK
m1_clk => m1_nativeaddress[1]~reg0.CLK
m1_clk => m1_nativeaddress[2]~reg0.CLK
m1_clk => m1_nativeaddress[3]~reg0.CLK
m1_clk => m1_nativeaddress[4]~reg0.CLK
m1_clk => m1_nativeaddress[5]~reg0.CLK
m1_clk => m1_nativeaddress[6]~reg0.CLK
m1_clk => m1_nativeaddress[7]~reg0.CLK
m1_clk => m1_nativeaddress[8]~reg0.CLK
m1_clk => m1_nativeaddress[9]~reg0.CLK
m1_clk => m1_nativeaddress[10]~reg0.CLK
m1_clk => m1_nativeaddress[11]~reg0.CLK
m1_clk => m1_nativeaddress[12]~reg0.CLK
m1_clk => m1_nativeaddress[13]~reg0.CLK
m1_clk => m1_nativeaddress[14]~reg0.CLK
m1_clk => m1_nativeaddress[15]~reg0.CLK
m1_clk => m1_nativeaddress[16]~reg0.CLK
m1_clk => m1_nativeaddress[17]~reg0.CLK
m1_clk => m1_nativeaddress[18]~reg0.CLK
m1_clk => m1_nativeaddress[19]~reg0.CLK
m1_clk => m1_nativeaddress[20]~reg0.CLK
m1_clk => m1_nativeaddress[21]~reg0.CLK
m1_clk => m1_nativeaddress[22]~reg0.CLK
m1_clk => m1_nativeaddress[23]~reg0.CLK
m1_clk => m1_nativeaddress[24]~reg0.CLK
m1_clk => m1_debugaccess~reg0.CLK
m1_clk => m1_chipselect~reg0.CLK
m1_clk => m1_byteenable[0]~reg0.CLK
m1_clk => m1_byteenable[1]~reg0.CLK
m1_clk => m1_byteenable[2]~reg0.CLK
m1_clk => m1_byteenable[3]~reg0.CLK
m1_clk => m1_burstcount~reg0.CLK
m1_clk => m1_arbiterlock2~reg0.CLK
m1_clk => m1_arbiterlock~reg0.CLK
m1_clk => m1_address[0]~reg0.CLK
m1_clk => m1_address[1]~reg0.CLK
m1_clk => m1_address[2]~reg0.CLK
m1_clk => m1_address[3]~reg0.CLK
m1_clk => m1_address[4]~reg0.CLK
m1_clk => m1_address[5]~reg0.CLK
m1_clk => m1_address[6]~reg0.CLK
m1_clk => m1_address[7]~reg0.CLK
m1_clk => m1_address[8]~reg0.CLK
m1_clk => m1_address[9]~reg0.CLK
m1_clk => m1_address[10]~reg0.CLK
m1_clk => m1_address[11]~reg0.CLK
m1_clk => m1_address[12]~reg0.CLK
m1_clk => m1_address[13]~reg0.CLK
m1_clk => m1_address[14]~reg0.CLK
m1_clk => m1_address[15]~reg0.CLK
m1_clk => m1_address[16]~reg0.CLK
m1_clk => m1_address[17]~reg0.CLK
m1_clk => m1_address[18]~reg0.CLK
m1_clk => m1_address[19]~reg0.CLK
m1_clk => m1_address[20]~reg0.CLK
m1_clk => m1_address[21]~reg0.CLK
m1_clk => m1_address[22]~reg0.CLK
m1_clk => m1_address[23]~reg0.CLK
m1_clk => m1_address[24]~reg0.CLK
m1_clk => m1_address[25]~reg0.CLK
m1_clk => m1_address[26]~reg0.CLK
m1_endofpacket => s1_endofpacket.DATAIN
m1_readdata[0] => s1_readdata[0].DATAIN
m1_readdata[1] => s1_readdata[1].DATAIN
m1_readdata[2] => s1_readdata[2].DATAIN
m1_readdata[3] => s1_readdata[3].DATAIN
m1_readdata[4] => s1_readdata[4].DATAIN
m1_readdata[5] => s1_readdata[5].DATAIN
m1_readdata[6] => s1_readdata[6].DATAIN
m1_readdata[7] => s1_readdata[7].DATAIN
m1_readdata[8] => s1_readdata[8].DATAIN
m1_readdata[9] => s1_readdata[9].DATAIN
m1_readdata[10] => s1_readdata[10].DATAIN
m1_readdata[11] => s1_readdata[11].DATAIN
m1_readdata[12] => s1_readdata[12].DATAIN
m1_readdata[13] => s1_readdata[13].DATAIN
m1_readdata[14] => s1_readdata[14].DATAIN
m1_readdata[15] => s1_readdata[15].DATAIN
m1_readdata[16] => s1_readdata[16].DATAIN
m1_readdata[17] => s1_readdata[17].DATAIN
m1_readdata[18] => s1_readdata[18].DATAIN
m1_readdata[19] => s1_readdata[19].DATAIN
m1_readdata[20] => s1_readdata[20].DATAIN
m1_readdata[21] => s1_readdata[21].DATAIN
m1_readdata[22] => s1_readdata[22].DATAIN
m1_readdata[23] => s1_readdata[23].DATAIN
m1_readdata[24] => s1_readdata[24].DATAIN
m1_readdata[25] => s1_readdata[25].DATAIN
m1_readdata[26] => s1_readdata[26].DATAIN
m1_readdata[27] => s1_readdata[27].DATAIN
m1_readdata[28] => s1_readdata[28].DATAIN
m1_readdata[29] => s1_readdata[29].DATAIN
m1_readdata[30] => s1_readdata[30].DATAIN
m1_readdata[31] => s1_readdata[31].DATAIN
m1_readdatavalid => s1_readdatavalid.DATAIN
m1_reset_n => m1_address[0]~reg0.ACLR
m1_reset_n => m1_address[1]~reg0.ACLR
m1_reset_n => m1_address[2]~reg0.ACLR
m1_reset_n => m1_address[3]~reg0.ACLR
m1_reset_n => m1_address[4]~reg0.ACLR
m1_reset_n => m1_address[5]~reg0.ACLR
m1_reset_n => m1_address[6]~reg0.ACLR
m1_reset_n => m1_address[7]~reg0.ACLR
m1_reset_n => m1_address[8]~reg0.ACLR
m1_reset_n => m1_address[9]~reg0.ACLR
m1_reset_n => m1_address[10]~reg0.ACLR
m1_reset_n => m1_address[11]~reg0.ACLR
m1_reset_n => m1_address[12]~reg0.ACLR
m1_reset_n => m1_address[13]~reg0.ACLR
m1_reset_n => m1_address[14]~reg0.ACLR
m1_reset_n => m1_address[15]~reg0.ACLR
m1_reset_n => m1_address[16]~reg0.ACLR
m1_reset_n => m1_address[17]~reg0.ACLR
m1_reset_n => m1_address[18]~reg0.ACLR
m1_reset_n => m1_address[19]~reg0.ACLR
m1_reset_n => m1_address[20]~reg0.ACLR
m1_reset_n => m1_address[21]~reg0.ACLR
m1_reset_n => m1_address[22]~reg0.ACLR
m1_reset_n => m1_address[23]~reg0.ACLR
m1_reset_n => m1_address[24]~reg0.ACLR
m1_reset_n => m1_address[25]~reg0.ACLR
m1_reset_n => m1_address[26]~reg0.ACLR
m1_reset_n => m1_arbiterlock~reg0.ACLR
m1_reset_n => m1_arbiterlock2~reg0.ACLR
m1_reset_n => m1_burstcount~reg0.ACLR
m1_reset_n => m1_byteenable[0]~reg0.ACLR
m1_reset_n => m1_byteenable[1]~reg0.ACLR
m1_reset_n => m1_byteenable[2]~reg0.ACLR
m1_reset_n => m1_byteenable[3]~reg0.ACLR
m1_reset_n => m1_chipselect~reg0.ACLR
m1_reset_n => m1_debugaccess~reg0.ACLR
m1_reset_n => m1_nativeaddress[0]~reg0.ACLR
m1_reset_n => m1_nativeaddress[1]~reg0.ACLR
m1_reset_n => m1_nativeaddress[2]~reg0.ACLR
m1_reset_n => m1_nativeaddress[3]~reg0.ACLR
m1_reset_n => m1_nativeaddress[4]~reg0.ACLR
m1_reset_n => m1_nativeaddress[5]~reg0.ACLR
m1_reset_n => m1_nativeaddress[6]~reg0.ACLR
m1_reset_n => m1_nativeaddress[7]~reg0.ACLR
m1_reset_n => m1_nativeaddress[8]~reg0.ACLR
m1_reset_n => m1_nativeaddress[9]~reg0.ACLR
m1_reset_n => m1_nativeaddress[10]~reg0.ACLR
m1_reset_n => m1_nativeaddress[11]~reg0.ACLR
m1_reset_n => m1_nativeaddress[12]~reg0.ACLR
m1_reset_n => m1_nativeaddress[13]~reg0.ACLR
m1_reset_n => m1_nativeaddress[14]~reg0.ACLR
m1_reset_n => m1_nativeaddress[15]~reg0.ACLR
m1_reset_n => m1_nativeaddress[16]~reg0.ACLR
m1_reset_n => m1_nativeaddress[17]~reg0.ACLR
m1_reset_n => m1_nativeaddress[18]~reg0.ACLR
m1_reset_n => m1_nativeaddress[19]~reg0.ACLR
m1_reset_n => m1_nativeaddress[20]~reg0.ACLR
m1_reset_n => m1_nativeaddress[21]~reg0.ACLR
m1_reset_n => m1_nativeaddress[22]~reg0.ACLR
m1_reset_n => m1_nativeaddress[23]~reg0.ACLR
m1_reset_n => m1_nativeaddress[24]~reg0.ACLR
m1_reset_n => m1_read~reg0.ACLR
m1_reset_n => m1_write~reg0.ACLR
m1_reset_n => m1_writedata[0]~reg0.ACLR
m1_reset_n => m1_writedata[1]~reg0.ACLR
m1_reset_n => m1_writedata[2]~reg0.ACLR
m1_reset_n => m1_writedata[3]~reg0.ACLR
m1_reset_n => m1_writedata[4]~reg0.ACLR
m1_reset_n => m1_writedata[5]~reg0.ACLR
m1_reset_n => m1_writedata[6]~reg0.ACLR
m1_reset_n => m1_writedata[7]~reg0.ACLR
m1_reset_n => m1_writedata[8]~reg0.ACLR
m1_reset_n => m1_writedata[9]~reg0.ACLR
m1_reset_n => m1_writedata[10]~reg0.ACLR
m1_reset_n => m1_writedata[11]~reg0.ACLR
m1_reset_n => m1_writedata[12]~reg0.ACLR
m1_reset_n => m1_writedata[13]~reg0.ACLR
m1_reset_n => m1_writedata[14]~reg0.ACLR
m1_reset_n => m1_writedata[15]~reg0.ACLR
m1_reset_n => m1_writedata[16]~reg0.ACLR
m1_reset_n => m1_writedata[17]~reg0.ACLR
m1_reset_n => m1_writedata[18]~reg0.ACLR
m1_reset_n => m1_writedata[19]~reg0.ACLR
m1_reset_n => m1_writedata[20]~reg0.ACLR
m1_reset_n => m1_writedata[21]~reg0.ACLR
m1_reset_n => m1_writedata[22]~reg0.ACLR
m1_reset_n => m1_writedata[23]~reg0.ACLR
m1_reset_n => m1_writedata[24]~reg0.ACLR
m1_reset_n => m1_writedata[25]~reg0.ACLR
m1_reset_n => m1_writedata[26]~reg0.ACLR
m1_reset_n => m1_writedata[27]~reg0.ACLR
m1_reset_n => m1_writedata[28]~reg0.ACLR
m1_reset_n => m1_writedata[29]~reg0.ACLR
m1_reset_n => m1_writedata[30]~reg0.ACLR
m1_reset_n => m1_writedata[31]~reg0.ACLR
m1_waitrequest => s1_waitrequest.DATAIN
m1_waitrequest => m1_address[26]~reg0.ENA
m1_waitrequest => m1_address[25]~reg0.ENA
m1_waitrequest => m1_address[24]~reg0.ENA
m1_waitrequest => m1_address[23]~reg0.ENA
m1_waitrequest => m1_address[22]~reg0.ENA
m1_waitrequest => m1_address[21]~reg0.ENA
m1_waitrequest => m1_address[20]~reg0.ENA
m1_waitrequest => m1_address[19]~reg0.ENA
m1_waitrequest => m1_address[18]~reg0.ENA
m1_waitrequest => m1_address[17]~reg0.ENA
m1_waitrequest => m1_address[16]~reg0.ENA
m1_waitrequest => m1_address[15]~reg0.ENA
m1_waitrequest => m1_address[14]~reg0.ENA
m1_waitrequest => m1_address[13]~reg0.ENA
m1_waitrequest => m1_address[12]~reg0.ENA
m1_waitrequest => m1_address[11]~reg0.ENA
m1_waitrequest => m1_address[10]~reg0.ENA
m1_waitrequest => m1_address[9]~reg0.ENA
m1_waitrequest => m1_address[8]~reg0.ENA
m1_waitrequest => m1_address[7]~reg0.ENA
m1_waitrequest => m1_address[6]~reg0.ENA
m1_waitrequest => m1_address[5]~reg0.ENA
m1_waitrequest => m1_address[4]~reg0.ENA
m1_waitrequest => m1_address[3]~reg0.ENA
m1_waitrequest => m1_address[2]~reg0.ENA
m1_waitrequest => m1_address[1]~reg0.ENA
m1_waitrequest => m1_address[0]~reg0.ENA
m1_waitrequest => m1_arbiterlock~reg0.ENA
m1_waitrequest => m1_arbiterlock2~reg0.ENA
m1_waitrequest => m1_burstcount~reg0.ENA
m1_waitrequest => m1_byteenable[3]~reg0.ENA
m1_waitrequest => m1_byteenable[2]~reg0.ENA
m1_waitrequest => m1_byteenable[1]~reg0.ENA
m1_waitrequest => m1_byteenable[0]~reg0.ENA
m1_waitrequest => m1_chipselect~reg0.ENA
m1_waitrequest => m1_debugaccess~reg0.ENA
m1_waitrequest => m1_nativeaddress[24]~reg0.ENA
m1_waitrequest => m1_nativeaddress[23]~reg0.ENA
m1_waitrequest => m1_nativeaddress[22]~reg0.ENA
m1_waitrequest => m1_nativeaddress[21]~reg0.ENA
m1_waitrequest => m1_nativeaddress[20]~reg0.ENA
m1_waitrequest => m1_nativeaddress[19]~reg0.ENA
m1_waitrequest => m1_nativeaddress[18]~reg0.ENA
m1_waitrequest => m1_nativeaddress[17]~reg0.ENA
m1_waitrequest => m1_nativeaddress[16]~reg0.ENA
m1_waitrequest => m1_nativeaddress[15]~reg0.ENA
m1_waitrequest => m1_nativeaddress[14]~reg0.ENA
m1_waitrequest => m1_nativeaddress[13]~reg0.ENA
m1_waitrequest => m1_nativeaddress[12]~reg0.ENA
m1_waitrequest => m1_nativeaddress[11]~reg0.ENA
m1_waitrequest => m1_nativeaddress[10]~reg0.ENA
m1_waitrequest => m1_nativeaddress[9]~reg0.ENA
m1_waitrequest => m1_nativeaddress[8]~reg0.ENA
m1_waitrequest => m1_nativeaddress[7]~reg0.ENA
m1_waitrequest => m1_nativeaddress[6]~reg0.ENA
m1_waitrequest => m1_nativeaddress[5]~reg0.ENA
m1_waitrequest => m1_nativeaddress[4]~reg0.ENA
m1_waitrequest => m1_nativeaddress[3]~reg0.ENA
m1_waitrequest => m1_nativeaddress[2]~reg0.ENA
m1_waitrequest => m1_nativeaddress[1]~reg0.ENA
m1_waitrequest => m1_writedata[0]~reg0.ENA
m1_waitrequest => m1_nativeaddress[0]~reg0.ENA
m1_waitrequest => m1_read~reg0.ENA
m1_waitrequest => m1_write~reg0.ENA
m1_waitrequest => m1_writedata[31]~reg0.ENA
m1_waitrequest => m1_writedata[30]~reg0.ENA
m1_waitrequest => m1_writedata[29]~reg0.ENA
m1_waitrequest => m1_writedata[28]~reg0.ENA
m1_waitrequest => m1_writedata[27]~reg0.ENA
m1_waitrequest => m1_writedata[26]~reg0.ENA
m1_waitrequest => m1_writedata[25]~reg0.ENA
m1_waitrequest => m1_writedata[24]~reg0.ENA
m1_waitrequest => m1_writedata[23]~reg0.ENA
m1_waitrequest => m1_writedata[22]~reg0.ENA
m1_waitrequest => m1_writedata[21]~reg0.ENA
m1_waitrequest => m1_writedata[20]~reg0.ENA
m1_waitrequest => m1_writedata[19]~reg0.ENA
m1_waitrequest => m1_writedata[18]~reg0.ENA
m1_waitrequest => m1_writedata[17]~reg0.ENA
m1_waitrequest => m1_writedata[16]~reg0.ENA
m1_waitrequest => m1_writedata[15]~reg0.ENA
m1_waitrequest => m1_writedata[14]~reg0.ENA
m1_waitrequest => m1_writedata[13]~reg0.ENA
m1_waitrequest => m1_writedata[12]~reg0.ENA
m1_waitrequest => m1_writedata[11]~reg0.ENA
m1_waitrequest => m1_writedata[10]~reg0.ENA
m1_waitrequest => m1_writedata[9]~reg0.ENA
m1_waitrequest => m1_writedata[8]~reg0.ENA
m1_waitrequest => m1_writedata[7]~reg0.ENA
m1_waitrequest => m1_writedata[6]~reg0.ENA
m1_waitrequest => m1_writedata[5]~reg0.ENA
m1_waitrequest => m1_writedata[4]~reg0.ENA
m1_waitrequest => m1_writedata[3]~reg0.ENA
m1_waitrequest => m1_writedata[2]~reg0.ENA
m1_waitrequest => m1_writedata[1]~reg0.ENA
s1_address[0] => m1_address[0]~reg0.DATAIN
s1_address[1] => m1_address[1]~reg0.DATAIN
s1_address[2] => m1_address[2]~reg0.DATAIN
s1_address[3] => m1_address[3]~reg0.DATAIN
s1_address[4] => m1_address[4]~reg0.DATAIN
s1_address[5] => m1_address[5]~reg0.DATAIN
s1_address[6] => m1_address[6]~reg0.DATAIN
s1_address[7] => m1_address[7]~reg0.DATAIN
s1_address[8] => m1_address[8]~reg0.DATAIN
s1_address[9] => m1_address[9]~reg0.DATAIN
s1_address[10] => m1_address[10]~reg0.DATAIN
s1_address[11] => m1_address[11]~reg0.DATAIN
s1_address[12] => m1_address[12]~reg0.DATAIN
s1_address[13] => m1_address[13]~reg0.DATAIN
s1_address[14] => m1_address[14]~reg0.DATAIN
s1_address[15] => m1_address[15]~reg0.DATAIN
s1_address[16] => m1_address[16]~reg0.DATAIN
s1_address[17] => m1_address[17]~reg0.DATAIN
s1_address[18] => m1_address[18]~reg0.DATAIN
s1_address[19] => m1_address[19]~reg0.DATAIN
s1_address[20] => m1_address[20]~reg0.DATAIN
s1_address[21] => m1_address[21]~reg0.DATAIN
s1_address[22] => m1_address[22]~reg0.DATAIN
s1_address[23] => m1_address[23]~reg0.DATAIN
s1_address[24] => m1_address[24]~reg0.DATAIN
s1_address[25] => m1_address[25]~reg0.DATAIN
s1_address[26] => m1_address[26]~reg0.DATAIN
s1_arbiterlock => m1_arbiterlock~reg0.DATAIN
s1_arbiterlock2 => m1_arbiterlock2~reg0.DATAIN
s1_burstcount => m1_burstcount~reg0.DATAIN
s1_byteenable[0] => m1_byteenable[0]~reg0.DATAIN
s1_byteenable[1] => m1_byteenable[1]~reg0.DATAIN
s1_byteenable[2] => m1_byteenable[2]~reg0.DATAIN
s1_byteenable[3] => m1_byteenable[3]~reg0.DATAIN
s1_chipselect => m1_chipselect~reg0.DATAIN
s1_debugaccess => m1_debugaccess~reg0.DATAIN
s1_nativeaddress[0] => m1_nativeaddress[0]~reg0.DATAIN
s1_nativeaddress[1] => m1_nativeaddress[1]~reg0.DATAIN
s1_nativeaddress[2] => m1_nativeaddress[2]~reg0.DATAIN
s1_nativeaddress[3] => m1_nativeaddress[3]~reg0.DATAIN
s1_nativeaddress[4] => m1_nativeaddress[4]~reg0.DATAIN
s1_nativeaddress[5] => m1_nativeaddress[5]~reg0.DATAIN
s1_nativeaddress[6] => m1_nativeaddress[6]~reg0.DATAIN
s1_nativeaddress[7] => m1_nativeaddress[7]~reg0.DATAIN
s1_nativeaddress[8] => m1_nativeaddress[8]~reg0.DATAIN
s1_nativeaddress[9] => m1_nativeaddress[9]~reg0.DATAIN
s1_nativeaddress[10] => m1_nativeaddress[10]~reg0.DATAIN
s1_nativeaddress[11] => m1_nativeaddress[11]~reg0.DATAIN
s1_nativeaddress[12] => m1_nativeaddress[12]~reg0.DATAIN
s1_nativeaddress[13] => m1_nativeaddress[13]~reg0.DATAIN
s1_nativeaddress[14] => m1_nativeaddress[14]~reg0.DATAIN
s1_nativeaddress[15] => m1_nativeaddress[15]~reg0.DATAIN
s1_nativeaddress[16] => m1_nativeaddress[16]~reg0.DATAIN
s1_nativeaddress[17] => m1_nativeaddress[17]~reg0.DATAIN
s1_nativeaddress[18] => m1_nativeaddress[18]~reg0.DATAIN
s1_nativeaddress[19] => m1_nativeaddress[19]~reg0.DATAIN
s1_nativeaddress[20] => m1_nativeaddress[20]~reg0.DATAIN
s1_nativeaddress[21] => m1_nativeaddress[21]~reg0.DATAIN
s1_nativeaddress[22] => m1_nativeaddress[22]~reg0.DATAIN
s1_nativeaddress[23] => m1_nativeaddress[23]~reg0.DATAIN
s1_nativeaddress[24] => m1_nativeaddress[24]~reg0.DATAIN
s1_read => m1_read~reg0.DATAIN
s1_write => m1_write~reg0.DATAIN
s1_writedata[0] => m1_writedata[0]~reg0.DATAIN
s1_writedata[1] => m1_writedata[1]~reg0.DATAIN
s1_writedata[2] => m1_writedata[2]~reg0.DATAIN
s1_writedata[3] => m1_writedata[3]~reg0.DATAIN
s1_writedata[4] => m1_writedata[4]~reg0.DATAIN
s1_writedata[5] => m1_writedata[5]~reg0.DATAIN
s1_writedata[6] => m1_writedata[6]~reg0.DATAIN
s1_writedata[7] => m1_writedata[7]~reg0.DATAIN
s1_writedata[8] => m1_writedata[8]~reg0.DATAIN
s1_writedata[9] => m1_writedata[9]~reg0.DATAIN
s1_writedata[10] => m1_writedata[10]~reg0.DATAIN
s1_writedata[11] => m1_writedata[11]~reg0.DATAIN
s1_writedata[12] => m1_writedata[12]~reg0.DATAIN
s1_writedata[13] => m1_writedata[13]~reg0.DATAIN
s1_writedata[14] => m1_writedata[14]~reg0.DATAIN
s1_writedata[15] => m1_writedata[15]~reg0.DATAIN
s1_writedata[16] => m1_writedata[16]~reg0.DATAIN
s1_writedata[17] => m1_writedata[17]~reg0.DATAIN
s1_writedata[18] => m1_writedata[18]~reg0.DATAIN
s1_writedata[19] => m1_writedata[19]~reg0.DATAIN
s1_writedata[20] => m1_writedata[20]~reg0.DATAIN
s1_writedata[21] => m1_writedata[21]~reg0.DATAIN
s1_writedata[22] => m1_writedata[22]~reg0.DATAIN
s1_writedata[23] => m1_writedata[23]~reg0.DATAIN
s1_writedata[24] => m1_writedata[24]~reg0.DATAIN
s1_writedata[25] => m1_writedata[25]~reg0.DATAIN
s1_writedata[26] => m1_writedata[26]~reg0.DATAIN
s1_writedata[27] => m1_writedata[27]~reg0.DATAIN
s1_writedata[28] => m1_writedata[28]~reg0.DATAIN
s1_writedata[29] => m1_writedata[29]~reg0.DATAIN
s1_writedata[30] => m1_writedata[30]~reg0.DATAIN
s1_writedata[31] => m1_writedata[31]~reg0.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter
m1_clk => s1_readdata[0]~reg0.CLK
m1_clk => s1_readdata[1]~reg0.CLK
m1_clk => s1_readdata[2]~reg0.CLK
m1_clk => s1_readdata[3]~reg0.CLK
m1_clk => s1_readdata[4]~reg0.CLK
m1_clk => s1_readdata[5]~reg0.CLK
m1_clk => s1_readdata[6]~reg0.CLK
m1_clk => s1_readdata[7]~reg0.CLK
m1_clk => s1_readdata[8]~reg0.CLK
m1_clk => s1_readdata[9]~reg0.CLK
m1_clk => s1_readdata[10]~reg0.CLK
m1_clk => s1_readdata[11]~reg0.CLK
m1_clk => s1_readdata[12]~reg0.CLK
m1_clk => s1_readdata[13]~reg0.CLK
m1_clk => s1_readdata[14]~reg0.CLK
m1_clk => s1_readdata[15]~reg0.CLK
m1_clk => s1_readdata[16]~reg0.CLK
m1_clk => s1_readdata[17]~reg0.CLK
m1_clk => s1_readdata[18]~reg0.CLK
m1_clk => s1_readdata[19]~reg0.CLK
m1_clk => s1_readdata[20]~reg0.CLK
m1_clk => s1_readdata[21]~reg0.CLK
m1_clk => s1_readdata[22]~reg0.CLK
m1_clk => s1_readdata[23]~reg0.CLK
m1_clk => s1_readdata[24]~reg0.CLK
m1_clk => s1_readdata[25]~reg0.CLK
m1_clk => s1_readdata[26]~reg0.CLK
m1_clk => s1_readdata[27]~reg0.CLK
m1_clk => s1_readdata[28]~reg0.CLK
m1_clk => s1_readdata[29]~reg0.CLK
m1_clk => s1_readdata[30]~reg0.CLK
m1_clk => s1_readdata[31]~reg0.CLK
m1_clk => s1_endofpacket~reg0.CLK
m1_endofpacket => s1_endofpacket~reg0.DATAIN
m1_readdata[0] => s1_readdata[0]~reg0.DATAIN
m1_readdata[1] => s1_readdata[1]~reg0.DATAIN
m1_readdata[2] => s1_readdata[2]~reg0.DATAIN
m1_readdata[3] => s1_readdata[3]~reg0.DATAIN
m1_readdata[4] => s1_readdata[4]~reg0.DATAIN
m1_readdata[5] => s1_readdata[5]~reg0.DATAIN
m1_readdata[6] => s1_readdata[6]~reg0.DATAIN
m1_readdata[7] => s1_readdata[7]~reg0.DATAIN
m1_readdata[8] => s1_readdata[8]~reg0.DATAIN
m1_readdata[9] => s1_readdata[9]~reg0.DATAIN
m1_readdata[10] => s1_readdata[10]~reg0.DATAIN
m1_readdata[11] => s1_readdata[11]~reg0.DATAIN
m1_readdata[12] => s1_readdata[12]~reg0.DATAIN
m1_readdata[13] => s1_readdata[13]~reg0.DATAIN
m1_readdata[14] => s1_readdata[14]~reg0.DATAIN
m1_readdata[15] => s1_readdata[15]~reg0.DATAIN
m1_readdata[16] => s1_readdata[16]~reg0.DATAIN
m1_readdata[17] => s1_readdata[17]~reg0.DATAIN
m1_readdata[18] => s1_readdata[18]~reg0.DATAIN
m1_readdata[19] => s1_readdata[19]~reg0.DATAIN
m1_readdata[20] => s1_readdata[20]~reg0.DATAIN
m1_readdata[21] => s1_readdata[21]~reg0.DATAIN
m1_readdata[22] => s1_readdata[22]~reg0.DATAIN
m1_readdata[23] => s1_readdata[23]~reg0.DATAIN
m1_readdata[24] => s1_readdata[24]~reg0.DATAIN
m1_readdata[25] => s1_readdata[25]~reg0.DATAIN
m1_readdata[26] => s1_readdata[26]~reg0.DATAIN
m1_readdata[27] => s1_readdata[27]~reg0.DATAIN
m1_readdata[28] => s1_readdata[28]~reg0.DATAIN
m1_readdata[29] => s1_readdata[29]~reg0.DATAIN
m1_readdata[30] => s1_readdata[30]~reg0.DATAIN
m1_readdata[31] => s1_readdata[31]~reg0.DATAIN
m1_readdatavalid => s1_readdatavalid.DATAA
m1_readdatavalid => s1_readdata[0]~reg0.ENA
m1_readdatavalid => s1_endofpacket~reg0.ENA
m1_readdatavalid => s1_readdata[31]~reg0.ENA
m1_readdatavalid => s1_readdata[30]~reg0.ENA
m1_readdatavalid => s1_readdata[29]~reg0.ENA
m1_readdatavalid => s1_readdata[28]~reg0.ENA
m1_readdatavalid => s1_readdata[27]~reg0.ENA
m1_readdatavalid => s1_readdata[26]~reg0.ENA
m1_readdatavalid => s1_readdata[25]~reg0.ENA
m1_readdatavalid => s1_readdata[24]~reg0.ENA
m1_readdatavalid => s1_readdata[23]~reg0.ENA
m1_readdatavalid => s1_readdata[22]~reg0.ENA
m1_readdatavalid => s1_readdata[21]~reg0.ENA
m1_readdatavalid => s1_readdata[20]~reg0.ENA
m1_readdatavalid => s1_readdata[19]~reg0.ENA
m1_readdatavalid => s1_readdata[18]~reg0.ENA
m1_readdatavalid => s1_readdata[17]~reg0.ENA
m1_readdatavalid => s1_readdata[16]~reg0.ENA
m1_readdatavalid => s1_readdata[15]~reg0.ENA
m1_readdatavalid => s1_readdata[14]~reg0.ENA
m1_readdatavalid => s1_readdata[13]~reg0.ENA
m1_readdatavalid => s1_readdata[12]~reg0.ENA
m1_readdatavalid => s1_readdata[11]~reg0.ENA
m1_readdatavalid => s1_readdata[10]~reg0.ENA
m1_readdatavalid => s1_readdata[9]~reg0.ENA
m1_readdatavalid => s1_readdata[8]~reg0.ENA
m1_readdatavalid => s1_readdata[7]~reg0.ENA
m1_readdatavalid => s1_readdata[6]~reg0.ENA
m1_readdatavalid => s1_readdata[5]~reg0.ENA
m1_readdatavalid => s1_readdata[4]~reg0.ENA
m1_readdatavalid => s1_readdata[3]~reg0.ENA
m1_readdatavalid => s1_readdata[2]~reg0.ENA
m1_readdatavalid => s1_readdata[1]~reg0.ENA
m1_reset_n => s1_readdata[0]~reg0.ACLR
m1_reset_n => s1_readdata[1]~reg0.ACLR
m1_reset_n => s1_readdata[2]~reg0.ACLR
m1_reset_n => s1_readdata[3]~reg0.ACLR
m1_reset_n => s1_readdata[4]~reg0.ACLR
m1_reset_n => s1_readdata[5]~reg0.ACLR
m1_reset_n => s1_readdata[6]~reg0.ACLR
m1_reset_n => s1_readdata[7]~reg0.ACLR
m1_reset_n => s1_readdata[8]~reg0.ACLR
m1_reset_n => s1_readdata[9]~reg0.ACLR
m1_reset_n => s1_readdata[10]~reg0.ACLR
m1_reset_n => s1_readdata[11]~reg0.ACLR
m1_reset_n => s1_readdata[12]~reg0.ACLR
m1_reset_n => s1_readdata[13]~reg0.ACLR
m1_reset_n => s1_readdata[14]~reg0.ACLR
m1_reset_n => s1_readdata[15]~reg0.ACLR
m1_reset_n => s1_readdata[16]~reg0.ACLR
m1_reset_n => s1_readdata[17]~reg0.ACLR
m1_reset_n => s1_readdata[18]~reg0.ACLR
m1_reset_n => s1_readdata[19]~reg0.ACLR
m1_reset_n => s1_readdata[20]~reg0.ACLR
m1_reset_n => s1_readdata[21]~reg0.ACLR
m1_reset_n => s1_readdata[22]~reg0.ACLR
m1_reset_n => s1_readdata[23]~reg0.ACLR
m1_reset_n => s1_readdata[24]~reg0.ACLR
m1_reset_n => s1_readdata[25]~reg0.ACLR
m1_reset_n => s1_readdata[26]~reg0.ACLR
m1_reset_n => s1_readdata[27]~reg0.ACLR
m1_reset_n => s1_readdata[28]~reg0.ACLR
m1_reset_n => s1_readdata[29]~reg0.ACLR
m1_reset_n => s1_readdata[30]~reg0.ACLR
m1_reset_n => s1_readdata[31]~reg0.ACLR
m1_reset_n => s1_endofpacket~reg0.ACLR
m1_waitrequest => s1_waitrequest.DATAIN
s1_address[0] => m1_address[0].DATAIN
s1_address[1] => m1_address[1].DATAIN
s1_address[2] => m1_address[2].DATAIN
s1_address[3] => m1_address[3].DATAIN
s1_address[4] => m1_address[4].DATAIN
s1_address[5] => m1_address[5].DATAIN
s1_address[6] => m1_address[6].DATAIN
s1_address[7] => m1_address[7].DATAIN
s1_address[8] => m1_address[8].DATAIN
s1_address[9] => m1_address[9].DATAIN
s1_address[10] => m1_address[10].DATAIN
s1_address[11] => m1_address[11].DATAIN
s1_address[12] => m1_address[12].DATAIN
s1_address[13] => m1_address[13].DATAIN
s1_address[14] => m1_address[14].DATAIN
s1_address[15] => m1_address[15].DATAIN
s1_address[16] => m1_address[16].DATAIN
s1_address[17] => m1_address[17].DATAIN
s1_address[18] => m1_address[18].DATAIN
s1_address[19] => m1_address[19].DATAIN
s1_address[20] => m1_address[20].DATAIN
s1_address[21] => m1_address[21].DATAIN
s1_address[22] => m1_address[22].DATAIN
s1_address[23] => m1_address[23].DATAIN
s1_address[24] => m1_address[24].DATAIN
s1_address[25] => m1_address[25].DATAIN
s1_address[26] => m1_address[26].DATAIN
s1_arbiterlock => m1_arbiterlock.DATAIN
s1_arbiterlock2 => m1_arbiterlock2.DATAIN
s1_burstcount => m1_burstcount.DATAIN
s1_byteenable[0] => m1_byteenable[0].DATAIN
s1_byteenable[1] => m1_byteenable[1].DATAIN
s1_byteenable[2] => m1_byteenable[2].DATAIN
s1_byteenable[3] => m1_byteenable[3].DATAIN
s1_chipselect => m1_chipselect.DATAIN
s1_clk => s1_readdatavalid~reg0.CLK
s1_debugaccess => m1_debugaccess.DATAIN
s1_flush => s1_readdatavalid.OUTPUTSELECT
s1_nativeaddress[0] => m1_nativeaddress[0].DATAIN
s1_nativeaddress[1] => m1_nativeaddress[1].DATAIN
s1_nativeaddress[2] => m1_nativeaddress[2].DATAIN
s1_nativeaddress[3] => m1_nativeaddress[3].DATAIN
s1_nativeaddress[4] => m1_nativeaddress[4].DATAIN
s1_nativeaddress[5] => m1_nativeaddress[5].DATAIN
s1_nativeaddress[6] => m1_nativeaddress[6].DATAIN
s1_nativeaddress[7] => m1_nativeaddress[7].DATAIN
s1_nativeaddress[8] => m1_nativeaddress[8].DATAIN
s1_nativeaddress[9] => m1_nativeaddress[9].DATAIN
s1_nativeaddress[10] => m1_nativeaddress[10].DATAIN
s1_nativeaddress[11] => m1_nativeaddress[11].DATAIN
s1_nativeaddress[12] => m1_nativeaddress[12].DATAIN
s1_nativeaddress[13] => m1_nativeaddress[13].DATAIN
s1_nativeaddress[14] => m1_nativeaddress[14].DATAIN
s1_nativeaddress[15] => m1_nativeaddress[15].DATAIN
s1_nativeaddress[16] => m1_nativeaddress[16].DATAIN
s1_nativeaddress[17] => m1_nativeaddress[17].DATAIN
s1_nativeaddress[18] => m1_nativeaddress[18].DATAIN
s1_nativeaddress[19] => m1_nativeaddress[19].DATAIN
s1_nativeaddress[20] => m1_nativeaddress[20].DATAIN
s1_nativeaddress[21] => m1_nativeaddress[21].DATAIN
s1_nativeaddress[22] => m1_nativeaddress[22].DATAIN
s1_nativeaddress[23] => m1_nativeaddress[23].DATAIN
s1_nativeaddress[24] => m1_nativeaddress[24].DATAIN
s1_read => m1_read.DATAIN
s1_reset_n => s1_readdatavalid~reg0.ACLR
s1_write => m1_write.DATAIN
s1_writedata[0] => m1_writedata[0].DATAIN
s1_writedata[1] => m1_writedata[1].DATAIN
s1_writedata[2] => m1_writedata[2].DATAIN
s1_writedata[3] => m1_writedata[3].DATAIN
s1_writedata[4] => m1_writedata[4].DATAIN
s1_writedata[5] => m1_writedata[5].DATAIN
s1_writedata[6] => m1_writedata[6].DATAIN
s1_writedata[7] => m1_writedata[7].DATAIN
s1_writedata[8] => m1_writedata[8].DATAIN
s1_writedata[9] => m1_writedata[9].DATAIN
s1_writedata[10] => m1_writedata[10].DATAIN
s1_writedata[11] => m1_writedata[11].DATAIN
s1_writedata[12] => m1_writedata[12].DATAIN
s1_writedata[13] => m1_writedata[13].DATAIN
s1_writedata[14] => m1_writedata[14].DATAIN
s1_writedata[15] => m1_writedata[15].DATAIN
s1_writedata[16] => m1_writedata[16].DATAIN
s1_writedata[17] => m1_writedata[17].DATAIN
s1_writedata[18] => m1_writedata[18].DATAIN
s1_writedata[19] => m1_writedata[19].DATAIN
s1_writedata[20] => m1_writedata[20].DATAIN
s1_writedata[21] => m1_writedata[21].DATAIN
s1_writedata[22] => m1_writedata[22].DATAIN
s1_writedata[23] => m1_writedata[23].DATAIN
s1_writedata[24] => m1_writedata[24].DATAIN
s1_writedata[25] => m1_writedata[25].DATAIN
s1_writedata[26] => m1_writedata[26].DATAIN
s1_writedata[27] => m1_writedata[27].DATAIN
s1_writedata[28] => m1_writedata[28].DATAIN
s1_writedata[29] => m1_writedata[29].DATAIN
s1_writedata[30] => m1_writedata[30].DATAIN
s1_writedata[31] => m1_writedata[31].DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter
m1_clk => d1_s1_writedata[0].CLK
m1_clk => d1_s1_writedata[1].CLK
m1_clk => d1_s1_writedata[2].CLK
m1_clk => d1_s1_writedata[3].CLK
m1_clk => d1_s1_writedata[4].CLK
m1_clk => d1_s1_writedata[5].CLK
m1_clk => d1_s1_writedata[6].CLK
m1_clk => d1_s1_writedata[7].CLK
m1_clk => d1_s1_writedata[8].CLK
m1_clk => d1_s1_writedata[9].CLK
m1_clk => d1_s1_writedata[10].CLK
m1_clk => d1_s1_writedata[11].CLK
m1_clk => d1_s1_writedata[12].CLK
m1_clk => d1_s1_writedata[13].CLK
m1_clk => d1_s1_writedata[14].CLK
m1_clk => d1_s1_writedata[15].CLK
m1_clk => d1_s1_writedata[16].CLK
m1_clk => d1_s1_writedata[17].CLK
m1_clk => d1_s1_writedata[18].CLK
m1_clk => d1_s1_writedata[19].CLK
m1_clk => d1_s1_writedata[20].CLK
m1_clk => d1_s1_writedata[21].CLK
m1_clk => d1_s1_writedata[22].CLK
m1_clk => d1_s1_writedata[23].CLK
m1_clk => d1_s1_writedata[24].CLK
m1_clk => d1_s1_writedata[25].CLK
m1_clk => d1_s1_writedata[26].CLK
m1_clk => d1_s1_writedata[27].CLK
m1_clk => d1_s1_writedata[28].CLK
m1_clk => d1_s1_writedata[29].CLK
m1_clk => d1_s1_writedata[30].CLK
m1_clk => d1_s1_writedata[31].CLK
m1_clk => d1_s1_write.CLK
m1_clk => d1_s1_read.CLK
m1_clk => d1_s1_nativeaddress[0].CLK
m1_clk => d1_s1_nativeaddress[1].CLK
m1_clk => d1_s1_nativeaddress[2].CLK
m1_clk => d1_s1_nativeaddress[3].CLK
m1_clk => d1_s1_nativeaddress[4].CLK
m1_clk => d1_s1_nativeaddress[5].CLK
m1_clk => d1_s1_nativeaddress[6].CLK
m1_clk => d1_s1_nativeaddress[7].CLK
m1_clk => d1_s1_nativeaddress[8].CLK
m1_clk => d1_s1_nativeaddress[9].CLK
m1_clk => d1_s1_nativeaddress[10].CLK
m1_clk => d1_s1_nativeaddress[11].CLK
m1_clk => d1_s1_nativeaddress[12].CLK
m1_clk => d1_s1_nativeaddress[13].CLK
m1_clk => d1_s1_nativeaddress[14].CLK
m1_clk => d1_s1_nativeaddress[15].CLK
m1_clk => d1_s1_nativeaddress[16].CLK
m1_clk => d1_s1_nativeaddress[17].CLK
m1_clk => d1_s1_nativeaddress[18].CLK
m1_clk => d1_s1_nativeaddress[19].CLK
m1_clk => d1_s1_nativeaddress[20].CLK
m1_clk => d1_s1_nativeaddress[21].CLK
m1_clk => d1_s1_nativeaddress[22].CLK
m1_clk => d1_s1_nativeaddress[23].CLK
m1_clk => d1_s1_nativeaddress[24].CLK
m1_clk => d1_s1_debugaccess.CLK
m1_clk => d1_s1_chipselect.CLK
m1_clk => d1_s1_byteenable[0].CLK
m1_clk => d1_s1_byteenable[1].CLK
m1_clk => d1_s1_byteenable[2].CLK
m1_clk => d1_s1_byteenable[3].CLK
m1_clk => d1_s1_burstcount.CLK
m1_clk => d1_s1_arbiterlock2.CLK
m1_clk => d1_s1_arbiterlock.CLK
m1_clk => d1_s1_address[0].CLK
m1_clk => d1_s1_address[1].CLK
m1_clk => d1_s1_address[2].CLK
m1_clk => d1_s1_address[3].CLK
m1_clk => d1_s1_address[4].CLK
m1_clk => d1_s1_address[5].CLK
m1_clk => d1_s1_address[6].CLK
m1_clk => d1_s1_address[7].CLK
m1_clk => d1_s1_address[8].CLK
m1_clk => d1_s1_address[9].CLK
m1_clk => d1_s1_address[10].CLK
m1_clk => d1_s1_address[11].CLK
m1_clk => d1_s1_address[12].CLK
m1_clk => d1_s1_address[13].CLK
m1_clk => d1_s1_address[14].CLK
m1_clk => d1_s1_address[15].CLK
m1_clk => d1_s1_address[16].CLK
m1_clk => d1_s1_address[17].CLK
m1_clk => d1_s1_address[18].CLK
m1_clk => d1_s1_address[19].CLK
m1_clk => d1_s1_address[20].CLK
m1_clk => d1_s1_address[21].CLK
m1_clk => d1_s1_address[22].CLK
m1_clk => d1_s1_address[23].CLK
m1_clk => d1_s1_address[24].CLK
m1_clk => d1_s1_address[25].CLK
m1_clk => d1_s1_address[26].CLK
m1_clk => use_registered.CLK
m1_clk => s1_waitrequest~reg0.CLK
m1_endofpacket => s1_endofpacket.DATAIN
m1_readdata[0] => s1_readdata[0].DATAIN
m1_readdata[1] => s1_readdata[1].DATAIN
m1_readdata[2] => s1_readdata[2].DATAIN
m1_readdata[3] => s1_readdata[3].DATAIN
m1_readdata[4] => s1_readdata[4].DATAIN
m1_readdata[5] => s1_readdata[5].DATAIN
m1_readdata[6] => s1_readdata[6].DATAIN
m1_readdata[7] => s1_readdata[7].DATAIN
m1_readdata[8] => s1_readdata[8].DATAIN
m1_readdata[9] => s1_readdata[9].DATAIN
m1_readdata[10] => s1_readdata[10].DATAIN
m1_readdata[11] => s1_readdata[11].DATAIN
m1_readdata[12] => s1_readdata[12].DATAIN
m1_readdata[13] => s1_readdata[13].DATAIN
m1_readdata[14] => s1_readdata[14].DATAIN
m1_readdata[15] => s1_readdata[15].DATAIN
m1_readdata[16] => s1_readdata[16].DATAIN
m1_readdata[17] => s1_readdata[17].DATAIN
m1_readdata[18] => s1_readdata[18].DATAIN
m1_readdata[19] => s1_readdata[19].DATAIN
m1_readdata[20] => s1_readdata[20].DATAIN
m1_readdata[21] => s1_readdata[21].DATAIN
m1_readdata[22] => s1_readdata[22].DATAIN
m1_readdata[23] => s1_readdata[23].DATAIN
m1_readdata[24] => s1_readdata[24].DATAIN
m1_readdata[25] => s1_readdata[25].DATAIN
m1_readdata[26] => s1_readdata[26].DATAIN
m1_readdata[27] => s1_readdata[27].DATAIN
m1_readdata[28] => s1_readdata[28].DATAIN
m1_readdata[29] => s1_readdata[29].DATAIN
m1_readdata[30] => s1_readdata[30].DATAIN
m1_readdata[31] => s1_readdata[31].DATAIN
m1_readdatavalid => s1_readdatavalid.DATAIN
m1_reset_n => d1_s1_address[0].ACLR
m1_reset_n => d1_s1_address[1].ACLR
m1_reset_n => d1_s1_address[2].ACLR
m1_reset_n => d1_s1_address[3].ACLR
m1_reset_n => d1_s1_address[4].ACLR
m1_reset_n => d1_s1_address[5].ACLR
m1_reset_n => d1_s1_address[6].ACLR
m1_reset_n => d1_s1_address[7].ACLR
m1_reset_n => d1_s1_address[8].ACLR
m1_reset_n => d1_s1_address[9].ACLR
m1_reset_n => d1_s1_address[10].ACLR
m1_reset_n => d1_s1_address[11].ACLR
m1_reset_n => d1_s1_address[12].ACLR
m1_reset_n => d1_s1_address[13].ACLR
m1_reset_n => d1_s1_address[14].ACLR
m1_reset_n => d1_s1_address[15].ACLR
m1_reset_n => d1_s1_address[16].ACLR
m1_reset_n => d1_s1_address[17].ACLR
m1_reset_n => d1_s1_address[18].ACLR
m1_reset_n => d1_s1_address[19].ACLR
m1_reset_n => d1_s1_address[20].ACLR
m1_reset_n => d1_s1_address[21].ACLR
m1_reset_n => d1_s1_address[22].ACLR
m1_reset_n => d1_s1_address[23].ACLR
m1_reset_n => d1_s1_address[24].ACLR
m1_reset_n => d1_s1_address[25].ACLR
m1_reset_n => d1_s1_address[26].ACLR
m1_reset_n => s1_waitrequest~reg0.ACLR
m1_reset_n => d1_s1_arbiterlock.ACLR
m1_reset_n => d1_s1_arbiterlock2.ACLR
m1_reset_n => d1_s1_burstcount.ACLR
m1_reset_n => d1_s1_byteenable[0].ACLR
m1_reset_n => d1_s1_byteenable[1].ACLR
m1_reset_n => d1_s1_byteenable[2].ACLR
m1_reset_n => d1_s1_byteenable[3].ACLR
m1_reset_n => d1_s1_chipselect.ACLR
m1_reset_n => d1_s1_debugaccess.ACLR
m1_reset_n => d1_s1_nativeaddress[0].ACLR
m1_reset_n => d1_s1_nativeaddress[1].ACLR
m1_reset_n => d1_s1_nativeaddress[2].ACLR
m1_reset_n => d1_s1_nativeaddress[3].ACLR
m1_reset_n => d1_s1_nativeaddress[4].ACLR
m1_reset_n => d1_s1_nativeaddress[5].ACLR
m1_reset_n => d1_s1_nativeaddress[6].ACLR
m1_reset_n => d1_s1_nativeaddress[7].ACLR
m1_reset_n => d1_s1_nativeaddress[8].ACLR
m1_reset_n => d1_s1_nativeaddress[9].ACLR
m1_reset_n => d1_s1_nativeaddress[10].ACLR
m1_reset_n => d1_s1_nativeaddress[11].ACLR
m1_reset_n => d1_s1_nativeaddress[12].ACLR
m1_reset_n => d1_s1_nativeaddress[13].ACLR
m1_reset_n => d1_s1_nativeaddress[14].ACLR
m1_reset_n => d1_s1_nativeaddress[15].ACLR
m1_reset_n => d1_s1_nativeaddress[16].ACLR
m1_reset_n => d1_s1_nativeaddress[17].ACLR
m1_reset_n => d1_s1_nativeaddress[18].ACLR
m1_reset_n => d1_s1_nativeaddress[19].ACLR
m1_reset_n => d1_s1_nativeaddress[20].ACLR
m1_reset_n => d1_s1_nativeaddress[21].ACLR
m1_reset_n => d1_s1_nativeaddress[22].ACLR
m1_reset_n => d1_s1_nativeaddress[23].ACLR
m1_reset_n => d1_s1_nativeaddress[24].ACLR
m1_reset_n => d1_s1_writedata[0].ACLR
m1_reset_n => d1_s1_writedata[1].ACLR
m1_reset_n => d1_s1_writedata[2].ACLR
m1_reset_n => d1_s1_writedata[3].ACLR
m1_reset_n => d1_s1_writedata[4].ACLR
m1_reset_n => d1_s1_writedata[5].ACLR
m1_reset_n => d1_s1_writedata[6].ACLR
m1_reset_n => d1_s1_writedata[7].ACLR
m1_reset_n => d1_s1_writedata[8].ACLR
m1_reset_n => d1_s1_writedata[9].ACLR
m1_reset_n => d1_s1_writedata[10].ACLR
m1_reset_n => d1_s1_writedata[11].ACLR
m1_reset_n => d1_s1_writedata[12].ACLR
m1_reset_n => d1_s1_writedata[13].ACLR
m1_reset_n => d1_s1_writedata[14].ACLR
m1_reset_n => d1_s1_writedata[15].ACLR
m1_reset_n => d1_s1_writedata[16].ACLR
m1_reset_n => d1_s1_writedata[17].ACLR
m1_reset_n => d1_s1_writedata[18].ACLR
m1_reset_n => d1_s1_writedata[19].ACLR
m1_reset_n => d1_s1_writedata[20].ACLR
m1_reset_n => d1_s1_writedata[21].ACLR
m1_reset_n => d1_s1_writedata[22].ACLR
m1_reset_n => d1_s1_writedata[23].ACLR
m1_reset_n => d1_s1_writedata[24].ACLR
m1_reset_n => d1_s1_writedata[25].ACLR
m1_reset_n => d1_s1_writedata[26].ACLR
m1_reset_n => d1_s1_writedata[27].ACLR
m1_reset_n => d1_s1_writedata[28].ACLR
m1_reset_n => d1_s1_writedata[29].ACLR
m1_reset_n => d1_s1_writedata[30].ACLR
m1_reset_n => d1_s1_writedata[31].ACLR
m1_reset_n => d1_s1_read.ACLR
m1_reset_n => d1_s1_write.ACLR
m1_waitrequest => set_use_registered.IN1
m1_waitrequest => s1_waitrequest~reg0.DATAIN
m1_waitrequest => always1.IN1
reset_n => use_registered.ACLR
s1_address[0] => m1_address.DATAA
s1_address[0] => d1_s1_address[0].DATAIN
s1_address[1] => m1_address.DATAA
s1_address[1] => d1_s1_address[1].DATAIN
s1_address[2] => m1_address.DATAA
s1_address[2] => d1_s1_address[2].DATAIN
s1_address[3] => m1_address.DATAA
s1_address[3] => d1_s1_address[3].DATAIN
s1_address[4] => m1_address.DATAA
s1_address[4] => d1_s1_address[4].DATAIN
s1_address[5] => m1_address.DATAA
s1_address[5] => d1_s1_address[5].DATAIN
s1_address[6] => m1_address.DATAA
s1_address[6] => d1_s1_address[6].DATAIN
s1_address[7] => m1_address.DATAA
s1_address[7] => d1_s1_address[7].DATAIN
s1_address[8] => m1_address.DATAA
s1_address[8] => d1_s1_address[8].DATAIN
s1_address[9] => m1_address.DATAA
s1_address[9] => d1_s1_address[9].DATAIN
s1_address[10] => m1_address.DATAA
s1_address[10] => d1_s1_address[10].DATAIN
s1_address[11] => m1_address.DATAA
s1_address[11] => d1_s1_address[11].DATAIN
s1_address[12] => m1_address.DATAA
s1_address[12] => d1_s1_address[12].DATAIN
s1_address[13] => m1_address.DATAA
s1_address[13] => d1_s1_address[13].DATAIN
s1_address[14] => m1_address.DATAA
s1_address[14] => d1_s1_address[14].DATAIN
s1_address[15] => m1_address.DATAA
s1_address[15] => d1_s1_address[15].DATAIN
s1_address[16] => m1_address.DATAA
s1_address[16] => d1_s1_address[16].DATAIN
s1_address[17] => m1_address.DATAA
s1_address[17] => d1_s1_address[17].DATAIN
s1_address[18] => m1_address.DATAA
s1_address[18] => d1_s1_address[18].DATAIN
s1_address[19] => m1_address.DATAA
s1_address[19] => d1_s1_address[19].DATAIN
s1_address[20] => m1_address.DATAA
s1_address[20] => d1_s1_address[20].DATAIN
s1_address[21] => m1_address.DATAA
s1_address[21] => d1_s1_address[21].DATAIN
s1_address[22] => m1_address.DATAA
s1_address[22] => d1_s1_address[22].DATAIN
s1_address[23] => m1_address.DATAA
s1_address[23] => d1_s1_address[23].DATAIN
s1_address[24] => m1_address.DATAA
s1_address[24] => d1_s1_address[24].DATAIN
s1_address[25] => m1_address.DATAA
s1_address[25] => d1_s1_address[25].DATAIN
s1_address[26] => m1_address.DATAA
s1_address[26] => d1_s1_address[26].DATAIN
s1_arbiterlock => m1_arbiterlock.DATAA
s1_arbiterlock => d1_s1_arbiterlock.DATAIN
s1_arbiterlock2 => m1_arbiterlock2.DATAA
s1_arbiterlock2 => d1_s1_arbiterlock2.DATAIN
s1_burstcount => m1_burstcount.DATAA
s1_burstcount => d1_s1_burstcount.DATAIN
s1_byteenable[0] => m1_byteenable.DATAA
s1_byteenable[0] => d1_s1_byteenable[0].DATAIN
s1_byteenable[1] => m1_byteenable.DATAA
s1_byteenable[1] => d1_s1_byteenable[1].DATAIN
s1_byteenable[2] => m1_byteenable.DATAA
s1_byteenable[2] => d1_s1_byteenable[2].DATAIN
s1_byteenable[3] => m1_byteenable.DATAA
s1_byteenable[3] => d1_s1_byteenable[3].DATAIN
s1_chipselect => m1_chipselect.DATAA
s1_chipselect => d1_s1_chipselect.DATAIN
s1_debugaccess => m1_debugaccess.DATAA
s1_debugaccess => d1_s1_debugaccess.DATAIN
s1_nativeaddress[0] => m1_nativeaddress.DATAA
s1_nativeaddress[0] => d1_s1_nativeaddress[0].DATAIN
s1_nativeaddress[1] => m1_nativeaddress.DATAA
s1_nativeaddress[1] => d1_s1_nativeaddress[1].DATAIN
s1_nativeaddress[2] => m1_nativeaddress.DATAA
s1_nativeaddress[2] => d1_s1_nativeaddress[2].DATAIN
s1_nativeaddress[3] => m1_nativeaddress.DATAA
s1_nativeaddress[3] => d1_s1_nativeaddress[3].DATAIN
s1_nativeaddress[4] => m1_nativeaddress.DATAA
s1_nativeaddress[4] => d1_s1_nativeaddress[4].DATAIN
s1_nativeaddress[5] => m1_nativeaddress.DATAA
s1_nativeaddress[5] => d1_s1_nativeaddress[5].DATAIN
s1_nativeaddress[6] => m1_nativeaddress.DATAA
s1_nativeaddress[6] => d1_s1_nativeaddress[6].DATAIN
s1_nativeaddress[7] => m1_nativeaddress.DATAA
s1_nativeaddress[7] => d1_s1_nativeaddress[7].DATAIN
s1_nativeaddress[8] => m1_nativeaddress.DATAA
s1_nativeaddress[8] => d1_s1_nativeaddress[8].DATAIN
s1_nativeaddress[9] => m1_nativeaddress.DATAA
s1_nativeaddress[9] => d1_s1_nativeaddress[9].DATAIN
s1_nativeaddress[10] => m1_nativeaddress.DATAA
s1_nativeaddress[10] => d1_s1_nativeaddress[10].DATAIN
s1_nativeaddress[11] => m1_nativeaddress.DATAA
s1_nativeaddress[11] => d1_s1_nativeaddress[11].DATAIN
s1_nativeaddress[12] => m1_nativeaddress.DATAA
s1_nativeaddress[12] => d1_s1_nativeaddress[12].DATAIN
s1_nativeaddress[13] => m1_nativeaddress.DATAA
s1_nativeaddress[13] => d1_s1_nativeaddress[13].DATAIN
s1_nativeaddress[14] => m1_nativeaddress.DATAA
s1_nativeaddress[14] => d1_s1_nativeaddress[14].DATAIN
s1_nativeaddress[15] => m1_nativeaddress.DATAA
s1_nativeaddress[15] => d1_s1_nativeaddress[15].DATAIN
s1_nativeaddress[16] => m1_nativeaddress.DATAA
s1_nativeaddress[16] => d1_s1_nativeaddress[16].DATAIN
s1_nativeaddress[17] => m1_nativeaddress.DATAA
s1_nativeaddress[17] => d1_s1_nativeaddress[17].DATAIN
s1_nativeaddress[18] => m1_nativeaddress.DATAA
s1_nativeaddress[18] => d1_s1_nativeaddress[18].DATAIN
s1_nativeaddress[19] => m1_nativeaddress.DATAA
s1_nativeaddress[19] => d1_s1_nativeaddress[19].DATAIN
s1_nativeaddress[20] => m1_nativeaddress.DATAA
s1_nativeaddress[20] => d1_s1_nativeaddress[20].DATAIN
s1_nativeaddress[21] => m1_nativeaddress.DATAA
s1_nativeaddress[21] => d1_s1_nativeaddress[21].DATAIN
s1_nativeaddress[22] => m1_nativeaddress.DATAA
s1_nativeaddress[22] => d1_s1_nativeaddress[22].DATAIN
s1_nativeaddress[23] => m1_nativeaddress.DATAA
s1_nativeaddress[23] => d1_s1_nativeaddress[23].DATAIN
s1_nativeaddress[24] => m1_nativeaddress.DATAA
s1_nativeaddress[24] => d1_s1_nativeaddress[24].DATAIN
s1_read => m1_read.DATAA
s1_read => d1_s1_read.DATAIN
s1_write => m1_write.DATAA
s1_write => d1_s1_write.DATAIN
s1_writedata[0] => m1_writedata.DATAA
s1_writedata[0] => d1_s1_writedata[0].DATAIN
s1_writedata[1] => m1_writedata.DATAA
s1_writedata[1] => d1_s1_writedata[1].DATAIN
s1_writedata[2] => m1_writedata.DATAA
s1_writedata[2] => d1_s1_writedata[2].DATAIN
s1_writedata[3] => m1_writedata.DATAA
s1_writedata[3] => d1_s1_writedata[3].DATAIN
s1_writedata[4] => m1_writedata.DATAA
s1_writedata[4] => d1_s1_writedata[4].DATAIN
s1_writedata[5] => m1_writedata.DATAA
s1_writedata[5] => d1_s1_writedata[5].DATAIN
s1_writedata[6] => m1_writedata.DATAA
s1_writedata[6] => d1_s1_writedata[6].DATAIN
s1_writedata[7] => m1_writedata.DATAA
s1_writedata[7] => d1_s1_writedata[7].DATAIN
s1_writedata[8] => m1_writedata.DATAA
s1_writedata[8] => d1_s1_writedata[8].DATAIN
s1_writedata[9] => m1_writedata.DATAA
s1_writedata[9] => d1_s1_writedata[9].DATAIN
s1_writedata[10] => m1_writedata.DATAA
s1_writedata[10] => d1_s1_writedata[10].DATAIN
s1_writedata[11] => m1_writedata.DATAA
s1_writedata[11] => d1_s1_writedata[11].DATAIN
s1_writedata[12] => m1_writedata.DATAA
s1_writedata[12] => d1_s1_writedata[12].DATAIN
s1_writedata[13] => m1_writedata.DATAA
s1_writedata[13] => d1_s1_writedata[13].DATAIN
s1_writedata[14] => m1_writedata.DATAA
s1_writedata[14] => d1_s1_writedata[14].DATAIN
s1_writedata[15] => m1_writedata.DATAA
s1_writedata[15] => d1_s1_writedata[15].DATAIN
s1_writedata[16] => m1_writedata.DATAA
s1_writedata[16] => d1_s1_writedata[16].DATAIN
s1_writedata[17] => m1_writedata.DATAA
s1_writedata[17] => d1_s1_writedata[17].DATAIN
s1_writedata[18] => m1_writedata.DATAA
s1_writedata[18] => d1_s1_writedata[18].DATAIN
s1_writedata[19] => m1_writedata.DATAA
s1_writedata[19] => d1_s1_writedata[19].DATAIN
s1_writedata[20] => m1_writedata.DATAA
s1_writedata[20] => d1_s1_writedata[20].DATAIN
s1_writedata[21] => m1_writedata.DATAA
s1_writedata[21] => d1_s1_writedata[21].DATAIN
s1_writedata[22] => m1_writedata.DATAA
s1_writedata[22] => d1_s1_writedata[22].DATAIN
s1_writedata[23] => m1_writedata.DATAA
s1_writedata[23] => d1_s1_writedata[23].DATAIN
s1_writedata[24] => m1_writedata.DATAA
s1_writedata[24] => d1_s1_writedata[24].DATAIN
s1_writedata[25] => m1_writedata.DATAA
s1_writedata[25] => d1_s1_writedata[25].DATAIN
s1_writedata[26] => m1_writedata.DATAA
s1_writedata[26] => d1_s1_writedata[26].DATAIN
s1_writedata[27] => m1_writedata.DATAA
s1_writedata[27] => d1_s1_writedata[27].DATAIN
s1_writedata[28] => m1_writedata.DATAA
s1_writedata[28] => d1_s1_writedata[28].DATAIN
s1_writedata[29] => m1_writedata.DATAA
s1_writedata[29] => d1_s1_writedata[29].DATAIN
s1_writedata[30] => m1_writedata.DATAA
s1_writedata[30] => d1_s1_writedata[30].DATAIN
s1_writedata[31] => m1_writedata.DATAA
s1_writedata[31] => d1_s1_writedata[31].DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pll_s1_arbitrator:the_pll_s1
clk => d1_pll_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_address_to_slave[0] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_address_to_slave[1] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_address_to_slave[2] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_address_to_slave[3] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_nativeaddress[0] => pll_s1_address[0].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_nativeaddress[1] => pll_s1_address[1].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_nativeaddress[2] => pll_s1_address[2].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_read => cycloneIII_3c120_niosII_standard_sopc_clock_0_out_requests_pll_s1.IN0
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_read => pll_s1_read.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_read => pll_s1_in_a_read_cycle.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_write => cycloneIII_3c120_niosII_standard_sopc_clock_0_out_requests_pll_s1.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_write => pll_s1_write.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_writedata[0] => pll_s1_writedata[0].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_writedata[1] => pll_s1_writedata[1].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_writedata[2] => pll_s1_writedata[2].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_writedata[3] => pll_s1_writedata[3].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_writedata[4] => pll_s1_writedata[4].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_writedata[5] => pll_s1_writedata[5].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_writedata[6] => pll_s1_writedata[6].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_writedata[7] => pll_s1_writedata[7].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_writedata[8] => pll_s1_writedata[8].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_writedata[9] => pll_s1_writedata[9].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_writedata[10] => pll_s1_writedata[10].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_writedata[11] => pll_s1_writedata[11].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_writedata[12] => pll_s1_writedata[12].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_writedata[13] => pll_s1_writedata[13].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_writedata[14] => pll_s1_writedata[14].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_0_out_writedata[15] => pll_s1_writedata[15].DATAIN
pll_s1_readdata[0] => pll_s1_readdata_from_sa[0].DATAIN
pll_s1_readdata[1] => pll_s1_readdata_from_sa[1].DATAIN
pll_s1_readdata[2] => pll_s1_readdata_from_sa[2].DATAIN
pll_s1_readdata[3] => pll_s1_readdata_from_sa[3].DATAIN
pll_s1_readdata[4] => pll_s1_readdata_from_sa[4].DATAIN
pll_s1_readdata[5] => pll_s1_readdata_from_sa[5].DATAIN
pll_s1_readdata[6] => pll_s1_readdata_from_sa[6].DATAIN
pll_s1_readdata[7] => pll_s1_readdata_from_sa[7].DATAIN
pll_s1_readdata[8] => pll_s1_readdata_from_sa[8].DATAIN
pll_s1_readdata[9] => pll_s1_readdata_from_sa[9].DATAIN
pll_s1_readdata[10] => pll_s1_readdata_from_sa[10].DATAIN
pll_s1_readdata[11] => pll_s1_readdata_from_sa[11].DATAIN
pll_s1_readdata[12] => pll_s1_readdata_from_sa[12].DATAIN
pll_s1_readdata[13] => pll_s1_readdata_from_sa[13].DATAIN
pll_s1_readdata[14] => pll_s1_readdata_from_sa[14].DATAIN
pll_s1_readdata[15] => pll_s1_readdata_from_sa[15].DATAIN
pll_s1_resetrequest => pll_s1_resetrequest_from_sa.DATAIN
reset_n => pll_s1_reset_n.DATAIN
reset_n => d1_pll_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pll:the_pll
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => Equal1.IN0
address[1] => Equal1.IN2
address[2] => Equal1.IN1
chipselect => control_reg_en.IN1
clk => inclk0.IN1
read => ~NO_FANOUT~
reset_n => control_reg_out[0].ACLR
reset_n => control_reg_out[1].ACLR
reset_n => control_reg_out[2].ACLR
reset_n => control_reg_out[3].ACLR
reset_n => control_reg_out[4].ACLR
reset_n => control_reg_out[5].ACLR
reset_n => control_reg_out[6].ACLR
reset_n => control_reg_out[7].ACLR
reset_n => control_reg_out[8].ACLR
reset_n => control_reg_out[9].ACLR
reset_n => control_reg_out[10].ACLR
reset_n => control_reg_out[11].ACLR
reset_n => control_reg_out[12].ACLR
reset_n => control_reg_out[13].ACLR
reset_n => control_reg_out[14].ACLR
reset_n => control_reg_out[15].ACLR
reset_n => status_reg_out[0].ACLR
reset_n => status_reg_out[1].ACLR
reset_n => status_reg_out[2].ACLR
reset_n => status_reg_out[3].ACLR
reset_n => status_reg_out[4].ACLR
reset_n => status_reg_out[5].ACLR
reset_n => status_reg_out[6].ACLR
reset_n => status_reg_out[7].ACLR
reset_n => status_reg_out[8].ACLR
reset_n => status_reg_out[9].ACLR
reset_n => status_reg_out[10].ACLR
reset_n => status_reg_out[11].ACLR
reset_n => status_reg_out[12].ACLR
reset_n => status_reg_out[13].ACLR
reset_n => status_reg_out[14].ACLR
reset_n => status_reg_out[15].ACLR
write => control_reg_en.IN1
writedata[0] => control_reg_out[0].DATAIN
writedata[1] => control_reg_out[1].DATAIN
writedata[2] => control_reg_out[2].DATAIN
writedata[3] => control_reg_out[3].DATAIN
writedata[4] => control_reg_out[4].DATAIN
writedata[5] => control_reg_out[5].DATAIN
writedata[6] => control_reg_out[6].DATAIN
writedata[7] => control_reg_out[7].DATAIN
writedata[8] => control_reg_out[8].DATAIN
writedata[9] => control_reg_out[9].DATAIN
writedata[10] => control_reg_out[10].DATAIN
writedata[11] => control_reg_out[11].DATAIN
writedata[12] => control_reg_out[12].DATAIN
writedata[13] => control_reg_out[13].DATAIN
writedata[14] => control_reg_out[14].DATAIN
writedata[15] => control_reg_out[15].DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll
inclk0 => sub_wire7[0].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component
inclk[0] => altpll_i5v2:auto_generated.inclk[0]
inclk[1] => altpll_i5v2:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_i5v2:auto_generated
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx_csr_arbitrator:the_sgdma_rx_csr
clk => d1_sgdma_rx_csr_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => sgdma_rx_csr_address[0].DATAIN
cpu_data_master_address_to_slave[3] => sgdma_rx_csr_address[1].DATAIN
cpu_data_master_address_to_slave[4] => sgdma_rx_csr_address[2].DATAIN
cpu_data_master_address_to_slave[5] => sgdma_rx_csr_address[3].DATAIN
cpu_data_master_address_to_slave[6] => Equal0.IN22
cpu_data_master_address_to_slave[7] => Equal0.IN21
cpu_data_master_address_to_slave[8] => Equal0.IN20
cpu_data_master_address_to_slave[9] => Equal0.IN19
cpu_data_master_address_to_slave[10] => Equal0.IN18
cpu_data_master_address_to_slave[11] => Equal0.IN17
cpu_data_master_address_to_slave[12] => Equal0.IN16
cpu_data_master_address_to_slave[13] => Equal0.IN1
cpu_data_master_address_to_slave[14] => Equal0.IN15
cpu_data_master_address_to_slave[15] => Equal0.IN14
cpu_data_master_address_to_slave[16] => Equal0.IN13
cpu_data_master_address_to_slave[17] => Equal0.IN12
cpu_data_master_address_to_slave[18] => Equal0.IN11
cpu_data_master_address_to_slave[19] => Equal0.IN10
cpu_data_master_address_to_slave[20] => Equal0.IN9
cpu_data_master_address_to_slave[21] => Equal0.IN8
cpu_data_master_address_to_slave[22] => Equal0.IN7
cpu_data_master_address_to_slave[23] => Equal0.IN6
cpu_data_master_address_to_slave[24] => Equal0.IN0
cpu_data_master_address_to_slave[25] => Equal0.IN5
cpu_data_master_address_to_slave[26] => Equal0.IN4
cpu_data_master_address_to_slave[27] => Equal0.IN3
cpu_data_master_address_to_slave[28] => Equal0.IN2
cpu_data_master_latency_counter => cpu_data_master_qualified_request_sgdma_rx_csr.IN0
cpu_data_master_read => cpu_data_master_requests_sgdma_rx_csr.IN0
cpu_data_master_read => cpu_data_master_qualified_request_sgdma_rx_csr.IN1
cpu_data_master_read => sgdma_rx_csr_read.IN1
cpu_data_master_read => sgdma_rx_csr_in_a_read_cycle.IN1
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1_shift_register => cpu_data_master_qualified_request_sgdma_rx_csr.IN1
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1_shift_register => cpu_data_master_qualified_request_sgdma_rx_csr.IN1
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1_shift_register => cpu_data_master_qualified_request_sgdma_rx_csr.IN1
cpu_data_master_write => cpu_data_master_requests_sgdma_rx_csr.IN1
cpu_data_master_write => sgdma_rx_csr_write.IN1
cpu_data_master_writedata[0] => sgdma_rx_csr_writedata[0].DATAIN
cpu_data_master_writedata[1] => sgdma_rx_csr_writedata[1].DATAIN
cpu_data_master_writedata[2] => sgdma_rx_csr_writedata[2].DATAIN
cpu_data_master_writedata[3] => sgdma_rx_csr_writedata[3].DATAIN
cpu_data_master_writedata[4] => sgdma_rx_csr_writedata[4].DATAIN
cpu_data_master_writedata[5] => sgdma_rx_csr_writedata[5].DATAIN
cpu_data_master_writedata[6] => sgdma_rx_csr_writedata[6].DATAIN
cpu_data_master_writedata[7] => sgdma_rx_csr_writedata[7].DATAIN
cpu_data_master_writedata[8] => sgdma_rx_csr_writedata[8].DATAIN
cpu_data_master_writedata[9] => sgdma_rx_csr_writedata[9].DATAIN
cpu_data_master_writedata[10] => sgdma_rx_csr_writedata[10].DATAIN
cpu_data_master_writedata[11] => sgdma_rx_csr_writedata[11].DATAIN
cpu_data_master_writedata[12] => sgdma_rx_csr_writedata[12].DATAIN
cpu_data_master_writedata[13] => sgdma_rx_csr_writedata[13].DATAIN
cpu_data_master_writedata[14] => sgdma_rx_csr_writedata[14].DATAIN
cpu_data_master_writedata[15] => sgdma_rx_csr_writedata[15].DATAIN
cpu_data_master_writedata[16] => sgdma_rx_csr_writedata[16].DATAIN
cpu_data_master_writedata[17] => sgdma_rx_csr_writedata[17].DATAIN
cpu_data_master_writedata[18] => sgdma_rx_csr_writedata[18].DATAIN
cpu_data_master_writedata[19] => sgdma_rx_csr_writedata[19].DATAIN
cpu_data_master_writedata[20] => sgdma_rx_csr_writedata[20].DATAIN
cpu_data_master_writedata[21] => sgdma_rx_csr_writedata[21].DATAIN
cpu_data_master_writedata[22] => sgdma_rx_csr_writedata[22].DATAIN
cpu_data_master_writedata[23] => sgdma_rx_csr_writedata[23].DATAIN
cpu_data_master_writedata[24] => sgdma_rx_csr_writedata[24].DATAIN
cpu_data_master_writedata[25] => sgdma_rx_csr_writedata[25].DATAIN
cpu_data_master_writedata[26] => sgdma_rx_csr_writedata[26].DATAIN
cpu_data_master_writedata[27] => sgdma_rx_csr_writedata[27].DATAIN
cpu_data_master_writedata[28] => sgdma_rx_csr_writedata[28].DATAIN
cpu_data_master_writedata[29] => sgdma_rx_csr_writedata[29].DATAIN
cpu_data_master_writedata[30] => sgdma_rx_csr_writedata[30].DATAIN
cpu_data_master_writedata[31] => sgdma_rx_csr_writedata[31].DATAIN
reset_n => sgdma_rx_csr_reset_n.DATAIN
reset_n => d1_sgdma_rx_csr_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
sgdma_rx_csr_irq => sgdma_rx_csr_irq_from_sa.DATAIN
sgdma_rx_csr_readdata[0] => sgdma_rx_csr_readdata_from_sa[0].DATAIN
sgdma_rx_csr_readdata[1] => sgdma_rx_csr_readdata_from_sa[1].DATAIN
sgdma_rx_csr_readdata[2] => sgdma_rx_csr_readdata_from_sa[2].DATAIN
sgdma_rx_csr_readdata[3] => sgdma_rx_csr_readdata_from_sa[3].DATAIN
sgdma_rx_csr_readdata[4] => sgdma_rx_csr_readdata_from_sa[4].DATAIN
sgdma_rx_csr_readdata[5] => sgdma_rx_csr_readdata_from_sa[5].DATAIN
sgdma_rx_csr_readdata[6] => sgdma_rx_csr_readdata_from_sa[6].DATAIN
sgdma_rx_csr_readdata[7] => sgdma_rx_csr_readdata_from_sa[7].DATAIN
sgdma_rx_csr_readdata[8] => sgdma_rx_csr_readdata_from_sa[8].DATAIN
sgdma_rx_csr_readdata[9] => sgdma_rx_csr_readdata_from_sa[9].DATAIN
sgdma_rx_csr_readdata[10] => sgdma_rx_csr_readdata_from_sa[10].DATAIN
sgdma_rx_csr_readdata[11] => sgdma_rx_csr_readdata_from_sa[11].DATAIN
sgdma_rx_csr_readdata[12] => sgdma_rx_csr_readdata_from_sa[12].DATAIN
sgdma_rx_csr_readdata[13] => sgdma_rx_csr_readdata_from_sa[13].DATAIN
sgdma_rx_csr_readdata[14] => sgdma_rx_csr_readdata_from_sa[14].DATAIN
sgdma_rx_csr_readdata[15] => sgdma_rx_csr_readdata_from_sa[15].DATAIN
sgdma_rx_csr_readdata[16] => sgdma_rx_csr_readdata_from_sa[16].DATAIN
sgdma_rx_csr_readdata[17] => sgdma_rx_csr_readdata_from_sa[17].DATAIN
sgdma_rx_csr_readdata[18] => sgdma_rx_csr_readdata_from_sa[18].DATAIN
sgdma_rx_csr_readdata[19] => sgdma_rx_csr_readdata_from_sa[19].DATAIN
sgdma_rx_csr_readdata[20] => sgdma_rx_csr_readdata_from_sa[20].DATAIN
sgdma_rx_csr_readdata[21] => sgdma_rx_csr_readdata_from_sa[21].DATAIN
sgdma_rx_csr_readdata[22] => sgdma_rx_csr_readdata_from_sa[22].DATAIN
sgdma_rx_csr_readdata[23] => sgdma_rx_csr_readdata_from_sa[23].DATAIN
sgdma_rx_csr_readdata[24] => sgdma_rx_csr_readdata_from_sa[24].DATAIN
sgdma_rx_csr_readdata[25] => sgdma_rx_csr_readdata_from_sa[25].DATAIN
sgdma_rx_csr_readdata[26] => sgdma_rx_csr_readdata_from_sa[26].DATAIN
sgdma_rx_csr_readdata[27] => sgdma_rx_csr_readdata_from_sa[27].DATAIN
sgdma_rx_csr_readdata[28] => sgdma_rx_csr_readdata_from_sa[28].DATAIN
sgdma_rx_csr_readdata[29] => sgdma_rx_csr_readdata_from_sa[29].DATAIN
sgdma_rx_csr_readdata[30] => sgdma_rx_csr_readdata_from_sa[30].DATAIN
sgdma_rx_csr_readdata[31] => sgdma_rx_csr_readdata_from_sa[31].DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx_in_arbitrator:the_sgdma_rx_in
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
sgdma_rx_in_ready => sgdma_rx_in_ready_from_sa.DATAIN
tse_mac_receive_data[0] => sgdma_rx_in_data[0].DATAIN
tse_mac_receive_data[1] => sgdma_rx_in_data[1].DATAIN
tse_mac_receive_data[2] => sgdma_rx_in_data[2].DATAIN
tse_mac_receive_data[3] => sgdma_rx_in_data[3].DATAIN
tse_mac_receive_data[4] => sgdma_rx_in_data[4].DATAIN
tse_mac_receive_data[5] => sgdma_rx_in_data[5].DATAIN
tse_mac_receive_data[6] => sgdma_rx_in_data[6].DATAIN
tse_mac_receive_data[7] => sgdma_rx_in_data[7].DATAIN
tse_mac_receive_data[8] => sgdma_rx_in_data[8].DATAIN
tse_mac_receive_data[9] => sgdma_rx_in_data[9].DATAIN
tse_mac_receive_data[10] => sgdma_rx_in_data[10].DATAIN
tse_mac_receive_data[11] => sgdma_rx_in_data[11].DATAIN
tse_mac_receive_data[12] => sgdma_rx_in_data[12].DATAIN
tse_mac_receive_data[13] => sgdma_rx_in_data[13].DATAIN
tse_mac_receive_data[14] => sgdma_rx_in_data[14].DATAIN
tse_mac_receive_data[15] => sgdma_rx_in_data[15].DATAIN
tse_mac_receive_data[16] => sgdma_rx_in_data[16].DATAIN
tse_mac_receive_data[17] => sgdma_rx_in_data[17].DATAIN
tse_mac_receive_data[18] => sgdma_rx_in_data[18].DATAIN
tse_mac_receive_data[19] => sgdma_rx_in_data[19].DATAIN
tse_mac_receive_data[20] => sgdma_rx_in_data[20].DATAIN
tse_mac_receive_data[21] => sgdma_rx_in_data[21].DATAIN
tse_mac_receive_data[22] => sgdma_rx_in_data[22].DATAIN
tse_mac_receive_data[23] => sgdma_rx_in_data[23].DATAIN
tse_mac_receive_data[24] => sgdma_rx_in_data[24].DATAIN
tse_mac_receive_data[25] => sgdma_rx_in_data[25].DATAIN
tse_mac_receive_data[26] => sgdma_rx_in_data[26].DATAIN
tse_mac_receive_data[27] => sgdma_rx_in_data[27].DATAIN
tse_mac_receive_data[28] => sgdma_rx_in_data[28].DATAIN
tse_mac_receive_data[29] => sgdma_rx_in_data[29].DATAIN
tse_mac_receive_data[30] => sgdma_rx_in_data[30].DATAIN
tse_mac_receive_data[31] => sgdma_rx_in_data[31].DATAIN
tse_mac_receive_empty[0] => sgdma_rx_in_empty[0].DATAIN
tse_mac_receive_empty[1] => sgdma_rx_in_empty[1].DATAIN
tse_mac_receive_endofpacket => sgdma_rx_in_endofpacket.DATAIN
tse_mac_receive_error[0] => sgdma_rx_in_error[0].DATAIN
tse_mac_receive_error[1] => sgdma_rx_in_error[1].DATAIN
tse_mac_receive_error[2] => sgdma_rx_in_error[2].DATAIN
tse_mac_receive_error[3] => sgdma_rx_in_error[3].DATAIN
tse_mac_receive_error[4] => sgdma_rx_in_error[4].DATAIN
tse_mac_receive_error[5] => sgdma_rx_in_error[5].DATAIN
tse_mac_receive_startofpacket => sgdma_rx_in_startofpacket.DATAIN
tse_mac_receive_valid => sgdma_rx_in_valid.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx_descriptor_read_arbitrator:the_sgdma_rx_descriptor_read
clk => sgdma_rx_descriptor_read_latency_counter~reg0.CLK
clk => sgdma_rx_descriptor_read_read_but_no_slave_selected.CLK
d1_descriptor_memory_s1_end_xfer => ~NO_FANOUT~
descriptor_memory_s1_readdata_from_sa[0] => sgdma_rx_descriptor_read_readdata[0].DATAIN
descriptor_memory_s1_readdata_from_sa[1] => sgdma_rx_descriptor_read_readdata[1].DATAIN
descriptor_memory_s1_readdata_from_sa[2] => sgdma_rx_descriptor_read_readdata[2].DATAIN
descriptor_memory_s1_readdata_from_sa[3] => sgdma_rx_descriptor_read_readdata[3].DATAIN
descriptor_memory_s1_readdata_from_sa[4] => sgdma_rx_descriptor_read_readdata[4].DATAIN
descriptor_memory_s1_readdata_from_sa[5] => sgdma_rx_descriptor_read_readdata[5].DATAIN
descriptor_memory_s1_readdata_from_sa[6] => sgdma_rx_descriptor_read_readdata[6].DATAIN
descriptor_memory_s1_readdata_from_sa[7] => sgdma_rx_descriptor_read_readdata[7].DATAIN
descriptor_memory_s1_readdata_from_sa[8] => sgdma_rx_descriptor_read_readdata[8].DATAIN
descriptor_memory_s1_readdata_from_sa[9] => sgdma_rx_descriptor_read_readdata[9].DATAIN
descriptor_memory_s1_readdata_from_sa[10] => sgdma_rx_descriptor_read_readdata[10].DATAIN
descriptor_memory_s1_readdata_from_sa[11] => sgdma_rx_descriptor_read_readdata[11].DATAIN
descriptor_memory_s1_readdata_from_sa[12] => sgdma_rx_descriptor_read_readdata[12].DATAIN
descriptor_memory_s1_readdata_from_sa[13] => sgdma_rx_descriptor_read_readdata[13].DATAIN
descriptor_memory_s1_readdata_from_sa[14] => sgdma_rx_descriptor_read_readdata[14].DATAIN
descriptor_memory_s1_readdata_from_sa[15] => sgdma_rx_descriptor_read_readdata[15].DATAIN
descriptor_memory_s1_readdata_from_sa[16] => sgdma_rx_descriptor_read_readdata[16].DATAIN
descriptor_memory_s1_readdata_from_sa[17] => sgdma_rx_descriptor_read_readdata[17].DATAIN
descriptor_memory_s1_readdata_from_sa[18] => sgdma_rx_descriptor_read_readdata[18].DATAIN
descriptor_memory_s1_readdata_from_sa[19] => sgdma_rx_descriptor_read_readdata[19].DATAIN
descriptor_memory_s1_readdata_from_sa[20] => sgdma_rx_descriptor_read_readdata[20].DATAIN
descriptor_memory_s1_readdata_from_sa[21] => sgdma_rx_descriptor_read_readdata[21].DATAIN
descriptor_memory_s1_readdata_from_sa[22] => sgdma_rx_descriptor_read_readdata[22].DATAIN
descriptor_memory_s1_readdata_from_sa[23] => sgdma_rx_descriptor_read_readdata[23].DATAIN
descriptor_memory_s1_readdata_from_sa[24] => sgdma_rx_descriptor_read_readdata[24].DATAIN
descriptor_memory_s1_readdata_from_sa[25] => sgdma_rx_descriptor_read_readdata[25].DATAIN
descriptor_memory_s1_readdata_from_sa[26] => sgdma_rx_descriptor_read_readdata[26].DATAIN
descriptor_memory_s1_readdata_from_sa[27] => sgdma_rx_descriptor_read_readdata[27].DATAIN
descriptor_memory_s1_readdata_from_sa[28] => sgdma_rx_descriptor_read_readdata[28].DATAIN
descriptor_memory_s1_readdata_from_sa[29] => sgdma_rx_descriptor_read_readdata[29].DATAIN
descriptor_memory_s1_readdata_from_sa[30] => sgdma_rx_descriptor_read_readdata[30].DATAIN
descriptor_memory_s1_readdata_from_sa[31] => sgdma_rx_descriptor_read_readdata[31].DATAIN
reset_n => sgdma_rx_descriptor_read_latency_counter~reg0.ACLR
reset_n => sgdma_rx_descriptor_read_read_but_no_slave_selected.ACLR
sgdma_rx_descriptor_read_address[0] => sgdma_rx_descriptor_read_address_to_slave[0].DATAIN
sgdma_rx_descriptor_read_address[1] => sgdma_rx_descriptor_read_address_to_slave[1].DATAIN
sgdma_rx_descriptor_read_address[2] => sgdma_rx_descriptor_read_address_to_slave[2].DATAIN
sgdma_rx_descriptor_read_address[3] => sgdma_rx_descriptor_read_address_to_slave[3].DATAIN
sgdma_rx_descriptor_read_address[4] => sgdma_rx_descriptor_read_address_to_slave[4].DATAIN
sgdma_rx_descriptor_read_address[5] => sgdma_rx_descriptor_read_address_to_slave[5].DATAIN
sgdma_rx_descriptor_read_address[6] => sgdma_rx_descriptor_read_address_to_slave[6].DATAIN
sgdma_rx_descriptor_read_address[7] => sgdma_rx_descriptor_read_address_to_slave[7].DATAIN
sgdma_rx_descriptor_read_address[8] => sgdma_rx_descriptor_read_address_to_slave[8].DATAIN
sgdma_rx_descriptor_read_address[9] => sgdma_rx_descriptor_read_address_to_slave[9].DATAIN
sgdma_rx_descriptor_read_address[10] => sgdma_rx_descriptor_read_address_to_slave[10].DATAIN
sgdma_rx_descriptor_read_address[11] => sgdma_rx_descriptor_read_address_to_slave[11].DATAIN
sgdma_rx_descriptor_read_address[12] => ~NO_FANOUT~
sgdma_rx_descriptor_read_address[13] => ~NO_FANOUT~
sgdma_rx_descriptor_read_address[14] => ~NO_FANOUT~
sgdma_rx_descriptor_read_address[15] => ~NO_FANOUT~
sgdma_rx_descriptor_read_address[16] => ~NO_FANOUT~
sgdma_rx_descriptor_read_address[17] => ~NO_FANOUT~
sgdma_rx_descriptor_read_address[18] => ~NO_FANOUT~
sgdma_rx_descriptor_read_address[19] => ~NO_FANOUT~
sgdma_rx_descriptor_read_address[20] => ~NO_FANOUT~
sgdma_rx_descriptor_read_address[21] => ~NO_FANOUT~
sgdma_rx_descriptor_read_address[22] => ~NO_FANOUT~
sgdma_rx_descriptor_read_address[23] => ~NO_FANOUT~
sgdma_rx_descriptor_read_address[24] => ~NO_FANOUT~
sgdma_rx_descriptor_read_address[25] => ~NO_FANOUT~
sgdma_rx_descriptor_read_address[26] => ~NO_FANOUT~
sgdma_rx_descriptor_read_address[27] => ~NO_FANOUT~
sgdma_rx_descriptor_read_address[28] => ~NO_FANOUT~
sgdma_rx_descriptor_read_address[29] => ~NO_FANOUT~
sgdma_rx_descriptor_read_address[30] => ~NO_FANOUT~
sgdma_rx_descriptor_read_address[31] => ~NO_FANOUT~
sgdma_rx_descriptor_read_granted_descriptor_memory_s1 => r_0.IN0
sgdma_rx_descriptor_read_granted_descriptor_memory_s1 => sgdma_rx_descriptor_read_read_but_no_slave_selected.IN1
sgdma_rx_descriptor_read_qualified_request_descriptor_memory_s1 => r_0.IN0
sgdma_rx_descriptor_read_qualified_request_descriptor_memory_s1 => r_0.IN0
sgdma_rx_descriptor_read_qualified_request_descriptor_memory_s1 => r_0.IN1
sgdma_rx_descriptor_read_read => r_0.IN1
sgdma_rx_descriptor_read_read => p1_sgdma_rx_descriptor_read_latency_counter.IN1
sgdma_rx_descriptor_read_read => r_0.IN1
sgdma_rx_descriptor_read_read_data_valid_descriptor_memory_s1 => sgdma_rx_descriptor_read_readdatavalid.IN1
sgdma_rx_descriptor_read_requests_descriptor_memory_s1 => p1_sgdma_rx_descriptor_read_latency_counter.DATAB
sgdma_rx_descriptor_read_requests_descriptor_memory_s1 => r_0.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx_descriptor_write_arbitrator:the_sgdma_rx_descriptor_write
clk => ~NO_FANOUT~
d1_descriptor_memory_s1_end_xfer => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
sgdma_rx_descriptor_write_address[0] => sgdma_rx_descriptor_write_address_to_slave[0].DATAIN
sgdma_rx_descriptor_write_address[1] => sgdma_rx_descriptor_write_address_to_slave[1].DATAIN
sgdma_rx_descriptor_write_address[2] => sgdma_rx_descriptor_write_address_to_slave[2].DATAIN
sgdma_rx_descriptor_write_address[3] => sgdma_rx_descriptor_write_address_to_slave[3].DATAIN
sgdma_rx_descriptor_write_address[4] => sgdma_rx_descriptor_write_address_to_slave[4].DATAIN
sgdma_rx_descriptor_write_address[5] => sgdma_rx_descriptor_write_address_to_slave[5].DATAIN
sgdma_rx_descriptor_write_address[6] => sgdma_rx_descriptor_write_address_to_slave[6].DATAIN
sgdma_rx_descriptor_write_address[7] => sgdma_rx_descriptor_write_address_to_slave[7].DATAIN
sgdma_rx_descriptor_write_address[8] => sgdma_rx_descriptor_write_address_to_slave[8].DATAIN
sgdma_rx_descriptor_write_address[9] => sgdma_rx_descriptor_write_address_to_slave[9].DATAIN
sgdma_rx_descriptor_write_address[10] => sgdma_rx_descriptor_write_address_to_slave[10].DATAIN
sgdma_rx_descriptor_write_address[11] => sgdma_rx_descriptor_write_address_to_slave[11].DATAIN
sgdma_rx_descriptor_write_address[12] => ~NO_FANOUT~
sgdma_rx_descriptor_write_address[13] => ~NO_FANOUT~
sgdma_rx_descriptor_write_address[14] => ~NO_FANOUT~
sgdma_rx_descriptor_write_address[15] => ~NO_FANOUT~
sgdma_rx_descriptor_write_address[16] => ~NO_FANOUT~
sgdma_rx_descriptor_write_address[17] => ~NO_FANOUT~
sgdma_rx_descriptor_write_address[18] => ~NO_FANOUT~
sgdma_rx_descriptor_write_address[19] => ~NO_FANOUT~
sgdma_rx_descriptor_write_address[20] => ~NO_FANOUT~
sgdma_rx_descriptor_write_address[21] => ~NO_FANOUT~
sgdma_rx_descriptor_write_address[22] => ~NO_FANOUT~
sgdma_rx_descriptor_write_address[23] => ~NO_FANOUT~
sgdma_rx_descriptor_write_address[24] => ~NO_FANOUT~
sgdma_rx_descriptor_write_address[25] => ~NO_FANOUT~
sgdma_rx_descriptor_write_address[26] => ~NO_FANOUT~
sgdma_rx_descriptor_write_address[27] => ~NO_FANOUT~
sgdma_rx_descriptor_write_address[28] => ~NO_FANOUT~
sgdma_rx_descriptor_write_address[29] => ~NO_FANOUT~
sgdma_rx_descriptor_write_address[30] => ~NO_FANOUT~
sgdma_rx_descriptor_write_address[31] => ~NO_FANOUT~
sgdma_rx_descriptor_write_granted_descriptor_memory_s1 => r_0.IN0
sgdma_rx_descriptor_write_qualified_request_descriptor_memory_s1 => r_0.IN0
sgdma_rx_descriptor_write_qualified_request_descriptor_memory_s1 => r_0.IN0
sgdma_rx_descriptor_write_qualified_request_descriptor_memory_s1 => r_0.IN1
sgdma_rx_descriptor_write_requests_descriptor_memory_s1 => r_0.IN1
sgdma_rx_descriptor_write_write => r_0.IN1
sgdma_rx_descriptor_write_write => r_0.IN1
sgdma_rx_descriptor_write_writedata[0] => ~NO_FANOUT~
sgdma_rx_descriptor_write_writedata[1] => ~NO_FANOUT~
sgdma_rx_descriptor_write_writedata[2] => ~NO_FANOUT~
sgdma_rx_descriptor_write_writedata[3] => ~NO_FANOUT~
sgdma_rx_descriptor_write_writedata[4] => ~NO_FANOUT~
sgdma_rx_descriptor_write_writedata[5] => ~NO_FANOUT~
sgdma_rx_descriptor_write_writedata[6] => ~NO_FANOUT~
sgdma_rx_descriptor_write_writedata[7] => ~NO_FANOUT~
sgdma_rx_descriptor_write_writedata[8] => ~NO_FANOUT~
sgdma_rx_descriptor_write_writedata[9] => ~NO_FANOUT~
sgdma_rx_descriptor_write_writedata[10] => ~NO_FANOUT~
sgdma_rx_descriptor_write_writedata[11] => ~NO_FANOUT~
sgdma_rx_descriptor_write_writedata[12] => ~NO_FANOUT~
sgdma_rx_descriptor_write_writedata[13] => ~NO_FANOUT~
sgdma_rx_descriptor_write_writedata[14] => ~NO_FANOUT~
sgdma_rx_descriptor_write_writedata[15] => ~NO_FANOUT~
sgdma_rx_descriptor_write_writedata[16] => ~NO_FANOUT~
sgdma_rx_descriptor_write_writedata[17] => ~NO_FANOUT~
sgdma_rx_descriptor_write_writedata[18] => ~NO_FANOUT~
sgdma_rx_descriptor_write_writedata[19] => ~NO_FANOUT~
sgdma_rx_descriptor_write_writedata[20] => ~NO_FANOUT~
sgdma_rx_descriptor_write_writedata[21] => ~NO_FANOUT~
sgdma_rx_descriptor_write_writedata[22] => ~NO_FANOUT~
sgdma_rx_descriptor_write_writedata[23] => ~NO_FANOUT~
sgdma_rx_descriptor_write_writedata[24] => ~NO_FANOUT~
sgdma_rx_descriptor_write_writedata[25] => ~NO_FANOUT~
sgdma_rx_descriptor_write_writedata[26] => ~NO_FANOUT~
sgdma_rx_descriptor_write_writedata[27] => ~NO_FANOUT~
sgdma_rx_descriptor_write_writedata[28] => ~NO_FANOUT~
sgdma_rx_descriptor_write_writedata[29] => ~NO_FANOUT~
sgdma_rx_descriptor_write_writedata[30] => ~NO_FANOUT~
sgdma_rx_descriptor_write_writedata[31] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx_m_write_arbitrator:the_sgdma_rx_m_write
clk => ~NO_FANOUT~
cpu_ddr_clock_bridge_s1_waitrequest_from_sa => r_0.IN0
d1_cpu_ddr_clock_bridge_s1_end_xfer => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
sgdma_rx_m_write_address[0] => sgdma_rx_m_write_address_to_slave[0].DATAIN
sgdma_rx_m_write_address[1] => sgdma_rx_m_write_address_to_slave[1].DATAIN
sgdma_rx_m_write_address[2] => sgdma_rx_m_write_address_to_slave[2].DATAIN
sgdma_rx_m_write_address[3] => sgdma_rx_m_write_address_to_slave[3].DATAIN
sgdma_rx_m_write_address[4] => sgdma_rx_m_write_address_to_slave[4].DATAIN
sgdma_rx_m_write_address[5] => sgdma_rx_m_write_address_to_slave[5].DATAIN
sgdma_rx_m_write_address[6] => sgdma_rx_m_write_address_to_slave[6].DATAIN
sgdma_rx_m_write_address[7] => sgdma_rx_m_write_address_to_slave[7].DATAIN
sgdma_rx_m_write_address[8] => sgdma_rx_m_write_address_to_slave[8].DATAIN
sgdma_rx_m_write_address[9] => sgdma_rx_m_write_address_to_slave[9].DATAIN
sgdma_rx_m_write_address[10] => sgdma_rx_m_write_address_to_slave[10].DATAIN
sgdma_rx_m_write_address[11] => sgdma_rx_m_write_address_to_slave[11].DATAIN
sgdma_rx_m_write_address[12] => sgdma_rx_m_write_address_to_slave[12].DATAIN
sgdma_rx_m_write_address[13] => sgdma_rx_m_write_address_to_slave[13].DATAIN
sgdma_rx_m_write_address[14] => sgdma_rx_m_write_address_to_slave[14].DATAIN
sgdma_rx_m_write_address[15] => sgdma_rx_m_write_address_to_slave[15].DATAIN
sgdma_rx_m_write_address[16] => sgdma_rx_m_write_address_to_slave[16].DATAIN
sgdma_rx_m_write_address[17] => sgdma_rx_m_write_address_to_slave[17].DATAIN
sgdma_rx_m_write_address[18] => sgdma_rx_m_write_address_to_slave[18].DATAIN
sgdma_rx_m_write_address[19] => sgdma_rx_m_write_address_to_slave[19].DATAIN
sgdma_rx_m_write_address[20] => sgdma_rx_m_write_address_to_slave[20].DATAIN
sgdma_rx_m_write_address[21] => sgdma_rx_m_write_address_to_slave[21].DATAIN
sgdma_rx_m_write_address[22] => sgdma_rx_m_write_address_to_slave[22].DATAIN
sgdma_rx_m_write_address[23] => sgdma_rx_m_write_address_to_slave[23].DATAIN
sgdma_rx_m_write_address[24] => sgdma_rx_m_write_address_to_slave[24].DATAIN
sgdma_rx_m_write_address[25] => sgdma_rx_m_write_address_to_slave[25].DATAIN
sgdma_rx_m_write_address[26] => ~NO_FANOUT~
sgdma_rx_m_write_address[27] => ~NO_FANOUT~
sgdma_rx_m_write_address[28] => ~NO_FANOUT~
sgdma_rx_m_write_address[29] => ~NO_FANOUT~
sgdma_rx_m_write_address[30] => ~NO_FANOUT~
sgdma_rx_m_write_address[31] => ~NO_FANOUT~
sgdma_rx_m_write_byteenable[0] => ~NO_FANOUT~
sgdma_rx_m_write_byteenable[1] => ~NO_FANOUT~
sgdma_rx_m_write_byteenable[2] => ~NO_FANOUT~
sgdma_rx_m_write_byteenable[3] => ~NO_FANOUT~
sgdma_rx_m_write_granted_cpu_ddr_clock_bridge_s1 => r_0.IN0
sgdma_rx_m_write_qualified_request_cpu_ddr_clock_bridge_s1 => r_0.IN0
sgdma_rx_m_write_qualified_request_cpu_ddr_clock_bridge_s1 => r_0.IN0
sgdma_rx_m_write_qualified_request_cpu_ddr_clock_bridge_s1 => r_0.IN1
sgdma_rx_m_write_requests_cpu_ddr_clock_bridge_s1 => r_0.IN1
sgdma_rx_m_write_write => r_0.IN1
sgdma_rx_m_write_write => r_0.IN1
sgdma_rx_m_write_writedata[0] => ~NO_FANOUT~
sgdma_rx_m_write_writedata[1] => ~NO_FANOUT~
sgdma_rx_m_write_writedata[2] => ~NO_FANOUT~
sgdma_rx_m_write_writedata[3] => ~NO_FANOUT~
sgdma_rx_m_write_writedata[4] => ~NO_FANOUT~
sgdma_rx_m_write_writedata[5] => ~NO_FANOUT~
sgdma_rx_m_write_writedata[6] => ~NO_FANOUT~
sgdma_rx_m_write_writedata[7] => ~NO_FANOUT~
sgdma_rx_m_write_writedata[8] => ~NO_FANOUT~
sgdma_rx_m_write_writedata[9] => ~NO_FANOUT~
sgdma_rx_m_write_writedata[10] => ~NO_FANOUT~
sgdma_rx_m_write_writedata[11] => ~NO_FANOUT~
sgdma_rx_m_write_writedata[12] => ~NO_FANOUT~
sgdma_rx_m_write_writedata[13] => ~NO_FANOUT~
sgdma_rx_m_write_writedata[14] => ~NO_FANOUT~
sgdma_rx_m_write_writedata[15] => ~NO_FANOUT~
sgdma_rx_m_write_writedata[16] => ~NO_FANOUT~
sgdma_rx_m_write_writedata[17] => ~NO_FANOUT~
sgdma_rx_m_write_writedata[18] => ~NO_FANOUT~
sgdma_rx_m_write_writedata[19] => ~NO_FANOUT~
sgdma_rx_m_write_writedata[20] => ~NO_FANOUT~
sgdma_rx_m_write_writedata[21] => ~NO_FANOUT~
sgdma_rx_m_write_writedata[22] => ~NO_FANOUT~
sgdma_rx_m_write_writedata[23] => ~NO_FANOUT~
sgdma_rx_m_write_writedata[24] => ~NO_FANOUT~
sgdma_rx_m_write_writedata[25] => ~NO_FANOUT~
sgdma_rx_m_write_writedata[26] => ~NO_FANOUT~
sgdma_rx_m_write_writedata[27] => ~NO_FANOUT~
sgdma_rx_m_write_writedata[28] => ~NO_FANOUT~
sgdma_rx_m_write_writedata[29] => ~NO_FANOUT~
sgdma_rx_m_write_writedata[30] => ~NO_FANOUT~
sgdma_rx_m_write_writedata[31] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx
clk => clk.IN6
csr_address[0] => csr_address[0].IN1
csr_address[1] => csr_address[1].IN1
csr_address[2] => csr_address[2].IN1
csr_address[3] => csr_address[3].IN1
csr_chipselect => csr_chipselect.IN1
csr_read => csr_read.IN1
csr_write => csr_write.IN1
csr_writedata[0] => csr_writedata[0].IN1
csr_writedata[1] => csr_writedata[1].IN1
csr_writedata[2] => csr_writedata[2].IN1
csr_writedata[3] => csr_writedata[3].IN1
csr_writedata[4] => csr_writedata[4].IN1
csr_writedata[5] => csr_writedata[5].IN1
csr_writedata[6] => csr_writedata[6].IN1
csr_writedata[7] => csr_writedata[7].IN1
csr_writedata[8] => csr_writedata[8].IN1
csr_writedata[9] => csr_writedata[9].IN1
csr_writedata[10] => csr_writedata[10].IN1
csr_writedata[11] => csr_writedata[11].IN1
csr_writedata[12] => csr_writedata[12].IN1
csr_writedata[13] => csr_writedata[13].IN1
csr_writedata[14] => csr_writedata[14].IN1
csr_writedata[15] => csr_writedata[15].IN1
csr_writedata[16] => csr_writedata[16].IN1
csr_writedata[17] => csr_writedata[17].IN1
csr_writedata[18] => csr_writedata[18].IN1
csr_writedata[19] => csr_writedata[19].IN1
csr_writedata[20] => csr_writedata[20].IN1
csr_writedata[21] => csr_writedata[21].IN1
csr_writedata[22] => csr_writedata[22].IN1
csr_writedata[23] => csr_writedata[23].IN1
csr_writedata[24] => csr_writedata[24].IN1
csr_writedata[25] => csr_writedata[25].IN1
csr_writedata[26] => csr_writedata[26].IN1
csr_writedata[27] => csr_writedata[27].IN1
csr_writedata[28] => csr_writedata[28].IN1
csr_writedata[29] => csr_writedata[29].IN1
csr_writedata[30] => csr_writedata[30].IN1
csr_writedata[31] => csr_writedata[31].IN1
descriptor_read_readdata[0] => descriptor_read_readdata[0].IN1
descriptor_read_readdata[1] => descriptor_read_readdata[1].IN1
descriptor_read_readdata[2] => descriptor_read_readdata[2].IN1
descriptor_read_readdata[3] => descriptor_read_readdata[3].IN1
descriptor_read_readdata[4] => descriptor_read_readdata[4].IN1
descriptor_read_readdata[5] => descriptor_read_readdata[5].IN1
descriptor_read_readdata[6] => descriptor_read_readdata[6].IN1
descriptor_read_readdata[7] => descriptor_read_readdata[7].IN1
descriptor_read_readdata[8] => descriptor_read_readdata[8].IN1
descriptor_read_readdata[9] => descriptor_read_readdata[9].IN1
descriptor_read_readdata[10] => descriptor_read_readdata[10].IN1
descriptor_read_readdata[11] => descriptor_read_readdata[11].IN1
descriptor_read_readdata[12] => descriptor_read_readdata[12].IN1
descriptor_read_readdata[13] => descriptor_read_readdata[13].IN1
descriptor_read_readdata[14] => descriptor_read_readdata[14].IN1
descriptor_read_readdata[15] => descriptor_read_readdata[15].IN1
descriptor_read_readdata[16] => descriptor_read_readdata[16].IN1
descriptor_read_readdata[17] => descriptor_read_readdata[17].IN1
descriptor_read_readdata[18] => descriptor_read_readdata[18].IN1
descriptor_read_readdata[19] => descriptor_read_readdata[19].IN1
descriptor_read_readdata[20] => descriptor_read_readdata[20].IN1
descriptor_read_readdata[21] => descriptor_read_readdata[21].IN1
descriptor_read_readdata[22] => descriptor_read_readdata[22].IN1
descriptor_read_readdata[23] => descriptor_read_readdata[23].IN1
descriptor_read_readdata[24] => descriptor_read_readdata[24].IN1
descriptor_read_readdata[25] => descriptor_read_readdata[25].IN1
descriptor_read_readdata[26] => descriptor_read_readdata[26].IN1
descriptor_read_readdata[27] => descriptor_read_readdata[27].IN1
descriptor_read_readdata[28] => descriptor_read_readdata[28].IN1
descriptor_read_readdata[29] => descriptor_read_readdata[29].IN1
descriptor_read_readdata[30] => descriptor_read_readdata[30].IN1
descriptor_read_readdata[31] => descriptor_read_readdata[31].IN1
descriptor_read_readdatavalid => descriptor_read_readdatavalid.IN1
descriptor_read_waitrequest => comb.IN1
descriptor_write_waitrequest => comb.IN1
in_data[0] => sink_stream_data[24].IN1
in_data[1] => sink_stream_data[25].IN1
in_data[2] => sink_stream_data[26].IN1
in_data[3] => sink_stream_data[27].IN1
in_data[4] => sink_stream_data[28].IN1
in_data[5] => sink_stream_data[29].IN1
in_data[6] => sink_stream_data[30].IN1
in_data[7] => sink_stream_data[31].IN1
in_data[8] => sink_stream_data[16].IN1
in_data[9] => sink_stream_data[17].IN1
in_data[10] => sink_stream_data[18].IN1
in_data[11] => sink_stream_data[19].IN1
in_data[12] => sink_stream_data[20].IN1
in_data[13] => sink_stream_data[21].IN1
in_data[14] => sink_stream_data[22].IN1
in_data[15] => sink_stream_data[23].IN1
in_data[16] => sink_stream_data[8].IN1
in_data[17] => sink_stream_data[9].IN1
in_data[18] => sink_stream_data[10].IN1
in_data[19] => sink_stream_data[11].IN1
in_data[20] => sink_stream_data[12].IN1
in_data[21] => sink_stream_data[13].IN1
in_data[22] => sink_stream_data[14].IN1
in_data[23] => sink_stream_data[15].IN1
in_data[24] => sink_stream_data[0].IN1
in_data[25] => sink_stream_data[1].IN1
in_data[26] => sink_stream_data[2].IN1
in_data[27] => sink_stream_data[3].IN1
in_data[28] => sink_stream_data[4].IN1
in_data[29] => sink_stream_data[5].IN1
in_data[30] => sink_stream_data[6].IN1
in_data[31] => sink_stream_data[7].IN1
in_empty[0] => sink_stream_empty[0].IN1
in_empty[1] => sink_stream_empty[1].IN1
in_endofpacket => sink_stream_endofpacket.IN1
in_error[0] => sink_stream_error.DATAB
in_error[1] => sink_stream_error.DATAB
in_error[2] => sink_stream_error.DATAB
in_error[3] => sink_stream_error.DATAB
in_error[4] => sink_stream_error.DATAB
in_error[5] => sink_stream_error.DATAB
in_startofpacket => sink_stream_startofpacket.IN1
in_valid => sink_stream_valid.IN1
m_write_waitrequest => comb.IN1
m_write_waitrequest => comb.IN1
system_reset_n => sw_reset_request.ACLR
system_reset_n => reset_n.IN1
system_reset_n => reset_n.ACLR
system_reset_n => sw_reset_d1.ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain
clk => clk.IN3
command_fifo_empty => command_fifo_empty.IN1
command_fifo_full => command_fifo_full.IN1
csr_address[0] => csr_address[0].IN1
csr_address[1] => csr_address[1].IN1
csr_address[2] => csr_address[2].IN1
csr_address[3] => csr_address[3].IN1
csr_chipselect => csr_chipselect.IN1
csr_read => csr_read.IN1
csr_write => csr_write.IN1
csr_writedata[0] => csr_writedata[0].IN1
csr_writedata[1] => csr_writedata[1].IN1
csr_writedata[2] => csr_writedata[2].IN1
csr_writedata[3] => csr_writedata[3].IN1
csr_writedata[4] => csr_writedata[4].IN1
csr_writedata[5] => csr_writedata[5].IN1
csr_writedata[6] => csr_writedata[6].IN1
csr_writedata[7] => csr_writedata[7].IN1
csr_writedata[8] => csr_writedata[8].IN1
csr_writedata[9] => csr_writedata[9].IN1
csr_writedata[10] => csr_writedata[10].IN1
csr_writedata[11] => csr_writedata[11].IN1
csr_writedata[12] => csr_writedata[12].IN1
csr_writedata[13] => csr_writedata[13].IN1
csr_writedata[14] => csr_writedata[14].IN1
csr_writedata[15] => csr_writedata[15].IN1
csr_writedata[16] => csr_writedata[16].IN1
csr_writedata[17] => csr_writedata[17].IN1
csr_writedata[18] => csr_writedata[18].IN1
csr_writedata[19] => csr_writedata[19].IN1
csr_writedata[20] => csr_writedata[20].IN1
csr_writedata[21] => csr_writedata[21].IN1
csr_writedata[22] => csr_writedata[22].IN1
csr_writedata[23] => csr_writedata[23].IN1
csr_writedata[24] => csr_writedata[24].IN1
csr_writedata[25] => csr_writedata[25].IN1
csr_writedata[26] => csr_writedata[26].IN1
csr_writedata[27] => csr_writedata[27].IN1
csr_writedata[28] => csr_writedata[28].IN1
csr_writedata[29] => csr_writedata[29].IN1
csr_writedata[30] => csr_writedata[30].IN1
csr_writedata[31] => csr_writedata[31].IN1
desc_address_fifo_empty => desc_address_fifo_empty.IN2
desc_address_fifo_full => desc_address_fifo_full.IN1
desc_address_fifo_q[0] => desc_address_fifo_q[0].IN1
desc_address_fifo_q[1] => desc_address_fifo_q[1].IN1
desc_address_fifo_q[2] => desc_address_fifo_q[2].IN1
desc_address_fifo_q[3] => desc_address_fifo_q[3].IN1
desc_address_fifo_q[4] => desc_address_fifo_q[4].IN1
desc_address_fifo_q[5] => desc_address_fifo_q[5].IN1
desc_address_fifo_q[6] => desc_address_fifo_q[6].IN1
desc_address_fifo_q[7] => desc_address_fifo_q[7].IN1
desc_address_fifo_q[8] => desc_address_fifo_q[8].IN1
desc_address_fifo_q[9] => desc_address_fifo_q[9].IN1
desc_address_fifo_q[10] => desc_address_fifo_q[10].IN1
desc_address_fifo_q[11] => desc_address_fifo_q[11].IN1
desc_address_fifo_q[12] => desc_address_fifo_q[12].IN1
desc_address_fifo_q[13] => desc_address_fifo_q[13].IN1
desc_address_fifo_q[14] => desc_address_fifo_q[14].IN1
desc_address_fifo_q[15] => desc_address_fifo_q[15].IN1
desc_address_fifo_q[16] => desc_address_fifo_q[16].IN1
desc_address_fifo_q[17] => desc_address_fifo_q[17].IN1
desc_address_fifo_q[18] => desc_address_fifo_q[18].IN1
desc_address_fifo_q[19] => desc_address_fifo_q[19].IN1
desc_address_fifo_q[20] => desc_address_fifo_q[20].IN1
desc_address_fifo_q[21] => desc_address_fifo_q[21].IN1
desc_address_fifo_q[22] => desc_address_fifo_q[22].IN1
desc_address_fifo_q[23] => desc_address_fifo_q[23].IN1
desc_address_fifo_q[24] => desc_address_fifo_q[24].IN1
desc_address_fifo_q[25] => desc_address_fifo_q[25].IN1
desc_address_fifo_q[26] => desc_address_fifo_q[26].IN1
desc_address_fifo_q[27] => desc_address_fifo_q[27].IN1
desc_address_fifo_q[28] => desc_address_fifo_q[28].IN1
desc_address_fifo_q[29] => desc_address_fifo_q[29].IN1
desc_address_fifo_q[30] => desc_address_fifo_q[30].IN1
desc_address_fifo_q[31] => desc_address_fifo_q[31].IN1
descriptor_read_readdata[0] => descriptor_read_readdata[0].IN1
descriptor_read_readdata[1] => descriptor_read_readdata[1].IN1
descriptor_read_readdata[2] => descriptor_read_readdata[2].IN1
descriptor_read_readdata[3] => descriptor_read_readdata[3].IN1
descriptor_read_readdata[4] => descriptor_read_readdata[4].IN1
descriptor_read_readdata[5] => descriptor_read_readdata[5].IN1
descriptor_read_readdata[6] => descriptor_read_readdata[6].IN1
descriptor_read_readdata[7] => descriptor_read_readdata[7].IN1
descriptor_read_readdata[8] => descriptor_read_readdata[8].IN1
descriptor_read_readdata[9] => descriptor_read_readdata[9].IN1
descriptor_read_readdata[10] => descriptor_read_readdata[10].IN1
descriptor_read_readdata[11] => descriptor_read_readdata[11].IN1
descriptor_read_readdata[12] => descriptor_read_readdata[12].IN1
descriptor_read_readdata[13] => descriptor_read_readdata[13].IN1
descriptor_read_readdata[14] => descriptor_read_readdata[14].IN1
descriptor_read_readdata[15] => descriptor_read_readdata[15].IN1
descriptor_read_readdata[16] => descriptor_read_readdata[16].IN1
descriptor_read_readdata[17] => descriptor_read_readdata[17].IN1
descriptor_read_readdata[18] => descriptor_read_readdata[18].IN1
descriptor_read_readdata[19] => descriptor_read_readdata[19].IN1
descriptor_read_readdata[20] => descriptor_read_readdata[20].IN1
descriptor_read_readdata[21] => descriptor_read_readdata[21].IN1
descriptor_read_readdata[22] => descriptor_read_readdata[22].IN1
descriptor_read_readdata[23] => descriptor_read_readdata[23].IN1
descriptor_read_readdata[24] => descriptor_read_readdata[24].IN1
descriptor_read_readdata[25] => descriptor_read_readdata[25].IN1
descriptor_read_readdata[26] => descriptor_read_readdata[26].IN1
descriptor_read_readdata[27] => descriptor_read_readdata[27].IN1
descriptor_read_readdata[28] => descriptor_read_readdata[28].IN1
descriptor_read_readdata[29] => descriptor_read_readdata[29].IN1
descriptor_read_readdata[30] => descriptor_read_readdata[30].IN1
descriptor_read_readdata[31] => descriptor_read_readdata[31].IN1
descriptor_read_readdatavalid => descriptor_read_readdatavalid.IN1
descriptor_read_waitrequest => descriptor_read_waitrequest.IN1
descriptor_write_waitrequest => descriptor_write_waitrequest.IN1
reset => reset.IN1
reset_n => reset_n.IN3
status_token_fifo_data[0] => status_token_fifo_data[0].IN1
status_token_fifo_data[1] => status_token_fifo_data[1].IN1
status_token_fifo_data[2] => status_token_fifo_data[2].IN1
status_token_fifo_data[3] => status_token_fifo_data[3].IN1
status_token_fifo_data[4] => status_token_fifo_data[4].IN1
status_token_fifo_data[5] => status_token_fifo_data[5].IN1
status_token_fifo_data[6] => status_token_fifo_data[6].IN1
status_token_fifo_data[7] => status_token_fifo_data[7].IN1
status_token_fifo_data[8] => status_token_fifo_data[8].IN1
status_token_fifo_data[9] => status_token_fifo_data[9].IN1
status_token_fifo_data[10] => status_token_fifo_data[10].IN1
status_token_fifo_data[11] => status_token_fifo_data[11].IN1
status_token_fifo_data[12] => status_token_fifo_data[12].IN1
status_token_fifo_data[13] => status_token_fifo_data[13].IN1
status_token_fifo_data[14] => status_token_fifo_data[14].IN1
status_token_fifo_data[15] => status_token_fifo_data[15].IN1
status_token_fifo_data[16] => status_token_fifo_data[16].IN1
status_token_fifo_data[17] => status_token_fifo_data[17].IN1
status_token_fifo_data[18] => status_token_fifo_data[18].IN1
status_token_fifo_data[19] => status_token_fifo_data[19].IN1
status_token_fifo_data[20] => status_token_fifo_data[20].IN1
status_token_fifo_data[21] => status_token_fifo_data[21].IN1
status_token_fifo_data[22] => status_token_fifo_data[22].IN1
status_token_fifo_data[23] => status_token_fifo_data[23].IN1
status_token_fifo_empty => status_token_fifo_empty.IN2
status_token_fifo_q[0] => status_token_fifo_q[0].IN1
status_token_fifo_q[1] => status_token_fifo_q[1].IN1
status_token_fifo_q[2] => status_token_fifo_q[2].IN1
status_token_fifo_q[3] => status_token_fifo_q[3].IN1
status_token_fifo_q[4] => status_token_fifo_q[4].IN1
status_token_fifo_q[5] => status_token_fifo_q[5].IN1
status_token_fifo_q[6] => status_token_fifo_q[6].IN1
status_token_fifo_q[7] => status_token_fifo_q[7].IN1
status_token_fifo_q[8] => status_token_fifo_q[8].IN1
status_token_fifo_q[9] => status_token_fifo_q[9].IN1
status_token_fifo_q[10] => status_token_fifo_q[10].IN1
status_token_fifo_q[11] => status_token_fifo_q[11].IN1
status_token_fifo_q[12] => status_token_fifo_q[12].IN1
status_token_fifo_q[13] => status_token_fifo_q[13].IN1
status_token_fifo_q[14] => status_token_fifo_q[14].IN1
status_token_fifo_q[15] => status_token_fifo_q[15].IN1
status_token_fifo_q[16] => status_token_fifo_q[16].IN1
status_token_fifo_q[17] => status_token_fifo_q[17].IN1
status_token_fifo_q[18] => status_token_fifo_q[18].IN1
status_token_fifo_q[19] => status_token_fifo_q[19].IN1
status_token_fifo_q[20] => status_token_fifo_q[20].IN1
status_token_fifo_q[21] => status_token_fifo_q[21].IN1
status_token_fifo_q[22] => status_token_fifo_q[22].IN1
status_token_fifo_q[23] => status_token_fifo_q[23].IN1
write_go => write_go.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|control_status_slave_which_resides_within_sgdma_rx:the_control_status_slave_which_resides_within_sgdma_rx
atlantic_error => always15.IN1
chain_run => busy.IN1
clk => csr_irq~reg0.CLK
clk => delayed_descriptor_counter[0].CLK
clk => delayed_descriptor_counter[1].CLK
clk => delayed_descriptor_counter[2].CLK
clk => delayed_descriptor_counter[3].CLK
clk => delayed_descriptor_counter[4].CLK
clk => delayed_descriptor_counter[5].CLK
clk => delayed_descriptor_counter[6].CLK
clk => delayed_descriptor_counter[7].CLK
clk => descriptor_counter[0].CLK
clk => descriptor_counter[1].CLK
clk => descriptor_counter[2].CLK
clk => descriptor_counter[3].CLK
clk => descriptor_counter[4].CLK
clk => descriptor_counter[5].CLK
clk => descriptor_counter[6].CLK
clk => descriptor_counter[7].CLK
clk => can_have_new_chain_complete.CLK
clk => delayed_chain_completed_int.CLK
clk => eop_encountered.CLK
clk => delayed_descriptor_write_write.CLK
clk => delayed_eop_encountered.CLK
clk => error.CLK
clk => descriptor_completed.CLK
clk => delayed_csr_write.CLK
clk => chain_completed_int.CLK
clk => chain_completed.CLK
clk => busy.CLK
clk => descriptor_pointer_lower_reg[0].CLK
clk => descriptor_pointer_lower_reg[1].CLK
clk => descriptor_pointer_lower_reg[2].CLK
clk => descriptor_pointer_lower_reg[3].CLK
clk => descriptor_pointer_lower_reg[4].CLK
clk => descriptor_pointer_lower_reg[5].CLK
clk => descriptor_pointer_lower_reg[6].CLK
clk => descriptor_pointer_lower_reg[7].CLK
clk => descriptor_pointer_lower_reg[8].CLK
clk => descriptor_pointer_lower_reg[9].CLK
clk => descriptor_pointer_lower_reg[10].CLK
clk => descriptor_pointer_lower_reg[11].CLK
clk => descriptor_pointer_lower_reg[12].CLK
clk => descriptor_pointer_lower_reg[13].CLK
clk => descriptor_pointer_lower_reg[14].CLK
clk => descriptor_pointer_lower_reg[15].CLK
clk => descriptor_pointer_lower_reg[16].CLK
clk => descriptor_pointer_lower_reg[17].CLK
clk => descriptor_pointer_lower_reg[18].CLK
clk => descriptor_pointer_lower_reg[19].CLK
clk => descriptor_pointer_lower_reg[20].CLK
clk => descriptor_pointer_lower_reg[21].CLK
clk => descriptor_pointer_lower_reg[22].CLK
clk => descriptor_pointer_lower_reg[23].CLK
clk => descriptor_pointer_lower_reg[24].CLK
clk => descriptor_pointer_lower_reg[25].CLK
clk => descriptor_pointer_lower_reg[26].CLK
clk => descriptor_pointer_lower_reg[27].CLK
clk => descriptor_pointer_lower_reg[28].CLK
clk => descriptor_pointer_lower_reg[29].CLK
clk => descriptor_pointer_lower_reg[30].CLK
clk => descriptor_pointer_lower_reg[31].CLK
clk => descriptor_read_read_r.CLK
clk => descriptor_pointer_upper_reg[0].CLK
clk => descriptor_pointer_upper_reg[1].CLK
clk => descriptor_pointer_upper_reg[2].CLK
clk => descriptor_pointer_upper_reg[3].CLK
clk => descriptor_pointer_upper_reg[4].CLK
clk => descriptor_pointer_upper_reg[5].CLK
clk => descriptor_pointer_upper_reg[6].CLK
clk => descriptor_pointer_upper_reg[7].CLK
clk => descriptor_pointer_upper_reg[8].CLK
clk => descriptor_pointer_upper_reg[9].CLK
clk => descriptor_pointer_upper_reg[10].CLK
clk => descriptor_pointer_upper_reg[11].CLK
clk => descriptor_pointer_upper_reg[12].CLK
clk => descriptor_pointer_upper_reg[13].CLK
clk => descriptor_pointer_upper_reg[14].CLK
clk => descriptor_pointer_upper_reg[15].CLK
clk => descriptor_pointer_upper_reg[16].CLK
clk => descriptor_pointer_upper_reg[17].CLK
clk => descriptor_pointer_upper_reg[18].CLK
clk => descriptor_pointer_upper_reg[19].CLK
clk => descriptor_pointer_upper_reg[20].CLK
clk => descriptor_pointer_upper_reg[21].CLK
clk => descriptor_pointer_upper_reg[22].CLK
clk => descriptor_pointer_upper_reg[23].CLK
clk => descriptor_pointer_upper_reg[24].CLK
clk => descriptor_pointer_upper_reg[25].CLK
clk => descriptor_pointer_upper_reg[26].CLK
clk => descriptor_pointer_upper_reg[27].CLK
clk => descriptor_pointer_upper_reg[28].CLK
clk => descriptor_pointer_upper_reg[29].CLK
clk => descriptor_pointer_upper_reg[30].CLK
clk => descriptor_pointer_upper_reg[31].CLK
clk => control_reg[0].CLK
clk => control_reg[1].CLK
clk => control_reg[2].CLK
clk => control_reg[3].CLK
clk => control_reg[4].CLK
clk => control_reg[5].CLK
clk => control_reg[6].CLK
clk => control_reg[7].CLK
clk => control_reg[8].CLK
clk => control_reg[9].CLK
clk => control_reg[10].CLK
clk => control_reg[11].CLK
clk => control_reg[12].CLK
clk => control_reg[13].CLK
clk => control_reg[14].CLK
clk => control_reg[15].CLK
clk => control_reg[16].CLK
clk => control_reg[17].CLK
clk => control_reg[18].CLK
clk => control_reg[19].CLK
clk => control_reg[20].CLK
clk => control_reg[21].CLK
clk => control_reg[22].CLK
clk => control_reg[23].CLK
clk => control_reg[24].CLK
clk => control_reg[25].CLK
clk => control_reg[26].CLK
clk => control_reg[27].CLK
clk => control_reg[28].CLK
clk => control_reg[29].CLK
clk => control_reg[30].CLK
clk => control_reg[31].CLK
clk => clear_interrupt.CLK
clk => do_restart.CLK
clk => do_restart_compare.CLK
clk => timeout_counter[0].CLK
clk => timeout_counter[1].CLK
clk => timeout_counter[2].CLK
clk => timeout_counter[3].CLK
clk => timeout_counter[4].CLK
clk => timeout_counter[5].CLK
clk => timeout_counter[6].CLK
clk => timeout_counter[7].CLK
clk => timeout_counter[8].CLK
clk => timeout_counter[9].CLK
clk => timeout_counter[10].CLK
clk => timeout_counter[11].CLK
clk => timeout_counter[12].CLK
clk => timeout_counter[13].CLK
clk => timeout_counter[14].CLK
clk => timeout_counter[15].CLK
clk => delayed_run.CLK
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
command_fifo_empty => busy.IN0
csr_address[0] => Mux0.IN16
csr_address[0] => Mux1.IN16
csr_address[0] => Mux2.IN16
csr_address[0] => Mux3.IN16
csr_address[0] => Mux4.IN16
csr_address[0] => Mux5.IN16
csr_address[0] => Mux6.IN16
csr_address[0] => Mux7.IN16
csr_address[0] => Mux8.IN16
csr_address[0] => Mux9.IN16
csr_address[0] => Mux10.IN16
csr_address[0] => Mux11.IN16
csr_address[0] => Mux12.IN16
csr_address[0] => Mux13.IN16
csr_address[0] => Mux14.IN16
csr_address[0] => Mux15.IN16
csr_address[0] => Mux16.IN16
csr_address[0] => Mux17.IN16
csr_address[0] => Mux18.IN16
csr_address[0] => Mux19.IN16
csr_address[0] => Mux20.IN16
csr_address[0] => Mux21.IN16
csr_address[0] => Mux22.IN16
csr_address[0] => Mux23.IN16
csr_address[0] => Mux24.IN16
csr_address[0] => Mux25.IN16
csr_address[0] => Mux26.IN16
csr_address[0] => Mux27.IN15
csr_address[0] => Mux28.IN15
csr_address[0] => Mux29.IN15
csr_address[0] => Mux30.IN15
csr_address[0] => Mux31.IN15
csr_address[0] => Equal1.IN3
csr_address[0] => Equal2.IN3
csr_address[0] => Equal3.IN3
csr_address[0] => Equal4.IN3
csr_address[1] => Mux0.IN15
csr_address[1] => Mux1.IN15
csr_address[1] => Mux2.IN15
csr_address[1] => Mux3.IN15
csr_address[1] => Mux4.IN15
csr_address[1] => Mux5.IN15
csr_address[1] => Mux6.IN15
csr_address[1] => Mux7.IN15
csr_address[1] => Mux8.IN15
csr_address[1] => Mux9.IN15
csr_address[1] => Mux10.IN15
csr_address[1] => Mux11.IN15
csr_address[1] => Mux12.IN15
csr_address[1] => Mux13.IN15
csr_address[1] => Mux14.IN15
csr_address[1] => Mux15.IN15
csr_address[1] => Mux16.IN15
csr_address[1] => Mux17.IN15
csr_address[1] => Mux18.IN15
csr_address[1] => Mux19.IN15
csr_address[1] => Mux20.IN15
csr_address[1] => Mux21.IN15
csr_address[1] => Mux22.IN15
csr_address[1] => Mux23.IN15
csr_address[1] => Mux24.IN15
csr_address[1] => Mux25.IN15
csr_address[1] => Mux26.IN15
csr_address[1] => Mux27.IN14
csr_address[1] => Mux28.IN14
csr_address[1] => Mux29.IN14
csr_address[1] => Mux30.IN14
csr_address[1] => Mux31.IN14
csr_address[1] => Equal1.IN2
csr_address[1] => Equal2.IN2
csr_address[1] => Equal3.IN2
csr_address[1] => Equal4.IN2
csr_address[2] => Mux0.IN14
csr_address[2] => Mux1.IN14
csr_address[2] => Mux2.IN14
csr_address[2] => Mux3.IN14
csr_address[2] => Mux4.IN14
csr_address[2] => Mux5.IN14
csr_address[2] => Mux6.IN14
csr_address[2] => Mux7.IN14
csr_address[2] => Mux8.IN14
csr_address[2] => Mux9.IN14
csr_address[2] => Mux10.IN14
csr_address[2] => Mux11.IN14
csr_address[2] => Mux12.IN14
csr_address[2] => Mux13.IN14
csr_address[2] => Mux14.IN14
csr_address[2] => Mux15.IN14
csr_address[2] => Mux16.IN14
csr_address[2] => Mux17.IN14
csr_address[2] => Mux18.IN14
csr_address[2] => Mux19.IN14
csr_address[2] => Mux20.IN14
csr_address[2] => Mux21.IN14
csr_address[2] => Mux22.IN14
csr_address[2] => Mux23.IN14
csr_address[2] => Mux24.IN14
csr_address[2] => Mux25.IN14
csr_address[2] => Mux26.IN14
csr_address[2] => Mux27.IN13
csr_address[2] => Mux28.IN13
csr_address[2] => Mux29.IN13
csr_address[2] => Mux30.IN13
csr_address[2] => Mux31.IN13
csr_address[2] => Equal1.IN0
csr_address[2] => Equal2.IN1
csr_address[2] => Equal3.IN1
csr_address[2] => Equal4.IN1
csr_address[3] => Mux0.IN13
csr_address[3] => Mux1.IN13
csr_address[3] => Mux2.IN13
csr_address[3] => Mux3.IN13
csr_address[3] => Mux4.IN13
csr_address[3] => Mux5.IN13
csr_address[3] => Mux6.IN13
csr_address[3] => Mux7.IN13
csr_address[3] => Mux8.IN13
csr_address[3] => Mux9.IN13
csr_address[3] => Mux10.IN13
csr_address[3] => Mux11.IN13
csr_address[3] => Mux12.IN13
csr_address[3] => Mux13.IN13
csr_address[3] => Mux14.IN13
csr_address[3] => Mux15.IN13
csr_address[3] => Mux16.IN13
csr_address[3] => Mux17.IN13
csr_address[3] => Mux18.IN13
csr_address[3] => Mux19.IN13
csr_address[3] => Mux20.IN13
csr_address[3] => Mux21.IN13
csr_address[3] => Mux22.IN13
csr_address[3] => Mux23.IN13
csr_address[3] => Mux24.IN13
csr_address[3] => Mux25.IN13
csr_address[3] => Mux26.IN13
csr_address[3] => Mux27.IN12
csr_address[3] => Mux28.IN12
csr_address[3] => Mux29.IN12
csr_address[3] => Mux30.IN12
csr_address[3] => Mux31.IN12
csr_address[3] => Equal1.IN1
csr_address[3] => Equal2.IN0
csr_address[3] => Equal3.IN0
csr_address[3] => Equal4.IN0
csr_chipselect => control_reg_en.IN1
csr_chipselect => descriptor_pointer_upper_reg_en.IN1
csr_chipselect => descriptor_pointer_lower_reg_en.IN1
csr_chipselect => csr_control.IN0
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_read => csr_readdata[0]~reg0.ENA
csr_write => control_reg_en.IN1
csr_write => descriptor_pointer_upper_reg_en.IN1
csr_write => descriptor_pointer_lower_reg_en.IN1
csr_write => csr_control.IN1
csr_write => delayed_csr_write.DATAIN
csr_writedata[0] => descriptor_pointer_data[0].DATAA
csr_writedata[0] => clear_error.IN1
csr_writedata[0] => control_reg[0].DATAIN
csr_writedata[0] => descriptor_pointer_upper_reg[0].DATAIN
csr_writedata[1] => descriptor_pointer_data[1].DATAA
csr_writedata[1] => clear_eop_encountered.IN1
csr_writedata[1] => control_reg[1].DATAIN
csr_writedata[1] => descriptor_pointer_upper_reg[1].DATAIN
csr_writedata[2] => descriptor_pointer_data[2].DATAA
csr_writedata[2] => clear_descriptor_completed.IN1
csr_writedata[2] => control_reg[2].DATAIN
csr_writedata[2] => descriptor_pointer_upper_reg[2].DATAIN
csr_writedata[3] => descriptor_pointer_data[3].DATAA
csr_writedata[3] => clear_chain_completed.IN1
csr_writedata[3] => control_reg[3].DATAIN
csr_writedata[3] => descriptor_pointer_upper_reg[3].DATAIN
csr_writedata[4] => descriptor_pointer_data[4].DATAA
csr_writedata[4] => control_reg[4].DATAIN
csr_writedata[4] => descriptor_pointer_upper_reg[4].DATAIN
csr_writedata[5] => descriptor_pointer_data[5].DATAA
csr_writedata[5] => clear_run.IN1
csr_writedata[5] => control_reg[5].DATAIN
csr_writedata[5] => descriptor_pointer_upper_reg[5].DATAIN
csr_writedata[6] => descriptor_pointer_data[6].DATAA
csr_writedata[6] => control_reg[6].DATAIN
csr_writedata[6] => descriptor_pointer_upper_reg[6].DATAIN
csr_writedata[7] => descriptor_pointer_data[7].DATAA
csr_writedata[7] => control_reg[7].DATAIN
csr_writedata[7] => descriptor_pointer_upper_reg[7].DATAIN
csr_writedata[8] => descriptor_pointer_data[8].DATAA
csr_writedata[8] => control_reg[8].DATAIN
csr_writedata[8] => descriptor_pointer_upper_reg[8].DATAIN
csr_writedata[9] => descriptor_pointer_data[9].DATAA
csr_writedata[9] => control_reg[9].DATAIN
csr_writedata[9] => descriptor_pointer_upper_reg[9].DATAIN
csr_writedata[10] => descriptor_pointer_data[10].DATAA
csr_writedata[10] => control_reg[10].DATAIN
csr_writedata[10] => descriptor_pointer_upper_reg[10].DATAIN
csr_writedata[11] => descriptor_pointer_data[11].DATAA
csr_writedata[11] => control_reg[11].DATAIN
csr_writedata[11] => descriptor_pointer_upper_reg[11].DATAIN
csr_writedata[12] => descriptor_pointer_data[12].DATAA
csr_writedata[12] => control_reg[12].DATAIN
csr_writedata[12] => descriptor_pointer_upper_reg[12].DATAIN
csr_writedata[13] => descriptor_pointer_data[13].DATAA
csr_writedata[13] => control_reg[13].DATAIN
csr_writedata[13] => descriptor_pointer_upper_reg[13].DATAIN
csr_writedata[14] => descriptor_pointer_data[14].DATAA
csr_writedata[14] => control_reg[14].DATAIN
csr_writedata[14] => descriptor_pointer_upper_reg[14].DATAIN
csr_writedata[15] => descriptor_pointer_data[15].DATAA
csr_writedata[15] => control_reg[15].DATAIN
csr_writedata[15] => descriptor_pointer_upper_reg[15].DATAIN
csr_writedata[16] => descriptor_pointer_data[16].DATAA
csr_writedata[16] => control_reg[16].DATAIN
csr_writedata[16] => descriptor_pointer_upper_reg[16].DATAIN
csr_writedata[17] => descriptor_pointer_data[17].DATAA
csr_writedata[17] => control_reg[17].DATAIN
csr_writedata[17] => descriptor_pointer_upper_reg[17].DATAIN
csr_writedata[18] => descriptor_pointer_data[18].DATAA
csr_writedata[18] => control_reg[18].DATAIN
csr_writedata[18] => descriptor_pointer_upper_reg[18].DATAIN
csr_writedata[19] => descriptor_pointer_data[19].DATAA
csr_writedata[19] => control_reg[19].DATAIN
csr_writedata[19] => descriptor_pointer_upper_reg[19].DATAIN
csr_writedata[20] => descriptor_pointer_data[20].DATAA
csr_writedata[20] => control_reg[20].DATAIN
csr_writedata[20] => descriptor_pointer_upper_reg[20].DATAIN
csr_writedata[21] => descriptor_pointer_data[21].DATAA
csr_writedata[21] => control_reg[21].DATAIN
csr_writedata[21] => descriptor_pointer_upper_reg[21].DATAIN
csr_writedata[22] => descriptor_pointer_data[22].DATAA
csr_writedata[22] => control_reg[22].DATAIN
csr_writedata[22] => descriptor_pointer_upper_reg[22].DATAIN
csr_writedata[23] => descriptor_pointer_data[23].DATAA
csr_writedata[23] => control_reg[23].DATAIN
csr_writedata[23] => descriptor_pointer_upper_reg[23].DATAIN
csr_writedata[24] => descriptor_pointer_data[24].DATAA
csr_writedata[24] => control_reg[24].DATAIN
csr_writedata[24] => descriptor_pointer_upper_reg[24].DATAIN
csr_writedata[25] => descriptor_pointer_data[25].DATAA
csr_writedata[25] => control_reg[25].DATAIN
csr_writedata[25] => descriptor_pointer_upper_reg[25].DATAIN
csr_writedata[26] => descriptor_pointer_data[26].DATAA
csr_writedata[26] => control_reg[26].DATAIN
csr_writedata[26] => descriptor_pointer_upper_reg[26].DATAIN
csr_writedata[27] => descriptor_pointer_data[27].DATAA
csr_writedata[27] => control_reg[27].DATAIN
csr_writedata[27] => descriptor_pointer_upper_reg[27].DATAIN
csr_writedata[28] => descriptor_pointer_data[28].DATAA
csr_writedata[28] => control_reg[28].DATAIN
csr_writedata[28] => descriptor_pointer_upper_reg[28].DATAIN
csr_writedata[29] => descriptor_pointer_data[29].DATAA
csr_writedata[29] => control_reg[29].DATAIN
csr_writedata[29] => descriptor_pointer_upper_reg[29].DATAIN
csr_writedata[30] => descriptor_pointer_data[30].DATAA
csr_writedata[30] => control_reg[30].DATAIN
csr_writedata[30] => descriptor_pointer_upper_reg[30].DATAIN
csr_writedata[31] => clear_interrupt.DATAB
csr_writedata[31] => descriptor_pointer_data[31].DATAA
csr_writedata[31] => descriptor_pointer_upper_reg[31].DATAIN
desc_address_fifo_empty => busy.IN1
descriptor_read_address[0] => descriptor_pointer_data[0].DATAB
descriptor_read_address[1] => descriptor_pointer_data[1].DATAB
descriptor_read_address[2] => descriptor_pointer_data[2].DATAB
descriptor_read_address[3] => descriptor_pointer_data[3].DATAB
descriptor_read_address[4] => descriptor_pointer_data[4].DATAB
descriptor_read_address[5] => descriptor_pointer_data[5].DATAB
descriptor_read_address[6] => descriptor_pointer_data[6].DATAB
descriptor_read_address[7] => descriptor_pointer_data[7].DATAB
descriptor_read_address[8] => descriptor_pointer_data[8].DATAB
descriptor_read_address[9] => descriptor_pointer_data[9].DATAB
descriptor_read_address[10] => descriptor_pointer_data[10].DATAB
descriptor_read_address[11] => descriptor_pointer_data[11].DATAB
descriptor_read_address[12] => descriptor_pointer_data[12].DATAB
descriptor_read_address[13] => descriptor_pointer_data[13].DATAB
descriptor_read_address[14] => descriptor_pointer_data[14].DATAB
descriptor_read_address[15] => descriptor_pointer_data[15].DATAB
descriptor_read_address[16] => descriptor_pointer_data[16].DATAB
descriptor_read_address[17] => descriptor_pointer_data[17].DATAB
descriptor_read_address[18] => descriptor_pointer_data[18].DATAB
descriptor_read_address[19] => descriptor_pointer_data[19].DATAB
descriptor_read_address[20] => descriptor_pointer_data[20].DATAB
descriptor_read_address[21] => descriptor_pointer_data[21].DATAB
descriptor_read_address[22] => descriptor_pointer_data[22].DATAB
descriptor_read_address[23] => descriptor_pointer_data[23].DATAB
descriptor_read_address[24] => descriptor_pointer_data[24].DATAB
descriptor_read_address[25] => descriptor_pointer_data[25].DATAB
descriptor_read_address[26] => descriptor_pointer_data[26].DATAB
descriptor_read_address[27] => descriptor_pointer_data[27].DATAB
descriptor_read_address[28] => descriptor_pointer_data[28].DATAB
descriptor_read_address[29] => descriptor_pointer_data[29].DATAB
descriptor_read_address[30] => descriptor_pointer_data[30].DATAB
descriptor_read_address[31] => descriptor_pointer_data[31].DATAB
descriptor_read_read => descriptor_read_read_rising.IN1
descriptor_read_read => descriptor_read_read_r.DATAIN
descriptor_write_busy => busy.IN1
descriptor_write_write => always20.IN1
descriptor_write_write => delayed_descriptor_write_write.DATAIN
descriptor_write_write => descriptor_write_write_fall.IN1
descriptor_write_write => can_have_new_chain_complete.DATAIN
owned_by_hw => busy.IN1
owned_by_hw => always11.IN1
reset_n => csr_readdata[0]~reg0.ACLR
reset_n => csr_readdata[1]~reg0.ACLR
reset_n => csr_readdata[2]~reg0.ACLR
reset_n => csr_readdata[3]~reg0.ACLR
reset_n => csr_readdata[4]~reg0.ACLR
reset_n => csr_readdata[5]~reg0.ACLR
reset_n => csr_readdata[6]~reg0.ACLR
reset_n => csr_readdata[7]~reg0.ACLR
reset_n => csr_readdata[8]~reg0.ACLR
reset_n => csr_readdata[9]~reg0.ACLR
reset_n => csr_readdata[10]~reg0.ACLR
reset_n => csr_readdata[11]~reg0.ACLR
reset_n => csr_readdata[12]~reg0.ACLR
reset_n => csr_readdata[13]~reg0.ACLR
reset_n => csr_readdata[14]~reg0.ACLR
reset_n => csr_readdata[15]~reg0.ACLR
reset_n => csr_readdata[16]~reg0.ACLR
reset_n => csr_readdata[17]~reg0.ACLR
reset_n => csr_readdata[18]~reg0.ACLR
reset_n => csr_readdata[19]~reg0.ACLR
reset_n => csr_readdata[20]~reg0.ACLR
reset_n => csr_readdata[21]~reg0.ACLR
reset_n => csr_readdata[22]~reg0.ACLR
reset_n => csr_readdata[23]~reg0.ACLR
reset_n => csr_readdata[24]~reg0.ACLR
reset_n => csr_readdata[25]~reg0.ACLR
reset_n => csr_readdata[26]~reg0.ACLR
reset_n => csr_readdata[27]~reg0.ACLR
reset_n => csr_readdata[28]~reg0.ACLR
reset_n => csr_readdata[29]~reg0.ACLR
reset_n => csr_readdata[30]~reg0.ACLR
reset_n => csr_readdata[31]~reg0.ACLR
reset_n => csr_irq~reg0.ACLR
reset_n => descriptor_pointer_lower_reg[0].ACLR
reset_n => descriptor_pointer_lower_reg[1].ACLR
reset_n => descriptor_pointer_lower_reg[2].ACLR
reset_n => descriptor_pointer_lower_reg[3].ACLR
reset_n => descriptor_pointer_lower_reg[4].ACLR
reset_n => descriptor_pointer_lower_reg[5].ACLR
reset_n => descriptor_pointer_lower_reg[6].ACLR
reset_n => descriptor_pointer_lower_reg[7].ACLR
reset_n => descriptor_pointer_lower_reg[8].ACLR
reset_n => descriptor_pointer_lower_reg[9].ACLR
reset_n => descriptor_pointer_lower_reg[10].ACLR
reset_n => descriptor_pointer_lower_reg[11].ACLR
reset_n => descriptor_pointer_lower_reg[12].ACLR
reset_n => descriptor_pointer_lower_reg[13].ACLR
reset_n => descriptor_pointer_lower_reg[14].ACLR
reset_n => descriptor_pointer_lower_reg[15].ACLR
reset_n => descriptor_pointer_lower_reg[16].ACLR
reset_n => descriptor_pointer_lower_reg[17].ACLR
reset_n => descriptor_pointer_lower_reg[18].ACLR
reset_n => descriptor_pointer_lower_reg[19].ACLR
reset_n => descriptor_pointer_lower_reg[20].ACLR
reset_n => descriptor_pointer_lower_reg[21].ACLR
reset_n => descriptor_pointer_lower_reg[22].ACLR
reset_n => descriptor_pointer_lower_reg[23].ACLR
reset_n => descriptor_pointer_lower_reg[24].ACLR
reset_n => descriptor_pointer_lower_reg[25].ACLR
reset_n => descriptor_pointer_lower_reg[26].ACLR
reset_n => descriptor_pointer_lower_reg[27].ACLR
reset_n => descriptor_pointer_lower_reg[28].ACLR
reset_n => descriptor_pointer_lower_reg[29].ACLR
reset_n => descriptor_pointer_lower_reg[30].ACLR
reset_n => descriptor_pointer_lower_reg[31].ACLR
reset_n => descriptor_pointer_upper_reg[0].ACLR
reset_n => descriptor_pointer_upper_reg[1].ACLR
reset_n => descriptor_pointer_upper_reg[2].ACLR
reset_n => descriptor_pointer_upper_reg[3].ACLR
reset_n => descriptor_pointer_upper_reg[4].ACLR
reset_n => descriptor_pointer_upper_reg[5].ACLR
reset_n => descriptor_pointer_upper_reg[6].ACLR
reset_n => descriptor_pointer_upper_reg[7].ACLR
reset_n => descriptor_pointer_upper_reg[8].ACLR
reset_n => descriptor_pointer_upper_reg[9].ACLR
reset_n => descriptor_pointer_upper_reg[10].ACLR
reset_n => descriptor_pointer_upper_reg[11].ACLR
reset_n => descriptor_pointer_upper_reg[12].ACLR
reset_n => descriptor_pointer_upper_reg[13].ACLR
reset_n => descriptor_pointer_upper_reg[14].ACLR
reset_n => descriptor_pointer_upper_reg[15].ACLR
reset_n => descriptor_pointer_upper_reg[16].ACLR
reset_n => descriptor_pointer_upper_reg[17].ACLR
reset_n => descriptor_pointer_upper_reg[18].ACLR
reset_n => descriptor_pointer_upper_reg[19].ACLR
reset_n => descriptor_pointer_upper_reg[20].ACLR
reset_n => descriptor_pointer_upper_reg[21].ACLR
reset_n => descriptor_pointer_upper_reg[22].ACLR
reset_n => descriptor_pointer_upper_reg[23].ACLR
reset_n => descriptor_pointer_upper_reg[24].ACLR
reset_n => descriptor_pointer_upper_reg[25].ACLR
reset_n => descriptor_pointer_upper_reg[26].ACLR
reset_n => descriptor_pointer_upper_reg[27].ACLR
reset_n => descriptor_pointer_upper_reg[28].ACLR
reset_n => descriptor_pointer_upper_reg[29].ACLR
reset_n => descriptor_pointer_upper_reg[30].ACLR
reset_n => descriptor_pointer_upper_reg[31].ACLR
reset_n => control_reg[0].ACLR
reset_n => control_reg[1].ACLR
reset_n => control_reg[2].ACLR
reset_n => control_reg[3].ACLR
reset_n => control_reg[4].ACLR
reset_n => control_reg[5].ACLR
reset_n => control_reg[6].ACLR
reset_n => control_reg[7].ACLR
reset_n => control_reg[8].ACLR
reset_n => control_reg[9].ACLR
reset_n => control_reg[10].ACLR
reset_n => control_reg[11].ACLR
reset_n => control_reg[12].ACLR
reset_n => control_reg[13].ACLR
reset_n => control_reg[14].ACLR
reset_n => control_reg[15].ACLR
reset_n => control_reg[16].ACLR
reset_n => control_reg[17].ACLR
reset_n => control_reg[18].ACLR
reset_n => control_reg[19].ACLR
reset_n => control_reg[20].ACLR
reset_n => control_reg[21].ACLR
reset_n => control_reg[22].ACLR
reset_n => control_reg[23].ACLR
reset_n => control_reg[24].ACLR
reset_n => control_reg[25].ACLR
reset_n => control_reg[26].ACLR
reset_n => control_reg[27].ACLR
reset_n => control_reg[28].ACLR
reset_n => control_reg[29].ACLR
reset_n => control_reg[30].ACLR
reset_n => control_reg[31].ACLR
reset_n => delayed_run.ACLR
reset_n => timeout_counter[0].ACLR
reset_n => timeout_counter[1].ACLR
reset_n => timeout_counter[2].ACLR
reset_n => timeout_counter[3].ACLR
reset_n => timeout_counter[4].ACLR
reset_n => timeout_counter[5].ACLR
reset_n => timeout_counter[6].ACLR
reset_n => timeout_counter[7].ACLR
reset_n => timeout_counter[8].ACLR
reset_n => timeout_counter[9].ACLR
reset_n => timeout_counter[10].ACLR
reset_n => timeout_counter[11].ACLR
reset_n => timeout_counter[12].ACLR
reset_n => timeout_counter[13].ACLR
reset_n => timeout_counter[14].ACLR
reset_n => timeout_counter[15].ACLR
reset_n => do_restart_compare.ACLR
reset_n => do_restart.ACLR
reset_n => clear_interrupt.ACLR
reset_n => descriptor_read_read_r.ACLR
reset_n => busy.ACLR
reset_n => chain_completed.ACLR
reset_n => chain_completed_int.ACLR
reset_n => delayed_csr_write.ACLR
reset_n => descriptor_completed.ACLR
reset_n => error.ACLR
reset_n => delayed_eop_encountered.ACLR
reset_n => delayed_descriptor_write_write.ACLR
reset_n => eop_encountered.ACLR
reset_n => delayed_chain_completed_int.ACLR
reset_n => can_have_new_chain_complete.ACLR
reset_n => descriptor_counter[0].ACLR
reset_n => descriptor_counter[1].ACLR
reset_n => descriptor_counter[2].ACLR
reset_n => descriptor_counter[3].ACLR
reset_n => descriptor_counter[4].ACLR
reset_n => descriptor_counter[5].ACLR
reset_n => descriptor_counter[6].ACLR
reset_n => descriptor_counter[7].ACLR
reset_n => delayed_descriptor_counter[0].ACLR
reset_n => delayed_descriptor_counter[1].ACLR
reset_n => delayed_descriptor_counter[2].ACLR
reset_n => delayed_descriptor_counter[3].ACLR
reset_n => delayed_descriptor_counter[4].ACLR
reset_n => delayed_descriptor_counter[5].ACLR
reset_n => delayed_descriptor_counter[6].ACLR
reset_n => delayed_descriptor_counter[7].ACLR
status_token_fifo_empty => busy.IN1
status_token_fifo_rdreq => descriptor_counter[7].ENA
status_token_fifo_rdreq => descriptor_counter[6].ENA
status_token_fifo_rdreq => descriptor_counter[5].ENA
status_token_fifo_rdreq => descriptor_counter[4].ENA
status_token_fifo_rdreq => descriptor_counter[3].ENA
status_token_fifo_rdreq => descriptor_counter[2].ENA
status_token_fifo_rdreq => descriptor_counter[1].ENA
status_token_fifo_rdreq => descriptor_counter[0].ENA
t_eop => always18.IN1
write_go => busy.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx
clk => clk.IN1
command_fifo_full => fifos_not_full.IN0
controlbitsfifo_rdreq => controlbitsfifo_rdreq.IN1
desc_address_fifo_full => fifos_not_full.IN1
descriptor_pointer_lower_reg_out[0] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[0] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[1] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[1] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[2] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[2] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[3] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[3] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[4] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[4] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[5] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[5] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[6] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[6] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[7] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[7] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[8] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[8] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[9] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[9] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[10] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[10] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[11] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[11] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[12] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[12] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[13] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[13] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[14] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[14] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[15] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[15] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[16] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[16] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[17] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[17] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[18] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[18] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[19] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[19] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[20] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[20] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[21] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[21] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[22] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[22] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[23] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[23] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[24] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[24] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[25] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[25] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[26] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[26] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[27] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[27] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[28] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[28] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[29] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[29] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[30] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[30] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[31] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[31] => desc_reg.DATAB
descriptor_pointer_upper_reg_out[0] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[1] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[2] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[3] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[4] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[5] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[6] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[7] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[8] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[9] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[10] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[11] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[12] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[13] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[14] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[15] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[16] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[17] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[18] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[19] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[20] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[21] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[22] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[23] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[24] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[25] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[26] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[27] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[28] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[29] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[30] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[31] => ~NO_FANOUT~
descriptor_read_readdata[0] => desc_assembler[224].DATAIN
descriptor_read_readdata[1] => desc_assembler[225].DATAIN
descriptor_read_readdata[2] => desc_assembler[226].DATAIN
descriptor_read_readdata[3] => desc_assembler[227].DATAIN
descriptor_read_readdata[4] => desc_assembler[228].DATAIN
descriptor_read_readdata[5] => desc_assembler[229].DATAIN
descriptor_read_readdata[6] => desc_assembler[230].DATAIN
descriptor_read_readdata[7] => desc_assembler[231].DATAIN
descriptor_read_readdata[8] => desc_assembler[232].DATAIN
descriptor_read_readdata[9] => desc_assembler[233].DATAIN
descriptor_read_readdata[10] => desc_assembler[234].DATAIN
descriptor_read_readdata[11] => desc_assembler[235].DATAIN
descriptor_read_readdata[12] => desc_assembler[236].DATAIN
descriptor_read_readdata[13] => desc_assembler[237].DATAIN
descriptor_read_readdata[14] => desc_assembler[238].DATAIN
descriptor_read_readdata[15] => desc_assembler[239].DATAIN
descriptor_read_readdata[16] => desc_assembler[240].DATAIN
descriptor_read_readdata[17] => desc_assembler[241].DATAIN
descriptor_read_readdata[18] => desc_assembler[242].DATAIN
descriptor_read_readdata[19] => desc_assembler[243].DATAIN
descriptor_read_readdata[20] => desc_assembler[244].DATAIN
descriptor_read_readdata[21] => desc_assembler[245].DATAIN
descriptor_read_readdata[22] => desc_assembler[246].DATAIN
descriptor_read_readdata[23] => desc_assembler[247].DATAIN
descriptor_read_readdata[24] => desc_assembler[248].DATAIN
descriptor_read_readdata[25] => desc_assembler[249].DATAIN
descriptor_read_readdata[26] => desc_assembler[250].DATAIN
descriptor_read_readdata[27] => desc_assembler[251].DATAIN
descriptor_read_readdata[28] => desc_assembler[252].DATAIN
descriptor_read_readdata[29] => desc_assembler[253].DATAIN
descriptor_read_readdata[30] => desc_assembler[254].DATAIN
descriptor_read_readdata[31] => desc_assembler[255].DATAIN
descriptor_read_readdatavalid => received_desc_counter.OUTPUTSELECT
descriptor_read_readdatavalid => received_desc_counter.OUTPUTSELECT
descriptor_read_readdatavalid => received_desc_counter.OUTPUTSELECT
descriptor_read_readdatavalid => received_desc_counter.OUTPUTSELECT
descriptor_read_readdatavalid => desc_assembler[255].ENA
descriptor_read_readdatavalid => desc_assembler[254].ENA
descriptor_read_readdatavalid => desc_assembler[253].ENA
descriptor_read_readdatavalid => desc_assembler[252].ENA
descriptor_read_readdatavalid => desc_assembler[251].ENA
descriptor_read_readdatavalid => desc_assembler[250].ENA
descriptor_read_readdatavalid => desc_assembler[249].ENA
descriptor_read_readdatavalid => desc_assembler[248].ENA
descriptor_read_readdatavalid => desc_assembler[247].ENA
descriptor_read_readdatavalid => desc_assembler[246].ENA
descriptor_read_readdatavalid => desc_assembler[245].ENA
descriptor_read_readdatavalid => desc_assembler[244].ENA
descriptor_read_readdatavalid => desc_assembler[243].ENA
descriptor_read_readdatavalid => desc_assembler[242].ENA
descriptor_read_readdatavalid => desc_assembler[241].ENA
descriptor_read_readdatavalid => desc_assembler[240].ENA
descriptor_read_readdatavalid => desc_assembler[239].ENA
descriptor_read_readdatavalid => desc_assembler[238].ENA
descriptor_read_readdatavalid => desc_assembler[237].ENA
descriptor_read_readdatavalid => desc_assembler[236].ENA
descriptor_read_readdatavalid => desc_assembler[235].ENA
descriptor_read_readdatavalid => desc_assembler[234].ENA
descriptor_read_readdatavalid => desc_assembler[233].ENA
descriptor_read_readdatavalid => desc_assembler[232].ENA
descriptor_read_readdatavalid => desc_assembler[231].ENA
descriptor_read_readdatavalid => desc_assembler[230].ENA
descriptor_read_readdatavalid => desc_assembler[229].ENA
descriptor_read_readdatavalid => desc_assembler[228].ENA
descriptor_read_readdatavalid => desc_assembler[227].ENA
descriptor_read_readdatavalid => desc_assembler[226].ENA
descriptor_read_readdatavalid => desc_assembler[225].ENA
descriptor_read_readdatavalid => desc_assembler[224].ENA
descriptor_read_readdatavalid => desc_assembler[223].ENA
descriptor_read_readdatavalid => desc_assembler[222].ENA
descriptor_read_readdatavalid => desc_assembler[221].ENA
descriptor_read_readdatavalid => desc_assembler[220].ENA
descriptor_read_readdatavalid => desc_assembler[219].ENA
descriptor_read_readdatavalid => desc_assembler[218].ENA
descriptor_read_readdatavalid => desc_assembler[217].ENA
descriptor_read_readdatavalid => desc_assembler[216].ENA
descriptor_read_readdatavalid => desc_assembler[215].ENA
descriptor_read_readdatavalid => desc_assembler[214].ENA
descriptor_read_readdatavalid => desc_assembler[213].ENA
descriptor_read_readdatavalid => desc_assembler[212].ENA
descriptor_read_readdatavalid => desc_assembler[211].ENA
descriptor_read_readdatavalid => desc_assembler[210].ENA
descriptor_read_readdatavalid => desc_assembler[209].ENA
descriptor_read_readdatavalid => desc_assembler[208].ENA
descriptor_read_readdatavalid => desc_assembler[207].ENA
descriptor_read_readdatavalid => desc_assembler[206].ENA
descriptor_read_readdatavalid => desc_assembler[205].ENA
descriptor_read_readdatavalid => desc_assembler[204].ENA
descriptor_read_readdatavalid => desc_assembler[203].ENA
descriptor_read_readdatavalid => desc_assembler[202].ENA
descriptor_read_readdatavalid => desc_assembler[201].ENA
descriptor_read_readdatavalid => desc_assembler[200].ENA
descriptor_read_readdatavalid => desc_assembler[199].ENA
descriptor_read_readdatavalid => desc_assembler[198].ENA
descriptor_read_readdatavalid => desc_assembler[197].ENA
descriptor_read_readdatavalid => desc_assembler[196].ENA
descriptor_read_readdatavalid => desc_assembler[195].ENA
descriptor_read_readdatavalid => desc_assembler[194].ENA
descriptor_read_readdatavalid => desc_assembler[193].ENA
descriptor_read_readdatavalid => desc_assembler[192].ENA
descriptor_read_readdatavalid => desc_assembler[191].ENA
descriptor_read_readdatavalid => desc_assembler[190].ENA
descriptor_read_readdatavalid => desc_assembler[189].ENA
descriptor_read_readdatavalid => desc_assembler[188].ENA
descriptor_read_readdatavalid => desc_assembler[187].ENA
descriptor_read_readdatavalid => desc_assembler[186].ENA
descriptor_read_readdatavalid => desc_assembler[185].ENA
descriptor_read_readdatavalid => desc_assembler[184].ENA
descriptor_read_readdatavalid => desc_assembler[183].ENA
descriptor_read_readdatavalid => desc_assembler[182].ENA
descriptor_read_readdatavalid => desc_assembler[181].ENA
descriptor_read_readdatavalid => desc_assembler[180].ENA
descriptor_read_readdatavalid => desc_assembler[179].ENA
descriptor_read_readdatavalid => desc_assembler[178].ENA
descriptor_read_readdatavalid => desc_assembler[177].ENA
descriptor_read_readdatavalid => desc_assembler[176].ENA
descriptor_read_readdatavalid => desc_assembler[175].ENA
descriptor_read_readdatavalid => desc_assembler[174].ENA
descriptor_read_readdatavalid => desc_assembler[173].ENA
descriptor_read_readdatavalid => desc_assembler[172].ENA
descriptor_read_readdatavalid => desc_assembler[171].ENA
descriptor_read_readdatavalid => desc_assembler[170].ENA
descriptor_read_readdatavalid => desc_assembler[169].ENA
descriptor_read_readdatavalid => desc_assembler[168].ENA
descriptor_read_readdatavalid => desc_assembler[167].ENA
descriptor_read_readdatavalid => desc_assembler[166].ENA
descriptor_read_readdatavalid => desc_assembler[165].ENA
descriptor_read_readdatavalid => desc_assembler[164].ENA
descriptor_read_readdatavalid => desc_assembler[163].ENA
descriptor_read_readdatavalid => desc_assembler[162].ENA
descriptor_read_readdatavalid => desc_assembler[161].ENA
descriptor_read_readdatavalid => desc_assembler[160].ENA
descriptor_read_readdatavalid => desc_assembler[159].ENA
descriptor_read_readdatavalid => desc_assembler[158].ENA
descriptor_read_readdatavalid => desc_assembler[157].ENA
descriptor_read_readdatavalid => desc_assembler[156].ENA
descriptor_read_readdatavalid => desc_assembler[155].ENA
descriptor_read_readdatavalid => desc_assembler[154].ENA
descriptor_read_readdatavalid => desc_assembler[153].ENA
descriptor_read_readdatavalid => desc_assembler[152].ENA
descriptor_read_readdatavalid => desc_assembler[151].ENA
descriptor_read_readdatavalid => desc_assembler[150].ENA
descriptor_read_readdatavalid => desc_assembler[149].ENA
descriptor_read_readdatavalid => desc_assembler[148].ENA
descriptor_read_readdatavalid => desc_assembler[147].ENA
descriptor_read_readdatavalid => desc_assembler[146].ENA
descriptor_read_readdatavalid => desc_assembler[145].ENA
descriptor_read_readdatavalid => desc_assembler[144].ENA
descriptor_read_readdatavalid => desc_assembler[143].ENA
descriptor_read_readdatavalid => desc_assembler[142].ENA
descriptor_read_readdatavalid => desc_assembler[141].ENA
descriptor_read_readdatavalid => desc_assembler[140].ENA
descriptor_read_readdatavalid => desc_assembler[139].ENA
descriptor_read_readdatavalid => desc_assembler[138].ENA
descriptor_read_readdatavalid => desc_assembler[137].ENA
descriptor_read_readdatavalid => desc_assembler[136].ENA
descriptor_read_readdatavalid => desc_assembler[135].ENA
descriptor_read_readdatavalid => desc_assembler[134].ENA
descriptor_read_readdatavalid => desc_assembler[133].ENA
descriptor_read_readdatavalid => desc_assembler[132].ENA
descriptor_read_readdatavalid => desc_assembler[131].ENA
descriptor_read_readdatavalid => desc_assembler[130].ENA
descriptor_read_readdatavalid => desc_assembler[129].ENA
descriptor_read_readdatavalid => desc_assembler[128].ENA
descriptor_read_readdatavalid => desc_assembler[127].ENA
descriptor_read_readdatavalid => desc_assembler[126].ENA
descriptor_read_readdatavalid => desc_assembler[125].ENA
descriptor_read_readdatavalid => desc_assembler[124].ENA
descriptor_read_readdatavalid => desc_assembler[123].ENA
descriptor_read_readdatavalid => desc_assembler[122].ENA
descriptor_read_readdatavalid => desc_assembler[121].ENA
descriptor_read_readdatavalid => desc_assembler[120].ENA
descriptor_read_readdatavalid => desc_assembler[119].ENA
descriptor_read_readdatavalid => desc_assembler[118].ENA
descriptor_read_readdatavalid => desc_assembler[117].ENA
descriptor_read_readdatavalid => desc_assembler[116].ENA
descriptor_read_readdatavalid => desc_assembler[115].ENA
descriptor_read_readdatavalid => desc_assembler[114].ENA
descriptor_read_readdatavalid => desc_assembler[113].ENA
descriptor_read_readdatavalid => desc_assembler[112].ENA
descriptor_read_readdatavalid => desc_assembler[111].ENA
descriptor_read_readdatavalid => desc_assembler[110].ENA
descriptor_read_readdatavalid => desc_assembler[109].ENA
descriptor_read_readdatavalid => desc_assembler[108].ENA
descriptor_read_readdatavalid => desc_assembler[107].ENA
descriptor_read_readdatavalid => desc_assembler[106].ENA
descriptor_read_readdatavalid => desc_assembler[105].ENA
descriptor_read_readdatavalid => desc_assembler[104].ENA
descriptor_read_readdatavalid => desc_assembler[103].ENA
descriptor_read_readdatavalid => desc_assembler[102].ENA
descriptor_read_readdatavalid => desc_assembler[101].ENA
descriptor_read_readdatavalid => desc_assembler[100].ENA
descriptor_read_readdatavalid => desc_assembler[99].ENA
descriptor_read_readdatavalid => desc_assembler[98].ENA
descriptor_read_readdatavalid => desc_assembler[97].ENA
descriptor_read_readdatavalid => desc_assembler[96].ENA
descriptor_read_readdatavalid => desc_assembler[95].ENA
descriptor_read_readdatavalid => desc_assembler[94].ENA
descriptor_read_readdatavalid => desc_assembler[93].ENA
descriptor_read_readdatavalid => desc_assembler[92].ENA
descriptor_read_readdatavalid => desc_assembler[91].ENA
descriptor_read_readdatavalid => desc_assembler[90].ENA
descriptor_read_readdatavalid => desc_assembler[89].ENA
descriptor_read_readdatavalid => desc_assembler[88].ENA
descriptor_read_readdatavalid => desc_assembler[87].ENA
descriptor_read_readdatavalid => desc_assembler[86].ENA
descriptor_read_readdatavalid => desc_assembler[85].ENA
descriptor_read_readdatavalid => desc_assembler[84].ENA
descriptor_read_readdatavalid => desc_assembler[83].ENA
descriptor_read_readdatavalid => desc_assembler[82].ENA
descriptor_read_readdatavalid => desc_assembler[81].ENA
descriptor_read_readdatavalid => desc_assembler[80].ENA
descriptor_read_readdatavalid => desc_assembler[79].ENA
descriptor_read_readdatavalid => desc_assembler[78].ENA
descriptor_read_readdatavalid => desc_assembler[77].ENA
descriptor_read_readdatavalid => desc_assembler[76].ENA
descriptor_read_readdatavalid => desc_assembler[75].ENA
descriptor_read_readdatavalid => desc_assembler[74].ENA
descriptor_read_readdatavalid => desc_assembler[73].ENA
descriptor_read_readdatavalid => desc_assembler[72].ENA
descriptor_read_readdatavalid => desc_assembler[71].ENA
descriptor_read_readdatavalid => desc_assembler[70].ENA
descriptor_read_readdatavalid => desc_assembler[69].ENA
descriptor_read_readdatavalid => desc_assembler[68].ENA
descriptor_read_readdatavalid => desc_assembler[67].ENA
descriptor_read_readdatavalid => desc_assembler[66].ENA
descriptor_read_readdatavalid => desc_assembler[65].ENA
descriptor_read_readdatavalid => desc_assembler[64].ENA
descriptor_read_readdatavalid => desc_assembler[63].ENA
descriptor_read_readdatavalid => desc_assembler[62].ENA
descriptor_read_readdatavalid => desc_assembler[61].ENA
descriptor_read_readdatavalid => desc_assembler[60].ENA
descriptor_read_readdatavalid => desc_assembler[59].ENA
descriptor_read_readdatavalid => desc_assembler[58].ENA
descriptor_read_readdatavalid => desc_assembler[57].ENA
descriptor_read_readdatavalid => desc_assembler[56].ENA
descriptor_read_readdatavalid => desc_assembler[55].ENA
descriptor_read_readdatavalid => desc_assembler[54].ENA
descriptor_read_readdatavalid => desc_assembler[53].ENA
descriptor_read_readdatavalid => desc_assembler[52].ENA
descriptor_read_readdatavalid => desc_assembler[51].ENA
descriptor_read_readdatavalid => desc_assembler[50].ENA
descriptor_read_readdatavalid => desc_assembler[49].ENA
descriptor_read_readdatavalid => desc_assembler[48].ENA
descriptor_read_readdatavalid => desc_assembler[47].ENA
descriptor_read_readdatavalid => desc_assembler[46].ENA
descriptor_read_readdatavalid => desc_assembler[45].ENA
descriptor_read_readdatavalid => desc_assembler[44].ENA
descriptor_read_readdatavalid => desc_assembler[43].ENA
descriptor_read_readdatavalid => desc_assembler[42].ENA
descriptor_read_readdatavalid => desc_assembler[41].ENA
descriptor_read_readdatavalid => desc_assembler[40].ENA
descriptor_read_readdatavalid => desc_assembler[39].ENA
descriptor_read_readdatavalid => desc_assembler[38].ENA
descriptor_read_readdatavalid => desc_assembler[37].ENA
descriptor_read_readdatavalid => desc_assembler[36].ENA
descriptor_read_readdatavalid => desc_assembler[35].ENA
descriptor_read_readdatavalid => desc_assembler[34].ENA
descriptor_read_readdatavalid => desc_assembler[33].ENA
descriptor_read_readdatavalid => desc_assembler[32].ENA
descriptor_read_readdatavalid => desc_assembler[31].ENA
descriptor_read_readdatavalid => desc_assembler[30].ENA
descriptor_read_readdatavalid => desc_assembler[29].ENA
descriptor_read_readdatavalid => desc_assembler[28].ENA
descriptor_read_readdatavalid => desc_assembler[27].ENA
descriptor_read_readdatavalid => desc_assembler[26].ENA
descriptor_read_readdatavalid => desc_assembler[25].ENA
descriptor_read_readdatavalid => desc_assembler[24].ENA
descriptor_read_readdatavalid => desc_assembler[23].ENA
descriptor_read_readdatavalid => desc_assembler[22].ENA
descriptor_read_readdatavalid => desc_assembler[21].ENA
descriptor_read_readdatavalid => desc_assembler[20].ENA
descriptor_read_readdatavalid => desc_assembler[19].ENA
descriptor_read_readdatavalid => desc_assembler[18].ENA
descriptor_read_readdatavalid => desc_assembler[17].ENA
descriptor_read_readdatavalid => desc_assembler[16].ENA
descriptor_read_readdatavalid => desc_assembler[15].ENA
descriptor_read_readdatavalid => desc_assembler[14].ENA
descriptor_read_readdatavalid => desc_assembler[13].ENA
descriptor_read_readdatavalid => desc_assembler[12].ENA
descriptor_read_readdatavalid => desc_assembler[11].ENA
descriptor_read_readdatavalid => desc_assembler[10].ENA
descriptor_read_readdatavalid => desc_assembler[9].ENA
descriptor_read_readdatavalid => desc_assembler[8].ENA
descriptor_read_readdatavalid => desc_assembler[7].ENA
descriptor_read_readdatavalid => desc_assembler[6].ENA
descriptor_read_readdatavalid => desc_assembler[5].ENA
descriptor_read_readdatavalid => desc_assembler[4].ENA
descriptor_read_readdatavalid => desc_assembler[3].ENA
descriptor_read_readdatavalid => desc_assembler[2].ENA
descriptor_read_readdatavalid => desc_assembler[1].ENA
descriptor_read_readdatavalid => desc_assembler[0].ENA
descriptor_read_waitrequest => posted_desc_counter.IN1
descriptor_read_waitrequest => desc_read_start.ENA
descriptor_read_waitrequest => descriptor_read_read~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[31]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[30]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[29]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[28]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[27]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[26]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[25]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[24]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[23]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[22]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[21]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[20]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[19]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[18]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[17]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[16]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[15]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[14]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[13]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[12]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[11]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[10]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[9]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[8]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[7]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[6]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[5]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[4]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[3]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[2]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[1]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[0]~reg0.ENA
pollen_clear_run => always10.IN1
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
reset => reset.IN1
reset_n => desc_assembler[0].ACLR
reset_n => desc_assembler[1].ACLR
reset_n => desc_assembler[2].ACLR
reset_n => desc_assembler[3].ACLR
reset_n => desc_assembler[4].ACLR
reset_n => desc_assembler[5].ACLR
reset_n => desc_assembler[6].ACLR
reset_n => desc_assembler[7].ACLR
reset_n => desc_assembler[8].ACLR
reset_n => desc_assembler[9].ACLR
reset_n => desc_assembler[10].ACLR
reset_n => desc_assembler[11].ACLR
reset_n => desc_assembler[12].ACLR
reset_n => desc_assembler[13].ACLR
reset_n => desc_assembler[14].ACLR
reset_n => desc_assembler[15].ACLR
reset_n => desc_assembler[16].ACLR
reset_n => desc_assembler[17].ACLR
reset_n => desc_assembler[18].ACLR
reset_n => desc_assembler[19].ACLR
reset_n => desc_assembler[20].ACLR
reset_n => desc_assembler[21].ACLR
reset_n => desc_assembler[22].ACLR
reset_n => desc_assembler[23].ACLR
reset_n => desc_assembler[24].ACLR
reset_n => desc_assembler[25].ACLR
reset_n => desc_assembler[26].ACLR
reset_n => desc_assembler[27].ACLR
reset_n => desc_assembler[28].ACLR
reset_n => desc_assembler[29].ACLR
reset_n => desc_assembler[30].ACLR
reset_n => desc_assembler[31].ACLR
reset_n => desc_assembler[32].ACLR
reset_n => desc_assembler[33].ACLR
reset_n => desc_assembler[34].ACLR
reset_n => desc_assembler[35].ACLR
reset_n => desc_assembler[36].ACLR
reset_n => desc_assembler[37].ACLR
reset_n => desc_assembler[38].ACLR
reset_n => desc_assembler[39].ACLR
reset_n => desc_assembler[40].ACLR
reset_n => desc_assembler[41].ACLR
reset_n => desc_assembler[42].ACLR
reset_n => desc_assembler[43].ACLR
reset_n => desc_assembler[44].ACLR
reset_n => desc_assembler[45].ACLR
reset_n => desc_assembler[46].ACLR
reset_n => desc_assembler[47].ACLR
reset_n => desc_assembler[48].ACLR
reset_n => desc_assembler[49].ACLR
reset_n => desc_assembler[50].ACLR
reset_n => desc_assembler[51].ACLR
reset_n => desc_assembler[52].ACLR
reset_n => desc_assembler[53].ACLR
reset_n => desc_assembler[54].ACLR
reset_n => desc_assembler[55].ACLR
reset_n => desc_assembler[56].ACLR
reset_n => desc_assembler[57].ACLR
reset_n => desc_assembler[58].ACLR
reset_n => desc_assembler[59].ACLR
reset_n => desc_assembler[60].ACLR
reset_n => desc_assembler[61].ACLR
reset_n => desc_assembler[62].ACLR
reset_n => desc_assembler[63].ACLR
reset_n => desc_assembler[64].ACLR
reset_n => desc_assembler[65].ACLR
reset_n => desc_assembler[66].ACLR
reset_n => desc_assembler[67].ACLR
reset_n => desc_assembler[68].ACLR
reset_n => desc_assembler[69].ACLR
reset_n => desc_assembler[70].ACLR
reset_n => desc_assembler[71].ACLR
reset_n => desc_assembler[72].ACLR
reset_n => desc_assembler[73].ACLR
reset_n => desc_assembler[74].ACLR
reset_n => desc_assembler[75].ACLR
reset_n => desc_assembler[76].ACLR
reset_n => desc_assembler[77].ACLR
reset_n => desc_assembler[78].ACLR
reset_n => desc_assembler[79].ACLR
reset_n => desc_assembler[80].ACLR
reset_n => desc_assembler[81].ACLR
reset_n => desc_assembler[82].ACLR
reset_n => desc_assembler[83].ACLR
reset_n => desc_assembler[84].ACLR
reset_n => desc_assembler[85].ACLR
reset_n => desc_assembler[86].ACLR
reset_n => desc_assembler[87].ACLR
reset_n => desc_assembler[88].ACLR
reset_n => desc_assembler[89].ACLR
reset_n => desc_assembler[90].ACLR
reset_n => desc_assembler[91].ACLR
reset_n => desc_assembler[92].ACLR
reset_n => desc_assembler[93].ACLR
reset_n => desc_assembler[94].ACLR
reset_n => desc_assembler[95].ACLR
reset_n => desc_assembler[96].ACLR
reset_n => desc_assembler[97].ACLR
reset_n => desc_assembler[98].ACLR
reset_n => desc_assembler[99].ACLR
reset_n => desc_assembler[100].ACLR
reset_n => desc_assembler[101].ACLR
reset_n => desc_assembler[102].ACLR
reset_n => desc_assembler[103].ACLR
reset_n => desc_assembler[104].ACLR
reset_n => desc_assembler[105].ACLR
reset_n => desc_assembler[106].ACLR
reset_n => desc_assembler[107].ACLR
reset_n => desc_assembler[108].ACLR
reset_n => desc_assembler[109].ACLR
reset_n => desc_assembler[110].ACLR
reset_n => desc_assembler[111].ACLR
reset_n => desc_assembler[112].ACLR
reset_n => desc_assembler[113].ACLR
reset_n => desc_assembler[114].ACLR
reset_n => desc_assembler[115].ACLR
reset_n => desc_assembler[116].ACLR
reset_n => desc_assembler[117].ACLR
reset_n => desc_assembler[118].ACLR
reset_n => desc_assembler[119].ACLR
reset_n => desc_assembler[120].ACLR
reset_n => desc_assembler[121].ACLR
reset_n => desc_assembler[122].ACLR
reset_n => desc_assembler[123].ACLR
reset_n => desc_assembler[124].ACLR
reset_n => desc_assembler[125].ACLR
reset_n => desc_assembler[126].ACLR
reset_n => desc_assembler[127].ACLR
reset_n => desc_assembler[128].ACLR
reset_n => desc_assembler[129].ACLR
reset_n => desc_assembler[130].ACLR
reset_n => desc_assembler[131].ACLR
reset_n => desc_assembler[132].ACLR
reset_n => desc_assembler[133].ACLR
reset_n => desc_assembler[134].ACLR
reset_n => desc_assembler[135].ACLR
reset_n => desc_assembler[136].ACLR
reset_n => desc_assembler[137].ACLR
reset_n => desc_assembler[138].ACLR
reset_n => desc_assembler[139].ACLR
reset_n => desc_assembler[140].ACLR
reset_n => desc_assembler[141].ACLR
reset_n => desc_assembler[142].ACLR
reset_n => desc_assembler[143].ACLR
reset_n => desc_assembler[144].ACLR
reset_n => desc_assembler[145].ACLR
reset_n => desc_assembler[146].ACLR
reset_n => desc_assembler[147].ACLR
reset_n => desc_assembler[148].ACLR
reset_n => desc_assembler[149].ACLR
reset_n => desc_assembler[150].ACLR
reset_n => desc_assembler[151].ACLR
reset_n => desc_assembler[152].ACLR
reset_n => desc_assembler[153].ACLR
reset_n => desc_assembler[154].ACLR
reset_n => desc_assembler[155].ACLR
reset_n => desc_assembler[156].ACLR
reset_n => desc_assembler[157].ACLR
reset_n => desc_assembler[158].ACLR
reset_n => desc_assembler[159].ACLR
reset_n => desc_assembler[160].ACLR
reset_n => desc_assembler[161].ACLR
reset_n => desc_assembler[162].ACLR
reset_n => desc_assembler[163].ACLR
reset_n => desc_assembler[164].ACLR
reset_n => desc_assembler[165].ACLR
reset_n => desc_assembler[166].ACLR
reset_n => desc_assembler[167].ACLR
reset_n => desc_assembler[168].ACLR
reset_n => desc_assembler[169].ACLR
reset_n => desc_assembler[170].ACLR
reset_n => desc_assembler[171].ACLR
reset_n => desc_assembler[172].ACLR
reset_n => desc_assembler[173].ACLR
reset_n => desc_assembler[174].ACLR
reset_n => desc_assembler[175].ACLR
reset_n => desc_assembler[176].ACLR
reset_n => desc_assembler[177].ACLR
reset_n => desc_assembler[178].ACLR
reset_n => desc_assembler[179].ACLR
reset_n => desc_assembler[180].ACLR
reset_n => desc_assembler[181].ACLR
reset_n => desc_assembler[182].ACLR
reset_n => desc_assembler[183].ACLR
reset_n => desc_assembler[184].ACLR
reset_n => desc_assembler[185].ACLR
reset_n => desc_assembler[186].ACLR
reset_n => desc_assembler[187].ACLR
reset_n => desc_assembler[188].ACLR
reset_n => desc_assembler[189].ACLR
reset_n => desc_assembler[190].ACLR
reset_n => desc_assembler[191].ACLR
reset_n => desc_assembler[192].ACLR
reset_n => desc_assembler[193].ACLR
reset_n => desc_assembler[194].ACLR
reset_n => desc_assembler[195].ACLR
reset_n => desc_assembler[196].ACLR
reset_n => desc_assembler[197].ACLR
reset_n => desc_assembler[198].ACLR
reset_n => desc_assembler[199].ACLR
reset_n => desc_assembler[200].ACLR
reset_n => desc_assembler[201].ACLR
reset_n => desc_assembler[202].ACLR
reset_n => desc_assembler[203].ACLR
reset_n => desc_assembler[204].ACLR
reset_n => desc_assembler[205].ACLR
reset_n => desc_assembler[206].ACLR
reset_n => desc_assembler[207].ACLR
reset_n => desc_assembler[208].ACLR
reset_n => desc_assembler[209].ACLR
reset_n => desc_assembler[210].ACLR
reset_n => desc_assembler[211].ACLR
reset_n => desc_assembler[212].ACLR
reset_n => desc_assembler[213].ACLR
reset_n => desc_assembler[214].ACLR
reset_n => desc_assembler[215].ACLR
reset_n => desc_assembler[216].ACLR
reset_n => desc_assembler[217].ACLR
reset_n => desc_assembler[218].ACLR
reset_n => desc_assembler[219].ACLR
reset_n => desc_assembler[220].ACLR
reset_n => desc_assembler[221].ACLR
reset_n => desc_assembler[222].ACLR
reset_n => desc_assembler[223].ACLR
reset_n => desc_assembler[224].ACLR
reset_n => desc_assembler[225].ACLR
reset_n => desc_assembler[226].ACLR
reset_n => desc_assembler[227].ACLR
reset_n => desc_assembler[228].ACLR
reset_n => desc_assembler[229].ACLR
reset_n => desc_assembler[230].ACLR
reset_n => desc_assembler[231].ACLR
reset_n => desc_assembler[232].ACLR
reset_n => desc_assembler[233].ACLR
reset_n => desc_assembler[234].ACLR
reset_n => desc_assembler[235].ACLR
reset_n => desc_assembler[236].ACLR
reset_n => desc_assembler[237].ACLR
reset_n => desc_assembler[238].ACLR
reset_n => desc_assembler[239].ACLR
reset_n => desc_assembler[240].ACLR
reset_n => desc_assembler[241].ACLR
reset_n => desc_assembler[242].ACLR
reset_n => desc_assembler[243].ACLR
reset_n => desc_assembler[244].ACLR
reset_n => desc_assembler[245].ACLR
reset_n => desc_assembler[246].ACLR
reset_n => desc_assembler[247].ACLR
reset_n => desc_assembler[248].ACLR
reset_n => desc_assembler[249].ACLR
reset_n => desc_assembler[250].ACLR
reset_n => desc_assembler[251].ACLR
reset_n => desc_assembler[252].ACLR
reset_n => desc_assembler[253].ACLR
reset_n => desc_assembler[254].ACLR
reset_n => desc_assembler[255].ACLR
reset_n => desc_reg[0].ACLR
reset_n => desc_reg[1].ACLR
reset_n => desc_reg[2].ACLR
reset_n => desc_reg[3].ACLR
reset_n => desc_reg[4].ACLR
reset_n => desc_reg[5].ACLR
reset_n => desc_reg[6].ACLR
reset_n => desc_reg[7].ACLR
reset_n => desc_reg[8].ACLR
reset_n => desc_reg[9].ACLR
reset_n => desc_reg[10].ACLR
reset_n => desc_reg[11].ACLR
reset_n => desc_reg[12].ACLR
reset_n => desc_reg[13].ACLR
reset_n => desc_reg[14].ACLR
reset_n => desc_reg[15].ACLR
reset_n => desc_reg[16].ACLR
reset_n => desc_reg[17].ACLR
reset_n => desc_reg[18].ACLR
reset_n => desc_reg[19].ACLR
reset_n => desc_reg[20].ACLR
reset_n => desc_reg[21].ACLR
reset_n => desc_reg[22].ACLR
reset_n => desc_reg[23].ACLR
reset_n => desc_reg[24].ACLR
reset_n => desc_reg[25].ACLR
reset_n => desc_reg[26].ACLR
reset_n => desc_reg[27].ACLR
reset_n => desc_reg[28].ACLR
reset_n => desc_reg[29].ACLR
reset_n => desc_reg[30].ACLR
reset_n => desc_reg[31].ACLR
reset_n => desc_reg[64].ACLR
reset_n => desc_reg[65].ACLR
reset_n => desc_reg[66].ACLR
reset_n => desc_reg[67].ACLR
reset_n => desc_reg[68].ACLR
reset_n => desc_reg[69].ACLR
reset_n => desc_reg[70].ACLR
reset_n => desc_reg[71].ACLR
reset_n => desc_reg[72].ACLR
reset_n => desc_reg[73].ACLR
reset_n => desc_reg[74].ACLR
reset_n => desc_reg[75].ACLR
reset_n => desc_reg[76].ACLR
reset_n => desc_reg[77].ACLR
reset_n => desc_reg[78].ACLR
reset_n => desc_reg[79].ACLR
reset_n => desc_reg[80].ACLR
reset_n => desc_reg[81].ACLR
reset_n => desc_reg[82].ACLR
reset_n => desc_reg[83].ACLR
reset_n => desc_reg[84].ACLR
reset_n => desc_reg[85].ACLR
reset_n => desc_reg[86].ACLR
reset_n => desc_reg[87].ACLR
reset_n => desc_reg[88].ACLR
reset_n => desc_reg[89].ACLR
reset_n => desc_reg[90].ACLR
reset_n => desc_reg[91].ACLR
reset_n => desc_reg[92].ACLR
reset_n => desc_reg[93].ACLR
reset_n => desc_reg[94].ACLR
reset_n => desc_reg[95].ACLR
reset_n => desc_reg[128].ACLR
reset_n => desc_reg[129].ACLR
reset_n => desc_reg[130].ACLR
reset_n => desc_reg[131].ACLR
reset_n => desc_reg[132].ACLR
reset_n => desc_reg[133].ACLR
reset_n => desc_reg[134].ACLR
reset_n => desc_reg[135].ACLR
reset_n => desc_reg[136].ACLR
reset_n => desc_reg[137].ACLR
reset_n => desc_reg[138].ACLR
reset_n => desc_reg[139].ACLR
reset_n => desc_reg[140].ACLR
reset_n => desc_reg[141].ACLR
reset_n => desc_reg[142].ACLR
reset_n => desc_reg[143].ACLR
reset_n => desc_reg[144].ACLR
reset_n => desc_reg[145].ACLR
reset_n => desc_reg[146].ACLR
reset_n => desc_reg[147].ACLR
reset_n => desc_reg[148].ACLR
reset_n => desc_reg[149].ACLR
reset_n => desc_reg[150].ACLR
reset_n => desc_reg[151].ACLR
reset_n => desc_reg[152].ACLR
reset_n => desc_reg[153].ACLR
reset_n => desc_reg[154].ACLR
reset_n => desc_reg[155].ACLR
reset_n => desc_reg[156].ACLR
reset_n => desc_reg[157].ACLR
reset_n => desc_reg[158].ACLR
reset_n => desc_reg[159].ACLR
reset_n => desc_reg[192].ACLR
reset_n => desc_reg[193].ACLR
reset_n => desc_reg[194].ACLR
reset_n => desc_reg[195].ACLR
reset_n => desc_reg[196].ACLR
reset_n => desc_reg[197].ACLR
reset_n => desc_reg[198].ACLR
reset_n => desc_reg[199].ACLR
reset_n => desc_reg[200].ACLR
reset_n => desc_reg[201].ACLR
reset_n => desc_reg[202].ACLR
reset_n => desc_reg[203].ACLR
reset_n => desc_reg[204].ACLR
reset_n => desc_reg[205].ACLR
reset_n => desc_reg[206].ACLR
reset_n => desc_reg[207].ACLR
reset_n => desc_reg[208].ACLR
reset_n => desc_reg[209].ACLR
reset_n => desc_reg[210].ACLR
reset_n => desc_reg[211].ACLR
reset_n => desc_reg[212].ACLR
reset_n => desc_reg[213].ACLR
reset_n => desc_reg[214].ACLR
reset_n => desc_reg[215].ACLR
reset_n => desc_reg[216].ACLR
reset_n => desc_reg[217].ACLR
reset_n => desc_reg[218].ACLR
reset_n => desc_reg[219].ACLR
reset_n => desc_reg[220].ACLR
reset_n => desc_reg[221].ACLR
reset_n => desc_reg[222].ACLR
reset_n => desc_reg[223].ACLR
reset_n => desc_reg[248].ACLR
reset_n => desc_reg[249].ACLR
reset_n => desc_reg[250].ACLR
reset_n => desc_reg[251].ACLR
reset_n => desc_reg[252].ACLR
reset_n => desc_reg[253].ACLR
reset_n => desc_reg[254].ACLR
reset_n => desc_reg[255].ACLR
reset_n => chain_run~reg0.ACLR
reset_n => desc_address_fifo_data[0]~reg0.ACLR
reset_n => desc_address_fifo_data[1]~reg0.ACLR
reset_n => desc_address_fifo_data[2]~reg0.ACLR
reset_n => desc_address_fifo_data[3]~reg0.ACLR
reset_n => desc_address_fifo_data[4]~reg0.ACLR
reset_n => desc_address_fifo_data[5]~reg0.ACLR
reset_n => desc_address_fifo_data[6]~reg0.ACLR
reset_n => desc_address_fifo_data[7]~reg0.ACLR
reset_n => desc_address_fifo_data[8]~reg0.ACLR
reset_n => desc_address_fifo_data[9]~reg0.ACLR
reset_n => desc_address_fifo_data[10]~reg0.ACLR
reset_n => desc_address_fifo_data[11]~reg0.ACLR
reset_n => desc_address_fifo_data[12]~reg0.ACLR
reset_n => desc_address_fifo_data[13]~reg0.ACLR
reset_n => desc_address_fifo_data[14]~reg0.ACLR
reset_n => desc_address_fifo_data[15]~reg0.ACLR
reset_n => desc_address_fifo_data[16]~reg0.ACLR
reset_n => desc_address_fifo_data[17]~reg0.ACLR
reset_n => desc_address_fifo_data[18]~reg0.ACLR
reset_n => desc_address_fifo_data[19]~reg0.ACLR
reset_n => desc_address_fifo_data[20]~reg0.ACLR
reset_n => desc_address_fifo_data[21]~reg0.ACLR
reset_n => desc_address_fifo_data[22]~reg0.ACLR
reset_n => desc_address_fifo_data[23]~reg0.ACLR
reset_n => desc_address_fifo_data[24]~reg0.ACLR
reset_n => desc_address_fifo_data[25]~reg0.ACLR
reset_n => desc_address_fifo_data[26]~reg0.ACLR
reset_n => desc_address_fifo_data[27]~reg0.ACLR
reset_n => desc_address_fifo_data[28]~reg0.ACLR
reset_n => desc_address_fifo_data[29]~reg0.ACLR
reset_n => desc_address_fifo_data[30]~reg0.ACLR
reset_n => desc_address_fifo_data[31]~reg0.ACLR
reset_n => descriptor_read_address[0]~reg0.ACLR
reset_n => descriptor_read_address[1]~reg0.ACLR
reset_n => descriptor_read_address[2]~reg0.ACLR
reset_n => descriptor_read_address[3]~reg0.ACLR
reset_n => descriptor_read_address[4]~reg0.ACLR
reset_n => descriptor_read_address[5]~reg0.ACLR
reset_n => descriptor_read_address[6]~reg0.ACLR
reset_n => descriptor_read_address[7]~reg0.ACLR
reset_n => descriptor_read_address[8]~reg0.ACLR
reset_n => descriptor_read_address[9]~reg0.ACLR
reset_n => descriptor_read_address[10]~reg0.ACLR
reset_n => descriptor_read_address[11]~reg0.ACLR
reset_n => descriptor_read_address[12]~reg0.ACLR
reset_n => descriptor_read_address[13]~reg0.ACLR
reset_n => descriptor_read_address[14]~reg0.ACLR
reset_n => descriptor_read_address[15]~reg0.ACLR
reset_n => descriptor_read_address[16]~reg0.ACLR
reset_n => descriptor_read_address[17]~reg0.ACLR
reset_n => descriptor_read_address[18]~reg0.ACLR
reset_n => descriptor_read_address[19]~reg0.ACLR
reset_n => descriptor_read_address[20]~reg0.ACLR
reset_n => descriptor_read_address[21]~reg0.ACLR
reset_n => descriptor_read_address[22]~reg0.ACLR
reset_n => descriptor_read_address[23]~reg0.ACLR
reset_n => descriptor_read_address[24]~reg0.ACLR
reset_n => descriptor_read_address[25]~reg0.ACLR
reset_n => descriptor_read_address[26]~reg0.ACLR
reset_n => descriptor_read_address[27]~reg0.ACLR
reset_n => descriptor_read_address[28]~reg0.ACLR
reset_n => descriptor_read_address[29]~reg0.ACLR
reset_n => descriptor_read_address[30]~reg0.ACLR
reset_n => descriptor_read_address[31]~reg0.ACLR
reset_n => descriptor_read_read~reg0.ACLR
reset_n => command_fifo_wrreq~reg0.ACLR
reset_n => delayed_desc_reg_en.ACLR
reset_n => received_desc_counter[0].ACLR
reset_n => received_desc_counter[1].ACLR
reset_n => received_desc_counter[2].ACLR
reset_n => received_desc_counter[3].ACLR
reset_n => posted_desc_counter[0].ACLR
reset_n => posted_desc_counter[1].ACLR
reset_n => posted_desc_counter[2].ACLR
reset_n => posted_desc_counter[3].ACLR
reset_n => desc_read_start.ACLR
reset_n => posted_read_queued.ACLR
reset_n => delayed_run.ACLR
run => chain_run.IN1
run => run_rising_edge_in.IN1
run => delayed_run.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo
clk => clk.IN1
controlbitsfifo_data[0] => controlbitsfifo_data[0].IN1
controlbitsfifo_data[1] => controlbitsfifo_data[1].IN1
controlbitsfifo_data[2] => controlbitsfifo_data[2].IN1
controlbitsfifo_data[3] => controlbitsfifo_data[3].IN1
controlbitsfifo_data[4] => controlbitsfifo_data[4].IN1
controlbitsfifo_data[5] => controlbitsfifo_data[5].IN1
controlbitsfifo_data[6] => controlbitsfifo_data[6].IN1
controlbitsfifo_rdreq => controlbitsfifo_rdreq.IN1
controlbitsfifo_wrreq => controlbitsfifo_wrreq.IN1
reset => reset.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo
data[0] => a_fffifo:subfifo.data[0]
data[1] => a_fffifo:subfifo.data[1]
data[2] => a_fffifo:subfifo.data[2]
data[3] => a_fffifo:subfifo.data[3]
data[4] => a_fffifo:subfifo.data[4]
data[5] => a_fffifo:subfifo.data[5]
data[6] => a_fffifo:subfifo.data[6]
wrreq => a_fffifo:subfifo.wreq
rdreq => a_fffifo:subfifo.rreq
clock => a_fffifo:subfifo.clock
aclr => a_fffifo:subfifo.aclr
sclr => a_fffifo:subfifo.sclr


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo
data[0] => lpm_ff:last_data_node[1].data[0]
data[1] => lpm_ff:last_data_node[1].data[1]
data[2] => lpm_ff:last_data_node[1].data[2]
data[3] => lpm_ff:last_data_node[1].data[3]
data[4] => lpm_ff:last_data_node[1].data[4]
data[5] => lpm_ff:last_data_node[1].data[5]
data[6] => lpm_ff:last_data_node[1].data[6]
wreq => valid_wreq.IN0
wreq => a_fefifo:fifo_state.wreq
rreq => valid_rreq.IN0
rreq => a_fefifo:fifo_state.rreq
clock => lpm_ff:last_data_node[1].clock
clock => lpm_ff:last_data_node[0].clock
clock => lpm_counter:rd_ptr.clock
clock => lpm_ff:output_buffer.clock
clock => a_fefifo:fifo_state.clock
aclr => a_fefifo:fifo_state.aclr
aclr => lpm_ff:last_data_node[1].aclr
aclr => lpm_ff:last_data_node[0].aclr
aclr => lpm_counter:rd_ptr.aclr
aclr => lpm_ff:output_buffer.aclr
sclr => lpm_counter:rd_ptr.sclr
sclr => a_fefifo:fifo_state.sclr
threshlevel[0] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[6].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[6].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
data[0][0] => mux_4qc:auto_generated.data[0]
data[0][1] => mux_4qc:auto_generated.data[1]
data[0][2] => mux_4qc:auto_generated.data[2]
data[0][3] => mux_4qc:auto_generated.data[3]
data[0][4] => mux_4qc:auto_generated.data[4]
data[0][5] => mux_4qc:auto_generated.data[5]
data[0][6] => mux_4qc:auto_generated.data[6]
data[1][0] => mux_4qc:auto_generated.data[7]
data[1][1] => mux_4qc:auto_generated.data[8]
data[1][2] => mux_4qc:auto_generated.data[9]
data[1][3] => mux_4qc:auto_generated.data[10]
data[1][4] => mux_4qc:auto_generated.data[11]
data[1][5] => mux_4qc:auto_generated.data[12]
data[1][6] => mux_4qc:auto_generated.data[13]
sel[0] => mux_4qc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_4qc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[0].IN1
data[8] => result_node[1].IN1
data[9] => result_node[2].IN1
data[10] => result_node[3].IN1
data[11] => result_node[4].IN1
data[12] => result_node[5].IN1
data[13] => result_node[6].IN1
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr
clock => cntr_n9f:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_n9f:auto_generated.cnt_en
updown => cntr_n9f:auto_generated.updown
aclr => cntr_n9f:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_n9f:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
cin => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_n9f:auto_generated
aclr => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:output_buffer
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[6].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state
usedw_in[0] => lpm_compare:is_almost_empty_compare.dataa[0]
usedw_in[0] => lpm_compare:is_almost_full_compare.dataa[0]
usedw_in[0] => usedw_out[0].IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
threshlevel[0] => ~NO_FANOUT~
clock => sm_emptyfull.IN1
aclr => sm_emptyfull.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
usedw_is_1 => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
dataa[0] => cmpr_tdg:auto_generated.dataa[0]
datab[0] => cmpr_tdg:auto_generated.datab[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_tdg:auto_generated
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
dataa[0] => cmpr_tdg:auto_generated.dataa[0]
datab[0] => cmpr_tdg:auto_generated.datab[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_tdg:auto_generated
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_write_which_resides_within_sgdma_rx:the_descriptor_write_which_resides_within_sgdma_rx
clk => status_token_fifo_rdreq~reg0.CLK
clk => descriptor_write_write~reg0.CLK
clk => descriptor_write_write0.CLK
clk => descriptor_write_address[0]~reg0.CLK
clk => descriptor_write_address[1]~reg0.CLK
clk => descriptor_write_address[2]~reg0.CLK
clk => descriptor_write_address[3]~reg0.CLK
clk => descriptor_write_address[4]~reg0.CLK
clk => descriptor_write_address[5]~reg0.CLK
clk => descriptor_write_address[6]~reg0.CLK
clk => descriptor_write_address[7]~reg0.CLK
clk => descriptor_write_address[8]~reg0.CLK
clk => descriptor_write_address[9]~reg0.CLK
clk => descriptor_write_address[10]~reg0.CLK
clk => descriptor_write_address[11]~reg0.CLK
clk => descriptor_write_address[12]~reg0.CLK
clk => descriptor_write_address[13]~reg0.CLK
clk => descriptor_write_address[14]~reg0.CLK
clk => descriptor_write_address[15]~reg0.CLK
clk => descriptor_write_address[16]~reg0.CLK
clk => descriptor_write_address[17]~reg0.CLK
clk => descriptor_write_address[18]~reg0.CLK
clk => descriptor_write_address[19]~reg0.CLK
clk => descriptor_write_address[20]~reg0.CLK
clk => descriptor_write_address[21]~reg0.CLK
clk => descriptor_write_address[22]~reg0.CLK
clk => descriptor_write_address[23]~reg0.CLK
clk => descriptor_write_address[24]~reg0.CLK
clk => descriptor_write_address[25]~reg0.CLK
clk => descriptor_write_address[26]~reg0.CLK
clk => descriptor_write_address[27]~reg0.CLK
clk => descriptor_write_address[28]~reg0.CLK
clk => descriptor_write_address[29]~reg0.CLK
clk => descriptor_write_address[30]~reg0.CLK
clk => descriptor_write_address[31]~reg0.CLK
clk => descriptor_write_writedata[0]~reg0.CLK
clk => descriptor_write_writedata[1]~reg0.CLK
clk => descriptor_write_writedata[2]~reg0.CLK
clk => descriptor_write_writedata[3]~reg0.CLK
clk => descriptor_write_writedata[4]~reg0.CLK
clk => descriptor_write_writedata[5]~reg0.CLK
clk => descriptor_write_writedata[6]~reg0.CLK
clk => descriptor_write_writedata[7]~reg0.CLK
clk => descriptor_write_writedata[8]~reg0.CLK
clk => descriptor_write_writedata[9]~reg0.CLK
clk => descriptor_write_writedata[10]~reg0.CLK
clk => descriptor_write_writedata[11]~reg0.CLK
clk => descriptor_write_writedata[12]~reg0.CLK
clk => descriptor_write_writedata[13]~reg0.CLK
clk => descriptor_write_writedata[14]~reg0.CLK
clk => descriptor_write_writedata[15]~reg0.CLK
clk => descriptor_write_writedata[16]~reg0.CLK
clk => descriptor_write_writedata[17]~reg0.CLK
clk => descriptor_write_writedata[18]~reg0.CLK
clk => descriptor_write_writedata[19]~reg0.CLK
clk => descriptor_write_writedata[20]~reg0.CLK
clk => descriptor_write_writedata[21]~reg0.CLK
clk => descriptor_write_writedata[22]~reg0.CLK
clk => descriptor_write_writedata[23]~reg0.CLK
clk => descriptor_write_writedata[24]~reg0.CLK
clk => descriptor_write_writedata[25]~reg0.CLK
clk => descriptor_write_writedata[26]~reg0.CLK
clk => descriptor_write_writedata[27]~reg0.CLK
clk => descriptor_write_writedata[28]~reg0.CLK
clk => descriptor_write_writedata[29]~reg0.CLK
clk => descriptor_write_writedata[30]~reg0.CLK
clk => descriptor_write_writedata[31]~reg0.CLK
controlbitsfifo_q[0] => descriptor_write_writedata[24]~reg0.DATAIN
controlbitsfifo_q[1] => descriptor_write_writedata[25]~reg0.DATAIN
controlbitsfifo_q[2] => descriptor_write_writedata[26]~reg0.DATAIN
controlbitsfifo_q[3] => descriptor_write_writedata[27]~reg0.DATAIN
controlbitsfifo_q[4] => descriptor_write_writedata[28]~reg0.DATAIN
controlbitsfifo_q[5] => descriptor_write_writedata[29]~reg0.DATAIN
controlbitsfifo_q[6] => descriptor_write_writedata[30]~reg0.DATAIN
desc_address_fifo_empty => fifos_not_empty.IN0
desc_address_fifo_q[0] => descriptor_write_address[0]~reg0.DATAIN
desc_address_fifo_q[1] => descriptor_write_address[1]~reg0.DATAIN
desc_address_fifo_q[2] => Add0.IN60
desc_address_fifo_q[3] => Add0.IN59
desc_address_fifo_q[4] => Add0.IN58
desc_address_fifo_q[5] => Add0.IN57
desc_address_fifo_q[6] => Add0.IN56
desc_address_fifo_q[7] => Add0.IN55
desc_address_fifo_q[8] => Add0.IN54
desc_address_fifo_q[9] => Add0.IN53
desc_address_fifo_q[10] => Add0.IN52
desc_address_fifo_q[11] => Add0.IN51
desc_address_fifo_q[12] => Add0.IN50
desc_address_fifo_q[13] => Add0.IN49
desc_address_fifo_q[14] => Add0.IN48
desc_address_fifo_q[15] => Add0.IN47
desc_address_fifo_q[16] => Add0.IN46
desc_address_fifo_q[17] => Add0.IN45
desc_address_fifo_q[18] => Add0.IN44
desc_address_fifo_q[19] => Add0.IN43
desc_address_fifo_q[20] => Add0.IN42
desc_address_fifo_q[21] => Add0.IN41
desc_address_fifo_q[22] => Add0.IN40
desc_address_fifo_q[23] => Add0.IN39
desc_address_fifo_q[24] => Add0.IN38
desc_address_fifo_q[25] => Add0.IN37
desc_address_fifo_q[26] => Add0.IN36
desc_address_fifo_q[27] => Add0.IN35
desc_address_fifo_q[28] => Add0.IN34
desc_address_fifo_q[29] => Add0.IN33
desc_address_fifo_q[30] => Add0.IN32
desc_address_fifo_q[31] => Add0.IN31
descriptor_write_waitrequest => can_write.IN1
descriptor_write_waitrequest => descriptor_write_writedata[31]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[30]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[29]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[28]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[27]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[26]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[25]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[24]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[23]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[22]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[21]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[20]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[19]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[18]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[17]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[16]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[15]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[14]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[13]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[12]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[11]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[10]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[9]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[8]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[7]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[6]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[5]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[4]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[3]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[2]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[1]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[0]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[31]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[30]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[29]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[28]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[27]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[26]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[25]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[24]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[23]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[22]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[21]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[20]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[19]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[18]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[17]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[16]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[15]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[14]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[13]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[12]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[11]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[10]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[9]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[8]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[7]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[6]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[5]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[4]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[3]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[2]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[1]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[0]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_write0.ENA
descriptor_write_waitrequest => descriptor_write_write~reg0.ENA
park => descriptor_write_writedata[31]~reg0.DATAIN
reset_n => descriptor_write_address[0]~reg0.ACLR
reset_n => descriptor_write_address[1]~reg0.ACLR
reset_n => descriptor_write_address[2]~reg0.ACLR
reset_n => descriptor_write_address[3]~reg0.ACLR
reset_n => descriptor_write_address[4]~reg0.ACLR
reset_n => descriptor_write_address[5]~reg0.ACLR
reset_n => descriptor_write_address[6]~reg0.ACLR
reset_n => descriptor_write_address[7]~reg0.ACLR
reset_n => descriptor_write_address[8]~reg0.ACLR
reset_n => descriptor_write_address[9]~reg0.ACLR
reset_n => descriptor_write_address[10]~reg0.ACLR
reset_n => descriptor_write_address[11]~reg0.ACLR
reset_n => descriptor_write_address[12]~reg0.ACLR
reset_n => descriptor_write_address[13]~reg0.ACLR
reset_n => descriptor_write_address[14]~reg0.ACLR
reset_n => descriptor_write_address[15]~reg0.ACLR
reset_n => descriptor_write_address[16]~reg0.ACLR
reset_n => descriptor_write_address[17]~reg0.ACLR
reset_n => descriptor_write_address[18]~reg0.ACLR
reset_n => descriptor_write_address[19]~reg0.ACLR
reset_n => descriptor_write_address[20]~reg0.ACLR
reset_n => descriptor_write_address[21]~reg0.ACLR
reset_n => descriptor_write_address[22]~reg0.ACLR
reset_n => descriptor_write_address[23]~reg0.ACLR
reset_n => descriptor_write_address[24]~reg0.ACLR
reset_n => descriptor_write_address[25]~reg0.ACLR
reset_n => descriptor_write_address[26]~reg0.ACLR
reset_n => descriptor_write_address[27]~reg0.ACLR
reset_n => descriptor_write_address[28]~reg0.ACLR
reset_n => descriptor_write_address[29]~reg0.ACLR
reset_n => descriptor_write_address[30]~reg0.ACLR
reset_n => descriptor_write_address[31]~reg0.ACLR
reset_n => status_token_fifo_rdreq~reg0.ACLR
reset_n => descriptor_write_write~reg0.ACLR
reset_n => descriptor_write_writedata[0]~reg0.ACLR
reset_n => descriptor_write_writedata[1]~reg0.ACLR
reset_n => descriptor_write_writedata[2]~reg0.ACLR
reset_n => descriptor_write_writedata[3]~reg0.ACLR
reset_n => descriptor_write_writedata[4]~reg0.ACLR
reset_n => descriptor_write_writedata[5]~reg0.ACLR
reset_n => descriptor_write_writedata[6]~reg0.ACLR
reset_n => descriptor_write_writedata[7]~reg0.ACLR
reset_n => descriptor_write_writedata[8]~reg0.ACLR
reset_n => descriptor_write_writedata[9]~reg0.ACLR
reset_n => descriptor_write_writedata[10]~reg0.ACLR
reset_n => descriptor_write_writedata[11]~reg0.ACLR
reset_n => descriptor_write_writedata[12]~reg0.ACLR
reset_n => descriptor_write_writedata[13]~reg0.ACLR
reset_n => descriptor_write_writedata[14]~reg0.ACLR
reset_n => descriptor_write_writedata[15]~reg0.ACLR
reset_n => descriptor_write_writedata[16]~reg0.ACLR
reset_n => descriptor_write_writedata[17]~reg0.ACLR
reset_n => descriptor_write_writedata[18]~reg0.ACLR
reset_n => descriptor_write_writedata[19]~reg0.ACLR
reset_n => descriptor_write_writedata[20]~reg0.ACLR
reset_n => descriptor_write_writedata[21]~reg0.ACLR
reset_n => descriptor_write_writedata[22]~reg0.ACLR
reset_n => descriptor_write_writedata[23]~reg0.ACLR
reset_n => descriptor_write_writedata[24]~reg0.ACLR
reset_n => descriptor_write_writedata[25]~reg0.ACLR
reset_n => descriptor_write_writedata[26]~reg0.ACLR
reset_n => descriptor_write_writedata[27]~reg0.ACLR
reset_n => descriptor_write_writedata[28]~reg0.ACLR
reset_n => descriptor_write_writedata[29]~reg0.ACLR
reset_n => descriptor_write_writedata[30]~reg0.ACLR
reset_n => descriptor_write_writedata[31]~reg0.ACLR
reset_n => descriptor_write_write0.ACLR
status_token_fifo_data[0] => ~NO_FANOUT~
status_token_fifo_data[1] => ~NO_FANOUT~
status_token_fifo_data[2] => ~NO_FANOUT~
status_token_fifo_data[3] => ~NO_FANOUT~
status_token_fifo_data[4] => ~NO_FANOUT~
status_token_fifo_data[5] => ~NO_FANOUT~
status_token_fifo_data[6] => ~NO_FANOUT~
status_token_fifo_data[7] => ~NO_FANOUT~
status_token_fifo_data[8] => ~NO_FANOUT~
status_token_fifo_data[9] => ~NO_FANOUT~
status_token_fifo_data[10] => ~NO_FANOUT~
status_token_fifo_data[11] => ~NO_FANOUT~
status_token_fifo_data[12] => ~NO_FANOUT~
status_token_fifo_data[13] => ~NO_FANOUT~
status_token_fifo_data[14] => ~NO_FANOUT~
status_token_fifo_data[15] => ~NO_FANOUT~
status_token_fifo_data[16] => atlantic_error.IN1
status_token_fifo_data[17] => atlantic_error.IN1
status_token_fifo_data[18] => atlantic_error.IN1
status_token_fifo_data[19] => atlantic_error.IN1
status_token_fifo_data[20] => atlantic_error.IN1
status_token_fifo_data[21] => atlantic_error.IN0
status_token_fifo_data[22] => atlantic_error.IN1
status_token_fifo_data[23] => t_eop.DATAIN
status_token_fifo_empty => fifos_not_empty.IN1
status_token_fifo_q[0] => descriptor_write_writedata[0]~reg0.DATAIN
status_token_fifo_q[1] => descriptor_write_writedata[1]~reg0.DATAIN
status_token_fifo_q[2] => descriptor_write_writedata[2]~reg0.DATAIN
status_token_fifo_q[3] => descriptor_write_writedata[3]~reg0.DATAIN
status_token_fifo_q[4] => descriptor_write_writedata[4]~reg0.DATAIN
status_token_fifo_q[5] => descriptor_write_writedata[5]~reg0.DATAIN
status_token_fifo_q[6] => descriptor_write_writedata[6]~reg0.DATAIN
status_token_fifo_q[7] => descriptor_write_writedata[7]~reg0.DATAIN
status_token_fifo_q[8] => descriptor_write_writedata[8]~reg0.DATAIN
status_token_fifo_q[9] => descriptor_write_writedata[9]~reg0.DATAIN
status_token_fifo_q[10] => descriptor_write_writedata[10]~reg0.DATAIN
status_token_fifo_q[11] => descriptor_write_writedata[11]~reg0.DATAIN
status_token_fifo_q[12] => descriptor_write_writedata[12]~reg0.DATAIN
status_token_fifo_q[13] => descriptor_write_writedata[13]~reg0.DATAIN
status_token_fifo_q[14] => descriptor_write_writedata[14]~reg0.DATAIN
status_token_fifo_q[15] => descriptor_write_writedata[15]~reg0.DATAIN
status_token_fifo_q[16] => descriptor_write_writedata[16]~reg0.DATAIN
status_token_fifo_q[17] => descriptor_write_writedata[17]~reg0.DATAIN
status_token_fifo_q[18] => descriptor_write_writedata[18]~reg0.DATAIN
status_token_fifo_q[19] => descriptor_write_writedata[19]~reg0.DATAIN
status_token_fifo_q[20] => descriptor_write_writedata[20]~reg0.DATAIN
status_token_fifo_q[21] => descriptor_write_writedata[21]~reg0.DATAIN
status_token_fifo_q[22] => descriptor_write_writedata[22]~reg0.DATAIN
status_token_fifo_q[23] => descriptor_write_writedata[23]~reg0.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber
clk => command_valid.CLK
clk => delay1_command_valid.CLK
clk => command_fifo_rdreq_reg.CLK
clk => write_command_data[0]~reg0.CLK
clk => write_command_data[1]~reg0.CLK
clk => write_command_data[2]~reg0.CLK
clk => write_command_data[3]~reg0.CLK
clk => write_command_data[4]~reg0.CLK
clk => write_command_data[5]~reg0.CLK
clk => write_command_data[6]~reg0.CLK
clk => write_command_data[7]~reg0.CLK
clk => write_command_data[8]~reg0.CLK
clk => write_command_data[9]~reg0.CLK
clk => write_command_data[10]~reg0.CLK
clk => write_command_data[11]~reg0.CLK
clk => write_command_data[12]~reg0.CLK
clk => write_command_data[13]~reg0.CLK
clk => write_command_data[14]~reg0.CLK
clk => write_command_data[15]~reg0.CLK
clk => write_command_data[16]~reg0.CLK
clk => write_command_data[17]~reg0.CLK
clk => write_command_data[18]~reg0.CLK
clk => write_command_data[19]~reg0.CLK
clk => write_command_data[20]~reg0.CLK
clk => write_command_data[21]~reg0.CLK
clk => write_command_data[22]~reg0.CLK
clk => write_command_data[23]~reg0.CLK
clk => write_command_data[24]~reg0.CLK
clk => write_command_data[25]~reg0.CLK
clk => write_command_data[26]~reg0.CLK
clk => write_command_data[27]~reg0.CLK
clk => write_command_data[28]~reg0.CLK
clk => write_command_data[29]~reg0.CLK
clk => write_command_data[30]~reg0.CLK
clk => write_command_data[31]~reg0.CLK
clk => write_command_data[32]~reg0.CLK
clk => write_command_data[33]~reg0.CLK
clk => write_command_data[34]~reg0.CLK
clk => write_command_data[35]~reg0.CLK
clk => write_command_data[36]~reg0.CLK
clk => write_command_data[37]~reg0.CLK
clk => write_command_data[38]~reg0.CLK
clk => write_command_data[39]~reg0.CLK
clk => write_command_data[40]~reg0.CLK
clk => write_command_data[41]~reg0.CLK
clk => write_command_data[42]~reg0.CLK
clk => write_command_data[43]~reg0.CLK
clk => write_command_data[44]~reg0.CLK
clk => write_command_data[45]~reg0.CLK
clk => write_command_data[46]~reg0.CLK
clk => write_command_data[47]~reg0.CLK
clk => write_command_data[48]~reg0.CLK
clk => write_command_data[49]~reg0.CLK
clk => write_command_data[50]~reg0.CLK
clk => write_command_data[51]~reg0.CLK
clk => write_command_data[52]~reg0.CLK
clk => write_command_data[53]~reg0.CLK
clk => write_command_data[54]~reg0.CLK
clk => write_command_data[55]~reg0.CLK
clk => write_command_data[56]~reg0.CLK
command_fifo_empty => command_fifo_rdreq_reg.ENA
command_fifo_q[0] => ~NO_FANOUT~
command_fifo_q[1] => ~NO_FANOUT~
command_fifo_q[2] => ~NO_FANOUT~
command_fifo_q[3] => ~NO_FANOUT~
command_fifo_q[4] => ~NO_FANOUT~
command_fifo_q[5] => ~NO_FANOUT~
command_fifo_q[6] => ~NO_FANOUT~
command_fifo_q[7] => ~NO_FANOUT~
command_fifo_q[8] => ~NO_FANOUT~
command_fifo_q[9] => ~NO_FANOUT~
command_fifo_q[10] => ~NO_FANOUT~
command_fifo_q[11] => ~NO_FANOUT~
command_fifo_q[12] => ~NO_FANOUT~
command_fifo_q[13] => ~NO_FANOUT~
command_fifo_q[14] => ~NO_FANOUT~
command_fifo_q[15] => ~NO_FANOUT~
command_fifo_q[16] => ~NO_FANOUT~
command_fifo_q[17] => ~NO_FANOUT~
command_fifo_q[18] => ~NO_FANOUT~
command_fifo_q[19] => ~NO_FANOUT~
command_fifo_q[20] => ~NO_FANOUT~
command_fifo_q[21] => ~NO_FANOUT~
command_fifo_q[22] => ~NO_FANOUT~
command_fifo_q[23] => ~NO_FANOUT~
command_fifo_q[24] => ~NO_FANOUT~
command_fifo_q[25] => ~NO_FANOUT~
command_fifo_q[26] => ~NO_FANOUT~
command_fifo_q[27] => ~NO_FANOUT~
command_fifo_q[28] => ~NO_FANOUT~
command_fifo_q[29] => ~NO_FANOUT~
command_fifo_q[30] => ~NO_FANOUT~
command_fifo_q[31] => ~NO_FANOUT~
command_fifo_q[32] => write_command_data[0]~reg0.DATAIN
command_fifo_q[33] => write_command_data[1]~reg0.DATAIN
command_fifo_q[34] => write_command_data[2]~reg0.DATAIN
command_fifo_q[35] => write_command_data[3]~reg0.DATAIN
command_fifo_q[36] => write_command_data[4]~reg0.DATAIN
command_fifo_q[37] => write_command_data[5]~reg0.DATAIN
command_fifo_q[38] => write_command_data[6]~reg0.DATAIN
command_fifo_q[39] => write_command_data[7]~reg0.DATAIN
command_fifo_q[40] => write_command_data[8]~reg0.DATAIN
command_fifo_q[41] => write_command_data[9]~reg0.DATAIN
command_fifo_q[42] => write_command_data[10]~reg0.DATAIN
command_fifo_q[43] => write_command_data[11]~reg0.DATAIN
command_fifo_q[44] => write_command_data[12]~reg0.DATAIN
command_fifo_q[45] => write_command_data[13]~reg0.DATAIN
command_fifo_q[46] => write_command_data[14]~reg0.DATAIN
command_fifo_q[47] => write_command_data[15]~reg0.DATAIN
command_fifo_q[48] => write_command_data[16]~reg0.DATAIN
command_fifo_q[49] => write_command_data[17]~reg0.DATAIN
command_fifo_q[50] => write_command_data[18]~reg0.DATAIN
command_fifo_q[51] => write_command_data[19]~reg0.DATAIN
command_fifo_q[52] => write_command_data[20]~reg0.DATAIN
command_fifo_q[53] => write_command_data[21]~reg0.DATAIN
command_fifo_q[54] => write_command_data[22]~reg0.DATAIN
command_fifo_q[55] => write_command_data[23]~reg0.DATAIN
command_fifo_q[56] => write_command_data[24]~reg0.DATAIN
command_fifo_q[57] => write_command_data[25]~reg0.DATAIN
command_fifo_q[58] => write_command_data[26]~reg0.DATAIN
command_fifo_q[59] => write_command_data[27]~reg0.DATAIN
command_fifo_q[60] => write_command_data[28]~reg0.DATAIN
command_fifo_q[61] => write_command_data[29]~reg0.DATAIN
command_fifo_q[62] => write_command_data[30]~reg0.DATAIN
command_fifo_q[63] => write_command_data[31]~reg0.DATAIN
command_fifo_q[64] => write_command_data[32]~reg0.DATAIN
command_fifo_q[65] => write_command_data[33]~reg0.DATAIN
command_fifo_q[66] => write_command_data[34]~reg0.DATAIN
command_fifo_q[67] => write_command_data[35]~reg0.DATAIN
command_fifo_q[68] => write_command_data[36]~reg0.DATAIN
command_fifo_q[69] => write_command_data[37]~reg0.DATAIN
command_fifo_q[70] => write_command_data[38]~reg0.DATAIN
command_fifo_q[71] => write_command_data[39]~reg0.DATAIN
command_fifo_q[72] => write_command_data[40]~reg0.DATAIN
command_fifo_q[73] => write_command_data[41]~reg0.DATAIN
command_fifo_q[74] => write_command_data[42]~reg0.DATAIN
command_fifo_q[75] => write_command_data[43]~reg0.DATAIN
command_fifo_q[76] => write_command_data[44]~reg0.DATAIN
command_fifo_q[77] => write_command_data[45]~reg0.DATAIN
command_fifo_q[78] => write_command_data[46]~reg0.DATAIN
command_fifo_q[79] => write_command_data[47]~reg0.DATAIN
command_fifo_q[80] => ~NO_FANOUT~
command_fifo_q[81] => ~NO_FANOUT~
command_fifo_q[82] => ~NO_FANOUT~
command_fifo_q[83] => ~NO_FANOUT~
command_fifo_q[84] => ~NO_FANOUT~
command_fifo_q[85] => ~NO_FANOUT~
command_fifo_q[86] => ~NO_FANOUT~
command_fifo_q[87] => ~NO_FANOUT~
command_fifo_q[88] => write_command_data[48]~reg0.DATAIN
command_fifo_q[89] => write_command_data[49]~reg0.DATAIN
command_fifo_q[90] => write_command_data[50]~reg0.DATAIN
command_fifo_q[91] => write_command_data[51]~reg0.DATAIN
command_fifo_q[92] => write_command_data[52]~reg0.DATAIN
command_fifo_q[93] => write_command_data[53]~reg0.DATAIN
command_fifo_q[94] => write_command_data[54]~reg0.DATAIN
command_fifo_q[95] => write_command_data[55]~reg0.DATAIN
command_fifo_q[96] => generate_eop.DATAIN
command_fifo_q[97] => ~NO_FANOUT~
command_fifo_q[98] => write_command_data[56]~reg0.DATAIN
command_fifo_q[99] => ~NO_FANOUT~
command_fifo_q[100] => ~NO_FANOUT~
command_fifo_q[101] => ~NO_FANOUT~
command_fifo_q[102] => ~NO_FANOUT~
command_fifo_q[103] => ~NO_FANOUT~
m_write_waitrequest => command_fifo_rdreq_in.IN0
reset_n => write_command_data[0]~reg0.ACLR
reset_n => write_command_data[1]~reg0.ACLR
reset_n => write_command_data[2]~reg0.ACLR
reset_n => write_command_data[3]~reg0.ACLR
reset_n => write_command_data[4]~reg0.ACLR
reset_n => write_command_data[5]~reg0.ACLR
reset_n => write_command_data[6]~reg0.ACLR
reset_n => write_command_data[7]~reg0.ACLR
reset_n => write_command_data[8]~reg0.ACLR
reset_n => write_command_data[9]~reg0.ACLR
reset_n => write_command_data[10]~reg0.ACLR
reset_n => write_command_data[11]~reg0.ACLR
reset_n => write_command_data[12]~reg0.ACLR
reset_n => write_command_data[13]~reg0.ACLR
reset_n => write_command_data[14]~reg0.ACLR
reset_n => write_command_data[15]~reg0.ACLR
reset_n => write_command_data[16]~reg0.ACLR
reset_n => write_command_data[17]~reg0.ACLR
reset_n => write_command_data[18]~reg0.ACLR
reset_n => write_command_data[19]~reg0.ACLR
reset_n => write_command_data[20]~reg0.ACLR
reset_n => write_command_data[21]~reg0.ACLR
reset_n => write_command_data[22]~reg0.ACLR
reset_n => write_command_data[23]~reg0.ACLR
reset_n => write_command_data[24]~reg0.ACLR
reset_n => write_command_data[25]~reg0.ACLR
reset_n => write_command_data[26]~reg0.ACLR
reset_n => write_command_data[27]~reg0.ACLR
reset_n => write_command_data[28]~reg0.ACLR
reset_n => write_command_data[29]~reg0.ACLR
reset_n => write_command_data[30]~reg0.ACLR
reset_n => write_command_data[31]~reg0.ACLR
reset_n => write_command_data[32]~reg0.ACLR
reset_n => write_command_data[33]~reg0.ACLR
reset_n => write_command_data[34]~reg0.ACLR
reset_n => write_command_data[35]~reg0.ACLR
reset_n => write_command_data[36]~reg0.ACLR
reset_n => write_command_data[37]~reg0.ACLR
reset_n => write_command_data[38]~reg0.ACLR
reset_n => write_command_data[39]~reg0.ACLR
reset_n => write_command_data[40]~reg0.ACLR
reset_n => write_command_data[41]~reg0.ACLR
reset_n => write_command_data[42]~reg0.ACLR
reset_n => write_command_data[43]~reg0.ACLR
reset_n => write_command_data[44]~reg0.ACLR
reset_n => write_command_data[45]~reg0.ACLR
reset_n => write_command_data[46]~reg0.ACLR
reset_n => write_command_data[47]~reg0.ACLR
reset_n => write_command_data[48]~reg0.ACLR
reset_n => write_command_data[49]~reg0.ACLR
reset_n => write_command_data[50]~reg0.ACLR
reset_n => write_command_data[51]~reg0.ACLR
reset_n => write_command_data[52]~reg0.ACLR
reset_n => write_command_data[53]~reg0.ACLR
reset_n => write_command_data[54]~reg0.ACLR
reset_n => write_command_data[55]~reg0.ACLR
reset_n => write_command_data[56]~reg0.ACLR
reset_n => command_fifo_rdreq_reg.ACLR
reset_n => command_valid.ACLR
reset_n => delay1_command_valid.ACLR
write_go => command_fifo_rdreq_in.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write
clk => clk.IN1
enough_data => ~NO_FANOUT~
eop_found => ~NO_FANOUT~
m_write_waitrequest => m_write_waitrequest.IN1
reset_n => reset_n.IN1
sink_stream_data[0] => m_write_writedata_reg[0].DATAIN
sink_stream_data[1] => m_write_writedata_reg[1].DATAIN
sink_stream_data[2] => m_write_writedata_reg[2].DATAIN
sink_stream_data[3] => m_write_writedata_reg[3].DATAIN
sink_stream_data[4] => m_write_writedata_reg[4].DATAIN
sink_stream_data[5] => m_write_writedata_reg[5].DATAIN
sink_stream_data[6] => m_write_writedata_reg[6].DATAIN
sink_stream_data[7] => m_write_writedata_reg[7].DATAIN
sink_stream_data[8] => m_write_writedata_reg[8].DATAIN
sink_stream_data[9] => m_write_writedata_reg[9].DATAIN
sink_stream_data[10] => m_write_writedata_reg[10].DATAIN
sink_stream_data[11] => m_write_writedata_reg[11].DATAIN
sink_stream_data[12] => m_write_writedata_reg[12].DATAIN
sink_stream_data[13] => m_write_writedata_reg[13].DATAIN
sink_stream_data[14] => m_write_writedata_reg[14].DATAIN
sink_stream_data[15] => m_write_writedata_reg[15].DATAIN
sink_stream_data[16] => m_write_writedata_reg[16].DATAIN
sink_stream_data[17] => m_write_writedata_reg[17].DATAIN
sink_stream_data[18] => m_write_writedata_reg[18].DATAIN
sink_stream_data[19] => m_write_writedata_reg[19].DATAIN
sink_stream_data[20] => m_write_writedata_reg[20].DATAIN
sink_stream_data[21] => m_write_writedata_reg[21].DATAIN
sink_stream_data[22] => m_write_writedata_reg[22].DATAIN
sink_stream_data[23] => m_write_writedata_reg[23].DATAIN
sink_stream_data[24] => m_write_writedata_reg[24].DATAIN
sink_stream_data[25] => m_write_writedata_reg[25].DATAIN
sink_stream_data[26] => m_write_writedata_reg[26].DATAIN
sink_stream_data[27] => m_write_writedata_reg[27].DATAIN
sink_stream_data[28] => m_write_writedata_reg[28].DATAIN
sink_stream_data[29] => m_write_writedata_reg[29].DATAIN
sink_stream_data[30] => m_write_writedata_reg[30].DATAIN
sink_stream_data[31] => m_write_writedata_reg[31].DATAIN
sink_stream_empty[0] => counter_in.DATAB
sink_stream_empty[0] => Equal0.IN1
sink_stream_empty[0] => Equal1.IN31
sink_stream_empty[0] => Equal2.IN0
sink_stream_empty[0] => Equal3.IN31
sink_stream_empty[1] => counter_in.DATAB
sink_stream_empty[1] => Equal0.IN0
sink_stream_empty[1] => Equal1.IN0
sink_stream_empty[1] => Equal2.IN31
sink_stream_empty[1] => Equal3.IN30
sink_stream_endofpacket => t_eop.IN1
sink_stream_endofpacket => counter_in.OUTPUTSELECT
sink_stream_endofpacket => counter_in.OUTPUTSELECT
sink_stream_endofpacket => byteenable_enable.DATAIN
sink_stream_error[0] => status_reg_in.IN1
sink_stream_error[1] => status_reg_in.IN1
sink_stream_error[2] => status_reg_in.IN1
sink_stream_error[3] => status_reg_in.IN1
sink_stream_error[4] => status_reg_in.IN1
sink_stream_error[5] => status_reg_in.IN1
sink_stream_startofpacket => ~NO_FANOUT~
sink_stream_valid => sink_stream_really_valid.IN1
status_token_fifo_full => status_token_fifo_wrreq.IN1
write_command_data[0] => write_command_data_reg[0].DATAIN
write_command_data[1] => write_command_data_reg[1].DATAIN
write_command_data[2] => write_command_data_reg[2].DATAIN
write_command_data[3] => write_command_data_reg[3].DATAIN
write_command_data[4] => write_command_data_reg[4].DATAIN
write_command_data[5] => write_command_data_reg[5].DATAIN
write_command_data[6] => write_command_data_reg[6].DATAIN
write_command_data[7] => write_command_data_reg[7].DATAIN
write_command_data[8] => write_command_data_reg[8].DATAIN
write_command_data[9] => write_command_data_reg[9].DATAIN
write_command_data[10] => write_command_data_reg[10].DATAIN
write_command_data[11] => write_command_data_reg[11].DATAIN
write_command_data[12] => write_command_data_reg[12].DATAIN
write_command_data[13] => write_command_data_reg[13].DATAIN
write_command_data[14] => write_command_data_reg[14].DATAIN
write_command_data[15] => write_command_data_reg[15].DATAIN
write_command_data[16] => write_command_data_reg[16].DATAIN
write_command_data[17] => write_command_data_reg[17].DATAIN
write_command_data[18] => write_command_data_reg[18].DATAIN
write_command_data[19] => write_command_data_reg[19].DATAIN
write_command_data[20] => write_command_data_reg[20].DATAIN
write_command_data[21] => write_command_data_reg[21].DATAIN
write_command_data[22] => write_command_data_reg[22].DATAIN
write_command_data[23] => write_command_data_reg[23].DATAIN
write_command_data[24] => write_command_data_reg[24].DATAIN
write_command_data[25] => write_command_data_reg[25].DATAIN
write_command_data[26] => write_command_data_reg[26].DATAIN
write_command_data[27] => write_command_data_reg[27].DATAIN
write_command_data[28] => write_command_data_reg[28].DATAIN
write_command_data[29] => write_command_data_reg[29].DATAIN
write_command_data[30] => write_command_data_reg[30].DATAIN
write_command_data[31] => write_command_data_reg[31].DATAIN
write_command_data[32] => write_command_data_reg[32].DATAIN
write_command_data[33] => write_command_data_reg[33].DATAIN
write_command_data[34] => write_command_data_reg[34].DATAIN
write_command_data[35] => write_command_data_reg[35].DATAIN
write_command_data[36] => write_command_data_reg[36].DATAIN
write_command_data[37] => write_command_data_reg[37].DATAIN
write_command_data[38] => write_command_data_reg[38].DATAIN
write_command_data[39] => write_command_data_reg[39].DATAIN
write_command_data[40] => write_command_data_reg[40].DATAIN
write_command_data[41] => write_command_data_reg[41].DATAIN
write_command_data[42] => write_command_data_reg[42].DATAIN
write_command_data[43] => write_command_data_reg[43].DATAIN
write_command_data[44] => write_command_data_reg[44].DATAIN
write_command_data[45] => write_command_data_reg[45].DATAIN
write_command_data[46] => write_command_data_reg[46].DATAIN
write_command_data[47] => write_command_data_reg[47].DATAIN
write_command_data[48] => ~NO_FANOUT~
write_command_data[49] => ~NO_FANOUT~
write_command_data[50] => ~NO_FANOUT~
write_command_data[51] => ~NO_FANOUT~
write_command_data[52] => ~NO_FANOUT~
write_command_data[53] => ~NO_FANOUT~
write_command_data[54] => ~NO_FANOUT~
write_command_data[55] => ~NO_FANOUT~
write_command_data[56] => write_command_data_reg[56].DATAIN
write_command_valid => delayed_write_command_valid.DATAIN
write_command_valid => write_command_data_reg[56].ENA
write_command_valid => write_command_data_reg[47].ENA
write_command_valid => write_command_data_reg[46].ENA
write_command_valid => write_command_data_reg[45].ENA
write_command_valid => write_command_data_reg[44].ENA
write_command_valid => write_command_data_reg[43].ENA
write_command_valid => write_command_data_reg[42].ENA
write_command_valid => write_command_data_reg[41].ENA
write_command_valid => write_command_data_reg[40].ENA
write_command_valid => write_command_data_reg[39].ENA
write_command_valid => write_command_data_reg[38].ENA
write_command_valid => write_command_data_reg[37].ENA
write_command_valid => write_command_data_reg[36].ENA
write_command_valid => write_command_data_reg[35].ENA
write_command_valid => write_command_data_reg[34].ENA
write_command_valid => write_command_data_reg[33].ENA
write_command_valid => write_command_data_reg[32].ENA
write_command_valid => write_command_data_reg[31].ENA
write_command_valid => write_command_data_reg[30].ENA
write_command_valid => write_command_data_reg[29].ENA
write_command_valid => write_command_data_reg[28].ENA
write_command_valid => write_command_data_reg[27].ENA
write_command_valid => write_command_data_reg[26].ENA
write_command_valid => write_command_data_reg[25].ENA
write_command_valid => write_command_data_reg[24].ENA
write_command_valid => write_command_data_reg[23].ENA
write_command_valid => write_command_data_reg[22].ENA
write_command_valid => write_command_data_reg[21].ENA
write_command_valid => write_command_data_reg[20].ENA
write_command_valid => write_command_data_reg[19].ENA
write_command_valid => write_command_data_reg[18].ENA
write_command_valid => write_command_data_reg[17].ENA
write_command_valid => write_command_data_reg[16].ENA
write_command_valid => write_command_data_reg[15].ENA
write_command_valid => write_command_data_reg[14].ENA
write_command_valid => write_command_data_reg[13].ENA
write_command_valid => write_command_data_reg[12].ENA
write_command_valid => write_command_data_reg[11].ENA
write_command_valid => write_command_data_reg[10].ENA
write_command_valid => write_command_data_reg[9].ENA
write_command_valid => write_command_data_reg[8].ENA
write_command_valid => write_command_data_reg[7].ENA
write_command_valid => write_command_data_reg[6].ENA
write_command_valid => write_command_data_reg[5].ENA
write_command_valid => write_command_data_reg[4].ENA
write_command_valid => write_command_data_reg[3].ENA
write_command_valid => write_command_data_reg[2].ENA
write_command_valid => write_command_data_reg[1].ENA
write_command_valid => write_command_data_reg[0].ENA


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|byteenable_gen_which_resides_within_sgdma_rx:the_byteenable_gen_which_resides_within_sgdma_rx
byteenable_in[0] => byteenable_in[0].IN1
byteenable_in[1] => byteenable_in[1].IN1
byteenable_in[2] => byteenable_in[2].IN1
byteenable_in[3] => byteenable_in[3].IN1
clk => clk.IN1
reset_n => reset_n.IN1
waitrequest_in => waitrequest_in.IN1
write_in => write_in.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|byteenable_gen_which_resides_within_sgdma_rx:the_byteenable_gen_which_resides_within_sgdma_rx|thirty_two_bit_byteenable_FSM_which_resides_within_sgdma_rx:the_thirty_two_bit_byteenable_FSM
byteenable_in[0] => byteenable_in[0].IN1
byteenable_in[1] => byteenable_in[1].IN1
byteenable_in[2] => byteenable_in[2].IN1
byteenable_in[3] => byteenable_in[3].IN1
clk => clk.IN2
reset_n => reset_n.IN2
waitrequest_in => waitrequest_in.IN2
write_in => advance_to_next_state.IN1
write_in => transfer_done.IN1
write_in => transfer_done.IN1
write_in => transfer_done.IN1
write_in => lower_enable.IN1
write_in => lower_enable.IN1
write_in => lower_enable.IN1
write_in => upper_enable.IN1
write_in => upper_enable.IN1
write_in => upper_enable.IN1
write_in => waitrequest_out.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|byteenable_gen_which_resides_within_sgdma_rx:the_byteenable_gen_which_resides_within_sgdma_rx|thirty_two_bit_byteenable_FSM_which_resides_within_sgdma_rx:the_thirty_two_bit_byteenable_FSM|sixteen_bit_byteenable_FSM_which_resides_within_sgdma_rx:lower_sixteen_bit_byteenable_FSM
byteenable_in[0] => byteenable_out.IN0
byteenable_in[1] => byteenable_out.IN0
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
waitrequest_in => waitrequest_out.IN0
waitrequest_in => waitrequest_out.IN1
write_in => byteenable_out.IN1
write_in => byteenable_out.IN1
write_in => waitrequest_out.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|byteenable_gen_which_resides_within_sgdma_rx:the_byteenable_gen_which_resides_within_sgdma_rx|thirty_two_bit_byteenable_FSM_which_resides_within_sgdma_rx:the_thirty_two_bit_byteenable_FSM|sixteen_bit_byteenable_FSM_which_resides_within_sgdma_rx:upper_sixteen_bit_byteenable_FSM
byteenable_in[0] => byteenable_out.IN0
byteenable_in[1] => byteenable_out.IN0
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
waitrequest_in => waitrequest_out.IN0
waitrequest_in => waitrequest_out.IN1
write_in => byteenable_out.IN1
write_in => byteenable_out.IN1
write_in => waitrequest_out.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo
clk => clk.IN1
command_fifo_data[0] => command_fifo_data[0].IN1
command_fifo_data[1] => command_fifo_data[1].IN1
command_fifo_data[2] => command_fifo_data[2].IN1
command_fifo_data[3] => command_fifo_data[3].IN1
command_fifo_data[4] => command_fifo_data[4].IN1
command_fifo_data[5] => command_fifo_data[5].IN1
command_fifo_data[6] => command_fifo_data[6].IN1
command_fifo_data[7] => command_fifo_data[7].IN1
command_fifo_data[8] => command_fifo_data[8].IN1
command_fifo_data[9] => command_fifo_data[9].IN1
command_fifo_data[10] => command_fifo_data[10].IN1
command_fifo_data[11] => command_fifo_data[11].IN1
command_fifo_data[12] => command_fifo_data[12].IN1
command_fifo_data[13] => command_fifo_data[13].IN1
command_fifo_data[14] => command_fifo_data[14].IN1
command_fifo_data[15] => command_fifo_data[15].IN1
command_fifo_data[16] => command_fifo_data[16].IN1
command_fifo_data[17] => command_fifo_data[17].IN1
command_fifo_data[18] => command_fifo_data[18].IN1
command_fifo_data[19] => command_fifo_data[19].IN1
command_fifo_data[20] => command_fifo_data[20].IN1
command_fifo_data[21] => command_fifo_data[21].IN1
command_fifo_data[22] => command_fifo_data[22].IN1
command_fifo_data[23] => command_fifo_data[23].IN1
command_fifo_data[24] => command_fifo_data[24].IN1
command_fifo_data[25] => command_fifo_data[25].IN1
command_fifo_data[26] => command_fifo_data[26].IN1
command_fifo_data[27] => command_fifo_data[27].IN1
command_fifo_data[28] => command_fifo_data[28].IN1
command_fifo_data[29] => command_fifo_data[29].IN1
command_fifo_data[30] => command_fifo_data[30].IN1
command_fifo_data[31] => command_fifo_data[31].IN1
command_fifo_data[32] => command_fifo_data[32].IN1
command_fifo_data[33] => command_fifo_data[33].IN1
command_fifo_data[34] => command_fifo_data[34].IN1
command_fifo_data[35] => command_fifo_data[35].IN1
command_fifo_data[36] => command_fifo_data[36].IN1
command_fifo_data[37] => command_fifo_data[37].IN1
command_fifo_data[38] => command_fifo_data[38].IN1
command_fifo_data[39] => command_fifo_data[39].IN1
command_fifo_data[40] => command_fifo_data[40].IN1
command_fifo_data[41] => command_fifo_data[41].IN1
command_fifo_data[42] => command_fifo_data[42].IN1
command_fifo_data[43] => command_fifo_data[43].IN1
command_fifo_data[44] => command_fifo_data[44].IN1
command_fifo_data[45] => command_fifo_data[45].IN1
command_fifo_data[46] => command_fifo_data[46].IN1
command_fifo_data[47] => command_fifo_data[47].IN1
command_fifo_data[48] => command_fifo_data[48].IN1
command_fifo_data[49] => command_fifo_data[49].IN1
command_fifo_data[50] => command_fifo_data[50].IN1
command_fifo_data[51] => command_fifo_data[51].IN1
command_fifo_data[52] => command_fifo_data[52].IN1
command_fifo_data[53] => command_fifo_data[53].IN1
command_fifo_data[54] => command_fifo_data[54].IN1
command_fifo_data[55] => command_fifo_data[55].IN1
command_fifo_data[56] => command_fifo_data[56].IN1
command_fifo_data[57] => command_fifo_data[57].IN1
command_fifo_data[58] => command_fifo_data[58].IN1
command_fifo_data[59] => command_fifo_data[59].IN1
command_fifo_data[60] => command_fifo_data[60].IN1
command_fifo_data[61] => command_fifo_data[61].IN1
command_fifo_data[62] => command_fifo_data[62].IN1
command_fifo_data[63] => command_fifo_data[63].IN1
command_fifo_data[64] => command_fifo_data[64].IN1
command_fifo_data[65] => command_fifo_data[65].IN1
command_fifo_data[66] => command_fifo_data[66].IN1
command_fifo_data[67] => command_fifo_data[67].IN1
command_fifo_data[68] => command_fifo_data[68].IN1
command_fifo_data[69] => command_fifo_data[69].IN1
command_fifo_data[70] => command_fifo_data[70].IN1
command_fifo_data[71] => command_fifo_data[71].IN1
command_fifo_data[72] => command_fifo_data[72].IN1
command_fifo_data[73] => command_fifo_data[73].IN1
command_fifo_data[74] => command_fifo_data[74].IN1
command_fifo_data[75] => command_fifo_data[75].IN1
command_fifo_data[76] => command_fifo_data[76].IN1
command_fifo_data[77] => command_fifo_data[77].IN1
command_fifo_data[78] => command_fifo_data[78].IN1
command_fifo_data[79] => command_fifo_data[79].IN1
command_fifo_data[80] => command_fifo_data[80].IN1
command_fifo_data[81] => command_fifo_data[81].IN1
command_fifo_data[82] => command_fifo_data[82].IN1
command_fifo_data[83] => command_fifo_data[83].IN1
command_fifo_data[84] => command_fifo_data[84].IN1
command_fifo_data[85] => command_fifo_data[85].IN1
command_fifo_data[86] => command_fifo_data[86].IN1
command_fifo_data[87] => command_fifo_data[87].IN1
command_fifo_data[88] => command_fifo_data[88].IN1
command_fifo_data[89] => command_fifo_data[89].IN1
command_fifo_data[90] => command_fifo_data[90].IN1
command_fifo_data[91] => command_fifo_data[91].IN1
command_fifo_data[92] => command_fifo_data[92].IN1
command_fifo_data[93] => command_fifo_data[93].IN1
command_fifo_data[94] => command_fifo_data[94].IN1
command_fifo_data[95] => command_fifo_data[95].IN1
command_fifo_data[96] => command_fifo_data[96].IN1
command_fifo_data[97] => command_fifo_data[97].IN1
command_fifo_data[98] => command_fifo_data[98].IN1
command_fifo_data[99] => command_fifo_data[99].IN1
command_fifo_data[100] => command_fifo_data[100].IN1
command_fifo_data[101] => command_fifo_data[101].IN1
command_fifo_data[102] => command_fifo_data[102].IN1
command_fifo_data[103] => command_fifo_data[103].IN1
command_fifo_rdreq => command_fifo_rdreq.IN1
command_fifo_wrreq => command_fifo_wrreq.IN1
reset => reset.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo
data[0] => scfifo_2c31:auto_generated.data[0]
data[1] => scfifo_2c31:auto_generated.data[1]
data[2] => scfifo_2c31:auto_generated.data[2]
data[3] => scfifo_2c31:auto_generated.data[3]
data[4] => scfifo_2c31:auto_generated.data[4]
data[5] => scfifo_2c31:auto_generated.data[5]
data[6] => scfifo_2c31:auto_generated.data[6]
data[7] => scfifo_2c31:auto_generated.data[7]
data[8] => scfifo_2c31:auto_generated.data[8]
data[9] => scfifo_2c31:auto_generated.data[9]
data[10] => scfifo_2c31:auto_generated.data[10]
data[11] => scfifo_2c31:auto_generated.data[11]
data[12] => scfifo_2c31:auto_generated.data[12]
data[13] => scfifo_2c31:auto_generated.data[13]
data[14] => scfifo_2c31:auto_generated.data[14]
data[15] => scfifo_2c31:auto_generated.data[15]
data[16] => scfifo_2c31:auto_generated.data[16]
data[17] => scfifo_2c31:auto_generated.data[17]
data[18] => scfifo_2c31:auto_generated.data[18]
data[19] => scfifo_2c31:auto_generated.data[19]
data[20] => scfifo_2c31:auto_generated.data[20]
data[21] => scfifo_2c31:auto_generated.data[21]
data[22] => scfifo_2c31:auto_generated.data[22]
data[23] => scfifo_2c31:auto_generated.data[23]
data[24] => scfifo_2c31:auto_generated.data[24]
data[25] => scfifo_2c31:auto_generated.data[25]
data[26] => scfifo_2c31:auto_generated.data[26]
data[27] => scfifo_2c31:auto_generated.data[27]
data[28] => scfifo_2c31:auto_generated.data[28]
data[29] => scfifo_2c31:auto_generated.data[29]
data[30] => scfifo_2c31:auto_generated.data[30]
data[31] => scfifo_2c31:auto_generated.data[31]
data[32] => scfifo_2c31:auto_generated.data[32]
data[33] => scfifo_2c31:auto_generated.data[33]
data[34] => scfifo_2c31:auto_generated.data[34]
data[35] => scfifo_2c31:auto_generated.data[35]
data[36] => scfifo_2c31:auto_generated.data[36]
data[37] => scfifo_2c31:auto_generated.data[37]
data[38] => scfifo_2c31:auto_generated.data[38]
data[39] => scfifo_2c31:auto_generated.data[39]
data[40] => scfifo_2c31:auto_generated.data[40]
data[41] => scfifo_2c31:auto_generated.data[41]
data[42] => scfifo_2c31:auto_generated.data[42]
data[43] => scfifo_2c31:auto_generated.data[43]
data[44] => scfifo_2c31:auto_generated.data[44]
data[45] => scfifo_2c31:auto_generated.data[45]
data[46] => scfifo_2c31:auto_generated.data[46]
data[47] => scfifo_2c31:auto_generated.data[47]
data[48] => scfifo_2c31:auto_generated.data[48]
data[49] => scfifo_2c31:auto_generated.data[49]
data[50] => scfifo_2c31:auto_generated.data[50]
data[51] => scfifo_2c31:auto_generated.data[51]
data[52] => scfifo_2c31:auto_generated.data[52]
data[53] => scfifo_2c31:auto_generated.data[53]
data[54] => scfifo_2c31:auto_generated.data[54]
data[55] => scfifo_2c31:auto_generated.data[55]
data[56] => scfifo_2c31:auto_generated.data[56]
data[57] => scfifo_2c31:auto_generated.data[57]
data[58] => scfifo_2c31:auto_generated.data[58]
data[59] => scfifo_2c31:auto_generated.data[59]
data[60] => scfifo_2c31:auto_generated.data[60]
data[61] => scfifo_2c31:auto_generated.data[61]
data[62] => scfifo_2c31:auto_generated.data[62]
data[63] => scfifo_2c31:auto_generated.data[63]
data[64] => scfifo_2c31:auto_generated.data[64]
data[65] => scfifo_2c31:auto_generated.data[65]
data[66] => scfifo_2c31:auto_generated.data[66]
data[67] => scfifo_2c31:auto_generated.data[67]
data[68] => scfifo_2c31:auto_generated.data[68]
data[69] => scfifo_2c31:auto_generated.data[69]
data[70] => scfifo_2c31:auto_generated.data[70]
data[71] => scfifo_2c31:auto_generated.data[71]
data[72] => scfifo_2c31:auto_generated.data[72]
data[73] => scfifo_2c31:auto_generated.data[73]
data[74] => scfifo_2c31:auto_generated.data[74]
data[75] => scfifo_2c31:auto_generated.data[75]
data[76] => scfifo_2c31:auto_generated.data[76]
data[77] => scfifo_2c31:auto_generated.data[77]
data[78] => scfifo_2c31:auto_generated.data[78]
data[79] => scfifo_2c31:auto_generated.data[79]
data[80] => scfifo_2c31:auto_generated.data[80]
data[81] => scfifo_2c31:auto_generated.data[81]
data[82] => scfifo_2c31:auto_generated.data[82]
data[83] => scfifo_2c31:auto_generated.data[83]
data[84] => scfifo_2c31:auto_generated.data[84]
data[85] => scfifo_2c31:auto_generated.data[85]
data[86] => scfifo_2c31:auto_generated.data[86]
data[87] => scfifo_2c31:auto_generated.data[87]
data[88] => scfifo_2c31:auto_generated.data[88]
data[89] => scfifo_2c31:auto_generated.data[89]
data[90] => scfifo_2c31:auto_generated.data[90]
data[91] => scfifo_2c31:auto_generated.data[91]
data[92] => scfifo_2c31:auto_generated.data[92]
data[93] => scfifo_2c31:auto_generated.data[93]
data[94] => scfifo_2c31:auto_generated.data[94]
data[95] => scfifo_2c31:auto_generated.data[95]
data[96] => scfifo_2c31:auto_generated.data[96]
data[97] => scfifo_2c31:auto_generated.data[97]
data[98] => scfifo_2c31:auto_generated.data[98]
data[99] => scfifo_2c31:auto_generated.data[99]
data[100] => scfifo_2c31:auto_generated.data[100]
data[101] => scfifo_2c31:auto_generated.data[101]
data[102] => scfifo_2c31:auto_generated.data[102]
data[103] => scfifo_2c31:auto_generated.data[103]
wrreq => scfifo_2c31:auto_generated.wrreq
rdreq => scfifo_2c31:auto_generated.rdreq
clock => scfifo_2c31:auto_generated.clock
aclr => scfifo_2c31:auto_generated.aclr
sclr => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated
aclr => a_dpfifo_9i31:dpfifo.aclr
clock => a_dpfifo_9i31:dpfifo.clock
data[0] => a_dpfifo_9i31:dpfifo.data[0]
data[1] => a_dpfifo_9i31:dpfifo.data[1]
data[2] => a_dpfifo_9i31:dpfifo.data[2]
data[3] => a_dpfifo_9i31:dpfifo.data[3]
data[4] => a_dpfifo_9i31:dpfifo.data[4]
data[5] => a_dpfifo_9i31:dpfifo.data[5]
data[6] => a_dpfifo_9i31:dpfifo.data[6]
data[7] => a_dpfifo_9i31:dpfifo.data[7]
data[8] => a_dpfifo_9i31:dpfifo.data[8]
data[9] => a_dpfifo_9i31:dpfifo.data[9]
data[10] => a_dpfifo_9i31:dpfifo.data[10]
data[11] => a_dpfifo_9i31:dpfifo.data[11]
data[12] => a_dpfifo_9i31:dpfifo.data[12]
data[13] => a_dpfifo_9i31:dpfifo.data[13]
data[14] => a_dpfifo_9i31:dpfifo.data[14]
data[15] => a_dpfifo_9i31:dpfifo.data[15]
data[16] => a_dpfifo_9i31:dpfifo.data[16]
data[17] => a_dpfifo_9i31:dpfifo.data[17]
data[18] => a_dpfifo_9i31:dpfifo.data[18]
data[19] => a_dpfifo_9i31:dpfifo.data[19]
data[20] => a_dpfifo_9i31:dpfifo.data[20]
data[21] => a_dpfifo_9i31:dpfifo.data[21]
data[22] => a_dpfifo_9i31:dpfifo.data[22]
data[23] => a_dpfifo_9i31:dpfifo.data[23]
data[24] => a_dpfifo_9i31:dpfifo.data[24]
data[25] => a_dpfifo_9i31:dpfifo.data[25]
data[26] => a_dpfifo_9i31:dpfifo.data[26]
data[27] => a_dpfifo_9i31:dpfifo.data[27]
data[28] => a_dpfifo_9i31:dpfifo.data[28]
data[29] => a_dpfifo_9i31:dpfifo.data[29]
data[30] => a_dpfifo_9i31:dpfifo.data[30]
data[31] => a_dpfifo_9i31:dpfifo.data[31]
data[32] => a_dpfifo_9i31:dpfifo.data[32]
data[33] => a_dpfifo_9i31:dpfifo.data[33]
data[34] => a_dpfifo_9i31:dpfifo.data[34]
data[35] => a_dpfifo_9i31:dpfifo.data[35]
data[36] => a_dpfifo_9i31:dpfifo.data[36]
data[37] => a_dpfifo_9i31:dpfifo.data[37]
data[38] => a_dpfifo_9i31:dpfifo.data[38]
data[39] => a_dpfifo_9i31:dpfifo.data[39]
data[40] => a_dpfifo_9i31:dpfifo.data[40]
data[41] => a_dpfifo_9i31:dpfifo.data[41]
data[42] => a_dpfifo_9i31:dpfifo.data[42]
data[43] => a_dpfifo_9i31:dpfifo.data[43]
data[44] => a_dpfifo_9i31:dpfifo.data[44]
data[45] => a_dpfifo_9i31:dpfifo.data[45]
data[46] => a_dpfifo_9i31:dpfifo.data[46]
data[47] => a_dpfifo_9i31:dpfifo.data[47]
data[48] => a_dpfifo_9i31:dpfifo.data[48]
data[49] => a_dpfifo_9i31:dpfifo.data[49]
data[50] => a_dpfifo_9i31:dpfifo.data[50]
data[51] => a_dpfifo_9i31:dpfifo.data[51]
data[52] => a_dpfifo_9i31:dpfifo.data[52]
data[53] => a_dpfifo_9i31:dpfifo.data[53]
data[54] => a_dpfifo_9i31:dpfifo.data[54]
data[55] => a_dpfifo_9i31:dpfifo.data[55]
data[56] => a_dpfifo_9i31:dpfifo.data[56]
data[57] => a_dpfifo_9i31:dpfifo.data[57]
data[58] => a_dpfifo_9i31:dpfifo.data[58]
data[59] => a_dpfifo_9i31:dpfifo.data[59]
data[60] => a_dpfifo_9i31:dpfifo.data[60]
data[61] => a_dpfifo_9i31:dpfifo.data[61]
data[62] => a_dpfifo_9i31:dpfifo.data[62]
data[63] => a_dpfifo_9i31:dpfifo.data[63]
data[64] => a_dpfifo_9i31:dpfifo.data[64]
data[65] => a_dpfifo_9i31:dpfifo.data[65]
data[66] => a_dpfifo_9i31:dpfifo.data[66]
data[67] => a_dpfifo_9i31:dpfifo.data[67]
data[68] => a_dpfifo_9i31:dpfifo.data[68]
data[69] => a_dpfifo_9i31:dpfifo.data[69]
data[70] => a_dpfifo_9i31:dpfifo.data[70]
data[71] => a_dpfifo_9i31:dpfifo.data[71]
data[72] => a_dpfifo_9i31:dpfifo.data[72]
data[73] => a_dpfifo_9i31:dpfifo.data[73]
data[74] => a_dpfifo_9i31:dpfifo.data[74]
data[75] => a_dpfifo_9i31:dpfifo.data[75]
data[76] => a_dpfifo_9i31:dpfifo.data[76]
data[77] => a_dpfifo_9i31:dpfifo.data[77]
data[78] => a_dpfifo_9i31:dpfifo.data[78]
data[79] => a_dpfifo_9i31:dpfifo.data[79]
data[80] => a_dpfifo_9i31:dpfifo.data[80]
data[81] => a_dpfifo_9i31:dpfifo.data[81]
data[82] => a_dpfifo_9i31:dpfifo.data[82]
data[83] => a_dpfifo_9i31:dpfifo.data[83]
data[84] => a_dpfifo_9i31:dpfifo.data[84]
data[85] => a_dpfifo_9i31:dpfifo.data[85]
data[86] => a_dpfifo_9i31:dpfifo.data[86]
data[87] => a_dpfifo_9i31:dpfifo.data[87]
data[88] => a_dpfifo_9i31:dpfifo.data[88]
data[89] => a_dpfifo_9i31:dpfifo.data[89]
data[90] => a_dpfifo_9i31:dpfifo.data[90]
data[91] => a_dpfifo_9i31:dpfifo.data[91]
data[92] => a_dpfifo_9i31:dpfifo.data[92]
data[93] => a_dpfifo_9i31:dpfifo.data[93]
data[94] => a_dpfifo_9i31:dpfifo.data[94]
data[95] => a_dpfifo_9i31:dpfifo.data[95]
data[96] => a_dpfifo_9i31:dpfifo.data[96]
data[97] => a_dpfifo_9i31:dpfifo.data[97]
data[98] => a_dpfifo_9i31:dpfifo.data[98]
data[99] => a_dpfifo_9i31:dpfifo.data[99]
data[100] => a_dpfifo_9i31:dpfifo.data[100]
data[101] => a_dpfifo_9i31:dpfifo.data[101]
data[102] => a_dpfifo_9i31:dpfifo.data[102]
data[103] => a_dpfifo_9i31:dpfifo.data[103]
rdreq => a_dpfifo_9i31:dpfifo.rreq
wrreq => a_dpfifo_9i31:dpfifo.wreq


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[0].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_vm7:usedw_counter.aclr
aclr => cntr_jmb:wr_ptr.aclr
clock => altsyncram_qsd1:FIFOram.clock0
clock => altsyncram_qsd1:FIFOram.clock1
clock => cntr_vm7:usedw_counter.clock
clock => cntr_jmb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_qsd1:FIFOram.data_a[0]
data[1] => altsyncram_qsd1:FIFOram.data_a[1]
data[2] => altsyncram_qsd1:FIFOram.data_a[2]
data[3] => altsyncram_qsd1:FIFOram.data_a[3]
data[4] => altsyncram_qsd1:FIFOram.data_a[4]
data[5] => altsyncram_qsd1:FIFOram.data_a[5]
data[6] => altsyncram_qsd1:FIFOram.data_a[6]
data[7] => altsyncram_qsd1:FIFOram.data_a[7]
data[8] => altsyncram_qsd1:FIFOram.data_a[8]
data[9] => altsyncram_qsd1:FIFOram.data_a[9]
data[10] => altsyncram_qsd1:FIFOram.data_a[10]
data[11] => altsyncram_qsd1:FIFOram.data_a[11]
data[12] => altsyncram_qsd1:FIFOram.data_a[12]
data[13] => altsyncram_qsd1:FIFOram.data_a[13]
data[14] => altsyncram_qsd1:FIFOram.data_a[14]
data[15] => altsyncram_qsd1:FIFOram.data_a[15]
data[16] => altsyncram_qsd1:FIFOram.data_a[16]
data[17] => altsyncram_qsd1:FIFOram.data_a[17]
data[18] => altsyncram_qsd1:FIFOram.data_a[18]
data[19] => altsyncram_qsd1:FIFOram.data_a[19]
data[20] => altsyncram_qsd1:FIFOram.data_a[20]
data[21] => altsyncram_qsd1:FIFOram.data_a[21]
data[22] => altsyncram_qsd1:FIFOram.data_a[22]
data[23] => altsyncram_qsd1:FIFOram.data_a[23]
data[24] => altsyncram_qsd1:FIFOram.data_a[24]
data[25] => altsyncram_qsd1:FIFOram.data_a[25]
data[26] => altsyncram_qsd1:FIFOram.data_a[26]
data[27] => altsyncram_qsd1:FIFOram.data_a[27]
data[28] => altsyncram_qsd1:FIFOram.data_a[28]
data[29] => altsyncram_qsd1:FIFOram.data_a[29]
data[30] => altsyncram_qsd1:FIFOram.data_a[30]
data[31] => altsyncram_qsd1:FIFOram.data_a[31]
data[32] => altsyncram_qsd1:FIFOram.data_a[32]
data[33] => altsyncram_qsd1:FIFOram.data_a[33]
data[34] => altsyncram_qsd1:FIFOram.data_a[34]
data[35] => altsyncram_qsd1:FIFOram.data_a[35]
data[36] => altsyncram_qsd1:FIFOram.data_a[36]
data[37] => altsyncram_qsd1:FIFOram.data_a[37]
data[38] => altsyncram_qsd1:FIFOram.data_a[38]
data[39] => altsyncram_qsd1:FIFOram.data_a[39]
data[40] => altsyncram_qsd1:FIFOram.data_a[40]
data[41] => altsyncram_qsd1:FIFOram.data_a[41]
data[42] => altsyncram_qsd1:FIFOram.data_a[42]
data[43] => altsyncram_qsd1:FIFOram.data_a[43]
data[44] => altsyncram_qsd1:FIFOram.data_a[44]
data[45] => altsyncram_qsd1:FIFOram.data_a[45]
data[46] => altsyncram_qsd1:FIFOram.data_a[46]
data[47] => altsyncram_qsd1:FIFOram.data_a[47]
data[48] => altsyncram_qsd1:FIFOram.data_a[48]
data[49] => altsyncram_qsd1:FIFOram.data_a[49]
data[50] => altsyncram_qsd1:FIFOram.data_a[50]
data[51] => altsyncram_qsd1:FIFOram.data_a[51]
data[52] => altsyncram_qsd1:FIFOram.data_a[52]
data[53] => altsyncram_qsd1:FIFOram.data_a[53]
data[54] => altsyncram_qsd1:FIFOram.data_a[54]
data[55] => altsyncram_qsd1:FIFOram.data_a[55]
data[56] => altsyncram_qsd1:FIFOram.data_a[56]
data[57] => altsyncram_qsd1:FIFOram.data_a[57]
data[58] => altsyncram_qsd1:FIFOram.data_a[58]
data[59] => altsyncram_qsd1:FIFOram.data_a[59]
data[60] => altsyncram_qsd1:FIFOram.data_a[60]
data[61] => altsyncram_qsd1:FIFOram.data_a[61]
data[62] => altsyncram_qsd1:FIFOram.data_a[62]
data[63] => altsyncram_qsd1:FIFOram.data_a[63]
data[64] => altsyncram_qsd1:FIFOram.data_a[64]
data[65] => altsyncram_qsd1:FIFOram.data_a[65]
data[66] => altsyncram_qsd1:FIFOram.data_a[66]
data[67] => altsyncram_qsd1:FIFOram.data_a[67]
data[68] => altsyncram_qsd1:FIFOram.data_a[68]
data[69] => altsyncram_qsd1:FIFOram.data_a[69]
data[70] => altsyncram_qsd1:FIFOram.data_a[70]
data[71] => altsyncram_qsd1:FIFOram.data_a[71]
data[72] => altsyncram_qsd1:FIFOram.data_a[72]
data[73] => altsyncram_qsd1:FIFOram.data_a[73]
data[74] => altsyncram_qsd1:FIFOram.data_a[74]
data[75] => altsyncram_qsd1:FIFOram.data_a[75]
data[76] => altsyncram_qsd1:FIFOram.data_a[76]
data[77] => altsyncram_qsd1:FIFOram.data_a[77]
data[78] => altsyncram_qsd1:FIFOram.data_a[78]
data[79] => altsyncram_qsd1:FIFOram.data_a[79]
data[80] => altsyncram_qsd1:FIFOram.data_a[80]
data[81] => altsyncram_qsd1:FIFOram.data_a[81]
data[82] => altsyncram_qsd1:FIFOram.data_a[82]
data[83] => altsyncram_qsd1:FIFOram.data_a[83]
data[84] => altsyncram_qsd1:FIFOram.data_a[84]
data[85] => altsyncram_qsd1:FIFOram.data_a[85]
data[86] => altsyncram_qsd1:FIFOram.data_a[86]
data[87] => altsyncram_qsd1:FIFOram.data_a[87]
data[88] => altsyncram_qsd1:FIFOram.data_a[88]
data[89] => altsyncram_qsd1:FIFOram.data_a[89]
data[90] => altsyncram_qsd1:FIFOram.data_a[90]
data[91] => altsyncram_qsd1:FIFOram.data_a[91]
data[92] => altsyncram_qsd1:FIFOram.data_a[92]
data[93] => altsyncram_qsd1:FIFOram.data_a[93]
data[94] => altsyncram_qsd1:FIFOram.data_a[94]
data[95] => altsyncram_qsd1:FIFOram.data_a[95]
data[96] => altsyncram_qsd1:FIFOram.data_a[96]
data[97] => altsyncram_qsd1:FIFOram.data_a[97]
data[98] => altsyncram_qsd1:FIFOram.data_a[98]
data[99] => altsyncram_qsd1:FIFOram.data_a[99]
data[100] => altsyncram_qsd1:FIFOram.data_a[100]
data[101] => altsyncram_qsd1:FIFOram.data_a[101]
data[102] => altsyncram_qsd1:FIFOram.data_a[102]
data[103] => altsyncram_qsd1:FIFOram.data_a[103]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_vm7:usedw_counter.sclr
sclr => cntr_jmb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[0] => ram_block1a66.PORTBADDR
address_b[0] => ram_block1a67.PORTBADDR
address_b[0] => ram_block1a68.PORTBADDR
address_b[0] => ram_block1a69.PORTBADDR
address_b[0] => ram_block1a70.PORTBADDR
address_b[0] => ram_block1a71.PORTBADDR
address_b[0] => ram_block1a72.PORTBADDR
address_b[0] => ram_block1a73.PORTBADDR
address_b[0] => ram_block1a74.PORTBADDR
address_b[0] => ram_block1a75.PORTBADDR
address_b[0] => ram_block1a76.PORTBADDR
address_b[0] => ram_block1a77.PORTBADDR
address_b[0] => ram_block1a78.PORTBADDR
address_b[0] => ram_block1a79.PORTBADDR
address_b[0] => ram_block1a80.PORTBADDR
address_b[0] => ram_block1a81.PORTBADDR
address_b[0] => ram_block1a82.PORTBADDR
address_b[0] => ram_block1a83.PORTBADDR
address_b[0] => ram_block1a84.PORTBADDR
address_b[0] => ram_block1a85.PORTBADDR
address_b[0] => ram_block1a86.PORTBADDR
address_b[0] => ram_block1a87.PORTBADDR
address_b[0] => ram_block1a88.PORTBADDR
address_b[0] => ram_block1a89.PORTBADDR
address_b[0] => ram_block1a90.PORTBADDR
address_b[0] => ram_block1a91.PORTBADDR
address_b[0] => ram_block1a92.PORTBADDR
address_b[0] => ram_block1a93.PORTBADDR
address_b[0] => ram_block1a94.PORTBADDR
address_b[0] => ram_block1a95.PORTBADDR
address_b[0] => ram_block1a96.PORTBADDR
address_b[0] => ram_block1a97.PORTBADDR
address_b[0] => ram_block1a98.PORTBADDR
address_b[0] => ram_block1a99.PORTBADDR
address_b[0] => ram_block1a100.PORTBADDR
address_b[0] => ram_block1a101.PORTBADDR
address_b[0] => ram_block1a102.PORTBADDR
address_b[0] => ram_block1a103.PORTBADDR
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clock1 => ram_block1a64.CLK1
clock1 => ram_block1a65.CLK1
clock1 => ram_block1a66.CLK1
clock1 => ram_block1a67.CLK1
clock1 => ram_block1a68.CLK1
clock1 => ram_block1a69.CLK1
clock1 => ram_block1a70.CLK1
clock1 => ram_block1a71.CLK1
clock1 => ram_block1a72.CLK1
clock1 => ram_block1a73.CLK1
clock1 => ram_block1a74.CLK1
clock1 => ram_block1a75.CLK1
clock1 => ram_block1a76.CLK1
clock1 => ram_block1a77.CLK1
clock1 => ram_block1a78.CLK1
clock1 => ram_block1a79.CLK1
clock1 => ram_block1a80.CLK1
clock1 => ram_block1a81.CLK1
clock1 => ram_block1a82.CLK1
clock1 => ram_block1a83.CLK1
clock1 => ram_block1a84.CLK1
clock1 => ram_block1a85.CLK1
clock1 => ram_block1a86.CLK1
clock1 => ram_block1a87.CLK1
clock1 => ram_block1a88.CLK1
clock1 => ram_block1a89.CLK1
clock1 => ram_block1a90.CLK1
clock1 => ram_block1a91.CLK1
clock1 => ram_block1a92.CLK1
clock1 => ram_block1a93.CLK1
clock1 => ram_block1a94.CLK1
clock1 => ram_block1a95.CLK1
clock1 => ram_block1a96.CLK1
clock1 => ram_block1a97.CLK1
clock1 => ram_block1a98.CLK1
clock1 => ram_block1a99.CLK1
clock1 => ram_block1a100.CLK1
clock1 => ram_block1a101.CLK1
clock1 => ram_block1a102.CLK1
clock1 => ram_block1a103.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
clocken1 => ram_block1a46.ENA1
clocken1 => ram_block1a47.ENA1
clocken1 => ram_block1a48.ENA1
clocken1 => ram_block1a49.ENA1
clocken1 => ram_block1a50.ENA1
clocken1 => ram_block1a51.ENA1
clocken1 => ram_block1a52.ENA1
clocken1 => ram_block1a53.ENA1
clocken1 => ram_block1a54.ENA1
clocken1 => ram_block1a55.ENA1
clocken1 => ram_block1a56.ENA1
clocken1 => ram_block1a57.ENA1
clocken1 => ram_block1a58.ENA1
clocken1 => ram_block1a59.ENA1
clocken1 => ram_block1a60.ENA1
clocken1 => ram_block1a61.ENA1
clocken1 => ram_block1a62.ENA1
clocken1 => ram_block1a63.ENA1
clocken1 => ram_block1a64.ENA1
clocken1 => ram_block1a65.ENA1
clocken1 => ram_block1a66.ENA1
clocken1 => ram_block1a67.ENA1
clocken1 => ram_block1a68.ENA1
clocken1 => ram_block1a69.ENA1
clocken1 => ram_block1a70.ENA1
clocken1 => ram_block1a71.ENA1
clocken1 => ram_block1a72.ENA1
clocken1 => ram_block1a73.ENA1
clocken1 => ram_block1a74.ENA1
clocken1 => ram_block1a75.ENA1
clocken1 => ram_block1a76.ENA1
clocken1 => ram_block1a77.ENA1
clocken1 => ram_block1a78.ENA1
clocken1 => ram_block1a79.ENA1
clocken1 => ram_block1a80.ENA1
clocken1 => ram_block1a81.ENA1
clocken1 => ram_block1a82.ENA1
clocken1 => ram_block1a83.ENA1
clocken1 => ram_block1a84.ENA1
clocken1 => ram_block1a85.ENA1
clocken1 => ram_block1a86.ENA1
clocken1 => ram_block1a87.ENA1
clocken1 => ram_block1a88.ENA1
clocken1 => ram_block1a89.ENA1
clocken1 => ram_block1a90.ENA1
clocken1 => ram_block1a91.ENA1
clocken1 => ram_block1a92.ENA1
clocken1 => ram_block1a93.ENA1
clocken1 => ram_block1a94.ENA1
clocken1 => ram_block1a95.ENA1
clocken1 => ram_block1a96.ENA1
clocken1 => ram_block1a97.ENA1
clocken1 => ram_block1a98.ENA1
clocken1 => ram_block1a99.ENA1
clocken1 => ram_block1a100.ENA1
clocken1 => ram_block1a101.ENA1
clocken1 => ram_block1a102.ENA1
clocken1 => ram_block1a103.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_a[64] => ram_block1a64.PORTADATAIN
data_a[65] => ram_block1a65.PORTADATAIN
data_a[66] => ram_block1a66.PORTADATAIN
data_a[67] => ram_block1a67.PORTADATAIN
data_a[68] => ram_block1a68.PORTADATAIN
data_a[69] => ram_block1a69.PORTADATAIN
data_a[70] => ram_block1a70.PORTADATAIN
data_a[71] => ram_block1a71.PORTADATAIN
data_a[72] => ram_block1a72.PORTADATAIN
data_a[73] => ram_block1a73.PORTADATAIN
data_a[74] => ram_block1a74.PORTADATAIN
data_a[75] => ram_block1a75.PORTADATAIN
data_a[76] => ram_block1a76.PORTADATAIN
data_a[77] => ram_block1a77.PORTADATAIN
data_a[78] => ram_block1a78.PORTADATAIN
data_a[79] => ram_block1a79.PORTADATAIN
data_a[80] => ram_block1a80.PORTADATAIN
data_a[81] => ram_block1a81.PORTADATAIN
data_a[82] => ram_block1a82.PORTADATAIN
data_a[83] => ram_block1a83.PORTADATAIN
data_a[84] => ram_block1a84.PORTADATAIN
data_a[85] => ram_block1a85.PORTADATAIN
data_a[86] => ram_block1a86.PORTADATAIN
data_a[87] => ram_block1a87.PORTADATAIN
data_a[88] => ram_block1a88.PORTADATAIN
data_a[89] => ram_block1a89.PORTADATAIN
data_a[90] => ram_block1a90.PORTADATAIN
data_a[91] => ram_block1a91.PORTADATAIN
data_a[92] => ram_block1a92.PORTADATAIN
data_a[93] => ram_block1a93.PORTADATAIN
data_a[94] => ram_block1a94.PORTADATAIN
data_a[95] => ram_block1a95.PORTADATAIN
data_a[96] => ram_block1a96.PORTADATAIN
data_a[97] => ram_block1a97.PORTADATAIN
data_a[98] => ram_block1a98.PORTADATAIN
data_a[99] => ram_block1a99.PORTADATAIN
data_a[100] => ram_block1a100.PORTADATAIN
data_a[101] => ram_block1a101.PORTADATAIN
data_a[102] => ram_block1a102.PORTADATAIN
data_a[103] => ram_block1a103.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a64.PORTAWE
wren_a => ram_block1a65.PORTAWE
wren_a => ram_block1a66.PORTAWE
wren_a => ram_block1a67.PORTAWE
wren_a => ram_block1a68.PORTAWE
wren_a => ram_block1a69.PORTAWE
wren_a => ram_block1a70.PORTAWE
wren_a => ram_block1a71.PORTAWE
wren_a => ram_block1a72.PORTAWE
wren_a => ram_block1a73.PORTAWE
wren_a => ram_block1a74.PORTAWE
wren_a => ram_block1a75.PORTAWE
wren_a => ram_block1a76.PORTAWE
wren_a => ram_block1a77.PORTAWE
wren_a => ram_block1a78.PORTAWE
wren_a => ram_block1a79.PORTAWE
wren_a => ram_block1a80.PORTAWE
wren_a => ram_block1a81.PORTAWE
wren_a => ram_block1a82.PORTAWE
wren_a => ram_block1a83.PORTAWE
wren_a => ram_block1a84.PORTAWE
wren_a => ram_block1a85.PORTAWE
wren_a => ram_block1a86.PORTAWE
wren_a => ram_block1a87.PORTAWE
wren_a => ram_block1a88.PORTAWE
wren_a => ram_block1a89.PORTAWE
wren_a => ram_block1a90.PORTAWE
wren_a => ram_block1a91.PORTAWE
wren_a => ram_block1a92.PORTAWE
wren_a => ram_block1a93.PORTAWE
wren_a => ram_block1a94.PORTAWE
wren_a => ram_block1a95.PORTAWE
wren_a => ram_block1a96.PORTAWE
wren_a => ram_block1a97.PORTAWE
wren_a => ram_block1a98.PORTAWE
wren_a => ram_block1a99.PORTAWE
wren_a => ram_block1a100.PORTAWE
wren_a => ram_block1a101.PORTAWE
wren_a => ram_block1a102.PORTAWE
wren_a => ram_block1a103.PORTAWE


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|cmpr_5r8:almost_full_comparer
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|cntr_vm7:usedw_counter
aclr => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|cntr_jmb:wr_ptr
aclr => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo
clk => clk.IN1
desc_address_fifo_data[0] => desc_address_fifo_data[0].IN1
desc_address_fifo_data[1] => desc_address_fifo_data[1].IN1
desc_address_fifo_data[2] => desc_address_fifo_data[2].IN1
desc_address_fifo_data[3] => desc_address_fifo_data[3].IN1
desc_address_fifo_data[4] => desc_address_fifo_data[4].IN1
desc_address_fifo_data[5] => desc_address_fifo_data[5].IN1
desc_address_fifo_data[6] => desc_address_fifo_data[6].IN1
desc_address_fifo_data[7] => desc_address_fifo_data[7].IN1
desc_address_fifo_data[8] => desc_address_fifo_data[8].IN1
desc_address_fifo_data[9] => desc_address_fifo_data[9].IN1
desc_address_fifo_data[10] => desc_address_fifo_data[10].IN1
desc_address_fifo_data[11] => desc_address_fifo_data[11].IN1
desc_address_fifo_data[12] => desc_address_fifo_data[12].IN1
desc_address_fifo_data[13] => desc_address_fifo_data[13].IN1
desc_address_fifo_data[14] => desc_address_fifo_data[14].IN1
desc_address_fifo_data[15] => desc_address_fifo_data[15].IN1
desc_address_fifo_data[16] => desc_address_fifo_data[16].IN1
desc_address_fifo_data[17] => desc_address_fifo_data[17].IN1
desc_address_fifo_data[18] => desc_address_fifo_data[18].IN1
desc_address_fifo_data[19] => desc_address_fifo_data[19].IN1
desc_address_fifo_data[20] => desc_address_fifo_data[20].IN1
desc_address_fifo_data[21] => desc_address_fifo_data[21].IN1
desc_address_fifo_data[22] => desc_address_fifo_data[22].IN1
desc_address_fifo_data[23] => desc_address_fifo_data[23].IN1
desc_address_fifo_data[24] => desc_address_fifo_data[24].IN1
desc_address_fifo_data[25] => desc_address_fifo_data[25].IN1
desc_address_fifo_data[26] => desc_address_fifo_data[26].IN1
desc_address_fifo_data[27] => desc_address_fifo_data[27].IN1
desc_address_fifo_data[28] => desc_address_fifo_data[28].IN1
desc_address_fifo_data[29] => desc_address_fifo_data[29].IN1
desc_address_fifo_data[30] => desc_address_fifo_data[30].IN1
desc_address_fifo_data[31] => desc_address_fifo_data[31].IN1
desc_address_fifo_rdreq => desc_address_fifo_rdreq.IN1
desc_address_fifo_wrreq => desc_address_fifo_wrreq.IN1
reset => reset.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo
data[0] => a_fffifo:subfifo.data[0]
data[1] => a_fffifo:subfifo.data[1]
data[2] => a_fffifo:subfifo.data[2]
data[3] => a_fffifo:subfifo.data[3]
data[4] => a_fffifo:subfifo.data[4]
data[5] => a_fffifo:subfifo.data[5]
data[6] => a_fffifo:subfifo.data[6]
data[7] => a_fffifo:subfifo.data[7]
data[8] => a_fffifo:subfifo.data[8]
data[9] => a_fffifo:subfifo.data[9]
data[10] => a_fffifo:subfifo.data[10]
data[11] => a_fffifo:subfifo.data[11]
data[12] => a_fffifo:subfifo.data[12]
data[13] => a_fffifo:subfifo.data[13]
data[14] => a_fffifo:subfifo.data[14]
data[15] => a_fffifo:subfifo.data[15]
data[16] => a_fffifo:subfifo.data[16]
data[17] => a_fffifo:subfifo.data[17]
data[18] => a_fffifo:subfifo.data[18]
data[19] => a_fffifo:subfifo.data[19]
data[20] => a_fffifo:subfifo.data[20]
data[21] => a_fffifo:subfifo.data[21]
data[22] => a_fffifo:subfifo.data[22]
data[23] => a_fffifo:subfifo.data[23]
data[24] => a_fffifo:subfifo.data[24]
data[25] => a_fffifo:subfifo.data[25]
data[26] => a_fffifo:subfifo.data[26]
data[27] => a_fffifo:subfifo.data[27]
data[28] => a_fffifo:subfifo.data[28]
data[29] => a_fffifo:subfifo.data[29]
data[30] => a_fffifo:subfifo.data[30]
data[31] => a_fffifo:subfifo.data[31]
wrreq => a_fffifo:subfifo.wreq
rdreq => a_fffifo:subfifo.rreq
clock => a_fffifo:subfifo.clock
aclr => a_fffifo:subfifo.aclr
sclr => a_fffifo:subfifo.sclr


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo
data[0] => lpm_ff:last_data_node[1].data[0]
data[1] => lpm_ff:last_data_node[1].data[1]
data[2] => lpm_ff:last_data_node[1].data[2]
data[3] => lpm_ff:last_data_node[1].data[3]
data[4] => lpm_ff:last_data_node[1].data[4]
data[5] => lpm_ff:last_data_node[1].data[5]
data[6] => lpm_ff:last_data_node[1].data[6]
data[7] => lpm_ff:last_data_node[1].data[7]
data[8] => lpm_ff:last_data_node[1].data[8]
data[9] => lpm_ff:last_data_node[1].data[9]
data[10] => lpm_ff:last_data_node[1].data[10]
data[11] => lpm_ff:last_data_node[1].data[11]
data[12] => lpm_ff:last_data_node[1].data[12]
data[13] => lpm_ff:last_data_node[1].data[13]
data[14] => lpm_ff:last_data_node[1].data[14]
data[15] => lpm_ff:last_data_node[1].data[15]
data[16] => lpm_ff:last_data_node[1].data[16]
data[17] => lpm_ff:last_data_node[1].data[17]
data[18] => lpm_ff:last_data_node[1].data[18]
data[19] => lpm_ff:last_data_node[1].data[19]
data[20] => lpm_ff:last_data_node[1].data[20]
data[21] => lpm_ff:last_data_node[1].data[21]
data[22] => lpm_ff:last_data_node[1].data[22]
data[23] => lpm_ff:last_data_node[1].data[23]
data[24] => lpm_ff:last_data_node[1].data[24]
data[25] => lpm_ff:last_data_node[1].data[25]
data[26] => lpm_ff:last_data_node[1].data[26]
data[27] => lpm_ff:last_data_node[1].data[27]
data[28] => lpm_ff:last_data_node[1].data[28]
data[29] => lpm_ff:last_data_node[1].data[29]
data[30] => lpm_ff:last_data_node[1].data[30]
data[31] => lpm_ff:last_data_node[1].data[31]
wreq => valid_wreq.IN0
wreq => a_fefifo:fifo_state.wreq
rreq => valid_rreq.IN0
rreq => a_fefifo:fifo_state.rreq
clock => lpm_ff:last_data_node[1].clock
clock => lpm_ff:last_data_node[0].clock
clock => lpm_counter:rd_ptr.clock
clock => lpm_ff:output_buffer.clock
clock => a_fefifo:fifo_state.clock
aclr => a_fefifo:fifo_state.aclr
aclr => lpm_ff:last_data_node[1].aclr
aclr => lpm_ff:last_data_node[0].aclr
aclr => lpm_counter:rd_ptr.aclr
aclr => lpm_ff:output_buffer.aclr
sclr => lpm_counter:rd_ptr.sclr
sclr => a_fefifo:fifo_state.sclr
threshlevel[0] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[31].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[31].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
data[0][0] => mux_irc:auto_generated.data[0]
data[0][1] => mux_irc:auto_generated.data[1]
data[0][2] => mux_irc:auto_generated.data[2]
data[0][3] => mux_irc:auto_generated.data[3]
data[0][4] => mux_irc:auto_generated.data[4]
data[0][5] => mux_irc:auto_generated.data[5]
data[0][6] => mux_irc:auto_generated.data[6]
data[0][7] => mux_irc:auto_generated.data[7]
data[0][8] => mux_irc:auto_generated.data[8]
data[0][9] => mux_irc:auto_generated.data[9]
data[0][10] => mux_irc:auto_generated.data[10]
data[0][11] => mux_irc:auto_generated.data[11]
data[0][12] => mux_irc:auto_generated.data[12]
data[0][13] => mux_irc:auto_generated.data[13]
data[0][14] => mux_irc:auto_generated.data[14]
data[0][15] => mux_irc:auto_generated.data[15]
data[0][16] => mux_irc:auto_generated.data[16]
data[0][17] => mux_irc:auto_generated.data[17]
data[0][18] => mux_irc:auto_generated.data[18]
data[0][19] => mux_irc:auto_generated.data[19]
data[0][20] => mux_irc:auto_generated.data[20]
data[0][21] => mux_irc:auto_generated.data[21]
data[0][22] => mux_irc:auto_generated.data[22]
data[0][23] => mux_irc:auto_generated.data[23]
data[0][24] => mux_irc:auto_generated.data[24]
data[0][25] => mux_irc:auto_generated.data[25]
data[0][26] => mux_irc:auto_generated.data[26]
data[0][27] => mux_irc:auto_generated.data[27]
data[0][28] => mux_irc:auto_generated.data[28]
data[0][29] => mux_irc:auto_generated.data[29]
data[0][30] => mux_irc:auto_generated.data[30]
data[0][31] => mux_irc:auto_generated.data[31]
data[1][0] => mux_irc:auto_generated.data[32]
data[1][1] => mux_irc:auto_generated.data[33]
data[1][2] => mux_irc:auto_generated.data[34]
data[1][3] => mux_irc:auto_generated.data[35]
data[1][4] => mux_irc:auto_generated.data[36]
data[1][5] => mux_irc:auto_generated.data[37]
data[1][6] => mux_irc:auto_generated.data[38]
data[1][7] => mux_irc:auto_generated.data[39]
data[1][8] => mux_irc:auto_generated.data[40]
data[1][9] => mux_irc:auto_generated.data[41]
data[1][10] => mux_irc:auto_generated.data[42]
data[1][11] => mux_irc:auto_generated.data[43]
data[1][12] => mux_irc:auto_generated.data[44]
data[1][13] => mux_irc:auto_generated.data[45]
data[1][14] => mux_irc:auto_generated.data[46]
data[1][15] => mux_irc:auto_generated.data[47]
data[1][16] => mux_irc:auto_generated.data[48]
data[1][17] => mux_irc:auto_generated.data[49]
data[1][18] => mux_irc:auto_generated.data[50]
data[1][19] => mux_irc:auto_generated.data[51]
data[1][20] => mux_irc:auto_generated.data[52]
data[1][21] => mux_irc:auto_generated.data[53]
data[1][22] => mux_irc:auto_generated.data[54]
data[1][23] => mux_irc:auto_generated.data[55]
data[1][24] => mux_irc:auto_generated.data[56]
data[1][25] => mux_irc:auto_generated.data[57]
data[1][26] => mux_irc:auto_generated.data[58]
data[1][27] => mux_irc:auto_generated.data[59]
data[1][28] => mux_irc:auto_generated.data[60]
data[1][29] => mux_irc:auto_generated.data[61]
data[1][30] => mux_irc:auto_generated.data[62]
data[1][31] => mux_irc:auto_generated.data[63]
sel[0] => mux_irc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_irc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr
clock => cntr_n9f:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_n9f:auto_generated.cnt_en
updown => cntr_n9f:auto_generated.updown
aclr => cntr_n9f:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_n9f:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
cin => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_n9f:auto_generated
aclr => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[31].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state
usedw_in[0] => lpm_compare:is_almost_empty_compare.dataa[0]
usedw_in[0] => lpm_compare:is_almost_full_compare.dataa[0]
usedw_in[0] => usedw_out[0].IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
threshlevel[0] => ~NO_FANOUT~
clock => sm_emptyfull.IN1
aclr => sm_emptyfull.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
usedw_is_1 => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
dataa[0] => cmpr_tdg:auto_generated.dataa[0]
datab[0] => cmpr_tdg:auto_generated.datab[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_tdg:auto_generated
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
dataa[0] => cmpr_tdg:auto_generated.dataa[0]
datab[0] => cmpr_tdg:auto_generated.datab[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_tdg:auto_generated
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo
clk => clk.IN1
reset => reset.IN1
status_token_fifo_data[0] => status_token_fifo_data[0].IN1
status_token_fifo_data[1] => status_token_fifo_data[1].IN1
status_token_fifo_data[2] => status_token_fifo_data[2].IN1
status_token_fifo_data[3] => status_token_fifo_data[3].IN1
status_token_fifo_data[4] => status_token_fifo_data[4].IN1
status_token_fifo_data[5] => status_token_fifo_data[5].IN1
status_token_fifo_data[6] => status_token_fifo_data[6].IN1
status_token_fifo_data[7] => status_token_fifo_data[7].IN1
status_token_fifo_data[8] => status_token_fifo_data[8].IN1
status_token_fifo_data[9] => status_token_fifo_data[9].IN1
status_token_fifo_data[10] => status_token_fifo_data[10].IN1
status_token_fifo_data[11] => status_token_fifo_data[11].IN1
status_token_fifo_data[12] => status_token_fifo_data[12].IN1
status_token_fifo_data[13] => status_token_fifo_data[13].IN1
status_token_fifo_data[14] => status_token_fifo_data[14].IN1
status_token_fifo_data[15] => status_token_fifo_data[15].IN1
status_token_fifo_data[16] => status_token_fifo_data[16].IN1
status_token_fifo_data[17] => status_token_fifo_data[17].IN1
status_token_fifo_data[18] => status_token_fifo_data[18].IN1
status_token_fifo_data[19] => status_token_fifo_data[19].IN1
status_token_fifo_data[20] => status_token_fifo_data[20].IN1
status_token_fifo_data[21] => status_token_fifo_data[21].IN1
status_token_fifo_data[22] => status_token_fifo_data[22].IN1
status_token_fifo_data[23] => status_token_fifo_data[23].IN1
status_token_fifo_rdreq => status_token_fifo_rdreq.IN1
status_token_fifo_wrreq => status_token_fifo_wrreq.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo
data[0] => scfifo_ja31:auto_generated.data[0]
data[1] => scfifo_ja31:auto_generated.data[1]
data[2] => scfifo_ja31:auto_generated.data[2]
data[3] => scfifo_ja31:auto_generated.data[3]
data[4] => scfifo_ja31:auto_generated.data[4]
data[5] => scfifo_ja31:auto_generated.data[5]
data[6] => scfifo_ja31:auto_generated.data[6]
data[7] => scfifo_ja31:auto_generated.data[7]
data[8] => scfifo_ja31:auto_generated.data[8]
data[9] => scfifo_ja31:auto_generated.data[9]
data[10] => scfifo_ja31:auto_generated.data[10]
data[11] => scfifo_ja31:auto_generated.data[11]
data[12] => scfifo_ja31:auto_generated.data[12]
data[13] => scfifo_ja31:auto_generated.data[13]
data[14] => scfifo_ja31:auto_generated.data[14]
data[15] => scfifo_ja31:auto_generated.data[15]
data[16] => scfifo_ja31:auto_generated.data[16]
data[17] => scfifo_ja31:auto_generated.data[17]
data[18] => scfifo_ja31:auto_generated.data[18]
data[19] => scfifo_ja31:auto_generated.data[19]
data[20] => scfifo_ja31:auto_generated.data[20]
data[21] => scfifo_ja31:auto_generated.data[21]
data[22] => scfifo_ja31:auto_generated.data[22]
data[23] => scfifo_ja31:auto_generated.data[23]
wrreq => scfifo_ja31:auto_generated.wrreq
rdreq => scfifo_ja31:auto_generated.rdreq
clock => scfifo_ja31:auto_generated.clock
aclr => scfifo_ja31:auto_generated.aclr
sclr => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated
aclr => a_dpfifo_qg31:dpfifo.aclr
clock => a_dpfifo_qg31:dpfifo.clock
data[0] => a_dpfifo_qg31:dpfifo.data[0]
data[1] => a_dpfifo_qg31:dpfifo.data[1]
data[2] => a_dpfifo_qg31:dpfifo.data[2]
data[3] => a_dpfifo_qg31:dpfifo.data[3]
data[4] => a_dpfifo_qg31:dpfifo.data[4]
data[5] => a_dpfifo_qg31:dpfifo.data[5]
data[6] => a_dpfifo_qg31:dpfifo.data[6]
data[7] => a_dpfifo_qg31:dpfifo.data[7]
data[8] => a_dpfifo_qg31:dpfifo.data[8]
data[9] => a_dpfifo_qg31:dpfifo.data[9]
data[10] => a_dpfifo_qg31:dpfifo.data[10]
data[11] => a_dpfifo_qg31:dpfifo.data[11]
data[12] => a_dpfifo_qg31:dpfifo.data[12]
data[13] => a_dpfifo_qg31:dpfifo.data[13]
data[14] => a_dpfifo_qg31:dpfifo.data[14]
data[15] => a_dpfifo_qg31:dpfifo.data[15]
data[16] => a_dpfifo_qg31:dpfifo.data[16]
data[17] => a_dpfifo_qg31:dpfifo.data[17]
data[18] => a_dpfifo_qg31:dpfifo.data[18]
data[19] => a_dpfifo_qg31:dpfifo.data[19]
data[20] => a_dpfifo_qg31:dpfifo.data[20]
data[21] => a_dpfifo_qg31:dpfifo.data[21]
data[22] => a_dpfifo_qg31:dpfifo.data[22]
data[23] => a_dpfifo_qg31:dpfifo.data[23]
rdreq => a_dpfifo_qg31:dpfifo.rreq
wrreq => a_dpfifo_qg31:dpfifo.wreq


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[0].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_vm7:usedw_counter.aclr
aclr => cntr_jmb:wr_ptr.aclr
clock => altsyncram_spd1:FIFOram.clock0
clock => altsyncram_spd1:FIFOram.clock1
clock => cntr_vm7:usedw_counter.clock
clock => cntr_jmb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_spd1:FIFOram.data_a[0]
data[1] => altsyncram_spd1:FIFOram.data_a[1]
data[2] => altsyncram_spd1:FIFOram.data_a[2]
data[3] => altsyncram_spd1:FIFOram.data_a[3]
data[4] => altsyncram_spd1:FIFOram.data_a[4]
data[5] => altsyncram_spd1:FIFOram.data_a[5]
data[6] => altsyncram_spd1:FIFOram.data_a[6]
data[7] => altsyncram_spd1:FIFOram.data_a[7]
data[8] => altsyncram_spd1:FIFOram.data_a[8]
data[9] => altsyncram_spd1:FIFOram.data_a[9]
data[10] => altsyncram_spd1:FIFOram.data_a[10]
data[11] => altsyncram_spd1:FIFOram.data_a[11]
data[12] => altsyncram_spd1:FIFOram.data_a[12]
data[13] => altsyncram_spd1:FIFOram.data_a[13]
data[14] => altsyncram_spd1:FIFOram.data_a[14]
data[15] => altsyncram_spd1:FIFOram.data_a[15]
data[16] => altsyncram_spd1:FIFOram.data_a[16]
data[17] => altsyncram_spd1:FIFOram.data_a[17]
data[18] => altsyncram_spd1:FIFOram.data_a[18]
data[19] => altsyncram_spd1:FIFOram.data_a[19]
data[20] => altsyncram_spd1:FIFOram.data_a[20]
data[21] => altsyncram_spd1:FIFOram.data_a[21]
data[22] => altsyncram_spd1:FIFOram.data_a[22]
data[23] => altsyncram_spd1:FIFOram.data_a[23]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_vm7:usedw_counter.sclr
sclr => cntr_jmb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|altsyncram_spd1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|cmpr_5r8:almost_full_comparer
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|cntr_vm7:usedw_counter
aclr => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|cntr_jmb:wr_ptr
aclr => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx_csr_arbitrator:the_sgdma_tx_csr
clk => d1_sgdma_tx_csr_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => sgdma_tx_csr_address[0].DATAIN
cpu_data_master_address_to_slave[3] => sgdma_tx_csr_address[1].DATAIN
cpu_data_master_address_to_slave[4] => sgdma_tx_csr_address[2].DATAIN
cpu_data_master_address_to_slave[5] => sgdma_tx_csr_address[3].DATAIN
cpu_data_master_address_to_slave[6] => Equal0.IN22
cpu_data_master_address_to_slave[7] => Equal0.IN21
cpu_data_master_address_to_slave[8] => Equal0.IN20
cpu_data_master_address_to_slave[9] => Equal0.IN19
cpu_data_master_address_to_slave[10] => Equal0.IN2
cpu_data_master_address_to_slave[11] => Equal0.IN18
cpu_data_master_address_to_slave[12] => Equal0.IN17
cpu_data_master_address_to_slave[13] => Equal0.IN1
cpu_data_master_address_to_slave[14] => Equal0.IN16
cpu_data_master_address_to_slave[15] => Equal0.IN15
cpu_data_master_address_to_slave[16] => Equal0.IN14
cpu_data_master_address_to_slave[17] => Equal0.IN13
cpu_data_master_address_to_slave[18] => Equal0.IN12
cpu_data_master_address_to_slave[19] => Equal0.IN11
cpu_data_master_address_to_slave[20] => Equal0.IN10
cpu_data_master_address_to_slave[21] => Equal0.IN9
cpu_data_master_address_to_slave[22] => Equal0.IN8
cpu_data_master_address_to_slave[23] => Equal0.IN7
cpu_data_master_address_to_slave[24] => Equal0.IN0
cpu_data_master_address_to_slave[25] => Equal0.IN6
cpu_data_master_address_to_slave[26] => Equal0.IN5
cpu_data_master_address_to_slave[27] => Equal0.IN4
cpu_data_master_address_to_slave[28] => Equal0.IN3
cpu_data_master_latency_counter => cpu_data_master_qualified_request_sgdma_tx_csr.IN0
cpu_data_master_read => cpu_data_master_requests_sgdma_tx_csr.IN0
cpu_data_master_read => cpu_data_master_qualified_request_sgdma_tx_csr.IN1
cpu_data_master_read => sgdma_tx_csr_read.IN1
cpu_data_master_read => sgdma_tx_csr_in_a_read_cycle.IN1
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1_shift_register => cpu_data_master_qualified_request_sgdma_tx_csr.IN1
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1_shift_register => cpu_data_master_qualified_request_sgdma_tx_csr.IN1
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1_shift_register => cpu_data_master_qualified_request_sgdma_tx_csr.IN1
cpu_data_master_write => cpu_data_master_requests_sgdma_tx_csr.IN1
cpu_data_master_write => sgdma_tx_csr_write.IN1
cpu_data_master_writedata[0] => sgdma_tx_csr_writedata[0].DATAIN
cpu_data_master_writedata[1] => sgdma_tx_csr_writedata[1].DATAIN
cpu_data_master_writedata[2] => sgdma_tx_csr_writedata[2].DATAIN
cpu_data_master_writedata[3] => sgdma_tx_csr_writedata[3].DATAIN
cpu_data_master_writedata[4] => sgdma_tx_csr_writedata[4].DATAIN
cpu_data_master_writedata[5] => sgdma_tx_csr_writedata[5].DATAIN
cpu_data_master_writedata[6] => sgdma_tx_csr_writedata[6].DATAIN
cpu_data_master_writedata[7] => sgdma_tx_csr_writedata[7].DATAIN
cpu_data_master_writedata[8] => sgdma_tx_csr_writedata[8].DATAIN
cpu_data_master_writedata[9] => sgdma_tx_csr_writedata[9].DATAIN
cpu_data_master_writedata[10] => sgdma_tx_csr_writedata[10].DATAIN
cpu_data_master_writedata[11] => sgdma_tx_csr_writedata[11].DATAIN
cpu_data_master_writedata[12] => sgdma_tx_csr_writedata[12].DATAIN
cpu_data_master_writedata[13] => sgdma_tx_csr_writedata[13].DATAIN
cpu_data_master_writedata[14] => sgdma_tx_csr_writedata[14].DATAIN
cpu_data_master_writedata[15] => sgdma_tx_csr_writedata[15].DATAIN
cpu_data_master_writedata[16] => sgdma_tx_csr_writedata[16].DATAIN
cpu_data_master_writedata[17] => sgdma_tx_csr_writedata[17].DATAIN
cpu_data_master_writedata[18] => sgdma_tx_csr_writedata[18].DATAIN
cpu_data_master_writedata[19] => sgdma_tx_csr_writedata[19].DATAIN
cpu_data_master_writedata[20] => sgdma_tx_csr_writedata[20].DATAIN
cpu_data_master_writedata[21] => sgdma_tx_csr_writedata[21].DATAIN
cpu_data_master_writedata[22] => sgdma_tx_csr_writedata[22].DATAIN
cpu_data_master_writedata[23] => sgdma_tx_csr_writedata[23].DATAIN
cpu_data_master_writedata[24] => sgdma_tx_csr_writedata[24].DATAIN
cpu_data_master_writedata[25] => sgdma_tx_csr_writedata[25].DATAIN
cpu_data_master_writedata[26] => sgdma_tx_csr_writedata[26].DATAIN
cpu_data_master_writedata[27] => sgdma_tx_csr_writedata[27].DATAIN
cpu_data_master_writedata[28] => sgdma_tx_csr_writedata[28].DATAIN
cpu_data_master_writedata[29] => sgdma_tx_csr_writedata[29].DATAIN
cpu_data_master_writedata[30] => sgdma_tx_csr_writedata[30].DATAIN
cpu_data_master_writedata[31] => sgdma_tx_csr_writedata[31].DATAIN
reset_n => sgdma_tx_csr_reset_n.DATAIN
reset_n => d1_sgdma_tx_csr_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
sgdma_tx_csr_irq => sgdma_tx_csr_irq_from_sa.DATAIN
sgdma_tx_csr_readdata[0] => sgdma_tx_csr_readdata_from_sa[0].DATAIN
sgdma_tx_csr_readdata[1] => sgdma_tx_csr_readdata_from_sa[1].DATAIN
sgdma_tx_csr_readdata[2] => sgdma_tx_csr_readdata_from_sa[2].DATAIN
sgdma_tx_csr_readdata[3] => sgdma_tx_csr_readdata_from_sa[3].DATAIN
sgdma_tx_csr_readdata[4] => sgdma_tx_csr_readdata_from_sa[4].DATAIN
sgdma_tx_csr_readdata[5] => sgdma_tx_csr_readdata_from_sa[5].DATAIN
sgdma_tx_csr_readdata[6] => sgdma_tx_csr_readdata_from_sa[6].DATAIN
sgdma_tx_csr_readdata[7] => sgdma_tx_csr_readdata_from_sa[7].DATAIN
sgdma_tx_csr_readdata[8] => sgdma_tx_csr_readdata_from_sa[8].DATAIN
sgdma_tx_csr_readdata[9] => sgdma_tx_csr_readdata_from_sa[9].DATAIN
sgdma_tx_csr_readdata[10] => sgdma_tx_csr_readdata_from_sa[10].DATAIN
sgdma_tx_csr_readdata[11] => sgdma_tx_csr_readdata_from_sa[11].DATAIN
sgdma_tx_csr_readdata[12] => sgdma_tx_csr_readdata_from_sa[12].DATAIN
sgdma_tx_csr_readdata[13] => sgdma_tx_csr_readdata_from_sa[13].DATAIN
sgdma_tx_csr_readdata[14] => sgdma_tx_csr_readdata_from_sa[14].DATAIN
sgdma_tx_csr_readdata[15] => sgdma_tx_csr_readdata_from_sa[15].DATAIN
sgdma_tx_csr_readdata[16] => sgdma_tx_csr_readdata_from_sa[16].DATAIN
sgdma_tx_csr_readdata[17] => sgdma_tx_csr_readdata_from_sa[17].DATAIN
sgdma_tx_csr_readdata[18] => sgdma_tx_csr_readdata_from_sa[18].DATAIN
sgdma_tx_csr_readdata[19] => sgdma_tx_csr_readdata_from_sa[19].DATAIN
sgdma_tx_csr_readdata[20] => sgdma_tx_csr_readdata_from_sa[20].DATAIN
sgdma_tx_csr_readdata[21] => sgdma_tx_csr_readdata_from_sa[21].DATAIN
sgdma_tx_csr_readdata[22] => sgdma_tx_csr_readdata_from_sa[22].DATAIN
sgdma_tx_csr_readdata[23] => sgdma_tx_csr_readdata_from_sa[23].DATAIN
sgdma_tx_csr_readdata[24] => sgdma_tx_csr_readdata_from_sa[24].DATAIN
sgdma_tx_csr_readdata[25] => sgdma_tx_csr_readdata_from_sa[25].DATAIN
sgdma_tx_csr_readdata[26] => sgdma_tx_csr_readdata_from_sa[26].DATAIN
sgdma_tx_csr_readdata[27] => sgdma_tx_csr_readdata_from_sa[27].DATAIN
sgdma_tx_csr_readdata[28] => sgdma_tx_csr_readdata_from_sa[28].DATAIN
sgdma_tx_csr_readdata[29] => sgdma_tx_csr_readdata_from_sa[29].DATAIN
sgdma_tx_csr_readdata[30] => sgdma_tx_csr_readdata_from_sa[30].DATAIN
sgdma_tx_csr_readdata[31] => sgdma_tx_csr_readdata_from_sa[31].DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx_descriptor_read_arbitrator:the_sgdma_tx_descriptor_read
clk => sgdma_tx_descriptor_read_latency_counter~reg0.CLK
clk => sgdma_tx_descriptor_read_read_but_no_slave_selected.CLK
d1_descriptor_memory_s1_end_xfer => ~NO_FANOUT~
descriptor_memory_s1_readdata_from_sa[0] => sgdma_tx_descriptor_read_readdata[0].DATAIN
descriptor_memory_s1_readdata_from_sa[1] => sgdma_tx_descriptor_read_readdata[1].DATAIN
descriptor_memory_s1_readdata_from_sa[2] => sgdma_tx_descriptor_read_readdata[2].DATAIN
descriptor_memory_s1_readdata_from_sa[3] => sgdma_tx_descriptor_read_readdata[3].DATAIN
descriptor_memory_s1_readdata_from_sa[4] => sgdma_tx_descriptor_read_readdata[4].DATAIN
descriptor_memory_s1_readdata_from_sa[5] => sgdma_tx_descriptor_read_readdata[5].DATAIN
descriptor_memory_s1_readdata_from_sa[6] => sgdma_tx_descriptor_read_readdata[6].DATAIN
descriptor_memory_s1_readdata_from_sa[7] => sgdma_tx_descriptor_read_readdata[7].DATAIN
descriptor_memory_s1_readdata_from_sa[8] => sgdma_tx_descriptor_read_readdata[8].DATAIN
descriptor_memory_s1_readdata_from_sa[9] => sgdma_tx_descriptor_read_readdata[9].DATAIN
descriptor_memory_s1_readdata_from_sa[10] => sgdma_tx_descriptor_read_readdata[10].DATAIN
descriptor_memory_s1_readdata_from_sa[11] => sgdma_tx_descriptor_read_readdata[11].DATAIN
descriptor_memory_s1_readdata_from_sa[12] => sgdma_tx_descriptor_read_readdata[12].DATAIN
descriptor_memory_s1_readdata_from_sa[13] => sgdma_tx_descriptor_read_readdata[13].DATAIN
descriptor_memory_s1_readdata_from_sa[14] => sgdma_tx_descriptor_read_readdata[14].DATAIN
descriptor_memory_s1_readdata_from_sa[15] => sgdma_tx_descriptor_read_readdata[15].DATAIN
descriptor_memory_s1_readdata_from_sa[16] => sgdma_tx_descriptor_read_readdata[16].DATAIN
descriptor_memory_s1_readdata_from_sa[17] => sgdma_tx_descriptor_read_readdata[17].DATAIN
descriptor_memory_s1_readdata_from_sa[18] => sgdma_tx_descriptor_read_readdata[18].DATAIN
descriptor_memory_s1_readdata_from_sa[19] => sgdma_tx_descriptor_read_readdata[19].DATAIN
descriptor_memory_s1_readdata_from_sa[20] => sgdma_tx_descriptor_read_readdata[20].DATAIN
descriptor_memory_s1_readdata_from_sa[21] => sgdma_tx_descriptor_read_readdata[21].DATAIN
descriptor_memory_s1_readdata_from_sa[22] => sgdma_tx_descriptor_read_readdata[22].DATAIN
descriptor_memory_s1_readdata_from_sa[23] => sgdma_tx_descriptor_read_readdata[23].DATAIN
descriptor_memory_s1_readdata_from_sa[24] => sgdma_tx_descriptor_read_readdata[24].DATAIN
descriptor_memory_s1_readdata_from_sa[25] => sgdma_tx_descriptor_read_readdata[25].DATAIN
descriptor_memory_s1_readdata_from_sa[26] => sgdma_tx_descriptor_read_readdata[26].DATAIN
descriptor_memory_s1_readdata_from_sa[27] => sgdma_tx_descriptor_read_readdata[27].DATAIN
descriptor_memory_s1_readdata_from_sa[28] => sgdma_tx_descriptor_read_readdata[28].DATAIN
descriptor_memory_s1_readdata_from_sa[29] => sgdma_tx_descriptor_read_readdata[29].DATAIN
descriptor_memory_s1_readdata_from_sa[30] => sgdma_tx_descriptor_read_readdata[30].DATAIN
descriptor_memory_s1_readdata_from_sa[31] => sgdma_tx_descriptor_read_readdata[31].DATAIN
reset_n => sgdma_tx_descriptor_read_latency_counter~reg0.ACLR
reset_n => sgdma_tx_descriptor_read_read_but_no_slave_selected.ACLR
sgdma_tx_descriptor_read_address[0] => sgdma_tx_descriptor_read_address_to_slave[0].DATAIN
sgdma_tx_descriptor_read_address[1] => sgdma_tx_descriptor_read_address_to_slave[1].DATAIN
sgdma_tx_descriptor_read_address[2] => sgdma_tx_descriptor_read_address_to_slave[2].DATAIN
sgdma_tx_descriptor_read_address[3] => sgdma_tx_descriptor_read_address_to_slave[3].DATAIN
sgdma_tx_descriptor_read_address[4] => sgdma_tx_descriptor_read_address_to_slave[4].DATAIN
sgdma_tx_descriptor_read_address[5] => sgdma_tx_descriptor_read_address_to_slave[5].DATAIN
sgdma_tx_descriptor_read_address[6] => sgdma_tx_descriptor_read_address_to_slave[6].DATAIN
sgdma_tx_descriptor_read_address[7] => sgdma_tx_descriptor_read_address_to_slave[7].DATAIN
sgdma_tx_descriptor_read_address[8] => sgdma_tx_descriptor_read_address_to_slave[8].DATAIN
sgdma_tx_descriptor_read_address[9] => sgdma_tx_descriptor_read_address_to_slave[9].DATAIN
sgdma_tx_descriptor_read_address[10] => sgdma_tx_descriptor_read_address_to_slave[10].DATAIN
sgdma_tx_descriptor_read_address[11] => sgdma_tx_descriptor_read_address_to_slave[11].DATAIN
sgdma_tx_descriptor_read_address[12] => ~NO_FANOUT~
sgdma_tx_descriptor_read_address[13] => ~NO_FANOUT~
sgdma_tx_descriptor_read_address[14] => ~NO_FANOUT~
sgdma_tx_descriptor_read_address[15] => ~NO_FANOUT~
sgdma_tx_descriptor_read_address[16] => ~NO_FANOUT~
sgdma_tx_descriptor_read_address[17] => ~NO_FANOUT~
sgdma_tx_descriptor_read_address[18] => ~NO_FANOUT~
sgdma_tx_descriptor_read_address[19] => ~NO_FANOUT~
sgdma_tx_descriptor_read_address[20] => ~NO_FANOUT~
sgdma_tx_descriptor_read_address[21] => ~NO_FANOUT~
sgdma_tx_descriptor_read_address[22] => ~NO_FANOUT~
sgdma_tx_descriptor_read_address[23] => ~NO_FANOUT~
sgdma_tx_descriptor_read_address[24] => ~NO_FANOUT~
sgdma_tx_descriptor_read_address[25] => ~NO_FANOUT~
sgdma_tx_descriptor_read_address[26] => ~NO_FANOUT~
sgdma_tx_descriptor_read_address[27] => ~NO_FANOUT~
sgdma_tx_descriptor_read_address[28] => ~NO_FANOUT~
sgdma_tx_descriptor_read_address[29] => ~NO_FANOUT~
sgdma_tx_descriptor_read_address[30] => ~NO_FANOUT~
sgdma_tx_descriptor_read_address[31] => ~NO_FANOUT~
sgdma_tx_descriptor_read_granted_descriptor_memory_s1 => r_0.IN0
sgdma_tx_descriptor_read_granted_descriptor_memory_s1 => sgdma_tx_descriptor_read_read_but_no_slave_selected.IN1
sgdma_tx_descriptor_read_qualified_request_descriptor_memory_s1 => r_0.IN0
sgdma_tx_descriptor_read_qualified_request_descriptor_memory_s1 => r_0.IN0
sgdma_tx_descriptor_read_qualified_request_descriptor_memory_s1 => r_0.IN1
sgdma_tx_descriptor_read_read => r_0.IN1
sgdma_tx_descriptor_read_read => p1_sgdma_tx_descriptor_read_latency_counter.IN1
sgdma_tx_descriptor_read_read => r_0.IN1
sgdma_tx_descriptor_read_read_data_valid_descriptor_memory_s1 => sgdma_tx_descriptor_read_readdatavalid.IN1
sgdma_tx_descriptor_read_requests_descriptor_memory_s1 => p1_sgdma_tx_descriptor_read_latency_counter.DATAB
sgdma_tx_descriptor_read_requests_descriptor_memory_s1 => r_0.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx_descriptor_write_arbitrator:the_sgdma_tx_descriptor_write
clk => ~NO_FANOUT~
d1_descriptor_memory_s1_end_xfer => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
sgdma_tx_descriptor_write_address[0] => sgdma_tx_descriptor_write_address_to_slave[0].DATAIN
sgdma_tx_descriptor_write_address[1] => sgdma_tx_descriptor_write_address_to_slave[1].DATAIN
sgdma_tx_descriptor_write_address[2] => sgdma_tx_descriptor_write_address_to_slave[2].DATAIN
sgdma_tx_descriptor_write_address[3] => sgdma_tx_descriptor_write_address_to_slave[3].DATAIN
sgdma_tx_descriptor_write_address[4] => sgdma_tx_descriptor_write_address_to_slave[4].DATAIN
sgdma_tx_descriptor_write_address[5] => sgdma_tx_descriptor_write_address_to_slave[5].DATAIN
sgdma_tx_descriptor_write_address[6] => sgdma_tx_descriptor_write_address_to_slave[6].DATAIN
sgdma_tx_descriptor_write_address[7] => sgdma_tx_descriptor_write_address_to_slave[7].DATAIN
sgdma_tx_descriptor_write_address[8] => sgdma_tx_descriptor_write_address_to_slave[8].DATAIN
sgdma_tx_descriptor_write_address[9] => sgdma_tx_descriptor_write_address_to_slave[9].DATAIN
sgdma_tx_descriptor_write_address[10] => sgdma_tx_descriptor_write_address_to_slave[10].DATAIN
sgdma_tx_descriptor_write_address[11] => sgdma_tx_descriptor_write_address_to_slave[11].DATAIN
sgdma_tx_descriptor_write_address[12] => ~NO_FANOUT~
sgdma_tx_descriptor_write_address[13] => ~NO_FANOUT~
sgdma_tx_descriptor_write_address[14] => ~NO_FANOUT~
sgdma_tx_descriptor_write_address[15] => ~NO_FANOUT~
sgdma_tx_descriptor_write_address[16] => ~NO_FANOUT~
sgdma_tx_descriptor_write_address[17] => ~NO_FANOUT~
sgdma_tx_descriptor_write_address[18] => ~NO_FANOUT~
sgdma_tx_descriptor_write_address[19] => ~NO_FANOUT~
sgdma_tx_descriptor_write_address[20] => ~NO_FANOUT~
sgdma_tx_descriptor_write_address[21] => ~NO_FANOUT~
sgdma_tx_descriptor_write_address[22] => ~NO_FANOUT~
sgdma_tx_descriptor_write_address[23] => ~NO_FANOUT~
sgdma_tx_descriptor_write_address[24] => ~NO_FANOUT~
sgdma_tx_descriptor_write_address[25] => ~NO_FANOUT~
sgdma_tx_descriptor_write_address[26] => ~NO_FANOUT~
sgdma_tx_descriptor_write_address[27] => ~NO_FANOUT~
sgdma_tx_descriptor_write_address[28] => ~NO_FANOUT~
sgdma_tx_descriptor_write_address[29] => ~NO_FANOUT~
sgdma_tx_descriptor_write_address[30] => ~NO_FANOUT~
sgdma_tx_descriptor_write_address[31] => ~NO_FANOUT~
sgdma_tx_descriptor_write_granted_descriptor_memory_s1 => r_0.IN0
sgdma_tx_descriptor_write_qualified_request_descriptor_memory_s1 => r_0.IN0
sgdma_tx_descriptor_write_qualified_request_descriptor_memory_s1 => r_0.IN0
sgdma_tx_descriptor_write_qualified_request_descriptor_memory_s1 => r_0.IN1
sgdma_tx_descriptor_write_requests_descriptor_memory_s1 => r_0.IN1
sgdma_tx_descriptor_write_write => r_0.IN1
sgdma_tx_descriptor_write_write => r_0.IN1
sgdma_tx_descriptor_write_writedata[0] => ~NO_FANOUT~
sgdma_tx_descriptor_write_writedata[1] => ~NO_FANOUT~
sgdma_tx_descriptor_write_writedata[2] => ~NO_FANOUT~
sgdma_tx_descriptor_write_writedata[3] => ~NO_FANOUT~
sgdma_tx_descriptor_write_writedata[4] => ~NO_FANOUT~
sgdma_tx_descriptor_write_writedata[5] => ~NO_FANOUT~
sgdma_tx_descriptor_write_writedata[6] => ~NO_FANOUT~
sgdma_tx_descriptor_write_writedata[7] => ~NO_FANOUT~
sgdma_tx_descriptor_write_writedata[8] => ~NO_FANOUT~
sgdma_tx_descriptor_write_writedata[9] => ~NO_FANOUT~
sgdma_tx_descriptor_write_writedata[10] => ~NO_FANOUT~
sgdma_tx_descriptor_write_writedata[11] => ~NO_FANOUT~
sgdma_tx_descriptor_write_writedata[12] => ~NO_FANOUT~
sgdma_tx_descriptor_write_writedata[13] => ~NO_FANOUT~
sgdma_tx_descriptor_write_writedata[14] => ~NO_FANOUT~
sgdma_tx_descriptor_write_writedata[15] => ~NO_FANOUT~
sgdma_tx_descriptor_write_writedata[16] => ~NO_FANOUT~
sgdma_tx_descriptor_write_writedata[17] => ~NO_FANOUT~
sgdma_tx_descriptor_write_writedata[18] => ~NO_FANOUT~
sgdma_tx_descriptor_write_writedata[19] => ~NO_FANOUT~
sgdma_tx_descriptor_write_writedata[20] => ~NO_FANOUT~
sgdma_tx_descriptor_write_writedata[21] => ~NO_FANOUT~
sgdma_tx_descriptor_write_writedata[22] => ~NO_FANOUT~
sgdma_tx_descriptor_write_writedata[23] => ~NO_FANOUT~
sgdma_tx_descriptor_write_writedata[24] => ~NO_FANOUT~
sgdma_tx_descriptor_write_writedata[25] => ~NO_FANOUT~
sgdma_tx_descriptor_write_writedata[26] => ~NO_FANOUT~
sgdma_tx_descriptor_write_writedata[27] => ~NO_FANOUT~
sgdma_tx_descriptor_write_writedata[28] => ~NO_FANOUT~
sgdma_tx_descriptor_write_writedata[29] => ~NO_FANOUT~
sgdma_tx_descriptor_write_writedata[30] => ~NO_FANOUT~
sgdma_tx_descriptor_write_writedata[31] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx_m_read_arbitrator:the_sgdma_tx_m_read
clk => sgdma_tx_m_read_latency_counter~reg0.CLK
clk => sgdma_tx_m_read_read_but_no_slave_selected.CLK
cpu_ddr_clock_bridge_s1_readdata_from_sa[0] => sgdma_tx_m_read_readdata[0].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[1] => sgdma_tx_m_read_readdata[1].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[2] => sgdma_tx_m_read_readdata[2].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[3] => sgdma_tx_m_read_readdata[3].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[4] => sgdma_tx_m_read_readdata[4].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[5] => sgdma_tx_m_read_readdata[5].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[6] => sgdma_tx_m_read_readdata[6].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[7] => sgdma_tx_m_read_readdata[7].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[8] => sgdma_tx_m_read_readdata[8].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[9] => sgdma_tx_m_read_readdata[9].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[10] => sgdma_tx_m_read_readdata[10].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[11] => sgdma_tx_m_read_readdata[11].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[12] => sgdma_tx_m_read_readdata[12].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[13] => sgdma_tx_m_read_readdata[13].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[14] => sgdma_tx_m_read_readdata[14].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[15] => sgdma_tx_m_read_readdata[15].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[16] => sgdma_tx_m_read_readdata[16].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[17] => sgdma_tx_m_read_readdata[17].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[18] => sgdma_tx_m_read_readdata[18].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[19] => sgdma_tx_m_read_readdata[19].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[20] => sgdma_tx_m_read_readdata[20].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[21] => sgdma_tx_m_read_readdata[21].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[22] => sgdma_tx_m_read_readdata[22].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[23] => sgdma_tx_m_read_readdata[23].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[24] => sgdma_tx_m_read_readdata[24].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[25] => sgdma_tx_m_read_readdata[25].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[26] => sgdma_tx_m_read_readdata[26].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[27] => sgdma_tx_m_read_readdata[27].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[28] => sgdma_tx_m_read_readdata[28].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[29] => sgdma_tx_m_read_readdata[29].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[30] => sgdma_tx_m_read_readdata[30].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[31] => sgdma_tx_m_read_readdata[31].DATAIN
cpu_ddr_clock_bridge_s1_waitrequest_from_sa => r_0.IN0
d1_cpu_ddr_clock_bridge_s1_end_xfer => ~NO_FANOUT~
reset_n => sgdma_tx_m_read_latency_counter~reg0.ACLR
reset_n => sgdma_tx_m_read_read_but_no_slave_selected.ACLR
sgdma_tx_m_read_address[0] => sgdma_tx_m_read_address_to_slave[0].DATAIN
sgdma_tx_m_read_address[1] => sgdma_tx_m_read_address_to_slave[1].DATAIN
sgdma_tx_m_read_address[2] => sgdma_tx_m_read_address_to_slave[2].DATAIN
sgdma_tx_m_read_address[3] => sgdma_tx_m_read_address_to_slave[3].DATAIN
sgdma_tx_m_read_address[4] => sgdma_tx_m_read_address_to_slave[4].DATAIN
sgdma_tx_m_read_address[5] => sgdma_tx_m_read_address_to_slave[5].DATAIN
sgdma_tx_m_read_address[6] => sgdma_tx_m_read_address_to_slave[6].DATAIN
sgdma_tx_m_read_address[7] => sgdma_tx_m_read_address_to_slave[7].DATAIN
sgdma_tx_m_read_address[8] => sgdma_tx_m_read_address_to_slave[8].DATAIN
sgdma_tx_m_read_address[9] => sgdma_tx_m_read_address_to_slave[9].DATAIN
sgdma_tx_m_read_address[10] => sgdma_tx_m_read_address_to_slave[10].DATAIN
sgdma_tx_m_read_address[11] => sgdma_tx_m_read_address_to_slave[11].DATAIN
sgdma_tx_m_read_address[12] => sgdma_tx_m_read_address_to_slave[12].DATAIN
sgdma_tx_m_read_address[13] => sgdma_tx_m_read_address_to_slave[13].DATAIN
sgdma_tx_m_read_address[14] => sgdma_tx_m_read_address_to_slave[14].DATAIN
sgdma_tx_m_read_address[15] => sgdma_tx_m_read_address_to_slave[15].DATAIN
sgdma_tx_m_read_address[16] => sgdma_tx_m_read_address_to_slave[16].DATAIN
sgdma_tx_m_read_address[17] => sgdma_tx_m_read_address_to_slave[17].DATAIN
sgdma_tx_m_read_address[18] => sgdma_tx_m_read_address_to_slave[18].DATAIN
sgdma_tx_m_read_address[19] => sgdma_tx_m_read_address_to_slave[19].DATAIN
sgdma_tx_m_read_address[20] => sgdma_tx_m_read_address_to_slave[20].DATAIN
sgdma_tx_m_read_address[21] => sgdma_tx_m_read_address_to_slave[21].DATAIN
sgdma_tx_m_read_address[22] => sgdma_tx_m_read_address_to_slave[22].DATAIN
sgdma_tx_m_read_address[23] => sgdma_tx_m_read_address_to_slave[23].DATAIN
sgdma_tx_m_read_address[24] => sgdma_tx_m_read_address_to_slave[24].DATAIN
sgdma_tx_m_read_address[25] => sgdma_tx_m_read_address_to_slave[25].DATAIN
sgdma_tx_m_read_address[26] => ~NO_FANOUT~
sgdma_tx_m_read_address[27] => ~NO_FANOUT~
sgdma_tx_m_read_address[28] => ~NO_FANOUT~
sgdma_tx_m_read_address[29] => ~NO_FANOUT~
sgdma_tx_m_read_address[30] => ~NO_FANOUT~
sgdma_tx_m_read_address[31] => ~NO_FANOUT~
sgdma_tx_m_read_granted_cpu_ddr_clock_bridge_s1 => r_0.IN0
sgdma_tx_m_read_granted_cpu_ddr_clock_bridge_s1 => sgdma_tx_m_read_read_but_no_slave_selected.IN1
sgdma_tx_m_read_qualified_request_cpu_ddr_clock_bridge_s1 => r_0.IN0
sgdma_tx_m_read_qualified_request_cpu_ddr_clock_bridge_s1 => r_0.IN0
sgdma_tx_m_read_qualified_request_cpu_ddr_clock_bridge_s1 => r_0.IN1
sgdma_tx_m_read_read => r_0.IN1
sgdma_tx_m_read_read => p1_sgdma_tx_m_read_latency_counter.IN1
sgdma_tx_m_read_read => r_0.IN1
sgdma_tx_m_read_read_data_valid_cpu_ddr_clock_bridge_s1 => sgdma_tx_m_read_readdatavalid.IN1
sgdma_tx_m_read_read_data_valid_cpu_ddr_clock_bridge_s1_shift_register => ~NO_FANOUT~
sgdma_tx_m_read_requests_cpu_ddr_clock_bridge_s1 => r_0.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx_out_arbitrator:the_sgdma_tx_out
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
sgdma_tx_out_data[0] => ~NO_FANOUT~
sgdma_tx_out_data[1] => ~NO_FANOUT~
sgdma_tx_out_data[2] => ~NO_FANOUT~
sgdma_tx_out_data[3] => ~NO_FANOUT~
sgdma_tx_out_data[4] => ~NO_FANOUT~
sgdma_tx_out_data[5] => ~NO_FANOUT~
sgdma_tx_out_data[6] => ~NO_FANOUT~
sgdma_tx_out_data[7] => ~NO_FANOUT~
sgdma_tx_out_data[8] => ~NO_FANOUT~
sgdma_tx_out_data[9] => ~NO_FANOUT~
sgdma_tx_out_data[10] => ~NO_FANOUT~
sgdma_tx_out_data[11] => ~NO_FANOUT~
sgdma_tx_out_data[12] => ~NO_FANOUT~
sgdma_tx_out_data[13] => ~NO_FANOUT~
sgdma_tx_out_data[14] => ~NO_FANOUT~
sgdma_tx_out_data[15] => ~NO_FANOUT~
sgdma_tx_out_data[16] => ~NO_FANOUT~
sgdma_tx_out_data[17] => ~NO_FANOUT~
sgdma_tx_out_data[18] => ~NO_FANOUT~
sgdma_tx_out_data[19] => ~NO_FANOUT~
sgdma_tx_out_data[20] => ~NO_FANOUT~
sgdma_tx_out_data[21] => ~NO_FANOUT~
sgdma_tx_out_data[22] => ~NO_FANOUT~
sgdma_tx_out_data[23] => ~NO_FANOUT~
sgdma_tx_out_data[24] => ~NO_FANOUT~
sgdma_tx_out_data[25] => ~NO_FANOUT~
sgdma_tx_out_data[26] => ~NO_FANOUT~
sgdma_tx_out_data[27] => ~NO_FANOUT~
sgdma_tx_out_data[28] => ~NO_FANOUT~
sgdma_tx_out_data[29] => ~NO_FANOUT~
sgdma_tx_out_data[30] => ~NO_FANOUT~
sgdma_tx_out_data[31] => ~NO_FANOUT~
sgdma_tx_out_empty[0] => ~NO_FANOUT~
sgdma_tx_out_empty[1] => ~NO_FANOUT~
sgdma_tx_out_endofpacket => ~NO_FANOUT~
sgdma_tx_out_error => ~NO_FANOUT~
sgdma_tx_out_startofpacket => ~NO_FANOUT~
sgdma_tx_out_valid => ~NO_FANOUT~
tse_mac_transmit_ready_from_sa => sgdma_tx_out_ready.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx
clk => clk.IN7
csr_address[0] => csr_address[0].IN1
csr_address[1] => csr_address[1].IN1
csr_address[2] => csr_address[2].IN1
csr_address[3] => csr_address[3].IN1
csr_chipselect => csr_chipselect.IN1
csr_read => csr_read.IN1
csr_write => csr_write.IN1
csr_writedata[0] => csr_writedata[0].IN1
csr_writedata[1] => csr_writedata[1].IN1
csr_writedata[2] => csr_writedata[2].IN1
csr_writedata[3] => csr_writedata[3].IN1
csr_writedata[4] => csr_writedata[4].IN1
csr_writedata[5] => csr_writedata[5].IN1
csr_writedata[6] => csr_writedata[6].IN1
csr_writedata[7] => csr_writedata[7].IN1
csr_writedata[8] => csr_writedata[8].IN1
csr_writedata[9] => csr_writedata[9].IN1
csr_writedata[10] => csr_writedata[10].IN1
csr_writedata[11] => csr_writedata[11].IN1
csr_writedata[12] => csr_writedata[12].IN1
csr_writedata[13] => csr_writedata[13].IN1
csr_writedata[14] => csr_writedata[14].IN1
csr_writedata[15] => csr_writedata[15].IN1
csr_writedata[16] => csr_writedata[16].IN1
csr_writedata[17] => csr_writedata[17].IN1
csr_writedata[18] => csr_writedata[18].IN1
csr_writedata[19] => csr_writedata[19].IN1
csr_writedata[20] => csr_writedata[20].IN1
csr_writedata[21] => csr_writedata[21].IN1
csr_writedata[22] => csr_writedata[22].IN1
csr_writedata[23] => csr_writedata[23].IN1
csr_writedata[24] => csr_writedata[24].IN1
csr_writedata[25] => csr_writedata[25].IN1
csr_writedata[26] => csr_writedata[26].IN1
csr_writedata[27] => csr_writedata[27].IN1
csr_writedata[28] => csr_writedata[28].IN1
csr_writedata[29] => csr_writedata[29].IN1
csr_writedata[30] => csr_writedata[30].IN1
csr_writedata[31] => csr_writedata[31].IN1
descriptor_read_readdata[0] => descriptor_read_readdata[0].IN1
descriptor_read_readdata[1] => descriptor_read_readdata[1].IN1
descriptor_read_readdata[2] => descriptor_read_readdata[2].IN1
descriptor_read_readdata[3] => descriptor_read_readdata[3].IN1
descriptor_read_readdata[4] => descriptor_read_readdata[4].IN1
descriptor_read_readdata[5] => descriptor_read_readdata[5].IN1
descriptor_read_readdata[6] => descriptor_read_readdata[6].IN1
descriptor_read_readdata[7] => descriptor_read_readdata[7].IN1
descriptor_read_readdata[8] => descriptor_read_readdata[8].IN1
descriptor_read_readdata[9] => descriptor_read_readdata[9].IN1
descriptor_read_readdata[10] => descriptor_read_readdata[10].IN1
descriptor_read_readdata[11] => descriptor_read_readdata[11].IN1
descriptor_read_readdata[12] => descriptor_read_readdata[12].IN1
descriptor_read_readdata[13] => descriptor_read_readdata[13].IN1
descriptor_read_readdata[14] => descriptor_read_readdata[14].IN1
descriptor_read_readdata[15] => descriptor_read_readdata[15].IN1
descriptor_read_readdata[16] => descriptor_read_readdata[16].IN1
descriptor_read_readdata[17] => descriptor_read_readdata[17].IN1
descriptor_read_readdata[18] => descriptor_read_readdata[18].IN1
descriptor_read_readdata[19] => descriptor_read_readdata[19].IN1
descriptor_read_readdata[20] => descriptor_read_readdata[20].IN1
descriptor_read_readdata[21] => descriptor_read_readdata[21].IN1
descriptor_read_readdata[22] => descriptor_read_readdata[22].IN1
descriptor_read_readdata[23] => descriptor_read_readdata[23].IN1
descriptor_read_readdata[24] => descriptor_read_readdata[24].IN1
descriptor_read_readdata[25] => descriptor_read_readdata[25].IN1
descriptor_read_readdata[26] => descriptor_read_readdata[26].IN1
descriptor_read_readdata[27] => descriptor_read_readdata[27].IN1
descriptor_read_readdata[28] => descriptor_read_readdata[28].IN1
descriptor_read_readdata[29] => descriptor_read_readdata[29].IN1
descriptor_read_readdata[30] => descriptor_read_readdata[30].IN1
descriptor_read_readdata[31] => descriptor_read_readdata[31].IN1
descriptor_read_readdatavalid => descriptor_read_readdatavalid.IN1
descriptor_read_waitrequest => comb.IN1
descriptor_write_waitrequest => comb.IN1
m_read_readdata[0] => m_read_readdata[0].IN1
m_read_readdata[1] => m_read_readdata[1].IN1
m_read_readdata[2] => m_read_readdata[2].IN1
m_read_readdata[3] => m_read_readdata[3].IN1
m_read_readdata[4] => m_read_readdata[4].IN1
m_read_readdata[5] => m_read_readdata[5].IN1
m_read_readdata[6] => m_read_readdata[6].IN1
m_read_readdata[7] => m_read_readdata[7].IN1
m_read_readdata[8] => m_read_readdata[8].IN1
m_read_readdata[9] => m_read_readdata[9].IN1
m_read_readdata[10] => m_read_readdata[10].IN1
m_read_readdata[11] => m_read_readdata[11].IN1
m_read_readdata[12] => m_read_readdata[12].IN1
m_read_readdata[13] => m_read_readdata[13].IN1
m_read_readdata[14] => m_read_readdata[14].IN1
m_read_readdata[15] => m_read_readdata[15].IN1
m_read_readdata[16] => m_read_readdata[16].IN1
m_read_readdata[17] => m_read_readdata[17].IN1
m_read_readdata[18] => m_read_readdata[18].IN1
m_read_readdata[19] => m_read_readdata[19].IN1
m_read_readdata[20] => m_read_readdata[20].IN1
m_read_readdata[21] => m_read_readdata[21].IN1
m_read_readdata[22] => m_read_readdata[22].IN1
m_read_readdata[23] => m_read_readdata[23].IN1
m_read_readdata[24] => m_read_readdata[24].IN1
m_read_readdata[25] => m_read_readdata[25].IN1
m_read_readdata[26] => m_read_readdata[26].IN1
m_read_readdata[27] => m_read_readdata[27].IN1
m_read_readdata[28] => m_read_readdata[28].IN1
m_read_readdata[29] => m_read_readdata[29].IN1
m_read_readdata[30] => m_read_readdata[30].IN1
m_read_readdata[31] => m_read_readdata[31].IN1
m_read_readdatavalid => m_read_readdatavalid.IN1
m_read_waitrequest => comb.IN1
m_read_waitrequest => comb.IN1
out_ready => source_stream_ready.IN1
system_reset_n => sw_reset_request.ACLR
system_reset_n => reset_n.IN1
system_reset_n => reset_n.ACLR
system_reset_n => sw_reset_d1.ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain
clk => clk.IN3
command_fifo_empty => command_fifo_empty.IN1
command_fifo_full => command_fifo_full.IN1
csr_address[0] => csr_address[0].IN1
csr_address[1] => csr_address[1].IN1
csr_address[2] => csr_address[2].IN1
csr_address[3] => csr_address[3].IN1
csr_chipselect => csr_chipselect.IN1
csr_read => csr_read.IN1
csr_write => csr_write.IN1
csr_writedata[0] => csr_writedata[0].IN1
csr_writedata[1] => csr_writedata[1].IN1
csr_writedata[2] => csr_writedata[2].IN1
csr_writedata[3] => csr_writedata[3].IN1
csr_writedata[4] => csr_writedata[4].IN1
csr_writedata[5] => csr_writedata[5].IN1
csr_writedata[6] => csr_writedata[6].IN1
csr_writedata[7] => csr_writedata[7].IN1
csr_writedata[8] => csr_writedata[8].IN1
csr_writedata[9] => csr_writedata[9].IN1
csr_writedata[10] => csr_writedata[10].IN1
csr_writedata[11] => csr_writedata[11].IN1
csr_writedata[12] => csr_writedata[12].IN1
csr_writedata[13] => csr_writedata[13].IN1
csr_writedata[14] => csr_writedata[14].IN1
csr_writedata[15] => csr_writedata[15].IN1
csr_writedata[16] => csr_writedata[16].IN1
csr_writedata[17] => csr_writedata[17].IN1
csr_writedata[18] => csr_writedata[18].IN1
csr_writedata[19] => csr_writedata[19].IN1
csr_writedata[20] => csr_writedata[20].IN1
csr_writedata[21] => csr_writedata[21].IN1
csr_writedata[22] => csr_writedata[22].IN1
csr_writedata[23] => csr_writedata[23].IN1
csr_writedata[24] => csr_writedata[24].IN1
csr_writedata[25] => csr_writedata[25].IN1
csr_writedata[26] => csr_writedata[26].IN1
csr_writedata[27] => csr_writedata[27].IN1
csr_writedata[28] => csr_writedata[28].IN1
csr_writedata[29] => csr_writedata[29].IN1
csr_writedata[30] => csr_writedata[30].IN1
csr_writedata[31] => csr_writedata[31].IN1
desc_address_fifo_empty => desc_address_fifo_empty.IN2
desc_address_fifo_full => desc_address_fifo_full.IN1
desc_address_fifo_q[0] => desc_address_fifo_q[0].IN1
desc_address_fifo_q[1] => desc_address_fifo_q[1].IN1
desc_address_fifo_q[2] => desc_address_fifo_q[2].IN1
desc_address_fifo_q[3] => desc_address_fifo_q[3].IN1
desc_address_fifo_q[4] => desc_address_fifo_q[4].IN1
desc_address_fifo_q[5] => desc_address_fifo_q[5].IN1
desc_address_fifo_q[6] => desc_address_fifo_q[6].IN1
desc_address_fifo_q[7] => desc_address_fifo_q[7].IN1
desc_address_fifo_q[8] => desc_address_fifo_q[8].IN1
desc_address_fifo_q[9] => desc_address_fifo_q[9].IN1
desc_address_fifo_q[10] => desc_address_fifo_q[10].IN1
desc_address_fifo_q[11] => desc_address_fifo_q[11].IN1
desc_address_fifo_q[12] => desc_address_fifo_q[12].IN1
desc_address_fifo_q[13] => desc_address_fifo_q[13].IN1
desc_address_fifo_q[14] => desc_address_fifo_q[14].IN1
desc_address_fifo_q[15] => desc_address_fifo_q[15].IN1
desc_address_fifo_q[16] => desc_address_fifo_q[16].IN1
desc_address_fifo_q[17] => desc_address_fifo_q[17].IN1
desc_address_fifo_q[18] => desc_address_fifo_q[18].IN1
desc_address_fifo_q[19] => desc_address_fifo_q[19].IN1
desc_address_fifo_q[20] => desc_address_fifo_q[20].IN1
desc_address_fifo_q[21] => desc_address_fifo_q[21].IN1
desc_address_fifo_q[22] => desc_address_fifo_q[22].IN1
desc_address_fifo_q[23] => desc_address_fifo_q[23].IN1
desc_address_fifo_q[24] => desc_address_fifo_q[24].IN1
desc_address_fifo_q[25] => desc_address_fifo_q[25].IN1
desc_address_fifo_q[26] => desc_address_fifo_q[26].IN1
desc_address_fifo_q[27] => desc_address_fifo_q[27].IN1
desc_address_fifo_q[28] => desc_address_fifo_q[28].IN1
desc_address_fifo_q[29] => desc_address_fifo_q[29].IN1
desc_address_fifo_q[30] => desc_address_fifo_q[30].IN1
desc_address_fifo_q[31] => desc_address_fifo_q[31].IN1
descriptor_read_readdata[0] => descriptor_read_readdata[0].IN1
descriptor_read_readdata[1] => descriptor_read_readdata[1].IN1
descriptor_read_readdata[2] => descriptor_read_readdata[2].IN1
descriptor_read_readdata[3] => descriptor_read_readdata[3].IN1
descriptor_read_readdata[4] => descriptor_read_readdata[4].IN1
descriptor_read_readdata[5] => descriptor_read_readdata[5].IN1
descriptor_read_readdata[6] => descriptor_read_readdata[6].IN1
descriptor_read_readdata[7] => descriptor_read_readdata[7].IN1
descriptor_read_readdata[8] => descriptor_read_readdata[8].IN1
descriptor_read_readdata[9] => descriptor_read_readdata[9].IN1
descriptor_read_readdata[10] => descriptor_read_readdata[10].IN1
descriptor_read_readdata[11] => descriptor_read_readdata[11].IN1
descriptor_read_readdata[12] => descriptor_read_readdata[12].IN1
descriptor_read_readdata[13] => descriptor_read_readdata[13].IN1
descriptor_read_readdata[14] => descriptor_read_readdata[14].IN1
descriptor_read_readdata[15] => descriptor_read_readdata[15].IN1
descriptor_read_readdata[16] => descriptor_read_readdata[16].IN1
descriptor_read_readdata[17] => descriptor_read_readdata[17].IN1
descriptor_read_readdata[18] => descriptor_read_readdata[18].IN1
descriptor_read_readdata[19] => descriptor_read_readdata[19].IN1
descriptor_read_readdata[20] => descriptor_read_readdata[20].IN1
descriptor_read_readdata[21] => descriptor_read_readdata[21].IN1
descriptor_read_readdata[22] => descriptor_read_readdata[22].IN1
descriptor_read_readdata[23] => descriptor_read_readdata[23].IN1
descriptor_read_readdata[24] => descriptor_read_readdata[24].IN1
descriptor_read_readdata[25] => descriptor_read_readdata[25].IN1
descriptor_read_readdata[26] => descriptor_read_readdata[26].IN1
descriptor_read_readdata[27] => descriptor_read_readdata[27].IN1
descriptor_read_readdata[28] => descriptor_read_readdata[28].IN1
descriptor_read_readdata[29] => descriptor_read_readdata[29].IN1
descriptor_read_readdata[30] => descriptor_read_readdata[30].IN1
descriptor_read_readdata[31] => descriptor_read_readdata[31].IN1
descriptor_read_readdatavalid => descriptor_read_readdatavalid.IN1
descriptor_read_waitrequest => descriptor_read_waitrequest.IN1
descriptor_write_waitrequest => descriptor_write_waitrequest.IN1
read_go => read_go.IN1
reset => reset.IN1
reset_n => reset_n.IN3
status_token_fifo_data[0] => status_token_fifo_data[0].IN1
status_token_fifo_data[1] => status_token_fifo_data[1].IN1
status_token_fifo_data[2] => status_token_fifo_data[2].IN1
status_token_fifo_data[3] => status_token_fifo_data[3].IN1
status_token_fifo_data[4] => status_token_fifo_data[4].IN1
status_token_fifo_data[5] => status_token_fifo_data[5].IN1
status_token_fifo_data[6] => status_token_fifo_data[6].IN1
status_token_fifo_data[7] => status_token_fifo_data[7].IN1
status_token_fifo_data[8] => status_token_fifo_data[8].IN1
status_token_fifo_data[9] => status_token_fifo_data[9].IN1
status_token_fifo_data[10] => status_token_fifo_data[10].IN1
status_token_fifo_data[11] => status_token_fifo_data[11].IN1
status_token_fifo_data[12] => status_token_fifo_data[12].IN1
status_token_fifo_data[13] => status_token_fifo_data[13].IN1
status_token_fifo_data[14] => status_token_fifo_data[14].IN1
status_token_fifo_data[15] => status_token_fifo_data[15].IN1
status_token_fifo_data[16] => status_token_fifo_data[16].IN1
status_token_fifo_data[17] => status_token_fifo_data[17].IN1
status_token_fifo_data[18] => status_token_fifo_data[18].IN1
status_token_fifo_data[19] => status_token_fifo_data[19].IN1
status_token_fifo_data[20] => status_token_fifo_data[20].IN1
status_token_fifo_data[21] => status_token_fifo_data[21].IN1
status_token_fifo_data[22] => status_token_fifo_data[22].IN1
status_token_fifo_data[23] => status_token_fifo_data[23].IN1
status_token_fifo_empty => status_token_fifo_empty.IN2
status_token_fifo_q[0] => status_token_fifo_q[0].IN1
status_token_fifo_q[1] => status_token_fifo_q[1].IN1
status_token_fifo_q[2] => status_token_fifo_q[2].IN1
status_token_fifo_q[3] => status_token_fifo_q[3].IN1
status_token_fifo_q[4] => status_token_fifo_q[4].IN1
status_token_fifo_q[5] => status_token_fifo_q[5].IN1
status_token_fifo_q[6] => status_token_fifo_q[6].IN1
status_token_fifo_q[7] => status_token_fifo_q[7].IN1
status_token_fifo_q[8] => status_token_fifo_q[8].IN1
status_token_fifo_q[9] => status_token_fifo_q[9].IN1
status_token_fifo_q[10] => status_token_fifo_q[10].IN1
status_token_fifo_q[11] => status_token_fifo_q[11].IN1
status_token_fifo_q[12] => status_token_fifo_q[12].IN1
status_token_fifo_q[13] => status_token_fifo_q[13].IN1
status_token_fifo_q[14] => status_token_fifo_q[14].IN1
status_token_fifo_q[15] => status_token_fifo_q[15].IN1
status_token_fifo_q[16] => status_token_fifo_q[16].IN1
status_token_fifo_q[17] => status_token_fifo_q[17].IN1
status_token_fifo_q[18] => status_token_fifo_q[18].IN1
status_token_fifo_q[19] => status_token_fifo_q[19].IN1
status_token_fifo_q[20] => status_token_fifo_q[20].IN1
status_token_fifo_q[21] => status_token_fifo_q[21].IN1
status_token_fifo_q[22] => status_token_fifo_q[22].IN1
status_token_fifo_q[23] => status_token_fifo_q[23].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|control_status_slave_which_resides_within_sgdma_tx:the_control_status_slave_which_resides_within_sgdma_tx
atlantic_error => always15.IN1
chain_run => busy.IN1
clk => csr_irq~reg0.CLK
clk => delayed_descriptor_counter[0].CLK
clk => delayed_descriptor_counter[1].CLK
clk => delayed_descriptor_counter[2].CLK
clk => delayed_descriptor_counter[3].CLK
clk => delayed_descriptor_counter[4].CLK
clk => delayed_descriptor_counter[5].CLK
clk => delayed_descriptor_counter[6].CLK
clk => delayed_descriptor_counter[7].CLK
clk => descriptor_counter[0].CLK
clk => descriptor_counter[1].CLK
clk => descriptor_counter[2].CLK
clk => descriptor_counter[3].CLK
clk => descriptor_counter[4].CLK
clk => descriptor_counter[5].CLK
clk => descriptor_counter[6].CLK
clk => descriptor_counter[7].CLK
clk => can_have_new_chain_complete.CLK
clk => delayed_chain_completed_int.CLK
clk => delayed_descriptor_write_write.CLK
clk => delayed_eop_encountered.CLK
clk => error.CLK
clk => descriptor_completed.CLK
clk => delayed_csr_write.CLK
clk => chain_completed_int.CLK
clk => chain_completed.CLK
clk => busy.CLK
clk => descriptor_pointer_lower_reg[0].CLK
clk => descriptor_pointer_lower_reg[1].CLK
clk => descriptor_pointer_lower_reg[2].CLK
clk => descriptor_pointer_lower_reg[3].CLK
clk => descriptor_pointer_lower_reg[4].CLK
clk => descriptor_pointer_lower_reg[5].CLK
clk => descriptor_pointer_lower_reg[6].CLK
clk => descriptor_pointer_lower_reg[7].CLK
clk => descriptor_pointer_lower_reg[8].CLK
clk => descriptor_pointer_lower_reg[9].CLK
clk => descriptor_pointer_lower_reg[10].CLK
clk => descriptor_pointer_lower_reg[11].CLK
clk => descriptor_pointer_lower_reg[12].CLK
clk => descriptor_pointer_lower_reg[13].CLK
clk => descriptor_pointer_lower_reg[14].CLK
clk => descriptor_pointer_lower_reg[15].CLK
clk => descriptor_pointer_lower_reg[16].CLK
clk => descriptor_pointer_lower_reg[17].CLK
clk => descriptor_pointer_lower_reg[18].CLK
clk => descriptor_pointer_lower_reg[19].CLK
clk => descriptor_pointer_lower_reg[20].CLK
clk => descriptor_pointer_lower_reg[21].CLK
clk => descriptor_pointer_lower_reg[22].CLK
clk => descriptor_pointer_lower_reg[23].CLK
clk => descriptor_pointer_lower_reg[24].CLK
clk => descriptor_pointer_lower_reg[25].CLK
clk => descriptor_pointer_lower_reg[26].CLK
clk => descriptor_pointer_lower_reg[27].CLK
clk => descriptor_pointer_lower_reg[28].CLK
clk => descriptor_pointer_lower_reg[29].CLK
clk => descriptor_pointer_lower_reg[30].CLK
clk => descriptor_pointer_lower_reg[31].CLK
clk => descriptor_read_read_r.CLK
clk => descriptor_pointer_upper_reg[0].CLK
clk => descriptor_pointer_upper_reg[1].CLK
clk => descriptor_pointer_upper_reg[2].CLK
clk => descriptor_pointer_upper_reg[3].CLK
clk => descriptor_pointer_upper_reg[4].CLK
clk => descriptor_pointer_upper_reg[5].CLK
clk => descriptor_pointer_upper_reg[6].CLK
clk => descriptor_pointer_upper_reg[7].CLK
clk => descriptor_pointer_upper_reg[8].CLK
clk => descriptor_pointer_upper_reg[9].CLK
clk => descriptor_pointer_upper_reg[10].CLK
clk => descriptor_pointer_upper_reg[11].CLK
clk => descriptor_pointer_upper_reg[12].CLK
clk => descriptor_pointer_upper_reg[13].CLK
clk => descriptor_pointer_upper_reg[14].CLK
clk => descriptor_pointer_upper_reg[15].CLK
clk => descriptor_pointer_upper_reg[16].CLK
clk => descriptor_pointer_upper_reg[17].CLK
clk => descriptor_pointer_upper_reg[18].CLK
clk => descriptor_pointer_upper_reg[19].CLK
clk => descriptor_pointer_upper_reg[20].CLK
clk => descriptor_pointer_upper_reg[21].CLK
clk => descriptor_pointer_upper_reg[22].CLK
clk => descriptor_pointer_upper_reg[23].CLK
clk => descriptor_pointer_upper_reg[24].CLK
clk => descriptor_pointer_upper_reg[25].CLK
clk => descriptor_pointer_upper_reg[26].CLK
clk => descriptor_pointer_upper_reg[27].CLK
clk => descriptor_pointer_upper_reg[28].CLK
clk => descriptor_pointer_upper_reg[29].CLK
clk => descriptor_pointer_upper_reg[30].CLK
clk => descriptor_pointer_upper_reg[31].CLK
clk => control_reg[0].CLK
clk => control_reg[1].CLK
clk => control_reg[2].CLK
clk => control_reg[3].CLK
clk => control_reg[4].CLK
clk => control_reg[5].CLK
clk => control_reg[6].CLK
clk => control_reg[7].CLK
clk => control_reg[8].CLK
clk => control_reg[9].CLK
clk => control_reg[10].CLK
clk => control_reg[11].CLK
clk => control_reg[12].CLK
clk => control_reg[13].CLK
clk => control_reg[14].CLK
clk => control_reg[15].CLK
clk => control_reg[16].CLK
clk => control_reg[17].CLK
clk => control_reg[18].CLK
clk => control_reg[19].CLK
clk => control_reg[20].CLK
clk => control_reg[21].CLK
clk => control_reg[22].CLK
clk => control_reg[23].CLK
clk => control_reg[24].CLK
clk => control_reg[25].CLK
clk => control_reg[26].CLK
clk => control_reg[27].CLK
clk => control_reg[28].CLK
clk => control_reg[29].CLK
clk => control_reg[30].CLK
clk => control_reg[31].CLK
clk => clear_interrupt.CLK
clk => do_restart.CLK
clk => do_restart_compare.CLK
clk => timeout_counter[0].CLK
clk => timeout_counter[1].CLK
clk => timeout_counter[2].CLK
clk => timeout_counter[3].CLK
clk => timeout_counter[4].CLK
clk => timeout_counter[5].CLK
clk => timeout_counter[6].CLK
clk => timeout_counter[7].CLK
clk => timeout_counter[8].CLK
clk => timeout_counter[9].CLK
clk => timeout_counter[10].CLK
clk => timeout_counter[11].CLK
clk => timeout_counter[12].CLK
clk => timeout_counter[13].CLK
clk => timeout_counter[14].CLK
clk => timeout_counter[15].CLK
clk => delayed_run.CLK
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
command_fifo_empty => busy.IN0
csr_address[0] => Mux0.IN16
csr_address[0] => Mux1.IN16
csr_address[0] => Mux2.IN16
csr_address[0] => Mux3.IN16
csr_address[0] => Mux4.IN16
csr_address[0] => Mux5.IN16
csr_address[0] => Mux6.IN16
csr_address[0] => Mux7.IN16
csr_address[0] => Mux8.IN16
csr_address[0] => Mux9.IN16
csr_address[0] => Mux10.IN16
csr_address[0] => Mux11.IN16
csr_address[0] => Mux12.IN16
csr_address[0] => Mux13.IN16
csr_address[0] => Mux14.IN16
csr_address[0] => Mux15.IN16
csr_address[0] => Mux16.IN16
csr_address[0] => Mux17.IN16
csr_address[0] => Mux18.IN16
csr_address[0] => Mux19.IN16
csr_address[0] => Mux20.IN16
csr_address[0] => Mux21.IN16
csr_address[0] => Mux22.IN16
csr_address[0] => Mux23.IN16
csr_address[0] => Mux24.IN16
csr_address[0] => Mux25.IN16
csr_address[0] => Mux26.IN16
csr_address[0] => Mux27.IN15
csr_address[0] => Mux28.IN15
csr_address[0] => Mux29.IN15
csr_address[0] => Mux30.IN16
csr_address[0] => Mux31.IN15
csr_address[0] => Equal1.IN3
csr_address[0] => Equal2.IN3
csr_address[0] => Equal3.IN3
csr_address[0] => Equal4.IN3
csr_address[1] => Mux0.IN15
csr_address[1] => Mux1.IN15
csr_address[1] => Mux2.IN15
csr_address[1] => Mux3.IN15
csr_address[1] => Mux4.IN15
csr_address[1] => Mux5.IN15
csr_address[1] => Mux6.IN15
csr_address[1] => Mux7.IN15
csr_address[1] => Mux8.IN15
csr_address[1] => Mux9.IN15
csr_address[1] => Mux10.IN15
csr_address[1] => Mux11.IN15
csr_address[1] => Mux12.IN15
csr_address[1] => Mux13.IN15
csr_address[1] => Mux14.IN15
csr_address[1] => Mux15.IN15
csr_address[1] => Mux16.IN15
csr_address[1] => Mux17.IN15
csr_address[1] => Mux18.IN15
csr_address[1] => Mux19.IN15
csr_address[1] => Mux20.IN15
csr_address[1] => Mux21.IN15
csr_address[1] => Mux22.IN15
csr_address[1] => Mux23.IN15
csr_address[1] => Mux24.IN15
csr_address[1] => Mux25.IN15
csr_address[1] => Mux26.IN15
csr_address[1] => Mux27.IN14
csr_address[1] => Mux28.IN14
csr_address[1] => Mux29.IN14
csr_address[1] => Mux30.IN15
csr_address[1] => Mux31.IN14
csr_address[1] => Equal1.IN2
csr_address[1] => Equal2.IN2
csr_address[1] => Equal3.IN2
csr_address[1] => Equal4.IN2
csr_address[2] => Mux0.IN14
csr_address[2] => Mux1.IN14
csr_address[2] => Mux2.IN14
csr_address[2] => Mux3.IN14
csr_address[2] => Mux4.IN14
csr_address[2] => Mux5.IN14
csr_address[2] => Mux6.IN14
csr_address[2] => Mux7.IN14
csr_address[2] => Mux8.IN14
csr_address[2] => Mux9.IN14
csr_address[2] => Mux10.IN14
csr_address[2] => Mux11.IN14
csr_address[2] => Mux12.IN14
csr_address[2] => Mux13.IN14
csr_address[2] => Mux14.IN14
csr_address[2] => Mux15.IN14
csr_address[2] => Mux16.IN14
csr_address[2] => Mux17.IN14
csr_address[2] => Mux18.IN14
csr_address[2] => Mux19.IN14
csr_address[2] => Mux20.IN14
csr_address[2] => Mux21.IN14
csr_address[2] => Mux22.IN14
csr_address[2] => Mux23.IN14
csr_address[2] => Mux24.IN14
csr_address[2] => Mux25.IN14
csr_address[2] => Mux26.IN14
csr_address[2] => Mux27.IN13
csr_address[2] => Mux28.IN13
csr_address[2] => Mux29.IN13
csr_address[2] => Mux30.IN14
csr_address[2] => Mux31.IN13
csr_address[2] => Equal1.IN0
csr_address[2] => Equal2.IN1
csr_address[2] => Equal3.IN1
csr_address[2] => Equal4.IN1
csr_address[3] => Mux0.IN13
csr_address[3] => Mux1.IN13
csr_address[3] => Mux2.IN13
csr_address[3] => Mux3.IN13
csr_address[3] => Mux4.IN13
csr_address[3] => Mux5.IN13
csr_address[3] => Mux6.IN13
csr_address[3] => Mux7.IN13
csr_address[3] => Mux8.IN13
csr_address[3] => Mux9.IN13
csr_address[3] => Mux10.IN13
csr_address[3] => Mux11.IN13
csr_address[3] => Mux12.IN13
csr_address[3] => Mux13.IN13
csr_address[3] => Mux14.IN13
csr_address[3] => Mux15.IN13
csr_address[3] => Mux16.IN13
csr_address[3] => Mux17.IN13
csr_address[3] => Mux18.IN13
csr_address[3] => Mux19.IN13
csr_address[3] => Mux20.IN13
csr_address[3] => Mux21.IN13
csr_address[3] => Mux22.IN13
csr_address[3] => Mux23.IN13
csr_address[3] => Mux24.IN13
csr_address[3] => Mux25.IN13
csr_address[3] => Mux26.IN13
csr_address[3] => Mux27.IN12
csr_address[3] => Mux28.IN12
csr_address[3] => Mux29.IN12
csr_address[3] => Mux30.IN13
csr_address[3] => Mux31.IN12
csr_address[3] => Equal1.IN1
csr_address[3] => Equal2.IN0
csr_address[3] => Equal3.IN0
csr_address[3] => Equal4.IN0
csr_chipselect => control_reg_en.IN1
csr_chipselect => descriptor_pointer_upper_reg_en.IN1
csr_chipselect => descriptor_pointer_lower_reg_en.IN1
csr_chipselect => csr_control.IN0
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_read => csr_readdata[0]~reg0.ENA
csr_write => control_reg_en.IN1
csr_write => descriptor_pointer_upper_reg_en.IN1
csr_write => descriptor_pointer_lower_reg_en.IN1
csr_write => csr_control.IN1
csr_write => delayed_csr_write.DATAIN
csr_writedata[0] => descriptor_pointer_data[0].DATAA
csr_writedata[0] => clear_error.IN1
csr_writedata[0] => control_reg[0].DATAIN
csr_writedata[0] => descriptor_pointer_upper_reg[0].DATAIN
csr_writedata[1] => descriptor_pointer_data[1].DATAA
csr_writedata[1] => control_reg[1].DATAIN
csr_writedata[1] => descriptor_pointer_upper_reg[1].DATAIN
csr_writedata[2] => descriptor_pointer_data[2].DATAA
csr_writedata[2] => clear_descriptor_completed.IN1
csr_writedata[2] => control_reg[2].DATAIN
csr_writedata[2] => descriptor_pointer_upper_reg[2].DATAIN
csr_writedata[3] => descriptor_pointer_data[3].DATAA
csr_writedata[3] => clear_chain_completed.IN1
csr_writedata[3] => control_reg[3].DATAIN
csr_writedata[3] => descriptor_pointer_upper_reg[3].DATAIN
csr_writedata[4] => descriptor_pointer_data[4].DATAA
csr_writedata[4] => control_reg[4].DATAIN
csr_writedata[4] => descriptor_pointer_upper_reg[4].DATAIN
csr_writedata[5] => descriptor_pointer_data[5].DATAA
csr_writedata[5] => clear_run.IN1
csr_writedata[5] => control_reg[5].DATAIN
csr_writedata[5] => descriptor_pointer_upper_reg[5].DATAIN
csr_writedata[6] => descriptor_pointer_data[6].DATAA
csr_writedata[6] => control_reg[6].DATAIN
csr_writedata[6] => descriptor_pointer_upper_reg[6].DATAIN
csr_writedata[7] => descriptor_pointer_data[7].DATAA
csr_writedata[7] => control_reg[7].DATAIN
csr_writedata[7] => descriptor_pointer_upper_reg[7].DATAIN
csr_writedata[8] => descriptor_pointer_data[8].DATAA
csr_writedata[8] => control_reg[8].DATAIN
csr_writedata[8] => descriptor_pointer_upper_reg[8].DATAIN
csr_writedata[9] => descriptor_pointer_data[9].DATAA
csr_writedata[9] => control_reg[9].DATAIN
csr_writedata[9] => descriptor_pointer_upper_reg[9].DATAIN
csr_writedata[10] => descriptor_pointer_data[10].DATAA
csr_writedata[10] => control_reg[10].DATAIN
csr_writedata[10] => descriptor_pointer_upper_reg[10].DATAIN
csr_writedata[11] => descriptor_pointer_data[11].DATAA
csr_writedata[11] => control_reg[11].DATAIN
csr_writedata[11] => descriptor_pointer_upper_reg[11].DATAIN
csr_writedata[12] => descriptor_pointer_data[12].DATAA
csr_writedata[12] => control_reg[12].DATAIN
csr_writedata[12] => descriptor_pointer_upper_reg[12].DATAIN
csr_writedata[13] => descriptor_pointer_data[13].DATAA
csr_writedata[13] => control_reg[13].DATAIN
csr_writedata[13] => descriptor_pointer_upper_reg[13].DATAIN
csr_writedata[14] => descriptor_pointer_data[14].DATAA
csr_writedata[14] => control_reg[14].DATAIN
csr_writedata[14] => descriptor_pointer_upper_reg[14].DATAIN
csr_writedata[15] => descriptor_pointer_data[15].DATAA
csr_writedata[15] => control_reg[15].DATAIN
csr_writedata[15] => descriptor_pointer_upper_reg[15].DATAIN
csr_writedata[16] => descriptor_pointer_data[16].DATAA
csr_writedata[16] => control_reg[16].DATAIN
csr_writedata[16] => descriptor_pointer_upper_reg[16].DATAIN
csr_writedata[17] => descriptor_pointer_data[17].DATAA
csr_writedata[17] => control_reg[17].DATAIN
csr_writedata[17] => descriptor_pointer_upper_reg[17].DATAIN
csr_writedata[18] => descriptor_pointer_data[18].DATAA
csr_writedata[18] => control_reg[18].DATAIN
csr_writedata[18] => descriptor_pointer_upper_reg[18].DATAIN
csr_writedata[19] => descriptor_pointer_data[19].DATAA
csr_writedata[19] => control_reg[19].DATAIN
csr_writedata[19] => descriptor_pointer_upper_reg[19].DATAIN
csr_writedata[20] => descriptor_pointer_data[20].DATAA
csr_writedata[20] => control_reg[20].DATAIN
csr_writedata[20] => descriptor_pointer_upper_reg[20].DATAIN
csr_writedata[21] => descriptor_pointer_data[21].DATAA
csr_writedata[21] => control_reg[21].DATAIN
csr_writedata[21] => descriptor_pointer_upper_reg[21].DATAIN
csr_writedata[22] => descriptor_pointer_data[22].DATAA
csr_writedata[22] => control_reg[22].DATAIN
csr_writedata[22] => descriptor_pointer_upper_reg[22].DATAIN
csr_writedata[23] => descriptor_pointer_data[23].DATAA
csr_writedata[23] => control_reg[23].DATAIN
csr_writedata[23] => descriptor_pointer_upper_reg[23].DATAIN
csr_writedata[24] => descriptor_pointer_data[24].DATAA
csr_writedata[24] => control_reg[24].DATAIN
csr_writedata[24] => descriptor_pointer_upper_reg[24].DATAIN
csr_writedata[25] => descriptor_pointer_data[25].DATAA
csr_writedata[25] => control_reg[25].DATAIN
csr_writedata[25] => descriptor_pointer_upper_reg[25].DATAIN
csr_writedata[26] => descriptor_pointer_data[26].DATAA
csr_writedata[26] => control_reg[26].DATAIN
csr_writedata[26] => descriptor_pointer_upper_reg[26].DATAIN
csr_writedata[27] => descriptor_pointer_data[27].DATAA
csr_writedata[27] => control_reg[27].DATAIN
csr_writedata[27] => descriptor_pointer_upper_reg[27].DATAIN
csr_writedata[28] => descriptor_pointer_data[28].DATAA
csr_writedata[28] => control_reg[28].DATAIN
csr_writedata[28] => descriptor_pointer_upper_reg[28].DATAIN
csr_writedata[29] => descriptor_pointer_data[29].DATAA
csr_writedata[29] => control_reg[29].DATAIN
csr_writedata[29] => descriptor_pointer_upper_reg[29].DATAIN
csr_writedata[30] => descriptor_pointer_data[30].DATAA
csr_writedata[30] => control_reg[30].DATAIN
csr_writedata[30] => descriptor_pointer_upper_reg[30].DATAIN
csr_writedata[31] => clear_interrupt.DATAB
csr_writedata[31] => descriptor_pointer_data[31].DATAA
csr_writedata[31] => descriptor_pointer_upper_reg[31].DATAIN
desc_address_fifo_empty => busy.IN1
descriptor_read_address[0] => descriptor_pointer_data[0].DATAB
descriptor_read_address[1] => descriptor_pointer_data[1].DATAB
descriptor_read_address[2] => descriptor_pointer_data[2].DATAB
descriptor_read_address[3] => descriptor_pointer_data[3].DATAB
descriptor_read_address[4] => descriptor_pointer_data[4].DATAB
descriptor_read_address[5] => descriptor_pointer_data[5].DATAB
descriptor_read_address[6] => descriptor_pointer_data[6].DATAB
descriptor_read_address[7] => descriptor_pointer_data[7].DATAB
descriptor_read_address[8] => descriptor_pointer_data[8].DATAB
descriptor_read_address[9] => descriptor_pointer_data[9].DATAB
descriptor_read_address[10] => descriptor_pointer_data[10].DATAB
descriptor_read_address[11] => descriptor_pointer_data[11].DATAB
descriptor_read_address[12] => descriptor_pointer_data[12].DATAB
descriptor_read_address[13] => descriptor_pointer_data[13].DATAB
descriptor_read_address[14] => descriptor_pointer_data[14].DATAB
descriptor_read_address[15] => descriptor_pointer_data[15].DATAB
descriptor_read_address[16] => descriptor_pointer_data[16].DATAB
descriptor_read_address[17] => descriptor_pointer_data[17].DATAB
descriptor_read_address[18] => descriptor_pointer_data[18].DATAB
descriptor_read_address[19] => descriptor_pointer_data[19].DATAB
descriptor_read_address[20] => descriptor_pointer_data[20].DATAB
descriptor_read_address[21] => descriptor_pointer_data[21].DATAB
descriptor_read_address[22] => descriptor_pointer_data[22].DATAB
descriptor_read_address[23] => descriptor_pointer_data[23].DATAB
descriptor_read_address[24] => descriptor_pointer_data[24].DATAB
descriptor_read_address[25] => descriptor_pointer_data[25].DATAB
descriptor_read_address[26] => descriptor_pointer_data[26].DATAB
descriptor_read_address[27] => descriptor_pointer_data[27].DATAB
descriptor_read_address[28] => descriptor_pointer_data[28].DATAB
descriptor_read_address[29] => descriptor_pointer_data[29].DATAB
descriptor_read_address[30] => descriptor_pointer_data[30].DATAB
descriptor_read_address[31] => descriptor_pointer_data[31].DATAB
descriptor_read_read => descriptor_read_read_rising.IN1
descriptor_read_read => descriptor_read_read_r.DATAIN
descriptor_write_busy => busy.IN1
descriptor_write_write => always19.IN1
descriptor_write_write => delayed_descriptor_write_write.DATAIN
descriptor_write_write => descriptor_write_write_fall.IN1
descriptor_write_write => can_have_new_chain_complete.DATAIN
owned_by_hw => busy.IN1
owned_by_hw => always11.IN1
read_go => busy.IN1
reset_n => csr_readdata[0]~reg0.ACLR
reset_n => csr_readdata[1]~reg0.ACLR
reset_n => csr_readdata[2]~reg0.ACLR
reset_n => csr_readdata[3]~reg0.ACLR
reset_n => csr_readdata[4]~reg0.ACLR
reset_n => csr_readdata[5]~reg0.ACLR
reset_n => csr_readdata[6]~reg0.ACLR
reset_n => csr_readdata[7]~reg0.ACLR
reset_n => csr_readdata[8]~reg0.ACLR
reset_n => csr_readdata[9]~reg0.ACLR
reset_n => csr_readdata[10]~reg0.ACLR
reset_n => csr_readdata[11]~reg0.ACLR
reset_n => csr_readdata[12]~reg0.ACLR
reset_n => csr_readdata[13]~reg0.ACLR
reset_n => csr_readdata[14]~reg0.ACLR
reset_n => csr_readdata[15]~reg0.ACLR
reset_n => csr_readdata[16]~reg0.ACLR
reset_n => csr_readdata[17]~reg0.ACLR
reset_n => csr_readdata[18]~reg0.ACLR
reset_n => csr_readdata[19]~reg0.ACLR
reset_n => csr_readdata[20]~reg0.ACLR
reset_n => csr_readdata[21]~reg0.ACLR
reset_n => csr_readdata[22]~reg0.ACLR
reset_n => csr_readdata[23]~reg0.ACLR
reset_n => csr_readdata[24]~reg0.ACLR
reset_n => csr_readdata[25]~reg0.ACLR
reset_n => csr_readdata[26]~reg0.ACLR
reset_n => csr_readdata[27]~reg0.ACLR
reset_n => csr_readdata[28]~reg0.ACLR
reset_n => csr_readdata[29]~reg0.ACLR
reset_n => csr_readdata[30]~reg0.ACLR
reset_n => csr_readdata[31]~reg0.ACLR
reset_n => csr_irq~reg0.ACLR
reset_n => descriptor_pointer_lower_reg[0].ACLR
reset_n => descriptor_pointer_lower_reg[1].ACLR
reset_n => descriptor_pointer_lower_reg[2].ACLR
reset_n => descriptor_pointer_lower_reg[3].ACLR
reset_n => descriptor_pointer_lower_reg[4].ACLR
reset_n => descriptor_pointer_lower_reg[5].ACLR
reset_n => descriptor_pointer_lower_reg[6].ACLR
reset_n => descriptor_pointer_lower_reg[7].ACLR
reset_n => descriptor_pointer_lower_reg[8].ACLR
reset_n => descriptor_pointer_lower_reg[9].ACLR
reset_n => descriptor_pointer_lower_reg[10].ACLR
reset_n => descriptor_pointer_lower_reg[11].ACLR
reset_n => descriptor_pointer_lower_reg[12].ACLR
reset_n => descriptor_pointer_lower_reg[13].ACLR
reset_n => descriptor_pointer_lower_reg[14].ACLR
reset_n => descriptor_pointer_lower_reg[15].ACLR
reset_n => descriptor_pointer_lower_reg[16].ACLR
reset_n => descriptor_pointer_lower_reg[17].ACLR
reset_n => descriptor_pointer_lower_reg[18].ACLR
reset_n => descriptor_pointer_lower_reg[19].ACLR
reset_n => descriptor_pointer_lower_reg[20].ACLR
reset_n => descriptor_pointer_lower_reg[21].ACLR
reset_n => descriptor_pointer_lower_reg[22].ACLR
reset_n => descriptor_pointer_lower_reg[23].ACLR
reset_n => descriptor_pointer_lower_reg[24].ACLR
reset_n => descriptor_pointer_lower_reg[25].ACLR
reset_n => descriptor_pointer_lower_reg[26].ACLR
reset_n => descriptor_pointer_lower_reg[27].ACLR
reset_n => descriptor_pointer_lower_reg[28].ACLR
reset_n => descriptor_pointer_lower_reg[29].ACLR
reset_n => descriptor_pointer_lower_reg[30].ACLR
reset_n => descriptor_pointer_lower_reg[31].ACLR
reset_n => descriptor_pointer_upper_reg[0].ACLR
reset_n => descriptor_pointer_upper_reg[1].ACLR
reset_n => descriptor_pointer_upper_reg[2].ACLR
reset_n => descriptor_pointer_upper_reg[3].ACLR
reset_n => descriptor_pointer_upper_reg[4].ACLR
reset_n => descriptor_pointer_upper_reg[5].ACLR
reset_n => descriptor_pointer_upper_reg[6].ACLR
reset_n => descriptor_pointer_upper_reg[7].ACLR
reset_n => descriptor_pointer_upper_reg[8].ACLR
reset_n => descriptor_pointer_upper_reg[9].ACLR
reset_n => descriptor_pointer_upper_reg[10].ACLR
reset_n => descriptor_pointer_upper_reg[11].ACLR
reset_n => descriptor_pointer_upper_reg[12].ACLR
reset_n => descriptor_pointer_upper_reg[13].ACLR
reset_n => descriptor_pointer_upper_reg[14].ACLR
reset_n => descriptor_pointer_upper_reg[15].ACLR
reset_n => descriptor_pointer_upper_reg[16].ACLR
reset_n => descriptor_pointer_upper_reg[17].ACLR
reset_n => descriptor_pointer_upper_reg[18].ACLR
reset_n => descriptor_pointer_upper_reg[19].ACLR
reset_n => descriptor_pointer_upper_reg[20].ACLR
reset_n => descriptor_pointer_upper_reg[21].ACLR
reset_n => descriptor_pointer_upper_reg[22].ACLR
reset_n => descriptor_pointer_upper_reg[23].ACLR
reset_n => descriptor_pointer_upper_reg[24].ACLR
reset_n => descriptor_pointer_upper_reg[25].ACLR
reset_n => descriptor_pointer_upper_reg[26].ACLR
reset_n => descriptor_pointer_upper_reg[27].ACLR
reset_n => descriptor_pointer_upper_reg[28].ACLR
reset_n => descriptor_pointer_upper_reg[29].ACLR
reset_n => descriptor_pointer_upper_reg[30].ACLR
reset_n => descriptor_pointer_upper_reg[31].ACLR
reset_n => control_reg[0].ACLR
reset_n => control_reg[1].ACLR
reset_n => control_reg[2].ACLR
reset_n => control_reg[3].ACLR
reset_n => control_reg[4].ACLR
reset_n => control_reg[5].ACLR
reset_n => control_reg[6].ACLR
reset_n => control_reg[7].ACLR
reset_n => control_reg[8].ACLR
reset_n => control_reg[9].ACLR
reset_n => control_reg[10].ACLR
reset_n => control_reg[11].ACLR
reset_n => control_reg[12].ACLR
reset_n => control_reg[13].ACLR
reset_n => control_reg[14].ACLR
reset_n => control_reg[15].ACLR
reset_n => control_reg[16].ACLR
reset_n => control_reg[17].ACLR
reset_n => control_reg[18].ACLR
reset_n => control_reg[19].ACLR
reset_n => control_reg[20].ACLR
reset_n => control_reg[21].ACLR
reset_n => control_reg[22].ACLR
reset_n => control_reg[23].ACLR
reset_n => control_reg[24].ACLR
reset_n => control_reg[25].ACLR
reset_n => control_reg[26].ACLR
reset_n => control_reg[27].ACLR
reset_n => control_reg[28].ACLR
reset_n => control_reg[29].ACLR
reset_n => control_reg[30].ACLR
reset_n => control_reg[31].ACLR
reset_n => delayed_run.ACLR
reset_n => timeout_counter[0].ACLR
reset_n => timeout_counter[1].ACLR
reset_n => timeout_counter[2].ACLR
reset_n => timeout_counter[3].ACLR
reset_n => timeout_counter[4].ACLR
reset_n => timeout_counter[5].ACLR
reset_n => timeout_counter[6].ACLR
reset_n => timeout_counter[7].ACLR
reset_n => timeout_counter[8].ACLR
reset_n => timeout_counter[9].ACLR
reset_n => timeout_counter[10].ACLR
reset_n => timeout_counter[11].ACLR
reset_n => timeout_counter[12].ACLR
reset_n => timeout_counter[13].ACLR
reset_n => timeout_counter[14].ACLR
reset_n => timeout_counter[15].ACLR
reset_n => do_restart_compare.ACLR
reset_n => do_restart.ACLR
reset_n => clear_interrupt.ACLR
reset_n => descriptor_read_read_r.ACLR
reset_n => busy.ACLR
reset_n => chain_completed.ACLR
reset_n => chain_completed_int.ACLR
reset_n => delayed_csr_write.ACLR
reset_n => descriptor_completed.ACLR
reset_n => error.ACLR
reset_n => delayed_eop_encountered.ACLR
reset_n => delayed_descriptor_write_write.ACLR
reset_n => delayed_chain_completed_int.ACLR
reset_n => can_have_new_chain_complete.ACLR
reset_n => descriptor_counter[0].ACLR
reset_n => descriptor_counter[1].ACLR
reset_n => descriptor_counter[2].ACLR
reset_n => descriptor_counter[3].ACLR
reset_n => descriptor_counter[4].ACLR
reset_n => descriptor_counter[5].ACLR
reset_n => descriptor_counter[6].ACLR
reset_n => descriptor_counter[7].ACLR
reset_n => delayed_descriptor_counter[0].ACLR
reset_n => delayed_descriptor_counter[1].ACLR
reset_n => delayed_descriptor_counter[2].ACLR
reset_n => delayed_descriptor_counter[3].ACLR
reset_n => delayed_descriptor_counter[4].ACLR
reset_n => delayed_descriptor_counter[5].ACLR
reset_n => delayed_descriptor_counter[6].ACLR
reset_n => delayed_descriptor_counter[7].ACLR
status_token_fifo_empty => busy.IN1
status_token_fifo_rdreq => descriptor_counter[7].ENA
status_token_fifo_rdreq => descriptor_counter[6].ENA
status_token_fifo_rdreq => descriptor_counter[5].ENA
status_token_fifo_rdreq => descriptor_counter[4].ENA
status_token_fifo_rdreq => descriptor_counter[3].ENA
status_token_fifo_rdreq => descriptor_counter[2].ENA
status_token_fifo_rdreq => descriptor_counter[1].ENA
status_token_fifo_rdreq => descriptor_counter[0].ENA


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx
clk => clk.IN1
command_fifo_full => fifos_not_full.IN0
controlbitsfifo_rdreq => controlbitsfifo_rdreq.IN1
desc_address_fifo_full => fifos_not_full.IN1
descriptor_pointer_lower_reg_out[0] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[0] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[1] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[1] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[2] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[2] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[3] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[3] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[4] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[4] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[5] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[5] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[6] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[6] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[7] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[7] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[8] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[8] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[9] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[9] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[10] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[10] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[11] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[11] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[12] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[12] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[13] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[13] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[14] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[14] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[15] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[15] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[16] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[16] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[17] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[17] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[18] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[18] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[19] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[19] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[20] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[20] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[21] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[21] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[22] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[22] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[23] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[23] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[24] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[24] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[25] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[25] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[26] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[26] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[27] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[27] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[28] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[28] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[29] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[29] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[30] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[30] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[31] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[31] => desc_reg.DATAB
descriptor_pointer_upper_reg_out[0] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[1] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[2] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[3] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[4] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[5] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[6] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[7] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[8] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[9] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[10] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[11] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[12] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[13] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[14] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[15] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[16] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[17] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[18] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[19] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[20] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[21] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[22] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[23] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[24] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[25] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[26] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[27] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[28] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[29] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[30] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[31] => ~NO_FANOUT~
descriptor_read_readdata[0] => desc_assembler[224].DATAIN
descriptor_read_readdata[1] => desc_assembler[225].DATAIN
descriptor_read_readdata[2] => desc_assembler[226].DATAIN
descriptor_read_readdata[3] => desc_assembler[227].DATAIN
descriptor_read_readdata[4] => desc_assembler[228].DATAIN
descriptor_read_readdata[5] => desc_assembler[229].DATAIN
descriptor_read_readdata[6] => desc_assembler[230].DATAIN
descriptor_read_readdata[7] => desc_assembler[231].DATAIN
descriptor_read_readdata[8] => desc_assembler[232].DATAIN
descriptor_read_readdata[9] => desc_assembler[233].DATAIN
descriptor_read_readdata[10] => desc_assembler[234].DATAIN
descriptor_read_readdata[11] => desc_assembler[235].DATAIN
descriptor_read_readdata[12] => desc_assembler[236].DATAIN
descriptor_read_readdata[13] => desc_assembler[237].DATAIN
descriptor_read_readdata[14] => desc_assembler[238].DATAIN
descriptor_read_readdata[15] => desc_assembler[239].DATAIN
descriptor_read_readdata[16] => desc_assembler[240].DATAIN
descriptor_read_readdata[17] => desc_assembler[241].DATAIN
descriptor_read_readdata[18] => desc_assembler[242].DATAIN
descriptor_read_readdata[19] => desc_assembler[243].DATAIN
descriptor_read_readdata[20] => desc_assembler[244].DATAIN
descriptor_read_readdata[21] => desc_assembler[245].DATAIN
descriptor_read_readdata[22] => desc_assembler[246].DATAIN
descriptor_read_readdata[23] => desc_assembler[247].DATAIN
descriptor_read_readdata[24] => desc_assembler[248].DATAIN
descriptor_read_readdata[25] => desc_assembler[249].DATAIN
descriptor_read_readdata[26] => desc_assembler[250].DATAIN
descriptor_read_readdata[27] => desc_assembler[251].DATAIN
descriptor_read_readdata[28] => desc_assembler[252].DATAIN
descriptor_read_readdata[29] => desc_assembler[253].DATAIN
descriptor_read_readdata[30] => desc_assembler[254].DATAIN
descriptor_read_readdata[31] => desc_assembler[255].DATAIN
descriptor_read_readdatavalid => received_desc_counter.OUTPUTSELECT
descriptor_read_readdatavalid => received_desc_counter.OUTPUTSELECT
descriptor_read_readdatavalid => received_desc_counter.OUTPUTSELECT
descriptor_read_readdatavalid => received_desc_counter.OUTPUTSELECT
descriptor_read_readdatavalid => desc_assembler[255].ENA
descriptor_read_readdatavalid => desc_assembler[254].ENA
descriptor_read_readdatavalid => desc_assembler[253].ENA
descriptor_read_readdatavalid => desc_assembler[252].ENA
descriptor_read_readdatavalid => desc_assembler[251].ENA
descriptor_read_readdatavalid => desc_assembler[250].ENA
descriptor_read_readdatavalid => desc_assembler[249].ENA
descriptor_read_readdatavalid => desc_assembler[248].ENA
descriptor_read_readdatavalid => desc_assembler[247].ENA
descriptor_read_readdatavalid => desc_assembler[246].ENA
descriptor_read_readdatavalid => desc_assembler[245].ENA
descriptor_read_readdatavalid => desc_assembler[244].ENA
descriptor_read_readdatavalid => desc_assembler[243].ENA
descriptor_read_readdatavalid => desc_assembler[242].ENA
descriptor_read_readdatavalid => desc_assembler[241].ENA
descriptor_read_readdatavalid => desc_assembler[240].ENA
descriptor_read_readdatavalid => desc_assembler[239].ENA
descriptor_read_readdatavalid => desc_assembler[238].ENA
descriptor_read_readdatavalid => desc_assembler[237].ENA
descriptor_read_readdatavalid => desc_assembler[236].ENA
descriptor_read_readdatavalid => desc_assembler[235].ENA
descriptor_read_readdatavalid => desc_assembler[234].ENA
descriptor_read_readdatavalid => desc_assembler[233].ENA
descriptor_read_readdatavalid => desc_assembler[232].ENA
descriptor_read_readdatavalid => desc_assembler[231].ENA
descriptor_read_readdatavalid => desc_assembler[230].ENA
descriptor_read_readdatavalid => desc_assembler[229].ENA
descriptor_read_readdatavalid => desc_assembler[228].ENA
descriptor_read_readdatavalid => desc_assembler[227].ENA
descriptor_read_readdatavalid => desc_assembler[226].ENA
descriptor_read_readdatavalid => desc_assembler[225].ENA
descriptor_read_readdatavalid => desc_assembler[224].ENA
descriptor_read_readdatavalid => desc_assembler[223].ENA
descriptor_read_readdatavalid => desc_assembler[222].ENA
descriptor_read_readdatavalid => desc_assembler[221].ENA
descriptor_read_readdatavalid => desc_assembler[220].ENA
descriptor_read_readdatavalid => desc_assembler[219].ENA
descriptor_read_readdatavalid => desc_assembler[218].ENA
descriptor_read_readdatavalid => desc_assembler[217].ENA
descriptor_read_readdatavalid => desc_assembler[216].ENA
descriptor_read_readdatavalid => desc_assembler[215].ENA
descriptor_read_readdatavalid => desc_assembler[214].ENA
descriptor_read_readdatavalid => desc_assembler[213].ENA
descriptor_read_readdatavalid => desc_assembler[212].ENA
descriptor_read_readdatavalid => desc_assembler[211].ENA
descriptor_read_readdatavalid => desc_assembler[210].ENA
descriptor_read_readdatavalid => desc_assembler[209].ENA
descriptor_read_readdatavalid => desc_assembler[208].ENA
descriptor_read_readdatavalid => desc_assembler[207].ENA
descriptor_read_readdatavalid => desc_assembler[206].ENA
descriptor_read_readdatavalid => desc_assembler[205].ENA
descriptor_read_readdatavalid => desc_assembler[204].ENA
descriptor_read_readdatavalid => desc_assembler[203].ENA
descriptor_read_readdatavalid => desc_assembler[202].ENA
descriptor_read_readdatavalid => desc_assembler[201].ENA
descriptor_read_readdatavalid => desc_assembler[200].ENA
descriptor_read_readdatavalid => desc_assembler[199].ENA
descriptor_read_readdatavalid => desc_assembler[198].ENA
descriptor_read_readdatavalid => desc_assembler[197].ENA
descriptor_read_readdatavalid => desc_assembler[196].ENA
descriptor_read_readdatavalid => desc_assembler[195].ENA
descriptor_read_readdatavalid => desc_assembler[194].ENA
descriptor_read_readdatavalid => desc_assembler[193].ENA
descriptor_read_readdatavalid => desc_assembler[192].ENA
descriptor_read_readdatavalid => desc_assembler[191].ENA
descriptor_read_readdatavalid => desc_assembler[190].ENA
descriptor_read_readdatavalid => desc_assembler[189].ENA
descriptor_read_readdatavalid => desc_assembler[188].ENA
descriptor_read_readdatavalid => desc_assembler[187].ENA
descriptor_read_readdatavalid => desc_assembler[186].ENA
descriptor_read_readdatavalid => desc_assembler[185].ENA
descriptor_read_readdatavalid => desc_assembler[184].ENA
descriptor_read_readdatavalid => desc_assembler[183].ENA
descriptor_read_readdatavalid => desc_assembler[182].ENA
descriptor_read_readdatavalid => desc_assembler[181].ENA
descriptor_read_readdatavalid => desc_assembler[180].ENA
descriptor_read_readdatavalid => desc_assembler[179].ENA
descriptor_read_readdatavalid => desc_assembler[178].ENA
descriptor_read_readdatavalid => desc_assembler[177].ENA
descriptor_read_readdatavalid => desc_assembler[176].ENA
descriptor_read_readdatavalid => desc_assembler[175].ENA
descriptor_read_readdatavalid => desc_assembler[174].ENA
descriptor_read_readdatavalid => desc_assembler[173].ENA
descriptor_read_readdatavalid => desc_assembler[172].ENA
descriptor_read_readdatavalid => desc_assembler[171].ENA
descriptor_read_readdatavalid => desc_assembler[170].ENA
descriptor_read_readdatavalid => desc_assembler[169].ENA
descriptor_read_readdatavalid => desc_assembler[168].ENA
descriptor_read_readdatavalid => desc_assembler[167].ENA
descriptor_read_readdatavalid => desc_assembler[166].ENA
descriptor_read_readdatavalid => desc_assembler[165].ENA
descriptor_read_readdatavalid => desc_assembler[164].ENA
descriptor_read_readdatavalid => desc_assembler[163].ENA
descriptor_read_readdatavalid => desc_assembler[162].ENA
descriptor_read_readdatavalid => desc_assembler[161].ENA
descriptor_read_readdatavalid => desc_assembler[160].ENA
descriptor_read_readdatavalid => desc_assembler[159].ENA
descriptor_read_readdatavalid => desc_assembler[158].ENA
descriptor_read_readdatavalid => desc_assembler[157].ENA
descriptor_read_readdatavalid => desc_assembler[156].ENA
descriptor_read_readdatavalid => desc_assembler[155].ENA
descriptor_read_readdatavalid => desc_assembler[154].ENA
descriptor_read_readdatavalid => desc_assembler[153].ENA
descriptor_read_readdatavalid => desc_assembler[152].ENA
descriptor_read_readdatavalid => desc_assembler[151].ENA
descriptor_read_readdatavalid => desc_assembler[150].ENA
descriptor_read_readdatavalid => desc_assembler[149].ENA
descriptor_read_readdatavalid => desc_assembler[148].ENA
descriptor_read_readdatavalid => desc_assembler[147].ENA
descriptor_read_readdatavalid => desc_assembler[146].ENA
descriptor_read_readdatavalid => desc_assembler[145].ENA
descriptor_read_readdatavalid => desc_assembler[144].ENA
descriptor_read_readdatavalid => desc_assembler[143].ENA
descriptor_read_readdatavalid => desc_assembler[142].ENA
descriptor_read_readdatavalid => desc_assembler[141].ENA
descriptor_read_readdatavalid => desc_assembler[140].ENA
descriptor_read_readdatavalid => desc_assembler[139].ENA
descriptor_read_readdatavalid => desc_assembler[138].ENA
descriptor_read_readdatavalid => desc_assembler[137].ENA
descriptor_read_readdatavalid => desc_assembler[136].ENA
descriptor_read_readdatavalid => desc_assembler[135].ENA
descriptor_read_readdatavalid => desc_assembler[134].ENA
descriptor_read_readdatavalid => desc_assembler[133].ENA
descriptor_read_readdatavalid => desc_assembler[132].ENA
descriptor_read_readdatavalid => desc_assembler[131].ENA
descriptor_read_readdatavalid => desc_assembler[130].ENA
descriptor_read_readdatavalid => desc_assembler[129].ENA
descriptor_read_readdatavalid => desc_assembler[128].ENA
descriptor_read_readdatavalid => desc_assembler[127].ENA
descriptor_read_readdatavalid => desc_assembler[126].ENA
descriptor_read_readdatavalid => desc_assembler[125].ENA
descriptor_read_readdatavalid => desc_assembler[124].ENA
descriptor_read_readdatavalid => desc_assembler[123].ENA
descriptor_read_readdatavalid => desc_assembler[122].ENA
descriptor_read_readdatavalid => desc_assembler[121].ENA
descriptor_read_readdatavalid => desc_assembler[120].ENA
descriptor_read_readdatavalid => desc_assembler[119].ENA
descriptor_read_readdatavalid => desc_assembler[118].ENA
descriptor_read_readdatavalid => desc_assembler[117].ENA
descriptor_read_readdatavalid => desc_assembler[116].ENA
descriptor_read_readdatavalid => desc_assembler[115].ENA
descriptor_read_readdatavalid => desc_assembler[114].ENA
descriptor_read_readdatavalid => desc_assembler[113].ENA
descriptor_read_readdatavalid => desc_assembler[112].ENA
descriptor_read_readdatavalid => desc_assembler[111].ENA
descriptor_read_readdatavalid => desc_assembler[110].ENA
descriptor_read_readdatavalid => desc_assembler[109].ENA
descriptor_read_readdatavalid => desc_assembler[108].ENA
descriptor_read_readdatavalid => desc_assembler[107].ENA
descriptor_read_readdatavalid => desc_assembler[106].ENA
descriptor_read_readdatavalid => desc_assembler[105].ENA
descriptor_read_readdatavalid => desc_assembler[104].ENA
descriptor_read_readdatavalid => desc_assembler[103].ENA
descriptor_read_readdatavalid => desc_assembler[102].ENA
descriptor_read_readdatavalid => desc_assembler[101].ENA
descriptor_read_readdatavalid => desc_assembler[100].ENA
descriptor_read_readdatavalid => desc_assembler[99].ENA
descriptor_read_readdatavalid => desc_assembler[98].ENA
descriptor_read_readdatavalid => desc_assembler[97].ENA
descriptor_read_readdatavalid => desc_assembler[96].ENA
descriptor_read_readdatavalid => desc_assembler[95].ENA
descriptor_read_readdatavalid => desc_assembler[94].ENA
descriptor_read_readdatavalid => desc_assembler[93].ENA
descriptor_read_readdatavalid => desc_assembler[92].ENA
descriptor_read_readdatavalid => desc_assembler[91].ENA
descriptor_read_readdatavalid => desc_assembler[90].ENA
descriptor_read_readdatavalid => desc_assembler[89].ENA
descriptor_read_readdatavalid => desc_assembler[88].ENA
descriptor_read_readdatavalid => desc_assembler[87].ENA
descriptor_read_readdatavalid => desc_assembler[86].ENA
descriptor_read_readdatavalid => desc_assembler[85].ENA
descriptor_read_readdatavalid => desc_assembler[84].ENA
descriptor_read_readdatavalid => desc_assembler[83].ENA
descriptor_read_readdatavalid => desc_assembler[82].ENA
descriptor_read_readdatavalid => desc_assembler[81].ENA
descriptor_read_readdatavalid => desc_assembler[80].ENA
descriptor_read_readdatavalid => desc_assembler[79].ENA
descriptor_read_readdatavalid => desc_assembler[78].ENA
descriptor_read_readdatavalid => desc_assembler[77].ENA
descriptor_read_readdatavalid => desc_assembler[76].ENA
descriptor_read_readdatavalid => desc_assembler[75].ENA
descriptor_read_readdatavalid => desc_assembler[74].ENA
descriptor_read_readdatavalid => desc_assembler[73].ENA
descriptor_read_readdatavalid => desc_assembler[72].ENA
descriptor_read_readdatavalid => desc_assembler[71].ENA
descriptor_read_readdatavalid => desc_assembler[70].ENA
descriptor_read_readdatavalid => desc_assembler[69].ENA
descriptor_read_readdatavalid => desc_assembler[68].ENA
descriptor_read_readdatavalid => desc_assembler[67].ENA
descriptor_read_readdatavalid => desc_assembler[66].ENA
descriptor_read_readdatavalid => desc_assembler[65].ENA
descriptor_read_readdatavalid => desc_assembler[64].ENA
descriptor_read_readdatavalid => desc_assembler[63].ENA
descriptor_read_readdatavalid => desc_assembler[62].ENA
descriptor_read_readdatavalid => desc_assembler[61].ENA
descriptor_read_readdatavalid => desc_assembler[60].ENA
descriptor_read_readdatavalid => desc_assembler[59].ENA
descriptor_read_readdatavalid => desc_assembler[58].ENA
descriptor_read_readdatavalid => desc_assembler[57].ENA
descriptor_read_readdatavalid => desc_assembler[56].ENA
descriptor_read_readdatavalid => desc_assembler[55].ENA
descriptor_read_readdatavalid => desc_assembler[54].ENA
descriptor_read_readdatavalid => desc_assembler[53].ENA
descriptor_read_readdatavalid => desc_assembler[52].ENA
descriptor_read_readdatavalid => desc_assembler[51].ENA
descriptor_read_readdatavalid => desc_assembler[50].ENA
descriptor_read_readdatavalid => desc_assembler[49].ENA
descriptor_read_readdatavalid => desc_assembler[48].ENA
descriptor_read_readdatavalid => desc_assembler[47].ENA
descriptor_read_readdatavalid => desc_assembler[46].ENA
descriptor_read_readdatavalid => desc_assembler[45].ENA
descriptor_read_readdatavalid => desc_assembler[44].ENA
descriptor_read_readdatavalid => desc_assembler[43].ENA
descriptor_read_readdatavalid => desc_assembler[42].ENA
descriptor_read_readdatavalid => desc_assembler[41].ENA
descriptor_read_readdatavalid => desc_assembler[40].ENA
descriptor_read_readdatavalid => desc_assembler[39].ENA
descriptor_read_readdatavalid => desc_assembler[38].ENA
descriptor_read_readdatavalid => desc_assembler[37].ENA
descriptor_read_readdatavalid => desc_assembler[36].ENA
descriptor_read_readdatavalid => desc_assembler[35].ENA
descriptor_read_readdatavalid => desc_assembler[34].ENA
descriptor_read_readdatavalid => desc_assembler[33].ENA
descriptor_read_readdatavalid => desc_assembler[32].ENA
descriptor_read_readdatavalid => desc_assembler[31].ENA
descriptor_read_readdatavalid => desc_assembler[30].ENA
descriptor_read_readdatavalid => desc_assembler[29].ENA
descriptor_read_readdatavalid => desc_assembler[28].ENA
descriptor_read_readdatavalid => desc_assembler[27].ENA
descriptor_read_readdatavalid => desc_assembler[26].ENA
descriptor_read_readdatavalid => desc_assembler[25].ENA
descriptor_read_readdatavalid => desc_assembler[24].ENA
descriptor_read_readdatavalid => desc_assembler[23].ENA
descriptor_read_readdatavalid => desc_assembler[22].ENA
descriptor_read_readdatavalid => desc_assembler[21].ENA
descriptor_read_readdatavalid => desc_assembler[20].ENA
descriptor_read_readdatavalid => desc_assembler[19].ENA
descriptor_read_readdatavalid => desc_assembler[18].ENA
descriptor_read_readdatavalid => desc_assembler[17].ENA
descriptor_read_readdatavalid => desc_assembler[16].ENA
descriptor_read_readdatavalid => desc_assembler[15].ENA
descriptor_read_readdatavalid => desc_assembler[14].ENA
descriptor_read_readdatavalid => desc_assembler[13].ENA
descriptor_read_readdatavalid => desc_assembler[12].ENA
descriptor_read_readdatavalid => desc_assembler[11].ENA
descriptor_read_readdatavalid => desc_assembler[10].ENA
descriptor_read_readdatavalid => desc_assembler[9].ENA
descriptor_read_readdatavalid => desc_assembler[8].ENA
descriptor_read_readdatavalid => desc_assembler[7].ENA
descriptor_read_readdatavalid => desc_assembler[6].ENA
descriptor_read_readdatavalid => desc_assembler[5].ENA
descriptor_read_readdatavalid => desc_assembler[4].ENA
descriptor_read_readdatavalid => desc_assembler[3].ENA
descriptor_read_readdatavalid => desc_assembler[2].ENA
descriptor_read_readdatavalid => desc_assembler[1].ENA
descriptor_read_readdatavalid => desc_assembler[0].ENA
descriptor_read_waitrequest => posted_desc_counter.IN1
descriptor_read_waitrequest => desc_read_start.ENA
descriptor_read_waitrequest => descriptor_read_read~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[31]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[30]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[29]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[28]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[27]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[26]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[25]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[24]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[23]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[22]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[21]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[20]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[19]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[18]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[17]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[16]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[15]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[14]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[13]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[12]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[11]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[10]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[9]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[8]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[7]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[6]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[5]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[4]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[3]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[2]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[1]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[0]~reg0.ENA
pollen_clear_run => always10.IN1
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
pollen_clear_run => desc_reg.OUTPUTSELECT
reset => reset.IN1
reset_n => desc_assembler[0].ACLR
reset_n => desc_assembler[1].ACLR
reset_n => desc_assembler[2].ACLR
reset_n => desc_assembler[3].ACLR
reset_n => desc_assembler[4].ACLR
reset_n => desc_assembler[5].ACLR
reset_n => desc_assembler[6].ACLR
reset_n => desc_assembler[7].ACLR
reset_n => desc_assembler[8].ACLR
reset_n => desc_assembler[9].ACLR
reset_n => desc_assembler[10].ACLR
reset_n => desc_assembler[11].ACLR
reset_n => desc_assembler[12].ACLR
reset_n => desc_assembler[13].ACLR
reset_n => desc_assembler[14].ACLR
reset_n => desc_assembler[15].ACLR
reset_n => desc_assembler[16].ACLR
reset_n => desc_assembler[17].ACLR
reset_n => desc_assembler[18].ACLR
reset_n => desc_assembler[19].ACLR
reset_n => desc_assembler[20].ACLR
reset_n => desc_assembler[21].ACLR
reset_n => desc_assembler[22].ACLR
reset_n => desc_assembler[23].ACLR
reset_n => desc_assembler[24].ACLR
reset_n => desc_assembler[25].ACLR
reset_n => desc_assembler[26].ACLR
reset_n => desc_assembler[27].ACLR
reset_n => desc_assembler[28].ACLR
reset_n => desc_assembler[29].ACLR
reset_n => desc_assembler[30].ACLR
reset_n => desc_assembler[31].ACLR
reset_n => desc_assembler[32].ACLR
reset_n => desc_assembler[33].ACLR
reset_n => desc_assembler[34].ACLR
reset_n => desc_assembler[35].ACLR
reset_n => desc_assembler[36].ACLR
reset_n => desc_assembler[37].ACLR
reset_n => desc_assembler[38].ACLR
reset_n => desc_assembler[39].ACLR
reset_n => desc_assembler[40].ACLR
reset_n => desc_assembler[41].ACLR
reset_n => desc_assembler[42].ACLR
reset_n => desc_assembler[43].ACLR
reset_n => desc_assembler[44].ACLR
reset_n => desc_assembler[45].ACLR
reset_n => desc_assembler[46].ACLR
reset_n => desc_assembler[47].ACLR
reset_n => desc_assembler[48].ACLR
reset_n => desc_assembler[49].ACLR
reset_n => desc_assembler[50].ACLR
reset_n => desc_assembler[51].ACLR
reset_n => desc_assembler[52].ACLR
reset_n => desc_assembler[53].ACLR
reset_n => desc_assembler[54].ACLR
reset_n => desc_assembler[55].ACLR
reset_n => desc_assembler[56].ACLR
reset_n => desc_assembler[57].ACLR
reset_n => desc_assembler[58].ACLR
reset_n => desc_assembler[59].ACLR
reset_n => desc_assembler[60].ACLR
reset_n => desc_assembler[61].ACLR
reset_n => desc_assembler[62].ACLR
reset_n => desc_assembler[63].ACLR
reset_n => desc_assembler[64].ACLR
reset_n => desc_assembler[65].ACLR
reset_n => desc_assembler[66].ACLR
reset_n => desc_assembler[67].ACLR
reset_n => desc_assembler[68].ACLR
reset_n => desc_assembler[69].ACLR
reset_n => desc_assembler[70].ACLR
reset_n => desc_assembler[71].ACLR
reset_n => desc_assembler[72].ACLR
reset_n => desc_assembler[73].ACLR
reset_n => desc_assembler[74].ACLR
reset_n => desc_assembler[75].ACLR
reset_n => desc_assembler[76].ACLR
reset_n => desc_assembler[77].ACLR
reset_n => desc_assembler[78].ACLR
reset_n => desc_assembler[79].ACLR
reset_n => desc_assembler[80].ACLR
reset_n => desc_assembler[81].ACLR
reset_n => desc_assembler[82].ACLR
reset_n => desc_assembler[83].ACLR
reset_n => desc_assembler[84].ACLR
reset_n => desc_assembler[85].ACLR
reset_n => desc_assembler[86].ACLR
reset_n => desc_assembler[87].ACLR
reset_n => desc_assembler[88].ACLR
reset_n => desc_assembler[89].ACLR
reset_n => desc_assembler[90].ACLR
reset_n => desc_assembler[91].ACLR
reset_n => desc_assembler[92].ACLR
reset_n => desc_assembler[93].ACLR
reset_n => desc_assembler[94].ACLR
reset_n => desc_assembler[95].ACLR
reset_n => desc_assembler[96].ACLR
reset_n => desc_assembler[97].ACLR
reset_n => desc_assembler[98].ACLR
reset_n => desc_assembler[99].ACLR
reset_n => desc_assembler[100].ACLR
reset_n => desc_assembler[101].ACLR
reset_n => desc_assembler[102].ACLR
reset_n => desc_assembler[103].ACLR
reset_n => desc_assembler[104].ACLR
reset_n => desc_assembler[105].ACLR
reset_n => desc_assembler[106].ACLR
reset_n => desc_assembler[107].ACLR
reset_n => desc_assembler[108].ACLR
reset_n => desc_assembler[109].ACLR
reset_n => desc_assembler[110].ACLR
reset_n => desc_assembler[111].ACLR
reset_n => desc_assembler[112].ACLR
reset_n => desc_assembler[113].ACLR
reset_n => desc_assembler[114].ACLR
reset_n => desc_assembler[115].ACLR
reset_n => desc_assembler[116].ACLR
reset_n => desc_assembler[117].ACLR
reset_n => desc_assembler[118].ACLR
reset_n => desc_assembler[119].ACLR
reset_n => desc_assembler[120].ACLR
reset_n => desc_assembler[121].ACLR
reset_n => desc_assembler[122].ACLR
reset_n => desc_assembler[123].ACLR
reset_n => desc_assembler[124].ACLR
reset_n => desc_assembler[125].ACLR
reset_n => desc_assembler[126].ACLR
reset_n => desc_assembler[127].ACLR
reset_n => desc_assembler[128].ACLR
reset_n => desc_assembler[129].ACLR
reset_n => desc_assembler[130].ACLR
reset_n => desc_assembler[131].ACLR
reset_n => desc_assembler[132].ACLR
reset_n => desc_assembler[133].ACLR
reset_n => desc_assembler[134].ACLR
reset_n => desc_assembler[135].ACLR
reset_n => desc_assembler[136].ACLR
reset_n => desc_assembler[137].ACLR
reset_n => desc_assembler[138].ACLR
reset_n => desc_assembler[139].ACLR
reset_n => desc_assembler[140].ACLR
reset_n => desc_assembler[141].ACLR
reset_n => desc_assembler[142].ACLR
reset_n => desc_assembler[143].ACLR
reset_n => desc_assembler[144].ACLR
reset_n => desc_assembler[145].ACLR
reset_n => desc_assembler[146].ACLR
reset_n => desc_assembler[147].ACLR
reset_n => desc_assembler[148].ACLR
reset_n => desc_assembler[149].ACLR
reset_n => desc_assembler[150].ACLR
reset_n => desc_assembler[151].ACLR
reset_n => desc_assembler[152].ACLR
reset_n => desc_assembler[153].ACLR
reset_n => desc_assembler[154].ACLR
reset_n => desc_assembler[155].ACLR
reset_n => desc_assembler[156].ACLR
reset_n => desc_assembler[157].ACLR
reset_n => desc_assembler[158].ACLR
reset_n => desc_assembler[159].ACLR
reset_n => desc_assembler[160].ACLR
reset_n => desc_assembler[161].ACLR
reset_n => desc_assembler[162].ACLR
reset_n => desc_assembler[163].ACLR
reset_n => desc_assembler[164].ACLR
reset_n => desc_assembler[165].ACLR
reset_n => desc_assembler[166].ACLR
reset_n => desc_assembler[167].ACLR
reset_n => desc_assembler[168].ACLR
reset_n => desc_assembler[169].ACLR
reset_n => desc_assembler[170].ACLR
reset_n => desc_assembler[171].ACLR
reset_n => desc_assembler[172].ACLR
reset_n => desc_assembler[173].ACLR
reset_n => desc_assembler[174].ACLR
reset_n => desc_assembler[175].ACLR
reset_n => desc_assembler[176].ACLR
reset_n => desc_assembler[177].ACLR
reset_n => desc_assembler[178].ACLR
reset_n => desc_assembler[179].ACLR
reset_n => desc_assembler[180].ACLR
reset_n => desc_assembler[181].ACLR
reset_n => desc_assembler[182].ACLR
reset_n => desc_assembler[183].ACLR
reset_n => desc_assembler[184].ACLR
reset_n => desc_assembler[185].ACLR
reset_n => desc_assembler[186].ACLR
reset_n => desc_assembler[187].ACLR
reset_n => desc_assembler[188].ACLR
reset_n => desc_assembler[189].ACLR
reset_n => desc_assembler[190].ACLR
reset_n => desc_assembler[191].ACLR
reset_n => desc_assembler[192].ACLR
reset_n => desc_assembler[193].ACLR
reset_n => desc_assembler[194].ACLR
reset_n => desc_assembler[195].ACLR
reset_n => desc_assembler[196].ACLR
reset_n => desc_assembler[197].ACLR
reset_n => desc_assembler[198].ACLR
reset_n => desc_assembler[199].ACLR
reset_n => desc_assembler[200].ACLR
reset_n => desc_assembler[201].ACLR
reset_n => desc_assembler[202].ACLR
reset_n => desc_assembler[203].ACLR
reset_n => desc_assembler[204].ACLR
reset_n => desc_assembler[205].ACLR
reset_n => desc_assembler[206].ACLR
reset_n => desc_assembler[207].ACLR
reset_n => desc_assembler[208].ACLR
reset_n => desc_assembler[209].ACLR
reset_n => desc_assembler[210].ACLR
reset_n => desc_assembler[211].ACLR
reset_n => desc_assembler[212].ACLR
reset_n => desc_assembler[213].ACLR
reset_n => desc_assembler[214].ACLR
reset_n => desc_assembler[215].ACLR
reset_n => desc_assembler[216].ACLR
reset_n => desc_assembler[217].ACLR
reset_n => desc_assembler[218].ACLR
reset_n => desc_assembler[219].ACLR
reset_n => desc_assembler[220].ACLR
reset_n => desc_assembler[221].ACLR
reset_n => desc_assembler[222].ACLR
reset_n => desc_assembler[223].ACLR
reset_n => desc_assembler[224].ACLR
reset_n => desc_assembler[225].ACLR
reset_n => desc_assembler[226].ACLR
reset_n => desc_assembler[227].ACLR
reset_n => desc_assembler[228].ACLR
reset_n => desc_assembler[229].ACLR
reset_n => desc_assembler[230].ACLR
reset_n => desc_assembler[231].ACLR
reset_n => desc_assembler[232].ACLR
reset_n => desc_assembler[233].ACLR
reset_n => desc_assembler[234].ACLR
reset_n => desc_assembler[235].ACLR
reset_n => desc_assembler[236].ACLR
reset_n => desc_assembler[237].ACLR
reset_n => desc_assembler[238].ACLR
reset_n => desc_assembler[239].ACLR
reset_n => desc_assembler[240].ACLR
reset_n => desc_assembler[241].ACLR
reset_n => desc_assembler[242].ACLR
reset_n => desc_assembler[243].ACLR
reset_n => desc_assembler[244].ACLR
reset_n => desc_assembler[245].ACLR
reset_n => desc_assembler[246].ACLR
reset_n => desc_assembler[247].ACLR
reset_n => desc_assembler[248].ACLR
reset_n => desc_assembler[249].ACLR
reset_n => desc_assembler[250].ACLR
reset_n => desc_assembler[251].ACLR
reset_n => desc_assembler[252].ACLR
reset_n => desc_assembler[253].ACLR
reset_n => desc_assembler[254].ACLR
reset_n => desc_assembler[255].ACLR
reset_n => desc_reg[0].ACLR
reset_n => desc_reg[1].ACLR
reset_n => desc_reg[2].ACLR
reset_n => desc_reg[3].ACLR
reset_n => desc_reg[4].ACLR
reset_n => desc_reg[5].ACLR
reset_n => desc_reg[6].ACLR
reset_n => desc_reg[7].ACLR
reset_n => desc_reg[8].ACLR
reset_n => desc_reg[9].ACLR
reset_n => desc_reg[10].ACLR
reset_n => desc_reg[11].ACLR
reset_n => desc_reg[12].ACLR
reset_n => desc_reg[13].ACLR
reset_n => desc_reg[14].ACLR
reset_n => desc_reg[15].ACLR
reset_n => desc_reg[16].ACLR
reset_n => desc_reg[17].ACLR
reset_n => desc_reg[18].ACLR
reset_n => desc_reg[19].ACLR
reset_n => desc_reg[20].ACLR
reset_n => desc_reg[21].ACLR
reset_n => desc_reg[22].ACLR
reset_n => desc_reg[23].ACLR
reset_n => desc_reg[24].ACLR
reset_n => desc_reg[25].ACLR
reset_n => desc_reg[26].ACLR
reset_n => desc_reg[27].ACLR
reset_n => desc_reg[28].ACLR
reset_n => desc_reg[29].ACLR
reset_n => desc_reg[30].ACLR
reset_n => desc_reg[31].ACLR
reset_n => desc_reg[64].ACLR
reset_n => desc_reg[65].ACLR
reset_n => desc_reg[66].ACLR
reset_n => desc_reg[67].ACLR
reset_n => desc_reg[68].ACLR
reset_n => desc_reg[69].ACLR
reset_n => desc_reg[70].ACLR
reset_n => desc_reg[71].ACLR
reset_n => desc_reg[72].ACLR
reset_n => desc_reg[73].ACLR
reset_n => desc_reg[74].ACLR
reset_n => desc_reg[75].ACLR
reset_n => desc_reg[76].ACLR
reset_n => desc_reg[77].ACLR
reset_n => desc_reg[78].ACLR
reset_n => desc_reg[79].ACLR
reset_n => desc_reg[80].ACLR
reset_n => desc_reg[81].ACLR
reset_n => desc_reg[82].ACLR
reset_n => desc_reg[83].ACLR
reset_n => desc_reg[84].ACLR
reset_n => desc_reg[85].ACLR
reset_n => desc_reg[86].ACLR
reset_n => desc_reg[87].ACLR
reset_n => desc_reg[88].ACLR
reset_n => desc_reg[89].ACLR
reset_n => desc_reg[90].ACLR
reset_n => desc_reg[91].ACLR
reset_n => desc_reg[92].ACLR
reset_n => desc_reg[93].ACLR
reset_n => desc_reg[94].ACLR
reset_n => desc_reg[95].ACLR
reset_n => desc_reg[128].ACLR
reset_n => desc_reg[129].ACLR
reset_n => desc_reg[130].ACLR
reset_n => desc_reg[131].ACLR
reset_n => desc_reg[132].ACLR
reset_n => desc_reg[133].ACLR
reset_n => desc_reg[134].ACLR
reset_n => desc_reg[135].ACLR
reset_n => desc_reg[136].ACLR
reset_n => desc_reg[137].ACLR
reset_n => desc_reg[138].ACLR
reset_n => desc_reg[139].ACLR
reset_n => desc_reg[140].ACLR
reset_n => desc_reg[141].ACLR
reset_n => desc_reg[142].ACLR
reset_n => desc_reg[143].ACLR
reset_n => desc_reg[144].ACLR
reset_n => desc_reg[145].ACLR
reset_n => desc_reg[146].ACLR
reset_n => desc_reg[147].ACLR
reset_n => desc_reg[148].ACLR
reset_n => desc_reg[149].ACLR
reset_n => desc_reg[150].ACLR
reset_n => desc_reg[151].ACLR
reset_n => desc_reg[152].ACLR
reset_n => desc_reg[153].ACLR
reset_n => desc_reg[154].ACLR
reset_n => desc_reg[155].ACLR
reset_n => desc_reg[156].ACLR
reset_n => desc_reg[157].ACLR
reset_n => desc_reg[158].ACLR
reset_n => desc_reg[159].ACLR
reset_n => desc_reg[192].ACLR
reset_n => desc_reg[193].ACLR
reset_n => desc_reg[194].ACLR
reset_n => desc_reg[195].ACLR
reset_n => desc_reg[196].ACLR
reset_n => desc_reg[197].ACLR
reset_n => desc_reg[198].ACLR
reset_n => desc_reg[199].ACLR
reset_n => desc_reg[200].ACLR
reset_n => desc_reg[201].ACLR
reset_n => desc_reg[202].ACLR
reset_n => desc_reg[203].ACLR
reset_n => desc_reg[204].ACLR
reset_n => desc_reg[205].ACLR
reset_n => desc_reg[206].ACLR
reset_n => desc_reg[207].ACLR
reset_n => desc_reg[208].ACLR
reset_n => desc_reg[209].ACLR
reset_n => desc_reg[210].ACLR
reset_n => desc_reg[211].ACLR
reset_n => desc_reg[212].ACLR
reset_n => desc_reg[213].ACLR
reset_n => desc_reg[214].ACLR
reset_n => desc_reg[215].ACLR
reset_n => desc_reg[216].ACLR
reset_n => desc_reg[217].ACLR
reset_n => desc_reg[218].ACLR
reset_n => desc_reg[219].ACLR
reset_n => desc_reg[220].ACLR
reset_n => desc_reg[221].ACLR
reset_n => desc_reg[222].ACLR
reset_n => desc_reg[223].ACLR
reset_n => desc_reg[248].ACLR
reset_n => desc_reg[249].ACLR
reset_n => desc_reg[250].ACLR
reset_n => desc_reg[251].ACLR
reset_n => desc_reg[252].ACLR
reset_n => desc_reg[253].ACLR
reset_n => desc_reg[254].ACLR
reset_n => desc_reg[255].ACLR
reset_n => chain_run~reg0.ACLR
reset_n => desc_address_fifo_data[0]~reg0.ACLR
reset_n => desc_address_fifo_data[1]~reg0.ACLR
reset_n => desc_address_fifo_data[2]~reg0.ACLR
reset_n => desc_address_fifo_data[3]~reg0.ACLR
reset_n => desc_address_fifo_data[4]~reg0.ACLR
reset_n => desc_address_fifo_data[5]~reg0.ACLR
reset_n => desc_address_fifo_data[6]~reg0.ACLR
reset_n => desc_address_fifo_data[7]~reg0.ACLR
reset_n => desc_address_fifo_data[8]~reg0.ACLR
reset_n => desc_address_fifo_data[9]~reg0.ACLR
reset_n => desc_address_fifo_data[10]~reg0.ACLR
reset_n => desc_address_fifo_data[11]~reg0.ACLR
reset_n => desc_address_fifo_data[12]~reg0.ACLR
reset_n => desc_address_fifo_data[13]~reg0.ACLR
reset_n => desc_address_fifo_data[14]~reg0.ACLR
reset_n => desc_address_fifo_data[15]~reg0.ACLR
reset_n => desc_address_fifo_data[16]~reg0.ACLR
reset_n => desc_address_fifo_data[17]~reg0.ACLR
reset_n => desc_address_fifo_data[18]~reg0.ACLR
reset_n => desc_address_fifo_data[19]~reg0.ACLR
reset_n => desc_address_fifo_data[20]~reg0.ACLR
reset_n => desc_address_fifo_data[21]~reg0.ACLR
reset_n => desc_address_fifo_data[22]~reg0.ACLR
reset_n => desc_address_fifo_data[23]~reg0.ACLR
reset_n => desc_address_fifo_data[24]~reg0.ACLR
reset_n => desc_address_fifo_data[25]~reg0.ACLR
reset_n => desc_address_fifo_data[26]~reg0.ACLR
reset_n => desc_address_fifo_data[27]~reg0.ACLR
reset_n => desc_address_fifo_data[28]~reg0.ACLR
reset_n => desc_address_fifo_data[29]~reg0.ACLR
reset_n => desc_address_fifo_data[30]~reg0.ACLR
reset_n => desc_address_fifo_data[31]~reg0.ACLR
reset_n => descriptor_read_address[0]~reg0.ACLR
reset_n => descriptor_read_address[1]~reg0.ACLR
reset_n => descriptor_read_address[2]~reg0.ACLR
reset_n => descriptor_read_address[3]~reg0.ACLR
reset_n => descriptor_read_address[4]~reg0.ACLR
reset_n => descriptor_read_address[5]~reg0.ACLR
reset_n => descriptor_read_address[6]~reg0.ACLR
reset_n => descriptor_read_address[7]~reg0.ACLR
reset_n => descriptor_read_address[8]~reg0.ACLR
reset_n => descriptor_read_address[9]~reg0.ACLR
reset_n => descriptor_read_address[10]~reg0.ACLR
reset_n => descriptor_read_address[11]~reg0.ACLR
reset_n => descriptor_read_address[12]~reg0.ACLR
reset_n => descriptor_read_address[13]~reg0.ACLR
reset_n => descriptor_read_address[14]~reg0.ACLR
reset_n => descriptor_read_address[15]~reg0.ACLR
reset_n => descriptor_read_address[16]~reg0.ACLR
reset_n => descriptor_read_address[17]~reg0.ACLR
reset_n => descriptor_read_address[18]~reg0.ACLR
reset_n => descriptor_read_address[19]~reg0.ACLR
reset_n => descriptor_read_address[20]~reg0.ACLR
reset_n => descriptor_read_address[21]~reg0.ACLR
reset_n => descriptor_read_address[22]~reg0.ACLR
reset_n => descriptor_read_address[23]~reg0.ACLR
reset_n => descriptor_read_address[24]~reg0.ACLR
reset_n => descriptor_read_address[25]~reg0.ACLR
reset_n => descriptor_read_address[26]~reg0.ACLR
reset_n => descriptor_read_address[27]~reg0.ACLR
reset_n => descriptor_read_address[28]~reg0.ACLR
reset_n => descriptor_read_address[29]~reg0.ACLR
reset_n => descriptor_read_address[30]~reg0.ACLR
reset_n => descriptor_read_address[31]~reg0.ACLR
reset_n => descriptor_read_read~reg0.ACLR
reset_n => command_fifo_wrreq~reg0.ACLR
reset_n => delayed_desc_reg_en.ACLR
reset_n => received_desc_counter[0].ACLR
reset_n => received_desc_counter[1].ACLR
reset_n => received_desc_counter[2].ACLR
reset_n => received_desc_counter[3].ACLR
reset_n => posted_desc_counter[0].ACLR
reset_n => posted_desc_counter[1].ACLR
reset_n => posted_desc_counter[2].ACLR
reset_n => posted_desc_counter[3].ACLR
reset_n => desc_read_start.ACLR
reset_n => posted_read_queued.ACLR
reset_n => delayed_run.ACLR
run => chain_run.IN1
run => run_rising_edge_in.IN1
run => delayed_run.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo
clk => clk.IN1
controlbitsfifo_data[0] => controlbitsfifo_data[0].IN1
controlbitsfifo_data[1] => controlbitsfifo_data[1].IN1
controlbitsfifo_data[2] => controlbitsfifo_data[2].IN1
controlbitsfifo_data[3] => controlbitsfifo_data[3].IN1
controlbitsfifo_data[4] => controlbitsfifo_data[4].IN1
controlbitsfifo_data[5] => controlbitsfifo_data[5].IN1
controlbitsfifo_data[6] => controlbitsfifo_data[6].IN1
controlbitsfifo_rdreq => controlbitsfifo_rdreq.IN1
controlbitsfifo_wrreq => controlbitsfifo_wrreq.IN1
reset => reset.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo
data[0] => a_fffifo:subfifo.data[0]
data[1] => a_fffifo:subfifo.data[1]
data[2] => a_fffifo:subfifo.data[2]
data[3] => a_fffifo:subfifo.data[3]
data[4] => a_fffifo:subfifo.data[4]
data[5] => a_fffifo:subfifo.data[5]
data[6] => a_fffifo:subfifo.data[6]
wrreq => a_fffifo:subfifo.wreq
rdreq => a_fffifo:subfifo.rreq
clock => a_fffifo:subfifo.clock
aclr => a_fffifo:subfifo.aclr
sclr => a_fffifo:subfifo.sclr


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo
data[0] => lpm_ff:last_data_node[1].data[0]
data[1] => lpm_ff:last_data_node[1].data[1]
data[2] => lpm_ff:last_data_node[1].data[2]
data[3] => lpm_ff:last_data_node[1].data[3]
data[4] => lpm_ff:last_data_node[1].data[4]
data[5] => lpm_ff:last_data_node[1].data[5]
data[6] => lpm_ff:last_data_node[1].data[6]
wreq => valid_wreq.IN0
wreq => a_fefifo:fifo_state.wreq
rreq => valid_rreq.IN0
rreq => a_fefifo:fifo_state.rreq
clock => lpm_ff:last_data_node[1].clock
clock => lpm_ff:last_data_node[0].clock
clock => lpm_counter:rd_ptr.clock
clock => lpm_ff:output_buffer.clock
clock => a_fefifo:fifo_state.clock
aclr => a_fefifo:fifo_state.aclr
aclr => lpm_ff:last_data_node[1].aclr
aclr => lpm_ff:last_data_node[0].aclr
aclr => lpm_counter:rd_ptr.aclr
aclr => lpm_ff:output_buffer.aclr
sclr => lpm_counter:rd_ptr.sclr
sclr => a_fefifo:fifo_state.sclr
threshlevel[0] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[6].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[6].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
data[0][0] => mux_4qc:auto_generated.data[0]
data[0][1] => mux_4qc:auto_generated.data[1]
data[0][2] => mux_4qc:auto_generated.data[2]
data[0][3] => mux_4qc:auto_generated.data[3]
data[0][4] => mux_4qc:auto_generated.data[4]
data[0][5] => mux_4qc:auto_generated.data[5]
data[0][6] => mux_4qc:auto_generated.data[6]
data[1][0] => mux_4qc:auto_generated.data[7]
data[1][1] => mux_4qc:auto_generated.data[8]
data[1][2] => mux_4qc:auto_generated.data[9]
data[1][3] => mux_4qc:auto_generated.data[10]
data[1][4] => mux_4qc:auto_generated.data[11]
data[1][5] => mux_4qc:auto_generated.data[12]
data[1][6] => mux_4qc:auto_generated.data[13]
sel[0] => mux_4qc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_4qc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[0].IN1
data[8] => result_node[1].IN1
data[9] => result_node[2].IN1
data[10] => result_node[3].IN1
data[11] => result_node[4].IN1
data[12] => result_node[5].IN1
data[13] => result_node[6].IN1
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr
clock => cntr_n9f:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_n9f:auto_generated.cnt_en
updown => cntr_n9f:auto_generated.updown
aclr => cntr_n9f:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_n9f:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
cin => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_n9f:auto_generated
aclr => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:output_buffer
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[6].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state
usedw_in[0] => lpm_compare:is_almost_empty_compare.dataa[0]
usedw_in[0] => lpm_compare:is_almost_full_compare.dataa[0]
usedw_in[0] => usedw_out[0].IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
threshlevel[0] => ~NO_FANOUT~
clock => sm_emptyfull.IN1
aclr => sm_emptyfull.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
usedw_is_1 => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
dataa[0] => cmpr_tdg:auto_generated.dataa[0]
datab[0] => cmpr_tdg:auto_generated.datab[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_tdg:auto_generated
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
dataa[0] => cmpr_tdg:auto_generated.dataa[0]
datab[0] => cmpr_tdg:auto_generated.datab[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_tdg:auto_generated
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_write_which_resides_within_sgdma_tx:the_descriptor_write_which_resides_within_sgdma_tx
clk => status_token_fifo_rdreq~reg0.CLK
clk => descriptor_write_write~reg0.CLK
clk => descriptor_write_write0.CLK
clk => descriptor_write_address[0]~reg0.CLK
clk => descriptor_write_address[1]~reg0.CLK
clk => descriptor_write_address[2]~reg0.CLK
clk => descriptor_write_address[3]~reg0.CLK
clk => descriptor_write_address[4]~reg0.CLK
clk => descriptor_write_address[5]~reg0.CLK
clk => descriptor_write_address[6]~reg0.CLK
clk => descriptor_write_address[7]~reg0.CLK
clk => descriptor_write_address[8]~reg0.CLK
clk => descriptor_write_address[9]~reg0.CLK
clk => descriptor_write_address[10]~reg0.CLK
clk => descriptor_write_address[11]~reg0.CLK
clk => descriptor_write_address[12]~reg0.CLK
clk => descriptor_write_address[13]~reg0.CLK
clk => descriptor_write_address[14]~reg0.CLK
clk => descriptor_write_address[15]~reg0.CLK
clk => descriptor_write_address[16]~reg0.CLK
clk => descriptor_write_address[17]~reg0.CLK
clk => descriptor_write_address[18]~reg0.CLK
clk => descriptor_write_address[19]~reg0.CLK
clk => descriptor_write_address[20]~reg0.CLK
clk => descriptor_write_address[21]~reg0.CLK
clk => descriptor_write_address[22]~reg0.CLK
clk => descriptor_write_address[23]~reg0.CLK
clk => descriptor_write_address[24]~reg0.CLK
clk => descriptor_write_address[25]~reg0.CLK
clk => descriptor_write_address[26]~reg0.CLK
clk => descriptor_write_address[27]~reg0.CLK
clk => descriptor_write_address[28]~reg0.CLK
clk => descriptor_write_address[29]~reg0.CLK
clk => descriptor_write_address[30]~reg0.CLK
clk => descriptor_write_address[31]~reg0.CLK
clk => descriptor_write_writedata[0]~reg0.CLK
clk => descriptor_write_writedata[1]~reg0.CLK
clk => descriptor_write_writedata[2]~reg0.CLK
clk => descriptor_write_writedata[3]~reg0.CLK
clk => descriptor_write_writedata[4]~reg0.CLK
clk => descriptor_write_writedata[5]~reg0.CLK
clk => descriptor_write_writedata[6]~reg0.CLK
clk => descriptor_write_writedata[7]~reg0.CLK
clk => descriptor_write_writedata[8]~reg0.CLK
clk => descriptor_write_writedata[9]~reg0.CLK
clk => descriptor_write_writedata[10]~reg0.CLK
clk => descriptor_write_writedata[11]~reg0.CLK
clk => descriptor_write_writedata[12]~reg0.CLK
clk => descriptor_write_writedata[13]~reg0.CLK
clk => descriptor_write_writedata[14]~reg0.CLK
clk => descriptor_write_writedata[15]~reg0.CLK
clk => descriptor_write_writedata[16]~reg0.CLK
clk => descriptor_write_writedata[17]~reg0.CLK
clk => descriptor_write_writedata[18]~reg0.CLK
clk => descriptor_write_writedata[19]~reg0.CLK
clk => descriptor_write_writedata[20]~reg0.CLK
clk => descriptor_write_writedata[21]~reg0.CLK
clk => descriptor_write_writedata[22]~reg0.CLK
clk => descriptor_write_writedata[23]~reg0.CLK
clk => descriptor_write_writedata[24]~reg0.CLK
clk => descriptor_write_writedata[25]~reg0.CLK
clk => descriptor_write_writedata[26]~reg0.CLK
clk => descriptor_write_writedata[27]~reg0.CLK
clk => descriptor_write_writedata[28]~reg0.CLK
clk => descriptor_write_writedata[29]~reg0.CLK
clk => descriptor_write_writedata[30]~reg0.CLK
clk => descriptor_write_writedata[31]~reg0.CLK
controlbitsfifo_q[0] => descriptor_write_writedata[24]~reg0.DATAIN
controlbitsfifo_q[1] => descriptor_write_writedata[25]~reg0.DATAIN
controlbitsfifo_q[2] => descriptor_write_writedata[26]~reg0.DATAIN
controlbitsfifo_q[3] => descriptor_write_writedata[27]~reg0.DATAIN
controlbitsfifo_q[4] => descriptor_write_writedata[28]~reg0.DATAIN
controlbitsfifo_q[5] => descriptor_write_writedata[29]~reg0.DATAIN
controlbitsfifo_q[6] => descriptor_write_writedata[30]~reg0.DATAIN
desc_address_fifo_empty => fifos_not_empty.IN0
desc_address_fifo_q[0] => descriptor_write_address[0]~reg0.DATAIN
desc_address_fifo_q[1] => descriptor_write_address[1]~reg0.DATAIN
desc_address_fifo_q[2] => Add0.IN60
desc_address_fifo_q[3] => Add0.IN59
desc_address_fifo_q[4] => Add0.IN58
desc_address_fifo_q[5] => Add0.IN57
desc_address_fifo_q[6] => Add0.IN56
desc_address_fifo_q[7] => Add0.IN55
desc_address_fifo_q[8] => Add0.IN54
desc_address_fifo_q[9] => Add0.IN53
desc_address_fifo_q[10] => Add0.IN52
desc_address_fifo_q[11] => Add0.IN51
desc_address_fifo_q[12] => Add0.IN50
desc_address_fifo_q[13] => Add0.IN49
desc_address_fifo_q[14] => Add0.IN48
desc_address_fifo_q[15] => Add0.IN47
desc_address_fifo_q[16] => Add0.IN46
desc_address_fifo_q[17] => Add0.IN45
desc_address_fifo_q[18] => Add0.IN44
desc_address_fifo_q[19] => Add0.IN43
desc_address_fifo_q[20] => Add0.IN42
desc_address_fifo_q[21] => Add0.IN41
desc_address_fifo_q[22] => Add0.IN40
desc_address_fifo_q[23] => Add0.IN39
desc_address_fifo_q[24] => Add0.IN38
desc_address_fifo_q[25] => Add0.IN37
desc_address_fifo_q[26] => Add0.IN36
desc_address_fifo_q[27] => Add0.IN35
desc_address_fifo_q[28] => Add0.IN34
desc_address_fifo_q[29] => Add0.IN33
desc_address_fifo_q[30] => Add0.IN32
desc_address_fifo_q[31] => Add0.IN31
descriptor_write_waitrequest => can_write.IN1
descriptor_write_waitrequest => descriptor_write_writedata[31]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[30]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[29]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[28]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[27]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[26]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[25]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[24]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[23]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[22]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[21]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[20]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[19]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[18]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[17]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[16]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[15]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[14]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[13]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[12]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[11]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[10]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[9]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[8]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[7]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[6]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[5]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[4]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[3]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[2]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[1]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[0]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[31]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[30]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[29]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[28]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[27]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[26]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[25]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[24]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[23]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[22]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[21]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[20]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[19]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[18]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[17]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[16]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[15]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[14]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[13]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[12]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[11]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[10]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[9]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[8]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[7]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[6]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[5]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[4]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[3]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[2]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[1]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[0]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_write0.ENA
descriptor_write_waitrequest => descriptor_write_write~reg0.ENA
park => descriptor_write_writedata[31]~reg0.DATAIN
reset_n => descriptor_write_address[0]~reg0.ACLR
reset_n => descriptor_write_address[1]~reg0.ACLR
reset_n => descriptor_write_address[2]~reg0.ACLR
reset_n => descriptor_write_address[3]~reg0.ACLR
reset_n => descriptor_write_address[4]~reg0.ACLR
reset_n => descriptor_write_address[5]~reg0.ACLR
reset_n => descriptor_write_address[6]~reg0.ACLR
reset_n => descriptor_write_address[7]~reg0.ACLR
reset_n => descriptor_write_address[8]~reg0.ACLR
reset_n => descriptor_write_address[9]~reg0.ACLR
reset_n => descriptor_write_address[10]~reg0.ACLR
reset_n => descriptor_write_address[11]~reg0.ACLR
reset_n => descriptor_write_address[12]~reg0.ACLR
reset_n => descriptor_write_address[13]~reg0.ACLR
reset_n => descriptor_write_address[14]~reg0.ACLR
reset_n => descriptor_write_address[15]~reg0.ACLR
reset_n => descriptor_write_address[16]~reg0.ACLR
reset_n => descriptor_write_address[17]~reg0.ACLR
reset_n => descriptor_write_address[18]~reg0.ACLR
reset_n => descriptor_write_address[19]~reg0.ACLR
reset_n => descriptor_write_address[20]~reg0.ACLR
reset_n => descriptor_write_address[21]~reg0.ACLR
reset_n => descriptor_write_address[22]~reg0.ACLR
reset_n => descriptor_write_address[23]~reg0.ACLR
reset_n => descriptor_write_address[24]~reg0.ACLR
reset_n => descriptor_write_address[25]~reg0.ACLR
reset_n => descriptor_write_address[26]~reg0.ACLR
reset_n => descriptor_write_address[27]~reg0.ACLR
reset_n => descriptor_write_address[28]~reg0.ACLR
reset_n => descriptor_write_address[29]~reg0.ACLR
reset_n => descriptor_write_address[30]~reg0.ACLR
reset_n => descriptor_write_address[31]~reg0.ACLR
reset_n => status_token_fifo_rdreq~reg0.ACLR
reset_n => descriptor_write_write~reg0.ACLR
reset_n => descriptor_write_writedata[0]~reg0.ACLR
reset_n => descriptor_write_writedata[1]~reg0.ACLR
reset_n => descriptor_write_writedata[2]~reg0.ACLR
reset_n => descriptor_write_writedata[3]~reg0.ACLR
reset_n => descriptor_write_writedata[4]~reg0.ACLR
reset_n => descriptor_write_writedata[5]~reg0.ACLR
reset_n => descriptor_write_writedata[6]~reg0.ACLR
reset_n => descriptor_write_writedata[7]~reg0.ACLR
reset_n => descriptor_write_writedata[8]~reg0.ACLR
reset_n => descriptor_write_writedata[9]~reg0.ACLR
reset_n => descriptor_write_writedata[10]~reg0.ACLR
reset_n => descriptor_write_writedata[11]~reg0.ACLR
reset_n => descriptor_write_writedata[12]~reg0.ACLR
reset_n => descriptor_write_writedata[13]~reg0.ACLR
reset_n => descriptor_write_writedata[14]~reg0.ACLR
reset_n => descriptor_write_writedata[15]~reg0.ACLR
reset_n => descriptor_write_writedata[16]~reg0.ACLR
reset_n => descriptor_write_writedata[17]~reg0.ACLR
reset_n => descriptor_write_writedata[18]~reg0.ACLR
reset_n => descriptor_write_writedata[19]~reg0.ACLR
reset_n => descriptor_write_writedata[20]~reg0.ACLR
reset_n => descriptor_write_writedata[21]~reg0.ACLR
reset_n => descriptor_write_writedata[22]~reg0.ACLR
reset_n => descriptor_write_writedata[23]~reg0.ACLR
reset_n => descriptor_write_writedata[24]~reg0.ACLR
reset_n => descriptor_write_writedata[25]~reg0.ACLR
reset_n => descriptor_write_writedata[26]~reg0.ACLR
reset_n => descriptor_write_writedata[27]~reg0.ACLR
reset_n => descriptor_write_writedata[28]~reg0.ACLR
reset_n => descriptor_write_writedata[29]~reg0.ACLR
reset_n => descriptor_write_writedata[30]~reg0.ACLR
reset_n => descriptor_write_writedata[31]~reg0.ACLR
reset_n => descriptor_write_write0.ACLR
status_token_fifo_data[0] => ~NO_FANOUT~
status_token_fifo_data[1] => ~NO_FANOUT~
status_token_fifo_data[2] => ~NO_FANOUT~
status_token_fifo_data[3] => ~NO_FANOUT~
status_token_fifo_data[4] => ~NO_FANOUT~
status_token_fifo_data[5] => ~NO_FANOUT~
status_token_fifo_data[6] => ~NO_FANOUT~
status_token_fifo_data[7] => ~NO_FANOUT~
status_token_fifo_data[8] => ~NO_FANOUT~
status_token_fifo_data[9] => ~NO_FANOUT~
status_token_fifo_data[10] => ~NO_FANOUT~
status_token_fifo_data[11] => ~NO_FANOUT~
status_token_fifo_data[12] => ~NO_FANOUT~
status_token_fifo_data[13] => ~NO_FANOUT~
status_token_fifo_data[14] => ~NO_FANOUT~
status_token_fifo_data[15] => ~NO_FANOUT~
status_token_fifo_data[16] => atlantic_error.IN1
status_token_fifo_data[17] => atlantic_error.IN1
status_token_fifo_data[18] => atlantic_error.IN1
status_token_fifo_data[19] => atlantic_error.IN1
status_token_fifo_data[20] => atlantic_error.IN1
status_token_fifo_data[21] => atlantic_error.IN0
status_token_fifo_data[22] => atlantic_error.IN1
status_token_fifo_data[23] => t_eop.DATAIN
status_token_fifo_empty => fifos_not_empty.IN1
status_token_fifo_q[0] => descriptor_write_writedata[0]~reg0.DATAIN
status_token_fifo_q[1] => descriptor_write_writedata[1]~reg0.DATAIN
status_token_fifo_q[2] => descriptor_write_writedata[2]~reg0.DATAIN
status_token_fifo_q[3] => descriptor_write_writedata[3]~reg0.DATAIN
status_token_fifo_q[4] => descriptor_write_writedata[4]~reg0.DATAIN
status_token_fifo_q[5] => descriptor_write_writedata[5]~reg0.DATAIN
status_token_fifo_q[6] => descriptor_write_writedata[6]~reg0.DATAIN
status_token_fifo_q[7] => descriptor_write_writedata[7]~reg0.DATAIN
status_token_fifo_q[8] => descriptor_write_writedata[8]~reg0.DATAIN
status_token_fifo_q[9] => descriptor_write_writedata[9]~reg0.DATAIN
status_token_fifo_q[10] => descriptor_write_writedata[10]~reg0.DATAIN
status_token_fifo_q[11] => descriptor_write_writedata[11]~reg0.DATAIN
status_token_fifo_q[12] => descriptor_write_writedata[12]~reg0.DATAIN
status_token_fifo_q[13] => descriptor_write_writedata[13]~reg0.DATAIN
status_token_fifo_q[14] => descriptor_write_writedata[14]~reg0.DATAIN
status_token_fifo_q[15] => descriptor_write_writedata[15]~reg0.DATAIN
status_token_fifo_q[16] => descriptor_write_writedata[16]~reg0.DATAIN
status_token_fifo_q[17] => descriptor_write_writedata[17]~reg0.DATAIN
status_token_fifo_q[18] => descriptor_write_writedata[18]~reg0.DATAIN
status_token_fifo_q[19] => descriptor_write_writedata[19]~reg0.DATAIN
status_token_fifo_q[20] => descriptor_write_writedata[20]~reg0.DATAIN
status_token_fifo_q[21] => descriptor_write_writedata[21]~reg0.DATAIN
status_token_fifo_q[22] => descriptor_write_writedata[22]~reg0.DATAIN
status_token_fifo_q[23] => descriptor_write_writedata[23]~reg0.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber
clk => command_valid.CLK
clk => delay1_command_valid.CLK
clk => command_fifo_rdreq_reg.CLK
clk => read_command_data[0]~reg0.CLK
clk => read_command_data[1]~reg0.CLK
clk => read_command_data[2]~reg0.CLK
clk => read_command_data[3]~reg0.CLK
clk => read_command_data[4]~reg0.CLK
clk => read_command_data[5]~reg0.CLK
clk => read_command_data[6]~reg0.CLK
clk => read_command_data[7]~reg0.CLK
clk => read_command_data[8]~reg0.CLK
clk => read_command_data[9]~reg0.CLK
clk => read_command_data[10]~reg0.CLK
clk => read_command_data[11]~reg0.CLK
clk => read_command_data[12]~reg0.CLK
clk => read_command_data[13]~reg0.CLK
clk => read_command_data[14]~reg0.CLK
clk => read_command_data[15]~reg0.CLK
clk => read_command_data[16]~reg0.CLK
clk => read_command_data[17]~reg0.CLK
clk => read_command_data[18]~reg0.CLK
clk => read_command_data[19]~reg0.CLK
clk => read_command_data[20]~reg0.CLK
clk => read_command_data[21]~reg0.CLK
clk => read_command_data[22]~reg0.CLK
clk => read_command_data[23]~reg0.CLK
clk => read_command_data[24]~reg0.CLK
clk => read_command_data[25]~reg0.CLK
clk => read_command_data[26]~reg0.CLK
clk => read_command_data[27]~reg0.CLK
clk => read_command_data[28]~reg0.CLK
clk => read_command_data[29]~reg0.CLK
clk => read_command_data[30]~reg0.CLK
clk => read_command_data[31]~reg0.CLK
clk => read_command_data[32]~reg0.CLK
clk => read_command_data[33]~reg0.CLK
clk => read_command_data[34]~reg0.CLK
clk => read_command_data[35]~reg0.CLK
clk => read_command_data[36]~reg0.CLK
clk => read_command_data[37]~reg0.CLK
clk => read_command_data[38]~reg0.CLK
clk => read_command_data[39]~reg0.CLK
clk => read_command_data[40]~reg0.CLK
clk => read_command_data[41]~reg0.CLK
clk => read_command_data[42]~reg0.CLK
clk => read_command_data[43]~reg0.CLK
clk => read_command_data[44]~reg0.CLK
clk => read_command_data[45]~reg0.CLK
clk => read_command_data[46]~reg0.CLK
clk => read_command_data[47]~reg0.CLK
clk => read_command_data[48]~reg0.CLK
clk => read_command_data[49]~reg0.CLK
clk => read_command_data[50]~reg0.CLK
clk => read_command_data[51]~reg0.CLK
clk => read_command_data[52]~reg0.CLK
clk => read_command_data[53]~reg0.CLK
clk => read_command_data[54]~reg0.CLK
clk => read_command_data[55]~reg0.CLK
clk => read_command_data[56]~reg0.CLK
clk => read_command_data[57]~reg0.CLK
clk => read_command_data[58]~reg0.CLK
command_fifo_empty => command_fifo_rdreq_reg.ENA
command_fifo_q[0] => read_command_data[0]~reg0.DATAIN
command_fifo_q[1] => read_command_data[1]~reg0.DATAIN
command_fifo_q[2] => read_command_data[2]~reg0.DATAIN
command_fifo_q[3] => read_command_data[3]~reg0.DATAIN
command_fifo_q[4] => read_command_data[4]~reg0.DATAIN
command_fifo_q[5] => read_command_data[5]~reg0.DATAIN
command_fifo_q[6] => read_command_data[6]~reg0.DATAIN
command_fifo_q[7] => read_command_data[7]~reg0.DATAIN
command_fifo_q[8] => read_command_data[8]~reg0.DATAIN
command_fifo_q[9] => read_command_data[9]~reg0.DATAIN
command_fifo_q[10] => read_command_data[10]~reg0.DATAIN
command_fifo_q[11] => read_command_data[11]~reg0.DATAIN
command_fifo_q[12] => read_command_data[12]~reg0.DATAIN
command_fifo_q[13] => read_command_data[13]~reg0.DATAIN
command_fifo_q[14] => read_command_data[14]~reg0.DATAIN
command_fifo_q[15] => read_command_data[15]~reg0.DATAIN
command_fifo_q[16] => read_command_data[16]~reg0.DATAIN
command_fifo_q[17] => read_command_data[17]~reg0.DATAIN
command_fifo_q[18] => read_command_data[18]~reg0.DATAIN
command_fifo_q[19] => read_command_data[19]~reg0.DATAIN
command_fifo_q[20] => read_command_data[20]~reg0.DATAIN
command_fifo_q[21] => read_command_data[21]~reg0.DATAIN
command_fifo_q[22] => read_command_data[22]~reg0.DATAIN
command_fifo_q[23] => read_command_data[23]~reg0.DATAIN
command_fifo_q[24] => read_command_data[24]~reg0.DATAIN
command_fifo_q[25] => read_command_data[25]~reg0.DATAIN
command_fifo_q[26] => read_command_data[26]~reg0.DATAIN
command_fifo_q[27] => read_command_data[27]~reg0.DATAIN
command_fifo_q[28] => read_command_data[28]~reg0.DATAIN
command_fifo_q[29] => read_command_data[29]~reg0.DATAIN
command_fifo_q[30] => read_command_data[30]~reg0.DATAIN
command_fifo_q[31] => read_command_data[31]~reg0.DATAIN
command_fifo_q[32] => ~NO_FANOUT~
command_fifo_q[33] => ~NO_FANOUT~
command_fifo_q[34] => ~NO_FANOUT~
command_fifo_q[35] => ~NO_FANOUT~
command_fifo_q[36] => ~NO_FANOUT~
command_fifo_q[37] => ~NO_FANOUT~
command_fifo_q[38] => ~NO_FANOUT~
command_fifo_q[39] => ~NO_FANOUT~
command_fifo_q[40] => ~NO_FANOUT~
command_fifo_q[41] => ~NO_FANOUT~
command_fifo_q[42] => ~NO_FANOUT~
command_fifo_q[43] => ~NO_FANOUT~
command_fifo_q[44] => ~NO_FANOUT~
command_fifo_q[45] => ~NO_FANOUT~
command_fifo_q[46] => ~NO_FANOUT~
command_fifo_q[47] => ~NO_FANOUT~
command_fifo_q[48] => ~NO_FANOUT~
command_fifo_q[49] => ~NO_FANOUT~
command_fifo_q[50] => ~NO_FANOUT~
command_fifo_q[51] => ~NO_FANOUT~
command_fifo_q[52] => ~NO_FANOUT~
command_fifo_q[53] => ~NO_FANOUT~
command_fifo_q[54] => ~NO_FANOUT~
command_fifo_q[55] => ~NO_FANOUT~
command_fifo_q[56] => ~NO_FANOUT~
command_fifo_q[57] => ~NO_FANOUT~
command_fifo_q[58] => ~NO_FANOUT~
command_fifo_q[59] => ~NO_FANOUT~
command_fifo_q[60] => ~NO_FANOUT~
command_fifo_q[61] => ~NO_FANOUT~
command_fifo_q[62] => ~NO_FANOUT~
command_fifo_q[63] => ~NO_FANOUT~
command_fifo_q[64] => read_command_data[32]~reg0.DATAIN
command_fifo_q[65] => read_command_data[33]~reg0.DATAIN
command_fifo_q[66] => read_command_data[34]~reg0.DATAIN
command_fifo_q[67] => read_command_data[35]~reg0.DATAIN
command_fifo_q[68] => read_command_data[36]~reg0.DATAIN
command_fifo_q[69] => read_command_data[37]~reg0.DATAIN
command_fifo_q[70] => read_command_data[38]~reg0.DATAIN
command_fifo_q[71] => read_command_data[39]~reg0.DATAIN
command_fifo_q[72] => read_command_data[40]~reg0.DATAIN
command_fifo_q[73] => read_command_data[41]~reg0.DATAIN
command_fifo_q[74] => read_command_data[42]~reg0.DATAIN
command_fifo_q[75] => read_command_data[43]~reg0.DATAIN
command_fifo_q[76] => read_command_data[44]~reg0.DATAIN
command_fifo_q[77] => read_command_data[45]~reg0.DATAIN
command_fifo_q[78] => read_command_data[46]~reg0.DATAIN
command_fifo_q[79] => read_command_data[47]~reg0.DATAIN
command_fifo_q[80] => read_command_data[48]~reg0.DATAIN
command_fifo_q[81] => read_command_data[49]~reg0.DATAIN
command_fifo_q[82] => read_command_data[50]~reg0.DATAIN
command_fifo_q[83] => read_command_data[51]~reg0.DATAIN
command_fifo_q[84] => read_command_data[52]~reg0.DATAIN
command_fifo_q[85] => read_command_data[53]~reg0.DATAIN
command_fifo_q[86] => read_command_data[54]~reg0.DATAIN
command_fifo_q[87] => read_command_data[55]~reg0.DATAIN
command_fifo_q[88] => ~NO_FANOUT~
command_fifo_q[89] => ~NO_FANOUT~
command_fifo_q[90] => ~NO_FANOUT~
command_fifo_q[91] => ~NO_FANOUT~
command_fifo_q[92] => ~NO_FANOUT~
command_fifo_q[93] => ~NO_FANOUT~
command_fifo_q[94] => ~NO_FANOUT~
command_fifo_q[95] => ~NO_FANOUT~
command_fifo_q[96] => read_command_data[57]~reg0.DATAIN
command_fifo_q[97] => read_command_data[56]~reg0.DATAIN
command_fifo_q[98] => read_command_data[58]~reg0.DATAIN
command_fifo_q[99] => ~NO_FANOUT~
command_fifo_q[100] => ~NO_FANOUT~
command_fifo_q[101] => ~NO_FANOUT~
command_fifo_q[102] => ~NO_FANOUT~
command_fifo_q[103] => ~NO_FANOUT~
m_read_waitrequest => command_fifo_rdreq_in.IN0
read_go => command_fifo_rdreq_in.IN1
reset_n => read_command_data[0]~reg0.ACLR
reset_n => read_command_data[1]~reg0.ACLR
reset_n => read_command_data[2]~reg0.ACLR
reset_n => read_command_data[3]~reg0.ACLR
reset_n => read_command_data[4]~reg0.ACLR
reset_n => read_command_data[5]~reg0.ACLR
reset_n => read_command_data[6]~reg0.ACLR
reset_n => read_command_data[7]~reg0.ACLR
reset_n => read_command_data[8]~reg0.ACLR
reset_n => read_command_data[9]~reg0.ACLR
reset_n => read_command_data[10]~reg0.ACLR
reset_n => read_command_data[11]~reg0.ACLR
reset_n => read_command_data[12]~reg0.ACLR
reset_n => read_command_data[13]~reg0.ACLR
reset_n => read_command_data[14]~reg0.ACLR
reset_n => read_command_data[15]~reg0.ACLR
reset_n => read_command_data[16]~reg0.ACLR
reset_n => read_command_data[17]~reg0.ACLR
reset_n => read_command_data[18]~reg0.ACLR
reset_n => read_command_data[19]~reg0.ACLR
reset_n => read_command_data[20]~reg0.ACLR
reset_n => read_command_data[21]~reg0.ACLR
reset_n => read_command_data[22]~reg0.ACLR
reset_n => read_command_data[23]~reg0.ACLR
reset_n => read_command_data[24]~reg0.ACLR
reset_n => read_command_data[25]~reg0.ACLR
reset_n => read_command_data[26]~reg0.ACLR
reset_n => read_command_data[27]~reg0.ACLR
reset_n => read_command_data[28]~reg0.ACLR
reset_n => read_command_data[29]~reg0.ACLR
reset_n => read_command_data[30]~reg0.ACLR
reset_n => read_command_data[31]~reg0.ACLR
reset_n => read_command_data[32]~reg0.ACLR
reset_n => read_command_data[33]~reg0.ACLR
reset_n => read_command_data[34]~reg0.ACLR
reset_n => read_command_data[35]~reg0.ACLR
reset_n => read_command_data[36]~reg0.ACLR
reset_n => read_command_data[37]~reg0.ACLR
reset_n => read_command_data[38]~reg0.ACLR
reset_n => read_command_data[39]~reg0.ACLR
reset_n => read_command_data[40]~reg0.ACLR
reset_n => read_command_data[41]~reg0.ACLR
reset_n => read_command_data[42]~reg0.ACLR
reset_n => read_command_data[43]~reg0.ACLR
reset_n => read_command_data[44]~reg0.ACLR
reset_n => read_command_data[45]~reg0.ACLR
reset_n => read_command_data[46]~reg0.ACLR
reset_n => read_command_data[47]~reg0.ACLR
reset_n => read_command_data[48]~reg0.ACLR
reset_n => read_command_data[49]~reg0.ACLR
reset_n => read_command_data[50]~reg0.ACLR
reset_n => read_command_data[51]~reg0.ACLR
reset_n => read_command_data[52]~reg0.ACLR
reset_n => read_command_data[53]~reg0.ACLR
reset_n => read_command_data[54]~reg0.ACLR
reset_n => read_command_data[55]~reg0.ACLR
reset_n => read_command_data[56]~reg0.ACLR
reset_n => read_command_data[57]~reg0.ACLR
reset_n => read_command_data[58]~reg0.ACLR
reset_n => command_fifo_rdreq_reg.ACLR
reset_n => command_valid.ACLR
reset_n => delay1_command_valid.ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read
clk => status_reg[0].CLK
clk => status_reg[1].CLK
clk => status_reg[2].CLK
clk => status_reg[3].CLK
clk => status_reg[4].CLK
clk => status_reg[5].CLK
clk => status_reg[6].CLK
clk => status_reg[7].CLK
clk => empty_value[0].CLK
clk => empty_value[1].CLK
clk => source_stream_startofpacket~reg0.CLK
clk => m_read_state[0].CLK
clk => m_read_state[1].CLK
clk => m_read_state[2].CLK
clk => m_read_state[3].CLK
clk => m_read_state[4].CLK
clk => m_read_state[5].CLK
clk => m_read_state[6].CLK
clk => remaining_transactions[0].CLK
clk => remaining_transactions[1].CLK
clk => remaining_transactions[2].CLK
clk => remaining_transactions[3].CLK
clk => remaining_transactions[4].CLK
clk => remaining_transactions[5].CLK
clk => remaining_transactions[6].CLK
clk => remaining_transactions[7].CLK
clk => remaining_transactions[8].CLK
clk => remaining_transactions[9].CLK
clk => remaining_transactions[10].CLK
clk => remaining_transactions[11].CLK
clk => remaining_transactions[12].CLK
clk => remaining_transactions[13].CLK
clk => remaining_transactions[14].CLK
clk => remaining_transactions[15].CLK
clk => received_data_counter[0].CLK
clk => received_data_counter[1].CLK
clk => received_data_counter[2].CLK
clk => received_data_counter[3].CLK
clk => received_data_counter[4].CLK
clk => received_data_counter[5].CLK
clk => received_data_counter[6].CLK
clk => received_data_counter[7].CLK
clk => received_data_counter[8].CLK
clk => received_data_counter[9].CLK
clk => received_data_counter[10].CLK
clk => received_data_counter[11].CLK
clk => received_data_counter[12].CLK
clk => received_data_counter[13].CLK
clk => received_data_counter[14].CLK
clk => received_data_counter[15].CLK
clk => m_read_address[0]~reg0.CLK
clk => m_read_address[1]~reg0.CLK
clk => m_read_address[2]~reg0.CLK
clk => m_read_address[3]~reg0.CLK
clk => m_read_address[4]~reg0.CLK
clk => m_read_address[5]~reg0.CLK
clk => m_read_address[6]~reg0.CLK
clk => m_read_address[7]~reg0.CLK
clk => m_read_address[8]~reg0.CLK
clk => m_read_address[9]~reg0.CLK
clk => m_read_address[10]~reg0.CLK
clk => m_read_address[11]~reg0.CLK
clk => m_read_address[12]~reg0.CLK
clk => m_read_address[13]~reg0.CLK
clk => m_read_address[14]~reg0.CLK
clk => m_read_address[15]~reg0.CLK
clk => m_read_address[16]~reg0.CLK
clk => m_read_address[17]~reg0.CLK
clk => m_read_address[18]~reg0.CLK
clk => m_read_address[19]~reg0.CLK
clk => m_read_address[20]~reg0.CLK
clk => m_read_address[21]~reg0.CLK
clk => m_read_address[22]~reg0.CLK
clk => m_read_address[23]~reg0.CLK
clk => m_read_address[24]~reg0.CLK
clk => m_read_address[25]~reg0.CLK
clk => m_read_address[26]~reg0.CLK
clk => m_read_address[27]~reg0.CLK
clk => m_read_address[28]~reg0.CLK
clk => m_read_address[29]~reg0.CLK
clk => m_read_address[30]~reg0.CLK
clk => m_read_address[31]~reg0.CLK
clk => m_read_read~reg0.CLK
clk => transactions_in_queue[0].CLK
clk => transactions_in_queue[1].CLK
clk => transactions_in_queue[2].CLK
clk => transactions_in_queue[3].CLK
clk => transactions_in_queue[4].CLK
clk => transactions_in_queue[5].CLK
clk => transactions_in_queue[6].CLK
clk => transactions_left_to_post[0].CLK
clk => transactions_left_to_post[1].CLK
clk => transactions_left_to_post[2].CLK
clk => transactions_left_to_post[3].CLK
clk => transactions_left_to_post[4].CLK
clk => transactions_left_to_post[5].CLK
clk => transactions_left_to_post[6].CLK
clk => transactions_left_to_post[7].CLK
clk => transactions_left_to_post[8].CLK
clk => transactions_left_to_post[9].CLK
clk => transactions_left_to_post[10].CLK
clk => transactions_left_to_post[11].CLK
clk => transactions_left_to_post[12].CLK
clk => transactions_left_to_post[13].CLK
clk => transactions_left_to_post[14].CLK
clk => transactions_left_to_post[15].CLK
clk => read_command_data_reg[2].CLK
clk => read_command_data_reg[3].CLK
clk => read_command_data_reg[4].CLK
clk => read_command_data_reg[5].CLK
clk => read_command_data_reg[6].CLK
clk => read_command_data_reg[7].CLK
clk => read_command_data_reg[8].CLK
clk => read_command_data_reg[9].CLK
clk => read_command_data_reg[10].CLK
clk => read_command_data_reg[11].CLK
clk => read_command_data_reg[12].CLK
clk => read_command_data_reg[13].CLK
clk => read_command_data_reg[14].CLK
clk => read_command_data_reg[15].CLK
clk => read_command_data_reg[16].CLK
clk => read_command_data_reg[17].CLK
clk => read_command_data_reg[18].CLK
clk => read_command_data_reg[19].CLK
clk => read_command_data_reg[20].CLK
clk => read_command_data_reg[21].CLK
clk => read_command_data_reg[22].CLK
clk => read_command_data_reg[23].CLK
clk => read_command_data_reg[24].CLK
clk => read_command_data_reg[25].CLK
clk => read_command_data_reg[26].CLK
clk => read_command_data_reg[27].CLK
clk => read_command_data_reg[28].CLK
clk => read_command_data_reg[29].CLK
clk => read_command_data_reg[30].CLK
clk => read_command_data_reg[31].CLK
clk => read_command_data_reg[32].CLK
clk => read_command_data_reg[33].CLK
clk => read_command_data_reg[34].CLK
clk => read_command_data_reg[35].CLK
clk => read_command_data_reg[36].CLK
clk => read_command_data_reg[37].CLK
clk => read_command_data_reg[38].CLK
clk => read_command_data_reg[39].CLK
clk => read_command_data_reg[40].CLK
clk => read_command_data_reg[41].CLK
clk => read_command_data_reg[42].CLK
clk => read_command_data_reg[43].CLK
clk => read_command_data_reg[44].CLK
clk => read_command_data_reg[45].CLK
clk => read_command_data_reg[46].CLK
clk => read_command_data_reg[47].CLK
clk => read_command_data_reg[56].CLK
clk => read_command_data_reg[57].CLK
clk => read_command_data_reg[58].CLK
m_read_readdata[0] => source_stream_data[0].DATAIN
m_read_readdata[1] => source_stream_data[1].DATAIN
m_read_readdata[2] => source_stream_data[2].DATAIN
m_read_readdata[3] => source_stream_data[3].DATAIN
m_read_readdata[4] => source_stream_data[4].DATAIN
m_read_readdata[5] => source_stream_data[5].DATAIN
m_read_readdata[6] => source_stream_data[6].DATAIN
m_read_readdata[7] => source_stream_data[7].DATAIN
m_read_readdata[8] => source_stream_data[8].DATAIN
m_read_readdata[9] => source_stream_data[9].DATAIN
m_read_readdata[10] => source_stream_data[10].DATAIN
m_read_readdata[11] => source_stream_data[11].DATAIN
m_read_readdata[12] => source_stream_data[12].DATAIN
m_read_readdata[13] => source_stream_data[13].DATAIN
m_read_readdata[14] => source_stream_data[14].DATAIN
m_read_readdata[15] => source_stream_data[15].DATAIN
m_read_readdata[16] => source_stream_data[16].DATAIN
m_read_readdata[17] => source_stream_data[17].DATAIN
m_read_readdata[18] => source_stream_data[18].DATAIN
m_read_readdata[19] => source_stream_data[19].DATAIN
m_read_readdata[20] => source_stream_data[20].DATAIN
m_read_readdata[21] => source_stream_data[21].DATAIN
m_read_readdata[22] => source_stream_data[22].DATAIN
m_read_readdata[23] => source_stream_data[23].DATAIN
m_read_readdata[24] => source_stream_data[24].DATAIN
m_read_readdata[25] => source_stream_data[25].DATAIN
m_read_readdata[26] => source_stream_data[26].DATAIN
m_read_readdata[27] => source_stream_data[27].DATAIN
m_read_readdata[28] => source_stream_data[28].DATAIN
m_read_readdata[29] => source_stream_data[29].DATAIN
m_read_readdata[30] => source_stream_data[30].DATAIN
m_read_readdata[31] => source_stream_data[31].DATAIN
m_read_readdatavalid => transactions_in_queue.IN1
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => source_stream_valid.IN1
m_read_readdatavalid => source_stream_endofpacket.IN1
m_read_readdatavalid => transactions_in_queue.IN1
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => read_posted.IN1
m_read_waitrequest => always7.IN0
m_read_waitrequest => m_read_read~reg0.ENA
read_command_data[0] => ~NO_FANOUT~
read_command_data[1] => ~NO_FANOUT~
read_command_data[2] => read_command_data_reg[2].DATAIN
read_command_data[3] => read_command_data_reg[3].DATAIN
read_command_data[4] => read_command_data_reg[4].DATAIN
read_command_data[5] => read_command_data_reg[5].DATAIN
read_command_data[6] => read_command_data_reg[6].DATAIN
read_command_data[7] => read_command_data_reg[7].DATAIN
read_command_data[8] => read_command_data_reg[8].DATAIN
read_command_data[9] => read_command_data_reg[9].DATAIN
read_command_data[10] => read_command_data_reg[10].DATAIN
read_command_data[11] => read_command_data_reg[11].DATAIN
read_command_data[12] => read_command_data_reg[12].DATAIN
read_command_data[13] => read_command_data_reg[13].DATAIN
read_command_data[14] => read_command_data_reg[14].DATAIN
read_command_data[15] => read_command_data_reg[15].DATAIN
read_command_data[16] => read_command_data_reg[16].DATAIN
read_command_data[17] => read_command_data_reg[17].DATAIN
read_command_data[18] => read_command_data_reg[18].DATAIN
read_command_data[19] => read_command_data_reg[19].DATAIN
read_command_data[20] => read_command_data_reg[20].DATAIN
read_command_data[21] => read_command_data_reg[21].DATAIN
read_command_data[22] => read_command_data_reg[22].DATAIN
read_command_data[23] => read_command_data_reg[23].DATAIN
read_command_data[24] => read_command_data_reg[24].DATAIN
read_command_data[25] => read_command_data_reg[25].DATAIN
read_command_data[26] => read_command_data_reg[26].DATAIN
read_command_data[27] => read_command_data_reg[27].DATAIN
read_command_data[28] => read_command_data_reg[28].DATAIN
read_command_data[29] => read_command_data_reg[29].DATAIN
read_command_data[30] => read_command_data_reg[30].DATAIN
read_command_data[31] => read_command_data_reg[31].DATAIN
read_command_data[32] => read_command_data_reg[32].DATAIN
read_command_data[33] => read_command_data_reg[33].DATAIN
read_command_data[34] => read_command_data_reg[34].DATAIN
read_command_data[35] => read_command_data_reg[35].DATAIN
read_command_data[36] => read_command_data_reg[36].DATAIN
read_command_data[37] => read_command_data_reg[37].DATAIN
read_command_data[38] => read_command_data_reg[38].DATAIN
read_command_data[39] => read_command_data_reg[39].DATAIN
read_command_data[40] => read_command_data_reg[40].DATAIN
read_command_data[41] => read_command_data_reg[41].DATAIN
read_command_data[42] => read_command_data_reg[42].DATAIN
read_command_data[43] => read_command_data_reg[43].DATAIN
read_command_data[44] => read_command_data_reg[44].DATAIN
read_command_data[45] => read_command_data_reg[45].DATAIN
read_command_data[46] => read_command_data_reg[46].DATAIN
read_command_data[47] => read_command_data_reg[47].DATAIN
read_command_data[48] => ~NO_FANOUT~
read_command_data[49] => ~NO_FANOUT~
read_command_data[50] => ~NO_FANOUT~
read_command_data[51] => ~NO_FANOUT~
read_command_data[52] => ~NO_FANOUT~
read_command_data[53] => ~NO_FANOUT~
read_command_data[54] => ~NO_FANOUT~
read_command_data[55] => ~NO_FANOUT~
read_command_data[56] => read_command_data_reg[56].DATAIN
read_command_data[57] => read_command_data_reg[57].DATAIN
read_command_data[58] => read_command_data_reg[58].DATAIN
read_command_valid => m_read_state.OUTPUTSELECT
read_command_valid => m_read_state.OUTPUTSELECT
read_command_valid => m_read_state.OUTPUTSELECT
read_command_valid => m_read_state.OUTPUTSELECT
read_command_valid => m_read_state.OUTPUTSELECT
read_command_valid => m_read_state.OUTPUTSELECT
read_command_valid => m_read_state.OUTPUTSELECT
read_command_valid => read_command_data_reg[58].ENA
read_command_valid => read_command_data_reg[57].ENA
read_command_valid => read_command_data_reg[56].ENA
read_command_valid => read_command_data_reg[47].ENA
read_command_valid => read_command_data_reg[46].ENA
read_command_valid => read_command_data_reg[45].ENA
read_command_valid => read_command_data_reg[44].ENA
read_command_valid => read_command_data_reg[43].ENA
read_command_valid => read_command_data_reg[42].ENA
read_command_valid => read_command_data_reg[41].ENA
read_command_valid => read_command_data_reg[40].ENA
read_command_valid => read_command_data_reg[39].ENA
read_command_valid => read_command_data_reg[38].ENA
read_command_valid => read_command_data_reg[37].ENA
read_command_valid => read_command_data_reg[36].ENA
read_command_valid => read_command_data_reg[35].ENA
read_command_valid => read_command_data_reg[34].ENA
read_command_valid => read_command_data_reg[33].ENA
read_command_valid => read_command_data_reg[32].ENA
read_command_valid => read_command_data_reg[31].ENA
read_command_valid => read_command_data_reg[30].ENA
read_command_valid => read_command_data_reg[29].ENA
read_command_valid => read_command_data_reg[28].ENA
read_command_valid => read_command_data_reg[27].ENA
read_command_valid => read_command_data_reg[26].ENA
read_command_valid => read_command_data_reg[25].ENA
read_command_valid => read_command_data_reg[24].ENA
read_command_valid => read_command_data_reg[23].ENA
read_command_valid => read_command_data_reg[22].ENA
read_command_valid => read_command_data_reg[21].ENA
read_command_valid => read_command_data_reg[20].ENA
read_command_valid => read_command_data_reg[19].ENA
read_command_valid => read_command_data_reg[18].ENA
read_command_valid => read_command_data_reg[17].ENA
read_command_valid => read_command_data_reg[16].ENA
read_command_valid => read_command_data_reg[15].ENA
read_command_valid => read_command_data_reg[14].ENA
read_command_valid => read_command_data_reg[13].ENA
read_command_valid => read_command_data_reg[12].ENA
read_command_valid => read_command_data_reg[11].ENA
read_command_valid => read_command_data_reg[10].ENA
read_command_valid => read_command_data_reg[9].ENA
read_command_valid => read_command_data_reg[8].ENA
read_command_valid => read_command_data_reg[7].ENA
read_command_valid => read_command_data_reg[6].ENA
read_command_valid => read_command_data_reg[5].ENA
read_command_valid => read_command_data_reg[4].ENA
read_command_valid => read_command_data_reg[3].ENA
read_command_valid => read_command_data_reg[2].ENA
reset_n => m_read_address[0]~reg0.ACLR
reset_n => m_read_address[1]~reg0.ACLR
reset_n => m_read_address[2]~reg0.ACLR
reset_n => m_read_address[3]~reg0.ACLR
reset_n => m_read_address[4]~reg0.ACLR
reset_n => m_read_address[5]~reg0.ACLR
reset_n => m_read_address[6]~reg0.ACLR
reset_n => m_read_address[7]~reg0.ACLR
reset_n => m_read_address[8]~reg0.ACLR
reset_n => m_read_address[9]~reg0.ACLR
reset_n => m_read_address[10]~reg0.ACLR
reset_n => m_read_address[11]~reg0.ACLR
reset_n => m_read_address[12]~reg0.ACLR
reset_n => m_read_address[13]~reg0.ACLR
reset_n => m_read_address[14]~reg0.ACLR
reset_n => m_read_address[15]~reg0.ACLR
reset_n => m_read_address[16]~reg0.ACLR
reset_n => m_read_address[17]~reg0.ACLR
reset_n => m_read_address[18]~reg0.ACLR
reset_n => m_read_address[19]~reg0.ACLR
reset_n => m_read_address[20]~reg0.ACLR
reset_n => m_read_address[21]~reg0.ACLR
reset_n => m_read_address[22]~reg0.ACLR
reset_n => m_read_address[23]~reg0.ACLR
reset_n => m_read_address[24]~reg0.ACLR
reset_n => m_read_address[25]~reg0.ACLR
reset_n => m_read_address[26]~reg0.ACLR
reset_n => m_read_address[27]~reg0.ACLR
reset_n => m_read_address[28]~reg0.ACLR
reset_n => m_read_address[29]~reg0.ACLR
reset_n => m_read_address[30]~reg0.ACLR
reset_n => m_read_address[31]~reg0.ACLR
reset_n => m_read_read~reg0.ACLR
reset_n => source_stream_startofpacket~reg0.ACLR
reset_n => status_reg[0].ACLR
reset_n => status_reg[1].ACLR
reset_n => status_reg[2].ACLR
reset_n => status_reg[3].ACLR
reset_n => status_reg[4].ACLR
reset_n => status_reg[5].ACLR
reset_n => status_reg[6].ACLR
reset_n => status_reg[7].ACLR
reset_n => received_data_counter[0].ACLR
reset_n => received_data_counter[1].ACLR
reset_n => received_data_counter[2].ACLR
reset_n => received_data_counter[3].ACLR
reset_n => received_data_counter[4].ACLR
reset_n => received_data_counter[5].ACLR
reset_n => received_data_counter[6].ACLR
reset_n => received_data_counter[7].ACLR
reset_n => received_data_counter[8].ACLR
reset_n => received_data_counter[9].ACLR
reset_n => received_data_counter[10].ACLR
reset_n => received_data_counter[11].ACLR
reset_n => received_data_counter[12].ACLR
reset_n => received_data_counter[13].ACLR
reset_n => received_data_counter[14].ACLR
reset_n => received_data_counter[15].ACLR
reset_n => read_command_data_reg[2].ACLR
reset_n => read_command_data_reg[3].ACLR
reset_n => read_command_data_reg[4].ACLR
reset_n => read_command_data_reg[5].ACLR
reset_n => read_command_data_reg[6].ACLR
reset_n => read_command_data_reg[7].ACLR
reset_n => read_command_data_reg[8].ACLR
reset_n => read_command_data_reg[9].ACLR
reset_n => read_command_data_reg[10].ACLR
reset_n => read_command_data_reg[11].ACLR
reset_n => read_command_data_reg[12].ACLR
reset_n => read_command_data_reg[13].ACLR
reset_n => read_command_data_reg[14].ACLR
reset_n => read_command_data_reg[15].ACLR
reset_n => read_command_data_reg[16].ACLR
reset_n => read_command_data_reg[17].ACLR
reset_n => read_command_data_reg[18].ACLR
reset_n => read_command_data_reg[19].ACLR
reset_n => read_command_data_reg[20].ACLR
reset_n => read_command_data_reg[21].ACLR
reset_n => read_command_data_reg[22].ACLR
reset_n => read_command_data_reg[23].ACLR
reset_n => read_command_data_reg[24].ACLR
reset_n => read_command_data_reg[25].ACLR
reset_n => read_command_data_reg[26].ACLR
reset_n => read_command_data_reg[27].ACLR
reset_n => read_command_data_reg[28].ACLR
reset_n => read_command_data_reg[29].ACLR
reset_n => read_command_data_reg[30].ACLR
reset_n => read_command_data_reg[31].ACLR
reset_n => read_command_data_reg[32].ACLR
reset_n => read_command_data_reg[33].ACLR
reset_n => read_command_data_reg[34].ACLR
reset_n => read_command_data_reg[35].ACLR
reset_n => read_command_data_reg[36].ACLR
reset_n => read_command_data_reg[37].ACLR
reset_n => read_command_data_reg[38].ACLR
reset_n => read_command_data_reg[39].ACLR
reset_n => read_command_data_reg[40].ACLR
reset_n => read_command_data_reg[41].ACLR
reset_n => read_command_data_reg[42].ACLR
reset_n => read_command_data_reg[43].ACLR
reset_n => read_command_data_reg[44].ACLR
reset_n => read_command_data_reg[45].ACLR
reset_n => read_command_data_reg[46].ACLR
reset_n => read_command_data_reg[47].ACLR
reset_n => read_command_data_reg[56].ACLR
reset_n => read_command_data_reg[57].ACLR
reset_n => read_command_data_reg[58].ACLR
reset_n => transactions_left_to_post[0].ACLR
reset_n => transactions_left_to_post[1].ACLR
reset_n => transactions_left_to_post[2].ACLR
reset_n => transactions_left_to_post[3].ACLR
reset_n => transactions_left_to_post[4].ACLR
reset_n => transactions_left_to_post[5].ACLR
reset_n => transactions_left_to_post[6].ACLR
reset_n => transactions_left_to_post[7].ACLR
reset_n => transactions_left_to_post[8].ACLR
reset_n => transactions_left_to_post[9].ACLR
reset_n => transactions_left_to_post[10].ACLR
reset_n => transactions_left_to_post[11].ACLR
reset_n => transactions_left_to_post[12].ACLR
reset_n => transactions_left_to_post[13].ACLR
reset_n => transactions_left_to_post[14].ACLR
reset_n => transactions_left_to_post[15].ACLR
reset_n => transactions_in_queue[0].ACLR
reset_n => transactions_in_queue[1].ACLR
reset_n => transactions_in_queue[2].ACLR
reset_n => transactions_in_queue[3].ACLR
reset_n => transactions_in_queue[4].ACLR
reset_n => transactions_in_queue[5].ACLR
reset_n => transactions_in_queue[6].ACLR
reset_n => remaining_transactions[0].ACLR
reset_n => remaining_transactions[1].ACLR
reset_n => remaining_transactions[2].ACLR
reset_n => remaining_transactions[3].ACLR
reset_n => remaining_transactions[4].ACLR
reset_n => remaining_transactions[5].ACLR
reset_n => remaining_transactions[6].ACLR
reset_n => remaining_transactions[7].ACLR
reset_n => remaining_transactions[8].ACLR
reset_n => remaining_transactions[9].ACLR
reset_n => remaining_transactions[10].ACLR
reset_n => remaining_transactions[11].ACLR
reset_n => remaining_transactions[12].ACLR
reset_n => remaining_transactions[13].ACLR
reset_n => remaining_transactions[14].ACLR
reset_n => remaining_transactions[15].ACLR
reset_n => m_read_state[0].PRESET
reset_n => m_read_state[1].ACLR
reset_n => m_read_state[2].ACLR
reset_n => m_read_state[3].ACLR
reset_n => m_read_state[4].ACLR
reset_n => m_read_state[5].ACLR
reset_n => m_read_state[6].ACLR
reset_n => empty_value[0].ACLR
reset_n => empty_value[1].ACLR
source_stream_ready => always7.IN1
source_stream_ready => Selector3.IN11
source_stream_ready => source_stream_startofpacket.DATAB
source_stream_ready => always7.IN1
source_stream_ready => Selector2.IN11
status_token_fifo_full => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo
clk => clk.IN1
reset => reset.IN1
reset_n => m_readfifo_data[0].ACLR
reset_n => m_readfifo_data[1].ACLR
reset_n => m_readfifo_data[2].ACLR
reset_n => m_readfifo_data[3].ACLR
reset_n => m_readfifo_data[4].ACLR
reset_n => m_readfifo_data[5].ACLR
reset_n => m_readfifo_data[6].ACLR
reset_n => m_readfifo_data[7].ACLR
reset_n => m_readfifo_data[8].ACLR
reset_n => m_readfifo_data[9].ACLR
reset_n => m_readfifo_data[10].ACLR
reset_n => m_readfifo_data[11].ACLR
reset_n => m_readfifo_data[12].ACLR
reset_n => m_readfifo_data[13].ACLR
reset_n => m_readfifo_data[14].ACLR
reset_n => m_readfifo_data[15].ACLR
reset_n => m_readfifo_data[16].ACLR
reset_n => m_readfifo_data[17].ACLR
reset_n => m_readfifo_data[18].ACLR
reset_n => m_readfifo_data[19].ACLR
reset_n => m_readfifo_data[20].ACLR
reset_n => m_readfifo_data[21].ACLR
reset_n => m_readfifo_data[22].ACLR
reset_n => m_readfifo_data[23].ACLR
reset_n => m_readfifo_data[24].ACLR
reset_n => m_readfifo_data[25].ACLR
reset_n => m_readfifo_data[26].ACLR
reset_n => m_readfifo_data[27].ACLR
reset_n => m_readfifo_data[28].ACLR
reset_n => m_readfifo_data[29].ACLR
reset_n => m_readfifo_data[30].ACLR
reset_n => m_readfifo_data[31].ACLR
reset_n => m_readfifo_data[32].ACLR
reset_n => m_readfifo_data[33].ACLR
reset_n => m_readfifo_data[34].ACLR
reset_n => m_readfifo_data[35].ACLR
reset_n => m_readfifo_data[36].ACLR
reset_n => source_stream_valid_reg.ACLR
reset_n => delayed_m_readfifo_empty.ACLR
reset_n => m_readfifo_wrreq.ACLR
reset_n => m_readfifo_rdreq_delay.ACLR
reset_n => transmitted_eop.ACLR
reset_n => source_stream_endofpacket_hold.ACLR
reset_n => source_stream_empty_hold[0].ACLR
reset_n => source_stream_empty_hold[1].ACLR
reset_n => source_stream_error_hold.ACLR
sink_stream_data[0] => m_readfifo_data[0].DATAIN
sink_stream_data[1] => m_readfifo_data[1].DATAIN
sink_stream_data[2] => m_readfifo_data[2].DATAIN
sink_stream_data[3] => m_readfifo_data[3].DATAIN
sink_stream_data[4] => m_readfifo_data[4].DATAIN
sink_stream_data[5] => m_readfifo_data[5].DATAIN
sink_stream_data[6] => m_readfifo_data[6].DATAIN
sink_stream_data[7] => m_readfifo_data[7].DATAIN
sink_stream_data[8] => m_readfifo_data[8].DATAIN
sink_stream_data[9] => m_readfifo_data[9].DATAIN
sink_stream_data[10] => m_readfifo_data[10].DATAIN
sink_stream_data[11] => m_readfifo_data[11].DATAIN
sink_stream_data[12] => m_readfifo_data[12].DATAIN
sink_stream_data[13] => m_readfifo_data[13].DATAIN
sink_stream_data[14] => m_readfifo_data[14].DATAIN
sink_stream_data[15] => m_readfifo_data[15].DATAIN
sink_stream_data[16] => m_readfifo_data[16].DATAIN
sink_stream_data[17] => m_readfifo_data[17].DATAIN
sink_stream_data[18] => m_readfifo_data[18].DATAIN
sink_stream_data[19] => m_readfifo_data[19].DATAIN
sink_stream_data[20] => m_readfifo_data[20].DATAIN
sink_stream_data[21] => m_readfifo_data[21].DATAIN
sink_stream_data[22] => m_readfifo_data[22].DATAIN
sink_stream_data[23] => m_readfifo_data[23].DATAIN
sink_stream_data[24] => m_readfifo_data[24].DATAIN
sink_stream_data[25] => m_readfifo_data[25].DATAIN
sink_stream_data[26] => m_readfifo_data[26].DATAIN
sink_stream_data[27] => m_readfifo_data[27].DATAIN
sink_stream_data[28] => m_readfifo_data[28].DATAIN
sink_stream_data[29] => m_readfifo_data[29].DATAIN
sink_stream_data[30] => m_readfifo_data[30].DATAIN
sink_stream_data[31] => m_readfifo_data[31].DATAIN
sink_stream_empty[0] => m_readfifo_data[32].DATAIN
sink_stream_empty[1] => m_readfifo_data[33].DATAIN
sink_stream_endofpacket => m_readfifo_data[35].DATAIN
sink_stream_error => m_readfifo_data[34].DATAIN
sink_stream_startofpacket => m_readfifo_data[36].DATAIN
sink_stream_valid => m_readfifo_wrreq.DATAIN
source_stream_ready => m_readfifo_rdreq.IN1
source_stream_ready => always1.IN0
source_stream_ready => transmitted_eop.IN1
source_stream_ready => source_stream_endofpacket_hold.OUTPUTSELECT
source_stream_ready => source_stream_empty_hold.OUTPUTSELECT
source_stream_ready => source_stream_empty_hold.OUTPUTSELECT
source_stream_ready => source_stream_error_hold.OUTPUTSELECT
source_stream_ready => hold_condition.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo
clk => clk.IN1
m_readfifo_data[0] => m_readfifo_data[0].IN1
m_readfifo_data[1] => m_readfifo_data[1].IN1
m_readfifo_data[2] => m_readfifo_data[2].IN1
m_readfifo_data[3] => m_readfifo_data[3].IN1
m_readfifo_data[4] => m_readfifo_data[4].IN1
m_readfifo_data[5] => m_readfifo_data[5].IN1
m_readfifo_data[6] => m_readfifo_data[6].IN1
m_readfifo_data[7] => m_readfifo_data[7].IN1
m_readfifo_data[8] => m_readfifo_data[8].IN1
m_readfifo_data[9] => m_readfifo_data[9].IN1
m_readfifo_data[10] => m_readfifo_data[10].IN1
m_readfifo_data[11] => m_readfifo_data[11].IN1
m_readfifo_data[12] => m_readfifo_data[12].IN1
m_readfifo_data[13] => m_readfifo_data[13].IN1
m_readfifo_data[14] => m_readfifo_data[14].IN1
m_readfifo_data[15] => m_readfifo_data[15].IN1
m_readfifo_data[16] => m_readfifo_data[16].IN1
m_readfifo_data[17] => m_readfifo_data[17].IN1
m_readfifo_data[18] => m_readfifo_data[18].IN1
m_readfifo_data[19] => m_readfifo_data[19].IN1
m_readfifo_data[20] => m_readfifo_data[20].IN1
m_readfifo_data[21] => m_readfifo_data[21].IN1
m_readfifo_data[22] => m_readfifo_data[22].IN1
m_readfifo_data[23] => m_readfifo_data[23].IN1
m_readfifo_data[24] => m_readfifo_data[24].IN1
m_readfifo_data[25] => m_readfifo_data[25].IN1
m_readfifo_data[26] => m_readfifo_data[26].IN1
m_readfifo_data[27] => m_readfifo_data[27].IN1
m_readfifo_data[28] => m_readfifo_data[28].IN1
m_readfifo_data[29] => m_readfifo_data[29].IN1
m_readfifo_data[30] => m_readfifo_data[30].IN1
m_readfifo_data[31] => m_readfifo_data[31].IN1
m_readfifo_data[32] => m_readfifo_data[32].IN1
m_readfifo_data[33] => m_readfifo_data[33].IN1
m_readfifo_data[34] => m_readfifo_data[34].IN1
m_readfifo_data[35] => m_readfifo_data[35].IN1
m_readfifo_data[36] => m_readfifo_data[36].IN1
m_readfifo_rdreq => m_readfifo_rdreq.IN1
m_readfifo_wrreq => m_readfifo_wrreq.IN1
reset => reset.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo
data[0] => scfifo_su31:auto_generated.data[0]
data[1] => scfifo_su31:auto_generated.data[1]
data[2] => scfifo_su31:auto_generated.data[2]
data[3] => scfifo_su31:auto_generated.data[3]
data[4] => scfifo_su31:auto_generated.data[4]
data[5] => scfifo_su31:auto_generated.data[5]
data[6] => scfifo_su31:auto_generated.data[6]
data[7] => scfifo_su31:auto_generated.data[7]
data[8] => scfifo_su31:auto_generated.data[8]
data[9] => scfifo_su31:auto_generated.data[9]
data[10] => scfifo_su31:auto_generated.data[10]
data[11] => scfifo_su31:auto_generated.data[11]
data[12] => scfifo_su31:auto_generated.data[12]
data[13] => scfifo_su31:auto_generated.data[13]
data[14] => scfifo_su31:auto_generated.data[14]
data[15] => scfifo_su31:auto_generated.data[15]
data[16] => scfifo_su31:auto_generated.data[16]
data[17] => scfifo_su31:auto_generated.data[17]
data[18] => scfifo_su31:auto_generated.data[18]
data[19] => scfifo_su31:auto_generated.data[19]
data[20] => scfifo_su31:auto_generated.data[20]
data[21] => scfifo_su31:auto_generated.data[21]
data[22] => scfifo_su31:auto_generated.data[22]
data[23] => scfifo_su31:auto_generated.data[23]
data[24] => scfifo_su31:auto_generated.data[24]
data[25] => scfifo_su31:auto_generated.data[25]
data[26] => scfifo_su31:auto_generated.data[26]
data[27] => scfifo_su31:auto_generated.data[27]
data[28] => scfifo_su31:auto_generated.data[28]
data[29] => scfifo_su31:auto_generated.data[29]
data[30] => scfifo_su31:auto_generated.data[30]
data[31] => scfifo_su31:auto_generated.data[31]
data[32] => scfifo_su31:auto_generated.data[32]
data[33] => scfifo_su31:auto_generated.data[33]
data[34] => scfifo_su31:auto_generated.data[34]
data[35] => scfifo_su31:auto_generated.data[35]
data[36] => scfifo_su31:auto_generated.data[36]
wrreq => scfifo_su31:auto_generated.wrreq
rdreq => scfifo_su31:auto_generated.rdreq
clock => scfifo_su31:auto_generated.clock
aclr => scfifo_su31:auto_generated.aclr
sclr => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated
aclr => a_dpfifo_3541:dpfifo.aclr
clock => a_dpfifo_3541:dpfifo.clock
data[0] => a_dpfifo_3541:dpfifo.data[0]
data[1] => a_dpfifo_3541:dpfifo.data[1]
data[2] => a_dpfifo_3541:dpfifo.data[2]
data[3] => a_dpfifo_3541:dpfifo.data[3]
data[4] => a_dpfifo_3541:dpfifo.data[4]
data[5] => a_dpfifo_3541:dpfifo.data[5]
data[6] => a_dpfifo_3541:dpfifo.data[6]
data[7] => a_dpfifo_3541:dpfifo.data[7]
data[8] => a_dpfifo_3541:dpfifo.data[8]
data[9] => a_dpfifo_3541:dpfifo.data[9]
data[10] => a_dpfifo_3541:dpfifo.data[10]
data[11] => a_dpfifo_3541:dpfifo.data[11]
data[12] => a_dpfifo_3541:dpfifo.data[12]
data[13] => a_dpfifo_3541:dpfifo.data[13]
data[14] => a_dpfifo_3541:dpfifo.data[14]
data[15] => a_dpfifo_3541:dpfifo.data[15]
data[16] => a_dpfifo_3541:dpfifo.data[16]
data[17] => a_dpfifo_3541:dpfifo.data[17]
data[18] => a_dpfifo_3541:dpfifo.data[18]
data[19] => a_dpfifo_3541:dpfifo.data[19]
data[20] => a_dpfifo_3541:dpfifo.data[20]
data[21] => a_dpfifo_3541:dpfifo.data[21]
data[22] => a_dpfifo_3541:dpfifo.data[22]
data[23] => a_dpfifo_3541:dpfifo.data[23]
data[24] => a_dpfifo_3541:dpfifo.data[24]
data[25] => a_dpfifo_3541:dpfifo.data[25]
data[26] => a_dpfifo_3541:dpfifo.data[26]
data[27] => a_dpfifo_3541:dpfifo.data[27]
data[28] => a_dpfifo_3541:dpfifo.data[28]
data[29] => a_dpfifo_3541:dpfifo.data[29]
data[30] => a_dpfifo_3541:dpfifo.data[30]
data[31] => a_dpfifo_3541:dpfifo.data[31]
data[32] => a_dpfifo_3541:dpfifo.data[32]
data[33] => a_dpfifo_3541:dpfifo.data[33]
data[34] => a_dpfifo_3541:dpfifo.data[34]
data[35] => a_dpfifo_3541:dpfifo.data[35]
data[36] => a_dpfifo_3541:dpfifo.data[36]
rdreq => a_dpfifo_3541:dpfifo.rreq
wrreq => a_dpfifo_3541:dpfifo.wreq


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated|a_dpfifo_3541:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[5].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_nmb:rd_ptr_msb.aclr
aclr => cntr_4n7:usedw_counter.aclr
aclr => cntr_omb:wr_ptr.aclr
clock => altsyncram_utd1:FIFOram.clock0
clock => altsyncram_utd1:FIFOram.clock1
clock => cntr_nmb:rd_ptr_msb.clock
clock => cntr_4n7:usedw_counter.clock
clock => cntr_omb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_utd1:FIFOram.data_a[0]
data[1] => altsyncram_utd1:FIFOram.data_a[1]
data[2] => altsyncram_utd1:FIFOram.data_a[2]
data[3] => altsyncram_utd1:FIFOram.data_a[3]
data[4] => altsyncram_utd1:FIFOram.data_a[4]
data[5] => altsyncram_utd1:FIFOram.data_a[5]
data[6] => altsyncram_utd1:FIFOram.data_a[6]
data[7] => altsyncram_utd1:FIFOram.data_a[7]
data[8] => altsyncram_utd1:FIFOram.data_a[8]
data[9] => altsyncram_utd1:FIFOram.data_a[9]
data[10] => altsyncram_utd1:FIFOram.data_a[10]
data[11] => altsyncram_utd1:FIFOram.data_a[11]
data[12] => altsyncram_utd1:FIFOram.data_a[12]
data[13] => altsyncram_utd1:FIFOram.data_a[13]
data[14] => altsyncram_utd1:FIFOram.data_a[14]
data[15] => altsyncram_utd1:FIFOram.data_a[15]
data[16] => altsyncram_utd1:FIFOram.data_a[16]
data[17] => altsyncram_utd1:FIFOram.data_a[17]
data[18] => altsyncram_utd1:FIFOram.data_a[18]
data[19] => altsyncram_utd1:FIFOram.data_a[19]
data[20] => altsyncram_utd1:FIFOram.data_a[20]
data[21] => altsyncram_utd1:FIFOram.data_a[21]
data[22] => altsyncram_utd1:FIFOram.data_a[22]
data[23] => altsyncram_utd1:FIFOram.data_a[23]
data[24] => altsyncram_utd1:FIFOram.data_a[24]
data[25] => altsyncram_utd1:FIFOram.data_a[25]
data[26] => altsyncram_utd1:FIFOram.data_a[26]
data[27] => altsyncram_utd1:FIFOram.data_a[27]
data[28] => altsyncram_utd1:FIFOram.data_a[28]
data[29] => altsyncram_utd1:FIFOram.data_a[29]
data[30] => altsyncram_utd1:FIFOram.data_a[30]
data[31] => altsyncram_utd1:FIFOram.data_a[31]
data[32] => altsyncram_utd1:FIFOram.data_a[32]
data[33] => altsyncram_utd1:FIFOram.data_a[33]
data[34] => altsyncram_utd1:FIFOram.data_a[34]
data[35] => altsyncram_utd1:FIFOram.data_a[35]
data[36] => altsyncram_utd1:FIFOram.data_a[36]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_nmb:rd_ptr_msb.sclr
sclr => cntr_4n7:usedw_counter.sclr
sclr => cntr_omb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated|a_dpfifo_3541:dpfifo|altsyncram_utd1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated|a_dpfifo_3541:dpfifo|cmpr_ar8:almost_full_comparer
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated|a_dpfifo_3541:dpfifo|cmpr_ar8:two_comparison
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated|a_dpfifo_3541:dpfifo|cntr_nmb:rd_ptr_msb
aclr => counter_reg_bit[4].IN0
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated|a_dpfifo_3541:dpfifo|cntr_4n7:usedw_counter
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated|a_dpfifo_3541:dpfifo|cntr_omb:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo
clk => clk.IN1
command_fifo_data[0] => command_fifo_data[0].IN1
command_fifo_data[1] => command_fifo_data[1].IN1
command_fifo_data[2] => command_fifo_data[2].IN1
command_fifo_data[3] => command_fifo_data[3].IN1
command_fifo_data[4] => command_fifo_data[4].IN1
command_fifo_data[5] => command_fifo_data[5].IN1
command_fifo_data[6] => command_fifo_data[6].IN1
command_fifo_data[7] => command_fifo_data[7].IN1
command_fifo_data[8] => command_fifo_data[8].IN1
command_fifo_data[9] => command_fifo_data[9].IN1
command_fifo_data[10] => command_fifo_data[10].IN1
command_fifo_data[11] => command_fifo_data[11].IN1
command_fifo_data[12] => command_fifo_data[12].IN1
command_fifo_data[13] => command_fifo_data[13].IN1
command_fifo_data[14] => command_fifo_data[14].IN1
command_fifo_data[15] => command_fifo_data[15].IN1
command_fifo_data[16] => command_fifo_data[16].IN1
command_fifo_data[17] => command_fifo_data[17].IN1
command_fifo_data[18] => command_fifo_data[18].IN1
command_fifo_data[19] => command_fifo_data[19].IN1
command_fifo_data[20] => command_fifo_data[20].IN1
command_fifo_data[21] => command_fifo_data[21].IN1
command_fifo_data[22] => command_fifo_data[22].IN1
command_fifo_data[23] => command_fifo_data[23].IN1
command_fifo_data[24] => command_fifo_data[24].IN1
command_fifo_data[25] => command_fifo_data[25].IN1
command_fifo_data[26] => command_fifo_data[26].IN1
command_fifo_data[27] => command_fifo_data[27].IN1
command_fifo_data[28] => command_fifo_data[28].IN1
command_fifo_data[29] => command_fifo_data[29].IN1
command_fifo_data[30] => command_fifo_data[30].IN1
command_fifo_data[31] => command_fifo_data[31].IN1
command_fifo_data[32] => command_fifo_data[32].IN1
command_fifo_data[33] => command_fifo_data[33].IN1
command_fifo_data[34] => command_fifo_data[34].IN1
command_fifo_data[35] => command_fifo_data[35].IN1
command_fifo_data[36] => command_fifo_data[36].IN1
command_fifo_data[37] => command_fifo_data[37].IN1
command_fifo_data[38] => command_fifo_data[38].IN1
command_fifo_data[39] => command_fifo_data[39].IN1
command_fifo_data[40] => command_fifo_data[40].IN1
command_fifo_data[41] => command_fifo_data[41].IN1
command_fifo_data[42] => command_fifo_data[42].IN1
command_fifo_data[43] => command_fifo_data[43].IN1
command_fifo_data[44] => command_fifo_data[44].IN1
command_fifo_data[45] => command_fifo_data[45].IN1
command_fifo_data[46] => command_fifo_data[46].IN1
command_fifo_data[47] => command_fifo_data[47].IN1
command_fifo_data[48] => command_fifo_data[48].IN1
command_fifo_data[49] => command_fifo_data[49].IN1
command_fifo_data[50] => command_fifo_data[50].IN1
command_fifo_data[51] => command_fifo_data[51].IN1
command_fifo_data[52] => command_fifo_data[52].IN1
command_fifo_data[53] => command_fifo_data[53].IN1
command_fifo_data[54] => command_fifo_data[54].IN1
command_fifo_data[55] => command_fifo_data[55].IN1
command_fifo_data[56] => command_fifo_data[56].IN1
command_fifo_data[57] => command_fifo_data[57].IN1
command_fifo_data[58] => command_fifo_data[58].IN1
command_fifo_data[59] => command_fifo_data[59].IN1
command_fifo_data[60] => command_fifo_data[60].IN1
command_fifo_data[61] => command_fifo_data[61].IN1
command_fifo_data[62] => command_fifo_data[62].IN1
command_fifo_data[63] => command_fifo_data[63].IN1
command_fifo_data[64] => command_fifo_data[64].IN1
command_fifo_data[65] => command_fifo_data[65].IN1
command_fifo_data[66] => command_fifo_data[66].IN1
command_fifo_data[67] => command_fifo_data[67].IN1
command_fifo_data[68] => command_fifo_data[68].IN1
command_fifo_data[69] => command_fifo_data[69].IN1
command_fifo_data[70] => command_fifo_data[70].IN1
command_fifo_data[71] => command_fifo_data[71].IN1
command_fifo_data[72] => command_fifo_data[72].IN1
command_fifo_data[73] => command_fifo_data[73].IN1
command_fifo_data[74] => command_fifo_data[74].IN1
command_fifo_data[75] => command_fifo_data[75].IN1
command_fifo_data[76] => command_fifo_data[76].IN1
command_fifo_data[77] => command_fifo_data[77].IN1
command_fifo_data[78] => command_fifo_data[78].IN1
command_fifo_data[79] => command_fifo_data[79].IN1
command_fifo_data[80] => command_fifo_data[80].IN1
command_fifo_data[81] => command_fifo_data[81].IN1
command_fifo_data[82] => command_fifo_data[82].IN1
command_fifo_data[83] => command_fifo_data[83].IN1
command_fifo_data[84] => command_fifo_data[84].IN1
command_fifo_data[85] => command_fifo_data[85].IN1
command_fifo_data[86] => command_fifo_data[86].IN1
command_fifo_data[87] => command_fifo_data[87].IN1
command_fifo_data[88] => command_fifo_data[88].IN1
command_fifo_data[89] => command_fifo_data[89].IN1
command_fifo_data[90] => command_fifo_data[90].IN1
command_fifo_data[91] => command_fifo_data[91].IN1
command_fifo_data[92] => command_fifo_data[92].IN1
command_fifo_data[93] => command_fifo_data[93].IN1
command_fifo_data[94] => command_fifo_data[94].IN1
command_fifo_data[95] => command_fifo_data[95].IN1
command_fifo_data[96] => command_fifo_data[96].IN1
command_fifo_data[97] => command_fifo_data[97].IN1
command_fifo_data[98] => command_fifo_data[98].IN1
command_fifo_data[99] => command_fifo_data[99].IN1
command_fifo_data[100] => command_fifo_data[100].IN1
command_fifo_data[101] => command_fifo_data[101].IN1
command_fifo_data[102] => command_fifo_data[102].IN1
command_fifo_data[103] => command_fifo_data[103].IN1
command_fifo_rdreq => command_fifo_rdreq.IN1
command_fifo_wrreq => command_fifo_wrreq.IN1
reset => reset.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo
data[0] => scfifo_2c31:auto_generated.data[0]
data[1] => scfifo_2c31:auto_generated.data[1]
data[2] => scfifo_2c31:auto_generated.data[2]
data[3] => scfifo_2c31:auto_generated.data[3]
data[4] => scfifo_2c31:auto_generated.data[4]
data[5] => scfifo_2c31:auto_generated.data[5]
data[6] => scfifo_2c31:auto_generated.data[6]
data[7] => scfifo_2c31:auto_generated.data[7]
data[8] => scfifo_2c31:auto_generated.data[8]
data[9] => scfifo_2c31:auto_generated.data[9]
data[10] => scfifo_2c31:auto_generated.data[10]
data[11] => scfifo_2c31:auto_generated.data[11]
data[12] => scfifo_2c31:auto_generated.data[12]
data[13] => scfifo_2c31:auto_generated.data[13]
data[14] => scfifo_2c31:auto_generated.data[14]
data[15] => scfifo_2c31:auto_generated.data[15]
data[16] => scfifo_2c31:auto_generated.data[16]
data[17] => scfifo_2c31:auto_generated.data[17]
data[18] => scfifo_2c31:auto_generated.data[18]
data[19] => scfifo_2c31:auto_generated.data[19]
data[20] => scfifo_2c31:auto_generated.data[20]
data[21] => scfifo_2c31:auto_generated.data[21]
data[22] => scfifo_2c31:auto_generated.data[22]
data[23] => scfifo_2c31:auto_generated.data[23]
data[24] => scfifo_2c31:auto_generated.data[24]
data[25] => scfifo_2c31:auto_generated.data[25]
data[26] => scfifo_2c31:auto_generated.data[26]
data[27] => scfifo_2c31:auto_generated.data[27]
data[28] => scfifo_2c31:auto_generated.data[28]
data[29] => scfifo_2c31:auto_generated.data[29]
data[30] => scfifo_2c31:auto_generated.data[30]
data[31] => scfifo_2c31:auto_generated.data[31]
data[32] => scfifo_2c31:auto_generated.data[32]
data[33] => scfifo_2c31:auto_generated.data[33]
data[34] => scfifo_2c31:auto_generated.data[34]
data[35] => scfifo_2c31:auto_generated.data[35]
data[36] => scfifo_2c31:auto_generated.data[36]
data[37] => scfifo_2c31:auto_generated.data[37]
data[38] => scfifo_2c31:auto_generated.data[38]
data[39] => scfifo_2c31:auto_generated.data[39]
data[40] => scfifo_2c31:auto_generated.data[40]
data[41] => scfifo_2c31:auto_generated.data[41]
data[42] => scfifo_2c31:auto_generated.data[42]
data[43] => scfifo_2c31:auto_generated.data[43]
data[44] => scfifo_2c31:auto_generated.data[44]
data[45] => scfifo_2c31:auto_generated.data[45]
data[46] => scfifo_2c31:auto_generated.data[46]
data[47] => scfifo_2c31:auto_generated.data[47]
data[48] => scfifo_2c31:auto_generated.data[48]
data[49] => scfifo_2c31:auto_generated.data[49]
data[50] => scfifo_2c31:auto_generated.data[50]
data[51] => scfifo_2c31:auto_generated.data[51]
data[52] => scfifo_2c31:auto_generated.data[52]
data[53] => scfifo_2c31:auto_generated.data[53]
data[54] => scfifo_2c31:auto_generated.data[54]
data[55] => scfifo_2c31:auto_generated.data[55]
data[56] => scfifo_2c31:auto_generated.data[56]
data[57] => scfifo_2c31:auto_generated.data[57]
data[58] => scfifo_2c31:auto_generated.data[58]
data[59] => scfifo_2c31:auto_generated.data[59]
data[60] => scfifo_2c31:auto_generated.data[60]
data[61] => scfifo_2c31:auto_generated.data[61]
data[62] => scfifo_2c31:auto_generated.data[62]
data[63] => scfifo_2c31:auto_generated.data[63]
data[64] => scfifo_2c31:auto_generated.data[64]
data[65] => scfifo_2c31:auto_generated.data[65]
data[66] => scfifo_2c31:auto_generated.data[66]
data[67] => scfifo_2c31:auto_generated.data[67]
data[68] => scfifo_2c31:auto_generated.data[68]
data[69] => scfifo_2c31:auto_generated.data[69]
data[70] => scfifo_2c31:auto_generated.data[70]
data[71] => scfifo_2c31:auto_generated.data[71]
data[72] => scfifo_2c31:auto_generated.data[72]
data[73] => scfifo_2c31:auto_generated.data[73]
data[74] => scfifo_2c31:auto_generated.data[74]
data[75] => scfifo_2c31:auto_generated.data[75]
data[76] => scfifo_2c31:auto_generated.data[76]
data[77] => scfifo_2c31:auto_generated.data[77]
data[78] => scfifo_2c31:auto_generated.data[78]
data[79] => scfifo_2c31:auto_generated.data[79]
data[80] => scfifo_2c31:auto_generated.data[80]
data[81] => scfifo_2c31:auto_generated.data[81]
data[82] => scfifo_2c31:auto_generated.data[82]
data[83] => scfifo_2c31:auto_generated.data[83]
data[84] => scfifo_2c31:auto_generated.data[84]
data[85] => scfifo_2c31:auto_generated.data[85]
data[86] => scfifo_2c31:auto_generated.data[86]
data[87] => scfifo_2c31:auto_generated.data[87]
data[88] => scfifo_2c31:auto_generated.data[88]
data[89] => scfifo_2c31:auto_generated.data[89]
data[90] => scfifo_2c31:auto_generated.data[90]
data[91] => scfifo_2c31:auto_generated.data[91]
data[92] => scfifo_2c31:auto_generated.data[92]
data[93] => scfifo_2c31:auto_generated.data[93]
data[94] => scfifo_2c31:auto_generated.data[94]
data[95] => scfifo_2c31:auto_generated.data[95]
data[96] => scfifo_2c31:auto_generated.data[96]
data[97] => scfifo_2c31:auto_generated.data[97]
data[98] => scfifo_2c31:auto_generated.data[98]
data[99] => scfifo_2c31:auto_generated.data[99]
data[100] => scfifo_2c31:auto_generated.data[100]
data[101] => scfifo_2c31:auto_generated.data[101]
data[102] => scfifo_2c31:auto_generated.data[102]
data[103] => scfifo_2c31:auto_generated.data[103]
wrreq => scfifo_2c31:auto_generated.wrreq
rdreq => scfifo_2c31:auto_generated.rdreq
clock => scfifo_2c31:auto_generated.clock
aclr => scfifo_2c31:auto_generated.aclr
sclr => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated
aclr => a_dpfifo_9i31:dpfifo.aclr
clock => a_dpfifo_9i31:dpfifo.clock
data[0] => a_dpfifo_9i31:dpfifo.data[0]
data[1] => a_dpfifo_9i31:dpfifo.data[1]
data[2] => a_dpfifo_9i31:dpfifo.data[2]
data[3] => a_dpfifo_9i31:dpfifo.data[3]
data[4] => a_dpfifo_9i31:dpfifo.data[4]
data[5] => a_dpfifo_9i31:dpfifo.data[5]
data[6] => a_dpfifo_9i31:dpfifo.data[6]
data[7] => a_dpfifo_9i31:dpfifo.data[7]
data[8] => a_dpfifo_9i31:dpfifo.data[8]
data[9] => a_dpfifo_9i31:dpfifo.data[9]
data[10] => a_dpfifo_9i31:dpfifo.data[10]
data[11] => a_dpfifo_9i31:dpfifo.data[11]
data[12] => a_dpfifo_9i31:dpfifo.data[12]
data[13] => a_dpfifo_9i31:dpfifo.data[13]
data[14] => a_dpfifo_9i31:dpfifo.data[14]
data[15] => a_dpfifo_9i31:dpfifo.data[15]
data[16] => a_dpfifo_9i31:dpfifo.data[16]
data[17] => a_dpfifo_9i31:dpfifo.data[17]
data[18] => a_dpfifo_9i31:dpfifo.data[18]
data[19] => a_dpfifo_9i31:dpfifo.data[19]
data[20] => a_dpfifo_9i31:dpfifo.data[20]
data[21] => a_dpfifo_9i31:dpfifo.data[21]
data[22] => a_dpfifo_9i31:dpfifo.data[22]
data[23] => a_dpfifo_9i31:dpfifo.data[23]
data[24] => a_dpfifo_9i31:dpfifo.data[24]
data[25] => a_dpfifo_9i31:dpfifo.data[25]
data[26] => a_dpfifo_9i31:dpfifo.data[26]
data[27] => a_dpfifo_9i31:dpfifo.data[27]
data[28] => a_dpfifo_9i31:dpfifo.data[28]
data[29] => a_dpfifo_9i31:dpfifo.data[29]
data[30] => a_dpfifo_9i31:dpfifo.data[30]
data[31] => a_dpfifo_9i31:dpfifo.data[31]
data[32] => a_dpfifo_9i31:dpfifo.data[32]
data[33] => a_dpfifo_9i31:dpfifo.data[33]
data[34] => a_dpfifo_9i31:dpfifo.data[34]
data[35] => a_dpfifo_9i31:dpfifo.data[35]
data[36] => a_dpfifo_9i31:dpfifo.data[36]
data[37] => a_dpfifo_9i31:dpfifo.data[37]
data[38] => a_dpfifo_9i31:dpfifo.data[38]
data[39] => a_dpfifo_9i31:dpfifo.data[39]
data[40] => a_dpfifo_9i31:dpfifo.data[40]
data[41] => a_dpfifo_9i31:dpfifo.data[41]
data[42] => a_dpfifo_9i31:dpfifo.data[42]
data[43] => a_dpfifo_9i31:dpfifo.data[43]
data[44] => a_dpfifo_9i31:dpfifo.data[44]
data[45] => a_dpfifo_9i31:dpfifo.data[45]
data[46] => a_dpfifo_9i31:dpfifo.data[46]
data[47] => a_dpfifo_9i31:dpfifo.data[47]
data[48] => a_dpfifo_9i31:dpfifo.data[48]
data[49] => a_dpfifo_9i31:dpfifo.data[49]
data[50] => a_dpfifo_9i31:dpfifo.data[50]
data[51] => a_dpfifo_9i31:dpfifo.data[51]
data[52] => a_dpfifo_9i31:dpfifo.data[52]
data[53] => a_dpfifo_9i31:dpfifo.data[53]
data[54] => a_dpfifo_9i31:dpfifo.data[54]
data[55] => a_dpfifo_9i31:dpfifo.data[55]
data[56] => a_dpfifo_9i31:dpfifo.data[56]
data[57] => a_dpfifo_9i31:dpfifo.data[57]
data[58] => a_dpfifo_9i31:dpfifo.data[58]
data[59] => a_dpfifo_9i31:dpfifo.data[59]
data[60] => a_dpfifo_9i31:dpfifo.data[60]
data[61] => a_dpfifo_9i31:dpfifo.data[61]
data[62] => a_dpfifo_9i31:dpfifo.data[62]
data[63] => a_dpfifo_9i31:dpfifo.data[63]
data[64] => a_dpfifo_9i31:dpfifo.data[64]
data[65] => a_dpfifo_9i31:dpfifo.data[65]
data[66] => a_dpfifo_9i31:dpfifo.data[66]
data[67] => a_dpfifo_9i31:dpfifo.data[67]
data[68] => a_dpfifo_9i31:dpfifo.data[68]
data[69] => a_dpfifo_9i31:dpfifo.data[69]
data[70] => a_dpfifo_9i31:dpfifo.data[70]
data[71] => a_dpfifo_9i31:dpfifo.data[71]
data[72] => a_dpfifo_9i31:dpfifo.data[72]
data[73] => a_dpfifo_9i31:dpfifo.data[73]
data[74] => a_dpfifo_9i31:dpfifo.data[74]
data[75] => a_dpfifo_9i31:dpfifo.data[75]
data[76] => a_dpfifo_9i31:dpfifo.data[76]
data[77] => a_dpfifo_9i31:dpfifo.data[77]
data[78] => a_dpfifo_9i31:dpfifo.data[78]
data[79] => a_dpfifo_9i31:dpfifo.data[79]
data[80] => a_dpfifo_9i31:dpfifo.data[80]
data[81] => a_dpfifo_9i31:dpfifo.data[81]
data[82] => a_dpfifo_9i31:dpfifo.data[82]
data[83] => a_dpfifo_9i31:dpfifo.data[83]
data[84] => a_dpfifo_9i31:dpfifo.data[84]
data[85] => a_dpfifo_9i31:dpfifo.data[85]
data[86] => a_dpfifo_9i31:dpfifo.data[86]
data[87] => a_dpfifo_9i31:dpfifo.data[87]
data[88] => a_dpfifo_9i31:dpfifo.data[88]
data[89] => a_dpfifo_9i31:dpfifo.data[89]
data[90] => a_dpfifo_9i31:dpfifo.data[90]
data[91] => a_dpfifo_9i31:dpfifo.data[91]
data[92] => a_dpfifo_9i31:dpfifo.data[92]
data[93] => a_dpfifo_9i31:dpfifo.data[93]
data[94] => a_dpfifo_9i31:dpfifo.data[94]
data[95] => a_dpfifo_9i31:dpfifo.data[95]
data[96] => a_dpfifo_9i31:dpfifo.data[96]
data[97] => a_dpfifo_9i31:dpfifo.data[97]
data[98] => a_dpfifo_9i31:dpfifo.data[98]
data[99] => a_dpfifo_9i31:dpfifo.data[99]
data[100] => a_dpfifo_9i31:dpfifo.data[100]
data[101] => a_dpfifo_9i31:dpfifo.data[101]
data[102] => a_dpfifo_9i31:dpfifo.data[102]
data[103] => a_dpfifo_9i31:dpfifo.data[103]
rdreq => a_dpfifo_9i31:dpfifo.rreq
wrreq => a_dpfifo_9i31:dpfifo.wreq


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[0].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_vm7:usedw_counter.aclr
aclr => cntr_jmb:wr_ptr.aclr
clock => altsyncram_qsd1:FIFOram.clock0
clock => altsyncram_qsd1:FIFOram.clock1
clock => cntr_vm7:usedw_counter.clock
clock => cntr_jmb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_qsd1:FIFOram.data_a[0]
data[1] => altsyncram_qsd1:FIFOram.data_a[1]
data[2] => altsyncram_qsd1:FIFOram.data_a[2]
data[3] => altsyncram_qsd1:FIFOram.data_a[3]
data[4] => altsyncram_qsd1:FIFOram.data_a[4]
data[5] => altsyncram_qsd1:FIFOram.data_a[5]
data[6] => altsyncram_qsd1:FIFOram.data_a[6]
data[7] => altsyncram_qsd1:FIFOram.data_a[7]
data[8] => altsyncram_qsd1:FIFOram.data_a[8]
data[9] => altsyncram_qsd1:FIFOram.data_a[9]
data[10] => altsyncram_qsd1:FIFOram.data_a[10]
data[11] => altsyncram_qsd1:FIFOram.data_a[11]
data[12] => altsyncram_qsd1:FIFOram.data_a[12]
data[13] => altsyncram_qsd1:FIFOram.data_a[13]
data[14] => altsyncram_qsd1:FIFOram.data_a[14]
data[15] => altsyncram_qsd1:FIFOram.data_a[15]
data[16] => altsyncram_qsd1:FIFOram.data_a[16]
data[17] => altsyncram_qsd1:FIFOram.data_a[17]
data[18] => altsyncram_qsd1:FIFOram.data_a[18]
data[19] => altsyncram_qsd1:FIFOram.data_a[19]
data[20] => altsyncram_qsd1:FIFOram.data_a[20]
data[21] => altsyncram_qsd1:FIFOram.data_a[21]
data[22] => altsyncram_qsd1:FIFOram.data_a[22]
data[23] => altsyncram_qsd1:FIFOram.data_a[23]
data[24] => altsyncram_qsd1:FIFOram.data_a[24]
data[25] => altsyncram_qsd1:FIFOram.data_a[25]
data[26] => altsyncram_qsd1:FIFOram.data_a[26]
data[27] => altsyncram_qsd1:FIFOram.data_a[27]
data[28] => altsyncram_qsd1:FIFOram.data_a[28]
data[29] => altsyncram_qsd1:FIFOram.data_a[29]
data[30] => altsyncram_qsd1:FIFOram.data_a[30]
data[31] => altsyncram_qsd1:FIFOram.data_a[31]
data[32] => altsyncram_qsd1:FIFOram.data_a[32]
data[33] => altsyncram_qsd1:FIFOram.data_a[33]
data[34] => altsyncram_qsd1:FIFOram.data_a[34]
data[35] => altsyncram_qsd1:FIFOram.data_a[35]
data[36] => altsyncram_qsd1:FIFOram.data_a[36]
data[37] => altsyncram_qsd1:FIFOram.data_a[37]
data[38] => altsyncram_qsd1:FIFOram.data_a[38]
data[39] => altsyncram_qsd1:FIFOram.data_a[39]
data[40] => altsyncram_qsd1:FIFOram.data_a[40]
data[41] => altsyncram_qsd1:FIFOram.data_a[41]
data[42] => altsyncram_qsd1:FIFOram.data_a[42]
data[43] => altsyncram_qsd1:FIFOram.data_a[43]
data[44] => altsyncram_qsd1:FIFOram.data_a[44]
data[45] => altsyncram_qsd1:FIFOram.data_a[45]
data[46] => altsyncram_qsd1:FIFOram.data_a[46]
data[47] => altsyncram_qsd1:FIFOram.data_a[47]
data[48] => altsyncram_qsd1:FIFOram.data_a[48]
data[49] => altsyncram_qsd1:FIFOram.data_a[49]
data[50] => altsyncram_qsd1:FIFOram.data_a[50]
data[51] => altsyncram_qsd1:FIFOram.data_a[51]
data[52] => altsyncram_qsd1:FIFOram.data_a[52]
data[53] => altsyncram_qsd1:FIFOram.data_a[53]
data[54] => altsyncram_qsd1:FIFOram.data_a[54]
data[55] => altsyncram_qsd1:FIFOram.data_a[55]
data[56] => altsyncram_qsd1:FIFOram.data_a[56]
data[57] => altsyncram_qsd1:FIFOram.data_a[57]
data[58] => altsyncram_qsd1:FIFOram.data_a[58]
data[59] => altsyncram_qsd1:FIFOram.data_a[59]
data[60] => altsyncram_qsd1:FIFOram.data_a[60]
data[61] => altsyncram_qsd1:FIFOram.data_a[61]
data[62] => altsyncram_qsd1:FIFOram.data_a[62]
data[63] => altsyncram_qsd1:FIFOram.data_a[63]
data[64] => altsyncram_qsd1:FIFOram.data_a[64]
data[65] => altsyncram_qsd1:FIFOram.data_a[65]
data[66] => altsyncram_qsd1:FIFOram.data_a[66]
data[67] => altsyncram_qsd1:FIFOram.data_a[67]
data[68] => altsyncram_qsd1:FIFOram.data_a[68]
data[69] => altsyncram_qsd1:FIFOram.data_a[69]
data[70] => altsyncram_qsd1:FIFOram.data_a[70]
data[71] => altsyncram_qsd1:FIFOram.data_a[71]
data[72] => altsyncram_qsd1:FIFOram.data_a[72]
data[73] => altsyncram_qsd1:FIFOram.data_a[73]
data[74] => altsyncram_qsd1:FIFOram.data_a[74]
data[75] => altsyncram_qsd1:FIFOram.data_a[75]
data[76] => altsyncram_qsd1:FIFOram.data_a[76]
data[77] => altsyncram_qsd1:FIFOram.data_a[77]
data[78] => altsyncram_qsd1:FIFOram.data_a[78]
data[79] => altsyncram_qsd1:FIFOram.data_a[79]
data[80] => altsyncram_qsd1:FIFOram.data_a[80]
data[81] => altsyncram_qsd1:FIFOram.data_a[81]
data[82] => altsyncram_qsd1:FIFOram.data_a[82]
data[83] => altsyncram_qsd1:FIFOram.data_a[83]
data[84] => altsyncram_qsd1:FIFOram.data_a[84]
data[85] => altsyncram_qsd1:FIFOram.data_a[85]
data[86] => altsyncram_qsd1:FIFOram.data_a[86]
data[87] => altsyncram_qsd1:FIFOram.data_a[87]
data[88] => altsyncram_qsd1:FIFOram.data_a[88]
data[89] => altsyncram_qsd1:FIFOram.data_a[89]
data[90] => altsyncram_qsd1:FIFOram.data_a[90]
data[91] => altsyncram_qsd1:FIFOram.data_a[91]
data[92] => altsyncram_qsd1:FIFOram.data_a[92]
data[93] => altsyncram_qsd1:FIFOram.data_a[93]
data[94] => altsyncram_qsd1:FIFOram.data_a[94]
data[95] => altsyncram_qsd1:FIFOram.data_a[95]
data[96] => altsyncram_qsd1:FIFOram.data_a[96]
data[97] => altsyncram_qsd1:FIFOram.data_a[97]
data[98] => altsyncram_qsd1:FIFOram.data_a[98]
data[99] => altsyncram_qsd1:FIFOram.data_a[99]
data[100] => altsyncram_qsd1:FIFOram.data_a[100]
data[101] => altsyncram_qsd1:FIFOram.data_a[101]
data[102] => altsyncram_qsd1:FIFOram.data_a[102]
data[103] => altsyncram_qsd1:FIFOram.data_a[103]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_vm7:usedw_counter.sclr
sclr => cntr_jmb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[0] => ram_block1a66.PORTBADDR
address_b[0] => ram_block1a67.PORTBADDR
address_b[0] => ram_block1a68.PORTBADDR
address_b[0] => ram_block1a69.PORTBADDR
address_b[0] => ram_block1a70.PORTBADDR
address_b[0] => ram_block1a71.PORTBADDR
address_b[0] => ram_block1a72.PORTBADDR
address_b[0] => ram_block1a73.PORTBADDR
address_b[0] => ram_block1a74.PORTBADDR
address_b[0] => ram_block1a75.PORTBADDR
address_b[0] => ram_block1a76.PORTBADDR
address_b[0] => ram_block1a77.PORTBADDR
address_b[0] => ram_block1a78.PORTBADDR
address_b[0] => ram_block1a79.PORTBADDR
address_b[0] => ram_block1a80.PORTBADDR
address_b[0] => ram_block1a81.PORTBADDR
address_b[0] => ram_block1a82.PORTBADDR
address_b[0] => ram_block1a83.PORTBADDR
address_b[0] => ram_block1a84.PORTBADDR
address_b[0] => ram_block1a85.PORTBADDR
address_b[0] => ram_block1a86.PORTBADDR
address_b[0] => ram_block1a87.PORTBADDR
address_b[0] => ram_block1a88.PORTBADDR
address_b[0] => ram_block1a89.PORTBADDR
address_b[0] => ram_block1a90.PORTBADDR
address_b[0] => ram_block1a91.PORTBADDR
address_b[0] => ram_block1a92.PORTBADDR
address_b[0] => ram_block1a93.PORTBADDR
address_b[0] => ram_block1a94.PORTBADDR
address_b[0] => ram_block1a95.PORTBADDR
address_b[0] => ram_block1a96.PORTBADDR
address_b[0] => ram_block1a97.PORTBADDR
address_b[0] => ram_block1a98.PORTBADDR
address_b[0] => ram_block1a99.PORTBADDR
address_b[0] => ram_block1a100.PORTBADDR
address_b[0] => ram_block1a101.PORTBADDR
address_b[0] => ram_block1a102.PORTBADDR
address_b[0] => ram_block1a103.PORTBADDR
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clock1 => ram_block1a64.CLK1
clock1 => ram_block1a65.CLK1
clock1 => ram_block1a66.CLK1
clock1 => ram_block1a67.CLK1
clock1 => ram_block1a68.CLK1
clock1 => ram_block1a69.CLK1
clock1 => ram_block1a70.CLK1
clock1 => ram_block1a71.CLK1
clock1 => ram_block1a72.CLK1
clock1 => ram_block1a73.CLK1
clock1 => ram_block1a74.CLK1
clock1 => ram_block1a75.CLK1
clock1 => ram_block1a76.CLK1
clock1 => ram_block1a77.CLK1
clock1 => ram_block1a78.CLK1
clock1 => ram_block1a79.CLK1
clock1 => ram_block1a80.CLK1
clock1 => ram_block1a81.CLK1
clock1 => ram_block1a82.CLK1
clock1 => ram_block1a83.CLK1
clock1 => ram_block1a84.CLK1
clock1 => ram_block1a85.CLK1
clock1 => ram_block1a86.CLK1
clock1 => ram_block1a87.CLK1
clock1 => ram_block1a88.CLK1
clock1 => ram_block1a89.CLK1
clock1 => ram_block1a90.CLK1
clock1 => ram_block1a91.CLK1
clock1 => ram_block1a92.CLK1
clock1 => ram_block1a93.CLK1
clock1 => ram_block1a94.CLK1
clock1 => ram_block1a95.CLK1
clock1 => ram_block1a96.CLK1
clock1 => ram_block1a97.CLK1
clock1 => ram_block1a98.CLK1
clock1 => ram_block1a99.CLK1
clock1 => ram_block1a100.CLK1
clock1 => ram_block1a101.CLK1
clock1 => ram_block1a102.CLK1
clock1 => ram_block1a103.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
clocken1 => ram_block1a46.ENA1
clocken1 => ram_block1a47.ENA1
clocken1 => ram_block1a48.ENA1
clocken1 => ram_block1a49.ENA1
clocken1 => ram_block1a50.ENA1
clocken1 => ram_block1a51.ENA1
clocken1 => ram_block1a52.ENA1
clocken1 => ram_block1a53.ENA1
clocken1 => ram_block1a54.ENA1
clocken1 => ram_block1a55.ENA1
clocken1 => ram_block1a56.ENA1
clocken1 => ram_block1a57.ENA1
clocken1 => ram_block1a58.ENA1
clocken1 => ram_block1a59.ENA1
clocken1 => ram_block1a60.ENA1
clocken1 => ram_block1a61.ENA1
clocken1 => ram_block1a62.ENA1
clocken1 => ram_block1a63.ENA1
clocken1 => ram_block1a64.ENA1
clocken1 => ram_block1a65.ENA1
clocken1 => ram_block1a66.ENA1
clocken1 => ram_block1a67.ENA1
clocken1 => ram_block1a68.ENA1
clocken1 => ram_block1a69.ENA1
clocken1 => ram_block1a70.ENA1
clocken1 => ram_block1a71.ENA1
clocken1 => ram_block1a72.ENA1
clocken1 => ram_block1a73.ENA1
clocken1 => ram_block1a74.ENA1
clocken1 => ram_block1a75.ENA1
clocken1 => ram_block1a76.ENA1
clocken1 => ram_block1a77.ENA1
clocken1 => ram_block1a78.ENA1
clocken1 => ram_block1a79.ENA1
clocken1 => ram_block1a80.ENA1
clocken1 => ram_block1a81.ENA1
clocken1 => ram_block1a82.ENA1
clocken1 => ram_block1a83.ENA1
clocken1 => ram_block1a84.ENA1
clocken1 => ram_block1a85.ENA1
clocken1 => ram_block1a86.ENA1
clocken1 => ram_block1a87.ENA1
clocken1 => ram_block1a88.ENA1
clocken1 => ram_block1a89.ENA1
clocken1 => ram_block1a90.ENA1
clocken1 => ram_block1a91.ENA1
clocken1 => ram_block1a92.ENA1
clocken1 => ram_block1a93.ENA1
clocken1 => ram_block1a94.ENA1
clocken1 => ram_block1a95.ENA1
clocken1 => ram_block1a96.ENA1
clocken1 => ram_block1a97.ENA1
clocken1 => ram_block1a98.ENA1
clocken1 => ram_block1a99.ENA1
clocken1 => ram_block1a100.ENA1
clocken1 => ram_block1a101.ENA1
clocken1 => ram_block1a102.ENA1
clocken1 => ram_block1a103.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_a[64] => ram_block1a64.PORTADATAIN
data_a[65] => ram_block1a65.PORTADATAIN
data_a[66] => ram_block1a66.PORTADATAIN
data_a[67] => ram_block1a67.PORTADATAIN
data_a[68] => ram_block1a68.PORTADATAIN
data_a[69] => ram_block1a69.PORTADATAIN
data_a[70] => ram_block1a70.PORTADATAIN
data_a[71] => ram_block1a71.PORTADATAIN
data_a[72] => ram_block1a72.PORTADATAIN
data_a[73] => ram_block1a73.PORTADATAIN
data_a[74] => ram_block1a74.PORTADATAIN
data_a[75] => ram_block1a75.PORTADATAIN
data_a[76] => ram_block1a76.PORTADATAIN
data_a[77] => ram_block1a77.PORTADATAIN
data_a[78] => ram_block1a78.PORTADATAIN
data_a[79] => ram_block1a79.PORTADATAIN
data_a[80] => ram_block1a80.PORTADATAIN
data_a[81] => ram_block1a81.PORTADATAIN
data_a[82] => ram_block1a82.PORTADATAIN
data_a[83] => ram_block1a83.PORTADATAIN
data_a[84] => ram_block1a84.PORTADATAIN
data_a[85] => ram_block1a85.PORTADATAIN
data_a[86] => ram_block1a86.PORTADATAIN
data_a[87] => ram_block1a87.PORTADATAIN
data_a[88] => ram_block1a88.PORTADATAIN
data_a[89] => ram_block1a89.PORTADATAIN
data_a[90] => ram_block1a90.PORTADATAIN
data_a[91] => ram_block1a91.PORTADATAIN
data_a[92] => ram_block1a92.PORTADATAIN
data_a[93] => ram_block1a93.PORTADATAIN
data_a[94] => ram_block1a94.PORTADATAIN
data_a[95] => ram_block1a95.PORTADATAIN
data_a[96] => ram_block1a96.PORTADATAIN
data_a[97] => ram_block1a97.PORTADATAIN
data_a[98] => ram_block1a98.PORTADATAIN
data_a[99] => ram_block1a99.PORTADATAIN
data_a[100] => ram_block1a100.PORTADATAIN
data_a[101] => ram_block1a101.PORTADATAIN
data_a[102] => ram_block1a102.PORTADATAIN
data_a[103] => ram_block1a103.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a64.PORTAWE
wren_a => ram_block1a65.PORTAWE
wren_a => ram_block1a66.PORTAWE
wren_a => ram_block1a67.PORTAWE
wren_a => ram_block1a68.PORTAWE
wren_a => ram_block1a69.PORTAWE
wren_a => ram_block1a70.PORTAWE
wren_a => ram_block1a71.PORTAWE
wren_a => ram_block1a72.PORTAWE
wren_a => ram_block1a73.PORTAWE
wren_a => ram_block1a74.PORTAWE
wren_a => ram_block1a75.PORTAWE
wren_a => ram_block1a76.PORTAWE
wren_a => ram_block1a77.PORTAWE
wren_a => ram_block1a78.PORTAWE
wren_a => ram_block1a79.PORTAWE
wren_a => ram_block1a80.PORTAWE
wren_a => ram_block1a81.PORTAWE
wren_a => ram_block1a82.PORTAWE
wren_a => ram_block1a83.PORTAWE
wren_a => ram_block1a84.PORTAWE
wren_a => ram_block1a85.PORTAWE
wren_a => ram_block1a86.PORTAWE
wren_a => ram_block1a87.PORTAWE
wren_a => ram_block1a88.PORTAWE
wren_a => ram_block1a89.PORTAWE
wren_a => ram_block1a90.PORTAWE
wren_a => ram_block1a91.PORTAWE
wren_a => ram_block1a92.PORTAWE
wren_a => ram_block1a93.PORTAWE
wren_a => ram_block1a94.PORTAWE
wren_a => ram_block1a95.PORTAWE
wren_a => ram_block1a96.PORTAWE
wren_a => ram_block1a97.PORTAWE
wren_a => ram_block1a98.PORTAWE
wren_a => ram_block1a99.PORTAWE
wren_a => ram_block1a100.PORTAWE
wren_a => ram_block1a101.PORTAWE
wren_a => ram_block1a102.PORTAWE
wren_a => ram_block1a103.PORTAWE


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|cmpr_5r8:almost_full_comparer
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|cntr_vm7:usedw_counter
aclr => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|cntr_jmb:wr_ptr
aclr => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo
clk => clk.IN1
desc_address_fifo_data[0] => desc_address_fifo_data[0].IN1
desc_address_fifo_data[1] => desc_address_fifo_data[1].IN1
desc_address_fifo_data[2] => desc_address_fifo_data[2].IN1
desc_address_fifo_data[3] => desc_address_fifo_data[3].IN1
desc_address_fifo_data[4] => desc_address_fifo_data[4].IN1
desc_address_fifo_data[5] => desc_address_fifo_data[5].IN1
desc_address_fifo_data[6] => desc_address_fifo_data[6].IN1
desc_address_fifo_data[7] => desc_address_fifo_data[7].IN1
desc_address_fifo_data[8] => desc_address_fifo_data[8].IN1
desc_address_fifo_data[9] => desc_address_fifo_data[9].IN1
desc_address_fifo_data[10] => desc_address_fifo_data[10].IN1
desc_address_fifo_data[11] => desc_address_fifo_data[11].IN1
desc_address_fifo_data[12] => desc_address_fifo_data[12].IN1
desc_address_fifo_data[13] => desc_address_fifo_data[13].IN1
desc_address_fifo_data[14] => desc_address_fifo_data[14].IN1
desc_address_fifo_data[15] => desc_address_fifo_data[15].IN1
desc_address_fifo_data[16] => desc_address_fifo_data[16].IN1
desc_address_fifo_data[17] => desc_address_fifo_data[17].IN1
desc_address_fifo_data[18] => desc_address_fifo_data[18].IN1
desc_address_fifo_data[19] => desc_address_fifo_data[19].IN1
desc_address_fifo_data[20] => desc_address_fifo_data[20].IN1
desc_address_fifo_data[21] => desc_address_fifo_data[21].IN1
desc_address_fifo_data[22] => desc_address_fifo_data[22].IN1
desc_address_fifo_data[23] => desc_address_fifo_data[23].IN1
desc_address_fifo_data[24] => desc_address_fifo_data[24].IN1
desc_address_fifo_data[25] => desc_address_fifo_data[25].IN1
desc_address_fifo_data[26] => desc_address_fifo_data[26].IN1
desc_address_fifo_data[27] => desc_address_fifo_data[27].IN1
desc_address_fifo_data[28] => desc_address_fifo_data[28].IN1
desc_address_fifo_data[29] => desc_address_fifo_data[29].IN1
desc_address_fifo_data[30] => desc_address_fifo_data[30].IN1
desc_address_fifo_data[31] => desc_address_fifo_data[31].IN1
desc_address_fifo_rdreq => desc_address_fifo_rdreq.IN1
desc_address_fifo_wrreq => desc_address_fifo_wrreq.IN1
reset => reset.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo
data[0] => a_fffifo:subfifo.data[0]
data[1] => a_fffifo:subfifo.data[1]
data[2] => a_fffifo:subfifo.data[2]
data[3] => a_fffifo:subfifo.data[3]
data[4] => a_fffifo:subfifo.data[4]
data[5] => a_fffifo:subfifo.data[5]
data[6] => a_fffifo:subfifo.data[6]
data[7] => a_fffifo:subfifo.data[7]
data[8] => a_fffifo:subfifo.data[8]
data[9] => a_fffifo:subfifo.data[9]
data[10] => a_fffifo:subfifo.data[10]
data[11] => a_fffifo:subfifo.data[11]
data[12] => a_fffifo:subfifo.data[12]
data[13] => a_fffifo:subfifo.data[13]
data[14] => a_fffifo:subfifo.data[14]
data[15] => a_fffifo:subfifo.data[15]
data[16] => a_fffifo:subfifo.data[16]
data[17] => a_fffifo:subfifo.data[17]
data[18] => a_fffifo:subfifo.data[18]
data[19] => a_fffifo:subfifo.data[19]
data[20] => a_fffifo:subfifo.data[20]
data[21] => a_fffifo:subfifo.data[21]
data[22] => a_fffifo:subfifo.data[22]
data[23] => a_fffifo:subfifo.data[23]
data[24] => a_fffifo:subfifo.data[24]
data[25] => a_fffifo:subfifo.data[25]
data[26] => a_fffifo:subfifo.data[26]
data[27] => a_fffifo:subfifo.data[27]
data[28] => a_fffifo:subfifo.data[28]
data[29] => a_fffifo:subfifo.data[29]
data[30] => a_fffifo:subfifo.data[30]
data[31] => a_fffifo:subfifo.data[31]
wrreq => a_fffifo:subfifo.wreq
rdreq => a_fffifo:subfifo.rreq
clock => a_fffifo:subfifo.clock
aclr => a_fffifo:subfifo.aclr
sclr => a_fffifo:subfifo.sclr


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo
data[0] => lpm_ff:last_data_node[1].data[0]
data[1] => lpm_ff:last_data_node[1].data[1]
data[2] => lpm_ff:last_data_node[1].data[2]
data[3] => lpm_ff:last_data_node[1].data[3]
data[4] => lpm_ff:last_data_node[1].data[4]
data[5] => lpm_ff:last_data_node[1].data[5]
data[6] => lpm_ff:last_data_node[1].data[6]
data[7] => lpm_ff:last_data_node[1].data[7]
data[8] => lpm_ff:last_data_node[1].data[8]
data[9] => lpm_ff:last_data_node[1].data[9]
data[10] => lpm_ff:last_data_node[1].data[10]
data[11] => lpm_ff:last_data_node[1].data[11]
data[12] => lpm_ff:last_data_node[1].data[12]
data[13] => lpm_ff:last_data_node[1].data[13]
data[14] => lpm_ff:last_data_node[1].data[14]
data[15] => lpm_ff:last_data_node[1].data[15]
data[16] => lpm_ff:last_data_node[1].data[16]
data[17] => lpm_ff:last_data_node[1].data[17]
data[18] => lpm_ff:last_data_node[1].data[18]
data[19] => lpm_ff:last_data_node[1].data[19]
data[20] => lpm_ff:last_data_node[1].data[20]
data[21] => lpm_ff:last_data_node[1].data[21]
data[22] => lpm_ff:last_data_node[1].data[22]
data[23] => lpm_ff:last_data_node[1].data[23]
data[24] => lpm_ff:last_data_node[1].data[24]
data[25] => lpm_ff:last_data_node[1].data[25]
data[26] => lpm_ff:last_data_node[1].data[26]
data[27] => lpm_ff:last_data_node[1].data[27]
data[28] => lpm_ff:last_data_node[1].data[28]
data[29] => lpm_ff:last_data_node[1].data[29]
data[30] => lpm_ff:last_data_node[1].data[30]
data[31] => lpm_ff:last_data_node[1].data[31]
wreq => valid_wreq.IN0
wreq => a_fefifo:fifo_state.wreq
rreq => valid_rreq.IN0
rreq => a_fefifo:fifo_state.rreq
clock => lpm_ff:last_data_node[1].clock
clock => lpm_ff:last_data_node[0].clock
clock => lpm_counter:rd_ptr.clock
clock => lpm_ff:output_buffer.clock
clock => a_fefifo:fifo_state.clock
aclr => a_fefifo:fifo_state.aclr
aclr => lpm_ff:last_data_node[1].aclr
aclr => lpm_ff:last_data_node[0].aclr
aclr => lpm_counter:rd_ptr.aclr
aclr => lpm_ff:output_buffer.aclr
sclr => lpm_counter:rd_ptr.sclr
sclr => a_fefifo:fifo_state.sclr
threshlevel[0] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[31].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[31].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
data[0][0] => mux_irc:auto_generated.data[0]
data[0][1] => mux_irc:auto_generated.data[1]
data[0][2] => mux_irc:auto_generated.data[2]
data[0][3] => mux_irc:auto_generated.data[3]
data[0][4] => mux_irc:auto_generated.data[4]
data[0][5] => mux_irc:auto_generated.data[5]
data[0][6] => mux_irc:auto_generated.data[6]
data[0][7] => mux_irc:auto_generated.data[7]
data[0][8] => mux_irc:auto_generated.data[8]
data[0][9] => mux_irc:auto_generated.data[9]
data[0][10] => mux_irc:auto_generated.data[10]
data[0][11] => mux_irc:auto_generated.data[11]
data[0][12] => mux_irc:auto_generated.data[12]
data[0][13] => mux_irc:auto_generated.data[13]
data[0][14] => mux_irc:auto_generated.data[14]
data[0][15] => mux_irc:auto_generated.data[15]
data[0][16] => mux_irc:auto_generated.data[16]
data[0][17] => mux_irc:auto_generated.data[17]
data[0][18] => mux_irc:auto_generated.data[18]
data[0][19] => mux_irc:auto_generated.data[19]
data[0][20] => mux_irc:auto_generated.data[20]
data[0][21] => mux_irc:auto_generated.data[21]
data[0][22] => mux_irc:auto_generated.data[22]
data[0][23] => mux_irc:auto_generated.data[23]
data[0][24] => mux_irc:auto_generated.data[24]
data[0][25] => mux_irc:auto_generated.data[25]
data[0][26] => mux_irc:auto_generated.data[26]
data[0][27] => mux_irc:auto_generated.data[27]
data[0][28] => mux_irc:auto_generated.data[28]
data[0][29] => mux_irc:auto_generated.data[29]
data[0][30] => mux_irc:auto_generated.data[30]
data[0][31] => mux_irc:auto_generated.data[31]
data[1][0] => mux_irc:auto_generated.data[32]
data[1][1] => mux_irc:auto_generated.data[33]
data[1][2] => mux_irc:auto_generated.data[34]
data[1][3] => mux_irc:auto_generated.data[35]
data[1][4] => mux_irc:auto_generated.data[36]
data[1][5] => mux_irc:auto_generated.data[37]
data[1][6] => mux_irc:auto_generated.data[38]
data[1][7] => mux_irc:auto_generated.data[39]
data[1][8] => mux_irc:auto_generated.data[40]
data[1][9] => mux_irc:auto_generated.data[41]
data[1][10] => mux_irc:auto_generated.data[42]
data[1][11] => mux_irc:auto_generated.data[43]
data[1][12] => mux_irc:auto_generated.data[44]
data[1][13] => mux_irc:auto_generated.data[45]
data[1][14] => mux_irc:auto_generated.data[46]
data[1][15] => mux_irc:auto_generated.data[47]
data[1][16] => mux_irc:auto_generated.data[48]
data[1][17] => mux_irc:auto_generated.data[49]
data[1][18] => mux_irc:auto_generated.data[50]
data[1][19] => mux_irc:auto_generated.data[51]
data[1][20] => mux_irc:auto_generated.data[52]
data[1][21] => mux_irc:auto_generated.data[53]
data[1][22] => mux_irc:auto_generated.data[54]
data[1][23] => mux_irc:auto_generated.data[55]
data[1][24] => mux_irc:auto_generated.data[56]
data[1][25] => mux_irc:auto_generated.data[57]
data[1][26] => mux_irc:auto_generated.data[58]
data[1][27] => mux_irc:auto_generated.data[59]
data[1][28] => mux_irc:auto_generated.data[60]
data[1][29] => mux_irc:auto_generated.data[61]
data[1][30] => mux_irc:auto_generated.data[62]
data[1][31] => mux_irc:auto_generated.data[63]
sel[0] => mux_irc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_irc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr
clock => cntr_n9f:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_n9f:auto_generated.cnt_en
updown => cntr_n9f:auto_generated.updown
aclr => cntr_n9f:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_n9f:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
cin => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_n9f:auto_generated
aclr => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[31].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state
usedw_in[0] => lpm_compare:is_almost_empty_compare.dataa[0]
usedw_in[0] => lpm_compare:is_almost_full_compare.dataa[0]
usedw_in[0] => usedw_out[0].IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
threshlevel[0] => ~NO_FANOUT~
clock => sm_emptyfull.IN1
aclr => sm_emptyfull.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
usedw_is_1 => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
dataa[0] => cmpr_tdg:auto_generated.dataa[0]
datab[0] => cmpr_tdg:auto_generated.datab[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_tdg:auto_generated
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
dataa[0] => cmpr_tdg:auto_generated.dataa[0]
datab[0] => cmpr_tdg:auto_generated.datab[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_tdg:auto_generated
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo
clk => clk.IN1
reset => reset.IN1
status_token_fifo_data[0] => status_token_fifo_data[0].IN1
status_token_fifo_data[1] => status_token_fifo_data[1].IN1
status_token_fifo_data[2] => status_token_fifo_data[2].IN1
status_token_fifo_data[3] => status_token_fifo_data[3].IN1
status_token_fifo_data[4] => status_token_fifo_data[4].IN1
status_token_fifo_data[5] => status_token_fifo_data[5].IN1
status_token_fifo_data[6] => status_token_fifo_data[6].IN1
status_token_fifo_data[7] => status_token_fifo_data[7].IN1
status_token_fifo_data[8] => status_token_fifo_data[8].IN1
status_token_fifo_data[9] => status_token_fifo_data[9].IN1
status_token_fifo_data[10] => status_token_fifo_data[10].IN1
status_token_fifo_data[11] => status_token_fifo_data[11].IN1
status_token_fifo_data[12] => status_token_fifo_data[12].IN1
status_token_fifo_data[13] => status_token_fifo_data[13].IN1
status_token_fifo_data[14] => status_token_fifo_data[14].IN1
status_token_fifo_data[15] => status_token_fifo_data[15].IN1
status_token_fifo_data[16] => status_token_fifo_data[16].IN1
status_token_fifo_data[17] => status_token_fifo_data[17].IN1
status_token_fifo_data[18] => status_token_fifo_data[18].IN1
status_token_fifo_data[19] => status_token_fifo_data[19].IN1
status_token_fifo_data[20] => status_token_fifo_data[20].IN1
status_token_fifo_data[21] => status_token_fifo_data[21].IN1
status_token_fifo_data[22] => status_token_fifo_data[22].IN1
status_token_fifo_data[23] => status_token_fifo_data[23].IN1
status_token_fifo_rdreq => status_token_fifo_rdreq.IN1
status_token_fifo_wrreq => status_token_fifo_wrreq.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo
data[0] => scfifo_ja31:auto_generated.data[0]
data[1] => scfifo_ja31:auto_generated.data[1]
data[2] => scfifo_ja31:auto_generated.data[2]
data[3] => scfifo_ja31:auto_generated.data[3]
data[4] => scfifo_ja31:auto_generated.data[4]
data[5] => scfifo_ja31:auto_generated.data[5]
data[6] => scfifo_ja31:auto_generated.data[6]
data[7] => scfifo_ja31:auto_generated.data[7]
data[8] => scfifo_ja31:auto_generated.data[8]
data[9] => scfifo_ja31:auto_generated.data[9]
data[10] => scfifo_ja31:auto_generated.data[10]
data[11] => scfifo_ja31:auto_generated.data[11]
data[12] => scfifo_ja31:auto_generated.data[12]
data[13] => scfifo_ja31:auto_generated.data[13]
data[14] => scfifo_ja31:auto_generated.data[14]
data[15] => scfifo_ja31:auto_generated.data[15]
data[16] => scfifo_ja31:auto_generated.data[16]
data[17] => scfifo_ja31:auto_generated.data[17]
data[18] => scfifo_ja31:auto_generated.data[18]
data[19] => scfifo_ja31:auto_generated.data[19]
data[20] => scfifo_ja31:auto_generated.data[20]
data[21] => scfifo_ja31:auto_generated.data[21]
data[22] => scfifo_ja31:auto_generated.data[22]
data[23] => scfifo_ja31:auto_generated.data[23]
wrreq => scfifo_ja31:auto_generated.wrreq
rdreq => scfifo_ja31:auto_generated.rdreq
clock => scfifo_ja31:auto_generated.clock
aclr => scfifo_ja31:auto_generated.aclr
sclr => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated
aclr => a_dpfifo_qg31:dpfifo.aclr
clock => a_dpfifo_qg31:dpfifo.clock
data[0] => a_dpfifo_qg31:dpfifo.data[0]
data[1] => a_dpfifo_qg31:dpfifo.data[1]
data[2] => a_dpfifo_qg31:dpfifo.data[2]
data[3] => a_dpfifo_qg31:dpfifo.data[3]
data[4] => a_dpfifo_qg31:dpfifo.data[4]
data[5] => a_dpfifo_qg31:dpfifo.data[5]
data[6] => a_dpfifo_qg31:dpfifo.data[6]
data[7] => a_dpfifo_qg31:dpfifo.data[7]
data[8] => a_dpfifo_qg31:dpfifo.data[8]
data[9] => a_dpfifo_qg31:dpfifo.data[9]
data[10] => a_dpfifo_qg31:dpfifo.data[10]
data[11] => a_dpfifo_qg31:dpfifo.data[11]
data[12] => a_dpfifo_qg31:dpfifo.data[12]
data[13] => a_dpfifo_qg31:dpfifo.data[13]
data[14] => a_dpfifo_qg31:dpfifo.data[14]
data[15] => a_dpfifo_qg31:dpfifo.data[15]
data[16] => a_dpfifo_qg31:dpfifo.data[16]
data[17] => a_dpfifo_qg31:dpfifo.data[17]
data[18] => a_dpfifo_qg31:dpfifo.data[18]
data[19] => a_dpfifo_qg31:dpfifo.data[19]
data[20] => a_dpfifo_qg31:dpfifo.data[20]
data[21] => a_dpfifo_qg31:dpfifo.data[21]
data[22] => a_dpfifo_qg31:dpfifo.data[22]
data[23] => a_dpfifo_qg31:dpfifo.data[23]
rdreq => a_dpfifo_qg31:dpfifo.rreq
wrreq => a_dpfifo_qg31:dpfifo.wreq


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[0].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_vm7:usedw_counter.aclr
aclr => cntr_jmb:wr_ptr.aclr
clock => altsyncram_spd1:FIFOram.clock0
clock => altsyncram_spd1:FIFOram.clock1
clock => cntr_vm7:usedw_counter.clock
clock => cntr_jmb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_spd1:FIFOram.data_a[0]
data[1] => altsyncram_spd1:FIFOram.data_a[1]
data[2] => altsyncram_spd1:FIFOram.data_a[2]
data[3] => altsyncram_spd1:FIFOram.data_a[3]
data[4] => altsyncram_spd1:FIFOram.data_a[4]
data[5] => altsyncram_spd1:FIFOram.data_a[5]
data[6] => altsyncram_spd1:FIFOram.data_a[6]
data[7] => altsyncram_spd1:FIFOram.data_a[7]
data[8] => altsyncram_spd1:FIFOram.data_a[8]
data[9] => altsyncram_spd1:FIFOram.data_a[9]
data[10] => altsyncram_spd1:FIFOram.data_a[10]
data[11] => altsyncram_spd1:FIFOram.data_a[11]
data[12] => altsyncram_spd1:FIFOram.data_a[12]
data[13] => altsyncram_spd1:FIFOram.data_a[13]
data[14] => altsyncram_spd1:FIFOram.data_a[14]
data[15] => altsyncram_spd1:FIFOram.data_a[15]
data[16] => altsyncram_spd1:FIFOram.data_a[16]
data[17] => altsyncram_spd1:FIFOram.data_a[17]
data[18] => altsyncram_spd1:FIFOram.data_a[18]
data[19] => altsyncram_spd1:FIFOram.data_a[19]
data[20] => altsyncram_spd1:FIFOram.data_a[20]
data[21] => altsyncram_spd1:FIFOram.data_a[21]
data[22] => altsyncram_spd1:FIFOram.data_a[22]
data[23] => altsyncram_spd1:FIFOram.data_a[23]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_vm7:usedw_counter.sclr
sclr => cntr_jmb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|altsyncram_spd1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|cmpr_5r8:almost_full_comparer
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|cntr_vm7:usedw_counter
aclr => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|cntr_jmb:wr_ptr
aclr => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1
clk => clk.IN1
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => slow_peripheral_bridge_s1_nativeaddress[0].DATAIN
cpu_data_master_address_to_slave[2] => slow_peripheral_bridge_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => slow_peripheral_bridge_s1_nativeaddress[1].DATAIN
cpu_data_master_address_to_slave[3] => slow_peripheral_bridge_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => slow_peripheral_bridge_s1_nativeaddress[2].DATAIN
cpu_data_master_address_to_slave[4] => slow_peripheral_bridge_s1_address[2].DATAIN
cpu_data_master_address_to_slave[5] => slow_peripheral_bridge_s1_nativeaddress[3].DATAIN
cpu_data_master_address_to_slave[5] => slow_peripheral_bridge_s1_address[3].DATAIN
cpu_data_master_address_to_slave[6] => slow_peripheral_bridge_s1_nativeaddress[4].DATAIN
cpu_data_master_address_to_slave[6] => slow_peripheral_bridge_s1_address[4].DATAIN
cpu_data_master_address_to_slave[7] => slow_peripheral_bridge_s1_nativeaddress[5].DATAIN
cpu_data_master_address_to_slave[7] => slow_peripheral_bridge_s1_address[5].DATAIN
cpu_data_master_address_to_slave[8] => Equal0.IN20
cpu_data_master_address_to_slave[9] => Equal0.IN19
cpu_data_master_address_to_slave[10] => Equal0.IN18
cpu_data_master_address_to_slave[11] => Equal0.IN17
cpu_data_master_address_to_slave[12] => Equal0.IN16
cpu_data_master_address_to_slave[13] => Equal0.IN15
cpu_data_master_address_to_slave[14] => Equal0.IN14
cpu_data_master_address_to_slave[15] => Equal0.IN13
cpu_data_master_address_to_slave[16] => Equal0.IN12
cpu_data_master_address_to_slave[17] => Equal0.IN11
cpu_data_master_address_to_slave[18] => Equal0.IN10
cpu_data_master_address_to_slave[19] => Equal0.IN9
cpu_data_master_address_to_slave[20] => Equal0.IN8
cpu_data_master_address_to_slave[21] => Equal0.IN7
cpu_data_master_address_to_slave[22] => Equal0.IN6
cpu_data_master_address_to_slave[23] => Equal0.IN5
cpu_data_master_address_to_slave[24] => Equal0.IN4
cpu_data_master_address_to_slave[25] => Equal0.IN3
cpu_data_master_address_to_slave[26] => Equal0.IN2
cpu_data_master_address_to_slave[27] => Equal0.IN1
cpu_data_master_address_to_slave[28] => Equal0.IN0
cpu_data_master_byteenable[0] => slow_peripheral_bridge_s1_byteenable.DATAB
cpu_data_master_byteenable[1] => slow_peripheral_bridge_s1_byteenable.DATAB
cpu_data_master_byteenable[2] => slow_peripheral_bridge_s1_byteenable.DATAB
cpu_data_master_byteenable[3] => slow_peripheral_bridge_s1_byteenable.DATAB
cpu_data_master_latency_counter => LessThan0.IN2
cpu_data_master_latency_counter => cpu_data_master_qualified_request_slow_peripheral_bridge_s1.IN1
cpu_data_master_read => cpu_data_master_requests_slow_peripheral_bridge_s1.IN0
cpu_data_master_read => cpu_data_master_qualified_request_slow_peripheral_bridge_s1.IN1
cpu_data_master_read => slow_peripheral_bridge_s1_read.IN0
cpu_data_master_read => in_a_read_cycle.IN0
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1_shift_register => cpu_data_master_qualified_request_slow_peripheral_bridge_s1.IN1
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1_shift_register => cpu_data_master_qualified_request_slow_peripheral_bridge_s1.IN1
cpu_data_master_write => cpu_data_master_requests_slow_peripheral_bridge_s1.IN1
cpu_data_master_write => slow_peripheral_bridge_s1_write.IN0
cpu_data_master_write => slow_peripheral_bridge_s1_in_a_write_cycle.IN0
cpu_data_master_writedata[0] => slow_peripheral_bridge_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => slow_peripheral_bridge_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => slow_peripheral_bridge_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => slow_peripheral_bridge_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => slow_peripheral_bridge_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => slow_peripheral_bridge_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => slow_peripheral_bridge_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => slow_peripheral_bridge_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => slow_peripheral_bridge_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => slow_peripheral_bridge_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => slow_peripheral_bridge_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => slow_peripheral_bridge_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => slow_peripheral_bridge_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => slow_peripheral_bridge_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => slow_peripheral_bridge_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => slow_peripheral_bridge_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => slow_peripheral_bridge_s1_writedata[16].DATAIN
cpu_data_master_writedata[17] => slow_peripheral_bridge_s1_writedata[17].DATAIN
cpu_data_master_writedata[18] => slow_peripheral_bridge_s1_writedata[18].DATAIN
cpu_data_master_writedata[19] => slow_peripheral_bridge_s1_writedata[19].DATAIN
cpu_data_master_writedata[20] => slow_peripheral_bridge_s1_writedata[20].DATAIN
cpu_data_master_writedata[21] => slow_peripheral_bridge_s1_writedata[21].DATAIN
cpu_data_master_writedata[22] => slow_peripheral_bridge_s1_writedata[22].DATAIN
cpu_data_master_writedata[23] => slow_peripheral_bridge_s1_writedata[23].DATAIN
cpu_data_master_writedata[24] => slow_peripheral_bridge_s1_writedata[24].DATAIN
cpu_data_master_writedata[25] => slow_peripheral_bridge_s1_writedata[25].DATAIN
cpu_data_master_writedata[26] => slow_peripheral_bridge_s1_writedata[26].DATAIN
cpu_data_master_writedata[27] => slow_peripheral_bridge_s1_writedata[27].DATAIN
cpu_data_master_writedata[28] => slow_peripheral_bridge_s1_writedata[28].DATAIN
cpu_data_master_writedata[29] => slow_peripheral_bridge_s1_writedata[29].DATAIN
cpu_data_master_writedata[30] => slow_peripheral_bridge_s1_writedata[30].DATAIN
cpu_data_master_writedata[31] => slow_peripheral_bridge_s1_writedata[31].DATAIN
reset_n => reset_n.IN1
slow_peripheral_bridge_s1_endofpacket => slow_peripheral_bridge_s1_endofpacket_from_sa.DATAIN
slow_peripheral_bridge_s1_readdata[0] => slow_peripheral_bridge_s1_readdata_from_sa[0].DATAIN
slow_peripheral_bridge_s1_readdata[1] => slow_peripheral_bridge_s1_readdata_from_sa[1].DATAIN
slow_peripheral_bridge_s1_readdata[2] => slow_peripheral_bridge_s1_readdata_from_sa[2].DATAIN
slow_peripheral_bridge_s1_readdata[3] => slow_peripheral_bridge_s1_readdata_from_sa[3].DATAIN
slow_peripheral_bridge_s1_readdata[4] => slow_peripheral_bridge_s1_readdata_from_sa[4].DATAIN
slow_peripheral_bridge_s1_readdata[5] => slow_peripheral_bridge_s1_readdata_from_sa[5].DATAIN
slow_peripheral_bridge_s1_readdata[6] => slow_peripheral_bridge_s1_readdata_from_sa[6].DATAIN
slow_peripheral_bridge_s1_readdata[7] => slow_peripheral_bridge_s1_readdata_from_sa[7].DATAIN
slow_peripheral_bridge_s1_readdata[8] => slow_peripheral_bridge_s1_readdata_from_sa[8].DATAIN
slow_peripheral_bridge_s1_readdata[9] => slow_peripheral_bridge_s1_readdata_from_sa[9].DATAIN
slow_peripheral_bridge_s1_readdata[10] => slow_peripheral_bridge_s1_readdata_from_sa[10].DATAIN
slow_peripheral_bridge_s1_readdata[11] => slow_peripheral_bridge_s1_readdata_from_sa[11].DATAIN
slow_peripheral_bridge_s1_readdata[12] => slow_peripheral_bridge_s1_readdata_from_sa[12].DATAIN
slow_peripheral_bridge_s1_readdata[13] => slow_peripheral_bridge_s1_readdata_from_sa[13].DATAIN
slow_peripheral_bridge_s1_readdata[14] => slow_peripheral_bridge_s1_readdata_from_sa[14].DATAIN
slow_peripheral_bridge_s1_readdata[15] => slow_peripheral_bridge_s1_readdata_from_sa[15].DATAIN
slow_peripheral_bridge_s1_readdata[16] => slow_peripheral_bridge_s1_readdata_from_sa[16].DATAIN
slow_peripheral_bridge_s1_readdata[17] => slow_peripheral_bridge_s1_readdata_from_sa[17].DATAIN
slow_peripheral_bridge_s1_readdata[18] => slow_peripheral_bridge_s1_readdata_from_sa[18].DATAIN
slow_peripheral_bridge_s1_readdata[19] => slow_peripheral_bridge_s1_readdata_from_sa[19].DATAIN
slow_peripheral_bridge_s1_readdata[20] => slow_peripheral_bridge_s1_readdata_from_sa[20].DATAIN
slow_peripheral_bridge_s1_readdata[21] => slow_peripheral_bridge_s1_readdata_from_sa[21].DATAIN
slow_peripheral_bridge_s1_readdata[22] => slow_peripheral_bridge_s1_readdata_from_sa[22].DATAIN
slow_peripheral_bridge_s1_readdata[23] => slow_peripheral_bridge_s1_readdata_from_sa[23].DATAIN
slow_peripheral_bridge_s1_readdata[24] => slow_peripheral_bridge_s1_readdata_from_sa[24].DATAIN
slow_peripheral_bridge_s1_readdata[25] => slow_peripheral_bridge_s1_readdata_from_sa[25].DATAIN
slow_peripheral_bridge_s1_readdata[26] => slow_peripheral_bridge_s1_readdata_from_sa[26].DATAIN
slow_peripheral_bridge_s1_readdata[27] => slow_peripheral_bridge_s1_readdata_from_sa[27].DATAIN
slow_peripheral_bridge_s1_readdata[28] => slow_peripheral_bridge_s1_readdata_from_sa[28].DATAIN
slow_peripheral_bridge_s1_readdata[29] => slow_peripheral_bridge_s1_readdata_from_sa[29].DATAIN
slow_peripheral_bridge_s1_readdata[30] => slow_peripheral_bridge_s1_readdata_from_sa[30].DATAIN
slow_peripheral_bridge_s1_readdata[31] => slow_peripheral_bridge_s1_readdata_from_sa[31].DATAIN
slow_peripheral_bridge_s1_readdatavalid => slow_peripheral_bridge_s1_move_on_to_next_transaction.IN1
slow_peripheral_bridge_s1_waitrequest => slow_peripheral_bridge_s1_waits_for_read.IN1
slow_peripheral_bridge_s1_waitrequest => slow_peripheral_bridge_s1_waits_for_write.IN1
slow_peripheral_bridge_s1_waitrequest => slow_peripheral_bridge_s1_waitrequest_from_sa.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1
clear_fifo => always1.IN1
clear_fifo => full_32.OUTPUTSELECT
clear_fifo => full_31.OUTPUTSELECT
clear_fifo => full_30.OUTPUTSELECT
clear_fifo => full_29.OUTPUTSELECT
clear_fifo => full_28.OUTPUTSELECT
clear_fifo => full_27.OUTPUTSELECT
clear_fifo => full_26.OUTPUTSELECT
clear_fifo => full_25.OUTPUTSELECT
clear_fifo => full_24.OUTPUTSELECT
clear_fifo => full_23.OUTPUTSELECT
clear_fifo => full_22.OUTPUTSELECT
clear_fifo => full_21.OUTPUTSELECT
clear_fifo => full_20.OUTPUTSELECT
clear_fifo => full_19.OUTPUTSELECT
clear_fifo => full_18.OUTPUTSELECT
clear_fifo => full_17.OUTPUTSELECT
clear_fifo => full_16.OUTPUTSELECT
clear_fifo => full_15.OUTPUTSELECT
clear_fifo => full_14.OUTPUTSELECT
clear_fifo => full_13.OUTPUTSELECT
clear_fifo => full_12.OUTPUTSELECT
clear_fifo => full_11.OUTPUTSELECT
clear_fifo => full_10.OUTPUTSELECT
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always64.IN0
clear_fifo => always65.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p31_stage_31.IN1
clear_fifo => p30_stage_30.IN1
clear_fifo => p29_stage_29.IN1
clear_fifo => p28_stage_28.IN1
clear_fifo => p27_stage_27.IN1
clear_fifo => p26_stage_26.IN1
clear_fifo => p25_stage_25.IN1
clear_fifo => p24_stage_24.IN1
clear_fifo => p23_stage_23.IN1
clear_fifo => p22_stage_22.IN1
clear_fifo => p21_stage_21.IN1
clear_fifo => p20_stage_20.IN1
clear_fifo => p19_stage_19.IN1
clear_fifo => p18_stage_18.IN1
clear_fifo => p17_stage_17.IN1
clear_fifo => p16_stage_16.IN1
clear_fifo => p15_stage_15.IN1
clear_fifo => p14_stage_14.IN1
clear_fifo => p13_stage_13.IN1
clear_fifo => p12_stage_12.IN1
clear_fifo => p11_stage_11.IN1
clear_fifo => p10_stage_10.IN1
clear_fifo => p9_stage_9.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => how_many_ones[5].CLK
clk => how_many_ones[6].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
clk => full_7.CLK
clk => stage_7.CLK
clk => full_8.CLK
clk => stage_8.CLK
clk => full_9.CLK
clk => stage_9.CLK
clk => full_10.CLK
clk => stage_10.CLK
clk => full_11.CLK
clk => stage_11.CLK
clk => full_12.CLK
clk => stage_12.CLK
clk => full_13.CLK
clk => stage_13.CLK
clk => full_14.CLK
clk => stage_14.CLK
clk => full_15.CLK
clk => stage_15.CLK
clk => full_16.CLK
clk => stage_16.CLK
clk => full_17.CLK
clk => stage_17.CLK
clk => full_18.CLK
clk => stage_18.CLK
clk => full_19.CLK
clk => stage_19.CLK
clk => full_20.CLK
clk => stage_20.CLK
clk => full_21.CLK
clk => stage_21.CLK
clk => full_22.CLK
clk => stage_22.CLK
clk => full_23.CLK
clk => stage_23.CLK
clk => full_24.CLK
clk => stage_24.CLK
clk => full_25.CLK
clk => stage_25.CLK
clk => full_26.CLK
clk => stage_26.CLK
clk => full_27.CLK
clk => stage_27.CLK
clk => full_28.CLK
clk => stage_28.CLK
clk => full_29.CLK
clk => stage_29.CLK
clk => full_30.CLK
clk => stage_30.CLK
clk => full_31.CLK
clk => stage_31.CLK
clk => full_32.CLK
clk => stage_32.CLK
data_in => p31_stage_31.DATAB
data_in => p30_stage_30.DATAB
data_in => p29_stage_29.DATAB
data_in => p28_stage_28.DATAB
data_in => p27_stage_27.DATAB
data_in => p26_stage_26.DATAB
data_in => p25_stage_25.DATAB
data_in => p24_stage_24.DATAB
data_in => p23_stage_23.DATAB
data_in => p22_stage_22.DATAB
data_in => p21_stage_21.DATAB
data_in => p20_stage_20.DATAB
data_in => p19_stage_19.DATAB
data_in => p18_stage_18.DATAB
data_in => p17_stage_17.DATAB
data_in => p16_stage_16.DATAB
data_in => p15_stage_15.DATAB
data_in => p14_stage_14.DATAB
data_in => p13_stage_13.DATAB
data_in => p12_stage_12.DATAB
data_in => p11_stage_11.DATAB
data_in => p10_stage_10.DATAB
data_in => p9_stage_9.DATAB
data_in => p8_stage_8.DATAB
data_in => p7_stage_7.DATAB
data_in => p6_stage_6.DATAB
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_32.DATAA
read => p32_full_32.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always20.IN1
read => always22.IN1
read => always24.IN1
read => always26.IN1
read => always28.IN1
read => always30.IN1
read => always32.IN1
read => always34.IN1
read => always36.IN1
read => always38.IN1
read => always40.IN1
read => always42.IN1
read => always44.IN1
read => always46.IN1
read => always48.IN1
read => always50.IN1
read => always52.IN1
read => always54.IN1
read => always56.IN1
read => always58.IN1
read => always60.IN1
read => always62.IN1
read => always64.IN1
read => always64.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_32.ACLR
reset_n => stage_32.ACLR
reset_n => stage_31.ACLR
reset_n => full_31.ACLR
reset_n => stage_30.ACLR
reset_n => full_30.ACLR
reset_n => stage_29.ACLR
reset_n => full_29.ACLR
reset_n => stage_28.ACLR
reset_n => full_28.ACLR
reset_n => stage_27.ACLR
reset_n => full_27.ACLR
reset_n => stage_26.ACLR
reset_n => full_26.ACLR
reset_n => stage_25.ACLR
reset_n => full_25.ACLR
reset_n => stage_24.ACLR
reset_n => full_24.ACLR
reset_n => stage_23.ACLR
reset_n => full_23.ACLR
reset_n => stage_22.ACLR
reset_n => full_22.ACLR
reset_n => stage_21.ACLR
reset_n => full_21.ACLR
reset_n => stage_20.ACLR
reset_n => full_20.ACLR
reset_n => stage_19.ACLR
reset_n => full_19.ACLR
reset_n => stage_18.ACLR
reset_n => full_18.ACLR
reset_n => stage_17.ACLR
reset_n => full_17.ACLR
reset_n => stage_16.ACLR
reset_n => full_16.ACLR
reset_n => stage_15.ACLR
reset_n => full_15.ACLR
reset_n => stage_14.ACLR
reset_n => full_14.ACLR
reset_n => stage_13.ACLR
reset_n => full_13.ACLR
reset_n => stage_12.ACLR
reset_n => full_12.ACLR
reset_n => stage_11.ACLR
reset_n => full_11.ACLR
reset_n => stage_10.ACLR
reset_n => full_10.ACLR
reset_n => stage_9.ACLR
reset_n => full_9.ACLR
reset_n => stage_8.ACLR
reset_n => full_8.ACLR
reset_n => stage_7.ACLR
reset_n => full_7.ACLR
reset_n => stage_6.ACLR
reset_n => full_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
reset_n => how_many_ones[5].ACLR
reset_n => how_many_ones[6].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always20.IN1
sync_reset => always22.IN1
sync_reset => always24.IN1
sync_reset => always26.IN1
sync_reset => always28.IN1
sync_reset => always30.IN1
sync_reset => always32.IN1
sync_reset => always34.IN1
sync_reset => always36.IN1
sync_reset => always38.IN1
sync_reset => always40.IN1
sync_reset => always42.IN1
sync_reset => always44.IN1
sync_reset => always46.IN1
sync_reset => always48.IN1
sync_reset => always50.IN1
sync_reset => always52.IN1
sync_reset => always54.IN1
sync_reset => always56.IN1
sync_reset => always58.IN1
sync_reset => always60.IN1
sync_reset => always62.IN1
sync_reset => always64.IN1
sync_reset => always64.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => always20.IN1
write => always20.IN1
write => always22.IN1
write => always22.IN1
write => always24.IN1
write => always24.IN1
write => always26.IN1
write => always26.IN1
write => always28.IN1
write => always28.IN1
write => always30.IN1
write => always30.IN1
write => always32.IN1
write => always32.IN1
write => always34.IN1
write => always34.IN1
write => always36.IN1
write => always36.IN1
write => always38.IN1
write => always38.IN1
write => always40.IN1
write => always40.IN1
write => always42.IN1
write => always42.IN1
write => always44.IN1
write => always44.IN1
write => always46.IN1
write => always46.IN1
write => always48.IN1
write => always48.IN1
write => always50.IN1
write => always50.IN1
write => always52.IN1
write => always52.IN1
write => always54.IN1
write => always54.IN1
write => always56.IN1
write => always56.IN1
write => always58.IN1
write => always58.IN1
write => always60.IN1
write => always60.IN1
write => always62.IN1
write => always62.IN1
write => always64.IN1
write => always64.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always67.IN1
write => updated_one_count.IN1
write => p32_full_32.IN1
write => always65.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_m1_arbitrator:the_slow_peripheral_bridge_m1
button_pio_s1_readdata_from_sa[0] => slow_peripheral_bridge_m1_readdata.IN1
button_pio_s1_readdata_from_sa[1] => slow_peripheral_bridge_m1_readdata.IN1
button_pio_s1_readdata_from_sa[2] => slow_peripheral_bridge_m1_readdata.IN1
button_pio_s1_readdata_from_sa[3] => slow_peripheral_bridge_m1_readdata.IN1
button_pio_s1_readdata_from_sa[4] => slow_peripheral_bridge_m1_readdata.IN1
button_pio_s1_readdata_from_sa[5] => slow_peripheral_bridge_m1_readdata.IN1
button_pio_s1_readdata_from_sa[6] => slow_peripheral_bridge_m1_readdata.IN1
button_pio_s1_readdata_from_sa[7] => slow_peripheral_bridge_m1_readdata.IN1
button_pio_s1_readdata_from_sa[8] => slow_peripheral_bridge_m1_readdata.IN1
button_pio_s1_readdata_from_sa[9] => slow_peripheral_bridge_m1_readdata.IN1
button_pio_s1_readdata_from_sa[10] => slow_peripheral_bridge_m1_readdata.IN1
button_pio_s1_readdata_from_sa[11] => slow_peripheral_bridge_m1_readdata.IN1
button_pio_s1_readdata_from_sa[12] => slow_peripheral_bridge_m1_readdata.IN1
button_pio_s1_readdata_from_sa[13] => slow_peripheral_bridge_m1_readdata.IN1
button_pio_s1_readdata_from_sa[14] => slow_peripheral_bridge_m1_readdata.IN1
button_pio_s1_readdata_from_sa[15] => slow_peripheral_bridge_m1_readdata.IN1
button_pio_s1_readdata_from_sa[16] => slow_peripheral_bridge_m1_readdata.IN1
button_pio_s1_readdata_from_sa[17] => slow_peripheral_bridge_m1_readdata.IN1
button_pio_s1_readdata_from_sa[18] => slow_peripheral_bridge_m1_readdata.IN1
button_pio_s1_readdata_from_sa[19] => slow_peripheral_bridge_m1_readdata.IN1
button_pio_s1_readdata_from_sa[20] => slow_peripheral_bridge_m1_readdata.IN1
button_pio_s1_readdata_from_sa[21] => slow_peripheral_bridge_m1_readdata.IN1
button_pio_s1_readdata_from_sa[22] => slow_peripheral_bridge_m1_readdata.IN1
button_pio_s1_readdata_from_sa[23] => slow_peripheral_bridge_m1_readdata.IN1
button_pio_s1_readdata_from_sa[24] => slow_peripheral_bridge_m1_readdata.IN1
button_pio_s1_readdata_from_sa[25] => slow_peripheral_bridge_m1_readdata.IN1
button_pio_s1_readdata_from_sa[26] => slow_peripheral_bridge_m1_readdata.IN1
button_pio_s1_readdata_from_sa[27] => slow_peripheral_bridge_m1_readdata.IN1
button_pio_s1_readdata_from_sa[28] => slow_peripheral_bridge_m1_readdata.IN1
button_pio_s1_readdata_from_sa[29] => slow_peripheral_bridge_m1_readdata.IN1
button_pio_s1_readdata_from_sa[30] => slow_peripheral_bridge_m1_readdata.IN1
button_pio_s1_readdata_from_sa[31] => slow_peripheral_bridge_m1_readdata.IN1
clk => slow_peripheral_bridge_m1_latency_counter~reg0.CLK
clk => slow_peripheral_bridge_m1_read_but_no_slave_selected.CLK
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_endofpacket_from_sa => slow_peripheral_bridge_m1_endofpacket.DATAB
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata_from_sa[0] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata_from_sa[1] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata_from_sa[2] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata_from_sa[3] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata_from_sa[4] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata_from_sa[5] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata_from_sa[6] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata_from_sa[7] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata_from_sa[8] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata_from_sa[9] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata_from_sa[10] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata_from_sa[11] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata_from_sa[12] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata_from_sa[13] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata_from_sa[14] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_readdata_from_sa[15] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_0_in_waitrequest_from_sa => r_0.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_endofpacket_from_sa => slow_peripheral_bridge_m1_endofpacket.DATAB
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata_from_sa[0] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata_from_sa[1] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata_from_sa[2] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata_from_sa[3] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata_from_sa[4] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata_from_sa[5] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata_from_sa[6] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata_from_sa[7] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata_from_sa[8] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata_from_sa[9] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata_from_sa[10] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata_from_sa[11] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata_from_sa[12] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata_from_sa[13] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata_from_sa[14] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_readdata_from_sa[15] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_1_in_waitrequest_from_sa => r_0.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_endofpacket_from_sa => slow_peripheral_bridge_m1_endofpacket.DATAA
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata_from_sa[0] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata_from_sa[1] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata_from_sa[2] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata_from_sa[3] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata_from_sa[4] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata_from_sa[5] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata_from_sa[6] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata_from_sa[7] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata_from_sa[8] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata_from_sa[9] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata_from_sa[10] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata_from_sa[11] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata_from_sa[12] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata_from_sa[13] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata_from_sa[14] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_readdata_from_sa[15] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_2_in_waitrequest_from_sa => r_0.IN1
d1_button_pio_s1_end_xfer => r_0.IN0
d1_cycloneIII_3c120_niosII_standard_sopc_clock_0_in_end_xfer => ~NO_FANOUT~
d1_cycloneIII_3c120_niosII_standard_sopc_clock_1_in_end_xfer => ~NO_FANOUT~
d1_cycloneIII_3c120_niosII_standard_sopc_clock_2_in_end_xfer => ~NO_FANOUT~
d1_high_res_timer_s1_end_xfer => r_0.IN0
d1_jtag_uart_avalon_jtag_slave_end_xfer => ~NO_FANOUT~
d1_led_pio_s1_end_xfer => r_1.IN0
d1_performance_counter_control_slave_end_xfer => ~NO_FANOUT~
d1_sys_clk_timer_s1_end_xfer => r_1.IN0
d1_sysid_control_slave_end_xfer => r_1.IN0
high_res_timer_s1_readdata_from_sa[0] => slow_peripheral_bridge_m1_readdata.IN1
high_res_timer_s1_readdata_from_sa[1] => slow_peripheral_bridge_m1_readdata.IN1
high_res_timer_s1_readdata_from_sa[2] => slow_peripheral_bridge_m1_readdata.IN1
high_res_timer_s1_readdata_from_sa[3] => slow_peripheral_bridge_m1_readdata.IN1
high_res_timer_s1_readdata_from_sa[4] => slow_peripheral_bridge_m1_readdata.IN1
high_res_timer_s1_readdata_from_sa[5] => slow_peripheral_bridge_m1_readdata.IN1
high_res_timer_s1_readdata_from_sa[6] => slow_peripheral_bridge_m1_readdata.IN1
high_res_timer_s1_readdata_from_sa[7] => slow_peripheral_bridge_m1_readdata.IN1
high_res_timer_s1_readdata_from_sa[8] => slow_peripheral_bridge_m1_readdata.IN1
high_res_timer_s1_readdata_from_sa[9] => slow_peripheral_bridge_m1_readdata.IN1
high_res_timer_s1_readdata_from_sa[10] => slow_peripheral_bridge_m1_readdata.IN1
high_res_timer_s1_readdata_from_sa[11] => slow_peripheral_bridge_m1_readdata.IN1
high_res_timer_s1_readdata_from_sa[12] => slow_peripheral_bridge_m1_readdata.IN1
high_res_timer_s1_readdata_from_sa[13] => slow_peripheral_bridge_m1_readdata.IN1
high_res_timer_s1_readdata_from_sa[14] => slow_peripheral_bridge_m1_readdata.IN1
high_res_timer_s1_readdata_from_sa[15] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[0] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[1] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[2] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[3] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[4] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[5] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[6] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[7] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[8] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[9] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[10] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[11] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[12] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[13] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[14] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[15] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[16] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[17] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[18] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[19] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[20] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[21] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[22] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[23] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[24] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[25] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[26] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[27] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[28] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[29] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[30] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[31] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_waitrequest_from_sa => r_1.IN1
led_pio_s1_readdata_from_sa[0] => slow_peripheral_bridge_m1_readdata.IN1
led_pio_s1_readdata_from_sa[1] => slow_peripheral_bridge_m1_readdata.IN1
led_pio_s1_readdata_from_sa[2] => slow_peripheral_bridge_m1_readdata.IN1
led_pio_s1_readdata_from_sa[3] => slow_peripheral_bridge_m1_readdata.IN1
led_pio_s1_readdata_from_sa[4] => slow_peripheral_bridge_m1_readdata.IN1
led_pio_s1_readdata_from_sa[5] => slow_peripheral_bridge_m1_readdata.IN1
led_pio_s1_readdata_from_sa[6] => slow_peripheral_bridge_m1_readdata.IN1
led_pio_s1_readdata_from_sa[7] => slow_peripheral_bridge_m1_readdata.IN1
led_pio_s1_readdata_from_sa[8] => slow_peripheral_bridge_m1_readdata.IN1
led_pio_s1_readdata_from_sa[9] => slow_peripheral_bridge_m1_readdata.IN1
led_pio_s1_readdata_from_sa[10] => slow_peripheral_bridge_m1_readdata.IN1
led_pio_s1_readdata_from_sa[11] => slow_peripheral_bridge_m1_readdata.IN1
led_pio_s1_readdata_from_sa[12] => slow_peripheral_bridge_m1_readdata.IN1
led_pio_s1_readdata_from_sa[13] => slow_peripheral_bridge_m1_readdata.IN1
led_pio_s1_readdata_from_sa[14] => slow_peripheral_bridge_m1_readdata.IN1
led_pio_s1_readdata_from_sa[15] => slow_peripheral_bridge_m1_readdata.IN1
led_pio_s1_readdata_from_sa[16] => slow_peripheral_bridge_m1_readdata.IN1
led_pio_s1_readdata_from_sa[17] => slow_peripheral_bridge_m1_readdata.IN1
led_pio_s1_readdata_from_sa[18] => slow_peripheral_bridge_m1_readdata.IN1
led_pio_s1_readdata_from_sa[19] => slow_peripheral_bridge_m1_readdata.IN1
led_pio_s1_readdata_from_sa[20] => slow_peripheral_bridge_m1_readdata.IN1
led_pio_s1_readdata_from_sa[21] => slow_peripheral_bridge_m1_readdata.IN1
led_pio_s1_readdata_from_sa[22] => slow_peripheral_bridge_m1_readdata.IN1
led_pio_s1_readdata_from_sa[23] => slow_peripheral_bridge_m1_readdata.IN1
led_pio_s1_readdata_from_sa[24] => slow_peripheral_bridge_m1_readdata.IN1
led_pio_s1_readdata_from_sa[25] => slow_peripheral_bridge_m1_readdata.IN1
led_pio_s1_readdata_from_sa[26] => slow_peripheral_bridge_m1_readdata.IN1
led_pio_s1_readdata_from_sa[27] => slow_peripheral_bridge_m1_readdata.IN1
led_pio_s1_readdata_from_sa[28] => slow_peripheral_bridge_m1_readdata.IN1
led_pio_s1_readdata_from_sa[29] => slow_peripheral_bridge_m1_readdata.IN1
led_pio_s1_readdata_from_sa[30] => slow_peripheral_bridge_m1_readdata.IN1
led_pio_s1_readdata_from_sa[31] => slow_peripheral_bridge_m1_readdata.IN1
performance_counter_control_slave_readdata_from_sa[0] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[1] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[2] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[3] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[4] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[5] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[6] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[7] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[8] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[9] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[10] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[11] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[12] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[13] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[14] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[15] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[16] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[17] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[18] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[19] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[20] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[21] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[22] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[23] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[24] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[25] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[26] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[27] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[28] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[29] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[30] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[31] => slow_peripheral_bridge_m1_readdata.IN0
reset_n => slow_peripheral_bridge_m1_reset_n.DATAIN
reset_n => slow_peripheral_bridge_m1_latency_counter~reg0.ACLR
reset_n => slow_peripheral_bridge_m1_read_but_no_slave_selected.ACLR
slow_peripheral_bridge_m1_address[0] => slow_peripheral_bridge_m1_address_to_slave[0].DATAIN
slow_peripheral_bridge_m1_address[1] => slow_peripheral_bridge_m1_address_to_slave[1].DATAIN
slow_peripheral_bridge_m1_address[2] => slow_peripheral_bridge_m1_address_to_slave[2].DATAIN
slow_peripheral_bridge_m1_address[3] => slow_peripheral_bridge_m1_address_to_slave[3].DATAIN
slow_peripheral_bridge_m1_address[4] => slow_peripheral_bridge_m1_address_to_slave[4].DATAIN
slow_peripheral_bridge_m1_address[5] => slow_peripheral_bridge_m1_address_to_slave[5].DATAIN
slow_peripheral_bridge_m1_address[6] => slow_peripheral_bridge_m1_address_to_slave[6].DATAIN
slow_peripheral_bridge_m1_address[7] => slow_peripheral_bridge_m1_address_to_slave[7].DATAIN
slow_peripheral_bridge_m1_byteenable[0] => ~NO_FANOUT~
slow_peripheral_bridge_m1_byteenable[1] => ~NO_FANOUT~
slow_peripheral_bridge_m1_byteenable[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_byteenable[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_granted_button_pio_s1 => slow_peripheral_bridge_m1_is_granted_some_slave.IN0
slow_peripheral_bridge_m1_granted_cycloneIII_3c120_niosII_standard_sopc_clock_0_in => slow_peripheral_bridge_m1_is_granted_some_slave.IN1
slow_peripheral_bridge_m1_granted_cycloneIII_3c120_niosII_standard_sopc_clock_1_in => slow_peripheral_bridge_m1_is_granted_some_slave.IN1
slow_peripheral_bridge_m1_granted_cycloneIII_3c120_niosII_standard_sopc_clock_2_in => slow_peripheral_bridge_m1_is_granted_some_slave.IN1
slow_peripheral_bridge_m1_granted_high_res_timer_s1 => slow_peripheral_bridge_m1_is_granted_some_slave.IN1
slow_peripheral_bridge_m1_granted_jtag_uart_avalon_jtag_slave => slow_peripheral_bridge_m1_is_granted_some_slave.IN1
slow_peripheral_bridge_m1_granted_led_pio_s1 => slow_peripheral_bridge_m1_is_granted_some_slave.IN1
slow_peripheral_bridge_m1_granted_performance_counter_control_slave => slow_peripheral_bridge_m1_is_granted_some_slave.IN1
slow_peripheral_bridge_m1_granted_sys_clk_timer_s1 => slow_peripheral_bridge_m1_is_granted_some_slave.IN1
slow_peripheral_bridge_m1_granted_sysid_control_slave => slow_peripheral_bridge_m1_is_granted_some_slave.IN1
slow_peripheral_bridge_m1_qualified_request_button_pio_s1 => r_0.IN0
slow_peripheral_bridge_m1_qualified_request_button_pio_s1 => slow_peripheral_bridge_m1_readdata.IN0
slow_peripheral_bridge_m1_qualified_request_button_pio_s1 => r_0.IN0
slow_peripheral_bridge_m1_qualified_request_button_pio_s1 => r_0.IN0
slow_peripheral_bridge_m1_qualified_request_cycloneIII_3c120_niosII_standard_sopc_clock_0_in => r_0.IN0
slow_peripheral_bridge_m1_qualified_request_cycloneIII_3c120_niosII_standard_sopc_clock_0_in => slow_peripheral_bridge_m1_readdata.IN0
slow_peripheral_bridge_m1_qualified_request_cycloneIII_3c120_niosII_standard_sopc_clock_0_in => r_0.IN1
slow_peripheral_bridge_m1_qualified_request_cycloneIII_3c120_niosII_standard_sopc_clock_1_in => r_0.IN0
slow_peripheral_bridge_m1_qualified_request_cycloneIII_3c120_niosII_standard_sopc_clock_1_in => slow_peripheral_bridge_m1_readdata.IN0
slow_peripheral_bridge_m1_qualified_request_cycloneIII_3c120_niosII_standard_sopc_clock_1_in => r_0.IN1
slow_peripheral_bridge_m1_qualified_request_cycloneIII_3c120_niosII_standard_sopc_clock_2_in => r_0.IN0
slow_peripheral_bridge_m1_qualified_request_cycloneIII_3c120_niosII_standard_sopc_clock_2_in => slow_peripheral_bridge_m1_readdata.IN0
slow_peripheral_bridge_m1_qualified_request_cycloneIII_3c120_niosII_standard_sopc_clock_2_in => r_0.IN1
slow_peripheral_bridge_m1_qualified_request_high_res_timer_s1 => r_0.IN0
slow_peripheral_bridge_m1_qualified_request_high_res_timer_s1 => slow_peripheral_bridge_m1_readdata.IN0
slow_peripheral_bridge_m1_qualified_request_high_res_timer_s1 => r_0.IN0
slow_peripheral_bridge_m1_qualified_request_high_res_timer_s1 => r_0.IN0
slow_peripheral_bridge_m1_qualified_request_jtag_uart_avalon_jtag_slave => r_1.IN0
slow_peripheral_bridge_m1_qualified_request_jtag_uart_avalon_jtag_slave => slow_peripheral_bridge_m1_readdata.IN0
slow_peripheral_bridge_m1_qualified_request_jtag_uart_avalon_jtag_slave => r_1.IN1
slow_peripheral_bridge_m1_qualified_request_led_pio_s1 => r_1.IN0
slow_peripheral_bridge_m1_qualified_request_led_pio_s1 => slow_peripheral_bridge_m1_readdata.IN0
slow_peripheral_bridge_m1_qualified_request_led_pio_s1 => r_1.IN0
slow_peripheral_bridge_m1_qualified_request_led_pio_s1 => r_1.IN0
slow_peripheral_bridge_m1_qualified_request_performance_counter_control_slave => r_1.IN0
slow_peripheral_bridge_m1_qualified_request_performance_counter_control_slave => r_1.IN1
slow_peripheral_bridge_m1_qualified_request_sys_clk_timer_s1 => r_1.IN0
slow_peripheral_bridge_m1_qualified_request_sys_clk_timer_s1 => slow_peripheral_bridge_m1_readdata.IN0
slow_peripheral_bridge_m1_qualified_request_sys_clk_timer_s1 => r_1.IN0
slow_peripheral_bridge_m1_qualified_request_sys_clk_timer_s1 => r_1.IN0
slow_peripheral_bridge_m1_qualified_request_sysid_control_slave => r_1.IN0
slow_peripheral_bridge_m1_qualified_request_sysid_control_slave => slow_peripheral_bridge_m1_readdata.IN0
slow_peripheral_bridge_m1_qualified_request_sysid_control_slave => r_1.IN0
slow_peripheral_bridge_m1_qualified_request_sysid_control_slave => r_1.IN0
slow_peripheral_bridge_m1_read => r_0.IN1
slow_peripheral_bridge_m1_read => r_0.IN1
slow_peripheral_bridge_m1_read => r_1.IN1
slow_peripheral_bridge_m1_read => r_1.IN0
slow_peripheral_bridge_m1_read => r_1.IN1
slow_peripheral_bridge_m1_read => r_1.IN1
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read => p1_slow_peripheral_bridge_m1_latency_counter.IN1
slow_peripheral_bridge_m1_read => r_1.IN1
slow_peripheral_bridge_m1_read => r_1.IN1
slow_peripheral_bridge_m1_read => r_1.IN1
slow_peripheral_bridge_m1_read => r_0.IN1
slow_peripheral_bridge_m1_read => r_0.IN1
slow_peripheral_bridge_m1_read_data_valid_button_pio_s1 => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_cycloneIII_3c120_niosII_standard_sopc_clock_0_in => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_cycloneIII_3c120_niosII_standard_sopc_clock_1_in => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_cycloneIII_3c120_niosII_standard_sopc_clock_2_in => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_high_res_timer_s1 => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_jtag_uart_avalon_jtag_slave => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_led_pio_s1 => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_sys_clk_timer_s1 => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_sysid_control_slave => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_requests_button_pio_s1 => r_0.IN1
slow_peripheral_bridge_m1_requests_cycloneIII_3c120_niosII_standard_sopc_clock_0_in => slow_peripheral_bridge_m1_endofpacket.OUTPUTSELECT
slow_peripheral_bridge_m1_requests_cycloneIII_3c120_niosII_standard_sopc_clock_0_in => r_0.IN1
slow_peripheral_bridge_m1_requests_cycloneIII_3c120_niosII_standard_sopc_clock_1_in => slow_peripheral_bridge_m1_endofpacket.OUTPUTSELECT
slow_peripheral_bridge_m1_requests_cycloneIII_3c120_niosII_standard_sopc_clock_1_in => r_0.IN1
slow_peripheral_bridge_m1_requests_cycloneIII_3c120_niosII_standard_sopc_clock_2_in => r_0.IN1
slow_peripheral_bridge_m1_requests_high_res_timer_s1 => r_0.IN1
slow_peripheral_bridge_m1_requests_jtag_uart_avalon_jtag_slave => r_1.IN1
slow_peripheral_bridge_m1_requests_led_pio_s1 => r_1.IN1
slow_peripheral_bridge_m1_requests_performance_counter_control_slave => p1_slow_peripheral_bridge_m1_latency_counter.DATAB
slow_peripheral_bridge_m1_requests_performance_counter_control_slave => r_1.IN1
slow_peripheral_bridge_m1_requests_sys_clk_timer_s1 => r_1.IN1
slow_peripheral_bridge_m1_requests_sysid_control_slave => r_1.IN1
slow_peripheral_bridge_m1_write => r_0.IN1
slow_peripheral_bridge_m1_write => r_0.IN1
slow_peripheral_bridge_m1_write => r_1.IN1
slow_peripheral_bridge_m1_write => r_1.IN1
slow_peripheral_bridge_m1_write => r_1.IN1
slow_peripheral_bridge_m1_write => r_1.IN1
slow_peripheral_bridge_m1_write => r_1.IN1
slow_peripheral_bridge_m1_write => r_1.IN1
slow_peripheral_bridge_m1_write => r_1.IN1
slow_peripheral_bridge_m1_write => r_0.IN1
slow_peripheral_bridge_m1_write => r_0.IN1
slow_peripheral_bridge_m1_writedata[0] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[1] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[5] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[6] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[7] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[8] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[9] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[10] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[11] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[12] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[13] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[14] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[15] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[16] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[17] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[18] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[19] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[20] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[21] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[22] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[23] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[24] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[25] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[26] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[27] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[28] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[29] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[30] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[31] => ~NO_FANOUT~
sys_clk_timer_s1_readdata_from_sa[0] => slow_peripheral_bridge_m1_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[1] => slow_peripheral_bridge_m1_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[2] => slow_peripheral_bridge_m1_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[3] => slow_peripheral_bridge_m1_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[4] => slow_peripheral_bridge_m1_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[5] => slow_peripheral_bridge_m1_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[6] => slow_peripheral_bridge_m1_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[7] => slow_peripheral_bridge_m1_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[8] => slow_peripheral_bridge_m1_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[9] => slow_peripheral_bridge_m1_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[10] => slow_peripheral_bridge_m1_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[11] => slow_peripheral_bridge_m1_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[12] => slow_peripheral_bridge_m1_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[13] => slow_peripheral_bridge_m1_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[14] => slow_peripheral_bridge_m1_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[15] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[0] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[1] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[2] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[3] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[4] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[5] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[6] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[7] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[8] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[9] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[10] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[11] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[12] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[13] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[14] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[15] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[16] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[17] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[18] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[19] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[20] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[21] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[22] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[23] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[24] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[25] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[26] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[27] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[28] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[29] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[30] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[31] => slow_peripheral_bridge_m1_readdata.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge
master_clk => master_clk.IN2
master_endofpacket => upstream_data_in[0].IN1
master_readdata[0] => upstream_data_in[1].IN1
master_readdata[1] => upstream_data_in[2].IN1
master_readdata[2] => upstream_data_in[3].IN1
master_readdata[3] => upstream_data_in[4].IN1
master_readdata[4] => upstream_data_in[5].IN1
master_readdata[5] => upstream_data_in[6].IN1
master_readdata[6] => upstream_data_in[7].IN1
master_readdata[7] => upstream_data_in[8].IN1
master_readdata[8] => upstream_data_in[9].IN1
master_readdata[9] => upstream_data_in[10].IN1
master_readdata[10] => upstream_data_in[11].IN1
master_readdata[11] => upstream_data_in[12].IN1
master_readdata[12] => upstream_data_in[13].IN1
master_readdata[13] => upstream_data_in[14].IN1
master_readdata[14] => upstream_data_in[15].IN1
master_readdata[15] => upstream_data_in[16].IN1
master_readdata[16] => upstream_data_in[17].IN1
master_readdata[17] => upstream_data_in[18].IN1
master_readdata[18] => upstream_data_in[19].IN1
master_readdata[19] => upstream_data_in[20].IN1
master_readdata[20] => upstream_data_in[21].IN1
master_readdata[21] => upstream_data_in[22].IN1
master_readdata[22] => upstream_data_in[23].IN1
master_readdata[23] => upstream_data_in[24].IN1
master_readdata[24] => upstream_data_in[25].IN1
master_readdata[25] => upstream_data_in[26].IN1
master_readdata[26] => upstream_data_in[27].IN1
master_readdata[27] => upstream_data_in[28].IN1
master_readdata[28] => upstream_data_in[29].IN1
master_readdata[29] => upstream_data_in[30].IN1
master_readdata[30] => upstream_data_in[31].IN1
master_readdata[31] => upstream_data_in[32].IN1
master_readdatavalid => upstream_wrreq.IN1
master_reset_n => master_waitrequest_delayed.ACLR
master_reset_n => downstream_rdempty_delayed_n.ACLR
master_reset_n => upstream_write_almost_full_delayed.ACLR
master_reset_n => _.IN1
master_waitrequest => master_waitrequest_delayed.DATAIN
master_waitrequest => downstream_rdreq.IN1
slave_address[0] => downstream_data_in[12].IN1
slave_address[1] => downstream_data_in[13].IN1
slave_address[2] => downstream_data_in[14].IN1
slave_address[3] => downstream_data_in[15].IN1
slave_address[4] => downstream_data_in[16].IN1
slave_address[5] => downstream_data_in[17].IN1
slave_byteenable[0] => downstream_data_in[0].IN1
slave_byteenable[1] => downstream_data_in[1].IN1
slave_byteenable[2] => downstream_data_in[2].IN1
slave_byteenable[3] => downstream_data_in[3].IN1
slave_clk => slave_clk.IN2
slave_nativeaddress[0] => downstream_data_in[4].IN1
slave_nativeaddress[1] => downstream_data_in[5].IN1
slave_nativeaddress[2] => downstream_data_in[6].IN1
slave_nativeaddress[3] => downstream_data_in[7].IN1
slave_nativeaddress[4] => downstream_data_in[8].IN1
slave_nativeaddress[5] => downstream_data_in[9].IN1
slave_read => downstream_data_in[11].IN1
slave_reset_n => _.IN1
slave_reset_n => slave_readdatavalid~reg0.ACLR
slave_reset_n => downstream_wrreq_delayed.ACLR
slave_write => downstream_data_in[10].IN1
slave_writedata[0] => downstream_data_in[18].IN1
slave_writedata[1] => downstream_data_in[19].IN1
slave_writedata[2] => downstream_data_in[20].IN1
slave_writedata[3] => downstream_data_in[21].IN1
slave_writedata[4] => downstream_data_in[22].IN1
slave_writedata[5] => downstream_data_in[23].IN1
slave_writedata[6] => downstream_data_in[24].IN1
slave_writedata[7] => downstream_data_in[25].IN1
slave_writedata[8] => downstream_data_in[26].IN1
slave_writedata[9] => downstream_data_in[27].IN1
slave_writedata[10] => downstream_data_in[28].IN1
slave_writedata[11] => downstream_data_in[29].IN1
slave_writedata[12] => downstream_data_in[30].IN1
slave_writedata[13] => downstream_data_in[31].IN1
slave_writedata[14] => downstream_data_in[32].IN1
slave_writedata[15] => downstream_data_in[33].IN1
slave_writedata[16] => downstream_data_in[34].IN1
slave_writedata[17] => downstream_data_in[35].IN1
slave_writedata[18] => downstream_data_in[36].IN1
slave_writedata[19] => downstream_data_in[37].IN1
slave_writedata[20] => downstream_data_in[38].IN1
slave_writedata[21] => downstream_data_in[39].IN1
slave_writedata[22] => downstream_data_in[40].IN1
slave_writedata[23] => downstream_data_in[41].IN1
slave_writedata[24] => downstream_data_in[42].IN1
slave_writedata[25] => downstream_data_in[43].IN1
slave_writedata[26] => downstream_data_in[44].IN1
slave_writedata[27] => downstream_data_in[45].IN1
slave_writedata[28] => downstream_data_in[46].IN1
slave_writedata[29] => downstream_data_in[47].IN1
slave_writedata[30] => downstream_data_in[48].IN1
slave_writedata[31] => downstream_data_in[49].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo
data[0] => dcfifo_0uf1:auto_generated.data[0]
data[1] => dcfifo_0uf1:auto_generated.data[1]
data[2] => dcfifo_0uf1:auto_generated.data[2]
data[3] => dcfifo_0uf1:auto_generated.data[3]
data[4] => dcfifo_0uf1:auto_generated.data[4]
data[5] => dcfifo_0uf1:auto_generated.data[5]
data[6] => dcfifo_0uf1:auto_generated.data[6]
data[7] => dcfifo_0uf1:auto_generated.data[7]
data[8] => dcfifo_0uf1:auto_generated.data[8]
data[9] => dcfifo_0uf1:auto_generated.data[9]
data[10] => dcfifo_0uf1:auto_generated.data[10]
data[11] => dcfifo_0uf1:auto_generated.data[11]
data[12] => dcfifo_0uf1:auto_generated.data[12]
data[13] => dcfifo_0uf1:auto_generated.data[13]
data[14] => dcfifo_0uf1:auto_generated.data[14]
data[15] => dcfifo_0uf1:auto_generated.data[15]
data[16] => dcfifo_0uf1:auto_generated.data[16]
data[17] => dcfifo_0uf1:auto_generated.data[17]
data[18] => dcfifo_0uf1:auto_generated.data[18]
data[19] => dcfifo_0uf1:auto_generated.data[19]
data[20] => dcfifo_0uf1:auto_generated.data[20]
data[21] => dcfifo_0uf1:auto_generated.data[21]
data[22] => dcfifo_0uf1:auto_generated.data[22]
data[23] => dcfifo_0uf1:auto_generated.data[23]
data[24] => dcfifo_0uf1:auto_generated.data[24]
data[25] => dcfifo_0uf1:auto_generated.data[25]
data[26] => dcfifo_0uf1:auto_generated.data[26]
data[27] => dcfifo_0uf1:auto_generated.data[27]
data[28] => dcfifo_0uf1:auto_generated.data[28]
data[29] => dcfifo_0uf1:auto_generated.data[29]
data[30] => dcfifo_0uf1:auto_generated.data[30]
data[31] => dcfifo_0uf1:auto_generated.data[31]
data[32] => dcfifo_0uf1:auto_generated.data[32]
data[33] => dcfifo_0uf1:auto_generated.data[33]
data[34] => dcfifo_0uf1:auto_generated.data[34]
data[35] => dcfifo_0uf1:auto_generated.data[35]
data[36] => dcfifo_0uf1:auto_generated.data[36]
data[37] => dcfifo_0uf1:auto_generated.data[37]
data[38] => dcfifo_0uf1:auto_generated.data[38]
data[39] => dcfifo_0uf1:auto_generated.data[39]
data[40] => dcfifo_0uf1:auto_generated.data[40]
data[41] => dcfifo_0uf1:auto_generated.data[41]
data[42] => dcfifo_0uf1:auto_generated.data[42]
data[43] => dcfifo_0uf1:auto_generated.data[43]
data[44] => dcfifo_0uf1:auto_generated.data[44]
data[45] => dcfifo_0uf1:auto_generated.data[45]
data[46] => dcfifo_0uf1:auto_generated.data[46]
data[47] => dcfifo_0uf1:auto_generated.data[47]
data[48] => dcfifo_0uf1:auto_generated.data[48]
data[49] => dcfifo_0uf1:auto_generated.data[49]
rdclk => dcfifo_0uf1:auto_generated.rdclk
rdreq => dcfifo_0uf1:auto_generated.rdreq
wrclk => dcfifo_0uf1:auto_generated.wrclk
wrreq => dcfifo_0uf1:auto_generated.wrreq
aclr => dcfifo_0uf1:auto_generated.aclr


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated
aclr => a_graycounter_g47:rdptr_g1p.aclr
aclr => a_graycounter_cic:wrptr_g1p.aclr
aclr => a_graycounter_fic:wrptr_gp.aclr
aclr => altsyncram_7i31:fifo_ram.aclr1
aclr => delayed_wrptr_g[4].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[4].IN0
aclr => rs_dgwp_reg[4].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => ws_dgrp_reg[4].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_7i31:fifo_ram.data_a[0]
data[1] => altsyncram_7i31:fifo_ram.data_a[1]
data[2] => altsyncram_7i31:fifo_ram.data_a[2]
data[3] => altsyncram_7i31:fifo_ram.data_a[3]
data[4] => altsyncram_7i31:fifo_ram.data_a[4]
data[5] => altsyncram_7i31:fifo_ram.data_a[5]
data[6] => altsyncram_7i31:fifo_ram.data_a[6]
data[7] => altsyncram_7i31:fifo_ram.data_a[7]
data[8] => altsyncram_7i31:fifo_ram.data_a[8]
data[9] => altsyncram_7i31:fifo_ram.data_a[9]
data[10] => altsyncram_7i31:fifo_ram.data_a[10]
data[11] => altsyncram_7i31:fifo_ram.data_a[11]
data[12] => altsyncram_7i31:fifo_ram.data_a[12]
data[13] => altsyncram_7i31:fifo_ram.data_a[13]
data[14] => altsyncram_7i31:fifo_ram.data_a[14]
data[15] => altsyncram_7i31:fifo_ram.data_a[15]
data[16] => altsyncram_7i31:fifo_ram.data_a[16]
data[17] => altsyncram_7i31:fifo_ram.data_a[17]
data[18] => altsyncram_7i31:fifo_ram.data_a[18]
data[19] => altsyncram_7i31:fifo_ram.data_a[19]
data[20] => altsyncram_7i31:fifo_ram.data_a[20]
data[21] => altsyncram_7i31:fifo_ram.data_a[21]
data[22] => altsyncram_7i31:fifo_ram.data_a[22]
data[23] => altsyncram_7i31:fifo_ram.data_a[23]
data[24] => altsyncram_7i31:fifo_ram.data_a[24]
data[25] => altsyncram_7i31:fifo_ram.data_a[25]
data[26] => altsyncram_7i31:fifo_ram.data_a[26]
data[27] => altsyncram_7i31:fifo_ram.data_a[27]
data[28] => altsyncram_7i31:fifo_ram.data_a[28]
data[29] => altsyncram_7i31:fifo_ram.data_a[29]
data[30] => altsyncram_7i31:fifo_ram.data_a[30]
data[31] => altsyncram_7i31:fifo_ram.data_a[31]
data[32] => altsyncram_7i31:fifo_ram.data_a[32]
data[33] => altsyncram_7i31:fifo_ram.data_a[33]
data[34] => altsyncram_7i31:fifo_ram.data_a[34]
data[35] => altsyncram_7i31:fifo_ram.data_a[35]
data[36] => altsyncram_7i31:fifo_ram.data_a[36]
data[37] => altsyncram_7i31:fifo_ram.data_a[37]
data[38] => altsyncram_7i31:fifo_ram.data_a[38]
data[39] => altsyncram_7i31:fifo_ram.data_a[39]
data[40] => altsyncram_7i31:fifo_ram.data_a[40]
data[41] => altsyncram_7i31:fifo_ram.data_a[41]
data[42] => altsyncram_7i31:fifo_ram.data_a[42]
data[43] => altsyncram_7i31:fifo_ram.data_a[43]
data[44] => altsyncram_7i31:fifo_ram.data_a[44]
data[45] => altsyncram_7i31:fifo_ram.data_a[45]
data[46] => altsyncram_7i31:fifo_ram.data_a[46]
data[47] => altsyncram_7i31:fifo_ram.data_a[47]
data[48] => altsyncram_7i31:fifo_ram.data_a[48]
data[49] => altsyncram_7i31:fifo_ram.data_a[49]
rdclk => a_graycounter_g47:rdptr_g1p.clock
rdclk => altsyncram_7i31:fifo_ram.clock1
rdclk => alt_synch_pipe_fkd:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_cic:wrptr_g1p.clock
wrclk => a_graycounter_fic:wrptr_gp.clock
wrclk => altsyncram_7i31:fifo_ram.clock0
wrclk => alt_synch_pipe_ikd:ws_dgrp.clock
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => valid_wrreq.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|a_graycounter_g47:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|a_graycounter_cic:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|a_graycounter_fic:wrptr_gp
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram
aclr1 => ram_block14a0.CLR1
aclr1 => ram_block14a1.CLR1
aclr1 => ram_block14a2.CLR1
aclr1 => ram_block14a3.CLR1
aclr1 => ram_block14a4.CLR1
aclr1 => ram_block14a5.CLR1
aclr1 => ram_block14a6.CLR1
aclr1 => ram_block14a7.CLR1
aclr1 => ram_block14a8.CLR1
aclr1 => ram_block14a9.CLR1
aclr1 => ram_block14a10.CLR1
aclr1 => ram_block14a11.CLR1
aclr1 => ram_block14a12.CLR1
aclr1 => ram_block14a13.CLR1
aclr1 => ram_block14a14.CLR1
aclr1 => ram_block14a15.CLR1
aclr1 => ram_block14a16.CLR1
aclr1 => ram_block14a17.CLR1
aclr1 => ram_block14a18.CLR1
aclr1 => ram_block14a19.CLR1
aclr1 => ram_block14a20.CLR1
aclr1 => ram_block14a21.CLR1
aclr1 => ram_block14a22.CLR1
aclr1 => ram_block14a23.CLR1
aclr1 => ram_block14a24.CLR1
aclr1 => ram_block14a25.CLR1
aclr1 => ram_block14a26.CLR1
aclr1 => ram_block14a27.CLR1
aclr1 => ram_block14a28.CLR1
aclr1 => ram_block14a29.CLR1
aclr1 => ram_block14a30.CLR1
aclr1 => ram_block14a31.CLR1
aclr1 => ram_block14a32.CLR1
aclr1 => ram_block14a33.CLR1
aclr1 => ram_block14a34.CLR1
aclr1 => ram_block14a35.CLR1
aclr1 => ram_block14a36.CLR1
aclr1 => ram_block14a37.CLR1
aclr1 => ram_block14a38.CLR1
aclr1 => ram_block14a39.CLR1
aclr1 => ram_block14a40.CLR1
aclr1 => ram_block14a41.CLR1
aclr1 => ram_block14a42.CLR1
aclr1 => ram_block14a43.CLR1
aclr1 => ram_block14a44.CLR1
aclr1 => ram_block14a45.CLR1
aclr1 => ram_block14a46.CLR1
aclr1 => ram_block14a47.CLR1
aclr1 => ram_block14a48.CLR1
aclr1 => ram_block14a49.CLR1
address_a[0] => ram_block14a0.PORTAADDR
address_a[0] => ram_block14a1.PORTAADDR
address_a[0] => ram_block14a2.PORTAADDR
address_a[0] => ram_block14a3.PORTAADDR
address_a[0] => ram_block14a4.PORTAADDR
address_a[0] => ram_block14a5.PORTAADDR
address_a[0] => ram_block14a6.PORTAADDR
address_a[0] => ram_block14a7.PORTAADDR
address_a[0] => ram_block14a8.PORTAADDR
address_a[0] => ram_block14a9.PORTAADDR
address_a[0] => ram_block14a10.PORTAADDR
address_a[0] => ram_block14a11.PORTAADDR
address_a[0] => ram_block14a12.PORTAADDR
address_a[0] => ram_block14a13.PORTAADDR
address_a[0] => ram_block14a14.PORTAADDR
address_a[0] => ram_block14a15.PORTAADDR
address_a[0] => ram_block14a16.PORTAADDR
address_a[0] => ram_block14a17.PORTAADDR
address_a[0] => ram_block14a18.PORTAADDR
address_a[0] => ram_block14a19.PORTAADDR
address_a[0] => ram_block14a20.PORTAADDR
address_a[0] => ram_block14a21.PORTAADDR
address_a[0] => ram_block14a22.PORTAADDR
address_a[0] => ram_block14a23.PORTAADDR
address_a[0] => ram_block14a24.PORTAADDR
address_a[0] => ram_block14a25.PORTAADDR
address_a[0] => ram_block14a26.PORTAADDR
address_a[0] => ram_block14a27.PORTAADDR
address_a[0] => ram_block14a28.PORTAADDR
address_a[0] => ram_block14a29.PORTAADDR
address_a[0] => ram_block14a30.PORTAADDR
address_a[0] => ram_block14a31.PORTAADDR
address_a[0] => ram_block14a32.PORTAADDR
address_a[0] => ram_block14a33.PORTAADDR
address_a[0] => ram_block14a34.PORTAADDR
address_a[0] => ram_block14a35.PORTAADDR
address_a[0] => ram_block14a36.PORTAADDR
address_a[0] => ram_block14a37.PORTAADDR
address_a[0] => ram_block14a38.PORTAADDR
address_a[0] => ram_block14a39.PORTAADDR
address_a[0] => ram_block14a40.PORTAADDR
address_a[0] => ram_block14a41.PORTAADDR
address_a[0] => ram_block14a42.PORTAADDR
address_a[0] => ram_block14a43.PORTAADDR
address_a[0] => ram_block14a44.PORTAADDR
address_a[0] => ram_block14a45.PORTAADDR
address_a[0] => ram_block14a46.PORTAADDR
address_a[0] => ram_block14a47.PORTAADDR
address_a[0] => ram_block14a48.PORTAADDR
address_a[0] => ram_block14a49.PORTAADDR
address_a[1] => ram_block14a0.PORTAADDR1
address_a[1] => ram_block14a1.PORTAADDR1
address_a[1] => ram_block14a2.PORTAADDR1
address_a[1] => ram_block14a3.PORTAADDR1
address_a[1] => ram_block14a4.PORTAADDR1
address_a[1] => ram_block14a5.PORTAADDR1
address_a[1] => ram_block14a6.PORTAADDR1
address_a[1] => ram_block14a7.PORTAADDR1
address_a[1] => ram_block14a8.PORTAADDR1
address_a[1] => ram_block14a9.PORTAADDR1
address_a[1] => ram_block14a10.PORTAADDR1
address_a[1] => ram_block14a11.PORTAADDR1
address_a[1] => ram_block14a12.PORTAADDR1
address_a[1] => ram_block14a13.PORTAADDR1
address_a[1] => ram_block14a14.PORTAADDR1
address_a[1] => ram_block14a15.PORTAADDR1
address_a[1] => ram_block14a16.PORTAADDR1
address_a[1] => ram_block14a17.PORTAADDR1
address_a[1] => ram_block14a18.PORTAADDR1
address_a[1] => ram_block14a19.PORTAADDR1
address_a[1] => ram_block14a20.PORTAADDR1
address_a[1] => ram_block14a21.PORTAADDR1
address_a[1] => ram_block14a22.PORTAADDR1
address_a[1] => ram_block14a23.PORTAADDR1
address_a[1] => ram_block14a24.PORTAADDR1
address_a[1] => ram_block14a25.PORTAADDR1
address_a[1] => ram_block14a26.PORTAADDR1
address_a[1] => ram_block14a27.PORTAADDR1
address_a[1] => ram_block14a28.PORTAADDR1
address_a[1] => ram_block14a29.PORTAADDR1
address_a[1] => ram_block14a30.PORTAADDR1
address_a[1] => ram_block14a31.PORTAADDR1
address_a[1] => ram_block14a32.PORTAADDR1
address_a[1] => ram_block14a33.PORTAADDR1
address_a[1] => ram_block14a34.PORTAADDR1
address_a[1] => ram_block14a35.PORTAADDR1
address_a[1] => ram_block14a36.PORTAADDR1
address_a[1] => ram_block14a37.PORTAADDR1
address_a[1] => ram_block14a38.PORTAADDR1
address_a[1] => ram_block14a39.PORTAADDR1
address_a[1] => ram_block14a40.PORTAADDR1
address_a[1] => ram_block14a41.PORTAADDR1
address_a[1] => ram_block14a42.PORTAADDR1
address_a[1] => ram_block14a43.PORTAADDR1
address_a[1] => ram_block14a44.PORTAADDR1
address_a[1] => ram_block14a45.PORTAADDR1
address_a[1] => ram_block14a46.PORTAADDR1
address_a[1] => ram_block14a47.PORTAADDR1
address_a[1] => ram_block14a48.PORTAADDR1
address_a[1] => ram_block14a49.PORTAADDR1
address_a[2] => ram_block14a0.PORTAADDR2
address_a[2] => ram_block14a1.PORTAADDR2
address_a[2] => ram_block14a2.PORTAADDR2
address_a[2] => ram_block14a3.PORTAADDR2
address_a[2] => ram_block14a4.PORTAADDR2
address_a[2] => ram_block14a5.PORTAADDR2
address_a[2] => ram_block14a6.PORTAADDR2
address_a[2] => ram_block14a7.PORTAADDR2
address_a[2] => ram_block14a8.PORTAADDR2
address_a[2] => ram_block14a9.PORTAADDR2
address_a[2] => ram_block14a10.PORTAADDR2
address_a[2] => ram_block14a11.PORTAADDR2
address_a[2] => ram_block14a12.PORTAADDR2
address_a[2] => ram_block14a13.PORTAADDR2
address_a[2] => ram_block14a14.PORTAADDR2
address_a[2] => ram_block14a15.PORTAADDR2
address_a[2] => ram_block14a16.PORTAADDR2
address_a[2] => ram_block14a17.PORTAADDR2
address_a[2] => ram_block14a18.PORTAADDR2
address_a[2] => ram_block14a19.PORTAADDR2
address_a[2] => ram_block14a20.PORTAADDR2
address_a[2] => ram_block14a21.PORTAADDR2
address_a[2] => ram_block14a22.PORTAADDR2
address_a[2] => ram_block14a23.PORTAADDR2
address_a[2] => ram_block14a24.PORTAADDR2
address_a[2] => ram_block14a25.PORTAADDR2
address_a[2] => ram_block14a26.PORTAADDR2
address_a[2] => ram_block14a27.PORTAADDR2
address_a[2] => ram_block14a28.PORTAADDR2
address_a[2] => ram_block14a29.PORTAADDR2
address_a[2] => ram_block14a30.PORTAADDR2
address_a[2] => ram_block14a31.PORTAADDR2
address_a[2] => ram_block14a32.PORTAADDR2
address_a[2] => ram_block14a33.PORTAADDR2
address_a[2] => ram_block14a34.PORTAADDR2
address_a[2] => ram_block14a35.PORTAADDR2
address_a[2] => ram_block14a36.PORTAADDR2
address_a[2] => ram_block14a37.PORTAADDR2
address_a[2] => ram_block14a38.PORTAADDR2
address_a[2] => ram_block14a39.PORTAADDR2
address_a[2] => ram_block14a40.PORTAADDR2
address_a[2] => ram_block14a41.PORTAADDR2
address_a[2] => ram_block14a42.PORTAADDR2
address_a[2] => ram_block14a43.PORTAADDR2
address_a[2] => ram_block14a44.PORTAADDR2
address_a[2] => ram_block14a45.PORTAADDR2
address_a[2] => ram_block14a46.PORTAADDR2
address_a[2] => ram_block14a47.PORTAADDR2
address_a[2] => ram_block14a48.PORTAADDR2
address_a[2] => ram_block14a49.PORTAADDR2
address_a[3] => ram_block14a0.PORTAADDR3
address_a[3] => ram_block14a1.PORTAADDR3
address_a[3] => ram_block14a2.PORTAADDR3
address_a[3] => ram_block14a3.PORTAADDR3
address_a[3] => ram_block14a4.PORTAADDR3
address_a[3] => ram_block14a5.PORTAADDR3
address_a[3] => ram_block14a6.PORTAADDR3
address_a[3] => ram_block14a7.PORTAADDR3
address_a[3] => ram_block14a8.PORTAADDR3
address_a[3] => ram_block14a9.PORTAADDR3
address_a[3] => ram_block14a10.PORTAADDR3
address_a[3] => ram_block14a11.PORTAADDR3
address_a[3] => ram_block14a12.PORTAADDR3
address_a[3] => ram_block14a13.PORTAADDR3
address_a[3] => ram_block14a14.PORTAADDR3
address_a[3] => ram_block14a15.PORTAADDR3
address_a[3] => ram_block14a16.PORTAADDR3
address_a[3] => ram_block14a17.PORTAADDR3
address_a[3] => ram_block14a18.PORTAADDR3
address_a[3] => ram_block14a19.PORTAADDR3
address_a[3] => ram_block14a20.PORTAADDR3
address_a[3] => ram_block14a21.PORTAADDR3
address_a[3] => ram_block14a22.PORTAADDR3
address_a[3] => ram_block14a23.PORTAADDR3
address_a[3] => ram_block14a24.PORTAADDR3
address_a[3] => ram_block14a25.PORTAADDR3
address_a[3] => ram_block14a26.PORTAADDR3
address_a[3] => ram_block14a27.PORTAADDR3
address_a[3] => ram_block14a28.PORTAADDR3
address_a[3] => ram_block14a29.PORTAADDR3
address_a[3] => ram_block14a30.PORTAADDR3
address_a[3] => ram_block14a31.PORTAADDR3
address_a[3] => ram_block14a32.PORTAADDR3
address_a[3] => ram_block14a33.PORTAADDR3
address_a[3] => ram_block14a34.PORTAADDR3
address_a[3] => ram_block14a35.PORTAADDR3
address_a[3] => ram_block14a36.PORTAADDR3
address_a[3] => ram_block14a37.PORTAADDR3
address_a[3] => ram_block14a38.PORTAADDR3
address_a[3] => ram_block14a39.PORTAADDR3
address_a[3] => ram_block14a40.PORTAADDR3
address_a[3] => ram_block14a41.PORTAADDR3
address_a[3] => ram_block14a42.PORTAADDR3
address_a[3] => ram_block14a43.PORTAADDR3
address_a[3] => ram_block14a44.PORTAADDR3
address_a[3] => ram_block14a45.PORTAADDR3
address_a[3] => ram_block14a46.PORTAADDR3
address_a[3] => ram_block14a47.PORTAADDR3
address_a[3] => ram_block14a48.PORTAADDR3
address_a[3] => ram_block14a49.PORTAADDR3
address_b[0] => ram_block14a0.PORTBADDR
address_b[0] => ram_block14a1.PORTBADDR
address_b[0] => ram_block14a2.PORTBADDR
address_b[0] => ram_block14a3.PORTBADDR
address_b[0] => ram_block14a4.PORTBADDR
address_b[0] => ram_block14a5.PORTBADDR
address_b[0] => ram_block14a6.PORTBADDR
address_b[0] => ram_block14a7.PORTBADDR
address_b[0] => ram_block14a8.PORTBADDR
address_b[0] => ram_block14a9.PORTBADDR
address_b[0] => ram_block14a10.PORTBADDR
address_b[0] => ram_block14a11.PORTBADDR
address_b[0] => ram_block14a12.PORTBADDR
address_b[0] => ram_block14a13.PORTBADDR
address_b[0] => ram_block14a14.PORTBADDR
address_b[0] => ram_block14a15.PORTBADDR
address_b[0] => ram_block14a16.PORTBADDR
address_b[0] => ram_block14a17.PORTBADDR
address_b[0] => ram_block14a18.PORTBADDR
address_b[0] => ram_block14a19.PORTBADDR
address_b[0] => ram_block14a20.PORTBADDR
address_b[0] => ram_block14a21.PORTBADDR
address_b[0] => ram_block14a22.PORTBADDR
address_b[0] => ram_block14a23.PORTBADDR
address_b[0] => ram_block14a24.PORTBADDR
address_b[0] => ram_block14a25.PORTBADDR
address_b[0] => ram_block14a26.PORTBADDR
address_b[0] => ram_block14a27.PORTBADDR
address_b[0] => ram_block14a28.PORTBADDR
address_b[0] => ram_block14a29.PORTBADDR
address_b[0] => ram_block14a30.PORTBADDR
address_b[0] => ram_block14a31.PORTBADDR
address_b[0] => ram_block14a32.PORTBADDR
address_b[0] => ram_block14a33.PORTBADDR
address_b[0] => ram_block14a34.PORTBADDR
address_b[0] => ram_block14a35.PORTBADDR
address_b[0] => ram_block14a36.PORTBADDR
address_b[0] => ram_block14a37.PORTBADDR
address_b[0] => ram_block14a38.PORTBADDR
address_b[0] => ram_block14a39.PORTBADDR
address_b[0] => ram_block14a40.PORTBADDR
address_b[0] => ram_block14a41.PORTBADDR
address_b[0] => ram_block14a42.PORTBADDR
address_b[0] => ram_block14a43.PORTBADDR
address_b[0] => ram_block14a44.PORTBADDR
address_b[0] => ram_block14a45.PORTBADDR
address_b[0] => ram_block14a46.PORTBADDR
address_b[0] => ram_block14a47.PORTBADDR
address_b[0] => ram_block14a48.PORTBADDR
address_b[0] => ram_block14a49.PORTBADDR
address_b[1] => ram_block14a0.PORTBADDR1
address_b[1] => ram_block14a1.PORTBADDR1
address_b[1] => ram_block14a2.PORTBADDR1
address_b[1] => ram_block14a3.PORTBADDR1
address_b[1] => ram_block14a4.PORTBADDR1
address_b[1] => ram_block14a5.PORTBADDR1
address_b[1] => ram_block14a6.PORTBADDR1
address_b[1] => ram_block14a7.PORTBADDR1
address_b[1] => ram_block14a8.PORTBADDR1
address_b[1] => ram_block14a9.PORTBADDR1
address_b[1] => ram_block14a10.PORTBADDR1
address_b[1] => ram_block14a11.PORTBADDR1
address_b[1] => ram_block14a12.PORTBADDR1
address_b[1] => ram_block14a13.PORTBADDR1
address_b[1] => ram_block14a14.PORTBADDR1
address_b[1] => ram_block14a15.PORTBADDR1
address_b[1] => ram_block14a16.PORTBADDR1
address_b[1] => ram_block14a17.PORTBADDR1
address_b[1] => ram_block14a18.PORTBADDR1
address_b[1] => ram_block14a19.PORTBADDR1
address_b[1] => ram_block14a20.PORTBADDR1
address_b[1] => ram_block14a21.PORTBADDR1
address_b[1] => ram_block14a22.PORTBADDR1
address_b[1] => ram_block14a23.PORTBADDR1
address_b[1] => ram_block14a24.PORTBADDR1
address_b[1] => ram_block14a25.PORTBADDR1
address_b[1] => ram_block14a26.PORTBADDR1
address_b[1] => ram_block14a27.PORTBADDR1
address_b[1] => ram_block14a28.PORTBADDR1
address_b[1] => ram_block14a29.PORTBADDR1
address_b[1] => ram_block14a30.PORTBADDR1
address_b[1] => ram_block14a31.PORTBADDR1
address_b[1] => ram_block14a32.PORTBADDR1
address_b[1] => ram_block14a33.PORTBADDR1
address_b[1] => ram_block14a34.PORTBADDR1
address_b[1] => ram_block14a35.PORTBADDR1
address_b[1] => ram_block14a36.PORTBADDR1
address_b[1] => ram_block14a37.PORTBADDR1
address_b[1] => ram_block14a38.PORTBADDR1
address_b[1] => ram_block14a39.PORTBADDR1
address_b[1] => ram_block14a40.PORTBADDR1
address_b[1] => ram_block14a41.PORTBADDR1
address_b[1] => ram_block14a42.PORTBADDR1
address_b[1] => ram_block14a43.PORTBADDR1
address_b[1] => ram_block14a44.PORTBADDR1
address_b[1] => ram_block14a45.PORTBADDR1
address_b[1] => ram_block14a46.PORTBADDR1
address_b[1] => ram_block14a47.PORTBADDR1
address_b[1] => ram_block14a48.PORTBADDR1
address_b[1] => ram_block14a49.PORTBADDR1
address_b[2] => ram_block14a0.PORTBADDR2
address_b[2] => ram_block14a1.PORTBADDR2
address_b[2] => ram_block14a2.PORTBADDR2
address_b[2] => ram_block14a3.PORTBADDR2
address_b[2] => ram_block14a4.PORTBADDR2
address_b[2] => ram_block14a5.PORTBADDR2
address_b[2] => ram_block14a6.PORTBADDR2
address_b[2] => ram_block14a7.PORTBADDR2
address_b[2] => ram_block14a8.PORTBADDR2
address_b[2] => ram_block14a9.PORTBADDR2
address_b[2] => ram_block14a10.PORTBADDR2
address_b[2] => ram_block14a11.PORTBADDR2
address_b[2] => ram_block14a12.PORTBADDR2
address_b[2] => ram_block14a13.PORTBADDR2
address_b[2] => ram_block14a14.PORTBADDR2
address_b[2] => ram_block14a15.PORTBADDR2
address_b[2] => ram_block14a16.PORTBADDR2
address_b[2] => ram_block14a17.PORTBADDR2
address_b[2] => ram_block14a18.PORTBADDR2
address_b[2] => ram_block14a19.PORTBADDR2
address_b[2] => ram_block14a20.PORTBADDR2
address_b[2] => ram_block14a21.PORTBADDR2
address_b[2] => ram_block14a22.PORTBADDR2
address_b[2] => ram_block14a23.PORTBADDR2
address_b[2] => ram_block14a24.PORTBADDR2
address_b[2] => ram_block14a25.PORTBADDR2
address_b[2] => ram_block14a26.PORTBADDR2
address_b[2] => ram_block14a27.PORTBADDR2
address_b[2] => ram_block14a28.PORTBADDR2
address_b[2] => ram_block14a29.PORTBADDR2
address_b[2] => ram_block14a30.PORTBADDR2
address_b[2] => ram_block14a31.PORTBADDR2
address_b[2] => ram_block14a32.PORTBADDR2
address_b[2] => ram_block14a33.PORTBADDR2
address_b[2] => ram_block14a34.PORTBADDR2
address_b[2] => ram_block14a35.PORTBADDR2
address_b[2] => ram_block14a36.PORTBADDR2
address_b[2] => ram_block14a37.PORTBADDR2
address_b[2] => ram_block14a38.PORTBADDR2
address_b[2] => ram_block14a39.PORTBADDR2
address_b[2] => ram_block14a40.PORTBADDR2
address_b[2] => ram_block14a41.PORTBADDR2
address_b[2] => ram_block14a42.PORTBADDR2
address_b[2] => ram_block14a43.PORTBADDR2
address_b[2] => ram_block14a44.PORTBADDR2
address_b[2] => ram_block14a45.PORTBADDR2
address_b[2] => ram_block14a46.PORTBADDR2
address_b[2] => ram_block14a47.PORTBADDR2
address_b[2] => ram_block14a48.PORTBADDR2
address_b[2] => ram_block14a49.PORTBADDR2
address_b[3] => ram_block14a0.PORTBADDR3
address_b[3] => ram_block14a1.PORTBADDR3
address_b[3] => ram_block14a2.PORTBADDR3
address_b[3] => ram_block14a3.PORTBADDR3
address_b[3] => ram_block14a4.PORTBADDR3
address_b[3] => ram_block14a5.PORTBADDR3
address_b[3] => ram_block14a6.PORTBADDR3
address_b[3] => ram_block14a7.PORTBADDR3
address_b[3] => ram_block14a8.PORTBADDR3
address_b[3] => ram_block14a9.PORTBADDR3
address_b[3] => ram_block14a10.PORTBADDR3
address_b[3] => ram_block14a11.PORTBADDR3
address_b[3] => ram_block14a12.PORTBADDR3
address_b[3] => ram_block14a13.PORTBADDR3
address_b[3] => ram_block14a14.PORTBADDR3
address_b[3] => ram_block14a15.PORTBADDR3
address_b[3] => ram_block14a16.PORTBADDR3
address_b[3] => ram_block14a17.PORTBADDR3
address_b[3] => ram_block14a18.PORTBADDR3
address_b[3] => ram_block14a19.PORTBADDR3
address_b[3] => ram_block14a20.PORTBADDR3
address_b[3] => ram_block14a21.PORTBADDR3
address_b[3] => ram_block14a22.PORTBADDR3
address_b[3] => ram_block14a23.PORTBADDR3
address_b[3] => ram_block14a24.PORTBADDR3
address_b[3] => ram_block14a25.PORTBADDR3
address_b[3] => ram_block14a26.PORTBADDR3
address_b[3] => ram_block14a27.PORTBADDR3
address_b[3] => ram_block14a28.PORTBADDR3
address_b[3] => ram_block14a29.PORTBADDR3
address_b[3] => ram_block14a30.PORTBADDR3
address_b[3] => ram_block14a31.PORTBADDR3
address_b[3] => ram_block14a32.PORTBADDR3
address_b[3] => ram_block14a33.PORTBADDR3
address_b[3] => ram_block14a34.PORTBADDR3
address_b[3] => ram_block14a35.PORTBADDR3
address_b[3] => ram_block14a36.PORTBADDR3
address_b[3] => ram_block14a37.PORTBADDR3
address_b[3] => ram_block14a38.PORTBADDR3
address_b[3] => ram_block14a39.PORTBADDR3
address_b[3] => ram_block14a40.PORTBADDR3
address_b[3] => ram_block14a41.PORTBADDR3
address_b[3] => ram_block14a42.PORTBADDR3
address_b[3] => ram_block14a43.PORTBADDR3
address_b[3] => ram_block14a44.PORTBADDR3
address_b[3] => ram_block14a45.PORTBADDR3
address_b[3] => ram_block14a46.PORTBADDR3
address_b[3] => ram_block14a47.PORTBADDR3
address_b[3] => ram_block14a48.PORTBADDR3
address_b[3] => ram_block14a49.PORTBADDR3
addressstall_b => ram_block14a0.PORTBADDRSTALL
addressstall_b => ram_block14a1.PORTBADDRSTALL
addressstall_b => ram_block14a2.PORTBADDRSTALL
addressstall_b => ram_block14a3.PORTBADDRSTALL
addressstall_b => ram_block14a4.PORTBADDRSTALL
addressstall_b => ram_block14a5.PORTBADDRSTALL
addressstall_b => ram_block14a6.PORTBADDRSTALL
addressstall_b => ram_block14a7.PORTBADDRSTALL
addressstall_b => ram_block14a8.PORTBADDRSTALL
addressstall_b => ram_block14a9.PORTBADDRSTALL
addressstall_b => ram_block14a10.PORTBADDRSTALL
addressstall_b => ram_block14a11.PORTBADDRSTALL
addressstall_b => ram_block14a12.PORTBADDRSTALL
addressstall_b => ram_block14a13.PORTBADDRSTALL
addressstall_b => ram_block14a14.PORTBADDRSTALL
addressstall_b => ram_block14a15.PORTBADDRSTALL
addressstall_b => ram_block14a16.PORTBADDRSTALL
addressstall_b => ram_block14a17.PORTBADDRSTALL
addressstall_b => ram_block14a18.PORTBADDRSTALL
addressstall_b => ram_block14a19.PORTBADDRSTALL
addressstall_b => ram_block14a20.PORTBADDRSTALL
addressstall_b => ram_block14a21.PORTBADDRSTALL
addressstall_b => ram_block14a22.PORTBADDRSTALL
addressstall_b => ram_block14a23.PORTBADDRSTALL
addressstall_b => ram_block14a24.PORTBADDRSTALL
addressstall_b => ram_block14a25.PORTBADDRSTALL
addressstall_b => ram_block14a26.PORTBADDRSTALL
addressstall_b => ram_block14a27.PORTBADDRSTALL
addressstall_b => ram_block14a28.PORTBADDRSTALL
addressstall_b => ram_block14a29.PORTBADDRSTALL
addressstall_b => ram_block14a30.PORTBADDRSTALL
addressstall_b => ram_block14a31.PORTBADDRSTALL
addressstall_b => ram_block14a32.PORTBADDRSTALL
addressstall_b => ram_block14a33.PORTBADDRSTALL
addressstall_b => ram_block14a34.PORTBADDRSTALL
addressstall_b => ram_block14a35.PORTBADDRSTALL
addressstall_b => ram_block14a36.PORTBADDRSTALL
addressstall_b => ram_block14a37.PORTBADDRSTALL
addressstall_b => ram_block14a38.PORTBADDRSTALL
addressstall_b => ram_block14a39.PORTBADDRSTALL
addressstall_b => ram_block14a40.PORTBADDRSTALL
addressstall_b => ram_block14a41.PORTBADDRSTALL
addressstall_b => ram_block14a42.PORTBADDRSTALL
addressstall_b => ram_block14a43.PORTBADDRSTALL
addressstall_b => ram_block14a44.PORTBADDRSTALL
addressstall_b => ram_block14a45.PORTBADDRSTALL
addressstall_b => ram_block14a46.PORTBADDRSTALL
addressstall_b => ram_block14a47.PORTBADDRSTALL
addressstall_b => ram_block14a48.PORTBADDRSTALL
addressstall_b => ram_block14a49.PORTBADDRSTALL
clock0 => ram_block14a0.CLK0
clock0 => ram_block14a1.CLK0
clock0 => ram_block14a2.CLK0
clock0 => ram_block14a3.CLK0
clock0 => ram_block14a4.CLK0
clock0 => ram_block14a5.CLK0
clock0 => ram_block14a6.CLK0
clock0 => ram_block14a7.CLK0
clock0 => ram_block14a8.CLK0
clock0 => ram_block14a9.CLK0
clock0 => ram_block14a10.CLK0
clock0 => ram_block14a11.CLK0
clock0 => ram_block14a12.CLK0
clock0 => ram_block14a13.CLK0
clock0 => ram_block14a14.CLK0
clock0 => ram_block14a15.CLK0
clock0 => ram_block14a16.CLK0
clock0 => ram_block14a17.CLK0
clock0 => ram_block14a18.CLK0
clock0 => ram_block14a19.CLK0
clock0 => ram_block14a20.CLK0
clock0 => ram_block14a21.CLK0
clock0 => ram_block14a22.CLK0
clock0 => ram_block14a23.CLK0
clock0 => ram_block14a24.CLK0
clock0 => ram_block14a25.CLK0
clock0 => ram_block14a26.CLK0
clock0 => ram_block14a27.CLK0
clock0 => ram_block14a28.CLK0
clock0 => ram_block14a29.CLK0
clock0 => ram_block14a30.CLK0
clock0 => ram_block14a31.CLK0
clock0 => ram_block14a32.CLK0
clock0 => ram_block14a33.CLK0
clock0 => ram_block14a34.CLK0
clock0 => ram_block14a35.CLK0
clock0 => ram_block14a36.CLK0
clock0 => ram_block14a37.CLK0
clock0 => ram_block14a38.CLK0
clock0 => ram_block14a39.CLK0
clock0 => ram_block14a40.CLK0
clock0 => ram_block14a41.CLK0
clock0 => ram_block14a42.CLK0
clock0 => ram_block14a43.CLK0
clock0 => ram_block14a44.CLK0
clock0 => ram_block14a45.CLK0
clock0 => ram_block14a46.CLK0
clock0 => ram_block14a47.CLK0
clock0 => ram_block14a48.CLK0
clock0 => ram_block14a49.CLK0
clock1 => ram_block14a0.CLK1
clock1 => ram_block14a1.CLK1
clock1 => ram_block14a2.CLK1
clock1 => ram_block14a3.CLK1
clock1 => ram_block14a4.CLK1
clock1 => ram_block14a5.CLK1
clock1 => ram_block14a6.CLK1
clock1 => ram_block14a7.CLK1
clock1 => ram_block14a8.CLK1
clock1 => ram_block14a9.CLK1
clock1 => ram_block14a10.CLK1
clock1 => ram_block14a11.CLK1
clock1 => ram_block14a12.CLK1
clock1 => ram_block14a13.CLK1
clock1 => ram_block14a14.CLK1
clock1 => ram_block14a15.CLK1
clock1 => ram_block14a16.CLK1
clock1 => ram_block14a17.CLK1
clock1 => ram_block14a18.CLK1
clock1 => ram_block14a19.CLK1
clock1 => ram_block14a20.CLK1
clock1 => ram_block14a21.CLK1
clock1 => ram_block14a22.CLK1
clock1 => ram_block14a23.CLK1
clock1 => ram_block14a24.CLK1
clock1 => ram_block14a25.CLK1
clock1 => ram_block14a26.CLK1
clock1 => ram_block14a27.CLK1
clock1 => ram_block14a28.CLK1
clock1 => ram_block14a29.CLK1
clock1 => ram_block14a30.CLK1
clock1 => ram_block14a31.CLK1
clock1 => ram_block14a32.CLK1
clock1 => ram_block14a33.CLK1
clock1 => ram_block14a34.CLK1
clock1 => ram_block14a35.CLK1
clock1 => ram_block14a36.CLK1
clock1 => ram_block14a37.CLK1
clock1 => ram_block14a38.CLK1
clock1 => ram_block14a39.CLK1
clock1 => ram_block14a40.CLK1
clock1 => ram_block14a41.CLK1
clock1 => ram_block14a42.CLK1
clock1 => ram_block14a43.CLK1
clock1 => ram_block14a44.CLK1
clock1 => ram_block14a45.CLK1
clock1 => ram_block14a46.CLK1
clock1 => ram_block14a47.CLK1
clock1 => ram_block14a48.CLK1
clock1 => ram_block14a49.CLK1
clocken1 => ram_block14a0.ENA1
clocken1 => ram_block14a1.ENA1
clocken1 => ram_block14a2.ENA1
clocken1 => ram_block14a3.ENA1
clocken1 => ram_block14a4.ENA1
clocken1 => ram_block14a5.ENA1
clocken1 => ram_block14a6.ENA1
clocken1 => ram_block14a7.ENA1
clocken1 => ram_block14a8.ENA1
clocken1 => ram_block14a9.ENA1
clocken1 => ram_block14a10.ENA1
clocken1 => ram_block14a11.ENA1
clocken1 => ram_block14a12.ENA1
clocken1 => ram_block14a13.ENA1
clocken1 => ram_block14a14.ENA1
clocken1 => ram_block14a15.ENA1
clocken1 => ram_block14a16.ENA1
clocken1 => ram_block14a17.ENA1
clocken1 => ram_block14a18.ENA1
clocken1 => ram_block14a19.ENA1
clocken1 => ram_block14a20.ENA1
clocken1 => ram_block14a21.ENA1
clocken1 => ram_block14a22.ENA1
clocken1 => ram_block14a23.ENA1
clocken1 => ram_block14a24.ENA1
clocken1 => ram_block14a25.ENA1
clocken1 => ram_block14a26.ENA1
clocken1 => ram_block14a27.ENA1
clocken1 => ram_block14a28.ENA1
clocken1 => ram_block14a29.ENA1
clocken1 => ram_block14a30.ENA1
clocken1 => ram_block14a31.ENA1
clocken1 => ram_block14a32.ENA1
clocken1 => ram_block14a33.ENA1
clocken1 => ram_block14a34.ENA1
clocken1 => ram_block14a35.ENA1
clocken1 => ram_block14a36.ENA1
clocken1 => ram_block14a37.ENA1
clocken1 => ram_block14a38.ENA1
clocken1 => ram_block14a39.ENA1
clocken1 => ram_block14a40.ENA1
clocken1 => ram_block14a41.ENA1
clocken1 => ram_block14a42.ENA1
clocken1 => ram_block14a43.ENA1
clocken1 => ram_block14a44.ENA1
clocken1 => ram_block14a45.ENA1
clocken1 => ram_block14a46.ENA1
clocken1 => ram_block14a47.ENA1
clocken1 => ram_block14a48.ENA1
clocken1 => ram_block14a49.ENA1
data_a[0] => ram_block14a0.PORTADATAIN
data_a[1] => ram_block14a1.PORTADATAIN
data_a[2] => ram_block14a2.PORTADATAIN
data_a[3] => ram_block14a3.PORTADATAIN
data_a[4] => ram_block14a4.PORTADATAIN
data_a[5] => ram_block14a5.PORTADATAIN
data_a[6] => ram_block14a6.PORTADATAIN
data_a[7] => ram_block14a7.PORTADATAIN
data_a[8] => ram_block14a8.PORTADATAIN
data_a[9] => ram_block14a9.PORTADATAIN
data_a[10] => ram_block14a10.PORTADATAIN
data_a[11] => ram_block14a11.PORTADATAIN
data_a[12] => ram_block14a12.PORTADATAIN
data_a[13] => ram_block14a13.PORTADATAIN
data_a[14] => ram_block14a14.PORTADATAIN
data_a[15] => ram_block14a15.PORTADATAIN
data_a[16] => ram_block14a16.PORTADATAIN
data_a[17] => ram_block14a17.PORTADATAIN
data_a[18] => ram_block14a18.PORTADATAIN
data_a[19] => ram_block14a19.PORTADATAIN
data_a[20] => ram_block14a20.PORTADATAIN
data_a[21] => ram_block14a21.PORTADATAIN
data_a[22] => ram_block14a22.PORTADATAIN
data_a[23] => ram_block14a23.PORTADATAIN
data_a[24] => ram_block14a24.PORTADATAIN
data_a[25] => ram_block14a25.PORTADATAIN
data_a[26] => ram_block14a26.PORTADATAIN
data_a[27] => ram_block14a27.PORTADATAIN
data_a[28] => ram_block14a28.PORTADATAIN
data_a[29] => ram_block14a29.PORTADATAIN
data_a[30] => ram_block14a30.PORTADATAIN
data_a[31] => ram_block14a31.PORTADATAIN
data_a[32] => ram_block14a32.PORTADATAIN
data_a[33] => ram_block14a33.PORTADATAIN
data_a[34] => ram_block14a34.PORTADATAIN
data_a[35] => ram_block14a35.PORTADATAIN
data_a[36] => ram_block14a36.PORTADATAIN
data_a[37] => ram_block14a37.PORTADATAIN
data_a[38] => ram_block14a38.PORTADATAIN
data_a[39] => ram_block14a39.PORTADATAIN
data_a[40] => ram_block14a40.PORTADATAIN
data_a[41] => ram_block14a41.PORTADATAIN
data_a[42] => ram_block14a42.PORTADATAIN
data_a[43] => ram_block14a43.PORTADATAIN
data_a[44] => ram_block14a44.PORTADATAIN
data_a[45] => ram_block14a45.PORTADATAIN
data_a[46] => ram_block14a46.PORTADATAIN
data_a[47] => ram_block14a47.PORTADATAIN
data_a[48] => ram_block14a48.PORTADATAIN
data_a[49] => ram_block14a49.PORTADATAIN
wren_a => ram_block14a0.PORTAWE
wren_a => ram_block14a1.PORTAWE
wren_a => ram_block14a2.PORTAWE
wren_a => ram_block14a3.PORTAWE
wren_a => ram_block14a4.PORTAWE
wren_a => ram_block14a5.PORTAWE
wren_a => ram_block14a6.PORTAWE
wren_a => ram_block14a7.PORTAWE
wren_a => ram_block14a8.PORTAWE
wren_a => ram_block14a9.PORTAWE
wren_a => ram_block14a10.PORTAWE
wren_a => ram_block14a11.PORTAWE
wren_a => ram_block14a12.PORTAWE
wren_a => ram_block14a13.PORTAWE
wren_a => ram_block14a14.PORTAWE
wren_a => ram_block14a15.PORTAWE
wren_a => ram_block14a16.PORTAWE
wren_a => ram_block14a17.PORTAWE
wren_a => ram_block14a18.PORTAWE
wren_a => ram_block14a19.PORTAWE
wren_a => ram_block14a20.PORTAWE
wren_a => ram_block14a21.PORTAWE
wren_a => ram_block14a22.PORTAWE
wren_a => ram_block14a23.PORTAWE
wren_a => ram_block14a24.PORTAWE
wren_a => ram_block14a25.PORTAWE
wren_a => ram_block14a26.PORTAWE
wren_a => ram_block14a27.PORTAWE
wren_a => ram_block14a28.PORTAWE
wren_a => ram_block14a29.PORTAWE
wren_a => ram_block14a30.PORTAWE
wren_a => ram_block14a31.PORTAWE
wren_a => ram_block14a32.PORTAWE
wren_a => ram_block14a33.PORTAWE
wren_a => ram_block14a34.PORTAWE
wren_a => ram_block14a35.PORTAWE
wren_a => ram_block14a36.PORTAWE
wren_a => ram_block14a37.PORTAWE
wren_a => ram_block14a38.PORTAWE
wren_a => ram_block14a39.PORTAWE
wren_a => ram_block14a40.PORTAWE
wren_a => ram_block14a41.PORTAWE
wren_a => ram_block14a42.PORTAWE
wren_a => ram_block14a43.PORTAWE
wren_a => ram_block14a44.PORTAWE
wren_a => ram_block14a45.PORTAWE
wren_a => ram_block14a46.PORTAWE
wren_a => ram_block14a47.PORTAWE
wren_a => ram_block14a48.PORTAWE
wren_a => ram_block14a49.PORTAWE


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp
clock => dffpipe_hd9:dffpipe15.clock
clrn => dffpipe_hd9:dffpipe15.clrn
d[0] => dffpipe_hd9:dffpipe15.d[0]
d[1] => dffpipe_hd9:dffpipe15.d[1]
d[2] => dffpipe_hd9:dffpipe15.d[2]
d[3] => dffpipe_hd9:dffpipe15.d[3]
d[4] => dffpipe_hd9:dffpipe15.d[4]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_hd9:dffpipe15
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ikd:ws_dgrp
clock => dffpipe_id9:dffpipe18.clock
clrn => dffpipe_id9:dffpipe18.clrn
d[0] => dffpipe_id9:dffpipe18.d[0]
d[1] => dffpipe_id9:dffpipe18.d[1]
d[2] => dffpipe_id9:dffpipe18.d[2]
d[3] => dffpipe_id9:dffpipe18.d[3]
d[4] => dffpipe_id9:dffpipe18.d[4]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_id9:dffpipe18
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|cmpr_056:rdempty_eq_comp1_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|cmpr_v46:rdempty_eq_comp1_msb
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|cmpr_056:rdempty_eq_comp_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|cmpr_v46:rdempty_eq_comp_msb
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|cmpr_056:wrfull_eq_comp1_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|cmpr_v46:wrfull_eq_comp1_msb
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|cmpr_056:wrfull_eq_comp_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|cmpr_v46:wrfull_eq_comp_msb
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo
data[0] => dcfifo_u1g1:auto_generated.data[0]
data[1] => dcfifo_u1g1:auto_generated.data[1]
data[2] => dcfifo_u1g1:auto_generated.data[2]
data[3] => dcfifo_u1g1:auto_generated.data[3]
data[4] => dcfifo_u1g1:auto_generated.data[4]
data[5] => dcfifo_u1g1:auto_generated.data[5]
data[6] => dcfifo_u1g1:auto_generated.data[6]
data[7] => dcfifo_u1g1:auto_generated.data[7]
data[8] => dcfifo_u1g1:auto_generated.data[8]
data[9] => dcfifo_u1g1:auto_generated.data[9]
data[10] => dcfifo_u1g1:auto_generated.data[10]
data[11] => dcfifo_u1g1:auto_generated.data[11]
data[12] => dcfifo_u1g1:auto_generated.data[12]
data[13] => dcfifo_u1g1:auto_generated.data[13]
data[14] => dcfifo_u1g1:auto_generated.data[14]
data[15] => dcfifo_u1g1:auto_generated.data[15]
data[16] => dcfifo_u1g1:auto_generated.data[16]
data[17] => dcfifo_u1g1:auto_generated.data[17]
data[18] => dcfifo_u1g1:auto_generated.data[18]
data[19] => dcfifo_u1g1:auto_generated.data[19]
data[20] => dcfifo_u1g1:auto_generated.data[20]
data[21] => dcfifo_u1g1:auto_generated.data[21]
data[22] => dcfifo_u1g1:auto_generated.data[22]
data[23] => dcfifo_u1g1:auto_generated.data[23]
data[24] => dcfifo_u1g1:auto_generated.data[24]
data[25] => dcfifo_u1g1:auto_generated.data[25]
data[26] => dcfifo_u1g1:auto_generated.data[26]
data[27] => dcfifo_u1g1:auto_generated.data[27]
data[28] => dcfifo_u1g1:auto_generated.data[28]
data[29] => dcfifo_u1g1:auto_generated.data[29]
data[30] => dcfifo_u1g1:auto_generated.data[30]
data[31] => dcfifo_u1g1:auto_generated.data[31]
data[32] => dcfifo_u1g1:auto_generated.data[32]
rdclk => dcfifo_u1g1:auto_generated.rdclk
rdreq => dcfifo_u1g1:auto_generated.rdreq
wrclk => dcfifo_u1g1:auto_generated.wrclk
wrreq => dcfifo_u1g1:auto_generated.wrreq
aclr => dcfifo_u1g1:auto_generated.aclr


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated
aclr => a_graycounter_i47:rdptr_g1p.aclr
aclr => a_graycounter_eic:wrptr_g1p.aclr
aclr => a_graycounter_dic:wrptr_gp.aclr
aclr => altsyncram_di31:fifo_ram.aclr1
aclr => delayed_wrptr_g[6].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[6].IN0
aclr => rs_dgwp_reg[6].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => ws_dgrp_reg[6].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_di31:fifo_ram.data_a[0]
data[1] => altsyncram_di31:fifo_ram.data_a[1]
data[2] => altsyncram_di31:fifo_ram.data_a[2]
data[3] => altsyncram_di31:fifo_ram.data_a[3]
data[4] => altsyncram_di31:fifo_ram.data_a[4]
data[5] => altsyncram_di31:fifo_ram.data_a[5]
data[6] => altsyncram_di31:fifo_ram.data_a[6]
data[7] => altsyncram_di31:fifo_ram.data_a[7]
data[8] => altsyncram_di31:fifo_ram.data_a[8]
data[9] => altsyncram_di31:fifo_ram.data_a[9]
data[10] => altsyncram_di31:fifo_ram.data_a[10]
data[11] => altsyncram_di31:fifo_ram.data_a[11]
data[12] => altsyncram_di31:fifo_ram.data_a[12]
data[13] => altsyncram_di31:fifo_ram.data_a[13]
data[14] => altsyncram_di31:fifo_ram.data_a[14]
data[15] => altsyncram_di31:fifo_ram.data_a[15]
data[16] => altsyncram_di31:fifo_ram.data_a[16]
data[17] => altsyncram_di31:fifo_ram.data_a[17]
data[18] => altsyncram_di31:fifo_ram.data_a[18]
data[19] => altsyncram_di31:fifo_ram.data_a[19]
data[20] => altsyncram_di31:fifo_ram.data_a[20]
data[21] => altsyncram_di31:fifo_ram.data_a[21]
data[22] => altsyncram_di31:fifo_ram.data_a[22]
data[23] => altsyncram_di31:fifo_ram.data_a[23]
data[24] => altsyncram_di31:fifo_ram.data_a[24]
data[25] => altsyncram_di31:fifo_ram.data_a[25]
data[26] => altsyncram_di31:fifo_ram.data_a[26]
data[27] => altsyncram_di31:fifo_ram.data_a[27]
data[28] => altsyncram_di31:fifo_ram.data_a[28]
data[29] => altsyncram_di31:fifo_ram.data_a[29]
data[30] => altsyncram_di31:fifo_ram.data_a[30]
data[31] => altsyncram_di31:fifo_ram.data_a[31]
data[32] => altsyncram_di31:fifo_ram.data_a[32]
rdclk => a_graycounter_i47:rdptr_g1p.clock
rdclk => altsyncram_di31:fifo_ram.clock1
rdclk => alt_synch_pipe_gkd:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_eic:wrptr_g1p.clock
wrclk => a_graycounter_dic:wrptr_gp.clock
wrclk => altsyncram_di31:fifo_ram.clock0
wrclk => dffpipe_ed9:ws_brp.clock
wrclk => dffpipe_ed9:ws_bwp.clock
wrclk => alt_synch_pipe_hkd:ws_dgrp.clock
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => valid_wrreq.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:wrptr_g_gray2bin
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN1
gray[6] => bin[6].DATAIN
gray[6] => xor5.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:ws_dgrp_gray2bin
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN1
gray[6] => bin[6].DATAIN
gray[6] => xor5.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_dic:wrptr_gp
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram
aclr1 => ram_block14a0.CLR1
aclr1 => ram_block14a1.CLR1
aclr1 => ram_block14a2.CLR1
aclr1 => ram_block14a3.CLR1
aclr1 => ram_block14a4.CLR1
aclr1 => ram_block14a5.CLR1
aclr1 => ram_block14a6.CLR1
aclr1 => ram_block14a7.CLR1
aclr1 => ram_block14a8.CLR1
aclr1 => ram_block14a9.CLR1
aclr1 => ram_block14a10.CLR1
aclr1 => ram_block14a11.CLR1
aclr1 => ram_block14a12.CLR1
aclr1 => ram_block14a13.CLR1
aclr1 => ram_block14a14.CLR1
aclr1 => ram_block14a15.CLR1
aclr1 => ram_block14a16.CLR1
aclr1 => ram_block14a17.CLR1
aclr1 => ram_block14a18.CLR1
aclr1 => ram_block14a19.CLR1
aclr1 => ram_block14a20.CLR1
aclr1 => ram_block14a21.CLR1
aclr1 => ram_block14a22.CLR1
aclr1 => ram_block14a23.CLR1
aclr1 => ram_block14a24.CLR1
aclr1 => ram_block14a25.CLR1
aclr1 => ram_block14a26.CLR1
aclr1 => ram_block14a27.CLR1
aclr1 => ram_block14a28.CLR1
aclr1 => ram_block14a29.CLR1
aclr1 => ram_block14a30.CLR1
aclr1 => ram_block14a31.CLR1
aclr1 => ram_block14a32.CLR1
address_a[0] => ram_block14a0.PORTAADDR
address_a[0] => ram_block14a1.PORTAADDR
address_a[0] => ram_block14a2.PORTAADDR
address_a[0] => ram_block14a3.PORTAADDR
address_a[0] => ram_block14a4.PORTAADDR
address_a[0] => ram_block14a5.PORTAADDR
address_a[0] => ram_block14a6.PORTAADDR
address_a[0] => ram_block14a7.PORTAADDR
address_a[0] => ram_block14a8.PORTAADDR
address_a[0] => ram_block14a9.PORTAADDR
address_a[0] => ram_block14a10.PORTAADDR
address_a[0] => ram_block14a11.PORTAADDR
address_a[0] => ram_block14a12.PORTAADDR
address_a[0] => ram_block14a13.PORTAADDR
address_a[0] => ram_block14a14.PORTAADDR
address_a[0] => ram_block14a15.PORTAADDR
address_a[0] => ram_block14a16.PORTAADDR
address_a[0] => ram_block14a17.PORTAADDR
address_a[0] => ram_block14a18.PORTAADDR
address_a[0] => ram_block14a19.PORTAADDR
address_a[0] => ram_block14a20.PORTAADDR
address_a[0] => ram_block14a21.PORTAADDR
address_a[0] => ram_block14a22.PORTAADDR
address_a[0] => ram_block14a23.PORTAADDR
address_a[0] => ram_block14a24.PORTAADDR
address_a[0] => ram_block14a25.PORTAADDR
address_a[0] => ram_block14a26.PORTAADDR
address_a[0] => ram_block14a27.PORTAADDR
address_a[0] => ram_block14a28.PORTAADDR
address_a[0] => ram_block14a29.PORTAADDR
address_a[0] => ram_block14a30.PORTAADDR
address_a[0] => ram_block14a31.PORTAADDR
address_a[0] => ram_block14a32.PORTAADDR
address_a[1] => ram_block14a0.PORTAADDR1
address_a[1] => ram_block14a1.PORTAADDR1
address_a[1] => ram_block14a2.PORTAADDR1
address_a[1] => ram_block14a3.PORTAADDR1
address_a[1] => ram_block14a4.PORTAADDR1
address_a[1] => ram_block14a5.PORTAADDR1
address_a[1] => ram_block14a6.PORTAADDR1
address_a[1] => ram_block14a7.PORTAADDR1
address_a[1] => ram_block14a8.PORTAADDR1
address_a[1] => ram_block14a9.PORTAADDR1
address_a[1] => ram_block14a10.PORTAADDR1
address_a[1] => ram_block14a11.PORTAADDR1
address_a[1] => ram_block14a12.PORTAADDR1
address_a[1] => ram_block14a13.PORTAADDR1
address_a[1] => ram_block14a14.PORTAADDR1
address_a[1] => ram_block14a15.PORTAADDR1
address_a[1] => ram_block14a16.PORTAADDR1
address_a[1] => ram_block14a17.PORTAADDR1
address_a[1] => ram_block14a18.PORTAADDR1
address_a[1] => ram_block14a19.PORTAADDR1
address_a[1] => ram_block14a20.PORTAADDR1
address_a[1] => ram_block14a21.PORTAADDR1
address_a[1] => ram_block14a22.PORTAADDR1
address_a[1] => ram_block14a23.PORTAADDR1
address_a[1] => ram_block14a24.PORTAADDR1
address_a[1] => ram_block14a25.PORTAADDR1
address_a[1] => ram_block14a26.PORTAADDR1
address_a[1] => ram_block14a27.PORTAADDR1
address_a[1] => ram_block14a28.PORTAADDR1
address_a[1] => ram_block14a29.PORTAADDR1
address_a[1] => ram_block14a30.PORTAADDR1
address_a[1] => ram_block14a31.PORTAADDR1
address_a[1] => ram_block14a32.PORTAADDR1
address_a[2] => ram_block14a0.PORTAADDR2
address_a[2] => ram_block14a1.PORTAADDR2
address_a[2] => ram_block14a2.PORTAADDR2
address_a[2] => ram_block14a3.PORTAADDR2
address_a[2] => ram_block14a4.PORTAADDR2
address_a[2] => ram_block14a5.PORTAADDR2
address_a[2] => ram_block14a6.PORTAADDR2
address_a[2] => ram_block14a7.PORTAADDR2
address_a[2] => ram_block14a8.PORTAADDR2
address_a[2] => ram_block14a9.PORTAADDR2
address_a[2] => ram_block14a10.PORTAADDR2
address_a[2] => ram_block14a11.PORTAADDR2
address_a[2] => ram_block14a12.PORTAADDR2
address_a[2] => ram_block14a13.PORTAADDR2
address_a[2] => ram_block14a14.PORTAADDR2
address_a[2] => ram_block14a15.PORTAADDR2
address_a[2] => ram_block14a16.PORTAADDR2
address_a[2] => ram_block14a17.PORTAADDR2
address_a[2] => ram_block14a18.PORTAADDR2
address_a[2] => ram_block14a19.PORTAADDR2
address_a[2] => ram_block14a20.PORTAADDR2
address_a[2] => ram_block14a21.PORTAADDR2
address_a[2] => ram_block14a22.PORTAADDR2
address_a[2] => ram_block14a23.PORTAADDR2
address_a[2] => ram_block14a24.PORTAADDR2
address_a[2] => ram_block14a25.PORTAADDR2
address_a[2] => ram_block14a26.PORTAADDR2
address_a[2] => ram_block14a27.PORTAADDR2
address_a[2] => ram_block14a28.PORTAADDR2
address_a[2] => ram_block14a29.PORTAADDR2
address_a[2] => ram_block14a30.PORTAADDR2
address_a[2] => ram_block14a31.PORTAADDR2
address_a[2] => ram_block14a32.PORTAADDR2
address_a[3] => ram_block14a0.PORTAADDR3
address_a[3] => ram_block14a1.PORTAADDR3
address_a[3] => ram_block14a2.PORTAADDR3
address_a[3] => ram_block14a3.PORTAADDR3
address_a[3] => ram_block14a4.PORTAADDR3
address_a[3] => ram_block14a5.PORTAADDR3
address_a[3] => ram_block14a6.PORTAADDR3
address_a[3] => ram_block14a7.PORTAADDR3
address_a[3] => ram_block14a8.PORTAADDR3
address_a[3] => ram_block14a9.PORTAADDR3
address_a[3] => ram_block14a10.PORTAADDR3
address_a[3] => ram_block14a11.PORTAADDR3
address_a[3] => ram_block14a12.PORTAADDR3
address_a[3] => ram_block14a13.PORTAADDR3
address_a[3] => ram_block14a14.PORTAADDR3
address_a[3] => ram_block14a15.PORTAADDR3
address_a[3] => ram_block14a16.PORTAADDR3
address_a[3] => ram_block14a17.PORTAADDR3
address_a[3] => ram_block14a18.PORTAADDR3
address_a[3] => ram_block14a19.PORTAADDR3
address_a[3] => ram_block14a20.PORTAADDR3
address_a[3] => ram_block14a21.PORTAADDR3
address_a[3] => ram_block14a22.PORTAADDR3
address_a[3] => ram_block14a23.PORTAADDR3
address_a[3] => ram_block14a24.PORTAADDR3
address_a[3] => ram_block14a25.PORTAADDR3
address_a[3] => ram_block14a26.PORTAADDR3
address_a[3] => ram_block14a27.PORTAADDR3
address_a[3] => ram_block14a28.PORTAADDR3
address_a[3] => ram_block14a29.PORTAADDR3
address_a[3] => ram_block14a30.PORTAADDR3
address_a[3] => ram_block14a31.PORTAADDR3
address_a[3] => ram_block14a32.PORTAADDR3
address_a[4] => ram_block14a0.PORTAADDR4
address_a[4] => ram_block14a1.PORTAADDR4
address_a[4] => ram_block14a2.PORTAADDR4
address_a[4] => ram_block14a3.PORTAADDR4
address_a[4] => ram_block14a4.PORTAADDR4
address_a[4] => ram_block14a5.PORTAADDR4
address_a[4] => ram_block14a6.PORTAADDR4
address_a[4] => ram_block14a7.PORTAADDR4
address_a[4] => ram_block14a8.PORTAADDR4
address_a[4] => ram_block14a9.PORTAADDR4
address_a[4] => ram_block14a10.PORTAADDR4
address_a[4] => ram_block14a11.PORTAADDR4
address_a[4] => ram_block14a12.PORTAADDR4
address_a[4] => ram_block14a13.PORTAADDR4
address_a[4] => ram_block14a14.PORTAADDR4
address_a[4] => ram_block14a15.PORTAADDR4
address_a[4] => ram_block14a16.PORTAADDR4
address_a[4] => ram_block14a17.PORTAADDR4
address_a[4] => ram_block14a18.PORTAADDR4
address_a[4] => ram_block14a19.PORTAADDR4
address_a[4] => ram_block14a20.PORTAADDR4
address_a[4] => ram_block14a21.PORTAADDR4
address_a[4] => ram_block14a22.PORTAADDR4
address_a[4] => ram_block14a23.PORTAADDR4
address_a[4] => ram_block14a24.PORTAADDR4
address_a[4] => ram_block14a25.PORTAADDR4
address_a[4] => ram_block14a26.PORTAADDR4
address_a[4] => ram_block14a27.PORTAADDR4
address_a[4] => ram_block14a28.PORTAADDR4
address_a[4] => ram_block14a29.PORTAADDR4
address_a[4] => ram_block14a30.PORTAADDR4
address_a[4] => ram_block14a31.PORTAADDR4
address_a[4] => ram_block14a32.PORTAADDR4
address_a[5] => ram_block14a0.PORTAADDR5
address_a[5] => ram_block14a1.PORTAADDR5
address_a[5] => ram_block14a2.PORTAADDR5
address_a[5] => ram_block14a3.PORTAADDR5
address_a[5] => ram_block14a4.PORTAADDR5
address_a[5] => ram_block14a5.PORTAADDR5
address_a[5] => ram_block14a6.PORTAADDR5
address_a[5] => ram_block14a7.PORTAADDR5
address_a[5] => ram_block14a8.PORTAADDR5
address_a[5] => ram_block14a9.PORTAADDR5
address_a[5] => ram_block14a10.PORTAADDR5
address_a[5] => ram_block14a11.PORTAADDR5
address_a[5] => ram_block14a12.PORTAADDR5
address_a[5] => ram_block14a13.PORTAADDR5
address_a[5] => ram_block14a14.PORTAADDR5
address_a[5] => ram_block14a15.PORTAADDR5
address_a[5] => ram_block14a16.PORTAADDR5
address_a[5] => ram_block14a17.PORTAADDR5
address_a[5] => ram_block14a18.PORTAADDR5
address_a[5] => ram_block14a19.PORTAADDR5
address_a[5] => ram_block14a20.PORTAADDR5
address_a[5] => ram_block14a21.PORTAADDR5
address_a[5] => ram_block14a22.PORTAADDR5
address_a[5] => ram_block14a23.PORTAADDR5
address_a[5] => ram_block14a24.PORTAADDR5
address_a[5] => ram_block14a25.PORTAADDR5
address_a[5] => ram_block14a26.PORTAADDR5
address_a[5] => ram_block14a27.PORTAADDR5
address_a[5] => ram_block14a28.PORTAADDR5
address_a[5] => ram_block14a29.PORTAADDR5
address_a[5] => ram_block14a30.PORTAADDR5
address_a[5] => ram_block14a31.PORTAADDR5
address_a[5] => ram_block14a32.PORTAADDR5
address_b[0] => ram_block14a0.PORTBADDR
address_b[0] => ram_block14a1.PORTBADDR
address_b[0] => ram_block14a2.PORTBADDR
address_b[0] => ram_block14a3.PORTBADDR
address_b[0] => ram_block14a4.PORTBADDR
address_b[0] => ram_block14a5.PORTBADDR
address_b[0] => ram_block14a6.PORTBADDR
address_b[0] => ram_block14a7.PORTBADDR
address_b[0] => ram_block14a8.PORTBADDR
address_b[0] => ram_block14a9.PORTBADDR
address_b[0] => ram_block14a10.PORTBADDR
address_b[0] => ram_block14a11.PORTBADDR
address_b[0] => ram_block14a12.PORTBADDR
address_b[0] => ram_block14a13.PORTBADDR
address_b[0] => ram_block14a14.PORTBADDR
address_b[0] => ram_block14a15.PORTBADDR
address_b[0] => ram_block14a16.PORTBADDR
address_b[0] => ram_block14a17.PORTBADDR
address_b[0] => ram_block14a18.PORTBADDR
address_b[0] => ram_block14a19.PORTBADDR
address_b[0] => ram_block14a20.PORTBADDR
address_b[0] => ram_block14a21.PORTBADDR
address_b[0] => ram_block14a22.PORTBADDR
address_b[0] => ram_block14a23.PORTBADDR
address_b[0] => ram_block14a24.PORTBADDR
address_b[0] => ram_block14a25.PORTBADDR
address_b[0] => ram_block14a26.PORTBADDR
address_b[0] => ram_block14a27.PORTBADDR
address_b[0] => ram_block14a28.PORTBADDR
address_b[0] => ram_block14a29.PORTBADDR
address_b[0] => ram_block14a30.PORTBADDR
address_b[0] => ram_block14a31.PORTBADDR
address_b[0] => ram_block14a32.PORTBADDR
address_b[1] => ram_block14a0.PORTBADDR1
address_b[1] => ram_block14a1.PORTBADDR1
address_b[1] => ram_block14a2.PORTBADDR1
address_b[1] => ram_block14a3.PORTBADDR1
address_b[1] => ram_block14a4.PORTBADDR1
address_b[1] => ram_block14a5.PORTBADDR1
address_b[1] => ram_block14a6.PORTBADDR1
address_b[1] => ram_block14a7.PORTBADDR1
address_b[1] => ram_block14a8.PORTBADDR1
address_b[1] => ram_block14a9.PORTBADDR1
address_b[1] => ram_block14a10.PORTBADDR1
address_b[1] => ram_block14a11.PORTBADDR1
address_b[1] => ram_block14a12.PORTBADDR1
address_b[1] => ram_block14a13.PORTBADDR1
address_b[1] => ram_block14a14.PORTBADDR1
address_b[1] => ram_block14a15.PORTBADDR1
address_b[1] => ram_block14a16.PORTBADDR1
address_b[1] => ram_block14a17.PORTBADDR1
address_b[1] => ram_block14a18.PORTBADDR1
address_b[1] => ram_block14a19.PORTBADDR1
address_b[1] => ram_block14a20.PORTBADDR1
address_b[1] => ram_block14a21.PORTBADDR1
address_b[1] => ram_block14a22.PORTBADDR1
address_b[1] => ram_block14a23.PORTBADDR1
address_b[1] => ram_block14a24.PORTBADDR1
address_b[1] => ram_block14a25.PORTBADDR1
address_b[1] => ram_block14a26.PORTBADDR1
address_b[1] => ram_block14a27.PORTBADDR1
address_b[1] => ram_block14a28.PORTBADDR1
address_b[1] => ram_block14a29.PORTBADDR1
address_b[1] => ram_block14a30.PORTBADDR1
address_b[1] => ram_block14a31.PORTBADDR1
address_b[1] => ram_block14a32.PORTBADDR1
address_b[2] => ram_block14a0.PORTBADDR2
address_b[2] => ram_block14a1.PORTBADDR2
address_b[2] => ram_block14a2.PORTBADDR2
address_b[2] => ram_block14a3.PORTBADDR2
address_b[2] => ram_block14a4.PORTBADDR2
address_b[2] => ram_block14a5.PORTBADDR2
address_b[2] => ram_block14a6.PORTBADDR2
address_b[2] => ram_block14a7.PORTBADDR2
address_b[2] => ram_block14a8.PORTBADDR2
address_b[2] => ram_block14a9.PORTBADDR2
address_b[2] => ram_block14a10.PORTBADDR2
address_b[2] => ram_block14a11.PORTBADDR2
address_b[2] => ram_block14a12.PORTBADDR2
address_b[2] => ram_block14a13.PORTBADDR2
address_b[2] => ram_block14a14.PORTBADDR2
address_b[2] => ram_block14a15.PORTBADDR2
address_b[2] => ram_block14a16.PORTBADDR2
address_b[2] => ram_block14a17.PORTBADDR2
address_b[2] => ram_block14a18.PORTBADDR2
address_b[2] => ram_block14a19.PORTBADDR2
address_b[2] => ram_block14a20.PORTBADDR2
address_b[2] => ram_block14a21.PORTBADDR2
address_b[2] => ram_block14a22.PORTBADDR2
address_b[2] => ram_block14a23.PORTBADDR2
address_b[2] => ram_block14a24.PORTBADDR2
address_b[2] => ram_block14a25.PORTBADDR2
address_b[2] => ram_block14a26.PORTBADDR2
address_b[2] => ram_block14a27.PORTBADDR2
address_b[2] => ram_block14a28.PORTBADDR2
address_b[2] => ram_block14a29.PORTBADDR2
address_b[2] => ram_block14a30.PORTBADDR2
address_b[2] => ram_block14a31.PORTBADDR2
address_b[2] => ram_block14a32.PORTBADDR2
address_b[3] => ram_block14a0.PORTBADDR3
address_b[3] => ram_block14a1.PORTBADDR3
address_b[3] => ram_block14a2.PORTBADDR3
address_b[3] => ram_block14a3.PORTBADDR3
address_b[3] => ram_block14a4.PORTBADDR3
address_b[3] => ram_block14a5.PORTBADDR3
address_b[3] => ram_block14a6.PORTBADDR3
address_b[3] => ram_block14a7.PORTBADDR3
address_b[3] => ram_block14a8.PORTBADDR3
address_b[3] => ram_block14a9.PORTBADDR3
address_b[3] => ram_block14a10.PORTBADDR3
address_b[3] => ram_block14a11.PORTBADDR3
address_b[3] => ram_block14a12.PORTBADDR3
address_b[3] => ram_block14a13.PORTBADDR3
address_b[3] => ram_block14a14.PORTBADDR3
address_b[3] => ram_block14a15.PORTBADDR3
address_b[3] => ram_block14a16.PORTBADDR3
address_b[3] => ram_block14a17.PORTBADDR3
address_b[3] => ram_block14a18.PORTBADDR3
address_b[3] => ram_block14a19.PORTBADDR3
address_b[3] => ram_block14a20.PORTBADDR3
address_b[3] => ram_block14a21.PORTBADDR3
address_b[3] => ram_block14a22.PORTBADDR3
address_b[3] => ram_block14a23.PORTBADDR3
address_b[3] => ram_block14a24.PORTBADDR3
address_b[3] => ram_block14a25.PORTBADDR3
address_b[3] => ram_block14a26.PORTBADDR3
address_b[3] => ram_block14a27.PORTBADDR3
address_b[3] => ram_block14a28.PORTBADDR3
address_b[3] => ram_block14a29.PORTBADDR3
address_b[3] => ram_block14a30.PORTBADDR3
address_b[3] => ram_block14a31.PORTBADDR3
address_b[3] => ram_block14a32.PORTBADDR3
address_b[4] => ram_block14a0.PORTBADDR4
address_b[4] => ram_block14a1.PORTBADDR4
address_b[4] => ram_block14a2.PORTBADDR4
address_b[4] => ram_block14a3.PORTBADDR4
address_b[4] => ram_block14a4.PORTBADDR4
address_b[4] => ram_block14a5.PORTBADDR4
address_b[4] => ram_block14a6.PORTBADDR4
address_b[4] => ram_block14a7.PORTBADDR4
address_b[4] => ram_block14a8.PORTBADDR4
address_b[4] => ram_block14a9.PORTBADDR4
address_b[4] => ram_block14a10.PORTBADDR4
address_b[4] => ram_block14a11.PORTBADDR4
address_b[4] => ram_block14a12.PORTBADDR4
address_b[4] => ram_block14a13.PORTBADDR4
address_b[4] => ram_block14a14.PORTBADDR4
address_b[4] => ram_block14a15.PORTBADDR4
address_b[4] => ram_block14a16.PORTBADDR4
address_b[4] => ram_block14a17.PORTBADDR4
address_b[4] => ram_block14a18.PORTBADDR4
address_b[4] => ram_block14a19.PORTBADDR4
address_b[4] => ram_block14a20.PORTBADDR4
address_b[4] => ram_block14a21.PORTBADDR4
address_b[4] => ram_block14a22.PORTBADDR4
address_b[4] => ram_block14a23.PORTBADDR4
address_b[4] => ram_block14a24.PORTBADDR4
address_b[4] => ram_block14a25.PORTBADDR4
address_b[4] => ram_block14a26.PORTBADDR4
address_b[4] => ram_block14a27.PORTBADDR4
address_b[4] => ram_block14a28.PORTBADDR4
address_b[4] => ram_block14a29.PORTBADDR4
address_b[4] => ram_block14a30.PORTBADDR4
address_b[4] => ram_block14a31.PORTBADDR4
address_b[4] => ram_block14a32.PORTBADDR4
address_b[5] => ram_block14a0.PORTBADDR5
address_b[5] => ram_block14a1.PORTBADDR5
address_b[5] => ram_block14a2.PORTBADDR5
address_b[5] => ram_block14a3.PORTBADDR5
address_b[5] => ram_block14a4.PORTBADDR5
address_b[5] => ram_block14a5.PORTBADDR5
address_b[5] => ram_block14a6.PORTBADDR5
address_b[5] => ram_block14a7.PORTBADDR5
address_b[5] => ram_block14a8.PORTBADDR5
address_b[5] => ram_block14a9.PORTBADDR5
address_b[5] => ram_block14a10.PORTBADDR5
address_b[5] => ram_block14a11.PORTBADDR5
address_b[5] => ram_block14a12.PORTBADDR5
address_b[5] => ram_block14a13.PORTBADDR5
address_b[5] => ram_block14a14.PORTBADDR5
address_b[5] => ram_block14a15.PORTBADDR5
address_b[5] => ram_block14a16.PORTBADDR5
address_b[5] => ram_block14a17.PORTBADDR5
address_b[5] => ram_block14a18.PORTBADDR5
address_b[5] => ram_block14a19.PORTBADDR5
address_b[5] => ram_block14a20.PORTBADDR5
address_b[5] => ram_block14a21.PORTBADDR5
address_b[5] => ram_block14a22.PORTBADDR5
address_b[5] => ram_block14a23.PORTBADDR5
address_b[5] => ram_block14a24.PORTBADDR5
address_b[5] => ram_block14a25.PORTBADDR5
address_b[5] => ram_block14a26.PORTBADDR5
address_b[5] => ram_block14a27.PORTBADDR5
address_b[5] => ram_block14a28.PORTBADDR5
address_b[5] => ram_block14a29.PORTBADDR5
address_b[5] => ram_block14a30.PORTBADDR5
address_b[5] => ram_block14a31.PORTBADDR5
address_b[5] => ram_block14a32.PORTBADDR5
addressstall_b => ram_block14a0.PORTBADDRSTALL
addressstall_b => ram_block14a1.PORTBADDRSTALL
addressstall_b => ram_block14a2.PORTBADDRSTALL
addressstall_b => ram_block14a3.PORTBADDRSTALL
addressstall_b => ram_block14a4.PORTBADDRSTALL
addressstall_b => ram_block14a5.PORTBADDRSTALL
addressstall_b => ram_block14a6.PORTBADDRSTALL
addressstall_b => ram_block14a7.PORTBADDRSTALL
addressstall_b => ram_block14a8.PORTBADDRSTALL
addressstall_b => ram_block14a9.PORTBADDRSTALL
addressstall_b => ram_block14a10.PORTBADDRSTALL
addressstall_b => ram_block14a11.PORTBADDRSTALL
addressstall_b => ram_block14a12.PORTBADDRSTALL
addressstall_b => ram_block14a13.PORTBADDRSTALL
addressstall_b => ram_block14a14.PORTBADDRSTALL
addressstall_b => ram_block14a15.PORTBADDRSTALL
addressstall_b => ram_block14a16.PORTBADDRSTALL
addressstall_b => ram_block14a17.PORTBADDRSTALL
addressstall_b => ram_block14a18.PORTBADDRSTALL
addressstall_b => ram_block14a19.PORTBADDRSTALL
addressstall_b => ram_block14a20.PORTBADDRSTALL
addressstall_b => ram_block14a21.PORTBADDRSTALL
addressstall_b => ram_block14a22.PORTBADDRSTALL
addressstall_b => ram_block14a23.PORTBADDRSTALL
addressstall_b => ram_block14a24.PORTBADDRSTALL
addressstall_b => ram_block14a25.PORTBADDRSTALL
addressstall_b => ram_block14a26.PORTBADDRSTALL
addressstall_b => ram_block14a27.PORTBADDRSTALL
addressstall_b => ram_block14a28.PORTBADDRSTALL
addressstall_b => ram_block14a29.PORTBADDRSTALL
addressstall_b => ram_block14a30.PORTBADDRSTALL
addressstall_b => ram_block14a31.PORTBADDRSTALL
addressstall_b => ram_block14a32.PORTBADDRSTALL
clock0 => ram_block14a0.CLK0
clock0 => ram_block14a1.CLK0
clock0 => ram_block14a2.CLK0
clock0 => ram_block14a3.CLK0
clock0 => ram_block14a4.CLK0
clock0 => ram_block14a5.CLK0
clock0 => ram_block14a6.CLK0
clock0 => ram_block14a7.CLK0
clock0 => ram_block14a8.CLK0
clock0 => ram_block14a9.CLK0
clock0 => ram_block14a10.CLK0
clock0 => ram_block14a11.CLK0
clock0 => ram_block14a12.CLK0
clock0 => ram_block14a13.CLK0
clock0 => ram_block14a14.CLK0
clock0 => ram_block14a15.CLK0
clock0 => ram_block14a16.CLK0
clock0 => ram_block14a17.CLK0
clock0 => ram_block14a18.CLK0
clock0 => ram_block14a19.CLK0
clock0 => ram_block14a20.CLK0
clock0 => ram_block14a21.CLK0
clock0 => ram_block14a22.CLK0
clock0 => ram_block14a23.CLK0
clock0 => ram_block14a24.CLK0
clock0 => ram_block14a25.CLK0
clock0 => ram_block14a26.CLK0
clock0 => ram_block14a27.CLK0
clock0 => ram_block14a28.CLK0
clock0 => ram_block14a29.CLK0
clock0 => ram_block14a30.CLK0
clock0 => ram_block14a31.CLK0
clock0 => ram_block14a32.CLK0
clock1 => ram_block14a0.CLK1
clock1 => ram_block14a1.CLK1
clock1 => ram_block14a2.CLK1
clock1 => ram_block14a3.CLK1
clock1 => ram_block14a4.CLK1
clock1 => ram_block14a5.CLK1
clock1 => ram_block14a6.CLK1
clock1 => ram_block14a7.CLK1
clock1 => ram_block14a8.CLK1
clock1 => ram_block14a9.CLK1
clock1 => ram_block14a10.CLK1
clock1 => ram_block14a11.CLK1
clock1 => ram_block14a12.CLK1
clock1 => ram_block14a13.CLK1
clock1 => ram_block14a14.CLK1
clock1 => ram_block14a15.CLK1
clock1 => ram_block14a16.CLK1
clock1 => ram_block14a17.CLK1
clock1 => ram_block14a18.CLK1
clock1 => ram_block14a19.CLK1
clock1 => ram_block14a20.CLK1
clock1 => ram_block14a21.CLK1
clock1 => ram_block14a22.CLK1
clock1 => ram_block14a23.CLK1
clock1 => ram_block14a24.CLK1
clock1 => ram_block14a25.CLK1
clock1 => ram_block14a26.CLK1
clock1 => ram_block14a27.CLK1
clock1 => ram_block14a28.CLK1
clock1 => ram_block14a29.CLK1
clock1 => ram_block14a30.CLK1
clock1 => ram_block14a31.CLK1
clock1 => ram_block14a32.CLK1
clocken1 => ram_block14a0.ENA1
clocken1 => ram_block14a1.ENA1
clocken1 => ram_block14a2.ENA1
clocken1 => ram_block14a3.ENA1
clocken1 => ram_block14a4.ENA1
clocken1 => ram_block14a5.ENA1
clocken1 => ram_block14a6.ENA1
clocken1 => ram_block14a7.ENA1
clocken1 => ram_block14a8.ENA1
clocken1 => ram_block14a9.ENA1
clocken1 => ram_block14a10.ENA1
clocken1 => ram_block14a11.ENA1
clocken1 => ram_block14a12.ENA1
clocken1 => ram_block14a13.ENA1
clocken1 => ram_block14a14.ENA1
clocken1 => ram_block14a15.ENA1
clocken1 => ram_block14a16.ENA1
clocken1 => ram_block14a17.ENA1
clocken1 => ram_block14a18.ENA1
clocken1 => ram_block14a19.ENA1
clocken1 => ram_block14a20.ENA1
clocken1 => ram_block14a21.ENA1
clocken1 => ram_block14a22.ENA1
clocken1 => ram_block14a23.ENA1
clocken1 => ram_block14a24.ENA1
clocken1 => ram_block14a25.ENA1
clocken1 => ram_block14a26.ENA1
clocken1 => ram_block14a27.ENA1
clocken1 => ram_block14a28.ENA1
clocken1 => ram_block14a29.ENA1
clocken1 => ram_block14a30.ENA1
clocken1 => ram_block14a31.ENA1
clocken1 => ram_block14a32.ENA1
data_a[0] => ram_block14a0.PORTADATAIN
data_a[1] => ram_block14a1.PORTADATAIN
data_a[2] => ram_block14a2.PORTADATAIN
data_a[3] => ram_block14a3.PORTADATAIN
data_a[4] => ram_block14a4.PORTADATAIN
data_a[5] => ram_block14a5.PORTADATAIN
data_a[6] => ram_block14a6.PORTADATAIN
data_a[7] => ram_block14a7.PORTADATAIN
data_a[8] => ram_block14a8.PORTADATAIN
data_a[9] => ram_block14a9.PORTADATAIN
data_a[10] => ram_block14a10.PORTADATAIN
data_a[11] => ram_block14a11.PORTADATAIN
data_a[12] => ram_block14a12.PORTADATAIN
data_a[13] => ram_block14a13.PORTADATAIN
data_a[14] => ram_block14a14.PORTADATAIN
data_a[15] => ram_block14a15.PORTADATAIN
data_a[16] => ram_block14a16.PORTADATAIN
data_a[17] => ram_block14a17.PORTADATAIN
data_a[18] => ram_block14a18.PORTADATAIN
data_a[19] => ram_block14a19.PORTADATAIN
data_a[20] => ram_block14a20.PORTADATAIN
data_a[21] => ram_block14a21.PORTADATAIN
data_a[22] => ram_block14a22.PORTADATAIN
data_a[23] => ram_block14a23.PORTADATAIN
data_a[24] => ram_block14a24.PORTADATAIN
data_a[25] => ram_block14a25.PORTADATAIN
data_a[26] => ram_block14a26.PORTADATAIN
data_a[27] => ram_block14a27.PORTADATAIN
data_a[28] => ram_block14a28.PORTADATAIN
data_a[29] => ram_block14a29.PORTADATAIN
data_a[30] => ram_block14a30.PORTADATAIN
data_a[31] => ram_block14a31.PORTADATAIN
data_a[32] => ram_block14a32.PORTADATAIN
wren_a => ram_block14a0.PORTAWE
wren_a => ram_block14a0.ENA0
wren_a => ram_block14a1.PORTAWE
wren_a => ram_block14a1.ENA0
wren_a => ram_block14a2.PORTAWE
wren_a => ram_block14a2.ENA0
wren_a => ram_block14a3.PORTAWE
wren_a => ram_block14a3.ENA0
wren_a => ram_block14a4.PORTAWE
wren_a => ram_block14a4.ENA0
wren_a => ram_block14a5.PORTAWE
wren_a => ram_block14a5.ENA0
wren_a => ram_block14a6.PORTAWE
wren_a => ram_block14a6.ENA0
wren_a => ram_block14a7.PORTAWE
wren_a => ram_block14a7.ENA0
wren_a => ram_block14a8.PORTAWE
wren_a => ram_block14a8.ENA0
wren_a => ram_block14a9.PORTAWE
wren_a => ram_block14a9.ENA0
wren_a => ram_block14a10.PORTAWE
wren_a => ram_block14a10.ENA0
wren_a => ram_block14a11.PORTAWE
wren_a => ram_block14a11.ENA0
wren_a => ram_block14a12.PORTAWE
wren_a => ram_block14a12.ENA0
wren_a => ram_block14a13.PORTAWE
wren_a => ram_block14a13.ENA0
wren_a => ram_block14a14.PORTAWE
wren_a => ram_block14a14.ENA0
wren_a => ram_block14a15.PORTAWE
wren_a => ram_block14a15.ENA0
wren_a => ram_block14a16.PORTAWE
wren_a => ram_block14a16.ENA0
wren_a => ram_block14a17.PORTAWE
wren_a => ram_block14a17.ENA0
wren_a => ram_block14a18.PORTAWE
wren_a => ram_block14a18.ENA0
wren_a => ram_block14a19.PORTAWE
wren_a => ram_block14a19.ENA0
wren_a => ram_block14a20.PORTAWE
wren_a => ram_block14a20.ENA0
wren_a => ram_block14a21.PORTAWE
wren_a => ram_block14a21.ENA0
wren_a => ram_block14a22.PORTAWE
wren_a => ram_block14a22.ENA0
wren_a => ram_block14a23.PORTAWE
wren_a => ram_block14a23.ENA0
wren_a => ram_block14a24.PORTAWE
wren_a => ram_block14a24.ENA0
wren_a => ram_block14a25.PORTAWE
wren_a => ram_block14a25.ENA0
wren_a => ram_block14a26.PORTAWE
wren_a => ram_block14a26.ENA0
wren_a => ram_block14a27.PORTAWE
wren_a => ram_block14a27.ENA0
wren_a => ram_block14a28.PORTAWE
wren_a => ram_block14a28.ENA0
wren_a => ram_block14a29.PORTAWE
wren_a => ram_block14a29.ENA0
wren_a => ram_block14a30.PORTAWE
wren_a => ram_block14a30.ENA0
wren_a => ram_block14a31.PORTAWE
wren_a => ram_block14a31.ENA0
wren_a => ram_block14a32.PORTAWE
wren_a => ram_block14a32.ENA0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp
clock => dffpipe_fd9:dffpipe15.clock
clrn => dffpipe_fd9:dffpipe15.clrn
d[0] => dffpipe_fd9:dffpipe15.d[0]
d[1] => dffpipe_fd9:dffpipe15.d[1]
d[2] => dffpipe_fd9:dffpipe15.d[2]
d[3] => dffpipe_fd9:dffpipe15.d[3]
d[4] => dffpipe_fd9:dffpipe15.d[4]
d[5] => dffpipe_fd9:dffpipe15.d[5]
d[6] => dffpipe_fd9:dffpipe15.d[6]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe15
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_brp
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_bwp
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp
clock => dffpipe_gd9:dffpipe19.clock
clrn => dffpipe_gd9:dffpipe19.clrn
d[0] => dffpipe_gd9:dffpipe19.d[0]
d[1] => dffpipe_gd9:dffpipe19.d[1]
d[2] => dffpipe_gd9:dffpipe19.d[2]
d[3] => dffpipe_gd9:dffpipe19.d[3]
d[4] => dffpipe_gd9:dffpipe19.d[4]
d[5] => dffpipe_gd9:dffpipe19.d[5]
d[6] => dffpipe_gd9:dffpipe19.d[6]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe19
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe20a[0].IN0
d[1] => dffe20a[1].IN0
d[2] => dffe20a[2].IN0
d[3] => dffe20a[3].IN0
d[4] => dffe20a[4].IN0
d[5] => dffe20a[5].IN0
d[6] => dffe20a[6].IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:rdempty_eq_comp1_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:rdempty_eq_comp1_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:rdempty_eq_comp_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:rdempty_eq_comp_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:wrfull_eq_comp1_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:wrfull_eq_comp1_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:wrfull_eq_comp_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:wrfull_eq_comp_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1
clk => d1_sys_clk_timer_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
reset_n => sys_clk_timer_s1_reset_n.DATAIN
reset_n => d1_sys_clk_timer_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
slow_peripheral_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[5] => Equal0.IN1
slow_peripheral_bridge_m1_address_to_slave[6] => Equal0.IN2
slow_peripheral_bridge_m1_address_to_slave[7] => Equal0.IN0
slow_peripheral_bridge_m1_latency_counter => slow_peripheral_bridge_m1_qualified_request_sys_clk_timer_s1.IN0
slow_peripheral_bridge_m1_nativeaddress[0] => sys_clk_timer_s1_address[0].DATAIN
slow_peripheral_bridge_m1_nativeaddress[1] => sys_clk_timer_s1_address[1].DATAIN
slow_peripheral_bridge_m1_nativeaddress[2] => sys_clk_timer_s1_address[2].DATAIN
slow_peripheral_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_requests_sys_clk_timer_s1.IN0
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_qualified_request_sys_clk_timer_s1.IN1
slow_peripheral_bridge_m1_read => sys_clk_timer_s1_in_a_read_cycle.IN1
slow_peripheral_bridge_m1_write => slow_peripheral_bridge_m1_requests_sys_clk_timer_s1.IN1
slow_peripheral_bridge_m1_write => sys_clk_timer_s1_write_n.IN1
slow_peripheral_bridge_m1_writedata[0] => sys_clk_timer_s1_writedata[0].DATAIN
slow_peripheral_bridge_m1_writedata[1] => sys_clk_timer_s1_writedata[1].DATAIN
slow_peripheral_bridge_m1_writedata[2] => sys_clk_timer_s1_writedata[2].DATAIN
slow_peripheral_bridge_m1_writedata[3] => sys_clk_timer_s1_writedata[3].DATAIN
slow_peripheral_bridge_m1_writedata[4] => sys_clk_timer_s1_writedata[4].DATAIN
slow_peripheral_bridge_m1_writedata[5] => sys_clk_timer_s1_writedata[5].DATAIN
slow_peripheral_bridge_m1_writedata[6] => sys_clk_timer_s1_writedata[6].DATAIN
slow_peripheral_bridge_m1_writedata[7] => sys_clk_timer_s1_writedata[7].DATAIN
slow_peripheral_bridge_m1_writedata[8] => sys_clk_timer_s1_writedata[8].DATAIN
slow_peripheral_bridge_m1_writedata[9] => sys_clk_timer_s1_writedata[9].DATAIN
slow_peripheral_bridge_m1_writedata[10] => sys_clk_timer_s1_writedata[10].DATAIN
slow_peripheral_bridge_m1_writedata[11] => sys_clk_timer_s1_writedata[11].DATAIN
slow_peripheral_bridge_m1_writedata[12] => sys_clk_timer_s1_writedata[12].DATAIN
slow_peripheral_bridge_m1_writedata[13] => sys_clk_timer_s1_writedata[13].DATAIN
slow_peripheral_bridge_m1_writedata[14] => sys_clk_timer_s1_writedata[14].DATAIN
slow_peripheral_bridge_m1_writedata[15] => sys_clk_timer_s1_writedata[15].DATAIN
slow_peripheral_bridge_m1_writedata[16] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[17] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[18] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[19] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[20] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[21] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[22] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[23] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[24] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[25] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[26] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[27] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[28] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[29] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[30] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[31] => ~NO_FANOUT~
sys_clk_timer_s1_irq => sys_clk_timer_s1_irq_from_sa.DATAIN
sys_clk_timer_s1_readdata[0] => sys_clk_timer_s1_readdata_from_sa[0].DATAIN
sys_clk_timer_s1_readdata[1] => sys_clk_timer_s1_readdata_from_sa[1].DATAIN
sys_clk_timer_s1_readdata[2] => sys_clk_timer_s1_readdata_from_sa[2].DATAIN
sys_clk_timer_s1_readdata[3] => sys_clk_timer_s1_readdata_from_sa[3].DATAIN
sys_clk_timer_s1_readdata[4] => sys_clk_timer_s1_readdata_from_sa[4].DATAIN
sys_clk_timer_s1_readdata[5] => sys_clk_timer_s1_readdata_from_sa[5].DATAIN
sys_clk_timer_s1_readdata[6] => sys_clk_timer_s1_readdata_from_sa[6].DATAIN
sys_clk_timer_s1_readdata[7] => sys_clk_timer_s1_readdata_from_sa[7].DATAIN
sys_clk_timer_s1_readdata[8] => sys_clk_timer_s1_readdata_from_sa[8].DATAIN
sys_clk_timer_s1_readdata[9] => sys_clk_timer_s1_readdata_from_sa[9].DATAIN
sys_clk_timer_s1_readdata[10] => sys_clk_timer_s1_readdata_from_sa[10].DATAIN
sys_clk_timer_s1_readdata[11] => sys_clk_timer_s1_readdata_from_sa[11].DATAIN
sys_clk_timer_s1_readdata[12] => sys_clk_timer_s1_readdata_from_sa[12].DATAIN
sys_clk_timer_s1_readdata[13] => sys_clk_timer_s1_readdata_from_sa[13].DATAIN
sys_clk_timer_s1_readdata[14] => sys_clk_timer_s1_readdata_from_sa[14].DATAIN
sys_clk_timer_s1_readdata[15] => sys_clk_timer_s1_readdata_from_sa[15].DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sys_clk_timer:the_sys_clk_timer
address[0] => Equal1.IN30
address[0] => Equal2.IN60
address[0] => Equal3.IN30
address[0] => Equal4.IN60
address[0] => Equal5.IN60
address[0] => Equal6.IN31
address[1] => Equal1.IN60
address[1] => Equal2.IN59
address[1] => Equal3.IN29
address[1] => Equal4.IN29
address[1] => Equal5.IN30
address[1] => Equal6.IN30
address[2] => Equal1.IN29
address[2] => Equal2.IN29
address[2] => Equal3.IN60
address[2] => Equal4.IN59
address[2] => Equal5.IN29
address[2] => Equal6.IN29
chipselect => period_l_wr_strobe.IN0
clk => control_register[0].CLK
clk => control_register[1].CLK
clk => control_register[2].CLK
clk => control_register[3].CLK
clk => counter_snapshot[0].CLK
clk => counter_snapshot[1].CLK
clk => counter_snapshot[2].CLK
clk => counter_snapshot[3].CLK
clk => counter_snapshot[4].CLK
clk => counter_snapshot[5].CLK
clk => counter_snapshot[6].CLK
clk => counter_snapshot[7].CLK
clk => counter_snapshot[8].CLK
clk => counter_snapshot[9].CLK
clk => counter_snapshot[10].CLK
clk => counter_snapshot[11].CLK
clk => counter_snapshot[12].CLK
clk => counter_snapshot[13].CLK
clk => counter_snapshot[14].CLK
clk => counter_snapshot[15].CLK
clk => counter_snapshot[16].CLK
clk => counter_snapshot[17].CLK
clk => counter_snapshot[18].CLK
clk => counter_snapshot[19].CLK
clk => counter_snapshot[20].CLK
clk => counter_snapshot[21].CLK
clk => counter_snapshot[22].CLK
clk => counter_snapshot[23].CLK
clk => counter_snapshot[24].CLK
clk => counter_snapshot[25].CLK
clk => counter_snapshot[26].CLK
clk => counter_snapshot[27].CLK
clk => counter_snapshot[28].CLK
clk => counter_snapshot[29].CLK
clk => counter_snapshot[30].CLK
clk => counter_snapshot[31].CLK
clk => period_h_register[0].CLK
clk => period_h_register[1].CLK
clk => period_h_register[2].CLK
clk => period_h_register[3].CLK
clk => period_h_register[4].CLK
clk => period_h_register[5].CLK
clk => period_h_register[6].CLK
clk => period_h_register[7].CLK
clk => period_h_register[8].CLK
clk => period_h_register[9].CLK
clk => period_h_register[10].CLK
clk => period_h_register[11].CLK
clk => period_h_register[12].CLK
clk => period_h_register[13].CLK
clk => period_h_register[14].CLK
clk => period_h_register[15].CLK
clk => period_l_register[0].CLK
clk => period_l_register[1].CLK
clk => period_l_register[2].CLK
clk => period_l_register[3].CLK
clk => period_l_register[4].CLK
clk => period_l_register[5].CLK
clk => period_l_register[6].CLK
clk => period_l_register[7].CLK
clk => period_l_register[8].CLK
clk => period_l_register[9].CLK
clk => period_l_register[10].CLK
clk => period_l_register[11].CLK
clk => period_l_register[12].CLK
clk => period_l_register[13].CLK
clk => period_l_register[14].CLK
clk => period_l_register[15].CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => timeout_occurred.CLK
clk => delayed_unxcounter_is_zeroxx0.CLK
clk => counter_is_running.CLK
clk => force_reload.CLK
clk => internal_counter[0].CLK
clk => internal_counter[1].CLK
clk => internal_counter[2].CLK
clk => internal_counter[3].CLK
clk => internal_counter[4].CLK
clk => internal_counter[5].CLK
clk => internal_counter[6].CLK
clk => internal_counter[7].CLK
clk => internal_counter[8].CLK
clk => internal_counter[9].CLK
clk => internal_counter[10].CLK
clk => internal_counter[11].CLK
clk => internal_counter[12].CLK
clk => internal_counter[13].CLK
clk => internal_counter[14].CLK
clk => internal_counter[15].CLK
clk => internal_counter[16].CLK
clk => internal_counter[17].CLK
clk => internal_counter[18].CLK
clk => internal_counter[19].CLK
clk => internal_counter[20].CLK
clk => internal_counter[21].CLK
clk => internal_counter[22].CLK
clk => internal_counter[23].CLK
clk => internal_counter[24].CLK
clk => internal_counter[25].CLK
clk => internal_counter[26].CLK
clk => internal_counter[27].CLK
clk => internal_counter[28].CLK
clk => internal_counter[29].CLK
clk => internal_counter[30].CLK
clk => internal_counter[31].CLK
reset_n => internal_counter[0].PRESET
reset_n => internal_counter[1].PRESET
reset_n => internal_counter[2].PRESET
reset_n => internal_counter[3].PRESET
reset_n => internal_counter[4].PRESET
reset_n => internal_counter[5].PRESET
reset_n => internal_counter[6].ACLR
reset_n => internal_counter[7].PRESET
reset_n => internal_counter[8].PRESET
reset_n => internal_counter[9].PRESET
reset_n => internal_counter[10].PRESET
reset_n => internal_counter[11].ACLR
reset_n => internal_counter[12].ACLR
reset_n => internal_counter[13].PRESET
reset_n => internal_counter[14].ACLR
reset_n => internal_counter[15].ACLR
reset_n => internal_counter[16].PRESET
reset_n => internal_counter[17].ACLR
reset_n => internal_counter[18].ACLR
reset_n => internal_counter[19].PRESET
reset_n => internal_counter[20].ACLR
reset_n => internal_counter[21].ACLR
reset_n => internal_counter[22].ACLR
reset_n => internal_counter[23].ACLR
reset_n => internal_counter[24].ACLR
reset_n => internal_counter[25].ACLR
reset_n => internal_counter[26].ACLR
reset_n => internal_counter[27].ACLR
reset_n => internal_counter[28].ACLR
reset_n => internal_counter[29].ACLR
reset_n => internal_counter[30].ACLR
reset_n => internal_counter[31].ACLR
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => force_reload.ACLR
reset_n => counter_is_running.ACLR
reset_n => delayed_unxcounter_is_zeroxx0.ACLR
reset_n => timeout_occurred.ACLR
reset_n => period_l_register[0].PRESET
reset_n => period_l_register[1].PRESET
reset_n => period_l_register[2].PRESET
reset_n => period_l_register[3].PRESET
reset_n => period_l_register[4].PRESET
reset_n => period_l_register[5].PRESET
reset_n => period_l_register[6].ACLR
reset_n => period_l_register[7].PRESET
reset_n => period_l_register[8].PRESET
reset_n => period_l_register[9].PRESET
reset_n => period_l_register[10].PRESET
reset_n => period_l_register[11].ACLR
reset_n => period_l_register[12].ACLR
reset_n => period_l_register[13].PRESET
reset_n => period_l_register[14].ACLR
reset_n => period_l_register[15].ACLR
reset_n => period_h_register[0].PRESET
reset_n => period_h_register[1].ACLR
reset_n => period_h_register[2].ACLR
reset_n => period_h_register[3].PRESET
reset_n => period_h_register[4].ACLR
reset_n => period_h_register[5].ACLR
reset_n => period_h_register[6].ACLR
reset_n => period_h_register[7].ACLR
reset_n => period_h_register[8].ACLR
reset_n => period_h_register[9].ACLR
reset_n => period_h_register[10].ACLR
reset_n => period_h_register[11].ACLR
reset_n => period_h_register[12].ACLR
reset_n => period_h_register[13].ACLR
reset_n => period_h_register[14].ACLR
reset_n => period_h_register[15].ACLR
reset_n => control_register[0].ACLR
reset_n => control_register[1].ACLR
reset_n => control_register[2].ACLR
reset_n => control_register[3].ACLR
reset_n => counter_snapshot[0].ACLR
reset_n => counter_snapshot[1].ACLR
reset_n => counter_snapshot[2].ACLR
reset_n => counter_snapshot[3].ACLR
reset_n => counter_snapshot[4].ACLR
reset_n => counter_snapshot[5].ACLR
reset_n => counter_snapshot[6].ACLR
reset_n => counter_snapshot[7].ACLR
reset_n => counter_snapshot[8].ACLR
reset_n => counter_snapshot[9].ACLR
reset_n => counter_snapshot[10].ACLR
reset_n => counter_snapshot[11].ACLR
reset_n => counter_snapshot[12].ACLR
reset_n => counter_snapshot[13].ACLR
reset_n => counter_snapshot[14].ACLR
reset_n => counter_snapshot[15].ACLR
reset_n => counter_snapshot[16].ACLR
reset_n => counter_snapshot[17].ACLR
reset_n => counter_snapshot[18].ACLR
reset_n => counter_snapshot[19].ACLR
reset_n => counter_snapshot[20].ACLR
reset_n => counter_snapshot[21].ACLR
reset_n => counter_snapshot[22].ACLR
reset_n => counter_snapshot[23].ACLR
reset_n => counter_snapshot[24].ACLR
reset_n => counter_snapshot[25].ACLR
reset_n => counter_snapshot[26].ACLR
reset_n => counter_snapshot[27].ACLR
reset_n => counter_snapshot[28].ACLR
reset_n => counter_snapshot[29].ACLR
reset_n => counter_snapshot[30].ACLR
reset_n => counter_snapshot[31].ACLR
write_n => period_l_wr_strobe.IN1
writedata[0] => period_l_register[0].DATAIN
writedata[0] => control_register[0].DATAIN
writedata[0] => period_h_register[0].DATAIN
writedata[1] => period_l_register[1].DATAIN
writedata[1] => period_h_register[1].DATAIN
writedata[1] => control_register[1].DATAIN
writedata[2] => start_strobe.IN1
writedata[2] => period_l_register[2].DATAIN
writedata[2] => period_h_register[2].DATAIN
writedata[2] => control_register[2].DATAIN
writedata[3] => stop_strobe.IN1
writedata[3] => period_l_register[3].DATAIN
writedata[3] => period_h_register[3].DATAIN
writedata[3] => control_register[3].DATAIN
writedata[4] => period_l_register[4].DATAIN
writedata[4] => period_h_register[4].DATAIN
writedata[5] => period_l_register[5].DATAIN
writedata[5] => period_h_register[5].DATAIN
writedata[6] => period_l_register[6].DATAIN
writedata[6] => period_h_register[6].DATAIN
writedata[7] => period_l_register[7].DATAIN
writedata[7] => period_h_register[7].DATAIN
writedata[8] => period_l_register[8].DATAIN
writedata[8] => period_h_register[8].DATAIN
writedata[9] => period_l_register[9].DATAIN
writedata[9] => period_h_register[9].DATAIN
writedata[10] => period_l_register[10].DATAIN
writedata[10] => period_h_register[10].DATAIN
writedata[11] => period_l_register[11].DATAIN
writedata[11] => period_h_register[11].DATAIN
writedata[12] => period_l_register[12].DATAIN
writedata[12] => period_h_register[12].DATAIN
writedata[13] => period_l_register[13].DATAIN
writedata[13] => period_h_register[13].DATAIN
writedata[14] => period_l_register[14].DATAIN
writedata[14] => period_h_register[14].DATAIN
writedata[15] => period_l_register[15].DATAIN
writedata[15] => period_h_register[15].DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sysid_control_slave_arbitrator:the_sysid_control_slave
clk => d1_sysid_control_slave_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
reset_n => sysid_control_slave_reset_n.DATAIN
reset_n => d1_sysid_control_slave_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
slow_peripheral_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[3] => Equal0.IN3
slow_peripheral_bridge_m1_address_to_slave[4] => Equal0.IN4
slow_peripheral_bridge_m1_address_to_slave[5] => Equal0.IN2
slow_peripheral_bridge_m1_address_to_slave[6] => Equal0.IN1
slow_peripheral_bridge_m1_address_to_slave[7] => Equal0.IN0
slow_peripheral_bridge_m1_latency_counter => slow_peripheral_bridge_m1_qualified_request_sysid_control_slave.IN0
slow_peripheral_bridge_m1_nativeaddress[0] => sysid_control_slave_address.DATAIN
slow_peripheral_bridge_m1_nativeaddress[1] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_requests_sysid_control_slave.IN0
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_requests_sysid_control_slave.IN1
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_qualified_request_sysid_control_slave.IN1
slow_peripheral_bridge_m1_read => sysid_control_slave_in_a_read_cycle.IN1
slow_peripheral_bridge_m1_write => slow_peripheral_bridge_m1_requests_sysid_control_slave.IN1
sysid_control_slave_readdata[0] => sysid_control_slave_readdata_from_sa[0].DATAIN
sysid_control_slave_readdata[1] => sysid_control_slave_readdata_from_sa[1].DATAIN
sysid_control_slave_readdata[2] => sysid_control_slave_readdata_from_sa[2].DATAIN
sysid_control_slave_readdata[3] => sysid_control_slave_readdata_from_sa[3].DATAIN
sysid_control_slave_readdata[4] => sysid_control_slave_readdata_from_sa[4].DATAIN
sysid_control_slave_readdata[5] => sysid_control_slave_readdata_from_sa[5].DATAIN
sysid_control_slave_readdata[6] => sysid_control_slave_readdata_from_sa[6].DATAIN
sysid_control_slave_readdata[7] => sysid_control_slave_readdata_from_sa[7].DATAIN
sysid_control_slave_readdata[8] => sysid_control_slave_readdata_from_sa[8].DATAIN
sysid_control_slave_readdata[9] => sysid_control_slave_readdata_from_sa[9].DATAIN
sysid_control_slave_readdata[10] => sysid_control_slave_readdata_from_sa[10].DATAIN
sysid_control_slave_readdata[11] => sysid_control_slave_readdata_from_sa[11].DATAIN
sysid_control_slave_readdata[12] => sysid_control_slave_readdata_from_sa[12].DATAIN
sysid_control_slave_readdata[13] => sysid_control_slave_readdata_from_sa[13].DATAIN
sysid_control_slave_readdata[14] => sysid_control_slave_readdata_from_sa[14].DATAIN
sysid_control_slave_readdata[15] => sysid_control_slave_readdata_from_sa[15].DATAIN
sysid_control_slave_readdata[16] => sysid_control_slave_readdata_from_sa[16].DATAIN
sysid_control_slave_readdata[17] => sysid_control_slave_readdata_from_sa[17].DATAIN
sysid_control_slave_readdata[18] => sysid_control_slave_readdata_from_sa[18].DATAIN
sysid_control_slave_readdata[19] => sysid_control_slave_readdata_from_sa[19].DATAIN
sysid_control_slave_readdata[20] => sysid_control_slave_readdata_from_sa[20].DATAIN
sysid_control_slave_readdata[21] => sysid_control_slave_readdata_from_sa[21].DATAIN
sysid_control_slave_readdata[22] => sysid_control_slave_readdata_from_sa[22].DATAIN
sysid_control_slave_readdata[23] => sysid_control_slave_readdata_from_sa[23].DATAIN
sysid_control_slave_readdata[24] => sysid_control_slave_readdata_from_sa[24].DATAIN
sysid_control_slave_readdata[25] => sysid_control_slave_readdata_from_sa[25].DATAIN
sysid_control_slave_readdata[26] => sysid_control_slave_readdata_from_sa[26].DATAIN
sysid_control_slave_readdata[27] => sysid_control_slave_readdata_from_sa[27].DATAIN
sysid_control_slave_readdata[28] => sysid_control_slave_readdata_from_sa[28].DATAIN
sysid_control_slave_readdata[29] => sysid_control_slave_readdata_from_sa[29].DATAIN
sysid_control_slave_readdata[30] => sysid_control_slave_readdata_from_sa[30].DATAIN
sysid_control_slave_readdata[31] => sysid_control_slave_readdata_from_sa[31].DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sysid:the_sysid
address => readdata[30].DATAIN
address => readdata[27].DATAIN
address => readdata[26].DATAIN
address => readdata[25].DATAIN
address => readdata[22].DATAIN
address => readdata[21].DATAIN
address => readdata[20].DATAIN
address => readdata[16].DATAIN
address => readdata[15].DATAIN
address => readdata[13].DATAIN
address => readdata[12].DATAIN
address => readdata[11].DATAIN
address => readdata[10].DATAIN
address => readdata[9].DATAIN
address => readdata[8].DATAIN
address => readdata[7].DATAIN
address => readdata[6].DATAIN
address => readdata[1].DATAIN
address => readdata[0].DATAIN
clock => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac_control_port_arbitrator:the_tse_mac_control_port
clk => d1_tse_mac_control_port_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => tse_mac_control_port_address[0].DATAIN
cpu_data_master_address_to_slave[3] => tse_mac_control_port_address[1].DATAIN
cpu_data_master_address_to_slave[4] => tse_mac_control_port_address[2].DATAIN
cpu_data_master_address_to_slave[5] => tse_mac_control_port_address[3].DATAIN
cpu_data_master_address_to_slave[6] => tse_mac_control_port_address[4].DATAIN
cpu_data_master_address_to_slave[7] => tse_mac_control_port_address[5].DATAIN
cpu_data_master_address_to_slave[8] => tse_mac_control_port_address[6].DATAIN
cpu_data_master_address_to_slave[9] => tse_mac_control_port_address[7].DATAIN
cpu_data_master_address_to_slave[10] => Equal0.IN18
cpu_data_master_address_to_slave[11] => Equal0.IN2
cpu_data_master_address_to_slave[12] => Equal0.IN17
cpu_data_master_address_to_slave[13] => Equal0.IN1
cpu_data_master_address_to_slave[14] => Equal0.IN16
cpu_data_master_address_to_slave[15] => Equal0.IN15
cpu_data_master_address_to_slave[16] => Equal0.IN14
cpu_data_master_address_to_slave[17] => Equal0.IN13
cpu_data_master_address_to_slave[18] => Equal0.IN12
cpu_data_master_address_to_slave[19] => Equal0.IN11
cpu_data_master_address_to_slave[20] => Equal0.IN10
cpu_data_master_address_to_slave[21] => Equal0.IN9
cpu_data_master_address_to_slave[22] => Equal0.IN8
cpu_data_master_address_to_slave[23] => Equal0.IN7
cpu_data_master_address_to_slave[24] => Equal0.IN0
cpu_data_master_address_to_slave[25] => Equal0.IN6
cpu_data_master_address_to_slave[26] => Equal0.IN5
cpu_data_master_address_to_slave[27] => Equal0.IN4
cpu_data_master_address_to_slave[28] => Equal0.IN3
cpu_data_master_latency_counter => cpu_data_master_qualified_request_tse_mac_control_port.IN0
cpu_data_master_read => cpu_data_master_requests_tse_mac_control_port.IN0
cpu_data_master_read => cpu_data_master_qualified_request_tse_mac_control_port.IN1
cpu_data_master_read => tse_mac_control_port_read.IN1
cpu_data_master_read => tse_mac_control_port_in_a_read_cycle.IN1
cpu_data_master_read_data_valid_cpu_ddr_clock_bridge_s1_shift_register => cpu_data_master_qualified_request_tse_mac_control_port.IN1
cpu_data_master_read_data_valid_pipeline_bridge_before_tristate_bridge_s1_shift_register => cpu_data_master_qualified_request_tse_mac_control_port.IN1
cpu_data_master_read_data_valid_slow_peripheral_bridge_s1_shift_register => cpu_data_master_qualified_request_tse_mac_control_port.IN1
cpu_data_master_write => cpu_data_master_requests_tse_mac_control_port.IN1
cpu_data_master_write => tse_mac_control_port_write.IN1
cpu_data_master_write => tse_mac_control_port_in_a_write_cycle.IN1
cpu_data_master_writedata[0] => tse_mac_control_port_writedata[0].DATAIN
cpu_data_master_writedata[1] => tse_mac_control_port_writedata[1].DATAIN
cpu_data_master_writedata[2] => tse_mac_control_port_writedata[2].DATAIN
cpu_data_master_writedata[3] => tse_mac_control_port_writedata[3].DATAIN
cpu_data_master_writedata[4] => tse_mac_control_port_writedata[4].DATAIN
cpu_data_master_writedata[5] => tse_mac_control_port_writedata[5].DATAIN
cpu_data_master_writedata[6] => tse_mac_control_port_writedata[6].DATAIN
cpu_data_master_writedata[7] => tse_mac_control_port_writedata[7].DATAIN
cpu_data_master_writedata[8] => tse_mac_control_port_writedata[8].DATAIN
cpu_data_master_writedata[9] => tse_mac_control_port_writedata[9].DATAIN
cpu_data_master_writedata[10] => tse_mac_control_port_writedata[10].DATAIN
cpu_data_master_writedata[11] => tse_mac_control_port_writedata[11].DATAIN
cpu_data_master_writedata[12] => tse_mac_control_port_writedata[12].DATAIN
cpu_data_master_writedata[13] => tse_mac_control_port_writedata[13].DATAIN
cpu_data_master_writedata[14] => tse_mac_control_port_writedata[14].DATAIN
cpu_data_master_writedata[15] => tse_mac_control_port_writedata[15].DATAIN
cpu_data_master_writedata[16] => tse_mac_control_port_writedata[16].DATAIN
cpu_data_master_writedata[17] => tse_mac_control_port_writedata[17].DATAIN
cpu_data_master_writedata[18] => tse_mac_control_port_writedata[18].DATAIN
cpu_data_master_writedata[19] => tse_mac_control_port_writedata[19].DATAIN
cpu_data_master_writedata[20] => tse_mac_control_port_writedata[20].DATAIN
cpu_data_master_writedata[21] => tse_mac_control_port_writedata[21].DATAIN
cpu_data_master_writedata[22] => tse_mac_control_port_writedata[22].DATAIN
cpu_data_master_writedata[23] => tse_mac_control_port_writedata[23].DATAIN
cpu_data_master_writedata[24] => tse_mac_control_port_writedata[24].DATAIN
cpu_data_master_writedata[25] => tse_mac_control_port_writedata[25].DATAIN
cpu_data_master_writedata[26] => tse_mac_control_port_writedata[26].DATAIN
cpu_data_master_writedata[27] => tse_mac_control_port_writedata[27].DATAIN
cpu_data_master_writedata[28] => tse_mac_control_port_writedata[28].DATAIN
cpu_data_master_writedata[29] => tse_mac_control_port_writedata[29].DATAIN
cpu_data_master_writedata[30] => tse_mac_control_port_writedata[30].DATAIN
cpu_data_master_writedata[31] => tse_mac_control_port_writedata[31].DATAIN
reset_n => d1_tse_mac_control_port_end_xfer~reg0.PRESET
reset_n => tse_mac_control_port_reset.DATAIN
tse_mac_control_port_readdata[0] => tse_mac_control_port_readdata_from_sa[0].DATAIN
tse_mac_control_port_readdata[1] => tse_mac_control_port_readdata_from_sa[1].DATAIN
tse_mac_control_port_readdata[2] => tse_mac_control_port_readdata_from_sa[2].DATAIN
tse_mac_control_port_readdata[3] => tse_mac_control_port_readdata_from_sa[3].DATAIN
tse_mac_control_port_readdata[4] => tse_mac_control_port_readdata_from_sa[4].DATAIN
tse_mac_control_port_readdata[5] => tse_mac_control_port_readdata_from_sa[5].DATAIN
tse_mac_control_port_readdata[6] => tse_mac_control_port_readdata_from_sa[6].DATAIN
tse_mac_control_port_readdata[7] => tse_mac_control_port_readdata_from_sa[7].DATAIN
tse_mac_control_port_readdata[8] => tse_mac_control_port_readdata_from_sa[8].DATAIN
tse_mac_control_port_readdata[9] => tse_mac_control_port_readdata_from_sa[9].DATAIN
tse_mac_control_port_readdata[10] => tse_mac_control_port_readdata_from_sa[10].DATAIN
tse_mac_control_port_readdata[11] => tse_mac_control_port_readdata_from_sa[11].DATAIN
tse_mac_control_port_readdata[12] => tse_mac_control_port_readdata_from_sa[12].DATAIN
tse_mac_control_port_readdata[13] => tse_mac_control_port_readdata_from_sa[13].DATAIN
tse_mac_control_port_readdata[14] => tse_mac_control_port_readdata_from_sa[14].DATAIN
tse_mac_control_port_readdata[15] => tse_mac_control_port_readdata_from_sa[15].DATAIN
tse_mac_control_port_readdata[16] => tse_mac_control_port_readdata_from_sa[16].DATAIN
tse_mac_control_port_readdata[17] => tse_mac_control_port_readdata_from_sa[17].DATAIN
tse_mac_control_port_readdata[18] => tse_mac_control_port_readdata_from_sa[18].DATAIN
tse_mac_control_port_readdata[19] => tse_mac_control_port_readdata_from_sa[19].DATAIN
tse_mac_control_port_readdata[20] => tse_mac_control_port_readdata_from_sa[20].DATAIN
tse_mac_control_port_readdata[21] => tse_mac_control_port_readdata_from_sa[21].DATAIN
tse_mac_control_port_readdata[22] => tse_mac_control_port_readdata_from_sa[22].DATAIN
tse_mac_control_port_readdata[23] => tse_mac_control_port_readdata_from_sa[23].DATAIN
tse_mac_control_port_readdata[24] => tse_mac_control_port_readdata_from_sa[24].DATAIN
tse_mac_control_port_readdata[25] => tse_mac_control_port_readdata_from_sa[25].DATAIN
tse_mac_control_port_readdata[26] => tse_mac_control_port_readdata_from_sa[26].DATAIN
tse_mac_control_port_readdata[27] => tse_mac_control_port_readdata_from_sa[27].DATAIN
tse_mac_control_port_readdata[28] => tse_mac_control_port_readdata_from_sa[28].DATAIN
tse_mac_control_port_readdata[29] => tse_mac_control_port_readdata_from_sa[29].DATAIN
tse_mac_control_port_readdata[30] => tse_mac_control_port_readdata_from_sa[30].DATAIN
tse_mac_control_port_readdata[31] => tse_mac_control_port_readdata_from_sa[31].DATAIN
tse_mac_control_port_waitrequest => tse_mac_control_port_waits_for_read.IN1
tse_mac_control_port_waitrequest => tse_mac_control_port_waits_for_write.IN1
tse_mac_control_port_waitrequest => tse_mac_control_port_waitrequest_from_sa.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac_transmit_arbitrator:the_tse_mac_transmit
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
sgdma_tx_out_data[0] => tse_mac_transmit_data[0].DATAIN
sgdma_tx_out_data[1] => tse_mac_transmit_data[1].DATAIN
sgdma_tx_out_data[2] => tse_mac_transmit_data[2].DATAIN
sgdma_tx_out_data[3] => tse_mac_transmit_data[3].DATAIN
sgdma_tx_out_data[4] => tse_mac_transmit_data[4].DATAIN
sgdma_tx_out_data[5] => tse_mac_transmit_data[5].DATAIN
sgdma_tx_out_data[6] => tse_mac_transmit_data[6].DATAIN
sgdma_tx_out_data[7] => tse_mac_transmit_data[7].DATAIN
sgdma_tx_out_data[8] => tse_mac_transmit_data[8].DATAIN
sgdma_tx_out_data[9] => tse_mac_transmit_data[9].DATAIN
sgdma_tx_out_data[10] => tse_mac_transmit_data[10].DATAIN
sgdma_tx_out_data[11] => tse_mac_transmit_data[11].DATAIN
sgdma_tx_out_data[12] => tse_mac_transmit_data[12].DATAIN
sgdma_tx_out_data[13] => tse_mac_transmit_data[13].DATAIN
sgdma_tx_out_data[14] => tse_mac_transmit_data[14].DATAIN
sgdma_tx_out_data[15] => tse_mac_transmit_data[15].DATAIN
sgdma_tx_out_data[16] => tse_mac_transmit_data[16].DATAIN
sgdma_tx_out_data[17] => tse_mac_transmit_data[17].DATAIN
sgdma_tx_out_data[18] => tse_mac_transmit_data[18].DATAIN
sgdma_tx_out_data[19] => tse_mac_transmit_data[19].DATAIN
sgdma_tx_out_data[20] => tse_mac_transmit_data[20].DATAIN
sgdma_tx_out_data[21] => tse_mac_transmit_data[21].DATAIN
sgdma_tx_out_data[22] => tse_mac_transmit_data[22].DATAIN
sgdma_tx_out_data[23] => tse_mac_transmit_data[23].DATAIN
sgdma_tx_out_data[24] => tse_mac_transmit_data[24].DATAIN
sgdma_tx_out_data[25] => tse_mac_transmit_data[25].DATAIN
sgdma_tx_out_data[26] => tse_mac_transmit_data[26].DATAIN
sgdma_tx_out_data[27] => tse_mac_transmit_data[27].DATAIN
sgdma_tx_out_data[28] => tse_mac_transmit_data[28].DATAIN
sgdma_tx_out_data[29] => tse_mac_transmit_data[29].DATAIN
sgdma_tx_out_data[30] => tse_mac_transmit_data[30].DATAIN
sgdma_tx_out_data[31] => tse_mac_transmit_data[31].DATAIN
sgdma_tx_out_empty[0] => tse_mac_transmit_empty[0].DATAIN
sgdma_tx_out_empty[1] => tse_mac_transmit_empty[1].DATAIN
sgdma_tx_out_endofpacket => tse_mac_transmit_endofpacket.DATAIN
sgdma_tx_out_error => tse_mac_transmit_error.DATAIN
sgdma_tx_out_startofpacket => tse_mac_transmit_startofpacket.DATAIN
sgdma_tx_out_valid => tse_mac_transmit_valid.DATAIN
tse_mac_transmit_ready => tse_mac_transmit_ready_from_sa.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac_receive_arbitrator:the_tse_mac_receive
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
sgdma_rx_in_ready_from_sa => tse_mac_receive_ready.DATAIN
tse_mac_receive_data[0] => ~NO_FANOUT~
tse_mac_receive_data[1] => ~NO_FANOUT~
tse_mac_receive_data[2] => ~NO_FANOUT~
tse_mac_receive_data[3] => ~NO_FANOUT~
tse_mac_receive_data[4] => ~NO_FANOUT~
tse_mac_receive_data[5] => ~NO_FANOUT~
tse_mac_receive_data[6] => ~NO_FANOUT~
tse_mac_receive_data[7] => ~NO_FANOUT~
tse_mac_receive_data[8] => ~NO_FANOUT~
tse_mac_receive_data[9] => ~NO_FANOUT~
tse_mac_receive_data[10] => ~NO_FANOUT~
tse_mac_receive_data[11] => ~NO_FANOUT~
tse_mac_receive_data[12] => ~NO_FANOUT~
tse_mac_receive_data[13] => ~NO_FANOUT~
tse_mac_receive_data[14] => ~NO_FANOUT~
tse_mac_receive_data[15] => ~NO_FANOUT~
tse_mac_receive_data[16] => ~NO_FANOUT~
tse_mac_receive_data[17] => ~NO_FANOUT~
tse_mac_receive_data[18] => ~NO_FANOUT~
tse_mac_receive_data[19] => ~NO_FANOUT~
tse_mac_receive_data[20] => ~NO_FANOUT~
tse_mac_receive_data[21] => ~NO_FANOUT~
tse_mac_receive_data[22] => ~NO_FANOUT~
tse_mac_receive_data[23] => ~NO_FANOUT~
tse_mac_receive_data[24] => ~NO_FANOUT~
tse_mac_receive_data[25] => ~NO_FANOUT~
tse_mac_receive_data[26] => ~NO_FANOUT~
tse_mac_receive_data[27] => ~NO_FANOUT~
tse_mac_receive_data[28] => ~NO_FANOUT~
tse_mac_receive_data[29] => ~NO_FANOUT~
tse_mac_receive_data[30] => ~NO_FANOUT~
tse_mac_receive_data[31] => ~NO_FANOUT~
tse_mac_receive_empty[0] => ~NO_FANOUT~
tse_mac_receive_empty[1] => ~NO_FANOUT~
tse_mac_receive_endofpacket => ~NO_FANOUT~
tse_mac_receive_error[0] => ~NO_FANOUT~
tse_mac_receive_error[1] => ~NO_FANOUT~
tse_mac_receive_error[2] => ~NO_FANOUT~
tse_mac_receive_error[3] => ~NO_FANOUT~
tse_mac_receive_error[4] => ~NO_FANOUT~
tse_mac_receive_error[5] => ~NO_FANOUT~
tse_mac_receive_startofpacket => ~NO_FANOUT~
tse_mac_receive_valid => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac
ff_tx_data[0] => ff_tx_data[0].IN1
ff_tx_data[1] => ff_tx_data[1].IN1
ff_tx_data[2] => ff_tx_data[2].IN1
ff_tx_data[3] => ff_tx_data[3].IN1
ff_tx_data[4] => ff_tx_data[4].IN1
ff_tx_data[5] => ff_tx_data[5].IN1
ff_tx_data[6] => ff_tx_data[6].IN1
ff_tx_data[7] => ff_tx_data[7].IN1
ff_tx_data[8] => ff_tx_data[8].IN1
ff_tx_data[9] => ff_tx_data[9].IN1
ff_tx_data[10] => ff_tx_data[10].IN1
ff_tx_data[11] => ff_tx_data[11].IN1
ff_tx_data[12] => ff_tx_data[12].IN1
ff_tx_data[13] => ff_tx_data[13].IN1
ff_tx_data[14] => ff_tx_data[14].IN1
ff_tx_data[15] => ff_tx_data[15].IN1
ff_tx_data[16] => ff_tx_data[16].IN1
ff_tx_data[17] => ff_tx_data[17].IN1
ff_tx_data[18] => ff_tx_data[18].IN1
ff_tx_data[19] => ff_tx_data[19].IN1
ff_tx_data[20] => ff_tx_data[20].IN1
ff_tx_data[21] => ff_tx_data[21].IN1
ff_tx_data[22] => ff_tx_data[22].IN1
ff_tx_data[23] => ff_tx_data[23].IN1
ff_tx_data[24] => ff_tx_data[24].IN1
ff_tx_data[25] => ff_tx_data[25].IN1
ff_tx_data[26] => ff_tx_data[26].IN1
ff_tx_data[27] => ff_tx_data[27].IN1
ff_tx_data[28] => ff_tx_data[28].IN1
ff_tx_data[29] => ff_tx_data[29].IN1
ff_tx_data[30] => ff_tx_data[30].IN1
ff_tx_data[31] => ff_tx_data[31].IN1
ff_tx_eop => ff_tx_eop.IN1
ff_tx_err => ff_tx_err.IN1
ff_tx_mod[0] => ff_tx_mod[0].IN1
ff_tx_mod[1] => ff_tx_mod[1].IN1
ff_tx_sop => ff_tx_sop.IN1
ff_tx_wren => ff_tx_wren.IN1
ff_tx_clk => ff_tx_clk.IN1
ff_rx_rdy => ff_rx_rdy.IN1
ff_rx_clk => ff_rx_clk.IN1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
read => read.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1
write => write.IN1
clk => clk.IN1
reset => reset.IN1
rgmii_in[0] => rgmii_in[0].IN1
rgmii_in[1] => rgmii_in[1].IN1
rgmii_in[2] => rgmii_in[2].IN1
rgmii_in[3] => rgmii_in[3].IN1
rx_control => rx_control.IN1
tx_clk => tx_clk.IN1
rx_clk => rx_clk.IN1
set_10 => set_10.IN1
set_1000 => set_1000.IN1
mdio_in => mdio_in.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst
clk => clk.IN2
read => read.IN1
write => write.IN1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1
reset => reset.IN5
reset_rx_clk => ~NO_FANOUT~
reset_tx_clk => ~NO_FANOUT~
reset_ff_rx_clk => ~NO_FANOUT~
reset_ff_tx_clk => ~NO_FANOUT~
ff_rx_clk => ff_rx_clk.IN2
ff_rx_rdy => ff_rx_rdy.IN1
ff_tx_clk => ff_tx_clk.IN2
ff_tx_data[0] => ff_tx_data[0].IN1
ff_tx_data[1] => ff_tx_data[1].IN1
ff_tx_data[2] => ff_tx_data[2].IN1
ff_tx_data[3] => ff_tx_data[3].IN1
ff_tx_data[4] => ff_tx_data[4].IN1
ff_tx_data[5] => ff_tx_data[5].IN1
ff_tx_data[6] => ff_tx_data[6].IN1
ff_tx_data[7] => ff_tx_data[7].IN1
ff_tx_data[8] => ff_tx_data[8].IN1
ff_tx_data[9] => ff_tx_data[9].IN1
ff_tx_data[10] => ff_tx_data[10].IN1
ff_tx_data[11] => ff_tx_data[11].IN1
ff_tx_data[12] => ff_tx_data[12].IN1
ff_tx_data[13] => ff_tx_data[13].IN1
ff_tx_data[14] => ff_tx_data[14].IN1
ff_tx_data[15] => ff_tx_data[15].IN1
ff_tx_data[16] => ff_tx_data[16].IN1
ff_tx_data[17] => ff_tx_data[17].IN1
ff_tx_data[18] => ff_tx_data[18].IN1
ff_tx_data[19] => ff_tx_data[19].IN1
ff_tx_data[20] => ff_tx_data[20].IN1
ff_tx_data[21] => ff_tx_data[21].IN1
ff_tx_data[22] => ff_tx_data[22].IN1
ff_tx_data[23] => ff_tx_data[23].IN1
ff_tx_data[24] => ff_tx_data[24].IN1
ff_tx_data[25] => ff_tx_data[25].IN1
ff_tx_data[26] => ff_tx_data[26].IN1
ff_tx_data[27] => ff_tx_data[27].IN1
ff_tx_data[28] => ff_tx_data[28].IN1
ff_tx_data[29] => ff_tx_data[29].IN1
ff_tx_data[30] => ff_tx_data[30].IN1
ff_tx_data[31] => ff_tx_data[31].IN1
ff_tx_mod[0] => ff_tx_mod[0].IN1
ff_tx_mod[1] => ff_tx_mod[1].IN1
ff_tx_sop => ff_tx_sop.IN1
ff_tx_eop => ff_tx_eop.IN1
ff_tx_err => ff_tx_err.IN1
ff_tx_wren => ff_tx_wren.IN1
ff_tx_crc_fwd => ff_tx_crc_fwd.IN1
xoff_gen => xoff_gen.IN1
xon_gen => xon_gen.IN1
magic_sleep_n => magic_sleep_n.IN1
rx_clk => rx_clk.IN2
tx_clk => tx_clk.IN2
gm_rx_d[0] => gm_rx_d[0].IN1
gm_rx_d[1] => gm_rx_d[1].IN1
gm_rx_d[2] => gm_rx_d[2].IN1
gm_rx_d[3] => gm_rx_d[3].IN1
gm_rx_d[4] => gm_rx_d[4].IN1
gm_rx_d[5] => gm_rx_d[5].IN1
gm_rx_d[6] => gm_rx_d[6].IN1
gm_rx_d[7] => gm_rx_d[7].IN1
gm_rx_dv => gm_rx_dv.IN1
gm_rx_err => gm_rx_err.IN1
m_rx_d[0] => m_rx_d[0].IN1
m_rx_d[1] => m_rx_d[1].IN1
m_rx_d[2] => m_rx_d[2].IN1
m_rx_d[3] => m_rx_d[3].IN1
m_rx_en => m_rx_en.IN1
m_rx_err => m_rx_err.IN1
m_rx_crs => m_rx_crs.IN1
m_rx_col => m_rx_col.IN1
set_10 => set_10.IN1
set_1000 => set_1000.IN1
mdio_in => mdio_in.IN1
rx_control => rx_control.IN1
rgmii_in[0] => rgmii_in[0].IN1
rgmii_in[1] => rgmii_in[1].IN1
rgmii_in[2] => rgmii_in[2].IN1
rgmii_in[3] => rgmii_in[3].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_0
reset_in => altera_tse_reset_synchronizer_chain[0].PRESET
reset_in => altera_tse_reset_synchronizer_chain[1].PRESET
clk => altera_tse_reset_synchronizer_chain[0].CLK
clk => altera_tse_reset_synchronizer_chain[1].CLK


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1
reset_in => altera_tse_reset_synchronizer_chain[0].PRESET
reset_in => altera_tse_reset_synchronizer_chain[1].PRESET
clk => altera_tse_reset_synchronizer_chain[0].CLK
clk => altera_tse_reset_synchronizer_chain[1].CLK


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_2
reset_in => altera_tse_reset_synchronizer_chain[0].PRESET
reset_in => altera_tse_reset_synchronizer_chain[1].PRESET
clk => altera_tse_reset_synchronizer_chain[0].CLK
clk => altera_tse_reset_synchronizer_chain[1].CLK


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_3
reset_in => altera_tse_reset_synchronizer_chain[0].PRESET
reset_in => altera_tse_reset_synchronizer_chain[1].PRESET
clk => altera_tse_reset_synchronizer_chain[0].CLK
clk => altera_tse_reset_synchronizer_chain[1].CLK


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_4
reset_in => altera_tse_reset_synchronizer_chain[0].PRESET
reset_in => altera_tse_reset_synchronizer_chain[1].PRESET
clk => altera_tse_reset_synchronizer_chain[0].CLK
clk => altera_tse_reset_synchronizer_chain[1].CLK


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst
reset_rx_clk => reset_rx_clk.IN3
reset_tx_clk => reset_tx_clk.IN3
reset_ff_rx_clk => reset_ff_rx_clk.IN1
reset_ff_tx_clk => reset_ff_tx_clk.IN1
reset_reg_clk => reset_reg_clk.IN2
rx_clk => rx_clk.IN3
tx_clk => tx_clk.IN3
rx_clkena => rx_clkena.IN1
tx_clkena => tx_clkena.IN1
gm_rx_d[0] => ~NO_FANOUT~
gm_rx_d[1] => ~NO_FANOUT~
gm_rx_d[2] => ~NO_FANOUT~
gm_rx_d[3] => ~NO_FANOUT~
gm_rx_d[4] => ~NO_FANOUT~
gm_rx_d[5] => ~NO_FANOUT~
gm_rx_d[6] => ~NO_FANOUT~
gm_rx_d[7] => ~NO_FANOUT~
gm_rx_dv => ~NO_FANOUT~
gm_rx_err => ~NO_FANOUT~
m_rx_crs => ~NO_FANOUT~
m_rx_col => ~NO_FANOUT~
m_rx_d[0] => ~NO_FANOUT~
m_rx_d[1] => ~NO_FANOUT~
m_rx_d[2] => ~NO_FANOUT~
m_rx_d[3] => ~NO_FANOUT~
m_rx_en => ~NO_FANOUT~
m_rx_err => ~NO_FANOUT~
rx_control => rx_control.IN1
rgmii_in[0] => rgmii_in[0].IN1
rgmii_in[1] => rgmii_in[1].IN1
rgmii_in[2] => rgmii_in[2].IN1
rgmii_in[3] => rgmii_in[3].IN1
set_10 => set_10.IN1
set_1000 => set_1000.IN1
ff_rx_clk => ff_rx_clk.IN2
ff_rx_rdy => ff_rx_rdy.IN1
ff_tx_clk => ff_tx_clk.IN1
ff_tx_data[0] => ff_tx_data[0].IN1
ff_tx_data[1] => ff_tx_data[1].IN1
ff_tx_data[2] => ff_tx_data[2].IN1
ff_tx_data[3] => ff_tx_data[3].IN1
ff_tx_data[4] => ff_tx_data[4].IN1
ff_tx_data[5] => ff_tx_data[5].IN1
ff_tx_data[6] => ff_tx_data[6].IN1
ff_tx_data[7] => ff_tx_data[7].IN1
ff_tx_data[8] => ff_tx_data[8].IN1
ff_tx_data[9] => ff_tx_data[9].IN1
ff_tx_data[10] => ff_tx_data[10].IN1
ff_tx_data[11] => ff_tx_data[11].IN1
ff_tx_data[12] => ff_tx_data[12].IN1
ff_tx_data[13] => ff_tx_data[13].IN1
ff_tx_data[14] => ff_tx_data[14].IN1
ff_tx_data[15] => ff_tx_data[15].IN1
ff_tx_data[16] => ff_tx_data[16].IN1
ff_tx_data[17] => ff_tx_data[17].IN1
ff_tx_data[18] => ff_tx_data[18].IN1
ff_tx_data[19] => ff_tx_data[19].IN1
ff_tx_data[20] => ff_tx_data[20].IN1
ff_tx_data[21] => ff_tx_data[21].IN1
ff_tx_data[22] => ff_tx_data[22].IN1
ff_tx_data[23] => ff_tx_data[23].IN1
ff_tx_data[24] => ff_tx_data[24].IN1
ff_tx_data[25] => ff_tx_data[25].IN1
ff_tx_data[26] => ff_tx_data[26].IN1
ff_tx_data[27] => ff_tx_data[27].IN1
ff_tx_data[28] => ff_tx_data[28].IN1
ff_tx_data[29] => ff_tx_data[29].IN1
ff_tx_data[30] => ff_tx_data[30].IN1
ff_tx_data[31] => ff_tx_data[31].IN1
ff_tx_mod[0] => ff_tx_mod_int[0].IN1
ff_tx_mod[1] => ff_tx_mod_int[1].IN1
ff_tx_sop => ff_tx_sop.IN1
ff_tx_eop => ff_tx_eop.IN1
ff_tx_err => ff_tx_err.IN1
ff_tx_wren => ff_tx_wren.IN1
ff_tx_crc_fwd => ~NO_FANOUT~
xoff_gen => ~NO_FANOUT~
xon_gen => ~NO_FANOUT~
mdio_in => mdio_in.IN1
reg_clk => reg_clk.IN3
reg_rd => reg_rd.IN1
reg_wr => reg_wr.IN1
reg_addr[2] => reg_addr[2].IN1
reg_addr[3] => reg_addr[3].IN1
reg_addr[4] => reg_addr[4].IN1
reg_addr[5] => reg_addr[5].IN1
reg_addr[6] => reg_addr[6].IN1
reg_addr[7] => reg_addr[7].IN1
reg_addr[8] => reg_addr[8].IN1
reg_addr[9] => reg_addr[9].IN1
reg_data_in[0] => reg_data_in[0].IN1
reg_data_in[1] => reg_data_in[1].IN1
reg_data_in[2] => reg_data_in[2].IN1
reg_data_in[3] => reg_data_in[3].IN1
reg_data_in[4] => reg_data_in[4].IN1
reg_data_in[5] => reg_data_in[5].IN1
reg_data_in[6] => reg_data_in[6].IN1
reg_data_in[7] => reg_data_in[7].IN1
reg_data_in[8] => reg_data_in[8].IN1
reg_data_in[9] => reg_data_in[9].IN1
reg_data_in[10] => reg_data_in[10].IN1
reg_data_in[11] => reg_data_in[11].IN1
reg_data_in[12] => reg_data_in[12].IN1
reg_data_in[13] => reg_data_in[13].IN1
reg_data_in[14] => reg_data_in[14].IN1
reg_data_in[15] => reg_data_in[15].IN1
reg_data_in[16] => reg_data_in[16].IN1
reg_data_in[17] => reg_data_in[17].IN1
reg_data_in[18] => reg_data_in[18].IN1
reg_data_in[19] => reg_data_in[19].IN1
reg_data_in[20] => reg_data_in[20].IN1
reg_data_in[21] => reg_data_in[21].IN1
reg_data_in[22] => reg_data_in[22].IN1
reg_data_in[23] => reg_data_in[23].IN1
reg_data_in[24] => reg_data_in[24].IN1
reg_data_in[25] => reg_data_in[25].IN1
reg_data_in[26] => reg_data_in[26].IN1
reg_data_in[27] => reg_data_in[27].IN1
reg_data_in[28] => reg_data_in[28].IN1
reg_data_in[29] => reg_data_in[29].IN1
reg_data_in[30] => reg_data_in[30].IN1
reg_data_in[31] => reg_data_in[31].IN1
reg_sleepN => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER
clk => clk.IN1
reset_n => reset_n.IN1
in_valid => in_valid.IN1
in_data[0] => in_payload[10].IN1
in_data[1] => in_payload[11].IN1
in_data[2] => in_payload[12].IN1
in_data[3] => in_payload[13].IN1
in_data[4] => in_payload[14].IN1
in_data[5] => in_payload[15].IN1
in_data[6] => in_payload[16].IN1
in_data[7] => in_payload[17].IN1
in_data[8] => in_payload[18].IN1
in_data[9] => in_payload[19].IN1
in_data[10] => in_payload[20].IN1
in_data[11] => in_payload[21].IN1
in_data[12] => in_payload[22].IN1
in_data[13] => in_payload[23].IN1
in_data[14] => in_payload[24].IN1
in_data[15] => in_payload[25].IN1
in_data[16] => in_payload[26].IN1
in_data[17] => in_payload[27].IN1
in_data[18] => in_payload[28].IN1
in_data[19] => in_payload[29].IN1
in_data[20] => in_payload[30].IN1
in_data[21] => in_payload[31].IN1
in_data[22] => in_payload[32].IN1
in_data[23] => in_payload[33].IN1
in_data[24] => in_payload[34].IN1
in_data[25] => in_payload[35].IN1
in_data[26] => in_payload[36].IN1
in_data[27] => in_payload[37].IN1
in_data[28] => in_payload[38].IN1
in_data[29] => in_payload[39].IN1
in_data[30] => in_payload[40].IN1
in_data[31] => in_payload[41].IN1
in_startofpacket => in_payload[9].IN1
in_endofpacket => in_payload[8].IN1
in_empty[0] => in_payload[6].IN1
in_empty[1] => in_payload[7].IN1
in_error[0] => in_payload[0].IN1
in_error[1] => in_payload[1].IN1
in_error[2] => in_payload[2].IN1
in_error[3] => in_payload[3].IN1
in_error[4] => in_payload[4].IN1
in_error[5] => in_payload[5].IN1
out_ready => ready[0].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER|altera_tse_timing_adapter_fifo32:timing_adapter_fifo
clk => mem.we_a.CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[41].CLK
clk => mem.data_a[40].CLK
clk => mem.data_a[39].CLK
clk => mem.data_a[38].CLK
clk => mem.data_a[37].CLK
clk => mem.data_a[36].CLK
clk => mem.data_a[35].CLK
clk => mem.data_a[34].CLK
clk => mem.data_a[33].CLK
clk => mem.data_a[32].CLK
clk => mem.data_a[31].CLK
clk => mem.data_a[30].CLK
clk => mem.data_a[29].CLK
clk => mem.data_a[28].CLK
clk => mem.data_a[27].CLK
clk => mem.data_a[26].CLK
clk => mem.data_a[25].CLK
clk => mem.data_a[24].CLK
clk => mem.data_a[23].CLK
clk => mem.data_a[22].CLK
clk => mem.data_a[21].CLK
clk => mem.data_a[20].CLK
clk => mem.data_a[19].CLK
clk => mem.data_a[18].CLK
clk => mem.data_a[17].CLK
clk => mem.data_a[16].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => out_data[0]~reg0.CLK
clk => out_data[1]~reg0.CLK
clk => out_data[2]~reg0.CLK
clk => out_data[3]~reg0.CLK
clk => out_data[4]~reg0.CLK
clk => out_data[5]~reg0.CLK
clk => out_data[6]~reg0.CLK
clk => out_data[7]~reg0.CLK
clk => out_data[8]~reg0.CLK
clk => out_data[9]~reg0.CLK
clk => out_data[10]~reg0.CLK
clk => out_data[11]~reg0.CLK
clk => out_data[12]~reg0.CLK
clk => out_data[13]~reg0.CLK
clk => out_data[14]~reg0.CLK
clk => out_data[15]~reg0.CLK
clk => out_data[16]~reg0.CLK
clk => out_data[17]~reg0.CLK
clk => out_data[18]~reg0.CLK
clk => out_data[19]~reg0.CLK
clk => out_data[20]~reg0.CLK
clk => out_data[21]~reg0.CLK
clk => out_data[22]~reg0.CLK
clk => out_data[23]~reg0.CLK
clk => out_data[24]~reg0.CLK
clk => out_data[25]~reg0.CLK
clk => out_data[26]~reg0.CLK
clk => out_data[27]~reg0.CLK
clk => out_data[28]~reg0.CLK
clk => out_data[29]~reg0.CLK
clk => out_data[30]~reg0.CLK
clk => out_data[31]~reg0.CLK
clk => out_data[32]~reg0.CLK
clk => out_data[33]~reg0.CLK
clk => out_data[34]~reg0.CLK
clk => out_data[35]~reg0.CLK
clk => out_data[36]~reg0.CLK
clk => out_data[37]~reg0.CLK
clk => out_data[38]~reg0.CLK
clk => out_data[39]~reg0.CLK
clk => out_data[40]~reg0.CLK
clk => out_data[41]~reg0.CLK
clk => out_valid~reg0.CLK
clk => full.CLK
clk => empty.CLK
clk => rd_addr[0].CLK
clk => rd_addr[1].CLK
clk => rd_addr[2].CLK
clk => wr_addr[0].CLK
clk => wr_addr[1].CLK
clk => wr_addr[2].CLK
clk => mem.CLK0
reset_n => full.ACLR
reset_n => empty.PRESET
reset_n => rd_addr[0].ACLR
reset_n => rd_addr[1].ACLR
reset_n => rd_addr[2].ACLR
reset_n => wr_addr[0].ACLR
reset_n => wr_addr[1].ACLR
reset_n => wr_addr[2].ACLR
reset_n => out_valid~reg0.ENA
in_valid => always1.IN1
in_valid => always1.IN1
in_data[0] => mem.data_a[0].DATAIN
in_data[0] => mem.DATAIN
in_data[1] => mem.data_a[1].DATAIN
in_data[1] => mem.DATAIN1
in_data[2] => mem.data_a[2].DATAIN
in_data[2] => mem.DATAIN2
in_data[3] => mem.data_a[3].DATAIN
in_data[3] => mem.DATAIN3
in_data[4] => mem.data_a[4].DATAIN
in_data[4] => mem.DATAIN4
in_data[5] => mem.data_a[5].DATAIN
in_data[5] => mem.DATAIN5
in_data[6] => mem.data_a[6].DATAIN
in_data[6] => mem.DATAIN6
in_data[7] => mem.data_a[7].DATAIN
in_data[7] => mem.DATAIN7
in_data[8] => mem.data_a[8].DATAIN
in_data[8] => mem.DATAIN8
in_data[9] => mem.data_a[9].DATAIN
in_data[9] => mem.DATAIN9
in_data[10] => mem.data_a[10].DATAIN
in_data[10] => mem.DATAIN10
in_data[11] => mem.data_a[11].DATAIN
in_data[11] => mem.DATAIN11
in_data[12] => mem.data_a[12].DATAIN
in_data[12] => mem.DATAIN12
in_data[13] => mem.data_a[13].DATAIN
in_data[13] => mem.DATAIN13
in_data[14] => mem.data_a[14].DATAIN
in_data[14] => mem.DATAIN14
in_data[15] => mem.data_a[15].DATAIN
in_data[15] => mem.DATAIN15
in_data[16] => mem.data_a[16].DATAIN
in_data[16] => mem.DATAIN16
in_data[17] => mem.data_a[17].DATAIN
in_data[17] => mem.DATAIN17
in_data[18] => mem.data_a[18].DATAIN
in_data[18] => mem.DATAIN18
in_data[19] => mem.data_a[19].DATAIN
in_data[19] => mem.DATAIN19
in_data[20] => mem.data_a[20].DATAIN
in_data[20] => mem.DATAIN20
in_data[21] => mem.data_a[21].DATAIN
in_data[21] => mem.DATAIN21
in_data[22] => mem.data_a[22].DATAIN
in_data[22] => mem.DATAIN22
in_data[23] => mem.data_a[23].DATAIN
in_data[23] => mem.DATAIN23
in_data[24] => mem.data_a[24].DATAIN
in_data[24] => mem.DATAIN24
in_data[25] => mem.data_a[25].DATAIN
in_data[25] => mem.DATAIN25
in_data[26] => mem.data_a[26].DATAIN
in_data[26] => mem.DATAIN26
in_data[27] => mem.data_a[27].DATAIN
in_data[27] => mem.DATAIN27
in_data[28] => mem.data_a[28].DATAIN
in_data[28] => mem.DATAIN28
in_data[29] => mem.data_a[29].DATAIN
in_data[29] => mem.DATAIN29
in_data[30] => mem.data_a[30].DATAIN
in_data[30] => mem.DATAIN30
in_data[31] => mem.data_a[31].DATAIN
in_data[31] => mem.DATAIN31
in_data[32] => mem.data_a[32].DATAIN
in_data[32] => mem.DATAIN32
in_data[33] => mem.data_a[33].DATAIN
in_data[33] => mem.DATAIN33
in_data[34] => mem.data_a[34].DATAIN
in_data[34] => mem.DATAIN34
in_data[35] => mem.data_a[35].DATAIN
in_data[35] => mem.DATAIN35
in_data[36] => mem.data_a[36].DATAIN
in_data[36] => mem.DATAIN36
in_data[37] => mem.data_a[37].DATAIN
in_data[37] => mem.DATAIN37
in_data[38] => mem.data_a[38].DATAIN
in_data[38] => mem.DATAIN38
in_data[39] => mem.data_a[39].DATAIN
in_data[39] => mem.DATAIN39
in_data[40] => mem.data_a[40].DATAIN
in_data[40] => mem.DATAIN40
in_data[41] => mem.data_a[41].DATAIN
in_data[41] => mem.DATAIN41
out_ready => always1.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL
rx_clk => rx_clk.IN2
tx_clk => tx_clk.IN1
reset_rx_clk => reset_rx_clk.IN2
reset_tx_clk => reset_tx_clk.IN1
reset_reg_clk => reset_reg_clk.IN2
reg_clk => reg_clk.IN2
cs => cs.IN1
rd => rd.IN1
wr => wr.IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
sel[2] => sel[2].IN1
sel[3] => sel[3].IN1
sel[4] => sel[4].IN1
sel[5] => sel[5].IN1
sel[6] => sel[6].IN1
sel[7] => sel[7].IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
excess_col => excess_col.IN1
late_col => late_col.IN1
set_1000 => set_1000.IN1
set_10 => set_10.IN1
tx_done => tx_done.IN1
rx_reset_done => rx_reset_done.IN1
magic_detect => magic_detect.IN1
reg_sleepn => reg_sleepn.IN1
mdio_data_in[0] => mdio_data_in[0].IN1
mdio_data_in[1] => mdio_data_in[1].IN1
mdio_data_in[2] => mdio_data_in[2].IN1
mdio_data_in[3] => mdio_data_in[3].IN1
mdio_data_in[4] => mdio_data_in[4].IN1
mdio_data_in[5] => mdio_data_in[5].IN1
mdio_data_in[6] => mdio_data_in[6].IN1
mdio_data_in[7] => mdio_data_in[7].IN1
mdio_data_in[8] => mdio_data_in[8].IN1
mdio_data_in[9] => mdio_data_in[9].IN1
mdio_data_in[10] => mdio_data_in[10].IN1
mdio_data_in[11] => mdio_data_in[11].IN1
mdio_data_in[12] => mdio_data_in[12].IN1
mdio_data_in[13] => mdio_data_in[13].IN1
mdio_data_in[14] => mdio_data_in[14].IN1
mdio_data_in[15] => mdio_data_in[15].IN1
mdio_busy => mdio_busy.IN1
pause_rcv => pause_rcv.IN1
pause_tx => pause_tx.IN1
frm_align_err => frm_align_err.IN1
frm_crc_err => frm_crc_err.IN1
long_crc_err => long_crc_err.IN1
short_crc_err => short_crc_err.IN1
frm_discard => frm_discard.IN1
rx_total_lgth[0] => rx_total_lgth[0].IN1
rx_total_lgth[1] => rx_total_lgth[1].IN1
rx_total_lgth[2] => rx_total_lgth[2].IN1
rx_total_lgth[3] => rx_total_lgth[3].IN1
rx_total_lgth[4] => rx_total_lgth[4].IN1
rx_total_lgth[5] => rx_total_lgth[5].IN1
rx_total_lgth[6] => rx_total_lgth[6].IN1
rx_total_lgth[7] => rx_total_lgth[7].IN1
rx_total_lgth[8] => rx_total_lgth[8].IN1
rx_total_lgth[9] => rx_total_lgth[9].IN1
rx_total_lgth[10] => rx_total_lgth[10].IN1
rx_total_lgth[11] => rx_total_lgth[11].IN1
rx_total_lgth[12] => rx_total_lgth[12].IN1
rx_total_lgth[13] => rx_total_lgth[13].IN1
rx_total_lgth[14] => rx_total_lgth[14].IN1
rx_total_lgth[15] => rx_total_lgth[15].IN1
rx_total_val => rx_total_val.IN1
rx_frm_stat_ena => rx_frm_stat_ena.IN1
rx_frm_stat_val => rx_frm_stat_val.IN1
rx_frm_err => rx_frm_err.IN1
rx_frm_length[0] => rx_frm_length[0].IN1
rx_frm_length[1] => rx_frm_length[1].IN1
rx_frm_length[2] => rx_frm_length[2].IN1
rx_frm_length[3] => rx_frm_length[3].IN1
rx_frm_length[4] => rx_frm_length[4].IN1
rx_frm_length[5] => rx_frm_length[5].IN1
rx_frm_length[6] => rx_frm_length[6].IN1
rx_frm_length[7] => rx_frm_length[7].IN1
rx_frm_length[8] => rx_frm_length[8].IN1
rx_frm_length[9] => rx_frm_length[9].IN1
rx_frm_length[10] => rx_frm_length[10].IN1
rx_frm_length[11] => rx_frm_length[11].IN1
rx_frm_length[12] => rx_frm_length[12].IN1
rx_frm_length[13] => rx_frm_length[13].IN1
rx_frm_length[14] => rx_frm_length[14].IN1
rx_frm_length[15] => rx_frm_length[15].IN1
rx_frm_vlan => rx_frm_vlan.IN1
rx_frm_stack_vlan => rx_frm_stack_vlan.IN1
rx_frm_unicast => rx_frm_unicast.IN1
rx_frm_broadcast => rx_frm_broadcast.IN1
rx_frm_mltcast => rx_frm_mltcast.IN1
tx_frm_stat_val => tx_frm_stat_val.IN1
tx_frm_err => tx_frm_err.IN1
tx_frm_length[0] => tx_frm_length[0].IN1
tx_frm_length[1] => tx_frm_length[1].IN1
tx_frm_length[2] => tx_frm_length[2].IN1
tx_frm_length[3] => tx_frm_length[3].IN1
tx_frm_length[4] => tx_frm_length[4].IN1
tx_frm_length[5] => tx_frm_length[5].IN1
tx_frm_length[6] => tx_frm_length[6].IN1
tx_frm_length[7] => tx_frm_length[7].IN1
tx_frm_length[8] => tx_frm_length[8].IN1
tx_frm_length[9] => tx_frm_length[9].IN1
tx_frm_length[10] => tx_frm_length[10].IN1
tx_frm_length[11] => tx_frm_length[11].IN1
tx_frm_length[12] => tx_frm_length[12].IN1
tx_frm_length[13] => tx_frm_length[13].IN1
tx_frm_length[14] => tx_frm_length[14].IN1
tx_frm_length[15] => tx_frm_length[15].IN1
tx_frm_unicast => tx_frm_unicast.IN1
tx_frm_broadcast => tx_frm_broadcast.IN1
tx_frm_mltcast => tx_frm_mltcast.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG
rx_clk => rx_clk.IN2
tx_clk => tx_clk.IN2
reg_clk => reg_clk.IN5
reset_rx_clk => reset_rx_clk.IN1
reset_tx_clk => reset_tx_clk.IN1
reset_reg_clk => reg_data_out[0]~reg0.ACLR
reset_reg_clk => reg_data_out[1]~reg0.ACLR
reset_reg_clk => reg_data_out[2]~reg0.ACLR
reset_reg_clk => reg_data_out[3]~reg0.ACLR
reset_reg_clk => reg_data_out[4]~reg0.ACLR
reset_reg_clk => reg_data_out[5]~reg0.ACLR
reset_reg_clk => reg_data_out[6]~reg0.ACLR
reset_reg_clk => reg_data_out[7]~reg0.ACLR
reset_reg_clk => reg_data_out[8]~reg0.ACLR
reset_reg_clk => reg_data_out[9]~reg0.ACLR
reset_reg_clk => reg_data_out[10]~reg0.ACLR
reset_reg_clk => reg_data_out[11]~reg0.ACLR
reset_reg_clk => reg_data_out[12]~reg0.ACLR
reset_reg_clk => reg_data_out[13]~reg0.ACLR
reset_reg_clk => reg_data_out[14]~reg0.ACLR
reset_reg_clk => reg_data_out[15]~reg0.ACLR
reset_reg_clk => reg_data_out[16]~reg0.ACLR
reset_reg_clk => reg_data_out[17]~reg0.ACLR
reset_reg_clk => reg_data_out[18]~reg0.ACLR
reset_reg_clk => reg_data_out[19]~reg0.ACLR
reset_reg_clk => reg_data_out[20]~reg0.ACLR
reset_reg_clk => reg_data_out[21]~reg0.ACLR
reset_reg_clk => reg_data_out[22]~reg0.ACLR
reset_reg_clk => reg_data_out[23]~reg0.ACLR
reset_reg_clk => reg_data_out[24]~reg0.ACLR
reset_reg_clk => reg_data_out[25]~reg0.ACLR
reset_reg_clk => reg_data_out[26]~reg0.ACLR
reset_reg_clk => reg_data_out[27]~reg0.ACLR
reset_reg_clk => reg_data_out[28]~reg0.ACLR
reset_reg_clk => reg_data_out[29]~reg0.ACLR
reset_reg_clk => reg_data_out[30]~reg0.ACLR
reset_reg_clk => reg_data_out[31]~reg0.ACLR
reset_reg_clk => smac_3_1[0].ACLR
reset_reg_clk => smac_3_1[1].ACLR
reset_reg_clk => smac_3_1[2].ACLR
reset_reg_clk => smac_3_1[3].ACLR
reset_reg_clk => smac_3_1[4].ACLR
reset_reg_clk => smac_3_1[5].ACLR
reset_reg_clk => smac_3_1[6].ACLR
reset_reg_clk => smac_3_1[7].ACLR
reset_reg_clk => smac_3_1[8].ACLR
reset_reg_clk => smac_3_1[9].ACLR
reset_reg_clk => smac_3_1[10].ACLR
reset_reg_clk => smac_3_1[11].ACLR
reset_reg_clk => smac_3_1[12].ACLR
reset_reg_clk => smac_3_1[13].ACLR
reset_reg_clk => smac_3_1[14].ACLR
reset_reg_clk => smac_3_1[15].ACLR
reset_reg_clk => smac_3_0[0].ACLR
reset_reg_clk => smac_3_0[1].ACLR
reset_reg_clk => smac_3_0[2].ACLR
reset_reg_clk => smac_3_0[3].ACLR
reset_reg_clk => smac_3_0[4].ACLR
reset_reg_clk => smac_3_0[5].ACLR
reset_reg_clk => smac_3_0[6].ACLR
reset_reg_clk => smac_3_0[7].ACLR
reset_reg_clk => smac_3_0[8].ACLR
reset_reg_clk => smac_3_0[9].ACLR
reset_reg_clk => smac_3_0[10].ACLR
reset_reg_clk => smac_3_0[11].ACLR
reset_reg_clk => smac_3_0[12].ACLR
reset_reg_clk => smac_3_0[13].ACLR
reset_reg_clk => smac_3_0[14].ACLR
reset_reg_clk => smac_3_0[15].ACLR
reset_reg_clk => smac_3_0[16].ACLR
reset_reg_clk => smac_3_0[17].ACLR
reset_reg_clk => smac_3_0[18].ACLR
reset_reg_clk => smac_3_0[19].ACLR
reset_reg_clk => smac_3_0[20].ACLR
reset_reg_clk => smac_3_0[21].ACLR
reset_reg_clk => smac_3_0[22].ACLR
reset_reg_clk => smac_3_0[23].ACLR
reset_reg_clk => smac_3_0[24].ACLR
reset_reg_clk => smac_3_0[25].ACLR
reset_reg_clk => smac_3_0[26].ACLR
reset_reg_clk => smac_3_0[27].ACLR
reset_reg_clk => smac_3_0[28].ACLR
reset_reg_clk => smac_3_0[29].ACLR
reset_reg_clk => smac_3_0[30].ACLR
reset_reg_clk => smac_3_0[31].ACLR
reset_reg_clk => smac_2_1[0].ACLR
reset_reg_clk => smac_2_1[1].ACLR
reset_reg_clk => smac_2_1[2].ACLR
reset_reg_clk => smac_2_1[3].ACLR
reset_reg_clk => smac_2_1[4].ACLR
reset_reg_clk => smac_2_1[5].ACLR
reset_reg_clk => smac_2_1[6].ACLR
reset_reg_clk => smac_2_1[7].ACLR
reset_reg_clk => smac_2_1[8].ACLR
reset_reg_clk => smac_2_1[9].ACLR
reset_reg_clk => smac_2_1[10].ACLR
reset_reg_clk => smac_2_1[11].ACLR
reset_reg_clk => smac_2_1[12].ACLR
reset_reg_clk => smac_2_1[13].ACLR
reset_reg_clk => smac_2_1[14].ACLR
reset_reg_clk => smac_2_1[15].ACLR
reset_reg_clk => smac_2_0[0].ACLR
reset_reg_clk => smac_2_0[1].ACLR
reset_reg_clk => smac_2_0[2].ACLR
reset_reg_clk => smac_2_0[3].ACLR
reset_reg_clk => smac_2_0[4].ACLR
reset_reg_clk => smac_2_0[5].ACLR
reset_reg_clk => smac_2_0[6].ACLR
reset_reg_clk => smac_2_0[7].ACLR
reset_reg_clk => smac_2_0[8].ACLR
reset_reg_clk => smac_2_0[9].ACLR
reset_reg_clk => smac_2_0[10].ACLR
reset_reg_clk => smac_2_0[11].ACLR
reset_reg_clk => smac_2_0[12].ACLR
reset_reg_clk => smac_2_0[13].ACLR
reset_reg_clk => smac_2_0[14].ACLR
reset_reg_clk => smac_2_0[15].ACLR
reset_reg_clk => smac_2_0[16].ACLR
reset_reg_clk => smac_2_0[17].ACLR
reset_reg_clk => smac_2_0[18].ACLR
reset_reg_clk => smac_2_0[19].ACLR
reset_reg_clk => smac_2_0[20].ACLR
reset_reg_clk => smac_2_0[21].ACLR
reset_reg_clk => smac_2_0[22].ACLR
reset_reg_clk => smac_2_0[23].ACLR
reset_reg_clk => smac_2_0[24].ACLR
reset_reg_clk => smac_2_0[25].ACLR
reset_reg_clk => smac_2_0[26].ACLR
reset_reg_clk => smac_2_0[27].ACLR
reset_reg_clk => smac_2_0[28].ACLR
reset_reg_clk => smac_2_0[29].ACLR
reset_reg_clk => smac_2_0[30].ACLR
reset_reg_clk => smac_2_0[31].ACLR
reset_reg_clk => smac_1_1[0].ACLR
reset_reg_clk => smac_1_1[1].ACLR
reset_reg_clk => smac_1_1[2].ACLR
reset_reg_clk => smac_1_1[3].ACLR
reset_reg_clk => smac_1_1[4].ACLR
reset_reg_clk => smac_1_1[5].ACLR
reset_reg_clk => smac_1_1[6].ACLR
reset_reg_clk => smac_1_1[7].ACLR
reset_reg_clk => smac_1_1[8].ACLR
reset_reg_clk => smac_1_1[9].ACLR
reset_reg_clk => smac_1_1[10].ACLR
reset_reg_clk => smac_1_1[11].ACLR
reset_reg_clk => smac_1_1[12].ACLR
reset_reg_clk => smac_1_1[13].ACLR
reset_reg_clk => smac_1_1[14].ACLR
reset_reg_clk => smac_1_1[15].ACLR
reset_reg_clk => smac_1_0[0].ACLR
reset_reg_clk => smac_1_0[1].ACLR
reset_reg_clk => smac_1_0[2].ACLR
reset_reg_clk => smac_1_0[3].ACLR
reset_reg_clk => smac_1_0[4].ACLR
reset_reg_clk => smac_1_0[5].ACLR
reset_reg_clk => smac_1_0[6].ACLR
reset_reg_clk => smac_1_0[7].ACLR
reset_reg_clk => smac_1_0[8].ACLR
reset_reg_clk => smac_1_0[9].ACLR
reset_reg_clk => smac_1_0[10].ACLR
reset_reg_clk => smac_1_0[11].ACLR
reset_reg_clk => smac_1_0[12].ACLR
reset_reg_clk => smac_1_0[13].ACLR
reset_reg_clk => smac_1_0[14].ACLR
reset_reg_clk => smac_1_0[15].ACLR
reset_reg_clk => smac_1_0[16].ACLR
reset_reg_clk => smac_1_0[17].ACLR
reset_reg_clk => smac_1_0[18].ACLR
reset_reg_clk => smac_1_0[19].ACLR
reset_reg_clk => smac_1_0[20].ACLR
reset_reg_clk => smac_1_0[21].ACLR
reset_reg_clk => smac_1_0[22].ACLR
reset_reg_clk => smac_1_0[23].ACLR
reset_reg_clk => smac_1_0[24].ACLR
reset_reg_clk => smac_1_0[25].ACLR
reset_reg_clk => smac_1_0[26].ACLR
reset_reg_clk => smac_1_0[27].ACLR
reset_reg_clk => smac_1_0[28].ACLR
reset_reg_clk => smac_1_0[29].ACLR
reset_reg_clk => smac_1_0[30].ACLR
reset_reg_clk => smac_1_0[31].ACLR
reset_reg_clk => smac_0_1[0].ACLR
reset_reg_clk => smac_0_1[1].ACLR
reset_reg_clk => smac_0_1[2].ACLR
reset_reg_clk => smac_0_1[3].ACLR
reset_reg_clk => smac_0_1[4].ACLR
reset_reg_clk => smac_0_1[5].ACLR
reset_reg_clk => smac_0_1[6].ACLR
reset_reg_clk => smac_0_1[7].ACLR
reset_reg_clk => smac_0_1[8].ACLR
reset_reg_clk => smac_0_1[9].ACLR
reset_reg_clk => smac_0_1[10].ACLR
reset_reg_clk => smac_0_1[11].ACLR
reset_reg_clk => smac_0_1[12].ACLR
reset_reg_clk => smac_0_1[13].ACLR
reset_reg_clk => smac_0_1[14].ACLR
reset_reg_clk => smac_0_1[15].ACLR
reset_reg_clk => smac_0_0[0].ACLR
reset_reg_clk => smac_0_0[1].ACLR
reset_reg_clk => smac_0_0[2].ACLR
reset_reg_clk => smac_0_0[3].ACLR
reset_reg_clk => smac_0_0[4].ACLR
reset_reg_clk => smac_0_0[5].ACLR
reset_reg_clk => smac_0_0[6].ACLR
reset_reg_clk => smac_0_0[7].ACLR
reset_reg_clk => smac_0_0[8].ACLR
reset_reg_clk => smac_0_0[9].ACLR
reset_reg_clk => smac_0_0[10].ACLR
reset_reg_clk => smac_0_0[11].ACLR
reset_reg_clk => smac_0_0[12].ACLR
reset_reg_clk => smac_0_0[13].ACLR
reset_reg_clk => smac_0_0[14].ACLR
reset_reg_clk => smac_0_0[15].ACLR
reset_reg_clk => smac_0_0[16].ACLR
reset_reg_clk => smac_0_0[17].ACLR
reset_reg_clk => smac_0_0[18].ACLR
reset_reg_clk => smac_0_0[19].ACLR
reset_reg_clk => smac_0_0[20].ACLR
reset_reg_clk => smac_0_0[21].ACLR
reset_reg_clk => smac_0_0[22].ACLR
reset_reg_clk => smac_0_0[23].ACLR
reset_reg_clk => smac_0_0[24].ACLR
reset_reg_clk => smac_0_0[25].ACLR
reset_reg_clk => smac_0_0[26].ACLR
reset_reg_clk => smac_0_0[27].ACLR
reset_reg_clk => smac_0_0[28].ACLR
reset_reg_clk => smac_0_0[29].ACLR
reset_reg_clk => smac_0_0[30].ACLR
reset_reg_clk => smac_0_0[31].ACLR
reset_reg_clk => mdio_dev_addr_reg[0].ACLR
reset_reg_clk => mdio_dev_addr_reg[1].ACLR
reset_reg_clk => mdio_dev_addr_reg[2].ACLR
reset_reg_clk => mdio_dev_addr_reg[3].ACLR
reset_reg_clk => mdio_dev_addr_reg[4].ACLR
reset_reg_clk => mdio_data_out_reg[0].ACLR
reset_reg_clk => mdio_data_out_reg[1].ACLR
reset_reg_clk => mdio_data_out_reg[2].ACLR
reset_reg_clk => mdio_data_out_reg[3].ACLR
reset_reg_clk => mdio_data_out_reg[4].ACLR
reset_reg_clk => mdio_data_out_reg[5].ACLR
reset_reg_clk => mdio_data_out_reg[6].ACLR
reset_reg_clk => mdio_data_out_reg[7].ACLR
reset_reg_clk => mdio_data_out_reg[8].ACLR
reset_reg_clk => mdio_data_out_reg[9].ACLR
reset_reg_clk => mdio_data_out_reg[10].ACLR
reset_reg_clk => mdio_data_out_reg[11].ACLR
reset_reg_clk => mdio_data_out_reg[12].ACLR
reset_reg_clk => mdio_data_out_reg[13].ACLR
reset_reg_clk => mdio_data_out_reg[14].ACLR
reset_reg_clk => mdio_data_out_reg[15].ACLR
reset_reg_clk => mdio_addr_reg[0].ACLR
reset_reg_clk => mdio_addr_reg[1].ACLR
reset_reg_clk => mdio_addr_reg[2].ACLR
reset_reg_clk => mdio_addr_reg[3].ACLR
reset_reg_clk => mdio_addr_reg[4].ACLR
reset_reg_clk => mdio_rd_reg.ACLR
reset_reg_clk => mdio_wr_reg.ACLR
reset_reg_clk => mdio_cs_int_reg.ACLR
reset_reg_clk => mdio_cs_reg.ACLR
reset_reg_clk => lut_wdata_reg.ACLR
reset_reg_clk => lut_waddr_reg[0].ACLR
reset_reg_clk => lut_waddr_reg[1].ACLR
reset_reg_clk => lut_waddr_reg[2].ACLR
reset_reg_clk => lut_waddr_reg[3].ACLR
reset_reg_clk => lut_waddr_reg[4].ACLR
reset_reg_clk => lut_waddr_reg[5].ACLR
reset_reg_clk => lut_wren_reg.ACLR
reset_reg_clk => rx_command_status[25].PRESET
reset_reg_clk => tx_command_status[17].ACLR
reset_reg_clk => tx_command_status[18].PRESET
reset_reg_clk => rx_cnt_done_reg2.ACLR
reset_reg_clk => rx_cnt_done_reg1.ACLR
reset_reg_clk => tx_cnt_done_reg2.ACLR
reset_reg_clk => tx_cnt_done_reg1.ACLR
reset_reg_clk => reg_status.ACLR
reset_reg_clk => tx_ipg_len_reg[0].ACLR
reset_reg_clk => tx_ipg_len_reg[1].ACLR
reset_reg_clk => tx_ipg_len_reg[2].ACLR
reset_reg_clk => tx_ipg_len_reg[3].ACLR
reset_reg_clk => tx_ipg_len_reg[4].ACLR
reset_reg_clk => mdio_addr1[0].PRESET
reset_reg_clk => mdio_addr1[1].ACLR
reset_reg_clk => mdio_addr1[2].ACLR
reset_reg_clk => mdio_addr1[3].ACLR
reset_reg_clk => mdio_addr1[4].ACLR
reset_reg_clk => mdio_addr0[0].ACLR
reset_reg_clk => mdio_addr0[1].ACLR
reset_reg_clk => mdio_addr0[2].ACLR
reset_reg_clk => mdio_addr0[3].ACLR
reset_reg_clk => mdio_addr0[4].ACLR
reset_reg_clk => tx_af_level_reg[0].ACLR
reset_reg_clk => tx_af_level_reg[1].ACLR
reset_reg_clk => tx_af_level_reg[2].ACLR
reset_reg_clk => tx_af_level_reg[3].ACLR
reset_reg_clk => tx_af_level_reg[4].ACLR
reset_reg_clk => tx_af_level_reg[5].ACLR
reset_reg_clk => tx_af_level_reg[6].ACLR
reset_reg_clk => tx_af_level_reg[7].ACLR
reset_reg_clk => tx_af_level_reg[8].ACLR
reset_reg_clk => tx_af_level_reg[9].ACLR
reset_reg_clk => tx_ae_level_reg[0].ACLR
reset_reg_clk => tx_ae_level_reg[1].ACLR
reset_reg_clk => tx_ae_level_reg[2].ACLR
reset_reg_clk => tx_ae_level_reg[3].ACLR
reset_reg_clk => tx_ae_level_reg[4].ACLR
reset_reg_clk => tx_ae_level_reg[5].ACLR
reset_reg_clk => tx_ae_level_reg[6].ACLR
reset_reg_clk => tx_ae_level_reg[7].ACLR
reset_reg_clk => tx_ae_level_reg[8].ACLR
reset_reg_clk => tx_ae_level_reg[9].ACLR
reset_reg_clk => rx_af_level_reg[0].ACLR
reset_reg_clk => rx_af_level_reg[1].ACLR
reset_reg_clk => rx_af_level_reg[2].ACLR
reset_reg_clk => rx_af_level_reg[3].ACLR
reset_reg_clk => rx_af_level_reg[4].ACLR
reset_reg_clk => rx_af_level_reg[5].ACLR
reset_reg_clk => rx_af_level_reg[6].ACLR
reset_reg_clk => rx_af_level_reg[7].ACLR
reset_reg_clk => rx_af_level_reg[8].ACLR
reset_reg_clk => rx_af_level_reg[9].ACLR
reset_reg_clk => rx_ae_level_reg[0].ACLR
reset_reg_clk => rx_ae_level_reg[1].ACLR
reset_reg_clk => rx_ae_level_reg[2].ACLR
reset_reg_clk => rx_ae_level_reg[3].ACLR
reset_reg_clk => rx_ae_level_reg[4].ACLR
reset_reg_clk => rx_ae_level_reg[5].ACLR
reset_reg_clk => rx_ae_level_reg[6].ACLR
reset_reg_clk => rx_ae_level_reg[7].ACLR
reset_reg_clk => rx_ae_level_reg[8].ACLR
reset_reg_clk => rx_ae_level_reg[9].ACLR
reset_reg_clk => tx_section_full_reg[0].ACLR
reset_reg_clk => tx_section_full_reg[1].ACLR
reset_reg_clk => tx_section_full_reg[2].ACLR
reset_reg_clk => tx_section_full_reg[3].ACLR
reset_reg_clk => tx_section_full_reg[4].ACLR
reset_reg_clk => tx_section_full_reg[5].ACLR
reset_reg_clk => tx_section_full_reg[6].ACLR
reset_reg_clk => tx_section_full_reg[7].ACLR
reset_reg_clk => tx_section_full_reg[8].ACLR
reset_reg_clk => tx_section_full_reg[9].ACLR
reset_reg_clk => tx_section_empty_reg[0].ACLR
reset_reg_clk => tx_section_empty_reg[1].ACLR
reset_reg_clk => tx_section_empty_reg[2].ACLR
reset_reg_clk => tx_section_empty_reg[3].ACLR
reset_reg_clk => tx_section_empty_reg[4].ACLR
reset_reg_clk => tx_section_empty_reg[5].ACLR
reset_reg_clk => tx_section_empty_reg[6].ACLR
reset_reg_clk => tx_section_empty_reg[7].ACLR
reset_reg_clk => tx_section_empty_reg[8].ACLR
reset_reg_clk => tx_section_empty_reg[9].ACLR
reset_reg_clk => rx_section_full_reg[0].ACLR
reset_reg_clk => rx_section_full_reg[1].ACLR
reset_reg_clk => rx_section_full_reg[2].ACLR
reset_reg_clk => rx_section_full_reg[3].ACLR
reset_reg_clk => rx_section_full_reg[4].ACLR
reset_reg_clk => rx_section_full_reg[5].ACLR
reset_reg_clk => rx_section_full_reg[6].ACLR
reset_reg_clk => rx_section_full_reg[7].ACLR
reset_reg_clk => rx_section_full_reg[8].ACLR
reset_reg_clk => rx_section_full_reg[9].ACLR
reset_reg_clk => rx_section_empty_reg[0].ACLR
reset_reg_clk => rx_section_empty_reg[1].ACLR
reset_reg_clk => rx_section_empty_reg[2].ACLR
reset_reg_clk => rx_section_empty_reg[3].ACLR
reset_reg_clk => rx_section_empty_reg[4].ACLR
reset_reg_clk => rx_section_empty_reg[5].ACLR
reset_reg_clk => rx_section_empty_reg[6].ACLR
reset_reg_clk => rx_section_empty_reg[7].ACLR
reset_reg_clk => rx_section_empty_reg[8].ACLR
reset_reg_clk => rx_section_empty_reg[9].ACLR
reset_reg_clk => frm_length[0].ACLR
reset_reg_clk => frm_length[1].PRESET
reset_reg_clk => frm_length[2].PRESET
reset_reg_clk => frm_length[3].PRESET
reset_reg_clk => frm_length[4].ACLR
reset_reg_clk => frm_length[5].PRESET
reset_reg_clk => frm_length[6].PRESET
reset_reg_clk => frm_length[7].PRESET
reset_reg_clk => frm_length[8].PRESET
reset_reg_clk => frm_length[9].ACLR
reset_reg_clk => frm_length[10].PRESET
reset_reg_clk => frm_length[11].ACLR
reset_reg_clk => frm_length[12].ACLR
reset_reg_clk => frm_length[13].ACLR
reset_reg_clk => frm_length[14].ACLR
reset_reg_clk => frm_length[15].ACLR
reset_reg_clk => mac_1[0].ACLR
reset_reg_clk => mac_1[1].ACLR
reset_reg_clk => mac_1[2].ACLR
reset_reg_clk => mac_1[3].ACLR
reset_reg_clk => mac_1[4].ACLR
reset_reg_clk => mac_1[5].ACLR
reset_reg_clk => mac_1[6].ACLR
reset_reg_clk => mac_1[7].ACLR
reset_reg_clk => mac_1[8].ACLR
reset_reg_clk => mac_1[9].ACLR
reset_reg_clk => mac_1[10].ACLR
reset_reg_clk => mac_1[11].ACLR
reset_reg_clk => mac_1[12].ACLR
reset_reg_clk => mac_1[13].ACLR
reset_reg_clk => mac_1[14].ACLR
reset_reg_clk => mac_1[15].ACLR
reset_reg_clk => mac_0[0].ACLR
reset_reg_clk => mac_0[1].ACLR
reset_reg_clk => mac_0[2].ACLR
reset_reg_clk => mac_0[3].ACLR
reset_reg_clk => mac_0[4].ACLR
reset_reg_clk => mac_0[5].ACLR
reset_reg_clk => mac_0[6].ACLR
reset_reg_clk => mac_0[7].ACLR
reset_reg_clk => mac_0[8].ACLR
reset_reg_clk => mac_0[9].ACLR
reset_reg_clk => mac_0[10].ACLR
reset_reg_clk => mac_0[11].ACLR
reset_reg_clk => mac_0[12].ACLR
reset_reg_clk => mac_0[13].ACLR
reset_reg_clk => mac_0[14].ACLR
reset_reg_clk => mac_0[15].ACLR
reset_reg_clk => mac_0[16].ACLR
reset_reg_clk => mac_0[17].ACLR
reset_reg_clk => mac_0[18].ACLR
reset_reg_clk => mac_0[19].ACLR
reset_reg_clk => mac_0[20].ACLR
reset_reg_clk => mac_0[21].ACLR
reset_reg_clk => mac_0[22].ACLR
reset_reg_clk => mac_0[23].ACLR
reset_reg_clk => mac_0[24].ACLR
reset_reg_clk => mac_0[25].ACLR
reset_reg_clk => mac_0[26].ACLR
reset_reg_clk => mac_0[27].ACLR
reset_reg_clk => mac_0[28].ACLR
reset_reg_clk => mac_0[29].ACLR
reset_reg_clk => mac_0[30].ACLR
reset_reg_clk => mac_0[31].ACLR
reset_reg_clk => sleep_ena~reg0.ACLR
reset_reg_clk => command_config[10].ACLR
reset_reg_clk => command_config[0].ACLR
reset_reg_clk => command_config[1].ACLR
reset_reg_clk => command_config[2].ACLR
reset_reg_clk => command_config[3].ACLR
reset_reg_clk => command_config[4].ACLR
reset_reg_clk => command_config[5].ACLR
reset_reg_clk => command_config[6].ACLR
reset_reg_clk => command_config[7].ACLR
reset_reg_clk => command_config[8].ACLR
reset_reg_clk => command_config[9].ACLR
reset_reg_clk => command_config[13].ACLR
reset_reg_clk => command_config[14].ACLR
reset_reg_clk => command_config[15].ACLR
reset_reg_clk => command_config[16].ACLR
reset_reg_clk => command_config[17].ACLR
reset_reg_clk => command_config[18].ACLR
reset_reg_clk => command_config[19].ACLR
reset_reg_clk => command_config[20].ACLR
reset_reg_clk => command_config[22].ACLR
reset_reg_clk => command_config[23].ACLR
reset_reg_clk => command_config[24].ACLR
reset_reg_clk => command_config[25].ACLR
reset_reg_clk => command_config[26].ACLR
reset_reg_clk => command_config[27].ACLR
reset_reg_clk => command_config[31].ACLR
reset_reg_clk => scratch[0].ACLR
reset_reg_clk => scratch[1].ACLR
reset_reg_clk => scratch[2].ACLR
reset_reg_clk => scratch[3].ACLR
reset_reg_clk => scratch[4].ACLR
reset_reg_clk => scratch[5].ACLR
reset_reg_clk => scratch[6].ACLR
reset_reg_clk => scratch[7].ACLR
reset_reg_clk => scratch[8].ACLR
reset_reg_clk => scratch[9].ACLR
reset_reg_clk => scratch[10].ACLR
reset_reg_clk => scratch[11].ACLR
reset_reg_clk => scratch[12].ACLR
reset_reg_clk => scratch[13].ACLR
reset_reg_clk => scratch[14].ACLR
reset_reg_clk => scratch[15].ACLR
reset_reg_clk => scratch[16].ACLR
reset_reg_clk => scratch[17].ACLR
reset_reg_clk => scratch[18].ACLR
reset_reg_clk => scratch[19].ACLR
reset_reg_clk => scratch[20].ACLR
reset_reg_clk => scratch[21].ACLR
reset_reg_clk => scratch[22].ACLR
reset_reg_clk => scratch[23].ACLR
reset_reg_clk => scratch[24].ACLR
reset_reg_clk => scratch[25].ACLR
reset_reg_clk => scratch[26].ACLR
reset_reg_clk => scratch[27].ACLR
reset_reg_clk => scratch[28].ACLR
reset_reg_clk => scratch[29].ACLR
reset_reg_clk => scratch[30].ACLR
reset_reg_clk => scratch[31].ACLR
reset_reg_clk => _.IN1
reset_reg_clk => _.IN1
reset_reg_clk => _.IN1
reg_rd => always34.IN1
reg_rd => always53.IN0
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => mdio_rd_reg.DATAIN
reg_wr => always0.IN1
reg_wr => always2.IN1
reg_wr => always8.IN1
reg_wr => always10.IN1
reg_wr => always12.IN1
reg_wr => always14.IN1
reg_wr => always16.IN1
reg_wr => always18.IN1
reg_wr => always20.IN1
reg_wr => always22.IN1
reg_wr => always24.IN1
reg_wr => always26.IN1
reg_wr => always28.IN1
reg_wr => always30.IN1
reg_wr => always32.IN1
reg_wr => always33.IN1
reg_wr => always46.IN1
reg_wr => always49.IN1
reg_wr => lut_wren_reg.DATAB
reg_wr => always53.IN1
reg_wr => always54.IN1
reg_wr => always56.IN1
reg_wr => always57.IN1
reg_wr => always59.IN1
reg_wr => always60.IN1
reg_wr => always62.IN1
reg_wr => always63.IN1
reg_wr => always65.IN1
reg_wr => mdio_wr_reg.DATAIN
reg_timout => command_config.OUTPUTSELECT
reg_timout => command_config.OUTPUTSELECT
reg_timout => reg_status.OUTPUTSELECT
reg_sel[0] => reg_sel[0].IN2
reg_sel[1] => reg_sel[1].IN2
reg_sel[2] => reg_sel[2].IN2
reg_sel[3] => reg_sel[3].IN2
reg_sel[4] => reg_sel[4].IN2
reg_sel[5] => reg_sel[5].IN2
reg_sel[6] => reg_sel[6].IN2
reg_sel[7] => reg_sel[7].IN2
reg_data_in[0] => command_config.DATAB
reg_data_in[0] => frm_length.DATAB
reg_data_in[0] => mdio_data_out_reg[0].DATAIN
reg_data_in[0] => lut_wdata_reg.DATAIN
reg_data_in[0] => scratch[0].DATAIN
reg_data_in[0] => mac_0[0].DATAIN
reg_data_in[0] => mac_1[0].DATAIN
reg_data_in[0] => rx_section_empty_reg[0].DATAIN
reg_data_in[0] => rx_section_full_reg[0].DATAIN
reg_data_in[0] => tx_section_empty_reg[0].DATAIN
reg_data_in[0] => tx_section_full_reg[0].DATAIN
reg_data_in[0] => rx_ae_level_reg[0].DATAIN
reg_data_in[0] => rx_af_level_reg[0].DATAIN
reg_data_in[0] => tx_ae_level_reg[0].DATAIN
reg_data_in[0] => tx_af_level_reg[0].DATAIN
reg_data_in[0] => mdio_addr0[0].DATAIN
reg_data_in[0] => mdio_addr1[0].DATAIN
reg_data_in[0] => tx_ipg_len_reg[0].DATAIN
reg_data_in[0] => smac_0_0[0].DATAIN
reg_data_in[0] => smac_0_1[0].DATAIN
reg_data_in[0] => smac_1_0[0].DATAIN
reg_data_in[0] => smac_1_1[0].DATAIN
reg_data_in[0] => smac_2_0[0].DATAIN
reg_data_in[0] => smac_2_1[0].DATAIN
reg_data_in[0] => smac_3_0[0].DATAIN
reg_data_in[0] => smac_3_1[0].DATAIN
reg_data_in[1] => command_config.DATAB
reg_data_in[1] => frm_length.DATAB
reg_data_in[1] => mdio_data_out_reg[1].DATAIN
reg_data_in[1] => scratch[1].DATAIN
reg_data_in[1] => mac_0[1].DATAIN
reg_data_in[1] => mac_1[1].DATAIN
reg_data_in[1] => rx_section_empty_reg[1].DATAIN
reg_data_in[1] => rx_section_full_reg[1].DATAIN
reg_data_in[1] => tx_section_empty_reg[1].DATAIN
reg_data_in[1] => tx_section_full_reg[1].DATAIN
reg_data_in[1] => rx_ae_level_reg[1].DATAIN
reg_data_in[1] => rx_af_level_reg[1].DATAIN
reg_data_in[1] => tx_ae_level_reg[1].DATAIN
reg_data_in[1] => tx_af_level_reg[1].DATAIN
reg_data_in[1] => mdio_addr0[1].DATAIN
reg_data_in[1] => mdio_addr1[1].DATAIN
reg_data_in[1] => tx_ipg_len_reg[1].DATAIN
reg_data_in[1] => smac_0_0[1].DATAIN
reg_data_in[1] => smac_0_1[1].DATAIN
reg_data_in[1] => smac_1_0[1].DATAIN
reg_data_in[1] => smac_1_1[1].DATAIN
reg_data_in[1] => smac_2_0[1].DATAIN
reg_data_in[1] => smac_2_1[1].DATAIN
reg_data_in[1] => smac_3_0[1].DATAIN
reg_data_in[1] => smac_3_1[1].DATAIN
reg_data_in[2] => frm_length.DATAB
reg_data_in[2] => mdio_data_out_reg[2].DATAIN
reg_data_in[2] => scratch[2].DATAIN
reg_data_in[2] => command_config[2].DATAIN
reg_data_in[2] => mac_0[2].DATAIN
reg_data_in[2] => mac_1[2].DATAIN
reg_data_in[2] => rx_section_empty_reg[2].DATAIN
reg_data_in[2] => rx_section_full_reg[2].DATAIN
reg_data_in[2] => tx_section_empty_reg[2].DATAIN
reg_data_in[2] => tx_section_full_reg[2].DATAIN
reg_data_in[2] => rx_ae_level_reg[2].DATAIN
reg_data_in[2] => rx_af_level_reg[2].DATAIN
reg_data_in[2] => tx_ae_level_reg[2].DATAIN
reg_data_in[2] => tx_af_level_reg[2].DATAIN
reg_data_in[2] => mdio_addr0[2].DATAIN
reg_data_in[2] => mdio_addr1[2].DATAIN
reg_data_in[2] => tx_ipg_len_reg[2].DATAIN
reg_data_in[2] => smac_0_0[2].DATAIN
reg_data_in[2] => smac_0_1[2].DATAIN
reg_data_in[2] => smac_1_0[2].DATAIN
reg_data_in[2] => smac_1_1[2].DATAIN
reg_data_in[2] => smac_2_0[2].DATAIN
reg_data_in[2] => smac_2_1[2].DATAIN
reg_data_in[2] => smac_3_0[2].DATAIN
reg_data_in[2] => smac_3_1[2].DATAIN
reg_data_in[3] => frm_length.DATAB
reg_data_in[3] => mdio_data_out_reg[3].DATAIN
reg_data_in[3] => scratch[3].DATAIN
reg_data_in[3] => command_config[3].DATAIN
reg_data_in[3] => mac_0[3].DATAIN
reg_data_in[3] => mac_1[3].DATAIN
reg_data_in[3] => rx_section_empty_reg[3].DATAIN
reg_data_in[3] => rx_section_full_reg[3].DATAIN
reg_data_in[3] => tx_section_empty_reg[3].DATAIN
reg_data_in[3] => tx_section_full_reg[3].DATAIN
reg_data_in[3] => rx_ae_level_reg[3].DATAIN
reg_data_in[3] => rx_af_level_reg[3].DATAIN
reg_data_in[3] => tx_ae_level_reg[3].DATAIN
reg_data_in[3] => tx_af_level_reg[3].DATAIN
reg_data_in[3] => mdio_addr0[3].DATAIN
reg_data_in[3] => mdio_addr1[3].DATAIN
reg_data_in[3] => tx_ipg_len_reg[3].DATAIN
reg_data_in[3] => smac_0_0[3].DATAIN
reg_data_in[3] => smac_0_1[3].DATAIN
reg_data_in[3] => smac_1_0[3].DATAIN
reg_data_in[3] => smac_1_1[3].DATAIN
reg_data_in[3] => smac_2_0[3].DATAIN
reg_data_in[3] => smac_2_1[3].DATAIN
reg_data_in[3] => smac_3_0[3].DATAIN
reg_data_in[3] => smac_3_1[3].DATAIN
reg_data_in[4] => frm_length.DATAB
reg_data_in[4] => mdio_data_out_reg[4].DATAIN
reg_data_in[4] => scratch[4].DATAIN
reg_data_in[4] => command_config[4].DATAIN
reg_data_in[4] => mac_0[4].DATAIN
reg_data_in[4] => mac_1[4].DATAIN
reg_data_in[4] => rx_section_empty_reg[4].DATAIN
reg_data_in[4] => rx_section_full_reg[4].DATAIN
reg_data_in[4] => tx_section_empty_reg[4].DATAIN
reg_data_in[4] => tx_section_full_reg[4].DATAIN
reg_data_in[4] => rx_ae_level_reg[4].DATAIN
reg_data_in[4] => rx_af_level_reg[4].DATAIN
reg_data_in[4] => tx_ae_level_reg[4].DATAIN
reg_data_in[4] => tx_af_level_reg[4].DATAIN
reg_data_in[4] => mdio_addr0[4].DATAIN
reg_data_in[4] => mdio_addr1[4].DATAIN
reg_data_in[4] => tx_ipg_len_reg[4].DATAIN
reg_data_in[4] => smac_0_0[4].DATAIN
reg_data_in[4] => smac_0_1[4].DATAIN
reg_data_in[4] => smac_1_0[4].DATAIN
reg_data_in[4] => smac_1_1[4].DATAIN
reg_data_in[4] => smac_2_0[4].DATAIN
reg_data_in[4] => smac_2_1[4].DATAIN
reg_data_in[4] => smac_3_0[4].DATAIN
reg_data_in[4] => smac_3_1[4].DATAIN
reg_data_in[5] => frm_length.DATAB
reg_data_in[5] => mdio_data_out_reg[5].DATAIN
reg_data_in[5] => scratch[5].DATAIN
reg_data_in[5] => command_config[5].DATAIN
reg_data_in[5] => mac_0[5].DATAIN
reg_data_in[5] => mac_1[5].DATAIN
reg_data_in[5] => rx_section_empty_reg[5].DATAIN
reg_data_in[5] => rx_section_full_reg[5].DATAIN
reg_data_in[5] => tx_section_empty_reg[5].DATAIN
reg_data_in[5] => tx_section_full_reg[5].DATAIN
reg_data_in[5] => rx_ae_level_reg[5].DATAIN
reg_data_in[5] => rx_af_level_reg[5].DATAIN
reg_data_in[5] => tx_ae_level_reg[5].DATAIN
reg_data_in[5] => tx_af_level_reg[5].DATAIN
reg_data_in[5] => smac_0_0[5].DATAIN
reg_data_in[5] => smac_0_1[5].DATAIN
reg_data_in[5] => smac_1_0[5].DATAIN
reg_data_in[5] => smac_1_1[5].DATAIN
reg_data_in[5] => smac_2_0[5].DATAIN
reg_data_in[5] => smac_2_1[5].DATAIN
reg_data_in[5] => smac_3_0[5].DATAIN
reg_data_in[5] => smac_3_1[5].DATAIN
reg_data_in[6] => frm_length.DATAB
reg_data_in[6] => mdio_data_out_reg[6].DATAIN
reg_data_in[6] => scratch[6].DATAIN
reg_data_in[6] => command_config[6].DATAIN
reg_data_in[6] => mac_0[6].DATAIN
reg_data_in[6] => mac_1[6].DATAIN
reg_data_in[6] => rx_section_empty_reg[6].DATAIN
reg_data_in[6] => rx_section_full_reg[6].DATAIN
reg_data_in[6] => tx_section_empty_reg[6].DATAIN
reg_data_in[6] => tx_section_full_reg[6].DATAIN
reg_data_in[6] => rx_ae_level_reg[6].DATAIN
reg_data_in[6] => rx_af_level_reg[6].DATAIN
reg_data_in[6] => tx_ae_level_reg[6].DATAIN
reg_data_in[6] => tx_af_level_reg[6].DATAIN
reg_data_in[6] => smac_0_0[6].DATAIN
reg_data_in[6] => smac_0_1[6].DATAIN
reg_data_in[6] => smac_1_0[6].DATAIN
reg_data_in[6] => smac_1_1[6].DATAIN
reg_data_in[6] => smac_2_0[6].DATAIN
reg_data_in[6] => smac_2_1[6].DATAIN
reg_data_in[6] => smac_3_0[6].DATAIN
reg_data_in[6] => smac_3_1[6].DATAIN
reg_data_in[7] => frm_length.DATAB
reg_data_in[7] => mdio_data_out_reg[7].DATAIN
reg_data_in[7] => scratch[7].DATAIN
reg_data_in[7] => command_config[7].DATAIN
reg_data_in[7] => mac_0[7].DATAIN
reg_data_in[7] => mac_1[7].DATAIN
reg_data_in[7] => rx_section_empty_reg[7].DATAIN
reg_data_in[7] => rx_section_full_reg[7].DATAIN
reg_data_in[7] => tx_section_empty_reg[7].DATAIN
reg_data_in[7] => tx_section_full_reg[7].DATAIN
reg_data_in[7] => rx_ae_level_reg[7].DATAIN
reg_data_in[7] => rx_af_level_reg[7].DATAIN
reg_data_in[7] => tx_ae_level_reg[7].DATAIN
reg_data_in[7] => tx_af_level_reg[7].DATAIN
reg_data_in[7] => smac_0_0[7].DATAIN
reg_data_in[7] => smac_0_1[7].DATAIN
reg_data_in[7] => smac_1_0[7].DATAIN
reg_data_in[7] => smac_1_1[7].DATAIN
reg_data_in[7] => smac_2_0[7].DATAIN
reg_data_in[7] => smac_2_1[7].DATAIN
reg_data_in[7] => smac_3_0[7].DATAIN
reg_data_in[7] => smac_3_1[7].DATAIN
reg_data_in[8] => frm_length.DATAB
reg_data_in[8] => mdio_data_out_reg[8].DATAIN
reg_data_in[8] => scratch[8].DATAIN
reg_data_in[8] => command_config[8].DATAIN
reg_data_in[8] => mac_0[8].DATAIN
reg_data_in[8] => mac_1[8].DATAIN
reg_data_in[8] => rx_section_empty_reg[8].DATAIN
reg_data_in[8] => rx_section_full_reg[8].DATAIN
reg_data_in[8] => tx_section_empty_reg[8].DATAIN
reg_data_in[8] => tx_section_full_reg[8].DATAIN
reg_data_in[8] => rx_ae_level_reg[8].DATAIN
reg_data_in[8] => rx_af_level_reg[8].DATAIN
reg_data_in[8] => tx_ae_level_reg[8].DATAIN
reg_data_in[8] => tx_af_level_reg[8].DATAIN
reg_data_in[8] => smac_0_0[8].DATAIN
reg_data_in[8] => smac_0_1[8].DATAIN
reg_data_in[8] => smac_1_0[8].DATAIN
reg_data_in[8] => smac_1_1[8].DATAIN
reg_data_in[8] => smac_2_0[8].DATAIN
reg_data_in[8] => smac_2_1[8].DATAIN
reg_data_in[8] => smac_3_0[8].DATAIN
reg_data_in[8] => smac_3_1[8].DATAIN
reg_data_in[9] => frm_length.DATAB
reg_data_in[9] => mdio_data_out_reg[9].DATAIN
reg_data_in[9] => scratch[9].DATAIN
reg_data_in[9] => command_config[9].DATAIN
reg_data_in[9] => mac_0[9].DATAIN
reg_data_in[9] => mac_1[9].DATAIN
reg_data_in[9] => rx_section_empty_reg[9].DATAIN
reg_data_in[9] => rx_section_full_reg[9].DATAIN
reg_data_in[9] => tx_section_empty_reg[9].DATAIN
reg_data_in[9] => tx_section_full_reg[9].DATAIN
reg_data_in[9] => rx_ae_level_reg[9].DATAIN
reg_data_in[9] => rx_af_level_reg[9].DATAIN
reg_data_in[9] => tx_ae_level_reg[9].DATAIN
reg_data_in[9] => tx_af_level_reg[9].DATAIN
reg_data_in[9] => smac_0_0[9].DATAIN
reg_data_in[9] => smac_0_1[9].DATAIN
reg_data_in[9] => smac_1_0[9].DATAIN
reg_data_in[9] => smac_1_1[9].DATAIN
reg_data_in[9] => smac_2_0[9].DATAIN
reg_data_in[9] => smac_2_1[9].DATAIN
reg_data_in[9] => smac_3_0[9].DATAIN
reg_data_in[9] => smac_3_1[9].DATAIN
reg_data_in[10] => frm_length.DATAB
reg_data_in[10] => mdio_data_out_reg[10].DATAIN
reg_data_in[10] => scratch[10].DATAIN
reg_data_in[10] => command_config[10].DATAIN
reg_data_in[10] => mac_0[10].DATAIN
reg_data_in[10] => mac_1[10].DATAIN
reg_data_in[10] => smac_0_0[10].DATAIN
reg_data_in[10] => smac_0_1[10].DATAIN
reg_data_in[10] => smac_1_0[10].DATAIN
reg_data_in[10] => smac_1_1[10].DATAIN
reg_data_in[10] => smac_2_0[10].DATAIN
reg_data_in[10] => smac_2_1[10].DATAIN
reg_data_in[10] => smac_3_0[10].DATAIN
reg_data_in[10] => smac_3_1[10].DATAIN
reg_data_in[11] => frm_length.DATAB
reg_data_in[11] => mdio_data_out_reg[11].DATAIN
reg_data_in[11] => scratch[11].DATAIN
reg_data_in[11] => mac_0[11].DATAIN
reg_data_in[11] => mac_1[11].DATAIN
reg_data_in[11] => smac_0_0[11].DATAIN
reg_data_in[11] => smac_0_1[11].DATAIN
reg_data_in[11] => smac_1_0[11].DATAIN
reg_data_in[11] => smac_1_1[11].DATAIN
reg_data_in[11] => smac_2_0[11].DATAIN
reg_data_in[11] => smac_2_1[11].DATAIN
reg_data_in[11] => smac_3_0[11].DATAIN
reg_data_in[11] => smac_3_1[11].DATAIN
reg_data_in[12] => frm_length.DATAB
reg_data_in[12] => mdio_data_out_reg[12].DATAIN
reg_data_in[12] => scratch[12].DATAIN
reg_data_in[12] => mac_0[12].DATAIN
reg_data_in[12] => mac_1[12].DATAIN
reg_data_in[12] => smac_0_0[12].DATAIN
reg_data_in[12] => smac_0_1[12].DATAIN
reg_data_in[12] => smac_1_0[12].DATAIN
reg_data_in[12] => smac_1_1[12].DATAIN
reg_data_in[12] => smac_2_0[12].DATAIN
reg_data_in[12] => smac_2_1[12].DATAIN
reg_data_in[12] => smac_3_0[12].DATAIN
reg_data_in[12] => smac_3_1[12].DATAIN
reg_data_in[13] => command_config.DATAB
reg_data_in[13] => frm_length.DATAB
reg_data_in[13] => mdio_data_out_reg[13].DATAIN
reg_data_in[13] => scratch[13].DATAIN
reg_data_in[13] => mac_0[13].DATAIN
reg_data_in[13] => mac_1[13].DATAIN
reg_data_in[13] => smac_0_0[13].DATAIN
reg_data_in[13] => smac_0_1[13].DATAIN
reg_data_in[13] => smac_1_0[13].DATAIN
reg_data_in[13] => smac_1_1[13].DATAIN
reg_data_in[13] => smac_2_0[13].DATAIN
reg_data_in[13] => smac_2_1[13].DATAIN
reg_data_in[13] => smac_3_0[13].DATAIN
reg_data_in[13] => smac_3_1[13].DATAIN
reg_data_in[14] => frm_length.DATAB
reg_data_in[14] => mdio_data_out_reg[14].DATAIN
reg_data_in[14] => scratch[14].DATAIN
reg_data_in[14] => command_config[14].DATAIN
reg_data_in[14] => mac_0[14].DATAIN
reg_data_in[14] => mac_1[14].DATAIN
reg_data_in[14] => smac_0_0[14].DATAIN
reg_data_in[14] => smac_0_1[14].DATAIN
reg_data_in[14] => smac_1_0[14].DATAIN
reg_data_in[14] => smac_1_1[14].DATAIN
reg_data_in[14] => smac_2_0[14].DATAIN
reg_data_in[14] => smac_2_1[14].DATAIN
reg_data_in[14] => smac_3_0[14].DATAIN
reg_data_in[14] => smac_3_1[14].DATAIN
reg_data_in[15] => frm_length.DATAB
reg_data_in[15] => mdio_data_out_reg[15].DATAIN
reg_data_in[15] => scratch[15].DATAIN
reg_data_in[15] => command_config[15].DATAIN
reg_data_in[15] => mac_0[15].DATAIN
reg_data_in[15] => mac_1[15].DATAIN
reg_data_in[15] => smac_0_0[15].DATAIN
reg_data_in[15] => smac_0_1[15].DATAIN
reg_data_in[15] => smac_1_0[15].DATAIN
reg_data_in[15] => smac_1_1[15].DATAIN
reg_data_in[15] => smac_2_0[15].DATAIN
reg_data_in[15] => smac_2_1[15].DATAIN
reg_data_in[15] => smac_3_0[15].DATAIN
reg_data_in[15] => smac_3_1[15].DATAIN
reg_data_in[16] => scratch[16].DATAIN
reg_data_in[16] => command_config[16].DATAIN
reg_data_in[16] => mac_0[16].DATAIN
reg_data_in[16] => smac_0_0[16].DATAIN
reg_data_in[16] => smac_1_0[16].DATAIN
reg_data_in[16] => smac_2_0[16].DATAIN
reg_data_in[16] => smac_3_0[16].DATAIN
reg_data_in[17] => scratch[17].DATAIN
reg_data_in[17] => command_config[17].DATAIN
reg_data_in[17] => mac_0[17].DATAIN
reg_data_in[17] => tx_command_status[17].DATAIN
reg_data_in[17] => smac_0_0[17].DATAIN
reg_data_in[17] => smac_1_0[17].DATAIN
reg_data_in[17] => smac_2_0[17].DATAIN
reg_data_in[17] => smac_3_0[17].DATAIN
reg_data_in[18] => scratch[18].DATAIN
reg_data_in[18] => command_config[18].DATAIN
reg_data_in[18] => mac_0[18].DATAIN
reg_data_in[18] => tx_command_status[18].DATAIN
reg_data_in[18] => smac_0_0[18].DATAIN
reg_data_in[18] => smac_1_0[18].DATAIN
reg_data_in[18] => smac_2_0[18].DATAIN
reg_data_in[18] => smac_3_0[18].DATAIN
reg_data_in[19] => scratch[19].DATAIN
reg_data_in[19] => command_config[19].DATAIN
reg_data_in[19] => mac_0[19].DATAIN
reg_data_in[19] => smac_0_0[19].DATAIN
reg_data_in[19] => smac_1_0[19].DATAIN
reg_data_in[19] => smac_2_0[19].DATAIN
reg_data_in[19] => smac_3_0[19].DATAIN
reg_data_in[20] => scratch[20].DATAIN
reg_data_in[20] => command_config[20].DATAIN
reg_data_in[20] => mac_0[20].DATAIN
reg_data_in[20] => smac_0_0[20].DATAIN
reg_data_in[20] => smac_1_0[20].DATAIN
reg_data_in[20] => smac_2_0[20].DATAIN
reg_data_in[20] => smac_3_0[20].DATAIN
reg_data_in[21] => scratch[21].DATAIN
reg_data_in[21] => mac_0[21].DATAIN
reg_data_in[21] => smac_0_0[21].DATAIN
reg_data_in[21] => smac_1_0[21].DATAIN
reg_data_in[21] => smac_2_0[21].DATAIN
reg_data_in[21] => smac_3_0[21].DATAIN
reg_data_in[22] => scratch[22].DATAIN
reg_data_in[22] => command_config[22].DATAIN
reg_data_in[22] => mac_0[22].DATAIN
reg_data_in[22] => smac_0_0[22].DATAIN
reg_data_in[22] => smac_1_0[22].DATAIN
reg_data_in[22] => smac_2_0[22].DATAIN
reg_data_in[22] => smac_3_0[22].DATAIN
reg_data_in[23] => scratch[23].DATAIN
reg_data_in[23] => command_config[23].DATAIN
reg_data_in[23] => mac_0[23].DATAIN
reg_data_in[23] => smac_0_0[23].DATAIN
reg_data_in[23] => smac_1_0[23].DATAIN
reg_data_in[23] => smac_2_0[23].DATAIN
reg_data_in[23] => smac_3_0[23].DATAIN
reg_data_in[24] => scratch[24].DATAIN
reg_data_in[24] => command_config[24].DATAIN
reg_data_in[24] => mac_0[24].DATAIN
reg_data_in[24] => smac_0_0[24].DATAIN
reg_data_in[24] => smac_1_0[24].DATAIN
reg_data_in[24] => smac_2_0[24].DATAIN
reg_data_in[24] => smac_3_0[24].DATAIN
reg_data_in[25] => scratch[25].DATAIN
reg_data_in[25] => command_config[25].DATAIN
reg_data_in[25] => mac_0[25].DATAIN
reg_data_in[25] => rx_command_status[25].DATAIN
reg_data_in[25] => smac_0_0[25].DATAIN
reg_data_in[25] => smac_1_0[25].DATAIN
reg_data_in[25] => smac_2_0[25].DATAIN
reg_data_in[25] => smac_3_0[25].DATAIN
reg_data_in[26] => scratch[26].DATAIN
reg_data_in[26] => command_config[26].DATAIN
reg_data_in[26] => mac_0[26].DATAIN
reg_data_in[26] => smac_0_0[26].DATAIN
reg_data_in[26] => smac_1_0[26].DATAIN
reg_data_in[26] => smac_2_0[26].DATAIN
reg_data_in[26] => smac_3_0[26].DATAIN
reg_data_in[27] => scratch[27].DATAIN
reg_data_in[27] => command_config[27].DATAIN
reg_data_in[27] => mac_0[27].DATAIN
reg_data_in[27] => smac_0_0[27].DATAIN
reg_data_in[27] => smac_1_0[27].DATAIN
reg_data_in[27] => smac_2_0[27].DATAIN
reg_data_in[27] => smac_3_0[27].DATAIN
reg_data_in[28] => scratch[28].DATAIN
reg_data_in[28] => mac_0[28].DATAIN
reg_data_in[28] => smac_0_0[28].DATAIN
reg_data_in[28] => smac_1_0[28].DATAIN
reg_data_in[28] => smac_2_0[28].DATAIN
reg_data_in[28] => smac_3_0[28].DATAIN
reg_data_in[29] => scratch[29].DATAIN
reg_data_in[29] => mac_0[29].DATAIN
reg_data_in[29] => smac_0_0[29].DATAIN
reg_data_in[29] => smac_1_0[29].DATAIN
reg_data_in[29] => smac_2_0[29].DATAIN
reg_data_in[29] => smac_3_0[29].DATAIN
reg_data_in[30] => scratch[30].DATAIN
reg_data_in[30] => mac_0[30].DATAIN
reg_data_in[30] => smac_0_0[30].DATAIN
reg_data_in[30] => smac_1_0[30].DATAIN
reg_data_in[30] => smac_2_0[30].DATAIN
reg_data_in[30] => smac_3_0[30].DATAIN
reg_data_in[31] => command_config.DATAB
reg_data_in[31] => scratch[31].DATAIN
reg_data_in[31] => mac_0[31].DATAIN
reg_data_in[31] => smac_0_0[31].DATAIN
reg_data_in[31] => smac_1_0[31].DATAIN
reg_data_in[31] => smac_2_0[31].DATAIN
reg_data_in[31] => smac_3_0[31].DATAIN
excess_col => command_config.OUTPUTSELECT
late_col => command_config.OUTPUTSELECT
tx_done => tx_done.IN1
set_1000 => eth_mode.DATAA
set_10 => ena_10.DATAA
rx_reset_done => sw_reset_int.IN1
magic_detect => command_config[21].DATAIN
reg_sleepn => reg_sleepn.IN1
mdio_data_in[0] => Selector31.IN51
mdio_data_in[1] => Selector30.IN50
mdio_data_in[2] => Selector29.IN50
mdio_data_in[3] => Selector28.IN50
mdio_data_in[4] => Selector27.IN50
mdio_data_in[5] => Selector26.IN51
mdio_data_in[6] => Selector25.IN51
mdio_data_in[7] => Selector24.IN51
mdio_data_in[8] => Selector23.IN53
mdio_data_in[9] => Selector22.IN53
mdio_data_in[10] => Selector21.IN59
mdio_data_in[11] => Selector20.IN61
mdio_data_in[12] => Selector19.IN59
mdio_data_in[13] => Selector18.IN59
mdio_data_in[14] => Selector17.IN59
mdio_data_in[15] => Selector16.IN59
mdio_busy => busy.DATAIN
rx_total_lgth[0] => Add3.IN32
rx_total_lgth[1] => Add3.IN31
rx_total_lgth[2] => Add3.IN30
rx_total_lgth[3] => Add3.IN29
rx_total_lgth[4] => Add3.IN28
rx_total_lgth[5] => Add3.IN27
rx_total_lgth[6] => Add3.IN26
rx_total_lgth[7] => Add3.IN25
rx_total_lgth[8] => Add3.IN24
rx_total_lgth[9] => Add3.IN23
rx_total_lgth[10] => Add3.IN22
rx_total_lgth[11] => Add3.IN21
rx_total_lgth[12] => Add3.IN20
rx_total_lgth[13] => Add3.IN19
rx_total_lgth[14] => Add3.IN18
rx_total_lgth[15] => Add3.IN17
rx_total_val => etherstatsoctets_reg.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg.OUTPUTSELECT
rx_frm_stat_ena => rx_frm_stat_ena.IN1
rx_frm_stat_val => rx_frm_stat_val.IN1
rx_frm_err => rx_frm_err.IN1
rx_frm_length[0] => rx_frm_length[0].IN1
rx_frm_length[1] => rx_frm_length[1].IN1
rx_frm_length[2] => rx_frm_length[2].IN1
rx_frm_length[3] => rx_frm_length[3].IN1
rx_frm_length[4] => rx_frm_length[4].IN1
rx_frm_length[5] => rx_frm_length[5].IN1
rx_frm_length[6] => rx_frm_length[6].IN1
rx_frm_length[7] => rx_frm_length[7].IN1
rx_frm_length[8] => rx_frm_length[8].IN1
rx_frm_length[9] => rx_frm_length[9].IN1
rx_frm_length[10] => rx_frm_length[10].IN1
rx_frm_length[11] => rx_frm_length[11].IN1
rx_frm_length[12] => rx_frm_length[12].IN1
rx_frm_length[13] => rx_frm_length[13].IN1
rx_frm_length[14] => rx_frm_length[14].IN1
rx_frm_length[15] => rx_frm_length[15].IN1
rx_frm_vlan => rx_frm_vlan.IN1
rx_frm_stack_vlan => rx_frm_stack_vlan.IN1
rx_frm_unicast => rx_frm_unicast.IN1
rx_frm_broadcast => rx_frm_broadcast.IN1
rx_frm_mltcast => rx_frm_mltcast.IN1
tx_frm_stat_val => tx_frm_stat_val.IN1
tx_frm_err => tx_frm_err.IN1
tx_frm_length[0] => tx_frm_length[0].IN1
tx_frm_length[1] => tx_frm_length[1].IN1
tx_frm_length[2] => tx_frm_length[2].IN1
tx_frm_length[3] => tx_frm_length[3].IN1
tx_frm_length[4] => tx_frm_length[4].IN1
tx_frm_length[5] => tx_frm_length[5].IN1
tx_frm_length[6] => tx_frm_length[6].IN1
tx_frm_length[7] => tx_frm_length[7].IN1
tx_frm_length[8] => tx_frm_length[8].IN1
tx_frm_length[9] => tx_frm_length[9].IN1
tx_frm_length[10] => tx_frm_length[10].IN1
tx_frm_length[11] => tx_frm_length[11].IN1
tx_frm_length[12] => tx_frm_length[12].IN1
tx_frm_length[13] => tx_frm_length[13].IN1
tx_frm_length[14] => tx_frm_length[14].IN1
tx_frm_length[15] => tx_frm_length[15].IN1
tx_frm_unicast => tx_frm_unicast.IN1
tx_frm_broadcast => tx_frm_broadcast.IN1
tx_frm_mltcast => tx_frm_mltcast.IN1
pause_rcv => always41.IN0
pause_tx => pause_tx.IN1
frm_align_err => always40.IN0
frm_crc_err => always39.IN0
long_crc_err => always36.IN0
short_crc_err => always37.IN0
frm_discard => frm_discard.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_1
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_2
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_3
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_4
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_5
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT
reset => reset.IN2
clk => clk.IN3
reg_clk => reg_clk.IN1
sw_reset => nextstate.OUTPUTSELECT
sw_reset => nextstate.OUTPUTSELECT
sw_reset => Selector2.IN3
sw_reset => Selector3.IN3
sw_reset => Selector0.IN4
rx_frm_stat_ena => nextstate.OUTPUTSELECT
rx_frm_stat_ena => nextstate.OUTPUTSELECT
rx_frm_stat_ena => nextstate.OUTPUTSELECT
rx_frm_stat_ena => reg_cnt.DATAB
rx_frm_stat_val => nextstate.DATAA
rx_frm_stat_val => nextstate.DATAA
rx_frm_stat_val => frm_err_reg.ENA
rx_frm_stat_val => frm_length_reg[15].ENA
rx_frm_stat_val => frm_length_reg[14].ENA
rx_frm_stat_val => frm_length_reg[13].ENA
rx_frm_stat_val => frm_length_reg[12].ENA
rx_frm_stat_val => frm_length_reg[11].ENA
rx_frm_stat_val => frm_length_reg[10].ENA
rx_frm_stat_val => frm_length_reg[9].ENA
rx_frm_stat_val => frm_length_reg[8].ENA
rx_frm_stat_val => frm_length_reg[7].ENA
rx_frm_stat_val => frm_length_reg[6].ENA
rx_frm_stat_val => frm_length_reg[5].ENA
rx_frm_stat_val => frm_length_reg[4].ENA
rx_frm_stat_val => frm_length_reg[3].ENA
rx_frm_stat_val => frm_length_reg[2].ENA
rx_frm_stat_val => frm_length_reg[1].ENA
rx_frm_stat_val => frm_length_reg[0].ENA
rx_frm_stat_val => frm_length_payld[15].ENA
rx_frm_stat_val => frm_length_payld[14].ENA
rx_frm_stat_val => frm_length_payld[13].ENA
rx_frm_stat_val => frm_length_payld[12].ENA
rx_frm_stat_val => frm_length_payld[11].ENA
rx_frm_stat_val => frm_length_payld[10].ENA
rx_frm_stat_val => frm_length_payld[9].ENA
rx_frm_stat_val => frm_length_payld[8].ENA
rx_frm_stat_val => frm_length_payld[7].ENA
rx_frm_stat_val => frm_length_payld[6].ENA
rx_frm_stat_val => frm_length_payld[5].ENA
rx_frm_stat_val => frm_length_payld[4].ENA
rx_frm_stat_val => frm_length_payld[3].ENA
rx_frm_stat_val => frm_length_payld[2].ENA
rx_frm_stat_val => frm_length_payld[1].ENA
rx_frm_stat_val => frm_length_payld[0].ENA
rx_frm_stat_val => frm_unicast_reg.ENA
rx_frm_stat_val => frm_broadcast_reg.ENA
rx_frm_stat_val => frm_mltcast_reg.ENA
rx_frm_err => frm_err_reg.DATAIN
rx_frm_length[0] => frm_length_reg[0].DATAIN
rx_frm_length[0] => frm_length_payld[0].DATAIN
rx_frm_length[1] => frm_length_reg[1].DATAIN
rx_frm_length[1] => frm_length_payld[1].DATAIN
rx_frm_length[2] => Add1.IN28
rx_frm_length[2] => frm_length_payld.DATAA
rx_frm_length[2] => frm_length_payld.DATAB
rx_frm_length[2] => frm_length_reg[2].DATAIN
rx_frm_length[3] => Add0.IN26
rx_frm_length[3] => Add1.IN27
rx_frm_length[3] => frm_length_payld.DATAA
rx_frm_length[3] => frm_length_reg[3].DATAIN
rx_frm_length[4] => Add0.IN25
rx_frm_length[4] => Add1.IN26
rx_frm_length[4] => frm_length_payld.DATAA
rx_frm_length[4] => frm_length_reg[4].DATAIN
rx_frm_length[5] => Add0.IN24
rx_frm_length[5] => Add1.IN25
rx_frm_length[5] => frm_length_payld.DATAA
rx_frm_length[5] => frm_length_reg[5].DATAIN
rx_frm_length[6] => Add0.IN23
rx_frm_length[6] => Add1.IN24
rx_frm_length[6] => frm_length_payld.DATAA
rx_frm_length[6] => frm_length_reg[6].DATAIN
rx_frm_length[7] => Add0.IN22
rx_frm_length[7] => Add1.IN23
rx_frm_length[7] => frm_length_payld.DATAA
rx_frm_length[7] => frm_length_reg[7].DATAIN
rx_frm_length[8] => Add0.IN21
rx_frm_length[8] => Add1.IN22
rx_frm_length[8] => frm_length_payld.DATAA
rx_frm_length[8] => frm_length_reg[8].DATAIN
rx_frm_length[9] => Add0.IN20
rx_frm_length[9] => Add1.IN21
rx_frm_length[9] => frm_length_payld.DATAA
rx_frm_length[9] => frm_length_reg[9].DATAIN
rx_frm_length[10] => Add0.IN19
rx_frm_length[10] => Add1.IN20
rx_frm_length[10] => frm_length_payld.DATAA
rx_frm_length[10] => frm_length_reg[10].DATAIN
rx_frm_length[11] => Add0.IN18
rx_frm_length[11] => Add1.IN19
rx_frm_length[11] => frm_length_payld.DATAA
rx_frm_length[11] => frm_length_reg[11].DATAIN
rx_frm_length[12] => Add0.IN17
rx_frm_length[12] => Add1.IN18
rx_frm_length[12] => frm_length_payld.DATAA
rx_frm_length[12] => frm_length_reg[12].DATAIN
rx_frm_length[13] => Add0.IN16
rx_frm_length[13] => Add1.IN17
rx_frm_length[13] => frm_length_payld.DATAA
rx_frm_length[13] => frm_length_reg[13].DATAIN
rx_frm_length[14] => Add0.IN15
rx_frm_length[14] => Add1.IN16
rx_frm_length[14] => frm_length_payld.DATAA
rx_frm_length[14] => frm_length_reg[14].DATAIN
rx_frm_length[15] => Add0.IN14
rx_frm_length[15] => Add1.IN15
rx_frm_length[15] => frm_length_payld.DATAA
rx_frm_length[15] => frm_length_reg[15].DATAIN
rx_frm_unicast => frm_unicast_reg.DATAIN
rx_frm_broadcast => frm_broadcast_reg.DATAIN
rx_frm_mltcast => frm_mltcast_reg.DATAIN
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_discard => always1.IN1
rx_frm_discard => discard_int.OUTPUTSELECT
frm_length_max[0] => LessThan0.IN16
frm_length_max[1] => Add2.IN30
frm_length_max[2] => Add2.IN29
frm_length_max[3] => Add2.IN28
frm_length_max[4] => Add2.IN27
frm_length_max[5] => Add2.IN26
frm_length_max[6] => Add2.IN25
frm_length_max[7] => Add2.IN24
frm_length_max[8] => Add2.IN23
frm_length_max[9] => Add2.IN22
frm_length_max[10] => Add2.IN21
frm_length_max[11] => Add2.IN20
frm_length_max[12] => Add2.IN19
frm_length_max[13] => Add2.IN18
frm_length_max[14] => Add2.IN17
frm_length_max[15] => Add2.IN16
host_addr[0] => Decoder1.IN7
host_addr[1] => Decoder1.IN6
host_addr[2] => Decoder1.IN5
host_addr[3] => Decoder1.IN4
host_addr[4] => Decoder1.IN3
host_addr[5] => Decoder1.IN2
host_addr[6] => Decoder1.IN1
host_addr[7] => Decoder1.IN0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rd_aclr => rd_aclr.IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wrclock => wrclock.IN1
wren => wren.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component
wren_a => altsyncram_e5k1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_e5k1:auto_generated.data_a[0]
data_a[1] => altsyncram_e5k1:auto_generated.data_a[1]
data_a[2] => altsyncram_e5k1:auto_generated.data_a[2]
data_a[3] => altsyncram_e5k1:auto_generated.data_a[3]
data_a[4] => altsyncram_e5k1:auto_generated.data_a[4]
data_a[5] => altsyncram_e5k1:auto_generated.data_a[5]
data_a[6] => altsyncram_e5k1:auto_generated.data_a[6]
data_a[7] => altsyncram_e5k1:auto_generated.data_a[7]
data_a[8] => altsyncram_e5k1:auto_generated.data_a[8]
data_a[9] => altsyncram_e5k1:auto_generated.data_a[9]
data_a[10] => altsyncram_e5k1:auto_generated.data_a[10]
data_a[11] => altsyncram_e5k1:auto_generated.data_a[11]
data_a[12] => altsyncram_e5k1:auto_generated.data_a[12]
data_a[13] => altsyncram_e5k1:auto_generated.data_a[13]
data_a[14] => altsyncram_e5k1:auto_generated.data_a[14]
data_a[15] => altsyncram_e5k1:auto_generated.data_a[15]
data_a[16] => altsyncram_e5k1:auto_generated.data_a[16]
data_a[17] => altsyncram_e5k1:auto_generated.data_a[17]
data_a[18] => altsyncram_e5k1:auto_generated.data_a[18]
data_a[19] => altsyncram_e5k1:auto_generated.data_a[19]
data_a[20] => altsyncram_e5k1:auto_generated.data_a[20]
data_a[21] => altsyncram_e5k1:auto_generated.data_a[21]
data_a[22] => altsyncram_e5k1:auto_generated.data_a[22]
data_a[23] => altsyncram_e5k1:auto_generated.data_a[23]
data_a[24] => altsyncram_e5k1:auto_generated.data_a[24]
data_a[25] => altsyncram_e5k1:auto_generated.data_a[25]
data_a[26] => altsyncram_e5k1:auto_generated.data_a[26]
data_a[27] => altsyncram_e5k1:auto_generated.data_a[27]
data_a[28] => altsyncram_e5k1:auto_generated.data_a[28]
data_a[29] => altsyncram_e5k1:auto_generated.data_a[29]
data_a[30] => altsyncram_e5k1:auto_generated.data_a[30]
data_a[31] => altsyncram_e5k1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_e5k1:auto_generated.address_a[0]
address_a[1] => altsyncram_e5k1:auto_generated.address_a[1]
address_a[2] => altsyncram_e5k1:auto_generated.address_a[2]
address_a[3] => altsyncram_e5k1:auto_generated.address_a[3]
address_b[0] => altsyncram_e5k1:auto_generated.address_b[0]
address_b[1] => altsyncram_e5k1:auto_generated.address_b[1]
address_b[2] => altsyncram_e5k1:auto_generated.address_b[2]
address_b[3] => altsyncram_e5k1:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_e5k1:auto_generated.clock0
clock1 => altsyncram_e5k1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_e5k1:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_e5k1:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
aclr1 => ram_block1a10.CLR1
aclr1 => ram_block1a11.CLR1
aclr1 => ram_block1a12.CLR1
aclr1 => ram_block1a13.CLR1
aclr1 => ram_block1a14.CLR1
aclr1 => ram_block1a15.CLR1
aclr1 => ram_block1a16.CLR1
aclr1 => ram_block1a17.CLR1
aclr1 => ram_block1a18.CLR1
aclr1 => ram_block1a19.CLR1
aclr1 => ram_block1a20.CLR1
aclr1 => ram_block1a21.CLR1
aclr1 => ram_block1a22.CLR1
aclr1 => ram_block1a23.CLR1
aclr1 => ram_block1a24.CLR1
aclr1 => ram_block1a25.CLR1
aclr1 => ram_block1a26.CLR1
aclr1 => ram_block1a27.CLR1
aclr1 => ram_block1a28.CLR1
aclr1 => ram_block1a29.CLR1
aclr1 => ram_block1a30.CLR1
aclr1 => ram_block1a31.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rd_aclr => rd_aclr.IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wrclock => wrclock.IN1
wren => wren.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component
wren_a => altsyncram_e5k1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_e5k1:auto_generated.data_a[0]
data_a[1] => altsyncram_e5k1:auto_generated.data_a[1]
data_a[2] => altsyncram_e5k1:auto_generated.data_a[2]
data_a[3] => altsyncram_e5k1:auto_generated.data_a[3]
data_a[4] => altsyncram_e5k1:auto_generated.data_a[4]
data_a[5] => altsyncram_e5k1:auto_generated.data_a[5]
data_a[6] => altsyncram_e5k1:auto_generated.data_a[6]
data_a[7] => altsyncram_e5k1:auto_generated.data_a[7]
data_a[8] => altsyncram_e5k1:auto_generated.data_a[8]
data_a[9] => altsyncram_e5k1:auto_generated.data_a[9]
data_a[10] => altsyncram_e5k1:auto_generated.data_a[10]
data_a[11] => altsyncram_e5k1:auto_generated.data_a[11]
data_a[12] => altsyncram_e5k1:auto_generated.data_a[12]
data_a[13] => altsyncram_e5k1:auto_generated.data_a[13]
data_a[14] => altsyncram_e5k1:auto_generated.data_a[14]
data_a[15] => altsyncram_e5k1:auto_generated.data_a[15]
data_a[16] => altsyncram_e5k1:auto_generated.data_a[16]
data_a[17] => altsyncram_e5k1:auto_generated.data_a[17]
data_a[18] => altsyncram_e5k1:auto_generated.data_a[18]
data_a[19] => altsyncram_e5k1:auto_generated.data_a[19]
data_a[20] => altsyncram_e5k1:auto_generated.data_a[20]
data_a[21] => altsyncram_e5k1:auto_generated.data_a[21]
data_a[22] => altsyncram_e5k1:auto_generated.data_a[22]
data_a[23] => altsyncram_e5k1:auto_generated.data_a[23]
data_a[24] => altsyncram_e5k1:auto_generated.data_a[24]
data_a[25] => altsyncram_e5k1:auto_generated.data_a[25]
data_a[26] => altsyncram_e5k1:auto_generated.data_a[26]
data_a[27] => altsyncram_e5k1:auto_generated.data_a[27]
data_a[28] => altsyncram_e5k1:auto_generated.data_a[28]
data_a[29] => altsyncram_e5k1:auto_generated.data_a[29]
data_a[30] => altsyncram_e5k1:auto_generated.data_a[30]
data_a[31] => altsyncram_e5k1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_e5k1:auto_generated.address_a[0]
address_a[1] => altsyncram_e5k1:auto_generated.address_a[1]
address_a[2] => altsyncram_e5k1:auto_generated.address_a[2]
address_a[3] => altsyncram_e5k1:auto_generated.address_a[3]
address_b[0] => altsyncram_e5k1:auto_generated.address_b[0]
address_b[1] => altsyncram_e5k1:auto_generated.address_b[1]
address_b[2] => altsyncram_e5k1:auto_generated.address_b[2]
address_b[3] => altsyncram_e5k1:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_e5k1:auto_generated.clock0
clock1 => altsyncram_e5k1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_e5k1:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_e5k1:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
aclr1 => ram_block1a10.CLR1
aclr1 => ram_block1a11.CLR1
aclr1 => ram_block1a12.CLR1
aclr1 => ram_block1a13.CLR1
aclr1 => ram_block1a14.CLR1
aclr1 => ram_block1a15.CLR1
aclr1 => ram_block1a16.CLR1
aclr1 => ram_block1a17.CLR1
aclr1 => ram_block1a18.CLR1
aclr1 => ram_block1a19.CLR1
aclr1 => ram_block1a20.CLR1
aclr1 => ram_block1a21.CLR1
aclr1 => ram_block1a22.CLR1
aclr1 => ram_block1a23.CLR1
aclr1 => ram_block1a24.CLR1
aclr1 => ram_block1a25.CLR1
aclr1 => ram_block1a26.CLR1
aclr1 => ram_block1a27.CLR1
aclr1 => ram_block1a28.CLR1
aclr1 => ram_block1a29.CLR1
aclr1 => ram_block1a30.CLR1
aclr1 => ram_block1a31.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT
reset => reset.IN2
tx_clk => tx_clk.IN3
reg_clk => reg_clk.IN1
sw_reset => nextstate.OUTPUTSELECT
sw_reset => nextstate.OUTPUTSELECT
sw_reset => Selector2.IN3
sw_reset => Selector3.IN3
sw_reset => Selector0.IN3
tx_frm_stat_val => nextstate.DATAA
tx_frm_stat_val => nextstate.DATAA
tx_frm_stat_val => frm_err_reg.ENA
tx_frm_stat_val => frm_length_reg[15].ENA
tx_frm_stat_val => frm_length_reg[14].ENA
tx_frm_stat_val => frm_length_reg[13].ENA
tx_frm_stat_val => frm_length_reg[12].ENA
tx_frm_stat_val => frm_length_reg[11].ENA
tx_frm_stat_val => frm_length_reg[10].ENA
tx_frm_stat_val => frm_length_reg[9].ENA
tx_frm_stat_val => frm_length_reg[8].ENA
tx_frm_stat_val => frm_length_reg[7].ENA
tx_frm_stat_val => frm_length_reg[6].ENA
tx_frm_stat_val => frm_length_reg[5].ENA
tx_frm_stat_val => frm_length_reg[4].ENA
tx_frm_stat_val => frm_length_reg[3].ENA
tx_frm_stat_val => frm_length_reg[2].ENA
tx_frm_stat_val => frm_length_reg[1].ENA
tx_frm_stat_val => frm_length_reg[0].ENA
tx_frm_stat_val => frm_unicast_reg.ENA
tx_frm_stat_val => frm_broadcast_reg.ENA
tx_frm_stat_val => frm_mltcast_reg.ENA
tx_frm_err => frm_err_reg.DATAIN
tx_frm_length[0] => frm_length_reg[0].DATAIN
tx_frm_length[1] => frm_length_reg[1].DATAIN
tx_frm_length[2] => frm_length_reg[2].DATAIN
tx_frm_length[3] => frm_length_reg[3].DATAIN
tx_frm_length[4] => frm_length_reg[4].DATAIN
tx_frm_length[5] => frm_length_reg[5].DATAIN
tx_frm_length[6] => frm_length_reg[6].DATAIN
tx_frm_length[7] => frm_length_reg[7].DATAIN
tx_frm_length[8] => frm_length_reg[8].DATAIN
tx_frm_length[9] => frm_length_reg[9].DATAIN
tx_frm_length[10] => frm_length_reg[10].DATAIN
tx_frm_length[11] => frm_length_reg[11].DATAIN
tx_frm_length[12] => frm_length_reg[12].DATAIN
tx_frm_length[13] => frm_length_reg[13].DATAIN
tx_frm_length[14] => frm_length_reg[14].DATAIN
tx_frm_length[15] => frm_length_reg[15].DATAIN
tx_frm_unicast => frm_unicast_reg.DATAIN
tx_frm_broadcast => frm_broadcast_reg.DATAIN
tx_frm_mltcast => frm_mltcast_reg.DATAIN
tx_frm_pause => frm_pause_reg.OUTPUTSELECT
host_addr[0] => Equal9.IN31
host_addr[0] => Equal10.IN31
host_addr[0] => Equal11.IN2
host_addr[0] => Equal12.IN31
host_addr[0] => Equal13.IN2
host_addr[0] => Equal14.IN31
host_addr[1] => Equal9.IN3
host_addr[1] => Equal10.IN30
host_addr[1] => Equal11.IN31
host_addr[1] => Equal12.IN2
host_addr[1] => Equal13.IN1
host_addr[1] => Equal14.IN2
host_addr[2] => Equal9.IN2
host_addr[2] => Equal10.IN29
host_addr[2] => Equal11.IN30
host_addr[2] => Equal12.IN30
host_addr[2] => Equal13.IN31
host_addr[2] => Equal14.IN30
host_addr[3] => Equal9.IN1
host_addr[3] => Equal10.IN1
host_addr[3] => Equal11.IN1
host_addr[3] => Equal12.IN1
host_addr[3] => Equal13.IN30
host_addr[3] => Equal14.IN1
host_addr[4] => Equal9.IN0
host_addr[4] => Equal10.IN28
host_addr[4] => Equal11.IN29
host_addr[4] => Equal12.IN29
host_addr[4] => Equal13.IN29
host_addr[4] => Equal14.IN0
host_addr[5] => Equal9.IN30
host_addr[5] => Equal10.IN0
host_addr[5] => Equal11.IN0
host_addr[5] => Equal12.IN0
host_addr[5] => Equal13.IN0
host_addr[5] => Equal14.IN29
host_addr[6] => Equal9.IN29
host_addr[6] => Equal10.IN27
host_addr[6] => Equal11.IN28
host_addr[6] => Equal12.IN28
host_addr[6] => Equal13.IN28
host_addr[6] => Equal14.IN28
host_addr[7] => Equal9.IN28
host_addr[7] => Equal10.IN26
host_addr[7] => Equal11.IN27
host_addr[7] => Equal12.IN27
host_addr[7] => Equal13.IN27
host_addr[7] => Equal14.IN27


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rd_aclr => rd_aclr.IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wrclock => wrclock.IN1
wren => wren.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component
wren_a => altsyncram_e2k1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_e2k1:auto_generated.data_a[0]
data_a[1] => altsyncram_e2k1:auto_generated.data_a[1]
data_a[2] => altsyncram_e2k1:auto_generated.data_a[2]
data_a[3] => altsyncram_e2k1:auto_generated.data_a[3]
data_a[4] => altsyncram_e2k1:auto_generated.data_a[4]
data_a[5] => altsyncram_e2k1:auto_generated.data_a[5]
data_a[6] => altsyncram_e2k1:auto_generated.data_a[6]
data_a[7] => altsyncram_e2k1:auto_generated.data_a[7]
data_a[8] => altsyncram_e2k1:auto_generated.data_a[8]
data_a[9] => altsyncram_e2k1:auto_generated.data_a[9]
data_a[10] => altsyncram_e2k1:auto_generated.data_a[10]
data_a[11] => altsyncram_e2k1:auto_generated.data_a[11]
data_a[12] => altsyncram_e2k1:auto_generated.data_a[12]
data_a[13] => altsyncram_e2k1:auto_generated.data_a[13]
data_a[14] => altsyncram_e2k1:auto_generated.data_a[14]
data_a[15] => altsyncram_e2k1:auto_generated.data_a[15]
data_a[16] => altsyncram_e2k1:auto_generated.data_a[16]
data_a[17] => altsyncram_e2k1:auto_generated.data_a[17]
data_a[18] => altsyncram_e2k1:auto_generated.data_a[18]
data_a[19] => altsyncram_e2k1:auto_generated.data_a[19]
data_a[20] => altsyncram_e2k1:auto_generated.data_a[20]
data_a[21] => altsyncram_e2k1:auto_generated.data_a[21]
data_a[22] => altsyncram_e2k1:auto_generated.data_a[22]
data_a[23] => altsyncram_e2k1:auto_generated.data_a[23]
data_a[24] => altsyncram_e2k1:auto_generated.data_a[24]
data_a[25] => altsyncram_e2k1:auto_generated.data_a[25]
data_a[26] => altsyncram_e2k1:auto_generated.data_a[26]
data_a[27] => altsyncram_e2k1:auto_generated.data_a[27]
data_a[28] => altsyncram_e2k1:auto_generated.data_a[28]
data_a[29] => altsyncram_e2k1:auto_generated.data_a[29]
data_a[30] => altsyncram_e2k1:auto_generated.data_a[30]
data_a[31] => altsyncram_e2k1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_e2k1:auto_generated.address_a[0]
address_a[1] => altsyncram_e2k1:auto_generated.address_a[1]
address_a[2] => altsyncram_e2k1:auto_generated.address_a[2]
address_b[0] => altsyncram_e2k1:auto_generated.address_b[0]
address_b[1] => altsyncram_e2k1:auto_generated.address_b[1]
address_b[2] => altsyncram_e2k1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_e2k1:auto_generated.clock0
clock1 => altsyncram_e2k1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_e2k1:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_e2k1:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
aclr1 => ram_block1a10.CLR1
aclr1 => ram_block1a11.CLR1
aclr1 => ram_block1a12.CLR1
aclr1 => ram_block1a13.CLR1
aclr1 => ram_block1a14.CLR1
aclr1 => ram_block1a15.CLR1
aclr1 => ram_block1a16.CLR1
aclr1 => ram_block1a17.CLR1
aclr1 => ram_block1a18.CLR1
aclr1 => ram_block1a19.CLR1
aclr1 => ram_block1a20.CLR1
aclr1 => ram_block1a21.CLR1
aclr1 => ram_block1a22.CLR1
aclr1 => ram_block1a23.CLR1
aclr1 => ram_block1a24.CLR1
aclr1 => ram_block1a25.CLR1
aclr1 => ram_block1a26.CLR1
aclr1 => ram_block1a27.CLR1
aclr1 => ram_block1a28.CLR1
aclr1 => ram_block1a29.CLR1
aclr1 => ram_block1a30.CLR1
aclr1 => ram_block1a31.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rd_aclr => rd_aclr.IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wrclock => wrclock.IN1
wren => wren.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component
wren_a => altsyncram_e2k1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_e2k1:auto_generated.data_a[0]
data_a[1] => altsyncram_e2k1:auto_generated.data_a[1]
data_a[2] => altsyncram_e2k1:auto_generated.data_a[2]
data_a[3] => altsyncram_e2k1:auto_generated.data_a[3]
data_a[4] => altsyncram_e2k1:auto_generated.data_a[4]
data_a[5] => altsyncram_e2k1:auto_generated.data_a[5]
data_a[6] => altsyncram_e2k1:auto_generated.data_a[6]
data_a[7] => altsyncram_e2k1:auto_generated.data_a[7]
data_a[8] => altsyncram_e2k1:auto_generated.data_a[8]
data_a[9] => altsyncram_e2k1:auto_generated.data_a[9]
data_a[10] => altsyncram_e2k1:auto_generated.data_a[10]
data_a[11] => altsyncram_e2k1:auto_generated.data_a[11]
data_a[12] => altsyncram_e2k1:auto_generated.data_a[12]
data_a[13] => altsyncram_e2k1:auto_generated.data_a[13]
data_a[14] => altsyncram_e2k1:auto_generated.data_a[14]
data_a[15] => altsyncram_e2k1:auto_generated.data_a[15]
data_a[16] => altsyncram_e2k1:auto_generated.data_a[16]
data_a[17] => altsyncram_e2k1:auto_generated.data_a[17]
data_a[18] => altsyncram_e2k1:auto_generated.data_a[18]
data_a[19] => altsyncram_e2k1:auto_generated.data_a[19]
data_a[20] => altsyncram_e2k1:auto_generated.data_a[20]
data_a[21] => altsyncram_e2k1:auto_generated.data_a[21]
data_a[22] => altsyncram_e2k1:auto_generated.data_a[22]
data_a[23] => altsyncram_e2k1:auto_generated.data_a[23]
data_a[24] => altsyncram_e2k1:auto_generated.data_a[24]
data_a[25] => altsyncram_e2k1:auto_generated.data_a[25]
data_a[26] => altsyncram_e2k1:auto_generated.data_a[26]
data_a[27] => altsyncram_e2k1:auto_generated.data_a[27]
data_a[28] => altsyncram_e2k1:auto_generated.data_a[28]
data_a[29] => altsyncram_e2k1:auto_generated.data_a[29]
data_a[30] => altsyncram_e2k1:auto_generated.data_a[30]
data_a[31] => altsyncram_e2k1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_e2k1:auto_generated.address_a[0]
address_a[1] => altsyncram_e2k1:auto_generated.address_a[1]
address_a[2] => altsyncram_e2k1:auto_generated.address_a[2]
address_b[0] => altsyncram_e2k1:auto_generated.address_b[0]
address_b[1] => altsyncram_e2k1:auto_generated.address_b[1]
address_b[2] => altsyncram_e2k1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_e2k1:auto_generated.clock0
clock1 => altsyncram_e2k1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_e2k1:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_e2k1:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
aclr1 => ram_block1a10.CLR1
aclr1 => ram_block1a11.CLR1
aclr1 => ram_block1a12.CLR1
aclr1 => ram_block1a13.CLR1
aclr1 => ram_block1a14.CLR1
aclr1 => ram_block1a15.CLR1
aclr1 => ram_block1a16.CLR1
aclr1 => ram_block1a17.CLR1
aclr1 => ram_block1a18.CLR1
aclr1 => ram_block1a19.CLR1
aclr1 => ram_block1a20.CLR1
aclr1 => ram_block1a21.CLR1
aclr1 => ram_block1a22.CLR1
aclr1 => ram_block1a23.CLR1
aclr1 => ram_block1a24.CLR1
aclr1 => ram_block1a25.CLR1
aclr1 => ram_block1a26.CLR1
aclr1 => ram_block1a27.CLR1
aclr1 => ram_block1a28.CLR1
aclr1 => ram_block1a29.CLR1
aclr1 => ram_block1a30.CLR1
aclr1 => ram_block1a31.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL
reset => reg_rd_ack_reg1.ACLR
reset => reg_rd_ack.ACLR
reset => reg_rd_req.ACLR
reset => rd_timout_done.ACLR
reset => rd_timout[0].ACLR
reset => rd_timout[1].ACLR
reset => rd_timout[2].ACLR
reset => rd_timout[3].ACLR
reset => rd_timout[4].ACLR
reset => rd_timout[5].ACLR
reset => rd_timout[6].ACLR
reset => rd_timout[7].ACLR
reset => state~3.DATAIN
reset => _.IN1
reset_phy_clk => phy_rd_ack0.ACLR
reset_phy_clk => _.IN1
clk => clk.IN1
phy_clk => phy_clk.IN1
cs => always1.IN0
cs => always1.IN0
rd => always1.IN1
rd => reg_rd.DATAB
rd => always1.IN1
wr => always1.IN1
wr => reg_wr.DATAB
wr => always1.IN1
sel[0] => LessThan0.IN16
sel[0] => LessThan1.IN16
sel[0] => LessThan2.IN16
sel[0] => LessThan3.IN16
sel[0] => reg_sel[0].DATAIN
sel[1] => LessThan0.IN15
sel[1] => LessThan1.IN15
sel[1] => LessThan2.IN15
sel[1] => LessThan3.IN15
sel[1] => reg_sel[1].DATAIN
sel[2] => LessThan0.IN14
sel[2] => LessThan1.IN14
sel[2] => LessThan2.IN14
sel[2] => LessThan3.IN14
sel[2] => reg_sel[2].DATAIN
sel[3] => LessThan0.IN13
sel[3] => LessThan1.IN13
sel[3] => LessThan2.IN13
sel[3] => LessThan3.IN13
sel[3] => reg_sel[3].DATAIN
sel[4] => LessThan0.IN12
sel[4] => LessThan1.IN12
sel[4] => LessThan2.IN12
sel[4] => LessThan3.IN12
sel[4] => reg_sel[4].DATAIN
sel[5] => LessThan0.IN11
sel[5] => LessThan1.IN11
sel[5] => LessThan2.IN11
sel[5] => LessThan3.IN11
sel[5] => reg_sel[5].DATAIN
sel[6] => LessThan0.IN10
sel[6] => LessThan1.IN10
sel[6] => LessThan2.IN10
sel[6] => LessThan3.IN10
sel[6] => reg_sel[6].DATAIN
sel[7] => LessThan0.IN9
sel[7] => LessThan1.IN9
sel[7] => LessThan2.IN9
sel[7] => LessThan3.IN9
sel[7] => reg_sel[7].DATAIN
data_in[0] => reg_data_out[0].DATAIN
data_in[1] => reg_data_out[1].DATAIN
data_in[2] => reg_data_out[2].DATAIN
data_in[3] => reg_data_out[3].DATAIN
data_in[4] => reg_data_out[4].DATAIN
data_in[5] => reg_data_out[5].DATAIN
data_in[6] => reg_data_out[6].DATAIN
data_in[7] => reg_data_out[7].DATAIN
data_in[8] => reg_data_out[8].DATAIN
data_in[9] => reg_data_out[9].DATAIN
data_in[10] => reg_data_out[10].DATAIN
data_in[11] => reg_data_out[11].DATAIN
data_in[12] => reg_data_out[12].DATAIN
data_in[13] => reg_data_out[13].DATAIN
data_in[14] => reg_data_out[14].DATAIN
data_in[15] => reg_data_out[15].DATAIN
data_in[16] => reg_data_out[16].DATAIN
data_in[17] => reg_data_out[17].DATAIN
data_in[18] => reg_data_out[18].DATAIN
data_in[19] => reg_data_out[19].DATAIN
data_in[20] => reg_data_out[20].DATAIN
data_in[21] => reg_data_out[21].DATAIN
data_in[22] => reg_data_out[22].DATAIN
data_in[23] => reg_data_out[23].DATAIN
data_in[24] => reg_data_out[24].DATAIN
data_in[25] => reg_data_out[25].DATAIN
data_in[26] => reg_data_out[26].DATAIN
data_in[27] => reg_data_out[27].DATAIN
data_in[28] => reg_data_out[28].DATAIN
data_in[29] => reg_data_out[29].DATAIN
data_in[30] => reg_data_out[30].DATAIN
data_in[31] => reg_data_out[31].DATAIN
reg_data_in[0] => data_out[0].DATAIN
reg_data_in[1] => data_out[1].DATAIN
reg_data_in[2] => data_out[2].DATAIN
reg_data_in[3] => data_out[3].DATAIN
reg_data_in[4] => data_out[4].DATAIN
reg_data_in[5] => data_out[5].DATAIN
reg_data_in[6] => data_out[6].DATAIN
reg_data_in[7] => data_out[7].DATAIN
reg_data_in[8] => data_out[8].DATAIN
reg_data_in[9] => data_out[9].DATAIN
reg_data_in[10] => data_out[10].DATAIN
reg_data_in[11] => data_out[11].DATAIN
reg_data_in[12] => data_out[12].DATAIN
reg_data_in[13] => data_out[13].DATAIN
reg_data_in[14] => data_out[14].DATAIN
reg_data_in[15] => data_out[15].DATAIN
reg_data_in[16] => data_out[16].DATAIN
reg_data_in[17] => data_out[17].DATAIN
reg_data_in[18] => data_out[18].DATAIN
reg_data_in[19] => data_out[19].DATAIN
reg_data_in[20] => data_out[20].DATAIN
reg_data_in[21] => data_out[21].DATAIN
reg_data_in[22] => data_out[22].DATAIN
reg_data_in[23] => data_out[23].DATAIN
reg_data_in[24] => data_out[24].DATAIN
reg_data_in[25] => data_out[25].DATAIN
reg_data_in[26] => data_out[26].DATAIN
reg_data_in[27] => data_out[27].DATAIN
reg_data_in[28] => data_out[28].DATAIN
reg_data_in[29] => data_out[29].DATAIN
reg_data_in[30] => data_out[30].DATAIN
reg_data_in[31] => data_out[31].DATAIN
disable_rd_timeout => always4.IN1
mdio_busy => Selector1.IN3
mdio_busy => Selector2.IN3
mdio_busy => Selector3.IN4
mdio_busy => Selector5.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_1
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_2
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO
reset => reset.IN3
reg_clk => reg_clk.IN3
mdio_in => mdio_in.IN1
host_data_in[0] => host_data_in[0].IN1
host_data_in[1] => host_data_in[1].IN1
host_data_in[2] => host_data_in[2].IN1
host_data_in[3] => host_data_in[3].IN1
host_data_in[4] => host_data_in[4].IN1
host_data_in[5] => host_data_in[5].IN1
host_data_in[6] => host_data_in[6].IN1
host_data_in[7] => host_data_in[7].IN1
host_data_in[8] => host_data_in[8].IN1
host_data_in[9] => host_data_in[9].IN1
host_data_in[10] => host_data_in[10].IN1
host_data_in[11] => host_data_in[11].IN1
host_data_in[12] => host_data_in[12].IN1
host_data_in[13] => host_data_in[13].IN1
host_data_in[14] => host_data_in[14].IN1
host_data_in[15] => host_data_in[15].IN1
host_addr[0] => host_addr[0].IN1
host_addr[1] => host_addr[1].IN1
host_addr[2] => host_addr[2].IN1
host_addr[3] => host_addr[3].IN1
host_addr[4] => host_addr[4].IN1
host_dev_addr[0] => host_dev_addr[0].IN1
host_dev_addr[1] => host_dev_addr[1].IN1
host_dev_addr[2] => host_dev_addr[2].IN1
host_dev_addr[3] => host_dev_addr[3].IN1
host_dev_addr[4] => host_dev_addr[4].IN1
host_cs => host_cs.IN1
host_rd => host_rd.IN1
host_wr => host_wr.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN
reset => clk_ena~reg0.ACLR
reset => mdio_clk~reg0.ACLR
reset => cnt[0].ACLR
reset => cnt[1].ACLR
reset => cnt[2].ACLR
reset => cnt[3].ACLR
reset => cnt[4].ACLR
reset => cnt[5].ACLR
reset => cnt[6].ACLR
reset => cnt[7].ACLR
reg_clk => clk_ena~reg0.CLK
reg_clk => mdio_clk~reg0.CLK
reg_clk => cnt[0].CLK
reg_clk => cnt[1].CLK
reg_clk => cnt[2].CLK
reg_clk => cnt[3].CLK
reg_clk => cnt[4].CLK
reg_clk => cnt[5].CLK
reg_clk => cnt[6].CLK
reg_clk => cnt[7].CLK


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL
reset => host_busy_int.PRESET
reset => mdio_data_out[0]~reg0.ACLR
reset => mdio_data_out[1]~reg0.ACLR
reset => mdio_data_out[2]~reg0.ACLR
reset => mdio_data_out[3]~reg0.ACLR
reset => mdio_data_out[4]~reg0.ACLR
reset => mdio_data_out[5]~reg0.ACLR
reset => mdio_data_out[6]~reg0.ACLR
reset => mdio_data_out[7]~reg0.ACLR
reset => mdio_data_out[8]~reg0.ACLR
reset => mdio_data_out[9]~reg0.ACLR
reset => mdio_data_out[10]~reg0.ACLR
reset => mdio_data_out[11]~reg0.ACLR
reset => mdio_data_out[12]~reg0.ACLR
reset => mdio_data_out[13]~reg0.ACLR
reset => mdio_data_out[14]~reg0.ACLR
reset => mdio_data_out[15]~reg0.ACLR
reset => mdio_wr~reg0.ACLR
reset => mdio_sel[0]~reg0.ACLR
reset => mdio_sel[1]~reg0.ACLR
reset => mdio_csn~reg0.PRESET
reset => state~17.DATAIN
reg_clk => host_busy_int.CLK
reg_clk => mdio_data_out[0]~reg0.CLK
reg_clk => mdio_data_out[1]~reg0.CLK
reg_clk => mdio_data_out[2]~reg0.CLK
reg_clk => mdio_data_out[3]~reg0.CLK
reg_clk => mdio_data_out[4]~reg0.CLK
reg_clk => mdio_data_out[5]~reg0.CLK
reg_clk => mdio_data_out[6]~reg0.CLK
reg_clk => mdio_data_out[7]~reg0.CLK
reg_clk => mdio_data_out[8]~reg0.CLK
reg_clk => mdio_data_out[9]~reg0.CLK
reg_clk => mdio_data_out[10]~reg0.CLK
reg_clk => mdio_data_out[11]~reg0.CLK
reg_clk => mdio_data_out[12]~reg0.CLK
reg_clk => mdio_data_out[13]~reg0.CLK
reg_clk => mdio_data_out[14]~reg0.CLK
reg_clk => mdio_data_out[15]~reg0.CLK
reg_clk => mdio_wr~reg0.CLK
reg_clk => mdio_sel[0]~reg0.CLK
reg_clk => mdio_sel[1]~reg0.CLK
reg_clk => mdio_csn~reg0.CLK
reg_clk => state~15.DATAIN
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => host_busy_int.ENA
mdio_busy => Selector2.IN3
mdio_busy => Selector1.IN3
mdio_busy => nextstate.STM_TYP_HOST_RD_REG.DATAB
mdio_busy => nextstate.STM_TYP_HOST_WR_END.DATAB
host_data_in[0] => mdio_data_out.DATAB
host_data_in[1] => mdio_data_out.DATAB
host_data_in[2] => mdio_data_out.DATAB
host_data_in[3] => mdio_data_out.DATAB
host_data_in[4] => mdio_data_out.DATAB
host_data_in[5] => mdio_data_out.DATAB
host_data_in[6] => mdio_data_out.DATAB
host_data_in[7] => mdio_data_out.DATAB
host_data_in[8] => mdio_data_out.DATAB
host_data_in[9] => mdio_data_out.DATAB
host_data_in[10] => mdio_data_out.DATAB
host_data_in[11] => mdio_data_out.DATAB
host_data_in[12] => mdio_data_out.DATAB
host_data_in[13] => mdio_data_out.DATAB
host_data_in[14] => mdio_data_out.DATAB
host_data_in[15] => mdio_data_out.DATAB
host_addr[0] => mdio_data_out.DATAB
host_addr[0] => mdio_data_out.DATAB
host_addr[1] => mdio_data_out.DATAB
host_addr[1] => mdio_data_out.DATAB
host_addr[2] => mdio_data_out.DATAB
host_addr[2] => mdio_data_out.DATAB
host_addr[3] => mdio_data_out.DATAB
host_addr[3] => mdio_data_out.DATAB
host_addr[4] => mdio_data_out.DATAB
host_addr[4] => mdio_data_out.DATAB
host_dev_addr[0] => mdio_data_out.DATAB
host_dev_addr[0] => mdio_data_out.DATAB
host_dev_addr[1] => mdio_data_out.DATAB
host_dev_addr[1] => mdio_data_out.DATAB
host_dev_addr[2] => mdio_data_out.DATAB
host_dev_addr[2] => mdio_data_out.DATAB
host_dev_addr[3] => mdio_data_out.DATAB
host_dev_addr[3] => mdio_data_out.DATAB
host_dev_addr[4] => mdio_data_out.DATAB
host_dev_addr[4] => mdio_data_out.DATAB
host_cs => always1.IN0
host_cs => always1.IN0
host_rd => always1.IN1
host_wr => always1.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO
reset => read_error.ACLR
reset => mux_out.PRESET
reset => cd_oe.PRESET
reset => mdio_run[0].ACLR
reset => mdio_run[1].ACLR
reset => mdio_run[2].ACLR
reset => mdio_run[3].ACLR
reset => mdio_run[4].ACLR
reset => mdio_run[5].ACLR
reset => mdio_run[6].ACLR
reset => mdio_run[7].ACLR
reset => mdio_run[8].ACLR
reset => mdio_run[9].ACLR
reset => mdio_run[10].ACLR
reset => mdio_run[11].ACLR
reset => mdio_run[12].ACLR
reset => mdio_run[13].ACLR
reset => mdio_run[14].ACLR
reset => mdio_run[15].ACLR
reset => mdio_run[16].ACLR
reset => mdio_run[17].ACLR
reset => mdio_run[18].ACLR
reset => mdio_run[19].ACLR
reset => mdio_wait.PRESET
reset => cnt_32[0].ACLR
reset => cnt_32[1].ACLR
reset => cnt_32[2].ACLR
reset => cnt_32[3].ACLR
reset => cnt_32[4].ACLR
reset => run_write.ACLR
reset => run_read.ACLR
reset => reg_data_rd[0].ACLR
reset => reg_data_rd[1].ACLR
reset => reg_data_rd[2].ACLR
reset => reg_data_rd[3].ACLR
reset => reg_data_rd[4].ACLR
reset => reg_data_rd[5].ACLR
reset => reg_data_rd[6].ACLR
reset => reg_data_rd[7].ACLR
reset => reg_data_rd[8].ACLR
reset => reg_data_rd[9].ACLR
reset => reg_data_rd[10].ACLR
reset => reg_data_rd[11].ACLR
reset => reg_data_rd[12].ACLR
reset => reg_data_rd[13].ACLR
reset => reg_data_rd[14].ACLR
reset => reg_data_rd[15].ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
reset => reg_data[8].ACLR
reset => reg_data[9].ACLR
reset => reg_data[10].ACLR
reset => reg_data[11].ACLR
reset => reg_data[12].ACLR
reset => reg_data[13].ACLR
reset => reg_data[14].ACLR
reset => reg_data[15].ACLR
reset => reg_phy_reg_add[0].ACLR
reset => reg_phy_reg_add[1].ACLR
reset => reg_phy_reg_add[2].ACLR
reset => reg_phy_reg_add[3].ACLR
reset => reg_phy_reg_add[4].ACLR
reset => reg_phy_reg_add[5].PRESET
reset => reg_phy_reg_add[6].ACLR
reset => reg_phy_reg_add[7].ACLR
reset => reg_phy_reg_add[8].ACLR
reset => reg_phy_reg_add[9].ACLR
mdc => read_error.CLK
mdc => mux_out.CLK
mdc => cd_oe.CLK
mdc => mdio_run[0].CLK
mdc => mdio_run[1].CLK
mdc => mdio_run[2].CLK
mdc => mdio_run[3].CLK
mdc => mdio_run[4].CLK
mdc => mdio_run[5].CLK
mdc => mdio_run[6].CLK
mdc => mdio_run[7].CLK
mdc => mdio_run[8].CLK
mdc => mdio_run[9].CLK
mdc => mdio_run[10].CLK
mdc => mdio_run[11].CLK
mdc => mdio_run[12].CLK
mdc => mdio_run[13].CLK
mdc => mdio_run[14].CLK
mdc => mdio_run[15].CLK
mdc => mdio_run[16].CLK
mdc => mdio_run[17].CLK
mdc => mdio_run[18].CLK
mdc => mdio_run[19].CLK
mdc => mdio_wait.CLK
mdc => cnt_32[0].CLK
mdc => cnt_32[1].CLK
mdc => cnt_32[2].CLK
mdc => cnt_32[3].CLK
mdc => cnt_32[4].CLK
mdc => run_write.CLK
mdc => run_read.CLK
mdc => reg_data_rd[0].CLK
mdc => reg_data_rd[1].CLK
mdc => reg_data_rd[2].CLK
mdc => reg_data_rd[3].CLK
mdc => reg_data_rd[4].CLK
mdc => reg_data_rd[5].CLK
mdc => reg_data_rd[6].CLK
mdc => reg_data_rd[7].CLK
mdc => reg_data_rd[8].CLK
mdc => reg_data_rd[9].CLK
mdc => reg_data_rd[10].CLK
mdc => reg_data_rd[11].CLK
mdc => reg_data_rd[12].CLK
mdc => reg_data_rd[13].CLK
mdc => reg_data_rd[14].CLK
mdc => reg_data_rd[15].CLK
mdc => reg_data[0].CLK
mdc => reg_data[1].CLK
mdc => reg_data[2].CLK
mdc => reg_data[3].CLK
mdc => reg_data[4].CLK
mdc => reg_data[5].CLK
mdc => reg_data[6].CLK
mdc => reg_data[7].CLK
mdc => reg_data[8].CLK
mdc => reg_data[9].CLK
mdc => reg_data[10].CLK
mdc => reg_data[11].CLK
mdc => reg_data[12].CLK
mdc => reg_data[13].CLK
mdc => reg_data[14].CLK
mdc => reg_data[15].CLK
mdc => reg_phy_reg_add[0].CLK
mdc => reg_phy_reg_add[1].CLK
mdc => reg_phy_reg_add[2].CLK
mdc => reg_phy_reg_add[3].CLK
mdc => reg_phy_reg_add[4].CLK
mdc => reg_phy_reg_add[5].CLK
mdc => reg_phy_reg_add[6].CLK
mdc => reg_phy_reg_add[7].CLK
mdc => reg_phy_reg_add[8].CLK
mdc => reg_phy_reg_add[9].CLK
mdc_ena => reg_phy_reg_add[9].ENA
mdc_ena => reg_phy_reg_add[8].ENA
mdc_ena => reg_phy_reg_add[7].ENA
mdc_ena => reg_phy_reg_add[6].ENA
mdc_ena => reg_phy_reg_add[5].ENA
mdc_ena => reg_phy_reg_add[4].ENA
mdc_ena => reg_phy_reg_add[3].ENA
mdc_ena => reg_phy_reg_add[2].ENA
mdc_ena => reg_phy_reg_add[1].ENA
mdc_ena => reg_phy_reg_add[0].ENA
mdc_ena => reg_data[15].ENA
mdc_ena => reg_data[14].ENA
mdc_ena => reg_data[13].ENA
mdc_ena => reg_data[12].ENA
mdc_ena => reg_data[11].ENA
mdc_ena => reg_data[10].ENA
mdc_ena => reg_data[9].ENA
mdc_ena => reg_data[8].ENA
mdc_ena => reg_data[7].ENA
mdc_ena => reg_data[6].ENA
mdc_ena => reg_data[5].ENA
mdc_ena => reg_data[4].ENA
mdc_ena => reg_data[3].ENA
mdc_ena => reg_data[2].ENA
mdc_ena => reg_data[1].ENA
mdc_ena => reg_data[0].ENA
mdc_ena => reg_data_rd[15].ENA
mdc_ena => reg_data_rd[14].ENA
mdc_ena => reg_data_rd[13].ENA
mdc_ena => reg_data_rd[12].ENA
mdc_ena => reg_data_rd[11].ENA
mdc_ena => reg_data_rd[10].ENA
mdc_ena => reg_data_rd[9].ENA
mdc_ena => reg_data_rd[8].ENA
mdc_ena => reg_data_rd[7].ENA
mdc_ena => reg_data_rd[6].ENA
mdc_ena => reg_data_rd[5].ENA
mdc_ena => reg_data_rd[4].ENA
mdc_ena => reg_data_rd[3].ENA
mdc_ena => reg_data_rd[2].ENA
mdc_ena => reg_data_rd[1].ENA
mdc_ena => reg_data_rd[0].ENA
mdc_ena => run_read.ENA
mdc_ena => run_write.ENA
mdc_ena => cnt_32[4].ENA
mdc_ena => cnt_32[3].ENA
mdc_ena => cnt_32[2].ENA
mdc_ena => cnt_32[1].ENA
mdc_ena => cnt_32[0].ENA
mdc_ena => mdio_wait.ENA
mdc_ena => mdio_run[19].ENA
mdc_ena => mdio_run[18].ENA
mdc_ena => mdio_run[17].ENA
mdc_ena => mdio_run[16].ENA
mdc_ena => mdio_run[15].ENA
mdc_ena => mdio_run[14].ENA
mdc_ena => mdio_run[13].ENA
mdc_ena => mdio_run[12].ENA
mdc_ena => mdio_run[11].ENA
mdc_ena => mdio_run[10].ENA
mdc_ena => mdio_run[9].ENA
mdc_ena => mdio_run[8].ENA
mdc_ena => mdio_run[7].ENA
mdc_ena => mdio_run[6].ENA
mdc_ena => mdio_run[5].ENA
mdc_ena => mdio_run[4].ENA
mdc_ena => mdio_run[3].ENA
mdc_ena => mdio_run[2].ENA
mdc_ena => mdio_run[1].ENA
mdc_ena => mdio_run[0].ENA
mdc_ena => cd_oe.ENA
mdc_ena => mux_out.ENA
mdc_ena => read_error.ENA
mdio_in => reg_data_rd.DATAB
reg_data_in[0] => reg_phy_reg_add.DATAB
reg_data_in[0] => reg_data.DATAB
reg_data_in[1] => reg_phy_reg_add.DATAB
reg_data_in[1] => reg_data.DATAB
reg_data_in[2] => reg_phy_reg_add.DATAB
reg_data_in[2] => reg_data.DATAB
reg_data_in[3] => reg_phy_reg_add.DATAB
reg_data_in[3] => reg_data.DATAB
reg_data_in[4] => reg_phy_reg_add.DATAB
reg_data_in[4] => reg_data.DATAB
reg_data_in[5] => reg_phy_reg_add.DATAB
reg_data_in[5] => reg_data.DATAB
reg_data_in[6] => reg_phy_reg_add.DATAB
reg_data_in[6] => reg_data.DATAB
reg_data_in[7] => reg_phy_reg_add.DATAB
reg_data_in[7] => reg_data.DATAB
reg_data_in[8] => reg_phy_reg_add.DATAB
reg_data_in[8] => reg_data.DATAB
reg_data_in[9] => reg_phy_reg_add.DATAB
reg_data_in[9] => reg_data.DATAB
reg_data_in[10] => reg_data.DATAB
reg_data_in[11] => reg_data.DATAB
reg_data_in[12] => reg_data.DATAB
reg_data_in[13] => reg_data.DATAB
reg_data_in[14] => reg_data.DATAB
reg_data_in[15] => reg_data.DATAB
reg_data_in[15] => always0.IN1
reg_csn => always0.IN0
reg_wr => always0.IN1
reg_sel[0] => always0.IN1
reg_sel[0] => reg_data_out.IN0
reg_sel[0] => always0.IN1
reg_sel[1] => always0.IN1
reg_sel[1] => reg_data_out.IN1
reg_sel[1] => always0.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP
reset_rx_clk => reset_rx_clk.IN5
reset_tx_clk => reset_tx_clk.IN5
reset_ff_rx_clk => reset_ff_rx_clk.IN1
reset_ff_tx_clk => reset_ff_tx_clk.IN1
rx_clk => rx_clk.IN6
tx_clk => tx_clk.IN5
rx_clkena => rx_clkena.IN3
tx_clkena => tx_clkena.IN3
reg_clk => reg_clk.IN1
gm_rx_d[0] => gm_rx_d[0].IN1
gm_rx_d[1] => gm_rx_d[1].IN1
gm_rx_d[2] => gm_rx_d[2].IN1
gm_rx_d[3] => gm_rx_d[3].IN1
gm_rx_d[4] => gm_rx_d[4].IN1
gm_rx_d[5] => gm_rx_d[5].IN1
gm_rx_d[6] => gm_rx_d[6].IN1
gm_rx_d[7] => gm_rx_d[7].IN1
gm_rx_dv => gm_rx_dv.IN1
gm_rx_err => gm_rx_err.IN1
m_rx_crs => m_rx_crs.IN1
m_rx_col => m_rx_col.IN1
m_rx_d[0] => m_rx_d[0].IN1
m_rx_d[1] => m_rx_d[1].IN1
m_rx_d[2] => m_rx_d[2].IN1
m_rx_d[3] => m_rx_d[3].IN1
m_rx_en => m_rx_en.IN1
m_rx_err => m_rx_err.IN1
rx_sav_section[0] => rx_sav_section[0].IN1
rx_sav_section[1] => rx_sav_section[1].IN1
rx_sav_section[2] => rx_sav_section[2].IN1
rx_sav_section[3] => rx_sav_section[3].IN1
rx_sav_section[4] => rx_sav_section[4].IN1
rx_sav_section[5] => rx_sav_section[5].IN1
rx_sav_section[6] => rx_sav_section[6].IN1
rx_sav_section[7] => rx_sav_section[7].IN1
rx_sav_section[8] => rx_sav_section[8].IN1
rx_sav_section[9] => rx_sav_section[9].IN1
rx_septy_section[0] => rx_septy_section[0].IN1
rx_septy_section[1] => rx_septy_section[1].IN1
rx_septy_section[2] => rx_septy_section[2].IN1
rx_septy_section[3] => rx_septy_section[3].IN1
rx_septy_section[4] => rx_septy_section[4].IN1
rx_septy_section[5] => rx_septy_section[5].IN1
rx_septy_section[6] => rx_septy_section[6].IN1
rx_septy_section[7] => rx_septy_section[7].IN1
rx_septy_section[8] => rx_septy_section[8].IN1
rx_septy_section[9] => rx_septy_section[9].IN1
rx_af_level[0] => rx_af_level[0].IN1
rx_af_level[1] => rx_af_level[1].IN1
rx_af_level[2] => rx_af_level[2].IN1
rx_af_level[3] => rx_af_level[3].IN1
rx_af_level[4] => rx_af_level[4].IN1
rx_af_level[5] => rx_af_level[5].IN1
rx_af_level[6] => rx_af_level[6].IN1
rx_af_level[7] => rx_af_level[7].IN1
rx_af_level[8] => rx_af_level[8].IN1
rx_af_level[9] => rx_af_level[9].IN1
rx_ae_level[0] => rx_ae_level[0].IN1
rx_ae_level[1] => rx_ae_level[1].IN1
rx_ae_level[2] => rx_ae_level[2].IN1
rx_ae_level[3] => rx_ae_level[3].IN1
rx_ae_level[4] => rx_ae_level[4].IN1
rx_ae_level[5] => rx_ae_level[5].IN1
rx_ae_level[6] => rx_ae_level[6].IN1
rx_ae_level[7] => rx_ae_level[7].IN1
rx_ae_level[8] => rx_ae_level[8].IN1
rx_ae_level[9] => rx_ae_level[9].IN1
ff_rx_clk => ff_rx_clk.IN1
ff_rx_rdy => ff_rx_rdy.IN1
tx_sav_section[0] => tx_sav_section[0].IN1
tx_sav_section[1] => tx_sav_section[1].IN1
tx_sav_section[2] => tx_sav_section[2].IN1
tx_sav_section[3] => tx_sav_section[3].IN1
tx_sav_section[4] => tx_sav_section[4].IN1
tx_sav_section[5] => tx_sav_section[5].IN1
tx_sav_section[6] => tx_sav_section[6].IN1
tx_sav_section[7] => tx_sav_section[7].IN1
tx_sav_section[8] => tx_sav_section[8].IN1
tx_sav_section[9] => tx_sav_section[9].IN1
tx_septy_section[0] => tx_septy_section[0].IN1
tx_septy_section[1] => tx_septy_section[1].IN1
tx_septy_section[2] => tx_septy_section[2].IN1
tx_septy_section[3] => tx_septy_section[3].IN1
tx_septy_section[4] => tx_septy_section[4].IN1
tx_septy_section[5] => tx_septy_section[5].IN1
tx_septy_section[6] => tx_septy_section[6].IN1
tx_septy_section[7] => tx_septy_section[7].IN1
tx_septy_section[8] => tx_septy_section[8].IN1
tx_septy_section[9] => tx_septy_section[9].IN1
tx_af_level[0] => tx_af_level[0].IN1
tx_af_level[1] => tx_af_level[1].IN1
tx_af_level[2] => tx_af_level[2].IN1
tx_af_level[3] => tx_af_level[3].IN1
tx_af_level[4] => tx_af_level[4].IN1
tx_af_level[5] => tx_af_level[5].IN1
tx_af_level[6] => tx_af_level[6].IN1
tx_af_level[7] => tx_af_level[7].IN1
tx_af_level[8] => tx_af_level[8].IN1
tx_af_level[9] => tx_af_level[9].IN1
tx_ae_level[0] => tx_ae_level[0].IN1
tx_ae_level[1] => tx_ae_level[1].IN1
tx_ae_level[2] => tx_ae_level[2].IN1
tx_ae_level[3] => tx_ae_level[3].IN1
tx_ae_level[4] => tx_ae_level[4].IN1
tx_ae_level[5] => tx_ae_level[5].IN1
tx_ae_level[6] => tx_ae_level[6].IN1
tx_ae_level[7] => tx_ae_level[7].IN1
tx_ae_level[8] => tx_ae_level[8].IN1
tx_ae_level[9] => tx_ae_level[9].IN1
ff_tx_clk => ff_tx_clk.IN2
ff_tx_data[0] => ff_tx_data[0].IN1
ff_tx_data[1] => ff_tx_data[1].IN1
ff_tx_data[2] => ff_tx_data[2].IN1
ff_tx_data[3] => ff_tx_data[3].IN1
ff_tx_data[4] => ff_tx_data[4].IN1
ff_tx_data[5] => ff_tx_data[5].IN1
ff_tx_data[6] => ff_tx_data[6].IN1
ff_tx_data[7] => ff_tx_data[7].IN1
ff_tx_data[8] => ff_tx_data[8].IN1
ff_tx_data[9] => ff_tx_data[9].IN1
ff_tx_data[10] => ff_tx_data[10].IN1
ff_tx_data[11] => ff_tx_data[11].IN1
ff_tx_data[12] => ff_tx_data[12].IN1
ff_tx_data[13] => ff_tx_data[13].IN1
ff_tx_data[14] => ff_tx_data[14].IN1
ff_tx_data[15] => ff_tx_data[15].IN1
ff_tx_data[16] => ff_tx_data[16].IN1
ff_tx_data[17] => ff_tx_data[17].IN1
ff_tx_data[18] => ff_tx_data[18].IN1
ff_tx_data[19] => ff_tx_data[19].IN1
ff_tx_data[20] => ff_tx_data[20].IN1
ff_tx_data[21] => ff_tx_data[21].IN1
ff_tx_data[22] => ff_tx_data[22].IN1
ff_tx_data[23] => ff_tx_data[23].IN1
ff_tx_data[24] => ff_tx_data[24].IN1
ff_tx_data[25] => ff_tx_data[25].IN1
ff_tx_data[26] => ff_tx_data[26].IN1
ff_tx_data[27] => ff_tx_data[27].IN1
ff_tx_data[28] => ff_tx_data[28].IN1
ff_tx_data[29] => ff_tx_data[29].IN1
ff_tx_data[30] => ff_tx_data[30].IN1
ff_tx_data[31] => ff_tx_data[31].IN1
ff_tx_mod[0] => ff_tx_mod[0].IN1
ff_tx_mod[1] => ff_tx_mod[1].IN1
ff_tx_sop => ff_tx_sop.IN1
ff_tx_eop => ff_tx_eop.IN1
ff_tx_err => ff_tx_err.IN1
ff_tx_wren => ff_tx_wren.IN1
xoff_gen => xoff_gen.IN1
xon_gen => xon_gen.IN1
mac_addr[0] => mac_addr[0].IN1
mac_addr[1] => mac_addr[1].IN1
mac_addr[2] => mac_addr[2].IN1
mac_addr[3] => mac_addr[3].IN1
mac_addr[4] => mac_addr[4].IN1
mac_addr[5] => mac_addr[5].IN1
mac_addr[6] => mac_addr[6].IN1
mac_addr[7] => mac_addr[7].IN1
mac_addr[8] => mac_addr[8].IN1
mac_addr[9] => mac_addr[9].IN1
mac_addr[10] => mac_addr[10].IN1
mac_addr[11] => mac_addr[11].IN1
mac_addr[12] => mac_addr[12].IN1
mac_addr[13] => mac_addr[13].IN1
mac_addr[14] => mac_addr[14].IN1
mac_addr[15] => mac_addr[15].IN1
mac_addr[16] => mac_addr[16].IN1
mac_addr[17] => mac_addr[17].IN1
mac_addr[18] => mac_addr[18].IN1
mac_addr[19] => mac_addr[19].IN1
mac_addr[20] => mac_addr[20].IN1
mac_addr[21] => mac_addr[21].IN1
mac_addr[22] => mac_addr[22].IN1
mac_addr[23] => mac_addr[23].IN1
mac_addr[24] => mac_addr[24].IN1
mac_addr[25] => mac_addr[25].IN1
mac_addr[26] => mac_addr[26].IN1
mac_addr[27] => mac_addr[27].IN1
mac_addr[28] => mac_addr[28].IN1
mac_addr[29] => mac_addr[29].IN1
mac_addr[30] => mac_addr[30].IN1
mac_addr[31] => mac_addr[31].IN1
mac_addr[32] => mac_addr[32].IN1
mac_addr[33] => mac_addr[33].IN1
mac_addr[34] => mac_addr[34].IN1
mac_addr[35] => mac_addr[35].IN1
mac_addr[36] => mac_addr[36].IN1
mac_addr[37] => mac_addr[37].IN1
mac_addr[38] => mac_addr[38].IN1
mac_addr[39] => mac_addr[39].IN1
mac_addr[40] => mac_addr[40].IN1
mac_addr[41] => mac_addr[41].IN1
mac_addr[42] => mac_addr[42].IN1
mac_addr[43] => mac_addr[43].IN1
mac_addr[44] => mac_addr[44].IN1
mac_addr[45] => mac_addr[45].IN1
mac_addr[46] => mac_addr[46].IN1
mac_addr[47] => mac_addr[47].IN1
smac_0[0] => smac_0[0].IN1
smac_0[1] => smac_0[1].IN1
smac_0[2] => smac_0[2].IN1
smac_0[3] => smac_0[3].IN1
smac_0[4] => smac_0[4].IN1
smac_0[5] => smac_0[5].IN1
smac_0[6] => smac_0[6].IN1
smac_0[7] => smac_0[7].IN1
smac_0[8] => smac_0[8].IN1
smac_0[9] => smac_0[9].IN1
smac_0[10] => smac_0[10].IN1
smac_0[11] => smac_0[11].IN1
smac_0[12] => smac_0[12].IN1
smac_0[13] => smac_0[13].IN1
smac_0[14] => smac_0[14].IN1
smac_0[15] => smac_0[15].IN1
smac_0[16] => smac_0[16].IN1
smac_0[17] => smac_0[17].IN1
smac_0[18] => smac_0[18].IN1
smac_0[19] => smac_0[19].IN1
smac_0[20] => smac_0[20].IN1
smac_0[21] => smac_0[21].IN1
smac_0[22] => smac_0[22].IN1
smac_0[23] => smac_0[23].IN1
smac_0[24] => smac_0[24].IN1
smac_0[25] => smac_0[25].IN1
smac_0[26] => smac_0[26].IN1
smac_0[27] => smac_0[27].IN1
smac_0[28] => smac_0[28].IN1
smac_0[29] => smac_0[29].IN1
smac_0[30] => smac_0[30].IN1
smac_0[31] => smac_0[31].IN1
smac_0[32] => smac_0[32].IN1
smac_0[33] => smac_0[33].IN1
smac_0[34] => smac_0[34].IN1
smac_0[35] => smac_0[35].IN1
smac_0[36] => smac_0[36].IN1
smac_0[37] => smac_0[37].IN1
smac_0[38] => smac_0[38].IN1
smac_0[39] => smac_0[39].IN1
smac_0[40] => smac_0[40].IN1
smac_0[41] => smac_0[41].IN1
smac_0[42] => smac_0[42].IN1
smac_0[43] => smac_0[43].IN1
smac_0[44] => smac_0[44].IN1
smac_0[45] => smac_0[45].IN1
smac_0[46] => smac_0[46].IN1
smac_0[47] => smac_0[47].IN1
smac_1[0] => smac_1[0].IN1
smac_1[1] => smac_1[1].IN1
smac_1[2] => smac_1[2].IN1
smac_1[3] => smac_1[3].IN1
smac_1[4] => smac_1[4].IN1
smac_1[5] => smac_1[5].IN1
smac_1[6] => smac_1[6].IN1
smac_1[7] => smac_1[7].IN1
smac_1[8] => smac_1[8].IN1
smac_1[9] => smac_1[9].IN1
smac_1[10] => smac_1[10].IN1
smac_1[11] => smac_1[11].IN1
smac_1[12] => smac_1[12].IN1
smac_1[13] => smac_1[13].IN1
smac_1[14] => smac_1[14].IN1
smac_1[15] => smac_1[15].IN1
smac_1[16] => smac_1[16].IN1
smac_1[17] => smac_1[17].IN1
smac_1[18] => smac_1[18].IN1
smac_1[19] => smac_1[19].IN1
smac_1[20] => smac_1[20].IN1
smac_1[21] => smac_1[21].IN1
smac_1[22] => smac_1[22].IN1
smac_1[23] => smac_1[23].IN1
smac_1[24] => smac_1[24].IN1
smac_1[25] => smac_1[25].IN1
smac_1[26] => smac_1[26].IN1
smac_1[27] => smac_1[27].IN1
smac_1[28] => smac_1[28].IN1
smac_1[29] => smac_1[29].IN1
smac_1[30] => smac_1[30].IN1
smac_1[31] => smac_1[31].IN1
smac_1[32] => smac_1[32].IN1
smac_1[33] => smac_1[33].IN1
smac_1[34] => smac_1[34].IN1
smac_1[35] => smac_1[35].IN1
smac_1[36] => smac_1[36].IN1
smac_1[37] => smac_1[37].IN1
smac_1[38] => smac_1[38].IN1
smac_1[39] => smac_1[39].IN1
smac_1[40] => smac_1[40].IN1
smac_1[41] => smac_1[41].IN1
smac_1[42] => smac_1[42].IN1
smac_1[43] => smac_1[43].IN1
smac_1[44] => smac_1[44].IN1
smac_1[45] => smac_1[45].IN1
smac_1[46] => smac_1[46].IN1
smac_1[47] => smac_1[47].IN1
smac_2[0] => smac_2[0].IN1
smac_2[1] => smac_2[1].IN1
smac_2[2] => smac_2[2].IN1
smac_2[3] => smac_2[3].IN1
smac_2[4] => smac_2[4].IN1
smac_2[5] => smac_2[5].IN1
smac_2[6] => smac_2[6].IN1
smac_2[7] => smac_2[7].IN1
smac_2[8] => smac_2[8].IN1
smac_2[9] => smac_2[9].IN1
smac_2[10] => smac_2[10].IN1
smac_2[11] => smac_2[11].IN1
smac_2[12] => smac_2[12].IN1
smac_2[13] => smac_2[13].IN1
smac_2[14] => smac_2[14].IN1
smac_2[15] => smac_2[15].IN1
smac_2[16] => smac_2[16].IN1
smac_2[17] => smac_2[17].IN1
smac_2[18] => smac_2[18].IN1
smac_2[19] => smac_2[19].IN1
smac_2[20] => smac_2[20].IN1
smac_2[21] => smac_2[21].IN1
smac_2[22] => smac_2[22].IN1
smac_2[23] => smac_2[23].IN1
smac_2[24] => smac_2[24].IN1
smac_2[25] => smac_2[25].IN1
smac_2[26] => smac_2[26].IN1
smac_2[27] => smac_2[27].IN1
smac_2[28] => smac_2[28].IN1
smac_2[29] => smac_2[29].IN1
smac_2[30] => smac_2[30].IN1
smac_2[31] => smac_2[31].IN1
smac_2[32] => smac_2[32].IN1
smac_2[33] => smac_2[33].IN1
smac_2[34] => smac_2[34].IN1
smac_2[35] => smac_2[35].IN1
smac_2[36] => smac_2[36].IN1
smac_2[37] => smac_2[37].IN1
smac_2[38] => smac_2[38].IN1
smac_2[39] => smac_2[39].IN1
smac_2[40] => smac_2[40].IN1
smac_2[41] => smac_2[41].IN1
smac_2[42] => smac_2[42].IN1
smac_2[43] => smac_2[43].IN1
smac_2[44] => smac_2[44].IN1
smac_2[45] => smac_2[45].IN1
smac_2[46] => smac_2[46].IN1
smac_2[47] => smac_2[47].IN1
smac_3[0] => smac_3[0].IN1
smac_3[1] => smac_3[1].IN1
smac_3[2] => smac_3[2].IN1
smac_3[3] => smac_3[3].IN1
smac_3[4] => smac_3[4].IN1
smac_3[5] => smac_3[5].IN1
smac_3[6] => smac_3[6].IN1
smac_3[7] => smac_3[7].IN1
smac_3[8] => smac_3[8].IN1
smac_3[9] => smac_3[9].IN1
smac_3[10] => smac_3[10].IN1
smac_3[11] => smac_3[11].IN1
smac_3[12] => smac_3[12].IN1
smac_3[13] => smac_3[13].IN1
smac_3[14] => smac_3[14].IN1
smac_3[15] => smac_3[15].IN1
smac_3[16] => smac_3[16].IN1
smac_3[17] => smac_3[17].IN1
smac_3[18] => smac_3[18].IN1
smac_3[19] => smac_3[19].IN1
smac_3[20] => smac_3[20].IN1
smac_3[21] => smac_3[21].IN1
smac_3[22] => smac_3[22].IN1
smac_3[23] => smac_3[23].IN1
smac_3[24] => smac_3[24].IN1
smac_3[25] => smac_3[25].IN1
smac_3[26] => smac_3[26].IN1
smac_3[27] => smac_3[27].IN1
smac_3[28] => smac_3[28].IN1
smac_3[29] => smac_3[29].IN1
smac_3[30] => smac_3[30].IN1
smac_3[31] => smac_3[31].IN1
smac_3[32] => smac_3[32].IN1
smac_3[33] => smac_3[33].IN1
smac_3[34] => smac_3[34].IN1
smac_3[35] => smac_3[35].IN1
smac_3[36] => smac_3[36].IN1
smac_3[37] => smac_3[37].IN1
smac_3[38] => smac_3[38].IN1
smac_3[39] => smac_3[39].IN1
smac_3[40] => smac_3[40].IN1
smac_3[41] => smac_3[41].IN1
smac_3[42] => smac_3[42].IN1
smac_3[43] => smac_3[43].IN1
smac_3[44] => smac_3[44].IN1
smac_3[45] => smac_3[45].IN1
smac_3[46] => smac_3[46].IN1
smac_3[47] => smac_3[47].IN1
tx_shift16 => tx_shift16.IN1
rx_shift16 => rx_shift16.IN1
sw_reset => sw_reset.IN1
tx_addr_ins => tx_addr_ins.IN1
tx_addr_sel[0] => tx_addr_sel[0].IN1
tx_addr_sel[1] => tx_addr_sel[1].IN1
tx_addr_sel[2] => tx_addr_sel[2].IN1
enable_tx => enable_tx.IN1
tx_ipg_len[0] => tx_ipg_len[0].IN1
tx_ipg_len[1] => tx_ipg_len[1].IN1
tx_ipg_len[2] => tx_ipg_len[2].IN1
tx_ipg_len[3] => tx_ipg_len[3].IN1
tx_ipg_len[4] => tx_ipg_len[4].IN1
tx_crc_fwd => tx_crc_fwd.IN1
tx_crc_fwd_in => tx_crc_fwd_sig.DATAA
gmii_loopback => gmii_loopback.IN1
enable_rx => enable_rx.IN1
no_lgth_check => no_lgth_check.IN1
rx_err_frm_disc => rx_err_frm_disc.IN1
frm_length_max[0] => frm_length_max[0].IN1
frm_length_max[1] => frm_length_max[1].IN1
frm_length_max[2] => frm_length_max[2].IN1
frm_length_max[3] => frm_length_max[3].IN1
frm_length_max[4] => frm_length_max[4].IN1
frm_length_max[5] => frm_length_max[5].IN1
frm_length_max[6] => frm_length_max[6].IN1
frm_length_max[7] => frm_length_max[7].IN1
frm_length_max[8] => frm_length_max[8].IN1
frm_length_max[9] => frm_length_max[9].IN1
frm_length_max[10] => frm_length_max[10].IN1
frm_length_max[11] => frm_length_max[11].IN1
frm_length_max[12] => frm_length_max[12].IN1
frm_length_max[13] => frm_length_max[13].IN1
frm_length_max[14] => frm_length_max[14].IN1
frm_length_max[15] => frm_length_max[15].IN1
promis_en => promis_en.IN1
crc_fwd => crc_fwd.IN1
pad_ena => pad_ena.IN1
half_duplex_ena => half_duplex_ena.IN1
ethernet_mode => ethernet_mode_sig.IN5
magic_ena => magic_ena.IN1
sleep_ena => sleep_ena.IN1
cmd_frm_ena => cmd_frm_ena.IN1
pause_quant[0] => pause_quant[0].IN1
pause_quant[1] => pause_quant[1].IN1
pause_quant[2] => pause_quant[2].IN1
pause_quant[3] => pause_quant[3].IN1
pause_quant[4] => pause_quant[4].IN1
pause_quant[5] => pause_quant[5].IN1
pause_quant[6] => pause_quant[6].IN1
pause_quant[7] => pause_quant[7].IN1
pause_quant[8] => pause_quant[8].IN1
pause_quant[9] => pause_quant[9].IN1
pause_quant[10] => pause_quant[10].IN1
pause_quant[11] => pause_quant[11].IN1
pause_quant[12] => pause_quant[12].IN1
pause_quant[13] => pause_quant[13].IN1
pause_quant[14] => pause_quant[14].IN1
pause_quant[15] => pause_quant[15].IN1
pause_fwd => pause_fwd.IN1
pause_ignore => pause_ignore.IN1
mhash_sel => mhash_sel.IN1
hash_wren => hash_wren.IN1
hash_wdata => hash_wdata.IN1
hash_waddr[0] => hash_waddr[0].IN1
hash_waddr[1] => hash_waddr[1].IN1
hash_waddr[2] => hash_waddr[2].IN1
hash_waddr[3] => hash_waddr[3].IN1
hash_waddr[4] => hash_waddr[4].IN1
hash_waddr[5] => hash_waddr[5].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT
reset_rx_clk => rxclk_ena~reg0.ACLR
reset_rx_clk => rxclk_ena_i.ACLR
reset_rx_clk => rx_ethernet_mode_reg2.ACLR
reset_rx_clk => rx_ethernet_mode_reg1.ACLR
reset_tx_clk => txclk_ena~reg0.ACLR
reset_tx_clk => txclk_ena_i.ACLR
reset_tx_clk => tx_ethernet_mode_reg2.ACLR
reset_tx_clk => tx_ethernet_mode_reg1.ACLR
ethernet_mode => tx_ethernet_mode_reg1.DATAIN
ethernet_mode => rx_ethernet_mode_reg1.DATAIN
rx_clk => rxclk_ena~reg0.CLK
rx_clk => rxclk_ena_i.CLK
rx_clk => rx_ethernet_mode_reg2.CLK
rx_clk => rx_ethernet_mode_reg1.CLK
tx_clk => txclk_ena~reg0.CLK
tx_clk => txclk_ena_i.CLK
tx_clk => tx_ethernet_mode_reg2.CLK
tx_clk => tx_ethernet_mode_reg1.CLK
rx_clkena => rxclk_ena.IN1
rx_clkena => rxclk_ena_i.ENA
tx_clkena => txclk_ena.IN1
tx_clkena => txclk_ena_i.ENA


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX
reset => mii_rxerr_o~reg0.ACLR
reset => mii_rxdv_o~reg0.ACLR
reset => mii_rxd_o[0]~reg0.ACLR
reset => mii_rxd_o[1]~reg0.ACLR
reset => mii_rxd_o[2]~reg0.ACLR
reset => mii_rxd_o[3]~reg0.ACLR
reset => mii_rxd_o[4]~reg0.ACLR
reset => mii_rxd_o[5]~reg0.ACLR
reset => mii_rxd_o[6]~reg0.ACLR
reset => mii_rxd_o[7]~reg0.ACLR
reset => mii_rxdv_reg.ACLR
reset => mii_rxdv_int.ACLR
reset => mii_rxd_int[0].ACLR
reset => mii_rxd_int[1].ACLR
reset => mii_rxd_int[2].ACLR
reset => mii_rxd_int[3].ACLR
reset => mii_rxd_int[4].ACLR
reset => mii_rxd_int[5].ACLR
reset => mii_rxd_int[6].ACLR
reset => mii_rxd_int[7].ACLR
reset => mii_pos.ACLR
reset => data_pos_reg[0].ACLR
reset => data_pos_reg[1].ACLR
reset => data_pos_reg[2].ACLR
reset => data_pos_reg[3].ACLR
reset => data_pos_reg[4].ACLR
reset => data_pos_reg[5].ACLR
reset => data_pos_reg[6].ACLR
reset => data_pos_reg[7].ACLR
reset => data_reg[0].ACLR
reset => data_reg[1].ACLR
reset => data_reg[2].ACLR
reset => data_reg[3].ACLR
reset => data_reg[4].ACLR
reset => data_reg[5].ACLR
reset => data_reg[6].ACLR
reset => data_reg[7].ACLR
reset => mii_err_reg.ACLR
reset => mii_rxerr_i.ACLR
reset => mii_rxdv_i.ACLR
reset => mii_rxd_i[0].ACLR
reset => mii_rxd_i[1].ACLR
reset => mii_rxd_i[2].ACLR
reset => mii_rxd_i[3].ACLR
reset => mii_rxd_reg[0].ACLR
reset => mii_rxd_reg[1].ACLR
reset => mii_rxd_reg[2].ACLR
reset => mii_rxd_reg[3].ACLR
reset => state~7.DATAIN
rx_clk => mii_rxerr_o~reg0.CLK
rx_clk => mii_rxdv_o~reg0.CLK
rx_clk => mii_rxd_o[0]~reg0.CLK
rx_clk => mii_rxd_o[1]~reg0.CLK
rx_clk => mii_rxd_o[2]~reg0.CLK
rx_clk => mii_rxd_o[3]~reg0.CLK
rx_clk => mii_rxd_o[4]~reg0.CLK
rx_clk => mii_rxd_o[5]~reg0.CLK
rx_clk => mii_rxd_o[6]~reg0.CLK
rx_clk => mii_rxd_o[7]~reg0.CLK
rx_clk => mii_rxdv_reg.CLK
rx_clk => mii_rxdv_int.CLK
rx_clk => mii_rxd_int[0].CLK
rx_clk => mii_rxd_int[1].CLK
rx_clk => mii_rxd_int[2].CLK
rx_clk => mii_rxd_int[3].CLK
rx_clk => mii_rxd_int[4].CLK
rx_clk => mii_rxd_int[5].CLK
rx_clk => mii_rxd_int[6].CLK
rx_clk => mii_rxd_int[7].CLK
rx_clk => mii_pos.CLK
rx_clk => data_pos_reg[0].CLK
rx_clk => data_pos_reg[1].CLK
rx_clk => data_pos_reg[2].CLK
rx_clk => data_pos_reg[3].CLK
rx_clk => data_pos_reg[4].CLK
rx_clk => data_pos_reg[5].CLK
rx_clk => data_pos_reg[6].CLK
rx_clk => data_pos_reg[7].CLK
rx_clk => data_reg[0].CLK
rx_clk => data_reg[1].CLK
rx_clk => data_reg[2].CLK
rx_clk => data_reg[3].CLK
rx_clk => data_reg[4].CLK
rx_clk => data_reg[5].CLK
rx_clk => data_reg[6].CLK
rx_clk => data_reg[7].CLK
rx_clk => mii_err_reg.CLK
rx_clk => mii_rxerr_i.CLK
rx_clk => mii_rxdv_i.CLK
rx_clk => mii_rxd_i[0].CLK
rx_clk => mii_rxd_i[1].CLK
rx_clk => mii_rxd_i[2].CLK
rx_clk => mii_rxd_i[3].CLK
rx_clk => mii_rxd_reg[0].CLK
rx_clk => mii_rxd_reg[1].CLK
rx_clk => mii_rxd_reg[2].CLK
rx_clk => mii_rxd_reg[3].CLK
rx_clk => state~5.DATAIN
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => always8.IN1
clk_ena => mii_rxd_reg[3].ENA
clk_ena => mii_rxd_reg[2].ENA
clk_ena => mii_rxd_reg[1].ENA
clk_ena => mii_rxd_reg[0].ENA
clk_ena => mii_rxd_i[3].ENA
clk_ena => mii_rxd_i[2].ENA
clk_ena => mii_rxd_i[1].ENA
clk_ena => mii_rxd_i[0].ENA
clk_ena => mii_rxdv_i.ENA
clk_ena => mii_rxerr_i.ENA
clk_ena => mii_err_reg.ENA
clk_ena => data_reg[7].ENA
clk_ena => data_reg[6].ENA
clk_ena => data_reg[5].ENA
clk_ena => data_reg[4].ENA
clk_ena => data_reg[3].ENA
clk_ena => data_reg[2].ENA
clk_ena => data_reg[1].ENA
clk_ena => data_reg[0].ENA
clk_ena => data_pos_reg[7].ENA
clk_ena => data_pos_reg[6].ENA
clk_ena => data_pos_reg[5].ENA
clk_ena => data_pos_reg[4].ENA
clk_ena => data_pos_reg[3].ENA
clk_ena => data_pos_reg[2].ENA
clk_ena => data_pos_reg[1].ENA
clk_ena => data_pos_reg[0].ENA
clk_ena => mii_pos.ENA
clk_ena => mii_rxd_int[7].ENA
clk_ena => mii_rxd_int[6].ENA
clk_ena => mii_rxd_int[5].ENA
clk_ena => mii_rxd_int[4].ENA
clk_ena => mii_rxd_int[3].ENA
clk_ena => mii_rxd_int[2].ENA
clk_ena => mii_rxd_int[1].ENA
clk_ena => mii_rxd_int[0].ENA
clk_ena => mii_rxdv_int.ENA
clk_ena => mii_rxdv_reg.ENA
mii_rxd[0] => mii_rxd_reg[0].DATAIN
mii_rxd[1] => mii_rxd_reg[1].DATAIN
mii_rxd[2] => mii_rxd_reg[2].DATAIN
mii_rxd[3] => mii_rxd_reg[3].DATAIN
mii_rxdv => mii_rxdv_i.DATAIN
mii_rxerr => mii_rxerr_i.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX
reset => mii_txerr_int.ACLR
reset => mii_txdv_int.ACLR
reset => mii_txd_int[0].ACLR
reset => mii_txd_int[1].ACLR
reset => mii_txd_int[2].ACLR
reset => mii_txd_int[3].ACLR
reset => mii_pos.ACLR
reset => mii_txerr_reg.ACLR
reset => mii_txdv_reg.ACLR
reset => mii_txd_reg[0].ACLR
reset => mii_txd_reg[1].ACLR
reset => mii_txd_reg[2].ACLR
reset => mii_txd_reg[3].ACLR
reset => enan_reg2.ACLR
reset => enan_reg1.ACLR
reset => tx_clkena_reg.ACLR
tx_clk => mii_txerr_int.CLK
tx_clk => mii_txdv_int.CLK
tx_clk => mii_txd_int[0].CLK
tx_clk => mii_txd_int[1].CLK
tx_clk => mii_txd_int[2].CLK
tx_clk => mii_txd_int[3].CLK
tx_clk => mii_pos.CLK
tx_clk => mii_txerr_reg.CLK
tx_clk => mii_txdv_reg.CLK
tx_clk => mii_txd_reg[0].CLK
tx_clk => mii_txd_reg[1].CLK
tx_clk => mii_txd_reg[2].CLK
tx_clk => mii_txd_reg[3].CLK
tx_clk => enan_reg2.CLK
tx_clk => enan_reg1.CLK
tx_clk => tx_clkena_reg.CLK
tx_clkena => tx_clkena_reg.DATAIN
clk_ena => mii_pos.DATAIN
enan => enan_reg1.DATAIN
mii_txd_i[0] => mii_txd_int.DATAB
mii_txd_i[1] => mii_txd_int.DATAB
mii_txd_i[2] => mii_txd_int.DATAB
mii_txd_i[3] => mii_txd_int.DATAB
mii_txd_i[4] => mii_txd_int.DATAA
mii_txd_i[5] => mii_txd_int.DATAA
mii_txd_i[6] => mii_txd_int.DATAA
mii_txd_i[7] => mii_txd_int.DATAA
mii_txdv_i => mii_txdv_int.DATAIN
mii_txerr_i => mii_txerr_int.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF
reset_rx_clk => gm_rx_d_i_reg[0].ACLR
reset_rx_clk => gm_rx_d_i_reg[1].ACLR
reset_rx_clk => gm_rx_d_i_reg[2].ACLR
reset_rx_clk => gm_rx_d_i_reg[3].ACLR
reset_rx_clk => gm_rx_d_i_reg[4].ACLR
reset_rx_clk => gm_rx_d_i_reg[5].ACLR
reset_rx_clk => gm_rx_d_i_reg[6].ACLR
reset_rx_clk => gm_rx_d_i_reg[7].ACLR
reset_rx_clk => gm_rx_err_i_reg.ACLR
reset_rx_clk => gm_rx_en_i_reg.ACLR
reset_tx_clk => gm_tx_d_reg[0].ACLR
reset_tx_clk => gm_tx_d_reg[1].ACLR
reset_tx_clk => gm_tx_d_reg[2].ACLR
reset_tx_clk => gm_tx_d_reg[3].ACLR
reset_tx_clk => gm_tx_d_reg[4].ACLR
reset_tx_clk => gm_tx_d_reg[5].ACLR
reset_tx_clk => gm_tx_d_reg[6].ACLR
reset_tx_clk => gm_tx_d_reg[7].ACLR
reset_tx_clk => gm_tx_err_reg.ACLR
reset_tx_clk => gm_tx_en_reg.ACLR
reset_tx_clk => ena_reg2.ACLR
reset_tx_clk => ena_reg1.ACLR
ena => ena_reg1.DATAIN
rx_clk => gm_rx_d_i_reg[0].CLK
rx_clk => gm_rx_d_i_reg[1].CLK
rx_clk => gm_rx_d_i_reg[2].CLK
rx_clk => gm_rx_d_i_reg[3].CLK
rx_clk => gm_rx_d_i_reg[4].CLK
rx_clk => gm_rx_d_i_reg[5].CLK
rx_clk => gm_rx_d_i_reg[6].CLK
rx_clk => gm_rx_d_i_reg[7].CLK
rx_clk => gm_rx_err_i_reg.CLK
rx_clk => gm_rx_en_i_reg.CLK
gm_rx_d[0] => gm_rx_d_i_reg[0].DATAIN
gm_rx_d[1] => gm_rx_d_i_reg[1].DATAIN
gm_rx_d[2] => gm_rx_d_i_reg[2].DATAIN
gm_rx_d[3] => gm_rx_d_i_reg[3].DATAIN
gm_rx_d[4] => gm_rx_d_i_reg[4].DATAIN
gm_rx_d[5] => gm_rx_d_i_reg[5].DATAIN
gm_rx_d[6] => gm_rx_d_i_reg[6].DATAIN
gm_rx_d[7] => gm_rx_d_i_reg[7].DATAIN
gm_rx_en => gm_rx_en_i_reg.DATAIN
gm_rx_err => gm_rx_err_i_reg.DATAIN
tx_clk => gm_tx_d_reg[0].CLK
tx_clk => gm_tx_d_reg[1].CLK
tx_clk => gm_tx_d_reg[2].CLK
tx_clk => gm_tx_d_reg[3].CLK
tx_clk => gm_tx_d_reg[4].CLK
tx_clk => gm_tx_d_reg[5].CLK
tx_clk => gm_tx_d_reg[6].CLK
tx_clk => gm_tx_d_reg[7].CLK
tx_clk => gm_tx_err_reg.CLK
tx_clk => gm_tx_en_reg.CLK
tx_clk => ena_reg2.CLK
tx_clk => ena_reg1.CLK
gm_tx_d_o[0] => gm_tx_d_reg.DATAB
gm_tx_d_o[1] => gm_tx_d_reg.DATAB
gm_tx_d_o[2] => gm_tx_d_reg.DATAB
gm_tx_d_o[3] => gm_tx_d_reg.DATAB
gm_tx_d_o[4] => gm_tx_d_reg.DATAB
gm_tx_d_o[5] => gm_tx_d_reg.DATAB
gm_tx_d_o[6] => gm_tx_d_reg.DATAB
gm_tx_d_o[7] => gm_tx_d_reg.DATAB
gm_tx_en_o => gm_tx_en_reg.DATAB
gm_tx_err_o => gm_tx_err_reg.DATAB


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_1
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF
reset_rx_clk => reset_rx_clk.IN2
reset_tx_clk => reset_tx_clk.IN2
loopback_ena => loopback_ena.IN2
rx_clk => rx_clk.IN3
rx_clkena => rx_clkena.IN1
rx_en => en.DATAA
rx_data[0] => data.DATAA
rx_data[1] => data.DATAA
rx_data[2] => data.DATAA
rx_data[3] => data.DATAA
rx_data[4] => data.DATAA
rx_data[5] => data.DATAA
rx_data[6] => data.DATAA
rx_data[7] => data.DATAA
rx_err => err.DATAA
tx_clk => tx_clk.IN2
tx_clkena => tx_clkena.IN1
lb_en => ff_din[8].IN2
lb_data[0] => ff_din[0].IN1
lb_data[1] => ff_din[1].IN1
lb_data[2] => ff_din[2].IN1
lb_data[3] => ff_din[3].IN1
lb_data[4] => ff_din[4].IN1
lb_data[5] => ff_din[5].IN1
lb_data[6] => ff_din[6].IN1
lb_data[7] => ff_din[7].IN1
lb_err => ff_din[9].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW
reset => loopback_ena_reg2.ACLR
reset => loopback_ena_reg1.ACLR
reset => state~7.DATAIN
clk => loopback_ena_reg2.CLK
clk => loopback_ena_reg1.CLK
clk => state~5.DATAIN
clkena => state.OUTPUTSELECT
clkena => state.OUTPUTSELECT
clkena => state.OUTPUTSELECT
clkena => state.OUTPUTSELECT
clkena => ff_wren.DATAB
loopback_ena => loopback_ena_reg1.DATAIN
gmii_en => always2.IN0
gmii_en => Selector2.IN3
gmii_en => always2.IN1
gmii_en => nextstate.STM_TYPE_NEXT_FRM.DATAB
ff_afull => always2.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF
reset_wclk => reset_wclk.IN1
reset_rclk => reset_rclk.IN1
wclk => wclk.IN2
wclk_ena => wclk_ena.IN1
wren => wren.IN2
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
rclk => rclk.IN2
rclk_ena => rclk_ena.IN1
rden => rden.IN1
af_threshold[0] => LessThan0.IN5
af_threshold[1] => LessThan0.IN4
af_threshold[2] => LessThan0.IN3
af_threshold[3] => LessThan0.IN2
af_threshold[4] => LessThan0.IN1
ae_threshold[0] => LessThan1.IN5
ae_threshold[1] => LessThan1.IN4
ae_threshold[2] => LessThan1.IN3
ae_threshold[3] => LessThan1.IN2
ae_threshold[4] => LessThan1.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wrclock => wrclock.IN1
wren => wren.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_lvd1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_lvd1:auto_generated.data_a[0]
data_a[1] => altsyncram_lvd1:auto_generated.data_a[1]
data_a[2] => altsyncram_lvd1:auto_generated.data_a[2]
data_a[3] => altsyncram_lvd1:auto_generated.data_a[3]
data_a[4] => altsyncram_lvd1:auto_generated.data_a[4]
data_a[5] => altsyncram_lvd1:auto_generated.data_a[5]
data_a[6] => altsyncram_lvd1:auto_generated.data_a[6]
data_a[7] => altsyncram_lvd1:auto_generated.data_a[7]
data_a[8] => altsyncram_lvd1:auto_generated.data_a[8]
data_a[9] => altsyncram_lvd1:auto_generated.data_a[9]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
address_a[0] => altsyncram_lvd1:auto_generated.address_a[0]
address_a[1] => altsyncram_lvd1:auto_generated.address_a[1]
address_a[2] => altsyncram_lvd1:auto_generated.address_a[2]
address_a[3] => altsyncram_lvd1:auto_generated.address_a[3]
address_a[4] => altsyncram_lvd1:auto_generated.address_a[4]
address_b[0] => altsyncram_lvd1:auto_generated.address_b[0]
address_b[1] => altsyncram_lvd1:auto_generated.address_b[1]
address_b[2] => altsyncram_lvd1:auto_generated.address_b[2]
address_b[3] => altsyncram_lvd1:auto_generated.address_b[3]
address_b[4] => altsyncram_lvd1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lvd1:auto_generated.clock0
clock1 => altsyncram_lvd1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_lvd1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clkena => always1.IN0
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
enable => always1.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clkena => always1.IN0
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
enable => always1.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_read_cntl:U_LBR
reset => ff_gmii_reg.ACLR
reset => state~6.DATAIN
clk => ff_gmii_reg.CLK
clk => state~4.DATAIN
clkena => state.OUTPUTSELECT
clkena => state.OUTPUTSELECT
clkena => state.OUTPUTSELECT
clkena => ff_rden.DATAB
clkena => ff_gmii_reg.ENA
ff_gmii_en => ff_gmii_reg.DATAIN
ff_sav => Selector0.IN2
ff_sav => Selector1.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_std_synchronizer:U_SYNC_1
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_2
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC
reset_rx_clk => reset_rx_clk.IN3
reset_tx_clk => reset_tx_clk.IN2
reset_ff_rx_clk => reset_ff_rx_clk.IN1
reset_ff_tx_clk => reset_ff_tx_clk.IN1
rx_clk => rx_clk.IN3
rxclk_ena => rxclk_ena.IN2
tx_clk => tx_clk.IN2
txclk_ena => txclk_ena.IN2
reg_clk => reg_clk.IN1
gm_rx_crs => gm_rx_crs.IN1
gm_rx_col => gm_rx_col.IN1
gm_rx_d[0] => gm_rx_d[0].IN1
gm_rx_d[1] => gm_rx_d[1].IN1
gm_rx_d[2] => gm_rx_d[2].IN1
gm_rx_d[3] => gm_rx_d[3].IN1
gm_rx_d[4] => gm_rx_d[4].IN1
gm_rx_d[5] => gm_rx_d[5].IN1
gm_rx_d[6] => gm_rx_d[6].IN1
gm_rx_d[7] => gm_rx_d[7].IN1
gm_rx_en => gm_rx_en.IN1
gm_rx_err => gm_rx_err.IN1
rx_sav_section[0] => rx_sav_section[0].IN1
rx_sav_section[1] => rx_sav_section[1].IN1
rx_sav_section[2] => rx_sav_section[2].IN1
rx_sav_section[3] => rx_sav_section[3].IN1
rx_sav_section[4] => rx_sav_section[4].IN1
rx_sav_section[5] => rx_sav_section[5].IN1
rx_sav_section[6] => rx_sav_section[6].IN1
rx_sav_section[7] => rx_sav_section[7].IN1
rx_sav_section[8] => rx_sav_section[8].IN1
rx_sav_section[9] => rx_sav_section[9].IN1
rx_septy_section[0] => rx_septy_section[0].IN1
rx_septy_section[1] => rx_septy_section[1].IN1
rx_septy_section[2] => rx_septy_section[2].IN1
rx_septy_section[3] => rx_septy_section[3].IN1
rx_septy_section[4] => rx_septy_section[4].IN1
rx_septy_section[5] => rx_septy_section[5].IN1
rx_septy_section[6] => rx_septy_section[6].IN1
rx_septy_section[7] => rx_septy_section[7].IN1
rx_septy_section[8] => rx_septy_section[8].IN1
rx_septy_section[9] => rx_septy_section[9].IN1
rx_af_level[0] => rx_af_level[0].IN1
rx_af_level[1] => rx_af_level[1].IN1
rx_af_level[2] => rx_af_level[2].IN1
rx_af_level[3] => rx_af_level[3].IN1
rx_af_level[4] => rx_af_level[4].IN1
rx_af_level[5] => rx_af_level[5].IN1
rx_af_level[6] => rx_af_level[6].IN1
rx_af_level[7] => rx_af_level[7].IN1
rx_af_level[8] => rx_af_level[8].IN1
rx_af_level[9] => rx_af_level[9].IN1
rx_ae_level[0] => rx_ae_level[0].IN1
rx_ae_level[1] => rx_ae_level[1].IN1
rx_ae_level[2] => rx_ae_level[2].IN1
rx_ae_level[3] => rx_ae_level[3].IN1
rx_ae_level[4] => rx_ae_level[4].IN1
rx_ae_level[5] => rx_ae_level[5].IN1
rx_ae_level[6] => rx_ae_level[6].IN1
rx_ae_level[7] => rx_ae_level[7].IN1
rx_ae_level[8] => rx_ae_level[8].IN1
rx_ae_level[9] => rx_ae_level[9].IN1
ff_rx_clk => ff_rx_clk.IN1
ff_rx_rdy => ff_rx_rdy.IN1
tx_sav_section[0] => tx_sav_section[0].IN1
tx_sav_section[1] => tx_sav_section[1].IN1
tx_sav_section[2] => tx_sav_section[2].IN1
tx_sav_section[3] => tx_sav_section[3].IN1
tx_sav_section[4] => tx_sav_section[4].IN1
tx_sav_section[5] => tx_sav_section[5].IN1
tx_sav_section[6] => tx_sav_section[6].IN1
tx_sav_section[7] => tx_sav_section[7].IN1
tx_sav_section[8] => tx_sav_section[8].IN1
tx_sav_section[9] => tx_sav_section[9].IN1
tx_septy_section[0] => tx_septy_section[0].IN1
tx_septy_section[1] => tx_septy_section[1].IN1
tx_septy_section[2] => tx_septy_section[2].IN1
tx_septy_section[3] => tx_septy_section[3].IN1
tx_septy_section[4] => tx_septy_section[4].IN1
tx_septy_section[5] => tx_septy_section[5].IN1
tx_septy_section[6] => tx_septy_section[6].IN1
tx_septy_section[7] => tx_septy_section[7].IN1
tx_septy_section[8] => tx_septy_section[8].IN1
tx_septy_section[9] => tx_septy_section[9].IN1
tx_af_level[0] => tx_af_level[0].IN1
tx_af_level[1] => tx_af_level[1].IN1
tx_af_level[2] => tx_af_level[2].IN1
tx_af_level[3] => tx_af_level[3].IN1
tx_af_level[4] => tx_af_level[4].IN1
tx_af_level[5] => tx_af_level[5].IN1
tx_af_level[6] => tx_af_level[6].IN1
tx_af_level[7] => tx_af_level[7].IN1
tx_af_level[8] => tx_af_level[8].IN1
tx_af_level[9] => tx_af_level[9].IN1
tx_ae_level[0] => tx_ae_level[0].IN1
tx_ae_level[1] => tx_ae_level[1].IN1
tx_ae_level[2] => tx_ae_level[2].IN1
tx_ae_level[3] => tx_ae_level[3].IN1
tx_ae_level[4] => tx_ae_level[4].IN1
tx_ae_level[5] => tx_ae_level[5].IN1
tx_ae_level[6] => tx_ae_level[6].IN1
tx_ae_level[7] => tx_ae_level[7].IN1
tx_ae_level[8] => tx_ae_level[8].IN1
tx_ae_level[9] => tx_ae_level[9].IN1
ff_tx_clk => ff_tx_clk.IN1
ff_tx_data[0] => ff_tx_data[0].IN1
ff_tx_data[1] => ff_tx_data[1].IN1
ff_tx_data[2] => ff_tx_data[2].IN1
ff_tx_data[3] => ff_tx_data[3].IN1
ff_tx_data[4] => ff_tx_data[4].IN1
ff_tx_data[5] => ff_tx_data[5].IN1
ff_tx_data[6] => ff_tx_data[6].IN1
ff_tx_data[7] => ff_tx_data[7].IN1
ff_tx_data[8] => ff_tx_data[8].IN1
ff_tx_data[9] => ff_tx_data[9].IN1
ff_tx_data[10] => ff_tx_data[10].IN1
ff_tx_data[11] => ff_tx_data[11].IN1
ff_tx_data[12] => ff_tx_data[12].IN1
ff_tx_data[13] => ff_tx_data[13].IN1
ff_tx_data[14] => ff_tx_data[14].IN1
ff_tx_data[15] => ff_tx_data[15].IN1
ff_tx_data[16] => ff_tx_data[16].IN1
ff_tx_data[17] => ff_tx_data[17].IN1
ff_tx_data[18] => ff_tx_data[18].IN1
ff_tx_data[19] => ff_tx_data[19].IN1
ff_tx_data[20] => ff_tx_data[20].IN1
ff_tx_data[21] => ff_tx_data[21].IN1
ff_tx_data[22] => ff_tx_data[22].IN1
ff_tx_data[23] => ff_tx_data[23].IN1
ff_tx_data[24] => ff_tx_data[24].IN1
ff_tx_data[25] => ff_tx_data[25].IN1
ff_tx_data[26] => ff_tx_data[26].IN1
ff_tx_data[27] => ff_tx_data[27].IN1
ff_tx_data[28] => ff_tx_data[28].IN1
ff_tx_data[29] => ff_tx_data[29].IN1
ff_tx_data[30] => ff_tx_data[30].IN1
ff_tx_data[31] => ff_tx_data[31].IN1
ff_tx_mod[0] => ff_tx_mod[0].IN1
ff_tx_mod[1] => ff_tx_mod[1].IN1
ff_tx_sop => ff_tx_sop.IN1
ff_tx_eop => ff_tx_eop.IN1
ff_tx_err => ff_tx_err.IN1
ff_tx_wren => ff_tx_wren.IN1
xoff_gen => xoff_gen.IN1
xon_gen => xon_gen.IN1
mac_addr[0] => mac_addr[0].IN2
mac_addr[1] => mac_addr[1].IN2
mac_addr[2] => mac_addr[2].IN2
mac_addr[3] => mac_addr[3].IN2
mac_addr[4] => mac_addr[4].IN2
mac_addr[5] => mac_addr[5].IN2
mac_addr[6] => mac_addr[6].IN2
mac_addr[7] => mac_addr[7].IN2
mac_addr[8] => mac_addr[8].IN2
mac_addr[9] => mac_addr[9].IN2
mac_addr[10] => mac_addr[10].IN2
mac_addr[11] => mac_addr[11].IN2
mac_addr[12] => mac_addr[12].IN2
mac_addr[13] => mac_addr[13].IN2
mac_addr[14] => mac_addr[14].IN2
mac_addr[15] => mac_addr[15].IN2
mac_addr[16] => mac_addr[16].IN2
mac_addr[17] => mac_addr[17].IN2
mac_addr[18] => mac_addr[18].IN2
mac_addr[19] => mac_addr[19].IN2
mac_addr[20] => mac_addr[20].IN2
mac_addr[21] => mac_addr[21].IN2
mac_addr[22] => mac_addr[22].IN2
mac_addr[23] => mac_addr[23].IN2
mac_addr[24] => mac_addr[24].IN2
mac_addr[25] => mac_addr[25].IN2
mac_addr[26] => mac_addr[26].IN2
mac_addr[27] => mac_addr[27].IN2
mac_addr[28] => mac_addr[28].IN2
mac_addr[29] => mac_addr[29].IN2
mac_addr[30] => mac_addr[30].IN2
mac_addr[31] => mac_addr[31].IN2
mac_addr[32] => mac_addr[32].IN2
mac_addr[33] => mac_addr[33].IN2
mac_addr[34] => mac_addr[34].IN2
mac_addr[35] => mac_addr[35].IN2
mac_addr[36] => mac_addr[36].IN2
mac_addr[37] => mac_addr[37].IN2
mac_addr[38] => mac_addr[38].IN2
mac_addr[39] => mac_addr[39].IN2
mac_addr[40] => mac_addr[40].IN2
mac_addr[41] => mac_addr[41].IN2
mac_addr[42] => mac_addr[42].IN2
mac_addr[43] => mac_addr[43].IN2
mac_addr[44] => mac_addr[44].IN2
mac_addr[45] => mac_addr[45].IN2
mac_addr[46] => mac_addr[46].IN2
mac_addr[47] => mac_addr[47].IN2
smac_0[0] => smac_0[0].IN2
smac_0[1] => smac_0[1].IN2
smac_0[2] => smac_0[2].IN2
smac_0[3] => smac_0[3].IN2
smac_0[4] => smac_0[4].IN2
smac_0[5] => smac_0[5].IN2
smac_0[6] => smac_0[6].IN2
smac_0[7] => smac_0[7].IN2
smac_0[8] => smac_0[8].IN2
smac_0[9] => smac_0[9].IN2
smac_0[10] => smac_0[10].IN2
smac_0[11] => smac_0[11].IN2
smac_0[12] => smac_0[12].IN2
smac_0[13] => smac_0[13].IN2
smac_0[14] => smac_0[14].IN2
smac_0[15] => smac_0[15].IN2
smac_0[16] => smac_0[16].IN2
smac_0[17] => smac_0[17].IN2
smac_0[18] => smac_0[18].IN2
smac_0[19] => smac_0[19].IN2
smac_0[20] => smac_0[20].IN2
smac_0[21] => smac_0[21].IN2
smac_0[22] => smac_0[22].IN2
smac_0[23] => smac_0[23].IN2
smac_0[24] => smac_0[24].IN2
smac_0[25] => smac_0[25].IN2
smac_0[26] => smac_0[26].IN2
smac_0[27] => smac_0[27].IN2
smac_0[28] => smac_0[28].IN2
smac_0[29] => smac_0[29].IN2
smac_0[30] => smac_0[30].IN2
smac_0[31] => smac_0[31].IN2
smac_0[32] => smac_0[32].IN2
smac_0[33] => smac_0[33].IN2
smac_0[34] => smac_0[34].IN2
smac_0[35] => smac_0[35].IN2
smac_0[36] => smac_0[36].IN2
smac_0[37] => smac_0[37].IN2
smac_0[38] => smac_0[38].IN2
smac_0[39] => smac_0[39].IN2
smac_0[40] => smac_0[40].IN2
smac_0[41] => smac_0[41].IN2
smac_0[42] => smac_0[42].IN2
smac_0[43] => smac_0[43].IN2
smac_0[44] => smac_0[44].IN2
smac_0[45] => smac_0[45].IN2
smac_0[46] => smac_0[46].IN2
smac_0[47] => smac_0[47].IN2
smac_1[0] => smac_1[0].IN2
smac_1[1] => smac_1[1].IN2
smac_1[2] => smac_1[2].IN2
smac_1[3] => smac_1[3].IN2
smac_1[4] => smac_1[4].IN2
smac_1[5] => smac_1[5].IN2
smac_1[6] => smac_1[6].IN2
smac_1[7] => smac_1[7].IN2
smac_1[8] => smac_1[8].IN2
smac_1[9] => smac_1[9].IN2
smac_1[10] => smac_1[10].IN2
smac_1[11] => smac_1[11].IN2
smac_1[12] => smac_1[12].IN2
smac_1[13] => smac_1[13].IN2
smac_1[14] => smac_1[14].IN2
smac_1[15] => smac_1[15].IN2
smac_1[16] => smac_1[16].IN2
smac_1[17] => smac_1[17].IN2
smac_1[18] => smac_1[18].IN2
smac_1[19] => smac_1[19].IN2
smac_1[20] => smac_1[20].IN2
smac_1[21] => smac_1[21].IN2
smac_1[22] => smac_1[22].IN2
smac_1[23] => smac_1[23].IN2
smac_1[24] => smac_1[24].IN2
smac_1[25] => smac_1[25].IN2
smac_1[26] => smac_1[26].IN2
smac_1[27] => smac_1[27].IN2
smac_1[28] => smac_1[28].IN2
smac_1[29] => smac_1[29].IN2
smac_1[30] => smac_1[30].IN2
smac_1[31] => smac_1[31].IN2
smac_1[32] => smac_1[32].IN2
smac_1[33] => smac_1[33].IN2
smac_1[34] => smac_1[34].IN2
smac_1[35] => smac_1[35].IN2
smac_1[36] => smac_1[36].IN2
smac_1[37] => smac_1[37].IN2
smac_1[38] => smac_1[38].IN2
smac_1[39] => smac_1[39].IN2
smac_1[40] => smac_1[40].IN2
smac_1[41] => smac_1[41].IN2
smac_1[42] => smac_1[42].IN2
smac_1[43] => smac_1[43].IN2
smac_1[44] => smac_1[44].IN2
smac_1[45] => smac_1[45].IN2
smac_1[46] => smac_1[46].IN2
smac_1[47] => smac_1[47].IN2
smac_2[0] => smac_2[0].IN2
smac_2[1] => smac_2[1].IN2
smac_2[2] => smac_2[2].IN2
smac_2[3] => smac_2[3].IN2
smac_2[4] => smac_2[4].IN2
smac_2[5] => smac_2[5].IN2
smac_2[6] => smac_2[6].IN2
smac_2[7] => smac_2[7].IN2
smac_2[8] => smac_2[8].IN2
smac_2[9] => smac_2[9].IN2
smac_2[10] => smac_2[10].IN2
smac_2[11] => smac_2[11].IN2
smac_2[12] => smac_2[12].IN2
smac_2[13] => smac_2[13].IN2
smac_2[14] => smac_2[14].IN2
smac_2[15] => smac_2[15].IN2
smac_2[16] => smac_2[16].IN2
smac_2[17] => smac_2[17].IN2
smac_2[18] => smac_2[18].IN2
smac_2[19] => smac_2[19].IN2
smac_2[20] => smac_2[20].IN2
smac_2[21] => smac_2[21].IN2
smac_2[22] => smac_2[22].IN2
smac_2[23] => smac_2[23].IN2
smac_2[24] => smac_2[24].IN2
smac_2[25] => smac_2[25].IN2
smac_2[26] => smac_2[26].IN2
smac_2[27] => smac_2[27].IN2
smac_2[28] => smac_2[28].IN2
smac_2[29] => smac_2[29].IN2
smac_2[30] => smac_2[30].IN2
smac_2[31] => smac_2[31].IN2
smac_2[32] => smac_2[32].IN2
smac_2[33] => smac_2[33].IN2
smac_2[34] => smac_2[34].IN2
smac_2[35] => smac_2[35].IN2
smac_2[36] => smac_2[36].IN2
smac_2[37] => smac_2[37].IN2
smac_2[38] => smac_2[38].IN2
smac_2[39] => smac_2[39].IN2
smac_2[40] => smac_2[40].IN2
smac_2[41] => smac_2[41].IN2
smac_2[42] => smac_2[42].IN2
smac_2[43] => smac_2[43].IN2
smac_2[44] => smac_2[44].IN2
smac_2[45] => smac_2[45].IN2
smac_2[46] => smac_2[46].IN2
smac_2[47] => smac_2[47].IN2
smac_3[0] => smac_3[0].IN2
smac_3[1] => smac_3[1].IN2
smac_3[2] => smac_3[2].IN2
smac_3[3] => smac_3[3].IN2
smac_3[4] => smac_3[4].IN2
smac_3[5] => smac_3[5].IN2
smac_3[6] => smac_3[6].IN2
smac_3[7] => smac_3[7].IN2
smac_3[8] => smac_3[8].IN2
smac_3[9] => smac_3[9].IN2
smac_3[10] => smac_3[10].IN2
smac_3[11] => smac_3[11].IN2
smac_3[12] => smac_3[12].IN2
smac_3[13] => smac_3[13].IN2
smac_3[14] => smac_3[14].IN2
smac_3[15] => smac_3[15].IN2
smac_3[16] => smac_3[16].IN2
smac_3[17] => smac_3[17].IN2
smac_3[18] => smac_3[18].IN2
smac_3[19] => smac_3[19].IN2
smac_3[20] => smac_3[20].IN2
smac_3[21] => smac_3[21].IN2
smac_3[22] => smac_3[22].IN2
smac_3[23] => smac_3[23].IN2
smac_3[24] => smac_3[24].IN2
smac_3[25] => smac_3[25].IN2
smac_3[26] => smac_3[26].IN2
smac_3[27] => smac_3[27].IN2
smac_3[28] => smac_3[28].IN2
smac_3[29] => smac_3[29].IN2
smac_3[30] => smac_3[30].IN2
smac_3[31] => smac_3[31].IN2
smac_3[32] => smac_3[32].IN2
smac_3[33] => smac_3[33].IN2
smac_3[34] => smac_3[34].IN2
smac_3[35] => smac_3[35].IN2
smac_3[36] => smac_3[36].IN2
smac_3[37] => smac_3[37].IN2
smac_3[38] => smac_3[38].IN2
smac_3[39] => smac_3[39].IN2
smac_3[40] => smac_3[40].IN2
smac_3[41] => smac_3[41].IN2
smac_3[42] => smac_3[42].IN2
smac_3[43] => smac_3[43].IN2
smac_3[44] => smac_3[44].IN2
smac_3[45] => smac_3[45].IN2
smac_3[46] => smac_3[46].IN2
smac_3[47] => smac_3[47].IN2
tx_shift16 => tx_shift16.IN1
rx_shift16 => rx_shift16.IN1
sw_reset => sw_reset.IN3
tx_addr_sel[0] => tx_addr_sel[0].IN1
tx_addr_sel[1] => tx_addr_sel[1].IN1
tx_addr_sel[2] => tx_addr_sel[2].IN1
src_mac_insert => src_mac_insert.IN1
enable_tx => enable_tx.IN1
tx_ipg_len[0] => tx_ipg_len[0].IN1
tx_ipg_len[1] => tx_ipg_len[1].IN1
tx_ipg_len[2] => tx_ipg_len[2].IN1
tx_ipg_len[3] => tx_ipg_len[3].IN1
tx_ipg_len[4] => tx_ipg_len[4].IN1
tx_crc_fwd => tx_crc_fwd.IN1
enable_rx => enable_rx.IN1
no_lgth_check => no_lgth_check.IN1
rx_err_frm_disc => rx_err_frm_disc.IN1
frm_length_max[0] => frm_length_max[0].IN1
frm_length_max[1] => frm_length_max[1].IN1
frm_length_max[2] => frm_length_max[2].IN1
frm_length_max[3] => frm_length_max[3].IN1
frm_length_max[4] => frm_length_max[4].IN1
frm_length_max[5] => frm_length_max[5].IN1
frm_length_max[6] => frm_length_max[6].IN1
frm_length_max[7] => frm_length_max[7].IN1
frm_length_max[8] => frm_length_max[8].IN1
frm_length_max[9] => frm_length_max[9].IN1
frm_length_max[10] => frm_length_max[10].IN1
frm_length_max[11] => frm_length_max[11].IN1
frm_length_max[12] => frm_length_max[12].IN1
frm_length_max[13] => frm_length_max[13].IN1
frm_length_max[14] => frm_length_max[14].IN1
frm_length_max[15] => frm_length_max[15].IN1
promis_en => promis_en.IN1
crc_fwd => crc_fwd.IN1
pad_ena => pad_ena.IN1
half_duplex_ena => half_duplex_ena.IN2
ethernet_mode => ethernet_mode.IN2
magic_ena => magic_ena.IN1
sleep_ena => sleep_ena.IN1
cmd_frm_ena => cmd_frm_ena.IN1
pause_quant[0] => pause_quant[0].IN1
pause_quant[1] => pause_quant[1].IN1
pause_quant[2] => pause_quant[2].IN1
pause_quant[3] => pause_quant[3].IN1
pause_quant[4] => pause_quant[4].IN1
pause_quant[5] => pause_quant[5].IN1
pause_quant[6] => pause_quant[6].IN1
pause_quant[7] => pause_quant[7].IN1
pause_quant[8] => pause_quant[8].IN1
pause_quant[9] => pause_quant[9].IN1
pause_quant[10] => pause_quant[10].IN1
pause_quant[11] => pause_quant[11].IN1
pause_quant[12] => pause_quant[12].IN1
pause_quant[13] => pause_quant[13].IN1
pause_quant[14] => pause_quant[14].IN1
pause_quant[15] => pause_quant[15].IN1
pause_fwd => pause_fwd.IN1
pause_ignore => pause_ignore.IN1
mhash_sel => mhash_sel.IN1
hash_wren => hash_wren.IN1
hash_wdata => hash_wdata.IN1
hash_waddr[0] => hash_waddr[0].IN1
hash_waddr[1] => hash_waddr[1].IN1
hash_waddr[2] => hash_waddr[2].IN1
hash_waddr[3] => hash_waddr[3].IN1
hash_waddr[4] => hash_waddr[4].IN1
hash_waddr[5] => hash_waddr[5].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH
reset_rx_clk => reset_rx_clk.IN2
reset_tx_clk => reset_tx_clk.IN3
rx_clk => rx_clk.IN2
rxclk_ena => rxclk_ena.IN2
tx_clk => tx_clk.IN3
txclk_ena => txclk_ena.IN2
reg_clk => reg_clk.IN1
gm_rx_crs => gm_rx_crs.IN1
gm_rx_col => gm_rx_col.IN2
late_col => late_col.IN1
excess_col => excess_col.IN1
gm_rx_d[0] => gm_rx_d[0].IN2
gm_rx_d[1] => gm_rx_d[1].IN2
gm_rx_d[2] => gm_rx_d[2].IN2
gm_rx_d[3] => gm_rx_d[3].IN2
gm_rx_d[4] => gm_rx_d[4].IN2
gm_rx_d[5] => gm_rx_d[5].IN2
gm_rx_d[6] => gm_rx_d[6].IN2
gm_rx_d[7] => gm_rx_d[7].IN2
gm_rx_en => gm_rx_en.IN2
gm_rx_err => gm_rx_err.IN1
rx_a_full => rx_a_full.IN1
tx_stat_empty => tx_stat_empty.IN1
tx_stat => tx_stat.IN1
rx_septy => rx_septy.IN1
tx_data_int[0] => tx_data_int[0].IN1
tx_data_int[1] => tx_data_int[1].IN1
tx_data_int[2] => tx_data_int[2].IN1
tx_data_int[3] => tx_data_int[3].IN1
tx_data_int[4] => tx_data_int[4].IN1
tx_data_int[5] => tx_data_int[5].IN1
tx_data_int[6] => tx_data_int[6].IN1
tx_data_int[7] => tx_data_int[7].IN1
tx_sav_int => tx_sav_int.IN1
tx_empty => tx_empty.IN1
tx_sop_int => tx_sop_int.IN1
tx_eop_int => tx_eop_int.IN1
xoff_gen => xoff_gen.IN1
xon_gen => xon_gen.IN1
mac_addr[0] => mac_addr[0].IN2
mac_addr[1] => mac_addr[1].IN2
mac_addr[2] => mac_addr[2].IN2
mac_addr[3] => mac_addr[3].IN2
mac_addr[4] => mac_addr[4].IN2
mac_addr[5] => mac_addr[5].IN2
mac_addr[6] => mac_addr[6].IN2
mac_addr[7] => mac_addr[7].IN2
mac_addr[8] => mac_addr[8].IN2
mac_addr[9] => mac_addr[9].IN2
mac_addr[10] => mac_addr[10].IN2
mac_addr[11] => mac_addr[11].IN2
mac_addr[12] => mac_addr[12].IN2
mac_addr[13] => mac_addr[13].IN2
mac_addr[14] => mac_addr[14].IN2
mac_addr[15] => mac_addr[15].IN2
mac_addr[16] => mac_addr[16].IN2
mac_addr[17] => mac_addr[17].IN2
mac_addr[18] => mac_addr[18].IN2
mac_addr[19] => mac_addr[19].IN2
mac_addr[20] => mac_addr[20].IN2
mac_addr[21] => mac_addr[21].IN2
mac_addr[22] => mac_addr[22].IN2
mac_addr[23] => mac_addr[23].IN2
mac_addr[24] => mac_addr[24].IN2
mac_addr[25] => mac_addr[25].IN2
mac_addr[26] => mac_addr[26].IN2
mac_addr[27] => mac_addr[27].IN2
mac_addr[28] => mac_addr[28].IN2
mac_addr[29] => mac_addr[29].IN2
mac_addr[30] => mac_addr[30].IN2
mac_addr[31] => mac_addr[31].IN2
mac_addr[32] => mac_addr[32].IN2
mac_addr[33] => mac_addr[33].IN2
mac_addr[34] => mac_addr[34].IN2
mac_addr[35] => mac_addr[35].IN2
mac_addr[36] => mac_addr[36].IN2
mac_addr[37] => mac_addr[37].IN2
mac_addr[38] => mac_addr[38].IN2
mac_addr[39] => mac_addr[39].IN2
mac_addr[40] => mac_addr[40].IN2
mac_addr[41] => mac_addr[41].IN2
mac_addr[42] => mac_addr[42].IN2
mac_addr[43] => mac_addr[43].IN2
mac_addr[44] => mac_addr[44].IN2
mac_addr[45] => mac_addr[45].IN2
mac_addr[46] => mac_addr[46].IN2
mac_addr[47] => mac_addr[47].IN2
smac_0[0] => smac_0[0].IN2
smac_0[1] => smac_0[1].IN2
smac_0[2] => smac_0[2].IN2
smac_0[3] => smac_0[3].IN2
smac_0[4] => smac_0[4].IN2
smac_0[5] => smac_0[5].IN2
smac_0[6] => smac_0[6].IN2
smac_0[7] => smac_0[7].IN2
smac_0[8] => smac_0[8].IN2
smac_0[9] => smac_0[9].IN2
smac_0[10] => smac_0[10].IN2
smac_0[11] => smac_0[11].IN2
smac_0[12] => smac_0[12].IN2
smac_0[13] => smac_0[13].IN2
smac_0[14] => smac_0[14].IN2
smac_0[15] => smac_0[15].IN2
smac_0[16] => smac_0[16].IN2
smac_0[17] => smac_0[17].IN2
smac_0[18] => smac_0[18].IN2
smac_0[19] => smac_0[19].IN2
smac_0[20] => smac_0[20].IN2
smac_0[21] => smac_0[21].IN2
smac_0[22] => smac_0[22].IN2
smac_0[23] => smac_0[23].IN2
smac_0[24] => smac_0[24].IN2
smac_0[25] => smac_0[25].IN2
smac_0[26] => smac_0[26].IN2
smac_0[27] => smac_0[27].IN2
smac_0[28] => smac_0[28].IN2
smac_0[29] => smac_0[29].IN2
smac_0[30] => smac_0[30].IN2
smac_0[31] => smac_0[31].IN2
smac_0[32] => smac_0[32].IN2
smac_0[33] => smac_0[33].IN2
smac_0[34] => smac_0[34].IN2
smac_0[35] => smac_0[35].IN2
smac_0[36] => smac_0[36].IN2
smac_0[37] => smac_0[37].IN2
smac_0[38] => smac_0[38].IN2
smac_0[39] => smac_0[39].IN2
smac_0[40] => smac_0[40].IN2
smac_0[41] => smac_0[41].IN2
smac_0[42] => smac_0[42].IN2
smac_0[43] => smac_0[43].IN2
smac_0[44] => smac_0[44].IN2
smac_0[45] => smac_0[45].IN2
smac_0[46] => smac_0[46].IN2
smac_0[47] => smac_0[47].IN2
smac_1[0] => smac_1[0].IN2
smac_1[1] => smac_1[1].IN2
smac_1[2] => smac_1[2].IN2
smac_1[3] => smac_1[3].IN2
smac_1[4] => smac_1[4].IN2
smac_1[5] => smac_1[5].IN2
smac_1[6] => smac_1[6].IN2
smac_1[7] => smac_1[7].IN2
smac_1[8] => smac_1[8].IN2
smac_1[9] => smac_1[9].IN2
smac_1[10] => smac_1[10].IN2
smac_1[11] => smac_1[11].IN2
smac_1[12] => smac_1[12].IN2
smac_1[13] => smac_1[13].IN2
smac_1[14] => smac_1[14].IN2
smac_1[15] => smac_1[15].IN2
smac_1[16] => smac_1[16].IN2
smac_1[17] => smac_1[17].IN2
smac_1[18] => smac_1[18].IN2
smac_1[19] => smac_1[19].IN2
smac_1[20] => smac_1[20].IN2
smac_1[21] => smac_1[21].IN2
smac_1[22] => smac_1[22].IN2
smac_1[23] => smac_1[23].IN2
smac_1[24] => smac_1[24].IN2
smac_1[25] => smac_1[25].IN2
smac_1[26] => smac_1[26].IN2
smac_1[27] => smac_1[27].IN2
smac_1[28] => smac_1[28].IN2
smac_1[29] => smac_1[29].IN2
smac_1[30] => smac_1[30].IN2
smac_1[31] => smac_1[31].IN2
smac_1[32] => smac_1[32].IN2
smac_1[33] => smac_1[33].IN2
smac_1[34] => smac_1[34].IN2
smac_1[35] => smac_1[35].IN2
smac_1[36] => smac_1[36].IN2
smac_1[37] => smac_1[37].IN2
smac_1[38] => smac_1[38].IN2
smac_1[39] => smac_1[39].IN2
smac_1[40] => smac_1[40].IN2
smac_1[41] => smac_1[41].IN2
smac_1[42] => smac_1[42].IN2
smac_1[43] => smac_1[43].IN2
smac_1[44] => smac_1[44].IN2
smac_1[45] => smac_1[45].IN2
smac_1[46] => smac_1[46].IN2
smac_1[47] => smac_1[47].IN2
smac_2[0] => smac_2[0].IN2
smac_2[1] => smac_2[1].IN2
smac_2[2] => smac_2[2].IN2
smac_2[3] => smac_2[3].IN2
smac_2[4] => smac_2[4].IN2
smac_2[5] => smac_2[5].IN2
smac_2[6] => smac_2[6].IN2
smac_2[7] => smac_2[7].IN2
smac_2[8] => smac_2[8].IN2
smac_2[9] => smac_2[9].IN2
smac_2[10] => smac_2[10].IN2
smac_2[11] => smac_2[11].IN2
smac_2[12] => smac_2[12].IN2
smac_2[13] => smac_2[13].IN2
smac_2[14] => smac_2[14].IN2
smac_2[15] => smac_2[15].IN2
smac_2[16] => smac_2[16].IN2
smac_2[17] => smac_2[17].IN2
smac_2[18] => smac_2[18].IN2
smac_2[19] => smac_2[19].IN2
smac_2[20] => smac_2[20].IN2
smac_2[21] => smac_2[21].IN2
smac_2[22] => smac_2[22].IN2
smac_2[23] => smac_2[23].IN2
smac_2[24] => smac_2[24].IN2
smac_2[25] => smac_2[25].IN2
smac_2[26] => smac_2[26].IN2
smac_2[27] => smac_2[27].IN2
smac_2[28] => smac_2[28].IN2
smac_2[29] => smac_2[29].IN2
smac_2[30] => smac_2[30].IN2
smac_2[31] => smac_2[31].IN2
smac_2[32] => smac_2[32].IN2
smac_2[33] => smac_2[33].IN2
smac_2[34] => smac_2[34].IN2
smac_2[35] => smac_2[35].IN2
smac_2[36] => smac_2[36].IN2
smac_2[37] => smac_2[37].IN2
smac_2[38] => smac_2[38].IN2
smac_2[39] => smac_2[39].IN2
smac_2[40] => smac_2[40].IN2
smac_2[41] => smac_2[41].IN2
smac_2[42] => smac_2[42].IN2
smac_2[43] => smac_2[43].IN2
smac_2[44] => smac_2[44].IN2
smac_2[45] => smac_2[45].IN2
smac_2[46] => smac_2[46].IN2
smac_2[47] => smac_2[47].IN2
smac_3[0] => smac_3[0].IN2
smac_3[1] => smac_3[1].IN2
smac_3[2] => smac_3[2].IN2
smac_3[3] => smac_3[3].IN2
smac_3[4] => smac_3[4].IN2
smac_3[5] => smac_3[5].IN2
smac_3[6] => smac_3[6].IN2
smac_3[7] => smac_3[7].IN2
smac_3[8] => smac_3[8].IN2
smac_3[9] => smac_3[9].IN2
smac_3[10] => smac_3[10].IN2
smac_3[11] => smac_3[11].IN2
smac_3[12] => smac_3[12].IN2
smac_3[13] => smac_3[13].IN2
smac_3[14] => smac_3[14].IN2
smac_3[15] => smac_3[15].IN2
smac_3[16] => smac_3[16].IN2
smac_3[17] => smac_3[17].IN2
smac_3[18] => smac_3[18].IN2
smac_3[19] => smac_3[19].IN2
smac_3[20] => smac_3[20].IN2
smac_3[21] => smac_3[21].IN2
smac_3[22] => smac_3[22].IN2
smac_3[23] => smac_3[23].IN2
smac_3[24] => smac_3[24].IN2
smac_3[25] => smac_3[25].IN2
smac_3[26] => smac_3[26].IN2
smac_3[27] => smac_3[27].IN2
smac_3[28] => smac_3[28].IN2
smac_3[29] => smac_3[29].IN2
smac_3[30] => smac_3[30].IN2
smac_3[31] => smac_3[31].IN2
smac_3[32] => smac_3[32].IN2
smac_3[33] => smac_3[33].IN2
smac_3[34] => smac_3[34].IN2
smac_3[35] => smac_3[35].IN2
smac_3[36] => smac_3[36].IN2
smac_3[37] => smac_3[37].IN2
smac_3[38] => smac_3[38].IN2
smac_3[39] => smac_3[39].IN2
smac_3[40] => smac_3[40].IN2
smac_3[41] => smac_3[41].IN2
smac_3[42] => smac_3[42].IN2
smac_3[43] => smac_3[43].IN2
smac_3[44] => smac_3[44].IN2
smac_3[45] => smac_3[45].IN2
smac_3[46] => smac_3[46].IN2
smac_3[47] => smac_3[47].IN2
enable_tx => enable_tx.IN1
tx_addr_sel[0] => tx_addr_sel[0].IN1
tx_addr_sel[1] => tx_addr_sel[1].IN1
tx_addr_sel[2] => tx_addr_sel[2].IN1
src_mac_insert => src_mac_insert.IN1
mac_ena_int => mac_ena_int.IN1
tx_ipg_len[0] => tx_ipg_len[0].IN1
tx_ipg_len[1] => tx_ipg_len[1].IN1
tx_ipg_len[2] => tx_ipg_len[2].IN1
tx_ipg_len[3] => tx_ipg_len[3].IN1
tx_ipg_len[4] => tx_ipg_len[4].IN1
tx_crc_fwd => tx_crc_fwd.IN1
enable_rx => enable_rx.IN2
promis_en => promis_en.IN1
frm_length_max[0] => frm_length_max[0].IN1
frm_length_max[1] => frm_length_max[1].IN1
frm_length_max[2] => frm_length_max[2].IN1
frm_length_max[3] => frm_length_max[3].IN1
frm_length_max[4] => frm_length_max[4].IN1
frm_length_max[5] => frm_length_max[5].IN1
frm_length_max[6] => frm_length_max[6].IN1
frm_length_max[7] => frm_length_max[7].IN1
frm_length_max[8] => frm_length_max[8].IN1
frm_length_max[9] => frm_length_max[9].IN1
frm_length_max[10] => frm_length_max[10].IN1
frm_length_max[11] => frm_length_max[11].IN1
frm_length_max[12] => frm_length_max[12].IN1
frm_length_max[13] => frm_length_max[13].IN1
frm_length_max[14] => frm_length_max[14].IN1
frm_length_max[15] => frm_length_max[15].IN1
no_lgth_check => no_lgth_check.IN1
crc_fwd => crc_fwd.IN1
pad_ena => pad_ena.IN1
half_duplex_ena => half_duplex_ena.IN2
ethernet_mode => ethernet_mode.IN2
sw_reset => sw_reset.IN1
cmd_frm_ena => cmd_frm_ena.IN1
pause_quant[0] => pause_quant[0].IN1
pause_quant[1] => pause_quant[1].IN1
pause_quant[2] => pause_quant[2].IN1
pause_quant[3] => pause_quant[3].IN1
pause_quant[4] => pause_quant[4].IN1
pause_quant[5] => pause_quant[5].IN1
pause_quant[6] => pause_quant[6].IN1
pause_quant[7] => pause_quant[7].IN1
pause_quant[8] => pause_quant[8].IN1
pause_quant[9] => pause_quant[9].IN1
pause_quant[10] => pause_quant[10].IN1
pause_quant[11] => pause_quant[11].IN1
pause_quant[12] => pause_quant[12].IN1
pause_quant[13] => pause_quant[13].IN1
pause_quant[14] => pause_quant[14].IN1
pause_quant[15] => pause_quant[15].IN1
pause_fwd => pause_fwd.IN2
pause_ignore => pause_ignore.IN1
magic_ena => magic_ena.IN2
sleep_ena => sleep_ena.IN2
mhash_sel => mhash_sel.IN1
hash_wren => hash_wren.IN1
hash_wdata => hash_wdata.IN1
hash_waddr[0] => hash_waddr[0].IN1
hash_waddr[1] => hash_waddr[1].IN1
hash_waddr[2] => hash_waddr[2].IN1
hash_waddr[3] => hash_waddr[3].IN1
hash_waddr[4] => hash_waddr[4].IN1
hash_waddr[5] => hash_waddr[5].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT
reset => frm_err_r.ACLR
reset => frm_stat_val_r.ACLR
reset => frm_mltcast~reg0.ACLR
reset => frm_unicast~reg0.ACLR
reset => frm_broadcast~reg0.ACLR
reset => dest_addr[0].ACLR
reset => dest_addr[1].ACLR
reset => dest_addr[2].ACLR
reset => dest_addr[3].ACLR
reset => dest_addr[4].ACLR
reset => dest_addr[5].ACLR
reset => dest_addr[6].ACLR
reset => dest_addr[7].ACLR
reset => dest_addr[8].ACLR
reset => dest_addr[9].ACLR
reset => dest_addr[10].ACLR
reset => dest_addr[11].ACLR
reset => dest_addr[12].ACLR
reset => dest_addr[13].ACLR
reset => dest_addr[14].ACLR
reset => dest_addr[15].ACLR
reset => dest_addr[16].ACLR
reset => dest_addr[17].ACLR
reset => dest_addr[18].ACLR
reset => dest_addr[19].ACLR
reset => dest_addr[20].ACLR
reset => dest_addr[21].ACLR
reset => dest_addr[22].ACLR
reset => dest_addr[23].ACLR
reset => dest_addr[24].ACLR
reset => dest_addr[25].ACLR
reset => dest_addr[26].ACLR
reset => dest_addr[27].ACLR
reset => dest_addr[28].ACLR
reset => dest_addr[29].ACLR
reset => dest_addr[30].ACLR
reset => dest_addr[31].ACLR
reset => dest_addr[32].ACLR
reset => dest_addr[33].ACLR
reset => dest_addr[34].ACLR
reset => dest_addr[35].ACLR
reset => dest_addr[36].ACLR
reset => dest_addr[37].ACLR
reset => dest_addr[38].ACLR
reset => dest_addr[39].ACLR
reset => dest_addr[40].ACLR
reset => dest_addr[41].ACLR
reset => dest_addr[42].ACLR
reset => dest_addr[43].ACLR
reset => dest_addr[44].ACLR
reset => dest_addr[45].ACLR
reset => dest_addr[46].ACLR
reset => dest_addr[47].ACLR
reset => frm_length[0]~reg0.ACLR
reset => frm_length[1]~reg0.ACLR
reset => frm_length[2]~reg0.ACLR
reset => frm_length[3]~reg0.ACLR
reset => frm_length[4]~reg0.ACLR
reset => frm_length[5]~reg0.ACLR
reset => frm_length[6]~reg0.ACLR
reset => frm_length[7]~reg0.ACLR
reset => frm_length[8]~reg0.ACLR
reset => frm_length[9]~reg0.ACLR
reset => frm_length[10]~reg0.ACLR
reset => frm_length[11]~reg0.ACLR
reset => frm_length[12]~reg0.ACLR
reset => frm_length[13]~reg0.ACLR
reset => frm_length[14]~reg0.ACLR
reset => frm_length[15]~reg0.ACLR
reset => frm_cnt[0].ACLR
reset => frm_cnt[1].ACLR
reset => frm_cnt[2].ACLR
reset => frm_cnt[3].ACLR
reset => frm_cnt[4].ACLR
reset => frm_cnt[5].ACLR
reset => frm_cnt[6].ACLR
reset => frm_cnt[7].ACLR
reset => frm_cnt[8].ACLR
reset => frm_cnt[9].ACLR
reset => frm_cnt[10].ACLR
reset => frm_cnt[11].ACLR
reset => frm_cnt[12].ACLR
reset => frm_cnt[13].ACLR
reset => frm_cnt[14].ACLR
reset => frm_cnt[15].ACLR
reset => sop_reg[0].ACLR
reset => sop_reg[1].ACLR
reset => sop_reg[2].ACLR
reset => sop_reg[3].ACLR
reset => sop_reg[4].ACLR
reset => sop_reg[5].ACLR
reset => sop_reg[6].ACLR
reset => sop_reg[7].ACLR
reset => total_lgth_val~reg0.ACLR
reset => total_frm_cnt[0].ACLR
reset => total_frm_cnt[1].ACLR
reset => total_frm_cnt[2].ACLR
reset => total_frm_cnt[3].ACLR
reset => total_frm_cnt[4].ACLR
reset => total_frm_cnt[5].ACLR
reset => total_frm_cnt[6].ACLR
reset => total_frm_cnt[7].ACLR
reset => total_frm_cnt[8].ACLR
reset => total_frm_cnt[9].ACLR
reset => total_frm_cnt[10].ACLR
reset => total_frm_cnt[11].ACLR
reset => total_frm_cnt[12].ACLR
reset => total_frm_cnt[13].ACLR
reset => total_frm_cnt[14].ACLR
reset => total_frm_cnt[15].ACLR
reset => state~7.DATAIN
reset => _.IN1
rx_clk => rx_clk.IN1
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => total_lgth_val.DATAB
clk_ena => frm_stat_val.IN1
clk_ena => frm_err.IN1
clk_ena => total_frm_cnt[15].ENA
clk_ena => total_frm_cnt[14].ENA
clk_ena => total_frm_cnt[13].ENA
clk_ena => total_frm_cnt[12].ENA
clk_ena => total_frm_cnt[11].ENA
clk_ena => total_frm_cnt[10].ENA
clk_ena => total_frm_cnt[9].ENA
clk_ena => total_frm_cnt[8].ENA
clk_ena => total_frm_cnt[7].ENA
clk_ena => total_frm_cnt[6].ENA
clk_ena => total_frm_cnt[5].ENA
clk_ena => total_frm_cnt[4].ENA
clk_ena => total_frm_cnt[3].ENA
clk_ena => total_frm_cnt[2].ENA
clk_ena => total_frm_cnt[1].ENA
clk_ena => total_frm_cnt[0].ENA
clk_ena => sop_reg[7].ENA
clk_ena => sop_reg[6].ENA
clk_ena => sop_reg[5].ENA
clk_ena => sop_reg[4].ENA
clk_ena => sop_reg[3].ENA
clk_ena => sop_reg[2].ENA
clk_ena => sop_reg[1].ENA
clk_ena => sop_reg[0].ENA
clk_ena => frm_cnt[15].ENA
clk_ena => frm_cnt[14].ENA
clk_ena => frm_cnt[13].ENA
clk_ena => frm_cnt[12].ENA
clk_ena => frm_cnt[11].ENA
clk_ena => frm_cnt[10].ENA
clk_ena => frm_cnt[9].ENA
clk_ena => frm_cnt[8].ENA
clk_ena => frm_cnt[7].ENA
clk_ena => frm_cnt[6].ENA
clk_ena => frm_cnt[5].ENA
clk_ena => frm_cnt[4].ENA
clk_ena => frm_cnt[3].ENA
clk_ena => frm_cnt[2].ENA
clk_ena => frm_cnt[1].ENA
clk_ena => frm_cnt[0].ENA
clk_ena => frm_length[15]~reg0.ENA
clk_ena => frm_length[14]~reg0.ENA
clk_ena => frm_length[13]~reg0.ENA
clk_ena => frm_length[12]~reg0.ENA
clk_ena => frm_length[11]~reg0.ENA
clk_ena => frm_length[10]~reg0.ENA
clk_ena => frm_length[9]~reg0.ENA
clk_ena => frm_length[8]~reg0.ENA
clk_ena => frm_length[7]~reg0.ENA
clk_ena => frm_length[6]~reg0.ENA
clk_ena => frm_length[5]~reg0.ENA
clk_ena => frm_length[4]~reg0.ENA
clk_ena => frm_length[3]~reg0.ENA
clk_ena => frm_length[2]~reg0.ENA
clk_ena => frm_length[1]~reg0.ENA
clk_ena => frm_length[0]~reg0.ENA
clk_ena => dest_addr[47].ENA
clk_ena => dest_addr[46].ENA
clk_ena => dest_addr[45].ENA
clk_ena => dest_addr[44].ENA
clk_ena => dest_addr[43].ENA
clk_ena => dest_addr[42].ENA
clk_ena => dest_addr[41].ENA
clk_ena => dest_addr[40].ENA
clk_ena => dest_addr[39].ENA
clk_ena => dest_addr[38].ENA
clk_ena => dest_addr[37].ENA
clk_ena => dest_addr[36].ENA
clk_ena => dest_addr[35].ENA
clk_ena => dest_addr[34].ENA
clk_ena => dest_addr[33].ENA
clk_ena => dest_addr[32].ENA
clk_ena => dest_addr[31].ENA
clk_ena => dest_addr[30].ENA
clk_ena => dest_addr[29].ENA
clk_ena => dest_addr[28].ENA
clk_ena => dest_addr[27].ENA
clk_ena => dest_addr[26].ENA
clk_ena => dest_addr[25].ENA
clk_ena => dest_addr[24].ENA
clk_ena => dest_addr[23].ENA
clk_ena => dest_addr[22].ENA
clk_ena => dest_addr[21].ENA
clk_ena => dest_addr[20].ENA
clk_ena => dest_addr[19].ENA
clk_ena => dest_addr[18].ENA
clk_ena => dest_addr[17].ENA
clk_ena => dest_addr[16].ENA
clk_ena => dest_addr[15].ENA
clk_ena => dest_addr[14].ENA
clk_ena => dest_addr[13].ENA
clk_ena => dest_addr[12].ENA
clk_ena => dest_addr[11].ENA
clk_ena => dest_addr[10].ENA
clk_ena => dest_addr[9].ENA
clk_ena => dest_addr[8].ENA
clk_ena => dest_addr[7].ENA
clk_ena => dest_addr[6].ENA
clk_ena => dest_addr[5].ENA
clk_ena => dest_addr[4].ENA
clk_ena => dest_addr[3].ENA
clk_ena => dest_addr[2].ENA
clk_ena => dest_addr[1].ENA
clk_ena => dest_addr[0].ENA
clk_ena => frm_err_r.ENA
clk_ena => frm_stat_val_r.ENA
enable_rx => enable_rx.IN1
gmii_en => always1.IN1
gmii_en => Selector1.IN3
gmii_en => always1.IN1
gmii_en => nextstate.stm_typ_end_frm.DATAB
gmii_data[0] => Equal0.IN4
gmii_data[1] => Equal0.IN7
gmii_data[2] => Equal0.IN3
gmii_data[3] => Equal0.IN6
gmii_data[4] => Equal0.IN2
gmii_data[5] => Equal0.IN5
gmii_data[6] => Equal0.IN1
gmii_data[7] => Equal0.IN0
data_en => sop_reg.DATAA
data_en => frm_cnt.OUTPUTSELECT
data_en => frm_cnt.OUTPUTSELECT
data_en => frm_cnt.OUTPUTSELECT
data_en => frm_cnt.OUTPUTSELECT
data_en => frm_cnt.OUTPUTSELECT
data_en => frm_cnt.OUTPUTSELECT
data_en => frm_cnt.OUTPUTSELECT
data_en => frm_cnt.OUTPUTSELECT
data_en => frm_cnt.OUTPUTSELECT
data_en => frm_cnt.OUTPUTSELECT
data_en => frm_cnt.OUTPUTSELECT
data_en => frm_cnt.OUTPUTSELECT
data_en => frm_cnt.OUTPUTSELECT
data_en => frm_cnt.OUTPUTSELECT
data_en => frm_cnt.OUTPUTSELECT
data_en => frm_cnt.OUTPUTSELECT
data_en => always6.IN1
data_en => always5.IN1
data_err => frm_err_r.DATAB
data[0] => dest_addr.DATAB
data[0] => dest_addr.DATAB
data[0] => dest_addr.DATAB
data[0] => dest_addr.DATAB
data[0] => dest_addr.DATAB
data[0] => dest_addr.DATAB
data[1] => dest_addr.DATAB
data[1] => dest_addr.DATAB
data[1] => dest_addr.DATAB
data[1] => dest_addr.DATAB
data[1] => dest_addr.DATAB
data[1] => dest_addr.DATAB
data[2] => dest_addr.DATAB
data[2] => dest_addr.DATAB
data[2] => dest_addr.DATAB
data[2] => dest_addr.DATAB
data[2] => dest_addr.DATAB
data[2] => dest_addr.DATAB
data[3] => dest_addr.DATAB
data[3] => dest_addr.DATAB
data[3] => dest_addr.DATAB
data[3] => dest_addr.DATAB
data[3] => dest_addr.DATAB
data[3] => dest_addr.DATAB
data[4] => dest_addr.DATAB
data[4] => dest_addr.DATAB
data[4] => dest_addr.DATAB
data[4] => dest_addr.DATAB
data[4] => dest_addr.DATAB
data[4] => dest_addr.DATAB
data[5] => dest_addr.DATAB
data[5] => dest_addr.DATAB
data[5] => dest_addr.DATAB
data[5] => dest_addr.DATAB
data[5] => dest_addr.DATAB
data[5] => dest_addr.DATAB
data[6] => dest_addr.DATAB
data[6] => dest_addr.DATAB
data[6] => dest_addr.DATAB
data[6] => dest_addr.DATAB
data[6] => dest_addr.DATAB
data[6] => dest_addr.DATAB
data[7] => dest_addr.DATAB
data[7] => dest_addr.DATAB
data[7] => dest_addr.DATAB
data[7] => dest_addr.DATAB
data[7] => dest_addr.DATAB
data[7] => dest_addr.DATAB
pause_rcv => frm_length.OUTPUTSELECT
pause_rcv => frm_length.OUTPUTSELECT
pause_rcv => frm_length.OUTPUTSELECT
pause_rcv => frm_length.OUTPUTSELECT
pause_rcv => frm_length.OUTPUTSELECT
pause_rcv => frm_length.OUTPUTSELECT
pause_rcv => frm_length.OUTPUTSELECT
pause_rcv => frm_length.OUTPUTSELECT
pause_rcv => frm_length.OUTPUTSELECT
pause_rcv => frm_length.OUTPUTSELECT
pause_rcv => frm_length.OUTPUTSELECT
pause_rcv => frm_length.OUTPUTSELECT
pause_rcv => frm_length.OUTPUTSELECT
pause_rcv => frm_length.OUTPUTSELECT
pause_rcv => frm_length.OUTPUTSELECT
pause_rcv => frm_length.OUTPUTSELECT
pause_rcv => frm_broadcast.OUTPUTSELECT
pause_rcv => frm_unicast.OUTPUTSELECT
pause_rcv => frm_mltcast.OUTPUTSELECT
pause_rcv => always11.IN0
pause_fwd => always11.IN1
data_err_ena => always11.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_std_synchronizer:U_SYNC_1
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX
rx_col => rx_col.IN1
smac_0[0] => Equal2.IN7
smac_0[1] => Equal2.IN6
smac_0[2] => Equal2.IN5
smac_0[3] => Equal2.IN4
smac_0[4] => Equal2.IN3
smac_0[5] => Equal2.IN2
smac_0[6] => Equal2.IN1
smac_0[7] => Equal2.IN0
smac_0[8] => Equal7.IN7
smac_0[9] => Equal7.IN6
smac_0[10] => Equal7.IN5
smac_0[11] => Equal7.IN4
smac_0[12] => Equal7.IN3
smac_0[13] => Equal7.IN2
smac_0[14] => Equal7.IN1
smac_0[15] => Equal7.IN0
smac_0[16] => Equal12.IN7
smac_0[17] => Equal12.IN6
smac_0[18] => Equal12.IN5
smac_0[19] => Equal12.IN4
smac_0[20] => Equal12.IN3
smac_0[21] => Equal12.IN2
smac_0[22] => Equal12.IN1
smac_0[23] => Equal12.IN0
smac_0[24] => Equal17.IN7
smac_0[25] => Equal17.IN6
smac_0[26] => Equal17.IN5
smac_0[27] => Equal17.IN4
smac_0[28] => Equal17.IN3
smac_0[29] => Equal17.IN2
smac_0[30] => Equal17.IN1
smac_0[31] => Equal17.IN0
smac_0[32] => Equal22.IN7
smac_0[33] => Equal22.IN6
smac_0[34] => Equal22.IN5
smac_0[35] => Equal22.IN4
smac_0[36] => Equal22.IN3
smac_0[37] => Equal22.IN2
smac_0[38] => Equal22.IN1
smac_0[39] => Equal22.IN0
smac_0[40] => Equal27.IN7
smac_0[41] => Equal27.IN6
smac_0[42] => Equal27.IN5
smac_0[43] => Equal27.IN4
smac_0[44] => Equal27.IN3
smac_0[45] => Equal27.IN2
smac_0[46] => Equal27.IN1
smac_0[47] => Equal27.IN0
smac_1[0] => Equal3.IN7
smac_1[1] => Equal3.IN6
smac_1[2] => Equal3.IN5
smac_1[3] => Equal3.IN4
smac_1[4] => Equal3.IN3
smac_1[5] => Equal3.IN2
smac_1[6] => Equal3.IN1
smac_1[7] => Equal3.IN0
smac_1[8] => Equal8.IN7
smac_1[9] => Equal8.IN6
smac_1[10] => Equal8.IN5
smac_1[11] => Equal8.IN4
smac_1[12] => Equal8.IN3
smac_1[13] => Equal8.IN2
smac_1[14] => Equal8.IN1
smac_1[15] => Equal8.IN0
smac_1[16] => Equal13.IN7
smac_1[17] => Equal13.IN6
smac_1[18] => Equal13.IN5
smac_1[19] => Equal13.IN4
smac_1[20] => Equal13.IN3
smac_1[21] => Equal13.IN2
smac_1[22] => Equal13.IN1
smac_1[23] => Equal13.IN0
smac_1[24] => Equal18.IN7
smac_1[25] => Equal18.IN6
smac_1[26] => Equal18.IN5
smac_1[27] => Equal18.IN4
smac_1[28] => Equal18.IN3
smac_1[29] => Equal18.IN2
smac_1[30] => Equal18.IN1
smac_1[31] => Equal18.IN0
smac_1[32] => Equal23.IN7
smac_1[33] => Equal23.IN6
smac_1[34] => Equal23.IN5
smac_1[35] => Equal23.IN4
smac_1[36] => Equal23.IN3
smac_1[37] => Equal23.IN2
smac_1[38] => Equal23.IN1
smac_1[39] => Equal23.IN0
smac_1[40] => Equal28.IN7
smac_1[41] => Equal28.IN6
smac_1[42] => Equal28.IN5
smac_1[43] => Equal28.IN4
smac_1[44] => Equal28.IN3
smac_1[45] => Equal28.IN2
smac_1[46] => Equal28.IN1
smac_1[47] => Equal28.IN0
smac_2[0] => Equal4.IN7
smac_2[1] => Equal4.IN6
smac_2[2] => Equal4.IN5
smac_2[3] => Equal4.IN4
smac_2[4] => Equal4.IN3
smac_2[5] => Equal4.IN2
smac_2[6] => Equal4.IN1
smac_2[7] => Equal4.IN0
smac_2[8] => Equal9.IN7
smac_2[9] => Equal9.IN6
smac_2[10] => Equal9.IN5
smac_2[11] => Equal9.IN4
smac_2[12] => Equal9.IN3
smac_2[13] => Equal9.IN2
smac_2[14] => Equal9.IN1
smac_2[15] => Equal9.IN0
smac_2[16] => Equal14.IN7
smac_2[17] => Equal14.IN6
smac_2[18] => Equal14.IN5
smac_2[19] => Equal14.IN4
smac_2[20] => Equal14.IN3
smac_2[21] => Equal14.IN2
smac_2[22] => Equal14.IN1
smac_2[23] => Equal14.IN0
smac_2[24] => Equal19.IN7
smac_2[25] => Equal19.IN6
smac_2[26] => Equal19.IN5
smac_2[27] => Equal19.IN4
smac_2[28] => Equal19.IN3
smac_2[29] => Equal19.IN2
smac_2[30] => Equal19.IN1
smac_2[31] => Equal19.IN0
smac_2[32] => Equal24.IN7
smac_2[33] => Equal24.IN6
smac_2[34] => Equal24.IN5
smac_2[35] => Equal24.IN4
smac_2[36] => Equal24.IN3
smac_2[37] => Equal24.IN2
smac_2[38] => Equal24.IN1
smac_2[39] => Equal24.IN0
smac_2[40] => Equal29.IN7
smac_2[41] => Equal29.IN6
smac_2[42] => Equal29.IN5
smac_2[43] => Equal29.IN4
smac_2[44] => Equal29.IN3
smac_2[45] => Equal29.IN2
smac_2[46] => Equal29.IN1
smac_2[47] => Equal29.IN0
smac_3[0] => Equal5.IN7
smac_3[1] => Equal5.IN6
smac_3[2] => Equal5.IN5
smac_3[3] => Equal5.IN4
smac_3[4] => Equal5.IN3
smac_3[5] => Equal5.IN2
smac_3[6] => Equal5.IN1
smac_3[7] => Equal5.IN0
smac_3[8] => Equal10.IN7
smac_3[9] => Equal10.IN6
smac_3[10] => Equal10.IN5
smac_3[11] => Equal10.IN4
smac_3[12] => Equal10.IN3
smac_3[13] => Equal10.IN2
smac_3[14] => Equal10.IN1
smac_3[15] => Equal10.IN0
smac_3[16] => Equal15.IN7
smac_3[17] => Equal15.IN6
smac_3[18] => Equal15.IN5
smac_3[19] => Equal15.IN4
smac_3[20] => Equal15.IN3
smac_3[21] => Equal15.IN2
smac_3[22] => Equal15.IN1
smac_3[23] => Equal15.IN0
smac_3[24] => Equal20.IN7
smac_3[25] => Equal20.IN6
smac_3[26] => Equal20.IN5
smac_3[27] => Equal20.IN4
smac_3[28] => Equal20.IN3
smac_3[29] => Equal20.IN2
smac_3[30] => Equal20.IN1
smac_3[31] => Equal20.IN0
smac_3[32] => Equal25.IN7
smac_3[33] => Equal25.IN6
smac_3[34] => Equal25.IN5
smac_3[35] => Equal25.IN4
smac_3[36] => Equal25.IN3
smac_3[37] => Equal25.IN2
smac_3[38] => Equal25.IN1
smac_3[39] => Equal25.IN0
smac_3[40] => Equal30.IN7
smac_3[41] => Equal30.IN6
smac_3[42] => Equal30.IN5
smac_3[43] => Equal30.IN4
smac_3[44] => Equal30.IN3
smac_3[45] => Equal30.IN2
smac_3[46] => Equal30.IN1
smac_3[47] => Equal30.IN0
reset_rx_clk => reset_rx_clk.IN2
reset_tx_clk => pause_quant_avb~reg0.ACLR
reset_tx_clk => pause_quant_val[0]~reg0.ACLR
reset_tx_clk => pause_quant_val[1]~reg0.ACLR
reset_tx_clk => pause_quant_val[2]~reg0.ACLR
reset_tx_clk => pause_quant_val[3]~reg0.ACLR
reset_tx_clk => pause_quant_val[4]~reg0.ACLR
reset_tx_clk => pause_quant_val[5]~reg0.ACLR
reset_tx_clk => pause_quant_val[6]~reg0.ACLR
reset_tx_clk => pause_quant_val[7]~reg0.ACLR
reset_tx_clk => pause_quant_val[8]~reg0.ACLR
reset_tx_clk => pause_quant_val[9]~reg0.ACLR
reset_tx_clk => pause_quant_val[10]~reg0.ACLR
reset_tx_clk => pause_quant_val[11]~reg0.ACLR
reset_tx_clk => pause_quant_val[12]~reg0.ACLR
reset_tx_clk => pause_quant_val[13]~reg0.ACLR
reset_tx_clk => pause_quant_val[14]~reg0.ACLR
reset_tx_clk => pause_quant_val[15]~reg0.ACLR
sw_reset => sw_reset.IN1
ethernet_mode => ethernet_mode.IN1
rx_clk => rx_clk.IN16
rxclk_ena => rxclk_ena.IN3
tx_clk => pause_quant_avb~reg0.CLK
tx_clk => pause_quant_val[0]~reg0.CLK
tx_clk => pause_quant_val[1]~reg0.CLK
tx_clk => pause_quant_val[2]~reg0.CLK
tx_clk => pause_quant_val[3]~reg0.CLK
tx_clk => pause_quant_val[4]~reg0.CLK
tx_clk => pause_quant_val[5]~reg0.CLK
tx_clk => pause_quant_val[6]~reg0.CLK
tx_clk => pause_quant_val[7]~reg0.CLK
tx_clk => pause_quant_val[8]~reg0.CLK
tx_clk => pause_quant_val[9]~reg0.CLK
tx_clk => pause_quant_val[10]~reg0.CLK
tx_clk => pause_quant_val[11]~reg0.CLK
tx_clk => pause_quant_val[12]~reg0.CLK
tx_clk => pause_quant_val[13]~reg0.CLK
tx_clk => pause_quant_val[14]~reg0.CLK
tx_clk => pause_quant_val[15]~reg0.CLK
half_duplex_ena => half_duplex_ena.IN1
no_lgth_check => no_lgth_check.IN1
rx_d[0] => rxd_0[0].DATAIN
rx_d[1] => rxd_0[1].DATAIN
rx_d[2] => rxd_0[2].DATAIN
rx_d[3] => rxd_0[3].DATAIN
rx_d[4] => rxd_0[4].DATAIN
rx_d[5] => rxd_0[5].DATAIN
rx_d[6] => rxd_0[6].DATAIN
rx_d[7] => rxd_0[7].DATAIN
rx_en => always1.IN1
rx_en => rx_err_s.IN0
rx_en => always23.IN1
rx_en => rx_en_reg.DATAIN
rx_en => always23.IN1
rx_en => always1.IN1
rx_en => enable_rx_reg3.ENA
rx_en => rx_en_s[0].DATAIN
rx_err => rx_err_s.IN1
mac_addr[0] => Equal1.IN7
mac_addr[1] => Equal1.IN6
mac_addr[2] => Equal1.IN5
mac_addr[3] => Equal1.IN4
mac_addr[4] => Equal1.IN3
mac_addr[5] => Equal1.IN2
mac_addr[6] => Equal1.IN1
mac_addr[7] => Equal1.IN0
mac_addr[8] => Equal6.IN7
mac_addr[9] => Equal6.IN6
mac_addr[10] => Equal6.IN5
mac_addr[11] => Equal6.IN4
mac_addr[12] => Equal6.IN3
mac_addr[13] => Equal6.IN2
mac_addr[14] => Equal6.IN1
mac_addr[15] => Equal6.IN0
mac_addr[16] => Equal11.IN7
mac_addr[17] => Equal11.IN6
mac_addr[18] => Equal11.IN5
mac_addr[19] => Equal11.IN4
mac_addr[20] => Equal11.IN3
mac_addr[21] => Equal11.IN2
mac_addr[22] => Equal11.IN1
mac_addr[23] => Equal11.IN0
mac_addr[24] => Equal16.IN7
mac_addr[25] => Equal16.IN6
mac_addr[26] => Equal16.IN5
mac_addr[27] => Equal16.IN4
mac_addr[28] => Equal16.IN3
mac_addr[29] => Equal16.IN2
mac_addr[30] => Equal16.IN1
mac_addr[31] => Equal16.IN0
mac_addr[32] => Equal21.IN7
mac_addr[33] => Equal21.IN6
mac_addr[34] => Equal21.IN5
mac_addr[35] => Equal21.IN4
mac_addr[36] => Equal21.IN3
mac_addr[37] => Equal21.IN2
mac_addr[38] => Equal21.IN1
mac_addr[39] => Equal21.IN0
mac_addr[40] => Equal26.IN7
mac_addr[41] => Equal26.IN6
mac_addr[42] => Equal26.IN5
mac_addr[43] => Equal26.IN4
mac_addr[44] => Equal26.IN3
mac_addr[45] => Equal26.IN2
mac_addr[46] => Equal26.IN1
mac_addr[47] => Equal26.IN0
promis_en => promis_en.IN1
frm_length_max[0] => Equal36.IN3
frm_length_max[1] => Equal36.IN2
frm_length_max[2] => Equal36.IN1
frm_length_max[3] => Equal36.IN0
frm_length_max[4] => Equal37.IN3
frm_length_max[5] => Equal37.IN2
frm_length_max[6] => Equal37.IN1
frm_length_max[7] => Equal37.IN0
frm_length_max[8] => Equal38.IN3
frm_length_max[9] => Equal38.IN2
frm_length_max[10] => Equal38.IN1
frm_length_max[11] => Equal38.IN0
frm_length_max[12] => Equal39.IN3
frm_length_max[13] => Equal39.IN2
frm_length_max[14] => Equal39.IN1
frm_length_max[15] => Equal39.IN0
crc_fwd => crc_fwd.IN1
pause_fwd => pause_fwd.IN1
pause_ignore => pause_ignore.IN1
pad_ena => always13.IN1
pad_ena => always13.IN1
pad_ena => always13.IN1
enable_rx => enable_rx.IN1
mhash_sel => mhash_sel.IN1
cmd_frm_ena => cmd_frm_ena.IN1
magic_ena => magic_ena.IN1
sleep_ena => sleep_ena.IN1
reg_clk => reg_clk.IN1
hash_wren => hash_wren.IN1
hash_wdata => hash_wdata.IN1
hash_waddr[0] => hash_waddr[0].IN1
hash_waddr[1] => hash_waddr[1].IN1
hash_waddr[2] => hash_waddr[2].IN1
hash_waddr[3] => hash_waddr[3].IN1
hash_waddr[4] => hash_waddr[4].IN1
hash_waddr[5] => hash_waddr[5].IN1
rx_a_full => ok_sfd_discard.IN1
rx_a_full => always19.IN1
rx_a_full => always19.IN1
rx_a_full => ok_sfd.IN1
rx_a_full => always19.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_1
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_2
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_3
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_4
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_5
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_6
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_7
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_8
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_9
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_10
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_11
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_12
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_13
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH
reset => hash_bit_2.ACLR
reset => hash_bit_1.ACLR
reset => hash_code[0].ACLR
reset => hash_code[1].ACLR
reset => hash_code[2].ACLR
reset => hash_code[3].ACLR
reset => hash_code[4].ACLR
reset => hash_code[5].ACLR
rx_clk => rx_clk.IN1
clk_ena => hash_code.OUTPUTSELECT
clk_ena => hash_code.OUTPUTSELECT
clk_ena => hash_code.OUTPUTSELECT
clk_ena => hash_code.OUTPUTSELECT
clk_ena => hash_code.OUTPUTSELECT
clk_ena => hash_code.OUTPUTSELECT
clk_ena => hash_bit_2.ENA
clk_ena => hash_bit_1.ENA
mhash_sel => hash_bit_1.OUTPUTSELECT
mhash_sel => hash_code.OUTPUTSELECT
mhash_sel => hash_code.OUTPUTSELECT
mhash_sel => hash_code.OUTPUTSELECT
mhash_sel => hash_code.OUTPUTSELECT
mhash_sel => hash_code.OUTPUTSELECT
mhash_sel => hash_code.OUTPUTSELECT
mhash_sel => hash_bit_2.OUTPUTSELECT
data[0] => WideXor0.IN0
data[0] => WideXor1.IN0
data[1] => WideXor0.IN1
data[1] => WideXor1.IN1
data[2] => WideXor0.IN2
data[2] => WideXor1.IN2
data[3] => WideXor0.IN3
data[3] => WideXor1.IN3
data[4] => WideXor0.IN4
data[4] => WideXor2.IN0
data[5] => WideXor0.IN5
data[5] => WideXor2.IN1
data[6] => WideXor0.IN6
data[6] => WideXor2.IN2
data[7] => WideXor0.IN7
data[7] => WideXor2.IN3
calc => hash_code.OUTPUTSELECT
calc => hash_code.OUTPUTSELECT
calc => hash_code.OUTPUTSELECT
calc => hash_code.OUTPUTSELECT
calc => hash_code.OUTPUTSELECT
calc => hash_code.OUTPUTSELECT
calc => hash_code.OUTPUTSELECT
calc => hash_code.OUTPUTSELECT
calc => hash_code.OUTPUTSELECT
calc => hash_code.OUTPUTSELECT
calc => hash_code.OUTPUTSELECT
calc => hash_code.OUTPUTSELECT
reg_clk => reg_clk.IN1
hash_data => hash_data.IN1
hash_addr[0] => hash_addr[0].IN1
hash_addr[1] => hash_addr[1].IN1
hash_addr[2] => hash_addr[2].IN1
hash_addr[3] => hash_addr[3].IN1
hash_addr[4] => hash_addr[4].IN1
hash_addr[5] => hash_addr[5].IN1
hash_wren => hash_wren.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|altera_tse_altsyncram_dpm_fifo:U_LUT
data[0] => data[0].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wrclock => wrclock.IN1
wren => wren.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|altera_tse_altsyncram_dpm_fifo:U_LUT|altsyncram:altsyncram_component
wren_a => altsyncram_t1g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_t1g1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t1g1:auto_generated.address_a[0]
address_a[1] => altsyncram_t1g1:auto_generated.address_a[1]
address_a[2] => altsyncram_t1g1:auto_generated.address_a[2]
address_a[3] => altsyncram_t1g1:auto_generated.address_a[3]
address_a[4] => altsyncram_t1g1:auto_generated.address_a[4]
address_a[5] => altsyncram_t1g1:auto_generated.address_a[5]
address_b[0] => altsyncram_t1g1:auto_generated.address_b[0]
address_b[1] => altsyncram_t1g1:auto_generated.address_b[1]
address_b[2] => altsyncram_t1g1:auto_generated.address_b[2]
address_b[3] => altsyncram_t1g1:auto_generated.address_b[3]
address_b[4] => altsyncram_t1g1:auto_generated.address_b[4]
address_b[5] => altsyncram_t1g1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t1g1:auto_generated.clock0
clock1 => altsyncram_t1g1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|altera_tse_altsyncram_dpm_fifo:U_LUT|altsyncram:altsyncram_component|altsyncram_t1g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock1 => ram_block1a0.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC
clk => clk.IN1
clk_ena => clk_ena.IN1
rst => rst.IN1
sof => sof.IN1
data[0] => data_i.DATAB
data[1] => data_i.DATAB
data[2] => data_i.DATAB
data[3] => data_i.DATAB
data[4] => data_i.DATAB
data[5] => data_i.DATAB
data[6] => data_i.DATAB
data[7] => data_i.DATAB
eof => eof_dly[0].DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS
clk => reg_out[0].CLK
clk => reg_out[1].CLK
clk => reg_out[2].CLK
clk => reg_out[3].CLK
clk => reg_out[4].CLK
clk => reg_out[5].CLK
clk => reg_out[6].CLK
clk => reg_out[7].CLK
clk => reg_out[8].CLK
clk => reg_out[9].CLK
clk => reg_out[10].CLK
clk => reg_out[11].CLK
clk => reg_out[12].CLK
clk => reg_out[13].CLK
clk => reg_out[14].CLK
clk => reg_out[15].CLK
clk => reg_out[16].CLK
clk => reg_out[17].CLK
clk => reg_out[18].CLK
clk => reg_out[19].CLK
clk => reg_out[20].CLK
clk => reg_out[21].CLK
clk => reg_out[22].CLK
clk => reg_out[23].CLK
clk => reg_out[24].CLK
clk => reg_out[25].CLK
clk => reg_out[26].CLK
clk => reg_out[27].CLK
clk => reg_out[28].CLK
clk => reg_out[29].CLK
clk => reg_out[30].CLK
clk => reg_out[31].CLK
clk_ena => reg_out[0].ENA
clk_ena => reg_out[31].ENA
clk_ena => reg_out[30].ENA
clk_ena => reg_out[29].ENA
clk_ena => reg_out[28].ENA
clk_ena => reg_out[27].ENA
clk_ena => reg_out[26].ENA
clk_ena => reg_out[25].ENA
clk_ena => reg_out[24].ENA
clk_ena => reg_out[23].ENA
clk_ena => reg_out[22].ENA
clk_ena => reg_out[21].ENA
clk_ena => reg_out[20].ENA
clk_ena => reg_out[19].ENA
clk_ena => reg_out[18].ENA
clk_ena => reg_out[17].ENA
clk_ena => reg_out[16].ENA
clk_ena => reg_out[15].ENA
clk_ena => reg_out[14].ENA
clk_ena => reg_out[13].ENA
clk_ena => reg_out[12].ENA
clk_ena => reg_out[11].ENA
clk_ena => reg_out[10].ENA
clk_ena => reg_out[9].ENA
clk_ena => reg_out[8].ENA
clk_ena => reg_out[7].ENA
clk_ena => reg_out[6].ENA
clk_ena => reg_out[5].ENA
clk_ena => reg_out[4].ENA
clk_ena => reg_out[3].ENA
clk_ena => reg_out[2].ENA
clk_ena => reg_out[1].ENA
rst => reg_out[0].ACLR
rst => reg_out[1].ACLR
rst => reg_out[2].ACLR
rst => reg_out[3].ACLR
rst => reg_out[4].ACLR
rst => reg_out[5].ACLR
rst => reg_out[6].ACLR
rst => reg_out[7].ACLR
rst => reg_out[8].ACLR
rst => reg_out[9].ACLR
rst => reg_out[10].ACLR
rst => reg_out[11].ACLR
rst => reg_out[12].ACLR
rst => reg_out[13].ACLR
rst => reg_out[14].ACLR
rst => reg_out[15].ACLR
rst => reg_out[16].ACLR
rst => reg_out[17].ACLR
rst => reg_out[18].ACLR
rst => reg_out[19].ACLR
rst => reg_out[20].ACLR
rst => reg_out[21].ACLR
rst => reg_out[22].ACLR
rst => reg_out[23].ACLR
rst => reg_out[24].ACLR
rst => reg_out[25].ACLR
rst => reg_out[26].ACLR
rst => reg_out[27].ACLR
rst => reg_out[28].ACLR
rst => reg_out[29].ACLR
rst => reg_out[30].ACLR
rst => reg_out[31].ACLR
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
data[0] => o1[27].IN1
data[1] => o1[22].IN1
data[2] => o1[9].IN1
data[3] => o1[28].IN1
data[4] => o[28].IN1
data[5] => o1[29].IN1
data[6] => o[30].IN1
data[7] => o[31].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS
clken => shift_reg[4][0].ENA
clken => shift_reg[3][7].ENA
clken => shift_reg[3][6].ENA
clken => shift_reg[3][5].ENA
clken => shift_reg[3][4].ENA
clken => shift_reg[3][3].ENA
clken => shift_reg[3][2].ENA
clken => shift_reg[3][1].ENA
clken => shift_reg[3][0].ENA
clken => shift_reg[2][7].ENA
clken => shift_reg[2][6].ENA
clken => shift_reg[2][5].ENA
clken => shift_reg[2][4].ENA
clken => shift_reg[2][3].ENA
clken => shift_reg[2][2].ENA
clken => shift_reg[2][1].ENA
clken => shift_reg[2][0].ENA
clken => shift_reg[1][7].ENA
clken => shift_reg[1][6].ENA
clken => shift_reg[1][5].ENA
clken => shift_reg[1][4].ENA
clken => shift_reg[1][3].ENA
clken => shift_reg[1][2].ENA
clken => shift_reg[1][1].ENA
clken => shift_reg[1][0].ENA
clken => shift_reg[0][7].ENA
clken => shift_reg[0][6].ENA
clken => shift_reg[0][5].ENA
clken => shift_reg[0][4].ENA
clken => shift_reg[0][3].ENA
clken => shift_reg[0][2].ENA
clken => shift_reg[0][1].ENA
clken => shift_reg[0][0].ENA
clken => shift_reg[4][1].ENA
clken => shift_reg[4][2].ENA
clken => shift_reg[4][3].ENA
clken => shift_reg[4][4].ENA
clken => shift_reg[4][5].ENA
clken => shift_reg[4][6].ENA
clken => shift_reg[4][7].ENA
clken => shift_reg[5][0].ENA
clken => shift_reg[5][1].ENA
clken => shift_reg[5][2].ENA
clken => shift_reg[5][3].ENA
clken => shift_reg[5][4].ENA
clken => shift_reg[5][5].ENA
clken => shift_reg[5][6].ENA
clken => shift_reg[5][7].ENA
clken => shift_reg[6][0].ENA
clken => shift_reg[6][1].ENA
clken => shift_reg[6][2].ENA
clken => shift_reg[6][3].ENA
clken => shift_reg[6][4].ENA
clken => shift_reg[6][5].ENA
clken => shift_reg[6][6].ENA
clken => shift_reg[6][7].ENA
clken => shift_reg[7][0].ENA
clken => shift_reg[7][1].ENA
clken => shift_reg[7][2].ENA
clken => shift_reg[7][3].ENA
clken => shift_reg[7][4].ENA
clken => shift_reg[7][5].ENA
clken => shift_reg[7][6].ENA
clken => shift_reg[7][7].ENA
clken => shift_reg[8][0].ENA
clken => shift_reg[8][1].ENA
clken => shift_reg[8][2].ENA
clken => shift_reg[8][3].ENA
clken => shift_reg[8][4].ENA
clken => shift_reg[8][5].ENA
clken => shift_reg[8][6].ENA
clken => shift_reg[8][7].ENA
clken => shift_reg[9][0].ENA
clken => shift_reg[9][1].ENA
clken => shift_reg[9][2].ENA
clken => shift_reg[9][3].ENA
clken => shift_reg[9][4].ENA
clken => shift_reg[9][5].ENA
clken => shift_reg[9][6].ENA
clken => shift_reg[9][7].ENA
clken => shift_reg[10][0].ENA
clken => shift_reg[10][1].ENA
clken => shift_reg[10][2].ENA
clken => shift_reg[10][3].ENA
clken => shift_reg[10][4].ENA
clken => shift_reg[10][5].ENA
clken => shift_reg[10][6].ENA
clken => shift_reg[10][7].ENA
clken => shift_reg[11][0].ENA
clken => shift_reg[11][1].ENA
clken => shift_reg[11][2].ENA
clken => shift_reg[11][3].ENA
clken => shift_reg[11][4].ENA
clken => shift_reg[11][5].ENA
clken => shift_reg[11][6].ENA
clken => shift_reg[11][7].ENA
clken => shift_reg[12][0].ENA
clken => shift_reg[12][1].ENA
clken => shift_reg[12][2].ENA
clken => shift_reg[12][3].ENA
clken => shift_reg[12][4].ENA
clken => shift_reg[12][5].ENA
clken => shift_reg[12][6].ENA
clken => shift_reg[12][7].ENA
clken => shift_reg[13][0].ENA
clken => shift_reg[13][1].ENA
clken => shift_reg[13][2].ENA
clken => shift_reg[13][3].ENA
clken => shift_reg[13][4].ENA
clken => shift_reg[13][5].ENA
clken => shift_reg[13][6].ENA
clken => shift_reg[13][7].ENA
clken => shift_reg[14][0].ENA
clken => shift_reg[14][1].ENA
clken => shift_reg[14][2].ENA
clken => shift_reg[14][3].ENA
clken => shift_reg[14][4].ENA
clken => shift_reg[14][5].ENA
clken => shift_reg[14][6].ENA
clken => shift_reg[14][7].ENA
clken => shift_reg[15][0].ENA
clken => shift_reg[15][1].ENA
clken => shift_reg[15][2].ENA
clken => shift_reg[15][3].ENA
clken => shift_reg[15][4].ENA
clken => shift_reg[15][5].ENA
clken => shift_reg[15][6].ENA
clken => shift_reg[15][7].ENA
clock => shift_reg[0][0].CLK
clock => shift_reg[0][1].CLK
clock => shift_reg[0][2].CLK
clock => shift_reg[0][3].CLK
clock => shift_reg[0][4].CLK
clock => shift_reg[0][5].CLK
clock => shift_reg[0][6].CLK
clock => shift_reg[0][7].CLK
clock => shift_reg[1][0].CLK
clock => shift_reg[1][1].CLK
clock => shift_reg[1][2].CLK
clock => shift_reg[1][3].CLK
clock => shift_reg[1][4].CLK
clock => shift_reg[1][5].CLK
clock => shift_reg[1][6].CLK
clock => shift_reg[1][7].CLK
clock => shift_reg[2][0].CLK
clock => shift_reg[2][1].CLK
clock => shift_reg[2][2].CLK
clock => shift_reg[2][3].CLK
clock => shift_reg[2][4].CLK
clock => shift_reg[2][5].CLK
clock => shift_reg[2][6].CLK
clock => shift_reg[2][7].CLK
clock => shift_reg[3][0].CLK
clock => shift_reg[3][1].CLK
clock => shift_reg[3][2].CLK
clock => shift_reg[3][3].CLK
clock => shift_reg[3][4].CLK
clock => shift_reg[3][5].CLK
clock => shift_reg[3][6].CLK
clock => shift_reg[3][7].CLK
clock => shift_reg[4][0].CLK
clock => shift_reg[4][1].CLK
clock => shift_reg[4][2].CLK
clock => shift_reg[4][3].CLK
clock => shift_reg[4][4].CLK
clock => shift_reg[4][5].CLK
clock => shift_reg[4][6].CLK
clock => shift_reg[4][7].CLK
clock => shift_reg[5][0].CLK
clock => shift_reg[5][1].CLK
clock => shift_reg[5][2].CLK
clock => shift_reg[5][3].CLK
clock => shift_reg[5][4].CLK
clock => shift_reg[5][5].CLK
clock => shift_reg[5][6].CLK
clock => shift_reg[5][7].CLK
clock => shift_reg[6][0].CLK
clock => shift_reg[6][1].CLK
clock => shift_reg[6][2].CLK
clock => shift_reg[6][3].CLK
clock => shift_reg[6][4].CLK
clock => shift_reg[6][5].CLK
clock => shift_reg[6][6].CLK
clock => shift_reg[6][7].CLK
clock => shift_reg[7][0].CLK
clock => shift_reg[7][1].CLK
clock => shift_reg[7][2].CLK
clock => shift_reg[7][3].CLK
clock => shift_reg[7][4].CLK
clock => shift_reg[7][5].CLK
clock => shift_reg[7][6].CLK
clock => shift_reg[7][7].CLK
clock => shift_reg[8][0].CLK
clock => shift_reg[8][1].CLK
clock => shift_reg[8][2].CLK
clock => shift_reg[8][3].CLK
clock => shift_reg[8][4].CLK
clock => shift_reg[8][5].CLK
clock => shift_reg[8][6].CLK
clock => shift_reg[8][7].CLK
clock => shift_reg[9][0].CLK
clock => shift_reg[9][1].CLK
clock => shift_reg[9][2].CLK
clock => shift_reg[9][3].CLK
clock => shift_reg[9][4].CLK
clock => shift_reg[9][5].CLK
clock => shift_reg[9][6].CLK
clock => shift_reg[9][7].CLK
clock => shift_reg[10][0].CLK
clock => shift_reg[10][1].CLK
clock => shift_reg[10][2].CLK
clock => shift_reg[10][3].CLK
clock => shift_reg[10][4].CLK
clock => shift_reg[10][5].CLK
clock => shift_reg[10][6].CLK
clock => shift_reg[10][7].CLK
clock => shift_reg[11][0].CLK
clock => shift_reg[11][1].CLK
clock => shift_reg[11][2].CLK
clock => shift_reg[11][3].CLK
clock => shift_reg[11][4].CLK
clock => shift_reg[11][5].CLK
clock => shift_reg[11][6].CLK
clock => shift_reg[11][7].CLK
clock => shift_reg[12][0].CLK
clock => shift_reg[12][1].CLK
clock => shift_reg[12][2].CLK
clock => shift_reg[12][3].CLK
clock => shift_reg[12][4].CLK
clock => shift_reg[12][5].CLK
clock => shift_reg[12][6].CLK
clock => shift_reg[12][7].CLK
clock => shift_reg[13][0].CLK
clock => shift_reg[13][1].CLK
clock => shift_reg[13][2].CLK
clock => shift_reg[13][3].CLK
clock => shift_reg[13][4].CLK
clock => shift_reg[13][5].CLK
clock => shift_reg[13][6].CLK
clock => shift_reg[13][7].CLK
clock => shift_reg[14][0].CLK
clock => shift_reg[14][1].CLK
clock => shift_reg[14][2].CLK
clock => shift_reg[14][3].CLK
clock => shift_reg[14][4].CLK
clock => shift_reg[14][5].CLK
clock => shift_reg[14][6].CLK
clock => shift_reg[14][7].CLK
clock => shift_reg[15][0].CLK
clock => shift_reg[15][1].CLK
clock => shift_reg[15][2].CLK
clock => shift_reg[15][3].CLK
clock => shift_reg[15][4].CLK
clock => shift_reg[15][5].CLK
clock => shift_reg[15][6].CLK
clock => shift_reg[15][7].CLK
shiftin[0] => shift_reg[0][0].DATAIN
shiftin[1] => shift_reg[0][1].DATAIN
shiftin[2] => shift_reg[0][2].DATAIN
shiftin[3] => shift_reg[0][3].DATAIN
shiftin[4] => shift_reg[0][4].DATAIN
shiftin[5] => shift_reg[0][5].DATAIN
shiftin[6] => shift_reg[0][6].DATAIN
shiftin[7] => shift_reg[0][7].DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT
col => always0.IN0
col => always2.IN1
col => late_excess_col_reg.OUTPUTSELECT
late_col => always2.IN0
excess_col => always2.IN1
reset => frm_err~reg0.ACLR
reset => frm_stat_val~reg0.ACLR
reset => frm_mltcast~reg0.ACLR
reset => frm_unicast~reg0.ACLR
reset => frm_broadcast~reg0.ACLR
reset => dest_addr[0].ACLR
reset => dest_addr[1].ACLR
reset => dest_addr[2].ACLR
reset => dest_addr[3].ACLR
reset => dest_addr[4].ACLR
reset => dest_addr[5].ACLR
reset => dest_addr[6].ACLR
reset => dest_addr[7].ACLR
reset => dest_addr[8].ACLR
reset => dest_addr[9].ACLR
reset => dest_addr[10].ACLR
reset => dest_addr[11].ACLR
reset => dest_addr[12].ACLR
reset => dest_addr[13].ACLR
reset => dest_addr[14].ACLR
reset => dest_addr[15].ACLR
reset => dest_addr[16].ACLR
reset => dest_addr[17].ACLR
reset => dest_addr[18].ACLR
reset => dest_addr[19].ACLR
reset => dest_addr[20].ACLR
reset => dest_addr[21].ACLR
reset => dest_addr[22].ACLR
reset => dest_addr[23].ACLR
reset => dest_addr[24].ACLR
reset => dest_addr[25].ACLR
reset => dest_addr[26].ACLR
reset => dest_addr[27].ACLR
reset => dest_addr[28].ACLR
reset => dest_addr[29].ACLR
reset => dest_addr[30].ACLR
reset => dest_addr[31].ACLR
reset => dest_addr[32].ACLR
reset => dest_addr[33].ACLR
reset => dest_addr[34].ACLR
reset => dest_addr[35].ACLR
reset => dest_addr[36].ACLR
reset => dest_addr[37].ACLR
reset => dest_addr[38].ACLR
reset => dest_addr[39].ACLR
reset => dest_addr[40].ACLR
reset => dest_addr[41].ACLR
reset => dest_addr[42].ACLR
reset => dest_addr[43].ACLR
reset => dest_addr[44].ACLR
reset => dest_addr[45].ACLR
reset => dest_addr[46].ACLR
reset => dest_addr[47].ACLR
reset => frm_cnt[0].ACLR
reset => frm_cnt[1].ACLR
reset => frm_cnt[2].ACLR
reset => frm_cnt[3].ACLR
reset => frm_cnt[4].ACLR
reset => frm_cnt[5].ACLR
reset => frm_cnt[6].ACLR
reset => frm_cnt[7].ACLR
reset => frm_cnt[8].ACLR
reset => frm_cnt[9].ACLR
reset => frm_cnt[10].ACLR
reset => frm_cnt[11].ACLR
reset => frm_cnt[12].ACLR
reset => frm_cnt[13].ACLR
reset => frm_cnt[14].ACLR
reset => frm_cnt[15].ACLR
reset => sop_reg[0].ACLR
reset => sop_reg[1].ACLR
reset => sop_reg[2].ACLR
reset => sop_reg[3].ACLR
reset => sop_reg[4].ACLR
reset => sop_reg[5].ACLR
reset => sop_reg[6].ACLR
reset => sop_reg[7].ACLR
reset => sop_reg[8].ACLR
reset => sop_reg[9].ACLR
reset => sop_reg[10].ACLR
reset => sop_reg[11].ACLR
reset => sop_reg[12].ACLR
reset => sop_reg[13].ACLR
reset => sop_reg[14].ACLR
reset => sop_reg[15].ACLR
reset => sop_reg[16].ACLR
reset => sop_reg[17].ACLR
reset => sop_reg[18].ACLR
reset => sop_reg[19].ACLR
reset => sop_reg[20].ACLR
reset => sop_reg[21].ACLR
reset => sop_reg[22].ACLR
reset => sop_reg[23].ACLR
reset => sop_reg[24].ACLR
reset => sop_reg[25].ACLR
reset => late_excess_col_reg.ACLR
reset => frm_err_reg.ACLR
reset => col_reg.ACLR
tx_clk => frm_err~reg0.CLK
tx_clk => frm_stat_val~reg0.CLK
tx_clk => frm_mltcast~reg0.CLK
tx_clk => frm_unicast~reg0.CLK
tx_clk => frm_broadcast~reg0.CLK
tx_clk => dest_addr[0].CLK
tx_clk => dest_addr[1].CLK
tx_clk => dest_addr[2].CLK
tx_clk => dest_addr[3].CLK
tx_clk => dest_addr[4].CLK
tx_clk => dest_addr[5].CLK
tx_clk => dest_addr[6].CLK
tx_clk => dest_addr[7].CLK
tx_clk => dest_addr[8].CLK
tx_clk => dest_addr[9].CLK
tx_clk => dest_addr[10].CLK
tx_clk => dest_addr[11].CLK
tx_clk => dest_addr[12].CLK
tx_clk => dest_addr[13].CLK
tx_clk => dest_addr[14].CLK
tx_clk => dest_addr[15].CLK
tx_clk => dest_addr[16].CLK
tx_clk => dest_addr[17].CLK
tx_clk => dest_addr[18].CLK
tx_clk => dest_addr[19].CLK
tx_clk => dest_addr[20].CLK
tx_clk => dest_addr[21].CLK
tx_clk => dest_addr[22].CLK
tx_clk => dest_addr[23].CLK
tx_clk => dest_addr[24].CLK
tx_clk => dest_addr[25].CLK
tx_clk => dest_addr[26].CLK
tx_clk => dest_addr[27].CLK
tx_clk => dest_addr[28].CLK
tx_clk => dest_addr[29].CLK
tx_clk => dest_addr[30].CLK
tx_clk => dest_addr[31].CLK
tx_clk => dest_addr[32].CLK
tx_clk => dest_addr[33].CLK
tx_clk => dest_addr[34].CLK
tx_clk => dest_addr[35].CLK
tx_clk => dest_addr[36].CLK
tx_clk => dest_addr[37].CLK
tx_clk => dest_addr[38].CLK
tx_clk => dest_addr[39].CLK
tx_clk => dest_addr[40].CLK
tx_clk => dest_addr[41].CLK
tx_clk => dest_addr[42].CLK
tx_clk => dest_addr[43].CLK
tx_clk => dest_addr[44].CLK
tx_clk => dest_addr[45].CLK
tx_clk => dest_addr[46].CLK
tx_clk => dest_addr[47].CLK
tx_clk => frm_cnt[0].CLK
tx_clk => frm_cnt[1].CLK
tx_clk => frm_cnt[2].CLK
tx_clk => frm_cnt[3].CLK
tx_clk => frm_cnt[4].CLK
tx_clk => frm_cnt[5].CLK
tx_clk => frm_cnt[6].CLK
tx_clk => frm_cnt[7].CLK
tx_clk => frm_cnt[8].CLK
tx_clk => frm_cnt[9].CLK
tx_clk => frm_cnt[10].CLK
tx_clk => frm_cnt[11].CLK
tx_clk => frm_cnt[12].CLK
tx_clk => frm_cnt[13].CLK
tx_clk => frm_cnt[14].CLK
tx_clk => frm_cnt[15].CLK
tx_clk => sop_reg[0].CLK
tx_clk => sop_reg[1].CLK
tx_clk => sop_reg[2].CLK
tx_clk => sop_reg[3].CLK
tx_clk => sop_reg[4].CLK
tx_clk => sop_reg[5].CLK
tx_clk => sop_reg[6].CLK
tx_clk => sop_reg[7].CLK
tx_clk => sop_reg[8].CLK
tx_clk => sop_reg[9].CLK
tx_clk => sop_reg[10].CLK
tx_clk => sop_reg[11].CLK
tx_clk => sop_reg[12].CLK
tx_clk => sop_reg[13].CLK
tx_clk => sop_reg[14].CLK
tx_clk => sop_reg[15].CLK
tx_clk => sop_reg[16].CLK
tx_clk => sop_reg[17].CLK
tx_clk => sop_reg[18].CLK
tx_clk => sop_reg[19].CLK
tx_clk => sop_reg[20].CLK
tx_clk => sop_reg[21].CLK
tx_clk => sop_reg[22].CLK
tx_clk => sop_reg[23].CLK
tx_clk => sop_reg[24].CLK
tx_clk => sop_reg[25].CLK
tx_clk => late_excess_col_reg.CLK
tx_clk => frm_err_reg.CLK
tx_clk => col_reg.CLK
clk_ena => frm_err.IN1
clk_ena => frm_stat_val.DATAB
clk_ena => col_reg.ENA
clk_ena => frm_err_reg.ENA
clk_ena => sop_reg[25].ENA
clk_ena => sop_reg[24].ENA
clk_ena => sop_reg[23].ENA
clk_ena => sop_reg[22].ENA
clk_ena => sop_reg[21].ENA
clk_ena => sop_reg[20].ENA
clk_ena => sop_reg[19].ENA
clk_ena => sop_reg[18].ENA
clk_ena => sop_reg[17].ENA
clk_ena => sop_reg[16].ENA
clk_ena => sop_reg[15].ENA
clk_ena => sop_reg[14].ENA
clk_ena => sop_reg[13].ENA
clk_ena => sop_reg[12].ENA
clk_ena => sop_reg[11].ENA
clk_ena => sop_reg[10].ENA
clk_ena => sop_reg[9].ENA
clk_ena => sop_reg[8].ENA
clk_ena => sop_reg[7].ENA
clk_ena => sop_reg[6].ENA
clk_ena => sop_reg[5].ENA
clk_ena => sop_reg[4].ENA
clk_ena => sop_reg[3].ENA
clk_ena => sop_reg[2].ENA
clk_ena => sop_reg[1].ENA
clk_ena => sop_reg[0].ENA
clk_ena => frm_cnt[15].ENA
clk_ena => frm_cnt[14].ENA
clk_ena => frm_cnt[13].ENA
clk_ena => frm_cnt[12].ENA
clk_ena => frm_cnt[11].ENA
clk_ena => frm_cnt[10].ENA
clk_ena => frm_cnt[9].ENA
clk_ena => frm_cnt[8].ENA
clk_ena => frm_cnt[7].ENA
clk_ena => frm_cnt[6].ENA
clk_ena => frm_cnt[5].ENA
clk_ena => frm_cnt[4].ENA
clk_ena => frm_cnt[3].ENA
clk_ena => frm_cnt[2].ENA
clk_ena => frm_cnt[1].ENA
clk_ena => frm_cnt[0].ENA
clk_ena => dest_addr[47].ENA
clk_ena => dest_addr[46].ENA
clk_ena => dest_addr[45].ENA
clk_ena => dest_addr[44].ENA
clk_ena => dest_addr[43].ENA
clk_ena => dest_addr[42].ENA
clk_ena => dest_addr[41].ENA
clk_ena => dest_addr[40].ENA
clk_ena => dest_addr[39].ENA
clk_ena => dest_addr[38].ENA
clk_ena => dest_addr[37].ENA
clk_ena => dest_addr[36].ENA
clk_ena => dest_addr[35].ENA
clk_ena => dest_addr[34].ENA
clk_ena => dest_addr[33].ENA
clk_ena => dest_addr[32].ENA
clk_ena => dest_addr[31].ENA
clk_ena => dest_addr[30].ENA
clk_ena => dest_addr[29].ENA
clk_ena => dest_addr[28].ENA
clk_ena => dest_addr[27].ENA
clk_ena => dest_addr[26].ENA
clk_ena => dest_addr[25].ENA
clk_ena => dest_addr[24].ENA
clk_ena => dest_addr[23].ENA
clk_ena => dest_addr[22].ENA
clk_ena => dest_addr[21].ENA
clk_ena => dest_addr[20].ENA
clk_ena => dest_addr[19].ENA
clk_ena => dest_addr[18].ENA
clk_ena => dest_addr[17].ENA
clk_ena => dest_addr[16].ENA
clk_ena => dest_addr[15].ENA
clk_ena => dest_addr[14].ENA
clk_ena => dest_addr[13].ENA
clk_ena => dest_addr[12].ENA
clk_ena => dest_addr[11].ENA
clk_ena => dest_addr[10].ENA
clk_ena => dest_addr[9].ENA
clk_ena => dest_addr[8].ENA
clk_ena => dest_addr[7].ENA
clk_ena => dest_addr[6].ENA
clk_ena => dest_addr[5].ENA
clk_ena => dest_addr[4].ENA
clk_ena => dest_addr[3].ENA
clk_ena => dest_addr[2].ENA
clk_ena => dest_addr[1].ENA
clk_ena => dest_addr[0].ENA
data_en => always0.IN1
data_en => always1.IN1
data_en => sop_reg.DATAA
data_en => always5.IN1
data_en => always0.IN1
data_err => data_err_temp.IN1
data[0] => dest_addr.DATAB
data[0] => dest_addr.DATAB
data[0] => dest_addr.DATAB
data[0] => dest_addr.DATAB
data[0] => dest_addr.DATAB
data[0] => dest_addr.DATAB
data[1] => dest_addr.DATAB
data[1] => dest_addr.DATAB
data[1] => dest_addr.DATAB
data[1] => dest_addr.DATAB
data[1] => dest_addr.DATAB
data[1] => dest_addr.DATAB
data[2] => dest_addr.DATAB
data[2] => dest_addr.DATAB
data[2] => dest_addr.DATAB
data[2] => dest_addr.DATAB
data[2] => dest_addr.DATAB
data[2] => dest_addr.DATAB
data[3] => dest_addr.DATAB
data[3] => dest_addr.DATAB
data[3] => dest_addr.DATAB
data[3] => dest_addr.DATAB
data[3] => dest_addr.DATAB
data[3] => dest_addr.DATAB
data[4] => dest_addr.DATAB
data[4] => dest_addr.DATAB
data[4] => dest_addr.DATAB
data[4] => dest_addr.DATAB
data[4] => dest_addr.DATAB
data[4] => dest_addr.DATAB
data[5] => dest_addr.DATAB
data[5] => dest_addr.DATAB
data[5] => dest_addr.DATAB
data[5] => dest_addr.DATAB
data[5] => dest_addr.DATAB
data[5] => dest_addr.DATAB
data[6] => dest_addr.DATAB
data[6] => dest_addr.DATAB
data[6] => dest_addr.DATAB
data[6] => dest_addr.DATAB
data[6] => dest_addr.DATAB
data[6] => dest_addr.DATAB
data[7] => dest_addr.DATAB
data[7] => dest_addr.DATAB
data[7] => dest_addr.DATAB
data[7] => dest_addr.DATAB
data[7] => dest_addr.DATAB
data[7] => dest_addr.DATAB
pause_tx => frm_unicast.OUTPUTSELECT
pause_tx => frm_mltcast.OUTPUTSELECT


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX
gm_rx_col => always3.IN1
gm_rx_col => gm_rx_col_reg.DATAB
gm_rx_crs => gm_rx_crs.IN1
smac_0[0] => rd_3.DATAB
smac_0[1] => rd_3.DATAB
smac_0[2] => rd_3.DATAB
smac_0[3] => rd_3.DATAB
smac_0[4] => rd_3.DATAB
smac_0[5] => rd_3.DATAB
smac_0[6] => rd_3.DATAB
smac_0[7] => rd_3.DATAB
smac_0[8] => rd_3.DATAB
smac_0[9] => rd_3.DATAB
smac_0[10] => rd_3.DATAB
smac_0[11] => rd_3.DATAB
smac_0[12] => rd_3.DATAB
smac_0[13] => rd_3.DATAB
smac_0[14] => rd_3.DATAB
smac_0[15] => rd_3.DATAB
smac_0[16] => rd_3.DATAB
smac_0[17] => rd_3.DATAB
smac_0[18] => rd_3.DATAB
smac_0[19] => rd_3.DATAB
smac_0[20] => rd_3.DATAB
smac_0[21] => rd_3.DATAB
smac_0[22] => rd_3.DATAB
smac_0[23] => rd_3.DATAB
smac_0[24] => rd_3.DATAB
smac_0[25] => rd_3.DATAB
smac_0[26] => rd_3.DATAB
smac_0[27] => rd_3.DATAB
smac_0[28] => rd_3.DATAB
smac_0[29] => rd_3.DATAB
smac_0[30] => rd_3.DATAB
smac_0[31] => rd_3.DATAB
smac_0[32] => rd_3.DATAB
smac_0[33] => rd_3.DATAB
smac_0[34] => rd_3.DATAB
smac_0[35] => rd_3.DATAB
smac_0[36] => rd_3.DATAB
smac_0[37] => rd_3.DATAB
smac_0[38] => rd_3.DATAB
smac_0[39] => rd_3.DATAB
smac_0[40] => rd_3.DATAB
smac_0[41] => rd_3.DATAB
smac_0[42] => rd_3.DATAB
smac_0[43] => rd_3.DATAB
smac_0[44] => rd_3.DATAB
smac_0[45] => rd_3.DATAB
smac_0[46] => rd_3.DATAB
smac_0[47] => rd_3.DATAB
smac_1[0] => rd_3.DATAB
smac_1[1] => rd_3.DATAB
smac_1[2] => rd_3.DATAB
smac_1[3] => rd_3.DATAB
smac_1[4] => rd_3.DATAB
smac_1[5] => rd_3.DATAB
smac_1[6] => rd_3.DATAB
smac_1[7] => rd_3.DATAB
smac_1[8] => rd_3.DATAB
smac_1[9] => rd_3.DATAB
smac_1[10] => rd_3.DATAB
smac_1[11] => rd_3.DATAB
smac_1[12] => rd_3.DATAB
smac_1[13] => rd_3.DATAB
smac_1[14] => rd_3.DATAB
smac_1[15] => rd_3.DATAB
smac_1[16] => rd_3.DATAB
smac_1[17] => rd_3.DATAB
smac_1[18] => rd_3.DATAB
smac_1[19] => rd_3.DATAB
smac_1[20] => rd_3.DATAB
smac_1[21] => rd_3.DATAB
smac_1[22] => rd_3.DATAB
smac_1[23] => rd_3.DATAB
smac_1[24] => rd_3.DATAB
smac_1[25] => rd_3.DATAB
smac_1[26] => rd_3.DATAB
smac_1[27] => rd_3.DATAB
smac_1[28] => rd_3.DATAB
smac_1[29] => rd_3.DATAB
smac_1[30] => rd_3.DATAB
smac_1[31] => rd_3.DATAB
smac_1[32] => rd_3.DATAB
smac_1[33] => rd_3.DATAB
smac_1[34] => rd_3.DATAB
smac_1[35] => rd_3.DATAB
smac_1[36] => rd_3.DATAB
smac_1[37] => rd_3.DATAB
smac_1[38] => rd_3.DATAB
smac_1[39] => rd_3.DATAB
smac_1[40] => rd_3.DATAB
smac_1[41] => rd_3.DATAB
smac_1[42] => rd_3.DATAB
smac_1[43] => rd_3.DATAB
smac_1[44] => rd_3.DATAB
smac_1[45] => rd_3.DATAB
smac_1[46] => rd_3.DATAB
smac_1[47] => rd_3.DATAB
smac_2[0] => rd_3.DATAB
smac_2[1] => rd_3.DATAB
smac_2[2] => rd_3.DATAB
smac_2[3] => rd_3.DATAB
smac_2[4] => rd_3.DATAB
smac_2[5] => rd_3.DATAB
smac_2[6] => rd_3.DATAB
smac_2[7] => rd_3.DATAB
smac_2[8] => rd_3.DATAB
smac_2[9] => rd_3.DATAB
smac_2[10] => rd_3.DATAB
smac_2[11] => rd_3.DATAB
smac_2[12] => rd_3.DATAB
smac_2[13] => rd_3.DATAB
smac_2[14] => rd_3.DATAB
smac_2[15] => rd_3.DATAB
smac_2[16] => rd_3.DATAB
smac_2[17] => rd_3.DATAB
smac_2[18] => rd_3.DATAB
smac_2[19] => rd_3.DATAB
smac_2[20] => rd_3.DATAB
smac_2[21] => rd_3.DATAB
smac_2[22] => rd_3.DATAB
smac_2[23] => rd_3.DATAB
smac_2[24] => rd_3.DATAB
smac_2[25] => rd_3.DATAB
smac_2[26] => rd_3.DATAB
smac_2[27] => rd_3.DATAB
smac_2[28] => rd_3.DATAB
smac_2[29] => rd_3.DATAB
smac_2[30] => rd_3.DATAB
smac_2[31] => rd_3.DATAB
smac_2[32] => rd_3.DATAB
smac_2[33] => rd_3.DATAB
smac_2[34] => rd_3.DATAB
smac_2[35] => rd_3.DATAB
smac_2[36] => rd_3.DATAB
smac_2[37] => rd_3.DATAB
smac_2[38] => rd_3.DATAB
smac_2[39] => rd_3.DATAB
smac_2[40] => rd_3.DATAB
smac_2[41] => rd_3.DATAB
smac_2[42] => rd_3.DATAB
smac_2[43] => rd_3.DATAB
smac_2[44] => rd_3.DATAB
smac_2[45] => rd_3.DATAB
smac_2[46] => rd_3.DATAB
smac_2[47] => rd_3.DATAB
smac_3[0] => rd_3.DATAA
smac_3[1] => rd_3.DATAA
smac_3[2] => rd_3.DATAA
smac_3[3] => rd_3.DATAA
smac_3[4] => rd_3.DATAA
smac_3[5] => rd_3.DATAA
smac_3[6] => rd_3.DATAA
smac_3[7] => rd_3.DATAA
smac_3[8] => rd_3.DATAA
smac_3[9] => rd_3.DATAA
smac_3[10] => rd_3.DATAA
smac_3[11] => rd_3.DATAA
smac_3[12] => rd_3.DATAA
smac_3[13] => rd_3.DATAA
smac_3[14] => rd_3.DATAA
smac_3[15] => rd_3.DATAA
smac_3[16] => rd_3.DATAA
smac_3[17] => rd_3.DATAA
smac_3[18] => rd_3.DATAA
smac_3[19] => rd_3.DATAA
smac_3[20] => rd_3.DATAA
smac_3[21] => rd_3.DATAA
smac_3[22] => rd_3.DATAA
smac_3[23] => rd_3.DATAA
smac_3[24] => rd_3.DATAA
smac_3[25] => rd_3.DATAA
smac_3[26] => rd_3.DATAA
smac_3[27] => rd_3.DATAA
smac_3[28] => rd_3.DATAA
smac_3[29] => rd_3.DATAA
smac_3[30] => rd_3.DATAA
smac_3[31] => rd_3.DATAA
smac_3[32] => rd_3.DATAA
smac_3[33] => rd_3.DATAA
smac_3[34] => rd_3.DATAA
smac_3[35] => rd_3.DATAA
smac_3[36] => rd_3.DATAA
smac_3[37] => rd_3.DATAA
smac_3[38] => rd_3.DATAA
smac_3[39] => rd_3.DATAA
smac_3[40] => rd_3.DATAA
smac_3[41] => rd_3.DATAA
smac_3[42] => rd_3.DATAA
smac_3[43] => rd_3.DATAA
smac_3[44] => rd_3.DATAA
smac_3[45] => rd_3.DATAA
smac_3[46] => rd_3.DATAA
smac_3[47] => rd_3.DATAA
tx_addr_sel[0] => Equal15.IN2
tx_addr_sel[0] => Equal16.IN2
tx_addr_sel[0] => Equal17.IN1
tx_addr_sel[0] => Equal18.IN2
tx_addr_sel[1] => Equal15.IN1
tx_addr_sel[1] => Equal16.IN1
tx_addr_sel[1] => Equal17.IN2
tx_addr_sel[1] => Equal18.IN1
tx_addr_sel[2] => Equal15.IN0
tx_addr_sel[2] => Equal16.IN0
tx_addr_sel[2] => Equal17.IN0
tx_addr_sel[2] => Equal18.IN0
reset_tx_clk => reset_tx_clk.IN1
tx_clk => tx_clk.IN7
txclk_ena => txclk_ena.IN1
ethernet_mode => ethernet_mode.IN1
half_duplex_ena => half_duplex_ena.IN1
xoff_gen => ~NO_FANOUT~
xon_gen => ~NO_FANOUT~
tx_crc_fwd => crc_fwd.DATAB
src_mac_insert => always15.IN1
src_mac_insert => always15.IN1
src_mac_insert => always15.IN1
src_mac_insert => always15.IN1
src_mac_insert => always15.IN1
src_mac_insert => always15.IN1
enable_tx => enable_tx.IN1
mac_ena_int => mac_ena.IN1
mac_addr[0] => rd_3.DATAB
mac_addr[1] => rd_3.DATAB
mac_addr[2] => rd_3.DATAB
mac_addr[3] => rd_3.DATAB
mac_addr[4] => rd_3.DATAB
mac_addr[5] => rd_3.DATAB
mac_addr[6] => rd_3.DATAB
mac_addr[7] => rd_3.DATAB
mac_addr[8] => rd_3.DATAB
mac_addr[9] => rd_3.DATAB
mac_addr[10] => rd_3.DATAB
mac_addr[11] => rd_3.DATAB
mac_addr[12] => rd_3.DATAB
mac_addr[13] => rd_3.DATAB
mac_addr[14] => rd_3.DATAB
mac_addr[15] => rd_3.DATAB
mac_addr[16] => rd_3.DATAB
mac_addr[17] => rd_3.DATAB
mac_addr[18] => rd_3.DATAB
mac_addr[19] => rd_3.DATAB
mac_addr[20] => rd_3.DATAB
mac_addr[21] => rd_3.DATAB
mac_addr[22] => rd_3.DATAB
mac_addr[23] => rd_3.DATAB
mac_addr[24] => rd_3.DATAB
mac_addr[25] => rd_3.DATAB
mac_addr[26] => rd_3.DATAB
mac_addr[27] => rd_3.DATAB
mac_addr[28] => rd_3.DATAB
mac_addr[29] => rd_3.DATAB
mac_addr[30] => rd_3.DATAB
mac_addr[31] => rd_3.DATAB
mac_addr[32] => rd_3.DATAB
mac_addr[33] => rd_3.DATAB
mac_addr[34] => rd_3.DATAB
mac_addr[35] => rd_3.DATAB
mac_addr[36] => rd_3.DATAB
mac_addr[37] => rd_3.DATAB
mac_addr[38] => rd_3.DATAB
mac_addr[39] => rd_3.DATAB
mac_addr[40] => rd_3.DATAB
mac_addr[41] => rd_3.DATAB
mac_addr[42] => rd_3.DATAB
mac_addr[43] => rd_3.DATAB
mac_addr[44] => rd_3.DATAB
mac_addr[45] => rd_3.DATAB
mac_addr[46] => rd_3.DATAB
mac_addr[47] => rd_3.DATAB
pause_quant_val[0] => ~NO_FANOUT~
pause_quant_val[1] => ~NO_FANOUT~
pause_quant_val[2] => ~NO_FANOUT~
pause_quant_val[3] => ~NO_FANOUT~
pause_quant_val[4] => ~NO_FANOUT~
pause_quant_val[5] => ~NO_FANOUT~
pause_quant_val[6] => ~NO_FANOUT~
pause_quant_val[7] => ~NO_FANOUT~
pause_quant_val[8] => ~NO_FANOUT~
pause_quant_val[9] => ~NO_FANOUT~
pause_quant_val[10] => ~NO_FANOUT~
pause_quant_val[11] => ~NO_FANOUT~
pause_quant_val[12] => ~NO_FANOUT~
pause_quant_val[13] => ~NO_FANOUT~
pause_quant_val[14] => ~NO_FANOUT~
pause_quant_val[15] => ~NO_FANOUT~
pause_quant_avb => ~NO_FANOUT~
pause_quant[0] => ~NO_FANOUT~
pause_quant[1] => ~NO_FANOUT~
pause_quant[2] => ~NO_FANOUT~
pause_quant[3] => ~NO_FANOUT~
pause_quant[4] => ~NO_FANOUT~
pause_quant[5] => ~NO_FANOUT~
pause_quant[6] => ~NO_FANOUT~
pause_quant[7] => ~NO_FANOUT~
pause_quant[8] => ~NO_FANOUT~
pause_quant[9] => ~NO_FANOUT~
pause_quant[10] => ~NO_FANOUT~
pause_quant[11] => ~NO_FANOUT~
pause_quant[12] => ~NO_FANOUT~
pause_quant[13] => ~NO_FANOUT~
pause_quant[14] => ~NO_FANOUT~
pause_quant[15] => ~NO_FANOUT~
magic_ena => magic_ena_reg1.DATAIN
sleep_ena => sleep_ena_reg1.DATAIN
tx_ipg_len[0] => tx_ipg_len[0].IN1
tx_ipg_len[1] => tx_ipg_len[1].IN1
tx_ipg_len[2] => tx_ipg_len[2].IN1
tx_ipg_len[3] => tx_ipg_len[3].IN1
tx_ipg_len[4] => tx_ipg_len[4].IN1
tx_stat_empty => always7.IN1
tx_stat_empty => always10.IN1
tx_stat_empty => always12.IN1
tx_stat => always15.IN1
rx_septy => ~NO_FANOUT~
tx_data_int[0] => rd_1.DATAB
tx_data_int[1] => rd_1.DATAB
tx_data_int[2] => rd_1.DATAB
tx_data_int[3] => rd_1.DATAB
tx_data_int[4] => rd_1.DATAB
tx_data_int[5] => rd_1.DATAB
tx_data_int[6] => rd_1.DATAB
tx_data_int[7] => rd_1.DATAB
tx_sav_int => tx_sav_int_reg.DATAIN
tx_empty => always7.IN1
tx_empty => always10.IN1
tx_empty => always7.IN1
tx_sop_int => sop.DATAB
tx_eop_int => eop_0.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_4
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_1
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_2
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3
clk => clk.IN5
reset_n => reset_n.IN5
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_6
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_7
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC
clk => clk.IN2
clk_ena => clk_ena.IN2
rst => rst.IN2
sof => sof.IN1
data[0] => data_i.DATAB
data[1] => data_i.DATAB
data[2] => data_i.DATAB
data[3] => data_i.DATAB
data[4] => data_i.DATAB
data[5] => data_i.DATAB
data[6] => data_i.DATAB
data[7] => data_i.DATAB
eof => eof.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS
clk => reg_out[0].CLK
clk => reg_out[1].CLK
clk => reg_out[2].CLK
clk => reg_out[3].CLK
clk => reg_out[4].CLK
clk => reg_out[5].CLK
clk => reg_out[6].CLK
clk => reg_out[7].CLK
clk => reg_out[8].CLK
clk => reg_out[9].CLK
clk => reg_out[10].CLK
clk => reg_out[11].CLK
clk => reg_out[12].CLK
clk => reg_out[13].CLK
clk => reg_out[14].CLK
clk => reg_out[15].CLK
clk => reg_out[16].CLK
clk => reg_out[17].CLK
clk => reg_out[18].CLK
clk => reg_out[19].CLK
clk => reg_out[20].CLK
clk => reg_out[21].CLK
clk => reg_out[22].CLK
clk => reg_out[23].CLK
clk => reg_out[24].CLK
clk => reg_out[25].CLK
clk => reg_out[26].CLK
clk => reg_out[27].CLK
clk => reg_out[28].CLK
clk => reg_out[29].CLK
clk => reg_out[30].CLK
clk => reg_out[31].CLK
clk_ena => reg_out[0].ENA
clk_ena => reg_out[31].ENA
clk_ena => reg_out[30].ENA
clk_ena => reg_out[29].ENA
clk_ena => reg_out[28].ENA
clk_ena => reg_out[27].ENA
clk_ena => reg_out[26].ENA
clk_ena => reg_out[25].ENA
clk_ena => reg_out[24].ENA
clk_ena => reg_out[23].ENA
clk_ena => reg_out[22].ENA
clk_ena => reg_out[21].ENA
clk_ena => reg_out[20].ENA
clk_ena => reg_out[19].ENA
clk_ena => reg_out[18].ENA
clk_ena => reg_out[17].ENA
clk_ena => reg_out[16].ENA
clk_ena => reg_out[15].ENA
clk_ena => reg_out[14].ENA
clk_ena => reg_out[13].ENA
clk_ena => reg_out[12].ENA
clk_ena => reg_out[11].ENA
clk_ena => reg_out[10].ENA
clk_ena => reg_out[9].ENA
clk_ena => reg_out[8].ENA
clk_ena => reg_out[7].ENA
clk_ena => reg_out[6].ENA
clk_ena => reg_out[5].ENA
clk_ena => reg_out[4].ENA
clk_ena => reg_out[3].ENA
clk_ena => reg_out[2].ENA
clk_ena => reg_out[1].ENA
rst => reg_out[0].ACLR
rst => reg_out[1].ACLR
rst => reg_out[2].ACLR
rst => reg_out[3].ACLR
rst => reg_out[4].ACLR
rst => reg_out[5].ACLR
rst => reg_out[6].ACLR
rst => reg_out[7].ACLR
rst => reg_out[8].ACLR
rst => reg_out[9].ACLR
rst => reg_out[10].ACLR
rst => reg_out[11].ACLR
rst => reg_out[12].ACLR
rst => reg_out[13].ACLR
rst => reg_out[14].ACLR
rst => reg_out[15].ACLR
rst => reg_out[16].ACLR
rst => reg_out[17].ACLR
rst => reg_out[18].ACLR
rst => reg_out[19].ACLR
rst => reg_out[20].ACLR
rst => reg_out[21].ACLR
rst => reg_out[22].ACLR
rst => reg_out[23].ACLR
rst => reg_out[24].ACLR
rst => reg_out[25].ACLR
rst => reg_out[26].ACLR
rst => reg_out[27].ACLR
rst => reg_out[28].ACLR
rst => reg_out[29].ACLR
rst => reg_out[30].ACLR
rst => reg_out[31].ACLR
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
data[0] => o1[27].IN1
data[1] => o1[22].IN1
data[2] => o1[9].IN1
data[3] => o1[28].IN1
data[4] => o[28].IN1
data[5] => o1[29].IN1
data[6] => o[30].IN1
data[7] => o[31].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL
clk => eof_dly[0].CLK
clk => eof_dly[1].CLK
clk => eof_dly[2].CLK
clk => eof_dly[3].CLK
clk => eof_dly[4].CLK
clk => eof_dly[5].CLK
clk_ena => eof_dly[0].ENA
clk_ena => eof_dly[5].ENA
clk_ena => eof_dly[4].ENA
clk_ena => eof_dly[3].ENA
clk_ena => eof_dly[2].ENA
clk_ena => eof_dly[1].ENA
rst => eof_dly[0].ACLR
rst => eof_dly[1].ACLR
rst => eof_dly[2].ACLR
rst => eof_dly[3].ACLR
rst => eof_dly[4].ACLR
rst => eof_dly[5].ACLR
eof => eof_dly[0].DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC
smac_0[0] => Equal2.IN7
smac_0[1] => Equal2.IN6
smac_0[2] => Equal2.IN5
smac_0[3] => Equal2.IN4
smac_0[4] => Equal2.IN3
smac_0[5] => Equal2.IN2
smac_0[6] => Equal2.IN1
smac_0[7] => Equal2.IN0
smac_0[8] => Equal7.IN7
smac_0[9] => Equal7.IN6
smac_0[10] => Equal7.IN5
smac_0[11] => Equal7.IN4
smac_0[12] => Equal7.IN3
smac_0[13] => Equal7.IN2
smac_0[14] => Equal7.IN1
smac_0[15] => Equal7.IN0
smac_0[16] => Equal12.IN7
smac_0[17] => Equal12.IN6
smac_0[18] => Equal12.IN5
smac_0[19] => Equal12.IN4
smac_0[20] => Equal12.IN3
smac_0[21] => Equal12.IN2
smac_0[22] => Equal12.IN1
smac_0[23] => Equal12.IN0
smac_0[24] => Equal17.IN7
smac_0[25] => Equal17.IN6
smac_0[26] => Equal17.IN5
smac_0[27] => Equal17.IN4
smac_0[28] => Equal17.IN3
smac_0[29] => Equal17.IN2
smac_0[30] => Equal17.IN1
smac_0[31] => Equal17.IN0
smac_0[32] => Equal22.IN7
smac_0[33] => Equal22.IN6
smac_0[34] => Equal22.IN5
smac_0[35] => Equal22.IN4
smac_0[36] => Equal22.IN3
smac_0[37] => Equal22.IN2
smac_0[38] => Equal22.IN1
smac_0[39] => Equal22.IN0
smac_0[40] => Equal27.IN7
smac_0[41] => Equal27.IN6
smac_0[42] => Equal27.IN5
smac_0[43] => Equal27.IN4
smac_0[44] => Equal27.IN3
smac_0[45] => Equal27.IN2
smac_0[46] => Equal27.IN1
smac_0[47] => Equal27.IN0
smac_1[0] => Equal3.IN7
smac_1[1] => Equal3.IN6
smac_1[2] => Equal3.IN5
smac_1[3] => Equal3.IN4
smac_1[4] => Equal3.IN3
smac_1[5] => Equal3.IN2
smac_1[6] => Equal3.IN1
smac_1[7] => Equal3.IN0
smac_1[8] => Equal8.IN7
smac_1[9] => Equal8.IN6
smac_1[10] => Equal8.IN5
smac_1[11] => Equal8.IN4
smac_1[12] => Equal8.IN3
smac_1[13] => Equal8.IN2
smac_1[14] => Equal8.IN1
smac_1[15] => Equal8.IN0
smac_1[16] => Equal13.IN7
smac_1[17] => Equal13.IN6
smac_1[18] => Equal13.IN5
smac_1[19] => Equal13.IN4
smac_1[20] => Equal13.IN3
smac_1[21] => Equal13.IN2
smac_1[22] => Equal13.IN1
smac_1[23] => Equal13.IN0
smac_1[24] => Equal18.IN7
smac_1[25] => Equal18.IN6
smac_1[26] => Equal18.IN5
smac_1[27] => Equal18.IN4
smac_1[28] => Equal18.IN3
smac_1[29] => Equal18.IN2
smac_1[30] => Equal18.IN1
smac_1[31] => Equal18.IN0
smac_1[32] => Equal23.IN7
smac_1[33] => Equal23.IN6
smac_1[34] => Equal23.IN5
smac_1[35] => Equal23.IN4
smac_1[36] => Equal23.IN3
smac_1[37] => Equal23.IN2
smac_1[38] => Equal23.IN1
smac_1[39] => Equal23.IN0
smac_1[40] => Equal28.IN7
smac_1[41] => Equal28.IN6
smac_1[42] => Equal28.IN5
smac_1[43] => Equal28.IN4
smac_1[44] => Equal28.IN3
smac_1[45] => Equal28.IN2
smac_1[46] => Equal28.IN1
smac_1[47] => Equal28.IN0
smac_2[0] => Equal4.IN7
smac_2[1] => Equal4.IN6
smac_2[2] => Equal4.IN5
smac_2[3] => Equal4.IN4
smac_2[4] => Equal4.IN3
smac_2[5] => Equal4.IN2
smac_2[6] => Equal4.IN1
smac_2[7] => Equal4.IN0
smac_2[8] => Equal9.IN7
smac_2[9] => Equal9.IN6
smac_2[10] => Equal9.IN5
smac_2[11] => Equal9.IN4
smac_2[12] => Equal9.IN3
smac_2[13] => Equal9.IN2
smac_2[14] => Equal9.IN1
smac_2[15] => Equal9.IN0
smac_2[16] => Equal14.IN7
smac_2[17] => Equal14.IN6
smac_2[18] => Equal14.IN5
smac_2[19] => Equal14.IN4
smac_2[20] => Equal14.IN3
smac_2[21] => Equal14.IN2
smac_2[22] => Equal14.IN1
smac_2[23] => Equal14.IN0
smac_2[24] => Equal19.IN7
smac_2[25] => Equal19.IN6
smac_2[26] => Equal19.IN5
smac_2[27] => Equal19.IN4
smac_2[28] => Equal19.IN3
smac_2[29] => Equal19.IN2
smac_2[30] => Equal19.IN1
smac_2[31] => Equal19.IN0
smac_2[32] => Equal24.IN7
smac_2[33] => Equal24.IN6
smac_2[34] => Equal24.IN5
smac_2[35] => Equal24.IN4
smac_2[36] => Equal24.IN3
smac_2[37] => Equal24.IN2
smac_2[38] => Equal24.IN1
smac_2[39] => Equal24.IN0
smac_2[40] => Equal29.IN7
smac_2[41] => Equal29.IN6
smac_2[42] => Equal29.IN5
smac_2[43] => Equal29.IN4
smac_2[44] => Equal29.IN3
smac_2[45] => Equal29.IN2
smac_2[46] => Equal29.IN1
smac_2[47] => Equal29.IN0
smac_3[0] => Equal5.IN7
smac_3[1] => Equal5.IN6
smac_3[2] => Equal5.IN5
smac_3[3] => Equal5.IN4
smac_3[4] => Equal5.IN3
smac_3[5] => Equal5.IN2
smac_3[6] => Equal5.IN1
smac_3[7] => Equal5.IN0
smac_3[8] => Equal10.IN7
smac_3[9] => Equal10.IN6
smac_3[10] => Equal10.IN5
smac_3[11] => Equal10.IN4
smac_3[12] => Equal10.IN3
smac_3[13] => Equal10.IN2
smac_3[14] => Equal10.IN1
smac_3[15] => Equal10.IN0
smac_3[16] => Equal15.IN7
smac_3[17] => Equal15.IN6
smac_3[18] => Equal15.IN5
smac_3[19] => Equal15.IN4
smac_3[20] => Equal15.IN3
smac_3[21] => Equal15.IN2
smac_3[22] => Equal15.IN1
smac_3[23] => Equal15.IN0
smac_3[24] => Equal20.IN7
smac_3[25] => Equal20.IN6
smac_3[26] => Equal20.IN5
smac_3[27] => Equal20.IN4
smac_3[28] => Equal20.IN3
smac_3[29] => Equal20.IN2
smac_3[30] => Equal20.IN1
smac_3[31] => Equal20.IN0
smac_3[32] => Equal25.IN7
smac_3[33] => Equal25.IN6
smac_3[34] => Equal25.IN5
smac_3[35] => Equal25.IN4
smac_3[36] => Equal25.IN3
smac_3[37] => Equal25.IN2
smac_3[38] => Equal25.IN1
smac_3[39] => Equal25.IN0
smac_3[40] => Equal30.IN7
smac_3[41] => Equal30.IN6
smac_3[42] => Equal30.IN5
smac_3[43] => Equal30.IN4
smac_3[44] => Equal30.IN3
smac_3[45] => Equal30.IN2
smac_3[46] => Equal30.IN1
smac_3[47] => Equal30.IN0
reset => magic_detect~reg0.ACLR
reset => pbl_cnt_dec.ACLR
reset => pbl_cnt[0].ACLR
reset => pbl_cnt[1].ACLR
reset => pbl_cnt[2].ACLR
reset => pat_cnt_dec.ACLR
reset => pat_cnt[0].ACLR
reset => pat_cnt[1].ACLR
reset => pat_cnt[2].ACLR
reset => pat_cnt[3].ACLR
reset => addr_match6.ACLR
reset => addr_match5.ACLR
reset => addr_match4.ACLR
reset => addr_match3.ACLR
reset => addr_match2.ACLR
reset => addr_match1.ACLR
reset => pbl_match.ACLR
reset => mac_data_reg[0].ACLR
reset => mac_data_reg[1].ACLR
reset => mac_data_reg[2].ACLR
reset => mac_data_reg[3].ACLR
reset => mac_data_reg[4].ACLR
reset => mac_data_reg[5].ACLR
reset => mac_data_reg[6].ACLR
reset => mac_data_reg[7].ACLR
reset => mac_data_val_reg2.ACLR
reset => mac_data_val_reg.ACLR
reset => state~14.DATAIN
reset => _.IN1
rx_clk => rx_clk.IN1
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => pat_cnt.OUTPUTSELECT
clk_ena => pat_cnt.OUTPUTSELECT
clk_ena => pat_cnt.OUTPUTSELECT
clk_ena => pat_cnt.OUTPUTSELECT
clk_ena => pbl_cnt.OUTPUTSELECT
clk_ena => pbl_cnt.OUTPUTSELECT
clk_ena => pbl_cnt.OUTPUTSELECT
clk_ena => mac_data_val_reg.ENA
clk_ena => mac_data_val_reg2.ENA
clk_ena => mac_data_reg[7].ENA
clk_ena => mac_data_reg[6].ENA
clk_ena => mac_data_reg[5].ENA
clk_ena => mac_data_reg[4].ENA
clk_ena => mac_data_reg[3].ENA
clk_ena => mac_data_reg[2].ENA
clk_ena => mac_data_reg[1].ENA
clk_ena => mac_data_reg[0].ENA
clk_ena => pbl_match.ENA
clk_ena => addr_match1.ENA
clk_ena => addr_match2.ENA
clk_ena => addr_match3.ENA
clk_ena => addr_match4.ENA
clk_ena => addr_match5.ENA
clk_ena => addr_match6.ENA
clk_ena => pat_cnt_dec.ENA
clk_ena => pbl_cnt_dec.ENA
sw_reset => sw_reset.IN1
magic_pkt_ena => always2.IN1
magic_pkt_ena => Selector4.IN3
magic_pkt_ena => always1.IN1
magic_pkt_ena => nextstate.STM_TYP_WAKE_DONE.DATAB
mac_addr[0] => Equal1.IN7
mac_addr[1] => Equal1.IN6
mac_addr[2] => Equal1.IN5
mac_addr[3] => Equal1.IN4
mac_addr[4] => Equal1.IN3
mac_addr[5] => Equal1.IN2
mac_addr[6] => Equal1.IN1
mac_addr[7] => Equal1.IN0
mac_addr[8] => Equal6.IN7
mac_addr[9] => Equal6.IN6
mac_addr[10] => Equal6.IN5
mac_addr[11] => Equal6.IN4
mac_addr[12] => Equal6.IN3
mac_addr[13] => Equal6.IN2
mac_addr[14] => Equal6.IN1
mac_addr[15] => Equal6.IN0
mac_addr[16] => Equal11.IN7
mac_addr[17] => Equal11.IN6
mac_addr[18] => Equal11.IN5
mac_addr[19] => Equal11.IN4
mac_addr[20] => Equal11.IN3
mac_addr[21] => Equal11.IN2
mac_addr[22] => Equal11.IN1
mac_addr[23] => Equal11.IN0
mac_addr[24] => Equal16.IN7
mac_addr[25] => Equal16.IN6
mac_addr[26] => Equal16.IN5
mac_addr[27] => Equal16.IN4
mac_addr[28] => Equal16.IN3
mac_addr[29] => Equal16.IN2
mac_addr[30] => Equal16.IN1
mac_addr[31] => Equal16.IN0
mac_addr[32] => Equal21.IN7
mac_addr[33] => Equal21.IN6
mac_addr[34] => Equal21.IN5
mac_addr[35] => Equal21.IN4
mac_addr[36] => Equal21.IN3
mac_addr[37] => Equal21.IN2
mac_addr[38] => Equal21.IN1
mac_addr[39] => Equal21.IN0
mac_addr[40] => Equal26.IN7
mac_addr[41] => Equal26.IN6
mac_addr[42] => Equal26.IN5
mac_addr[43] => Equal26.IN4
mac_addr[44] => Equal26.IN3
mac_addr[45] => Equal26.IN2
mac_addr[46] => Equal26.IN1
mac_addr[47] => Equal26.IN0
mac_data_val => mac_data_val_reg.DATAIN
mac_data[0] => mac_data_reg[0].DATAIN
mac_data[1] => mac_data_reg[1].DATAIN
mac_data[2] => mac_data_reg[2].DATAIN
mac_data[3] => mac_data_reg[3].DATAIN
mac_data[4] => mac_data_reg[4].DATAIN
mac_data[5] => mac_data_reg[5].DATAIN
mac_data[6] => mac_data_reg[6].DATAIN
mac_data[7] => mac_data_reg[7].DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|altera_std_synchronizer:U_SYNC_1
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF
reset_rx_clk => reset_rx_clk.IN2
reset_ff_rx_clk => reset_ff_rx_clk.IN2
sw_reset => sw_reset_reg1.DATAIN
rx_err_frm_disc => err_frm_disc_reg1.DATAIN
rx_shift16 => rx_shift16.IN1
rx_clk => rx_clk.IN2
rx_stat_data[0] => err_stat_sig[0].IN1
rx_stat_data[1] => err_stat_sig[1].IN1
rx_stat_data[2] => err_stat_sig[2].IN1
rx_stat_data[3] => err_stat_sig[3].IN1
rx_stat_data[4] => err_stat_sig[4].IN1
rx_stat_data[5] => err_stat_sig[5].IN1
rx_stat_data[6] => err_stat_sig[6].IN1
rx_stat_data[7] => err_stat_sig[7].IN1
rx_stat_data[8] => err_stat_sig[8].IN1
rx_stat_data[9] => err_stat_sig[9].IN1
rx_stat_data[10] => err_stat_sig[10].IN1
rx_stat_data[11] => err_stat_sig[11].IN1
rx_stat_data[12] => err_stat_sig[12].IN1
rx_stat_data[13] => err_stat_sig[13].IN1
rx_stat_data[14] => err_stat_sig[14].IN1
rx_stat_data[15] => err_stat_sig[15].IN1
rx_stat_data[16] => err_stat_sig[16].IN1
rx_stat_data[17] => err_stat_sig[17].IN1
rx_stat_data[18] => err_stat_sig[18].IN1
rx_stat_data[19] => err_stat_sig[19].IN1
rx_stat_data[20] => err_stat_sig[20].IN1
rx_stat_data[21] => err_stat_sig[21].IN1
rx_stat_data[22] => err_stat_sig[22].IN1
rx_stat_wren => rx_stat_wren.IN1
rx_data_int[0] => rx_data32.DATAB
rx_data_int[0] => rx_data32.DATAA
rx_data_int[0] => rx_data32.DATAB
rx_data_int[0] => rx_data32.DATAB
rx_data_int[1] => rx_data32.DATAB
rx_data_int[1] => rx_data32.DATAA
rx_data_int[1] => rx_data32.DATAB
rx_data_int[1] => rx_data32.DATAB
rx_data_int[2] => rx_data32.DATAB
rx_data_int[2] => rx_data32.DATAA
rx_data_int[2] => rx_data32.DATAB
rx_data_int[2] => rx_data32.DATAB
rx_data_int[3] => rx_data32.DATAB
rx_data_int[3] => rx_data32.DATAA
rx_data_int[3] => rx_data32.DATAB
rx_data_int[3] => rx_data32.DATAB
rx_data_int[4] => rx_data32.DATAB
rx_data_int[4] => rx_data32.DATAA
rx_data_int[4] => rx_data32.DATAB
rx_data_int[4] => rx_data32.DATAB
rx_data_int[5] => rx_data32.DATAB
rx_data_int[5] => rx_data32.DATAA
rx_data_int[5] => rx_data32.DATAB
rx_data_int[5] => rx_data32.DATAB
rx_data_int[6] => rx_data32.DATAB
rx_data_int[6] => rx_data32.DATAA
rx_data_int[6] => rx_data32.DATAB
rx_data_int[6] => rx_data32.DATAB
rx_data_int[7] => rx_data32.DATAB
rx_data_int[7] => rx_data32.DATAA
rx_data_int[7] => rx_data32.DATAB
rx_data_int[7] => rx_data32.DATAB
rx_sop_int => always1.IN0
rx_eop_int => always3.IN0
rx_eop_int => always5.IN1
rx_ucast_int => frm_type32.DATAB
rx_bcast_int => frm_type32.DATAB
rx_mcast_int => frm_type32.DATAB
rx_vlan_int => frm_type32.DATAB
rx_wren_int => always1.IN1
rx_wren_int => byte_empty.OUTPUTSELECT
rx_wren_int => byte_empty.OUTPUTSELECT
rx_wren_int => always3.IN1
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => always5.IN1
sav_section[0] => sav_section[0].IN1
sav_section[1] => sav_section[1].IN1
sav_section[2] => sav_section[2].IN1
sav_section[3] => sav_section[3].IN1
sav_section[4] => sav_section[4].IN1
sav_section[5] => sav_section[5].IN1
sav_section[6] => sav_section[6].IN1
sav_section[7] => sav_section[7].IN1
sav_section[8] => sav_section[8].IN1
sav_section[9] => sav_section[9].IN1
septy_section[0] => septy_section[0].IN1
septy_section[1] => septy_section[1].IN1
septy_section[2] => septy_section[2].IN1
septy_section[3] => septy_section[3].IN1
septy_section[4] => septy_section[4].IN1
septy_section[5] => septy_section[5].IN1
septy_section[6] => septy_section[6].IN1
septy_section[7] => septy_section[7].IN1
septy_section[8] => septy_section[8].IN1
septy_section[9] => septy_section[9].IN1
af_level[0] => af_level[0].IN1
af_level[1] => af_level[1].IN1
af_level[2] => af_level[2].IN1
af_level[3] => af_level[3].IN1
af_level[4] => af_level[4].IN1
af_level[5] => af_level[5].IN1
af_level[6] => af_level[6].IN1
af_level[7] => af_level[7].IN1
af_level[8] => af_level[8].IN1
af_level[9] => af_level[9].IN1
ae_level[0] => ae_level[0].IN1
ae_level[1] => ae_level[1].IN1
ae_level[2] => ae_level[2].IN1
ae_level[3] => ae_level[3].IN1
ae_level[4] => ae_level[4].IN1
ae_level[5] => ae_level[5].IN1
ae_level[6] => ae_level[6].IN1
ae_level[7] => ae_level[7].IN1
ae_level[8] => ae_level[8].IN1
ae_level[9] => ae_level[9].IN1
ff_rx_clk => ff_rx_clk.IN3
ff_rx_rdy => rx_rdy_reg.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer:U_SYNC_1
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA
reset_wclk => reset_wclk.IN1
reset_rclk => reset_rclk.IN1
wclk => wclk.IN4
wclk_ena => wclk_ena.IN1
wren => write_reg.IN2
din[0] => din_reg[0].IN1
din[1] => din_reg[1].IN1
din[2] => din_reg[2].IN1
din[3] => din_reg[3].IN1
din[4] => din_reg[4].IN1
din[5] => din_reg[5].IN1
din[6] => din_reg[6].IN1
din[7] => din_reg[7].IN1
din[8] => din_reg[8].IN1
din[9] => din_reg[9].IN1
din[10] => din_reg[10].IN1
din[11] => din_reg[11].IN1
din[12] => din_reg[12].IN1
din[13] => din_reg[13].IN1
din[14] => din_reg[14].IN1
din[15] => din_reg[15].IN1
din[16] => din_reg[16].IN1
din[17] => din_reg[17].IN1
din[18] => din_reg[18].IN1
din[19] => din_reg[19].IN1
din[20] => din_reg[20].IN1
din[21] => din_reg[21].IN1
din[22] => din_reg[22].IN1
din[23] => din_reg[23].IN1
din[24] => din_reg[24].IN1
din[25] => din_reg[25].IN1
din[26] => din_reg[26].IN1
din[27] => din_reg[27].IN1
din[28] => din_reg[28].IN1
din[29] => din_reg[29].IN1
din[30] => din_reg[30].IN1
din[31] => din_reg[31].IN1
din[32] => din_reg[32].IN1
din[33] => din_reg[33].IN1
din[34] => din_reg[34].IN1
din[35] => din_reg[35].IN1
din[36] => din_reg[36].IN1
din[37] => din_reg[37].IN1
din[38] => din_reg[38].IN1
din[39] => din_reg[39].IN1
rclk => rclk.IN4
rclk_ena => rclk_ena.IN1
rden => rden.IN1
section[0] => LessThan4.IN10
section[0] => Equal5.IN9
section[1] => LessThan4.IN9
section[1] => Equal5.IN8
section[2] => LessThan4.IN8
section[2] => Equal5.IN7
section[3] => LessThan4.IN7
section[3] => Equal5.IN6
section[4] => LessThan4.IN6
section[4] => Equal5.IN5
section[5] => LessThan4.IN5
section[5] => Equal5.IN4
section[6] => LessThan4.IN4
section[6] => Equal5.IN3
section[7] => LessThan4.IN3
section[7] => Equal5.IN2
section[8] => LessThan4.IN2
section[8] => Equal5.IN1
section[9] => LessThan4.IN1
section[9] => Equal5.IN0
sect_e[0] => LessThan2.IN10
sect_e[0] => Equal1.IN9
sect_e[1] => LessThan2.IN9
sect_e[1] => Equal1.IN8
sect_e[2] => LessThan2.IN8
sect_e[2] => Equal1.IN7
sect_e[3] => LessThan2.IN7
sect_e[3] => Equal1.IN6
sect_e[4] => LessThan2.IN6
sect_e[4] => Equal1.IN5
sect_e[5] => LessThan2.IN5
sect_e[5] => Equal1.IN4
sect_e[6] => LessThan2.IN4
sect_e[6] => Equal1.IN3
sect_e[7] => LessThan2.IN3
sect_e[7] => Equal1.IN2
sect_e[8] => LessThan2.IN2
sect_e[8] => Equal1.IN1
sect_e[9] => LessThan2.IN1
sect_e[9] => Equal1.IN0
af_level[0] => af_level[0].IN1
af_level[1] => af_level[1].IN1
af_level[2] => af_level[2].IN1
af_level[3] => af_level[3].IN1
af_level[4] => af_level[4].IN1
af_level[5] => af_level[5].IN1
af_level[6] => af_level[6].IN1
af_level[7] => af_level[7].IN1
af_level[8] => af_level[8].IN1
af_level[9] => af_level[9].IN1
ae_level[0] => ae_level[0].IN1
ae_level[1] => ae_level[1].IN1
ae_level[2] => ae_level[2].IN1
ae_level[3] => ae_level[3].IN1
ae_level[4] => ae_level[4].IN1
ae_level[5] => ae_level[5].IN1
ae_level[6] => ae_level[6].IN1
ae_level[7] => ae_level[7].IN1
ae_level[8] => ae_level[8].IN1
ae_level[9] => ae_level[9].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wrclock => wrclock.IN1
wren => wren.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_jdg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_jdg1:auto_generated.data_a[0]
data_a[1] => altsyncram_jdg1:auto_generated.data_a[1]
data_a[2] => altsyncram_jdg1:auto_generated.data_a[2]
data_a[3] => altsyncram_jdg1:auto_generated.data_a[3]
data_a[4] => altsyncram_jdg1:auto_generated.data_a[4]
data_a[5] => altsyncram_jdg1:auto_generated.data_a[5]
data_a[6] => altsyncram_jdg1:auto_generated.data_a[6]
data_a[7] => altsyncram_jdg1:auto_generated.data_a[7]
data_a[8] => altsyncram_jdg1:auto_generated.data_a[8]
data_a[9] => altsyncram_jdg1:auto_generated.data_a[9]
data_a[10] => altsyncram_jdg1:auto_generated.data_a[10]
data_a[11] => altsyncram_jdg1:auto_generated.data_a[11]
data_a[12] => altsyncram_jdg1:auto_generated.data_a[12]
data_a[13] => altsyncram_jdg1:auto_generated.data_a[13]
data_a[14] => altsyncram_jdg1:auto_generated.data_a[14]
data_a[15] => altsyncram_jdg1:auto_generated.data_a[15]
data_a[16] => altsyncram_jdg1:auto_generated.data_a[16]
data_a[17] => altsyncram_jdg1:auto_generated.data_a[17]
data_a[18] => altsyncram_jdg1:auto_generated.data_a[18]
data_a[19] => altsyncram_jdg1:auto_generated.data_a[19]
data_a[20] => altsyncram_jdg1:auto_generated.data_a[20]
data_a[21] => altsyncram_jdg1:auto_generated.data_a[21]
data_a[22] => altsyncram_jdg1:auto_generated.data_a[22]
data_a[23] => altsyncram_jdg1:auto_generated.data_a[23]
data_a[24] => altsyncram_jdg1:auto_generated.data_a[24]
data_a[25] => altsyncram_jdg1:auto_generated.data_a[25]
data_a[26] => altsyncram_jdg1:auto_generated.data_a[26]
data_a[27] => altsyncram_jdg1:auto_generated.data_a[27]
data_a[28] => altsyncram_jdg1:auto_generated.data_a[28]
data_a[29] => altsyncram_jdg1:auto_generated.data_a[29]
data_a[30] => altsyncram_jdg1:auto_generated.data_a[30]
data_a[31] => altsyncram_jdg1:auto_generated.data_a[31]
data_a[32] => altsyncram_jdg1:auto_generated.data_a[32]
data_a[33] => altsyncram_jdg1:auto_generated.data_a[33]
data_a[34] => altsyncram_jdg1:auto_generated.data_a[34]
data_a[35] => altsyncram_jdg1:auto_generated.data_a[35]
data_a[36] => altsyncram_jdg1:auto_generated.data_a[36]
data_a[37] => altsyncram_jdg1:auto_generated.data_a[37]
data_a[38] => altsyncram_jdg1:auto_generated.data_a[38]
data_a[39] => altsyncram_jdg1:auto_generated.data_a[39]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
data_b[36] => ~NO_FANOUT~
data_b[37] => ~NO_FANOUT~
data_b[38] => ~NO_FANOUT~
data_b[39] => ~NO_FANOUT~
address_a[0] => altsyncram_jdg1:auto_generated.address_a[0]
address_a[1] => altsyncram_jdg1:auto_generated.address_a[1]
address_a[2] => altsyncram_jdg1:auto_generated.address_a[2]
address_a[3] => altsyncram_jdg1:auto_generated.address_a[3]
address_a[4] => altsyncram_jdg1:auto_generated.address_a[4]
address_a[5] => altsyncram_jdg1:auto_generated.address_a[5]
address_a[6] => altsyncram_jdg1:auto_generated.address_a[6]
address_a[7] => altsyncram_jdg1:auto_generated.address_a[7]
address_a[8] => altsyncram_jdg1:auto_generated.address_a[8]
address_a[9] => altsyncram_jdg1:auto_generated.address_a[9]
address_b[0] => altsyncram_jdg1:auto_generated.address_b[0]
address_b[1] => altsyncram_jdg1:auto_generated.address_b[1]
address_b[2] => altsyncram_jdg1:auto_generated.address_b[2]
address_b[3] => altsyncram_jdg1:auto_generated.address_b[3]
address_b[4] => altsyncram_jdg1:auto_generated.address_b[4]
address_b[5] => altsyncram_jdg1:auto_generated.address_b[5]
address_b[6] => altsyncram_jdg1:auto_generated.address_b[6]
address_b[7] => altsyncram_jdg1:auto_generated.address_b[7]
address_b[8] => altsyncram_jdg1:auto_generated.address_b[8]
address_b[9] => altsyncram_jdg1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jdg1:auto_generated.clock0
clock1 => altsyncram_jdg1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => g_out[8]~reg0.CLK
clk => g_out[9]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_out[8]~reg0.CLK
clk => b_out[9]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clk => b_int[5].CLK
clk => b_int[6].CLK
clk => b_int[7].CLK
clk => b_int[8].CLK
clk => b_int[9].CLK
clkena => always1.IN0
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => g_out[7]~reg0.ACLR
reset => g_out[8]~reg0.ACLR
reset => g_out[9]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => b_out[8]~reg0.ACLR
reset => b_out[9]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
reset => b_int[5].ACLR
reset => b_int[6].ACLR
reset => b_int[7].ACLR
reset => b_int[8].ACLR
reset => b_int[9].ACLR
enable => always1.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => g_out[8]~reg0.CLK
clk => g_out[9]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_out[8]~reg0.CLK
clk => b_out[9]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clk => b_int[5].CLK
clk => b_int[6].CLK
clk => b_int[7].CLK
clk => b_int[8].CLK
clk => b_int[9].CLK
clkena => always1.IN0
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => g_out[7]~reg0.ACLR
reset => g_out[8]~reg0.ACLR
reset => g_out[9]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => b_out[8]~reg0.ACLR
reset => b_out[9]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
reset => b_int[5].ACLR
reset => b_int[6].ACLR
reset => b_int[7].ACLR
reset => b_int[8].ACLR
reset => b_int[9].ACLR
enable => always1.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1
clk => clk.IN10
reset_n => reset_n.IN10
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2
clk => clk.IN10
reset_n => reset_n.IN10
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3
clk => clk.IN10
reset_n => reset_n.IN10
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4
clk => clk.IN10
reset_n => reset_n.IN10
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[0].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[1].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[2].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[3].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[4].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[5].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[6].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[7].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[8].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[9].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS
reset_wclk => reset_wclk.IN1
reset_rclk => reset_rclk.IN1
wclk => wclk.IN2
wclk_ena => wclk_ena.IN1
wren => wren.IN2
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
rclk => rclk.IN2
rclk_ena => rclk_ena.IN1
rden => rden.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wrclock => wrclock.IN1
wren => wren.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_f8g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_f8g1:auto_generated.data_a[0]
data_a[1] => altsyncram_f8g1:auto_generated.data_a[1]
data_a[2] => altsyncram_f8g1:auto_generated.data_a[2]
data_a[3] => altsyncram_f8g1:auto_generated.data_a[3]
data_a[4] => altsyncram_f8g1:auto_generated.data_a[4]
data_a[5] => altsyncram_f8g1:auto_generated.data_a[5]
data_a[6] => altsyncram_f8g1:auto_generated.data_a[6]
data_a[7] => altsyncram_f8g1:auto_generated.data_a[7]
data_a[8] => altsyncram_f8g1:auto_generated.data_a[8]
data_a[9] => altsyncram_f8g1:auto_generated.data_a[9]
data_a[10] => altsyncram_f8g1:auto_generated.data_a[10]
data_a[11] => altsyncram_f8g1:auto_generated.data_a[11]
data_a[12] => altsyncram_f8g1:auto_generated.data_a[12]
data_a[13] => altsyncram_f8g1:auto_generated.data_a[13]
data_a[14] => altsyncram_f8g1:auto_generated.data_a[14]
data_a[15] => altsyncram_f8g1:auto_generated.data_a[15]
data_a[16] => altsyncram_f8g1:auto_generated.data_a[16]
data_a[17] => altsyncram_f8g1:auto_generated.data_a[17]
data_a[18] => altsyncram_f8g1:auto_generated.data_a[18]
data_a[19] => altsyncram_f8g1:auto_generated.data_a[19]
data_a[20] => altsyncram_f8g1:auto_generated.data_a[20]
data_a[21] => altsyncram_f8g1:auto_generated.data_a[21]
data_a[22] => altsyncram_f8g1:auto_generated.data_a[22]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
address_a[0] => altsyncram_f8g1:auto_generated.address_a[0]
address_a[1] => altsyncram_f8g1:auto_generated.address_a[1]
address_a[2] => altsyncram_f8g1:auto_generated.address_a[2]
address_a[3] => altsyncram_f8g1:auto_generated.address_a[3]
address_a[4] => altsyncram_f8g1:auto_generated.address_a[4]
address_a[5] => altsyncram_f8g1:auto_generated.address_a[5]
address_a[6] => altsyncram_f8g1:auto_generated.address_a[6]
address_a[7] => altsyncram_f8g1:auto_generated.address_a[7]
address_b[0] => altsyncram_f8g1:auto_generated.address_b[0]
address_b[1] => altsyncram_f8g1:auto_generated.address_b[1]
address_b[2] => altsyncram_f8g1:auto_generated.address_b[2]
address_b[3] => altsyncram_f8g1:auto_generated.address_b[3]
address_b[4] => altsyncram_f8g1:auto_generated.address_b[4]
address_b[5] => altsyncram_f8g1:auto_generated.address_b[5]
address_b[6] => altsyncram_f8g1:auto_generated.address_b[6]
address_b[7] => altsyncram_f8g1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_f8g1:auto_generated.clock0
clock1 => altsyncram_f8g1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clk => b_int[5].CLK
clk => b_int[6].CLK
clk => b_int[7].CLK
clkena => always1.IN0
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => g_out[7]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
reset => b_int[5].ACLR
reset => b_int[6].ACLR
reset => b_int[7].ACLR
enable => always1.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clk => b_int[5].CLK
clk => b_int[6].CLK
clk => b_int[7].CLK
clkena => b_int[7].ENA
clkena => b_int[6].ENA
clkena => b_int[5].ENA
clkena => b_int[4].ENA
clkena => b_int[3].ENA
clkena => b_int[2].ENA
clkena => b_int[1].ENA
clkena => b_out[0]~reg0.ENA
clkena => b_int[0].ENA
clkena => b_out[7]~reg0.ENA
clkena => b_out[6]~reg0.ENA
clkena => b_out[5]~reg0.ENA
clkena => b_out[4]~reg0.ENA
clkena => b_out[3]~reg0.ENA
clkena => b_out[2]~reg0.ENA
clkena => b_out[1]~reg0.ENA
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
reset => b_int[5].ACLR
reset => b_int[6].ACLR
reset => b_int[7].ACLR
enable => b_int.OUTPUTSELECT
enable => b_int.OUTPUTSELECT
enable => b_int.OUTPUTSELECT
enable => b_int.OUTPUTSELECT
enable => b_int.OUTPUTSELECT
enable => b_int.OUTPUTSELECT
enable => b_int.OUTPUTSELECT
enable => b_int.OUTPUTSELECT
enable => b_out.OUTPUTSELECT
enable => b_out.OUTPUTSELECT
enable => b_out.OUTPUTSELECT
enable => b_out.OUTPUTSELECT
enable => b_out.OUTPUTSELECT
enable => b_out.OUTPUTSELECT
enable => b_out.OUTPUTSELECT
enable => b_out.OUTPUTSELECT


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF
col => col.IN1
crs => crs.IN1
half_duplex_ena => half_duplex_ena_reg1.DATAIN
tx_clk_ena => tx_clk_ena.IN1
reset_tx_clk => reset_tx_clk.IN3
reset_ff_tx_clk => reset_ff_tx_clk.IN2
ethernet_mode => ~NO_FANOUT~
tx_shift16 => tx_shift16_reg1.DATAIN
ff_tx_clk => ff_tx_clk.IN2
ff_tx_data[0] => data_tmp.DATAB
ff_tx_data[0] => data_tmp.DATAB
ff_tx_data[1] => data_tmp.DATAB
ff_tx_data[1] => data_tmp.DATAB
ff_tx_data[2] => data_tmp.DATAB
ff_tx_data[2] => data_tmp.DATAB
ff_tx_data[3] => data_tmp.DATAB
ff_tx_data[3] => data_tmp.DATAB
ff_tx_data[4] => data_tmp.DATAB
ff_tx_data[4] => data_tmp.DATAB
ff_tx_data[5] => data_tmp.DATAB
ff_tx_data[5] => data_tmp.DATAB
ff_tx_data[6] => data_tmp.DATAB
ff_tx_data[6] => data_tmp.DATAB
ff_tx_data[7] => data_tmp.DATAB
ff_tx_data[7] => data_tmp.DATAB
ff_tx_data[8] => data_tmp.DATAB
ff_tx_data[8] => data_tmp.DATAB
ff_tx_data[9] => data_tmp.DATAB
ff_tx_data[9] => data_tmp.DATAB
ff_tx_data[10] => data_tmp.DATAB
ff_tx_data[10] => data_tmp.DATAB
ff_tx_data[11] => data_tmp.DATAB
ff_tx_data[11] => data_tmp.DATAB
ff_tx_data[12] => data_tmp.DATAB
ff_tx_data[12] => data_tmp.DATAB
ff_tx_data[13] => data_tmp.DATAB
ff_tx_data[13] => data_tmp.DATAB
ff_tx_data[14] => data_tmp.DATAB
ff_tx_data[14] => data_tmp.DATAB
ff_tx_data[15] => data_tmp.DATAB
ff_tx_data[15] => data_tmp.DATAB
ff_tx_data[16] => data_tmp.DATAB
ff_tx_data[16] => data_tmp.DATAB
ff_tx_data[16] => data_sig.DATAB
ff_tx_data[17] => data_tmp.DATAB
ff_tx_data[17] => data_tmp.DATAB
ff_tx_data[17] => data_sig.DATAB
ff_tx_data[18] => data_tmp.DATAB
ff_tx_data[18] => data_tmp.DATAB
ff_tx_data[18] => data_sig.DATAB
ff_tx_data[19] => data_tmp.DATAB
ff_tx_data[19] => data_tmp.DATAB
ff_tx_data[19] => data_sig.DATAB
ff_tx_data[20] => data_tmp.DATAB
ff_tx_data[20] => data_tmp.DATAB
ff_tx_data[20] => data_sig.DATAB
ff_tx_data[21] => data_tmp.DATAB
ff_tx_data[21] => data_tmp.DATAB
ff_tx_data[21] => data_sig.DATAB
ff_tx_data[22] => data_tmp.DATAB
ff_tx_data[22] => data_tmp.DATAB
ff_tx_data[22] => data_sig.DATAB
ff_tx_data[23] => data_tmp.DATAB
ff_tx_data[23] => data_tmp.DATAB
ff_tx_data[23] => data_sig.DATAB
ff_tx_data[24] => data_tmp.DATAB
ff_tx_data[24] => data_tmp.DATAB
ff_tx_data[24] => data_sig.DATAB
ff_tx_data[25] => data_tmp.DATAB
ff_tx_data[25] => data_tmp.DATAB
ff_tx_data[25] => data_sig.DATAB
ff_tx_data[26] => data_tmp.DATAB
ff_tx_data[26] => data_tmp.DATAB
ff_tx_data[26] => data_sig.DATAB
ff_tx_data[27] => data_tmp.DATAB
ff_tx_data[27] => data_tmp.DATAB
ff_tx_data[27] => data_sig.DATAB
ff_tx_data[28] => data_tmp.DATAB
ff_tx_data[28] => data_tmp.DATAB
ff_tx_data[28] => data_sig.DATAB
ff_tx_data[29] => data_tmp.DATAB
ff_tx_data[29] => data_tmp.DATAB
ff_tx_data[29] => data_sig.DATAB
ff_tx_data[30] => data_tmp.DATAB
ff_tx_data[30] => data_tmp.DATAB
ff_tx_data[30] => data_sig.DATAB
ff_tx_data[31] => data_tmp.DATAB
ff_tx_data[31] => data_tmp.DATAB
ff_tx_data[31] => data_sig.DATAB
ff_tx_mod[0] => mod_tmp.DATAB
ff_tx_mod[0] => mod_tmp.DATAB
ff_tx_mod[0] => mod_tmp.DATAB
ff_tx_mod[0] => Equal0.IN1
ff_tx_mod[1] => mod_tmp.DATAB
ff_tx_mod[1] => mod_tmp.DATAB
ff_tx_mod[1] => eop_sig.IN1
ff_tx_mod[1] => err_sig.IN1
ff_tx_mod[1] => crc_fwd_sig.IN1
ff_tx_mod[1] => always2.IN0
ff_tx_mod[1] => Equal0.IN0
ff_tx_sop => sop_tmp.DATAB
ff_tx_sop => always2.IN0
ff_tx_sop => sop_tmp.DATAA
ff_tx_eop => eop_tmp.DATAB
ff_tx_eop => eop_tmp.DATAB
ff_tx_eop => always2.IN1
ff_tx_eop => mod_sig.IN1
ff_tx_eop => eop_sig.IN1
ff_tx_eop => err_sig.IN1
ff_tx_eop => crc_fwd_sig.IN1
ff_tx_err => err_tmp.DATAB
ff_tx_err => err_tmp.DATAB
ff_tx_err => err_sig.DATAB
ff_tx_wren => sop_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => eop_tmp.OUTPUTSELECT
ff_tx_wren => err_tmp.OUTPUTSELECT
ff_tx_wren => crc_fwd_tmp.OUTPUTSELECT
ff_tx_wren => always2.IN1
ff_tx_wren => wren_tmp.OUTPUTSELECT
ff_tx_wren => always2.IN1
ff_tx_wren => mod_tmp.OUTPUTSELECT
ff_tx_wren => mod_tmp.OUTPUTSELECT
ff_tx_wren => wren_sig.IN1
ff_tx_wren => mod_sig.IN1
ff_tx_wren => eop_sig.IN1
ff_tx_wren => err_sig.IN1
ff_tx_wren => crc_fwd_sig.IN1
ff_tx_wren => wren_tmp.DATAA
ff_crc_fwd => crc_fwd_tmp.DATAB
ff_crc_fwd => crc_fwd_tmp.DATAB
ff_crc_fwd => crc_fwd_sig.DATAB
tx_clk => tx_clk.IN5
tx_stat_rden => tx_stat_rden.IN1
sav_section[0] => sav_section[0].IN1
sav_section[1] => sav_section[1].IN1
sav_section[2] => sav_section[2].IN1
sav_section[3] => sav_section[3].IN1
sav_section[4] => sav_section[4].IN1
sav_section[5] => sav_section[5].IN1
sav_section[6] => sav_section[6].IN1
sav_section[7] => sav_section[7].IN1
sav_section[8] => sav_section[8].IN1
sav_section[9] => sav_section[9].IN1
septy_section[0] => septy_section[0].IN1
septy_section[1] => septy_section[1].IN1
septy_section[2] => septy_section[2].IN1
septy_section[3] => septy_section[3].IN1
septy_section[4] => septy_section[4].IN1
septy_section[5] => septy_section[5].IN1
septy_section[6] => septy_section[6].IN1
septy_section[7] => septy_section[7].IN1
septy_section[8] => septy_section[8].IN1
septy_section[9] => septy_section[9].IN1
af_level[0] => af_level[0].IN1
af_level[1] => af_level[1].IN1
af_level[2] => af_level[2].IN1
af_level[3] => af_level[3].IN1
af_level[4] => af_level[4].IN1
af_level[5] => af_level[5].IN1
af_level[6] => af_level[6].IN1
af_level[7] => af_level[7].IN1
af_level[8] => af_level[8].IN1
af_level[9] => af_level[9].IN1
ae_level[0] => ae_level[0].IN1
ae_level[1] => ae_level[1].IN1
ae_level[2] => ae_level[2].IN1
ae_level[3] => ae_level[3].IN1
ae_level[4] => ae_level[4].IN1
ae_level[5] => ae_level[5].IN1
ae_level[6] => ae_level[6].IN1
ae_level[7] => ae_level[7].IN1
ae_level[8] => ae_level[8].IN1
ae_level[9] => ae_level[9].IN1
tx_rden_int => tx_rden_int.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR
tx_clk => tx_clk.IN1
clk_ena => lfsr_ena.IN0
clk_ena => always5.IN1
clk_ena => always8.IN1
clk_ena => always14.IN0
clk_ena => clk_ena_reg.DATAIN
clk_ena => Selector7.IN5
clk_ena => tx_rden.DATAB
clk_ena => Selector8.IN2
clk_ena => crs_d.ENA
reset => reset.IN1
half_duplex_ena => lfsr_ena.IN1
half_duplex_ena => always3.IN0
half_duplex_ena => always3.IN1
half_duplex_ena => stat_rden.OUTPUTSELECT
half_duplex_ena => mac_ena.OUTPUTSELECT
col => nextstate.OUTPUTSELECT
col => nextstate.OUTPUTSELECT
col => nextstate.OUTPUTSELECT
col => always3.IN1
col => nextstate.OUTPUTSELECT
col => always4.IN1
col => always13.IN1
col => always13.IN0
col => Selector6.IN6
col => Selector3.IN4
col => nextstate.DATAA
col => nextstate.DATAA
col => nextstate.DATAA
col => nextstate.DATAA
crs => always4.IN1
crs => always15.IN1
crs => always4.IN1
crs => crs_d.DATAIN
mac_ff_rden => always3.IN1
mac_ff_rden => always6.IN1
mac_ff_rden => tx_rden.DATAA
mac_ff_rden => mac_ff_rden_reg.DATAIN
mac_stat_rden => stat_rden.DATAA
tx_eop => nextstate.OUTPUTSELECT
tx_eop => nextstate.OUTPUTSELECT
tx_eop => always3.IN1
tx_eop => nextstate.DATAA
tx_eop => nextstate.DATAA
buf_eop => nextstate.OUTPUTSELECT
buf_eop => nextstate.OUTPUTSELECT
buf_eop => Selector8.IN3


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR
tx_clk => z_reg[0].CLK
tx_clk => z_reg[1].CLK
tx_clk => z_reg[2].CLK
tx_clk => z_reg[3].CLK
tx_clk => z_reg[4].CLK
tx_clk => z_reg[5].CLK
tx_clk => z_reg[6].CLK
tx_clk => z_reg[7].CLK
tx_clk => z_reg[8].CLK
tx_clk => z_reg[9].CLK
tx_clk => z_reg[10].CLK
tx_clk => z_reg[11].CLK
tx_clk => z_reg[12].CLK
tx_clk => z_reg[13].CLK
tx_clk => z_reg[14].CLK
tx_clk => z_reg[15].CLK
tx_clk => lfsr_o[0].CLK
tx_clk => lfsr_o[1].CLK
tx_clk => lfsr_o[2].CLK
tx_clk => lfsr_o[3].CLK
tx_clk => lfsr_o[4].CLK
tx_clk => lfsr_o[5].CLK
tx_clk => lfsr_o[6].CLK
tx_clk => lfsr_o[7].CLK
tx_clk => lfsr_o[8].CLK
tx_clk => lfsr_o[9].CLK
tx_clk => lfsr_o[10].CLK
tx_clk => lfsr_o[11].CLK
tx_clk => lfsr_o[12].CLK
tx_clk => lfsr_o[13].CLK
tx_clk => lfsr_o[14].CLK
tx_clk => lfsr_o[15].CLK
reset => z_reg[0].ACLR
reset => z_reg[1].ACLR
reset => z_reg[2].ACLR
reset => z_reg[3].ACLR
reset => z_reg[4].ACLR
reset => z_reg[5].ACLR
reset => z_reg[6].ACLR
reset => z_reg[7].ACLR
reset => z_reg[8].ACLR
reset => z_reg[9].ACLR
reset => z_reg[10].ACLR
reset => z_reg[11].ACLR
reset => z_reg[12].ACLR
reset => z_reg[13].ACLR
reset => z_reg[14].ACLR
reset => z_reg[15].ACLR
reset => lfsr_o[0].ACLR
reset => lfsr_o[1].PRESET
reset => lfsr_o[2].ACLR
reset => lfsr_o[3].ACLR
reset => lfsr_o[4].PRESET
reset => lfsr_o[5].PRESET
reset => lfsr_o[6].ACLR
reset => lfsr_o[7].ACLR
reset => lfsr_o[8].ACLR
reset => lfsr_o[9].PRESET
reset => lfsr_o[10].PRESET
reset => lfsr_o[11].PRESET
reset => lfsr_o[12].PRESET
reset => lfsr_o[13].ACLR
reset => lfsr_o[14].PRESET
reset => lfsr_o[15].ACLR
enable => z_reg[0].ENA
enable => lfsr_o[15].ENA
enable => lfsr_o[14].ENA
enable => lfsr_o[13].ENA
enable => lfsr_o[12].ENA
enable => lfsr_o[11].ENA
enable => lfsr_o[10].ENA
enable => lfsr_o[9].ENA
enable => lfsr_o[8].ENA
enable => lfsr_o[7].ENA
enable => lfsr_o[6].ENA
enable => lfsr_o[5].ENA
enable => lfsr_o[4].ENA
enable => lfsr_o[3].ENA
enable => lfsr_o[2].ENA
enable => lfsr_o[1].ENA
enable => lfsr_o[0].ENA
enable => z_reg[15].ENA
enable => z_reg[14].ENA
enable => z_reg[13].ENA
enable => z_reg[12].ENA
enable => z_reg[11].ENA
enable => z_reg[10].ENA
enable => z_reg[9].ENA
enable => z_reg[8].ENA
enable => z_reg[7].ENA
enable => z_reg[6].ENA
enable => z_reg[5].ENA
enable => z_reg[4].ENA
enable => z_reg[3].ENA
enable => z_reg[2].ENA
enable => z_reg[1].ENA


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wrclock => wrclock.IN1
wren => wren.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component
wren_a => altsyncram_18g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_18g1:auto_generated.data_a[0]
data_a[1] => altsyncram_18g1:auto_generated.data_a[1]
data_a[2] => altsyncram_18g1:auto_generated.data_a[2]
data_a[3] => altsyncram_18g1:auto_generated.data_a[3]
data_a[4] => altsyncram_18g1:auto_generated.data_a[4]
data_a[5] => altsyncram_18g1:auto_generated.data_a[5]
data_a[6] => altsyncram_18g1:auto_generated.data_a[6]
data_a[7] => altsyncram_18g1:auto_generated.data_a[7]
data_a[8] => altsyncram_18g1:auto_generated.data_a[8]
data_a[9] => altsyncram_18g1:auto_generated.data_a[9]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
address_a[0] => altsyncram_18g1:auto_generated.address_a[0]
address_a[1] => altsyncram_18g1:auto_generated.address_a[1]
address_a[2] => altsyncram_18g1:auto_generated.address_a[2]
address_a[3] => altsyncram_18g1:auto_generated.address_a[3]
address_a[4] => altsyncram_18g1:auto_generated.address_a[4]
address_a[5] => altsyncram_18g1:auto_generated.address_a[5]
address_a[6] => altsyncram_18g1:auto_generated.address_a[6]
address_b[0] => altsyncram_18g1:auto_generated.address_b[0]
address_b[1] => altsyncram_18g1:auto_generated.address_b[1]
address_b[2] => altsyncram_18g1:auto_generated.address_b[2]
address_b[3] => altsyncram_18g1:auto_generated.address_b[3]
address_b[4] => altsyncram_18g1:auto_generated.address_b[4]
address_b[5] => altsyncram_18g1:auto_generated.address_b[5]
address_b[6] => altsyncram_18g1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_18g1:auto_generated.clock0
clock1 => altsyncram_18g1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_18g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA
reset_wclk => reset_wclk.IN1
reset_rclk => reset_rclk.IN1
wclk => wclk.IN4
wclk_ena => wclk_ena.IN1
wren => write_reg.IN2
din[0] => din_reg[0].IN1
din[1] => din_reg[1].IN1
din[2] => din_reg[2].IN1
din[3] => din_reg[3].IN1
din[4] => din_reg[4].IN1
din[5] => din_reg[5].IN1
din[6] => din_reg[6].IN1
din[7] => din_reg[7].IN1
din[8] => din_reg[8].IN1
din[9] => din_reg[9].IN1
din[10] => din_reg[10].IN1
din[11] => din_reg[11].IN1
din[12] => din_reg[12].IN1
din[13] => din_reg[13].IN1
din[14] => din_reg[14].IN1
din[15] => din_reg[15].IN1
din[16] => din_reg[16].IN1
din[17] => din_reg[17].IN1
din[18] => din_reg[18].IN1
din[19] => din_reg[19].IN1
din[20] => din_reg[20].IN1
din[21] => din_reg[21].IN1
din[22] => din_reg[22].IN1
din[23] => din_reg[23].IN1
din[24] => din_reg[24].IN1
din[25] => din_reg[25].IN1
din[26] => din_reg[26].IN1
din[27] => din_reg[27].IN1
din[28] => din_reg[28].IN1
din[29] => din_reg[29].IN1
din[30] => din_reg[30].IN1
din[31] => din_reg[31].IN1
din[32] => din_reg[32].IN1
din[33] => din_reg[33].IN1
din[34] => din_reg[34].IN1
din[35] => din_reg[35].IN1
rclk => rclk.IN4
rclk_ena => rclk_ena.IN1
rden => rden.IN1
section[0] => LessThan4.IN10
section[0] => Equal5.IN9
section[1] => LessThan4.IN9
section[1] => Equal5.IN8
section[2] => LessThan4.IN8
section[2] => Equal5.IN7
section[3] => LessThan4.IN7
section[3] => Equal5.IN6
section[4] => LessThan4.IN6
section[4] => Equal5.IN5
section[5] => LessThan4.IN5
section[5] => Equal5.IN4
section[6] => LessThan4.IN4
section[6] => Equal5.IN3
section[7] => LessThan4.IN3
section[7] => Equal5.IN2
section[8] => LessThan4.IN2
section[8] => Equal5.IN1
section[9] => LessThan4.IN1
section[9] => Equal5.IN0
sect_e[0] => LessThan2.IN10
sect_e[0] => Equal1.IN9
sect_e[1] => LessThan2.IN9
sect_e[1] => Equal1.IN8
sect_e[2] => LessThan2.IN8
sect_e[2] => Equal1.IN7
sect_e[3] => LessThan2.IN7
sect_e[3] => Equal1.IN6
sect_e[4] => LessThan2.IN6
sect_e[4] => Equal1.IN5
sect_e[5] => LessThan2.IN5
sect_e[5] => Equal1.IN4
sect_e[6] => LessThan2.IN4
sect_e[6] => Equal1.IN3
sect_e[7] => LessThan2.IN3
sect_e[7] => Equal1.IN2
sect_e[8] => LessThan2.IN2
sect_e[8] => Equal1.IN1
sect_e[9] => LessThan2.IN1
sect_e[9] => Equal1.IN0
af_level[0] => af_level[0].IN1
af_level[1] => af_level[1].IN1
af_level[2] => af_level[2].IN1
af_level[3] => af_level[3].IN1
af_level[4] => af_level[4].IN1
af_level[5] => af_level[5].IN1
af_level[6] => af_level[6].IN1
af_level[7] => af_level[7].IN1
af_level[8] => af_level[8].IN1
af_level[9] => af_level[9].IN1
ae_level[0] => ae_level[0].IN1
ae_level[1] => ae_level[1].IN1
ae_level[2] => ae_level[2].IN1
ae_level[3] => ae_level[3].IN1
ae_level[4] => ae_level[4].IN1
ae_level[5] => ae_level[5].IN1
ae_level[6] => ae_level[6].IN1
ae_level[7] => ae_level[7].IN1
ae_level[8] => ae_level[8].IN1
ae_level[9] => ae_level[9].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wrclock => wrclock.IN1
wren => wren.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_tdg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_tdg1:auto_generated.data_a[0]
data_a[1] => altsyncram_tdg1:auto_generated.data_a[1]
data_a[2] => altsyncram_tdg1:auto_generated.data_a[2]
data_a[3] => altsyncram_tdg1:auto_generated.data_a[3]
data_a[4] => altsyncram_tdg1:auto_generated.data_a[4]
data_a[5] => altsyncram_tdg1:auto_generated.data_a[5]
data_a[6] => altsyncram_tdg1:auto_generated.data_a[6]
data_a[7] => altsyncram_tdg1:auto_generated.data_a[7]
data_a[8] => altsyncram_tdg1:auto_generated.data_a[8]
data_a[9] => altsyncram_tdg1:auto_generated.data_a[9]
data_a[10] => altsyncram_tdg1:auto_generated.data_a[10]
data_a[11] => altsyncram_tdg1:auto_generated.data_a[11]
data_a[12] => altsyncram_tdg1:auto_generated.data_a[12]
data_a[13] => altsyncram_tdg1:auto_generated.data_a[13]
data_a[14] => altsyncram_tdg1:auto_generated.data_a[14]
data_a[15] => altsyncram_tdg1:auto_generated.data_a[15]
data_a[16] => altsyncram_tdg1:auto_generated.data_a[16]
data_a[17] => altsyncram_tdg1:auto_generated.data_a[17]
data_a[18] => altsyncram_tdg1:auto_generated.data_a[18]
data_a[19] => altsyncram_tdg1:auto_generated.data_a[19]
data_a[20] => altsyncram_tdg1:auto_generated.data_a[20]
data_a[21] => altsyncram_tdg1:auto_generated.data_a[21]
data_a[22] => altsyncram_tdg1:auto_generated.data_a[22]
data_a[23] => altsyncram_tdg1:auto_generated.data_a[23]
data_a[24] => altsyncram_tdg1:auto_generated.data_a[24]
data_a[25] => altsyncram_tdg1:auto_generated.data_a[25]
data_a[26] => altsyncram_tdg1:auto_generated.data_a[26]
data_a[27] => altsyncram_tdg1:auto_generated.data_a[27]
data_a[28] => altsyncram_tdg1:auto_generated.data_a[28]
data_a[29] => altsyncram_tdg1:auto_generated.data_a[29]
data_a[30] => altsyncram_tdg1:auto_generated.data_a[30]
data_a[31] => altsyncram_tdg1:auto_generated.data_a[31]
data_a[32] => altsyncram_tdg1:auto_generated.data_a[32]
data_a[33] => altsyncram_tdg1:auto_generated.data_a[33]
data_a[34] => altsyncram_tdg1:auto_generated.data_a[34]
data_a[35] => altsyncram_tdg1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_tdg1:auto_generated.address_a[0]
address_a[1] => altsyncram_tdg1:auto_generated.address_a[1]
address_a[2] => altsyncram_tdg1:auto_generated.address_a[2]
address_a[3] => altsyncram_tdg1:auto_generated.address_a[3]
address_a[4] => altsyncram_tdg1:auto_generated.address_a[4]
address_a[5] => altsyncram_tdg1:auto_generated.address_a[5]
address_a[6] => altsyncram_tdg1:auto_generated.address_a[6]
address_a[7] => altsyncram_tdg1:auto_generated.address_a[7]
address_a[8] => altsyncram_tdg1:auto_generated.address_a[8]
address_a[9] => altsyncram_tdg1:auto_generated.address_a[9]
address_b[0] => altsyncram_tdg1:auto_generated.address_b[0]
address_b[1] => altsyncram_tdg1:auto_generated.address_b[1]
address_b[2] => altsyncram_tdg1:auto_generated.address_b[2]
address_b[3] => altsyncram_tdg1:auto_generated.address_b[3]
address_b[4] => altsyncram_tdg1:auto_generated.address_b[4]
address_b[5] => altsyncram_tdg1:auto_generated.address_b[5]
address_b[6] => altsyncram_tdg1:auto_generated.address_b[6]
address_b[7] => altsyncram_tdg1:auto_generated.address_b[7]
address_b[8] => altsyncram_tdg1:auto_generated.address_b[8]
address_b[9] => altsyncram_tdg1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tdg1:auto_generated.clock0
clock1 => altsyncram_tdg1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => g_out[8]~reg0.CLK
clk => g_out[9]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_out[8]~reg0.CLK
clk => b_out[9]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clk => b_int[5].CLK
clk => b_int[6].CLK
clk => b_int[7].CLK
clk => b_int[8].CLK
clk => b_int[9].CLK
clkena => always1.IN0
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => g_out[7]~reg0.ACLR
reset => g_out[8]~reg0.ACLR
reset => g_out[9]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => b_out[8]~reg0.ACLR
reset => b_out[9]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
reset => b_int[5].ACLR
reset => b_int[6].ACLR
reset => b_int[7].ACLR
reset => b_int[8].ACLR
reset => b_int[9].ACLR
enable => always1.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => g_out[8]~reg0.CLK
clk => g_out[9]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_out[8]~reg0.CLK
clk => b_out[9]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clk => b_int[5].CLK
clk => b_int[6].CLK
clk => b_int[7].CLK
clk => b_int[8].CLK
clk => b_int[9].CLK
clkena => always1.IN0
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => g_out[7]~reg0.ACLR
reset => g_out[8]~reg0.ACLR
reset => g_out[9]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => b_out[8]~reg0.ACLR
reset => b_out[9]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
reset => b_int[5].ACLR
reset => b_int[6].ACLR
reset => b_int[7].ACLR
reset => b_int[8].ACLR
reset => b_int[9].ACLR
enable => always1.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1
clk => clk.IN10
reset_n => reset_n.IN10
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2
clk => clk.IN10
reset_n => reset_n.IN10
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3
clk => clk.IN10
reset_n => reset_n.IN10
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4
clk => clk.IN10
reset_n => reset_n.IN10
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[0].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[1].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[2].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[3].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[4].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[5].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[6].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[7].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[8].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[9].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS
reset_wclk => reset_wclk.IN1
reset_rclk => reset_rclk.IN1
wclk => wclk.IN3
wclk_ena => wclk_ena.IN1
wren => wren.IN2
din[0] => din[0].IN1
din[1] => din[1].IN1
rclk => rclk.IN3
rclk_ena => rclk_ena.IN1
rden => rden.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM
data[0] => data[0].IN1
data[1] => data[1].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wrclock => wrclock.IN1
wren => wren.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_95g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_95g1:auto_generated.data_a[0]
data_a[1] => altsyncram_95g1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
address_a[0] => altsyncram_95g1:auto_generated.address_a[0]
address_a[1] => altsyncram_95g1:auto_generated.address_a[1]
address_a[2] => altsyncram_95g1:auto_generated.address_a[2]
address_a[3] => altsyncram_95g1:auto_generated.address_a[3]
address_a[4] => altsyncram_95g1:auto_generated.address_a[4]
address_a[5] => altsyncram_95g1:auto_generated.address_a[5]
address_a[6] => altsyncram_95g1:auto_generated.address_a[6]
address_a[7] => altsyncram_95g1:auto_generated.address_a[7]
address_b[0] => altsyncram_95g1:auto_generated.address_b[0]
address_b[1] => altsyncram_95g1:auto_generated.address_b[1]
address_b[2] => altsyncram_95g1:auto_generated.address_b[2]
address_b[3] => altsyncram_95g1:auto_generated.address_b[3]
address_b[4] => altsyncram_95g1:auto_generated.address_b[4]
address_b[5] => altsyncram_95g1:auto_generated.address_b[5]
address_b[6] => altsyncram_95g1:auto_generated.address_b[6]
address_b[7] => altsyncram_95g1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_95g1:auto_generated.clock0
clock1 => altsyncram_95g1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_95g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clk => b_int[5].CLK
clk => b_int[6].CLK
clk => b_int[7].CLK
clkena => always1.IN0
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => g_out[7]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
reset => b_int[5].ACLR
reset => b_int[6].ACLR
reset => b_int[7].ACLR
enable => always1.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clk => b_int[5].CLK
clk => b_int[6].CLK
clk => b_int[7].CLK
clkena => always1.IN0
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => g_out[7]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
reset => b_int[5].ACLR
reset => b_int[6].ACLR
reset => b_int[7].ACLR
enable => always1.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1
clk => clk.IN8
reset_n => reset_n.IN8
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2
clk => clk.IN8
reset_n => reset_n.IN8
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII
rgmii_in[0] => rgmii_in[0].IN1
rgmii_in[1] => rgmii_in[1].IN1
rgmii_in[2] => rgmii_in[2].IN1
rgmii_in[3] => rgmii_in[3].IN1
speed => Decoder0.IN0
speed => Decoder1.IN0
speed => Decoder2.IN0
gm_tx_d[0] => rgmii_out_4_wire.DATAB
gm_tx_d[1] => rgmii_out_4_wire.DATAB
gm_tx_d[2] => rgmii_out_4_wire.DATAB
gm_tx_d[3] => rgmii_out_4_wire.DATAB
gm_tx_d[4] => rgmii_out_4_wire.DATAB
gm_tx_d[5] => rgmii_out_4_wire.DATAB
gm_tx_d[6] => rgmii_out_4_wire.DATAB
gm_tx_d[7] => rgmii_out_4_wire.DATAB
m_tx_d[0] => rgmii_out_4_wire.DATAA
m_tx_d[0] => rgmii_out_4_wire.DATAA
m_tx_d[1] => rgmii_out_4_wire.DATAA
m_tx_d[1] => rgmii_out_4_wire.DATAA
m_tx_d[2] => rgmii_out_4_wire.DATAA
m_tx_d[2] => rgmii_out_4_wire.DATAA
m_tx_d[3] => rgmii_out_4_wire.DATAA
m_tx_d[3] => rgmii_out_4_wire.DATAA
gm_tx_en => rgmii_out_1_wire_inp2.IN0
gm_tx_en => rgmii_out_1_wire_inp1.DATAB
m_tx_en => rgmii_out_1_wire_inp2.IN0
m_tx_en => rgmii_out_1_wire_inp1.DATAA
m_tx_en => m_tx_en_reg1.DATAIN
gm_tx_err => rgmii_out_1_wire_inp2.IN1
m_tx_err => rgmii_out_1_wire_inp2.IN1
reset_rx_clk => rx_dv.ACLR
reset_rx_clk => rx_err.ACLR
reset_rx_clk => rgmii_in_4_reg[0].ACLR
reset_rx_clk => rgmii_in_4_reg[1].ACLR
reset_rx_clk => rgmii_in_4_reg[2].ACLR
reset_rx_clk => rgmii_in_4_reg[3].ACLR
reset_rx_clk => rgmii_in_4_reg[4].ACLR
reset_rx_clk => rgmii_in_4_reg[5].ACLR
reset_rx_clk => rgmii_in_4_reg[6].ACLR
reset_rx_clk => rgmii_in_4_reg[7].ACLR
reset_rx_clk => rgmii_in_1_temp_reg[1].ACLR
reset_rx_clk => rgmii_in_4_temp_reg[4].ACLR
reset_rx_clk => rgmii_in_4_temp_reg[5].ACLR
reset_rx_clk => rgmii_in_4_temp_reg[6].ACLR
reset_rx_clk => rgmii_in_4_temp_reg[7].ACLR
reset_tx_clk => reset_tx_clk.IN2
rx_clk => rx_clk.IN2
rx_control => rx_control.IN1
tx_clk => tx_clk.IN3


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4
aclr => aclr.IN1
datain[0] => datain[0].IN1
datain[1] => datain[1].IN1
datain[2] => datain[2].IN1
datain[3] => datain[3].IN1
inclock => inclock.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component
datain[0] => ddio_in_o3e:auto_generated.datain[0]
datain[1] => ddio_in_o3e:auto_generated.datain[1]
datain[2] => ddio_in_o3e:auto_generated.datain[2]
datain[3] => ddio_in_o3e:auto_generated.datain[3]
inclock => ddio_in_o3e:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_o3e:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated
aclr => input_cell_h[3].IN0
aclr => input_cell_l[3].IN0
aclr => input_latch_l[3].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
datain[1] => input_cell_h[1].DATAIN
datain[1] => input_cell_l[1].DATAIN
datain[2] => input_cell_h[2].DATAIN
datain[2] => input_cell_l[2].DATAIN
datain[3] => input_cell_h[3].DATAIN
datain[3] => input_cell_l[3].DATAIN
inclock => input_cell_l[3].IN0
inclock => input_cell_h[3].CLK
inclock => input_cell_h[2].CLK
inclock => input_cell_h[1].CLK
inclock => input_cell_h[0].CLK
inclock => input_latch_l[3].CLK
inclock => input_latch_l[2].CLK
inclock => input_latch_l[1].CLK
inclock => input_latch_l[0].CLK


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1
aclr => aclr.IN1
datain => sub_wire5.IN1
inclock => inclock.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component
datain[0] => ddio_in_l3e:auto_generated.datain[0]
inclock => ddio_in_l3e:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_l3e:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_l3e:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_std_synchronizer:U_SYNC_1
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4
aclr => aclr.IN1
datain_h[0] => datain_h[0].IN1
datain_h[1] => datain_h[1].IN1
datain_h[2] => datain_h[2].IN1
datain_h[3] => datain_h[3].IN1
datain_l[0] => datain_l[0].IN1
datain_l[1] => datain_l[1].IN1
datain_l[2] => datain_l[2].IN1
datain_l[3] => datain_l[3].IN1
outclock => outclock.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component
datain_h[0] => ddio_out_oob:auto_generated.datain_h[0]
datain_h[1] => ddio_out_oob:auto_generated.datain_h[1]
datain_h[2] => ddio_out_oob:auto_generated.datain_h[2]
datain_h[3] => ddio_out_oob:auto_generated.datain_h[3]
datain_l[0] => ddio_out_oob:auto_generated.datain_l[0]
datain_l[1] => ddio_out_oob:auto_generated.datain_l[1]
datain_l[2] => ddio_out_oob:auto_generated.datain_l[2]
datain_l[3] => ddio_out_oob:auto_generated.datain_l[3]
outclock => ddio_out_oob:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ddio_out_oob:auto_generated.aclr
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
hrbypass => ~NO_FANOUT~
dataout[0] <> ddio_out_oob:auto_generated.dataout[0]
dataout[1] <> ddio_out_oob:auto_generated.dataout[1]
dataout[2] <> ddio_out_oob:auto_generated.dataout[2]
dataout[3] <> ddio_out_oob:auto_generated.dataout[3]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_oob:auto_generated
aclr => ddio_outa[3].ARESET
aclr => ddio_outa[2].ARESET
aclr => ddio_outa[1].ARESET
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_h[1] => ddio_outa[1].DATAINHI
datain_h[2] => ddio_outa[2].DATAINHI
datain_h[3] => ddio_outa[3].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
datain_l[1] => ddio_outa[1].DATAINLO
datain_l[2] => ddio_outa[2].DATAINLO
datain_l[3] => ddio_outa[3].DATAINLO
outclock => ddio_outa[3].CLKHI
outclock => ddio_outa[3].CLKLO
outclock => ddio_outa[3].MUXSEL
outclock => ddio_outa[2].CLKHI
outclock => ddio_outa[2].CLKLO
outclock => ddio_outa[2].MUXSEL
outclock => ddio_outa[1].CLKHI
outclock => ddio_outa[1].CLKLO
outclock => ddio_outa[1].MUXSEL
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1
aclr => aclr.IN1
datain_h => sub_wire3.IN1
datain_l => sub_wire5.IN1
outclock => outclock.IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1|altddio_out:altddio_out_component
datain_h[0] => ddio_out_lob:auto_generated.datain_h[0]
datain_l[0] => ddio_out_lob:auto_generated.datain_l[0]
outclock => ddio_out_lob:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ddio_out_lob:auto_generated.aclr
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
hrbypass => ~NO_FANOUT~
dataout[0] <> ddio_out_lob:auto_generated.dataout[0]


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1|altddio_out:altddio_out_component|ddio_out_lob:auto_generated
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_pll_s1_arbitrator:the_tse_pll_s1
clk => d1_tse_pll_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_address_to_slave[0] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_address_to_slave[1] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_address_to_slave[2] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_address_to_slave[3] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_nativeaddress[0] => tse_pll_s1_address[0].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_nativeaddress[1] => tse_pll_s1_address[1].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_nativeaddress[2] => tse_pll_s1_address[2].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_read => cycloneIII_3c120_niosII_standard_sopc_clock_1_out_requests_tse_pll_s1.IN0
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_read => tse_pll_s1_read.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_read => tse_pll_s1_in_a_read_cycle.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_write => cycloneIII_3c120_niosII_standard_sopc_clock_1_out_requests_tse_pll_s1.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_write => tse_pll_s1_write.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_writedata[0] => tse_pll_s1_writedata[0].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_writedata[1] => tse_pll_s1_writedata[1].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_writedata[2] => tse_pll_s1_writedata[2].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_writedata[3] => tse_pll_s1_writedata[3].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_writedata[4] => tse_pll_s1_writedata[4].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_writedata[5] => tse_pll_s1_writedata[5].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_writedata[6] => tse_pll_s1_writedata[6].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_writedata[7] => tse_pll_s1_writedata[7].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_writedata[8] => tse_pll_s1_writedata[8].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_writedata[9] => tse_pll_s1_writedata[9].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_writedata[10] => tse_pll_s1_writedata[10].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_writedata[11] => tse_pll_s1_writedata[11].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_writedata[12] => tse_pll_s1_writedata[12].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_writedata[13] => tse_pll_s1_writedata[13].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_writedata[14] => tse_pll_s1_writedata[14].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_1_out_writedata[15] => tse_pll_s1_writedata[15].DATAIN
reset_n => tse_pll_s1_reset_n.DATAIN
reset_n => d1_tse_pll_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
tse_pll_s1_readdata[0] => tse_pll_s1_readdata_from_sa[0].DATAIN
tse_pll_s1_readdata[1] => tse_pll_s1_readdata_from_sa[1].DATAIN
tse_pll_s1_readdata[2] => tse_pll_s1_readdata_from_sa[2].DATAIN
tse_pll_s1_readdata[3] => tse_pll_s1_readdata_from_sa[3].DATAIN
tse_pll_s1_readdata[4] => tse_pll_s1_readdata_from_sa[4].DATAIN
tse_pll_s1_readdata[5] => tse_pll_s1_readdata_from_sa[5].DATAIN
tse_pll_s1_readdata[6] => tse_pll_s1_readdata_from_sa[6].DATAIN
tse_pll_s1_readdata[7] => tse_pll_s1_readdata_from_sa[7].DATAIN
tse_pll_s1_readdata[8] => tse_pll_s1_readdata_from_sa[8].DATAIN
tse_pll_s1_readdata[9] => tse_pll_s1_readdata_from_sa[9].DATAIN
tse_pll_s1_readdata[10] => tse_pll_s1_readdata_from_sa[10].DATAIN
tse_pll_s1_readdata[11] => tse_pll_s1_readdata_from_sa[11].DATAIN
tse_pll_s1_readdata[12] => tse_pll_s1_readdata_from_sa[12].DATAIN
tse_pll_s1_readdata[13] => tse_pll_s1_readdata_from_sa[13].DATAIN
tse_pll_s1_readdata[14] => tse_pll_s1_readdata_from_sa[14].DATAIN
tse_pll_s1_readdata[15] => tse_pll_s1_readdata_from_sa[15].DATAIN
tse_pll_s1_resetrequest => tse_pll_s1_resetrequest_from_sa.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_pll:the_tse_pll
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => Equal1.IN0
address[1] => Equal1.IN2
address[2] => Equal1.IN1
chipselect => control_reg_en.IN1
clk => inclk0.IN1
read => ~NO_FANOUT~
reset_n => control_reg_out[0].ACLR
reset_n => control_reg_out[1].ACLR
reset_n => control_reg_out[2].ACLR
reset_n => control_reg_out[3].ACLR
reset_n => control_reg_out[4].ACLR
reset_n => control_reg_out[5].ACLR
reset_n => control_reg_out[6].ACLR
reset_n => control_reg_out[7].ACLR
reset_n => control_reg_out[8].ACLR
reset_n => control_reg_out[9].ACLR
reset_n => control_reg_out[10].ACLR
reset_n => control_reg_out[11].ACLR
reset_n => control_reg_out[12].ACLR
reset_n => control_reg_out[13].ACLR
reset_n => control_reg_out[14].ACLR
reset_n => control_reg_out[15].ACLR
reset_n => status_reg_out[0].ACLR
reset_n => status_reg_out[1].ACLR
reset_n => status_reg_out[2].ACLR
reset_n => status_reg_out[3].ACLR
reset_n => status_reg_out[4].ACLR
reset_n => status_reg_out[5].ACLR
reset_n => status_reg_out[6].ACLR
reset_n => status_reg_out[7].ACLR
reset_n => status_reg_out[8].ACLR
reset_n => status_reg_out[9].ACLR
reset_n => status_reg_out[10].ACLR
reset_n => status_reg_out[11].ACLR
reset_n => status_reg_out[12].ACLR
reset_n => status_reg_out[13].ACLR
reset_n => status_reg_out[14].ACLR
reset_n => status_reg_out[15].ACLR
write => control_reg_en.IN1
writedata[0] => control_reg_out[0].DATAIN
writedata[1] => control_reg_out[1].DATAIN
writedata[2] => control_reg_out[2].DATAIN
writedata[3] => control_reg_out[3].DATAIN
writedata[4] => control_reg_out[4].DATAIN
writedata[5] => control_reg_out[5].DATAIN
writedata[6] => control_reg_out[6].DATAIN
writedata[7] => control_reg_out[7].DATAIN
writedata[8] => control_reg_out[8].DATAIN
writedata[9] => control_reg_out[9].DATAIN
writedata[10] => control_reg_out[10].DATAIN
writedata[11] => control_reg_out[11].DATAIN
writedata[12] => control_reg_out[12].DATAIN
writedata[13] => control_reg_out[13].DATAIN
writedata[14] => control_reg_out[14].DATAIN
writedata[15] => control_reg_out[15].DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_pll:the_tse_pll|altplltse_pll:the_pll
inclk0 => sub_wire4[0].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_pll:the_tse_pll|altplltse_pll:the_pll|altpll:altpll_component
inclk[0] => altpll_b4a2:auto_generated.inclk[0]
inclk[1] => altpll_b4a2:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_pll:the_tse_pll|altplltse_pll:the_pll|altpll:altpll_component|altpll_b4a2:auto_generated
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_tx_pll_s1_arbitrator:the_tse_tx_pll_s1
clk => d1_tse_tx_pll_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_address_to_slave[0] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_address_to_slave[1] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_address_to_slave[2] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_address_to_slave[3] => ~NO_FANOUT~
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_nativeaddress[0] => tse_tx_pll_s1_address[0].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_nativeaddress[1] => tse_tx_pll_s1_address[1].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_nativeaddress[2] => tse_tx_pll_s1_address[2].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_read => cycloneIII_3c120_niosII_standard_sopc_clock_2_out_requests_tse_tx_pll_s1.IN0
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_read => tse_tx_pll_s1_read.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_read => tse_tx_pll_s1_in_a_read_cycle.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_write => cycloneIII_3c120_niosII_standard_sopc_clock_2_out_requests_tse_tx_pll_s1.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_write => tse_tx_pll_s1_write.IN1
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_writedata[0] => tse_tx_pll_s1_writedata[0].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_writedata[1] => tse_tx_pll_s1_writedata[1].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_writedata[2] => tse_tx_pll_s1_writedata[2].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_writedata[3] => tse_tx_pll_s1_writedata[3].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_writedata[4] => tse_tx_pll_s1_writedata[4].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_writedata[5] => tse_tx_pll_s1_writedata[5].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_writedata[6] => tse_tx_pll_s1_writedata[6].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_writedata[7] => tse_tx_pll_s1_writedata[7].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_writedata[8] => tse_tx_pll_s1_writedata[8].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_writedata[9] => tse_tx_pll_s1_writedata[9].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_writedata[10] => tse_tx_pll_s1_writedata[10].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_writedata[11] => tse_tx_pll_s1_writedata[11].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_writedata[12] => tse_tx_pll_s1_writedata[12].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_writedata[13] => tse_tx_pll_s1_writedata[13].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_writedata[14] => tse_tx_pll_s1_writedata[14].DATAIN
cycloneIII_3c120_niosII_standard_sopc_clock_2_out_writedata[15] => tse_tx_pll_s1_writedata[15].DATAIN
reset_n => tse_tx_pll_s1_reset_n.DATAIN
reset_n => d1_tse_tx_pll_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
tse_tx_pll_s1_readdata[0] => tse_tx_pll_s1_readdata_from_sa[0].DATAIN
tse_tx_pll_s1_readdata[1] => tse_tx_pll_s1_readdata_from_sa[1].DATAIN
tse_tx_pll_s1_readdata[2] => tse_tx_pll_s1_readdata_from_sa[2].DATAIN
tse_tx_pll_s1_readdata[3] => tse_tx_pll_s1_readdata_from_sa[3].DATAIN
tse_tx_pll_s1_readdata[4] => tse_tx_pll_s1_readdata_from_sa[4].DATAIN
tse_tx_pll_s1_readdata[5] => tse_tx_pll_s1_readdata_from_sa[5].DATAIN
tse_tx_pll_s1_readdata[6] => tse_tx_pll_s1_readdata_from_sa[6].DATAIN
tse_tx_pll_s1_readdata[7] => tse_tx_pll_s1_readdata_from_sa[7].DATAIN
tse_tx_pll_s1_readdata[8] => tse_tx_pll_s1_readdata_from_sa[8].DATAIN
tse_tx_pll_s1_readdata[9] => tse_tx_pll_s1_readdata_from_sa[9].DATAIN
tse_tx_pll_s1_readdata[10] => tse_tx_pll_s1_readdata_from_sa[10].DATAIN
tse_tx_pll_s1_readdata[11] => tse_tx_pll_s1_readdata_from_sa[11].DATAIN
tse_tx_pll_s1_readdata[12] => tse_tx_pll_s1_readdata_from_sa[12].DATAIN
tse_tx_pll_s1_readdata[13] => tse_tx_pll_s1_readdata_from_sa[13].DATAIN
tse_tx_pll_s1_readdata[14] => tse_tx_pll_s1_readdata_from_sa[14].DATAIN
tse_tx_pll_s1_readdata[15] => tse_tx_pll_s1_readdata_from_sa[15].DATAIN
tse_tx_pll_s1_resetrequest => tse_tx_pll_s1_resetrequest_from_sa.DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_tx_pll:the_tse_tx_pll
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => Equal1.IN0
address[1] => Equal1.IN2
address[2] => Equal1.IN1
chipselect => control_reg_en.IN1
clk => inclk0.IN1
read => ~NO_FANOUT~
reset_n => control_reg_out[0].ACLR
reset_n => control_reg_out[1].ACLR
reset_n => control_reg_out[2].ACLR
reset_n => control_reg_out[3].ACLR
reset_n => control_reg_out[4].ACLR
reset_n => control_reg_out[5].ACLR
reset_n => control_reg_out[6].ACLR
reset_n => control_reg_out[7].ACLR
reset_n => control_reg_out[8].ACLR
reset_n => control_reg_out[9].ACLR
reset_n => control_reg_out[10].ACLR
reset_n => control_reg_out[11].ACLR
reset_n => control_reg_out[12].ACLR
reset_n => control_reg_out[13].ACLR
reset_n => control_reg_out[14].ACLR
reset_n => control_reg_out[15].ACLR
reset_n => status_reg_out[0].ACLR
reset_n => status_reg_out[1].ACLR
reset_n => status_reg_out[2].ACLR
reset_n => status_reg_out[3].ACLR
reset_n => status_reg_out[4].ACLR
reset_n => status_reg_out[5].ACLR
reset_n => status_reg_out[6].ACLR
reset_n => status_reg_out[7].ACLR
reset_n => status_reg_out[8].ACLR
reset_n => status_reg_out[9].ACLR
reset_n => status_reg_out[10].ACLR
reset_n => status_reg_out[11].ACLR
reset_n => status_reg_out[12].ACLR
reset_n => status_reg_out[13].ACLR
reset_n => status_reg_out[14].ACLR
reset_n => status_reg_out[15].ACLR
write => control_reg_en.IN1
writedata[0] => control_reg_out[0].DATAIN
writedata[1] => control_reg_out[1].DATAIN
writedata[2] => control_reg_out[2].DATAIN
writedata[3] => control_reg_out[3].DATAIN
writedata[4] => control_reg_out[4].DATAIN
writedata[5] => control_reg_out[5].DATAIN
writedata[6] => control_reg_out[6].DATAIN
writedata[7] => control_reg_out[7].DATAIN
writedata[8] => control_reg_out[8].DATAIN
writedata[9] => control_reg_out[9].DATAIN
writedata[10] => control_reg_out[10].DATAIN
writedata[11] => control_reg_out[11].DATAIN
writedata[12] => control_reg_out[12].DATAIN
writedata[13] => control_reg_out[13].DATAIN
writedata[14] => control_reg_out[14].DATAIN
writedata[15] => control_reg_out[15].DATAIN


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_tx_pll:the_tse_tx_pll|altplltse_tx_pll:the_pll
inclk0 => sub_wire7[0].IN1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_tx_pll:the_tse_tx_pll|altplltse_tx_pll:the_pll|altpll:altpll_component
inclk[0] => altpll_but2:auto_generated.inclk[0]
inclk[1] => altpll_but2:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_tx_pll:the_tse_tx_pll|altplltse_tx_pll:the_pll|altpll:altpll_component|altpll_but2:auto_generated
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c2_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c2_out_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_ddr2_sdram_phy_clk_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_ddr2_sdram_phy_clk_out_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_clk_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_clk_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR


|cycloneIII_3c120_niosII_standard|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_clk_to_tse_pll_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_clk_to_tse_pll_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR


|cycloneIII_3c120_niosII_standard|ddr_o:ddr_o_instance
datain_h => sub_wire3.IN1
datain_l => sub_wire5.IN1
outclock => outclock.IN1


|cycloneIII_3c120_niosII_standard|ddr_o:ddr_o_instance|altddio_out:altddio_out_component
datain_h[0] => ddio_out_31f:auto_generated.datain_h[0]
datain_l[0] => ddio_out_31f:auto_generated.datain_l[0]
outclock => ddio_out_31f:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
hrbypass => ~NO_FANOUT~
dataout[0] <> ddio_out_31f:auto_generated.dataout[0]


|cycloneIII_3c120_niosII_standard|ddr_o:ddr_o_instance|altddio_out:altddio_out_component|ddio_out_31f:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


