Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Nov  1 12:01:51 2024
| Host         : WORKSTATION running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file core_uart_wrapper_zedboard_timing_summary_routed.rpt -pb core_uart_wrapper_zedboard_timing_summary_routed.pb -rpx core_uart_wrapper_zedboard_timing_summary_routed.rpx -warn_on_violation
| Design       : core_uart_wrapper_zedboard
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  59          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (59)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (150)
5. checking no_input_delay (11)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (59)
-------------------------
 There are 59 register/latch pins with no clock driven by root clock pin: OSC_100M (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (150)
--------------------------------------------------
 There are 150 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  159          inf        0.000                      0                  159           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           159 Endpoints
Min Delay           159 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_tx/s_tx_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.905ns  (logic 3.593ns (40.347%)  route 5.312ns (59.653%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE                         0.000     0.000 r  inst_core_uart/inst_core_uart_tx/s_tx_reg/C
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.393     0.393 r  inst_core_uart/inst_core_uart_tx/s_tx_reg/Q
                         net (fo=1, routed)           5.312     5.705    UART_TX_OBUF
    AA9                  OBUF (Prop_obuf_I_O)         3.200     8.905 r  UART_TX_OBUF_inst/O
                         net (fo=0)                   0.000     8.905    UART_TX
    AA9                                                               r  UART_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_rx/s_data_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.884ns  (logic 3.553ns (60.388%)  route 2.331ns (39.612%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y44        FDCE                         0.000     0.000 r  inst_core_uart/inst_core_uart_rx/s_data_reg[7]/C
    SLICE_X113Y44        FDCE (Prop_fdce_C_Q)         0.313     0.313 r  inst_core_uart/inst_core_uart_rx/s_data_reg[7]/Q
                         net (fo=1, routed)           2.331     2.644    LD7_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.240     5.884 r  LD7_OBUF_inst/O
                         net (fo=0)                   0.000     5.884    LD7
    U14                                                               r  LD7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_rx/s_data_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.904ns  (logic 3.563ns (72.645%)  route 1.342ns (27.355%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y44        FDCE                         0.000     0.000 r  inst_core_uart/inst_core_uart_rx/s_data_reg[6]/C
    SLICE_X113Y44        FDCE (Prop_fdce_C_Q)         0.313     0.313 r  inst_core_uart/inst_core_uart_rx/s_data_reg[6]/Q
                         net (fo=1, routed)           1.342     1.655    LD6_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.250     4.904 r  LD6_OBUF_inst/O
                         net (fo=0)                   0.000     4.904    LD6
    U19                                                               r  LD6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_rx/s_data_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.866ns  (logic 3.580ns (73.588%)  route 1.285ns (26.412%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y44        FDCE                         0.000     0.000 r  inst_core_uart/inst_core_uart_rx/s_data_reg[5]/C
    SLICE_X113Y44        FDCE (Prop_fdce_C_Q)         0.313     0.313 r  inst_core_uart/inst_core_uart_rx/s_data_reg[5]/Q
                         net (fo=1, routed)           1.285     1.598    LD5_OBUF
    W22                  OBUF (Prop_obuf_I_O)         3.267     4.866 r  LD5_OBUF_inst/O
                         net (fo=0)                   0.000     4.866    LD5
    W22                                                               r  LD5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            inst_core_uart/inst_core_uart_rx/s_rx_meta_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.864ns  (logic 1.388ns (28.532%)  route 3.477ns (71.468%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y10                                               0.000     0.000 r  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    Y10                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  UART_RX_IBUF_inst/O
                         net (fo=1, routed)           3.477     4.864    inst_core_uart/inst_core_uart_rx/UART_RX_IBUF
    SLICE_X110Y45        FDPE                                         r  inst_core_uart/inst_core_uart_rx/s_rx_meta_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_rx/s_data_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.822ns  (logic 3.493ns (72.440%)  route 1.329ns (27.560%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y44        FDCE                         0.000     0.000 r  inst_core_uart/inst_core_uart_rx/s_data_reg[3]/C
    SLICE_X113Y44        FDCE (Prop_fdce_C_Q)         0.341     0.341 r  inst_core_uart/inst_core_uart_rx/s_data_reg[3]/Q
                         net (fo=1, routed)           1.329     1.670    LD3_OBUF
    U21                  OBUF (Prop_obuf_I_O)         3.152     4.822 r  LD3_OBUF_inst/O
                         net (fo=0)                   0.000     4.822    LD3
    U21                                                               r  LD3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_rx/s_data_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.811ns  (logic 3.477ns (72.267%)  route 1.334ns (27.733%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y44        FDCE                         0.000     0.000 r  inst_core_uart/inst_core_uart_rx/s_data_reg[1]/C
    SLICE_X113Y44        FDCE (Prop_fdce_C_Q)         0.341     0.341 r  inst_core_uart/inst_core_uart_rx/s_data_reg[1]/Q
                         net (fo=1, routed)           1.334     1.675    LD1_OBUF
    T21                  OBUF (Prop_obuf_I_O)         3.136     4.811 r  LD1_OBUF_inst/O
                         net (fo=0)                   0.000     4.811    LD1
    T21                                                               r  LD1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_rx/s_data_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.785ns  (logic 3.486ns (72.851%)  route 1.299ns (27.149%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y44        FDCE                         0.000     0.000 r  inst_core_uart/inst_core_uart_rx/s_data_reg[0]/C
    SLICE_X113Y44        FDCE (Prop_fdce_C_Q)         0.341     0.341 r  inst_core_uart/inst_core_uart_rx/s_data_reg[0]/Q
                         net (fo=1, routed)           1.299     1.640    LD0_OBUF
    T22                  OBUF (Prop_obuf_I_O)         3.145     4.785 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000     4.785    LD0
    T22                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_rx/s_data_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.780ns  (logic 3.590ns (75.111%)  route 1.190ns (24.889%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y44        FDCE                         0.000     0.000 r  inst_core_uart/inst_core_uart_rx/s_data_reg[4]/C
    SLICE_X113Y44        FDCE (Prop_fdce_C_Q)         0.313     0.313 r  inst_core_uart/inst_core_uart_rx/s_data_reg[4]/Q
                         net (fo=1, routed)           1.190     1.503    LD4_OBUF
    V22                  OBUF (Prop_obuf_I_O)         3.277     4.780 r  LD4_OBUF_inst/O
                         net (fo=0)                   0.000     4.780    LD4
    V22                                                               r  LD4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_rx/s_data_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.687ns  (logic 3.494ns (74.552%)  route 1.193ns (25.448%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y44        FDCE                         0.000     0.000 r  inst_core_uart/inst_core_uart_rx/s_data_reg[2]/C
    SLICE_X113Y44        FDCE (Prop_fdce_C_Q)         0.341     0.341 r  inst_core_uart/inst_core_uart_rx/s_data_reg[2]/Q
                         net (fo=1, routed)           1.193     1.534    LD2_OBUF
    U22                  OBUF (Prop_obuf_I_O)         3.153     4.687 r  LD2_OBUF_inst/O
                         net (fo=0)                   0.000     4.687    LD2
    U22                                                               r  LD2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_rx/s_data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_core_uart/inst_core_uart_rx/s_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.148ns (57.778%)  route 0.108ns (42.222%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDCE                         0.000     0.000 r  inst_core_uart/inst_core_uart_rx/s_data_reg_reg[7]/C
    SLICE_X112Y44        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  inst_core_uart/inst_core_uart_rx/s_data_reg_reg[7]/Q
                         net (fo=1, routed)           0.108     0.256    inst_core_uart/inst_core_uart_rx/s_data_reg_reg_n_0_[7]
    SLICE_X113Y44        FDCE                                         r  inst_core_uart/inst_core_uart_rx/s_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_rx/s_data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_core_uart/inst_core_uart_rx/s_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.164ns (64.009%)  route 0.092ns (35.991%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDCE                         0.000     0.000 r  inst_core_uart/inst_core_uart_rx/s_data_reg_reg[0]/C
    SLICE_X112Y44        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  inst_core_uart/inst_core_uart_rx/s_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.092     0.256    inst_core_uart/inst_core_uart_rx/s_data_reg_reg_n_0_[0]
    SLICE_X113Y44        FDCE                                         r  inst_core_uart/inst_core_uart_rx/s_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.186ns (71.451%)  route 0.074ns (28.549%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDCE                         0.000     0.000 r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[7]/C
    SLICE_X113Y100       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[7]/Q
                         net (fo=4, routed)           0.074     0.215    inst_core_uart/inst_core_uart_tx/s_cnt_clk[7]
    SLICE_X112Y100       LUT5 (Prop_lut5_I2_O)        0.045     0.260 r  inst_core_uart/inst_core_uart_tx/s_cnt_clk[8]_i_1/O
                         net (fo=1, routed)           0.000     0.260    inst_core_uart/inst_core_uart_tx/s_cnt_clk_0[8]
    SLICE_X112Y100       FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_rx/s_data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_core_uart/inst_core_uart_rx/s_data_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.148ns (56.264%)  route 0.115ns (43.736%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDCE                         0.000     0.000 r  inst_core_uart/inst_core_uart_rx/s_data_reg_reg[6]/C
    SLICE_X112Y44        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  inst_core_uart/inst_core_uart_rx/s_data_reg_reg[6]/Q
                         net (fo=2, routed)           0.115     0.263    inst_core_uart/inst_core_uart_rx/s_data_reg_reg_n_0_[6]
    SLICE_X112Y44        FDCE                                         r  inst_core_uart/inst_core_uart_rx/s_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_rx/s_data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_core_uart/inst_core_uart_rx/s_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.164ns (59.292%)  route 0.113ns (40.708%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDCE                         0.000     0.000 r  inst_core_uart/inst_core_uart_rx/s_data_reg_reg[3]/C
    SLICE_X112Y44        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  inst_core_uart/inst_core_uart_rx/s_data_reg_reg[3]/Q
                         net (fo=2, routed)           0.113     0.277    inst_core_uart/inst_core_uart_rx/s_data_reg_reg_n_0_[3]
    SLICE_X113Y44        FDCE                                         r  inst_core_uart/inst_core_uart_rx/s_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_rx/s_data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_core_uart/inst_core_uart_rx/s_data_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.164ns (58.447%)  route 0.117ns (41.553%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDCE                         0.000     0.000 r  inst_core_uart/inst_core_uart_rx/s_data_reg_reg[3]/C
    SLICE_X112Y44        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  inst_core_uart/inst_core_uart_rx/s_data_reg_reg[3]/Q
                         net (fo=2, routed)           0.117     0.281    inst_core_uart/inst_core_uart_rx/s_data_reg_reg_n_0_[3]
    SLICE_X112Y44        FDCE                                         r  inst_core_uart/inst_core_uart_rx/s_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_rx/s_data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_core_uart/inst_core_uart_rx/s_data_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.164ns (57.791%)  route 0.120ns (42.209%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDCE                         0.000     0.000 r  inst_core_uart/inst_core_uart_rx/s_data_reg_reg[2]/C
    SLICE_X112Y44        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  inst_core_uart/inst_core_uart_rx/s_data_reg_reg[2]/Q
                         net (fo=2, routed)           0.120     0.284    inst_core_uart/inst_core_uart_rx/s_data_reg_reg_n_0_[2]
    SLICE_X112Y44        FDCE                                         r  inst_core_uart/inst_core_uart_rx/s_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.186ns (63.694%)  route 0.106ns (36.306%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDCE                         0.000     0.000 r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[5]/C
    SLICE_X113Y100       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[5]/Q
                         net (fo=4, routed)           0.106     0.247    inst_core_uart/inst_core_uart_tx/s_cnt_clk[5]
    SLICE_X112Y100       LUT6 (Prop_lut6_I3_O)        0.045     0.292 r  inst_core_uart/inst_core_uart_tx/s_cnt_clk[6]_i_1/O
                         net (fo=1, routed)           0.000     0.292    inst_core_uart/inst_core_uart_tx/s_cnt_clk_0[6]
    SLICE_X112Y100       FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.186ns (63.412%)  route 0.107ns (36.588%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE                         0.000     0.000 r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[2]/C
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[2]/Q
                         net (fo=8, routed)           0.107     0.248    inst_core_uart/inst_core_uart_tx/s_cnt_clk[2]
    SLICE_X112Y99        LUT6 (Prop_lut6_I3_O)        0.045     0.293 r  inst_core_uart/inst_core_uart_tx/s_cnt_clk[9]_i_2/O
                         net (fo=1, routed)           0.000     0.293    inst_core_uart/inst_core_uart_tx/s_cnt_clk_0[9]
    SLICE_X112Y99        FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_tx/s_data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_core_uart/inst_core_uart_tx/s_data_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.226ns (73.372%)  route 0.082ns (26.628%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y101       FDCE                         0.000     0.000 r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[2]/C
    SLICE_X113Y101       FDCE (Prop_fdce_C_Q)         0.128     0.128 r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[2]/Q
                         net (fo=1, routed)           0.082     0.210    inst_core_uart/inst_core_uart_tx/s_data_reg_reg_n_0_[2]
    SLICE_X113Y101       LUT3 (Prop_lut3_I0_O)        0.098     0.308 r  inst_core_uart/inst_core_uart_tx/s_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.308    inst_core_uart/inst_core_uart_tx/s_data_reg[3]
    SLICE_X113Y101       FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------





