Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jun  1 22:00:42 2023
| Host         : IronPatriot running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file adder8_timing_summary_routed.rpt -pb adder8_timing_summary_routed.pb -rpx adder8_timing_summary_routed.rpx -warn_on_violation
| Design       : adder8
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.955ns  (logic 4.691ns (47.121%)  route 5.264ns (52.879%))
  Logic Levels:           6  (IBUF=1 LUT5=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  cin_IBUF_inst/O
                         net (fo=3, routed)           1.609     2.545    cin_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.152     2.697 r  s_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.448     3.145    carry_1
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.321     3.466 r  s_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.835     4.301    carry_3
    SLICE_X0Y13          LUT5 (Prop_lut5_I2_O)        0.332     4.633 r  cout_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.426     5.059    carry_5
    SLICE_X0Y14          LUT5 (Prop_lut5_I2_O)        0.118     5.177 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.946     7.123    cout_OBUF
    K17                  OBUF (Prop_obuf_I_O)         2.832     9.955 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000     9.955    cout
    K17                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            s[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.693ns  (logic 4.455ns (45.957%)  route 5.239ns (54.043%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  cin_IBUF_inst/O
                         net (fo=3, routed)           1.609     2.545    cin_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.152     2.697 r  s_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.448     3.145    carry_1
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.321     3.466 r  s_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.835     4.301    carry_3
    SLICE_X0Y13          LUT5 (Prop_lut5_I2_O)        0.332     4.633 r  cout_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.430     5.063    carry_5
    SLICE_X0Y14          LUT3 (Prop_lut3_I2_O)        0.124     5.187 r  s_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.917     7.104    s_OBUF[6]
    P17                  OBUF (Prop_obuf_I_O)         2.590     9.693 r  s_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.693    s[6]
    P17                                                               r  s[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            s[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.674ns  (logic 4.451ns (46.007%)  route 5.223ns (53.993%))
  Logic Levels:           6  (IBUF=1 LUT5=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  cin_IBUF_inst/O
                         net (fo=3, routed)           1.609     2.545    cin_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.152     2.697 r  s_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.448     3.145    carry_1
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.321     3.466 r  s_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.835     4.301    carry_3
    SLICE_X0Y13          LUT5 (Prop_lut5_I2_O)        0.332     4.633 r  cout_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.426     5.059    carry_5
    SLICE_X0Y14          LUT5 (Prop_lut5_I3_O)        0.124     5.183 r  s_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.905     7.088    s_OBUF[7]
    N17                  OBUF (Prop_obuf_I_O)         2.585     9.674 r  s_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.674    s[7]
    N17                                                               r  s[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            s[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.397ns  (logic 4.578ns (48.720%)  route 4.819ns (51.280%))
  Logic Levels:           5  (IBUF=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  cin_IBUF_inst/O
                         net (fo=3, routed)           1.609     2.545    cin_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.152     2.697 r  s_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.448     3.145    carry_1
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.321     3.466 r  s_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.835     4.301    carry_3
    SLICE_X0Y13          LUT5 (Prop_lut5_I3_O)        0.360     4.661 r  s_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.927     6.588    s_OBUF[5]
    P18                  OBUF (Prop_obuf_I_O)         2.809     9.397 r  s_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.397    s[5]
    P18                                                               r  s[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            s[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.086ns  (logic 4.335ns (47.706%)  route 4.751ns (52.294%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  cin_IBUF_inst/O
                         net (fo=3, routed)           1.609     2.545    cin_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.152     2.697 r  s_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.448     3.145    carry_1
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.321     3.466 r  s_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.828     4.294    carry_3
    SLICE_X0Y13          LUT3 (Prop_lut3_I2_O)        0.332     4.626 r  s_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.867     6.493    s_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         2.593     9.086 r  s_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.086    s[4]
    R18                                                               r  s[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            s[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.093ns  (logic 4.016ns (49.625%)  route 4.077ns (50.375%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  cin_IBUF_inst/O
                         net (fo=3, routed)           1.609     2.545    cin_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.152     2.697 r  s_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.452     3.149    carry_1
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.326     3.475 r  s_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.016     5.491    s_OBUF[2]
    V19                  OBUF (Prop_obuf_I_O)         2.602     8.093 r  s_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.093    s[2]
    V19                                                               r  s[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            s[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.981ns  (logic 4.008ns (50.218%)  route 3.973ns (49.782%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  cin_IBUF_inst/O
                         net (fo=3, routed)           1.609     2.545    cin_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.152     2.697 r  s_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.448     3.145    carry_1
    SLICE_X0Y11          LUT5 (Prop_lut5_I3_O)        0.326     3.471 r  s_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.917     5.387    s_OBUF[3]
    U19                  OBUF (Prop_obuf_I_O)         2.594     7.981 r  s_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.981    s[3]
    U19                                                               r  s[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            s[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.148ns  (logic 3.659ns (51.192%)  route 3.489ns (48.808%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           1.627     2.564    a_IBUF[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.124     2.688 r  s_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.862     4.549    s_OBUF[0]
    W19                  OBUF (Prop_obuf_I_O)         2.599     7.148 r  s_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.148    s[0]
    W19                                                               r  s[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            s[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.134ns  (logic 3.662ns (51.331%)  route 3.472ns (48.669%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  cin_IBUF_inst/O
                         net (fo=3, routed)           1.609     2.545    cin_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I3_O)        0.124     2.669 r  s_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.863     4.532    s_OBUF[1]
    W18                  OBUF (Prop_obuf_I_O)         2.602     7.134 r  s_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.134    s[1]
    W18                                                               r  s[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            s[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.098ns  (logic 1.326ns (63.208%)  route 0.772ns (36.792%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  b_IBUF[1]_inst/O
                         net (fo=2, routed)           0.371     0.534    b_IBUF[1]
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.045     0.579 r  s_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.401     0.980    s_OBUF[1]
    W18                  OBUF (Prop_obuf_I_O)         1.119     2.098 r  s_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.098    s[1]
    W18                                                               r  s[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            s[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.150ns  (logic 1.323ns (61.548%)  route 0.827ns (38.452%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    V17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  b_IBUF[3]_inst/O
                         net (fo=2, routed)           0.396     0.563    b_IBUF[3]
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.045     0.608 r  s_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.431     1.039    s_OBUF[3]
    U19                  OBUF (Prop_obuf_I_O)         1.111     2.150 r  s_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.150    s[3]
    U19                                                               r  s[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[6]
                            (input port)
  Destination:            s[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.158ns  (logic 1.318ns (61.103%)  route 0.839ns (38.897%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  b[6] (IN)
                         net (fo=0)                   0.000     0.000    b[6]
    U17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  b_IBUF[6]_inst/O
                         net (fo=3, routed)           0.409     0.575    b_IBUF[6]
    SLICE_X0Y14          LUT3 (Prop_lut3_I0_O)        0.045     0.620 r  s_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.431     1.051    s_OBUF[6]
    P17                  OBUF (Prop_obuf_I_O)         1.107     2.158 r  s_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.158    s[6]
    P17                                                               r  s[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[5]
                            (input port)
  Destination:            s[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.166ns  (logic 1.390ns (64.153%)  route 0.776ns (35.847%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  b[5] (IN)
                         net (fo=0)                   0.000     0.000    b[5]
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  b_IBUF[5]_inst/O
                         net (fo=2, routed)           0.335     0.490    b_IBUF[5]
    SLICE_X0Y13          LUT5 (Prop_lut5_I0_O)        0.048     0.538 r  s_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.442     0.980    s_OBUF[5]
    P18                  OBUF (Prop_obuf_I_O)         1.186     2.166 r  s_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.166    s[5]
    P18                                                               r  s[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[6]
                            (input port)
  Destination:            s[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.168ns  (logic 1.314ns (60.623%)  route 0.854ns (39.377%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  b[6] (IN)
                         net (fo=0)                   0.000     0.000    b[6]
    U17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  b_IBUF[6]_inst/O
                         net (fo=3, routed)           0.420     0.586    b_IBUF[6]
    SLICE_X0Y14          LUT5 (Prop_lut5_I4_O)        0.045     0.631 r  s_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.434     1.065    s_OBUF[7]
    N17                  OBUF (Prop_obuf_I_O)         1.103     2.168 r  s_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.168    s[7]
    N17                                                               r  s[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[4]
                            (input port)
  Destination:            s[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.217ns  (logic 1.331ns (60.036%)  route 0.886ns (39.964%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  b[4] (IN)
                         net (fo=0)                   0.000     0.000    b[4]
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  b_IBUF[4]_inst/O
                         net (fo=3, routed)           0.461     0.637    b_IBUF[4]
    SLICE_X0Y13          LUT3 (Prop_lut3_I0_O)        0.045     0.682 r  s_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.425     1.106    s_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.111     2.217 r  s_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.217    s[4]
    R18                                                               r  s[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            s[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.251ns  (logic 1.341ns (59.592%)  route 0.909ns (40.408%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  b_IBUF[0]_inst/O
                         net (fo=3, routed)           0.497     0.677    b_IBUF[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.045     0.722 r  s_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.413     1.134    s_OBUF[0]
    W19                  OBUF (Prop_obuf_I_O)         1.116     2.251 r  s_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.251    s[0]
    W19                                                               r  s[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[6]
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.311ns  (logic 1.417ns (61.325%)  route 0.894ns (38.675%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  b[6] (IN)
                         net (fo=0)                   0.000     0.000    b[6]
    U17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  b_IBUF[6]_inst/O
                         net (fo=3, routed)           0.420     0.586    b_IBUF[6]
    SLICE_X0Y14          LUT5 (Prop_lut5_I3_O)        0.042     0.628 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.474     1.102    cout_OBUF
    K17                  OBUF (Prop_obuf_I_O)         1.209     2.311 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.311    cout
    K17                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            s[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.377ns  (logic 1.342ns (56.451%)  route 1.035ns (43.549%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  b_IBUF[2]_inst/O
                         net (fo=3, routed)           0.573     0.751    b_IBUF[2]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.045     0.796 r  s_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.462     1.258    s_OBUF[2]
    V19                  OBUF (Prop_obuf_I_O)         1.119     2.377 r  s_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.377    s[2]
    V19                                                               r  s[2] (OUT)
  -------------------------------------------------------------------    -------------------





