{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668438254414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668438254414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 18:04:14 2022 " "Processing started: Mon Nov 14 18:04:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668438254414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668438254414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ascii -c ascii " "Command: quartus_map --read_settings_files=on --write_settings_files=off ascii -c ascii" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668438254414 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668438255083 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668438255083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_baseline.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_baseline.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_soc_baseline " "Found entity 1: de0_nano_soc_baseline" {  } { { "de0_nano_soc_baseline.v" "" { Text "D:/Users/Hayan/Desktop/FBJA/RSA/working/ascii/de0_nano_soc_baseline.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668438266147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668438266147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii2bits_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ascii2bits_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii2bits_tb " "Found entity 1: ascii2bits_tb" {  } { { "ascii2bits_tb.v" "" { Text "D:/Users/Hayan/Desktop/FBJA/RSA/working/ascii/ascii2bits_tb.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668438266149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668438266149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii2bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ascii2bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii2bits " "Found entity 1: ascii2bits" {  } { { "ascii2bits.v" "" { Text "D:/Users/Hayan/Desktop/FBJA/RSA/working/ascii/ascii2bits.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668438266152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668438266152 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORTS_BAD_TYPE_FOR_DIR" "input reg stringDivider.v(10) " "Verilog HDL Port Declaration error at stringDivider.v(10): input port(s) cannot be declared with type \"reg\"" {  } { { "stringDivider.v" "" { Text "D:/Users/Hayan/Desktop/FBJA/RSA/working/ascii/stringDivider.v" 10 0 0 } }  } 0 10279 "Verilog HDL Port Declaration error at %3!s!: %1!s! port(s) cannot be declared with type \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668438266154 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "stringDivider stringDivider.v(7) " "Ignored design unit \"stringDivider\" at stringDivider.v(7) due to previous errors" {  } { { "stringDivider.v" "" { Text "D:/Users/Hayan/Desktop/FBJA/RSA/working/ascii/stringDivider.v" 7 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1668438266154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stringdivider.v 0 0 " "Found 0 design units, including 0 entities, in source file stringdivider.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668438266154 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668438266264 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 14 18:04:26 2022 " "Processing ended: Mon Nov 14 18:04:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668438266264 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668438266264 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668438266264 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668438266264 ""}
