/*
 * arch/arm/boot/dts/tegra124.dtsi
 *
 * Copyright (c) 2013-2014, NVIDIA CORPORATION. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#include <dt-bindings/gpio/tegra-gpio.h>
#include <dt-bindings/memory/tegra-swgroup.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>

#include "tegra124-soc.dtsi"
#include "tegra124-platforms/tegra124-soctherm.dtsi"
#include "tegra124-platforms/tegra124-bthrot-cdev.dtsi"

/ {
	compatible = "nvidia,tegra124";
	interrupt-parent = <&intc>;
	#address-cells = <2>;
	#size-cells = <2>;

	intc: interrupt-controller@50041000 {
		compatible = "arm,cortex-a15-gic";
		interrupt-controller;
		#interrupt-cells = <3>;
		reg = <0x0 0x50041000 0x0 0x1000>,
		      <0x0 0x50042000 0x0 0x0100>;
	};

	lic: interrupt-controller@60004000 {
		compatible = "nvidia,tegra-gic";
		interrupt-controller;
		num-ictrls = <5>;
		reg = <0x0 0x60004000 0x0 0x40>,
		      <0x0 0x60004100 0x0 0x40>,
		      <0x0 0x60004200 0x0 0x40>,
		      <0x0 0x60004300 0x0 0x40>,
		      <0x0 0x60004400 0x0 0x40>;
        };

	timer {
		compatible = "arm,armv7-timer";
		interrupts = <1 13 0xf04
			      1 14 0xf04>;
	};

	arm-pmu {
		compatible = "arm,cortex-a15-pmu";
		interrupts = <0 144 4>,
			     <0 145 4>,
			     <0 146 4>,
			     <0 147 4>;
	};

	dfll@70110000 {
			compatible = "nvidia,tegra124-dfll";
			reg = <0x0 0x70110000 0x0 0x400>;
			out-clock-name="dfll_cpu";
			status = "disabled";
	};

	power-detect {
		compatible = "nvidia,tegra124-pwr-detect";
	};

	soctherm@0x700E2000 {
		/* 2nd number is considered negative */
		fuse_war@fuse_rev_new { /* CP1/CP2 */
			device_type = "fuse_war";
			match_fuse_rev = <0>; /* see xx_fuse_offsets.h */
			cpu0 = <1135400 6266900>;
			cpu1 = <1122220 5700700>;
			cpu2 = <1127000 6768200>;
			cpu3 = <1110900 6232000>;
			mem0 = <1122300 5936400>;
			mem1 = <1145700 7124600>;
			gpu  = <1120100 6000500>;
			pllx = <1106500 6729300>;
		};
		fuse_war@fuse_rev_old { /* CP/FT */
			device_type = "fuse_war";
			match_fuse_rev = <1>; /* see xx_fuse_offsets.h */
			cpu0 = <1148300 6572300>;
			cpu1 = <1126100 5794600>;
			cpu2 = <1155800 7462800>;
			cpu3 = <1134900 6810800>;
			mem0 = <1062700 4463200>;
			mem1 = <1084700 5603400>;
			gpu  = <1084300 5111900>;
			pllx = <1134500 7410700>;
		};
	};

	/* WDT0 using TMR7 as timing reference */
	wdt0: watchdog@60005100 {
		compatible = "nvidia,tegra-wdt";
		reg = <0x0 0x60005100 0x0 0x20		/* WDT0 registers */
			0x0 0x60005070 0x0 0x8>;	/* TMR7 registers */
	};
};
