<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p913" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_913{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_913{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_913{left:668px;bottom:1141px;letter-spacing:-0.14px;}
#t4_913{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#t5_913{left:70px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t6_913{left:70px;bottom:1046px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t7_913{left:70px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t8_913{left:70px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t9_913{left:70px;bottom:954px;letter-spacing:0.14px;}
#ta_913{left:152px;bottom:954px;letter-spacing:0.15px;word-spacing:0.01px;}
#tb_913{left:70px;bottom:930px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tc_913{left:70px;bottom:914px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#td_913{left:70px;bottom:897px;letter-spacing:-0.14px;word-spacing:-1.35px;}
#te_913{left:70px;bottom:880px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_913{left:70px;bottom:863px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_913{left:70px;bottom:839px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#th_913{left:70px;bottom:822px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#ti_913{left:70px;bottom:805px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#tj_913{left:582px;bottom:812px;}
#tk_913{left:597px;bottom:805px;letter-spacing:-0.13px;word-spacing:-0.7px;}
#tl_913{left:70px;bottom:788px;letter-spacing:-0.16px;word-spacing:-0.39px;}
#tm_913{left:70px;bottom:762px;}
#tn_913{left:96px;bottom:765px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#to_913{left:70px;bottom:739px;}
#tp_913{left:96px;bottom:742px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#tq_913{left:70px;bottom:716px;}
#tr_913{left:96px;bottom:719px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ts_913{left:70px;bottom:693px;}
#tt_913{left:96px;bottom:697px;letter-spacing:-0.19px;word-spacing:-0.45px;}
#tu_913{left:70px;bottom:670px;}
#tv_913{left:96px;bottom:674px;letter-spacing:-0.19px;word-spacing:-0.45px;}
#tw_913{left:70px;bottom:647px;}
#tx_913{left:96px;bottom:651px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ty_913{left:70px;bottom:624px;}
#tz_913{left:96px;bottom:628px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#t10_913{left:70px;bottom:603px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#t11_913{left:70px;bottom:587px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t12_913{left:487px;bottom:593px;}
#t13_913{left:502px;bottom:587px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t14_913{left:70px;bottom:570px;letter-spacing:-0.19px;word-spacing:-0.34px;}
#t15_913{left:70px;bottom:543px;}
#t16_913{left:96px;bottom:547px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#t17_913{left:96px;bottom:530px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t18_913{left:70px;bottom:504px;}
#t19_913{left:96px;bottom:507px;letter-spacing:-0.15px;word-spacing:-0.7px;}
#t1a_913{left:96px;bottom:490px;letter-spacing:-0.38px;word-spacing:-0.27px;}
#t1b_913{left:70px;bottom:432px;letter-spacing:0.16px;word-spacing:0.31px;}
#t1c_913{left:70px;bottom:408px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1d_913{left:70px;bottom:391px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#t1e_913{left:70px;bottom:374px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1f_913{left:70px;bottom:357px;letter-spacing:-0.15px;word-spacing:-1.17px;}
#t1g_913{left:70px;bottom:341px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1h_913{left:70px;bottom:324px;letter-spacing:-0.2px;word-spacing:-0.35px;}
#t1i_913{left:70px;bottom:265px;letter-spacing:0.16px;word-spacing:0.16px;}
#t1j_913{left:70px;bottom:241px;letter-spacing:-0.16px;word-spacing:-0.6px;}
#t1k_913{left:70px;bottom:224px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1l_913{left:70px;bottom:208px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1m_913{left:70px;bottom:149px;letter-spacing:0.15px;word-spacing:0.31px;}
#t1n_913{left:70px;bottom:125px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1o_913{left:70px;bottom:108px;letter-spacing:-0.13px;word-spacing:-1.42px;}

.s1_913{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_913{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_913{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_913{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_913{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s6_913{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts913" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg913Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg913" style="-webkit-user-select: none;"><object width="935" height="1210" data="913/913.svg" type="image/svg+xml" id="pdf913" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_913" class="t s1_913">Vol. 3B </span><span id="t2_913" class="t s1_913">23-15 </span>
<span id="t3_913" class="t s2_913">ARCHITECTURE COMPATIBILITY </span>
<span id="t4_913" class="t s3_913">instructions are guaranteed to be monotonic, with respect to the input operands, throughout the domain supported </span>
<span id="t5_913" class="t s3_913">by the instruction. </span>
<span id="t6_913" class="t s3_913">Transcendental instructions may generate different results in the round-up flag (C1) on the 32-bit x87 FPUs. The </span>
<span id="t7_913" class="t s3_913">round-up flag is undefined for these instructions on the 16-bit IA-32 math coprocessors. This difference has no </span>
<span id="t8_913" class="t s3_913">impact on existing software. </span>
<span id="t9_913" class="t s4_913">23.18.9 </span><span id="ta_913" class="t s4_913">Obsolete Instructions and Undefined Opcodes </span>
<span id="tb_913" class="t s3_913">The 8087 math coprocessor instructions FENI and FDISI, and the Intel 287 math coprocessor instruction FSETPM </span>
<span id="tc_913" class="t s3_913">are treated as integer NOP instructions in the 32-bit x87 FPUs. If these opcodes are detected in the instruction </span>
<span id="td_913" class="t s3_913">stream, no specific operation is performed and no internal states are affected. FSETPM informed the Intel 287 math </span>
<span id="te_913" class="t s3_913">coprocessor that the processor was in protected mode. The 32-bit x87 FPUs handle all addressing and exception- </span>
<span id="tf_913" class="t s3_913">pointer information, whether in protected mode or not. </span>
<span id="tg_913" class="t s3_913">For compatibility with prior generations there are a few reserved x87 opcodes which do not result in an invalid- </span>
<span id="th_913" class="t s3_913">opcode (#UD) exception, but rather result in the same behavior as existing defined x87 instructions. In the interest </span>
<span id="ti_913" class="t s3_913">of standardization, it is recommended that the opcodes defined in the Intel </span>
<span id="tj_913" class="t s5_913">® </span>
<span id="tk_913" class="t s3_913">64 and IA-32 Architectures Software </span>
<span id="tl_913" class="t s3_913">Developer’s Manual, Volumes 2A, 2B, 2C, &amp; 2D, be used for these operations for standardization. </span>
<span id="tm_913" class="t s6_913">• </span><span id="tn_913" class="t s3_913">DCD0H through DCD7H - Behaves the same as FCOM, D8D0H through D8D7H. </span>
<span id="to_913" class="t s6_913">• </span><span id="tp_913" class="t s3_913">DCD8H through DCDFH - Behaves the same as FCOMP, D8D8H through D8DFH. </span>
<span id="tq_913" class="t s6_913">• </span><span id="tr_913" class="t s3_913">D0C8H through D0CFH - Behaves the same as FXCH, D9C8H through D9CFH. </span>
<span id="ts_913" class="t s6_913">• </span><span id="tt_913" class="t s3_913">DED0H through DED7H - Behaves the same as FCOMP, D8D8H through D8DFH. </span>
<span id="tu_913" class="t s6_913">• </span><span id="tv_913" class="t s3_913">DFD0H through DFD7H - Behaves the same as FSTP, DDD8H through DDDFH. </span>
<span id="tw_913" class="t s6_913">• </span><span id="tx_913" class="t s3_913">DFC8H through DFCFH - Behaves the same as FXCH, D9C8H through D9CFH. </span>
<span id="ty_913" class="t s6_913">• </span><span id="tz_913" class="t s3_913">DFD8H through DFDFH - Behaves the same as FSTP, DDD8H through DDDFH. </span>
<span id="t10_913" class="t s3_913">There are a few reserved x87 opcodes which provide unique behavior but do not provide capabilities which are not </span>
<span id="t11_913" class="t s3_913">already available in the main instructions defined in the Intel </span>
<span id="t12_913" class="t s5_913">® </span>
<span id="t13_913" class="t s3_913">64 and IA-32 Architectures Software Developer’s </span>
<span id="t14_913" class="t s3_913">Manual, Volumes 2A, 2B, 2C, &amp; 2D. </span>
<span id="t15_913" class="t s6_913">• </span><span id="t16_913" class="t s3_913">D9D8H through D9DFH - Behaves the same as FSTP (DDD8H through DDDFH) but won't cause a stack </span>
<span id="t17_913" class="t s3_913">underflow exception. </span>
<span id="t18_913" class="t s6_913">• </span><span id="t19_913" class="t s3_913">DFC0H through DFC7H - Behaves the same as FFREE (DDC0H through DDD7H) with the addition of an x87 </span>
<span id="t1a_913" class="t s3_913">stack POP. </span>
<span id="t1b_913" class="t s4_913">23.18.10 WAIT/FWAIT Prefix Differences </span>
<span id="t1c_913" class="t s3_913">On the Intel486 processor, when a WAIT/FWAIT instruction precedes a floating-point instruction (one which itself </span>
<span id="t1d_913" class="t s3_913">automatically synchronizes with the previous floating-point instruction), the WAIT/FWAIT instruction is treated as </span>
<span id="t1e_913" class="t s3_913">a no-op. Pending floating-point exceptions from a previous floating-point instruction are processed not on the </span>
<span id="t1f_913" class="t s3_913">WAIT/FWAIT instruction but on the floating-point instruction following the WAIT/FWAIT instruction. In such a case, </span>
<span id="t1g_913" class="t s3_913">the report of a floating-point exception may appear one instruction later on the Intel486 processor than on a P6 </span>
<span id="t1h_913" class="t s3_913">family or Pentium FPU, or on Intel 387 math coprocessor. </span>
<span id="t1i_913" class="t s4_913">23.18.11 Operands Split Across Segments and/or Pages </span>
<span id="t1j_913" class="t s3_913">On the P6 family, Pentium, and Intel486 processor FPUs, when the first half of an operand to be written is inside a </span>
<span id="t1k_913" class="t s3_913">page or segment and the second half is outside, a memory fault can cause the first half to be stored but not the </span>
<span id="t1l_913" class="t s3_913">second half. In this situation, the Intel 387 math coprocessor stores nothing. </span>
<span id="t1m_913" class="t s4_913">23.18.12 FPU Instruction Synchronization </span>
<span id="t1n_913" class="t s3_913">On the 32-bit x87 FPUs, all floating-point instructions are automatically synchronized; that is, the processor auto- </span>
<span id="t1o_913" class="t s3_913">matically waits until the previous floating-point instruction has completed before completing the next floating-point </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
