package nebula.cpu.fetch

// Copyright Â© 2024, Julian Scheffers, see LICENSE for info

import nebula.cpu._
import nebula.cpu.mem._
import spinal.core._
import spinal.lib._

/** Superscalar instruction fetching unit. */
case class InsnFetcher(cfg: NebulaCfg) extends Component {
    val io = new Bundle {
        /** Program memory interface. */
        val ibus    = master port NebulaMemBus(cfg, true)
        /** Fetched instructions. */
        val dout    = Vec.fill(cfg.frontendWidth)(master port Stream(FetchedInsn(cfg)))
    }
    /** Number of sub-word address bits for the purpose of fetching. */
    val subWord = log2Up(cfg.frontendWidth) + 2
    
    /** Raw instruction reader. */
    val reader = new Area {
        /** Next aligned word to load. */
        val addr = RegInit(U(cfg.entrypoint >> subWord << subWord, cfg.vaddrWidth bits))
    }
}
