$comment
	File created using the following command:
		vcd file Memoria.msim.vcd -direction
$end
$date
	Sun Oct 27 12:10:29 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module mem_4x16_vlg_vec_tst $end
$var reg 1 ! bit_0 $end
$var reg 1 " bit_1 $end
$var reg 1 # bit_2 $end
$var reg 1 $ bit_3 $end
$var reg 1 % Mem_Read $end
$var reg 1 & Mem_write $end
$var reg 1 ' Sel_0 $end
$var reg 1 ( Sel_1 $end
$var reg 1 ) Sel_2 $end
$var reg 1 * Sel_3 $end
$var wire 1 + bit_led_0 $end
$var wire 1 , bit_led_1 $end
$var wire 1 - bit_led_2 $end
$var wire 1 . bit_led_3 $end
$var wire 1 / OUT_0 $end
$var wire 1 0 OUT_1 $end
$var wire 1 1 OUT_2 $end
$var wire 1 2 OUT_3 $end
$var wire 1 3 probe [3] $end
$var wire 1 4 probe [2] $end
$var wire 1 5 probe [1] $end
$var wire 1 6 probe [0] $end

$scope module i1 $end
$var wire 1 7 gnd $end
$var wire 1 8 vcc $end
$var wire 1 9 unknown $end
$var tri1 1 : devclrn $end
$var tri1 1 ; devpor $end
$var tri1 1 < devoe $end
$var wire 1 = OUT_0~output_o $end
$var wire 1 > OUT_1~output_o $end
$var wire 1 ? OUT_2~output_o $end
$var wire 1 @ OUT_3~output_o $end
$var wire 1 A bit_led_0~output_o $end
$var wire 1 B bit_led_1~output_o $end
$var wire 1 C bit_led_2~output_o $end
$var wire 1 D bit_led_3~output_o $end
$var wire 1 E probe[3]~output_o $end
$var wire 1 F probe[2]~output_o $end
$var wire 1 G probe[1]~output_o $end
$var wire 1 H probe[0]~output_o $end
$var wire 1 I Sel_2~input_o $end
$var wire 1 J Sel_1~input_o $end
$var wire 1 K Mem_Read~input_o $end
$var wire 1 L Sel_0~input_o $end
$var wire 1 M inst8|inst17|33~combout $end
$var wire 1 N Sel_3~input_o $end
$var wire 1 O Mem_write~input_o $end
$var wire 1 P inst|inst11|33~combout $end
$var wire 1 Q bit_0~input_o $end
$var wire 1 R inst|inst|inst~q $end
$var wire 1 S inst|inst11|35~combout $end
$var wire 1 T inst|inst2|inst~q $end
$var wire 1 U inst|inst6|inst22~0_combout $end
$var wire 1 V inst|inst11|36~combout $end
$var wire 1 W inst|inst3|inst~q $end
$var wire 1 X inst|inst11|34~combout $end
$var wire 1 Y inst|inst1|inst~q $end
$var wire 1 Z inst8|inst~combout $end
$var wire 1 [ inst3|inst11|33~combout $end
$var wire 1 \ inst3|inst|inst~q $end
$var wire 1 ] inst3|inst11|35~combout $end
$var wire 1 ^ inst3|inst2|inst~q $end
$var wire 1 _ inst8|inst22~0_combout $end
$var wire 1 ` inst6|inst11|33~combout $end
$var wire 1 a inst6|inst|inst~q $end
$var wire 1 b inst6|inst11|35~combout $end
$var wire 1 c inst6|inst2|inst~q $end
$var wire 1 d inst8|inst22~1_combout $end
$var wire 1 e inst8|inst17|36~combout $end
$var wire 1 f inst7|inst11|33~combout $end
$var wire 1 g inst7|inst|inst~q $end
$var wire 1 h inst7|inst11|35~combout $end
$var wire 1 i inst7|inst2|inst~q $end
$var wire 1 j inst8|inst22~2_combout $end
$var wire 1 k inst3|inst11|36~combout $end
$var wire 1 l inst3|inst3|inst~q $end
$var wire 1 m inst3|inst11|34~combout $end
$var wire 1 n inst3|inst1|inst~q $end
$var wire 1 o inst8|inst22~3_combout $end
$var wire 1 p inst6|inst11|36~combout $end
$var wire 1 q inst6|inst3|inst~q $end
$var wire 1 r inst6|inst11|34~combout $end
$var wire 1 s inst6|inst1|inst~q $end
$var wire 1 t inst8|inst22~4_combout $end
$var wire 1 u inst7|inst11|36~combout $end
$var wire 1 v inst7|inst3|inst~q $end
$var wire 1 w inst7|inst11|34~combout $end
$var wire 1 x inst7|inst1|inst~q $end
$var wire 1 y inst8|inst22~5_combout $end
$var wire 1 z inst8|inst22~6_combout $end
$var wire 1 { bit_1~input_o $end
$var wire 1 | inst|inst|inst1~q $end
$var wire 1 } inst|inst2|inst1~q $end
$var wire 1 ~ inst|inst6|inst23~0_combout $end
$var wire 1 !! inst|inst3|inst1~q $end
$var wire 1 "! inst|inst1|inst1~q $end
$var wire 1 #! inst8|inst5~combout $end
$var wire 1 $! inst3|inst|inst1~q $end
$var wire 1 %! inst3|inst2|inst1~q $end
$var wire 1 &! inst8|inst23~0_combout $end
$var wire 1 '! inst6|inst|inst1~q $end
$var wire 1 (! inst6|inst2|inst1~q $end
$var wire 1 )! inst8|inst23~1_combout $end
$var wire 1 *! inst7|inst|inst1~q $end
$var wire 1 +! inst7|inst2|inst1~q $end
$var wire 1 ,! inst8|inst23~2_combout $end
$var wire 1 -! inst3|inst3|inst1~q $end
$var wire 1 .! inst3|inst1|inst1~q $end
$var wire 1 /! inst8|inst23~3_combout $end
$var wire 1 0! inst6|inst3|inst1~q $end
$var wire 1 1! inst6|inst1|inst1~q $end
$var wire 1 2! inst8|inst23~4_combout $end
$var wire 1 3! inst7|inst3|inst1~q $end
$var wire 1 4! inst7|inst1|inst1~q $end
$var wire 1 5! inst8|inst23~5_combout $end
$var wire 1 6! inst8|inst23~6_combout $end
$var wire 1 7! bit_2~input_o $end
$var wire 1 8! inst|inst|inst2~q $end
$var wire 1 9! inst|inst2|inst2~q $end
$var wire 1 :! inst|inst6|inst24~0_combout $end
$var wire 1 ;! inst|inst3|inst2~q $end
$var wire 1 <! inst|inst1|inst2~q $end
$var wire 1 =! inst8|inst6~combout $end
$var wire 1 >! inst3|inst|inst2~q $end
$var wire 1 ?! inst3|inst2|inst2~q $end
$var wire 1 @! inst8|inst24~0_combout $end
$var wire 1 A! inst6|inst|inst2~q $end
$var wire 1 B! inst6|inst2|inst2~q $end
$var wire 1 C! inst8|inst24~1_combout $end
$var wire 1 D! inst7|inst|inst2~q $end
$var wire 1 E! inst7|inst2|inst2~q $end
$var wire 1 F! inst8|inst24~2_combout $end
$var wire 1 G! inst3|inst3|inst2~q $end
$var wire 1 H! inst3|inst1|inst2~q $end
$var wire 1 I! inst8|inst24~3_combout $end
$var wire 1 J! inst6|inst3|inst2~q $end
$var wire 1 K! inst6|inst1|inst2~q $end
$var wire 1 L! inst8|inst24~4_combout $end
$var wire 1 M! inst7|inst3|inst2~q $end
$var wire 1 N! inst7|inst1|inst2~q $end
$var wire 1 O! inst8|inst24~5_combout $end
$var wire 1 P! inst8|inst24~6_combout $end
$var wire 1 Q! bit_3~input_o $end
$var wire 1 R! inst|inst|inst3~q $end
$var wire 1 S! inst|inst2|inst3~q $end
$var wire 1 T! inst|inst6|inst25~0_combout $end
$var wire 1 U! inst|inst3|inst3~q $end
$var wire 1 V! inst|inst1|inst3~q $end
$var wire 1 W! inst8|inst7~combout $end
$var wire 1 X! inst3|inst|inst3~q $end
$var wire 1 Y! inst3|inst2|inst3~q $end
$var wire 1 Z! inst8|inst25~0_combout $end
$var wire 1 [! inst6|inst|inst3~q $end
$var wire 1 \! inst6|inst2|inst3~q $end
$var wire 1 ]! inst8|inst25~1_combout $end
$var wire 1 ^! inst7|inst|inst3~q $end
$var wire 1 _! inst7|inst2|inst3~q $end
$var wire 1 `! inst8|inst25~2_combout $end
$var wire 1 a! inst3|inst3|inst3~q $end
$var wire 1 b! inst3|inst1|inst3~q $end
$var wire 1 c! inst8|inst25~3_combout $end
$var wire 1 d! inst6|inst3|inst3~q $end
$var wire 1 e! inst6|inst1|inst3~q $end
$var wire 1 f! inst8|inst25~4_combout $end
$var wire 1 g! inst7|inst3|inst3~q $end
$var wire 1 h! inst7|inst1|inst3~q $end
$var wire 1 i! inst8|inst25~5_combout $end
$var wire 1 j! inst8|inst25~6_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
06
05
04
03
07
18
x9
1:
1;
1<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
1j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
1y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
1,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
15!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
1F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
1O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
1`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
1i!
0j!
$end
#20000
1!
1#
1$
1&
1O
1Q
17!
1Q!
1D
1C
1A
1+
1-
1.
1P
1R!
18!
1R
1U
1:!
1T!
#70000
0&
0O
0P
#80000
0!
0#
0$
0Q
07!
0Q!
0D
0C
0A
0+
0-
0.
#120000
1%
1K
1M
1W!
1=!
1Z
1H
1F
1E
13
14
16
1z
1P!
1j!
1@
1?
1=
1/
11
12
#160000
0%
0K
0M
0W!
0=!
0Z
0H
0F
0E
03
04
06
0z
0P!
0j!
0@
0?
0=
0/
01
02
#1000000
