// Seed: 1411393622
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  id_5 :
  assert property (@(posedge id_5) id_2 ? 1 : 1)
  else $display("" == 1, 1);
  assign id_1 = 1;
  wire id_6;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input uwire id_2,
    input wire id_3,
    input uwire id_4,
    output tri0 id_5,
    input supply1 id_6,
    output wire id_7,
    input tri id_8,
    input wand id_9,
    output wand id_10,
    input tri id_11,
    output wor id_12,
    output wand id_13,
    output tri id_14,
    input supply1 id_15,
    output wor id_16,
    input tri id_17,
    input supply1 id_18,
    input wire id_19,
    output wor id_20,
    output tri0 id_21,
    output tri id_22,
    input tri id_23,
    input wor id_24,
    input uwire id_25,
    input supply0 id_26,
    output wire id_27,
    input tri id_28
);
  wire id_30;
  module_0 modCall_1 (
      id_30,
      id_30,
      id_30,
      id_30
  );
  assign modCall_1.id_2 = 0;
endmodule
