

================================================================
== Vivado HLS Report for 'image_processor'
================================================================
* Date:           Sat Jul  4 10:35:23 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      5.81|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+---------+----------+
    |     Latency    |    Interval   | Pipeline |
    | min |    max   | min |   max   |   Type   |
    +-----+----------+-----+---------+----------+
    |  166|  10414457|   82|  2088722| dataflow |
    +-----+----------+-----+---------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+-----+---------+-----+---------+---------+
        |                                           |                                |    Latency    |    Interval   | Pipeline|
        |                  Instance                 |             Module             | min |   max   | min |   max   |   Type  |
        +-------------------------------------------+--------------------------------+-----+---------+-----+---------+---------+
        |call_ret_init_fu_333                       |init                            |    0|        0|    0|        0|   none  |
        |call_ret1_init_1_fu_341                    |init_1                          |    0|        0|    0|        0|   none  |
        |call_ret2_init_2_fu_347                    |init_2                          |    0|        0|    0|        0|   none  |
        |call_ret3_init_3_fu_353                    |init_3                          |    0|        0|    0|        0|   none  |
        |grp_AXIvideo2Mat_32_1080_1920_32_s_fu_287  |AXIvideo2Mat_32_1080_1920_32_s  |    3|  2080084|    3|  2080084|   none  |
        |grp_CvtColor_0_32_32_1080_1920_s_fu_275    |CvtColor_0_32_32_1080_1920_s    |    1|  2082241|    1|  2082241|   none  |
        |grp_Sobel_fu_263                           |Sobel                           |   72|  2086562|   72|  2086562|   none  |
        |grp_Erode_32_32_1080_1920_s_fu_251         |Erode_32_32_1080_1920_s         |   81|  2088721|   81|  2088721|   none  |
        |grp_Mat2AXIvideo_32_1080_1920_32_s_fu_310  |Mat2AXIvideo_32_1080_1920_32_s  |    1|  2076841|    1|  2076841|   none  |
        +-------------------------------------------+--------------------------------+-----+---------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     10|
|FIFO             |        0|      -|     110|    480|
|Instance         |       18|      3|    6966|  12603|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|      24|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       18|      3|    7100|  13093|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        6|      1|       6|     24|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+--------------------------------+---------+-------+------+------+
    |             Instance            |             Module             | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------------+--------------------------------+---------+-------+------+------+
    |AXIvideo2Mat_32_1080_1920_32_U0  |AXIvideo2Mat_32_1080_1920_32_s  |        0|      0|   181|   222|
    |CvtColor_0_32_32_1080_1920_U0    |CvtColor_0_32_32_1080_1920_s    |        0|      3|   230|   172|
    |Erode_32_32_1080_1920_U0         |Erode_32_32_1080_1920_s         |        9|      0|  3251|  6096|
    |Mat2AXIvideo_32_1080_1920_32_U0  |Mat2AXIvideo_32_1080_1920_32_s  |        0|      0|    57|   111|
    |Sobel_U0                         |Sobel                           |        9|      0|  3119|  5874|
    |init_U0                          |init                            |        0|      0|    50|    50|
    |init_1_U0                        |init_1                          |        0|      0|    26|    26|
    |init_2_U0                        |init_2                          |        0|      0|    26|    26|
    |init_3_U0                        |init_3                          |        0|      0|    26|    26|
    +---------------------------------+--------------------------------+---------+-------+------+------+
    |Total                            |                                |       18|      3|  6966| 12603|
    +---------------------------------+--------------------------------+---------+-------+------+------+

    * Memory: 
    N/A

    * FIFO: 
    +-------------------------+---------+---+----+------+-----+---------+
    |           Name          | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-------------------------+---------+---+----+------+-----+---------+
    |img_0_cols_V_U           |        0|  5|  24|     2|   12|       24|
    |img_0_cols_V_channel_U   |        0|  5|  24|     2|   12|       24|
    |img_0_data_stream_0_V_U  |        0|  5|  20|     1|    8|        8|
    |img_0_data_stream_1_V_U  |        0|  5|  20|     1|    8|        8|
    |img_0_data_stream_2_V_U  |        0|  5|  20|     1|    8|        8|
    |img_0_rows_V_U           |        0|  5|  24|     2|   12|       24|
    |img_0_rows_V_channel9_U  |        0|  5|  24|     2|   12|       24|
    |img_1_cols_V_U           |        0|  5|  24|     2|   12|       24|
    |img_1_data_stream_0_V_U  |        0|  5|  20|     1|    8|        8|
    |img_1_data_stream_1_V_U  |        0|  5|  20|     1|    8|        8|
    |img_1_data_stream_2_V_U  |        0|  5|  20|     1|    8|        8|
    |img_1_rows_V_U           |        0|  5|  24|     2|   12|       24|
    |img_2_cols_V_U           |        0|  5|  24|     2|   12|       24|
    |img_2_data_stream_0_V_U  |        0|  5|  20|     1|    8|        8|
    |img_2_data_stream_1_V_U  |        0|  5|  20|     1|    8|        8|
    |img_2_data_stream_2_V_U  |        0|  5|  20|     1|    8|        8|
    |img_2_rows_V_U           |        0|  5|  24|     2|   12|       24|
    |img_3_cols_V_U           |        0|  5|  24|     2|   12|       24|
    |img_3_data_stream_0_V_U  |        0|  5|  20|     1|    8|        8|
    |img_3_data_stream_1_V_U  |        0|  5|  20|     1|    8|        8|
    |img_3_data_stream_2_V_U  |        0|  5|  20|     1|    8|        8|
    |img_3_rows_V_U           |        0|  5|  24|     2|   12|       24|
    +-------------------------+---------+---+----+------+-----+---------+
    |Total                    |        0|110| 480|    32|  216|      336|
    +-------------------------+---------+---+----+------+-----+---------+

    * Shift register: 
    N/A

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |AXIvideo2Mat_32_1080_1920_32_U0_ap_start  |    and   |      0|  0|   2|           1|           1|
    |CvtColor_0_32_32_1080_1920_U0_ap_start    |    and   |      0|  0|   2|           1|           1|
    |Erode_32_32_1080_1920_U0_ap_start         |    and   |      0|  0|   2|           1|           1|
    |Mat2AXIvideo_32_1080_1920_32_U0_ap_start  |    and   |      0|  0|   2|           1|           1|
    |Sobel_U0_ap_start                         |    and   |      0|  0|   2|           1|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0|  10|           5|           5|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------------------------+---+-----+-----------+
    |                          Name                         | FF| Bits| Const Bits|
    +-------------------------------------------------------+---+-----+-----------+
    |ap_reg_procdone_AXIvideo2Mat_32_1080_1920_32_U0        |  1|    1|          0|
    |ap_reg_procdone_CvtColor_0_32_32_1080_1920_U0          |  1|    1|          0|
    |ap_reg_procdone_Erode_32_32_1080_1920_U0               |  1|    1|          0|
    |ap_reg_procdone_Mat2AXIvideo_32_1080_1920_32_U0        |  1|    1|          0|
    |ap_reg_procdone_Sobel_U0                               |  1|    1|          0|
    |ap_reg_procdone_init_1_U0                              |  1|    1|          0|
    |ap_reg_procdone_init_2_U0                              |  1|    1|          0|
    |ap_reg_procdone_init_3_U0                              |  1|    1|          0|
    |ap_reg_procdone_init_U0                                |  1|    1|          0|
    |ap_reg_ready_AXIvideo2Mat_32_1080_1920_32_U0_ap_ready  |  1|    1|          0|
    |ap_reg_ready_img_0_cols_V_channel_full_n               |  1|    1|          0|
    |ap_reg_ready_img_0_cols_V_full_n                       |  1|    1|          0|
    |ap_reg_ready_img_0_rows_V_channel9_full_n              |  1|    1|          0|
    |ap_reg_ready_img_0_rows_V_full_n                       |  1|    1|          0|
    |ap_reg_ready_img_1_cols_V_full_n                       |  1|    1|          0|
    |ap_reg_ready_img_1_rows_V_full_n                       |  1|    1|          0|
    |ap_reg_ready_img_2_cols_V_full_n                       |  1|    1|          0|
    |ap_reg_ready_img_2_rows_V_full_n                       |  1|    1|          0|
    |ap_reg_ready_img_3_cols_V_full_n                       |  1|    1|          0|
    |ap_reg_ready_img_3_rows_V_full_n                       |  1|    1|          0|
    |ap_reg_ready_init_1_U0_ap_ready                        |  1|    1|          0|
    |ap_reg_ready_init_2_U0_ap_ready                        |  1|    1|          0|
    |ap_reg_ready_init_3_U0_ap_ready                        |  1|    1|          0|
    |ap_reg_ready_init_U0_ap_ready                          |  1|    1|          0|
    +-------------------------------------------------------+---+-----+-----------+
    |Total                                                  | 24|   24|          0|
    +-------------------------------------------------------+---+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|input_V_data_V_dout     |  in |   32|   ap_fifo  |  input_V_data_V |    pointer   |
|input_V_data_V_empty_n  |  in |    1|   ap_fifo  |  input_V_data_V |    pointer   |
|input_V_data_V_read     | out |    1|   ap_fifo  |  input_V_data_V |    pointer   |
|input_V_keep_V_dout     |  in |    4|   ap_fifo  |  input_V_keep_V |    pointer   |
|input_V_keep_V_empty_n  |  in |    1|   ap_fifo  |  input_V_keep_V |    pointer   |
|input_V_keep_V_read     | out |    1|   ap_fifo  |  input_V_keep_V |    pointer   |
|input_V_strb_V_dout     |  in |    4|   ap_fifo  |  input_V_strb_V |    pointer   |
|input_V_strb_V_empty_n  |  in |    1|   ap_fifo  |  input_V_strb_V |    pointer   |
|input_V_strb_V_read     | out |    1|   ap_fifo  |  input_V_strb_V |    pointer   |
|input_V_user_V_dout     |  in |    1|   ap_fifo  |  input_V_user_V |    pointer   |
|input_V_user_V_empty_n  |  in |    1|   ap_fifo  |  input_V_user_V |    pointer   |
|input_V_user_V_read     | out |    1|   ap_fifo  |  input_V_user_V |    pointer   |
|input_V_last_V_dout     |  in |    1|   ap_fifo  |  input_V_last_V |    pointer   |
|input_V_last_V_empty_n  |  in |    1|   ap_fifo  |  input_V_last_V |    pointer   |
|input_V_last_V_read     | out |    1|   ap_fifo  |  input_V_last_V |    pointer   |
|input_V_id_V_dout       |  in |    1|   ap_fifo  |   input_V_id_V  |    pointer   |
|input_V_id_V_empty_n    |  in |    1|   ap_fifo  |   input_V_id_V  |    pointer   |
|input_V_id_V_read       | out |    1|   ap_fifo  |   input_V_id_V  |    pointer   |
|input_V_dest_V_dout     |  in |    1|   ap_fifo  |  input_V_dest_V |    pointer   |
|input_V_dest_V_empty_n  |  in |    1|   ap_fifo  |  input_V_dest_V |    pointer   |
|input_V_dest_V_read     | out |    1|   ap_fifo  |  input_V_dest_V |    pointer   |
|output_V_data_V_din     | out |   32|   ap_fifo  | output_V_data_V |    pointer   |
|output_V_data_V_full_n  |  in |    1|   ap_fifo  | output_V_data_V |    pointer   |
|output_V_data_V_write   | out |    1|   ap_fifo  | output_V_data_V |    pointer   |
|output_V_keep_V_din     | out |    4|   ap_fifo  | output_V_keep_V |    pointer   |
|output_V_keep_V_full_n  |  in |    1|   ap_fifo  | output_V_keep_V |    pointer   |
|output_V_keep_V_write   | out |    1|   ap_fifo  | output_V_keep_V |    pointer   |
|output_V_strb_V_din     | out |    4|   ap_fifo  | output_V_strb_V |    pointer   |
|output_V_strb_V_full_n  |  in |    1|   ap_fifo  | output_V_strb_V |    pointer   |
|output_V_strb_V_write   | out |    1|   ap_fifo  | output_V_strb_V |    pointer   |
|output_V_user_V_din     | out |    1|   ap_fifo  | output_V_user_V |    pointer   |
|output_V_user_V_full_n  |  in |    1|   ap_fifo  | output_V_user_V |    pointer   |
|output_V_user_V_write   | out |    1|   ap_fifo  | output_V_user_V |    pointer   |
|output_V_last_V_din     | out |    1|   ap_fifo  | output_V_last_V |    pointer   |
|output_V_last_V_full_n  |  in |    1|   ap_fifo  | output_V_last_V |    pointer   |
|output_V_last_V_write   | out |    1|   ap_fifo  | output_V_last_V |    pointer   |
|output_V_id_V_din       | out |    1|   ap_fifo  |  output_V_id_V  |    pointer   |
|output_V_id_V_full_n    |  in |    1|   ap_fifo  |  output_V_id_V  |    pointer   |
|output_V_id_V_write     | out |    1|   ap_fifo  |  output_V_id_V  |    pointer   |
|output_V_dest_V_din     | out |    1|   ap_fifo  | output_V_dest_V |    pointer   |
|output_V_dest_V_full_n  |  in |    1|   ap_fifo  | output_V_dest_V |    pointer   |
|output_V_dest_V_write   | out |    1|   ap_fifo  | output_V_dest_V |    pointer   |
|rows                    |  in |   32|  ap_stable |       rows      |    scalar    |
|cols                    |  in |   32|  ap_stable |       cols      |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | image_processor | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | image_processor | return value |
|ap_done                 | out |    1| ap_ctrl_hs | image_processor | return value |
|ap_start                |  in |    1| ap_ctrl_hs | image_processor | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | image_processor | return value |
|ap_ready                | out |    1| ap_ctrl_hs | image_processor | return value |
+------------------------+-----+-----+------------+-----------------+--------------+

