{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698372075964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698372075965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 10:01:15 2023 " "Processing started: Fri Oct 27 10:01:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698372075965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698372075965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off QJ3to8 -c QJ3to8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off QJ3to8 -c QJ3to8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698372075965 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698372076216 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698372076216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/shudianshiyan/decoder_3to8/decoder_3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file /shudianshiyan/decoder_3to8/decoder_3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3to8 " "Found entity 1: decoder_3to8" {  } { { "../decoder_3to8/decoder_3to8.v" "" { Text "D:/ShuDianShiYan/decoder_3to8/decoder_3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698372081568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698372081568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/shudianshiyan/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /shudianshiyan/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../debounce/debounce.v" "" { Text "D:/ShuDianShiYan/debounce/debounce.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698372081570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698372081570 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "QJ3to8.v(38) " "Verilog HDL information at QJ3to8.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "QJ3to8.v" "" { Text "D:/ShuDianShiYan/QJ3to8/QJ3to8.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698372081571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qj3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file qj3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 QJ3to8 " "Found entity 1: QJ3to8" {  } { { "QJ3to8.v" "" { Text "D:/ShuDianShiYan/QJ3to8/QJ3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698372081571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698372081571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_qj38.v 1 1 " "Found 1 design units, including 1 entities, in source file my_qj38.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_qj38 " "Found entity 1: my_qj38" {  } { { "my_qj38.v" "" { Text "D:/ShuDianShiYan/QJ3to8/my_qj38.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698372081572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698372081572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "En_d QJ3to8.v(25) " "Verilog HDL Implicit Net warning at QJ3to8.v(25): created implicit net for \"En_d\"" {  } { { "QJ3to8.v" "" { Text "D:/ShuDianShiYan/QJ3to8/QJ3to8.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698372081572 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "QJ3to8 " "Elaborating entity \"QJ3to8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698372081591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:u0 " "Elaborating entity \"debounce\" for hierarchy \"debounce:u0\"" {  } { { "QJ3to8.v" "u0" { Text "D:/ShuDianShiYan/QJ3to8/QJ3to8.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698372081592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_qj38 my_qj38:u5 " "Elaborating entity \"my_qj38\" for hierarchy \"my_qj38:u5\"" {  } { { "QJ3to8.v" "u5" { Text "D:/ShuDianShiYan/QJ3to8/QJ3to8.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698372081593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3to8 my_qj38:u5\|decoder_3to8:u1 " "Elaborating entity \"decoder_3to8\" for hierarchy \"my_qj38:u5\|decoder_3to8:u1\"" {  } { { "my_qj38.v" "u1" { Text "D:/ShuDianShiYan/QJ3to8/my_qj38.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698372081594 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Si decoder_3to8.v(13) " "Verilog HDL Always Construct warning at decoder_3to8.v(13): inferring latch(es) for variable \"Si\", which holds its previous value in one or more paths through the always construct" {  } { { "../decoder_3to8/decoder_3to8.v" "" { Text "D:/ShuDianShiYan/decoder_3to8/decoder_3to8.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698372081594 "|QJ3to8|my_qj38:u5|decoder_3to8:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ci decoder_3to8.v(13) " "Verilog HDL Always Construct warning at decoder_3to8.v(13): inferring latch(es) for variable \"Ci\", which holds its previous value in one or more paths through the always construct" {  } { { "../decoder_3to8/decoder_3to8.v" "" { Text "D:/ShuDianShiYan/decoder_3to8/decoder_3to8.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698372081594 "|QJ3to8|my_qj38:u5|decoder_3to8:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ci decoder_3to8.v(45) " "Inferred latch for \"Ci\" at decoder_3to8.v(45)" {  } { { "../decoder_3to8/decoder_3to8.v" "" { Text "D:/ShuDianShiYan/decoder_3to8/decoder_3to8.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698372081594 "|QJ3to8|my_qj38:u5|decoder_3to8:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Si decoder_3to8.v(35) " "Inferred latch for \"Si\" at decoder_3to8.v(35)" {  } { { "../decoder_3to8/decoder_3to8.v" "" { Text "D:/ShuDianShiYan/decoder_3to8/decoder_3to8.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698372081594 "|QJ3to8|my_qj38:u5|decoder_3to8:u1"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "QJ3to8.v" "" { Text "D:/ShuDianShiYan/QJ3to8/QJ3to8.v" 51 -1 0 } } { "../debounce/debounce.v" "" { Text "D:/ShuDianShiYan/debounce/debounce.v" 73 -1 0 } } { "../debounce/debounce.v" "" { Text "D:/ShuDianShiYan/debounce/debounce.v" 82 -1 0 } } { "../debounce/debounce.v" "" { Text "D:/ShuDianShiYan/debounce/debounce.v" 43 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1698372081916 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1698372081916 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698372081994 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ShuDianShiYan/QJ3to8/output_files/QJ3to8.map.smsg " "Generated suppressed messages file D:/ShuDianShiYan/QJ3to8/output_files/QJ3to8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698372082236 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698372082287 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698372082287 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698372082308 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698372082308 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698372082308 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698372082308 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698372082316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 10:01:22 2023 " "Processing ended: Fri Oct 27 10:01:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698372082316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698372082316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698372082316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698372082316 ""}
