// Seed: 3632627721
module module_0;
  logic id_1;
  assign module_2.id_3 = 0;
endmodule
module module_1;
  wire id_1, id_2, id_3;
  module_0 modCall_1 ();
  wire id_4;
  wire id_5;
  ;
endmodule
module module_2 (
    input supply1 id_0,
    input tri id_1,
    input tri0 id_2,
    output tri1 id_3,
    input wand id_4,
    output uwire id_5,
    output wand id_6
);
  logic [7:0] id_8;
  module_0 modCall_1 ();
  generate
    begin : LABEL_0
      assign id_8[1] = id_1 - id_0;
    end
  endgenerate
  assign id_3 = 1;
endmodule
module module_3 (
    output supply0 id_0,
    output supply0 id_1,
    input wor id_2,
    input supply0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input uwire id_6,
    output wire id_7,
    input tri id_8,
    output supply1 id_9,
    input tri0 id_10,
    input uwire id_11,
    output wor id_12,
    input wor id_13,
    output supply1 id_14,
    input tri1 id_15,
    input wire id_16,
    output wor id_17,
    input uwire id_18,
    input uwire id_19,
    output wor id_20,
    output supply0 id_21,
    input supply0 id_22,
    input wand id_23,
    output supply1 id_24,
    output supply1 id_25,
    output wor id_26
);
  assign id_17 = -1;
  module_0 modCall_1 ();
endmodule
