{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 22:57:35 2017 " "Info: Processing started: Thu Apr 13 22:57:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off divider -c divider --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off divider -c divider --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "EN24 " "Info: Assuming node \"EN24\" is an undefined clock" {  } { { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1136 1848 2016 1152 "EN24" "" } } } } { "e:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "EN24" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B4 " "Info: Assuming node \"B4\" is an undefined clock" {  } { { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 960 1304 1472 976 "B4" "" } } } } { "e:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1088 1304 1472 1104 "clk" "" } } } } { "e:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B3 " "Info: Assuming node \"B3\" is an undefined clock" {  } { { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 976 1304 1472 992 "B3" "" } } } } { "e:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B1 " "Info: Assuming node \"B1\" is an undefined clock" {  } { { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1008 1304 1472 1024 "B1" "" } } } } { "e:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B2 " "Info: Assuming node \"B2\" is an undefined clock" {  } { { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 992 1304 1472 1008 "B2" "" } } } } { "e:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "74175:inst\|15 " "Info: Detected ripple clock \"74175:inst\|15\" as buffer" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 184 352 416 264 "15" "" } } } } { "e:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "74175:inst\|15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74175:inst\|14 " "Info: Detected ripple clock \"74175:inst\|14\" as buffer" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } } { "e:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "74175:inst\|14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74175:inst\|13 " "Info: Detected ripple clock \"74175:inst\|13\" as buffer" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } } { "e:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "74175:inst\|13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74283:inst1\|f74283:sub\|106~0 " "Info: Detected gated clock \"74283:inst1\|f74283:sub\|106~0\" as buffer" {  } { { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } } { "e:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "74283:inst1\|f74283:sub\|106~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } } { "e:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74175:inst\|16 " "Info: Detected ripple clock \"74175:inst\|16\" as buffer" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 40 352 416 120 "16" "" } } } } { "e:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "74175:inst\|16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "EN24 register register 74175:inst\|14 74175:inst\|13 500.0 MHz Internal " "Info: Clock \"EN24\" Internal fmax is restricted to 500.0 MHz between source register \"74175:inst\|14\" and destination register \"74175:inst\|13\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.986 ns + Longest register register " "Info: + Longest register to register delay is 0.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74175:inst\|14 1 REG LCFF_X1_Y40_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y40_N19; Fanout = 5; REG Node = '74175:inst\|14'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74175:inst|14 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.285 ns) 0.546 ns 74283:inst1\|f74283:sub\|106~0 2 COMB LCCOMB_X1_Y40_N20 3 " "Info: 2: + IC(0.261 ns) + CELL(0.285 ns) = 0.546 ns; Loc. = LCCOMB_X1_Y40_N20; Fanout = 3; COMB Node = '74283:inst1\|f74283:sub\|106~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { 74175:inst|14 74283:inst1|f74283:sub|106~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.055 ns) 0.824 ns 4D~0 3 COMB LCCOMB_X1_Y40_N26 1 " "Info: 3: + IC(0.223 ns) + CELL(0.055 ns) = 0.824 ns; Loc. = LCCOMB_X1_Y40_N26; Fanout = 1; COMB Node = '4D~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { 74283:inst1|f74283:sub|106~0 4D~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.162 ns) 0.986 ns 74175:inst\|13 4 REG LCFF_X1_Y40_N27 4 " "Info: 4: + IC(0.000 ns) + CELL(0.162 ns) = 0.986 ns; Loc. = LCFF_X1_Y40_N27; Fanout = 4; REG Node = '74175:inst\|13'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.162 ns" { 4D~0 74175:inst|13 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.502 ns ( 50.91 % ) " "Info: Total cell delay = 0.502 ns ( 50.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.484 ns ( 49.09 % ) " "Info: Total interconnect delay = 0.484 ns ( 49.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { 74175:inst|14 74283:inst1|f74283:sub|106~0 4D~0 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.986 ns" { 74175:inst|14 {} 74283:inst1|f74283:sub|106~0 {} 4D~0 {} 74175:inst|13 {} } { 0.000ns 0.261ns 0.223ns 0.000ns } { 0.000ns 0.285ns 0.055ns 0.162ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN24 destination 4.796 ns + Shortest register " "Info: + Shortest clock path from clock \"EN24\" to destination register is 4.796 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.878 ns) 0.878 ns EN24 1 CLK PIN_AA37 2 " "Info: 1: + IC(0.000 ns) + CELL(0.878 ns) = 0.878 ns; Loc. = PIN_AA37; Fanout = 2; CLK Node = 'EN24'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN24 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1136 1848 2016 1152 "EN24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.055 ns) 1.533 ns inst13 2 COMB LCCOMB_X1_Y40_N0 2 " "Info: 2: + IC(0.600 ns) + CELL(0.055 ns) = 1.533 ns; Loc. = LCCOMB_X1_Y40_N0; Fanout = 2; COMB Node = 'inst13'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.655 ns" { EN24 inst13 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.000 ns) 2.616 ns inst13~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(1.083 ns) + CELL(0.000 ns) = 2.616 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.531 ns) + CELL(0.649 ns) 4.796 ns 74175:inst\|13 4 REG LCFF_X1_Y40_N27 4 " "Info: 4: + IC(1.531 ns) + CELL(0.649 ns) = 4.796 ns; Loc. = LCFF_X1_Y40_N27; Fanout = 4; REG Node = '74175:inst\|13'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.582 ns ( 32.99 % ) " "Info: Total cell delay = 1.582 ns ( 32.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.214 ns ( 67.01 % ) " "Info: Total interconnect delay = 3.214 ns ( 67.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.796 ns" { EN24 inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.796 ns" { EN24 {} EN24~combout {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.600ns 1.083ns 1.531ns } { 0.000ns 0.878ns 0.055ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN24 source 4.796 ns - Longest register " "Info: - Longest clock path from clock \"EN24\" to source register is 4.796 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.878 ns) 0.878 ns EN24 1 CLK PIN_AA37 2 " "Info: 1: + IC(0.000 ns) + CELL(0.878 ns) = 0.878 ns; Loc. = PIN_AA37; Fanout = 2; CLK Node = 'EN24'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN24 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1136 1848 2016 1152 "EN24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.055 ns) 1.533 ns inst13 2 COMB LCCOMB_X1_Y40_N0 2 " "Info: 2: + IC(0.600 ns) + CELL(0.055 ns) = 1.533 ns; Loc. = LCCOMB_X1_Y40_N0; Fanout = 2; COMB Node = 'inst13'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.655 ns" { EN24 inst13 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.000 ns) 2.616 ns inst13~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(1.083 ns) + CELL(0.000 ns) = 2.616 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.531 ns) + CELL(0.649 ns) 4.796 ns 74175:inst\|14 4 REG LCFF_X1_Y40_N19 5 " "Info: 4: + IC(1.531 ns) + CELL(0.649 ns) = 4.796 ns; Loc. = LCFF_X1_Y40_N19; Fanout = 5; REG Node = '74175:inst\|14'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.582 ns ( 32.99 % ) " "Info: Total cell delay = 1.582 ns ( 32.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.214 ns ( 67.01 % ) " "Info: Total interconnect delay = 3.214 ns ( 67.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.796 ns" { EN24 inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.796 ns" { EN24 {} EN24~combout {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.600ns 1.083ns 1.531ns } { 0.000ns 0.878ns 0.055ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.796 ns" { EN24 inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.796 ns" { EN24 {} EN24~combout {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.600ns 1.083ns 1.531ns } { 0.000ns 0.878ns 0.055ns 0.000ns 0.649ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.796 ns" { EN24 inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.796 ns" { EN24 {} EN24~combout {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.600ns 1.083ns 1.531ns } { 0.000ns 0.878ns 0.055ns 0.000ns 0.649ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.099 ns + " "Info: + Micro clock to output delay of source is 0.099 ns" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.095 ns + " "Info: + Micro setup delay of destination is 0.095 ns" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { 74175:inst|14 74283:inst1|f74283:sub|106~0 4D~0 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.986 ns" { 74175:inst|14 {} 74283:inst1|f74283:sub|106~0 {} 4D~0 {} 74175:inst|13 {} } { 0.000ns 0.261ns 0.223ns 0.000ns } { 0.000ns 0.285ns 0.055ns 0.162ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.796 ns" { EN24 inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.796 ns" { EN24 {} EN24~combout {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.600ns 1.083ns 1.531ns } { 0.000ns 0.878ns 0.055ns 0.000ns 0.649ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.796 ns" { EN24 inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.796 ns" { EN24 {} EN24~combout {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.600ns 1.083ns 1.531ns } { 0.000ns 0.878ns 0.055ns 0.000ns 0.649ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { 74175:inst|13 {} } {  } {  } "" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "B4 register register 74175:inst\|14 74175:inst\|13 500.0 MHz Internal " "Info: Clock \"B4\" Internal fmax is restricted to 500.0 MHz between source register \"74175:inst\|14\" and destination register \"74175:inst\|13\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.986 ns + Longest register register " "Info: + Longest register to register delay is 0.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74175:inst\|14 1 REG LCFF_X1_Y40_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y40_N19; Fanout = 5; REG Node = '74175:inst\|14'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74175:inst|14 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.285 ns) 0.546 ns 74283:inst1\|f74283:sub\|106~0 2 COMB LCCOMB_X1_Y40_N20 3 " "Info: 2: + IC(0.261 ns) + CELL(0.285 ns) = 0.546 ns; Loc. = LCCOMB_X1_Y40_N20; Fanout = 3; COMB Node = '74283:inst1\|f74283:sub\|106~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { 74175:inst|14 74283:inst1|f74283:sub|106~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.055 ns) 0.824 ns 4D~0 3 COMB LCCOMB_X1_Y40_N26 1 " "Info: 3: + IC(0.223 ns) + CELL(0.055 ns) = 0.824 ns; Loc. = LCCOMB_X1_Y40_N26; Fanout = 1; COMB Node = '4D~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { 74283:inst1|f74283:sub|106~0 4D~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.162 ns) 0.986 ns 74175:inst\|13 4 REG LCFF_X1_Y40_N27 4 " "Info: 4: + IC(0.000 ns) + CELL(0.162 ns) = 0.986 ns; Loc. = LCFF_X1_Y40_N27; Fanout = 4; REG Node = '74175:inst\|13'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.162 ns" { 4D~0 74175:inst|13 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.502 ns ( 50.91 % ) " "Info: Total cell delay = 0.502 ns ( 50.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.484 ns ( 49.09 % ) " "Info: Total interconnect delay = 0.484 ns ( 49.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { 74175:inst|14 74283:inst1|f74283:sub|106~0 4D~0 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.986 ns" { 74175:inst|14 {} 74283:inst1|f74283:sub|106~0 {} 4D~0 {} 74175:inst|13 {} } { 0.000ns 0.261ns 0.223ns 0.000ns } { 0.000ns 0.285ns 0.055ns 0.162ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B4 destination 4.961 ns + Shortest register " "Info: + Shortest clock path from clock \"B4\" to destination register is 4.961 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.848 ns) 0.848 ns B4 1 CLK PIN_AB27 6 " "Info: 1: + IC(0.000 ns) + CELL(0.848 ns) = 0.848 ns; Loc. = PIN_AB27; Fanout = 6; CLK Node = 'B4'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 960 1304 1472 976 "B4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.236 ns) 1.698 ns inst13 2 COMB LCCOMB_X1_Y40_N0 2 " "Info: 2: + IC(0.614 ns) + CELL(0.236 ns) = 1.698 ns; Loc. = LCCOMB_X1_Y40_N0; Fanout = 2; COMB Node = 'inst13'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { B4 inst13 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.000 ns) 2.781 ns inst13~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(1.083 ns) + CELL(0.000 ns) = 2.781 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.531 ns) + CELL(0.649 ns) 4.961 ns 74175:inst\|13 4 REG LCFF_X1_Y40_N27 4 " "Info: 4: + IC(1.531 ns) + CELL(0.649 ns) = 4.961 ns; Loc. = LCFF_X1_Y40_N27; Fanout = 4; REG Node = '74175:inst\|13'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.733 ns ( 34.93 % ) " "Info: Total cell delay = 1.733 ns ( 34.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.228 ns ( 65.07 % ) " "Info: Total interconnect delay = 3.228 ns ( 65.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.961 ns" { B4 inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.961 ns" { B4 {} B4~combout {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.614ns 1.083ns 1.531ns } { 0.000ns 0.848ns 0.236ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B4 source 4.961 ns - Longest register " "Info: - Longest clock path from clock \"B4\" to source register is 4.961 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.848 ns) 0.848 ns B4 1 CLK PIN_AB27 6 " "Info: 1: + IC(0.000 ns) + CELL(0.848 ns) = 0.848 ns; Loc. = PIN_AB27; Fanout = 6; CLK Node = 'B4'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 960 1304 1472 976 "B4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.236 ns) 1.698 ns inst13 2 COMB LCCOMB_X1_Y40_N0 2 " "Info: 2: + IC(0.614 ns) + CELL(0.236 ns) = 1.698 ns; Loc. = LCCOMB_X1_Y40_N0; Fanout = 2; COMB Node = 'inst13'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { B4 inst13 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.000 ns) 2.781 ns inst13~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(1.083 ns) + CELL(0.000 ns) = 2.781 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.531 ns) + CELL(0.649 ns) 4.961 ns 74175:inst\|14 4 REG LCFF_X1_Y40_N19 5 " "Info: 4: + IC(1.531 ns) + CELL(0.649 ns) = 4.961 ns; Loc. = LCFF_X1_Y40_N19; Fanout = 5; REG Node = '74175:inst\|14'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.733 ns ( 34.93 % ) " "Info: Total cell delay = 1.733 ns ( 34.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.228 ns ( 65.07 % ) " "Info: Total interconnect delay = 3.228 ns ( 65.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.961 ns" { B4 inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.961 ns" { B4 {} B4~combout {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.614ns 1.083ns 1.531ns } { 0.000ns 0.848ns 0.236ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.961 ns" { B4 inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.961 ns" { B4 {} B4~combout {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.614ns 1.083ns 1.531ns } { 0.000ns 0.848ns 0.236ns 0.000ns 0.649ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.961 ns" { B4 inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.961 ns" { B4 {} B4~combout {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.614ns 1.083ns 1.531ns } { 0.000ns 0.848ns 0.236ns 0.000ns 0.649ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.099 ns + " "Info: + Micro clock to output delay of source is 0.099 ns" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.095 ns + " "Info: + Micro setup delay of destination is 0.095 ns" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { 74175:inst|14 74283:inst1|f74283:sub|106~0 4D~0 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.986 ns" { 74175:inst|14 {} 74283:inst1|f74283:sub|106~0 {} 4D~0 {} 74175:inst|13 {} } { 0.000ns 0.261ns 0.223ns 0.000ns } { 0.000ns 0.285ns 0.055ns 0.162ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.961 ns" { B4 inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.961 ns" { B4 {} B4~combout {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.614ns 1.083ns 1.531ns } { 0.000ns 0.848ns 0.236ns 0.000ns 0.649ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.961 ns" { B4 inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.961 ns" { B4 {} B4~combout {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.614ns 1.083ns 1.531ns } { 0.000ns 0.848ns 0.236ns 0.000ns 0.649ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { 74175:inst|13 {} } {  } {  } "" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register 74175:inst\|14 74175:inst\|13 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"74175:inst\|14\" and destination register \"74175:inst\|13\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.986 ns + Longest register register " "Info: + Longest register to register delay is 0.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74175:inst\|14 1 REG LCFF_X1_Y40_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y40_N19; Fanout = 5; REG Node = '74175:inst\|14'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74175:inst|14 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.285 ns) 0.546 ns 74283:inst1\|f74283:sub\|106~0 2 COMB LCCOMB_X1_Y40_N20 3 " "Info: 2: + IC(0.261 ns) + CELL(0.285 ns) = 0.546 ns; Loc. = LCCOMB_X1_Y40_N20; Fanout = 3; COMB Node = '74283:inst1\|f74283:sub\|106~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { 74175:inst|14 74283:inst1|f74283:sub|106~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.055 ns) 0.824 ns 4D~0 3 COMB LCCOMB_X1_Y40_N26 1 " "Info: 3: + IC(0.223 ns) + CELL(0.055 ns) = 0.824 ns; Loc. = LCCOMB_X1_Y40_N26; Fanout = 1; COMB Node = '4D~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { 74283:inst1|f74283:sub|106~0 4D~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.162 ns) 0.986 ns 74175:inst\|13 4 REG LCFF_X1_Y40_N27 4 " "Info: 4: + IC(0.000 ns) + CELL(0.162 ns) = 0.986 ns; Loc. = LCFF_X1_Y40_N27; Fanout = 4; REG Node = '74175:inst\|13'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.162 ns" { 4D~0 74175:inst|13 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.502 ns ( 50.91 % ) " "Info: Total cell delay = 0.502 ns ( 50.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.484 ns ( 49.09 % ) " "Info: Total interconnect delay = 0.484 ns ( 49.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { 74175:inst|14 74283:inst1|f74283:sub|106~0 4D~0 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.986 ns" { 74175:inst|14 {} 74283:inst1|f74283:sub|106~0 {} 4D~0 {} 74175:inst|13 {} } { 0.000ns 0.261ns 0.223ns 0.000ns } { 0.000ns 0.285ns 0.055ns 0.162ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.025 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.878 ns) 0.878 ns clk 1 CLK PIN_AA38 1 " "Info: 1: + IC(0.000 ns) + CELL(0.878 ns) = 0.878 ns; Loc. = PIN_AA38; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1088 1304 1472 1104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.239 ns) 1.762 ns inst13 2 COMB LCCOMB_X1_Y40_N0 2 " "Info: 2: + IC(0.645 ns) + CELL(0.239 ns) = 1.762 ns; Loc. = LCCOMB_X1_Y40_N0; Fanout = 2; COMB Node = 'inst13'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { clk inst13 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.000 ns) 2.845 ns inst13~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(1.083 ns) + CELL(0.000 ns) = 2.845 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.531 ns) + CELL(0.649 ns) 5.025 ns 74175:inst\|13 4 REG LCFF_X1_Y40_N27 4 " "Info: 4: + IC(1.531 ns) + CELL(0.649 ns) = 5.025 ns; Loc. = LCFF_X1_Y40_N27; Fanout = 4; REG Node = '74175:inst\|13'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 35.14 % ) " "Info: Total cell delay = 1.766 ns ( 35.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.259 ns ( 64.86 % ) " "Info: Total interconnect delay = 3.259 ns ( 64.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.025 ns" { clk inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.025 ns" { clk {} clk~combout {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.645ns 1.083ns 1.531ns } { 0.000ns 0.878ns 0.239ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.025 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.878 ns) 0.878 ns clk 1 CLK PIN_AA38 1 " "Info: 1: + IC(0.000 ns) + CELL(0.878 ns) = 0.878 ns; Loc. = PIN_AA38; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1088 1304 1472 1104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.239 ns) 1.762 ns inst13 2 COMB LCCOMB_X1_Y40_N0 2 " "Info: 2: + IC(0.645 ns) + CELL(0.239 ns) = 1.762 ns; Loc. = LCCOMB_X1_Y40_N0; Fanout = 2; COMB Node = 'inst13'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { clk inst13 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.000 ns) 2.845 ns inst13~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(1.083 ns) + CELL(0.000 ns) = 2.845 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.531 ns) + CELL(0.649 ns) 5.025 ns 74175:inst\|14 4 REG LCFF_X1_Y40_N19 5 " "Info: 4: + IC(1.531 ns) + CELL(0.649 ns) = 5.025 ns; Loc. = LCFF_X1_Y40_N19; Fanout = 5; REG Node = '74175:inst\|14'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 35.14 % ) " "Info: Total cell delay = 1.766 ns ( 35.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.259 ns ( 64.86 % ) " "Info: Total interconnect delay = 3.259 ns ( 64.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.025 ns" { clk inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.025 ns" { clk {} clk~combout {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.645ns 1.083ns 1.531ns } { 0.000ns 0.878ns 0.239ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.025 ns" { clk inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.025 ns" { clk {} clk~combout {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.645ns 1.083ns 1.531ns } { 0.000ns 0.878ns 0.239ns 0.000ns 0.649ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.025 ns" { clk inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.025 ns" { clk {} clk~combout {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.645ns 1.083ns 1.531ns } { 0.000ns 0.878ns 0.239ns 0.000ns 0.649ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.099 ns + " "Info: + Micro clock to output delay of source is 0.099 ns" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.095 ns + " "Info: + Micro setup delay of destination is 0.095 ns" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { 74175:inst|14 74283:inst1|f74283:sub|106~0 4D~0 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.986 ns" { 74175:inst|14 {} 74283:inst1|f74283:sub|106~0 {} 4D~0 {} 74175:inst|13 {} } { 0.000ns 0.261ns 0.223ns 0.000ns } { 0.000ns 0.285ns 0.055ns 0.162ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.025 ns" { clk inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.025 ns" { clk {} clk~combout {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.645ns 1.083ns 1.531ns } { 0.000ns 0.878ns 0.239ns 0.000ns 0.649ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.025 ns" { clk inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.025 ns" { clk {} clk~combout {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.645ns 1.083ns 1.531ns } { 0.000ns 0.878ns 0.239ns 0.000ns 0.649ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { 74175:inst|13 {} } {  } {  } "" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "B3 register register 74175:inst\|14 74175:inst\|13 500.0 MHz Internal " "Info: Clock \"B3\" Internal fmax is restricted to 500.0 MHz between source register \"74175:inst\|14\" and destination register \"74175:inst\|13\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.986 ns + Longest register register " "Info: + Longest register to register delay is 0.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74175:inst\|14 1 REG LCFF_X1_Y40_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y40_N19; Fanout = 5; REG Node = '74175:inst\|14'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74175:inst|14 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.285 ns) 0.546 ns 74283:inst1\|f74283:sub\|106~0 2 COMB LCCOMB_X1_Y40_N20 3 " "Info: 2: + IC(0.261 ns) + CELL(0.285 ns) = 0.546 ns; Loc. = LCCOMB_X1_Y40_N20; Fanout = 3; COMB Node = '74283:inst1\|f74283:sub\|106~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { 74175:inst|14 74283:inst1|f74283:sub|106~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.055 ns) 0.824 ns 4D~0 3 COMB LCCOMB_X1_Y40_N26 1 " "Info: 3: + IC(0.223 ns) + CELL(0.055 ns) = 0.824 ns; Loc. = LCCOMB_X1_Y40_N26; Fanout = 1; COMB Node = '4D~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { 74283:inst1|f74283:sub|106~0 4D~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.162 ns) 0.986 ns 74175:inst\|13 4 REG LCFF_X1_Y40_N27 4 " "Info: 4: + IC(0.000 ns) + CELL(0.162 ns) = 0.986 ns; Loc. = LCFF_X1_Y40_N27; Fanout = 4; REG Node = '74175:inst\|13'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.162 ns" { 4D~0 74175:inst|13 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.502 ns ( 50.91 % ) " "Info: Total cell delay = 0.502 ns ( 50.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.484 ns ( 49.09 % ) " "Info: Total interconnect delay = 0.484 ns ( 49.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { 74175:inst|14 74283:inst1|f74283:sub|106~0 4D~0 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.986 ns" { 74175:inst|14 {} 74283:inst1|f74283:sub|106~0 {} 4D~0 {} 74175:inst|13 {} } { 0.000ns 0.261ns 0.223ns 0.000ns } { 0.000ns 0.285ns 0.055ns 0.162ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B3 destination 6.002 ns + Shortest register " "Info: + Shortest clock path from clock \"B3\" to destination register is 6.002 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.888 ns) 0.888 ns B3 1 CLK PIN_Y39 5 " "Info: 1: + IC(0.000 ns) + CELL(0.888 ns) = 0.888 ns; Loc. = PIN_Y39; Fanout = 5; CLK Node = 'B3'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 976 1304 1472 992 "B3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.285 ns) 2.063 ns 74283:inst1\|f74283:sub\|106~0 2 COMB LCCOMB_X1_Y40_N20 3 " "Info: 2: + IC(0.890 ns) + CELL(0.285 ns) = 2.063 ns; Loc. = LCCOMB_X1_Y40_N20; Fanout = 3; COMB Node = '74283:inst1\|f74283:sub\|106~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { B3 74283:inst1|f74283:sub|106~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.384 ns) 2.739 ns inst13 3 COMB LCCOMB_X1_Y40_N0 2 " "Info: 3: + IC(0.292 ns) + CELL(0.384 ns) = 2.739 ns; Loc. = LCCOMB_X1_Y40_N0; Fanout = 2; COMB Node = 'inst13'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { 74283:inst1|f74283:sub|106~0 inst13 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.000 ns) 3.822 ns inst13~clkctrl 4 COMB CLKCTRL_G2 8 " "Info: 4: + IC(1.083 ns) + CELL(0.000 ns) = 3.822 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.531 ns) + CELL(0.649 ns) 6.002 ns 74175:inst\|13 5 REG LCFF_X1_Y40_N27 4 " "Info: 5: + IC(1.531 ns) + CELL(0.649 ns) = 6.002 ns; Loc. = LCFF_X1_Y40_N27; Fanout = 4; REG Node = '74175:inst\|13'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.206 ns ( 36.75 % ) " "Info: Total cell delay = 2.206 ns ( 36.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.796 ns ( 63.25 % ) " "Info: Total interconnect delay = 3.796 ns ( 63.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.002 ns" { B3 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.002 ns" { B3 {} B3~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.890ns 0.292ns 1.083ns 1.531ns } { 0.000ns 0.888ns 0.285ns 0.384ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B3 source 6.002 ns - Longest register " "Info: - Longest clock path from clock \"B3\" to source register is 6.002 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.888 ns) 0.888 ns B3 1 CLK PIN_Y39 5 " "Info: 1: + IC(0.000 ns) + CELL(0.888 ns) = 0.888 ns; Loc. = PIN_Y39; Fanout = 5; CLK Node = 'B3'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 976 1304 1472 992 "B3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.285 ns) 2.063 ns 74283:inst1\|f74283:sub\|106~0 2 COMB LCCOMB_X1_Y40_N20 3 " "Info: 2: + IC(0.890 ns) + CELL(0.285 ns) = 2.063 ns; Loc. = LCCOMB_X1_Y40_N20; Fanout = 3; COMB Node = '74283:inst1\|f74283:sub\|106~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { B3 74283:inst1|f74283:sub|106~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.384 ns) 2.739 ns inst13 3 COMB LCCOMB_X1_Y40_N0 2 " "Info: 3: + IC(0.292 ns) + CELL(0.384 ns) = 2.739 ns; Loc. = LCCOMB_X1_Y40_N0; Fanout = 2; COMB Node = 'inst13'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { 74283:inst1|f74283:sub|106~0 inst13 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.000 ns) 3.822 ns inst13~clkctrl 4 COMB CLKCTRL_G2 8 " "Info: 4: + IC(1.083 ns) + CELL(0.000 ns) = 3.822 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.531 ns) + CELL(0.649 ns) 6.002 ns 74175:inst\|14 5 REG LCFF_X1_Y40_N19 5 " "Info: 5: + IC(1.531 ns) + CELL(0.649 ns) = 6.002 ns; Loc. = LCFF_X1_Y40_N19; Fanout = 5; REG Node = '74175:inst\|14'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.206 ns ( 36.75 % ) " "Info: Total cell delay = 2.206 ns ( 36.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.796 ns ( 63.25 % ) " "Info: Total interconnect delay = 3.796 ns ( 63.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.002 ns" { B3 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.002 ns" { B3 {} B3~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.890ns 0.292ns 1.083ns 1.531ns } { 0.000ns 0.888ns 0.285ns 0.384ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.002 ns" { B3 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.002 ns" { B3 {} B3~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.890ns 0.292ns 1.083ns 1.531ns } { 0.000ns 0.888ns 0.285ns 0.384ns 0.000ns 0.649ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.002 ns" { B3 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.002 ns" { B3 {} B3~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.890ns 0.292ns 1.083ns 1.531ns } { 0.000ns 0.888ns 0.285ns 0.384ns 0.000ns 0.649ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.099 ns + " "Info: + Micro clock to output delay of source is 0.099 ns" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.095 ns + " "Info: + Micro setup delay of destination is 0.095 ns" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { 74175:inst|14 74283:inst1|f74283:sub|106~0 4D~0 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.986 ns" { 74175:inst|14 {} 74283:inst1|f74283:sub|106~0 {} 4D~0 {} 74175:inst|13 {} } { 0.000ns 0.261ns 0.223ns 0.000ns } { 0.000ns 0.285ns 0.055ns 0.162ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.002 ns" { B3 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.002 ns" { B3 {} B3~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.890ns 0.292ns 1.083ns 1.531ns } { 0.000ns 0.888ns 0.285ns 0.384ns 0.000ns 0.649ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.002 ns" { B3 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.002 ns" { B3 {} B3~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.890ns 0.292ns 1.083ns 1.531ns } { 0.000ns 0.888ns 0.285ns 0.384ns 0.000ns 0.649ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { 74175:inst|13 {} } {  } {  } "" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "B1 register register 74175:inst\|14 74175:inst\|13 500.0 MHz Internal " "Info: Clock \"B1\" Internal fmax is restricted to 500.0 MHz between source register \"74175:inst\|14\" and destination register \"74175:inst\|13\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.986 ns + Longest register register " "Info: + Longest register to register delay is 0.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74175:inst\|14 1 REG LCFF_X1_Y40_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y40_N19; Fanout = 5; REG Node = '74175:inst\|14'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74175:inst|14 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.285 ns) 0.546 ns 74283:inst1\|f74283:sub\|106~0 2 COMB LCCOMB_X1_Y40_N20 3 " "Info: 2: + IC(0.261 ns) + CELL(0.285 ns) = 0.546 ns; Loc. = LCCOMB_X1_Y40_N20; Fanout = 3; COMB Node = '74283:inst1\|f74283:sub\|106~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { 74175:inst|14 74283:inst1|f74283:sub|106~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.055 ns) 0.824 ns 4D~0 3 COMB LCCOMB_X1_Y40_N26 1 " "Info: 3: + IC(0.223 ns) + CELL(0.055 ns) = 0.824 ns; Loc. = LCCOMB_X1_Y40_N26; Fanout = 1; COMB Node = '4D~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { 74283:inst1|f74283:sub|106~0 4D~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.162 ns) 0.986 ns 74175:inst\|13 4 REG LCFF_X1_Y40_N27 4 " "Info: 4: + IC(0.000 ns) + CELL(0.162 ns) = 0.986 ns; Loc. = LCFF_X1_Y40_N27; Fanout = 4; REG Node = '74175:inst\|13'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.162 ns" { 4D~0 74175:inst|13 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.502 ns ( 50.91 % ) " "Info: Total cell delay = 0.502 ns ( 50.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.484 ns ( 49.09 % ) " "Info: Total interconnect delay = 0.484 ns ( 49.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { 74175:inst|14 74283:inst1|f74283:sub|106~0 4D~0 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.986 ns" { 74175:inst|14 {} 74283:inst1|f74283:sub|106~0 {} 4D~0 {} 74175:inst|13 {} } { 0.000ns 0.261ns 0.223ns 0.000ns } { 0.000ns 0.285ns 0.055ns 0.162ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B1 destination 6.125 ns + Shortest register " "Info: + Shortest clock path from clock \"B1\" to destination register is 6.125 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.858 ns) 0.858 ns B1 1 CLK PIN_Y33 6 " "Info: 1: + IC(0.000 ns) + CELL(0.858 ns) = 0.858 ns; Loc. = PIN_Y33; Fanout = 6; CLK Node = 'B1'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1008 1304 1472 1024 "B1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.374 ns) 2.186 ns 74283:inst1\|f74283:sub\|106~0 2 COMB LCCOMB_X1_Y40_N20 3 " "Info: 2: + IC(0.954 ns) + CELL(0.374 ns) = 2.186 ns; Loc. = LCCOMB_X1_Y40_N20; Fanout = 3; COMB Node = '74283:inst1\|f74283:sub\|106~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.328 ns" { B1 74283:inst1|f74283:sub|106~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.384 ns) 2.862 ns inst13 3 COMB LCCOMB_X1_Y40_N0 2 " "Info: 3: + IC(0.292 ns) + CELL(0.384 ns) = 2.862 ns; Loc. = LCCOMB_X1_Y40_N0; Fanout = 2; COMB Node = 'inst13'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { 74283:inst1|f74283:sub|106~0 inst13 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.000 ns) 3.945 ns inst13~clkctrl 4 COMB CLKCTRL_G2 8 " "Info: 4: + IC(1.083 ns) + CELL(0.000 ns) = 3.945 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.531 ns) + CELL(0.649 ns) 6.125 ns 74175:inst\|13 5 REG LCFF_X1_Y40_N27 4 " "Info: 5: + IC(1.531 ns) + CELL(0.649 ns) = 6.125 ns; Loc. = LCFF_X1_Y40_N27; Fanout = 4; REG Node = '74175:inst\|13'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.265 ns ( 36.98 % ) " "Info: Total cell delay = 2.265 ns ( 36.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.860 ns ( 63.02 % ) " "Info: Total interconnect delay = 3.860 ns ( 63.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.125 ns" { B1 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.125 ns" { B1 {} B1~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.954ns 0.292ns 1.083ns 1.531ns } { 0.000ns 0.858ns 0.374ns 0.384ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B1 source 6.125 ns - Longest register " "Info: - Longest clock path from clock \"B1\" to source register is 6.125 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.858 ns) 0.858 ns B1 1 CLK PIN_Y33 6 " "Info: 1: + IC(0.000 ns) + CELL(0.858 ns) = 0.858 ns; Loc. = PIN_Y33; Fanout = 6; CLK Node = 'B1'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1008 1304 1472 1024 "B1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.374 ns) 2.186 ns 74283:inst1\|f74283:sub\|106~0 2 COMB LCCOMB_X1_Y40_N20 3 " "Info: 2: + IC(0.954 ns) + CELL(0.374 ns) = 2.186 ns; Loc. = LCCOMB_X1_Y40_N20; Fanout = 3; COMB Node = '74283:inst1\|f74283:sub\|106~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.328 ns" { B1 74283:inst1|f74283:sub|106~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.384 ns) 2.862 ns inst13 3 COMB LCCOMB_X1_Y40_N0 2 " "Info: 3: + IC(0.292 ns) + CELL(0.384 ns) = 2.862 ns; Loc. = LCCOMB_X1_Y40_N0; Fanout = 2; COMB Node = 'inst13'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { 74283:inst1|f74283:sub|106~0 inst13 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.000 ns) 3.945 ns inst13~clkctrl 4 COMB CLKCTRL_G2 8 " "Info: 4: + IC(1.083 ns) + CELL(0.000 ns) = 3.945 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.531 ns) + CELL(0.649 ns) 6.125 ns 74175:inst\|14 5 REG LCFF_X1_Y40_N19 5 " "Info: 5: + IC(1.531 ns) + CELL(0.649 ns) = 6.125 ns; Loc. = LCFF_X1_Y40_N19; Fanout = 5; REG Node = '74175:inst\|14'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.265 ns ( 36.98 % ) " "Info: Total cell delay = 2.265 ns ( 36.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.860 ns ( 63.02 % ) " "Info: Total interconnect delay = 3.860 ns ( 63.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.125 ns" { B1 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.125 ns" { B1 {} B1~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.954ns 0.292ns 1.083ns 1.531ns } { 0.000ns 0.858ns 0.374ns 0.384ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.125 ns" { B1 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.125 ns" { B1 {} B1~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.954ns 0.292ns 1.083ns 1.531ns } { 0.000ns 0.858ns 0.374ns 0.384ns 0.000ns 0.649ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.125 ns" { B1 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.125 ns" { B1 {} B1~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.954ns 0.292ns 1.083ns 1.531ns } { 0.000ns 0.858ns 0.374ns 0.384ns 0.000ns 0.649ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.099 ns + " "Info: + Micro clock to output delay of source is 0.099 ns" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.095 ns + " "Info: + Micro setup delay of destination is 0.095 ns" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { 74175:inst|14 74283:inst1|f74283:sub|106~0 4D~0 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.986 ns" { 74175:inst|14 {} 74283:inst1|f74283:sub|106~0 {} 4D~0 {} 74175:inst|13 {} } { 0.000ns 0.261ns 0.223ns 0.000ns } { 0.000ns 0.285ns 0.055ns 0.162ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.125 ns" { B1 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.125 ns" { B1 {} B1~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.954ns 0.292ns 1.083ns 1.531ns } { 0.000ns 0.858ns 0.374ns 0.384ns 0.000ns 0.649ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.125 ns" { B1 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.125 ns" { B1 {} B1~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.954ns 0.292ns 1.083ns 1.531ns } { 0.000ns 0.858ns 0.374ns 0.384ns 0.000ns 0.649ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { 74175:inst|13 {} } {  } {  } "" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "B2 register register 74175:inst\|14 74175:inst\|13 500.0 MHz Internal " "Info: Clock \"B2\" Internal fmax is restricted to 500.0 MHz between source register \"74175:inst\|14\" and destination register \"74175:inst\|13\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.986 ns + Longest register register " "Info: + Longest register to register delay is 0.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74175:inst\|14 1 REG LCFF_X1_Y40_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y40_N19; Fanout = 5; REG Node = '74175:inst\|14'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74175:inst|14 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.285 ns) 0.546 ns 74283:inst1\|f74283:sub\|106~0 2 COMB LCCOMB_X1_Y40_N20 3 " "Info: 2: + IC(0.261 ns) + CELL(0.285 ns) = 0.546 ns; Loc. = LCCOMB_X1_Y40_N20; Fanout = 3; COMB Node = '74283:inst1\|f74283:sub\|106~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { 74175:inst|14 74283:inst1|f74283:sub|106~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.055 ns) 0.824 ns 4D~0 3 COMB LCCOMB_X1_Y40_N26 1 " "Info: 3: + IC(0.223 ns) + CELL(0.055 ns) = 0.824 ns; Loc. = LCCOMB_X1_Y40_N26; Fanout = 1; COMB Node = '4D~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { 74283:inst1|f74283:sub|106~0 4D~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.162 ns) 0.986 ns 74175:inst\|13 4 REG LCFF_X1_Y40_N27 4 " "Info: 4: + IC(0.000 ns) + CELL(0.162 ns) = 0.986 ns; Loc. = LCFF_X1_Y40_N27; Fanout = 4; REG Node = '74175:inst\|13'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.162 ns" { 4D~0 74175:inst|13 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.502 ns ( 50.91 % ) " "Info: Total cell delay = 0.502 ns ( 50.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.484 ns ( 49.09 % ) " "Info: Total interconnect delay = 0.484 ns ( 49.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { 74175:inst|14 74283:inst1|f74283:sub|106~0 4D~0 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.986 ns" { 74175:inst|14 {} 74283:inst1|f74283:sub|106~0 {} 4D~0 {} 74175:inst|13 {} } { 0.000ns 0.261ns 0.223ns 0.000ns } { 0.000ns 0.285ns 0.055ns 0.162ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B2 destination 5.845 ns + Shortest register " "Info: + Shortest clock path from clock \"B2\" to destination register is 5.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.848 ns) 0.848 ns B2 1 CLK PIN_AA27 6 " "Info: 1: + IC(0.000 ns) + CELL(0.848 ns) = 0.848 ns; Loc. = PIN_AA27; Fanout = 6; CLK Node = 'B2'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 992 1304 1472 1008 "B2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.397 ns) 1.906 ns 74283:inst1\|f74283:sub\|106~0 2 COMB LCCOMB_X1_Y40_N20 3 " "Info: 2: + IC(0.661 ns) + CELL(0.397 ns) = 1.906 ns; Loc. = LCCOMB_X1_Y40_N20; Fanout = 3; COMB Node = '74283:inst1\|f74283:sub\|106~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { B2 74283:inst1|f74283:sub|106~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.384 ns) 2.582 ns inst13 3 COMB LCCOMB_X1_Y40_N0 2 " "Info: 3: + IC(0.292 ns) + CELL(0.384 ns) = 2.582 ns; Loc. = LCCOMB_X1_Y40_N0; Fanout = 2; COMB Node = 'inst13'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { 74283:inst1|f74283:sub|106~0 inst13 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.000 ns) 3.665 ns inst13~clkctrl 4 COMB CLKCTRL_G2 8 " "Info: 4: + IC(1.083 ns) + CELL(0.000 ns) = 3.665 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.531 ns) + CELL(0.649 ns) 5.845 ns 74175:inst\|13 5 REG LCFF_X1_Y40_N27 4 " "Info: 5: + IC(1.531 ns) + CELL(0.649 ns) = 5.845 ns; Loc. = LCFF_X1_Y40_N27; Fanout = 4; REG Node = '74175:inst\|13'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.278 ns ( 38.97 % ) " "Info: Total cell delay = 2.278 ns ( 38.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.567 ns ( 61.03 % ) " "Info: Total interconnect delay = 3.567 ns ( 61.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.845 ns" { B2 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.845 ns" { B2 {} B2~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.661ns 0.292ns 1.083ns 1.531ns } { 0.000ns 0.848ns 0.397ns 0.384ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B2 source 5.845 ns - Longest register " "Info: - Longest clock path from clock \"B2\" to source register is 5.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.848 ns) 0.848 ns B2 1 CLK PIN_AA27 6 " "Info: 1: + IC(0.000 ns) + CELL(0.848 ns) = 0.848 ns; Loc. = PIN_AA27; Fanout = 6; CLK Node = 'B2'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 992 1304 1472 1008 "B2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.397 ns) 1.906 ns 74283:inst1\|f74283:sub\|106~0 2 COMB LCCOMB_X1_Y40_N20 3 " "Info: 2: + IC(0.661 ns) + CELL(0.397 ns) = 1.906 ns; Loc. = LCCOMB_X1_Y40_N20; Fanout = 3; COMB Node = '74283:inst1\|f74283:sub\|106~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { B2 74283:inst1|f74283:sub|106~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.384 ns) 2.582 ns inst13 3 COMB LCCOMB_X1_Y40_N0 2 " "Info: 3: + IC(0.292 ns) + CELL(0.384 ns) = 2.582 ns; Loc. = LCCOMB_X1_Y40_N0; Fanout = 2; COMB Node = 'inst13'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { 74283:inst1|f74283:sub|106~0 inst13 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.000 ns) 3.665 ns inst13~clkctrl 4 COMB CLKCTRL_G2 8 " "Info: 4: + IC(1.083 ns) + CELL(0.000 ns) = 3.665 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.531 ns) + CELL(0.649 ns) 5.845 ns 74175:inst\|14 5 REG LCFF_X1_Y40_N19 5 " "Info: 5: + IC(1.531 ns) + CELL(0.649 ns) = 5.845 ns; Loc. = LCFF_X1_Y40_N19; Fanout = 5; REG Node = '74175:inst\|14'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.278 ns ( 38.97 % ) " "Info: Total cell delay = 2.278 ns ( 38.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.567 ns ( 61.03 % ) " "Info: Total interconnect delay = 3.567 ns ( 61.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.845 ns" { B2 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.845 ns" { B2 {} B2~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.661ns 0.292ns 1.083ns 1.531ns } { 0.000ns 0.848ns 0.397ns 0.384ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.845 ns" { B2 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.845 ns" { B2 {} B2~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.661ns 0.292ns 1.083ns 1.531ns } { 0.000ns 0.848ns 0.397ns 0.384ns 0.000ns 0.649ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.845 ns" { B2 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.845 ns" { B2 {} B2~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.661ns 0.292ns 1.083ns 1.531ns } { 0.000ns 0.848ns 0.397ns 0.384ns 0.000ns 0.649ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.099 ns + " "Info: + Micro clock to output delay of source is 0.099 ns" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.095 ns + " "Info: + Micro setup delay of destination is 0.095 ns" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { 74175:inst|14 74283:inst1|f74283:sub|106~0 4D~0 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.986 ns" { 74175:inst|14 {} 74283:inst1|f74283:sub|106~0 {} 4D~0 {} 74175:inst|13 {} } { 0.000ns 0.261ns 0.223ns 0.000ns } { 0.000ns 0.285ns 0.055ns 0.162ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.845 ns" { B2 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.845 ns" { B2 {} B2~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.661ns 0.292ns 1.083ns 1.531ns } { 0.000ns 0.848ns 0.397ns 0.384ns 0.000ns 0.649ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.845 ns" { B2 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.845 ns" { B2 {} B2~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.661ns 0.292ns 1.083ns 1.531ns } { 0.000ns 0.848ns 0.397ns 0.384ns 0.000ns 0.649ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { 74175:inst|13 {} } {  } {  } "" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74175:inst\|14 B1 EN24 1.111 ns register " "Info: tsu for register \"74175:inst\|14\" (data pin = \"B1\", clock pin = \"EN24\") is 1.111 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.812 ns + Longest pin register " "Info: + Longest pin to register delay is 5.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.858 ns) 0.858 ns B1 1 CLK PIN_Y33 6 " "Info: 1: + IC(0.000 ns) + CELL(0.858 ns) = 0.858 ns; Loc. = PIN_Y33; Fanout = 6; CLK Node = 'B1'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1008 1304 1472 1024 "B1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.166 ns) + CELL(0.364 ns) 5.388 ns 74283:inst1\|f74283:sub\|105~0 2 COMB LCCOMB_X1_Y40_N4 1 " "Info: 2: + IC(4.166 ns) + CELL(0.364 ns) = 5.388 ns; Loc. = LCCOMB_X1_Y40_N4; Fanout = 1; COMB Node = '74283:inst1\|f74283:sub\|105~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.530 ns" { B1 74283:inst1|f74283:sub|105~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 416 408 472 456 "105" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.055 ns) 5.650 ns 3D~0 3 COMB LCCOMB_X1_Y40_N18 1 " "Info: 3: + IC(0.207 ns) + CELL(0.055 ns) = 5.650 ns; Loc. = LCCOMB_X1_Y40_N18; Fanout = 1; COMB Node = '3D~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { 74283:inst1|f74283:sub|105~0 3D~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.162 ns) 5.812 ns 74175:inst\|14 4 REG LCFF_X1_Y40_N19 5 " "Info: 4: + IC(0.000 ns) + CELL(0.162 ns) = 5.812 ns; Loc. = LCFF_X1_Y40_N19; Fanout = 5; REG Node = '74175:inst\|14'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.162 ns" { 3D~0 74175:inst|14 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.439 ns ( 24.76 % ) " "Info: Total cell delay = 1.439 ns ( 24.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.373 ns ( 75.24 % ) " "Info: Total interconnect delay = 4.373 ns ( 75.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.812 ns" { B1 74283:inst1|f74283:sub|105~0 3D~0 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.812 ns" { B1 {} B1~combout {} 74283:inst1|f74283:sub|105~0 {} 3D~0 {} 74175:inst|14 {} } { 0.000ns 0.000ns 4.166ns 0.207ns 0.000ns } { 0.000ns 0.858ns 0.364ns 0.055ns 0.162ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.095 ns + " "Info: + Micro setup delay of destination is 0.095 ns" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN24 destination 4.796 ns - Shortest register " "Info: - Shortest clock path from clock \"EN24\" to destination register is 4.796 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.878 ns) 0.878 ns EN24 1 CLK PIN_AA37 2 " "Info: 1: + IC(0.000 ns) + CELL(0.878 ns) = 0.878 ns; Loc. = PIN_AA37; Fanout = 2; CLK Node = 'EN24'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN24 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1136 1848 2016 1152 "EN24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.055 ns) 1.533 ns inst13 2 COMB LCCOMB_X1_Y40_N0 2 " "Info: 2: + IC(0.600 ns) + CELL(0.055 ns) = 1.533 ns; Loc. = LCCOMB_X1_Y40_N0; Fanout = 2; COMB Node = 'inst13'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.655 ns" { EN24 inst13 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.000 ns) 2.616 ns inst13~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(1.083 ns) + CELL(0.000 ns) = 2.616 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.531 ns) + CELL(0.649 ns) 4.796 ns 74175:inst\|14 4 REG LCFF_X1_Y40_N19 5 " "Info: 4: + IC(1.531 ns) + CELL(0.649 ns) = 4.796 ns; Loc. = LCFF_X1_Y40_N19; Fanout = 5; REG Node = '74175:inst\|14'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.582 ns ( 32.99 % ) " "Info: Total cell delay = 1.582 ns ( 32.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.214 ns ( 67.01 % ) " "Info: Total interconnect delay = 3.214 ns ( 67.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.796 ns" { EN24 inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.796 ns" { EN24 {} EN24~combout {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.600ns 1.083ns 1.531ns } { 0.000ns 0.878ns 0.055ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.812 ns" { B1 74283:inst1|f74283:sub|105~0 3D~0 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.812 ns" { B1 {} B1~combout {} 74283:inst1|f74283:sub|105~0 {} 3D~0 {} 74175:inst|14 {} } { 0.000ns 0.000ns 4.166ns 0.207ns 0.000ns } { 0.000ns 0.858ns 0.364ns 0.055ns 0.162ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.796 ns" { EN24 inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.796 ns" { EN24 {} EN24~combout {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.600ns 1.083ns 1.531ns } { 0.000ns 0.878ns 0.055ns 0.000ns 0.649ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "B1 S3 74175:inst\|14 11.723 ns register " "Info: tco from clock \"B1\" to destination pin \"S3\" through register \"74175:inst\|14\" is 11.723 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B1 source 6.125 ns + Longest register " "Info: + Longest clock path from clock \"B1\" to source register is 6.125 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.858 ns) 0.858 ns B1 1 CLK PIN_Y33 6 " "Info: 1: + IC(0.000 ns) + CELL(0.858 ns) = 0.858 ns; Loc. = PIN_Y33; Fanout = 6; CLK Node = 'B1'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1008 1304 1472 1024 "B1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.374 ns) 2.186 ns 74283:inst1\|f74283:sub\|106~0 2 COMB LCCOMB_X1_Y40_N20 3 " "Info: 2: + IC(0.954 ns) + CELL(0.374 ns) = 2.186 ns; Loc. = LCCOMB_X1_Y40_N20; Fanout = 3; COMB Node = '74283:inst1\|f74283:sub\|106~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.328 ns" { B1 74283:inst1|f74283:sub|106~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.384 ns) 2.862 ns inst13 3 COMB LCCOMB_X1_Y40_N0 2 " "Info: 3: + IC(0.292 ns) + CELL(0.384 ns) = 2.862 ns; Loc. = LCCOMB_X1_Y40_N0; Fanout = 2; COMB Node = 'inst13'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { 74283:inst1|f74283:sub|106~0 inst13 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.000 ns) 3.945 ns inst13~clkctrl 4 COMB CLKCTRL_G2 8 " "Info: 4: + IC(1.083 ns) + CELL(0.000 ns) = 3.945 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.531 ns) + CELL(0.649 ns) 6.125 ns 74175:inst\|14 5 REG LCFF_X1_Y40_N19 5 " "Info: 5: + IC(1.531 ns) + CELL(0.649 ns) = 6.125 ns; Loc. = LCFF_X1_Y40_N19; Fanout = 5; REG Node = '74175:inst\|14'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.265 ns ( 36.98 % ) " "Info: Total cell delay = 2.265 ns ( 36.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.860 ns ( 63.02 % ) " "Info: Total interconnect delay = 3.860 ns ( 63.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.125 ns" { B1 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.125 ns" { B1 {} B1~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.954ns 0.292ns 1.083ns 1.531ns } { 0.000ns 0.858ns 0.374ns 0.384ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.099 ns + " "Info: + Micro clock to output delay of source is 0.099 ns" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.499 ns + Longest register pin " "Info: + Longest register to pin delay is 5.499 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74175:inst\|14 1 REG LCFF_X1_Y40_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y40_N19; Fanout = 5; REG Node = '74175:inst\|14'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74175:inst|14 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.397 ns) 1.717 ns 7485:inst32\|f7485:sub\|84 2 COMB LCCOMB_X1_Y40_N28 4 " "Info: 2: + IC(1.320 ns) + CELL(0.397 ns) = 1.717 ns; Loc. = LCCOMB_X1_Y40_N28; Fanout = 4; COMB Node = '7485:inst32\|f7485:sub\|84'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { 74175:inst|14 7485:inst32|f7485:sub|84 } "NODE_NAME" } } { "f7485.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f7485.bdf" { { 368 608 656 400 "84" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.374 ns) 2.475 ns inst35~0 3 COMB LCCOMB_X2_Y40_N30 1 " "Info: 3: + IC(0.384 ns) + CELL(0.374 ns) = 2.475 ns; Loc. = LCCOMB_X2_Y40_N30; Fanout = 1; COMB Node = 'inst35~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { 7485:inst32|f7485:sub|84 inst35~0 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 840 2528 2560 888 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(2.267 ns) 5.499 ns S3 4 PIN PIN_Y37 0 " "Info: 4: + IC(0.757 ns) + CELL(2.267 ns) = 5.499 ns; Loc. = PIN_Y37; Fanout = 0; PIN Node = 'S3'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.024 ns" { inst35~0 S3 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 904 2696 2872 920 "S3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.038 ns ( 55.25 % ) " "Info: Total cell delay = 3.038 ns ( 55.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.461 ns ( 44.75 % ) " "Info: Total interconnect delay = 2.461 ns ( 44.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.499 ns" { 74175:inst|14 7485:inst32|f7485:sub|84 inst35~0 S3 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.499 ns" { 74175:inst|14 {} 7485:inst32|f7485:sub|84 {} inst35~0 {} S3 {} } { 0.000ns 1.320ns 0.384ns 0.757ns } { 0.000ns 0.397ns 0.374ns 2.267ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.125 ns" { B1 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.125 ns" { B1 {} B1~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.954ns 0.292ns 1.083ns 1.531ns } { 0.000ns 0.858ns 0.374ns 0.384ns 0.000ns 0.649ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.499 ns" { 74175:inst|14 7485:inst32|f7485:sub|84 inst35~0 S3 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.499 ns" { 74175:inst|14 {} 7485:inst32|f7485:sub|84 {} inst35~0 {} S3 {} } { 0.000ns 1.320ns 0.384ns 0.757ns } { 0.000ns 0.397ns 0.374ns 2.267ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "B1 S2 9.025 ns Longest " "Info: Longest tpd from source pin \"B1\" to destination pin \"S2\" is 9.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.858 ns) 0.858 ns B1 1 CLK PIN_Y33 6 " "Info: 1: + IC(0.000 ns) + CELL(0.858 ns) = 0.858 ns; Loc. = PIN_Y33; Fanout = 6; CLK Node = 'B1'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1008 1304 1472 1024 "B1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.126 ns) + CELL(0.055 ns) 5.039 ns 7485:inst32\|f7485:sub\|111~0 2 COMB LCCOMB_X1_Y40_N16 4 " "Info: 2: + IC(4.126 ns) + CELL(0.055 ns) = 5.039 ns; Loc. = LCCOMB_X1_Y40_N16; Fanout = 4; COMB Node = '7485:inst32\|f7485:sub\|111~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.181 ns" { B1 7485:inst32|f7485:sub|111~0 } "NODE_NAME" } } { "f7485.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f7485.bdf" { { 200 360 424 240 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.364 ns) 6.002 ns inst36~0 3 COMB LCCOMB_X2_Y40_N18 1 " "Info: 3: + IC(0.599 ns) + CELL(0.364 ns) = 6.002 ns; Loc. = LCCOMB_X2_Y40_N18; Fanout = 1; COMB Node = 'inst36~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.963 ns" { 7485:inst32|f7485:sub|111~0 inst36~0 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 840 2560 2592 888 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(2.247 ns) 9.025 ns S2 4 PIN PIN_AB25 0 " "Info: 4: + IC(0.776 ns) + CELL(2.247 ns) = 9.025 ns; Loc. = PIN_AB25; Fanout = 0; PIN Node = 'S2'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.023 ns" { inst36~0 S2 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 888 2696 2872 904 "S2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.524 ns ( 39.05 % ) " "Info: Total cell delay = 3.524 ns ( 39.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.501 ns ( 60.95 % ) " "Info: Total interconnect delay = 5.501 ns ( 60.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.025 ns" { B1 7485:inst32|f7485:sub|111~0 inst36~0 S2 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.025 ns" { B1 {} B1~combout {} 7485:inst32|f7485:sub|111~0 {} inst36~0 {} S2 {} } { 0.000ns 0.000ns 4.126ns 0.599ns 0.776ns } { 0.000ns 0.858ns 0.055ns 0.364ns 2.247ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74175:inst\|13 B2 B1 3.936 ns register " "Info: th for register \"74175:inst\|13\" (data pin = \"B2\", clock pin = \"B1\") is 3.936 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B1 destination 6.125 ns + Longest register " "Info: + Longest clock path from clock \"B1\" to destination register is 6.125 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.858 ns) 0.858 ns B1 1 CLK PIN_Y33 6 " "Info: 1: + IC(0.000 ns) + CELL(0.858 ns) = 0.858 ns; Loc. = PIN_Y33; Fanout = 6; CLK Node = 'B1'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1008 1304 1472 1024 "B1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.374 ns) 2.186 ns 74283:inst1\|f74283:sub\|106~0 2 COMB LCCOMB_X1_Y40_N20 3 " "Info: 2: + IC(0.954 ns) + CELL(0.374 ns) = 2.186 ns; Loc. = LCCOMB_X1_Y40_N20; Fanout = 3; COMB Node = '74283:inst1\|f74283:sub\|106~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.328 ns" { B1 74283:inst1|f74283:sub|106~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.384 ns) 2.862 ns inst13 3 COMB LCCOMB_X1_Y40_N0 2 " "Info: 3: + IC(0.292 ns) + CELL(0.384 ns) = 2.862 ns; Loc. = LCCOMB_X1_Y40_N0; Fanout = 2; COMB Node = 'inst13'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { 74283:inst1|f74283:sub|106~0 inst13 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.000 ns) 3.945 ns inst13~clkctrl 4 COMB CLKCTRL_G2 8 " "Info: 4: + IC(1.083 ns) + CELL(0.000 ns) = 3.945 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.531 ns) + CELL(0.649 ns) 6.125 ns 74175:inst\|13 5 REG LCFF_X1_Y40_N27 4 " "Info: 5: + IC(1.531 ns) + CELL(0.649 ns) = 6.125 ns; Loc. = LCFF_X1_Y40_N27; Fanout = 4; REG Node = '74175:inst\|13'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.265 ns ( 36.98 % ) " "Info: Total cell delay = 2.265 ns ( 36.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.860 ns ( 63.02 % ) " "Info: Total interconnect delay = 3.860 ns ( 63.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.125 ns" { B1 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.125 ns" { B1 {} B1~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.954ns 0.292ns 1.083ns 1.531ns } { 0.000ns 0.858ns 0.374ns 0.384ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.346 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.848 ns) 0.848 ns B2 1 CLK PIN_AA27 6 " "Info: 1: + IC(0.000 ns) + CELL(0.848 ns) = 0.848 ns; Loc. = PIN_AA27; Fanout = 6; CLK Node = 'B2'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 992 1304 1472 1008 "B2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.397 ns) 1.906 ns 74283:inst1\|f74283:sub\|106~0 2 COMB LCCOMB_X1_Y40_N20 3 " "Info: 2: + IC(0.661 ns) + CELL(0.397 ns) = 1.906 ns; Loc. = LCCOMB_X1_Y40_N20; Fanout = 3; COMB Node = '74283:inst1\|f74283:sub\|106~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { B2 74283:inst1|f74283:sub|106~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.055 ns) 2.184 ns 4D~0 3 COMB LCCOMB_X1_Y40_N26 1 " "Info: 3: + IC(0.223 ns) + CELL(0.055 ns) = 2.184 ns; Loc. = LCCOMB_X1_Y40_N26; Fanout = 1; COMB Node = '4D~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { 74283:inst1|f74283:sub|106~0 4D~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.162 ns) 2.346 ns 74175:inst\|13 4 REG LCFF_X1_Y40_N27 4 " "Info: 4: + IC(0.000 ns) + CELL(0.162 ns) = 2.346 ns; Loc. = LCFF_X1_Y40_N27; Fanout = 4; REG Node = '74175:inst\|13'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.162 ns" { 4D~0 74175:inst|13 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 62.32 % ) " "Info: Total cell delay = 1.462 ns ( 62.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.884 ns ( 37.68 % ) " "Info: Total interconnect delay = 0.884 ns ( 37.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { B2 74283:inst1|f74283:sub|106~0 4D~0 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.346 ns" { B2 {} B2~combout {} 74283:inst1|f74283:sub|106~0 {} 4D~0 {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.661ns 0.223ns 0.000ns } { 0.000ns 0.848ns 0.397ns 0.055ns 0.162ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.125 ns" { B1 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.125 ns" { B1 {} B1~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.954ns 0.292ns 1.083ns 1.531ns } { 0.000ns 0.858ns 0.374ns 0.384ns 0.000ns 0.649ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { B2 74283:inst1|f74283:sub|106~0 4D~0 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.346 ns" { B2 {} B2~combout {} 74283:inst1|f74283:sub|106~0 {} 4D~0 {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.661ns 0.223ns 0.000ns } { 0.000ns 0.848ns 0.397ns 0.055ns 0.162ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 13 22:57:37 2017 " "Info: Processing ended: Thu Apr 13 22:57:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
