
Power_Steering_Sig_Gen.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000038f0  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b8  08003ad4  08003ad4  00013ad4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003c8c  08003c8c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08003c8c  08003c8c  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003c8c  08003c8c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003c8c  08003c8c  00013c8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003c90  08003c90  00013c90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08003c94  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001bc  200001dc  08003e70  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000398  08003e70  00020398  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a7b9  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001a4d  00000000  00000000  0002a9be  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ba0  00000000  00000000  0002c410  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ac8  00000000  00000000  0002cfb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000166a2  00000000  00000000  0002da78  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000883f  00000000  00000000  0004411a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00080406  00000000  00000000  0004c959  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ccd5f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000356c  00000000  00000000  000ccddc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	200001dc 	.word	0x200001dc
 8000200:	00000000 	.word	0x00000000
 8000204:	08003abc 	.word	0x08003abc

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	200001e0 	.word	0x200001e0
 8000220:	08003abc 	.word	0x08003abc

08000224 <strcmp>:
 8000224:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000228:	f811 3b01 	ldrb.w	r3, [r1], #1
 800022c:	2a01      	cmp	r2, #1
 800022e:	bf28      	it	cs
 8000230:	429a      	cmpcs	r2, r3
 8000232:	d0f7      	beq.n	8000224 <strcmp>
 8000234:	1ad0      	subs	r0, r2, r3
 8000236:	4770      	bx	lr

08000238 <strlen>:
 8000238:	4603      	mov	r3, r0
 800023a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023e:	2a00      	cmp	r2, #0
 8000240:	d1fb      	bne.n	800023a <strlen+0x2>
 8000242:	1a18      	subs	r0, r3, r0
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr

08000248 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000248:	b580      	push	{r7, lr}
 800024a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800024c:	4b08      	ldr	r3, [pc, #32]	; (8000270 <HAL_Init+0x28>)
 800024e:	681b      	ldr	r3, [r3, #0]
 8000250:	4a07      	ldr	r2, [pc, #28]	; (8000270 <HAL_Init+0x28>)
 8000252:	f043 0310 	orr.w	r3, r3, #16
 8000256:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000258:	2003      	movs	r0, #3
 800025a:	f000 f923 	bl	80004a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800025e:	2000      	movs	r0, #0
 8000260:	f000 f808 	bl	8000274 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000264:	f002 fd48 	bl	8002cf8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000268:	2300      	movs	r3, #0
}
 800026a:	4618      	mov	r0, r3
 800026c:	bd80      	pop	{r7, pc}
 800026e:	bf00      	nop
 8000270:	40022000 	.word	0x40022000

08000274 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000274:	b580      	push	{r7, lr}
 8000276:	b082      	sub	sp, #8
 8000278:	af00      	add	r7, sp, #0
 800027a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800027c:	4b12      	ldr	r3, [pc, #72]	; (80002c8 <HAL_InitTick+0x54>)
 800027e:	681a      	ldr	r2, [r3, #0]
 8000280:	4b12      	ldr	r3, [pc, #72]	; (80002cc <HAL_InitTick+0x58>)
 8000282:	781b      	ldrb	r3, [r3, #0]
 8000284:	4619      	mov	r1, r3
 8000286:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800028a:	fbb3 f3f1 	udiv	r3, r3, r1
 800028e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000292:	4618      	mov	r0, r3
 8000294:	f000 f93b 	bl	800050e <HAL_SYSTICK_Config>
 8000298:	4603      	mov	r3, r0
 800029a:	2b00      	cmp	r3, #0
 800029c:	d001      	beq.n	80002a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800029e:	2301      	movs	r3, #1
 80002a0:	e00e      	b.n	80002c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	2b0f      	cmp	r3, #15
 80002a6:	d80a      	bhi.n	80002be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80002a8:	2200      	movs	r2, #0
 80002aa:	6879      	ldr	r1, [r7, #4]
 80002ac:	f04f 30ff 	mov.w	r0, #4294967295
 80002b0:	f000 f903 	bl	80004ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80002b4:	4a06      	ldr	r2, [pc, #24]	; (80002d0 <HAL_InitTick+0x5c>)
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80002ba:	2300      	movs	r3, #0
 80002bc:	e000      	b.n	80002c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80002be:	2301      	movs	r3, #1
}
 80002c0:	4618      	mov	r0, r3
 80002c2:	3708      	adds	r7, #8
 80002c4:	46bd      	mov	sp, r7
 80002c6:	bd80      	pop	{r7, pc}
 80002c8:	20000008 	.word	0x20000008
 80002cc:	20000004 	.word	0x20000004
 80002d0:	20000000 	.word	0x20000000

080002d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80002d4:	b480      	push	{r7}
 80002d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80002d8:	4b05      	ldr	r3, [pc, #20]	; (80002f0 <HAL_IncTick+0x1c>)
 80002da:	781b      	ldrb	r3, [r3, #0]
 80002dc:	461a      	mov	r2, r3
 80002de:	4b05      	ldr	r3, [pc, #20]	; (80002f4 <HAL_IncTick+0x20>)
 80002e0:	681b      	ldr	r3, [r3, #0]
 80002e2:	4413      	add	r3, r2
 80002e4:	4a03      	ldr	r2, [pc, #12]	; (80002f4 <HAL_IncTick+0x20>)
 80002e6:	6013      	str	r3, [r2, #0]
}
 80002e8:	bf00      	nop
 80002ea:	46bd      	mov	sp, r7
 80002ec:	bc80      	pop	{r7}
 80002ee:	4770      	bx	lr
 80002f0:	20000004 	.word	0x20000004
 80002f4:	200002d0 	.word	0x200002d0

080002f8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80002f8:	b480      	push	{r7}
 80002fa:	af00      	add	r7, sp, #0
  return uwTick;
 80002fc:	4b02      	ldr	r3, [pc, #8]	; (8000308 <HAL_GetTick+0x10>)
 80002fe:	681b      	ldr	r3, [r3, #0]
}
 8000300:	4618      	mov	r0, r3
 8000302:	46bd      	mov	sp, r7
 8000304:	bc80      	pop	{r7}
 8000306:	4770      	bx	lr
 8000308:	200002d0 	.word	0x200002d0

0800030c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800030c:	b480      	push	{r7}
 800030e:	b085      	sub	sp, #20
 8000310:	af00      	add	r7, sp, #0
 8000312:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	f003 0307 	and.w	r3, r3, #7
 800031a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800031c:	4b0c      	ldr	r3, [pc, #48]	; (8000350 <__NVIC_SetPriorityGrouping+0x44>)
 800031e:	68db      	ldr	r3, [r3, #12]
 8000320:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000322:	68ba      	ldr	r2, [r7, #8]
 8000324:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000328:	4013      	ands	r3, r2
 800032a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800032c:	68fb      	ldr	r3, [r7, #12]
 800032e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000330:	68bb      	ldr	r3, [r7, #8]
 8000332:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000334:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000338:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800033c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800033e:	4a04      	ldr	r2, [pc, #16]	; (8000350 <__NVIC_SetPriorityGrouping+0x44>)
 8000340:	68bb      	ldr	r3, [r7, #8]
 8000342:	60d3      	str	r3, [r2, #12]
}
 8000344:	bf00      	nop
 8000346:	3714      	adds	r7, #20
 8000348:	46bd      	mov	sp, r7
 800034a:	bc80      	pop	{r7}
 800034c:	4770      	bx	lr
 800034e:	bf00      	nop
 8000350:	e000ed00 	.word	0xe000ed00

08000354 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000354:	b480      	push	{r7}
 8000356:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000358:	4b04      	ldr	r3, [pc, #16]	; (800036c <__NVIC_GetPriorityGrouping+0x18>)
 800035a:	68db      	ldr	r3, [r3, #12]
 800035c:	0a1b      	lsrs	r3, r3, #8
 800035e:	f003 0307 	and.w	r3, r3, #7
}
 8000362:	4618      	mov	r0, r3
 8000364:	46bd      	mov	sp, r7
 8000366:	bc80      	pop	{r7}
 8000368:	4770      	bx	lr
 800036a:	bf00      	nop
 800036c:	e000ed00 	.word	0xe000ed00

08000370 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000370:	b480      	push	{r7}
 8000372:	b083      	sub	sp, #12
 8000374:	af00      	add	r7, sp, #0
 8000376:	4603      	mov	r3, r0
 8000378:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800037a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800037e:	2b00      	cmp	r3, #0
 8000380:	db0b      	blt.n	800039a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000382:	79fb      	ldrb	r3, [r7, #7]
 8000384:	f003 021f 	and.w	r2, r3, #31
 8000388:	4906      	ldr	r1, [pc, #24]	; (80003a4 <__NVIC_EnableIRQ+0x34>)
 800038a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800038e:	095b      	lsrs	r3, r3, #5
 8000390:	2001      	movs	r0, #1
 8000392:	fa00 f202 	lsl.w	r2, r0, r2
 8000396:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800039a:	bf00      	nop
 800039c:	370c      	adds	r7, #12
 800039e:	46bd      	mov	sp, r7
 80003a0:	bc80      	pop	{r7}
 80003a2:	4770      	bx	lr
 80003a4:	e000e100 	.word	0xe000e100

080003a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80003a8:	b480      	push	{r7}
 80003aa:	b083      	sub	sp, #12
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	4603      	mov	r3, r0
 80003b0:	6039      	str	r1, [r7, #0]
 80003b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80003b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	db0a      	blt.n	80003d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003bc:	683b      	ldr	r3, [r7, #0]
 80003be:	b2da      	uxtb	r2, r3
 80003c0:	490c      	ldr	r1, [pc, #48]	; (80003f4 <__NVIC_SetPriority+0x4c>)
 80003c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003c6:	0112      	lsls	r2, r2, #4
 80003c8:	b2d2      	uxtb	r2, r2
 80003ca:	440b      	add	r3, r1
 80003cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80003d0:	e00a      	b.n	80003e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003d2:	683b      	ldr	r3, [r7, #0]
 80003d4:	b2da      	uxtb	r2, r3
 80003d6:	4908      	ldr	r1, [pc, #32]	; (80003f8 <__NVIC_SetPriority+0x50>)
 80003d8:	79fb      	ldrb	r3, [r7, #7]
 80003da:	f003 030f 	and.w	r3, r3, #15
 80003de:	3b04      	subs	r3, #4
 80003e0:	0112      	lsls	r2, r2, #4
 80003e2:	b2d2      	uxtb	r2, r2
 80003e4:	440b      	add	r3, r1
 80003e6:	761a      	strb	r2, [r3, #24]
}
 80003e8:	bf00      	nop
 80003ea:	370c      	adds	r7, #12
 80003ec:	46bd      	mov	sp, r7
 80003ee:	bc80      	pop	{r7}
 80003f0:	4770      	bx	lr
 80003f2:	bf00      	nop
 80003f4:	e000e100 	.word	0xe000e100
 80003f8:	e000ed00 	.word	0xe000ed00

080003fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80003fc:	b480      	push	{r7}
 80003fe:	b089      	sub	sp, #36	; 0x24
 8000400:	af00      	add	r7, sp, #0
 8000402:	60f8      	str	r0, [r7, #12]
 8000404:	60b9      	str	r1, [r7, #8]
 8000406:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000408:	68fb      	ldr	r3, [r7, #12]
 800040a:	f003 0307 	and.w	r3, r3, #7
 800040e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000410:	69fb      	ldr	r3, [r7, #28]
 8000412:	f1c3 0307 	rsb	r3, r3, #7
 8000416:	2b04      	cmp	r3, #4
 8000418:	bf28      	it	cs
 800041a:	2304      	movcs	r3, #4
 800041c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800041e:	69fb      	ldr	r3, [r7, #28]
 8000420:	3304      	adds	r3, #4
 8000422:	2b06      	cmp	r3, #6
 8000424:	d902      	bls.n	800042c <NVIC_EncodePriority+0x30>
 8000426:	69fb      	ldr	r3, [r7, #28]
 8000428:	3b03      	subs	r3, #3
 800042a:	e000      	b.n	800042e <NVIC_EncodePriority+0x32>
 800042c:	2300      	movs	r3, #0
 800042e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000430:	f04f 32ff 	mov.w	r2, #4294967295
 8000434:	69bb      	ldr	r3, [r7, #24]
 8000436:	fa02 f303 	lsl.w	r3, r2, r3
 800043a:	43da      	mvns	r2, r3
 800043c:	68bb      	ldr	r3, [r7, #8]
 800043e:	401a      	ands	r2, r3
 8000440:	697b      	ldr	r3, [r7, #20]
 8000442:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000444:	f04f 31ff 	mov.w	r1, #4294967295
 8000448:	697b      	ldr	r3, [r7, #20]
 800044a:	fa01 f303 	lsl.w	r3, r1, r3
 800044e:	43d9      	mvns	r1, r3
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000454:	4313      	orrs	r3, r2
         );
}
 8000456:	4618      	mov	r0, r3
 8000458:	3724      	adds	r7, #36	; 0x24
 800045a:	46bd      	mov	sp, r7
 800045c:	bc80      	pop	{r7}
 800045e:	4770      	bx	lr

08000460 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	b082      	sub	sp, #8
 8000464:	af00      	add	r7, sp, #0
 8000466:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	3b01      	subs	r3, #1
 800046c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000470:	d301      	bcc.n	8000476 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000472:	2301      	movs	r3, #1
 8000474:	e00f      	b.n	8000496 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000476:	4a0a      	ldr	r2, [pc, #40]	; (80004a0 <SysTick_Config+0x40>)
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	3b01      	subs	r3, #1
 800047c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800047e:	210f      	movs	r1, #15
 8000480:	f04f 30ff 	mov.w	r0, #4294967295
 8000484:	f7ff ff90 	bl	80003a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000488:	4b05      	ldr	r3, [pc, #20]	; (80004a0 <SysTick_Config+0x40>)
 800048a:	2200      	movs	r2, #0
 800048c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800048e:	4b04      	ldr	r3, [pc, #16]	; (80004a0 <SysTick_Config+0x40>)
 8000490:	2207      	movs	r2, #7
 8000492:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000494:	2300      	movs	r3, #0
}
 8000496:	4618      	mov	r0, r3
 8000498:	3708      	adds	r7, #8
 800049a:	46bd      	mov	sp, r7
 800049c:	bd80      	pop	{r7, pc}
 800049e:	bf00      	nop
 80004a0:	e000e010 	.word	0xe000e010

080004a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b082      	sub	sp, #8
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80004ac:	6878      	ldr	r0, [r7, #4]
 80004ae:	f7ff ff2d 	bl	800030c <__NVIC_SetPriorityGrouping>
}
 80004b2:	bf00      	nop
 80004b4:	3708      	adds	r7, #8
 80004b6:	46bd      	mov	sp, r7
 80004b8:	bd80      	pop	{r7, pc}

080004ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80004ba:	b580      	push	{r7, lr}
 80004bc:	b086      	sub	sp, #24
 80004be:	af00      	add	r7, sp, #0
 80004c0:	4603      	mov	r3, r0
 80004c2:	60b9      	str	r1, [r7, #8]
 80004c4:	607a      	str	r2, [r7, #4]
 80004c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80004c8:	2300      	movs	r3, #0
 80004ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80004cc:	f7ff ff42 	bl	8000354 <__NVIC_GetPriorityGrouping>
 80004d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80004d2:	687a      	ldr	r2, [r7, #4]
 80004d4:	68b9      	ldr	r1, [r7, #8]
 80004d6:	6978      	ldr	r0, [r7, #20]
 80004d8:	f7ff ff90 	bl	80003fc <NVIC_EncodePriority>
 80004dc:	4602      	mov	r2, r0
 80004de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80004e2:	4611      	mov	r1, r2
 80004e4:	4618      	mov	r0, r3
 80004e6:	f7ff ff5f 	bl	80003a8 <__NVIC_SetPriority>
}
 80004ea:	bf00      	nop
 80004ec:	3718      	adds	r7, #24
 80004ee:	46bd      	mov	sp, r7
 80004f0:	bd80      	pop	{r7, pc}

080004f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80004f2:	b580      	push	{r7, lr}
 80004f4:	b082      	sub	sp, #8
 80004f6:	af00      	add	r7, sp, #0
 80004f8:	4603      	mov	r3, r0
 80004fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80004fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000500:	4618      	mov	r0, r3
 8000502:	f7ff ff35 	bl	8000370 <__NVIC_EnableIRQ>
}
 8000506:	bf00      	nop
 8000508:	3708      	adds	r7, #8
 800050a:	46bd      	mov	sp, r7
 800050c:	bd80      	pop	{r7, pc}

0800050e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800050e:	b580      	push	{r7, lr}
 8000510:	b082      	sub	sp, #8
 8000512:	af00      	add	r7, sp, #0
 8000514:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000516:	6878      	ldr	r0, [r7, #4]
 8000518:	f7ff ffa2 	bl	8000460 <SysTick_Config>
 800051c:	4603      	mov	r3, r0
}
 800051e:	4618      	mov	r0, r3
 8000520:	3708      	adds	r7, #8
 8000522:	46bd      	mov	sp, r7
 8000524:	bd80      	pop	{r7, pc}
	...

08000528 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000528:	b580      	push	{r7, lr}
 800052a:	b084      	sub	sp, #16
 800052c:	af00      	add	r7, sp, #0
 800052e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000530:	2300      	movs	r3, #0
 8000532:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800053a:	2b02      	cmp	r3, #2
 800053c:	d005      	beq.n	800054a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	2204      	movs	r2, #4
 8000542:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000544:	2301      	movs	r3, #1
 8000546:	73fb      	strb	r3, [r7, #15]
 8000548:	e0d6      	b.n	80006f8 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	681a      	ldr	r2, [r3, #0]
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	f022 020e 	bic.w	r2, r2, #14
 8000558:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	681a      	ldr	r2, [r3, #0]
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	f022 0201 	bic.w	r2, r2, #1
 8000568:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	461a      	mov	r2, r3
 8000570:	4b64      	ldr	r3, [pc, #400]	; (8000704 <HAL_DMA_Abort_IT+0x1dc>)
 8000572:	429a      	cmp	r2, r3
 8000574:	d958      	bls.n	8000628 <HAL_DMA_Abort_IT+0x100>
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	4a63      	ldr	r2, [pc, #396]	; (8000708 <HAL_DMA_Abort_IT+0x1e0>)
 800057c:	4293      	cmp	r3, r2
 800057e:	d04f      	beq.n	8000620 <HAL_DMA_Abort_IT+0xf8>
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	4a61      	ldr	r2, [pc, #388]	; (800070c <HAL_DMA_Abort_IT+0x1e4>)
 8000586:	4293      	cmp	r3, r2
 8000588:	d048      	beq.n	800061c <HAL_DMA_Abort_IT+0xf4>
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	4a60      	ldr	r2, [pc, #384]	; (8000710 <HAL_DMA_Abort_IT+0x1e8>)
 8000590:	4293      	cmp	r3, r2
 8000592:	d040      	beq.n	8000616 <HAL_DMA_Abort_IT+0xee>
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	4a5e      	ldr	r2, [pc, #376]	; (8000714 <HAL_DMA_Abort_IT+0x1ec>)
 800059a:	4293      	cmp	r3, r2
 800059c:	d038      	beq.n	8000610 <HAL_DMA_Abort_IT+0xe8>
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	4a5d      	ldr	r2, [pc, #372]	; (8000718 <HAL_DMA_Abort_IT+0x1f0>)
 80005a4:	4293      	cmp	r3, r2
 80005a6:	d030      	beq.n	800060a <HAL_DMA_Abort_IT+0xe2>
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	4a5b      	ldr	r2, [pc, #364]	; (800071c <HAL_DMA_Abort_IT+0x1f4>)
 80005ae:	4293      	cmp	r3, r2
 80005b0:	d028      	beq.n	8000604 <HAL_DMA_Abort_IT+0xdc>
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	4a53      	ldr	r2, [pc, #332]	; (8000704 <HAL_DMA_Abort_IT+0x1dc>)
 80005b8:	4293      	cmp	r3, r2
 80005ba:	d020      	beq.n	80005fe <HAL_DMA_Abort_IT+0xd6>
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	4a57      	ldr	r2, [pc, #348]	; (8000720 <HAL_DMA_Abort_IT+0x1f8>)
 80005c2:	4293      	cmp	r3, r2
 80005c4:	d019      	beq.n	80005fa <HAL_DMA_Abort_IT+0xd2>
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	4a56      	ldr	r2, [pc, #344]	; (8000724 <HAL_DMA_Abort_IT+0x1fc>)
 80005cc:	4293      	cmp	r3, r2
 80005ce:	d012      	beq.n	80005f6 <HAL_DMA_Abort_IT+0xce>
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	4a54      	ldr	r2, [pc, #336]	; (8000728 <HAL_DMA_Abort_IT+0x200>)
 80005d6:	4293      	cmp	r3, r2
 80005d8:	d00a      	beq.n	80005f0 <HAL_DMA_Abort_IT+0xc8>
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	4a53      	ldr	r2, [pc, #332]	; (800072c <HAL_DMA_Abort_IT+0x204>)
 80005e0:	4293      	cmp	r3, r2
 80005e2:	d102      	bne.n	80005ea <HAL_DMA_Abort_IT+0xc2>
 80005e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005e8:	e01b      	b.n	8000622 <HAL_DMA_Abort_IT+0xfa>
 80005ea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80005ee:	e018      	b.n	8000622 <HAL_DMA_Abort_IT+0xfa>
 80005f0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80005f4:	e015      	b.n	8000622 <HAL_DMA_Abort_IT+0xfa>
 80005f6:	2310      	movs	r3, #16
 80005f8:	e013      	b.n	8000622 <HAL_DMA_Abort_IT+0xfa>
 80005fa:	2301      	movs	r3, #1
 80005fc:	e011      	b.n	8000622 <HAL_DMA_Abort_IT+0xfa>
 80005fe:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000602:	e00e      	b.n	8000622 <HAL_DMA_Abort_IT+0xfa>
 8000604:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000608:	e00b      	b.n	8000622 <HAL_DMA_Abort_IT+0xfa>
 800060a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800060e:	e008      	b.n	8000622 <HAL_DMA_Abort_IT+0xfa>
 8000610:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000614:	e005      	b.n	8000622 <HAL_DMA_Abort_IT+0xfa>
 8000616:	f44f 7380 	mov.w	r3, #256	; 0x100
 800061a:	e002      	b.n	8000622 <HAL_DMA_Abort_IT+0xfa>
 800061c:	2310      	movs	r3, #16
 800061e:	e000      	b.n	8000622 <HAL_DMA_Abort_IT+0xfa>
 8000620:	2301      	movs	r3, #1
 8000622:	4a43      	ldr	r2, [pc, #268]	; (8000730 <HAL_DMA_Abort_IT+0x208>)
 8000624:	6053      	str	r3, [r2, #4]
 8000626:	e057      	b.n	80006d8 <HAL_DMA_Abort_IT+0x1b0>
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	4a36      	ldr	r2, [pc, #216]	; (8000708 <HAL_DMA_Abort_IT+0x1e0>)
 800062e:	4293      	cmp	r3, r2
 8000630:	d04f      	beq.n	80006d2 <HAL_DMA_Abort_IT+0x1aa>
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	4a35      	ldr	r2, [pc, #212]	; (800070c <HAL_DMA_Abort_IT+0x1e4>)
 8000638:	4293      	cmp	r3, r2
 800063a:	d048      	beq.n	80006ce <HAL_DMA_Abort_IT+0x1a6>
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	4a33      	ldr	r2, [pc, #204]	; (8000710 <HAL_DMA_Abort_IT+0x1e8>)
 8000642:	4293      	cmp	r3, r2
 8000644:	d040      	beq.n	80006c8 <HAL_DMA_Abort_IT+0x1a0>
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	4a32      	ldr	r2, [pc, #200]	; (8000714 <HAL_DMA_Abort_IT+0x1ec>)
 800064c:	4293      	cmp	r3, r2
 800064e:	d038      	beq.n	80006c2 <HAL_DMA_Abort_IT+0x19a>
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	4a30      	ldr	r2, [pc, #192]	; (8000718 <HAL_DMA_Abort_IT+0x1f0>)
 8000656:	4293      	cmp	r3, r2
 8000658:	d030      	beq.n	80006bc <HAL_DMA_Abort_IT+0x194>
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	4a2f      	ldr	r2, [pc, #188]	; (800071c <HAL_DMA_Abort_IT+0x1f4>)
 8000660:	4293      	cmp	r3, r2
 8000662:	d028      	beq.n	80006b6 <HAL_DMA_Abort_IT+0x18e>
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	4a26      	ldr	r2, [pc, #152]	; (8000704 <HAL_DMA_Abort_IT+0x1dc>)
 800066a:	4293      	cmp	r3, r2
 800066c:	d020      	beq.n	80006b0 <HAL_DMA_Abort_IT+0x188>
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	4a2b      	ldr	r2, [pc, #172]	; (8000720 <HAL_DMA_Abort_IT+0x1f8>)
 8000674:	4293      	cmp	r3, r2
 8000676:	d019      	beq.n	80006ac <HAL_DMA_Abort_IT+0x184>
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	4a29      	ldr	r2, [pc, #164]	; (8000724 <HAL_DMA_Abort_IT+0x1fc>)
 800067e:	4293      	cmp	r3, r2
 8000680:	d012      	beq.n	80006a8 <HAL_DMA_Abort_IT+0x180>
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	4a28      	ldr	r2, [pc, #160]	; (8000728 <HAL_DMA_Abort_IT+0x200>)
 8000688:	4293      	cmp	r3, r2
 800068a:	d00a      	beq.n	80006a2 <HAL_DMA_Abort_IT+0x17a>
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	4a26      	ldr	r2, [pc, #152]	; (800072c <HAL_DMA_Abort_IT+0x204>)
 8000692:	4293      	cmp	r3, r2
 8000694:	d102      	bne.n	800069c <HAL_DMA_Abort_IT+0x174>
 8000696:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800069a:	e01b      	b.n	80006d4 <HAL_DMA_Abort_IT+0x1ac>
 800069c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80006a0:	e018      	b.n	80006d4 <HAL_DMA_Abort_IT+0x1ac>
 80006a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006a6:	e015      	b.n	80006d4 <HAL_DMA_Abort_IT+0x1ac>
 80006a8:	2310      	movs	r3, #16
 80006aa:	e013      	b.n	80006d4 <HAL_DMA_Abort_IT+0x1ac>
 80006ac:	2301      	movs	r3, #1
 80006ae:	e011      	b.n	80006d4 <HAL_DMA_Abort_IT+0x1ac>
 80006b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80006b4:	e00e      	b.n	80006d4 <HAL_DMA_Abort_IT+0x1ac>
 80006b6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80006ba:	e00b      	b.n	80006d4 <HAL_DMA_Abort_IT+0x1ac>
 80006bc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80006c0:	e008      	b.n	80006d4 <HAL_DMA_Abort_IT+0x1ac>
 80006c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006c6:	e005      	b.n	80006d4 <HAL_DMA_Abort_IT+0x1ac>
 80006c8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006cc:	e002      	b.n	80006d4 <HAL_DMA_Abort_IT+0x1ac>
 80006ce:	2310      	movs	r3, #16
 80006d0:	e000      	b.n	80006d4 <HAL_DMA_Abort_IT+0x1ac>
 80006d2:	2301      	movs	r3, #1
 80006d4:	4a17      	ldr	r2, [pc, #92]	; (8000734 <HAL_DMA_Abort_IT+0x20c>)
 80006d6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	2201      	movs	r2, #1
 80006dc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	2200      	movs	r2, #0
 80006e4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d003      	beq.n	80006f8 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80006f4:	6878      	ldr	r0, [r7, #4]
 80006f6:	4798      	blx	r3
    } 
  }
  return status;
 80006f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80006fa:	4618      	mov	r0, r3
 80006fc:	3710      	adds	r7, #16
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	40020080 	.word	0x40020080
 8000708:	40020008 	.word	0x40020008
 800070c:	4002001c 	.word	0x4002001c
 8000710:	40020030 	.word	0x40020030
 8000714:	40020044 	.word	0x40020044
 8000718:	40020058 	.word	0x40020058
 800071c:	4002006c 	.word	0x4002006c
 8000720:	40020408 	.word	0x40020408
 8000724:	4002041c 	.word	0x4002041c
 8000728:	40020430 	.word	0x40020430
 800072c:	40020444 	.word	0x40020444
 8000730:	40020400 	.word	0x40020400
 8000734:	40020000 	.word	0x40020000

08000738 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000738:	b480      	push	{r7}
 800073a:	b08b      	sub	sp, #44	; 0x2c
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
 8000740:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000742:	2300      	movs	r3, #0
 8000744:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000746:	2300      	movs	r3, #0
 8000748:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800074a:	e133      	b.n	80009b4 <HAL_GPIO_Init+0x27c>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800074c:	2201      	movs	r2, #1
 800074e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000750:	fa02 f303 	lsl.w	r3, r2, r3
 8000754:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000756:	683b      	ldr	r3, [r7, #0]
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	69fa      	ldr	r2, [r7, #28]
 800075c:	4013      	ands	r3, r2
 800075e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000760:	69ba      	ldr	r2, [r7, #24]
 8000762:	69fb      	ldr	r3, [r7, #28]
 8000764:	429a      	cmp	r2, r3
 8000766:	f040 8122 	bne.w	80009ae <HAL_GPIO_Init+0x276>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800076a:	683b      	ldr	r3, [r7, #0]
 800076c:	685b      	ldr	r3, [r3, #4]
 800076e:	2b12      	cmp	r3, #18
 8000770:	d034      	beq.n	80007dc <HAL_GPIO_Init+0xa4>
 8000772:	2b12      	cmp	r3, #18
 8000774:	d80d      	bhi.n	8000792 <HAL_GPIO_Init+0x5a>
 8000776:	2b02      	cmp	r3, #2
 8000778:	d02b      	beq.n	80007d2 <HAL_GPIO_Init+0x9a>
 800077a:	2b02      	cmp	r3, #2
 800077c:	d804      	bhi.n	8000788 <HAL_GPIO_Init+0x50>
 800077e:	2b00      	cmp	r3, #0
 8000780:	d031      	beq.n	80007e6 <HAL_GPIO_Init+0xae>
 8000782:	2b01      	cmp	r3, #1
 8000784:	d01c      	beq.n	80007c0 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000786:	e048      	b.n	800081a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000788:	2b03      	cmp	r3, #3
 800078a:	d043      	beq.n	8000814 <HAL_GPIO_Init+0xdc>
 800078c:	2b11      	cmp	r3, #17
 800078e:	d01b      	beq.n	80007c8 <HAL_GPIO_Init+0x90>
          break;
 8000790:	e043      	b.n	800081a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000792:	4a8f      	ldr	r2, [pc, #572]	; (80009d0 <HAL_GPIO_Init+0x298>)
 8000794:	4293      	cmp	r3, r2
 8000796:	d026      	beq.n	80007e6 <HAL_GPIO_Init+0xae>
 8000798:	4a8d      	ldr	r2, [pc, #564]	; (80009d0 <HAL_GPIO_Init+0x298>)
 800079a:	4293      	cmp	r3, r2
 800079c:	d806      	bhi.n	80007ac <HAL_GPIO_Init+0x74>
 800079e:	4a8d      	ldr	r2, [pc, #564]	; (80009d4 <HAL_GPIO_Init+0x29c>)
 80007a0:	4293      	cmp	r3, r2
 80007a2:	d020      	beq.n	80007e6 <HAL_GPIO_Init+0xae>
 80007a4:	4a8c      	ldr	r2, [pc, #560]	; (80009d8 <HAL_GPIO_Init+0x2a0>)
 80007a6:	4293      	cmp	r3, r2
 80007a8:	d01d      	beq.n	80007e6 <HAL_GPIO_Init+0xae>
          break;
 80007aa:	e036      	b.n	800081a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80007ac:	4a8b      	ldr	r2, [pc, #556]	; (80009dc <HAL_GPIO_Init+0x2a4>)
 80007ae:	4293      	cmp	r3, r2
 80007b0:	d019      	beq.n	80007e6 <HAL_GPIO_Init+0xae>
 80007b2:	4a8b      	ldr	r2, [pc, #556]	; (80009e0 <HAL_GPIO_Init+0x2a8>)
 80007b4:	4293      	cmp	r3, r2
 80007b6:	d016      	beq.n	80007e6 <HAL_GPIO_Init+0xae>
 80007b8:	4a8a      	ldr	r2, [pc, #552]	; (80009e4 <HAL_GPIO_Init+0x2ac>)
 80007ba:	4293      	cmp	r3, r2
 80007bc:	d013      	beq.n	80007e6 <HAL_GPIO_Init+0xae>
          break;
 80007be:	e02c      	b.n	800081a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80007c0:	683b      	ldr	r3, [r7, #0]
 80007c2:	68db      	ldr	r3, [r3, #12]
 80007c4:	623b      	str	r3, [r7, #32]
          break;
 80007c6:	e028      	b.n	800081a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80007c8:	683b      	ldr	r3, [r7, #0]
 80007ca:	68db      	ldr	r3, [r3, #12]
 80007cc:	3304      	adds	r3, #4
 80007ce:	623b      	str	r3, [r7, #32]
          break;
 80007d0:	e023      	b.n	800081a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80007d2:	683b      	ldr	r3, [r7, #0]
 80007d4:	68db      	ldr	r3, [r3, #12]
 80007d6:	3308      	adds	r3, #8
 80007d8:	623b      	str	r3, [r7, #32]
          break;
 80007da:	e01e      	b.n	800081a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80007dc:	683b      	ldr	r3, [r7, #0]
 80007de:	68db      	ldr	r3, [r3, #12]
 80007e0:	330c      	adds	r3, #12
 80007e2:	623b      	str	r3, [r7, #32]
          break;
 80007e4:	e019      	b.n	800081a <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80007e6:	683b      	ldr	r3, [r7, #0]
 80007e8:	689b      	ldr	r3, [r3, #8]
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d102      	bne.n	80007f4 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80007ee:	2304      	movs	r3, #4
 80007f0:	623b      	str	r3, [r7, #32]
          break;
 80007f2:	e012      	b.n	800081a <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80007f4:	683b      	ldr	r3, [r7, #0]
 80007f6:	689b      	ldr	r3, [r3, #8]
 80007f8:	2b01      	cmp	r3, #1
 80007fa:	d105      	bne.n	8000808 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80007fc:	2308      	movs	r3, #8
 80007fe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	69fa      	ldr	r2, [r7, #28]
 8000804:	611a      	str	r2, [r3, #16]
          break;
 8000806:	e008      	b.n	800081a <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000808:	2308      	movs	r3, #8
 800080a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	69fa      	ldr	r2, [r7, #28]
 8000810:	615a      	str	r2, [r3, #20]
          break;
 8000812:	e002      	b.n	800081a <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000814:	2300      	movs	r3, #0
 8000816:	623b      	str	r3, [r7, #32]
          break;
 8000818:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800081a:	69bb      	ldr	r3, [r7, #24]
 800081c:	2bff      	cmp	r3, #255	; 0xff
 800081e:	d801      	bhi.n	8000824 <HAL_GPIO_Init+0xec>
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	e001      	b.n	8000828 <HAL_GPIO_Init+0xf0>
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	3304      	adds	r3, #4
 8000828:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800082a:	69bb      	ldr	r3, [r7, #24]
 800082c:	2bff      	cmp	r3, #255	; 0xff
 800082e:	d802      	bhi.n	8000836 <HAL_GPIO_Init+0xfe>
 8000830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000832:	009b      	lsls	r3, r3, #2
 8000834:	e002      	b.n	800083c <HAL_GPIO_Init+0x104>
 8000836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000838:	3b08      	subs	r3, #8
 800083a:	009b      	lsls	r3, r3, #2
 800083c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800083e:	697b      	ldr	r3, [r7, #20]
 8000840:	681a      	ldr	r2, [r3, #0]
 8000842:	210f      	movs	r1, #15
 8000844:	693b      	ldr	r3, [r7, #16]
 8000846:	fa01 f303 	lsl.w	r3, r1, r3
 800084a:	43db      	mvns	r3, r3
 800084c:	401a      	ands	r2, r3
 800084e:	6a39      	ldr	r1, [r7, #32]
 8000850:	693b      	ldr	r3, [r7, #16]
 8000852:	fa01 f303 	lsl.w	r3, r1, r3
 8000856:	431a      	orrs	r2, r3
 8000858:	697b      	ldr	r3, [r7, #20]
 800085a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800085c:	683b      	ldr	r3, [r7, #0]
 800085e:	685b      	ldr	r3, [r3, #4]
 8000860:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000864:	2b00      	cmp	r3, #0
 8000866:	f000 80a2 	beq.w	80009ae <HAL_GPIO_Init+0x276>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800086a:	4b5f      	ldr	r3, [pc, #380]	; (80009e8 <HAL_GPIO_Init+0x2b0>)
 800086c:	699b      	ldr	r3, [r3, #24]
 800086e:	4a5e      	ldr	r2, [pc, #376]	; (80009e8 <HAL_GPIO_Init+0x2b0>)
 8000870:	f043 0301 	orr.w	r3, r3, #1
 8000874:	6193      	str	r3, [r2, #24]
 8000876:	4b5c      	ldr	r3, [pc, #368]	; (80009e8 <HAL_GPIO_Init+0x2b0>)
 8000878:	699b      	ldr	r3, [r3, #24]
 800087a:	f003 0301 	and.w	r3, r3, #1
 800087e:	60bb      	str	r3, [r7, #8]
 8000880:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000882:	4a5a      	ldr	r2, [pc, #360]	; (80009ec <HAL_GPIO_Init+0x2b4>)
 8000884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000886:	089b      	lsrs	r3, r3, #2
 8000888:	3302      	adds	r3, #2
 800088a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800088e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000892:	f003 0303 	and.w	r3, r3, #3
 8000896:	009b      	lsls	r3, r3, #2
 8000898:	220f      	movs	r2, #15
 800089a:	fa02 f303 	lsl.w	r3, r2, r3
 800089e:	43db      	mvns	r3, r3
 80008a0:	68fa      	ldr	r2, [r7, #12]
 80008a2:	4013      	ands	r3, r2
 80008a4:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	4a51      	ldr	r2, [pc, #324]	; (80009f0 <HAL_GPIO_Init+0x2b8>)
 80008aa:	4293      	cmp	r3, r2
 80008ac:	d01f      	beq.n	80008ee <HAL_GPIO_Init+0x1b6>
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	4a50      	ldr	r2, [pc, #320]	; (80009f4 <HAL_GPIO_Init+0x2bc>)
 80008b2:	4293      	cmp	r3, r2
 80008b4:	d019      	beq.n	80008ea <HAL_GPIO_Init+0x1b2>
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	4a4f      	ldr	r2, [pc, #316]	; (80009f8 <HAL_GPIO_Init+0x2c0>)
 80008ba:	4293      	cmp	r3, r2
 80008bc:	d013      	beq.n	80008e6 <HAL_GPIO_Init+0x1ae>
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	4a4e      	ldr	r2, [pc, #312]	; (80009fc <HAL_GPIO_Init+0x2c4>)
 80008c2:	4293      	cmp	r3, r2
 80008c4:	d00d      	beq.n	80008e2 <HAL_GPIO_Init+0x1aa>
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	4a4d      	ldr	r2, [pc, #308]	; (8000a00 <HAL_GPIO_Init+0x2c8>)
 80008ca:	4293      	cmp	r3, r2
 80008cc:	d007      	beq.n	80008de <HAL_GPIO_Init+0x1a6>
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	4a4c      	ldr	r2, [pc, #304]	; (8000a04 <HAL_GPIO_Init+0x2cc>)
 80008d2:	4293      	cmp	r3, r2
 80008d4:	d101      	bne.n	80008da <HAL_GPIO_Init+0x1a2>
 80008d6:	2305      	movs	r3, #5
 80008d8:	e00a      	b.n	80008f0 <HAL_GPIO_Init+0x1b8>
 80008da:	2306      	movs	r3, #6
 80008dc:	e008      	b.n	80008f0 <HAL_GPIO_Init+0x1b8>
 80008de:	2304      	movs	r3, #4
 80008e0:	e006      	b.n	80008f0 <HAL_GPIO_Init+0x1b8>
 80008e2:	2303      	movs	r3, #3
 80008e4:	e004      	b.n	80008f0 <HAL_GPIO_Init+0x1b8>
 80008e6:	2302      	movs	r3, #2
 80008e8:	e002      	b.n	80008f0 <HAL_GPIO_Init+0x1b8>
 80008ea:	2301      	movs	r3, #1
 80008ec:	e000      	b.n	80008f0 <HAL_GPIO_Init+0x1b8>
 80008ee:	2300      	movs	r3, #0
 80008f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80008f2:	f002 0203 	and.w	r2, r2, #3
 80008f6:	0092      	lsls	r2, r2, #2
 80008f8:	4093      	lsls	r3, r2
 80008fa:	68fa      	ldr	r2, [r7, #12]
 80008fc:	4313      	orrs	r3, r2
 80008fe:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000900:	493a      	ldr	r1, [pc, #232]	; (80009ec <HAL_GPIO_Init+0x2b4>)
 8000902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000904:	089b      	lsrs	r3, r3, #2
 8000906:	3302      	adds	r3, #2
 8000908:	68fa      	ldr	r2, [r7, #12]
 800090a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800090e:	683b      	ldr	r3, [r7, #0]
 8000910:	685b      	ldr	r3, [r3, #4]
 8000912:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000916:	2b00      	cmp	r3, #0
 8000918:	d006      	beq.n	8000928 <HAL_GPIO_Init+0x1f0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800091a:	4b3b      	ldr	r3, [pc, #236]	; (8000a08 <HAL_GPIO_Init+0x2d0>)
 800091c:	681a      	ldr	r2, [r3, #0]
 800091e:	493a      	ldr	r1, [pc, #232]	; (8000a08 <HAL_GPIO_Init+0x2d0>)
 8000920:	69bb      	ldr	r3, [r7, #24]
 8000922:	4313      	orrs	r3, r2
 8000924:	600b      	str	r3, [r1, #0]
 8000926:	e006      	b.n	8000936 <HAL_GPIO_Init+0x1fe>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000928:	4b37      	ldr	r3, [pc, #220]	; (8000a08 <HAL_GPIO_Init+0x2d0>)
 800092a:	681a      	ldr	r2, [r3, #0]
 800092c:	69bb      	ldr	r3, [r7, #24]
 800092e:	43db      	mvns	r3, r3
 8000930:	4935      	ldr	r1, [pc, #212]	; (8000a08 <HAL_GPIO_Init+0x2d0>)
 8000932:	4013      	ands	r3, r2
 8000934:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	685b      	ldr	r3, [r3, #4]
 800093a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800093e:	2b00      	cmp	r3, #0
 8000940:	d006      	beq.n	8000950 <HAL_GPIO_Init+0x218>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000942:	4b31      	ldr	r3, [pc, #196]	; (8000a08 <HAL_GPIO_Init+0x2d0>)
 8000944:	685a      	ldr	r2, [r3, #4]
 8000946:	4930      	ldr	r1, [pc, #192]	; (8000a08 <HAL_GPIO_Init+0x2d0>)
 8000948:	69bb      	ldr	r3, [r7, #24]
 800094a:	4313      	orrs	r3, r2
 800094c:	604b      	str	r3, [r1, #4]
 800094e:	e006      	b.n	800095e <HAL_GPIO_Init+0x226>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000950:	4b2d      	ldr	r3, [pc, #180]	; (8000a08 <HAL_GPIO_Init+0x2d0>)
 8000952:	685a      	ldr	r2, [r3, #4]
 8000954:	69bb      	ldr	r3, [r7, #24]
 8000956:	43db      	mvns	r3, r3
 8000958:	492b      	ldr	r1, [pc, #172]	; (8000a08 <HAL_GPIO_Init+0x2d0>)
 800095a:	4013      	ands	r3, r2
 800095c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800095e:	683b      	ldr	r3, [r7, #0]
 8000960:	685b      	ldr	r3, [r3, #4]
 8000962:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000966:	2b00      	cmp	r3, #0
 8000968:	d006      	beq.n	8000978 <HAL_GPIO_Init+0x240>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800096a:	4b27      	ldr	r3, [pc, #156]	; (8000a08 <HAL_GPIO_Init+0x2d0>)
 800096c:	689a      	ldr	r2, [r3, #8]
 800096e:	4926      	ldr	r1, [pc, #152]	; (8000a08 <HAL_GPIO_Init+0x2d0>)
 8000970:	69bb      	ldr	r3, [r7, #24]
 8000972:	4313      	orrs	r3, r2
 8000974:	608b      	str	r3, [r1, #8]
 8000976:	e006      	b.n	8000986 <HAL_GPIO_Init+0x24e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000978:	4b23      	ldr	r3, [pc, #140]	; (8000a08 <HAL_GPIO_Init+0x2d0>)
 800097a:	689a      	ldr	r2, [r3, #8]
 800097c:	69bb      	ldr	r3, [r7, #24]
 800097e:	43db      	mvns	r3, r3
 8000980:	4921      	ldr	r1, [pc, #132]	; (8000a08 <HAL_GPIO_Init+0x2d0>)
 8000982:	4013      	ands	r3, r2
 8000984:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000986:	683b      	ldr	r3, [r7, #0]
 8000988:	685b      	ldr	r3, [r3, #4]
 800098a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800098e:	2b00      	cmp	r3, #0
 8000990:	d006      	beq.n	80009a0 <HAL_GPIO_Init+0x268>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000992:	4b1d      	ldr	r3, [pc, #116]	; (8000a08 <HAL_GPIO_Init+0x2d0>)
 8000994:	68da      	ldr	r2, [r3, #12]
 8000996:	491c      	ldr	r1, [pc, #112]	; (8000a08 <HAL_GPIO_Init+0x2d0>)
 8000998:	69bb      	ldr	r3, [r7, #24]
 800099a:	4313      	orrs	r3, r2
 800099c:	60cb      	str	r3, [r1, #12]
 800099e:	e006      	b.n	80009ae <HAL_GPIO_Init+0x276>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80009a0:	4b19      	ldr	r3, [pc, #100]	; (8000a08 <HAL_GPIO_Init+0x2d0>)
 80009a2:	68da      	ldr	r2, [r3, #12]
 80009a4:	69bb      	ldr	r3, [r7, #24]
 80009a6:	43db      	mvns	r3, r3
 80009a8:	4917      	ldr	r1, [pc, #92]	; (8000a08 <HAL_GPIO_Init+0x2d0>)
 80009aa:	4013      	ands	r3, r2
 80009ac:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80009ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009b0:	3301      	adds	r3, #1
 80009b2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009b4:	683b      	ldr	r3, [r7, #0]
 80009b6:	681a      	ldr	r2, [r3, #0]
 80009b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009ba:	fa22 f303 	lsr.w	r3, r2, r3
 80009be:	2b00      	cmp	r3, #0
 80009c0:	f47f aec4 	bne.w	800074c <HAL_GPIO_Init+0x14>
  }
}
 80009c4:	bf00      	nop
 80009c6:	372c      	adds	r7, #44	; 0x2c
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bc80      	pop	{r7}
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop
 80009d0:	10210000 	.word	0x10210000
 80009d4:	10110000 	.word	0x10110000
 80009d8:	10120000 	.word	0x10120000
 80009dc:	10310000 	.word	0x10310000
 80009e0:	10320000 	.word	0x10320000
 80009e4:	10220000 	.word	0x10220000
 80009e8:	40021000 	.word	0x40021000
 80009ec:	40010000 	.word	0x40010000
 80009f0:	40010800 	.word	0x40010800
 80009f4:	40010c00 	.word	0x40010c00
 80009f8:	40011000 	.word	0x40011000
 80009fc:	40011400 	.word	0x40011400
 8000a00:	40011800 	.word	0x40011800
 8000a04:	40011c00 	.word	0x40011c00
 8000a08:	40010400 	.word	0x40010400

08000a0c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b086      	sub	sp, #24
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d101      	bne.n	8000a1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000a1a:	2301      	movs	r3, #1
 8000a1c:	e26c      	b.n	8000ef8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	f003 0301 	and.w	r3, r3, #1
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	f000 8087 	beq.w	8000b3a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000a2c:	4b92      	ldr	r3, [pc, #584]	; (8000c78 <HAL_RCC_OscConfig+0x26c>)
 8000a2e:	685b      	ldr	r3, [r3, #4]
 8000a30:	f003 030c 	and.w	r3, r3, #12
 8000a34:	2b04      	cmp	r3, #4
 8000a36:	d00c      	beq.n	8000a52 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000a38:	4b8f      	ldr	r3, [pc, #572]	; (8000c78 <HAL_RCC_OscConfig+0x26c>)
 8000a3a:	685b      	ldr	r3, [r3, #4]
 8000a3c:	f003 030c 	and.w	r3, r3, #12
 8000a40:	2b08      	cmp	r3, #8
 8000a42:	d112      	bne.n	8000a6a <HAL_RCC_OscConfig+0x5e>
 8000a44:	4b8c      	ldr	r3, [pc, #560]	; (8000c78 <HAL_RCC_OscConfig+0x26c>)
 8000a46:	685b      	ldr	r3, [r3, #4]
 8000a48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a50:	d10b      	bne.n	8000a6a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a52:	4b89      	ldr	r3, [pc, #548]	; (8000c78 <HAL_RCC_OscConfig+0x26c>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d06c      	beq.n	8000b38 <HAL_RCC_OscConfig+0x12c>
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	685b      	ldr	r3, [r3, #4]
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d168      	bne.n	8000b38 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000a66:	2301      	movs	r3, #1
 8000a68:	e246      	b.n	8000ef8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	685b      	ldr	r3, [r3, #4]
 8000a6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a72:	d106      	bne.n	8000a82 <HAL_RCC_OscConfig+0x76>
 8000a74:	4b80      	ldr	r3, [pc, #512]	; (8000c78 <HAL_RCC_OscConfig+0x26c>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	4a7f      	ldr	r2, [pc, #508]	; (8000c78 <HAL_RCC_OscConfig+0x26c>)
 8000a7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a7e:	6013      	str	r3, [r2, #0]
 8000a80:	e02e      	b.n	8000ae0 <HAL_RCC_OscConfig+0xd4>
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	685b      	ldr	r3, [r3, #4]
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d10c      	bne.n	8000aa4 <HAL_RCC_OscConfig+0x98>
 8000a8a:	4b7b      	ldr	r3, [pc, #492]	; (8000c78 <HAL_RCC_OscConfig+0x26c>)
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	4a7a      	ldr	r2, [pc, #488]	; (8000c78 <HAL_RCC_OscConfig+0x26c>)
 8000a90:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000a94:	6013      	str	r3, [r2, #0]
 8000a96:	4b78      	ldr	r3, [pc, #480]	; (8000c78 <HAL_RCC_OscConfig+0x26c>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	4a77      	ldr	r2, [pc, #476]	; (8000c78 <HAL_RCC_OscConfig+0x26c>)
 8000a9c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000aa0:	6013      	str	r3, [r2, #0]
 8000aa2:	e01d      	b.n	8000ae0 <HAL_RCC_OscConfig+0xd4>
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	685b      	ldr	r3, [r3, #4]
 8000aa8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000aac:	d10c      	bne.n	8000ac8 <HAL_RCC_OscConfig+0xbc>
 8000aae:	4b72      	ldr	r3, [pc, #456]	; (8000c78 <HAL_RCC_OscConfig+0x26c>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	4a71      	ldr	r2, [pc, #452]	; (8000c78 <HAL_RCC_OscConfig+0x26c>)
 8000ab4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ab8:	6013      	str	r3, [r2, #0]
 8000aba:	4b6f      	ldr	r3, [pc, #444]	; (8000c78 <HAL_RCC_OscConfig+0x26c>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	4a6e      	ldr	r2, [pc, #440]	; (8000c78 <HAL_RCC_OscConfig+0x26c>)
 8000ac0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ac4:	6013      	str	r3, [r2, #0]
 8000ac6:	e00b      	b.n	8000ae0 <HAL_RCC_OscConfig+0xd4>
 8000ac8:	4b6b      	ldr	r3, [pc, #428]	; (8000c78 <HAL_RCC_OscConfig+0x26c>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4a6a      	ldr	r2, [pc, #424]	; (8000c78 <HAL_RCC_OscConfig+0x26c>)
 8000ace:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ad2:	6013      	str	r3, [r2, #0]
 8000ad4:	4b68      	ldr	r3, [pc, #416]	; (8000c78 <HAL_RCC_OscConfig+0x26c>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	4a67      	ldr	r2, [pc, #412]	; (8000c78 <HAL_RCC_OscConfig+0x26c>)
 8000ada:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ade:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	685b      	ldr	r3, [r3, #4]
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d013      	beq.n	8000b10 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ae8:	f7ff fc06 	bl	80002f8 <HAL_GetTick>
 8000aec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000aee:	e008      	b.n	8000b02 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000af0:	f7ff fc02 	bl	80002f8 <HAL_GetTick>
 8000af4:	4602      	mov	r2, r0
 8000af6:	693b      	ldr	r3, [r7, #16]
 8000af8:	1ad3      	subs	r3, r2, r3
 8000afa:	2b64      	cmp	r3, #100	; 0x64
 8000afc:	d901      	bls.n	8000b02 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000afe:	2303      	movs	r3, #3
 8000b00:	e1fa      	b.n	8000ef8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b02:	4b5d      	ldr	r3, [pc, #372]	; (8000c78 <HAL_RCC_OscConfig+0x26c>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d0f0      	beq.n	8000af0 <HAL_RCC_OscConfig+0xe4>
 8000b0e:	e014      	b.n	8000b3a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b10:	f7ff fbf2 	bl	80002f8 <HAL_GetTick>
 8000b14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b16:	e008      	b.n	8000b2a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b18:	f7ff fbee 	bl	80002f8 <HAL_GetTick>
 8000b1c:	4602      	mov	r2, r0
 8000b1e:	693b      	ldr	r3, [r7, #16]
 8000b20:	1ad3      	subs	r3, r2, r3
 8000b22:	2b64      	cmp	r3, #100	; 0x64
 8000b24:	d901      	bls.n	8000b2a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000b26:	2303      	movs	r3, #3
 8000b28:	e1e6      	b.n	8000ef8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b2a:	4b53      	ldr	r3, [pc, #332]	; (8000c78 <HAL_RCC_OscConfig+0x26c>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d1f0      	bne.n	8000b18 <HAL_RCC_OscConfig+0x10c>
 8000b36:	e000      	b.n	8000b3a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	f003 0302 	and.w	r3, r3, #2
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d063      	beq.n	8000c0e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000b46:	4b4c      	ldr	r3, [pc, #304]	; (8000c78 <HAL_RCC_OscConfig+0x26c>)
 8000b48:	685b      	ldr	r3, [r3, #4]
 8000b4a:	f003 030c 	and.w	r3, r3, #12
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d00b      	beq.n	8000b6a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000b52:	4b49      	ldr	r3, [pc, #292]	; (8000c78 <HAL_RCC_OscConfig+0x26c>)
 8000b54:	685b      	ldr	r3, [r3, #4]
 8000b56:	f003 030c 	and.w	r3, r3, #12
 8000b5a:	2b08      	cmp	r3, #8
 8000b5c:	d11c      	bne.n	8000b98 <HAL_RCC_OscConfig+0x18c>
 8000b5e:	4b46      	ldr	r3, [pc, #280]	; (8000c78 <HAL_RCC_OscConfig+0x26c>)
 8000b60:	685b      	ldr	r3, [r3, #4]
 8000b62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d116      	bne.n	8000b98 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b6a:	4b43      	ldr	r3, [pc, #268]	; (8000c78 <HAL_RCC_OscConfig+0x26c>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	f003 0302 	and.w	r3, r3, #2
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d005      	beq.n	8000b82 <HAL_RCC_OscConfig+0x176>
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	691b      	ldr	r3, [r3, #16]
 8000b7a:	2b01      	cmp	r3, #1
 8000b7c:	d001      	beq.n	8000b82 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000b7e:	2301      	movs	r3, #1
 8000b80:	e1ba      	b.n	8000ef8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b82:	4b3d      	ldr	r3, [pc, #244]	; (8000c78 <HAL_RCC_OscConfig+0x26c>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	695b      	ldr	r3, [r3, #20]
 8000b8e:	00db      	lsls	r3, r3, #3
 8000b90:	4939      	ldr	r1, [pc, #228]	; (8000c78 <HAL_RCC_OscConfig+0x26c>)
 8000b92:	4313      	orrs	r3, r2
 8000b94:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b96:	e03a      	b.n	8000c0e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	691b      	ldr	r3, [r3, #16]
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d020      	beq.n	8000be2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ba0:	4b36      	ldr	r3, [pc, #216]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ba6:	f7ff fba7 	bl	80002f8 <HAL_GetTick>
 8000baa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bac:	e008      	b.n	8000bc0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000bae:	f7ff fba3 	bl	80002f8 <HAL_GetTick>
 8000bb2:	4602      	mov	r2, r0
 8000bb4:	693b      	ldr	r3, [r7, #16]
 8000bb6:	1ad3      	subs	r3, r2, r3
 8000bb8:	2b02      	cmp	r3, #2
 8000bba:	d901      	bls.n	8000bc0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000bbc:	2303      	movs	r3, #3
 8000bbe:	e19b      	b.n	8000ef8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bc0:	4b2d      	ldr	r3, [pc, #180]	; (8000c78 <HAL_RCC_OscConfig+0x26c>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	f003 0302 	and.w	r3, r3, #2
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d0f0      	beq.n	8000bae <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bcc:	4b2a      	ldr	r3, [pc, #168]	; (8000c78 <HAL_RCC_OscConfig+0x26c>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	695b      	ldr	r3, [r3, #20]
 8000bd8:	00db      	lsls	r3, r3, #3
 8000bda:	4927      	ldr	r1, [pc, #156]	; (8000c78 <HAL_RCC_OscConfig+0x26c>)
 8000bdc:	4313      	orrs	r3, r2
 8000bde:	600b      	str	r3, [r1, #0]
 8000be0:	e015      	b.n	8000c0e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000be2:	4b26      	ldr	r3, [pc, #152]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000be8:	f7ff fb86 	bl	80002f8 <HAL_GetTick>
 8000bec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000bee:	e008      	b.n	8000c02 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000bf0:	f7ff fb82 	bl	80002f8 <HAL_GetTick>
 8000bf4:	4602      	mov	r2, r0
 8000bf6:	693b      	ldr	r3, [r7, #16]
 8000bf8:	1ad3      	subs	r3, r2, r3
 8000bfa:	2b02      	cmp	r3, #2
 8000bfc:	d901      	bls.n	8000c02 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000bfe:	2303      	movs	r3, #3
 8000c00:	e17a      	b.n	8000ef8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c02:	4b1d      	ldr	r3, [pc, #116]	; (8000c78 <HAL_RCC_OscConfig+0x26c>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	f003 0302 	and.w	r3, r3, #2
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d1f0      	bne.n	8000bf0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	f003 0308 	and.w	r3, r3, #8
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d03a      	beq.n	8000c90 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	699b      	ldr	r3, [r3, #24]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d019      	beq.n	8000c56 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000c22:	4b17      	ldr	r3, [pc, #92]	; (8000c80 <HAL_RCC_OscConfig+0x274>)
 8000c24:	2201      	movs	r2, #1
 8000c26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c28:	f7ff fb66 	bl	80002f8 <HAL_GetTick>
 8000c2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c2e:	e008      	b.n	8000c42 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c30:	f7ff fb62 	bl	80002f8 <HAL_GetTick>
 8000c34:	4602      	mov	r2, r0
 8000c36:	693b      	ldr	r3, [r7, #16]
 8000c38:	1ad3      	subs	r3, r2, r3
 8000c3a:	2b02      	cmp	r3, #2
 8000c3c:	d901      	bls.n	8000c42 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000c3e:	2303      	movs	r3, #3
 8000c40:	e15a      	b.n	8000ef8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c42:	4b0d      	ldr	r3, [pc, #52]	; (8000c78 <HAL_RCC_OscConfig+0x26c>)
 8000c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c46:	f003 0302 	and.w	r3, r3, #2
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d0f0      	beq.n	8000c30 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000c4e:	2001      	movs	r0, #1
 8000c50:	f000 fada 	bl	8001208 <RCC_Delay>
 8000c54:	e01c      	b.n	8000c90 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000c56:	4b0a      	ldr	r3, [pc, #40]	; (8000c80 <HAL_RCC_OscConfig+0x274>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c5c:	f7ff fb4c 	bl	80002f8 <HAL_GetTick>
 8000c60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c62:	e00f      	b.n	8000c84 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c64:	f7ff fb48 	bl	80002f8 <HAL_GetTick>
 8000c68:	4602      	mov	r2, r0
 8000c6a:	693b      	ldr	r3, [r7, #16]
 8000c6c:	1ad3      	subs	r3, r2, r3
 8000c6e:	2b02      	cmp	r3, #2
 8000c70:	d908      	bls.n	8000c84 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000c72:	2303      	movs	r3, #3
 8000c74:	e140      	b.n	8000ef8 <HAL_RCC_OscConfig+0x4ec>
 8000c76:	bf00      	nop
 8000c78:	40021000 	.word	0x40021000
 8000c7c:	42420000 	.word	0x42420000
 8000c80:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c84:	4b9e      	ldr	r3, [pc, #632]	; (8000f00 <HAL_RCC_OscConfig+0x4f4>)
 8000c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c88:	f003 0302 	and.w	r3, r3, #2
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d1e9      	bne.n	8000c64 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	f003 0304 	and.w	r3, r3, #4
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	f000 80a6 	beq.w	8000dea <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ca2:	4b97      	ldr	r3, [pc, #604]	; (8000f00 <HAL_RCC_OscConfig+0x4f4>)
 8000ca4:	69db      	ldr	r3, [r3, #28]
 8000ca6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d10d      	bne.n	8000cca <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000cae:	4b94      	ldr	r3, [pc, #592]	; (8000f00 <HAL_RCC_OscConfig+0x4f4>)
 8000cb0:	69db      	ldr	r3, [r3, #28]
 8000cb2:	4a93      	ldr	r2, [pc, #588]	; (8000f00 <HAL_RCC_OscConfig+0x4f4>)
 8000cb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cb8:	61d3      	str	r3, [r2, #28]
 8000cba:	4b91      	ldr	r3, [pc, #580]	; (8000f00 <HAL_RCC_OscConfig+0x4f4>)
 8000cbc:	69db      	ldr	r3, [r3, #28]
 8000cbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cc2:	60bb      	str	r3, [r7, #8]
 8000cc4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cca:	4b8e      	ldr	r3, [pc, #568]	; (8000f04 <HAL_RCC_OscConfig+0x4f8>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d118      	bne.n	8000d08 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000cd6:	4b8b      	ldr	r3, [pc, #556]	; (8000f04 <HAL_RCC_OscConfig+0x4f8>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	4a8a      	ldr	r2, [pc, #552]	; (8000f04 <HAL_RCC_OscConfig+0x4f8>)
 8000cdc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ce0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000ce2:	f7ff fb09 	bl	80002f8 <HAL_GetTick>
 8000ce6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ce8:	e008      	b.n	8000cfc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000cea:	f7ff fb05 	bl	80002f8 <HAL_GetTick>
 8000cee:	4602      	mov	r2, r0
 8000cf0:	693b      	ldr	r3, [r7, #16]
 8000cf2:	1ad3      	subs	r3, r2, r3
 8000cf4:	2b64      	cmp	r3, #100	; 0x64
 8000cf6:	d901      	bls.n	8000cfc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000cf8:	2303      	movs	r3, #3
 8000cfa:	e0fd      	b.n	8000ef8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cfc:	4b81      	ldr	r3, [pc, #516]	; (8000f04 <HAL_RCC_OscConfig+0x4f8>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d0f0      	beq.n	8000cea <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	68db      	ldr	r3, [r3, #12]
 8000d0c:	2b01      	cmp	r3, #1
 8000d0e:	d106      	bne.n	8000d1e <HAL_RCC_OscConfig+0x312>
 8000d10:	4b7b      	ldr	r3, [pc, #492]	; (8000f00 <HAL_RCC_OscConfig+0x4f4>)
 8000d12:	6a1b      	ldr	r3, [r3, #32]
 8000d14:	4a7a      	ldr	r2, [pc, #488]	; (8000f00 <HAL_RCC_OscConfig+0x4f4>)
 8000d16:	f043 0301 	orr.w	r3, r3, #1
 8000d1a:	6213      	str	r3, [r2, #32]
 8000d1c:	e02d      	b.n	8000d7a <HAL_RCC_OscConfig+0x36e>
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	68db      	ldr	r3, [r3, #12]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d10c      	bne.n	8000d40 <HAL_RCC_OscConfig+0x334>
 8000d26:	4b76      	ldr	r3, [pc, #472]	; (8000f00 <HAL_RCC_OscConfig+0x4f4>)
 8000d28:	6a1b      	ldr	r3, [r3, #32]
 8000d2a:	4a75      	ldr	r2, [pc, #468]	; (8000f00 <HAL_RCC_OscConfig+0x4f4>)
 8000d2c:	f023 0301 	bic.w	r3, r3, #1
 8000d30:	6213      	str	r3, [r2, #32]
 8000d32:	4b73      	ldr	r3, [pc, #460]	; (8000f00 <HAL_RCC_OscConfig+0x4f4>)
 8000d34:	6a1b      	ldr	r3, [r3, #32]
 8000d36:	4a72      	ldr	r2, [pc, #456]	; (8000f00 <HAL_RCC_OscConfig+0x4f4>)
 8000d38:	f023 0304 	bic.w	r3, r3, #4
 8000d3c:	6213      	str	r3, [r2, #32]
 8000d3e:	e01c      	b.n	8000d7a <HAL_RCC_OscConfig+0x36e>
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	68db      	ldr	r3, [r3, #12]
 8000d44:	2b05      	cmp	r3, #5
 8000d46:	d10c      	bne.n	8000d62 <HAL_RCC_OscConfig+0x356>
 8000d48:	4b6d      	ldr	r3, [pc, #436]	; (8000f00 <HAL_RCC_OscConfig+0x4f4>)
 8000d4a:	6a1b      	ldr	r3, [r3, #32]
 8000d4c:	4a6c      	ldr	r2, [pc, #432]	; (8000f00 <HAL_RCC_OscConfig+0x4f4>)
 8000d4e:	f043 0304 	orr.w	r3, r3, #4
 8000d52:	6213      	str	r3, [r2, #32]
 8000d54:	4b6a      	ldr	r3, [pc, #424]	; (8000f00 <HAL_RCC_OscConfig+0x4f4>)
 8000d56:	6a1b      	ldr	r3, [r3, #32]
 8000d58:	4a69      	ldr	r2, [pc, #420]	; (8000f00 <HAL_RCC_OscConfig+0x4f4>)
 8000d5a:	f043 0301 	orr.w	r3, r3, #1
 8000d5e:	6213      	str	r3, [r2, #32]
 8000d60:	e00b      	b.n	8000d7a <HAL_RCC_OscConfig+0x36e>
 8000d62:	4b67      	ldr	r3, [pc, #412]	; (8000f00 <HAL_RCC_OscConfig+0x4f4>)
 8000d64:	6a1b      	ldr	r3, [r3, #32]
 8000d66:	4a66      	ldr	r2, [pc, #408]	; (8000f00 <HAL_RCC_OscConfig+0x4f4>)
 8000d68:	f023 0301 	bic.w	r3, r3, #1
 8000d6c:	6213      	str	r3, [r2, #32]
 8000d6e:	4b64      	ldr	r3, [pc, #400]	; (8000f00 <HAL_RCC_OscConfig+0x4f4>)
 8000d70:	6a1b      	ldr	r3, [r3, #32]
 8000d72:	4a63      	ldr	r2, [pc, #396]	; (8000f00 <HAL_RCC_OscConfig+0x4f4>)
 8000d74:	f023 0304 	bic.w	r3, r3, #4
 8000d78:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	68db      	ldr	r3, [r3, #12]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d015      	beq.n	8000dae <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d82:	f7ff fab9 	bl	80002f8 <HAL_GetTick>
 8000d86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d88:	e00a      	b.n	8000da0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d8a:	f7ff fab5 	bl	80002f8 <HAL_GetTick>
 8000d8e:	4602      	mov	r2, r0
 8000d90:	693b      	ldr	r3, [r7, #16]
 8000d92:	1ad3      	subs	r3, r2, r3
 8000d94:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d98:	4293      	cmp	r3, r2
 8000d9a:	d901      	bls.n	8000da0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000d9c:	2303      	movs	r3, #3
 8000d9e:	e0ab      	b.n	8000ef8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000da0:	4b57      	ldr	r3, [pc, #348]	; (8000f00 <HAL_RCC_OscConfig+0x4f4>)
 8000da2:	6a1b      	ldr	r3, [r3, #32]
 8000da4:	f003 0302 	and.w	r3, r3, #2
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d0ee      	beq.n	8000d8a <HAL_RCC_OscConfig+0x37e>
 8000dac:	e014      	b.n	8000dd8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dae:	f7ff faa3 	bl	80002f8 <HAL_GetTick>
 8000db2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000db4:	e00a      	b.n	8000dcc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000db6:	f7ff fa9f 	bl	80002f8 <HAL_GetTick>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	693b      	ldr	r3, [r7, #16]
 8000dbe:	1ad3      	subs	r3, r2, r3
 8000dc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8000dc4:	4293      	cmp	r3, r2
 8000dc6:	d901      	bls.n	8000dcc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000dc8:	2303      	movs	r3, #3
 8000dca:	e095      	b.n	8000ef8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000dcc:	4b4c      	ldr	r3, [pc, #304]	; (8000f00 <HAL_RCC_OscConfig+0x4f4>)
 8000dce:	6a1b      	ldr	r3, [r3, #32]
 8000dd0:	f003 0302 	and.w	r3, r3, #2
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d1ee      	bne.n	8000db6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000dd8:	7dfb      	ldrb	r3, [r7, #23]
 8000dda:	2b01      	cmp	r3, #1
 8000ddc:	d105      	bne.n	8000dea <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000dde:	4b48      	ldr	r3, [pc, #288]	; (8000f00 <HAL_RCC_OscConfig+0x4f4>)
 8000de0:	69db      	ldr	r3, [r3, #28]
 8000de2:	4a47      	ldr	r2, [pc, #284]	; (8000f00 <HAL_RCC_OscConfig+0x4f4>)
 8000de4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000de8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	69db      	ldr	r3, [r3, #28]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	f000 8081 	beq.w	8000ef6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000df4:	4b42      	ldr	r3, [pc, #264]	; (8000f00 <HAL_RCC_OscConfig+0x4f4>)
 8000df6:	685b      	ldr	r3, [r3, #4]
 8000df8:	f003 030c 	and.w	r3, r3, #12
 8000dfc:	2b08      	cmp	r3, #8
 8000dfe:	d061      	beq.n	8000ec4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	69db      	ldr	r3, [r3, #28]
 8000e04:	2b02      	cmp	r3, #2
 8000e06:	d146      	bne.n	8000e96 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e08:	4b3f      	ldr	r3, [pc, #252]	; (8000f08 <HAL_RCC_OscConfig+0x4fc>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e0e:	f7ff fa73 	bl	80002f8 <HAL_GetTick>
 8000e12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e14:	e008      	b.n	8000e28 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e16:	f7ff fa6f 	bl	80002f8 <HAL_GetTick>
 8000e1a:	4602      	mov	r2, r0
 8000e1c:	693b      	ldr	r3, [r7, #16]
 8000e1e:	1ad3      	subs	r3, r2, r3
 8000e20:	2b02      	cmp	r3, #2
 8000e22:	d901      	bls.n	8000e28 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000e24:	2303      	movs	r3, #3
 8000e26:	e067      	b.n	8000ef8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e28:	4b35      	ldr	r3, [pc, #212]	; (8000f00 <HAL_RCC_OscConfig+0x4f4>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d1f0      	bne.n	8000e16 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	6a1b      	ldr	r3, [r3, #32]
 8000e38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e3c:	d108      	bne.n	8000e50 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000e3e:	4b30      	ldr	r3, [pc, #192]	; (8000f00 <HAL_RCC_OscConfig+0x4f4>)
 8000e40:	685b      	ldr	r3, [r3, #4]
 8000e42:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	689b      	ldr	r3, [r3, #8]
 8000e4a:	492d      	ldr	r1, [pc, #180]	; (8000f00 <HAL_RCC_OscConfig+0x4f4>)
 8000e4c:	4313      	orrs	r3, r2
 8000e4e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000e50:	4b2b      	ldr	r3, [pc, #172]	; (8000f00 <HAL_RCC_OscConfig+0x4f4>)
 8000e52:	685b      	ldr	r3, [r3, #4]
 8000e54:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	6a19      	ldr	r1, [r3, #32]
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e60:	430b      	orrs	r3, r1
 8000e62:	4927      	ldr	r1, [pc, #156]	; (8000f00 <HAL_RCC_OscConfig+0x4f4>)
 8000e64:	4313      	orrs	r3, r2
 8000e66:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000e68:	4b27      	ldr	r3, [pc, #156]	; (8000f08 <HAL_RCC_OscConfig+0x4fc>)
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e6e:	f7ff fa43 	bl	80002f8 <HAL_GetTick>
 8000e72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000e74:	e008      	b.n	8000e88 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e76:	f7ff fa3f 	bl	80002f8 <HAL_GetTick>
 8000e7a:	4602      	mov	r2, r0
 8000e7c:	693b      	ldr	r3, [r7, #16]
 8000e7e:	1ad3      	subs	r3, r2, r3
 8000e80:	2b02      	cmp	r3, #2
 8000e82:	d901      	bls.n	8000e88 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000e84:	2303      	movs	r3, #3
 8000e86:	e037      	b.n	8000ef8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000e88:	4b1d      	ldr	r3, [pc, #116]	; (8000f00 <HAL_RCC_OscConfig+0x4f4>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d0f0      	beq.n	8000e76 <HAL_RCC_OscConfig+0x46a>
 8000e94:	e02f      	b.n	8000ef6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e96:	4b1c      	ldr	r3, [pc, #112]	; (8000f08 <HAL_RCC_OscConfig+0x4fc>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e9c:	f7ff fa2c 	bl	80002f8 <HAL_GetTick>
 8000ea0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ea2:	e008      	b.n	8000eb6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ea4:	f7ff fa28 	bl	80002f8 <HAL_GetTick>
 8000ea8:	4602      	mov	r2, r0
 8000eaa:	693b      	ldr	r3, [r7, #16]
 8000eac:	1ad3      	subs	r3, r2, r3
 8000eae:	2b02      	cmp	r3, #2
 8000eb0:	d901      	bls.n	8000eb6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000eb2:	2303      	movs	r3, #3
 8000eb4:	e020      	b.n	8000ef8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000eb6:	4b12      	ldr	r3, [pc, #72]	; (8000f00 <HAL_RCC_OscConfig+0x4f4>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d1f0      	bne.n	8000ea4 <HAL_RCC_OscConfig+0x498>
 8000ec2:	e018      	b.n	8000ef6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	69db      	ldr	r3, [r3, #28]
 8000ec8:	2b01      	cmp	r3, #1
 8000eca:	d101      	bne.n	8000ed0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8000ecc:	2301      	movs	r3, #1
 8000ece:	e013      	b.n	8000ef8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000ed0:	4b0b      	ldr	r3, [pc, #44]	; (8000f00 <HAL_RCC_OscConfig+0x4f4>)
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	6a1b      	ldr	r3, [r3, #32]
 8000ee0:	429a      	cmp	r2, r3
 8000ee2:	d106      	bne.n	8000ef2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000eee:	429a      	cmp	r2, r3
 8000ef0:	d001      	beq.n	8000ef6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	e000      	b.n	8000ef8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8000ef6:	2300      	movs	r3, #0
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	3718      	adds	r7, #24
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	40021000 	.word	0x40021000
 8000f04:	40007000 	.word	0x40007000
 8000f08:	42420060 	.word	0x42420060

08000f0c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b084      	sub	sp, #16
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
 8000f14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d101      	bne.n	8000f20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000f1c:	2301      	movs	r3, #1
 8000f1e:	e0d0      	b.n	80010c2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000f20:	4b6a      	ldr	r3, [pc, #424]	; (80010cc <HAL_RCC_ClockConfig+0x1c0>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	f003 0307 	and.w	r3, r3, #7
 8000f28:	683a      	ldr	r2, [r7, #0]
 8000f2a:	429a      	cmp	r2, r3
 8000f2c:	d910      	bls.n	8000f50 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f2e:	4b67      	ldr	r3, [pc, #412]	; (80010cc <HAL_RCC_ClockConfig+0x1c0>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	f023 0207 	bic.w	r2, r3, #7
 8000f36:	4965      	ldr	r1, [pc, #404]	; (80010cc <HAL_RCC_ClockConfig+0x1c0>)
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	4313      	orrs	r3, r2
 8000f3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f3e:	4b63      	ldr	r3, [pc, #396]	; (80010cc <HAL_RCC_ClockConfig+0x1c0>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	f003 0307 	and.w	r3, r3, #7
 8000f46:	683a      	ldr	r2, [r7, #0]
 8000f48:	429a      	cmp	r2, r3
 8000f4a:	d001      	beq.n	8000f50 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	e0b8      	b.n	80010c2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	f003 0302 	and.w	r3, r3, #2
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d020      	beq.n	8000f9e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	f003 0304 	and.w	r3, r3, #4
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d005      	beq.n	8000f74 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000f68:	4b59      	ldr	r3, [pc, #356]	; (80010d0 <HAL_RCC_ClockConfig+0x1c4>)
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	4a58      	ldr	r2, [pc, #352]	; (80010d0 <HAL_RCC_ClockConfig+0x1c4>)
 8000f6e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000f72:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	f003 0308 	and.w	r3, r3, #8
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d005      	beq.n	8000f8c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000f80:	4b53      	ldr	r3, [pc, #332]	; (80010d0 <HAL_RCC_ClockConfig+0x1c4>)
 8000f82:	685b      	ldr	r3, [r3, #4]
 8000f84:	4a52      	ldr	r2, [pc, #328]	; (80010d0 <HAL_RCC_ClockConfig+0x1c4>)
 8000f86:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000f8a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000f8c:	4b50      	ldr	r3, [pc, #320]	; (80010d0 <HAL_RCC_ClockConfig+0x1c4>)
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	689b      	ldr	r3, [r3, #8]
 8000f98:	494d      	ldr	r1, [pc, #308]	; (80010d0 <HAL_RCC_ClockConfig+0x1c4>)
 8000f9a:	4313      	orrs	r3, r2
 8000f9c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	f003 0301 	and.w	r3, r3, #1
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d040      	beq.n	800102c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	685b      	ldr	r3, [r3, #4]
 8000fae:	2b01      	cmp	r3, #1
 8000fb0:	d107      	bne.n	8000fc2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fb2:	4b47      	ldr	r3, [pc, #284]	; (80010d0 <HAL_RCC_ClockConfig+0x1c4>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d115      	bne.n	8000fea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	e07f      	b.n	80010c2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	2b02      	cmp	r3, #2
 8000fc8:	d107      	bne.n	8000fda <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fca:	4b41      	ldr	r3, [pc, #260]	; (80010d0 <HAL_RCC_ClockConfig+0x1c4>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d109      	bne.n	8000fea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	e073      	b.n	80010c2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fda:	4b3d      	ldr	r3, [pc, #244]	; (80010d0 <HAL_RCC_ClockConfig+0x1c4>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	f003 0302 	and.w	r3, r3, #2
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d101      	bne.n	8000fea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	e06b      	b.n	80010c2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000fea:	4b39      	ldr	r3, [pc, #228]	; (80010d0 <HAL_RCC_ClockConfig+0x1c4>)
 8000fec:	685b      	ldr	r3, [r3, #4]
 8000fee:	f023 0203 	bic.w	r2, r3, #3
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	685b      	ldr	r3, [r3, #4]
 8000ff6:	4936      	ldr	r1, [pc, #216]	; (80010d0 <HAL_RCC_ClockConfig+0x1c4>)
 8000ff8:	4313      	orrs	r3, r2
 8000ffa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000ffc:	f7ff f97c 	bl	80002f8 <HAL_GetTick>
 8001000:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001002:	e00a      	b.n	800101a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001004:	f7ff f978 	bl	80002f8 <HAL_GetTick>
 8001008:	4602      	mov	r2, r0
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	1ad3      	subs	r3, r2, r3
 800100e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001012:	4293      	cmp	r3, r2
 8001014:	d901      	bls.n	800101a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001016:	2303      	movs	r3, #3
 8001018:	e053      	b.n	80010c2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800101a:	4b2d      	ldr	r3, [pc, #180]	; (80010d0 <HAL_RCC_ClockConfig+0x1c4>)
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	f003 020c 	and.w	r2, r3, #12
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	009b      	lsls	r3, r3, #2
 8001028:	429a      	cmp	r2, r3
 800102a:	d1eb      	bne.n	8001004 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800102c:	4b27      	ldr	r3, [pc, #156]	; (80010cc <HAL_RCC_ClockConfig+0x1c0>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	f003 0307 	and.w	r3, r3, #7
 8001034:	683a      	ldr	r2, [r7, #0]
 8001036:	429a      	cmp	r2, r3
 8001038:	d210      	bcs.n	800105c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800103a:	4b24      	ldr	r3, [pc, #144]	; (80010cc <HAL_RCC_ClockConfig+0x1c0>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f023 0207 	bic.w	r2, r3, #7
 8001042:	4922      	ldr	r1, [pc, #136]	; (80010cc <HAL_RCC_ClockConfig+0x1c0>)
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	4313      	orrs	r3, r2
 8001048:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800104a:	4b20      	ldr	r3, [pc, #128]	; (80010cc <HAL_RCC_ClockConfig+0x1c0>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	f003 0307 	and.w	r3, r3, #7
 8001052:	683a      	ldr	r2, [r7, #0]
 8001054:	429a      	cmp	r2, r3
 8001056:	d001      	beq.n	800105c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001058:	2301      	movs	r3, #1
 800105a:	e032      	b.n	80010c2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	f003 0304 	and.w	r3, r3, #4
 8001064:	2b00      	cmp	r3, #0
 8001066:	d008      	beq.n	800107a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001068:	4b19      	ldr	r3, [pc, #100]	; (80010d0 <HAL_RCC_ClockConfig+0x1c4>)
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	68db      	ldr	r3, [r3, #12]
 8001074:	4916      	ldr	r1, [pc, #88]	; (80010d0 <HAL_RCC_ClockConfig+0x1c4>)
 8001076:	4313      	orrs	r3, r2
 8001078:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f003 0308 	and.w	r3, r3, #8
 8001082:	2b00      	cmp	r3, #0
 8001084:	d009      	beq.n	800109a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001086:	4b12      	ldr	r3, [pc, #72]	; (80010d0 <HAL_RCC_ClockConfig+0x1c4>)
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	691b      	ldr	r3, [r3, #16]
 8001092:	00db      	lsls	r3, r3, #3
 8001094:	490e      	ldr	r1, [pc, #56]	; (80010d0 <HAL_RCC_ClockConfig+0x1c4>)
 8001096:	4313      	orrs	r3, r2
 8001098:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800109a:	f000 f821 	bl	80010e0 <HAL_RCC_GetSysClockFreq>
 800109e:	4601      	mov	r1, r0
 80010a0:	4b0b      	ldr	r3, [pc, #44]	; (80010d0 <HAL_RCC_ClockConfig+0x1c4>)
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	091b      	lsrs	r3, r3, #4
 80010a6:	f003 030f 	and.w	r3, r3, #15
 80010aa:	4a0a      	ldr	r2, [pc, #40]	; (80010d4 <HAL_RCC_ClockConfig+0x1c8>)
 80010ac:	5cd3      	ldrb	r3, [r2, r3]
 80010ae:	fa21 f303 	lsr.w	r3, r1, r3
 80010b2:	4a09      	ldr	r2, [pc, #36]	; (80010d8 <HAL_RCC_ClockConfig+0x1cc>)
 80010b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80010b6:	4b09      	ldr	r3, [pc, #36]	; (80010dc <HAL_RCC_ClockConfig+0x1d0>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	4618      	mov	r0, r3
 80010bc:	f7ff f8da 	bl	8000274 <HAL_InitTick>

  return HAL_OK;
 80010c0:	2300      	movs	r3, #0
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	3710      	adds	r7, #16
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	40022000 	.word	0x40022000
 80010d0:	40021000 	.word	0x40021000
 80010d4:	08003b34 	.word	0x08003b34
 80010d8:	20000008 	.word	0x20000008
 80010dc:	20000000 	.word	0x20000000

080010e0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80010e0:	b490      	push	{r4, r7}
 80010e2:	b08a      	sub	sp, #40	; 0x28
 80010e4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80010e6:	4b2a      	ldr	r3, [pc, #168]	; (8001190 <HAL_RCC_GetSysClockFreq+0xb0>)
 80010e8:	1d3c      	adds	r4, r7, #4
 80010ea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80010ec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80010f0:	4b28      	ldr	r3, [pc, #160]	; (8001194 <HAL_RCC_GetSysClockFreq+0xb4>)
 80010f2:	881b      	ldrh	r3, [r3, #0]
 80010f4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80010f6:	2300      	movs	r3, #0
 80010f8:	61fb      	str	r3, [r7, #28]
 80010fa:	2300      	movs	r3, #0
 80010fc:	61bb      	str	r3, [r7, #24]
 80010fe:	2300      	movs	r3, #0
 8001100:	627b      	str	r3, [r7, #36]	; 0x24
 8001102:	2300      	movs	r3, #0
 8001104:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001106:	2300      	movs	r3, #0
 8001108:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800110a:	4b23      	ldr	r3, [pc, #140]	; (8001198 <HAL_RCC_GetSysClockFreq+0xb8>)
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001110:	69fb      	ldr	r3, [r7, #28]
 8001112:	f003 030c 	and.w	r3, r3, #12
 8001116:	2b04      	cmp	r3, #4
 8001118:	d002      	beq.n	8001120 <HAL_RCC_GetSysClockFreq+0x40>
 800111a:	2b08      	cmp	r3, #8
 800111c:	d003      	beq.n	8001126 <HAL_RCC_GetSysClockFreq+0x46>
 800111e:	e02d      	b.n	800117c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001120:	4b1e      	ldr	r3, [pc, #120]	; (800119c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001122:	623b      	str	r3, [r7, #32]
      break;
 8001124:	e02d      	b.n	8001182 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001126:	69fb      	ldr	r3, [r7, #28]
 8001128:	0c9b      	lsrs	r3, r3, #18
 800112a:	f003 030f 	and.w	r3, r3, #15
 800112e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001132:	4413      	add	r3, r2
 8001134:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001138:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800113a:	69fb      	ldr	r3, [r7, #28]
 800113c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001140:	2b00      	cmp	r3, #0
 8001142:	d013      	beq.n	800116c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001144:	4b14      	ldr	r3, [pc, #80]	; (8001198 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	0c5b      	lsrs	r3, r3, #17
 800114a:	f003 0301 	and.w	r3, r3, #1
 800114e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001152:	4413      	add	r3, r2
 8001154:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001158:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800115a:	697b      	ldr	r3, [r7, #20]
 800115c:	4a0f      	ldr	r2, [pc, #60]	; (800119c <HAL_RCC_GetSysClockFreq+0xbc>)
 800115e:	fb02 f203 	mul.w	r2, r2, r3
 8001162:	69bb      	ldr	r3, [r7, #24]
 8001164:	fbb2 f3f3 	udiv	r3, r2, r3
 8001168:	627b      	str	r3, [r7, #36]	; 0x24
 800116a:	e004      	b.n	8001176 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800116c:	697b      	ldr	r3, [r7, #20]
 800116e:	4a0c      	ldr	r2, [pc, #48]	; (80011a0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001170:	fb02 f303 	mul.w	r3, r2, r3
 8001174:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001178:	623b      	str	r3, [r7, #32]
      break;
 800117a:	e002      	b.n	8001182 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800117c:	4b07      	ldr	r3, [pc, #28]	; (800119c <HAL_RCC_GetSysClockFreq+0xbc>)
 800117e:	623b      	str	r3, [r7, #32]
      break;
 8001180:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001182:	6a3b      	ldr	r3, [r7, #32]
}
 8001184:	4618      	mov	r0, r3
 8001186:	3728      	adds	r7, #40	; 0x28
 8001188:	46bd      	mov	sp, r7
 800118a:	bc90      	pop	{r4, r7}
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	08003ad4 	.word	0x08003ad4
 8001194:	08003ae4 	.word	0x08003ae4
 8001198:	40021000 	.word	0x40021000
 800119c:	007a1200 	.word	0x007a1200
 80011a0:	003d0900 	.word	0x003d0900

080011a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80011a8:	4b02      	ldr	r3, [pc, #8]	; (80011b4 <HAL_RCC_GetHCLKFreq+0x10>)
 80011aa:	681b      	ldr	r3, [r3, #0]
}
 80011ac:	4618      	mov	r0, r3
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bc80      	pop	{r7}
 80011b2:	4770      	bx	lr
 80011b4:	20000008 	.word	0x20000008

080011b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80011bc:	f7ff fff2 	bl	80011a4 <HAL_RCC_GetHCLKFreq>
 80011c0:	4601      	mov	r1, r0
 80011c2:	4b05      	ldr	r3, [pc, #20]	; (80011d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	0a1b      	lsrs	r3, r3, #8
 80011c8:	f003 0307 	and.w	r3, r3, #7
 80011cc:	4a03      	ldr	r2, [pc, #12]	; (80011dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80011ce:	5cd3      	ldrb	r3, [r2, r3]
 80011d0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80011d4:	4618      	mov	r0, r3
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	40021000 	.word	0x40021000
 80011dc:	08003b44 	.word	0x08003b44

080011e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80011e4:	f7ff ffde 	bl	80011a4 <HAL_RCC_GetHCLKFreq>
 80011e8:	4601      	mov	r1, r0
 80011ea:	4b05      	ldr	r3, [pc, #20]	; (8001200 <HAL_RCC_GetPCLK2Freq+0x20>)
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	0adb      	lsrs	r3, r3, #11
 80011f0:	f003 0307 	and.w	r3, r3, #7
 80011f4:	4a03      	ldr	r2, [pc, #12]	; (8001204 <HAL_RCC_GetPCLK2Freq+0x24>)
 80011f6:	5cd3      	ldrb	r3, [r2, r3]
 80011f8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	40021000 	.word	0x40021000
 8001204:	08003b44 	.word	0x08003b44

08001208 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001208:	b480      	push	{r7}
 800120a:	b085      	sub	sp, #20
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001210:	4b0a      	ldr	r3, [pc, #40]	; (800123c <RCC_Delay+0x34>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4a0a      	ldr	r2, [pc, #40]	; (8001240 <RCC_Delay+0x38>)
 8001216:	fba2 2303 	umull	r2, r3, r2, r3
 800121a:	0a5b      	lsrs	r3, r3, #9
 800121c:	687a      	ldr	r2, [r7, #4]
 800121e:	fb02 f303 	mul.w	r3, r2, r3
 8001222:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001224:	bf00      	nop
  }
  while (Delay --);
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	1e5a      	subs	r2, r3, #1
 800122a:	60fa      	str	r2, [r7, #12]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d1f9      	bne.n	8001224 <RCC_Delay+0x1c>
}
 8001230:	bf00      	nop
 8001232:	3714      	adds	r7, #20
 8001234:	46bd      	mov	sp, r7
 8001236:	bc80      	pop	{r7}
 8001238:	4770      	bx	lr
 800123a:	bf00      	nop
 800123c:	20000008 	.word	0x20000008
 8001240:	10624dd3 	.word	0x10624dd3

08001244 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d101      	bne.n	8001256 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001252:	2301      	movs	r3, #1
 8001254:	e01d      	b.n	8001292 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800125c:	b2db      	uxtb	r3, r3
 800125e:	2b00      	cmp	r3, #0
 8001260:	d106      	bne.n	8001270 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	2200      	movs	r2, #0
 8001266:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800126a:	6878      	ldr	r0, [r7, #4]
 800126c:	f001 fd76 	bl	8002d5c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	2202      	movs	r2, #2
 8001274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681a      	ldr	r2, [r3, #0]
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	3304      	adds	r3, #4
 8001280:	4619      	mov	r1, r3
 8001282:	4610      	mov	r0, r2
 8001284:	f000 fa84 	bl	8001790 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	2201      	movs	r2, #1
 800128c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001290:	2300      	movs	r3, #0
}
 8001292:	4618      	mov	r0, r3
 8001294:	3708      	adds	r7, #8
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}

0800129a <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800129a:	b580      	push	{r7, lr}
 800129c:	b082      	sub	sp, #8
 800129e:	af00      	add	r7, sp, #0
 80012a0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d101      	bne.n	80012ac <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80012a8:	2301      	movs	r3, #1
 80012aa:	e01d      	b.n	80012e8 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80012b2:	b2db      	uxtb	r3, r3
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d106      	bne.n	80012c6 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2200      	movs	r2, #0
 80012bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80012c0:	6878      	ldr	r0, [r7, #4]
 80012c2:	f000 f815 	bl	80012f0 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	2202      	movs	r2, #2
 80012ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681a      	ldr	r2, [r3, #0]
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	3304      	adds	r3, #4
 80012d6:	4619      	mov	r1, r3
 80012d8:	4610      	mov	r0, r2
 80012da:	f000 fa59 	bl	8001790 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2201      	movs	r2, #1
 80012e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80012e6:	2300      	movs	r3, #0
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	3708      	adds	r7, #8
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}

080012f0 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b083      	sub	sp, #12
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80012f8:	bf00      	nop
 80012fa:	370c      	adds	r7, #12
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bc80      	pop	{r7}
 8001300:	4770      	bx	lr

08001302 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001302:	b580      	push	{r7, lr}
 8001304:	b082      	sub	sp, #8
 8001306:	af00      	add	r7, sp, #0
 8001308:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d101      	bne.n	8001314 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001310:	2301      	movs	r3, #1
 8001312:	e01d      	b.n	8001350 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800131a:	b2db      	uxtb	r3, r3
 800131c:	2b00      	cmp	r3, #0
 800131e:	d106      	bne.n	800132e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2200      	movs	r2, #0
 8001324:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001328:	6878      	ldr	r0, [r7, #4]
 800132a:	f001 fd35 	bl	8002d98 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	2202      	movs	r2, #2
 8001332:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	3304      	adds	r3, #4
 800133e:	4619      	mov	r1, r3
 8001340:	4610      	mov	r0, r2
 8001342:	f000 fa25 	bl	8001790 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	2201      	movs	r2, #1
 800134a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800134e:	2300      	movs	r3, #0
}
 8001350:	4618      	mov	r0, r3
 8001352:	3708      	adds	r7, #8
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}

08001358 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b084      	sub	sp, #16
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	2201      	movs	r2, #1
 8001368:	6839      	ldr	r1, [r7, #0]
 800136a:	4618      	mov	r0, r3
 800136c:	f000 fccc 	bl	8001d08 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a15      	ldr	r2, [pc, #84]	; (80013cc <HAL_TIM_PWM_Start+0x74>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d004      	beq.n	8001384 <HAL_TIM_PWM_Start+0x2c>
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4a14      	ldr	r2, [pc, #80]	; (80013d0 <HAL_TIM_PWM_Start+0x78>)
 8001380:	4293      	cmp	r3, r2
 8001382:	d101      	bne.n	8001388 <HAL_TIM_PWM_Start+0x30>
 8001384:	2301      	movs	r3, #1
 8001386:	e000      	b.n	800138a <HAL_TIM_PWM_Start+0x32>
 8001388:	2300      	movs	r3, #0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d007      	beq.n	800139e <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800139c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	689b      	ldr	r3, [r3, #8]
 80013a4:	f003 0307 	and.w	r3, r3, #7
 80013a8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	2b06      	cmp	r3, #6
 80013ae:	d007      	beq.n	80013c0 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	681a      	ldr	r2, [r3, #0]
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f042 0201 	orr.w	r2, r2, #1
 80013be:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80013c0:	2300      	movs	r3, #0
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	3710      	adds	r7, #16
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	40012c00 	.word	0x40012c00
 80013d0:	40013400 	.word	0x40013400

080013d4 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b084      	sub	sp, #16
 80013d8:	af00      	add	r7, sp, #0
 80013da:	60f8      	str	r0, [r7, #12]
 80013dc:	60b9      	str	r1, [r7, #8]
 80013de:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80013e6:	2b01      	cmp	r3, #1
 80013e8:	d101      	bne.n	80013ee <HAL_TIM_OC_ConfigChannel+0x1a>
 80013ea:	2302      	movs	r3, #2
 80013ec:	e04e      	b.n	800148c <HAL_TIM_OC_ConfigChannel+0xb8>
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	2201      	movs	r2, #1
 80013f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	2202      	movs	r2, #2
 80013fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	2b0c      	cmp	r3, #12
 8001402:	d839      	bhi.n	8001478 <HAL_TIM_OC_ConfigChannel+0xa4>
 8001404:	a201      	add	r2, pc, #4	; (adr r2, 800140c <HAL_TIM_OC_ConfigChannel+0x38>)
 8001406:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800140a:	bf00      	nop
 800140c:	08001441 	.word	0x08001441
 8001410:	08001479 	.word	0x08001479
 8001414:	08001479 	.word	0x08001479
 8001418:	08001479 	.word	0x08001479
 800141c:	0800144f 	.word	0x0800144f
 8001420:	08001479 	.word	0x08001479
 8001424:	08001479 	.word	0x08001479
 8001428:	08001479 	.word	0x08001479
 800142c:	0800145d 	.word	0x0800145d
 8001430:	08001479 	.word	0x08001479
 8001434:	08001479 	.word	0x08001479
 8001438:	08001479 	.word	0x08001479
 800143c:	0800146b 	.word	0x0800146b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	68b9      	ldr	r1, [r7, #8]
 8001446:	4618      	mov	r0, r3
 8001448:	f000 fa1c 	bl	8001884 <TIM_OC1_SetConfig>
      break;
 800144c:	e015      	b.n	800147a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	68b9      	ldr	r1, [r7, #8]
 8001454:	4618      	mov	r0, r3
 8001456:	f000 fa85 	bl	8001964 <TIM_OC2_SetConfig>
      break;
 800145a:	e00e      	b.n	800147a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	68b9      	ldr	r1, [r7, #8]
 8001462:	4618      	mov	r0, r3
 8001464:	f000 faf2 	bl	8001a4c <TIM_OC3_SetConfig>
      break;
 8001468:	e007      	b.n	800147a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	68b9      	ldr	r1, [r7, #8]
 8001470:	4618      	mov	r0, r3
 8001472:	f000 fb5f 	bl	8001b34 <TIM_OC4_SetConfig>
      break;
 8001476:	e000      	b.n	800147a <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 8001478:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	2201      	movs	r2, #1
 800147e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	2200      	movs	r2, #0
 8001486:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800148a:	2300      	movs	r3, #0
}
 800148c:	4618      	mov	r0, r3
 800148e:	3710      	adds	r7, #16
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}

08001494 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b084      	sub	sp, #16
 8001498:	af00      	add	r7, sp, #0
 800149a:	60f8      	str	r0, [r7, #12]
 800149c:	60b9      	str	r1, [r7, #8]
 800149e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80014a6:	2b01      	cmp	r3, #1
 80014a8:	d101      	bne.n	80014ae <HAL_TIM_PWM_ConfigChannel+0x1a>
 80014aa:	2302      	movs	r3, #2
 80014ac:	e0b4      	b.n	8001618 <HAL_TIM_PWM_ConfigChannel+0x184>
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	2201      	movs	r2, #1
 80014b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	2202      	movs	r2, #2
 80014ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	2b0c      	cmp	r3, #12
 80014c2:	f200 809f 	bhi.w	8001604 <HAL_TIM_PWM_ConfigChannel+0x170>
 80014c6:	a201      	add	r2, pc, #4	; (adr r2, 80014cc <HAL_TIM_PWM_ConfigChannel+0x38>)
 80014c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014cc:	08001501 	.word	0x08001501
 80014d0:	08001605 	.word	0x08001605
 80014d4:	08001605 	.word	0x08001605
 80014d8:	08001605 	.word	0x08001605
 80014dc:	08001541 	.word	0x08001541
 80014e0:	08001605 	.word	0x08001605
 80014e4:	08001605 	.word	0x08001605
 80014e8:	08001605 	.word	0x08001605
 80014ec:	08001583 	.word	0x08001583
 80014f0:	08001605 	.word	0x08001605
 80014f4:	08001605 	.word	0x08001605
 80014f8:	08001605 	.word	0x08001605
 80014fc:	080015c3 	.word	0x080015c3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	68b9      	ldr	r1, [r7, #8]
 8001506:	4618      	mov	r0, r3
 8001508:	f000 f9bc 	bl	8001884 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	699a      	ldr	r2, [r3, #24]
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f042 0208 	orr.w	r2, r2, #8
 800151a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	699a      	ldr	r2, [r3, #24]
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	f022 0204 	bic.w	r2, r2, #4
 800152a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	6999      	ldr	r1, [r3, #24]
 8001532:	68bb      	ldr	r3, [r7, #8]
 8001534:	691a      	ldr	r2, [r3, #16]
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	430a      	orrs	r2, r1
 800153c:	619a      	str	r2, [r3, #24]
      break;
 800153e:	e062      	b.n	8001606 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	68b9      	ldr	r1, [r7, #8]
 8001546:	4618      	mov	r0, r3
 8001548:	f000 fa0c 	bl	8001964 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	699a      	ldr	r2, [r3, #24]
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800155a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	699a      	ldr	r2, [r3, #24]
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800156a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	6999      	ldr	r1, [r3, #24]
 8001572:	68bb      	ldr	r3, [r7, #8]
 8001574:	691b      	ldr	r3, [r3, #16]
 8001576:	021a      	lsls	r2, r3, #8
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	430a      	orrs	r2, r1
 800157e:	619a      	str	r2, [r3, #24]
      break;
 8001580:	e041      	b.n	8001606 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	68b9      	ldr	r1, [r7, #8]
 8001588:	4618      	mov	r0, r3
 800158a:	f000 fa5f 	bl	8001a4c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	69da      	ldr	r2, [r3, #28]
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f042 0208 	orr.w	r2, r2, #8
 800159c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	69da      	ldr	r2, [r3, #28]
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f022 0204 	bic.w	r2, r2, #4
 80015ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	69d9      	ldr	r1, [r3, #28]
 80015b4:	68bb      	ldr	r3, [r7, #8]
 80015b6:	691a      	ldr	r2, [r3, #16]
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	430a      	orrs	r2, r1
 80015be:	61da      	str	r2, [r3, #28]
      break;
 80015c0:	e021      	b.n	8001606 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	68b9      	ldr	r1, [r7, #8]
 80015c8:	4618      	mov	r0, r3
 80015ca:	f000 fab3 	bl	8001b34 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	69da      	ldr	r2, [r3, #28]
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80015dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	69da      	ldr	r2, [r3, #28]
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80015ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	69d9      	ldr	r1, [r3, #28]
 80015f4:	68bb      	ldr	r3, [r7, #8]
 80015f6:	691b      	ldr	r3, [r3, #16]
 80015f8:	021a      	lsls	r2, r3, #8
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	430a      	orrs	r2, r1
 8001600:	61da      	str	r2, [r3, #28]
      break;
 8001602:	e000      	b.n	8001606 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8001604:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	2201      	movs	r2, #1
 800160a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	2200      	movs	r2, #0
 8001612:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001616:	2300      	movs	r3, #0
}
 8001618:	4618      	mov	r0, r3
 800161a:	3710      	adds	r7, #16
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}

08001620 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b084      	sub	sp, #16
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
 8001628:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001630:	2b01      	cmp	r3, #1
 8001632:	d101      	bne.n	8001638 <HAL_TIM_ConfigClockSource+0x18>
 8001634:	2302      	movs	r3, #2
 8001636:	e0a6      	b.n	8001786 <HAL_TIM_ConfigClockSource+0x166>
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2201      	movs	r2, #1
 800163c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2202      	movs	r2, #2
 8001644:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	689b      	ldr	r3, [r3, #8]
 800164e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001656:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800165e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	68fa      	ldr	r2, [r7, #12]
 8001666:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	2b40      	cmp	r3, #64	; 0x40
 800166e:	d067      	beq.n	8001740 <HAL_TIM_ConfigClockSource+0x120>
 8001670:	2b40      	cmp	r3, #64	; 0x40
 8001672:	d80b      	bhi.n	800168c <HAL_TIM_ConfigClockSource+0x6c>
 8001674:	2b10      	cmp	r3, #16
 8001676:	d073      	beq.n	8001760 <HAL_TIM_ConfigClockSource+0x140>
 8001678:	2b10      	cmp	r3, #16
 800167a:	d802      	bhi.n	8001682 <HAL_TIM_ConfigClockSource+0x62>
 800167c:	2b00      	cmp	r3, #0
 800167e:	d06f      	beq.n	8001760 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8001680:	e078      	b.n	8001774 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8001682:	2b20      	cmp	r3, #32
 8001684:	d06c      	beq.n	8001760 <HAL_TIM_ConfigClockSource+0x140>
 8001686:	2b30      	cmp	r3, #48	; 0x30
 8001688:	d06a      	beq.n	8001760 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800168a:	e073      	b.n	8001774 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800168c:	2b70      	cmp	r3, #112	; 0x70
 800168e:	d00d      	beq.n	80016ac <HAL_TIM_ConfigClockSource+0x8c>
 8001690:	2b70      	cmp	r3, #112	; 0x70
 8001692:	d804      	bhi.n	800169e <HAL_TIM_ConfigClockSource+0x7e>
 8001694:	2b50      	cmp	r3, #80	; 0x50
 8001696:	d033      	beq.n	8001700 <HAL_TIM_ConfigClockSource+0xe0>
 8001698:	2b60      	cmp	r3, #96	; 0x60
 800169a:	d041      	beq.n	8001720 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800169c:	e06a      	b.n	8001774 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800169e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80016a2:	d066      	beq.n	8001772 <HAL_TIM_ConfigClockSource+0x152>
 80016a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80016a8:	d017      	beq.n	80016da <HAL_TIM_ConfigClockSource+0xba>
      break;
 80016aa:	e063      	b.n	8001774 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6818      	ldr	r0, [r3, #0]
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	6899      	ldr	r1, [r3, #8]
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	685a      	ldr	r2, [r3, #4]
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	68db      	ldr	r3, [r3, #12]
 80016bc:	f000 fb05 	bl	8001cca <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	689b      	ldr	r3, [r3, #8]
 80016c6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80016ce:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	68fa      	ldr	r2, [r7, #12]
 80016d6:	609a      	str	r2, [r3, #8]
      break;
 80016d8:	e04c      	b.n	8001774 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6818      	ldr	r0, [r3, #0]
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	6899      	ldr	r1, [r3, #8]
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	685a      	ldr	r2, [r3, #4]
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	68db      	ldr	r3, [r3, #12]
 80016ea:	f000 faee 	bl	8001cca <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	689a      	ldr	r2, [r3, #8]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80016fc:	609a      	str	r2, [r3, #8]
      break;
 80016fe:	e039      	b.n	8001774 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	6818      	ldr	r0, [r3, #0]
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	6859      	ldr	r1, [r3, #4]
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	68db      	ldr	r3, [r3, #12]
 800170c:	461a      	mov	r2, r3
 800170e:	f000 fa65 	bl	8001bdc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	2150      	movs	r1, #80	; 0x50
 8001718:	4618      	mov	r0, r3
 800171a:	f000 fabc 	bl	8001c96 <TIM_ITRx_SetConfig>
      break;
 800171e:	e029      	b.n	8001774 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	6818      	ldr	r0, [r3, #0]
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	6859      	ldr	r1, [r3, #4]
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	68db      	ldr	r3, [r3, #12]
 800172c:	461a      	mov	r2, r3
 800172e:	f000 fa83 	bl	8001c38 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	2160      	movs	r1, #96	; 0x60
 8001738:	4618      	mov	r0, r3
 800173a:	f000 faac 	bl	8001c96 <TIM_ITRx_SetConfig>
      break;
 800173e:	e019      	b.n	8001774 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	6818      	ldr	r0, [r3, #0]
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	6859      	ldr	r1, [r3, #4]
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	68db      	ldr	r3, [r3, #12]
 800174c:	461a      	mov	r2, r3
 800174e:	f000 fa45 	bl	8001bdc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	2140      	movs	r1, #64	; 0x40
 8001758:	4618      	mov	r0, r3
 800175a:	f000 fa9c 	bl	8001c96 <TIM_ITRx_SetConfig>
      break;
 800175e:	e009      	b.n	8001774 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4619      	mov	r1, r3
 800176a:	4610      	mov	r0, r2
 800176c:	f000 fa93 	bl	8001c96 <TIM_ITRx_SetConfig>
      break;
 8001770:	e000      	b.n	8001774 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8001772:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	2201      	movs	r2, #1
 8001778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2200      	movs	r2, #0
 8001780:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001784:	2300      	movs	r3, #0
}
 8001786:	4618      	mov	r0, r3
 8001788:	3710      	adds	r7, #16
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
	...

08001790 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001790:	b480      	push	{r7}
 8001792:	b085      	sub	sp, #20
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	4a33      	ldr	r2, [pc, #204]	; (8001870 <TIM_Base_SetConfig+0xe0>)
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d013      	beq.n	80017d0 <TIM_Base_SetConfig+0x40>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	4a32      	ldr	r2, [pc, #200]	; (8001874 <TIM_Base_SetConfig+0xe4>)
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d00f      	beq.n	80017d0 <TIM_Base_SetConfig+0x40>
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017b6:	d00b      	beq.n	80017d0 <TIM_Base_SetConfig+0x40>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	4a2f      	ldr	r2, [pc, #188]	; (8001878 <TIM_Base_SetConfig+0xe8>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d007      	beq.n	80017d0 <TIM_Base_SetConfig+0x40>
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	4a2e      	ldr	r2, [pc, #184]	; (800187c <TIM_Base_SetConfig+0xec>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d003      	beq.n	80017d0 <TIM_Base_SetConfig+0x40>
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	4a2d      	ldr	r2, [pc, #180]	; (8001880 <TIM_Base_SetConfig+0xf0>)
 80017cc:	4293      	cmp	r3, r2
 80017ce:	d108      	bne.n	80017e2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80017d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	68fa      	ldr	r2, [r7, #12]
 80017de:	4313      	orrs	r3, r2
 80017e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	4a22      	ldr	r2, [pc, #136]	; (8001870 <TIM_Base_SetConfig+0xe0>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d013      	beq.n	8001812 <TIM_Base_SetConfig+0x82>
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	4a21      	ldr	r2, [pc, #132]	; (8001874 <TIM_Base_SetConfig+0xe4>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d00f      	beq.n	8001812 <TIM_Base_SetConfig+0x82>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017f8:	d00b      	beq.n	8001812 <TIM_Base_SetConfig+0x82>
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	4a1e      	ldr	r2, [pc, #120]	; (8001878 <TIM_Base_SetConfig+0xe8>)
 80017fe:	4293      	cmp	r3, r2
 8001800:	d007      	beq.n	8001812 <TIM_Base_SetConfig+0x82>
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	4a1d      	ldr	r2, [pc, #116]	; (800187c <TIM_Base_SetConfig+0xec>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d003      	beq.n	8001812 <TIM_Base_SetConfig+0x82>
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	4a1c      	ldr	r2, [pc, #112]	; (8001880 <TIM_Base_SetConfig+0xf0>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d108      	bne.n	8001824 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001818:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	68db      	ldr	r3, [r3, #12]
 800181e:	68fa      	ldr	r2, [r7, #12]
 8001820:	4313      	orrs	r3, r2
 8001822:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	695b      	ldr	r3, [r3, #20]
 800182e:	4313      	orrs	r3, r2
 8001830:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	68fa      	ldr	r2, [r7, #12]
 8001836:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	689a      	ldr	r2, [r3, #8]
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	681a      	ldr	r2, [r3, #0]
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	4a09      	ldr	r2, [pc, #36]	; (8001870 <TIM_Base_SetConfig+0xe0>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d003      	beq.n	8001858 <TIM_Base_SetConfig+0xc8>
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	4a08      	ldr	r2, [pc, #32]	; (8001874 <TIM_Base_SetConfig+0xe4>)
 8001854:	4293      	cmp	r3, r2
 8001856:	d103      	bne.n	8001860 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	691a      	ldr	r2, [r3, #16]
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2201      	movs	r2, #1
 8001864:	615a      	str	r2, [r3, #20]
}
 8001866:	bf00      	nop
 8001868:	3714      	adds	r7, #20
 800186a:	46bd      	mov	sp, r7
 800186c:	bc80      	pop	{r7}
 800186e:	4770      	bx	lr
 8001870:	40012c00 	.word	0x40012c00
 8001874:	40013400 	.word	0x40013400
 8001878:	40000400 	.word	0x40000400
 800187c:	40000800 	.word	0x40000800
 8001880:	40000c00 	.word	0x40000c00

08001884 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001884:	b480      	push	{r7}
 8001886:	b087      	sub	sp, #28
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6a1b      	ldr	r3, [r3, #32]
 8001892:	f023 0201 	bic.w	r2, r3, #1
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	6a1b      	ldr	r3, [r3, #32]
 800189e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	699b      	ldr	r3, [r3, #24]
 80018aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80018b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	f023 0303 	bic.w	r3, r3, #3
 80018ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	68fa      	ldr	r2, [r7, #12]
 80018c2:	4313      	orrs	r3, r2
 80018c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	f023 0302 	bic.w	r3, r3, #2
 80018cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	689b      	ldr	r3, [r3, #8]
 80018d2:	697a      	ldr	r2, [r7, #20]
 80018d4:	4313      	orrs	r3, r2
 80018d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	4a20      	ldr	r2, [pc, #128]	; (800195c <TIM_OC1_SetConfig+0xd8>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d003      	beq.n	80018e8 <TIM_OC1_SetConfig+0x64>
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	4a1f      	ldr	r2, [pc, #124]	; (8001960 <TIM_OC1_SetConfig+0xdc>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d10c      	bne.n	8001902 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80018e8:	697b      	ldr	r3, [r7, #20]
 80018ea:	f023 0308 	bic.w	r3, r3, #8
 80018ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	68db      	ldr	r3, [r3, #12]
 80018f4:	697a      	ldr	r2, [r7, #20]
 80018f6:	4313      	orrs	r3, r2
 80018f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	f023 0304 	bic.w	r3, r3, #4
 8001900:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	4a15      	ldr	r2, [pc, #84]	; (800195c <TIM_OC1_SetConfig+0xd8>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d003      	beq.n	8001912 <TIM_OC1_SetConfig+0x8e>
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	4a14      	ldr	r2, [pc, #80]	; (8001960 <TIM_OC1_SetConfig+0xdc>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d111      	bne.n	8001936 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001918:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800191a:	693b      	ldr	r3, [r7, #16]
 800191c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001920:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	695b      	ldr	r3, [r3, #20]
 8001926:	693a      	ldr	r2, [r7, #16]
 8001928:	4313      	orrs	r3, r2
 800192a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	699b      	ldr	r3, [r3, #24]
 8001930:	693a      	ldr	r2, [r7, #16]
 8001932:	4313      	orrs	r3, r2
 8001934:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	693a      	ldr	r2, [r7, #16]
 800193a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	68fa      	ldr	r2, [r7, #12]
 8001940:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	685a      	ldr	r2, [r3, #4]
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	697a      	ldr	r2, [r7, #20]
 800194e:	621a      	str	r2, [r3, #32]
}
 8001950:	bf00      	nop
 8001952:	371c      	adds	r7, #28
 8001954:	46bd      	mov	sp, r7
 8001956:	bc80      	pop	{r7}
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	40012c00 	.word	0x40012c00
 8001960:	40013400 	.word	0x40013400

08001964 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001964:	b480      	push	{r7}
 8001966:	b087      	sub	sp, #28
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
 800196c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	6a1b      	ldr	r3, [r3, #32]
 8001972:	f023 0210 	bic.w	r2, r3, #16
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6a1b      	ldr	r3, [r3, #32]
 800197e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	699b      	ldr	r3, [r3, #24]
 800198a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001992:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800199a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	021b      	lsls	r3, r3, #8
 80019a2:	68fa      	ldr	r2, [r7, #12]
 80019a4:	4313      	orrs	r3, r2
 80019a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	f023 0320 	bic.w	r3, r3, #32
 80019ae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	689b      	ldr	r3, [r3, #8]
 80019b4:	011b      	lsls	r3, r3, #4
 80019b6:	697a      	ldr	r2, [r7, #20]
 80019b8:	4313      	orrs	r3, r2
 80019ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	4a21      	ldr	r2, [pc, #132]	; (8001a44 <TIM_OC2_SetConfig+0xe0>)
 80019c0:	4293      	cmp	r3, r2
 80019c2:	d003      	beq.n	80019cc <TIM_OC2_SetConfig+0x68>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	4a20      	ldr	r2, [pc, #128]	; (8001a48 <TIM_OC2_SetConfig+0xe4>)
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d10d      	bne.n	80019e8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80019d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	68db      	ldr	r3, [r3, #12]
 80019d8:	011b      	lsls	r3, r3, #4
 80019da:	697a      	ldr	r2, [r7, #20]
 80019dc:	4313      	orrs	r3, r2
 80019de:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80019e6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	4a16      	ldr	r2, [pc, #88]	; (8001a44 <TIM_OC2_SetConfig+0xe0>)
 80019ec:	4293      	cmp	r3, r2
 80019ee:	d003      	beq.n	80019f8 <TIM_OC2_SetConfig+0x94>
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	4a15      	ldr	r2, [pc, #84]	; (8001a48 <TIM_OC2_SetConfig+0xe4>)
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d113      	bne.n	8001a20 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80019f8:	693b      	ldr	r3, [r7, #16]
 80019fa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80019fe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001a06:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	695b      	ldr	r3, [r3, #20]
 8001a0c:	009b      	lsls	r3, r3, #2
 8001a0e:	693a      	ldr	r2, [r7, #16]
 8001a10:	4313      	orrs	r3, r2
 8001a12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	699b      	ldr	r3, [r3, #24]
 8001a18:	009b      	lsls	r3, r3, #2
 8001a1a:	693a      	ldr	r2, [r7, #16]
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	693a      	ldr	r2, [r7, #16]
 8001a24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	68fa      	ldr	r2, [r7, #12]
 8001a2a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	685a      	ldr	r2, [r3, #4]
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	697a      	ldr	r2, [r7, #20]
 8001a38:	621a      	str	r2, [r3, #32]
}
 8001a3a:	bf00      	nop
 8001a3c:	371c      	adds	r7, #28
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bc80      	pop	{r7}
 8001a42:	4770      	bx	lr
 8001a44:	40012c00 	.word	0x40012c00
 8001a48:	40013400 	.word	0x40013400

08001a4c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b087      	sub	sp, #28
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
 8001a54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6a1b      	ldr	r3, [r3, #32]
 8001a5a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6a1b      	ldr	r3, [r3, #32]
 8001a66:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	69db      	ldr	r3, [r3, #28]
 8001a72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001a7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	f023 0303 	bic.w	r3, r3, #3
 8001a82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	68fa      	ldr	r2, [r7, #12]
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001a94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	689b      	ldr	r3, [r3, #8]
 8001a9a:	021b      	lsls	r3, r3, #8
 8001a9c:	697a      	ldr	r2, [r7, #20]
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	4a21      	ldr	r2, [pc, #132]	; (8001b2c <TIM_OC3_SetConfig+0xe0>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d003      	beq.n	8001ab2 <TIM_OC3_SetConfig+0x66>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4a20      	ldr	r2, [pc, #128]	; (8001b30 <TIM_OC3_SetConfig+0xe4>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d10d      	bne.n	8001ace <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001ab8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	68db      	ldr	r3, [r3, #12]
 8001abe:	021b      	lsls	r3, r3, #8
 8001ac0:	697a      	ldr	r2, [r7, #20]
 8001ac2:	4313      	orrs	r3, r2
 8001ac4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001acc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	4a16      	ldr	r2, [pc, #88]	; (8001b2c <TIM_OC3_SetConfig+0xe0>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d003      	beq.n	8001ade <TIM_OC3_SetConfig+0x92>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	4a15      	ldr	r2, [pc, #84]	; (8001b30 <TIM_OC3_SetConfig+0xe4>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d113      	bne.n	8001b06 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8001ade:	693b      	ldr	r3, [r7, #16]
 8001ae0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001ae4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001ae6:	693b      	ldr	r3, [r7, #16]
 8001ae8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001aec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	695b      	ldr	r3, [r3, #20]
 8001af2:	011b      	lsls	r3, r3, #4
 8001af4:	693a      	ldr	r2, [r7, #16]
 8001af6:	4313      	orrs	r3, r2
 8001af8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	699b      	ldr	r3, [r3, #24]
 8001afe:	011b      	lsls	r3, r3, #4
 8001b00:	693a      	ldr	r2, [r7, #16]
 8001b02:	4313      	orrs	r3, r2
 8001b04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	693a      	ldr	r2, [r7, #16]
 8001b0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	68fa      	ldr	r2, [r7, #12]
 8001b10:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	685a      	ldr	r2, [r3, #4]
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	697a      	ldr	r2, [r7, #20]
 8001b1e:	621a      	str	r2, [r3, #32]
}
 8001b20:	bf00      	nop
 8001b22:	371c      	adds	r7, #28
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bc80      	pop	{r7}
 8001b28:	4770      	bx	lr
 8001b2a:	bf00      	nop
 8001b2c:	40012c00 	.word	0x40012c00
 8001b30:	40013400 	.word	0x40013400

08001b34 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b087      	sub	sp, #28
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
 8001b3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6a1b      	ldr	r3, [r3, #32]
 8001b42:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6a1b      	ldr	r3, [r3, #32]
 8001b4e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	69db      	ldr	r3, [r3, #28]
 8001b5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001b62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	021b      	lsls	r3, r3, #8
 8001b72:	68fa      	ldr	r2, [r7, #12]
 8001b74:	4313      	orrs	r3, r2
 8001b76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8001b78:	693b      	ldr	r3, [r7, #16]
 8001b7a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001b7e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	689b      	ldr	r3, [r3, #8]
 8001b84:	031b      	lsls	r3, r3, #12
 8001b86:	693a      	ldr	r2, [r7, #16]
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	4a11      	ldr	r2, [pc, #68]	; (8001bd4 <TIM_OC4_SetConfig+0xa0>)
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d003      	beq.n	8001b9c <TIM_OC4_SetConfig+0x68>
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	4a10      	ldr	r2, [pc, #64]	; (8001bd8 <TIM_OC4_SetConfig+0xa4>)
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	d109      	bne.n	8001bb0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001b9c:	697b      	ldr	r3, [r7, #20]
 8001b9e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001ba2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	695b      	ldr	r3, [r3, #20]
 8001ba8:	019b      	lsls	r3, r3, #6
 8001baa:	697a      	ldr	r2, [r7, #20]
 8001bac:	4313      	orrs	r3, r2
 8001bae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	697a      	ldr	r2, [r7, #20]
 8001bb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	68fa      	ldr	r2, [r7, #12]
 8001bba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	685a      	ldr	r2, [r3, #4]
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	693a      	ldr	r2, [r7, #16]
 8001bc8:	621a      	str	r2, [r3, #32]
}
 8001bca:	bf00      	nop
 8001bcc:	371c      	adds	r7, #28
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bc80      	pop	{r7}
 8001bd2:	4770      	bx	lr
 8001bd4:	40012c00 	.word	0x40012c00
 8001bd8:	40013400 	.word	0x40013400

08001bdc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b087      	sub	sp, #28
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	60f8      	str	r0, [r7, #12]
 8001be4:	60b9      	str	r1, [r7, #8]
 8001be6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	6a1b      	ldr	r3, [r3, #32]
 8001bec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	6a1b      	ldr	r3, [r3, #32]
 8001bf2:	f023 0201 	bic.w	r2, r3, #1
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	699b      	ldr	r3, [r3, #24]
 8001bfe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001c00:	693b      	ldr	r3, [r7, #16]
 8001c02:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001c06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	011b      	lsls	r3, r3, #4
 8001c0c:	693a      	ldr	r2, [r7, #16]
 8001c0e:	4313      	orrs	r3, r2
 8001c10:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001c12:	697b      	ldr	r3, [r7, #20]
 8001c14:	f023 030a 	bic.w	r3, r3, #10
 8001c18:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001c1a:	697a      	ldr	r2, [r7, #20]
 8001c1c:	68bb      	ldr	r3, [r7, #8]
 8001c1e:	4313      	orrs	r3, r2
 8001c20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	693a      	ldr	r2, [r7, #16]
 8001c26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	697a      	ldr	r2, [r7, #20]
 8001c2c:	621a      	str	r2, [r3, #32]
}
 8001c2e:	bf00      	nop
 8001c30:	371c      	adds	r7, #28
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bc80      	pop	{r7}
 8001c36:	4770      	bx	lr

08001c38 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b087      	sub	sp, #28
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	60f8      	str	r0, [r7, #12]
 8001c40:	60b9      	str	r1, [r7, #8]
 8001c42:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	6a1b      	ldr	r3, [r3, #32]
 8001c48:	f023 0210 	bic.w	r2, r3, #16
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	699b      	ldr	r3, [r3, #24]
 8001c54:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	6a1b      	ldr	r3, [r3, #32]
 8001c5a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001c5c:	697b      	ldr	r3, [r7, #20]
 8001c5e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001c62:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	031b      	lsls	r3, r3, #12
 8001c68:	697a      	ldr	r2, [r7, #20]
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001c6e:	693b      	ldr	r3, [r7, #16]
 8001c70:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001c74:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001c76:	68bb      	ldr	r3, [r7, #8]
 8001c78:	011b      	lsls	r3, r3, #4
 8001c7a:	693a      	ldr	r2, [r7, #16]
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	697a      	ldr	r2, [r7, #20]
 8001c84:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	693a      	ldr	r2, [r7, #16]
 8001c8a:	621a      	str	r2, [r3, #32]
}
 8001c8c:	bf00      	nop
 8001c8e:	371c      	adds	r7, #28
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bc80      	pop	{r7}
 8001c94:	4770      	bx	lr

08001c96 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001c96:	b480      	push	{r7}
 8001c98:	b085      	sub	sp, #20
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	6078      	str	r0, [r7, #4]
 8001c9e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	689b      	ldr	r3, [r3, #8]
 8001ca4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001cac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001cae:	683a      	ldr	r2, [r7, #0]
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	f043 0307 	orr.w	r3, r3, #7
 8001cb8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	68fa      	ldr	r2, [r7, #12]
 8001cbe:	609a      	str	r2, [r3, #8]
}
 8001cc0:	bf00      	nop
 8001cc2:	3714      	adds	r7, #20
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bc80      	pop	{r7}
 8001cc8:	4770      	bx	lr

08001cca <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001cca:	b480      	push	{r7}
 8001ccc:	b087      	sub	sp, #28
 8001cce:	af00      	add	r7, sp, #0
 8001cd0:	60f8      	str	r0, [r7, #12]
 8001cd2:	60b9      	str	r1, [r7, #8]
 8001cd4:	607a      	str	r2, [r7, #4]
 8001cd6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	689b      	ldr	r3, [r3, #8]
 8001cdc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001cde:	697b      	ldr	r3, [r7, #20]
 8001ce0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001ce4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	021a      	lsls	r2, r3, #8
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	431a      	orrs	r2, r3
 8001cee:	68bb      	ldr	r3, [r7, #8]
 8001cf0:	4313      	orrs	r3, r2
 8001cf2:	697a      	ldr	r2, [r7, #20]
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	697a      	ldr	r2, [r7, #20]
 8001cfc:	609a      	str	r2, [r3, #8]
}
 8001cfe:	bf00      	nop
 8001d00:	371c      	adds	r7, #28
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bc80      	pop	{r7}
 8001d06:	4770      	bx	lr

08001d08 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b087      	sub	sp, #28
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	60f8      	str	r0, [r7, #12]
 8001d10:	60b9      	str	r1, [r7, #8]
 8001d12:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001d14:	68bb      	ldr	r3, [r7, #8]
 8001d16:	f003 031f 	and.w	r3, r3, #31
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d20:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	6a1a      	ldr	r2, [r3, #32]
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	43db      	mvns	r3, r3
 8001d2a:	401a      	ands	r2, r3
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	6a1a      	ldr	r2, [r3, #32]
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	f003 031f 	and.w	r3, r3, #31
 8001d3a:	6879      	ldr	r1, [r7, #4]
 8001d3c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d40:	431a      	orrs	r2, r3
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	621a      	str	r2, [r3, #32]
}
 8001d46:	bf00      	nop
 8001d48:	371c      	adds	r7, #28
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bc80      	pop	{r7}
 8001d4e:	4770      	bx	lr

08001d50 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b085      	sub	sp, #20
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
 8001d58:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d60:	2b01      	cmp	r3, #1
 8001d62:	d101      	bne.n	8001d68 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001d64:	2302      	movs	r3, #2
 8001d66:	e032      	b.n	8001dce <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2202      	movs	r2, #2
 8001d74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	689b      	ldr	r3, [r3, #8]
 8001d86:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001d8e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	68fa      	ldr	r2, [r7, #12]
 8001d96:	4313      	orrs	r3, r2
 8001d98:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8001d9a:	68bb      	ldr	r3, [r7, #8]
 8001d9c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001da0:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	68ba      	ldr	r2, [r7, #8]
 8001da8:	4313      	orrs	r3, r2
 8001daa:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	68fa      	ldr	r2, [r7, #12]
 8001db2:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	68ba      	ldr	r2, [r7, #8]
 8001dba:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2201      	movs	r2, #1
 8001dc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001dcc:	2300      	movs	r3, #0
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	3714      	adds	r7, #20
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bc80      	pop	{r7}
 8001dd6:	4770      	bx	lr

08001dd8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b085      	sub	sp, #20
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
 8001de0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8001de2:	2300      	movs	r3, #0
 8001de4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d101      	bne.n	8001df4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8001df0:	2302      	movs	r3, #2
 8001df2:	e03d      	b.n	8001e70 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2201      	movs	r2, #1
 8001df8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	68db      	ldr	r3, [r3, #12]
 8001e06:	4313      	orrs	r3, r2
 8001e08:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	689b      	ldr	r3, [r3, #8]
 8001e14:	4313      	orrs	r3, r2
 8001e16:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	4313      	orrs	r3, r2
 8001e24:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4313      	orrs	r3, r2
 8001e32:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	691b      	ldr	r3, [r3, #16]
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	695b      	ldr	r3, [r3, #20]
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	69db      	ldr	r3, [r3, #28]
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	68fa      	ldr	r2, [r7, #12]
 8001e64:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001e6e:	2300      	movs	r3, #0
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	3714      	adds	r7, #20
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bc80      	pop	{r7}
 8001e78:	4770      	bx	lr

08001e7a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001e7a:	b580      	push	{r7, lr}
 8001e7c:	b082      	sub	sp, #8
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d101      	bne.n	8001e8c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	e03f      	b.n	8001f0c <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001e92:	b2db      	uxtb	r3, r3
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d106      	bne.n	8001ea6 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001ea0:	6878      	ldr	r0, [r7, #4]
 8001ea2:	f001 f801 	bl	8002ea8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2224      	movs	r2, #36	; 0x24
 8001eaa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	68da      	ldr	r2, [r3, #12]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001ebc:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001ebe:	6878      	ldr	r0, [r7, #4]
 8001ec0:	f000 faee 	bl	80024a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	691a      	ldr	r2, [r3, #16]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001ed2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	695a      	ldr	r2, [r3, #20]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001ee2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	68da      	ldr	r2, [r3, #12]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001ef2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2220      	movs	r2, #32
 8001efe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2220      	movs	r2, #32
 8001f06:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001f0a:	2300      	movs	r3, #0
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	3708      	adds	r7, #8
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}

08001f14 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b085      	sub	sp, #20
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	60f8      	str	r0, [r7, #12]
 8001f1c:	60b9      	str	r1, [r7, #8]
 8001f1e:	4613      	mov	r3, r2
 8001f20:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001f28:	b2db      	uxtb	r3, r3
 8001f2a:	2b20      	cmp	r3, #32
 8001f2c:	d130      	bne.n	8001f90 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001f2e:	68bb      	ldr	r3, [r7, #8]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d002      	beq.n	8001f3a <HAL_UART_Transmit_IT+0x26>
 8001f34:	88fb      	ldrh	r3, [r7, #6]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d101      	bne.n	8001f3e <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e029      	b.n	8001f92 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	d101      	bne.n	8001f4c <HAL_UART_Transmit_IT+0x38>
 8001f48:	2302      	movs	r3, #2
 8001f4a:	e022      	b.n	8001f92 <HAL_UART_Transmit_IT+0x7e>
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	2201      	movs	r2, #1
 8001f50:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	68ba      	ldr	r2, [r7, #8]
 8001f58:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	88fa      	ldrh	r2, [r7, #6]
 8001f5e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	88fa      	ldrh	r2, [r7, #6]
 8001f64:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	2200      	movs	r2, #0
 8001f6a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	2221      	movs	r2, #33	; 0x21
 8001f70:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	2200      	movs	r2, #0
 8001f78:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	68da      	ldr	r2, [r3, #12]
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001f8a:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	e000      	b.n	8001f92 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8001f90:	2302      	movs	r3, #2
  }
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	3714      	adds	r7, #20
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bc80      	pop	{r7}
 8001f9a:	4770      	bx	lr

08001f9c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b085      	sub	sp, #20
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	60f8      	str	r0, [r7, #12]
 8001fa4:	60b9      	str	r1, [r7, #8]
 8001fa6:	4613      	mov	r3, r2
 8001fa8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001fb0:	b2db      	uxtb	r3, r3
 8001fb2:	2b20      	cmp	r3, #32
 8001fb4:	d140      	bne.n	8002038 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001fb6:	68bb      	ldr	r3, [r7, #8]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d002      	beq.n	8001fc2 <HAL_UART_Receive_IT+0x26>
 8001fbc:	88fb      	ldrh	r3, [r7, #6]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d101      	bne.n	8001fc6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e039      	b.n	800203a <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001fcc:	2b01      	cmp	r3, #1
 8001fce:	d101      	bne.n	8001fd4 <HAL_UART_Receive_IT+0x38>
 8001fd0:	2302      	movs	r3, #2
 8001fd2:	e032      	b.n	800203a <HAL_UART_Receive_IT+0x9e>
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	68ba      	ldr	r2, [r7, #8]
 8001fe0:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	88fa      	ldrh	r2, [r7, #6]
 8001fe6:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	88fa      	ldrh	r2, [r7, #6]
 8001fec:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	2222      	movs	r2, #34	; 0x22
 8001ff8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	2200      	movs	r2, #0
 8002000:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	68da      	ldr	r2, [r3, #12]
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002012:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	695a      	ldr	r2, [r3, #20]
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f042 0201 	orr.w	r2, r2, #1
 8002022:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	68da      	ldr	r2, [r3, #12]
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f042 0220 	orr.w	r2, r2, #32
 8002032:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8002034:	2300      	movs	r3, #0
 8002036:	e000      	b.n	800203a <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8002038:	2302      	movs	r3, #2
  }
}
 800203a:	4618      	mov	r0, r3
 800203c:	3714      	adds	r7, #20
 800203e:	46bd      	mov	sp, r7
 8002040:	bc80      	pop	{r7}
 8002042:	4770      	bx	lr

08002044 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b088      	sub	sp, #32
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	68db      	ldr	r3, [r3, #12]
 800205a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	695b      	ldr	r3, [r3, #20]
 8002062:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8002064:	2300      	movs	r3, #0
 8002066:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8002068:	2300      	movs	r3, #0
 800206a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800206c:	69fb      	ldr	r3, [r7, #28]
 800206e:	f003 030f 	and.w	r3, r3, #15
 8002072:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8002074:	693b      	ldr	r3, [r7, #16]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d10d      	bne.n	8002096 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800207a:	69fb      	ldr	r3, [r7, #28]
 800207c:	f003 0320 	and.w	r3, r3, #32
 8002080:	2b00      	cmp	r3, #0
 8002082:	d008      	beq.n	8002096 <HAL_UART_IRQHandler+0x52>
 8002084:	69bb      	ldr	r3, [r7, #24]
 8002086:	f003 0320 	and.w	r3, r3, #32
 800208a:	2b00      	cmp	r3, #0
 800208c:	d003      	beq.n	8002096 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800208e:	6878      	ldr	r0, [r7, #4]
 8002090:	f000 f984 	bl	800239c <UART_Receive_IT>
      return;
 8002094:	e0cc      	b.n	8002230 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002096:	693b      	ldr	r3, [r7, #16]
 8002098:	2b00      	cmp	r3, #0
 800209a:	f000 80ab 	beq.w	80021f4 <HAL_UART_IRQHandler+0x1b0>
 800209e:	697b      	ldr	r3, [r7, #20]
 80020a0:	f003 0301 	and.w	r3, r3, #1
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d105      	bne.n	80020b4 <HAL_UART_IRQHandler+0x70>
 80020a8:	69bb      	ldr	r3, [r7, #24]
 80020aa:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	f000 80a0 	beq.w	80021f4 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80020b4:	69fb      	ldr	r3, [r7, #28]
 80020b6:	f003 0301 	and.w	r3, r3, #1
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d00a      	beq.n	80020d4 <HAL_UART_IRQHandler+0x90>
 80020be:	69bb      	ldr	r3, [r7, #24]
 80020c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d005      	beq.n	80020d4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020cc:	f043 0201 	orr.w	r2, r3, #1
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80020d4:	69fb      	ldr	r3, [r7, #28]
 80020d6:	f003 0304 	and.w	r3, r3, #4
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d00a      	beq.n	80020f4 <HAL_UART_IRQHandler+0xb0>
 80020de:	697b      	ldr	r3, [r7, #20]
 80020e0:	f003 0301 	and.w	r3, r3, #1
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d005      	beq.n	80020f4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020ec:	f043 0202 	orr.w	r2, r3, #2
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80020f4:	69fb      	ldr	r3, [r7, #28]
 80020f6:	f003 0302 	and.w	r3, r3, #2
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d00a      	beq.n	8002114 <HAL_UART_IRQHandler+0xd0>
 80020fe:	697b      	ldr	r3, [r7, #20]
 8002100:	f003 0301 	and.w	r3, r3, #1
 8002104:	2b00      	cmp	r3, #0
 8002106:	d005      	beq.n	8002114 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800210c:	f043 0204 	orr.w	r2, r3, #4
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002114:	69fb      	ldr	r3, [r7, #28]
 8002116:	f003 0308 	and.w	r3, r3, #8
 800211a:	2b00      	cmp	r3, #0
 800211c:	d00a      	beq.n	8002134 <HAL_UART_IRQHandler+0xf0>
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	f003 0301 	and.w	r3, r3, #1
 8002124:	2b00      	cmp	r3, #0
 8002126:	d005      	beq.n	8002134 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800212c:	f043 0208 	orr.w	r2, r3, #8
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002138:	2b00      	cmp	r3, #0
 800213a:	d078      	beq.n	800222e <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800213c:	69fb      	ldr	r3, [r7, #28]
 800213e:	f003 0320 	and.w	r3, r3, #32
 8002142:	2b00      	cmp	r3, #0
 8002144:	d007      	beq.n	8002156 <HAL_UART_IRQHandler+0x112>
 8002146:	69bb      	ldr	r3, [r7, #24]
 8002148:	f003 0320 	and.w	r3, r3, #32
 800214c:	2b00      	cmp	r3, #0
 800214e:	d002      	beq.n	8002156 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8002150:	6878      	ldr	r0, [r7, #4]
 8002152:	f000 f923 	bl	800239c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	695b      	ldr	r3, [r3, #20]
 800215c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002160:	2b00      	cmp	r3, #0
 8002162:	bf14      	ite	ne
 8002164:	2301      	movne	r3, #1
 8002166:	2300      	moveq	r3, #0
 8002168:	b2db      	uxtb	r3, r3
 800216a:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002170:	f003 0308 	and.w	r3, r3, #8
 8002174:	2b00      	cmp	r3, #0
 8002176:	d102      	bne.n	800217e <HAL_UART_IRQHandler+0x13a>
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d031      	beq.n	80021e2 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800217e:	6878      	ldr	r0, [r7, #4]
 8002180:	f000 f86e 	bl	8002260 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	695b      	ldr	r3, [r3, #20]
 800218a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800218e:	2b00      	cmp	r3, #0
 8002190:	d023      	beq.n	80021da <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	695a      	ldr	r2, [r3, #20]
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80021a0:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d013      	beq.n	80021d2 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021ae:	4a22      	ldr	r2, [pc, #136]	; (8002238 <HAL_UART_IRQHandler+0x1f4>)
 80021b0:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021b6:	4618      	mov	r0, r3
 80021b8:	f7fe f9b6 	bl	8000528 <HAL_DMA_Abort_IT>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d016      	beq.n	80021f0 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021c8:	687a      	ldr	r2, [r7, #4]
 80021ca:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80021cc:	4610      	mov	r0, r2
 80021ce:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80021d0:	e00e      	b.n	80021f0 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80021d2:	6878      	ldr	r0, [r7, #4]
 80021d4:	f000 f83b 	bl	800224e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80021d8:	e00a      	b.n	80021f0 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80021da:	6878      	ldr	r0, [r7, #4]
 80021dc:	f000 f837 	bl	800224e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80021e0:	e006      	b.n	80021f0 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80021e2:	6878      	ldr	r0, [r7, #4]
 80021e4:	f000 f833 	bl	800224e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2200      	movs	r2, #0
 80021ec:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80021ee:	e01e      	b.n	800222e <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80021f0:	bf00      	nop
    return;
 80021f2:	e01c      	b.n	800222e <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80021f4:	69fb      	ldr	r3, [r7, #28]
 80021f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d008      	beq.n	8002210 <HAL_UART_IRQHandler+0x1cc>
 80021fe:	69bb      	ldr	r3, [r7, #24]
 8002200:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002204:	2b00      	cmp	r3, #0
 8002206:	d003      	beq.n	8002210 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8002208:	6878      	ldr	r0, [r7, #4]
 800220a:	f000 f85a 	bl	80022c2 <UART_Transmit_IT>
    return;
 800220e:	e00f      	b.n	8002230 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002210:	69fb      	ldr	r3, [r7, #28]
 8002212:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002216:	2b00      	cmp	r3, #0
 8002218:	d00a      	beq.n	8002230 <HAL_UART_IRQHandler+0x1ec>
 800221a:	69bb      	ldr	r3, [r7, #24]
 800221c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002220:	2b00      	cmp	r3, #0
 8002222:	d005      	beq.n	8002230 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8002224:	6878      	ldr	r0, [r7, #4]
 8002226:	f000 f8a1 	bl	800236c <UART_EndTransmit_IT>
    return;
 800222a:	bf00      	nop
 800222c:	e000      	b.n	8002230 <HAL_UART_IRQHandler+0x1ec>
    return;
 800222e:	bf00      	nop
  }
}
 8002230:	3720      	adds	r7, #32
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	0800229b 	.word	0x0800229b

0800223c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800223c:	b480      	push	{r7}
 800223e:	b083      	sub	sp, #12
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002244:	bf00      	nop
 8002246:	370c      	adds	r7, #12
 8002248:	46bd      	mov	sp, r7
 800224a:	bc80      	pop	{r7}
 800224c:	4770      	bx	lr

0800224e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800224e:	b480      	push	{r7}
 8002250:	b083      	sub	sp, #12
 8002252:	af00      	add	r7, sp, #0
 8002254:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002256:	bf00      	nop
 8002258:	370c      	adds	r7, #12
 800225a:	46bd      	mov	sp, r7
 800225c:	bc80      	pop	{r7}
 800225e:	4770      	bx	lr

08002260 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002260:	b480      	push	{r7}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	68da      	ldr	r2, [r3, #12]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002276:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	695a      	ldr	r2, [r3, #20]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f022 0201 	bic.w	r2, r2, #1
 8002286:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2220      	movs	r2, #32
 800228c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8002290:	bf00      	nop
 8002292:	370c      	adds	r7, #12
 8002294:	46bd      	mov	sp, r7
 8002296:	bc80      	pop	{r7}
 8002298:	4770      	bx	lr

0800229a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800229a:	b580      	push	{r7, lr}
 800229c:	b084      	sub	sp, #16
 800229e:	af00      	add	r7, sp, #0
 80022a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	2200      	movs	r2, #0
 80022ac:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	2200      	movs	r2, #0
 80022b2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80022b4:	68f8      	ldr	r0, [r7, #12]
 80022b6:	f7ff ffca 	bl	800224e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80022ba:	bf00      	nop
 80022bc:	3710      	adds	r7, #16
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}

080022c2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80022c2:	b480      	push	{r7}
 80022c4:	b085      	sub	sp, #20
 80022c6:	af00      	add	r7, sp, #0
 80022c8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80022d0:	b2db      	uxtb	r3, r3
 80022d2:	2b21      	cmp	r3, #33	; 0x21
 80022d4:	d144      	bne.n	8002360 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	689b      	ldr	r3, [r3, #8]
 80022da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022de:	d11a      	bne.n	8002316 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6a1b      	ldr	r3, [r3, #32]
 80022e4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	881b      	ldrh	r3, [r3, #0]
 80022ea:	461a      	mov	r2, r3
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80022f4:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	691b      	ldr	r3, [r3, #16]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d105      	bne.n	800230a <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6a1b      	ldr	r3, [r3, #32]
 8002302:	1c9a      	adds	r2, r3, #2
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	621a      	str	r2, [r3, #32]
 8002308:	e00e      	b.n	8002328 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6a1b      	ldr	r3, [r3, #32]
 800230e:	1c5a      	adds	r2, r3, #1
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	621a      	str	r2, [r3, #32]
 8002314:	e008      	b.n	8002328 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6a1b      	ldr	r3, [r3, #32]
 800231a:	1c59      	adds	r1, r3, #1
 800231c:	687a      	ldr	r2, [r7, #4]
 800231e:	6211      	str	r1, [r2, #32]
 8002320:	781a      	ldrb	r2, [r3, #0]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800232c:	b29b      	uxth	r3, r3
 800232e:	3b01      	subs	r3, #1
 8002330:	b29b      	uxth	r3, r3
 8002332:	687a      	ldr	r2, [r7, #4]
 8002334:	4619      	mov	r1, r3
 8002336:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002338:	2b00      	cmp	r3, #0
 800233a:	d10f      	bne.n	800235c <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	68da      	ldr	r2, [r3, #12]
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800234a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	68da      	ldr	r2, [r3, #12]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800235a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800235c:	2300      	movs	r3, #0
 800235e:	e000      	b.n	8002362 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8002360:	2302      	movs	r3, #2
  }
}
 8002362:	4618      	mov	r0, r3
 8002364:	3714      	adds	r7, #20
 8002366:	46bd      	mov	sp, r7
 8002368:	bc80      	pop	{r7}
 800236a:	4770      	bx	lr

0800236c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b082      	sub	sp, #8
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	68da      	ldr	r2, [r3, #12]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002382:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2220      	movs	r2, #32
 8002388:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800238c:	6878      	ldr	r0, [r7, #4]
 800238e:	f7ff ff55 	bl	800223c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002392:	2300      	movs	r3, #0
}
 8002394:	4618      	mov	r0, r3
 8002396:	3708      	adds	r7, #8
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}

0800239c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b084      	sub	sp, #16
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80023aa:	b2db      	uxtb	r3, r3
 80023ac:	2b22      	cmp	r3, #34	; 0x22
 80023ae:	d171      	bne.n	8002494 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	689b      	ldr	r3, [r3, #8]
 80023b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023b8:	d123      	bne.n	8002402 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023be:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	691b      	ldr	r3, [r3, #16]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d10e      	bne.n	80023e6 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	b29b      	uxth	r3, r3
 80023d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023d4:	b29a      	uxth	r2, r3
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023de:	1c9a      	adds	r2, r3, #2
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	629a      	str	r2, [r3, #40]	; 0x28
 80023e4:	e029      	b.n	800243a <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	b29b      	uxth	r3, r3
 80023ee:	b2db      	uxtb	r3, r3
 80023f0:	b29a      	uxth	r2, r3
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023fa:	1c5a      	adds	r2, r3, #1
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	629a      	str	r2, [r3, #40]	; 0x28
 8002400:	e01b      	b.n	800243a <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	691b      	ldr	r3, [r3, #16]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d10a      	bne.n	8002420 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	6858      	ldr	r0, [r3, #4]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002414:	1c59      	adds	r1, r3, #1
 8002416:	687a      	ldr	r2, [r7, #4]
 8002418:	6291      	str	r1, [r2, #40]	; 0x28
 800241a:	b2c2      	uxtb	r2, r0
 800241c:	701a      	strb	r2, [r3, #0]
 800241e:	e00c      	b.n	800243a <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	b2da      	uxtb	r2, r3
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800242c:	1c58      	adds	r0, r3, #1
 800242e:	6879      	ldr	r1, [r7, #4]
 8002430:	6288      	str	r0, [r1, #40]	; 0x28
 8002432:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002436:	b2d2      	uxtb	r2, r2
 8002438:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800243e:	b29b      	uxth	r3, r3
 8002440:	3b01      	subs	r3, #1
 8002442:	b29b      	uxth	r3, r3
 8002444:	687a      	ldr	r2, [r7, #4]
 8002446:	4619      	mov	r1, r3
 8002448:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800244a:	2b00      	cmp	r3, #0
 800244c:	d120      	bne.n	8002490 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	68da      	ldr	r2, [r3, #12]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f022 0220 	bic.w	r2, r2, #32
 800245c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	68da      	ldr	r2, [r3, #12]
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800246c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	695a      	ldr	r2, [r3, #20]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f022 0201 	bic.w	r2, r2, #1
 800247c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2220      	movs	r2, #32
 8002482:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	f000 faae 	bl	80029e8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800248c:	2300      	movs	r3, #0
 800248e:	e002      	b.n	8002496 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8002490:	2300      	movs	r3, #0
 8002492:	e000      	b.n	8002496 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8002494:	2302      	movs	r3, #2
  }
}
 8002496:	4618      	mov	r0, r3
 8002498:	3710      	adds	r7, #16
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
	...

080024a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b084      	sub	sp, #16
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	691b      	ldr	r3, [r3, #16]
 80024ae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	68da      	ldr	r2, [r3, #12]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	430a      	orrs	r2, r1
 80024bc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	689a      	ldr	r2, [r3, #8]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	691b      	ldr	r3, [r3, #16]
 80024c6:	431a      	orrs	r2, r3
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	695b      	ldr	r3, [r3, #20]
 80024cc:	4313      	orrs	r3, r2
 80024ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	68db      	ldr	r3, [r3, #12]
 80024d6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80024da:	f023 030c 	bic.w	r3, r3, #12
 80024de:	687a      	ldr	r2, [r7, #4]
 80024e0:	6812      	ldr	r2, [r2, #0]
 80024e2:	68f9      	ldr	r1, [r7, #12]
 80024e4:	430b      	orrs	r3, r1
 80024e6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	695b      	ldr	r3, [r3, #20]
 80024ee:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	699a      	ldr	r2, [r3, #24]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	430a      	orrs	r2, r1
 80024fc:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a52      	ldr	r2, [pc, #328]	; (800264c <UART_SetConfig+0x1ac>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d14e      	bne.n	80025a6 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002508:	f7fe fe6a 	bl	80011e0 <HAL_RCC_GetPCLK2Freq>
 800250c:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800250e:	68ba      	ldr	r2, [r7, #8]
 8002510:	4613      	mov	r3, r2
 8002512:	009b      	lsls	r3, r3, #2
 8002514:	4413      	add	r3, r2
 8002516:	009a      	lsls	r2, r3, #2
 8002518:	441a      	add	r2, r3
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	009b      	lsls	r3, r3, #2
 8002520:	fbb2 f3f3 	udiv	r3, r2, r3
 8002524:	4a4a      	ldr	r2, [pc, #296]	; (8002650 <UART_SetConfig+0x1b0>)
 8002526:	fba2 2303 	umull	r2, r3, r2, r3
 800252a:	095b      	lsrs	r3, r3, #5
 800252c:	0119      	lsls	r1, r3, #4
 800252e:	68ba      	ldr	r2, [r7, #8]
 8002530:	4613      	mov	r3, r2
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	4413      	add	r3, r2
 8002536:	009a      	lsls	r2, r3, #2
 8002538:	441a      	add	r2, r3
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	009b      	lsls	r3, r3, #2
 8002540:	fbb2 f2f3 	udiv	r2, r2, r3
 8002544:	4b42      	ldr	r3, [pc, #264]	; (8002650 <UART_SetConfig+0x1b0>)
 8002546:	fba3 0302 	umull	r0, r3, r3, r2
 800254a:	095b      	lsrs	r3, r3, #5
 800254c:	2064      	movs	r0, #100	; 0x64
 800254e:	fb00 f303 	mul.w	r3, r0, r3
 8002552:	1ad3      	subs	r3, r2, r3
 8002554:	011b      	lsls	r3, r3, #4
 8002556:	3332      	adds	r3, #50	; 0x32
 8002558:	4a3d      	ldr	r2, [pc, #244]	; (8002650 <UART_SetConfig+0x1b0>)
 800255a:	fba2 2303 	umull	r2, r3, r2, r3
 800255e:	095b      	lsrs	r3, r3, #5
 8002560:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002564:	4419      	add	r1, r3
 8002566:	68ba      	ldr	r2, [r7, #8]
 8002568:	4613      	mov	r3, r2
 800256a:	009b      	lsls	r3, r3, #2
 800256c:	4413      	add	r3, r2
 800256e:	009a      	lsls	r2, r3, #2
 8002570:	441a      	add	r2, r3
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	009b      	lsls	r3, r3, #2
 8002578:	fbb2 f2f3 	udiv	r2, r2, r3
 800257c:	4b34      	ldr	r3, [pc, #208]	; (8002650 <UART_SetConfig+0x1b0>)
 800257e:	fba3 0302 	umull	r0, r3, r3, r2
 8002582:	095b      	lsrs	r3, r3, #5
 8002584:	2064      	movs	r0, #100	; 0x64
 8002586:	fb00 f303 	mul.w	r3, r0, r3
 800258a:	1ad3      	subs	r3, r2, r3
 800258c:	011b      	lsls	r3, r3, #4
 800258e:	3332      	adds	r3, #50	; 0x32
 8002590:	4a2f      	ldr	r2, [pc, #188]	; (8002650 <UART_SetConfig+0x1b0>)
 8002592:	fba2 2303 	umull	r2, r3, r2, r3
 8002596:	095b      	lsrs	r3, r3, #5
 8002598:	f003 020f 	and.w	r2, r3, #15
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	440a      	add	r2, r1
 80025a2:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80025a4:	e04d      	b.n	8002642 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 80025a6:	f7fe fe07 	bl	80011b8 <HAL_RCC_GetPCLK1Freq>
 80025aa:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80025ac:	68ba      	ldr	r2, [r7, #8]
 80025ae:	4613      	mov	r3, r2
 80025b0:	009b      	lsls	r3, r3, #2
 80025b2:	4413      	add	r3, r2
 80025b4:	009a      	lsls	r2, r3, #2
 80025b6:	441a      	add	r2, r3
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	009b      	lsls	r3, r3, #2
 80025be:	fbb2 f3f3 	udiv	r3, r2, r3
 80025c2:	4a23      	ldr	r2, [pc, #140]	; (8002650 <UART_SetConfig+0x1b0>)
 80025c4:	fba2 2303 	umull	r2, r3, r2, r3
 80025c8:	095b      	lsrs	r3, r3, #5
 80025ca:	0119      	lsls	r1, r3, #4
 80025cc:	68ba      	ldr	r2, [r7, #8]
 80025ce:	4613      	mov	r3, r2
 80025d0:	009b      	lsls	r3, r3, #2
 80025d2:	4413      	add	r3, r2
 80025d4:	009a      	lsls	r2, r3, #2
 80025d6:	441a      	add	r2, r3
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	009b      	lsls	r3, r3, #2
 80025de:	fbb2 f2f3 	udiv	r2, r2, r3
 80025e2:	4b1b      	ldr	r3, [pc, #108]	; (8002650 <UART_SetConfig+0x1b0>)
 80025e4:	fba3 0302 	umull	r0, r3, r3, r2
 80025e8:	095b      	lsrs	r3, r3, #5
 80025ea:	2064      	movs	r0, #100	; 0x64
 80025ec:	fb00 f303 	mul.w	r3, r0, r3
 80025f0:	1ad3      	subs	r3, r2, r3
 80025f2:	011b      	lsls	r3, r3, #4
 80025f4:	3332      	adds	r3, #50	; 0x32
 80025f6:	4a16      	ldr	r2, [pc, #88]	; (8002650 <UART_SetConfig+0x1b0>)
 80025f8:	fba2 2303 	umull	r2, r3, r2, r3
 80025fc:	095b      	lsrs	r3, r3, #5
 80025fe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002602:	4419      	add	r1, r3
 8002604:	68ba      	ldr	r2, [r7, #8]
 8002606:	4613      	mov	r3, r2
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	4413      	add	r3, r2
 800260c:	009a      	lsls	r2, r3, #2
 800260e:	441a      	add	r2, r3
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	009b      	lsls	r3, r3, #2
 8002616:	fbb2 f2f3 	udiv	r2, r2, r3
 800261a:	4b0d      	ldr	r3, [pc, #52]	; (8002650 <UART_SetConfig+0x1b0>)
 800261c:	fba3 0302 	umull	r0, r3, r3, r2
 8002620:	095b      	lsrs	r3, r3, #5
 8002622:	2064      	movs	r0, #100	; 0x64
 8002624:	fb00 f303 	mul.w	r3, r0, r3
 8002628:	1ad3      	subs	r3, r2, r3
 800262a:	011b      	lsls	r3, r3, #4
 800262c:	3332      	adds	r3, #50	; 0x32
 800262e:	4a08      	ldr	r2, [pc, #32]	; (8002650 <UART_SetConfig+0x1b0>)
 8002630:	fba2 2303 	umull	r2, r3, r2, r3
 8002634:	095b      	lsrs	r3, r3, #5
 8002636:	f003 020f 	and.w	r2, r3, #15
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	440a      	add	r2, r1
 8002640:	609a      	str	r2, [r3, #8]
}
 8002642:	bf00      	nop
 8002644:	3710      	adds	r7, #16
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	40013800 	.word	0x40013800
 8002650:	51eb851f 	.word	0x51eb851f

08002654 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002658:	f7fd fdf6 	bl	8000248 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800265c:	f000 f82a 	bl	80026b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002660:	f000 f994 	bl	800298c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002664:	f000 f968 	bl	8002938 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8002668:	f000 f86a 	bl	8002740 <MX_TIM1_Init>
  MX_TIM3_Init();
 800266c:	f000 f90a 	bl	8002884 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002670:	2100      	movs	r1, #0
 8002672:	480a      	ldr	r0, [pc, #40]	; (800269c <main+0x48>)
 8002674:	f7fe fe70 	bl	8001358 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8002678:	210c      	movs	r1, #12
 800267a:	4809      	ldr	r0, [pc, #36]	; (80026a0 <main+0x4c>)
 800267c:	f7fe fe6c 	bl	8001358 <HAL_TIM_PWM_Start>

  HAL_UART_Receive_IT(&UART_HANDLE, &receiveByte, 1);
 8002680:	2201      	movs	r2, #1
 8002682:	4908      	ldr	r1, [pc, #32]	; (80026a4 <main+0x50>)
 8002684:	4808      	ldr	r0, [pc, #32]	; (80026a8 <main+0x54>)
 8002686:	f7ff fc89 	bl	8001f9c <HAL_UART_Receive_IT>

  SPEED_TIM->PSC = 1000;
 800268a:	4b08      	ldr	r3, [pc, #32]	; (80026ac <main+0x58>)
 800268c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002690:	629a      	str	r2, [r3, #40]	; 0x28
  RPM_TIM->PSC = 1000;
 8002692:	4b07      	ldr	r3, [pc, #28]	; (80026b0 <main+0x5c>)
 8002694:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002698:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800269a:	e7fe      	b.n	800269a <main+0x46>
 800269c:	20000314 	.word	0x20000314
 80026a0:	200002d4 	.word	0x200002d4
 80026a4:	200002c0 	.word	0x200002c0
 80026a8:	20000354 	.word	0x20000354
 80026ac:	40012c00 	.word	0x40012c00
 80026b0:	40000400 	.word	0x40000400

080026b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b090      	sub	sp, #64	; 0x40
 80026b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80026ba:	f107 0318 	add.w	r3, r7, #24
 80026be:	2228      	movs	r2, #40	; 0x28
 80026c0:	2100      	movs	r1, #0
 80026c2:	4618      	mov	r0, r3
 80026c4:	f000 fd2a 	bl	800311c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80026c8:	1d3b      	adds	r3, r7, #4
 80026ca:	2200      	movs	r2, #0
 80026cc:	601a      	str	r2, [r3, #0]
 80026ce:	605a      	str	r2, [r3, #4]
 80026d0:	609a      	str	r2, [r3, #8]
 80026d2:	60da      	str	r2, [r3, #12]
 80026d4:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80026d6:	2301      	movs	r3, #1
 80026d8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80026da:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80026de:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80026e0:	2300      	movs	r3, #0
 80026e2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80026e4:	2301      	movs	r3, #1
 80026e6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80026e8:	2302      	movs	r3, #2
 80026ea:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80026ec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80026f0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80026f2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80026f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026f8:	f107 0318 	add.w	r3, r7, #24
 80026fc:	4618      	mov	r0, r3
 80026fe:	f7fe f985 	bl	8000a0c <HAL_RCC_OscConfig>
 8002702:	4603      	mov	r3, r0
 8002704:	2b00      	cmp	r3, #0
 8002706:	d001      	beq.n	800270c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8002708:	f000 faf0 	bl	8002cec <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800270c:	230f      	movs	r3, #15
 800270e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002710:	2302      	movs	r3, #2
 8002712:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002714:	2300      	movs	r3, #0
 8002716:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002718:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800271c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800271e:	2300      	movs	r3, #0
 8002720:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002722:	1d3b      	adds	r3, r7, #4
 8002724:	2102      	movs	r1, #2
 8002726:	4618      	mov	r0, r3
 8002728:	f7fe fbf0 	bl	8000f0c <HAL_RCC_ClockConfig>
 800272c:	4603      	mov	r3, r0
 800272e:	2b00      	cmp	r3, #0
 8002730:	d001      	beq.n	8002736 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8002732:	f000 fadb 	bl	8002cec <Error_Handler>
  }
}
 8002736:	bf00      	nop
 8002738:	3740      	adds	r7, #64	; 0x40
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}
	...

08002740 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b096      	sub	sp, #88	; 0x58
 8002744:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002746:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800274a:	2200      	movs	r2, #0
 800274c:	601a      	str	r2, [r3, #0]
 800274e:	605a      	str	r2, [r3, #4]
 8002750:	609a      	str	r2, [r3, #8]
 8002752:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002754:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002758:	2200      	movs	r2, #0
 800275a:	601a      	str	r2, [r3, #0]
 800275c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800275e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002762:	2200      	movs	r2, #0
 8002764:	601a      	str	r2, [r3, #0]
 8002766:	605a      	str	r2, [r3, #4]
 8002768:	609a      	str	r2, [r3, #8]
 800276a:	60da      	str	r2, [r3, #12]
 800276c:	611a      	str	r2, [r3, #16]
 800276e:	615a      	str	r2, [r3, #20]
 8002770:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002772:	1d3b      	adds	r3, r7, #4
 8002774:	2220      	movs	r2, #32
 8002776:	2100      	movs	r1, #0
 8002778:	4618      	mov	r0, r3
 800277a:	f000 fccf 	bl	800311c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800277e:	4b3f      	ldr	r3, [pc, #252]	; (800287c <MX_TIM1_Init+0x13c>)
 8002780:	4a3f      	ldr	r2, [pc, #252]	; (8002880 <MX_TIM1_Init+0x140>)
 8002782:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002784:	4b3d      	ldr	r3, [pc, #244]	; (800287c <MX_TIM1_Init+0x13c>)
 8002786:	2200      	movs	r2, #0
 8002788:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800278a:	4b3c      	ldr	r3, [pc, #240]	; (800287c <MX_TIM1_Init+0x13c>)
 800278c:	2200      	movs	r2, #0
 800278e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1427;
 8002790:	4b3a      	ldr	r3, [pc, #232]	; (800287c <MX_TIM1_Init+0x13c>)
 8002792:	f240 5293 	movw	r2, #1427	; 0x593
 8002796:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002798:	4b38      	ldr	r3, [pc, #224]	; (800287c <MX_TIM1_Init+0x13c>)
 800279a:	2200      	movs	r2, #0
 800279c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800279e:	4b37      	ldr	r3, [pc, #220]	; (800287c <MX_TIM1_Init+0x13c>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027a4:	4b35      	ldr	r3, [pc, #212]	; (800287c <MX_TIM1_Init+0x13c>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80027aa:	4834      	ldr	r0, [pc, #208]	; (800287c <MX_TIM1_Init+0x13c>)
 80027ac:	f7fe fd4a 	bl	8001244 <HAL_TIM_Base_Init>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d001      	beq.n	80027ba <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80027b6:	f000 fa99 	bl	8002cec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027be:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80027c0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80027c4:	4619      	mov	r1, r3
 80027c6:	482d      	ldr	r0, [pc, #180]	; (800287c <MX_TIM1_Init+0x13c>)
 80027c8:	f7fe ff2a 	bl	8001620 <HAL_TIM_ConfigClockSource>
 80027cc:	4603      	mov	r3, r0
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d001      	beq.n	80027d6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80027d2:	f000 fa8b 	bl	8002cec <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 80027d6:	4829      	ldr	r0, [pc, #164]	; (800287c <MX_TIM1_Init+0x13c>)
 80027d8:	f7fe fd5f 	bl	800129a <HAL_TIM_OC_Init>
 80027dc:	4603      	mov	r3, r0
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d001      	beq.n	80027e6 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80027e2:	f000 fa83 	bl	8002cec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027e6:	2300      	movs	r3, #0
 80027e8:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027ea:	2300      	movs	r3, #0
 80027ec:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80027ee:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80027f2:	4619      	mov	r1, r3
 80027f4:	4821      	ldr	r0, [pc, #132]	; (800287c <MX_TIM1_Init+0x13c>)
 80027f6:	f7ff faab 	bl	8001d50 <HAL_TIMEx_MasterConfigSynchronization>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d001      	beq.n	8002804 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002800:	f000 fa74 	bl	8002cec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002804:	2300      	movs	r3, #0
 8002806:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 714;
 8002808:	f240 23ca 	movw	r3, #714	; 0x2ca
 800280c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800280e:	2300      	movs	r3, #0
 8002810:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002812:	2300      	movs	r3, #0
 8002814:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002816:	2300      	movs	r3, #0
 8002818:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800281a:	2300      	movs	r3, #0
 800281c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800281e:	2300      	movs	r3, #0
 8002820:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002822:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002826:	2200      	movs	r2, #0
 8002828:	4619      	mov	r1, r3
 800282a:	4814      	ldr	r0, [pc, #80]	; (800287c <MX_TIM1_Init+0x13c>)
 800282c:	f7fe fdd2 	bl	80013d4 <HAL_TIM_OC_ConfigChannel>
 8002830:	4603      	mov	r3, r0
 8002832:	2b00      	cmp	r3, #0
 8002834:	d001      	beq.n	800283a <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8002836:	f000 fa59 	bl	8002cec <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800283a:	2300      	movs	r3, #0
 800283c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800283e:	2300      	movs	r3, #0
 8002840:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002842:	2300      	movs	r3, #0
 8002844:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002846:	2300      	movs	r3, #0
 8002848:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800284a:	2300      	movs	r3, #0
 800284c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800284e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002852:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002854:	2300      	movs	r3, #0
 8002856:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002858:	1d3b      	adds	r3, r7, #4
 800285a:	4619      	mov	r1, r3
 800285c:	4807      	ldr	r0, [pc, #28]	; (800287c <MX_TIM1_Init+0x13c>)
 800285e:	f7ff fabb 	bl	8001dd8 <HAL_TIMEx_ConfigBreakDeadTime>
 8002862:	4603      	mov	r3, r0
 8002864:	2b00      	cmp	r3, #0
 8002866:	d001      	beq.n	800286c <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8002868:	f000 fa40 	bl	8002cec <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800286c:	4803      	ldr	r0, [pc, #12]	; (800287c <MX_TIM1_Init+0x13c>)
 800286e:	f000 fab1 	bl	8002dd4 <HAL_TIM_MspPostInit>

}
 8002872:	bf00      	nop
 8002874:	3758      	adds	r7, #88	; 0x58
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	20000314 	.word	0x20000314
 8002880:	40012c00 	.word	0x40012c00

08002884 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b08a      	sub	sp, #40	; 0x28
 8002888:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800288a:	f107 0320 	add.w	r3, r7, #32
 800288e:	2200      	movs	r2, #0
 8002890:	601a      	str	r2, [r3, #0]
 8002892:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002894:	1d3b      	adds	r3, r7, #4
 8002896:	2200      	movs	r2, #0
 8002898:	601a      	str	r2, [r3, #0]
 800289a:	605a      	str	r2, [r3, #4]
 800289c:	609a      	str	r2, [r3, #8]
 800289e:	60da      	str	r2, [r3, #12]
 80028a0:	611a      	str	r2, [r3, #16]
 80028a2:	615a      	str	r2, [r3, #20]
 80028a4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80028a6:	4b22      	ldr	r3, [pc, #136]	; (8002930 <MX_TIM3_Init+0xac>)
 80028a8:	4a22      	ldr	r2, [pc, #136]	; (8002934 <MX_TIM3_Init+0xb0>)
 80028aa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80028ac:	4b20      	ldr	r3, [pc, #128]	; (8002930 <MX_TIM3_Init+0xac>)
 80028ae:	2200      	movs	r2, #0
 80028b0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028b2:	4b1f      	ldr	r3, [pc, #124]	; (8002930 <MX_TIM3_Init+0xac>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1427;
 80028b8:	4b1d      	ldr	r3, [pc, #116]	; (8002930 <MX_TIM3_Init+0xac>)
 80028ba:	f240 5293 	movw	r2, #1427	; 0x593
 80028be:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028c0:	4b1b      	ldr	r3, [pc, #108]	; (8002930 <MX_TIM3_Init+0xac>)
 80028c2:	2200      	movs	r2, #0
 80028c4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028c6:	4b1a      	ldr	r3, [pc, #104]	; (8002930 <MX_TIM3_Init+0xac>)
 80028c8:	2200      	movs	r2, #0
 80028ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80028cc:	4818      	ldr	r0, [pc, #96]	; (8002930 <MX_TIM3_Init+0xac>)
 80028ce:	f7fe fd18 	bl	8001302 <HAL_TIM_PWM_Init>
 80028d2:	4603      	mov	r3, r0
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d001      	beq.n	80028dc <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80028d8:	f000 fa08 	bl	8002cec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028dc:	2300      	movs	r3, #0
 80028de:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028e0:	2300      	movs	r3, #0
 80028e2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80028e4:	f107 0320 	add.w	r3, r7, #32
 80028e8:	4619      	mov	r1, r3
 80028ea:	4811      	ldr	r0, [pc, #68]	; (8002930 <MX_TIM3_Init+0xac>)
 80028ec:	f7ff fa30 	bl	8001d50 <HAL_TIMEx_MasterConfigSynchronization>
 80028f0:	4603      	mov	r3, r0
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d001      	beq.n	80028fa <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80028f6:	f000 f9f9 	bl	8002cec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80028fa:	2360      	movs	r3, #96	; 0x60
 80028fc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 714;
 80028fe:	f240 23ca 	movw	r3, #714	; 0x2ca
 8002902:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002904:	2300      	movs	r3, #0
 8002906:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002908:	2300      	movs	r3, #0
 800290a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800290c:	1d3b      	adds	r3, r7, #4
 800290e:	220c      	movs	r2, #12
 8002910:	4619      	mov	r1, r3
 8002912:	4807      	ldr	r0, [pc, #28]	; (8002930 <MX_TIM3_Init+0xac>)
 8002914:	f7fe fdbe 	bl	8001494 <HAL_TIM_PWM_ConfigChannel>
 8002918:	4603      	mov	r3, r0
 800291a:	2b00      	cmp	r3, #0
 800291c:	d001      	beq.n	8002922 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 800291e:	f000 f9e5 	bl	8002cec <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002922:	4803      	ldr	r0, [pc, #12]	; (8002930 <MX_TIM3_Init+0xac>)
 8002924:	f000 fa56 	bl	8002dd4 <HAL_TIM_MspPostInit>

}
 8002928:	bf00      	nop
 800292a:	3728      	adds	r7, #40	; 0x28
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}
 8002930:	200002d4 	.word	0x200002d4
 8002934:	40000400 	.word	0x40000400

08002938 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800293c:	4b11      	ldr	r3, [pc, #68]	; (8002984 <MX_USART2_UART_Init+0x4c>)
 800293e:	4a12      	ldr	r2, [pc, #72]	; (8002988 <MX_USART2_UART_Init+0x50>)
 8002940:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002942:	4b10      	ldr	r3, [pc, #64]	; (8002984 <MX_USART2_UART_Init+0x4c>)
 8002944:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002948:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800294a:	4b0e      	ldr	r3, [pc, #56]	; (8002984 <MX_USART2_UART_Init+0x4c>)
 800294c:	2200      	movs	r2, #0
 800294e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002950:	4b0c      	ldr	r3, [pc, #48]	; (8002984 <MX_USART2_UART_Init+0x4c>)
 8002952:	2200      	movs	r2, #0
 8002954:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002956:	4b0b      	ldr	r3, [pc, #44]	; (8002984 <MX_USART2_UART_Init+0x4c>)
 8002958:	2200      	movs	r2, #0
 800295a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800295c:	4b09      	ldr	r3, [pc, #36]	; (8002984 <MX_USART2_UART_Init+0x4c>)
 800295e:	220c      	movs	r2, #12
 8002960:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002962:	4b08      	ldr	r3, [pc, #32]	; (8002984 <MX_USART2_UART_Init+0x4c>)
 8002964:	2200      	movs	r2, #0
 8002966:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002968:	4b06      	ldr	r3, [pc, #24]	; (8002984 <MX_USART2_UART_Init+0x4c>)
 800296a:	2200      	movs	r2, #0
 800296c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800296e:	4805      	ldr	r0, [pc, #20]	; (8002984 <MX_USART2_UART_Init+0x4c>)
 8002970:	f7ff fa83 	bl	8001e7a <HAL_UART_Init>
 8002974:	4603      	mov	r3, r0
 8002976:	2b00      	cmp	r3, #0
 8002978:	d001      	beq.n	800297e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800297a:	f000 f9b7 	bl	8002cec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800297e:	bf00      	nop
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	20000354 	.word	0x20000354
 8002988:	40004400 	.word	0x40004400

0800298c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800298c:	b480      	push	{r7}
 800298e:	b085      	sub	sp, #20
 8002990:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002992:	4b14      	ldr	r3, [pc, #80]	; (80029e4 <MX_GPIO_Init+0x58>)
 8002994:	699b      	ldr	r3, [r3, #24]
 8002996:	4a13      	ldr	r2, [pc, #76]	; (80029e4 <MX_GPIO_Init+0x58>)
 8002998:	f043 0304 	orr.w	r3, r3, #4
 800299c:	6193      	str	r3, [r2, #24]
 800299e:	4b11      	ldr	r3, [pc, #68]	; (80029e4 <MX_GPIO_Init+0x58>)
 80029a0:	699b      	ldr	r3, [r3, #24]
 80029a2:	f003 0304 	and.w	r3, r3, #4
 80029a6:	60fb      	str	r3, [r7, #12]
 80029a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80029aa:	4b0e      	ldr	r3, [pc, #56]	; (80029e4 <MX_GPIO_Init+0x58>)
 80029ac:	699b      	ldr	r3, [r3, #24]
 80029ae:	4a0d      	ldr	r2, [pc, #52]	; (80029e4 <MX_GPIO_Init+0x58>)
 80029b0:	f043 0308 	orr.w	r3, r3, #8
 80029b4:	6193      	str	r3, [r2, #24]
 80029b6:	4b0b      	ldr	r3, [pc, #44]	; (80029e4 <MX_GPIO_Init+0x58>)
 80029b8:	699b      	ldr	r3, [r3, #24]
 80029ba:	f003 0308 	and.w	r3, r3, #8
 80029be:	60bb      	str	r3, [r7, #8]
 80029c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80029c2:	4b08      	ldr	r3, [pc, #32]	; (80029e4 <MX_GPIO_Init+0x58>)
 80029c4:	699b      	ldr	r3, [r3, #24]
 80029c6:	4a07      	ldr	r2, [pc, #28]	; (80029e4 <MX_GPIO_Init+0x58>)
 80029c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80029cc:	6193      	str	r3, [r2, #24]
 80029ce:	4b05      	ldr	r3, [pc, #20]	; (80029e4 <MX_GPIO_Init+0x58>)
 80029d0:	699b      	ldr	r3, [r3, #24]
 80029d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029d6:	607b      	str	r3, [r7, #4]
 80029d8:	687b      	ldr	r3, [r7, #4]

}
 80029da:	bf00      	nop
 80029dc:	3714      	adds	r7, #20
 80029de:	46bd      	mov	sp, r7
 80029e0:	bc80      	pop	{r7}
 80029e2:	4770      	bx	lr
 80029e4:	40021000 	.word	0x40021000

080029e8 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b084      	sub	sp, #16
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
	uint8_t error = 0;
 80029f0:	2300      	movs	r3, #0
 80029f2:	73fb      	strb	r3, [r7, #15]
	static uint16_t counter = 0;
	static uint8_t FLAG_needsCleaning = 0;
	uint16_t size = 0;
 80029f4:	2300      	movs	r3, #0
 80029f6:	81bb      	strh	r3, [r7, #12]

	if (1 == FLAG_needsCleaning)
 80029f8:	4b32      	ldr	r3, [pc, #200]	; (8002ac4 <HAL_UART_RxCpltCallback+0xdc>)
 80029fa:	781b      	ldrb	r3, [r3, #0]
 80029fc:	2b01      	cmp	r3, #1
 80029fe:	d10c      	bne.n	8002a1a <HAL_UART_RxCpltCallback+0x32>
	{
		memset(receive_buffer,'\0',(MAX_RECEIVE_BUFFER_SIZE*sizeof(receive_buffer[0])));
 8002a00:	2264      	movs	r2, #100	; 0x64
 8002a02:	2100      	movs	r1, #0
 8002a04:	4830      	ldr	r0, [pc, #192]	; (8002ac8 <HAL_UART_RxCpltCallback+0xe0>)
 8002a06:	f000 fb89 	bl	800311c <memset>
		memset(send_buffer,'\0',(MAX_SEND_BUFFER_SIZE*sizeof(send_buffer[0])));
 8002a0a:	2264      	movs	r2, #100	; 0x64
 8002a0c:	2100      	movs	r1, #0
 8002a0e:	482f      	ldr	r0, [pc, #188]	; (8002acc <HAL_UART_RxCpltCallback+0xe4>)
 8002a10:	f000 fb84 	bl	800311c <memset>
//		memset(SCPI_buffer,'\0',(MAX_SCPI_ANSWER_BUFFER_SIZE*sizeof(SCPI_buffer[0])));
		FLAG_needsCleaning = 0;
 8002a14:	4b2b      	ldr	r3, [pc, #172]	; (8002ac4 <HAL_UART_RxCpltCallback+0xdc>)
 8002a16:	2200      	movs	r2, #0
 8002a18:	701a      	strb	r2, [r3, #0]
	}

	if ('\r' != receiveByte && '\n' != receiveByte)
 8002a1a:	4b2d      	ldr	r3, [pc, #180]	; (8002ad0 <HAL_UART_RxCpltCallback+0xe8>)
 8002a1c:	781b      	ldrb	r3, [r3, #0]
 8002a1e:	b2db      	uxtb	r3, r3
 8002a20:	2b0d      	cmp	r3, #13
 8002a22:	d01c      	beq.n	8002a5e <HAL_UART_RxCpltCallback+0x76>
 8002a24:	4b2a      	ldr	r3, [pc, #168]	; (8002ad0 <HAL_UART_RxCpltCallback+0xe8>)
 8002a26:	781b      	ldrb	r3, [r3, #0]
 8002a28:	b2db      	uxtb	r3, r3
 8002a2a:	2b0a      	cmp	r3, #10
 8002a2c:	d017      	beq.n	8002a5e <HAL_UART_RxCpltCallback+0x76>
	{
		if (counter <= MAX_RECEIVE_BUFFER_SIZE)
 8002a2e:	4b29      	ldr	r3, [pc, #164]	; (8002ad4 <HAL_UART_RxCpltCallback+0xec>)
 8002a30:	881b      	ldrh	r3, [r3, #0]
 8002a32:	2b64      	cmp	r3, #100	; 0x64
 8002a34:	d807      	bhi.n	8002a46 <HAL_UART_RxCpltCallback+0x5e>
		{
			receive_buffer[counter] = receiveByte;
 8002a36:	4b27      	ldr	r3, [pc, #156]	; (8002ad4 <HAL_UART_RxCpltCallback+0xec>)
 8002a38:	881b      	ldrh	r3, [r3, #0]
 8002a3a:	461a      	mov	r2, r3
 8002a3c:	4b24      	ldr	r3, [pc, #144]	; (8002ad0 <HAL_UART_RxCpltCallback+0xe8>)
 8002a3e:	781b      	ldrb	r3, [r3, #0]
 8002a40:	b2d9      	uxtb	r1, r3
 8002a42:	4b21      	ldr	r3, [pc, #132]	; (8002ac8 <HAL_UART_RxCpltCallback+0xe0>)
 8002a44:	5499      	strb	r1, [r3, r2]
		}
		++counter;
 8002a46:	4b23      	ldr	r3, [pc, #140]	; (8002ad4 <HAL_UART_RxCpltCallback+0xec>)
 8002a48:	881b      	ldrh	r3, [r3, #0]
 8002a4a:	3301      	adds	r3, #1
 8002a4c:	b29a      	uxth	r2, r3
 8002a4e:	4b21      	ldr	r3, [pc, #132]	; (8002ad4 <HAL_UART_RxCpltCallback+0xec>)
 8002a50:	801a      	strh	r2, [r3, #0]
		HAL_UART_Receive_IT(&UART_HANDLE, &receiveByte, 1);
 8002a52:	2201      	movs	r2, #1
 8002a54:	491e      	ldr	r1, [pc, #120]	; (8002ad0 <HAL_UART_RxCpltCallback+0xe8>)
 8002a56:	4820      	ldr	r0, [pc, #128]	; (8002ad8 <HAL_UART_RxCpltCallback+0xf0>)
 8002a58:	f7ff faa0 	bl	8001f9c <HAL_UART_Receive_IT>
 8002a5c:	e028      	b.n	8002ab0 <HAL_UART_RxCpltCallback+0xc8>
	}
	else
	{
		error = Process_Message(receive_buffer);
 8002a5e:	481a      	ldr	r0, [pc, #104]	; (8002ac8 <HAL_UART_RxCpltCallback+0xe0>)
 8002a60:	f000 f840 	bl	8002ae4 <Process_Message>
 8002a64:	4603      	mov	r3, r0
 8002a66:	73fb      	strb	r3, [r7, #15]
		if (0 != error)
 8002a68:	7bfb      	ldrb	r3, [r7, #15]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d00d      	beq.n	8002a8a <HAL_UART_RxCpltCallback+0xa2>
		{
			size = sprintf(send_buffer, "!!Message incorrect!! \n\rReceived message: \"%s\"\n\r", receive_buffer);
 8002a6e:	4a16      	ldr	r2, [pc, #88]	; (8002ac8 <HAL_UART_RxCpltCallback+0xe0>)
 8002a70:	491a      	ldr	r1, [pc, #104]	; (8002adc <HAL_UART_RxCpltCallback+0xf4>)
 8002a72:	4816      	ldr	r0, [pc, #88]	; (8002acc <HAL_UART_RxCpltCallback+0xe4>)
 8002a74:	f000 fb5a 	bl	800312c <siprintf>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	81bb      	strh	r3, [r7, #12]
			HAL_UART_Transmit_IT(&UART_HANDLE, send_buffer, size);
 8002a7c:	89bb      	ldrh	r3, [r7, #12]
 8002a7e:	461a      	mov	r2, r3
 8002a80:	4912      	ldr	r1, [pc, #72]	; (8002acc <HAL_UART_RxCpltCallback+0xe4>)
 8002a82:	4815      	ldr	r0, [pc, #84]	; (8002ad8 <HAL_UART_RxCpltCallback+0xf0>)
 8002a84:	f7ff fa46 	bl	8001f14 <HAL_UART_Transmit_IT>
 8002a88:	e00c      	b.n	8002aa4 <HAL_UART_RxCpltCallback+0xbc>
		}
		else
		{
			size = sprintf(send_buffer, "Done! \"\n\r");
 8002a8a:	4b10      	ldr	r3, [pc, #64]	; (8002acc <HAL_UART_RxCpltCallback+0xe4>)
 8002a8c:	4a14      	ldr	r2, [pc, #80]	; (8002ae0 <HAL_UART_RxCpltCallback+0xf8>)
 8002a8e:	ca07      	ldmia	r2, {r0, r1, r2}
 8002a90:	c303      	stmia	r3!, {r0, r1}
 8002a92:	801a      	strh	r2, [r3, #0]
 8002a94:	2309      	movs	r3, #9
 8002a96:	81bb      	strh	r3, [r7, #12]
			HAL_UART_Transmit_IT(&UART_HANDLE, send_buffer, size);
 8002a98:	89bb      	ldrh	r3, [r7, #12]
 8002a9a:	461a      	mov	r2, r3
 8002a9c:	490b      	ldr	r1, [pc, #44]	; (8002acc <HAL_UART_RxCpltCallback+0xe4>)
 8002a9e:	480e      	ldr	r0, [pc, #56]	; (8002ad8 <HAL_UART_RxCpltCallback+0xf0>)
 8002aa0:	f7ff fa38 	bl	8001f14 <HAL_UART_Transmit_IT>
		}

		counter = 0;
 8002aa4:	4b0b      	ldr	r3, [pc, #44]	; (8002ad4 <HAL_UART_RxCpltCallback+0xec>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	801a      	strh	r2, [r3, #0]
		FLAG_needsCleaning = 1;
 8002aaa:	4b06      	ldr	r3, [pc, #24]	; (8002ac4 <HAL_UART_RxCpltCallback+0xdc>)
 8002aac:	2201      	movs	r2, #1
 8002aae:	701a      	strb	r2, [r3, #0]
	}

	HAL_UART_Receive_IT(&UART_HANDLE, &receiveByte, 1);
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	4907      	ldr	r1, [pc, #28]	; (8002ad0 <HAL_UART_RxCpltCallback+0xe8>)
 8002ab4:	4808      	ldr	r0, [pc, #32]	; (8002ad8 <HAL_UART_RxCpltCallback+0xf0>)
 8002ab6:	f7ff fa71 	bl	8001f9c <HAL_UART_Receive_IT>
}
 8002aba:	bf00      	nop
 8002abc:	3710      	adds	r7, #16
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	200002c1 	.word	0x200002c1
 8002ac8:	200001f8 	.word	0x200001f8
 8002acc:	2000025c 	.word	0x2000025c
 8002ad0:	200002c0 	.word	0x200002c0
 8002ad4:	200002c2 	.word	0x200002c2
 8002ad8:	20000354 	.word	0x20000354
 8002adc:	08003ae8 	.word	0x08003ae8
 8002ae0:	08003b1c 	.word	0x08003b1c

08002ae4 <Process_Message>:

uint8_t Process_Message(char *MESSAGE)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b0b8      	sub	sp, #224	; 0xe0
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
	uint8_t error = 0;
 8002aec:	2300      	movs	r3, #0
 8002aee:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
	uint16_t i = 0;		/* out iterator for "for" loops and so on */
 8002af2:	2300      	movs	r3, #0
 8002af4:	f8a7 30dc 	strh.w	r3, [r7, #220]	; 0xdc
	uint16_t j = 0;		/* out iterator for "for" loops and so on */
 8002af8:	2300      	movs	r3, #0
 8002afa:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
	uint16_t separatorIndex = 0;
 8002afe:	2300      	movs	r3, #0
 8002b00:	f8a7 30d8 	strh.w	r3, [r7, #216]	; 0xd8
	char Name[MAX_RECEIVE_BUFFER_SIZE] = {'\0'};
 8002b04:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002b08:	2264      	movs	r2, #100	; 0x64
 8002b0a:	2100      	movs	r1, #0
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f000 fb05 	bl	800311c <memset>
	char Value[MAX_RECEIVE_BUFFER_SIZE] = {'\0'};
 8002b12:	f107 0308 	add.w	r3, r7, #8
 8002b16:	2264      	movs	r2, #100	; 0x64
 8002b18:	2100      	movs	r1, #0
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f000 fafe 	bl	800311c <memset>
	uint32_t value_int = 0;
 8002b20:	2300      	movs	r3, #0
 8002b22:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

	uint16_t messageLength = strlen(MESSAGE);
 8002b26:	6878      	ldr	r0, [r7, #4]
 8002b28:	f7fd fb86 	bl	8000238 <strlen>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	f8a7 30d2 	strh.w	r3, [r7, #210]	; 0xd2

	if (0 == messageLength)
 8002b32:	f8b7 30d2 	ldrh.w	r3, [r7, #210]	; 0xd2
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d102      	bne.n	8002b40 <Process_Message+0x5c>
		error = -1;
 8002b3a:	23ff      	movs	r3, #255	; 0xff
 8002b3c:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf

	if (0 == error)
 8002b40:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	f040 8096 	bne.w	8002c76 <Process_Message+0x192>
	{
		/* Here we set all the letters to be upper letters, so the message is case INsensitive :) */
		for (i = 0; i < messageLength; ++i)
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	f8a7 30dc 	strh.w	r3, [r7, #220]	; 0xdc
 8002b50:	e01e      	b.n	8002b90 <Process_Message+0xac>
		{
			if (MESSAGE[i] >= 97 && MESSAGE[i] <= 122)
 8002b52:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 8002b56:	687a      	ldr	r2, [r7, #4]
 8002b58:	4413      	add	r3, r2
 8002b5a:	781b      	ldrb	r3, [r3, #0]
 8002b5c:	2b60      	cmp	r3, #96	; 0x60
 8002b5e:	d912      	bls.n	8002b86 <Process_Message+0xa2>
 8002b60:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 8002b64:	687a      	ldr	r2, [r7, #4]
 8002b66:	4413      	add	r3, r2
 8002b68:	781b      	ldrb	r3, [r3, #0]
 8002b6a:	2b7a      	cmp	r3, #122	; 0x7a
 8002b6c:	d80b      	bhi.n	8002b86 <Process_Message+0xa2>
			{
				MESSAGE[i] = MESSAGE[i] - 32;
 8002b6e:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 8002b72:	687a      	ldr	r2, [r7, #4]
 8002b74:	4413      	add	r3, r2
 8002b76:	781a      	ldrb	r2, [r3, #0]
 8002b78:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 8002b7c:	6879      	ldr	r1, [r7, #4]
 8002b7e:	440b      	add	r3, r1
 8002b80:	3a20      	subs	r2, #32
 8002b82:	b2d2      	uxtb	r2, r2
 8002b84:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < messageLength; ++i)
 8002b86:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 8002b8a:	3301      	adds	r3, #1
 8002b8c:	f8a7 30dc 	strh.w	r3, [r7, #220]	; 0xdc
 8002b90:	f8b7 20dc 	ldrh.w	r2, [r7, #220]	; 0xdc
 8002b94:	f8b7 30d2 	ldrh.w	r3, [r7, #210]	; 0xd2
 8002b98:	429a      	cmp	r2, r3
 8002b9a:	d3da      	bcc.n	8002b52 <Process_Message+0x6e>
			}
		}//for

		for (i = 0; i < messageLength; ++i)
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	f8a7 30dc 	strh.w	r3, [r7, #220]	; 0xdc
 8002ba2:	e010      	b.n	8002bc6 <Process_Message+0xe2>
		{
			if (';' == MESSAGE[i])
 8002ba4:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 8002ba8:	687a      	ldr	r2, [r7, #4]
 8002baa:	4413      	add	r3, r2
 8002bac:	781b      	ldrb	r3, [r3, #0]
 8002bae:	2b3b      	cmp	r3, #59	; 0x3b
 8002bb0:	d104      	bne.n	8002bbc <Process_Message+0xd8>
			{
				separatorIndex = i;
 8002bb2:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 8002bb6:	f8a7 30d8 	strh.w	r3, [r7, #216]	; 0xd8
				break;
 8002bba:	e00a      	b.n	8002bd2 <Process_Message+0xee>
		for (i = 0; i < messageLength; ++i)
 8002bbc:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 8002bc0:	3301      	adds	r3, #1
 8002bc2:	f8a7 30dc 	strh.w	r3, [r7, #220]	; 0xdc
 8002bc6:	f8b7 20dc 	ldrh.w	r2, [r7, #220]	; 0xdc
 8002bca:	f8b7 30d2 	ldrh.w	r3, [r7, #210]	; 0xd2
 8002bce:	429a      	cmp	r2, r3
 8002bd0:	d3e8      	bcc.n	8002ba4 <Process_Message+0xc0>
			}
		}//for

		for (i = 0; i < separatorIndex; ++i)
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	f8a7 30dc 	strh.w	r3, [r7, #220]	; 0xdc
 8002bd8:	e010      	b.n	8002bfc <Process_Message+0x118>
		{
			Name[i] = MESSAGE[i];
 8002bda:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 8002bde:	687a      	ldr	r2, [r7, #4]
 8002be0:	441a      	add	r2, r3
 8002be2:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 8002be6:	7812      	ldrb	r2, [r2, #0]
 8002be8:	f107 01e0 	add.w	r1, r7, #224	; 0xe0
 8002bec:	440b      	add	r3, r1
 8002bee:	f803 2c74 	strb.w	r2, [r3, #-116]
		for (i = 0; i < separatorIndex; ++i)
 8002bf2:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 8002bf6:	3301      	adds	r3, #1
 8002bf8:	f8a7 30dc 	strh.w	r3, [r7, #220]	; 0xdc
 8002bfc:	f8b7 20dc 	ldrh.w	r2, [r7, #220]	; 0xdc
 8002c00:	f8b7 30d8 	ldrh.w	r3, [r7, #216]	; 0xd8
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d3e8      	bcc.n	8002bda <Process_Message+0xf6>
		}//for

		j=0;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
		for (i = separatorIndex+1; i < messageLength; ++i)
 8002c0e:	f8b7 30d8 	ldrh.w	r3, [r7, #216]	; 0xd8
 8002c12:	3301      	adds	r3, #1
 8002c14:	f8a7 30dc 	strh.w	r3, [r7, #220]	; 0xdc
 8002c18:	e015      	b.n	8002c46 <Process_Message+0x162>
		{
			Value[j] = MESSAGE[i];
 8002c1a:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 8002c1e:	687a      	ldr	r2, [r7, #4]
 8002c20:	441a      	add	r2, r3
 8002c22:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
 8002c26:	7812      	ldrb	r2, [r2, #0]
 8002c28:	f107 01e0 	add.w	r1, r7, #224	; 0xe0
 8002c2c:	440b      	add	r3, r1
 8002c2e:	f803 2cd8 	strb.w	r2, [r3, #-216]
			++j;
 8002c32:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
 8002c36:	3301      	adds	r3, #1
 8002c38:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
		for (i = separatorIndex+1; i < messageLength; ++i)
 8002c3c:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 8002c40:	3301      	adds	r3, #1
 8002c42:	f8a7 30dc 	strh.w	r3, [r7, #220]	; 0xdc
 8002c46:	f8b7 20dc 	ldrh.w	r2, [r7, #220]	; 0xdc
 8002c4a:	f8b7 30d2 	ldrh.w	r3, [r7, #210]	; 0xd2
 8002c4e:	429a      	cmp	r2, r3
 8002c50:	d3e3      	bcc.n	8002c1a <Process_Message+0x136>
		}//for

		value_int = (uint32_t)(atol(Value));
 8002c52:	f107 0308 	add.w	r3, r7, #8
 8002c56:	4618      	mov	r0, r3
 8002c58:	f000 fa31 	bl	80030be <atol>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

		if (5000 < value_int)
 8002c62:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002c66:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d903      	bls.n	8002c76 <Process_Message+0x192>
			value_int = 5000;
 8002c6e:	f241 3388 	movw	r3, #5000	; 0x1388
 8002c72:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
	}//if

	if (!(strcmp("RPM", Name)))		/* strcmp returns 0 if positive match, that's why we need "!" */
 8002c76:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002c7a:	4619      	mov	r1, r3
 8002c7c:	4817      	ldr	r0, [pc, #92]	; (8002cdc <Process_Message+0x1f8>)
 8002c7e:	f7fd fad1 	bl	8000224 <strcmp>
 8002c82:	4603      	mov	r3, r0
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d10b      	bne.n	8002ca0 <Process_Message+0x1bc>
		RPM_TIM->PSC = (uint16_t)(50455/value_int - 1);
 8002c88:	f24c 5217 	movw	r2, #50455	; 0xc517
 8002c8c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002c90:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c94:	b29b      	uxth	r3, r3
 8002c96:	3b01      	subs	r3, #1
 8002c98:	b29a      	uxth	r2, r3
 8002c9a:	4b11      	ldr	r3, [pc, #68]	; (8002ce0 <Process_Message+0x1fc>)
 8002c9c:	629a      	str	r2, [r3, #40]	; 0x28
 8002c9e:	e017      	b.n	8002cd0 <Process_Message+0x1ec>
	else
	{
		if (!(strcmp("SPEED", Name)))		/* strcmp returns 0 if positive match, that's why we need "!" */
 8002ca0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002ca4:	4619      	mov	r1, r3
 8002ca6:	480f      	ldr	r0, [pc, #60]	; (8002ce4 <Process_Message+0x200>)
 8002ca8:	f7fd fabc 	bl	8000224 <strcmp>
 8002cac:	4603      	mov	r3, r0
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d10b      	bne.n	8002cca <Process_Message+0x1e6>
			SPEED_TIM->PSC = (uint16_t)(50455/value_int - 1);
 8002cb2:	f24c 5217 	movw	r2, #50455	; 0xc517
 8002cb6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002cba:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cbe:	b29b      	uxth	r3, r3
 8002cc0:	3b01      	subs	r3, #1
 8002cc2:	b29a      	uxth	r2, r3
 8002cc4:	4b08      	ldr	r3, [pc, #32]	; (8002ce8 <Process_Message+0x204>)
 8002cc6:	629a      	str	r2, [r3, #40]	; 0x28
 8002cc8:	e002      	b.n	8002cd0 <Process_Message+0x1ec>
		else
			error = -2;
 8002cca:	23fe      	movs	r3, #254	; 0xfe
 8002ccc:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
	}

	return error;
 8002cd0:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	37e0      	adds	r7, #224	; 0xe0
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}
 8002cdc:	08003b28 	.word	0x08003b28
 8002ce0:	40000400 	.word	0x40000400
 8002ce4:	08003b2c 	.word	0x08003b2c
 8002ce8:	40012c00 	.word	0x40012c00

08002cec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002cec:	b480      	push	{r7}
 8002cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002cf0:	bf00      	nop
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bc80      	pop	{r7}
 8002cf6:	4770      	bx	lr

08002cf8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b085      	sub	sp, #20
 8002cfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002cfe:	4b15      	ldr	r3, [pc, #84]	; (8002d54 <HAL_MspInit+0x5c>)
 8002d00:	699b      	ldr	r3, [r3, #24]
 8002d02:	4a14      	ldr	r2, [pc, #80]	; (8002d54 <HAL_MspInit+0x5c>)
 8002d04:	f043 0301 	orr.w	r3, r3, #1
 8002d08:	6193      	str	r3, [r2, #24]
 8002d0a:	4b12      	ldr	r3, [pc, #72]	; (8002d54 <HAL_MspInit+0x5c>)
 8002d0c:	699b      	ldr	r3, [r3, #24]
 8002d0e:	f003 0301 	and.w	r3, r3, #1
 8002d12:	60bb      	str	r3, [r7, #8]
 8002d14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d16:	4b0f      	ldr	r3, [pc, #60]	; (8002d54 <HAL_MspInit+0x5c>)
 8002d18:	69db      	ldr	r3, [r3, #28]
 8002d1a:	4a0e      	ldr	r2, [pc, #56]	; (8002d54 <HAL_MspInit+0x5c>)
 8002d1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d20:	61d3      	str	r3, [r2, #28]
 8002d22:	4b0c      	ldr	r3, [pc, #48]	; (8002d54 <HAL_MspInit+0x5c>)
 8002d24:	69db      	ldr	r3, [r3, #28]
 8002d26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d2a:	607b      	str	r3, [r7, #4]
 8002d2c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002d2e:	4b0a      	ldr	r3, [pc, #40]	; (8002d58 <HAL_MspInit+0x60>)
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	60fb      	str	r3, [r7, #12]
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002d3a:	60fb      	str	r3, [r7, #12]
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002d42:	60fb      	str	r3, [r7, #12]
 8002d44:	4a04      	ldr	r2, [pc, #16]	; (8002d58 <HAL_MspInit+0x60>)
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d4a:	bf00      	nop
 8002d4c:	3714      	adds	r7, #20
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bc80      	pop	{r7}
 8002d52:	4770      	bx	lr
 8002d54:	40021000 	.word	0x40021000
 8002d58:	40010000 	.word	0x40010000

08002d5c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b085      	sub	sp, #20
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a09      	ldr	r2, [pc, #36]	; (8002d90 <HAL_TIM_Base_MspInit+0x34>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d10b      	bne.n	8002d86 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002d6e:	4b09      	ldr	r3, [pc, #36]	; (8002d94 <HAL_TIM_Base_MspInit+0x38>)
 8002d70:	699b      	ldr	r3, [r3, #24]
 8002d72:	4a08      	ldr	r2, [pc, #32]	; (8002d94 <HAL_TIM_Base_MspInit+0x38>)
 8002d74:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002d78:	6193      	str	r3, [r2, #24]
 8002d7a:	4b06      	ldr	r3, [pc, #24]	; (8002d94 <HAL_TIM_Base_MspInit+0x38>)
 8002d7c:	699b      	ldr	r3, [r3, #24]
 8002d7e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d82:	60fb      	str	r3, [r7, #12]
 8002d84:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002d86:	bf00      	nop
 8002d88:	3714      	adds	r7, #20
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bc80      	pop	{r7}
 8002d8e:	4770      	bx	lr
 8002d90:	40012c00 	.word	0x40012c00
 8002d94:	40021000 	.word	0x40021000

08002d98 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b085      	sub	sp, #20
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a09      	ldr	r2, [pc, #36]	; (8002dcc <HAL_TIM_PWM_MspInit+0x34>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d10b      	bne.n	8002dc2 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002daa:	4b09      	ldr	r3, [pc, #36]	; (8002dd0 <HAL_TIM_PWM_MspInit+0x38>)
 8002dac:	69db      	ldr	r3, [r3, #28]
 8002dae:	4a08      	ldr	r2, [pc, #32]	; (8002dd0 <HAL_TIM_PWM_MspInit+0x38>)
 8002db0:	f043 0302 	orr.w	r3, r3, #2
 8002db4:	61d3      	str	r3, [r2, #28]
 8002db6:	4b06      	ldr	r3, [pc, #24]	; (8002dd0 <HAL_TIM_PWM_MspInit+0x38>)
 8002db8:	69db      	ldr	r3, [r3, #28]
 8002dba:	f003 0302 	and.w	r3, r3, #2
 8002dbe:	60fb      	str	r3, [r7, #12]
 8002dc0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002dc2:	bf00      	nop
 8002dc4:	3714      	adds	r7, #20
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bc80      	pop	{r7}
 8002dca:	4770      	bx	lr
 8002dcc:	40000400 	.word	0x40000400
 8002dd0:	40021000 	.word	0x40021000

08002dd4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b08a      	sub	sp, #40	; 0x28
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ddc:	f107 0314 	add.w	r3, r7, #20
 8002de0:	2200      	movs	r2, #0
 8002de2:	601a      	str	r2, [r3, #0]
 8002de4:	605a      	str	r2, [r3, #4]
 8002de6:	609a      	str	r2, [r3, #8]
 8002de8:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4a28      	ldr	r2, [pc, #160]	; (8002e90 <HAL_TIM_MspPostInit+0xbc>)
 8002df0:	4293      	cmp	r3, r2
 8002df2:	d12b      	bne.n	8002e4c <HAL_TIM_MspPostInit+0x78>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002df4:	4b27      	ldr	r3, [pc, #156]	; (8002e94 <HAL_TIM_MspPostInit+0xc0>)
 8002df6:	699b      	ldr	r3, [r3, #24]
 8002df8:	4a26      	ldr	r2, [pc, #152]	; (8002e94 <HAL_TIM_MspPostInit+0xc0>)
 8002dfa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002dfe:	6193      	str	r3, [r2, #24]
 8002e00:	4b24      	ldr	r3, [pc, #144]	; (8002e94 <HAL_TIM_MspPostInit+0xc0>)
 8002e02:	699b      	ldr	r3, [r3, #24]
 8002e04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e08:	613b      	str	r3, [r7, #16]
 8002e0a:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration    
    PE9     ------> TIM1_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002e0c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002e10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e12:	2302      	movs	r3, #2
 8002e14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e16:	2302      	movs	r3, #2
 8002e18:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002e1a:	f107 0314 	add.w	r3, r7, #20
 8002e1e:	4619      	mov	r1, r3
 8002e20:	481d      	ldr	r0, [pc, #116]	; (8002e98 <HAL_TIM_MspPostInit+0xc4>)
 8002e22:	f7fd fc89 	bl	8000738 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM1_ENABLE();
 8002e26:	4b1d      	ldr	r3, [pc, #116]	; (8002e9c <HAL_TIM_MspPostInit+0xc8>)
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	627b      	str	r3, [r7, #36]	; 0x24
 8002e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e2e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002e32:	627b      	str	r3, [r7, #36]	; 0x24
 8002e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e36:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002e3a:	627b      	str	r3, [r7, #36]	; 0x24
 8002e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e3e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002e42:	627b      	str	r3, [r7, #36]	; 0x24
 8002e44:	4a15      	ldr	r2, [pc, #84]	; (8002e9c <HAL_TIM_MspPostInit+0xc8>)
 8002e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e48:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002e4a:	e01c      	b.n	8002e86 <HAL_TIM_MspPostInit+0xb2>
  else if(htim->Instance==TIM3)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a13      	ldr	r2, [pc, #76]	; (8002ea0 <HAL_TIM_MspPostInit+0xcc>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d117      	bne.n	8002e86 <HAL_TIM_MspPostInit+0xb2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e56:	4b0f      	ldr	r3, [pc, #60]	; (8002e94 <HAL_TIM_MspPostInit+0xc0>)
 8002e58:	699b      	ldr	r3, [r3, #24]
 8002e5a:	4a0e      	ldr	r2, [pc, #56]	; (8002e94 <HAL_TIM_MspPostInit+0xc0>)
 8002e5c:	f043 0308 	orr.w	r3, r3, #8
 8002e60:	6193      	str	r3, [r2, #24]
 8002e62:	4b0c      	ldr	r3, [pc, #48]	; (8002e94 <HAL_TIM_MspPostInit+0xc0>)
 8002e64:	699b      	ldr	r3, [r3, #24]
 8002e66:	f003 0308 	and.w	r3, r3, #8
 8002e6a:	60fb      	str	r3, [r7, #12]
 8002e6c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002e6e:	2302      	movs	r3, #2
 8002e70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e72:	2302      	movs	r3, #2
 8002e74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e76:	2302      	movs	r3, #2
 8002e78:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e7a:	f107 0314 	add.w	r3, r7, #20
 8002e7e:	4619      	mov	r1, r3
 8002e80:	4808      	ldr	r0, [pc, #32]	; (8002ea4 <HAL_TIM_MspPostInit+0xd0>)
 8002e82:	f7fd fc59 	bl	8000738 <HAL_GPIO_Init>
}
 8002e86:	bf00      	nop
 8002e88:	3728      	adds	r7, #40	; 0x28
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	40012c00 	.word	0x40012c00
 8002e94:	40021000 	.word	0x40021000
 8002e98:	40011800 	.word	0x40011800
 8002e9c:	40010000 	.word	0x40010000
 8002ea0:	40000400 	.word	0x40000400
 8002ea4:	40010c00 	.word	0x40010c00

08002ea8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b088      	sub	sp, #32
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002eb0:	f107 0310 	add.w	r3, r7, #16
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	601a      	str	r2, [r3, #0]
 8002eb8:	605a      	str	r2, [r3, #4]
 8002eba:	609a      	str	r2, [r3, #8]
 8002ebc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a1f      	ldr	r2, [pc, #124]	; (8002f40 <HAL_UART_MspInit+0x98>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d137      	bne.n	8002f38 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002ec8:	4b1e      	ldr	r3, [pc, #120]	; (8002f44 <HAL_UART_MspInit+0x9c>)
 8002eca:	69db      	ldr	r3, [r3, #28]
 8002ecc:	4a1d      	ldr	r2, [pc, #116]	; (8002f44 <HAL_UART_MspInit+0x9c>)
 8002ece:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ed2:	61d3      	str	r3, [r2, #28]
 8002ed4:	4b1b      	ldr	r3, [pc, #108]	; (8002f44 <HAL_UART_MspInit+0x9c>)
 8002ed6:	69db      	ldr	r3, [r3, #28]
 8002ed8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002edc:	60fb      	str	r3, [r7, #12]
 8002ede:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ee0:	4b18      	ldr	r3, [pc, #96]	; (8002f44 <HAL_UART_MspInit+0x9c>)
 8002ee2:	699b      	ldr	r3, [r3, #24]
 8002ee4:	4a17      	ldr	r2, [pc, #92]	; (8002f44 <HAL_UART_MspInit+0x9c>)
 8002ee6:	f043 0304 	orr.w	r3, r3, #4
 8002eea:	6193      	str	r3, [r2, #24]
 8002eec:	4b15      	ldr	r3, [pc, #84]	; (8002f44 <HAL_UART_MspInit+0x9c>)
 8002eee:	699b      	ldr	r3, [r3, #24]
 8002ef0:	f003 0304 	and.w	r3, r3, #4
 8002ef4:	60bb      	str	r3, [r7, #8]
 8002ef6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002ef8:	2304      	movs	r3, #4
 8002efa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002efc:	2302      	movs	r3, #2
 8002efe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f00:	2303      	movs	r3, #3
 8002f02:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f04:	f107 0310 	add.w	r3, r7, #16
 8002f08:	4619      	mov	r1, r3
 8002f0a:	480f      	ldr	r0, [pc, #60]	; (8002f48 <HAL_UART_MspInit+0xa0>)
 8002f0c:	f7fd fc14 	bl	8000738 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002f10:	2308      	movs	r3, #8
 8002f12:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f14:	2300      	movs	r3, #0
 8002f16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f1c:	f107 0310 	add.w	r3, r7, #16
 8002f20:	4619      	mov	r1, r3
 8002f22:	4809      	ldr	r0, [pc, #36]	; (8002f48 <HAL_UART_MspInit+0xa0>)
 8002f24:	f7fd fc08 	bl	8000738 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002f28:	2200      	movs	r2, #0
 8002f2a:	2100      	movs	r1, #0
 8002f2c:	2026      	movs	r0, #38	; 0x26
 8002f2e:	f7fd fac4 	bl	80004ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002f32:	2026      	movs	r0, #38	; 0x26
 8002f34:	f7fd fadd 	bl	80004f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002f38:	bf00      	nop
 8002f3a:	3720      	adds	r7, #32
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}
 8002f40:	40004400 	.word	0x40004400
 8002f44:	40021000 	.word	0x40021000
 8002f48:	40010800 	.word	0x40010800

08002f4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002f50:	bf00      	nop
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bc80      	pop	{r7}
 8002f56:	4770      	bx	lr

08002f58 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f5c:	e7fe      	b.n	8002f5c <HardFault_Handler+0x4>

08002f5e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f5e:	b480      	push	{r7}
 8002f60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f62:	e7fe      	b.n	8002f62 <MemManage_Handler+0x4>

08002f64 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f64:	b480      	push	{r7}
 8002f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f68:	e7fe      	b.n	8002f68 <BusFault_Handler+0x4>

08002f6a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f6a:	b480      	push	{r7}
 8002f6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f6e:	e7fe      	b.n	8002f6e <UsageFault_Handler+0x4>

08002f70 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f70:	b480      	push	{r7}
 8002f72:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f74:	bf00      	nop
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bc80      	pop	{r7}
 8002f7a:	4770      	bx	lr

08002f7c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f80:	bf00      	nop
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bc80      	pop	{r7}
 8002f86:	4770      	bx	lr

08002f88 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f8c:	bf00      	nop
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bc80      	pop	{r7}
 8002f92:	4770      	bx	lr

08002f94 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f98:	f7fd f99c 	bl	80002d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f9c:	bf00      	nop
 8002f9e:	bd80      	pop	{r7, pc}

08002fa0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002fa4:	4802      	ldr	r0, [pc, #8]	; (8002fb0 <USART2_IRQHandler+0x10>)
 8002fa6:	f7ff f84d 	bl	8002044 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002faa:	bf00      	nop
 8002fac:	bd80      	pop	{r7, pc}
 8002fae:	bf00      	nop
 8002fb0:	20000354 	.word	0x20000354

08002fb4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b084      	sub	sp, #16
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002fbc:	4b11      	ldr	r3, [pc, #68]	; (8003004 <_sbrk+0x50>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d102      	bne.n	8002fca <_sbrk+0x16>
		heap_end = &end;
 8002fc4:	4b0f      	ldr	r3, [pc, #60]	; (8003004 <_sbrk+0x50>)
 8002fc6:	4a10      	ldr	r2, [pc, #64]	; (8003008 <_sbrk+0x54>)
 8002fc8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002fca:	4b0e      	ldr	r3, [pc, #56]	; (8003004 <_sbrk+0x50>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002fd0:	4b0c      	ldr	r3, [pc, #48]	; (8003004 <_sbrk+0x50>)
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	4413      	add	r3, r2
 8002fd8:	466a      	mov	r2, sp
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d907      	bls.n	8002fee <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002fde:	f000 f873 	bl	80030c8 <__errno>
 8002fe2:	4602      	mov	r2, r0
 8002fe4:	230c      	movs	r3, #12
 8002fe6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002fe8:	f04f 33ff 	mov.w	r3, #4294967295
 8002fec:	e006      	b.n	8002ffc <_sbrk+0x48>
	}

	heap_end += incr;
 8002fee:	4b05      	ldr	r3, [pc, #20]	; (8003004 <_sbrk+0x50>)
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	4413      	add	r3, r2
 8002ff6:	4a03      	ldr	r2, [pc, #12]	; (8003004 <_sbrk+0x50>)
 8002ff8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	3710      	adds	r7, #16
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}
 8003004:	200002c4 	.word	0x200002c4
 8003008:	20000398 	.word	0x20000398

0800300c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800300c:	b480      	push	{r7}
 800300e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8003010:	4b15      	ldr	r3, [pc, #84]	; (8003068 <SystemInit+0x5c>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a14      	ldr	r2, [pc, #80]	; (8003068 <SystemInit+0x5c>)
 8003016:	f043 0301 	orr.w	r3, r3, #1
 800301a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 800301c:	4b12      	ldr	r3, [pc, #72]	; (8003068 <SystemInit+0x5c>)
 800301e:	685a      	ldr	r2, [r3, #4]
 8003020:	4911      	ldr	r1, [pc, #68]	; (8003068 <SystemInit+0x5c>)
 8003022:	4b12      	ldr	r3, [pc, #72]	; (800306c <SystemInit+0x60>)
 8003024:	4013      	ands	r3, r2
 8003026:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8003028:	4b0f      	ldr	r3, [pc, #60]	; (8003068 <SystemInit+0x5c>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a0e      	ldr	r2, [pc, #56]	; (8003068 <SystemInit+0x5c>)
 800302e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003032:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003036:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003038:	4b0b      	ldr	r3, [pc, #44]	; (8003068 <SystemInit+0x5c>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a0a      	ldr	r2, [pc, #40]	; (8003068 <SystemInit+0x5c>)
 800303e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003042:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8003044:	4b08      	ldr	r3, [pc, #32]	; (8003068 <SystemInit+0x5c>)
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	4a07      	ldr	r2, [pc, #28]	; (8003068 <SystemInit+0x5c>)
 800304a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800304e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8003050:	4b05      	ldr	r3, [pc, #20]	; (8003068 <SystemInit+0x5c>)
 8003052:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8003056:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8003058:	4b05      	ldr	r3, [pc, #20]	; (8003070 <SystemInit+0x64>)
 800305a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800305e:	609a      	str	r2, [r3, #8]
#endif 
}
 8003060:	bf00      	nop
 8003062:	46bd      	mov	sp, r7
 8003064:	bc80      	pop	{r7}
 8003066:	4770      	bx	lr
 8003068:	40021000 	.word	0x40021000
 800306c:	f8ff0000 	.word	0xf8ff0000
 8003070:	e000ed00 	.word	0xe000ed00

08003074 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003074:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8003076:	e003      	b.n	8003080 <LoopCopyDataInit>

08003078 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003078:	4b0b      	ldr	r3, [pc, #44]	; (80030a8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800307a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800307c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800307e:	3104      	adds	r1, #4

08003080 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003080:	480a      	ldr	r0, [pc, #40]	; (80030ac <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8003082:	4b0b      	ldr	r3, [pc, #44]	; (80030b0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8003084:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8003086:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003088:	d3f6      	bcc.n	8003078 <CopyDataInit>
  ldr r2, =_sbss
 800308a:	4a0a      	ldr	r2, [pc, #40]	; (80030b4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800308c:	e002      	b.n	8003094 <LoopFillZerobss>

0800308e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800308e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8003090:	f842 3b04 	str.w	r3, [r2], #4

08003094 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8003094:	4b08      	ldr	r3, [pc, #32]	; (80030b8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8003096:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003098:	d3f9      	bcc.n	800308e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800309a:	f7ff ffb7 	bl	800300c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800309e:	f000 f819 	bl	80030d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80030a2:	f7ff fad7 	bl	8002654 <main>
  bx lr
 80030a6:	4770      	bx	lr
  ldr r3, =_sidata
 80030a8:	08003c94 	.word	0x08003c94
  ldr r0, =_sdata
 80030ac:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80030b0:	200001dc 	.word	0x200001dc
  ldr r2, =_sbss
 80030b4:	200001dc 	.word	0x200001dc
  ldr r3, = _ebss
 80030b8:	20000398 	.word	0x20000398

080030bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80030bc:	e7fe      	b.n	80030bc <ADC1_2_IRQHandler>

080030be <atol>:
 80030be:	220a      	movs	r2, #10
 80030c0:	2100      	movs	r1, #0
 80030c2:	f000 b8cf 	b.w	8003264 <strtol>
	...

080030c8 <__errno>:
 80030c8:	4b01      	ldr	r3, [pc, #4]	; (80030d0 <__errno+0x8>)
 80030ca:	6818      	ldr	r0, [r3, #0]
 80030cc:	4770      	bx	lr
 80030ce:	bf00      	nop
 80030d0:	2000000c 	.word	0x2000000c

080030d4 <__libc_init_array>:
 80030d4:	b570      	push	{r4, r5, r6, lr}
 80030d6:	2500      	movs	r5, #0
 80030d8:	4e0c      	ldr	r6, [pc, #48]	; (800310c <__libc_init_array+0x38>)
 80030da:	4c0d      	ldr	r4, [pc, #52]	; (8003110 <__libc_init_array+0x3c>)
 80030dc:	1ba4      	subs	r4, r4, r6
 80030de:	10a4      	asrs	r4, r4, #2
 80030e0:	42a5      	cmp	r5, r4
 80030e2:	d109      	bne.n	80030f8 <__libc_init_array+0x24>
 80030e4:	f000 fcea 	bl	8003abc <_init>
 80030e8:	2500      	movs	r5, #0
 80030ea:	4e0a      	ldr	r6, [pc, #40]	; (8003114 <__libc_init_array+0x40>)
 80030ec:	4c0a      	ldr	r4, [pc, #40]	; (8003118 <__libc_init_array+0x44>)
 80030ee:	1ba4      	subs	r4, r4, r6
 80030f0:	10a4      	asrs	r4, r4, #2
 80030f2:	42a5      	cmp	r5, r4
 80030f4:	d105      	bne.n	8003102 <__libc_init_array+0x2e>
 80030f6:	bd70      	pop	{r4, r5, r6, pc}
 80030f8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80030fc:	4798      	blx	r3
 80030fe:	3501      	adds	r5, #1
 8003100:	e7ee      	b.n	80030e0 <__libc_init_array+0xc>
 8003102:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003106:	4798      	blx	r3
 8003108:	3501      	adds	r5, #1
 800310a:	e7f2      	b.n	80030f2 <__libc_init_array+0x1e>
 800310c:	08003c8c 	.word	0x08003c8c
 8003110:	08003c8c 	.word	0x08003c8c
 8003114:	08003c8c 	.word	0x08003c8c
 8003118:	08003c90 	.word	0x08003c90

0800311c <memset>:
 800311c:	4603      	mov	r3, r0
 800311e:	4402      	add	r2, r0
 8003120:	4293      	cmp	r3, r2
 8003122:	d100      	bne.n	8003126 <memset+0xa>
 8003124:	4770      	bx	lr
 8003126:	f803 1b01 	strb.w	r1, [r3], #1
 800312a:	e7f9      	b.n	8003120 <memset+0x4>

0800312c <siprintf>:
 800312c:	b40e      	push	{r1, r2, r3}
 800312e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003132:	b500      	push	{lr}
 8003134:	b09c      	sub	sp, #112	; 0x70
 8003136:	ab1d      	add	r3, sp, #116	; 0x74
 8003138:	9002      	str	r0, [sp, #8]
 800313a:	9006      	str	r0, [sp, #24]
 800313c:	9107      	str	r1, [sp, #28]
 800313e:	9104      	str	r1, [sp, #16]
 8003140:	4808      	ldr	r0, [pc, #32]	; (8003164 <siprintf+0x38>)
 8003142:	4909      	ldr	r1, [pc, #36]	; (8003168 <siprintf+0x3c>)
 8003144:	f853 2b04 	ldr.w	r2, [r3], #4
 8003148:	9105      	str	r1, [sp, #20]
 800314a:	6800      	ldr	r0, [r0, #0]
 800314c:	a902      	add	r1, sp, #8
 800314e:	9301      	str	r3, [sp, #4]
 8003150:	f000 f90e 	bl	8003370 <_svfiprintf_r>
 8003154:	2200      	movs	r2, #0
 8003156:	9b02      	ldr	r3, [sp, #8]
 8003158:	701a      	strb	r2, [r3, #0]
 800315a:	b01c      	add	sp, #112	; 0x70
 800315c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003160:	b003      	add	sp, #12
 8003162:	4770      	bx	lr
 8003164:	2000000c 	.word	0x2000000c
 8003168:	ffff0208 	.word	0xffff0208

0800316c <_strtol_l.isra.0>:
 800316c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003170:	4680      	mov	r8, r0
 8003172:	4689      	mov	r9, r1
 8003174:	4692      	mov	sl, r2
 8003176:	461e      	mov	r6, r3
 8003178:	460f      	mov	r7, r1
 800317a:	463d      	mov	r5, r7
 800317c:	9808      	ldr	r0, [sp, #32]
 800317e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003182:	f000 f885 	bl	8003290 <__locale_ctype_ptr_l>
 8003186:	4420      	add	r0, r4
 8003188:	7843      	ldrb	r3, [r0, #1]
 800318a:	f013 0308 	ands.w	r3, r3, #8
 800318e:	d132      	bne.n	80031f6 <_strtol_l.isra.0+0x8a>
 8003190:	2c2d      	cmp	r4, #45	; 0x2d
 8003192:	d132      	bne.n	80031fa <_strtol_l.isra.0+0x8e>
 8003194:	2201      	movs	r2, #1
 8003196:	787c      	ldrb	r4, [r7, #1]
 8003198:	1cbd      	adds	r5, r7, #2
 800319a:	2e00      	cmp	r6, #0
 800319c:	d05d      	beq.n	800325a <_strtol_l.isra.0+0xee>
 800319e:	2e10      	cmp	r6, #16
 80031a0:	d109      	bne.n	80031b6 <_strtol_l.isra.0+0x4a>
 80031a2:	2c30      	cmp	r4, #48	; 0x30
 80031a4:	d107      	bne.n	80031b6 <_strtol_l.isra.0+0x4a>
 80031a6:	782b      	ldrb	r3, [r5, #0]
 80031a8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80031ac:	2b58      	cmp	r3, #88	; 0x58
 80031ae:	d14f      	bne.n	8003250 <_strtol_l.isra.0+0xe4>
 80031b0:	2610      	movs	r6, #16
 80031b2:	786c      	ldrb	r4, [r5, #1]
 80031b4:	3502      	adds	r5, #2
 80031b6:	2a00      	cmp	r2, #0
 80031b8:	bf14      	ite	ne
 80031ba:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80031be:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80031c2:	2700      	movs	r7, #0
 80031c4:	fbb1 fcf6 	udiv	ip, r1, r6
 80031c8:	4638      	mov	r0, r7
 80031ca:	fb06 1e1c 	mls	lr, r6, ip, r1
 80031ce:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80031d2:	2b09      	cmp	r3, #9
 80031d4:	d817      	bhi.n	8003206 <_strtol_l.isra.0+0x9a>
 80031d6:	461c      	mov	r4, r3
 80031d8:	42a6      	cmp	r6, r4
 80031da:	dd23      	ble.n	8003224 <_strtol_l.isra.0+0xb8>
 80031dc:	1c7b      	adds	r3, r7, #1
 80031de:	d007      	beq.n	80031f0 <_strtol_l.isra.0+0x84>
 80031e0:	4584      	cmp	ip, r0
 80031e2:	d31c      	bcc.n	800321e <_strtol_l.isra.0+0xb2>
 80031e4:	d101      	bne.n	80031ea <_strtol_l.isra.0+0x7e>
 80031e6:	45a6      	cmp	lr, r4
 80031e8:	db19      	blt.n	800321e <_strtol_l.isra.0+0xb2>
 80031ea:	2701      	movs	r7, #1
 80031ec:	fb00 4006 	mla	r0, r0, r6, r4
 80031f0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80031f4:	e7eb      	b.n	80031ce <_strtol_l.isra.0+0x62>
 80031f6:	462f      	mov	r7, r5
 80031f8:	e7bf      	b.n	800317a <_strtol_l.isra.0+0xe>
 80031fa:	2c2b      	cmp	r4, #43	; 0x2b
 80031fc:	bf04      	itt	eq
 80031fe:	1cbd      	addeq	r5, r7, #2
 8003200:	787c      	ldrbeq	r4, [r7, #1]
 8003202:	461a      	mov	r2, r3
 8003204:	e7c9      	b.n	800319a <_strtol_l.isra.0+0x2e>
 8003206:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800320a:	2b19      	cmp	r3, #25
 800320c:	d801      	bhi.n	8003212 <_strtol_l.isra.0+0xa6>
 800320e:	3c37      	subs	r4, #55	; 0x37
 8003210:	e7e2      	b.n	80031d8 <_strtol_l.isra.0+0x6c>
 8003212:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8003216:	2b19      	cmp	r3, #25
 8003218:	d804      	bhi.n	8003224 <_strtol_l.isra.0+0xb8>
 800321a:	3c57      	subs	r4, #87	; 0x57
 800321c:	e7dc      	b.n	80031d8 <_strtol_l.isra.0+0x6c>
 800321e:	f04f 37ff 	mov.w	r7, #4294967295
 8003222:	e7e5      	b.n	80031f0 <_strtol_l.isra.0+0x84>
 8003224:	1c7b      	adds	r3, r7, #1
 8003226:	d108      	bne.n	800323a <_strtol_l.isra.0+0xce>
 8003228:	2322      	movs	r3, #34	; 0x22
 800322a:	4608      	mov	r0, r1
 800322c:	f8c8 3000 	str.w	r3, [r8]
 8003230:	f1ba 0f00 	cmp.w	sl, #0
 8003234:	d107      	bne.n	8003246 <_strtol_l.isra.0+0xda>
 8003236:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800323a:	b102      	cbz	r2, 800323e <_strtol_l.isra.0+0xd2>
 800323c:	4240      	negs	r0, r0
 800323e:	f1ba 0f00 	cmp.w	sl, #0
 8003242:	d0f8      	beq.n	8003236 <_strtol_l.isra.0+0xca>
 8003244:	b10f      	cbz	r7, 800324a <_strtol_l.isra.0+0xde>
 8003246:	f105 39ff 	add.w	r9, r5, #4294967295
 800324a:	f8ca 9000 	str.w	r9, [sl]
 800324e:	e7f2      	b.n	8003236 <_strtol_l.isra.0+0xca>
 8003250:	2430      	movs	r4, #48	; 0x30
 8003252:	2e00      	cmp	r6, #0
 8003254:	d1af      	bne.n	80031b6 <_strtol_l.isra.0+0x4a>
 8003256:	2608      	movs	r6, #8
 8003258:	e7ad      	b.n	80031b6 <_strtol_l.isra.0+0x4a>
 800325a:	2c30      	cmp	r4, #48	; 0x30
 800325c:	d0a3      	beq.n	80031a6 <_strtol_l.isra.0+0x3a>
 800325e:	260a      	movs	r6, #10
 8003260:	e7a9      	b.n	80031b6 <_strtol_l.isra.0+0x4a>
	...

08003264 <strtol>:
 8003264:	4b08      	ldr	r3, [pc, #32]	; (8003288 <strtol+0x24>)
 8003266:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003268:	681c      	ldr	r4, [r3, #0]
 800326a:	4d08      	ldr	r5, [pc, #32]	; (800328c <strtol+0x28>)
 800326c:	6a23      	ldr	r3, [r4, #32]
 800326e:	2b00      	cmp	r3, #0
 8003270:	bf08      	it	eq
 8003272:	462b      	moveq	r3, r5
 8003274:	9300      	str	r3, [sp, #0]
 8003276:	4613      	mov	r3, r2
 8003278:	460a      	mov	r2, r1
 800327a:	4601      	mov	r1, r0
 800327c:	4620      	mov	r0, r4
 800327e:	f7ff ff75 	bl	800316c <_strtol_l.isra.0>
 8003282:	b003      	add	sp, #12
 8003284:	bd30      	pop	{r4, r5, pc}
 8003286:	bf00      	nop
 8003288:	2000000c 	.word	0x2000000c
 800328c:	20000070 	.word	0x20000070

08003290 <__locale_ctype_ptr_l>:
 8003290:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8003294:	4770      	bx	lr

08003296 <__ascii_mbtowc>:
 8003296:	b082      	sub	sp, #8
 8003298:	b901      	cbnz	r1, 800329c <__ascii_mbtowc+0x6>
 800329a:	a901      	add	r1, sp, #4
 800329c:	b142      	cbz	r2, 80032b0 <__ascii_mbtowc+0x1a>
 800329e:	b14b      	cbz	r3, 80032b4 <__ascii_mbtowc+0x1e>
 80032a0:	7813      	ldrb	r3, [r2, #0]
 80032a2:	600b      	str	r3, [r1, #0]
 80032a4:	7812      	ldrb	r2, [r2, #0]
 80032a6:	1c10      	adds	r0, r2, #0
 80032a8:	bf18      	it	ne
 80032aa:	2001      	movne	r0, #1
 80032ac:	b002      	add	sp, #8
 80032ae:	4770      	bx	lr
 80032b0:	4610      	mov	r0, r2
 80032b2:	e7fb      	b.n	80032ac <__ascii_mbtowc+0x16>
 80032b4:	f06f 0001 	mvn.w	r0, #1
 80032b8:	e7f8      	b.n	80032ac <__ascii_mbtowc+0x16>

080032ba <__ssputs_r>:
 80032ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80032be:	688e      	ldr	r6, [r1, #8]
 80032c0:	4682      	mov	sl, r0
 80032c2:	429e      	cmp	r6, r3
 80032c4:	460c      	mov	r4, r1
 80032c6:	4690      	mov	r8, r2
 80032c8:	4699      	mov	r9, r3
 80032ca:	d837      	bhi.n	800333c <__ssputs_r+0x82>
 80032cc:	898a      	ldrh	r2, [r1, #12]
 80032ce:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80032d2:	d031      	beq.n	8003338 <__ssputs_r+0x7e>
 80032d4:	2302      	movs	r3, #2
 80032d6:	6825      	ldr	r5, [r4, #0]
 80032d8:	6909      	ldr	r1, [r1, #16]
 80032da:	1a6f      	subs	r7, r5, r1
 80032dc:	6965      	ldr	r5, [r4, #20]
 80032de:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80032e2:	fb95 f5f3 	sdiv	r5, r5, r3
 80032e6:	f109 0301 	add.w	r3, r9, #1
 80032ea:	443b      	add	r3, r7
 80032ec:	429d      	cmp	r5, r3
 80032ee:	bf38      	it	cc
 80032f0:	461d      	movcc	r5, r3
 80032f2:	0553      	lsls	r3, r2, #21
 80032f4:	d530      	bpl.n	8003358 <__ssputs_r+0x9e>
 80032f6:	4629      	mov	r1, r5
 80032f8:	f000 fb46 	bl	8003988 <_malloc_r>
 80032fc:	4606      	mov	r6, r0
 80032fe:	b950      	cbnz	r0, 8003316 <__ssputs_r+0x5c>
 8003300:	230c      	movs	r3, #12
 8003302:	f04f 30ff 	mov.w	r0, #4294967295
 8003306:	f8ca 3000 	str.w	r3, [sl]
 800330a:	89a3      	ldrh	r3, [r4, #12]
 800330c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003310:	81a3      	strh	r3, [r4, #12]
 8003312:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003316:	463a      	mov	r2, r7
 8003318:	6921      	ldr	r1, [r4, #16]
 800331a:	f000 fac4 	bl	80038a6 <memcpy>
 800331e:	89a3      	ldrh	r3, [r4, #12]
 8003320:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003324:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003328:	81a3      	strh	r3, [r4, #12]
 800332a:	6126      	str	r6, [r4, #16]
 800332c:	443e      	add	r6, r7
 800332e:	6026      	str	r6, [r4, #0]
 8003330:	464e      	mov	r6, r9
 8003332:	6165      	str	r5, [r4, #20]
 8003334:	1bed      	subs	r5, r5, r7
 8003336:	60a5      	str	r5, [r4, #8]
 8003338:	454e      	cmp	r6, r9
 800333a:	d900      	bls.n	800333e <__ssputs_r+0x84>
 800333c:	464e      	mov	r6, r9
 800333e:	4632      	mov	r2, r6
 8003340:	4641      	mov	r1, r8
 8003342:	6820      	ldr	r0, [r4, #0]
 8003344:	f000 faba 	bl	80038bc <memmove>
 8003348:	68a3      	ldr	r3, [r4, #8]
 800334a:	2000      	movs	r0, #0
 800334c:	1b9b      	subs	r3, r3, r6
 800334e:	60a3      	str	r3, [r4, #8]
 8003350:	6823      	ldr	r3, [r4, #0]
 8003352:	441e      	add	r6, r3
 8003354:	6026      	str	r6, [r4, #0]
 8003356:	e7dc      	b.n	8003312 <__ssputs_r+0x58>
 8003358:	462a      	mov	r2, r5
 800335a:	f000 fb6f 	bl	8003a3c <_realloc_r>
 800335e:	4606      	mov	r6, r0
 8003360:	2800      	cmp	r0, #0
 8003362:	d1e2      	bne.n	800332a <__ssputs_r+0x70>
 8003364:	6921      	ldr	r1, [r4, #16]
 8003366:	4650      	mov	r0, sl
 8003368:	f000 fac2 	bl	80038f0 <_free_r>
 800336c:	e7c8      	b.n	8003300 <__ssputs_r+0x46>
	...

08003370 <_svfiprintf_r>:
 8003370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003374:	461d      	mov	r5, r3
 8003376:	898b      	ldrh	r3, [r1, #12]
 8003378:	b09d      	sub	sp, #116	; 0x74
 800337a:	061f      	lsls	r7, r3, #24
 800337c:	4680      	mov	r8, r0
 800337e:	460c      	mov	r4, r1
 8003380:	4616      	mov	r6, r2
 8003382:	d50f      	bpl.n	80033a4 <_svfiprintf_r+0x34>
 8003384:	690b      	ldr	r3, [r1, #16]
 8003386:	b96b      	cbnz	r3, 80033a4 <_svfiprintf_r+0x34>
 8003388:	2140      	movs	r1, #64	; 0x40
 800338a:	f000 fafd 	bl	8003988 <_malloc_r>
 800338e:	6020      	str	r0, [r4, #0]
 8003390:	6120      	str	r0, [r4, #16]
 8003392:	b928      	cbnz	r0, 80033a0 <_svfiprintf_r+0x30>
 8003394:	230c      	movs	r3, #12
 8003396:	f8c8 3000 	str.w	r3, [r8]
 800339a:	f04f 30ff 	mov.w	r0, #4294967295
 800339e:	e0c8      	b.n	8003532 <_svfiprintf_r+0x1c2>
 80033a0:	2340      	movs	r3, #64	; 0x40
 80033a2:	6163      	str	r3, [r4, #20]
 80033a4:	2300      	movs	r3, #0
 80033a6:	9309      	str	r3, [sp, #36]	; 0x24
 80033a8:	2320      	movs	r3, #32
 80033aa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80033ae:	2330      	movs	r3, #48	; 0x30
 80033b0:	f04f 0b01 	mov.w	fp, #1
 80033b4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80033b8:	9503      	str	r5, [sp, #12]
 80033ba:	4637      	mov	r7, r6
 80033bc:	463d      	mov	r5, r7
 80033be:	f815 3b01 	ldrb.w	r3, [r5], #1
 80033c2:	b10b      	cbz	r3, 80033c8 <_svfiprintf_r+0x58>
 80033c4:	2b25      	cmp	r3, #37	; 0x25
 80033c6:	d13e      	bne.n	8003446 <_svfiprintf_r+0xd6>
 80033c8:	ebb7 0a06 	subs.w	sl, r7, r6
 80033cc:	d00b      	beq.n	80033e6 <_svfiprintf_r+0x76>
 80033ce:	4653      	mov	r3, sl
 80033d0:	4632      	mov	r2, r6
 80033d2:	4621      	mov	r1, r4
 80033d4:	4640      	mov	r0, r8
 80033d6:	f7ff ff70 	bl	80032ba <__ssputs_r>
 80033da:	3001      	adds	r0, #1
 80033dc:	f000 80a4 	beq.w	8003528 <_svfiprintf_r+0x1b8>
 80033e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80033e2:	4453      	add	r3, sl
 80033e4:	9309      	str	r3, [sp, #36]	; 0x24
 80033e6:	783b      	ldrb	r3, [r7, #0]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	f000 809d 	beq.w	8003528 <_svfiprintf_r+0x1b8>
 80033ee:	2300      	movs	r3, #0
 80033f0:	f04f 32ff 	mov.w	r2, #4294967295
 80033f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80033f8:	9304      	str	r3, [sp, #16]
 80033fa:	9307      	str	r3, [sp, #28]
 80033fc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003400:	931a      	str	r3, [sp, #104]	; 0x68
 8003402:	462f      	mov	r7, r5
 8003404:	2205      	movs	r2, #5
 8003406:	f817 1b01 	ldrb.w	r1, [r7], #1
 800340a:	4850      	ldr	r0, [pc, #320]	; (800354c <_svfiprintf_r+0x1dc>)
 800340c:	f000 fa3d 	bl	800388a <memchr>
 8003410:	9b04      	ldr	r3, [sp, #16]
 8003412:	b9d0      	cbnz	r0, 800344a <_svfiprintf_r+0xda>
 8003414:	06d9      	lsls	r1, r3, #27
 8003416:	bf44      	itt	mi
 8003418:	2220      	movmi	r2, #32
 800341a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800341e:	071a      	lsls	r2, r3, #28
 8003420:	bf44      	itt	mi
 8003422:	222b      	movmi	r2, #43	; 0x2b
 8003424:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003428:	782a      	ldrb	r2, [r5, #0]
 800342a:	2a2a      	cmp	r2, #42	; 0x2a
 800342c:	d015      	beq.n	800345a <_svfiprintf_r+0xea>
 800342e:	462f      	mov	r7, r5
 8003430:	2000      	movs	r0, #0
 8003432:	250a      	movs	r5, #10
 8003434:	9a07      	ldr	r2, [sp, #28]
 8003436:	4639      	mov	r1, r7
 8003438:	f811 3b01 	ldrb.w	r3, [r1], #1
 800343c:	3b30      	subs	r3, #48	; 0x30
 800343e:	2b09      	cmp	r3, #9
 8003440:	d94d      	bls.n	80034de <_svfiprintf_r+0x16e>
 8003442:	b1b8      	cbz	r0, 8003474 <_svfiprintf_r+0x104>
 8003444:	e00f      	b.n	8003466 <_svfiprintf_r+0xf6>
 8003446:	462f      	mov	r7, r5
 8003448:	e7b8      	b.n	80033bc <_svfiprintf_r+0x4c>
 800344a:	4a40      	ldr	r2, [pc, #256]	; (800354c <_svfiprintf_r+0x1dc>)
 800344c:	463d      	mov	r5, r7
 800344e:	1a80      	subs	r0, r0, r2
 8003450:	fa0b f000 	lsl.w	r0, fp, r0
 8003454:	4318      	orrs	r0, r3
 8003456:	9004      	str	r0, [sp, #16]
 8003458:	e7d3      	b.n	8003402 <_svfiprintf_r+0x92>
 800345a:	9a03      	ldr	r2, [sp, #12]
 800345c:	1d11      	adds	r1, r2, #4
 800345e:	6812      	ldr	r2, [r2, #0]
 8003460:	9103      	str	r1, [sp, #12]
 8003462:	2a00      	cmp	r2, #0
 8003464:	db01      	blt.n	800346a <_svfiprintf_r+0xfa>
 8003466:	9207      	str	r2, [sp, #28]
 8003468:	e004      	b.n	8003474 <_svfiprintf_r+0x104>
 800346a:	4252      	negs	r2, r2
 800346c:	f043 0302 	orr.w	r3, r3, #2
 8003470:	9207      	str	r2, [sp, #28]
 8003472:	9304      	str	r3, [sp, #16]
 8003474:	783b      	ldrb	r3, [r7, #0]
 8003476:	2b2e      	cmp	r3, #46	; 0x2e
 8003478:	d10c      	bne.n	8003494 <_svfiprintf_r+0x124>
 800347a:	787b      	ldrb	r3, [r7, #1]
 800347c:	2b2a      	cmp	r3, #42	; 0x2a
 800347e:	d133      	bne.n	80034e8 <_svfiprintf_r+0x178>
 8003480:	9b03      	ldr	r3, [sp, #12]
 8003482:	3702      	adds	r7, #2
 8003484:	1d1a      	adds	r2, r3, #4
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	9203      	str	r2, [sp, #12]
 800348a:	2b00      	cmp	r3, #0
 800348c:	bfb8      	it	lt
 800348e:	f04f 33ff 	movlt.w	r3, #4294967295
 8003492:	9305      	str	r3, [sp, #20]
 8003494:	4d2e      	ldr	r5, [pc, #184]	; (8003550 <_svfiprintf_r+0x1e0>)
 8003496:	2203      	movs	r2, #3
 8003498:	7839      	ldrb	r1, [r7, #0]
 800349a:	4628      	mov	r0, r5
 800349c:	f000 f9f5 	bl	800388a <memchr>
 80034a0:	b138      	cbz	r0, 80034b2 <_svfiprintf_r+0x142>
 80034a2:	2340      	movs	r3, #64	; 0x40
 80034a4:	1b40      	subs	r0, r0, r5
 80034a6:	fa03 f000 	lsl.w	r0, r3, r0
 80034aa:	9b04      	ldr	r3, [sp, #16]
 80034ac:	3701      	adds	r7, #1
 80034ae:	4303      	orrs	r3, r0
 80034b0:	9304      	str	r3, [sp, #16]
 80034b2:	7839      	ldrb	r1, [r7, #0]
 80034b4:	2206      	movs	r2, #6
 80034b6:	4827      	ldr	r0, [pc, #156]	; (8003554 <_svfiprintf_r+0x1e4>)
 80034b8:	1c7e      	adds	r6, r7, #1
 80034ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80034be:	f000 f9e4 	bl	800388a <memchr>
 80034c2:	2800      	cmp	r0, #0
 80034c4:	d038      	beq.n	8003538 <_svfiprintf_r+0x1c8>
 80034c6:	4b24      	ldr	r3, [pc, #144]	; (8003558 <_svfiprintf_r+0x1e8>)
 80034c8:	bb13      	cbnz	r3, 8003510 <_svfiprintf_r+0x1a0>
 80034ca:	9b03      	ldr	r3, [sp, #12]
 80034cc:	3307      	adds	r3, #7
 80034ce:	f023 0307 	bic.w	r3, r3, #7
 80034d2:	3308      	adds	r3, #8
 80034d4:	9303      	str	r3, [sp, #12]
 80034d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80034d8:	444b      	add	r3, r9
 80034da:	9309      	str	r3, [sp, #36]	; 0x24
 80034dc:	e76d      	b.n	80033ba <_svfiprintf_r+0x4a>
 80034de:	fb05 3202 	mla	r2, r5, r2, r3
 80034e2:	2001      	movs	r0, #1
 80034e4:	460f      	mov	r7, r1
 80034e6:	e7a6      	b.n	8003436 <_svfiprintf_r+0xc6>
 80034e8:	2300      	movs	r3, #0
 80034ea:	250a      	movs	r5, #10
 80034ec:	4619      	mov	r1, r3
 80034ee:	3701      	adds	r7, #1
 80034f0:	9305      	str	r3, [sp, #20]
 80034f2:	4638      	mov	r0, r7
 80034f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80034f8:	3a30      	subs	r2, #48	; 0x30
 80034fa:	2a09      	cmp	r2, #9
 80034fc:	d903      	bls.n	8003506 <_svfiprintf_r+0x196>
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d0c8      	beq.n	8003494 <_svfiprintf_r+0x124>
 8003502:	9105      	str	r1, [sp, #20]
 8003504:	e7c6      	b.n	8003494 <_svfiprintf_r+0x124>
 8003506:	fb05 2101 	mla	r1, r5, r1, r2
 800350a:	2301      	movs	r3, #1
 800350c:	4607      	mov	r7, r0
 800350e:	e7f0      	b.n	80034f2 <_svfiprintf_r+0x182>
 8003510:	ab03      	add	r3, sp, #12
 8003512:	9300      	str	r3, [sp, #0]
 8003514:	4622      	mov	r2, r4
 8003516:	4b11      	ldr	r3, [pc, #68]	; (800355c <_svfiprintf_r+0x1ec>)
 8003518:	a904      	add	r1, sp, #16
 800351a:	4640      	mov	r0, r8
 800351c:	f3af 8000 	nop.w
 8003520:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003524:	4681      	mov	r9, r0
 8003526:	d1d6      	bne.n	80034d6 <_svfiprintf_r+0x166>
 8003528:	89a3      	ldrh	r3, [r4, #12]
 800352a:	065b      	lsls	r3, r3, #25
 800352c:	f53f af35 	bmi.w	800339a <_svfiprintf_r+0x2a>
 8003530:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003532:	b01d      	add	sp, #116	; 0x74
 8003534:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003538:	ab03      	add	r3, sp, #12
 800353a:	9300      	str	r3, [sp, #0]
 800353c:	4622      	mov	r2, r4
 800353e:	4b07      	ldr	r3, [pc, #28]	; (800355c <_svfiprintf_r+0x1ec>)
 8003540:	a904      	add	r1, sp, #16
 8003542:	4640      	mov	r0, r8
 8003544:	f000 f882 	bl	800364c <_printf_i>
 8003548:	e7ea      	b.n	8003520 <_svfiprintf_r+0x1b0>
 800354a:	bf00      	nop
 800354c:	08003b56 	.word	0x08003b56
 8003550:	08003b5c 	.word	0x08003b5c
 8003554:	08003b60 	.word	0x08003b60
 8003558:	00000000 	.word	0x00000000
 800355c:	080032bb 	.word	0x080032bb

08003560 <_printf_common>:
 8003560:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003564:	4691      	mov	r9, r2
 8003566:	461f      	mov	r7, r3
 8003568:	688a      	ldr	r2, [r1, #8]
 800356a:	690b      	ldr	r3, [r1, #16]
 800356c:	4606      	mov	r6, r0
 800356e:	4293      	cmp	r3, r2
 8003570:	bfb8      	it	lt
 8003572:	4613      	movlt	r3, r2
 8003574:	f8c9 3000 	str.w	r3, [r9]
 8003578:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800357c:	460c      	mov	r4, r1
 800357e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003582:	b112      	cbz	r2, 800358a <_printf_common+0x2a>
 8003584:	3301      	adds	r3, #1
 8003586:	f8c9 3000 	str.w	r3, [r9]
 800358a:	6823      	ldr	r3, [r4, #0]
 800358c:	0699      	lsls	r1, r3, #26
 800358e:	bf42      	ittt	mi
 8003590:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003594:	3302      	addmi	r3, #2
 8003596:	f8c9 3000 	strmi.w	r3, [r9]
 800359a:	6825      	ldr	r5, [r4, #0]
 800359c:	f015 0506 	ands.w	r5, r5, #6
 80035a0:	d107      	bne.n	80035b2 <_printf_common+0x52>
 80035a2:	f104 0a19 	add.w	sl, r4, #25
 80035a6:	68e3      	ldr	r3, [r4, #12]
 80035a8:	f8d9 2000 	ldr.w	r2, [r9]
 80035ac:	1a9b      	subs	r3, r3, r2
 80035ae:	42ab      	cmp	r3, r5
 80035b0:	dc29      	bgt.n	8003606 <_printf_common+0xa6>
 80035b2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80035b6:	6822      	ldr	r2, [r4, #0]
 80035b8:	3300      	adds	r3, #0
 80035ba:	bf18      	it	ne
 80035bc:	2301      	movne	r3, #1
 80035be:	0692      	lsls	r2, r2, #26
 80035c0:	d42e      	bmi.n	8003620 <_printf_common+0xc0>
 80035c2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80035c6:	4639      	mov	r1, r7
 80035c8:	4630      	mov	r0, r6
 80035ca:	47c0      	blx	r8
 80035cc:	3001      	adds	r0, #1
 80035ce:	d021      	beq.n	8003614 <_printf_common+0xb4>
 80035d0:	6823      	ldr	r3, [r4, #0]
 80035d2:	68e5      	ldr	r5, [r4, #12]
 80035d4:	f003 0306 	and.w	r3, r3, #6
 80035d8:	2b04      	cmp	r3, #4
 80035da:	bf18      	it	ne
 80035dc:	2500      	movne	r5, #0
 80035de:	f8d9 2000 	ldr.w	r2, [r9]
 80035e2:	f04f 0900 	mov.w	r9, #0
 80035e6:	bf08      	it	eq
 80035e8:	1aad      	subeq	r5, r5, r2
 80035ea:	68a3      	ldr	r3, [r4, #8]
 80035ec:	6922      	ldr	r2, [r4, #16]
 80035ee:	bf08      	it	eq
 80035f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80035f4:	4293      	cmp	r3, r2
 80035f6:	bfc4      	itt	gt
 80035f8:	1a9b      	subgt	r3, r3, r2
 80035fa:	18ed      	addgt	r5, r5, r3
 80035fc:	341a      	adds	r4, #26
 80035fe:	454d      	cmp	r5, r9
 8003600:	d11a      	bne.n	8003638 <_printf_common+0xd8>
 8003602:	2000      	movs	r0, #0
 8003604:	e008      	b.n	8003618 <_printf_common+0xb8>
 8003606:	2301      	movs	r3, #1
 8003608:	4652      	mov	r2, sl
 800360a:	4639      	mov	r1, r7
 800360c:	4630      	mov	r0, r6
 800360e:	47c0      	blx	r8
 8003610:	3001      	adds	r0, #1
 8003612:	d103      	bne.n	800361c <_printf_common+0xbc>
 8003614:	f04f 30ff 	mov.w	r0, #4294967295
 8003618:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800361c:	3501      	adds	r5, #1
 800361e:	e7c2      	b.n	80035a6 <_printf_common+0x46>
 8003620:	2030      	movs	r0, #48	; 0x30
 8003622:	18e1      	adds	r1, r4, r3
 8003624:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003628:	1c5a      	adds	r2, r3, #1
 800362a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800362e:	4422      	add	r2, r4
 8003630:	3302      	adds	r3, #2
 8003632:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003636:	e7c4      	b.n	80035c2 <_printf_common+0x62>
 8003638:	2301      	movs	r3, #1
 800363a:	4622      	mov	r2, r4
 800363c:	4639      	mov	r1, r7
 800363e:	4630      	mov	r0, r6
 8003640:	47c0      	blx	r8
 8003642:	3001      	adds	r0, #1
 8003644:	d0e6      	beq.n	8003614 <_printf_common+0xb4>
 8003646:	f109 0901 	add.w	r9, r9, #1
 800364a:	e7d8      	b.n	80035fe <_printf_common+0x9e>

0800364c <_printf_i>:
 800364c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003650:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003654:	460c      	mov	r4, r1
 8003656:	7e09      	ldrb	r1, [r1, #24]
 8003658:	b085      	sub	sp, #20
 800365a:	296e      	cmp	r1, #110	; 0x6e
 800365c:	4617      	mov	r7, r2
 800365e:	4606      	mov	r6, r0
 8003660:	4698      	mov	r8, r3
 8003662:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003664:	f000 80b3 	beq.w	80037ce <_printf_i+0x182>
 8003668:	d822      	bhi.n	80036b0 <_printf_i+0x64>
 800366a:	2963      	cmp	r1, #99	; 0x63
 800366c:	d036      	beq.n	80036dc <_printf_i+0x90>
 800366e:	d80a      	bhi.n	8003686 <_printf_i+0x3a>
 8003670:	2900      	cmp	r1, #0
 8003672:	f000 80b9 	beq.w	80037e8 <_printf_i+0x19c>
 8003676:	2958      	cmp	r1, #88	; 0x58
 8003678:	f000 8083 	beq.w	8003782 <_printf_i+0x136>
 800367c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003680:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003684:	e032      	b.n	80036ec <_printf_i+0xa0>
 8003686:	2964      	cmp	r1, #100	; 0x64
 8003688:	d001      	beq.n	800368e <_printf_i+0x42>
 800368a:	2969      	cmp	r1, #105	; 0x69
 800368c:	d1f6      	bne.n	800367c <_printf_i+0x30>
 800368e:	6820      	ldr	r0, [r4, #0]
 8003690:	6813      	ldr	r3, [r2, #0]
 8003692:	0605      	lsls	r5, r0, #24
 8003694:	f103 0104 	add.w	r1, r3, #4
 8003698:	d52a      	bpl.n	80036f0 <_printf_i+0xa4>
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	6011      	str	r1, [r2, #0]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	da03      	bge.n	80036aa <_printf_i+0x5e>
 80036a2:	222d      	movs	r2, #45	; 0x2d
 80036a4:	425b      	negs	r3, r3
 80036a6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80036aa:	486f      	ldr	r0, [pc, #444]	; (8003868 <_printf_i+0x21c>)
 80036ac:	220a      	movs	r2, #10
 80036ae:	e039      	b.n	8003724 <_printf_i+0xd8>
 80036b0:	2973      	cmp	r1, #115	; 0x73
 80036b2:	f000 809d 	beq.w	80037f0 <_printf_i+0x1a4>
 80036b6:	d808      	bhi.n	80036ca <_printf_i+0x7e>
 80036b8:	296f      	cmp	r1, #111	; 0x6f
 80036ba:	d020      	beq.n	80036fe <_printf_i+0xb2>
 80036bc:	2970      	cmp	r1, #112	; 0x70
 80036be:	d1dd      	bne.n	800367c <_printf_i+0x30>
 80036c0:	6823      	ldr	r3, [r4, #0]
 80036c2:	f043 0320 	orr.w	r3, r3, #32
 80036c6:	6023      	str	r3, [r4, #0]
 80036c8:	e003      	b.n	80036d2 <_printf_i+0x86>
 80036ca:	2975      	cmp	r1, #117	; 0x75
 80036cc:	d017      	beq.n	80036fe <_printf_i+0xb2>
 80036ce:	2978      	cmp	r1, #120	; 0x78
 80036d0:	d1d4      	bne.n	800367c <_printf_i+0x30>
 80036d2:	2378      	movs	r3, #120	; 0x78
 80036d4:	4865      	ldr	r0, [pc, #404]	; (800386c <_printf_i+0x220>)
 80036d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80036da:	e055      	b.n	8003788 <_printf_i+0x13c>
 80036dc:	6813      	ldr	r3, [r2, #0]
 80036de:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80036e2:	1d19      	adds	r1, r3, #4
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	6011      	str	r1, [r2, #0]
 80036e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80036ec:	2301      	movs	r3, #1
 80036ee:	e08c      	b.n	800380a <_printf_i+0x1be>
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80036f6:	6011      	str	r1, [r2, #0]
 80036f8:	bf18      	it	ne
 80036fa:	b21b      	sxthne	r3, r3
 80036fc:	e7cf      	b.n	800369e <_printf_i+0x52>
 80036fe:	6813      	ldr	r3, [r2, #0]
 8003700:	6825      	ldr	r5, [r4, #0]
 8003702:	1d18      	adds	r0, r3, #4
 8003704:	6010      	str	r0, [r2, #0]
 8003706:	0628      	lsls	r0, r5, #24
 8003708:	d501      	bpl.n	800370e <_printf_i+0xc2>
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	e002      	b.n	8003714 <_printf_i+0xc8>
 800370e:	0668      	lsls	r0, r5, #25
 8003710:	d5fb      	bpl.n	800370a <_printf_i+0xbe>
 8003712:	881b      	ldrh	r3, [r3, #0]
 8003714:	296f      	cmp	r1, #111	; 0x6f
 8003716:	bf14      	ite	ne
 8003718:	220a      	movne	r2, #10
 800371a:	2208      	moveq	r2, #8
 800371c:	4852      	ldr	r0, [pc, #328]	; (8003868 <_printf_i+0x21c>)
 800371e:	2100      	movs	r1, #0
 8003720:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003724:	6865      	ldr	r5, [r4, #4]
 8003726:	2d00      	cmp	r5, #0
 8003728:	60a5      	str	r5, [r4, #8]
 800372a:	f2c0 8095 	blt.w	8003858 <_printf_i+0x20c>
 800372e:	6821      	ldr	r1, [r4, #0]
 8003730:	f021 0104 	bic.w	r1, r1, #4
 8003734:	6021      	str	r1, [r4, #0]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d13d      	bne.n	80037b6 <_printf_i+0x16a>
 800373a:	2d00      	cmp	r5, #0
 800373c:	f040 808e 	bne.w	800385c <_printf_i+0x210>
 8003740:	4665      	mov	r5, ip
 8003742:	2a08      	cmp	r2, #8
 8003744:	d10b      	bne.n	800375e <_printf_i+0x112>
 8003746:	6823      	ldr	r3, [r4, #0]
 8003748:	07db      	lsls	r3, r3, #31
 800374a:	d508      	bpl.n	800375e <_printf_i+0x112>
 800374c:	6923      	ldr	r3, [r4, #16]
 800374e:	6862      	ldr	r2, [r4, #4]
 8003750:	429a      	cmp	r2, r3
 8003752:	bfde      	ittt	le
 8003754:	2330      	movle	r3, #48	; 0x30
 8003756:	f805 3c01 	strble.w	r3, [r5, #-1]
 800375a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800375e:	ebac 0305 	sub.w	r3, ip, r5
 8003762:	6123      	str	r3, [r4, #16]
 8003764:	f8cd 8000 	str.w	r8, [sp]
 8003768:	463b      	mov	r3, r7
 800376a:	aa03      	add	r2, sp, #12
 800376c:	4621      	mov	r1, r4
 800376e:	4630      	mov	r0, r6
 8003770:	f7ff fef6 	bl	8003560 <_printf_common>
 8003774:	3001      	adds	r0, #1
 8003776:	d14d      	bne.n	8003814 <_printf_i+0x1c8>
 8003778:	f04f 30ff 	mov.w	r0, #4294967295
 800377c:	b005      	add	sp, #20
 800377e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003782:	4839      	ldr	r0, [pc, #228]	; (8003868 <_printf_i+0x21c>)
 8003784:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003788:	6813      	ldr	r3, [r2, #0]
 800378a:	6821      	ldr	r1, [r4, #0]
 800378c:	1d1d      	adds	r5, r3, #4
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	6015      	str	r5, [r2, #0]
 8003792:	060a      	lsls	r2, r1, #24
 8003794:	d50b      	bpl.n	80037ae <_printf_i+0x162>
 8003796:	07ca      	lsls	r2, r1, #31
 8003798:	bf44      	itt	mi
 800379a:	f041 0120 	orrmi.w	r1, r1, #32
 800379e:	6021      	strmi	r1, [r4, #0]
 80037a0:	b91b      	cbnz	r3, 80037aa <_printf_i+0x15e>
 80037a2:	6822      	ldr	r2, [r4, #0]
 80037a4:	f022 0220 	bic.w	r2, r2, #32
 80037a8:	6022      	str	r2, [r4, #0]
 80037aa:	2210      	movs	r2, #16
 80037ac:	e7b7      	b.n	800371e <_printf_i+0xd2>
 80037ae:	064d      	lsls	r5, r1, #25
 80037b0:	bf48      	it	mi
 80037b2:	b29b      	uxthmi	r3, r3
 80037b4:	e7ef      	b.n	8003796 <_printf_i+0x14a>
 80037b6:	4665      	mov	r5, ip
 80037b8:	fbb3 f1f2 	udiv	r1, r3, r2
 80037bc:	fb02 3311 	mls	r3, r2, r1, r3
 80037c0:	5cc3      	ldrb	r3, [r0, r3]
 80037c2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80037c6:	460b      	mov	r3, r1
 80037c8:	2900      	cmp	r1, #0
 80037ca:	d1f5      	bne.n	80037b8 <_printf_i+0x16c>
 80037cc:	e7b9      	b.n	8003742 <_printf_i+0xf6>
 80037ce:	6813      	ldr	r3, [r2, #0]
 80037d0:	6825      	ldr	r5, [r4, #0]
 80037d2:	1d18      	adds	r0, r3, #4
 80037d4:	6961      	ldr	r1, [r4, #20]
 80037d6:	6010      	str	r0, [r2, #0]
 80037d8:	0628      	lsls	r0, r5, #24
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	d501      	bpl.n	80037e2 <_printf_i+0x196>
 80037de:	6019      	str	r1, [r3, #0]
 80037e0:	e002      	b.n	80037e8 <_printf_i+0x19c>
 80037e2:	066a      	lsls	r2, r5, #25
 80037e4:	d5fb      	bpl.n	80037de <_printf_i+0x192>
 80037e6:	8019      	strh	r1, [r3, #0]
 80037e8:	2300      	movs	r3, #0
 80037ea:	4665      	mov	r5, ip
 80037ec:	6123      	str	r3, [r4, #16]
 80037ee:	e7b9      	b.n	8003764 <_printf_i+0x118>
 80037f0:	6813      	ldr	r3, [r2, #0]
 80037f2:	1d19      	adds	r1, r3, #4
 80037f4:	6011      	str	r1, [r2, #0]
 80037f6:	681d      	ldr	r5, [r3, #0]
 80037f8:	6862      	ldr	r2, [r4, #4]
 80037fa:	2100      	movs	r1, #0
 80037fc:	4628      	mov	r0, r5
 80037fe:	f000 f844 	bl	800388a <memchr>
 8003802:	b108      	cbz	r0, 8003808 <_printf_i+0x1bc>
 8003804:	1b40      	subs	r0, r0, r5
 8003806:	6060      	str	r0, [r4, #4]
 8003808:	6863      	ldr	r3, [r4, #4]
 800380a:	6123      	str	r3, [r4, #16]
 800380c:	2300      	movs	r3, #0
 800380e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003812:	e7a7      	b.n	8003764 <_printf_i+0x118>
 8003814:	6923      	ldr	r3, [r4, #16]
 8003816:	462a      	mov	r2, r5
 8003818:	4639      	mov	r1, r7
 800381a:	4630      	mov	r0, r6
 800381c:	47c0      	blx	r8
 800381e:	3001      	adds	r0, #1
 8003820:	d0aa      	beq.n	8003778 <_printf_i+0x12c>
 8003822:	6823      	ldr	r3, [r4, #0]
 8003824:	079b      	lsls	r3, r3, #30
 8003826:	d413      	bmi.n	8003850 <_printf_i+0x204>
 8003828:	68e0      	ldr	r0, [r4, #12]
 800382a:	9b03      	ldr	r3, [sp, #12]
 800382c:	4298      	cmp	r0, r3
 800382e:	bfb8      	it	lt
 8003830:	4618      	movlt	r0, r3
 8003832:	e7a3      	b.n	800377c <_printf_i+0x130>
 8003834:	2301      	movs	r3, #1
 8003836:	464a      	mov	r2, r9
 8003838:	4639      	mov	r1, r7
 800383a:	4630      	mov	r0, r6
 800383c:	47c0      	blx	r8
 800383e:	3001      	adds	r0, #1
 8003840:	d09a      	beq.n	8003778 <_printf_i+0x12c>
 8003842:	3501      	adds	r5, #1
 8003844:	68e3      	ldr	r3, [r4, #12]
 8003846:	9a03      	ldr	r2, [sp, #12]
 8003848:	1a9b      	subs	r3, r3, r2
 800384a:	42ab      	cmp	r3, r5
 800384c:	dcf2      	bgt.n	8003834 <_printf_i+0x1e8>
 800384e:	e7eb      	b.n	8003828 <_printf_i+0x1dc>
 8003850:	2500      	movs	r5, #0
 8003852:	f104 0919 	add.w	r9, r4, #25
 8003856:	e7f5      	b.n	8003844 <_printf_i+0x1f8>
 8003858:	2b00      	cmp	r3, #0
 800385a:	d1ac      	bne.n	80037b6 <_printf_i+0x16a>
 800385c:	7803      	ldrb	r3, [r0, #0]
 800385e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003862:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003866:	e76c      	b.n	8003742 <_printf_i+0xf6>
 8003868:	08003b67 	.word	0x08003b67
 800386c:	08003b78 	.word	0x08003b78

08003870 <__ascii_wctomb>:
 8003870:	b149      	cbz	r1, 8003886 <__ascii_wctomb+0x16>
 8003872:	2aff      	cmp	r2, #255	; 0xff
 8003874:	bf8b      	itete	hi
 8003876:	238a      	movhi	r3, #138	; 0x8a
 8003878:	700a      	strbls	r2, [r1, #0]
 800387a:	6003      	strhi	r3, [r0, #0]
 800387c:	2001      	movls	r0, #1
 800387e:	bf88      	it	hi
 8003880:	f04f 30ff 	movhi.w	r0, #4294967295
 8003884:	4770      	bx	lr
 8003886:	4608      	mov	r0, r1
 8003888:	4770      	bx	lr

0800388a <memchr>:
 800388a:	b510      	push	{r4, lr}
 800388c:	b2c9      	uxtb	r1, r1
 800388e:	4402      	add	r2, r0
 8003890:	4290      	cmp	r0, r2
 8003892:	4603      	mov	r3, r0
 8003894:	d101      	bne.n	800389a <memchr+0x10>
 8003896:	2300      	movs	r3, #0
 8003898:	e003      	b.n	80038a2 <memchr+0x18>
 800389a:	781c      	ldrb	r4, [r3, #0]
 800389c:	3001      	adds	r0, #1
 800389e:	428c      	cmp	r4, r1
 80038a0:	d1f6      	bne.n	8003890 <memchr+0x6>
 80038a2:	4618      	mov	r0, r3
 80038a4:	bd10      	pop	{r4, pc}

080038a6 <memcpy>:
 80038a6:	b510      	push	{r4, lr}
 80038a8:	1e43      	subs	r3, r0, #1
 80038aa:	440a      	add	r2, r1
 80038ac:	4291      	cmp	r1, r2
 80038ae:	d100      	bne.n	80038b2 <memcpy+0xc>
 80038b0:	bd10      	pop	{r4, pc}
 80038b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80038b6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80038ba:	e7f7      	b.n	80038ac <memcpy+0x6>

080038bc <memmove>:
 80038bc:	4288      	cmp	r0, r1
 80038be:	b510      	push	{r4, lr}
 80038c0:	eb01 0302 	add.w	r3, r1, r2
 80038c4:	d807      	bhi.n	80038d6 <memmove+0x1a>
 80038c6:	1e42      	subs	r2, r0, #1
 80038c8:	4299      	cmp	r1, r3
 80038ca:	d00a      	beq.n	80038e2 <memmove+0x26>
 80038cc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80038d0:	f802 4f01 	strb.w	r4, [r2, #1]!
 80038d4:	e7f8      	b.n	80038c8 <memmove+0xc>
 80038d6:	4283      	cmp	r3, r0
 80038d8:	d9f5      	bls.n	80038c6 <memmove+0xa>
 80038da:	1881      	adds	r1, r0, r2
 80038dc:	1ad2      	subs	r2, r2, r3
 80038de:	42d3      	cmn	r3, r2
 80038e0:	d100      	bne.n	80038e4 <memmove+0x28>
 80038e2:	bd10      	pop	{r4, pc}
 80038e4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80038e8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80038ec:	e7f7      	b.n	80038de <memmove+0x22>
	...

080038f0 <_free_r>:
 80038f0:	b538      	push	{r3, r4, r5, lr}
 80038f2:	4605      	mov	r5, r0
 80038f4:	2900      	cmp	r1, #0
 80038f6:	d043      	beq.n	8003980 <_free_r+0x90>
 80038f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80038fc:	1f0c      	subs	r4, r1, #4
 80038fe:	2b00      	cmp	r3, #0
 8003900:	bfb8      	it	lt
 8003902:	18e4      	addlt	r4, r4, r3
 8003904:	f000 f8d0 	bl	8003aa8 <__malloc_lock>
 8003908:	4a1e      	ldr	r2, [pc, #120]	; (8003984 <_free_r+0x94>)
 800390a:	6813      	ldr	r3, [r2, #0]
 800390c:	4610      	mov	r0, r2
 800390e:	b933      	cbnz	r3, 800391e <_free_r+0x2e>
 8003910:	6063      	str	r3, [r4, #4]
 8003912:	6014      	str	r4, [r2, #0]
 8003914:	4628      	mov	r0, r5
 8003916:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800391a:	f000 b8c6 	b.w	8003aaa <__malloc_unlock>
 800391e:	42a3      	cmp	r3, r4
 8003920:	d90b      	bls.n	800393a <_free_r+0x4a>
 8003922:	6821      	ldr	r1, [r4, #0]
 8003924:	1862      	adds	r2, r4, r1
 8003926:	4293      	cmp	r3, r2
 8003928:	bf01      	itttt	eq
 800392a:	681a      	ldreq	r2, [r3, #0]
 800392c:	685b      	ldreq	r3, [r3, #4]
 800392e:	1852      	addeq	r2, r2, r1
 8003930:	6022      	streq	r2, [r4, #0]
 8003932:	6063      	str	r3, [r4, #4]
 8003934:	6004      	str	r4, [r0, #0]
 8003936:	e7ed      	b.n	8003914 <_free_r+0x24>
 8003938:	4613      	mov	r3, r2
 800393a:	685a      	ldr	r2, [r3, #4]
 800393c:	b10a      	cbz	r2, 8003942 <_free_r+0x52>
 800393e:	42a2      	cmp	r2, r4
 8003940:	d9fa      	bls.n	8003938 <_free_r+0x48>
 8003942:	6819      	ldr	r1, [r3, #0]
 8003944:	1858      	adds	r0, r3, r1
 8003946:	42a0      	cmp	r0, r4
 8003948:	d10b      	bne.n	8003962 <_free_r+0x72>
 800394a:	6820      	ldr	r0, [r4, #0]
 800394c:	4401      	add	r1, r0
 800394e:	1858      	adds	r0, r3, r1
 8003950:	4282      	cmp	r2, r0
 8003952:	6019      	str	r1, [r3, #0]
 8003954:	d1de      	bne.n	8003914 <_free_r+0x24>
 8003956:	6810      	ldr	r0, [r2, #0]
 8003958:	6852      	ldr	r2, [r2, #4]
 800395a:	4401      	add	r1, r0
 800395c:	6019      	str	r1, [r3, #0]
 800395e:	605a      	str	r2, [r3, #4]
 8003960:	e7d8      	b.n	8003914 <_free_r+0x24>
 8003962:	d902      	bls.n	800396a <_free_r+0x7a>
 8003964:	230c      	movs	r3, #12
 8003966:	602b      	str	r3, [r5, #0]
 8003968:	e7d4      	b.n	8003914 <_free_r+0x24>
 800396a:	6820      	ldr	r0, [r4, #0]
 800396c:	1821      	adds	r1, r4, r0
 800396e:	428a      	cmp	r2, r1
 8003970:	bf01      	itttt	eq
 8003972:	6811      	ldreq	r1, [r2, #0]
 8003974:	6852      	ldreq	r2, [r2, #4]
 8003976:	1809      	addeq	r1, r1, r0
 8003978:	6021      	streq	r1, [r4, #0]
 800397a:	6062      	str	r2, [r4, #4]
 800397c:	605c      	str	r4, [r3, #4]
 800397e:	e7c9      	b.n	8003914 <_free_r+0x24>
 8003980:	bd38      	pop	{r3, r4, r5, pc}
 8003982:	bf00      	nop
 8003984:	200002c8 	.word	0x200002c8

08003988 <_malloc_r>:
 8003988:	b570      	push	{r4, r5, r6, lr}
 800398a:	1ccd      	adds	r5, r1, #3
 800398c:	f025 0503 	bic.w	r5, r5, #3
 8003990:	3508      	adds	r5, #8
 8003992:	2d0c      	cmp	r5, #12
 8003994:	bf38      	it	cc
 8003996:	250c      	movcc	r5, #12
 8003998:	2d00      	cmp	r5, #0
 800399a:	4606      	mov	r6, r0
 800399c:	db01      	blt.n	80039a2 <_malloc_r+0x1a>
 800399e:	42a9      	cmp	r1, r5
 80039a0:	d903      	bls.n	80039aa <_malloc_r+0x22>
 80039a2:	230c      	movs	r3, #12
 80039a4:	6033      	str	r3, [r6, #0]
 80039a6:	2000      	movs	r0, #0
 80039a8:	bd70      	pop	{r4, r5, r6, pc}
 80039aa:	f000 f87d 	bl	8003aa8 <__malloc_lock>
 80039ae:	4a21      	ldr	r2, [pc, #132]	; (8003a34 <_malloc_r+0xac>)
 80039b0:	6814      	ldr	r4, [r2, #0]
 80039b2:	4621      	mov	r1, r4
 80039b4:	b991      	cbnz	r1, 80039dc <_malloc_r+0x54>
 80039b6:	4c20      	ldr	r4, [pc, #128]	; (8003a38 <_malloc_r+0xb0>)
 80039b8:	6823      	ldr	r3, [r4, #0]
 80039ba:	b91b      	cbnz	r3, 80039c4 <_malloc_r+0x3c>
 80039bc:	4630      	mov	r0, r6
 80039be:	f000 f863 	bl	8003a88 <_sbrk_r>
 80039c2:	6020      	str	r0, [r4, #0]
 80039c4:	4629      	mov	r1, r5
 80039c6:	4630      	mov	r0, r6
 80039c8:	f000 f85e 	bl	8003a88 <_sbrk_r>
 80039cc:	1c43      	adds	r3, r0, #1
 80039ce:	d124      	bne.n	8003a1a <_malloc_r+0x92>
 80039d0:	230c      	movs	r3, #12
 80039d2:	4630      	mov	r0, r6
 80039d4:	6033      	str	r3, [r6, #0]
 80039d6:	f000 f868 	bl	8003aaa <__malloc_unlock>
 80039da:	e7e4      	b.n	80039a6 <_malloc_r+0x1e>
 80039dc:	680b      	ldr	r3, [r1, #0]
 80039de:	1b5b      	subs	r3, r3, r5
 80039e0:	d418      	bmi.n	8003a14 <_malloc_r+0x8c>
 80039e2:	2b0b      	cmp	r3, #11
 80039e4:	d90f      	bls.n	8003a06 <_malloc_r+0x7e>
 80039e6:	600b      	str	r3, [r1, #0]
 80039e8:	18cc      	adds	r4, r1, r3
 80039ea:	50cd      	str	r5, [r1, r3]
 80039ec:	4630      	mov	r0, r6
 80039ee:	f000 f85c 	bl	8003aaa <__malloc_unlock>
 80039f2:	f104 000b 	add.w	r0, r4, #11
 80039f6:	1d23      	adds	r3, r4, #4
 80039f8:	f020 0007 	bic.w	r0, r0, #7
 80039fc:	1ac3      	subs	r3, r0, r3
 80039fe:	d0d3      	beq.n	80039a8 <_malloc_r+0x20>
 8003a00:	425a      	negs	r2, r3
 8003a02:	50e2      	str	r2, [r4, r3]
 8003a04:	e7d0      	b.n	80039a8 <_malloc_r+0x20>
 8003a06:	684b      	ldr	r3, [r1, #4]
 8003a08:	428c      	cmp	r4, r1
 8003a0a:	bf16      	itet	ne
 8003a0c:	6063      	strne	r3, [r4, #4]
 8003a0e:	6013      	streq	r3, [r2, #0]
 8003a10:	460c      	movne	r4, r1
 8003a12:	e7eb      	b.n	80039ec <_malloc_r+0x64>
 8003a14:	460c      	mov	r4, r1
 8003a16:	6849      	ldr	r1, [r1, #4]
 8003a18:	e7cc      	b.n	80039b4 <_malloc_r+0x2c>
 8003a1a:	1cc4      	adds	r4, r0, #3
 8003a1c:	f024 0403 	bic.w	r4, r4, #3
 8003a20:	42a0      	cmp	r0, r4
 8003a22:	d005      	beq.n	8003a30 <_malloc_r+0xa8>
 8003a24:	1a21      	subs	r1, r4, r0
 8003a26:	4630      	mov	r0, r6
 8003a28:	f000 f82e 	bl	8003a88 <_sbrk_r>
 8003a2c:	3001      	adds	r0, #1
 8003a2e:	d0cf      	beq.n	80039d0 <_malloc_r+0x48>
 8003a30:	6025      	str	r5, [r4, #0]
 8003a32:	e7db      	b.n	80039ec <_malloc_r+0x64>
 8003a34:	200002c8 	.word	0x200002c8
 8003a38:	200002cc 	.word	0x200002cc

08003a3c <_realloc_r>:
 8003a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a3e:	4607      	mov	r7, r0
 8003a40:	4614      	mov	r4, r2
 8003a42:	460e      	mov	r6, r1
 8003a44:	b921      	cbnz	r1, 8003a50 <_realloc_r+0x14>
 8003a46:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003a4a:	4611      	mov	r1, r2
 8003a4c:	f7ff bf9c 	b.w	8003988 <_malloc_r>
 8003a50:	b922      	cbnz	r2, 8003a5c <_realloc_r+0x20>
 8003a52:	f7ff ff4d 	bl	80038f0 <_free_r>
 8003a56:	4625      	mov	r5, r4
 8003a58:	4628      	mov	r0, r5
 8003a5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003a5c:	f000 f826 	bl	8003aac <_malloc_usable_size_r>
 8003a60:	42a0      	cmp	r0, r4
 8003a62:	d20f      	bcs.n	8003a84 <_realloc_r+0x48>
 8003a64:	4621      	mov	r1, r4
 8003a66:	4638      	mov	r0, r7
 8003a68:	f7ff ff8e 	bl	8003988 <_malloc_r>
 8003a6c:	4605      	mov	r5, r0
 8003a6e:	2800      	cmp	r0, #0
 8003a70:	d0f2      	beq.n	8003a58 <_realloc_r+0x1c>
 8003a72:	4631      	mov	r1, r6
 8003a74:	4622      	mov	r2, r4
 8003a76:	f7ff ff16 	bl	80038a6 <memcpy>
 8003a7a:	4631      	mov	r1, r6
 8003a7c:	4638      	mov	r0, r7
 8003a7e:	f7ff ff37 	bl	80038f0 <_free_r>
 8003a82:	e7e9      	b.n	8003a58 <_realloc_r+0x1c>
 8003a84:	4635      	mov	r5, r6
 8003a86:	e7e7      	b.n	8003a58 <_realloc_r+0x1c>

08003a88 <_sbrk_r>:
 8003a88:	b538      	push	{r3, r4, r5, lr}
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	4c05      	ldr	r4, [pc, #20]	; (8003aa4 <_sbrk_r+0x1c>)
 8003a8e:	4605      	mov	r5, r0
 8003a90:	4608      	mov	r0, r1
 8003a92:	6023      	str	r3, [r4, #0]
 8003a94:	f7ff fa8e 	bl	8002fb4 <_sbrk>
 8003a98:	1c43      	adds	r3, r0, #1
 8003a9a:	d102      	bne.n	8003aa2 <_sbrk_r+0x1a>
 8003a9c:	6823      	ldr	r3, [r4, #0]
 8003a9e:	b103      	cbz	r3, 8003aa2 <_sbrk_r+0x1a>
 8003aa0:	602b      	str	r3, [r5, #0]
 8003aa2:	bd38      	pop	{r3, r4, r5, pc}
 8003aa4:	20000394 	.word	0x20000394

08003aa8 <__malloc_lock>:
 8003aa8:	4770      	bx	lr

08003aaa <__malloc_unlock>:
 8003aaa:	4770      	bx	lr

08003aac <_malloc_usable_size_r>:
 8003aac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003ab0:	1f18      	subs	r0, r3, #4
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	bfbc      	itt	lt
 8003ab6:	580b      	ldrlt	r3, [r1, r0]
 8003ab8:	18c0      	addlt	r0, r0, r3
 8003aba:	4770      	bx	lr

08003abc <_init>:
 8003abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003abe:	bf00      	nop
 8003ac0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ac2:	bc08      	pop	{r3}
 8003ac4:	469e      	mov	lr, r3
 8003ac6:	4770      	bx	lr

08003ac8 <_fini>:
 8003ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003aca:	bf00      	nop
 8003acc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ace:	bc08      	pop	{r3}
 8003ad0:	469e      	mov	lr, r3
 8003ad2:	4770      	bx	lr
