// Seed: 1362554340
module module_0 ();
  final begin : LABEL_0
    id_1 <= id_1;
    #1;
    id_1 = #(id_1) id_1;
    #1 id_1 <= {1, 1, id_1};
  end
  id_2(
      id_3 == id_4, 1
  );
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  wire id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri id_6 = 1 | 1;
  module_0 modCall_1 ();
endmodule
