verilog work "netgen/par/ctrl_timesim.v"
verilog work "ctrl_tb.v"
