#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Jan 26 22:45:30 2022
# Process ID: 107381
# Current directory: /home/lqx/IdeaProjects/AIE
# Command line: vivado
# Log file: /home/lqx/IdeaProjects/AIE/vivado.log
# Journal file: /home/lqx/IdeaProjects/AIE/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.xpr
update_module_reference testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3
update_compile_order -fileset sources_1
startgroup
create_bd_port -dir I -from 31 -to 0 startAddr
connect_bd_net [get_bd_pins /Stream2Axi4WriteOnly_0/startAddr] [get_bd_ports startAddr]
endgroup
startgroup
create_bd_port -dir I -from 7 -to 0 axi4Interface_pathNumb
connect_bd_net [get_bd_pins /Stream2Axi4WriteOnly_0/axi4Interface_pathNumb] [get_bd_ports axi4Interface_pathNumb]
endgroup
save_bd_design
generate_target all [get_files  /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd]
catch { config_ip_cache -export [get_ips -all testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3] }
export_ip_user_files -of_objects [get_files /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd]
launch_runs testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3_synth_1 -jobs 24
wait_on_run testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3_synth_1
export_simulation -of_objects [get_files /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd] -directory /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files/sim_scripts -ip_user_files_dir /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files -ipstatic_source_dir /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/modelsim} {questa=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/questa} {ies=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/ies} {xcelium=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/xcelium} {vcs=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/vcs} {riviera=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_module_reference testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3
delete_bd_objs [get_bd_nets axi4Interface_pathNumb_1] [get_bd_ports axi4Interface_pathNumb]
startgroup
create_bd_port -dir I -from 7 -to 0 pathNUmb
connect_bd_net [get_bd_pins /Stream2Axi4WriteOnly_0/pathNUmb] [get_bd_ports pathNUmb]
endgroup
save_bd_design
generate_target all [get_files  /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd]
catch { config_ip_cache -export [get_ips -all testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3] }
export_ip_user_files -of_objects [get_files /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd]
launch_runs testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3_synth_1 -jobs 24
wait_on_run testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3_synth_1
export_simulation -of_objects [get_files /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd] -directory /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files/sim_scripts -ip_user_files_dir /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files -ipstatic_source_dir /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/modelsim} {questa=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/questa} {ies=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/ies} {xcelium=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/xcelium} {vcs=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/vcs} {riviera=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_module_reference testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3
generate_target all [get_files  /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd]
catch { config_ip_cache -export [get_ips -all testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3] }
export_ip_user_files -of_objects [get_files /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd]
launch_runs testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3_synth_1 -jobs 24
wait_on_run testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3_synth_1
export_simulation -of_objects [get_files /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd] -directory /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files/sim_scripts -ip_user_files_dir /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files -ipstatic_source_dir /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/modelsim} {questa=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/questa} {ies=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/ies} {xcelium=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/xcelium} {vcs=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/vcs} {riviera=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
delete_bd_objs [get_bd_nets pathNUmb_1]
delete_bd_objs [get_bd_ports pathNUmb]
startgroup
create_bd_port -dir I -from 7 -to 0 pathNumb
connect_bd_net [get_bd_pins /Stream2Axi4WriteOnly_0/pathNumb] [get_bd_ports pathNumb]
endgroup
generate_target all [get_files  /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd]
export_ip_user_files -of_objects [get_files /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd]
export_simulation -of_objects [get_files /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd] -directory /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files/sim_scripts -ip_user_files_dir /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files -ipstatic_source_dir /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/modelsim} {questa=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/questa} {ies=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/ies} {xcelium=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/xcelium} {vcs=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/vcs} {riviera=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
source mst_str2axi4_slv_mem.tcl
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
current_wave_config {Untitled 1}
add_wave {{/mst_str2axi4_slv_mem/pathNumber_cnt}} 
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
relaunch_sim
run all
close_sim
close_project
open_project /home/lqx/vivadoProject/TestPingPongBuffer/TestPingPongBuffer.xpr
update_compile_order -fileset sources_1
close_project
open_project /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source mst_str2axi4_slv_mem.tcl
run all
current_wave_config {Untitled 2}
add_wave {{/mst_str2axi4_slv_mem/pathNumber_cnt}} 
relaunch_sim
run all
relaunch_sim
run all
current_wave_config {Untitled 2}
add_wave {{/mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i/Stream2Axi4WriteOnly_0/m_axi_awaddr}} 
current_wave_config {Untitled 2}
add_wave {{/mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i/Stream2Axi4WriteOnly_0/m_axi_awvalid}} {{/mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i/Stream2Axi4WriteOnly_0/m_axi_awready}} 
current_wave_config {Untitled 2}
add_wave {{/mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i/Stream2Axi4WriteOnly_0/m_axi_bvalid}} {{/mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i/Stream2Axi4WriteOnly_0/m_axi_bready}} 
relaunch_sim
run all
close_sim
update_module_reference testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3
generate_target Simulation [get_files /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd]
export_ip_user_files -of_objects [get_files /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd] -directory /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files/sim_scripts -ip_user_files_dir /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files -ipstatic_source_dir /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/modelsim} {questa=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/questa} {ies=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/ies} {xcelium=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/xcelium} {vcs=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/vcs} {riviera=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
source mst_str2axi4_slv_mem.tcl
current_wave_config {Untitled 3}
add_wave {{/mst_str2axi4_slv_mem/pathNumber_cnt}} 
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
current_wave_config {Untitled 3}
add_wave {{/mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i/Stream2Axi4WriteOnly_0/m_axi_awaddr}} 
relaunch_sim
run all
close_sim
