
********************************************************************************
*  Performance checking for design C:/Orcad projets en court/Projet_2_2012/SPB_Data_TGE/Microcontrolleur.brd
********************************************************************************

Ratsnest schedule check
-------------------------------
* OK.

DRC checks
----------------------
* OK.

Constraint region check
-------------------------------
* OK.

Dynamic shape check
-------------------------------
* OK.

Sector table check
-------------------------------
* The ratio of design extent to route keepin extent is too large (16.226148).
  Suggest reducing design extent.

Constraint set check
---------------------------------
* OK.

NODRC_SYM_SAME_PIN check
---------------------------------
* OK.

Cross section check for bad dielectric constant values
--------------------------------------------------------
* OK.

Padstack size check
----------------------
* OK.

Conductor line check
------------------------------
* OK.

Design Constraints Statistics
---------------------------------
  Physical csets       =     1
  Spacing csets        =     1
  Same net csets       =     1
  Electrical csets     =     0
  Other csets          =     0
  Total csets        ===     3

  Cset relation table  =     0

  Constraint regions   =     0
  Constraint shapes    =     0

* OK.

=========
SUMMARY
=========

1 problems found.	0 maintenance problems found.
