#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Mar 31 20:35:43 2020
# Process ID: 13688
# Current directory: E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.runs/synth_1
# Command line: vivado.exe -log accel_spi_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source accel_spi_top.tcl
# Log file: E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.runs/synth_1/accel_spi_top.vds
# Journal file: E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source accel_spi_top.tcl -notrace
Command: synth_design -top accel_spi_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1604 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1232.523 ; gain = 226.469
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'accel_spi_top' [E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/sources_1/new/accel_spi_top.vhd:76]
INFO: [Synth 8-638] synthesizing module 'vga_driver' [E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/sources_1/new/vga_driver.vhd:52]
INFO: [Synth 8-638] synthesizing module 'pulse_generator' [E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/sources_1/new/pulse_generator.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'pulse_generator' (1#1) [E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/sources_1/new/pulse_generator.vhd:34]
WARNING: [Synth 8-614] signal 'vga_x' is read in the process but is not in the sensitivity list [E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/sources_1/new/vga_driver.vhd:158]
WARNING: [Synth 8-614] signal 'vga_y' is read in the process but is not in the sensitivity list [E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/sources_1/new/vga_driver.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'vga_driver' (2#1) [E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/sources_1/new/vga_driver.vhd:52]
INFO: [Synth 8-638] synthesizing module 'vga_red_controller' [E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/sources_1/new/vga_red_controller.vhd:66]
INFO: [Synth 8-638] synthesizing module 'debounce_btn' [E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/sources_1/new/debounce_btn.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'debounce_btn' (3#1) [E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/sources_1/new/debounce_btn.vhd:45]
WARNING: [Synth 8-614] signal 'BTNC' is read in the process but is not in the sensitivity list [E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/sources_1/new/vga_red_controller.vhd:238]
INFO: [Synth 8-638] synthesizing module 'accel_spi_rw' [E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/sources_1/new/accel_spi_rw.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'accel_spi_rw' (4#1) [E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/sources_1/new/accel_spi_rw.vhd:50]
WARNING: [Synth 8-3848] Net LED in module/entity vga_red_controller does not have driver. [E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/sources_1/new/vga_red_controller.vhd:39]
WARNING: [Synth 8-3848] Net SEG7_CATH in module/entity vga_red_controller does not have driver. [E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/sources_1/new/vga_red_controller.vhd:40]
WARNING: [Synth 8-3848] Net AN in module/entity vga_red_controller does not have driver. [E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/sources_1/new/vga_red_controller.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'vga_red_controller' (5#1) [E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/sources_1/new/vga_red_controller.vhd:66]
INFO: [Synth 8-638] synthesizing module 'seg7_controller' [E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/sources_1/new/seg7_controller.vhd:49]
INFO: [Synth 8-638] synthesizing module 'set_seg7_hex' [E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/sources_1/new/set_seg7_hex.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'set_seg7_hex' (6#1) [E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/sources_1/new/set_seg7_hex.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'seg7_controller' (7#1) [E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/sources_1/new/seg7_controller.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'accel_spi_top' (8#1) [E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/sources_1/new/accel_spi_top.vhd:76]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[15]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[14]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[13]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[12]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[11]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[10]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[9]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[8]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[7]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[6]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[5]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[4]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[3]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[2]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[1]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[0]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SEG7_CATH[7]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SEG7_CATH[6]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SEG7_CATH[5]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SEG7_CATH[4]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SEG7_CATH[3]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SEG7_CATH[2]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SEG7_CATH[1]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SEG7_CATH[0]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port AN[7]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port AN[6]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port AN[5]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port AN[4]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port AN[3]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port AN[2]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port AN[1]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port AN[0]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SW[15]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SW[14]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SW[13]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SW[12]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SW[11]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SW[10]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SW[9]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SW[8]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SW[7]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SW[6]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SW[5]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SW[4]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SW[3]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SW[2]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SW[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1305.852 ; gain = 299.797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1305.852 ; gain = 299.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1305.852 ; gain = 299.797
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1305.852 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/constrs_1/new/nexys4_ddr_constr.xdc]
Finished Parsing XDC File [E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/constrs_1/new/nexys4_ddr_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.srcs/constrs_1/new/nexys4_ddr_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/accel_spi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/accel_spi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1410.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1410.426 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1410.426 ; gain = 404.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1410.426 ; gain = 404.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1410.426 ; gain = 404.371
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cmd_state_reg' in module 'accel_spi_rw'
INFO: [Synth 8-802] inferred FSM for state register 'spi_state_reg' in module 'accel_spi_rw'
INFO: [Synth 8-5544] ROM "cmd_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                    0000000010000 |                             0000
            w_pow_ctl_on |                    0000100000000 |                             0001
         done_pow_ctl_on |                    0000000001000 |                             0010
                 r_id_ad |                    0000000000001 |                             0011
              done_id_ad |                    0000000000010 |                             0100
                 r_id_1d |                    0000000000100 |                             0101
              done_id_1d |                    1000000000000 |                             0110
                     r_x |                    0001000000000 |                             0111
                  done_x |                    0010000000000 |                             1000
                     r_y |                    0100000000000 |                             1001
                  done_y |                    0000010000000 |                             1010
                     r_z |                    0000001000000 |                             1011
                  done_z |                    0000000100000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_state_reg' using encoding 'one-hot' in module 'accel_spi_rw'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                              000
              set_cs_low |                              111 |                              001
                 sclk_hi |                              100 |                              010
                 sclk_lo |                              110 |                              011
           inc_sclk_cntr |                              101 |                              111
           chk_sclk_cntr |                              011 |                              110
               set_cs_hi |                              010 |                              101
              wait_100ms |                              000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'spi_state_reg' using encoding 'sequential' in module 'accel_spi_rw'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1410.426 ; gain = 404.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               27 Bit    Registers := 4     
	               24 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 3     
	   5 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 5     
	  10 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 5     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
	   6 Input      1 Bit        Muxes := 5     
	  13 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
Module debounce_btn 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module accel_spi_rw 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 3     
	   5 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	  13 Input     13 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 5     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
	  13 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   8 Input      1 Bit        Muxes := 1     
Module vga_red_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 2     
Module seg7_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	  10 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[15]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[14]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[13]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[12]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[11]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[10]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[9]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[8]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[7]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[6]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[5]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[4]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[3]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[2]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[1]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[0]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SEG7_CATH[7]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SEG7_CATH[6]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SEG7_CATH[5]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SEG7_CATH[4]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SEG7_CATH[3]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SEG7_CATH[2]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SEG7_CATH[1]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SEG7_CATH[0]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port AN[7]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port AN[6]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port AN[5]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port AN[4]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port AN[3]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port AN[2]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port AN[1]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port AN[0]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SW[15]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SW[14]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SW[13]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SW[12]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SW[11]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SW[10]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SW[9]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SW[8]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SW[7]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SW[6]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SW[5]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SW[4]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SW[3]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SW[2]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port SW[0]
WARNING: [Synth 8-3331] design vga_driver has unconnected port vga_x[31]
WARNING: [Synth 8-3331] design vga_driver has unconnected port vga_x[30]
WARNING: [Synth 8-3331] design vga_driver has unconnected port vga_x[29]
WARNING: [Synth 8-3331] design vga_driver has unconnected port vga_x[28]
WARNING: [Synth 8-3331] design vga_driver has unconnected port vga_x[27]
WARNING: [Synth 8-3331] design vga_driver has unconnected port vga_y[31]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga_red_controller_ins/accel_i/mosi_bytes_reg[0] )
INFO: [Synth 8-3886] merging instance 'vga_red_controller_ins/debounce_btn_l_ins/pulse_counter_reg[23]' (FDCE) to 'vga_red_controller_ins/debounce_btn_l_ins/pulse_counter_reg[26]'
INFO: [Synth 8-3886] merging instance 'vga_red_controller_ins/debounce_btn_l_ins/pulse_counter_reg[24]' (FDCE) to 'vga_red_controller_ins/debounce_btn_l_ins/pulse_counter_reg[26]'
INFO: [Synth 8-3886] merging instance 'vga_red_controller_ins/debounce_btn_l_ins/pulse_counter_reg[25]' (FDCE) to 'vga_red_controller_ins/debounce_btn_l_ins/pulse_counter_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga_red_controller_ins/debounce_btn_l_ins/pulse_counter_reg[26] )
INFO: [Synth 8-3886] merging instance 'vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[23]' (FDCE) to 'vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[26]'
INFO: [Synth 8-3886] merging instance 'vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[24]' (FDCE) to 'vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[26]'
INFO: [Synth 8-3886] merging instance 'vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[25]' (FDCE) to 'vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[26] )
INFO: [Synth 8-3886] merging instance 'vga_red_controller_ins/debounce_btn_d_ins/pulse_counter_reg[23]' (FDCE) to 'vga_red_controller_ins/debounce_btn_d_ins/pulse_counter_reg[26]'
INFO: [Synth 8-3886] merging instance 'vga_red_controller_ins/debounce_btn_d_ins/pulse_counter_reg[24]' (FDCE) to 'vga_red_controller_ins/debounce_btn_d_ins/pulse_counter_reg[26]'
INFO: [Synth 8-3886] merging instance 'vga_red_controller_ins/debounce_btn_d_ins/pulse_counter_reg[25]' (FDCE) to 'vga_red_controller_ins/debounce_btn_d_ins/pulse_counter_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga_red_controller_ins/debounce_btn_d_ins/pulse_counter_reg[26] )
INFO: [Synth 8-3886] merging instance 'vga_red_controller_ins/debounce_btn_u_ins/pulse_counter_reg[23]' (FDCE) to 'vga_red_controller_ins/debounce_btn_u_ins/pulse_counter_reg[26]'
INFO: [Synth 8-3886] merging instance 'vga_red_controller_ins/debounce_btn_u_ins/pulse_counter_reg[24]' (FDCE) to 'vga_red_controller_ins/debounce_btn_u_ins/pulse_counter_reg[26]'
INFO: [Synth 8-3886] merging instance 'vga_red_controller_ins/debounce_btn_u_ins/pulse_counter_reg[25]' (FDCE) to 'vga_red_controller_ins/debounce_btn_u_ins/pulse_counter_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga_red_controller_ins/debounce_btn_u_ins/pulse_counter_reg[26] )
INFO: [Synth 8-3886] merging instance 'vga_driver_ins/vga_rgb_t_reg[0]' (FDCE) to 'vga_driver_ins/vga_rgb_t_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga_driver_ins/vga_rgb_t_reg[1]' (FDCE) to 'vga_driver_ins/vga_rgb_t_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga_driver_ins/vga_rgb_t_reg[2]' (FDCE) to 'vga_driver_ins/vga_rgb_t_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga_driver_ins/vga_rgb_t_reg[4]' (FDCE) to 'vga_driver_ins/vga_rgb_t_reg[5]'
INFO: [Synth 8-3886] merging instance 'vga_driver_ins/vga_rgb_t_reg[5]' (FDCE) to 'vga_driver_ins/vga_rgb_t_reg[6]'
INFO: [Synth 8-3886] merging instance 'vga_driver_ins/vga_rgb_t_reg[6]' (FDCE) to 'vga_driver_ins/vga_rgb_t_reg[7]'
INFO: [Synth 8-3886] merging instance 'vga_driver_ins/vga_rgb_t_reg[8]' (FDCE) to 'vga_driver_ins/vga_rgb_t_reg[9]'
INFO: [Synth 8-3886] merging instance 'vga_driver_ins/vga_rgb_t_reg[9]' (FDCE) to 'vga_driver_ins/vga_rgb_t_reg[10]'
INFO: [Synth 8-3886] merging instance 'vga_driver_ins/vga_rgb_t_reg[10]' (FDCE) to 'vga_driver_ins/vga_rgb_t_reg[11]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1410.426 ; gain = 404.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1410.426 ; gain = 404.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1419.754 ; gain = 413.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1424.156 ; gain = 418.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1428.945 ; gain = 422.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1428.945 ; gain = 422.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1428.945 ; gain = 422.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1428.945 ; gain = 422.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1428.945 ; gain = 422.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1428.945 ; gain = 422.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+---------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+---------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|accel_spi_top | vga_red_controller_ins/accel_i/mosi_bytes_reg[23] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|accel_spi_top | vga_red_controller_ins/accel_i/mosi_bytes_reg[7]  | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+--------------+---------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    76|
|3     |LUT1   |     9|
|4     |LUT2   |   193|
|5     |LUT3   |    38|
|6     |LUT4   |    62|
|7     |LUT5   |    57|
|8     |LUT6   |    56|
|9     |MUXF7  |     1|
|10    |SRL16E |     2|
|11    |FDCE   |   241|
|12    |FDPE   |     2|
|13    |FDRE   |    98|
|14    |IBUF   |     8|
|15    |OBUF   |    33|
|16    |OBUFT  |    16|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+-------------------+------+
|      |Instance                 |Module             |Cells |
+------+-------------------------+-------------------+------+
|1     |top                      |                   |   893|
|2     |  seg7_controller_i      |seg7_controller    |    86|
|3     |    pulse_generator_i    |pulse_generator_3  |    56|
|4     |    set_seg7_hex_i       |set_seg7_hex       |     7|
|5     |  vga_driver_ins         |vga_driver         |   148|
|6     |    pulse_generator_i    |pulse_generator    |    45|
|7     |  vga_red_controller_ins |vga_red_controller |   601|
|8     |    accel_i              |accel_spi_rw       |   305|
|9     |    debounce_btn_d_ins   |debounce_btn       |    62|
|10    |    debounce_btn_l_ins   |debounce_btn_0     |    62|
|11    |    debounce_btn_r_ins   |debounce_btn_1     |    62|
|12    |    debounce_btn_u_ins   |debounce_btn_2     |    62|
+------+-------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1428.945 ; gain = 422.891
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 57 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1428.945 ; gain = 318.316
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1428.945 ; gain = 422.891
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1441.008 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1441.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1441.008 ; gain = 734.047
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1441.008 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/workspace/nexys4_ddr_practice/example_4_accel_spi/nexys4_ddr_accel_spi/nexys4_ddr_accel_spi.runs/synth_1/accel_spi_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file accel_spi_top_utilization_synth.rpt -pb accel_spi_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 31 20:36:43 2020...
