[03:35:05] Phase 4 Post Placement Optimization and Clean-Up
[03:35:05] Phase 4.1 Post Commit Optimization
[03:36:36] Phase 4.1.1 Post Placement Optimization
[03:36:36] Phase 4.1.1.1 BUFG Replication
[03:36:36] Phase 4.1.1.2 Post Placement Timing Optimization
[03:40:47] Phase 4.1.1.3 Replication
[03:41:21] Phase 4.2 Post Placement Cleanup
[03:41:21] Phase 4.3 Placer Reporting
[03:41:21] Phase 4.3.1 Print Estimated Congestion
[03:41:52] Phase 4.4 Final Placement Cleanup
[03:44:34] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 33m 50s 

[03:44:34] Starting logic routing..
[03:45:06] Phase 1 Build RT Design
[03:48:38] Phase 2 Router Initialization
[03:48:38] Phase 2.1 Fix Topology Constraints
[03:48:38] Phase 2.2 Pre Route Cleanup
[03:49:09] Phase 2.3 Global Clock Net Routing
[03:49:40] Phase 2.4 Update Timing
[03:51:20] Phase 2.5 Update Timing for Bus Skew
[03:51:20] Phase 2.5.1 Update Timing
[03:52:22] Phase 3 Initial Routing
[03:52:22] Phase 3.1 Global Routing
[03:52:52] Phase 4 Rip-up And Reroute
[03:52:52] Phase 4.1 Global Iteration 0
v++ -c -t hw --platform xilinx_u50_gen3x16_xdma_5_202210_1 --save-temps --kernel_frequency 300 -k matrix_mul -o'matrix_mul.xo' 'src/matrix_mul.cpp'
Option Map File Used: '/tools/Xilinx/Vitis/2022.1/data/vitis/vpp/optMap.xml'

****** v++ v2022.1 (64-bit)
  **** SW Build 3524075 on 2022-04-13-17:42:45
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/reports/matrix_mul
	Log files: /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/logs/matrix_mul
Running Dispatch Server on port: 38445
INFO: [v++ 60-1548] Creating build summary session with primary output /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul.xo.compile_summary, at Thu Nov 28 03:56:35 2024
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Nov 28 03:56:35 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/reports/matrix_mul/v++_compile_matrix_mul_guidance.html', at Thu Nov 28 03:56:37 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.1
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_5_202210_1
WARNING: [v++ 60-889] User-specified kernel frequency for ID 0 is the same as the default frequency 300 MHz, so it will be ignored
INFO: [v++ 60-242] Creating kernel: 'matrix_mul'

===>The following messages were generated while  performing high-level synthesis for kernel: matrix_mul Log file: /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/matrix_mul/matrix_mul/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'init_c'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_c'
INFO: [v++ 204-61] Pipelining loop 'load_a'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 94, loop 'load_a'
INFO: [v++ 204-61] Pipelining loop 'load_b'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 89, loop 'load_b'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 124, loop 'VITIS_LOOP_79_7'
INFO: [v++ 204-61] Pipelining loop 'store_c'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 87, loop 'store_c'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 344.85 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/reports/matrix_mul/system_estimate_matrix_mul.xtxt
WARNING: [v++-17-1525]  
INFO: [v++ 60-586] Created matrix_mul.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 2m 22s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l -t hw --platform xilinx_u50_gen3x16_xdma_5_202210_1 --save-temps --kernel_frequency 300 -o'matrix_mul.xclbin' 'matrix_mul.xo'
Option Map File Used: '/tools/Xilinx/Vitis/2022.1/data/vitis/vpp/optMap.xml'

****** v++ v2022.1 (64-bit)
  **** SW Build 3524075 on 2022-04-13-17:42:45
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/reports/link
	Log files: /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/logs/link
/tools/Xilinx/Vitis/2022.1/bin/rdiArgs.sh: line 312: 170683 Segmentation fault      (core dumped) "$RDI_PROG" "$@"
segfault in /tools/Xilinx/Vitis/2022.1/bin/unwrapped/lnx64.o/vpl -exec vpl -t hw -f xilinx_u50_gen3x16_xdma_5_202210_1 --kernel_frequency 300 --remote_ip_cache /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/.ipcache -s --output_dir /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/int --log_dir /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/logs/link --report_dir /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/reports/link --config /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/int/vplConfig.ini -k /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link --no-info --iprepo /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/int/xo/ip_repo/xilinx_com_hls_matrix_mul_1_0 --messageDb /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/run_link/vpl.pb /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/int/dr.bd.tcl, exiting...
INFO: [v++ 60-1442] [03:58:59] Run run_link: Step vpl: Failed
Time (s): cpu = 00:00:18 ; elapsed = 00:59:49 . Memory (MB): peak = 2209.027 ; gain = 0.000 ; free physical = 1557 ; free virtual = 3842
INFO: [v++ 60-586] Created matrix_mul.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/reports/link/v++_link_matrix_mul_guidance.html
	Steps Log File: /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 0m 16s
INFO: [v++ 60-1653] Closing dispatch client.
Running Dispatch Server on port: 39977
INFO: [v++ 60-1548] Creating build summary session with primary output /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul.xclbin.link_summary, at Thu Nov 28 03:59:03 2024
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Nov 28 03:59:03 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/reports/link/v++_link_matrix_mul_guidance.html', at Thu Nov 28 03:59:05 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.1
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_5_202210_1
WARNING: [v++ 60-889] User-specified kernel frequency for ID 0 is the same as the default frequency 300 MHz, so it will be ignored
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [03:59:11] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul.xo -keep --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm --target hw --output_dir /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/int --temp_dir /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Thu Nov 28 03:59:13 2024
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [03:59:13] build_xd_ip_db started: /tools/Xilinx/Vitis/2022.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/sys_link/iprepo/xilinx_com_hls_matrix_mul_1_0,matrix_mul -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [03:59:20] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2270.605 ; gain = 0.000 ; free physical = 1492 ; free virtual = 3778
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [03:59:20] cfgen started: /tools/Xilinx/Vitis/2022.1/bin/cfgen -dmclkid 0 -r /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: matrix_mul, num: 1  {matrix_mul_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument matrix_mul_1.A to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument matrix_mul_1.B to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument matrix_mul_1.C to HBM[0]
INFO: [SYSTEM_LINK 82-37] [03:59:24] cfgen finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2270.605 ; gain = 0.000 ; free physical = 1573 ; free virtual = 3857
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [03:59:24] cf2bd started: /tools/Xilinx/Vitis/2022.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/sys_link/_sysl/.xsd --temp_dir /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/sys_link --output_dir /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [03:59:28] cf2bd finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2270.605 ; gain = 0.000 ; free physical = 1546 ; free virtual = 3837
INFO: [v++ 60-1441] [03:59:28] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2209.602 ; gain = 0.000 ; free physical = 1593 ; free virtual = 3885
INFO: [v++ 60-1443] [03:59:28] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/int/sdsl.dat -rtd /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/int/cf2sw.rtd -nofilter /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/int/cf2sw_full.rtd -xclbin /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/int/xclbin_orig.xml -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/run_link
INFO: [v++ 60-1441] [03:59:31] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2209.602 ; gain = 0.000 ; free physical = 1576 ; free virtual = 3871
INFO: [v++ 60-1443] [03:59:31] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/run_link
INFO: [v++ 60-1441] [03:59:32] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2209.602 ; gain = 0.000 ; free physical = 1560 ; free virtual = 3855
INFO: [v++ 60-1443] [03:59:32] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u50_gen3x16_xdma_5_202210_1 --kernel_frequency 300 --remote_ip_cache /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/.ipcache -s --output_dir /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/int --log_dir /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/logs/link --report_dir /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/reports/link --config /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/int/vplConfig.ini -k /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link --no-info --iprepo /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/int/xo/ip_repo/xilinx_com_hls_matrix_mul_1_0 --messageDb /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/run_link/vpl.pb /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/run_link

****** vpl v2022.1 (64-bit)
  **** SW Build 3524075 on 2022-04-13-17:42:45
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2022.1
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_5_202210_1
WARNING: [VPL 60-889] User-specified kernel frequency for ID 0 is the same as the default frequency 300 MHz, so it will be ignored
INFO: [VPL 60-1032] Extracting hardware platform to /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/_x/link/vivado/vpl/.local/hw_platform
[03:59:50] Run vpl: Step create_project: Started
Creating Vivado project.
[04:00:01] Run vpl: Step create_project: Completed
[04:00:01] Run vpl: Step create_bd: Started
[04:00:38] Run vpl: Step create_bd: Completed
[04:00:38] Run vpl: Step update_bd: Started
[04:00:39] Run vpl: Step update_bd: Completed
[04:00:39] Run vpl: Step generate_target: Started
[04:01:47] Run vpl: Step generate_target: Completed
[04:01:47] Run vpl: Step config_hw_runs: Started
[04:01:50] Run vpl: Step config_hw_runs: Completed
[04:01:50] Run vpl: Step synth: Started
[04:02:23] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:02:53] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:03:23] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:03:53] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:04:24] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:04:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:05:24] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:05:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:06:24] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:06:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:07:24] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:07:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:08:25] Top-level synthesis in progress.
[04:08:57] Top-level synthesis in progress.
[04:09:04] Run vpl: Step synth: Completed
[04:09:04] Run vpl: Step impl: Started
[04:14:12] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 14m 38s 

[04:14:12] Starting logic optimization..
[04:15:13] Phase 1 Retarget
[04:15:43] Phase 2 Constant propagation
[04:15:43] Phase 3 Sweep
[04:16:13] Phase 4 BUFG optimization
[04:16:13] Phase 5 Shift Register Optimization
[04:16:13] Phase 6 Post Processing Netlist
[04:18:14] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 04m 01s 

[04:18:14] Starting logic placement..
