

================================================================
== Vivado HLS Report for 'vadd'
================================================================
* Date:           Fri Apr 19 12:11:38 2019

* Version:        2019.1 (Build 2514601 on Mon Apr 15 08:45:15 MDT 2019)
* Project:        vadd
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.433|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16502|  16514|  16502|  16514|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+-------------+-----------+-----------+------+----------+
        |          |    Latency    |  Iteration  |  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |   Latency   |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+-------------+-----------+-----------+------+----------+
        |- Loop 1  |  16500|  16512| 4125 ~ 4128 |          -|          -|     4|    no    |
        | + read1  |   1025|   1025|            3|          1|          1|  1024|    yes   |
        | + read2  |   1025|   1025|            3|          1|          1|  1024|    yes   |
        | + vadd   |   1025|   1025|            3|          1|          1|  1024|    yes   |
        | + write  |   1025|   1025|            3|          1|          1|  1024|    yes   |
        +----------+-------+-------+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 11 12 13 }
  Pipeline-1 : II = 1, D = 3, States = { 22 23 24 }
  Pipeline-2 : II = 1, D = 3, States = { 26 27 28 }
  Pipeline-3 : II = 1, D = 3, States = { 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 14 12 
12 --> 13 
13 --> 11 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 25 23 
23 --> 24 
24 --> 22 
25 --> 26 
26 --> 29 27 
27 --> 28 
28 --> 26 
29 --> 30 
30 --> 31 
31 --> 34 32 
32 --> 33 
33 --> 31 
34 --> 35 38 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%size_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %size)"   --->   Operation 39 'read' 'size_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%out_r_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %out_r)"   --->   Operation 40 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%in2_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %in2)"   --->   Operation 41 'read' 'in2_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%in1_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %in1)"   --->   Operation 42 'read' 'in1_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%out_r5 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %out_r_read, i32 2, i32 63)"   --->   Operation 43 'partselect' 'out_r5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%in = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %in2_read, i32 2, i32 63)"   --->   Operation 44 'partselect' 'in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%in3 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %in1_read, i32 2, i32 63)"   --->   Operation 45 'partselect' 'in3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%v1_buffer = alloca [1024 x i32], align 16" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:79]   --->   Operation 46 'alloca' 'v1_buffer' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%v2_buffer = alloca [1024 x i32], align 16" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:80]   --->   Operation 47 'alloca' 'v2_buffer' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%vout_buffer = alloca [1024 x i32], align 16" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:81]   --->   Operation 48 'alloca' 'vout_buffer' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 2 <SV = 1> <Delay = 1.60>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%empty = zext i62 %out_r5 to i64"   --->   Operation 49 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%empty_7 = zext i62 %in to i64"   --->   Operation 50 'zext' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%empty_8 = zext i62 %in3 to i64"   --->   Operation 51 'zext' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !12"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %size) nounwind, !map !20"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @vadd_str) nounwind"   --->   Operation 54 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:70]   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %in1, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:73]   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %in2, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:74]   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %out_r, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:75]   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %size, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:76]   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:77]   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln85_1)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %size_read, i32 31)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:85]   --->   Operation 61 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.66ns)   --->   "%add_ln85 = add i32 %size_read, 1023" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:85]   --->   Operation 62 'add' 'add_ln85' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln85_1)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln85, i32 31)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:85]   --->   Operation 63 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.66ns)   --->   "%sub_ln85 = sub i32 -1023, %size_read" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:85]   --->   Operation 64 'sub' 'sub_ln85' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_lshr = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %sub_ln85, i32 10, i32 31)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:85]   --->   Operation 65 'partselect' 'p_lshr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.58ns)   --->   "%sub_ln85_1 = sub i22 0, %p_lshr" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:85]   --->   Operation 66 'sub' 'sub_ln85_1' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln85_1)   --->   "%tmp_7 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln85, i32 10, i32 31)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:85]   --->   Operation 67 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln85_1)   --->   "%select_ln85 = select i1 %tmp_6, i22 %sub_ln85_1, i22 %tmp_7" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:85]   --->   Operation 68 'select' 'select_ln85' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln85_1 = select i1 %tmp_5, i22 0, i22 %select_ln85" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:85]   --->   Operation 69 'select' 'select_ln85_1' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %select_ln85_1, i10 0)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:85]   --->   Operation 70 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.60ns)   --->   "br label %1" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:85]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.60>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ 0, %0 ], [ %i, %hls_label_0_end1 ]"   --->   Operation 72 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.85ns)   --->   "%icmp_ln85 = icmp eq i32 %i_0, %tmp_8" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:85]   --->   Operation 73 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln85, label %3, label %hls_label_0_begin" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:85]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.66ns)   --->   "%i = add nsw i32 %i_0, 1024" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:89]   --->   Operation 75 'add' 'i' <Predicate = (!icmp_ln85)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.85ns)   --->   "%icmp_ln89 = icmp sgt i32 %i, %size_read" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:89]   --->   Operation 76 'icmp' 'icmp_ln89' <Predicate = (!icmp_ln85)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.66ns)   --->   "%chunk_size = sub nsw i32 %size_read, %i_0" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:90]   --->   Operation 77 'sub' 'chunk_size' <Predicate = (!icmp_ln85)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.22ns)   --->   "%select_ln89 = select i1 %icmp_ln89, i32 %chunk_size, i32 1024" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:89]   --->   Operation 78 'select' 'select_ln89' <Predicate = (!icmp_ln85)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i32 %i_0 to i64" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101]   --->   Operation 79 'sext' 'sext_ln101' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.82ns)   --->   "%add_ln101 = add i64 %empty_8, %sext_ln101" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101]   --->   Operation 80 'add' 'add_ln101' <Predicate = (!icmp_ln85)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr inbounds i32* %gmem, i64 %add_ln101" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101]   --->   Operation 81 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "ret void" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:126]   --->   Operation 82 'ret' <Predicate = (icmp_ln85)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 83 [7/7] (2.43ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln89)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101]   --->   Operation 83 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 84 [6/7] (2.43ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln89)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101]   --->   Operation 84 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 85 [5/7] (2.43ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln89)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101]   --->   Operation 85 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 86 [4/7] (2.43ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln89)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101]   --->   Operation 86 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 87 [3/7] (2.43ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln89)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101]   --->   Operation 87 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 88 [2/7] (2.43ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln89)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101]   --->   Operation 88 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:85]   --->   Operation 89 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 4, i32 4, i32 0, [1 x i8]* @p_str1) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:86]   --->   Operation 90 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/7] (2.43ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln89)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101]   --->   Operation 91 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 92 [1/1] (0.60ns)   --->   "br label %2" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:98]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.60>

State 11 <SV = 10> <Delay = 0.85>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%j_0 = phi i31 [ 0, %hls_label_0_begin ], [ %j, %read1 ]"   --->   Operation 93 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i31 %j_0 to i32" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:98]   --->   Operation 94 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.85ns)   --->   "%icmp_ln98 = icmp slt i32 %zext_ln98, %select_ln89" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:98]   --->   Operation 95 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (0.66ns)   --->   "%j = add i31 %j_0, 1" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:98]   --->   Operation 96 'add' 'j' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln98, label %read1, label %.preheader2.preheader" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:98]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 98 [1/1] (2.43ns)   --->   "%gmem_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101]   --->   Operation 98 'read' 'gmem_addr_read' <Predicate = (icmp_ln98)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 1.15>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str7) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:98]   --->   Operation 99 'specloopname' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str7) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:98]   --->   Operation 100 'specregionbegin' 'tmp_1' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1024, i32 1024, i32 0, [1 x i8]* @p_str1) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:99]   --->   Operation 101 'speclooptripcount' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:100]   --->   Operation 102 'specpipeline' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i31 %j_0 to i64" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101]   --->   Operation 103 'zext' 'zext_ln101' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%v1_buffer_addr = getelementptr inbounds [1024 x i32]* %v1_buffer, i64 0, i64 %zext_ln101" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101]   --->   Operation 104 'getelementptr' 'v1_buffer_addr' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (1.15ns)   --->   "store i32 %gmem_addr_read, i32* %v1_buffer_addr, align 4" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101]   --->   Operation 105 'store' <Predicate = (icmp_ln98)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str7, i32 %tmp_1) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:102]   --->   Operation 106 'specregionend' 'empty_9' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "br label %2" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:98]   --->   Operation 107 'br' <Predicate = (icmp_ln98)> <Delay = 0.00>

State 14 <SV = 11> <Delay = 0.82>
ST_14 : Operation 108 [1/1] (0.82ns)   --->   "%add_ln107 = add i64 %empty_7, %sext_ln101" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107]   --->   Operation 108 'add' 'add_ln107' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr inbounds i32* %gmem, i64 %add_ln107" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107]   --->   Operation 109 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>

State 15 <SV = 12> <Delay = 2.43>
ST_15 : Operation 110 [7/7] (2.43ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %select_ln89)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107]   --->   Operation 110 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 2.43>
ST_16 : Operation 111 [6/7] (2.43ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %select_ln89)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107]   --->   Operation 111 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 2.43>
ST_17 : Operation 112 [5/7] (2.43ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %select_ln89)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107]   --->   Operation 112 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 2.43>
ST_18 : Operation 113 [4/7] (2.43ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %select_ln89)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107]   --->   Operation 113 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 2.43>
ST_19 : Operation 114 [3/7] (2.43ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %select_ln89)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107]   --->   Operation 114 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 2.43>
ST_20 : Operation 115 [2/7] (2.43ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %select_ln89)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107]   --->   Operation 115 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 18> <Delay = 2.43>
ST_21 : Operation 116 [1/7] (2.43ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %select_ln89)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107]   --->   Operation 116 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 117 [1/1] (0.60ns)   --->   "br label %.preheader2" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:104]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.60>

State 22 <SV = 19> <Delay = 0.85>
ST_22 : Operation 118 [1/1] (0.00ns)   --->   "%j1_0 = phi i31 [ %j_1, %read2 ], [ 0, %.preheader2.preheader ]"   --->   Operation 118 'phi' 'j1_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i31 %j1_0 to i32" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:104]   --->   Operation 119 'zext' 'zext_ln104' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 120 [1/1] (0.85ns)   --->   "%icmp_ln104 = icmp slt i32 %zext_ln104, %select_ln89" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:104]   --->   Operation 120 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 121 [1/1] (0.66ns)   --->   "%j_1 = add i31 %j1_0, 1" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:104]   --->   Operation 121 'add' 'j_1' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %icmp_ln104, label %read2, label %.preheader1.preheader" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:104]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 20> <Delay = 2.43>
ST_23 : Operation 123 [1/1] (2.43ns)   --->   "%gmem_addr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_1)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107]   --->   Operation 123 'read' 'gmem_addr_1_read' <Predicate = (icmp_ln104)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 21> <Delay = 1.15>
ST_24 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str8) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:104]   --->   Operation 124 'specloopname' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_24 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str8) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:104]   --->   Operation 125 'specregionbegin' 'tmp_2' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_24 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1024, i32 1024, i32 0, [1 x i8]* @p_str1) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:105]   --->   Operation 126 'speclooptripcount' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_24 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:106]   --->   Operation 127 'specpipeline' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_24 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i31 %j1_0 to i64" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107]   --->   Operation 128 'zext' 'zext_ln107' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_24 : Operation 129 [1/1] (0.00ns)   --->   "%v2_buffer_addr = getelementptr inbounds [1024 x i32]* %v2_buffer, i64 0, i64 %zext_ln107" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107]   --->   Operation 129 'getelementptr' 'v2_buffer_addr' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_24 : Operation 130 [1/1] (1.15ns)   --->   "store i32 %gmem_addr_1_read, i32* %v2_buffer_addr, align 4" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107]   --->   Operation 130 'store' <Predicate = (icmp_ln104)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 131 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str8, i32 %tmp_2) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:108]   --->   Operation 131 'specregionend' 'empty_10' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_24 : Operation 132 [1/1] (0.00ns)   --->   "br label %.preheader2" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:104]   --->   Operation 132 'br' <Predicate = (icmp_ln104)> <Delay = 0.00>

State 25 <SV = 20> <Delay = 0.60>
ST_25 : Operation 133 [1/1] (0.60ns)   --->   "br label %.preheader1" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:112]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.60>

State 26 <SV = 21> <Delay = 1.15>
ST_26 : Operation 134 [1/1] (0.00ns)   --->   "%j2_0 = phi i31 [ %j_2, %vadd ], [ 0, %.preheader1.preheader ]"   --->   Operation 134 'phi' 'j2_0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i31 %j2_0 to i32" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:112]   --->   Operation 135 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 136 [1/1] (0.85ns)   --->   "%icmp_ln112 = icmp slt i32 %zext_ln112, %select_ln89" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:112]   --->   Operation 136 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 137 [1/1] (0.66ns)   --->   "%j_2 = add i31 %j2_0, 1" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:112]   --->   Operation 137 'add' 'j_2' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 138 [1/1] (0.00ns)   --->   "br i1 %icmp_ln112, label %vadd, label %.preheader.preheader" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:112]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i31 %j2_0 to i64" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:116]   --->   Operation 139 'zext' 'zext_ln116' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_26 : Operation 140 [1/1] (0.00ns)   --->   "%v1_buffer_addr_1 = getelementptr inbounds [1024 x i32]* %v1_buffer, i64 0, i64 %zext_ln116" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:116]   --->   Operation 140 'getelementptr' 'v1_buffer_addr_1' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_26 : Operation 141 [2/2] (1.15ns)   --->   "%v1_buffer_load = load i32* %v1_buffer_addr_1, align 4" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:116]   --->   Operation 141 'load' 'v1_buffer_load' <Predicate = (icmp_ln112)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 142 [1/1] (0.00ns)   --->   "%v2_buffer_addr_1 = getelementptr inbounds [1024 x i32]* %v2_buffer, i64 0, i64 %zext_ln116" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:116]   --->   Operation 142 'getelementptr' 'v2_buffer_addr_1' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_26 : Operation 143 [2/2] (1.15ns)   --->   "%v2_buffer_load = load i32* %v2_buffer_addr_1, align 4" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:116]   --->   Operation 143 'load' 'v2_buffer_load' <Predicate = (icmp_ln112)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 27 <SV = 22> <Delay = 1.82>
ST_27 : Operation 144 [1/2] (1.15ns)   --->   "%v1_buffer_load = load i32* %v1_buffer_addr_1, align 4" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:116]   --->   Operation 144 'load' 'v1_buffer_load' <Predicate = (icmp_ln112)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 145 [1/2] (1.15ns)   --->   "%v2_buffer_load = load i32* %v2_buffer_addr_1, align 4" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:116]   --->   Operation 145 'load' 'v2_buffer_load' <Predicate = (icmp_ln112)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 146 [1/1] (0.66ns)   --->   "%add_ln116 = add i32 %v1_buffer_load, %v2_buffer_load" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:116]   --->   Operation 146 'add' 'add_ln116' <Predicate = (icmp_ln112)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 23> <Delay = 1.15>
ST_28 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str9) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:112]   --->   Operation 147 'specloopname' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_28 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str9) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:112]   --->   Operation 148 'specregionbegin' 'tmp_3' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_28 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1024, i32 1024, i32 0, [1 x i8]* @p_str1) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:113]   --->   Operation 149 'speclooptripcount' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_28 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:114]   --->   Operation 150 'specpipeline' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_28 : Operation 151 [1/1] (0.00ns)   --->   "%vout_buffer_addr = getelementptr inbounds [1024 x i32]* %vout_buffer, i64 0, i64 %zext_ln116" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:116]   --->   Operation 151 'getelementptr' 'vout_buffer_addr' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_28 : Operation 152 [1/1] (1.15ns)   --->   "store i32 %add_ln116, i32* %vout_buffer_addr, align 4" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:116]   --->   Operation 152 'store' <Predicate = (icmp_ln112)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 153 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str9, i32 %tmp_3) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:117]   --->   Operation 153 'specregionend' 'empty_11' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_28 : Operation 154 [1/1] (0.00ns)   --->   "br label %.preheader1" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:112]   --->   Operation 154 'br' <Predicate = (icmp_ln112)> <Delay = 0.00>

State 29 <SV = 22> <Delay = 0.82>
ST_29 : Operation 155 [1/1] (0.82ns)   --->   "%add_ln123 = add i64 %empty, %sext_ln101" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123]   --->   Operation 155 'add' 'add_ln123' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 156 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr inbounds i32* %gmem, i64 %add_ln123" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123]   --->   Operation 156 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>

State 30 <SV = 23> <Delay = 2.43>
ST_30 : Operation 157 [1/1] (2.43ns)   --->   "%gmem_addr_4_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_2, i32 %select_ln89)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123]   --->   Operation 157 'writereq' 'gmem_addr_4_wr_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 158 [1/1] (0.60ns)   --->   "br label %.preheader" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:120]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.60>

State 31 <SV = 24> <Delay = 1.15>
ST_31 : Operation 159 [1/1] (0.00ns)   --->   "%j3_0 = phi i31 [ %j_3, %write ], [ 0, %.preheader.preheader ]"   --->   Operation 159 'phi' 'j3_0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i31 %j3_0 to i32" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:120]   --->   Operation 160 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 161 [1/1] (0.85ns)   --->   "%icmp_ln120 = icmp slt i32 %zext_ln120, %select_ln89" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:120]   --->   Operation 161 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 162 [1/1] (0.66ns)   --->   "%j_3 = add i31 %j3_0, 1" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:120]   --->   Operation 162 'add' 'j_3' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 163 [1/1] (0.00ns)   --->   "br i1 %icmp_ln120, label %write, label %hls_label_0_end" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:120]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i31 %j3_0 to i64" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123]   --->   Operation 164 'zext' 'zext_ln123' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_31 : Operation 165 [1/1] (0.00ns)   --->   "%vout_buffer_addr_1 = getelementptr inbounds [1024 x i32]* %vout_buffer, i64 0, i64 %zext_ln123" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123]   --->   Operation 165 'getelementptr' 'vout_buffer_addr_1' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_31 : Operation 166 [2/2] (1.15ns)   --->   "%vout_buffer_load = load i32* %vout_buffer_addr_1, align 4" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123]   --->   Operation 166 'load' 'vout_buffer_load' <Predicate = (icmp_ln120)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 32 <SV = 25> <Delay = 1.15>
ST_32 : Operation 167 [1/2] (1.15ns)   --->   "%vout_buffer_load = load i32* %vout_buffer_addr_1, align 4" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123]   --->   Operation 167 'load' 'vout_buffer_load' <Predicate = (icmp_ln120)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 33 <SV = 26> <Delay = 2.43>
ST_33 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str10) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:120]   --->   Operation 168 'specloopname' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_33 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str10) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:120]   --->   Operation 169 'specregionbegin' 'tmp_4' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_33 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1024, i32 1024, i32 0, [1 x i8]* @p_str1) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:121]   --->   Operation 170 'speclooptripcount' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_33 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:122]   --->   Operation 171 'specpipeline' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_33 : Operation 172 [1/1] (2.43ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_2, i32 %vout_buffer_load, i4 -1)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123]   --->   Operation 172 'write' <Predicate = (icmp_ln120)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 173 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str10, i32 %tmp_4) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:124]   --->   Operation 173 'specregionend' 'empty_12' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_33 : Operation 174 [1/1] (0.00ns)   --->   "br label %.preheader" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:120]   --->   Operation 174 'br' <Predicate = (icmp_ln120)> <Delay = 0.00>

State 34 <SV = 25> <Delay = 2.43>
ST_34 : Operation 175 [1/1] (0.85ns)   --->   "%icmp_ln123 = icmp eq i32 %select_ln89, 0" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123]   --->   Operation 175 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 176 [1/1] (0.00ns)   --->   "br i1 %icmp_ln123, label %hls_label_0_end1, label %hls_label_0_end.resp" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 177 [5/5] (2.43ns)   --->   "%gmem_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123]   --->   Operation 177 'writeresp' 'gmem_addr_4_wr_resp' <Predicate = (!icmp_ln123)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 26> <Delay = 2.43>
ST_35 : Operation 178 [4/5] (2.43ns)   --->   "%gmem_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123]   --->   Operation 178 'writeresp' 'gmem_addr_4_wr_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 27> <Delay = 2.43>
ST_36 : Operation 179 [3/5] (2.43ns)   --->   "%gmem_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123]   --->   Operation 179 'writeresp' 'gmem_addr_4_wr_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 28> <Delay = 2.43>
ST_37 : Operation 180 [2/5] (2.43ns)   --->   "%gmem_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123]   --->   Operation 180 'writeresp' 'gmem_addr_4_wr_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 29> <Delay = 2.43>
ST_38 : Operation 181 [1/5] (2.43ns)   --->   "%gmem_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123]   --->   Operation 181 'writeresp' 'gmem_addr_4_wr_resp' <Predicate = (!icmp_ln123)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 182 [1/1] (0.00ns)   --->   "br label %hls_label_0_end1"   --->   Operation 182 'br' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_38 : Operation 183 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:125]   --->   Operation 183 'specregionend' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 184 [1/1] (0.00ns)   --->   "br label %1" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:85]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'size' [6]  (1 ns)

 <State 2>: 1.61ns
The critical path consists of the following:
	'sub' operation ('sub_ln85', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:85) [31]  (0.669 ns)
	'sub' operation ('sub_ln85_1', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:85) [33]  (0.585 ns)
	'select' operation ('select_ln85', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:85) [35]  (0 ns)
	'select' operation ('select_ln85_1', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:85) [36]  (0.353 ns)

 <State 3>: 1.76ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:89) [40]  (0 ns)
	'add' operation ('i', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:89) [46]  (0.669 ns)
	'icmp' operation ('icmp_ln89', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:89) [47]  (0.859 ns)
	'select' operation ('select_ln89', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:89) [49]  (0.227 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101) [53]  (2.43 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101) [53]  (2.43 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101) [53]  (2.43 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101) [53]  (2.43 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101) [53]  (2.43 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101) [53]  (2.43 ns)

 <State 10>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101) [53]  (2.43 ns)

 <State 11>: 0.859ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:98) [56]  (0 ns)
	'icmp' operation ('icmp_ln98', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:98) [58]  (0.859 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem' (/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101) [66]  (2.43 ns)

 <State 13>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('v1_buffer_addr', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101) [68]  (0 ns)
	'store' operation ('store_ln101', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101) of variable 'gmem_addr_read', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101 on array 'v1_buffer', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:79 [69]  (1.16 ns)

 <State 14>: 0.825ns
The critical path consists of the following:
	'add' operation ('add_ln107', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107) [73]  (0.825 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107) [75]  (2.43 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107) [75]  (2.43 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107) [75]  (2.43 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107) [75]  (2.43 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107) [75]  (2.43 ns)

 <State 20>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107) [75]  (2.43 ns)

 <State 21>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107) [75]  (2.43 ns)

 <State 22>: 0.859ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:104) [78]  (0 ns)
	'icmp' operation ('icmp_ln104', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:104) [80]  (0.859 ns)

 <State 23>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem' (/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107) [88]  (2.43 ns)

 <State 24>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('v2_buffer_addr', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107) [90]  (0 ns)
	'store' operation ('store_ln107', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107) of variable 'gmem_addr_1_read', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107 on array 'v2_buffer', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:80 [91]  (1.16 ns)

 <State 25>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:112) [97]  (0.603 ns)

 <State 26>: 1.16ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:112) [97]  (0 ns)
	'getelementptr' operation ('v1_buffer_addr_1', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:116) [108]  (0 ns)
	'load' operation ('v1_buffer_load', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:116) on array 'v1_buffer', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:79 [109]  (1.16 ns)

 <State 27>: 1.83ns
The critical path consists of the following:
	'load' operation ('v1_buffer_load', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:116) on array 'v1_buffer', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:79 [109]  (1.16 ns)
	'add' operation ('add_ln116', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:116) [112]  (0.669 ns)

 <State 28>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('vout_buffer_addr', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:116) [113]  (0 ns)
	'store' operation ('store_ln116', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:116) of variable 'add_ln116', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:116 on array 'vout_buffer', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:81 [114]  (1.16 ns)

 <State 29>: 0.825ns
The critical path consists of the following:
	'add' operation ('add_ln123', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123) [118]  (0.825 ns)

 <State 30>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123) [120]  (2.43 ns)

 <State 31>: 1.16ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:120) [123]  (0 ns)
	'getelementptr' operation ('vout_buffer_addr_1', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123) [134]  (0 ns)
	'load' operation ('vout_buffer_load', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123) on array 'vout_buffer', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:81 [135]  (1.16 ns)

 <State 32>: 1.16ns
The critical path consists of the following:
	'load' operation ('vout_buffer_load', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123) on array 'vout_buffer', /proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:81 [135]  (1.16 ns)

 <State 33>: 2.43ns
The critical path consists of the following:
	bus write on port 'gmem' (/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123) [136]  (2.43 ns)

 <State 34>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123) [143]  (2.43 ns)

 <State 35>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123) [143]  (2.43 ns)

 <State 36>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123) [143]  (2.43 ns)

 <State 37>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123) [143]  (2.43 ns)

 <State 38>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123) [143]  (2.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
