// Seed: 1348388373
module module_0 #(
    parameter id_5 = 32'd21
) (
    input supply1 id_0,
    input supply0 id_1,
    input supply1 id_2
);
  wire id_4;
  ;
  assign module_1.id_3 = 0;
  logic [-1 : 1] _id_5;
  ;
  localparam id_6 = 1;
  logic id_7;
  ;
  wire [id_5  >  1 : 1] id_8;
  wire id_9;
  if (-1) begin : LABEL_0
    wire id_10;
  end else begin : LABEL_1
    wire id_11;
  end
  parameter id_12 = id_6;
endmodule
module module_1 #(
    parameter id_0 = 32'd62
) (
    input wor _id_0,
    output supply1 id_1,
    output wor id_2,
    output uwire id_3,
    input tri0 id_4
);
  wire [id_0 : id_0] id_6;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  wire id_7;
endmodule : SymbolIdentifier
