Fitter Status : Successful - Sat Aug 01 21:57:39 2020
Quartus II Version : 9.0 Build 132 02/25/2009 SJ Web Edition
Revision Name : CA_Project
Top-level Entity Name : CA_Project
Family : Stratix II
Device : EP2S15F484C3
Timing Models : Final
Logic utilization : 37 %
    Combinational ALUTs : 2,967 / 12,480 ( 24 % )
    Dedicated logic registers : 1,030 / 12,480 ( 8 % )
Total registers : 1030
Total pins : 18 / 343 ( 5 % )
Total virtual pins : 0
Total block memory bits : 14,848 / 419,328 ( 4 % )
DSP block 9-bit elements : 8 / 96 ( 8 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
