	component memory_io is
		port (
			clk_clk                : in    std_logic                     := 'X';             -- clk
			data_control_writedata : out   std_logic_vector(31 downto 0);                    -- writedata
			data_control_readdata  : in    std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
			data_control_address   : out   std_logic_vector(7 downto 0);                     -- address
			data_control_read      : out   std_logic;                                        -- read
			data_control_write     : out   std_logic;                                        -- write
			data_in_write          : out   std_logic;                                        -- write
			data_in_writedata      : out   std_logic_vector(31 downto 0);                    -- writedata
			data_in_address        : out   std_logic_vector(7 downto 0);                     -- address
			data_out_readdata      : in    std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
			data_out_address       : out   std_logic_vector(7 downto 0);                     -- address
			data_out_read          : out   std_logic;                                        -- read
			memory_mem_a           : out   std_logic_vector(12 downto 0);                    -- mem_a
			memory_mem_ba          : out   std_logic_vector(2 downto 0);                     -- mem_ba
			memory_mem_ck          : out   std_logic;                                        -- mem_ck
			memory_mem_ck_n        : out   std_logic;                                        -- mem_ck_n
			memory_mem_cke         : out   std_logic;                                        -- mem_cke
			memory_mem_cs_n        : out   std_logic;                                        -- mem_cs_n
			memory_mem_ras_n       : out   std_logic;                                        -- mem_ras_n
			memory_mem_cas_n       : out   std_logic;                                        -- mem_cas_n
			memory_mem_we_n        : out   std_logic;                                        -- mem_we_n
			memory_mem_reset_n     : out   std_logic;                                        -- mem_reset_n
			memory_mem_dq          : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- mem_dq
			memory_mem_dqs         : inout std_logic                     := 'X';             -- mem_dqs
			memory_mem_dqs_n       : inout std_logic                     := 'X';             -- mem_dqs_n
			memory_mem_odt         : out   std_logic;                                        -- mem_odt
			memory_mem_dm          : out   std_logic;                                        -- mem_dm
			memory_oct_rzqin       : in    std_logic                     := 'X';             -- oct_rzqin
			reset_reset_n          : in    std_logic                     := 'X'              -- reset_n
		);
	end component memory_io;

