# Image-Filter-For-Xilinx-FPGA-Board-in-VHDL
It is a generalization of Sobel Edge Detection. It can handle any general 3x3 kernel filter. Here is link to simpler 1x3 filter in VHDL https://github.com/sarthak-panda/Vertical-Edge-Detection-Algorithm-For-Xilinx-FPGA-Board-in-VHDL
