-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Wb is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    mu : IN STD_LOGIC_VECTOR (31 downto 0);
    mu_ap_vld : IN STD_LOGIC;
    x1_real : IN STD_LOGIC_VECTOR (31 downto 0);
    x1_real_ap_vld : IN STD_LOGIC;
    x1_imag : IN STD_LOGIC_VECTOR (31 downto 0);
    x1_imag_ap_vld : IN STD_LOGIC;
    x2_real : IN STD_LOGIC_VECTOR (31 downto 0);
    x2_real_ap_vld : IN STD_LOGIC;
    x2_imag : IN STD_LOGIC_VECTOR (31 downto 0);
    x2_imag_ap_vld : IN STD_LOGIC;
    x3_real : IN STD_LOGIC_VECTOR (31 downto 0);
    x3_real_ap_vld : IN STD_LOGIC;
    x3_imag : IN STD_LOGIC_VECTOR (31 downto 0);
    x3_imag_ap_vld : IN STD_LOGIC;
    x4_real : IN STD_LOGIC_VECTOR (31 downto 0);
    x4_real_ap_vld : IN STD_LOGIC;
    x4_imag : IN STD_LOGIC_VECTOR (31 downto 0);
    x4_imag_ap_vld : IN STD_LOGIC;
    x5_real : IN STD_LOGIC_VECTOR (31 downto 0);
    x5_real_ap_vld : IN STD_LOGIC;
    x5_imag : IN STD_LOGIC_VECTOR (31 downto 0);
    x5_imag_ap_vld : IN STD_LOGIC;
    x6_real : IN STD_LOGIC_VECTOR (31 downto 0);
    x6_real_ap_vld : IN STD_LOGIC;
    x6_imag : IN STD_LOGIC_VECTOR (31 downto 0);
    x6_imag_ap_vld : IN STD_LOGIC;
    x7_real : IN STD_LOGIC_VECTOR (31 downto 0);
    x7_real_ap_vld : IN STD_LOGIC;
    x7_imag : IN STD_LOGIC_VECTOR (31 downto 0);
    x7_imag_ap_vld : IN STD_LOGIC;
    x8_real : IN STD_LOGIC_VECTOR (31 downto 0);
    x8_real_ap_vld : IN STD_LOGIC;
    x8_imag : IN STD_LOGIC_VECTOR (31 downto 0);
    x8_imag_ap_vld : IN STD_LOGIC;
    x9_real : IN STD_LOGIC_VECTOR (31 downto 0);
    x9_real_ap_vld : IN STD_LOGIC;
    x9_imag : IN STD_LOGIC_VECTOR (31 downto 0);
    x9_imag_ap_vld : IN STD_LOGIC;
    W1_old_real : IN STD_LOGIC_VECTOR (31 downto 0);
    W1_old_real_ap_vld : IN STD_LOGIC;
    W1_old_imag : IN STD_LOGIC_VECTOR (31 downto 0);
    W1_old_imag_ap_vld : IN STD_LOGIC;
    W2_old_real : IN STD_LOGIC_VECTOR (31 downto 0);
    W2_old_real_ap_vld : IN STD_LOGIC;
    W2_old_imag : IN STD_LOGIC_VECTOR (31 downto 0);
    W2_old_imag_ap_vld : IN STD_LOGIC;
    W3_old_real : IN STD_LOGIC_VECTOR (31 downto 0);
    W3_old_real_ap_vld : IN STD_LOGIC;
    W3_old_imag : IN STD_LOGIC_VECTOR (31 downto 0);
    W3_old_imag_ap_vld : IN STD_LOGIC;
    W4_old_real : IN STD_LOGIC_VECTOR (31 downto 0);
    W4_old_real_ap_vld : IN STD_LOGIC;
    W4_old_imag : IN STD_LOGIC_VECTOR (31 downto 0);
    W4_old_imag_ap_vld : IN STD_LOGIC;
    W5_old_real : IN STD_LOGIC_VECTOR (31 downto 0);
    W5_old_real_ap_vld : IN STD_LOGIC;
    W5_old_imag : IN STD_LOGIC_VECTOR (31 downto 0);
    W5_old_imag_ap_vld : IN STD_LOGIC;
    W6_old_real : IN STD_LOGIC_VECTOR (31 downto 0);
    W6_old_real_ap_vld : IN STD_LOGIC;
    W6_old_imag : IN STD_LOGIC_VECTOR (31 downto 0);
    W6_old_imag_ap_vld : IN STD_LOGIC;
    W7_old_real : IN STD_LOGIC_VECTOR (31 downto 0);
    W7_old_real_ap_vld : IN STD_LOGIC;
    W7_old_imag : IN STD_LOGIC_VECTOR (31 downto 0);
    W7_old_imag_ap_vld : IN STD_LOGIC;
    W8_old_real : IN STD_LOGIC_VECTOR (31 downto 0);
    W8_old_real_ap_vld : IN STD_LOGIC;
    W8_old_imag : IN STD_LOGIC_VECTOR (31 downto 0);
    W8_old_imag_ap_vld : IN STD_LOGIC;
    W9_old_real : IN STD_LOGIC_VECTOR (31 downto 0);
    W9_old_real_ap_vld : IN STD_LOGIC;
    W9_old_imag : IN STD_LOGIC_VECTOR (31 downto 0);
    W9_old_imag_ap_vld : IN STD_LOGIC;
    err_real : IN STD_LOGIC_VECTOR (31 downto 0);
    err_real_ap_vld : IN STD_LOGIC;
    err_imag : IN STD_LOGIC_VECTOR (31 downto 0);
    err_imag_ap_vld : IN STD_LOGIC;
    W1_real : OUT STD_LOGIC_VECTOR (31 downto 0);
    W1_real_ap_vld : OUT STD_LOGIC;
    W1_imag : OUT STD_LOGIC_VECTOR (31 downto 0);
    W1_imag_ap_vld : OUT STD_LOGIC;
    W2_real : OUT STD_LOGIC_VECTOR (31 downto 0);
    W2_real_ap_vld : OUT STD_LOGIC;
    W2_imag : OUT STD_LOGIC_VECTOR (31 downto 0);
    W2_imag_ap_vld : OUT STD_LOGIC;
    W3_real : OUT STD_LOGIC_VECTOR (31 downto 0);
    W3_real_ap_vld : OUT STD_LOGIC;
    W3_imag : OUT STD_LOGIC_VECTOR (31 downto 0);
    W3_imag_ap_vld : OUT STD_LOGIC;
    W4_real : OUT STD_LOGIC_VECTOR (31 downto 0);
    W4_real_ap_vld : OUT STD_LOGIC;
    W4_imag : OUT STD_LOGIC_VECTOR (31 downto 0);
    W4_imag_ap_vld : OUT STD_LOGIC;
    W5_real : OUT STD_LOGIC_VECTOR (31 downto 0);
    W5_real_ap_vld : OUT STD_LOGIC;
    W5_imag : OUT STD_LOGIC_VECTOR (31 downto 0);
    W5_imag_ap_vld : OUT STD_LOGIC;
    W6_real : OUT STD_LOGIC_VECTOR (31 downto 0);
    W6_real_ap_vld : OUT STD_LOGIC;
    W6_imag : OUT STD_LOGIC_VECTOR (31 downto 0);
    W6_imag_ap_vld : OUT STD_LOGIC;
    W7_real : OUT STD_LOGIC_VECTOR (31 downto 0);
    W7_real_ap_vld : OUT STD_LOGIC;
    W7_imag : OUT STD_LOGIC_VECTOR (31 downto 0);
    W7_imag_ap_vld : OUT STD_LOGIC;
    W8_real : OUT STD_LOGIC_VECTOR (31 downto 0);
    W8_real_ap_vld : OUT STD_LOGIC;
    W8_imag : OUT STD_LOGIC_VECTOR (31 downto 0);
    W8_imag_ap_vld : OUT STD_LOGIC;
    W9_real : OUT STD_LOGIC_VECTOR (31 downto 0);
    W9_real_ap_vld : OUT STD_LOGIC;
    W9_imag : OUT STD_LOGIC_VECTOR (31 downto 0);
    W9_imag_ap_vld : OUT STD_LOGIC );
end;


architecture behav of Wb is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "Wb,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-2,HLS_INPUT_CLOCK=6.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=5.797600,HLS_SYN_LAT=151,HLS_SYN_TPT=24,HLS_SYN_MEM=0,HLS_SYN_DSP=21,HLS_SYN_FF=14788,HLS_SYN_LUT=6567,HLS_VERSION=2019_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000001000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000010000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000100000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (23 downto 0) := "000000000001000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (23 downto 0) := "000000000010000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (23 downto 0) := "000000000100000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (23 downto 0) := "000000001000000000000000";
    constant ap_ST_fsm_pp0_stage16 : STD_LOGIC_VECTOR (23 downto 0) := "000000010000000000000000";
    constant ap_ST_fsm_pp0_stage17 : STD_LOGIC_VECTOR (23 downto 0) := "000000100000000000000000";
    constant ap_ST_fsm_pp0_stage18 : STD_LOGIC_VECTOR (23 downto 0) := "000001000000000000000000";
    constant ap_ST_fsm_pp0_stage19 : STD_LOGIC_VECTOR (23 downto 0) := "000010000000000000000000";
    constant ap_ST_fsm_pp0_stage20 : STD_LOGIC_VECTOR (23 downto 0) := "000100000000000000000000";
    constant ap_ST_fsm_pp0_stage21 : STD_LOGIC_VECTOR (23 downto 0) := "001000000000000000000000";
    constant ap_ST_fsm_pp0_stage22 : STD_LOGIC_VECTOR (23 downto 0) := "010000000000000000000000";
    constant ap_ST_fsm_pp0_stage23 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";

    signal mu_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal mu_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal mu_ap_vld_preg : STD_LOGIC := '0';
    signal mu_ap_vld_in_sig : STD_LOGIC;
    signal x1_real_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal x1_real_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal x1_real_ap_vld_preg : STD_LOGIC := '0';
    signal x1_real_ap_vld_in_sig : STD_LOGIC;
    signal x1_imag_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal x1_imag_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal x1_imag_ap_vld_preg : STD_LOGIC := '0';
    signal x1_imag_ap_vld_in_sig : STD_LOGIC;
    signal x2_real_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal x2_real_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal x2_real_ap_vld_preg : STD_LOGIC := '0';
    signal x2_real_ap_vld_in_sig : STD_LOGIC;
    signal x2_imag_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal x2_imag_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal x2_imag_ap_vld_preg : STD_LOGIC := '0';
    signal x2_imag_ap_vld_in_sig : STD_LOGIC;
    signal x3_real_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal x3_real_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal x3_real_ap_vld_preg : STD_LOGIC := '0';
    signal x3_real_ap_vld_in_sig : STD_LOGIC;
    signal x3_imag_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal x3_imag_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal x3_imag_ap_vld_preg : STD_LOGIC := '0';
    signal x3_imag_ap_vld_in_sig : STD_LOGIC;
    signal x4_real_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal x4_real_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal x4_real_ap_vld_preg : STD_LOGIC := '0';
    signal x4_real_ap_vld_in_sig : STD_LOGIC;
    signal x4_imag_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal x4_imag_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal x4_imag_ap_vld_preg : STD_LOGIC := '0';
    signal x4_imag_ap_vld_in_sig : STD_LOGIC;
    signal x5_real_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal x5_real_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal x5_real_ap_vld_preg : STD_LOGIC := '0';
    signal x5_real_ap_vld_in_sig : STD_LOGIC;
    signal x5_imag_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal x5_imag_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal x5_imag_ap_vld_preg : STD_LOGIC := '0';
    signal x5_imag_ap_vld_in_sig : STD_LOGIC;
    signal x6_real_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal x6_real_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal x6_real_ap_vld_preg : STD_LOGIC := '0';
    signal x6_real_ap_vld_in_sig : STD_LOGIC;
    signal x6_imag_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal x6_imag_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal x6_imag_ap_vld_preg : STD_LOGIC := '0';
    signal x6_imag_ap_vld_in_sig : STD_LOGIC;
    signal x7_real_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal x7_real_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal x7_real_ap_vld_preg : STD_LOGIC := '0';
    signal x7_real_ap_vld_in_sig : STD_LOGIC;
    signal x7_imag_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal x7_imag_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal x7_imag_ap_vld_preg : STD_LOGIC := '0';
    signal x7_imag_ap_vld_in_sig : STD_LOGIC;
    signal x8_real_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal x8_real_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal x8_real_ap_vld_preg : STD_LOGIC := '0';
    signal x8_real_ap_vld_in_sig : STD_LOGIC;
    signal x8_imag_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal x8_imag_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal x8_imag_ap_vld_preg : STD_LOGIC := '0';
    signal x8_imag_ap_vld_in_sig : STD_LOGIC;
    signal x9_real_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal x9_real_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal x9_real_ap_vld_preg : STD_LOGIC := '0';
    signal x9_real_ap_vld_in_sig : STD_LOGIC;
    signal x9_imag_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal x9_imag_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal x9_imag_ap_vld_preg : STD_LOGIC := '0';
    signal x9_imag_ap_vld_in_sig : STD_LOGIC;
    signal W1_old_real_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal W1_old_real_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal W1_old_real_ap_vld_preg : STD_LOGIC := '0';
    signal W1_old_real_ap_vld_in_sig : STD_LOGIC;
    signal W1_old_imag_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal W1_old_imag_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal W1_old_imag_ap_vld_preg : STD_LOGIC := '0';
    signal W1_old_imag_ap_vld_in_sig : STD_LOGIC;
    signal W2_old_real_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal W2_old_real_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal W2_old_real_ap_vld_preg : STD_LOGIC := '0';
    signal W2_old_real_ap_vld_in_sig : STD_LOGIC;
    signal W2_old_imag_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal W2_old_imag_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal W2_old_imag_ap_vld_preg : STD_LOGIC := '0';
    signal W2_old_imag_ap_vld_in_sig : STD_LOGIC;
    signal W3_old_real_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal W3_old_real_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal W3_old_real_ap_vld_preg : STD_LOGIC := '0';
    signal W3_old_real_ap_vld_in_sig : STD_LOGIC;
    signal W3_old_imag_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal W3_old_imag_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal W3_old_imag_ap_vld_preg : STD_LOGIC := '0';
    signal W3_old_imag_ap_vld_in_sig : STD_LOGIC;
    signal W4_old_real_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal W4_old_real_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal W4_old_real_ap_vld_preg : STD_LOGIC := '0';
    signal W4_old_real_ap_vld_in_sig : STD_LOGIC;
    signal W4_old_imag_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal W4_old_imag_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal W4_old_imag_ap_vld_preg : STD_LOGIC := '0';
    signal W4_old_imag_ap_vld_in_sig : STD_LOGIC;
    signal W5_old_real_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal W5_old_real_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal W5_old_real_ap_vld_preg : STD_LOGIC := '0';
    signal W5_old_real_ap_vld_in_sig : STD_LOGIC;
    signal W5_old_imag_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal W5_old_imag_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal W5_old_imag_ap_vld_preg : STD_LOGIC := '0';
    signal W5_old_imag_ap_vld_in_sig : STD_LOGIC;
    signal W6_old_real_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal W6_old_real_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal W6_old_real_ap_vld_preg : STD_LOGIC := '0';
    signal W6_old_real_ap_vld_in_sig : STD_LOGIC;
    signal W6_old_imag_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal W6_old_imag_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal W6_old_imag_ap_vld_preg : STD_LOGIC := '0';
    signal W6_old_imag_ap_vld_in_sig : STD_LOGIC;
    signal W7_old_real_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal W7_old_real_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal W7_old_real_ap_vld_preg : STD_LOGIC := '0';
    signal W7_old_real_ap_vld_in_sig : STD_LOGIC;
    signal W7_old_imag_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal W7_old_imag_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal W7_old_imag_ap_vld_preg : STD_LOGIC := '0';
    signal W7_old_imag_ap_vld_in_sig : STD_LOGIC;
    signal W8_old_real_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal W8_old_real_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal W8_old_real_ap_vld_preg : STD_LOGIC := '0';
    signal W8_old_real_ap_vld_in_sig : STD_LOGIC;
    signal W8_old_imag_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal W8_old_imag_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal W8_old_imag_ap_vld_preg : STD_LOGIC := '0';
    signal W8_old_imag_ap_vld_in_sig : STD_LOGIC;
    signal W9_old_real_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal W9_old_real_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal W9_old_real_ap_vld_preg : STD_LOGIC := '0';
    signal W9_old_real_ap_vld_in_sig : STD_LOGIC;
    signal W9_old_imag_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal W9_old_imag_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal W9_old_imag_ap_vld_preg : STD_LOGIC := '0';
    signal W9_old_imag_ap_vld_in_sig : STD_LOGIC;
    signal err_real_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal err_real_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal err_real_ap_vld_preg : STD_LOGIC := '0';
    signal err_real_ap_vld_in_sig : STD_LOGIC;
    signal err_imag_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal err_imag_in_sig : STD_LOGIC_VECTOR (31 downto 0);
    signal err_imag_ap_vld_preg : STD_LOGIC := '0';
    signal err_imag_ap_vld_in_sig : STD_LOGIC;
    signal mu_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal x1_real_blk_n : STD_LOGIC;
    signal x1_imag_blk_n : STD_LOGIC;
    signal x2_real_blk_n : STD_LOGIC;
    signal x2_imag_blk_n : STD_LOGIC;
    signal x3_real_blk_n : STD_LOGIC;
    signal x3_imag_blk_n : STD_LOGIC;
    signal x4_real_blk_n : STD_LOGIC;
    signal x4_imag_blk_n : STD_LOGIC;
    signal x5_real_blk_n : STD_LOGIC;
    signal x5_imag_blk_n : STD_LOGIC;
    signal x6_real_blk_n : STD_LOGIC;
    signal x6_imag_blk_n : STD_LOGIC;
    signal x7_real_blk_n : STD_LOGIC;
    signal x7_imag_blk_n : STD_LOGIC;
    signal x8_real_blk_n : STD_LOGIC;
    signal x8_imag_blk_n : STD_LOGIC;
    signal x9_real_blk_n : STD_LOGIC;
    signal x9_imag_blk_n : STD_LOGIC;
    signal W1_old_real_blk_n : STD_LOGIC;
    signal W1_old_imag_blk_n : STD_LOGIC;
    signal W2_old_real_blk_n : STD_LOGIC;
    signal W2_old_imag_blk_n : STD_LOGIC;
    signal W3_old_real_blk_n : STD_LOGIC;
    signal W3_old_imag_blk_n : STD_LOGIC;
    signal W4_old_real_blk_n : STD_LOGIC;
    signal W4_old_imag_blk_n : STD_LOGIC;
    signal W5_old_real_blk_n : STD_LOGIC;
    signal W5_old_imag_blk_n : STD_LOGIC;
    signal W6_old_real_blk_n : STD_LOGIC;
    signal W6_old_imag_blk_n : STD_LOGIC;
    signal W7_old_real_blk_n : STD_LOGIC;
    signal W7_old_imag_blk_n : STD_LOGIC;
    signal W8_old_real_blk_n : STD_LOGIC;
    signal W8_old_imag_blk_n : STD_LOGIC;
    signal W9_old_real_blk_n : STD_LOGIC;
    signal W9_old_imag_blk_n : STD_LOGIC;
    signal err_real_blk_n : STD_LOGIC;
    signal err_imag_blk_n : STD_LOGIC;
    signal w_imag_load_1_reg_534 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_real_load_1_reg_544 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_imag_load_2_reg_554 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_real_load_2_reg_564 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_imag_load_3_reg_574 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_real_load_3_reg_584 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_imag_load_4_reg_594 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_real_load_4_reg_604 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_imag_load_8_reg_674 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_real_load_8_reg_684 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_743_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_782 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state28_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state52_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_state76_pp0_stage3_iter3 : BOOLEAN;
    signal ap_block_state100_pp0_stage3_iter4 : BOOLEAN;
    signal ap_block_state124_pp0_stage3_iter5 : BOOLEAN;
    signal ap_block_state148_pp0_stage3_iter6 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage19 : signal is "none";
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_block_state20_pp0_stage19_iter0 : BOOLEAN;
    signal ap_block_state44_pp0_stage19_iter1 : BOOLEAN;
    signal ap_block_state68_pp0_stage19_iter2 : BOOLEAN;
    signal ap_block_state92_pp0_stage19_iter3 : BOOLEAN;
    signal ap_block_state116_pp0_stage19_iter4 : BOOLEAN;
    signal ap_block_state140_pp0_stage19_iter5 : BOOLEAN;
    signal ap_block_pp0_stage19_11001 : BOOLEAN;
    signal and_ln82_reg_1557 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_749_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_788 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_794 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state29_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_state53_pp0_stage4_iter2 : BOOLEAN;
    signal ap_block_state77_pp0_stage4_iter3 : BOOLEAN;
    signal ap_block_state101_pp0_stage4_iter4 : BOOLEAN;
    signal ap_block_state125_pp0_stage4_iter5 : BOOLEAN;
    signal ap_block_state149_pp0_stage4_iter6 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage20 : signal is "none";
    signal ap_block_state21_pp0_stage20_iter0 : BOOLEAN;
    signal ap_block_state45_pp0_stage20_iter1 : BOOLEAN;
    signal ap_block_state69_pp0_stage20_iter2 : BOOLEAN;
    signal ap_block_state93_pp0_stage20_iter3 : BOOLEAN;
    signal ap_block_state117_pp0_stage20_iter4 : BOOLEAN;
    signal ap_block_state141_pp0_stage20_iter5 : BOOLEAN;
    signal ap_block_pp0_stage20_11001 : BOOLEAN;
    signal reg_800 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_755_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_806 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_761_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_812 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_767_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_818 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_824 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state30_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_state54_pp0_stage5_iter2 : BOOLEAN;
    signal ap_block_state78_pp0_stage5_iter3 : BOOLEAN;
    signal ap_block_state102_pp0_stage5_iter4 : BOOLEAN;
    signal ap_block_state126_pp0_stage5_iter5 : BOOLEAN;
    signal ap_block_state150_pp0_stage5_iter6 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage21 : signal is "none";
    signal ap_block_state22_pp0_stage21_iter0 : BOOLEAN;
    signal ap_block_state46_pp0_stage21_iter1 : BOOLEAN;
    signal ap_block_state70_pp0_stage21_iter2 : BOOLEAN;
    signal ap_block_state94_pp0_stage21_iter3 : BOOLEAN;
    signal ap_block_state118_pp0_stage21_iter4 : BOOLEAN;
    signal ap_block_state142_pp0_stage21_iter5 : BOOLEAN;
    signal ap_block_pp0_stage21_11001 : BOOLEAN;
    signal reg_830 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_836 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_842 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_848 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_854 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state31_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_state55_pp0_stage6_iter2 : BOOLEAN;
    signal ap_block_state79_pp0_stage6_iter3 : BOOLEAN;
    signal ap_block_state103_pp0_stage6_iter4 : BOOLEAN;
    signal ap_block_state127_pp0_stage6_iter5 : BOOLEAN;
    signal ap_block_state151_pp0_stage6_iter6 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal reg_860 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_866 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_871 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state32_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_state56_pp0_stage7_iter2 : BOOLEAN;
    signal ap_block_state80_pp0_stage7_iter3 : BOOLEAN;
    signal ap_block_state104_pp0_stage7_iter4 : BOOLEAN;
    signal ap_block_state128_pp0_stage7_iter5 : BOOLEAN;
    signal ap_block_state152_pp0_stage7_iter6 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage22 : signal is "none";
    signal ap_block_state23_pp0_stage22_iter0 : BOOLEAN;
    signal ap_block_state47_pp0_stage22_iter1 : BOOLEAN;
    signal ap_block_state71_pp0_stage22_iter2 : BOOLEAN;
    signal ap_block_state95_pp0_stage22_iter3 : BOOLEAN;
    signal ap_block_state119_pp0_stage22_iter4 : BOOLEAN;
    signal ap_block_state143_pp0_stage22_iter5 : BOOLEAN;
    signal ap_block_pp0_stage22_11001 : BOOLEAN;
    signal reg_877 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_882 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_694_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_888 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_state12_pp0_stage11_iter0 : BOOLEAN;
    signal ap_block_state36_pp0_stage11_iter1 : BOOLEAN;
    signal ap_block_state60_pp0_stage11_iter2 : BOOLEAN;
    signal ap_block_state84_pp0_stage11_iter3 : BOOLEAN;
    signal ap_block_state108_pp0_stage11_iter4 : BOOLEAN;
    signal ap_block_state132_pp0_stage11_iter5 : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal grp_fu_698_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_894 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal reg_900 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage16 : signal is "none";
    signal ap_block_state17_pp0_stage16_iter0 : BOOLEAN;
    signal ap_block_state41_pp0_stage16_iter1 : BOOLEAN;
    signal ap_block_state65_pp0_stage16_iter2 : BOOLEAN;
    signal ap_block_state89_pp0_stage16_iter3 : BOOLEAN;
    signal ap_block_state113_pp0_stage16_iter4 : BOOLEAN;
    signal ap_block_state137_pp0_stage16_iter5 : BOOLEAN;
    signal ap_block_pp0_stage16_11001 : BOOLEAN;
    signal reg_906 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal grp_fu_702_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_912 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_918 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage17 : signal is "none";
    signal ap_block_state18_pp0_stage17_iter0 : BOOLEAN;
    signal ap_block_state42_pp0_stage17_iter1 : BOOLEAN;
    signal ap_block_state66_pp0_stage17_iter2 : BOOLEAN;
    signal ap_block_state90_pp0_stage17_iter3 : BOOLEAN;
    signal ap_block_state114_pp0_stage17_iter4 : BOOLEAN;
    signal ap_block_state138_pp0_stage17_iter5 : BOOLEAN;
    signal ap_block_pp0_stage17_11001 : BOOLEAN;
    signal reg_924 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_930 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_936 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage18 : signal is "none";
    signal ap_block_state19_pp0_stage18_iter0 : BOOLEAN;
    signal ap_block_state43_pp0_stage18_iter1 : BOOLEAN;
    signal ap_block_state67_pp0_stage18_iter2 : BOOLEAN;
    signal ap_block_state91_pp0_stage18_iter3 : BOOLEAN;
    signal ap_block_state115_pp0_stage18_iter4 : BOOLEAN;
    signal ap_block_state139_pp0_stage18_iter5 : BOOLEAN;
    signal ap_block_pp0_stage18_11001 : BOOLEAN;
    signal reg_942 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_948 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_953 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_773_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_959 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal and_ln82_reg_1557_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_966 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_state9_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_state33_pp0_stage8_iter1 : BOOLEAN;
    signal ap_block_state57_pp0_stage8_iter2 : BOOLEAN;
    signal ap_block_state81_pp0_stage8_iter3 : BOOLEAN;
    signal ap_block_state105_pp0_stage8_iter4 : BOOLEAN;
    signal ap_block_state129_pp0_stage8_iter5 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal reg_972 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_state11_pp0_stage10_iter0 : BOOLEAN;
    signal ap_block_state35_pp0_stage10_iter1 : BOOLEAN;
    signal ap_block_state59_pp0_stage10_iter2 : BOOLEAN;
    signal ap_block_state83_pp0_stage10_iter3 : BOOLEAN;
    signal ap_block_state107_pp0_stage10_iter4 : BOOLEAN;
    signal ap_block_state131_pp0_stage10_iter5 : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal reg_978 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_984 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_990 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_996 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1002 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1002_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1008 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1008_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1014 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1014_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1020 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1020_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1026 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state27_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state51_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_state75_pp0_stage2_iter3 : BOOLEAN;
    signal ap_block_state99_pp0_stage2_iter4 : BOOLEAN;
    signal ap_block_state123_pp0_stage2_iter5 : BOOLEAN;
    signal ap_block_state147_pp0_stage2_iter6 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal and_ln82_reg_1557_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal err_imag_read_reg_1091 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state49_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state73_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state97_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state121_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state145_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal err_real_read_reg_1096 : STD_LOGIC_VECTOR (31 downto 0);
    signal err_real_read_reg_1096_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal err_real_read_reg_1096_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal err_real_read_reg_1096_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W9_old_imag_read_reg_1105 : STD_LOGIC_VECTOR (31 downto 0);
    signal W9_old_imag_read_reg_1105_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W9_old_imag_read_reg_1105_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W9_old_imag_read_reg_1105_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W9_old_imag_read_reg_1105_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W9_old_imag_read_reg_1105_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W9_old_real_read_reg_1110 : STD_LOGIC_VECTOR (31 downto 0);
    signal W9_old_real_read_reg_1110_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W9_old_real_read_reg_1110_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W9_old_real_read_reg_1110_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W9_old_real_read_reg_1110_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W9_old_real_read_reg_1110_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W8_old_imag_read_reg_1115 : STD_LOGIC_VECTOR (31 downto 0);
    signal W8_old_imag_read_reg_1115_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W8_old_imag_read_reg_1115_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W8_old_imag_read_reg_1115_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W8_old_imag_read_reg_1115_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W8_old_imag_read_reg_1115_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W8_old_real_read_reg_1120 : STD_LOGIC_VECTOR (31 downto 0);
    signal W8_old_real_read_reg_1120_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W8_old_real_read_reg_1120_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W8_old_real_read_reg_1120_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W8_old_real_read_reg_1120_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W8_old_real_read_reg_1120_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W7_old_imag_read_reg_1125 : STD_LOGIC_VECTOR (31 downto 0);
    signal W7_old_imag_read_reg_1125_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W7_old_imag_read_reg_1125_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W7_old_imag_read_reg_1125_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W7_old_imag_read_reg_1125_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W7_old_imag_read_reg_1125_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W7_old_real_read_reg_1130 : STD_LOGIC_VECTOR (31 downto 0);
    signal W7_old_real_read_reg_1130_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W7_old_real_read_reg_1130_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W7_old_real_read_reg_1130_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W7_old_real_read_reg_1130_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W7_old_real_read_reg_1130_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W6_old_imag_read_reg_1135 : STD_LOGIC_VECTOR (31 downto 0);
    signal W6_old_imag_read_reg_1135_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W6_old_imag_read_reg_1135_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W6_old_imag_read_reg_1135_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W6_old_imag_read_reg_1135_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W6_old_imag_read_reg_1135_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W6_old_real_read_reg_1140 : STD_LOGIC_VECTOR (31 downto 0);
    signal W6_old_real_read_reg_1140_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W6_old_real_read_reg_1140_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W6_old_real_read_reg_1140_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W6_old_real_read_reg_1140_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W6_old_real_read_reg_1140_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W5_old_imag_read_reg_1145 : STD_LOGIC_VECTOR (31 downto 0);
    signal W5_old_imag_read_reg_1145_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W5_old_imag_read_reg_1145_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W5_old_imag_read_reg_1145_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W5_old_imag_read_reg_1145_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W5_old_imag_read_reg_1145_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W5_old_real_read_reg_1150 : STD_LOGIC_VECTOR (31 downto 0);
    signal W5_old_real_read_reg_1150_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W5_old_real_read_reg_1150_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W5_old_real_read_reg_1150_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W5_old_real_read_reg_1150_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W5_old_real_read_reg_1150_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W4_old_imag_read_reg_1155 : STD_LOGIC_VECTOR (31 downto 0);
    signal W4_old_imag_read_reg_1155_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W4_old_imag_read_reg_1155_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W4_old_imag_read_reg_1155_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W4_old_imag_read_reg_1155_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W4_old_imag_read_reg_1155_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W4_old_real_read_reg_1160 : STD_LOGIC_VECTOR (31 downto 0);
    signal W4_old_real_read_reg_1160_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W4_old_real_read_reg_1160_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W4_old_real_read_reg_1160_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W4_old_real_read_reg_1160_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W4_old_real_read_reg_1160_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W3_old_imag_read_reg_1165 : STD_LOGIC_VECTOR (31 downto 0);
    signal W3_old_imag_read_reg_1165_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W3_old_imag_read_reg_1165_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W3_old_imag_read_reg_1165_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W3_old_imag_read_reg_1165_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W3_old_imag_read_reg_1165_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W3_old_real_read_reg_1170 : STD_LOGIC_VECTOR (31 downto 0);
    signal W3_old_real_read_reg_1170_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W3_old_real_read_reg_1170_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W3_old_real_read_reg_1170_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W3_old_real_read_reg_1170_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W3_old_real_read_reg_1170_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W2_old_imag_read_reg_1175 : STD_LOGIC_VECTOR (31 downto 0);
    signal W2_old_imag_read_reg_1175_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W2_old_imag_read_reg_1175_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W2_old_imag_read_reg_1175_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W2_old_imag_read_reg_1175_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W2_old_imag_read_reg_1175_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W2_old_real_read_reg_1180 : STD_LOGIC_VECTOR (31 downto 0);
    signal W2_old_real_read_reg_1180_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W2_old_real_read_reg_1180_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W2_old_real_read_reg_1180_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W2_old_real_read_reg_1180_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W2_old_real_read_reg_1180_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W1_old_imag_read_reg_1185 : STD_LOGIC_VECTOR (31 downto 0);
    signal W1_old_imag_read_reg_1185_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W1_old_imag_read_reg_1185_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W1_old_imag_read_reg_1185_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W1_old_imag_read_reg_1185_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W1_old_imag_read_reg_1185_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W1_old_real_read_reg_1190 : STD_LOGIC_VECTOR (31 downto 0);
    signal W1_old_real_read_reg_1190_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W1_old_real_read_reg_1190_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W1_old_real_read_reg_1190_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W1_old_real_read_reg_1190_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal W1_old_real_read_reg_1190_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x9_imag_read_reg_1195 : STD_LOGIC_VECTOR (31 downto 0);
    signal x9_imag_read_reg_1195_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x9_imag_read_reg_1195_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x9_imag_read_reg_1195_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x9_real_read_reg_1203 : STD_LOGIC_VECTOR (31 downto 0);
    signal x9_real_read_reg_1203_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x9_real_read_reg_1203_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x9_real_read_reg_1203_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x8_imag_read_reg_1210 : STD_LOGIC_VECTOR (31 downto 0);
    signal x8_imag_read_reg_1210_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x8_imag_read_reg_1210_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x8_imag_read_reg_1210_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x8_real_read_reg_1217 : STD_LOGIC_VECTOR (31 downto 0);
    signal x8_real_read_reg_1217_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x8_real_read_reg_1217_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x8_real_read_reg_1217_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x7_imag_read_reg_1225 : STD_LOGIC_VECTOR (31 downto 0);
    signal x7_imag_read_reg_1225_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x7_imag_read_reg_1225_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x7_imag_read_reg_1225_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x7_real_read_reg_1232 : STD_LOGIC_VECTOR (31 downto 0);
    signal x7_real_read_reg_1232_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x7_real_read_reg_1232_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x7_real_read_reg_1232_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x6_imag_read_reg_1240 : STD_LOGIC_VECTOR (31 downto 0);
    signal x6_imag_read_reg_1240_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x6_imag_read_reg_1240_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x6_imag_read_reg_1240_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x6_real_read_reg_1248 : STD_LOGIC_VECTOR (31 downto 0);
    signal x6_real_read_reg_1248_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x6_real_read_reg_1248_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x6_real_read_reg_1248_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x5_imag_read_reg_1256 : STD_LOGIC_VECTOR (31 downto 0);
    signal x5_imag_read_reg_1256_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x5_imag_read_reg_1256_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x5_imag_read_reg_1256_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x5_real_read_reg_1264 : STD_LOGIC_VECTOR (31 downto 0);
    signal x5_real_read_reg_1264_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x5_real_read_reg_1264_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x5_real_read_reg_1264_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x4_imag_read_reg_1272 : STD_LOGIC_VECTOR (31 downto 0);
    signal x4_imag_read_reg_1272_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x4_imag_read_reg_1272_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x4_imag_read_reg_1272_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x4_real_read_reg_1280 : STD_LOGIC_VECTOR (31 downto 0);
    signal x4_real_read_reg_1280_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x4_real_read_reg_1280_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x4_real_read_reg_1280_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x3_imag_read_reg_1287 : STD_LOGIC_VECTOR (31 downto 0);
    signal x3_imag_read_reg_1287_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x3_imag_read_reg_1287_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x3_imag_read_reg_1287_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x3_real_read_reg_1295 : STD_LOGIC_VECTOR (31 downto 0);
    signal x3_real_read_reg_1295_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x3_real_read_reg_1295_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x3_real_read_reg_1295_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x2_imag_read_reg_1302 : STD_LOGIC_VECTOR (31 downto 0);
    signal x2_imag_read_reg_1302_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x2_imag_read_reg_1302_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x2_imag_read_reg_1302_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x2_real_read_reg_1310 : STD_LOGIC_VECTOR (31 downto 0);
    signal x2_real_read_reg_1310_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x2_real_read_reg_1310_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x2_real_read_reg_1310_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x1_imag_read_reg_1318 : STD_LOGIC_VECTOR (31 downto 0);
    signal x1_imag_read_reg_1318_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x1_imag_read_reg_1318_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x1_imag_read_reg_1318_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x1_real_read_reg_1325 : STD_LOGIC_VECTOR (31 downto 0);
    signal x1_real_read_reg_1325_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x1_real_read_reg_1325_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x1_real_read_reg_1325_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mu_read_reg_1333 : STD_LOGIC_VECTOR (31 downto 0);
    signal mu_read_reg_1333_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mu_read_reg_1333_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mu_read_reg_1333_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mu_read_reg_1333_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_1_reg_1342 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_1_reg_1347 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_2_reg_1352 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln14_fu_1038_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln14_reg_1357 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_imag_fu_1044_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_imag_reg_1362 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_imag_reg_1362_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal b_imag_reg_1362_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal b_imag_reg_1362_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_7_reg_1371 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_8_reg_1376 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_2_reg_1381 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_3_reg_1386 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_reg_1391 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_1_reg_1396 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_2_reg_1401 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_7_reg_1406 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_8_reg_1411 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_3_reg_1416 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_state10_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_state34_pp0_stage9_iter1 : BOOLEAN;
    signal ap_block_state58_pp0_stage9_iter2 : BOOLEAN;
    signal ap_block_state82_pp0_stage9_iter3 : BOOLEAN;
    signal ap_block_state106_pp0_stage9_iter4 : BOOLEAN;
    signal ap_block_state130_pp0_stage9_iter5 : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal tmp_23_4_reg_1421 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_5_reg_1426 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_6_reg_1431 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_7_reg_1436 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_8_reg_1441 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_2_reg_1446 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_state13_pp0_stage12_iter0 : BOOLEAN;
    signal ap_block_state37_pp0_stage12_iter1 : BOOLEAN;
    signal ap_block_state61_pp0_stage12_iter2 : BOOLEAN;
    signal ap_block_state85_pp0_stage12_iter3 : BOOLEAN;
    signal ap_block_state109_pp0_stage12_iter4 : BOOLEAN;
    signal ap_block_state133_pp0_stage12_iter5 : BOOLEAN;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal tmp_4_3_reg_1451 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_4_reg_1456 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_4_reg_1456_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_5_reg_1461 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_state14_pp0_stage13_iter0 : BOOLEAN;
    signal ap_block_state38_pp0_stage13_iter1 : BOOLEAN;
    signal ap_block_state62_pp0_stage13_iter2 : BOOLEAN;
    signal ap_block_state86_pp0_stage13_iter3 : BOOLEAN;
    signal ap_block_state110_pp0_stage13_iter4 : BOOLEAN;
    signal ap_block_state134_pp0_stage13_iter5 : BOOLEAN;
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal tmp_4_5_reg_1461_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_6_reg_1466 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_6_reg_1466_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_6_reg_1466_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_7_reg_1471 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_state15_pp0_stage14_iter0 : BOOLEAN;
    signal ap_block_state39_pp0_stage14_iter1 : BOOLEAN;
    signal ap_block_state63_pp0_stage14_iter2 : BOOLEAN;
    signal ap_block_state87_pp0_stage14_iter3 : BOOLEAN;
    signal ap_block_state111_pp0_stage14_iter4 : BOOLEAN;
    signal ap_block_state135_pp0_stage14_iter5 : BOOLEAN;
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal tmp_4_7_reg_1471_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_7_reg_1471_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_8_reg_1476 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_8_reg_1476_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_8_reg_1476_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_reg_1481 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_reg_1481_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_reg_1481_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_reg_1481_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_reg_1481_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_1_reg_1487 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_1_reg_1487_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_1_reg_1487_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_1_reg_1487_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_1_reg_1487_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_2_reg_1493 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage23 : signal is "none";
    signal ap_block_state24_pp0_stage23_iter0 : BOOLEAN;
    signal ap_block_state48_pp0_stage23_iter1 : BOOLEAN;
    signal ap_block_state72_pp0_stage23_iter2 : BOOLEAN;
    signal ap_block_state96_pp0_stage23_iter3 : BOOLEAN;
    signal ap_block_state120_pp0_stage23_iter4 : BOOLEAN;
    signal ap_block_state144_pp0_stage23_iter5 : BOOLEAN;
    signal ap_block_pp0_stage23_11001 : BOOLEAN;
    signal tmp_25_2_reg_1493_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_2_reg_1493_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_2_reg_1493_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_2_reg_1493_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_3_reg_1499 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_3_reg_1499_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_3_reg_1499_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_3_reg_1499_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_3_reg_1499_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_4_reg_1505 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_4_reg_1505_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_4_reg_1505_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_4_reg_1505_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_4_reg_1505_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_5_reg_1511 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_5_reg_1511_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_5_reg_1511_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_5_reg_1511_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_5_reg_1511_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_6_reg_1517 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_6_reg_1517_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_6_reg_1517_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_6_reg_1517_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_6_reg_1517_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_7_reg_1523 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_7_reg_1523_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_7_reg_1523_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_7_reg_1523_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_7_reg_1523_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_8_reg_1529 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_8_reg_1529_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_8_reg_1529_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_8_reg_1529_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_8_reg_1529_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal norm2_x_3_reg_1535 : STD_LOGIC_VECTOR (31 downto 0);
    signal norm2_x_5_reg_1540 : STD_LOGIC_VECTOR (31 downto 0);
    signal norm2_x_6_reg_1545 : STD_LOGIC_VECTOR (31 downto 0);
    signal norm2_x_8_reg_1550 : STD_LOGIC_VECTOR (31 downto 0);
    signal norm2_x_8_reg_1550_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln82_fu_1085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_2_reg_1561 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_3_reg_1566 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_4_reg_1571 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_5_reg_1576 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_5_reg_1576_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_6_reg_1581 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_6_reg_1581_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_7_reg_1586 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_7_reg_1586_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_8_reg_1591 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_block_state16_pp0_stage15_iter0 : BOOLEAN;
    signal ap_block_state40_pp0_stage15_iter1 : BOOLEAN;
    signal ap_block_state64_pp0_stage15_iter2 : BOOLEAN;
    signal ap_block_state88_pp0_stage15_iter3 : BOOLEAN;
    signal ap_block_state112_pp0_stage15_iter4 : BOOLEAN;
    signal ap_block_state136_pp0_stage15_iter5 : BOOLEAN;
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal tmp_34_8_reg_1591_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_39_6_reg_1596 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage23_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_phi_mux_w_imag_load_phi_fu_517_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_w_imag_load_reg_514 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_w_imag_load_reg_514 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_w_imag_load_reg_514 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_w_imag_load_reg_514 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_w_imag_load_reg_514 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_w_imag_load_reg_514 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_w_real_load_phi_fu_527_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_w_real_load_reg_524 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_w_real_load_reg_524 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_w_real_load_reg_524 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_w_real_load_reg_524 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_w_real_load_reg_524 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_w_real_load_reg_524 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_w_imag_load_1_reg_534 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_w_imag_load_1_reg_534 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_w_imag_load_1_reg_534 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_w_imag_load_1_reg_534 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_w_imag_load_1_reg_534 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_w_imag_load_1_reg_534 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_w_real_load_1_reg_544 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_w_real_load_1_reg_544 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_w_real_load_1_reg_544 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_w_real_load_1_reg_544 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_w_real_load_1_reg_544 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_w_real_load_1_reg_544 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_w_imag_load_2_reg_554 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_w_imag_load_2_reg_554 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_w_imag_load_2_reg_554 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_w_imag_load_2_reg_554 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_w_imag_load_2_reg_554 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_w_imag_load_2_reg_554 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_w_real_load_2_reg_564 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_w_real_load_2_reg_564 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_w_real_load_2_reg_564 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_w_real_load_2_reg_564 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_w_real_load_2_reg_564 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_w_real_load_2_reg_564 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_w_imag_load_3_reg_574 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_w_imag_load_3_reg_574 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_w_imag_load_3_reg_574 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_w_imag_load_3_reg_574 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_w_imag_load_3_reg_574 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_w_imag_load_3_reg_574 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_w_real_load_3_reg_584 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_w_real_load_3_reg_584 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_w_real_load_3_reg_584 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_w_real_load_3_reg_584 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_w_real_load_3_reg_584 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_w_real_load_3_reg_584 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_w_imag_load_4_reg_594 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_w_imag_load_4_reg_594 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_w_imag_load_4_reg_594 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_w_imag_load_4_reg_594 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_w_imag_load_4_reg_594 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_w_imag_load_4_reg_594 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_w_real_load_4_reg_604 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_w_real_load_4_reg_604 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_w_real_load_4_reg_604 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_w_real_load_4_reg_604 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_w_real_load_4_reg_604 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_w_real_load_4_reg_604 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_w_imag_load_5_phi_fu_617_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_w_imag_load_5_reg_614 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage17 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_w_imag_load_5_reg_614 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_w_imag_load_5_reg_614 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_w_imag_load_5_reg_614 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_w_imag_load_5_reg_614 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_w_imag_load_5_reg_614 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_w_real_load_5_phi_fu_627_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_w_real_load_5_reg_624 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_w_real_load_5_reg_624 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_w_real_load_5_reg_624 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_w_real_load_5_reg_624 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_w_real_load_5_reg_624 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_w_real_load_5_reg_624 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_w_imag_load_6_phi_fu_637_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_w_imag_load_6_reg_634 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage18 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_w_imag_load_6_reg_634 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_w_imag_load_6_reg_634 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_w_imag_load_6_reg_634 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_w_imag_load_6_reg_634 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_w_imag_load_6_reg_634 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_w_real_load_6_phi_fu_647_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_w_real_load_6_reg_644 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_w_real_load_6_reg_644 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_w_real_load_6_reg_644 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_w_real_load_6_reg_644 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_w_real_load_6_reg_644 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_w_real_load_6_reg_644 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_w_imag_load_7_phi_fu_657_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_w_imag_load_7_reg_654 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage19 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_w_imag_load_7_reg_654 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_w_imag_load_7_reg_654 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_w_imag_load_7_reg_654 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_w_imag_load_7_reg_654 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_w_imag_load_7_reg_654 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_w_real_load_7_phi_fu_667_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_w_real_load_7_reg_664 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_w_real_load_7_reg_664 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_w_real_load_7_reg_664 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_w_real_load_7_reg_664 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_w_real_load_7_reg_664 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_w_real_load_7_reg_664 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_w_imag_load_8_reg_674 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_w_imag_load_8_reg_674 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_w_imag_load_8_reg_674 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_w_imag_load_8_reg_674 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_w_imag_load_8_reg_674 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_w_imag_load_8_reg_674 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_w_real_load_8_reg_684 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_w_real_load_8_reg_684 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_w_real_load_8_reg_684 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_w_real_load_8_reg_684 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_w_real_load_8_reg_684 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_w_real_load_8_reg_684 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage10_01001 : BOOLEAN;
    signal ap_block_pp0_stage15_01001 : BOOLEAN;
    signal ap_block_pp0_stage19_01001 : BOOLEAN;
    signal ap_block_pp0_stage20_01001 : BOOLEAN;
    signal ap_block_pp0_stage21_01001 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state26_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state50_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state74_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_state98_pp0_stage1_iter4 : BOOLEAN;
    signal ap_block_state122_pp0_stage1_iter5 : BOOLEAN;
    signal ap_block_state146_pp0_stage1_iter6 : BOOLEAN;
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_block_pp0_stage2_01001 : BOOLEAN;
    signal ap_block_pp0_stage7_01001 : BOOLEAN;
    signal grp_fu_694_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_694_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal ap_block_pp0_stage12 : BOOLEAN;
    signal ap_block_pp0_stage20 : BOOLEAN;
    signal ap_block_pp0_stage14 : BOOLEAN;
    signal ap_block_pp0_stage22 : BOOLEAN;
    signal ap_block_pp0_stage21 : BOOLEAN;
    signal ap_block_pp0_stage23 : BOOLEAN;
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal ap_block_pp0_stage13 : BOOLEAN;
    signal grp_fu_698_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_698_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_702_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_702_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_743_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_743_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_block_pp0_stage16 : BOOLEAN;
    signal grp_fu_749_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_749_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_755_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_755_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_761_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_761_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_767_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_767_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_773_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_773_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage15 : BOOLEAN;
    signal bitcast_ln14_fu_1035_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln82_fu_1050_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_1053_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln82_fu_1063_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln82_1_fu_1073_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln82_fu_1067_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln82_fu_1079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_694_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage4_00001 : BOOLEAN;
    signal ap_block_pp0_stage5_00001 : BOOLEAN;
    signal ap_block_pp0_stage6_00001 : BOOLEAN;
    signal ap_block_pp0_stage7_00001 : BOOLEAN;
    signal ap_block_pp0_stage12_00001 : BOOLEAN;
    signal ap_block_pp0_stage20_00001 : BOOLEAN;
    signal ap_block_pp0_stage14_00001 : BOOLEAN;
    signal ap_block_pp0_stage22_00001 : BOOLEAN;
    signal ap_block_pp0_stage21_00001 : BOOLEAN;
    signal ap_block_pp0_stage23_00001 : BOOLEAN;
    signal ap_block_pp0_stage3_00001 : BOOLEAN;
    signal ap_block_pp0_stage8_00001 : BOOLEAN;
    signal ap_block_pp0_stage13_00001 : BOOLEAN;
    signal ap_block_pp0_stage17_00001 : BOOLEAN;
    signal ap_block_pp0_stage18_00001 : BOOLEAN;
    signal ap_block_pp0_stage19_00001 : BOOLEAN;
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_block_pp0_stage9_00001 : BOOLEAN;
    signal ap_block_pp0_stage10_00001 : BOOLEAN;
    signal ap_block_pp0_stage11_00001 : BOOLEAN;
    signal grp_fu_694_ce : STD_LOGIC;
    signal grp_fu_698_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_698_ce : STD_LOGIC;
    signal grp_fu_702_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_702_ce : STD_LOGIC;
    signal grp_fu_743_ce : STD_LOGIC;
    signal grp_fu_749_ce : STD_LOGIC;
    signal grp_fu_755_ce : STD_LOGIC;
    signal grp_fu_761_ce : STD_LOGIC;
    signal grp_fu_767_ce : STD_LOGIC;
    signal grp_fu_773_ce : STD_LOGIC;
    signal grp_fu_777_ce : STD_LOGIC;
    signal ap_block_pp0_stage15_00001 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal ap_block_pp0_stage16_subdone : BOOLEAN;
    signal ap_block_pp0_stage17_subdone : BOOLEAN;
    signal ap_block_pp0_stage18_subdone : BOOLEAN;
    signal ap_block_pp0_stage19_subdone : BOOLEAN;
    signal ap_block_pp0_stage20_subdone : BOOLEAN;
    signal ap_block_pp0_stage21_subdone : BOOLEAN;
    signal ap_block_pp0_stage22_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component Wb_faddfsub_32ns_bkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Wb_fmul_32ns_32nscud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Wb_fdiv_32ns_32nsdEe IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Wb_fcmp_32ns_32nseOg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    Wb_faddfsub_32ns_bkb_U1 : component Wb_faddfsub_32ns_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_694_p0,
        din1 => grp_fu_694_p1,
        opcode => grp_fu_694_opcode,
        ce => grp_fu_694_ce,
        dout => grp_fu_694_p2);

    Wb_faddfsub_32ns_bkb_U2 : component Wb_faddfsub_32ns_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_698_p0,
        din1 => grp_fu_698_p1,
        opcode => grp_fu_698_opcode,
        ce => grp_fu_698_ce,
        dout => grp_fu_698_p2);

    Wb_faddfsub_32ns_bkb_U3 : component Wb_faddfsub_32ns_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_702_p0,
        din1 => grp_fu_702_p1,
        opcode => grp_fu_702_opcode,
        ce => grp_fu_702_ce,
        dout => grp_fu_702_p2);

    Wb_fmul_32ns_32nscud_U4 : component Wb_fmul_32ns_32nscud
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_743_p0,
        din1 => grp_fu_743_p1,
        ce => grp_fu_743_ce,
        dout => grp_fu_743_p2);

    Wb_fmul_32ns_32nscud_U5 : component Wb_fmul_32ns_32nscud
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_749_p0,
        din1 => grp_fu_749_p1,
        ce => grp_fu_749_ce,
        dout => grp_fu_749_p2);

    Wb_fmul_32ns_32nscud_U6 : component Wb_fmul_32ns_32nscud
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_755_p0,
        din1 => grp_fu_755_p1,
        ce => grp_fu_755_ce,
        dout => grp_fu_755_p2);

    Wb_fmul_32ns_32nscud_U7 : component Wb_fmul_32ns_32nscud
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_761_p0,
        din1 => grp_fu_761_p1,
        ce => grp_fu_761_ce,
        dout => grp_fu_761_p2);

    Wb_fmul_32ns_32nscud_U8 : component Wb_fmul_32ns_32nscud
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_767_p0,
        din1 => grp_fu_767_p1,
        ce => grp_fu_767_ce,
        dout => grp_fu_767_p2);

    Wb_fdiv_32ns_32nsdEe_U9 : component Wb_fdiv_32ns_32nsdEe
    generic map (
        ID => 1,
        NUM_STAGE => 16,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_773_p0,
        din1 => grp_fu_773_p1,
        ce => grp_fu_773_ce,
        dout => grp_fu_773_p2);

    Wb_fcmp_32ns_32nseOg_U10 : component Wb_fcmp_32ns_32nseOg
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => norm2_x_8_reg_1550,
        din1 => ap_const_lv32_0,
        ce => grp_fu_777_ce,
        opcode => ap_const_lv5_1,
        dout => grp_fu_777_p2);





    W1_old_imag_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                W1_old_imag_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    W1_old_imag_ap_vld_preg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = W1_old_imag_ap_vld)) then 
                    W1_old_imag_ap_vld_preg <= W1_old_imag_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    W1_old_imag_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                W1_old_imag_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = W1_old_imag_ap_vld)) then 
                    W1_old_imag_preg <= W1_old_imag;
                end if; 
            end if;
        end if;
    end process;


    W1_old_real_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                W1_old_real_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    W1_old_real_ap_vld_preg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = W1_old_real_ap_vld)) then 
                    W1_old_real_ap_vld_preg <= W1_old_real_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    W1_old_real_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                W1_old_real_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = W1_old_real_ap_vld)) then 
                    W1_old_real_preg <= W1_old_real;
                end if; 
            end if;
        end if;
    end process;


    W2_old_imag_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                W2_old_imag_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    W2_old_imag_ap_vld_preg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = W2_old_imag_ap_vld)) then 
                    W2_old_imag_ap_vld_preg <= W2_old_imag_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    W2_old_imag_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                W2_old_imag_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = W2_old_imag_ap_vld)) then 
                    W2_old_imag_preg <= W2_old_imag;
                end if; 
            end if;
        end if;
    end process;


    W2_old_real_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                W2_old_real_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    W2_old_real_ap_vld_preg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = W2_old_real_ap_vld)) then 
                    W2_old_real_ap_vld_preg <= W2_old_real_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    W2_old_real_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                W2_old_real_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = W2_old_real_ap_vld)) then 
                    W2_old_real_preg <= W2_old_real;
                end if; 
            end if;
        end if;
    end process;


    W3_old_imag_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                W3_old_imag_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    W3_old_imag_ap_vld_preg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = W3_old_imag_ap_vld)) then 
                    W3_old_imag_ap_vld_preg <= W3_old_imag_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    W3_old_imag_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                W3_old_imag_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = W3_old_imag_ap_vld)) then 
                    W3_old_imag_preg <= W3_old_imag;
                end if; 
            end if;
        end if;
    end process;


    W3_old_real_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                W3_old_real_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    W3_old_real_ap_vld_preg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = W3_old_real_ap_vld)) then 
                    W3_old_real_ap_vld_preg <= W3_old_real_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    W3_old_real_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                W3_old_real_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = W3_old_real_ap_vld)) then 
                    W3_old_real_preg <= W3_old_real;
                end if; 
            end if;
        end if;
    end process;


    W4_old_imag_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                W4_old_imag_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    W4_old_imag_ap_vld_preg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = W4_old_imag_ap_vld)) then 
                    W4_old_imag_ap_vld_preg <= W4_old_imag_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    W4_old_imag_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                W4_old_imag_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = W4_old_imag_ap_vld)) then 
                    W4_old_imag_preg <= W4_old_imag;
                end if; 
            end if;
        end if;
    end process;


    W4_old_real_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                W4_old_real_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    W4_old_real_ap_vld_preg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = W4_old_real_ap_vld)) then 
                    W4_old_real_ap_vld_preg <= W4_old_real_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    W4_old_real_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                W4_old_real_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = W4_old_real_ap_vld)) then 
                    W4_old_real_preg <= W4_old_real;
                end if; 
            end if;
        end if;
    end process;


    W5_old_imag_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                W5_old_imag_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    W5_old_imag_ap_vld_preg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = W5_old_imag_ap_vld)) then 
                    W5_old_imag_ap_vld_preg <= W5_old_imag_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    W5_old_imag_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                W5_old_imag_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = W5_old_imag_ap_vld)) then 
                    W5_old_imag_preg <= W5_old_imag;
                end if; 
            end if;
        end if;
    end process;


    W5_old_real_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                W5_old_real_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    W5_old_real_ap_vld_preg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = W5_old_real_ap_vld)) then 
                    W5_old_real_ap_vld_preg <= W5_old_real_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    W5_old_real_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                W5_old_real_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = W5_old_real_ap_vld)) then 
                    W5_old_real_preg <= W5_old_real;
                end if; 
            end if;
        end if;
    end process;


    W6_old_imag_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                W6_old_imag_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    W6_old_imag_ap_vld_preg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = W6_old_imag_ap_vld)) then 
                    W6_old_imag_ap_vld_preg <= W6_old_imag_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    W6_old_imag_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                W6_old_imag_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = W6_old_imag_ap_vld)) then 
                    W6_old_imag_preg <= W6_old_imag;
                end if; 
            end if;
        end if;
    end process;


    W6_old_real_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                W6_old_real_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    W6_old_real_ap_vld_preg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = W6_old_real_ap_vld)) then 
                    W6_old_real_ap_vld_preg <= W6_old_real_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    W6_old_real_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                W6_old_real_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = W6_old_real_ap_vld)) then 
                    W6_old_real_preg <= W6_old_real;
                end if; 
            end if;
        end if;
    end process;


    W7_old_imag_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                W7_old_imag_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    W7_old_imag_ap_vld_preg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = W7_old_imag_ap_vld)) then 
                    W7_old_imag_ap_vld_preg <= W7_old_imag_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    W7_old_imag_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                W7_old_imag_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = W7_old_imag_ap_vld)) then 
                    W7_old_imag_preg <= W7_old_imag;
                end if; 
            end if;
        end if;
    end process;


    W7_old_real_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                W7_old_real_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    W7_old_real_ap_vld_preg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = W7_old_real_ap_vld)) then 
                    W7_old_real_ap_vld_preg <= W7_old_real_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    W7_old_real_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                W7_old_real_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = W7_old_real_ap_vld)) then 
                    W7_old_real_preg <= W7_old_real;
                end if; 
            end if;
        end if;
    end process;


    W8_old_imag_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                W8_old_imag_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    W8_old_imag_ap_vld_preg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = W8_old_imag_ap_vld)) then 
                    W8_old_imag_ap_vld_preg <= W8_old_imag_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    W8_old_imag_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                W8_old_imag_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = W8_old_imag_ap_vld)) then 
                    W8_old_imag_preg <= W8_old_imag;
                end if; 
            end if;
        end if;
    end process;


    W8_old_real_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                W8_old_real_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    W8_old_real_ap_vld_preg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = W8_old_real_ap_vld)) then 
                    W8_old_real_ap_vld_preg <= W8_old_real_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    W8_old_real_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                W8_old_real_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = W8_old_real_ap_vld)) then 
                    W8_old_real_preg <= W8_old_real;
                end if; 
            end if;
        end if;
    end process;


    W9_old_imag_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                W9_old_imag_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    W9_old_imag_ap_vld_preg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = W9_old_imag_ap_vld)) then 
                    W9_old_imag_ap_vld_preg <= W9_old_imag_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    W9_old_imag_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                W9_old_imag_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = W9_old_imag_ap_vld)) then 
                    W9_old_imag_preg <= W9_old_imag;
                end if; 
            end if;
        end if;
    end process;


    W9_old_real_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                W9_old_real_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    W9_old_real_ap_vld_preg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = W9_old_real_ap_vld)) then 
                    W9_old_real_ap_vld_preg <= W9_old_real_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    W9_old_real_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                W9_old_real_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = W9_old_real_ap_vld)) then 
                    W9_old_real_preg <= W9_old_real;
                end if; 
            end if;
        end if;
    end process;


    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_subdone))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_subdone))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_subdone))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_subdone))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_subdone))) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone))) then 
                    ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    err_imag_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                err_imag_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    err_imag_ap_vld_preg <= ap_const_logic_0;
                elsif ((err_imag_ap_vld = ap_const_logic_1)) then 
                    err_imag_ap_vld_preg <= err_imag_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    err_imag_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                err_imag_preg <= ap_const_lv32_0;
            else
                if ((err_imag_ap_vld = ap_const_logic_1)) then 
                    err_imag_preg <= err_imag;
                end if; 
            end if;
        end if;
    end process;


    err_real_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                err_real_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    err_real_ap_vld_preg <= ap_const_logic_0;
                elsif ((err_real_ap_vld = ap_const_logic_1)) then 
                    err_real_ap_vld_preg <= err_real_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    err_real_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                err_real_preg <= ap_const_lv32_0;
            else
                if ((err_real_ap_vld = ap_const_logic_1)) then 
                    err_real_preg <= err_real;
                end if; 
            end if;
        end if;
    end process;


    mu_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                mu_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    mu_ap_vld_preg <= ap_const_logic_0;
                elsif ((mu_ap_vld = ap_const_logic_1)) then 
                    mu_ap_vld_preg <= mu_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    mu_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                mu_preg <= ap_const_lv32_0;
            else
                if ((mu_ap_vld = ap_const_logic_1)) then 
                    mu_preg <= mu;
                end if; 
            end if;
        end if;
    end process;


    x1_imag_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x1_imag_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    x1_imag_ap_vld_preg <= ap_const_logic_0;
                elsif ((x1_imag_ap_vld = ap_const_logic_1)) then 
                    x1_imag_ap_vld_preg <= x1_imag_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x1_imag_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x1_imag_preg <= ap_const_lv32_0;
            else
                if ((x1_imag_ap_vld = ap_const_logic_1)) then 
                    x1_imag_preg <= x1_imag;
                end if; 
            end if;
        end if;
    end process;


    x1_real_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x1_real_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    x1_real_ap_vld_preg <= ap_const_logic_0;
                elsif ((x1_real_ap_vld = ap_const_logic_1)) then 
                    x1_real_ap_vld_preg <= x1_real_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x1_real_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x1_real_preg <= ap_const_lv32_0;
            else
                if ((x1_real_ap_vld = ap_const_logic_1)) then 
                    x1_real_preg <= x1_real;
                end if; 
            end if;
        end if;
    end process;


    x2_imag_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x2_imag_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    x2_imag_ap_vld_preg <= ap_const_logic_0;
                elsif ((x2_imag_ap_vld = ap_const_logic_1)) then 
                    x2_imag_ap_vld_preg <= x2_imag_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x2_imag_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x2_imag_preg <= ap_const_lv32_0;
            else
                if ((x2_imag_ap_vld = ap_const_logic_1)) then 
                    x2_imag_preg <= x2_imag;
                end if; 
            end if;
        end if;
    end process;


    x2_real_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x2_real_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    x2_real_ap_vld_preg <= ap_const_logic_0;
                elsif ((x2_real_ap_vld = ap_const_logic_1)) then 
                    x2_real_ap_vld_preg <= x2_real_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x2_real_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x2_real_preg <= ap_const_lv32_0;
            else
                if ((x2_real_ap_vld = ap_const_logic_1)) then 
                    x2_real_preg <= x2_real;
                end if; 
            end if;
        end if;
    end process;


    x3_imag_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x3_imag_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    x3_imag_ap_vld_preg <= ap_const_logic_0;
                elsif ((x3_imag_ap_vld = ap_const_logic_1)) then 
                    x3_imag_ap_vld_preg <= x3_imag_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x3_imag_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x3_imag_preg <= ap_const_lv32_0;
            else
                if ((x3_imag_ap_vld = ap_const_logic_1)) then 
                    x3_imag_preg <= x3_imag;
                end if; 
            end if;
        end if;
    end process;


    x3_real_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x3_real_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    x3_real_ap_vld_preg <= ap_const_logic_0;
                elsif ((x3_real_ap_vld = ap_const_logic_1)) then 
                    x3_real_ap_vld_preg <= x3_real_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x3_real_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x3_real_preg <= ap_const_lv32_0;
            else
                if ((x3_real_ap_vld = ap_const_logic_1)) then 
                    x3_real_preg <= x3_real;
                end if; 
            end if;
        end if;
    end process;


    x4_imag_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x4_imag_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    x4_imag_ap_vld_preg <= ap_const_logic_0;
                elsif ((x4_imag_ap_vld = ap_const_logic_1)) then 
                    x4_imag_ap_vld_preg <= x4_imag_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x4_imag_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x4_imag_preg <= ap_const_lv32_0;
            else
                if ((x4_imag_ap_vld = ap_const_logic_1)) then 
                    x4_imag_preg <= x4_imag;
                end if; 
            end if;
        end if;
    end process;


    x4_real_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x4_real_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    x4_real_ap_vld_preg <= ap_const_logic_0;
                elsif ((x4_real_ap_vld = ap_const_logic_1)) then 
                    x4_real_ap_vld_preg <= x4_real_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x4_real_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x4_real_preg <= ap_const_lv32_0;
            else
                if ((x4_real_ap_vld = ap_const_logic_1)) then 
                    x4_real_preg <= x4_real;
                end if; 
            end if;
        end if;
    end process;


    x5_imag_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x5_imag_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    x5_imag_ap_vld_preg <= ap_const_logic_0;
                elsif ((x5_imag_ap_vld = ap_const_logic_1)) then 
                    x5_imag_ap_vld_preg <= x5_imag_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x5_imag_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x5_imag_preg <= ap_const_lv32_0;
            else
                if ((x5_imag_ap_vld = ap_const_logic_1)) then 
                    x5_imag_preg <= x5_imag;
                end if; 
            end if;
        end if;
    end process;


    x5_real_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x5_real_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    x5_real_ap_vld_preg <= ap_const_logic_0;
                elsif ((x5_real_ap_vld = ap_const_logic_1)) then 
                    x5_real_ap_vld_preg <= x5_real_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x5_real_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x5_real_preg <= ap_const_lv32_0;
            else
                if ((x5_real_ap_vld = ap_const_logic_1)) then 
                    x5_real_preg <= x5_real;
                end if; 
            end if;
        end if;
    end process;


    x6_imag_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x6_imag_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    x6_imag_ap_vld_preg <= ap_const_logic_0;
                elsif ((x6_imag_ap_vld = ap_const_logic_1)) then 
                    x6_imag_ap_vld_preg <= x6_imag_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x6_imag_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x6_imag_preg <= ap_const_lv32_0;
            else
                if ((x6_imag_ap_vld = ap_const_logic_1)) then 
                    x6_imag_preg <= x6_imag;
                end if; 
            end if;
        end if;
    end process;


    x6_real_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x6_real_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    x6_real_ap_vld_preg <= ap_const_logic_0;
                elsif ((x6_real_ap_vld = ap_const_logic_1)) then 
                    x6_real_ap_vld_preg <= x6_real_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x6_real_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x6_real_preg <= ap_const_lv32_0;
            else
                if ((x6_real_ap_vld = ap_const_logic_1)) then 
                    x6_real_preg <= x6_real;
                end if; 
            end if;
        end if;
    end process;


    x7_imag_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x7_imag_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    x7_imag_ap_vld_preg <= ap_const_logic_0;
                elsif ((x7_imag_ap_vld = ap_const_logic_1)) then 
                    x7_imag_ap_vld_preg <= x7_imag_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x7_imag_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x7_imag_preg <= ap_const_lv32_0;
            else
                if ((x7_imag_ap_vld = ap_const_logic_1)) then 
                    x7_imag_preg <= x7_imag;
                end if; 
            end if;
        end if;
    end process;


    x7_real_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x7_real_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    x7_real_ap_vld_preg <= ap_const_logic_0;
                elsif ((x7_real_ap_vld = ap_const_logic_1)) then 
                    x7_real_ap_vld_preg <= x7_real_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x7_real_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x7_real_preg <= ap_const_lv32_0;
            else
                if ((x7_real_ap_vld = ap_const_logic_1)) then 
                    x7_real_preg <= x7_real;
                end if; 
            end if;
        end if;
    end process;


    x8_imag_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x8_imag_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    x8_imag_ap_vld_preg <= ap_const_logic_0;
                elsif ((x8_imag_ap_vld = ap_const_logic_1)) then 
                    x8_imag_ap_vld_preg <= x8_imag_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x8_imag_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x8_imag_preg <= ap_const_lv32_0;
            else
                if ((x8_imag_ap_vld = ap_const_logic_1)) then 
                    x8_imag_preg <= x8_imag;
                end if; 
            end if;
        end if;
    end process;


    x8_real_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x8_real_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    x8_real_ap_vld_preg <= ap_const_logic_0;
                elsif ((x8_real_ap_vld = ap_const_logic_1)) then 
                    x8_real_ap_vld_preg <= x8_real_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x8_real_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x8_real_preg <= ap_const_lv32_0;
            else
                if ((x8_real_ap_vld = ap_const_logic_1)) then 
                    x8_real_preg <= x8_real;
                end if; 
            end if;
        end if;
    end process;


    x9_imag_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x9_imag_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    x9_imag_ap_vld_preg <= ap_const_logic_0;
                elsif ((x9_imag_ap_vld = ap_const_logic_1)) then 
                    x9_imag_ap_vld_preg <= x9_imag_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x9_imag_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x9_imag_preg <= ap_const_lv32_0;
            else
                if ((x9_imag_ap_vld = ap_const_logic_1)) then 
                    x9_imag_preg <= x9_imag;
                end if; 
            end if;
        end if;
    end process;


    x9_real_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x9_real_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                    x9_real_ap_vld_preg <= ap_const_logic_0;
                elsif ((x9_real_ap_vld = ap_const_logic_1)) then 
                    x9_real_ap_vld_preg <= x9_real_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x9_real_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x9_real_preg <= ap_const_lv32_0;
            else
                if ((x9_real_ap_vld = ap_const_logic_1)) then 
                    x9_real_preg <= x9_real;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter5_w_imag_load_1_reg_534_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_lv1_1 = and_ln82_reg_1557_pp0_iter4_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                ap_phi_reg_pp0_iter5_w_imag_load_1_reg_534 <= reg_978;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_lv1_0 = and_ln82_reg_1557_pp0_iter4_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                ap_phi_reg_pp0_iter5_w_imag_load_1_reg_534 <= reg_959;
            elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                ap_phi_reg_pp0_iter5_w_imag_load_1_reg_534 <= ap_phi_reg_pp0_iter4_w_imag_load_1_reg_534;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_w_imag_load_2_reg_554_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_lv1_1 = and_ln82_reg_1557_pp0_iter4_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                ap_phi_reg_pp0_iter5_w_imag_load_2_reg_554 <= reg_984;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_lv1_0 = and_ln82_reg_1557_pp0_iter4_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                ap_phi_reg_pp0_iter5_w_imag_load_2_reg_554 <= reg_1026;
            elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                ap_phi_reg_pp0_iter5_w_imag_load_2_reg_554 <= ap_phi_reg_pp0_iter4_w_imag_load_2_reg_554;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_w_imag_load_3_reg_574_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_lv1_1 = and_ln82_reg_1557_pp0_iter4_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                ap_phi_reg_pp0_iter5_w_imag_load_3_reg_574 <= reg_990;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_lv1_0 = and_ln82_reg_1557_pp0_iter4_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                ap_phi_reg_pp0_iter5_w_imag_load_3_reg_574 <= reg_959;
            elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                ap_phi_reg_pp0_iter5_w_imag_load_3_reg_574 <= ap_phi_reg_pp0_iter4_w_imag_load_3_reg_574;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_w_imag_load_4_reg_594_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_lv1_1 = and_ln82_reg_1557_pp0_iter4_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_phi_reg_pp0_iter5_w_imag_load_4_reg_594 <= reg_996;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_lv1_0 = and_ln82_reg_1557_pp0_iter4_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_phi_reg_pp0_iter5_w_imag_load_4_reg_594 <= reg_966;
            elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                ap_phi_reg_pp0_iter5_w_imag_load_4_reg_594 <= ap_phi_reg_pp0_iter4_w_imag_load_4_reg_594;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_w_imag_load_5_reg_614_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_lv1_1 = and_ln82_reg_1557_pp0_iter4_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                ap_phi_reg_pp0_iter5_w_imag_load_5_reg_614 <= reg_1002_pp0_iter5_reg;
            elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                ap_phi_reg_pp0_iter5_w_imag_load_5_reg_614 <= ap_phi_reg_pp0_iter4_w_imag_load_5_reg_614;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_w_imag_load_6_reg_634_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_lv1_1 = and_ln82_reg_1557_pp0_iter5_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                ap_phi_reg_pp0_iter5_w_imag_load_6_reg_634 <= reg_1008_pp0_iter5_reg;
            elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                ap_phi_reg_pp0_iter5_w_imag_load_6_reg_634 <= ap_phi_reg_pp0_iter4_w_imag_load_6_reg_634;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_w_imag_load_7_reg_654_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_lv1_1 = and_ln82_reg_1557_pp0_iter5_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                ap_phi_reg_pp0_iter5_w_imag_load_7_reg_654 <= reg_1014_pp0_iter5_reg;
            elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                ap_phi_reg_pp0_iter5_w_imag_load_7_reg_654 <= ap_phi_reg_pp0_iter4_w_imag_load_7_reg_654;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_w_imag_load_8_reg_674_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_lv1_1 = and_ln82_reg_1557_pp0_iter5_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
                ap_phi_reg_pp0_iter5_w_imag_load_8_reg_674 <= reg_1020_pp0_iter5_reg;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_lv1_0 = and_ln82_reg_1557_pp0_iter5_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
                ap_phi_reg_pp0_iter5_w_imag_load_8_reg_674 <= reg_1026;
            elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                ap_phi_reg_pp0_iter5_w_imag_load_8_reg_674 <= ap_phi_reg_pp0_iter4_w_imag_load_8_reg_674;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_w_imag_load_reg_514_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_lv1_1 = and_ln82_reg_1557_pp0_iter4_reg) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_w_imag_load_reg_514 <= reg_972;
            elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                ap_phi_reg_pp0_iter5_w_imag_load_reg_514 <= ap_phi_reg_pp0_iter4_w_imag_load_reg_514;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_w_real_load_1_reg_544_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_lv1_1 = and_ln82_reg_1557_pp0_iter4_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                ap_phi_reg_pp0_iter5_w_real_load_1_reg_544 <= tmp_25_1_reg_1487_pp0_iter4_reg;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_lv1_0 = and_ln82_reg_1557_pp0_iter4_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                ap_phi_reg_pp0_iter5_w_real_load_1_reg_544 <= reg_966;
            elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                ap_phi_reg_pp0_iter5_w_real_load_1_reg_544 <= ap_phi_reg_pp0_iter4_w_real_load_1_reg_544;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_w_real_load_2_reg_564_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_lv1_1 = and_ln82_reg_1557_pp0_iter4_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                ap_phi_reg_pp0_iter5_w_real_load_2_reg_564 <= tmp_25_2_reg_1493_pp0_iter4_reg;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_lv1_0 = and_ln82_reg_1557_pp0_iter4_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                ap_phi_reg_pp0_iter5_w_real_load_2_reg_564 <= tmp_34_2_reg_1561;
            elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                ap_phi_reg_pp0_iter5_w_real_load_2_reg_564 <= ap_phi_reg_pp0_iter4_w_real_load_2_reg_564;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_w_real_load_3_reg_584_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_lv1_1 = and_ln82_reg_1557_pp0_iter4_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                ap_phi_reg_pp0_iter5_w_real_load_3_reg_584 <= tmp_25_3_reg_1499_pp0_iter4_reg;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_lv1_0 = and_ln82_reg_1557_pp0_iter4_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                ap_phi_reg_pp0_iter5_w_real_load_3_reg_584 <= tmp_34_3_reg_1566;
            elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                ap_phi_reg_pp0_iter5_w_real_load_3_reg_584 <= ap_phi_reg_pp0_iter4_w_real_load_3_reg_584;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_w_real_load_4_reg_604_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_lv1_1 = and_ln82_reg_1557_pp0_iter4_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_phi_reg_pp0_iter5_w_real_load_4_reg_604 <= tmp_25_4_reg_1505_pp0_iter4_reg;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_lv1_0 = and_ln82_reg_1557_pp0_iter4_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_phi_reg_pp0_iter5_w_real_load_4_reg_604 <= tmp_34_4_reg_1571;
            elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                ap_phi_reg_pp0_iter5_w_real_load_4_reg_604 <= ap_phi_reg_pp0_iter4_w_real_load_4_reg_604;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_w_real_load_5_reg_624_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_lv1_1 = and_ln82_reg_1557_pp0_iter4_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                ap_phi_reg_pp0_iter5_w_real_load_5_reg_624 <= tmp_25_5_reg_1511_pp0_iter4_reg;
            elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                ap_phi_reg_pp0_iter5_w_real_load_5_reg_624 <= ap_phi_reg_pp0_iter4_w_real_load_5_reg_624;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_w_real_load_6_reg_644_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_lv1_1 = and_ln82_reg_1557_pp0_iter5_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                ap_phi_reg_pp0_iter5_w_real_load_6_reg_644 <= tmp_25_6_reg_1517_pp0_iter4_reg;
            elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                ap_phi_reg_pp0_iter5_w_real_load_6_reg_644 <= ap_phi_reg_pp0_iter4_w_real_load_6_reg_644;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_w_real_load_7_reg_664_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_lv1_1 = and_ln82_reg_1557_pp0_iter5_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                ap_phi_reg_pp0_iter5_w_real_load_7_reg_664 <= tmp_25_7_reg_1523_pp0_iter5_reg;
            elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                ap_phi_reg_pp0_iter5_w_real_load_7_reg_664 <= ap_phi_reg_pp0_iter4_w_real_load_7_reg_664;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_w_real_load_8_reg_684_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_lv1_1 = and_ln82_reg_1557_pp0_iter5_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
                ap_phi_reg_pp0_iter5_w_real_load_8_reg_684 <= tmp_25_8_reg_1529_pp0_iter5_reg;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_lv1_0 = and_ln82_reg_1557_pp0_iter5_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
                ap_phi_reg_pp0_iter5_w_real_load_8_reg_684 <= tmp_34_8_reg_1591_pp0_iter5_reg;
            elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                ap_phi_reg_pp0_iter5_w_real_load_8_reg_684 <= ap_phi_reg_pp0_iter4_w_real_load_8_reg_684;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_w_real_load_reg_524_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_lv1_1 = and_ln82_reg_1557_pp0_iter4_reg) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_w_real_load_reg_524 <= tmp_25_reg_1481_pp0_iter4_reg;
            elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then 
                ap_phi_reg_pp0_iter5_w_real_load_reg_524 <= ap_phi_reg_pp0_iter4_w_real_load_reg_524;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                W1_old_imag_read_reg_1185 <= W1_old_imag_in_sig;
                W1_old_imag_read_reg_1185_pp0_iter1_reg <= W1_old_imag_read_reg_1185;
                W1_old_imag_read_reg_1185_pp0_iter2_reg <= W1_old_imag_read_reg_1185_pp0_iter1_reg;
                W1_old_imag_read_reg_1185_pp0_iter3_reg <= W1_old_imag_read_reg_1185_pp0_iter2_reg;
                W1_old_imag_read_reg_1185_pp0_iter4_reg <= W1_old_imag_read_reg_1185_pp0_iter3_reg;
                W1_old_imag_read_reg_1185_pp0_iter5_reg <= W1_old_imag_read_reg_1185_pp0_iter4_reg;
                W1_old_real_read_reg_1190 <= W1_old_real_in_sig;
                W1_old_real_read_reg_1190_pp0_iter1_reg <= W1_old_real_read_reg_1190;
                W1_old_real_read_reg_1190_pp0_iter2_reg <= W1_old_real_read_reg_1190_pp0_iter1_reg;
                W1_old_real_read_reg_1190_pp0_iter3_reg <= W1_old_real_read_reg_1190_pp0_iter2_reg;
                W1_old_real_read_reg_1190_pp0_iter4_reg <= W1_old_real_read_reg_1190_pp0_iter3_reg;
                W1_old_real_read_reg_1190_pp0_iter5_reg <= W1_old_real_read_reg_1190_pp0_iter4_reg;
                W2_old_imag_read_reg_1175 <= W2_old_imag_in_sig;
                W2_old_imag_read_reg_1175_pp0_iter1_reg <= W2_old_imag_read_reg_1175;
                W2_old_imag_read_reg_1175_pp0_iter2_reg <= W2_old_imag_read_reg_1175_pp0_iter1_reg;
                W2_old_imag_read_reg_1175_pp0_iter3_reg <= W2_old_imag_read_reg_1175_pp0_iter2_reg;
                W2_old_imag_read_reg_1175_pp0_iter4_reg <= W2_old_imag_read_reg_1175_pp0_iter3_reg;
                W2_old_imag_read_reg_1175_pp0_iter5_reg <= W2_old_imag_read_reg_1175_pp0_iter4_reg;
                W2_old_real_read_reg_1180 <= W2_old_real_in_sig;
                W2_old_real_read_reg_1180_pp0_iter1_reg <= W2_old_real_read_reg_1180;
                W2_old_real_read_reg_1180_pp0_iter2_reg <= W2_old_real_read_reg_1180_pp0_iter1_reg;
                W2_old_real_read_reg_1180_pp0_iter3_reg <= W2_old_real_read_reg_1180_pp0_iter2_reg;
                W2_old_real_read_reg_1180_pp0_iter4_reg <= W2_old_real_read_reg_1180_pp0_iter3_reg;
                W2_old_real_read_reg_1180_pp0_iter5_reg <= W2_old_real_read_reg_1180_pp0_iter4_reg;
                W3_old_imag_read_reg_1165 <= W3_old_imag_in_sig;
                W3_old_imag_read_reg_1165_pp0_iter1_reg <= W3_old_imag_read_reg_1165;
                W3_old_imag_read_reg_1165_pp0_iter2_reg <= W3_old_imag_read_reg_1165_pp0_iter1_reg;
                W3_old_imag_read_reg_1165_pp0_iter3_reg <= W3_old_imag_read_reg_1165_pp0_iter2_reg;
                W3_old_imag_read_reg_1165_pp0_iter4_reg <= W3_old_imag_read_reg_1165_pp0_iter3_reg;
                W3_old_imag_read_reg_1165_pp0_iter5_reg <= W3_old_imag_read_reg_1165_pp0_iter4_reg;
                W3_old_real_read_reg_1170 <= W3_old_real_in_sig;
                W3_old_real_read_reg_1170_pp0_iter1_reg <= W3_old_real_read_reg_1170;
                W3_old_real_read_reg_1170_pp0_iter2_reg <= W3_old_real_read_reg_1170_pp0_iter1_reg;
                W3_old_real_read_reg_1170_pp0_iter3_reg <= W3_old_real_read_reg_1170_pp0_iter2_reg;
                W3_old_real_read_reg_1170_pp0_iter4_reg <= W3_old_real_read_reg_1170_pp0_iter3_reg;
                W3_old_real_read_reg_1170_pp0_iter5_reg <= W3_old_real_read_reg_1170_pp0_iter4_reg;
                W4_old_imag_read_reg_1155 <= W4_old_imag_in_sig;
                W4_old_imag_read_reg_1155_pp0_iter1_reg <= W4_old_imag_read_reg_1155;
                W4_old_imag_read_reg_1155_pp0_iter2_reg <= W4_old_imag_read_reg_1155_pp0_iter1_reg;
                W4_old_imag_read_reg_1155_pp0_iter3_reg <= W4_old_imag_read_reg_1155_pp0_iter2_reg;
                W4_old_imag_read_reg_1155_pp0_iter4_reg <= W4_old_imag_read_reg_1155_pp0_iter3_reg;
                W4_old_imag_read_reg_1155_pp0_iter5_reg <= W4_old_imag_read_reg_1155_pp0_iter4_reg;
                W4_old_real_read_reg_1160 <= W4_old_real_in_sig;
                W4_old_real_read_reg_1160_pp0_iter1_reg <= W4_old_real_read_reg_1160;
                W4_old_real_read_reg_1160_pp0_iter2_reg <= W4_old_real_read_reg_1160_pp0_iter1_reg;
                W4_old_real_read_reg_1160_pp0_iter3_reg <= W4_old_real_read_reg_1160_pp0_iter2_reg;
                W4_old_real_read_reg_1160_pp0_iter4_reg <= W4_old_real_read_reg_1160_pp0_iter3_reg;
                W4_old_real_read_reg_1160_pp0_iter5_reg <= W4_old_real_read_reg_1160_pp0_iter4_reg;
                W5_old_imag_read_reg_1145 <= W5_old_imag_in_sig;
                W5_old_imag_read_reg_1145_pp0_iter1_reg <= W5_old_imag_read_reg_1145;
                W5_old_imag_read_reg_1145_pp0_iter2_reg <= W5_old_imag_read_reg_1145_pp0_iter1_reg;
                W5_old_imag_read_reg_1145_pp0_iter3_reg <= W5_old_imag_read_reg_1145_pp0_iter2_reg;
                W5_old_imag_read_reg_1145_pp0_iter4_reg <= W5_old_imag_read_reg_1145_pp0_iter3_reg;
                W5_old_imag_read_reg_1145_pp0_iter5_reg <= W5_old_imag_read_reg_1145_pp0_iter4_reg;
                W5_old_real_read_reg_1150 <= W5_old_real_in_sig;
                W5_old_real_read_reg_1150_pp0_iter1_reg <= W5_old_real_read_reg_1150;
                W5_old_real_read_reg_1150_pp0_iter2_reg <= W5_old_real_read_reg_1150_pp0_iter1_reg;
                W5_old_real_read_reg_1150_pp0_iter3_reg <= W5_old_real_read_reg_1150_pp0_iter2_reg;
                W5_old_real_read_reg_1150_pp0_iter4_reg <= W5_old_real_read_reg_1150_pp0_iter3_reg;
                W5_old_real_read_reg_1150_pp0_iter5_reg <= W5_old_real_read_reg_1150_pp0_iter4_reg;
                W6_old_imag_read_reg_1135 <= W6_old_imag_in_sig;
                W6_old_imag_read_reg_1135_pp0_iter1_reg <= W6_old_imag_read_reg_1135;
                W6_old_imag_read_reg_1135_pp0_iter2_reg <= W6_old_imag_read_reg_1135_pp0_iter1_reg;
                W6_old_imag_read_reg_1135_pp0_iter3_reg <= W6_old_imag_read_reg_1135_pp0_iter2_reg;
                W6_old_imag_read_reg_1135_pp0_iter4_reg <= W6_old_imag_read_reg_1135_pp0_iter3_reg;
                W6_old_imag_read_reg_1135_pp0_iter5_reg <= W6_old_imag_read_reg_1135_pp0_iter4_reg;
                W6_old_real_read_reg_1140 <= W6_old_real_in_sig;
                W6_old_real_read_reg_1140_pp0_iter1_reg <= W6_old_real_read_reg_1140;
                W6_old_real_read_reg_1140_pp0_iter2_reg <= W6_old_real_read_reg_1140_pp0_iter1_reg;
                W6_old_real_read_reg_1140_pp0_iter3_reg <= W6_old_real_read_reg_1140_pp0_iter2_reg;
                W6_old_real_read_reg_1140_pp0_iter4_reg <= W6_old_real_read_reg_1140_pp0_iter3_reg;
                W6_old_real_read_reg_1140_pp0_iter5_reg <= W6_old_real_read_reg_1140_pp0_iter4_reg;
                W7_old_imag_read_reg_1125 <= W7_old_imag_in_sig;
                W7_old_imag_read_reg_1125_pp0_iter1_reg <= W7_old_imag_read_reg_1125;
                W7_old_imag_read_reg_1125_pp0_iter2_reg <= W7_old_imag_read_reg_1125_pp0_iter1_reg;
                W7_old_imag_read_reg_1125_pp0_iter3_reg <= W7_old_imag_read_reg_1125_pp0_iter2_reg;
                W7_old_imag_read_reg_1125_pp0_iter4_reg <= W7_old_imag_read_reg_1125_pp0_iter3_reg;
                W7_old_imag_read_reg_1125_pp0_iter5_reg <= W7_old_imag_read_reg_1125_pp0_iter4_reg;
                W7_old_real_read_reg_1130 <= W7_old_real_in_sig;
                W7_old_real_read_reg_1130_pp0_iter1_reg <= W7_old_real_read_reg_1130;
                W7_old_real_read_reg_1130_pp0_iter2_reg <= W7_old_real_read_reg_1130_pp0_iter1_reg;
                W7_old_real_read_reg_1130_pp0_iter3_reg <= W7_old_real_read_reg_1130_pp0_iter2_reg;
                W7_old_real_read_reg_1130_pp0_iter4_reg <= W7_old_real_read_reg_1130_pp0_iter3_reg;
                W7_old_real_read_reg_1130_pp0_iter5_reg <= W7_old_real_read_reg_1130_pp0_iter4_reg;
                W8_old_imag_read_reg_1115 <= W8_old_imag_in_sig;
                W8_old_imag_read_reg_1115_pp0_iter1_reg <= W8_old_imag_read_reg_1115;
                W8_old_imag_read_reg_1115_pp0_iter2_reg <= W8_old_imag_read_reg_1115_pp0_iter1_reg;
                W8_old_imag_read_reg_1115_pp0_iter3_reg <= W8_old_imag_read_reg_1115_pp0_iter2_reg;
                W8_old_imag_read_reg_1115_pp0_iter4_reg <= W8_old_imag_read_reg_1115_pp0_iter3_reg;
                W8_old_imag_read_reg_1115_pp0_iter5_reg <= W8_old_imag_read_reg_1115_pp0_iter4_reg;
                W8_old_real_read_reg_1120 <= W8_old_real_in_sig;
                W8_old_real_read_reg_1120_pp0_iter1_reg <= W8_old_real_read_reg_1120;
                W8_old_real_read_reg_1120_pp0_iter2_reg <= W8_old_real_read_reg_1120_pp0_iter1_reg;
                W8_old_real_read_reg_1120_pp0_iter3_reg <= W8_old_real_read_reg_1120_pp0_iter2_reg;
                W8_old_real_read_reg_1120_pp0_iter4_reg <= W8_old_real_read_reg_1120_pp0_iter3_reg;
                W8_old_real_read_reg_1120_pp0_iter5_reg <= W8_old_real_read_reg_1120_pp0_iter4_reg;
                W9_old_imag_read_reg_1105 <= W9_old_imag_in_sig;
                W9_old_imag_read_reg_1105_pp0_iter1_reg <= W9_old_imag_read_reg_1105;
                W9_old_imag_read_reg_1105_pp0_iter2_reg <= W9_old_imag_read_reg_1105_pp0_iter1_reg;
                W9_old_imag_read_reg_1105_pp0_iter3_reg <= W9_old_imag_read_reg_1105_pp0_iter2_reg;
                W9_old_imag_read_reg_1105_pp0_iter4_reg <= W9_old_imag_read_reg_1105_pp0_iter3_reg;
                W9_old_imag_read_reg_1105_pp0_iter5_reg <= W9_old_imag_read_reg_1105_pp0_iter4_reg;
                W9_old_real_read_reg_1110 <= W9_old_real_in_sig;
                W9_old_real_read_reg_1110_pp0_iter1_reg <= W9_old_real_read_reg_1110;
                W9_old_real_read_reg_1110_pp0_iter2_reg <= W9_old_real_read_reg_1110_pp0_iter1_reg;
                W9_old_real_read_reg_1110_pp0_iter3_reg <= W9_old_real_read_reg_1110_pp0_iter2_reg;
                W9_old_real_read_reg_1110_pp0_iter4_reg <= W9_old_real_read_reg_1110_pp0_iter3_reg;
                W9_old_real_read_reg_1110_pp0_iter5_reg <= W9_old_real_read_reg_1110_pp0_iter4_reg;
                err_imag_read_reg_1091 <= err_imag_in_sig;
                err_real_read_reg_1096 <= err_real_in_sig;
                err_real_read_reg_1096_pp0_iter1_reg <= err_real_read_reg_1096;
                err_real_read_reg_1096_pp0_iter2_reg <= err_real_read_reg_1096_pp0_iter1_reg;
                err_real_read_reg_1096_pp0_iter3_reg <= err_real_read_reg_1096_pp0_iter2_reg;
                mu_read_reg_1333 <= mu_in_sig;
                mu_read_reg_1333_pp0_iter1_reg <= mu_read_reg_1333;
                mu_read_reg_1333_pp0_iter2_reg <= mu_read_reg_1333_pp0_iter1_reg;
                mu_read_reg_1333_pp0_iter3_reg <= mu_read_reg_1333_pp0_iter2_reg;
                mu_read_reg_1333_pp0_iter4_reg <= mu_read_reg_1333_pp0_iter3_reg;
                tmp_25_7_reg_1523_pp0_iter2_reg <= tmp_25_7_reg_1523;
                tmp_25_7_reg_1523_pp0_iter3_reg <= tmp_25_7_reg_1523_pp0_iter2_reg;
                tmp_25_7_reg_1523_pp0_iter4_reg <= tmp_25_7_reg_1523_pp0_iter3_reg;
                tmp_25_7_reg_1523_pp0_iter5_reg <= tmp_25_7_reg_1523_pp0_iter4_reg;
                tmp_25_8_reg_1529_pp0_iter2_reg <= tmp_25_8_reg_1529;
                tmp_25_8_reg_1529_pp0_iter3_reg <= tmp_25_8_reg_1529_pp0_iter2_reg;
                tmp_25_8_reg_1529_pp0_iter4_reg <= tmp_25_8_reg_1529_pp0_iter3_reg;
                tmp_25_8_reg_1529_pp0_iter5_reg <= tmp_25_8_reg_1529_pp0_iter4_reg;
                x1_imag_read_reg_1318 <= x1_imag_in_sig;
                x1_imag_read_reg_1318_pp0_iter1_reg <= x1_imag_read_reg_1318;
                x1_imag_read_reg_1318_pp0_iter2_reg <= x1_imag_read_reg_1318_pp0_iter1_reg;
                x1_imag_read_reg_1318_pp0_iter3_reg <= x1_imag_read_reg_1318_pp0_iter2_reg;
                x1_real_read_reg_1325 <= x1_real_in_sig;
                x1_real_read_reg_1325_pp0_iter1_reg <= x1_real_read_reg_1325;
                x1_real_read_reg_1325_pp0_iter2_reg <= x1_real_read_reg_1325_pp0_iter1_reg;
                x1_real_read_reg_1325_pp0_iter3_reg <= x1_real_read_reg_1325_pp0_iter2_reg;
                x2_imag_read_reg_1302 <= x2_imag_in_sig;
                x2_imag_read_reg_1302_pp0_iter1_reg <= x2_imag_read_reg_1302;
                x2_imag_read_reg_1302_pp0_iter2_reg <= x2_imag_read_reg_1302_pp0_iter1_reg;
                x2_imag_read_reg_1302_pp0_iter3_reg <= x2_imag_read_reg_1302_pp0_iter2_reg;
                x2_real_read_reg_1310 <= x2_real_in_sig;
                x2_real_read_reg_1310_pp0_iter1_reg <= x2_real_read_reg_1310;
                x2_real_read_reg_1310_pp0_iter2_reg <= x2_real_read_reg_1310_pp0_iter1_reg;
                x2_real_read_reg_1310_pp0_iter3_reg <= x2_real_read_reg_1310_pp0_iter2_reg;
                x3_imag_read_reg_1287 <= x3_imag_in_sig;
                x3_imag_read_reg_1287_pp0_iter1_reg <= x3_imag_read_reg_1287;
                x3_imag_read_reg_1287_pp0_iter2_reg <= x3_imag_read_reg_1287_pp0_iter1_reg;
                x3_imag_read_reg_1287_pp0_iter3_reg <= x3_imag_read_reg_1287_pp0_iter2_reg;
                x3_real_read_reg_1295 <= x3_real_in_sig;
                x3_real_read_reg_1295_pp0_iter1_reg <= x3_real_read_reg_1295;
                x3_real_read_reg_1295_pp0_iter2_reg <= x3_real_read_reg_1295_pp0_iter1_reg;
                x3_real_read_reg_1295_pp0_iter3_reg <= x3_real_read_reg_1295_pp0_iter2_reg;
                x4_imag_read_reg_1272 <= x4_imag_in_sig;
                x4_imag_read_reg_1272_pp0_iter1_reg <= x4_imag_read_reg_1272;
                x4_imag_read_reg_1272_pp0_iter2_reg <= x4_imag_read_reg_1272_pp0_iter1_reg;
                x4_imag_read_reg_1272_pp0_iter3_reg <= x4_imag_read_reg_1272_pp0_iter2_reg;
                x4_real_read_reg_1280 <= x4_real_in_sig;
                x4_real_read_reg_1280_pp0_iter1_reg <= x4_real_read_reg_1280;
                x4_real_read_reg_1280_pp0_iter2_reg <= x4_real_read_reg_1280_pp0_iter1_reg;
                x4_real_read_reg_1280_pp0_iter3_reg <= x4_real_read_reg_1280_pp0_iter2_reg;
                x5_imag_read_reg_1256 <= x5_imag_in_sig;
                x5_imag_read_reg_1256_pp0_iter1_reg <= x5_imag_read_reg_1256;
                x5_imag_read_reg_1256_pp0_iter2_reg <= x5_imag_read_reg_1256_pp0_iter1_reg;
                x5_imag_read_reg_1256_pp0_iter3_reg <= x5_imag_read_reg_1256_pp0_iter2_reg;
                x5_real_read_reg_1264 <= x5_real_in_sig;
                x5_real_read_reg_1264_pp0_iter1_reg <= x5_real_read_reg_1264;
                x5_real_read_reg_1264_pp0_iter2_reg <= x5_real_read_reg_1264_pp0_iter1_reg;
                x5_real_read_reg_1264_pp0_iter3_reg <= x5_real_read_reg_1264_pp0_iter2_reg;
                x6_imag_read_reg_1240 <= x6_imag_in_sig;
                x6_imag_read_reg_1240_pp0_iter1_reg <= x6_imag_read_reg_1240;
                x6_imag_read_reg_1240_pp0_iter2_reg <= x6_imag_read_reg_1240_pp0_iter1_reg;
                x6_imag_read_reg_1240_pp0_iter3_reg <= x6_imag_read_reg_1240_pp0_iter2_reg;
                x6_real_read_reg_1248 <= x6_real_in_sig;
                x6_real_read_reg_1248_pp0_iter1_reg <= x6_real_read_reg_1248;
                x6_real_read_reg_1248_pp0_iter2_reg <= x6_real_read_reg_1248_pp0_iter1_reg;
                x6_real_read_reg_1248_pp0_iter3_reg <= x6_real_read_reg_1248_pp0_iter2_reg;
                x7_imag_read_reg_1225 <= x7_imag_in_sig;
                x7_imag_read_reg_1225_pp0_iter1_reg <= x7_imag_read_reg_1225;
                x7_imag_read_reg_1225_pp0_iter2_reg <= x7_imag_read_reg_1225_pp0_iter1_reg;
                x7_imag_read_reg_1225_pp0_iter3_reg <= x7_imag_read_reg_1225_pp0_iter2_reg;
                x7_real_read_reg_1232 <= x7_real_in_sig;
                x7_real_read_reg_1232_pp0_iter1_reg <= x7_real_read_reg_1232;
                x7_real_read_reg_1232_pp0_iter2_reg <= x7_real_read_reg_1232_pp0_iter1_reg;
                x7_real_read_reg_1232_pp0_iter3_reg <= x7_real_read_reg_1232_pp0_iter2_reg;
                x8_imag_read_reg_1210 <= x8_imag_in_sig;
                x8_imag_read_reg_1210_pp0_iter1_reg <= x8_imag_read_reg_1210;
                x8_imag_read_reg_1210_pp0_iter2_reg <= x8_imag_read_reg_1210_pp0_iter1_reg;
                x8_imag_read_reg_1210_pp0_iter3_reg <= x8_imag_read_reg_1210_pp0_iter2_reg;
                x8_real_read_reg_1217 <= x8_real_in_sig;
                x8_real_read_reg_1217_pp0_iter1_reg <= x8_real_read_reg_1217;
                x8_real_read_reg_1217_pp0_iter2_reg <= x8_real_read_reg_1217_pp0_iter1_reg;
                x8_real_read_reg_1217_pp0_iter3_reg <= x8_real_read_reg_1217_pp0_iter2_reg;
                x9_imag_read_reg_1195 <= x9_imag_in_sig;
                x9_imag_read_reg_1195_pp0_iter1_reg <= x9_imag_read_reg_1195;
                x9_imag_read_reg_1195_pp0_iter2_reg <= x9_imag_read_reg_1195_pp0_iter1_reg;
                x9_imag_read_reg_1195_pp0_iter3_reg <= x9_imag_read_reg_1195_pp0_iter2_reg;
                x9_real_read_reg_1203 <= x9_real_in_sig;
                x9_real_read_reg_1203_pp0_iter1_reg <= x9_real_read_reg_1203;
                x9_real_read_reg_1203_pp0_iter2_reg <= x9_real_read_reg_1203_pp0_iter1_reg;
                x9_real_read_reg_1203_pp0_iter3_reg <= x9_real_read_reg_1203_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then
                and_ln82_reg_1557 <= and_ln82_fu_1085_p2;
                and_ln82_reg_1557_pp0_iter4_reg <= and_ln82_reg_1557;
                and_ln82_reg_1557_pp0_iter5_reg <= and_ln82_reg_1557_pp0_iter4_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then
                ap_phi_reg_pp0_iter1_w_imag_load_1_reg_534 <= ap_phi_reg_pp0_iter0_w_imag_load_1_reg_534;
                ap_phi_reg_pp0_iter1_w_imag_load_2_reg_554 <= ap_phi_reg_pp0_iter0_w_imag_load_2_reg_554;
                ap_phi_reg_pp0_iter1_w_imag_load_3_reg_574 <= ap_phi_reg_pp0_iter0_w_imag_load_3_reg_574;
                ap_phi_reg_pp0_iter1_w_imag_load_4_reg_594 <= ap_phi_reg_pp0_iter0_w_imag_load_4_reg_594;
                ap_phi_reg_pp0_iter1_w_imag_load_5_reg_614 <= ap_phi_reg_pp0_iter0_w_imag_load_5_reg_614;
                ap_phi_reg_pp0_iter1_w_imag_load_6_reg_634 <= ap_phi_reg_pp0_iter0_w_imag_load_6_reg_634;
                ap_phi_reg_pp0_iter1_w_imag_load_7_reg_654 <= ap_phi_reg_pp0_iter0_w_imag_load_7_reg_654;
                ap_phi_reg_pp0_iter1_w_imag_load_8_reg_674 <= ap_phi_reg_pp0_iter0_w_imag_load_8_reg_674;
                ap_phi_reg_pp0_iter1_w_imag_load_reg_514 <= ap_phi_reg_pp0_iter0_w_imag_load_reg_514;
                ap_phi_reg_pp0_iter1_w_real_load_1_reg_544 <= ap_phi_reg_pp0_iter0_w_real_load_1_reg_544;
                ap_phi_reg_pp0_iter1_w_real_load_2_reg_564 <= ap_phi_reg_pp0_iter0_w_real_load_2_reg_564;
                ap_phi_reg_pp0_iter1_w_real_load_3_reg_584 <= ap_phi_reg_pp0_iter0_w_real_load_3_reg_584;
                ap_phi_reg_pp0_iter1_w_real_load_4_reg_604 <= ap_phi_reg_pp0_iter0_w_real_load_4_reg_604;
                ap_phi_reg_pp0_iter1_w_real_load_5_reg_624 <= ap_phi_reg_pp0_iter0_w_real_load_5_reg_624;
                ap_phi_reg_pp0_iter1_w_real_load_6_reg_644 <= ap_phi_reg_pp0_iter0_w_real_load_6_reg_644;
                ap_phi_reg_pp0_iter1_w_real_load_7_reg_664 <= ap_phi_reg_pp0_iter0_w_real_load_7_reg_664;
                ap_phi_reg_pp0_iter1_w_real_load_8_reg_684 <= ap_phi_reg_pp0_iter0_w_real_load_8_reg_684;
                ap_phi_reg_pp0_iter1_w_real_load_reg_524 <= ap_phi_reg_pp0_iter0_w_real_load_reg_524;
                tmp_25_2_reg_1493 <= grp_fu_743_p2;
                tmp_25_3_reg_1499 <= grp_fu_749_p2;
                tmp_25_4_reg_1505 <= grp_fu_755_p2;
                tmp_25_5_reg_1511 <= grp_fu_761_p2;
                tmp_25_6_reg_1517 <= grp_fu_767_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then
                ap_phi_reg_pp0_iter2_w_imag_load_1_reg_534 <= ap_phi_reg_pp0_iter1_w_imag_load_1_reg_534;
                ap_phi_reg_pp0_iter2_w_imag_load_2_reg_554 <= ap_phi_reg_pp0_iter1_w_imag_load_2_reg_554;
                ap_phi_reg_pp0_iter2_w_imag_load_3_reg_574 <= ap_phi_reg_pp0_iter1_w_imag_load_3_reg_574;
                ap_phi_reg_pp0_iter2_w_imag_load_4_reg_594 <= ap_phi_reg_pp0_iter1_w_imag_load_4_reg_594;
                ap_phi_reg_pp0_iter2_w_imag_load_5_reg_614 <= ap_phi_reg_pp0_iter1_w_imag_load_5_reg_614;
                ap_phi_reg_pp0_iter2_w_imag_load_6_reg_634 <= ap_phi_reg_pp0_iter1_w_imag_load_6_reg_634;
                ap_phi_reg_pp0_iter2_w_imag_load_7_reg_654 <= ap_phi_reg_pp0_iter1_w_imag_load_7_reg_654;
                ap_phi_reg_pp0_iter2_w_imag_load_8_reg_674 <= ap_phi_reg_pp0_iter1_w_imag_load_8_reg_674;
                ap_phi_reg_pp0_iter2_w_imag_load_reg_514 <= ap_phi_reg_pp0_iter1_w_imag_load_reg_514;
                ap_phi_reg_pp0_iter2_w_real_load_1_reg_544 <= ap_phi_reg_pp0_iter1_w_real_load_1_reg_544;
                ap_phi_reg_pp0_iter2_w_real_load_2_reg_564 <= ap_phi_reg_pp0_iter1_w_real_load_2_reg_564;
                ap_phi_reg_pp0_iter2_w_real_load_3_reg_584 <= ap_phi_reg_pp0_iter1_w_real_load_3_reg_584;
                ap_phi_reg_pp0_iter2_w_real_load_4_reg_604 <= ap_phi_reg_pp0_iter1_w_real_load_4_reg_604;
                ap_phi_reg_pp0_iter2_w_real_load_5_reg_624 <= ap_phi_reg_pp0_iter1_w_real_load_5_reg_624;
                ap_phi_reg_pp0_iter2_w_real_load_6_reg_644 <= ap_phi_reg_pp0_iter1_w_real_load_6_reg_644;
                ap_phi_reg_pp0_iter2_w_real_load_7_reg_664 <= ap_phi_reg_pp0_iter1_w_real_load_7_reg_664;
                ap_phi_reg_pp0_iter2_w_real_load_8_reg_684 <= ap_phi_reg_pp0_iter1_w_real_load_8_reg_684;
                ap_phi_reg_pp0_iter2_w_real_load_reg_524 <= ap_phi_reg_pp0_iter1_w_real_load_reg_524;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then
                ap_phi_reg_pp0_iter3_w_imag_load_1_reg_534 <= ap_phi_reg_pp0_iter2_w_imag_load_1_reg_534;
                ap_phi_reg_pp0_iter3_w_imag_load_2_reg_554 <= ap_phi_reg_pp0_iter2_w_imag_load_2_reg_554;
                ap_phi_reg_pp0_iter3_w_imag_load_3_reg_574 <= ap_phi_reg_pp0_iter2_w_imag_load_3_reg_574;
                ap_phi_reg_pp0_iter3_w_imag_load_4_reg_594 <= ap_phi_reg_pp0_iter2_w_imag_load_4_reg_594;
                ap_phi_reg_pp0_iter3_w_imag_load_5_reg_614 <= ap_phi_reg_pp0_iter2_w_imag_load_5_reg_614;
                ap_phi_reg_pp0_iter3_w_imag_load_6_reg_634 <= ap_phi_reg_pp0_iter2_w_imag_load_6_reg_634;
                ap_phi_reg_pp0_iter3_w_imag_load_7_reg_654 <= ap_phi_reg_pp0_iter2_w_imag_load_7_reg_654;
                ap_phi_reg_pp0_iter3_w_imag_load_8_reg_674 <= ap_phi_reg_pp0_iter2_w_imag_load_8_reg_674;
                ap_phi_reg_pp0_iter3_w_imag_load_reg_514 <= ap_phi_reg_pp0_iter2_w_imag_load_reg_514;
                ap_phi_reg_pp0_iter3_w_real_load_1_reg_544 <= ap_phi_reg_pp0_iter2_w_real_load_1_reg_544;
                ap_phi_reg_pp0_iter3_w_real_load_2_reg_564 <= ap_phi_reg_pp0_iter2_w_real_load_2_reg_564;
                ap_phi_reg_pp0_iter3_w_real_load_3_reg_584 <= ap_phi_reg_pp0_iter2_w_real_load_3_reg_584;
                ap_phi_reg_pp0_iter3_w_real_load_4_reg_604 <= ap_phi_reg_pp0_iter2_w_real_load_4_reg_604;
                ap_phi_reg_pp0_iter3_w_real_load_5_reg_624 <= ap_phi_reg_pp0_iter2_w_real_load_5_reg_624;
                ap_phi_reg_pp0_iter3_w_real_load_6_reg_644 <= ap_phi_reg_pp0_iter2_w_real_load_6_reg_644;
                ap_phi_reg_pp0_iter3_w_real_load_7_reg_664 <= ap_phi_reg_pp0_iter2_w_real_load_7_reg_664;
                ap_phi_reg_pp0_iter3_w_real_load_8_reg_684 <= ap_phi_reg_pp0_iter2_w_real_load_8_reg_684;
                ap_phi_reg_pp0_iter3_w_real_load_reg_524 <= ap_phi_reg_pp0_iter2_w_real_load_reg_524;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then
                ap_phi_reg_pp0_iter4_w_imag_load_1_reg_534 <= ap_phi_reg_pp0_iter3_w_imag_load_1_reg_534;
                ap_phi_reg_pp0_iter4_w_imag_load_2_reg_554 <= ap_phi_reg_pp0_iter3_w_imag_load_2_reg_554;
                ap_phi_reg_pp0_iter4_w_imag_load_3_reg_574 <= ap_phi_reg_pp0_iter3_w_imag_load_3_reg_574;
                ap_phi_reg_pp0_iter4_w_imag_load_4_reg_594 <= ap_phi_reg_pp0_iter3_w_imag_load_4_reg_594;
                ap_phi_reg_pp0_iter4_w_imag_load_5_reg_614 <= ap_phi_reg_pp0_iter3_w_imag_load_5_reg_614;
                ap_phi_reg_pp0_iter4_w_imag_load_6_reg_634 <= ap_phi_reg_pp0_iter3_w_imag_load_6_reg_634;
                ap_phi_reg_pp0_iter4_w_imag_load_7_reg_654 <= ap_phi_reg_pp0_iter3_w_imag_load_7_reg_654;
                ap_phi_reg_pp0_iter4_w_imag_load_8_reg_674 <= ap_phi_reg_pp0_iter3_w_imag_load_8_reg_674;
                ap_phi_reg_pp0_iter4_w_imag_load_reg_514 <= ap_phi_reg_pp0_iter3_w_imag_load_reg_514;
                ap_phi_reg_pp0_iter4_w_real_load_1_reg_544 <= ap_phi_reg_pp0_iter3_w_real_load_1_reg_544;
                ap_phi_reg_pp0_iter4_w_real_load_2_reg_564 <= ap_phi_reg_pp0_iter3_w_real_load_2_reg_564;
                ap_phi_reg_pp0_iter4_w_real_load_3_reg_584 <= ap_phi_reg_pp0_iter3_w_real_load_3_reg_584;
                ap_phi_reg_pp0_iter4_w_real_load_4_reg_604 <= ap_phi_reg_pp0_iter3_w_real_load_4_reg_604;
                ap_phi_reg_pp0_iter4_w_real_load_5_reg_624 <= ap_phi_reg_pp0_iter3_w_real_load_5_reg_624;
                ap_phi_reg_pp0_iter4_w_real_load_6_reg_644 <= ap_phi_reg_pp0_iter3_w_real_load_6_reg_644;
                ap_phi_reg_pp0_iter4_w_real_load_7_reg_664 <= ap_phi_reg_pp0_iter3_w_real_load_7_reg_664;
                ap_phi_reg_pp0_iter4_w_real_load_8_reg_684 <= ap_phi_reg_pp0_iter3_w_real_load_8_reg_684;
                ap_phi_reg_pp0_iter4_w_real_load_reg_524 <= ap_phi_reg_pp0_iter3_w_real_load_reg_524;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                b_imag_reg_1362 <= b_imag_fu_1044_p1;
                b_imag_reg_1362_pp0_iter1_reg <= b_imag_reg_1362;
                b_imag_reg_1362_pp0_iter2_reg <= b_imag_reg_1362_pp0_iter1_reg;
                b_imag_reg_1362_pp0_iter3_reg <= b_imag_reg_1362_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then
                norm2_x_3_reg_1535 <= grp_fu_698_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001))) then
                norm2_x_5_reg_1540 <= grp_fu_702_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21))) then
                norm2_x_6_reg_1545 <= grp_fu_694_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001))) then
                norm2_x_8_reg_1550 <= grp_fu_702_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001))) then
                norm2_x_8_reg_1550_pp0_iter4_reg <= norm2_x_8_reg_1550;
                tmp_34_7_reg_1586_pp0_iter5_reg <= tmp_34_7_reg_1586;
                tmp_4_7_reg_1471_pp0_iter1_reg <= tmp_4_7_reg_1471;
                tmp_4_7_reg_1471_pp0_iter2_reg <= tmp_4_7_reg_1471_pp0_iter1_reg;
                tmp_4_8_reg_1476_pp0_iter1_reg <= tmp_4_8_reg_1476;
                tmp_4_8_reg_1476_pp0_iter2_reg <= tmp_4_8_reg_1476_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_lv1_1 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_lv1_0 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)))) then
                reg_1002 <= grp_fu_749_p2;
                reg_1008 <= grp_fu_755_p2;
                reg_1014 <= grp_fu_761_p2;
                reg_1020 <= grp_fu_767_p2;
                reg_996 <= grp_fu_743_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then
                reg_1002_pp0_iter5_reg <= reg_1002;
                reg_1008_pp0_iter5_reg <= reg_1008;
                reg_1014_pp0_iter5_reg <= reg_1014;
                reg_1020_pp0_iter5_reg <= reg_1020;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_lv1_0 = and_ln82_reg_1557_pp0_iter4_reg) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_lv1_0 = and_ln82_reg_1557_pp0_iter5_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_lv1_0 = and_ln82_reg_1557_pp0_iter4_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_lv1_0 = and_ln82_reg_1557_pp0_iter4_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_lv1_0 = and_ln82_reg_1557_pp0_iter5_reg) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)))) then
                reg_1026 <= grp_fu_773_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_const_logic_1)))) then
                reg_782 <= grp_fu_743_p2;
                reg_788 <= grp_fu_749_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_const_logic_1)))) then
                reg_794 <= grp_fu_743_p2;
                reg_800 <= grp_fu_749_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_const_logic_1)))) then
                reg_806 <= grp_fu_755_p2;
                reg_812 <= grp_fu_761_p2;
                reg_818 <= grp_fu_767_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_const_logic_1)))) then
                reg_824 <= grp_fu_743_p2;
                reg_830 <= grp_fu_749_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_const_logic_1)))) then
                reg_836 <= grp_fu_755_p2;
                reg_842 <= grp_fu_761_p2;
                reg_848 <= grp_fu_767_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_const_logic_1)))) then
                reg_854 <= grp_fu_755_p2;
                reg_860 <= grp_fu_761_p2;
                reg_866 <= grp_fu_767_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_logic_1 = ap_const_logic_1)))) then
                reg_871 <= grp_fu_755_p2;
                reg_877 <= grp_fu_761_p2;
                reg_882 <= grp_fu_767_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_logic_1 = ap_const_logic_1)))) then
                reg_888 <= grp_fu_694_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_lv1_1 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_lv1_0 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_logic_1 = ap_const_logic_1)))) then
                reg_894 <= grp_fu_698_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_logic_1 = ap_const_logic_1)))) then
                reg_900 <= grp_fu_694_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_logic_1 = ap_const_logic_1)))) then
                reg_906 <= grp_fu_698_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_logic_1 = ap_const_logic_1)))) then
                reg_912 <= grp_fu_702_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_lv1_1 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_lv1_0 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_logic_1 = ap_const_logic_1)))) then
                reg_918 <= grp_fu_694_p2;
                reg_930 <= grp_fu_702_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_lv1_1 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_lv1_0 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_logic_1 = ap_const_logic_1)))) then
                reg_924 <= grp_fu_698_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_lv1_1 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_lv1_0 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_logic_1 = ap_const_logic_1)))) then
                reg_936 <= grp_fu_694_p2;
                reg_942 <= grp_fu_698_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_lv1_1 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_lv1_0 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_logic_1 = ap_const_logic_1)))) then
                reg_948 <= grp_fu_702_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_lv1_1 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_lv1_0 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then
                reg_953 <= grp_fu_702_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_lv1_0 = and_ln82_reg_1557_pp0_iter4_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_lv1_0 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_lv1_0 = and_ln82_reg_1557_pp0_iter4_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then
                reg_959 <= grp_fu_773_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_lv1_0 = and_ln82_reg_1557_pp0_iter4_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then
                reg_966 <= grp_fu_773_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then
                reg_972 <= grp_fu_749_p2;
                reg_978 <= grp_fu_755_p2;
                reg_984 <= grp_fu_761_p2;
                reg_990 <= grp_fu_767_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_logic_1 = ap_const_logic_1))) then
                tmp_22_2_reg_1381 <= grp_fu_743_p2;
                tmp_22_3_reg_1386 <= grp_fu_749_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_const_logic_1))) then
                tmp_22_7_reg_1406 <= grp_fu_761_p2;
                tmp_22_8_reg_1411 <= grp_fu_767_p2;
                tmp_23_1_reg_1396 <= grp_fu_749_p2;
                tmp_23_2_reg_1401 <= grp_fu_755_p2;
                tmp_23_reg_1391 <= grp_fu_743_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001))) then
                tmp_23_3_reg_1416 <= grp_fu_743_p2;
                tmp_23_4_reg_1421 <= grp_fu_749_p2;
                tmp_23_5_reg_1426 <= grp_fu_755_p2;
                tmp_23_6_reg_1431 <= grp_fu_761_p2;
                tmp_23_7_reg_1436 <= grp_fu_767_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_logic_1 = ap_const_logic_1))) then
                tmp_23_8_reg_1441 <= grp_fu_743_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_logic_1 = ap_const_logic_1))) then
                tmp_25_1_reg_1487 <= grp_fu_749_p2;
                tmp_25_reg_1481 <= grp_fu_743_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22))) then
                tmp_25_1_reg_1487_pp0_iter1_reg <= tmp_25_1_reg_1487;
                tmp_25_1_reg_1487_pp0_iter2_reg <= tmp_25_1_reg_1487_pp0_iter1_reg;
                tmp_25_1_reg_1487_pp0_iter3_reg <= tmp_25_1_reg_1487_pp0_iter2_reg;
                tmp_25_1_reg_1487_pp0_iter4_reg <= tmp_25_1_reg_1487_pp0_iter3_reg;
                tmp_25_reg_1481_pp0_iter1_reg <= tmp_25_reg_1481;
                tmp_25_reg_1481_pp0_iter2_reg <= tmp_25_reg_1481_pp0_iter1_reg;
                tmp_25_reg_1481_pp0_iter3_reg <= tmp_25_reg_1481_pp0_iter2_reg;
                tmp_25_reg_1481_pp0_iter4_reg <= tmp_25_reg_1481_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then
                tmp_25_2_reg_1493_pp0_iter1_reg <= tmp_25_2_reg_1493;
                tmp_25_2_reg_1493_pp0_iter2_reg <= tmp_25_2_reg_1493_pp0_iter1_reg;
                tmp_25_2_reg_1493_pp0_iter3_reg <= tmp_25_2_reg_1493_pp0_iter2_reg;
                tmp_25_2_reg_1493_pp0_iter4_reg <= tmp_25_2_reg_1493_pp0_iter3_reg;
                tmp_25_3_reg_1499_pp0_iter1_reg <= tmp_25_3_reg_1499;
                tmp_25_3_reg_1499_pp0_iter2_reg <= tmp_25_3_reg_1499_pp0_iter1_reg;
                tmp_25_3_reg_1499_pp0_iter3_reg <= tmp_25_3_reg_1499_pp0_iter2_reg;
                tmp_25_3_reg_1499_pp0_iter4_reg <= tmp_25_3_reg_1499_pp0_iter3_reg;
                tmp_25_4_reg_1505_pp0_iter1_reg <= tmp_25_4_reg_1505;
                tmp_25_4_reg_1505_pp0_iter2_reg <= tmp_25_4_reg_1505_pp0_iter1_reg;
                tmp_25_4_reg_1505_pp0_iter3_reg <= tmp_25_4_reg_1505_pp0_iter2_reg;
                tmp_25_4_reg_1505_pp0_iter4_reg <= tmp_25_4_reg_1505_pp0_iter3_reg;
                tmp_25_5_reg_1511_pp0_iter1_reg <= tmp_25_5_reg_1511;
                tmp_25_5_reg_1511_pp0_iter2_reg <= tmp_25_5_reg_1511_pp0_iter1_reg;
                tmp_25_5_reg_1511_pp0_iter3_reg <= tmp_25_5_reg_1511_pp0_iter2_reg;
                tmp_25_5_reg_1511_pp0_iter4_reg <= tmp_25_5_reg_1511_pp0_iter3_reg;
                tmp_25_6_reg_1517_pp0_iter1_reg <= tmp_25_6_reg_1517;
                tmp_25_6_reg_1517_pp0_iter2_reg <= tmp_25_6_reg_1517_pp0_iter1_reg;
                tmp_25_6_reg_1517_pp0_iter3_reg <= tmp_25_6_reg_1517_pp0_iter2_reg;
                tmp_25_6_reg_1517_pp0_iter4_reg <= tmp_25_6_reg_1517_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_25_7_reg_1523 <= grp_fu_743_p2;
                tmp_25_8_reg_1529 <= grp_fu_749_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_const_logic_1))) then
                tmp_2_1_reg_1342 <= grp_fu_755_p2;
                tmp_2_2_reg_1352 <= grp_fu_767_p2;
                tmp_3_1_reg_1347 <= grp_fu_761_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_const_logic_1))) then
                tmp_2_8_reg_1376 <= grp_fu_749_p2;
                tmp_3_7_reg_1371 <= grp_fu_743_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001))) then
                tmp_34_2_reg_1561 <= grp_fu_773_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                tmp_34_3_reg_1566 <= grp_fu_773_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_lv1_0 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then
                tmp_34_4_reg_1571 <= grp_fu_773_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001))) then
                tmp_34_5_reg_1576 <= grp_fu_773_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001))) then
                tmp_34_5_reg_1576_pp0_iter5_reg <= tmp_34_5_reg_1576;
                tmp_4_4_reg_1456_pp0_iter1_reg <= tmp_4_4_reg_1456;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001))) then
                tmp_34_6_reg_1581 <= grp_fu_773_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001))) then
                tmp_34_6_reg_1581_pp0_iter5_reg <= tmp_34_6_reg_1581;
                tmp_4_5_reg_1461_pp0_iter1_reg <= tmp_4_5_reg_1461;
                tmp_4_6_reg_1466_pp0_iter1_reg <= tmp_4_6_reg_1466;
                tmp_4_6_reg_1466_pp0_iter2_reg <= tmp_4_6_reg_1466_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001))) then
                tmp_34_7_reg_1586 <= grp_fu_773_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then
                tmp_34_8_reg_1591 <= grp_fu_773_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then
                tmp_34_8_reg_1591_pp0_iter5_reg <= tmp_34_8_reg_1591;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_lv1_0 = and_ln82_reg_1557_pp0_iter5_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then
                tmp_39_6_reg_1596 <= grp_fu_773_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001))) then
                tmp_4_2_reg_1446 <= grp_fu_694_p2;
                tmp_4_3_reg_1451 <= grp_fu_698_p2;
                tmp_4_4_reg_1456 <= grp_fu_702_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001))) then
                tmp_4_5_reg_1461 <= grp_fu_694_p2;
                tmp_4_6_reg_1466 <= grp_fu_698_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001))) then
                tmp_4_7_reg_1471 <= grp_fu_694_p2;
                tmp_4_8_reg_1476 <= grp_fu_698_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                w_imag_load_1_reg_534 <= ap_phi_reg_pp0_iter5_w_imag_load_1_reg_534;
                w_real_load_1_reg_544 <= ap_phi_reg_pp0_iter5_w_real_load_1_reg_544;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                w_imag_load_2_reg_554 <= ap_phi_reg_pp0_iter5_w_imag_load_2_reg_554;
                w_real_load_2_reg_564 <= ap_phi_reg_pp0_iter5_w_real_load_2_reg_564;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                w_imag_load_3_reg_574 <= ap_phi_reg_pp0_iter5_w_imag_load_3_reg_574;
                w_real_load_3_reg_584 <= ap_phi_reg_pp0_iter5_w_real_load_3_reg_584;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                w_imag_load_4_reg_594 <= ap_phi_reg_pp0_iter5_w_imag_load_4_reg_594;
                w_real_load_4_reg_604 <= ap_phi_reg_pp0_iter5_w_real_load_4_reg_604;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21))) then
                w_imag_load_8_reg_674 <= ap_phi_reg_pp0_iter5_w_imag_load_8_reg_674;
                w_real_load_8_reg_684 <= ap_phi_reg_pp0_iter5_w_real_load_8_reg_684;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                xor_ln14_reg_1357 <= xor_ln14_fu_1038_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage23_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage0_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_reset_idle_pp0, ap_block_pp0_stage8_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage13_subdone, ap_block_pp0_stage14_subdone, ap_block_pp0_stage15_subdone, ap_block_pp0_stage16_subdone, ap_block_pp0_stage17_subdone, ap_block_pp0_stage18_subdone, ap_block_pp0_stage19_subdone, ap_block_pp0_stage20_subdone, ap_block_pp0_stage21_subdone, ap_block_pp0_stage22_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if (((ap_reset_idle_pp0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                elsif (((ap_reset_idle_pp0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when ap_ST_fsm_pp0_stage16 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage16_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                end if;
            when ap_ST_fsm_pp0_stage17 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage17_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                end if;
            when ap_ST_fsm_pp0_stage18 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage18_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                end if;
            when ap_ST_fsm_pp0_stage19 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage19_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage20;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                end if;
            when ap_ST_fsm_pp0_stage20 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage20_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage21;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage20;
                end if;
            when ap_ST_fsm_pp0_stage21 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage21_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage22;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage21;
                end if;
            when ap_ST_fsm_pp0_stage22 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage22_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage23;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage22;
                end if;
            when ap_ST_fsm_pp0_stage23 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage23_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage23;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    W1_imag <= grp_fu_698_p2;

    W1_imag_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            W1_imag_ap_vld <= ap_const_logic_1;
        else 
            W1_imag_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    W1_old_imag_ap_vld_in_sig_assign_proc : process(W1_old_imag_ap_vld, W1_old_imag_ap_vld_preg)
    begin
        if ((ap_const_logic_1 = W1_old_imag_ap_vld)) then 
            W1_old_imag_ap_vld_in_sig <= W1_old_imag_ap_vld;
        else 
            W1_old_imag_ap_vld_in_sig <= W1_old_imag_ap_vld_preg;
        end if; 
    end process;


    W1_old_imag_blk_n_assign_proc : process(W1_old_imag_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            W1_old_imag_blk_n <= W1_old_imag_ap_vld;
        else 
            W1_old_imag_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    W1_old_imag_in_sig_assign_proc : process(W1_old_imag, W1_old_imag_preg, W1_old_imag_ap_vld)
    begin
        if ((ap_const_logic_1 = W1_old_imag_ap_vld)) then 
            W1_old_imag_in_sig <= W1_old_imag;
        else 
            W1_old_imag_in_sig <= W1_old_imag_preg;
        end if; 
    end process;


    W1_old_real_ap_vld_in_sig_assign_proc : process(W1_old_real_ap_vld, W1_old_real_ap_vld_preg)
    begin
        if ((ap_const_logic_1 = W1_old_real_ap_vld)) then 
            W1_old_real_ap_vld_in_sig <= W1_old_real_ap_vld;
        else 
            W1_old_real_ap_vld_in_sig <= W1_old_real_ap_vld_preg;
        end if; 
    end process;


    W1_old_real_blk_n_assign_proc : process(W1_old_real_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            W1_old_real_blk_n <= W1_old_real_ap_vld;
        else 
            W1_old_real_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    W1_old_real_in_sig_assign_proc : process(W1_old_real, W1_old_real_preg, W1_old_real_ap_vld)
    begin
        if ((ap_const_logic_1 = W1_old_real_ap_vld)) then 
            W1_old_real_in_sig <= W1_old_real;
        else 
            W1_old_real_in_sig <= W1_old_real_preg;
        end if; 
    end process;

    W1_real <= grp_fu_694_p2;

    W1_real_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            W1_real_ap_vld <= ap_const_logic_1;
        else 
            W1_real_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    W2_imag <= grp_fu_698_p2;

    W2_imag_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then 
            W2_imag_ap_vld <= ap_const_logic_1;
        else 
            W2_imag_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    W2_old_imag_ap_vld_in_sig_assign_proc : process(W2_old_imag_ap_vld, W2_old_imag_ap_vld_preg)
    begin
        if ((ap_const_logic_1 = W2_old_imag_ap_vld)) then 
            W2_old_imag_ap_vld_in_sig <= W2_old_imag_ap_vld;
        else 
            W2_old_imag_ap_vld_in_sig <= W2_old_imag_ap_vld_preg;
        end if; 
    end process;


    W2_old_imag_blk_n_assign_proc : process(W2_old_imag_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            W2_old_imag_blk_n <= W2_old_imag_ap_vld;
        else 
            W2_old_imag_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    W2_old_imag_in_sig_assign_proc : process(W2_old_imag, W2_old_imag_preg, W2_old_imag_ap_vld)
    begin
        if ((ap_const_logic_1 = W2_old_imag_ap_vld)) then 
            W2_old_imag_in_sig <= W2_old_imag;
        else 
            W2_old_imag_in_sig <= W2_old_imag_preg;
        end if; 
    end process;


    W2_old_real_ap_vld_in_sig_assign_proc : process(W2_old_real_ap_vld, W2_old_real_ap_vld_preg)
    begin
        if ((ap_const_logic_1 = W2_old_real_ap_vld)) then 
            W2_old_real_ap_vld_in_sig <= W2_old_real_ap_vld;
        else 
            W2_old_real_ap_vld_in_sig <= W2_old_real_ap_vld_preg;
        end if; 
    end process;


    W2_old_real_blk_n_assign_proc : process(W2_old_real_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            W2_old_real_blk_n <= W2_old_real_ap_vld;
        else 
            W2_old_real_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    W2_old_real_in_sig_assign_proc : process(W2_old_real, W2_old_real_preg, W2_old_real_ap_vld)
    begin
        if ((ap_const_logic_1 = W2_old_real_ap_vld)) then 
            W2_old_real_in_sig <= W2_old_real;
        else 
            W2_old_real_in_sig <= W2_old_real_preg;
        end if; 
    end process;

    W2_real <= grp_fu_694_p2;

    W2_real_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then 
            W2_real_ap_vld <= ap_const_logic_1;
        else 
            W2_real_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    W3_imag <= grp_fu_702_p2;

    W3_imag_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
            W3_imag_ap_vld <= ap_const_logic_1;
        else 
            W3_imag_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    W3_old_imag_ap_vld_in_sig_assign_proc : process(W3_old_imag_ap_vld, W3_old_imag_ap_vld_preg)
    begin
        if ((ap_const_logic_1 = W3_old_imag_ap_vld)) then 
            W3_old_imag_ap_vld_in_sig <= W3_old_imag_ap_vld;
        else 
            W3_old_imag_ap_vld_in_sig <= W3_old_imag_ap_vld_preg;
        end if; 
    end process;


    W3_old_imag_blk_n_assign_proc : process(W3_old_imag_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            W3_old_imag_blk_n <= W3_old_imag_ap_vld;
        else 
            W3_old_imag_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    W3_old_imag_in_sig_assign_proc : process(W3_old_imag, W3_old_imag_preg, W3_old_imag_ap_vld)
    begin
        if ((ap_const_logic_1 = W3_old_imag_ap_vld)) then 
            W3_old_imag_in_sig <= W3_old_imag;
        else 
            W3_old_imag_in_sig <= W3_old_imag_preg;
        end if; 
    end process;


    W3_old_real_ap_vld_in_sig_assign_proc : process(W3_old_real_ap_vld, W3_old_real_ap_vld_preg)
    begin
        if ((ap_const_logic_1 = W3_old_real_ap_vld)) then 
            W3_old_real_ap_vld_in_sig <= W3_old_real_ap_vld;
        else 
            W3_old_real_ap_vld_in_sig <= W3_old_real_ap_vld_preg;
        end if; 
    end process;


    W3_old_real_blk_n_assign_proc : process(W3_old_real_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            W3_old_real_blk_n <= W3_old_real_ap_vld;
        else 
            W3_old_real_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    W3_old_real_in_sig_assign_proc : process(W3_old_real, W3_old_real_preg, W3_old_real_ap_vld)
    begin
        if ((ap_const_logic_1 = W3_old_real_ap_vld)) then 
            W3_old_real_in_sig <= W3_old_real;
        else 
            W3_old_real_in_sig <= W3_old_real_preg;
        end if; 
    end process;

    W3_real <= grp_fu_702_p2;

    W3_real_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then 
            W3_real_ap_vld <= ap_const_logic_1;
        else 
            W3_real_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    W4_imag <= grp_fu_698_p2;

    W4_imag_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
            W4_imag_ap_vld <= ap_const_logic_1;
        else 
            W4_imag_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    W4_old_imag_ap_vld_in_sig_assign_proc : process(W4_old_imag_ap_vld, W4_old_imag_ap_vld_preg)
    begin
        if ((ap_const_logic_1 = W4_old_imag_ap_vld)) then 
            W4_old_imag_ap_vld_in_sig <= W4_old_imag_ap_vld;
        else 
            W4_old_imag_ap_vld_in_sig <= W4_old_imag_ap_vld_preg;
        end if; 
    end process;


    W4_old_imag_blk_n_assign_proc : process(W4_old_imag_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            W4_old_imag_blk_n <= W4_old_imag_ap_vld;
        else 
            W4_old_imag_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    W4_old_imag_in_sig_assign_proc : process(W4_old_imag, W4_old_imag_preg, W4_old_imag_ap_vld)
    begin
        if ((ap_const_logic_1 = W4_old_imag_ap_vld)) then 
            W4_old_imag_in_sig <= W4_old_imag;
        else 
            W4_old_imag_in_sig <= W4_old_imag_preg;
        end if; 
    end process;


    W4_old_real_ap_vld_in_sig_assign_proc : process(W4_old_real_ap_vld, W4_old_real_ap_vld_preg)
    begin
        if ((ap_const_logic_1 = W4_old_real_ap_vld)) then 
            W4_old_real_ap_vld_in_sig <= W4_old_real_ap_vld;
        else 
            W4_old_real_ap_vld_in_sig <= W4_old_real_ap_vld_preg;
        end if; 
    end process;


    W4_old_real_blk_n_assign_proc : process(W4_old_real_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            W4_old_real_blk_n <= W4_old_real_ap_vld;
        else 
            W4_old_real_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    W4_old_real_in_sig_assign_proc : process(W4_old_real, W4_old_real_preg, W4_old_real_ap_vld)
    begin
        if ((ap_const_logic_1 = W4_old_real_ap_vld)) then 
            W4_old_real_in_sig <= W4_old_real;
        else 
            W4_old_real_in_sig <= W4_old_real_preg;
        end if; 
    end process;

    W4_real <= grp_fu_694_p2;

    W4_real_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
            W4_real_ap_vld <= ap_const_logic_1;
        else 
            W4_real_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    W5_imag <= grp_fu_698_p2;

    W5_imag_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21_11001, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21))) then 
            W5_imag_ap_vld <= ap_const_logic_1;
        else 
            W5_imag_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    W5_old_imag_ap_vld_in_sig_assign_proc : process(W5_old_imag_ap_vld, W5_old_imag_ap_vld_preg)
    begin
        if ((ap_const_logic_1 = W5_old_imag_ap_vld)) then 
            W5_old_imag_ap_vld_in_sig <= W5_old_imag_ap_vld;
        else 
            W5_old_imag_ap_vld_in_sig <= W5_old_imag_ap_vld_preg;
        end if; 
    end process;


    W5_old_imag_blk_n_assign_proc : process(W5_old_imag_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            W5_old_imag_blk_n <= W5_old_imag_ap_vld;
        else 
            W5_old_imag_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    W5_old_imag_in_sig_assign_proc : process(W5_old_imag, W5_old_imag_preg, W5_old_imag_ap_vld)
    begin
        if ((ap_const_logic_1 = W5_old_imag_ap_vld)) then 
            W5_old_imag_in_sig <= W5_old_imag;
        else 
            W5_old_imag_in_sig <= W5_old_imag_preg;
        end if; 
    end process;


    W5_old_real_ap_vld_in_sig_assign_proc : process(W5_old_real_ap_vld, W5_old_real_ap_vld_preg)
    begin
        if ((ap_const_logic_1 = W5_old_real_ap_vld)) then 
            W5_old_real_ap_vld_in_sig <= W5_old_real_ap_vld;
        else 
            W5_old_real_ap_vld_in_sig <= W5_old_real_ap_vld_preg;
        end if; 
    end process;


    W5_old_real_blk_n_assign_proc : process(W5_old_real_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            W5_old_real_blk_n <= W5_old_real_ap_vld;
        else 
            W5_old_real_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    W5_old_real_in_sig_assign_proc : process(W5_old_real, W5_old_real_preg, W5_old_real_ap_vld)
    begin
        if ((ap_const_logic_1 = W5_old_real_ap_vld)) then 
            W5_old_real_in_sig <= W5_old_real;
        else 
            W5_old_real_in_sig <= W5_old_real_preg;
        end if; 
    end process;

    W5_real <= grp_fu_702_p2;

    W5_real_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
            W5_real_ap_vld <= ap_const_logic_1;
        else 
            W5_real_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    W6_imag <= grp_fu_698_p2;

    W6_imag_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            W6_imag_ap_vld <= ap_const_logic_1;
        else 
            W6_imag_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    W6_old_imag_ap_vld_in_sig_assign_proc : process(W6_old_imag_ap_vld, W6_old_imag_ap_vld_preg)
    begin
        if ((ap_const_logic_1 = W6_old_imag_ap_vld)) then 
            W6_old_imag_ap_vld_in_sig <= W6_old_imag_ap_vld;
        else 
            W6_old_imag_ap_vld_in_sig <= W6_old_imag_ap_vld_preg;
        end if; 
    end process;


    W6_old_imag_blk_n_assign_proc : process(W6_old_imag_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            W6_old_imag_blk_n <= W6_old_imag_ap_vld;
        else 
            W6_old_imag_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    W6_old_imag_in_sig_assign_proc : process(W6_old_imag, W6_old_imag_preg, W6_old_imag_ap_vld)
    begin
        if ((ap_const_logic_1 = W6_old_imag_ap_vld)) then 
            W6_old_imag_in_sig <= W6_old_imag;
        else 
            W6_old_imag_in_sig <= W6_old_imag_preg;
        end if; 
    end process;


    W6_old_real_ap_vld_in_sig_assign_proc : process(W6_old_real_ap_vld, W6_old_real_ap_vld_preg)
    begin
        if ((ap_const_logic_1 = W6_old_real_ap_vld)) then 
            W6_old_real_ap_vld_in_sig <= W6_old_real_ap_vld;
        else 
            W6_old_real_ap_vld_in_sig <= W6_old_real_ap_vld_preg;
        end if; 
    end process;


    W6_old_real_blk_n_assign_proc : process(W6_old_real_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            W6_old_real_blk_n <= W6_old_real_ap_vld;
        else 
            W6_old_real_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    W6_old_real_in_sig_assign_proc : process(W6_old_real, W6_old_real_preg, W6_old_real_ap_vld)
    begin
        if ((ap_const_logic_1 = W6_old_real_ap_vld)) then 
            W6_old_real_in_sig <= W6_old_real;
        else 
            W6_old_real_in_sig <= W6_old_real_preg;
        end if; 
    end process;

    W6_real <= grp_fu_694_p2;

    W6_real_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            W6_real_ap_vld <= ap_const_logic_1;
        else 
            W6_real_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    W7_imag <= grp_fu_698_p2;

    W7_imag_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter6, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            W7_imag_ap_vld <= ap_const_logic_1;
        else 
            W7_imag_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    W7_old_imag_ap_vld_in_sig_assign_proc : process(W7_old_imag_ap_vld, W7_old_imag_ap_vld_preg)
    begin
        if ((ap_const_logic_1 = W7_old_imag_ap_vld)) then 
            W7_old_imag_ap_vld_in_sig <= W7_old_imag_ap_vld;
        else 
            W7_old_imag_ap_vld_in_sig <= W7_old_imag_ap_vld_preg;
        end if; 
    end process;


    W7_old_imag_blk_n_assign_proc : process(W7_old_imag_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            W7_old_imag_blk_n <= W7_old_imag_ap_vld;
        else 
            W7_old_imag_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    W7_old_imag_in_sig_assign_proc : process(W7_old_imag, W7_old_imag_preg, W7_old_imag_ap_vld)
    begin
        if ((ap_const_logic_1 = W7_old_imag_ap_vld)) then 
            W7_old_imag_in_sig <= W7_old_imag;
        else 
            W7_old_imag_in_sig <= W7_old_imag_preg;
        end if; 
    end process;


    W7_old_real_ap_vld_in_sig_assign_proc : process(W7_old_real_ap_vld, W7_old_real_ap_vld_preg)
    begin
        if ((ap_const_logic_1 = W7_old_real_ap_vld)) then 
            W7_old_real_ap_vld_in_sig <= W7_old_real_ap_vld;
        else 
            W7_old_real_ap_vld_in_sig <= W7_old_real_ap_vld_preg;
        end if; 
    end process;


    W7_old_real_blk_n_assign_proc : process(W7_old_real_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            W7_old_real_blk_n <= W7_old_real_ap_vld;
        else 
            W7_old_real_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    W7_old_real_in_sig_assign_proc : process(W7_old_real, W7_old_real_preg, W7_old_real_ap_vld)
    begin
        if ((ap_const_logic_1 = W7_old_real_ap_vld)) then 
            W7_old_real_in_sig <= W7_old_real;
        else 
            W7_old_real_in_sig <= W7_old_real_preg;
        end if; 
    end process;

    W7_real <= grp_fu_694_p2;

    W7_real_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter6, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            W7_real_ap_vld <= ap_const_logic_1;
        else 
            W7_real_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    W8_imag <= grp_fu_698_p2;

    W8_imag_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            W8_imag_ap_vld <= ap_const_logic_1;
        else 
            W8_imag_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    W8_old_imag_ap_vld_in_sig_assign_proc : process(W8_old_imag_ap_vld, W8_old_imag_ap_vld_preg)
    begin
        if ((ap_const_logic_1 = W8_old_imag_ap_vld)) then 
            W8_old_imag_ap_vld_in_sig <= W8_old_imag_ap_vld;
        else 
            W8_old_imag_ap_vld_in_sig <= W8_old_imag_ap_vld_preg;
        end if; 
    end process;


    W8_old_imag_blk_n_assign_proc : process(W8_old_imag_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            W8_old_imag_blk_n <= W8_old_imag_ap_vld;
        else 
            W8_old_imag_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    W8_old_imag_in_sig_assign_proc : process(W8_old_imag, W8_old_imag_preg, W8_old_imag_ap_vld)
    begin
        if ((ap_const_logic_1 = W8_old_imag_ap_vld)) then 
            W8_old_imag_in_sig <= W8_old_imag;
        else 
            W8_old_imag_in_sig <= W8_old_imag_preg;
        end if; 
    end process;


    W8_old_real_ap_vld_in_sig_assign_proc : process(W8_old_real_ap_vld, W8_old_real_ap_vld_preg)
    begin
        if ((ap_const_logic_1 = W8_old_real_ap_vld)) then 
            W8_old_real_ap_vld_in_sig <= W8_old_real_ap_vld;
        else 
            W8_old_real_ap_vld_in_sig <= W8_old_real_ap_vld_preg;
        end if; 
    end process;


    W8_old_real_blk_n_assign_proc : process(W8_old_real_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            W8_old_real_blk_n <= W8_old_real_ap_vld;
        else 
            W8_old_real_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    W8_old_real_in_sig_assign_proc : process(W8_old_real, W8_old_real_preg, W8_old_real_ap_vld)
    begin
        if ((ap_const_logic_1 = W8_old_real_ap_vld)) then 
            W8_old_real_in_sig <= W8_old_real;
        else 
            W8_old_real_in_sig <= W8_old_real_preg;
        end if; 
    end process;

    W8_real <= grp_fu_694_p2;

    W8_real_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            W8_real_ap_vld <= ap_const_logic_1;
        else 
            W8_real_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    W9_imag <= grp_fu_698_p2;

    W9_imag_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            W9_imag_ap_vld <= ap_const_logic_1;
        else 
            W9_imag_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    W9_old_imag_ap_vld_in_sig_assign_proc : process(W9_old_imag_ap_vld, W9_old_imag_ap_vld_preg)
    begin
        if ((ap_const_logic_1 = W9_old_imag_ap_vld)) then 
            W9_old_imag_ap_vld_in_sig <= W9_old_imag_ap_vld;
        else 
            W9_old_imag_ap_vld_in_sig <= W9_old_imag_ap_vld_preg;
        end if; 
    end process;


    W9_old_imag_blk_n_assign_proc : process(W9_old_imag_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            W9_old_imag_blk_n <= W9_old_imag_ap_vld;
        else 
            W9_old_imag_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    W9_old_imag_in_sig_assign_proc : process(W9_old_imag, W9_old_imag_preg, W9_old_imag_ap_vld)
    begin
        if ((ap_const_logic_1 = W9_old_imag_ap_vld)) then 
            W9_old_imag_in_sig <= W9_old_imag;
        else 
            W9_old_imag_in_sig <= W9_old_imag_preg;
        end if; 
    end process;


    W9_old_real_ap_vld_in_sig_assign_proc : process(W9_old_real_ap_vld, W9_old_real_ap_vld_preg)
    begin
        if ((ap_const_logic_1 = W9_old_real_ap_vld)) then 
            W9_old_real_ap_vld_in_sig <= W9_old_real_ap_vld;
        else 
            W9_old_real_ap_vld_in_sig <= W9_old_real_ap_vld_preg;
        end if; 
    end process;


    W9_old_real_blk_n_assign_proc : process(W9_old_real_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            W9_old_real_blk_n <= W9_old_real_ap_vld;
        else 
            W9_old_real_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    W9_old_real_in_sig_assign_proc : process(W9_old_real, W9_old_real_preg, W9_old_real_ap_vld)
    begin
        if ((ap_const_logic_1 = W9_old_real_ap_vld)) then 
            W9_old_real_in_sig <= W9_old_real;
        else 
            W9_old_real_in_sig <= W9_old_real_preg;
        end if; 
    end process;

    W9_real <= grp_fu_694_p2;

    W9_real_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            W9_real_ap_vld <= ap_const_logic_1;
        else 
            W9_real_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    and_ln82_fu_1085_p2 <= (or_ln82_fu_1079_p2 and grp_fu_777_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage16 <= ap_CS_fsm(16);
    ap_CS_fsm_pp0_stage17 <= ap_CS_fsm(17);
    ap_CS_fsm_pp0_stage18 <= ap_CS_fsm(18);
    ap_CS_fsm_pp0_stage19 <= ap_CS_fsm(19);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage20 <= ap_CS_fsm(20);
    ap_CS_fsm_pp0_stage21 <= ap_CS_fsm(21);
    ap_CS_fsm_pp0_stage22 <= ap_CS_fsm(22);
    ap_CS_fsm_pp0_stage23 <= ap_CS_fsm(23);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_00001_assign_proc : process(mu_ap_vld_in_sig, x1_real_ap_vld_in_sig, x1_imag_ap_vld_in_sig, x2_real_ap_vld_in_sig, x2_imag_ap_vld_in_sig, x3_real_ap_vld_in_sig, x3_imag_ap_vld_in_sig, x4_real_ap_vld_in_sig, x4_imag_ap_vld_in_sig, x5_real_ap_vld_in_sig, x5_imag_ap_vld_in_sig, x6_real_ap_vld_in_sig, x6_imag_ap_vld_in_sig, x7_real_ap_vld_in_sig, x7_imag_ap_vld_in_sig, x8_real_ap_vld_in_sig, x8_imag_ap_vld_in_sig, x9_real_ap_vld_in_sig, x9_imag_ap_vld_in_sig, W1_old_real_ap_vld_in_sig, W1_old_imag_ap_vld_in_sig, W2_old_real_ap_vld_in_sig, W2_old_imag_ap_vld_in_sig, W3_old_real_ap_vld_in_sig, W3_old_imag_ap_vld_in_sig, W4_old_real_ap_vld_in_sig, W4_old_imag_ap_vld_in_sig, W5_old_real_ap_vld_in_sig, W5_old_imag_ap_vld_in_sig, W6_old_real_ap_vld_in_sig, W6_old_imag_ap_vld_in_sig, W7_old_real_ap_vld_in_sig, W7_old_imag_ap_vld_in_sig, W8_old_real_ap_vld_in_sig, W8_old_imag_ap_vld_in_sig, W9_old_real_ap_vld_in_sig, W9_old_imag_ap_vld_in_sig, err_real_ap_vld_in_sig, err_imag_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_00001 <= ((ap_const_logic_1 = ap_const_logic_1) and ((x4_imag_ap_vld_in_sig = ap_const_logic_0) or (x4_real_ap_vld_in_sig = ap_const_logic_0) or (x3_imag_ap_vld_in_sig = ap_const_logic_0) or (x3_real_ap_vld_in_sig = ap_const_logic_0) or (x2_imag_ap_vld_in_sig = ap_const_logic_0) or (x2_real_ap_vld_in_sig = ap_const_logic_0) or (x1_imag_ap_vld_in_sig = ap_const_logic_0) or (x1_real_ap_vld_in_sig = ap_const_logic_0) or (mu_ap_vld_in_sig = ap_const_logic_0) or (err_imag_ap_vld_in_sig = ap_const_logic_0) or (err_real_ap_vld_in_sig = ap_const_logic_0) or (ap_const_logic_0 = W9_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W9_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W8_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W8_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W7_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W7_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W6_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W6_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W5_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W5_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W4_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W4_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W3_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W3_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W2_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W2_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W1_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W1_old_real_ap_vld_in_sig) or (x9_imag_ap_vld_in_sig = ap_const_logic_0) or (x9_real_ap_vld_in_sig = ap_const_logic_0) or (x8_imag_ap_vld_in_sig = ap_const_logic_0) or (x8_real_ap_vld_in_sig = ap_const_logic_0) or (x7_imag_ap_vld_in_sig = ap_const_logic_0) or (x7_real_ap_vld_in_sig = ap_const_logic_0) or (x6_imag_ap_vld_in_sig = ap_const_logic_0) or (x6_real_ap_vld_in_sig = ap_const_logic_0) or (x5_imag_ap_vld_in_sig = ap_const_logic_0) or (x5_real_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_01001_assign_proc : process(mu_ap_vld_in_sig, x1_real_ap_vld_in_sig, x1_imag_ap_vld_in_sig, x2_real_ap_vld_in_sig, x2_imag_ap_vld_in_sig, x3_real_ap_vld_in_sig, x3_imag_ap_vld_in_sig, x4_real_ap_vld_in_sig, x4_imag_ap_vld_in_sig, x5_real_ap_vld_in_sig, x5_imag_ap_vld_in_sig, x6_real_ap_vld_in_sig, x6_imag_ap_vld_in_sig, x7_real_ap_vld_in_sig, x7_imag_ap_vld_in_sig, x8_real_ap_vld_in_sig, x8_imag_ap_vld_in_sig, x9_real_ap_vld_in_sig, x9_imag_ap_vld_in_sig, W1_old_real_ap_vld_in_sig, W1_old_imag_ap_vld_in_sig, W2_old_real_ap_vld_in_sig, W2_old_imag_ap_vld_in_sig, W3_old_real_ap_vld_in_sig, W3_old_imag_ap_vld_in_sig, W4_old_real_ap_vld_in_sig, W4_old_imag_ap_vld_in_sig, W5_old_real_ap_vld_in_sig, W5_old_imag_ap_vld_in_sig, W6_old_real_ap_vld_in_sig, W6_old_imag_ap_vld_in_sig, W7_old_real_ap_vld_in_sig, W7_old_imag_ap_vld_in_sig, W8_old_real_ap_vld_in_sig, W8_old_imag_ap_vld_in_sig, W9_old_real_ap_vld_in_sig, W9_old_imag_ap_vld_in_sig, err_real_ap_vld_in_sig, err_imag_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_const_logic_1 = ap_const_logic_1) and ((x4_imag_ap_vld_in_sig = ap_const_logic_0) or (x4_real_ap_vld_in_sig = ap_const_logic_0) or (x3_imag_ap_vld_in_sig = ap_const_logic_0) or (x3_real_ap_vld_in_sig = ap_const_logic_0) or (x2_imag_ap_vld_in_sig = ap_const_logic_0) or (x2_real_ap_vld_in_sig = ap_const_logic_0) or (x1_imag_ap_vld_in_sig = ap_const_logic_0) or (x1_real_ap_vld_in_sig = ap_const_logic_0) or (mu_ap_vld_in_sig = ap_const_logic_0) or (err_imag_ap_vld_in_sig = ap_const_logic_0) or (err_real_ap_vld_in_sig = ap_const_logic_0) or (ap_const_logic_0 = W9_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W9_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W8_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W8_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W7_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W7_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W6_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W6_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W5_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W5_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W4_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W4_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W3_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W3_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W2_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W2_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W1_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W1_old_real_ap_vld_in_sig) or (x9_imag_ap_vld_in_sig = ap_const_logic_0) or (x9_real_ap_vld_in_sig = ap_const_logic_0) or (x8_imag_ap_vld_in_sig = ap_const_logic_0) or (x8_real_ap_vld_in_sig = ap_const_logic_0) or (x7_imag_ap_vld_in_sig = ap_const_logic_0) or (x7_real_ap_vld_in_sig = ap_const_logic_0) or (x6_imag_ap_vld_in_sig = ap_const_logic_0) or (x6_real_ap_vld_in_sig = ap_const_logic_0) or (x5_imag_ap_vld_in_sig = ap_const_logic_0) or (x5_real_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(mu_ap_vld_in_sig, x1_real_ap_vld_in_sig, x1_imag_ap_vld_in_sig, x2_real_ap_vld_in_sig, x2_imag_ap_vld_in_sig, x3_real_ap_vld_in_sig, x3_imag_ap_vld_in_sig, x4_real_ap_vld_in_sig, x4_imag_ap_vld_in_sig, x5_real_ap_vld_in_sig, x5_imag_ap_vld_in_sig, x6_real_ap_vld_in_sig, x6_imag_ap_vld_in_sig, x7_real_ap_vld_in_sig, x7_imag_ap_vld_in_sig, x8_real_ap_vld_in_sig, x8_imag_ap_vld_in_sig, x9_real_ap_vld_in_sig, x9_imag_ap_vld_in_sig, W1_old_real_ap_vld_in_sig, W1_old_imag_ap_vld_in_sig, W2_old_real_ap_vld_in_sig, W2_old_imag_ap_vld_in_sig, W3_old_real_ap_vld_in_sig, W3_old_imag_ap_vld_in_sig, W4_old_real_ap_vld_in_sig, W4_old_imag_ap_vld_in_sig, W5_old_real_ap_vld_in_sig, W5_old_imag_ap_vld_in_sig, W6_old_real_ap_vld_in_sig, W6_old_imag_ap_vld_in_sig, W7_old_real_ap_vld_in_sig, W7_old_imag_ap_vld_in_sig, W8_old_real_ap_vld_in_sig, W8_old_imag_ap_vld_in_sig, W9_old_real_ap_vld_in_sig, W9_old_imag_ap_vld_in_sig, err_real_ap_vld_in_sig, err_imag_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_const_logic_1 = ap_const_logic_1) and ((x4_imag_ap_vld_in_sig = ap_const_logic_0) or (x4_real_ap_vld_in_sig = ap_const_logic_0) or (x3_imag_ap_vld_in_sig = ap_const_logic_0) or (x3_real_ap_vld_in_sig = ap_const_logic_0) or (x2_imag_ap_vld_in_sig = ap_const_logic_0) or (x2_real_ap_vld_in_sig = ap_const_logic_0) or (x1_imag_ap_vld_in_sig = ap_const_logic_0) or (x1_real_ap_vld_in_sig = ap_const_logic_0) or (mu_ap_vld_in_sig = ap_const_logic_0) or (err_imag_ap_vld_in_sig = ap_const_logic_0) or (err_real_ap_vld_in_sig = ap_const_logic_0) or (ap_const_logic_0 = W9_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W9_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W8_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W8_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W7_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W7_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W6_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W6_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W5_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W5_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W4_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W4_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W3_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W3_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W2_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W2_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W1_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W1_old_real_ap_vld_in_sig) or (x9_imag_ap_vld_in_sig = ap_const_logic_0) or (x9_real_ap_vld_in_sig = ap_const_logic_0) or (x8_imag_ap_vld_in_sig = ap_const_logic_0) or (x8_real_ap_vld_in_sig = ap_const_logic_0) or (x7_imag_ap_vld_in_sig = ap_const_logic_0) or (x7_real_ap_vld_in_sig = ap_const_logic_0) or (x6_imag_ap_vld_in_sig = ap_const_logic_0) or (x6_real_ap_vld_in_sig = ap_const_logic_0) or (x5_imag_ap_vld_in_sig = ap_const_logic_0) or (x5_real_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(mu_ap_vld_in_sig, x1_real_ap_vld_in_sig, x1_imag_ap_vld_in_sig, x2_real_ap_vld_in_sig, x2_imag_ap_vld_in_sig, x3_real_ap_vld_in_sig, x3_imag_ap_vld_in_sig, x4_real_ap_vld_in_sig, x4_imag_ap_vld_in_sig, x5_real_ap_vld_in_sig, x5_imag_ap_vld_in_sig, x6_real_ap_vld_in_sig, x6_imag_ap_vld_in_sig, x7_real_ap_vld_in_sig, x7_imag_ap_vld_in_sig, x8_real_ap_vld_in_sig, x8_imag_ap_vld_in_sig, x9_real_ap_vld_in_sig, x9_imag_ap_vld_in_sig, W1_old_real_ap_vld_in_sig, W1_old_imag_ap_vld_in_sig, W2_old_real_ap_vld_in_sig, W2_old_imag_ap_vld_in_sig, W3_old_real_ap_vld_in_sig, W3_old_imag_ap_vld_in_sig, W4_old_real_ap_vld_in_sig, W4_old_imag_ap_vld_in_sig, W5_old_real_ap_vld_in_sig, W5_old_imag_ap_vld_in_sig, W6_old_real_ap_vld_in_sig, W6_old_imag_ap_vld_in_sig, W7_old_real_ap_vld_in_sig, W7_old_imag_ap_vld_in_sig, W8_old_real_ap_vld_in_sig, W8_old_imag_ap_vld_in_sig, W9_old_real_ap_vld_in_sig, W9_old_imag_ap_vld_in_sig, err_real_ap_vld_in_sig, err_imag_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_const_logic_1 = ap_const_logic_1) and ((x4_imag_ap_vld_in_sig = ap_const_logic_0) or (x4_real_ap_vld_in_sig = ap_const_logic_0) or (x3_imag_ap_vld_in_sig = ap_const_logic_0) or (x3_real_ap_vld_in_sig = ap_const_logic_0) or (x2_imag_ap_vld_in_sig = ap_const_logic_0) or (x2_real_ap_vld_in_sig = ap_const_logic_0) or (x1_imag_ap_vld_in_sig = ap_const_logic_0) or (x1_real_ap_vld_in_sig = ap_const_logic_0) or (mu_ap_vld_in_sig = ap_const_logic_0) or (err_imag_ap_vld_in_sig = ap_const_logic_0) or (err_real_ap_vld_in_sig = ap_const_logic_0) or (ap_const_logic_0 = W9_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W9_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W8_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W8_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W7_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W7_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W6_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W6_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W5_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W5_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W4_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W4_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W3_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W3_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W2_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W2_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W1_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W1_old_real_ap_vld_in_sig) or (x9_imag_ap_vld_in_sig = ap_const_logic_0) or (x9_real_ap_vld_in_sig = ap_const_logic_0) or (x8_imag_ap_vld_in_sig = ap_const_logic_0) or (x8_real_ap_vld_in_sig = ap_const_logic_0) or (x7_imag_ap_vld_in_sig = ap_const_logic_0) or (x7_real_ap_vld_in_sig = ap_const_logic_0) or (x6_imag_ap_vld_in_sig = ap_const_logic_0) or (x6_real_ap_vld_in_sig = ap_const_logic_0) or (x5_imag_ap_vld_in_sig = ap_const_logic_0) or (x5_real_ap_vld_in_sig = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage17_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage17_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage17_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage18_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage18_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage18_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage19_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage19_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage19_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage19_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage20_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage20_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage20_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage20_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage21_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage21_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage21_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage21_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage22_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage22_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage22_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage23_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage23_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage23_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state100_pp0_stage3_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state101_pp0_stage4_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state102_pp0_stage5_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state103_pp0_stage6_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state104_pp0_stage7_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state105_pp0_stage8_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state106_pp0_stage9_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state107_pp0_stage10_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state108_pp0_stage11_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state109_pp0_stage12_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage9_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state110_pp0_stage13_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state111_pp0_stage14_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state112_pp0_stage15_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state113_pp0_stage16_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state114_pp0_stage17_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state115_pp0_stage18_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state116_pp0_stage19_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state117_pp0_stage20_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state118_pp0_stage21_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state119_pp0_stage22_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage10_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state120_pp0_stage23_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state121_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state122_pp0_stage1_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state123_pp0_stage2_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state124_pp0_stage3_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state125_pp0_stage4_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state126_pp0_stage5_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state127_pp0_stage6_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state128_pp0_stage7_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state129_pp0_stage8_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage11_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state130_pp0_stage9_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state131_pp0_stage10_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state132_pp0_stage11_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state133_pp0_stage12_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state134_pp0_stage13_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state135_pp0_stage14_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state136_pp0_stage15_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state137_pp0_stage16_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state138_pp0_stage17_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state139_pp0_stage18_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage12_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state140_pp0_stage19_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state141_pp0_stage20_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state142_pp0_stage21_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state143_pp0_stage22_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state144_pp0_stage23_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state145_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state146_pp0_stage1_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state147_pp0_stage2_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state148_pp0_stage3_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state149_pp0_stage4_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage13_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state150_pp0_stage5_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state151_pp0_stage6_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state152_pp0_stage7_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage14_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage15_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage16_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage17_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage18_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(mu_ap_vld_in_sig, x1_real_ap_vld_in_sig, x1_imag_ap_vld_in_sig, x2_real_ap_vld_in_sig, x2_imag_ap_vld_in_sig, x3_real_ap_vld_in_sig, x3_imag_ap_vld_in_sig, x4_real_ap_vld_in_sig, x4_imag_ap_vld_in_sig, x5_real_ap_vld_in_sig, x5_imag_ap_vld_in_sig, x6_real_ap_vld_in_sig, x6_imag_ap_vld_in_sig, x7_real_ap_vld_in_sig, x7_imag_ap_vld_in_sig, x8_real_ap_vld_in_sig, x8_imag_ap_vld_in_sig, x9_real_ap_vld_in_sig, x9_imag_ap_vld_in_sig, W1_old_real_ap_vld_in_sig, W1_old_imag_ap_vld_in_sig, W2_old_real_ap_vld_in_sig, W2_old_imag_ap_vld_in_sig, W3_old_real_ap_vld_in_sig, W3_old_imag_ap_vld_in_sig, W4_old_real_ap_vld_in_sig, W4_old_imag_ap_vld_in_sig, W5_old_real_ap_vld_in_sig, W5_old_imag_ap_vld_in_sig, W6_old_real_ap_vld_in_sig, W6_old_imag_ap_vld_in_sig, W7_old_real_ap_vld_in_sig, W7_old_imag_ap_vld_in_sig, W8_old_real_ap_vld_in_sig, W8_old_imag_ap_vld_in_sig, W9_old_real_ap_vld_in_sig, W9_old_imag_ap_vld_in_sig, err_real_ap_vld_in_sig, err_imag_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((x4_imag_ap_vld_in_sig = ap_const_logic_0) or (x4_real_ap_vld_in_sig = ap_const_logic_0) or (x3_imag_ap_vld_in_sig = ap_const_logic_0) or (x3_real_ap_vld_in_sig = ap_const_logic_0) or (x2_imag_ap_vld_in_sig = ap_const_logic_0) or (x2_real_ap_vld_in_sig = ap_const_logic_0) or (x1_imag_ap_vld_in_sig = ap_const_logic_0) or (x1_real_ap_vld_in_sig = ap_const_logic_0) or (mu_ap_vld_in_sig = ap_const_logic_0) or (err_imag_ap_vld_in_sig = ap_const_logic_0) or (err_real_ap_vld_in_sig = ap_const_logic_0) or (ap_const_logic_0 = W9_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W9_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W8_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W8_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W7_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W7_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W6_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W6_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W5_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W5_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W4_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W4_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W3_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W3_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W2_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W2_old_real_ap_vld_in_sig) or (ap_const_logic_0 = W1_old_imag_ap_vld_in_sig) or (ap_const_logic_0 = W1_old_real_ap_vld_in_sig) or (x9_imag_ap_vld_in_sig = ap_const_logic_0) or (x9_real_ap_vld_in_sig = ap_const_logic_0) or (x8_imag_ap_vld_in_sig = ap_const_logic_0) or (x8_real_ap_vld_in_sig = ap_const_logic_0) or (x7_imag_ap_vld_in_sig = ap_const_logic_0) or (x7_real_ap_vld_in_sig = ap_const_logic_0) or (x6_imag_ap_vld_in_sig = ap_const_logic_0) or (x6_real_ap_vld_in_sig = ap_const_logic_0) or (x5_imag_ap_vld_in_sig = ap_const_logic_0) or (x5_real_ap_vld_in_sig = ap_const_logic_0));
    end process;

        ap_block_state20_pp0_stage19_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage20_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage21_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage22_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage23_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage7_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage8_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage9_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage10_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage11_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage12_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage13_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage14_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage15_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage16_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage17_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage18_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp0_stage19_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp0_stage20_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp0_stage21_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp0_stage22_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp0_stage23_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp0_stage4_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp0_stage5_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state55_pp0_stage6_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp0_stage7_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state57_pp0_stage8_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state58_pp0_stage9_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state59_pp0_stage10_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state60_pp0_stage11_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state61_pp0_stage12_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state62_pp0_stage13_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state63_pp0_stage14_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state64_pp0_stage15_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state65_pp0_stage16_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state66_pp0_stage17_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state67_pp0_stage18_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state68_pp0_stage19_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state69_pp0_stage20_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state70_pp0_stage21_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state71_pp0_stage22_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state72_pp0_stage23_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state73_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state74_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state75_pp0_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state76_pp0_stage3_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state77_pp0_stage4_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state78_pp0_stage5_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state79_pp0_stage6_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state80_pp0_stage7_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state81_pp0_stage8_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state82_pp0_stage9_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state83_pp0_stage10_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state84_pp0_stage11_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state85_pp0_stage12_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state86_pp0_stage13_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state87_pp0_stage14_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state88_pp0_stage15_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state89_pp0_stage16_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state90_pp0_stage17_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state91_pp0_stage18_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state92_pp0_stage19_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state93_pp0_stage20_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state94_pp0_stage21_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state95_pp0_stage22_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state96_pp0_stage23_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state97_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state98_pp0_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state99_pp0_stage2_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_w_imag_load_5_phi_fu_617_p4_assign_proc : process(ap_CS_fsm_pp0_stage17, ap_enable_reg_pp0_iter5, reg_1026, and_ln82_reg_1557_pp0_iter5_reg, ap_phi_reg_pp0_iter5_w_imag_load_5_reg_614, ap_block_pp0_stage17)
    begin
        if (((ap_const_lv1_0 = and_ln82_reg_1557_pp0_iter5_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17))) then 
            ap_phi_mux_w_imag_load_5_phi_fu_617_p4 <= reg_1026;
        else 
            ap_phi_mux_w_imag_load_5_phi_fu_617_p4 <= ap_phi_reg_pp0_iter5_w_imag_load_5_reg_614;
        end if; 
    end process;


    ap_phi_mux_w_imag_load_6_phi_fu_637_p4_assign_proc : process(ap_CS_fsm_pp0_stage18, ap_enable_reg_pp0_iter5, and_ln82_reg_1557_pp0_iter5_reg, tmp_39_6_reg_1596, ap_phi_reg_pp0_iter5_w_imag_load_6_reg_634, ap_block_pp0_stage18)
    begin
        if (((ap_const_lv1_0 = and_ln82_reg_1557_pp0_iter5_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then 
            ap_phi_mux_w_imag_load_6_phi_fu_637_p4 <= tmp_39_6_reg_1596;
        else 
            ap_phi_mux_w_imag_load_6_phi_fu_637_p4 <= ap_phi_reg_pp0_iter5_w_imag_load_6_reg_634;
        end if; 
    end process;


    ap_phi_mux_w_imag_load_7_phi_fu_657_p4_assign_proc : process(ap_CS_fsm_pp0_stage19, ap_enable_reg_pp0_iter5, reg_1026, and_ln82_reg_1557_pp0_iter5_reg, ap_phi_reg_pp0_iter5_w_imag_load_7_reg_654, ap_block_pp0_stage19)
    begin
        if (((ap_const_lv1_0 = and_ln82_reg_1557_pp0_iter5_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            ap_phi_mux_w_imag_load_7_phi_fu_657_p4 <= reg_1026;
        else 
            ap_phi_mux_w_imag_load_7_phi_fu_657_p4 <= ap_phi_reg_pp0_iter5_w_imag_load_7_reg_654;
        end if; 
    end process;


    ap_phi_mux_w_imag_load_phi_fu_517_p4_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter5, and_ln82_reg_1557_pp0_iter4_reg, reg_1026, ap_phi_reg_pp0_iter5_w_imag_load_reg_514, ap_block_pp0_stage3)
    begin
        if (((ap_const_lv1_0 = and_ln82_reg_1557_pp0_iter4_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            ap_phi_mux_w_imag_load_phi_fu_517_p4 <= reg_1026;
        else 
            ap_phi_mux_w_imag_load_phi_fu_517_p4 <= ap_phi_reg_pp0_iter5_w_imag_load_reg_514;
        end if; 
    end process;


    ap_phi_mux_w_real_load_5_phi_fu_627_p4_assign_proc : process(ap_CS_fsm_pp0_stage17, ap_enable_reg_pp0_iter5, and_ln82_reg_1557_pp0_iter5_reg, tmp_34_5_reg_1576_pp0_iter5_reg, ap_block_pp0_stage17, ap_phi_reg_pp0_iter5_w_real_load_5_reg_624)
    begin
        if (((ap_const_lv1_0 = and_ln82_reg_1557_pp0_iter5_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17))) then 
            ap_phi_mux_w_real_load_5_phi_fu_627_p4 <= tmp_34_5_reg_1576_pp0_iter5_reg;
        else 
            ap_phi_mux_w_real_load_5_phi_fu_627_p4 <= ap_phi_reg_pp0_iter5_w_real_load_5_reg_624;
        end if; 
    end process;


    ap_phi_mux_w_real_load_6_phi_fu_647_p4_assign_proc : process(ap_CS_fsm_pp0_stage18, ap_enable_reg_pp0_iter5, and_ln82_reg_1557_pp0_iter5_reg, tmp_34_6_reg_1581_pp0_iter5_reg, ap_block_pp0_stage18, ap_phi_reg_pp0_iter5_w_real_load_6_reg_644)
    begin
        if (((ap_const_lv1_0 = and_ln82_reg_1557_pp0_iter5_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then 
            ap_phi_mux_w_real_load_6_phi_fu_647_p4 <= tmp_34_6_reg_1581_pp0_iter5_reg;
        else 
            ap_phi_mux_w_real_load_6_phi_fu_647_p4 <= ap_phi_reg_pp0_iter5_w_real_load_6_reg_644;
        end if; 
    end process;


    ap_phi_mux_w_real_load_7_phi_fu_667_p4_assign_proc : process(ap_CS_fsm_pp0_stage19, ap_enable_reg_pp0_iter5, and_ln82_reg_1557_pp0_iter5_reg, tmp_34_7_reg_1586_pp0_iter5_reg, ap_block_pp0_stage19, ap_phi_reg_pp0_iter5_w_real_load_7_reg_664)
    begin
        if (((ap_const_lv1_0 = and_ln82_reg_1557_pp0_iter5_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            ap_phi_mux_w_real_load_7_phi_fu_667_p4 <= tmp_34_7_reg_1586_pp0_iter5_reg;
        else 
            ap_phi_mux_w_real_load_7_phi_fu_667_p4 <= ap_phi_reg_pp0_iter5_w_real_load_7_reg_664;
        end if; 
    end process;


    ap_phi_mux_w_real_load_phi_fu_527_p4_assign_proc : process(ap_CS_fsm_pp0_stage3, reg_959, ap_enable_reg_pp0_iter5, and_ln82_reg_1557_pp0_iter4_reg, ap_block_pp0_stage3, ap_phi_reg_pp0_iter5_w_real_load_reg_524)
    begin
        if (((ap_const_lv1_0 = and_ln82_reg_1557_pp0_iter4_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            ap_phi_mux_w_real_load_phi_fu_527_p4 <= reg_959;
        else 
            ap_phi_mux_w_real_load_phi_fu_527_p4 <= ap_phi_reg_pp0_iter5_w_real_load_reg_524;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_w_imag_load_1_reg_534 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_w_imag_load_2_reg_554 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_w_imag_load_3_reg_574 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_w_imag_load_4_reg_594 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_w_imag_load_5_reg_614 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_w_imag_load_6_reg_634 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_w_imag_load_7_reg_654 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_w_imag_load_8_reg_674 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_w_imag_load_reg_514 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_w_real_load_1_reg_544 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_w_real_load_2_reg_564 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_w_real_load_3_reg_584 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_w_real_load_4_reg_604 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_w_real_load_5_reg_624 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_w_real_load_6_reg_644 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_w_real_load_7_reg_664 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_w_real_load_8_reg_684 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_w_real_load_reg_524 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reset_idle_pp0 <= ap_const_logic_0;
    b_imag_fu_1044_p1 <= xor_ln14_reg_1357;
    bitcast_ln14_fu_1035_p1 <= err_imag_read_reg_1091;
    bitcast_ln82_fu_1050_p1 <= norm2_x_8_reg_1550;

    err_imag_ap_vld_in_sig_assign_proc : process(err_imag_ap_vld, err_imag_ap_vld_preg)
    begin
        if ((err_imag_ap_vld = ap_const_logic_1)) then 
            err_imag_ap_vld_in_sig <= err_imag_ap_vld;
        else 
            err_imag_ap_vld_in_sig <= err_imag_ap_vld_preg;
        end if; 
    end process;


    err_imag_blk_n_assign_proc : process(err_imag_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            err_imag_blk_n <= err_imag_ap_vld;
        else 
            err_imag_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    err_imag_in_sig_assign_proc : process(err_imag, err_imag_preg, err_imag_ap_vld)
    begin
        if ((err_imag_ap_vld = ap_const_logic_1)) then 
            err_imag_in_sig <= err_imag;
        else 
            err_imag_in_sig <= err_imag_preg;
        end if; 
    end process;


    err_real_ap_vld_in_sig_assign_proc : process(err_real_ap_vld, err_real_ap_vld_preg)
    begin
        if ((err_real_ap_vld = ap_const_logic_1)) then 
            err_real_ap_vld_in_sig <= err_real_ap_vld;
        else 
            err_real_ap_vld_in_sig <= err_real_ap_vld_preg;
        end if; 
    end process;


    err_real_blk_n_assign_proc : process(err_real_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            err_real_blk_n <= err_real_ap_vld;
        else 
            err_real_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    err_real_in_sig_assign_proc : process(err_real, err_real_preg, err_real_ap_vld)
    begin
        if ((err_real_ap_vld = ap_const_logic_1)) then 
            err_real_in_sig <= err_real;
        else 
            err_real_in_sig <= err_real_preg;
        end if; 
    end process;


    grp_fu_694_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            grp_fu_694_ce <= ap_const_logic_1;
        else 
            grp_fu_694_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_694_opcode_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage19, ap_enable_reg_pp0_iter3, and_ln82_reg_1557, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage11, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage23, ap_enable_reg_pp0_iter6, ap_block_pp0_stage4_00001, ap_block_pp0_stage5_00001, ap_block_pp0_stage6_00001, ap_block_pp0_stage7_00001, ap_block_pp0_stage12_00001, ap_block_pp0_stage20_00001, ap_block_pp0_stage14_00001, ap_block_pp0_stage22_00001, ap_block_pp0_stage21_00001, ap_block_pp0_stage23_00001, ap_block_pp0_stage3_00001, ap_block_pp0_stage8_00001, ap_block_pp0_stage13_00001, ap_block_pp0_stage17_00001, ap_block_pp0_stage18_00001, ap_block_pp0_stage19_00001, ap_block_pp0_stage0_00001, ap_block_pp0_stage9_00001, ap_block_pp0_stage10_00001, ap_block_pp0_stage11_00001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_00001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_00001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_00001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)))) then 
            grp_fu_694_opcode <= ap_const_lv2_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage8_00001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_00001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_00001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_00001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_00001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage22_00001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_boolean_0 = ap_block_pp0_stage21_00001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_boolean_0 = ap_block_pp0_stage23_00001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_boolean_0 = ap_block_pp0_stage21_00001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_boolean_0 = ap_block_pp0_stage23_00001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_00001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_00001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_00001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_00001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_00001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_00001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_00001)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_00001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_00001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            grp_fu_694_opcode <= ap_const_lv2_0;
        else 
            grp_fu_694_opcode <= "XX";
        end if; 
    end process;


    grp_fu_694_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, w_real_load_1_reg_544, w_real_load_3_reg_584, w_real_load_8_reg_684, reg_782, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage19, ap_enable_reg_pp0_iter3, and_ln82_reg_1557, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage20, reg_806, reg_824, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage21, reg_848, reg_854, ap_CS_fsm_pp0_stage6, reg_860, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage22, reg_882, reg_888, ap_CS_fsm_pp0_stage11, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage10, tmp_2_2_reg_1352, tmp_22_3_reg_1386, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage23, norm2_x_5_reg_1540, norm2_x_6_reg_1545, ap_enable_reg_pp0_iter6, ap_block_pp0_stage3, ap_phi_mux_w_real_load_phi_fu_527_p4, ap_block_pp0_stage17, ap_phi_mux_w_real_load_5_phi_fu_627_p4, ap_block_pp0_stage18, ap_phi_mux_w_real_load_6_phi_fu_647_p4, ap_block_pp0_stage19, ap_phi_mux_w_real_load_7_phi_fu_667_p4, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage20, ap_block_pp0_stage14, ap_block_pp0_stage22, ap_block_pp0_stage21, ap_block_pp0_stage23, ap_block_pp0_stage8, ap_block_pp0_stage13)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            grp_fu_694_p0 <= w_real_load_8_reg_684;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            grp_fu_694_p0 <= ap_phi_mux_w_real_load_7_phi_fu_667_p4;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then 
            grp_fu_694_p0 <= ap_phi_mux_w_real_load_6_phi_fu_647_p4;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17))) then 
            grp_fu_694_p0 <= ap_phi_mux_w_real_load_5_phi_fu_627_p4;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_694_p0 <= w_real_load_3_reg_584;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_694_p0 <= w_real_load_1_reg_544;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_694_p0 <= ap_phi_mux_w_real_load_phi_fu_527_p4;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23)))) then 
            grp_fu_694_p0 <= reg_854;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage21)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage21)))) then 
            grp_fu_694_p0 <= reg_806;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22))) then 
            grp_fu_694_p0 <= norm2_x_6_reg_1545;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_694_p0 <= norm2_x_5_reg_1540;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20)) or ((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)))) then 
            grp_fu_694_p0 <= reg_888;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_694_p0 <= reg_882;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_694_p0 <= tmp_22_3_reg_1386;
        elsif (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_694_p0 <= reg_860;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_694_p0 <= reg_848;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_694_p0 <= reg_824;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_694_p0 <= tmp_2_2_reg_1352;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_694_p0 <= reg_782;
        else 
            grp_fu_694_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_694_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage19, ap_enable_reg_pp0_iter3, and_ln82_reg_1557, reg_788, reg_794, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage20, reg_812, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage21, reg_830, ap_CS_fsm_pp0_stage6, reg_860, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage11, reg_894, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage10, W9_old_real_read_reg_1110_pp0_iter5_reg, W8_old_real_read_reg_1120_pp0_iter5_reg, W7_old_real_read_reg_1130_pp0_iter5_reg, W6_old_real_read_reg_1140_pp0_iter5_reg, W4_old_real_read_reg_1160_pp0_iter5_reg, W2_old_real_read_reg_1180_pp0_iter5_reg, W1_old_real_read_reg_1190_pp0_iter5_reg, tmp_3_7_reg_1371, tmp_23_reg_1391, tmp_23_3_reg_1416, ap_CS_fsm_pp0_stage9, tmp_23_6_reg_1431, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, tmp_4_6_reg_1466_pp0_iter2_reg, ap_CS_fsm_pp0_stage14, tmp_4_7_reg_1471_pp0_iter2_reg, ap_CS_fsm_pp0_stage23, ap_enable_reg_pp0_iter6, ap_block_pp0_stage3, ap_block_pp0_stage17, ap_block_pp0_stage18, ap_block_pp0_stage19, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage20, ap_block_pp0_stage14, ap_block_pp0_stage22, ap_block_pp0_stage21, ap_block_pp0_stage23, ap_block_pp0_stage8, ap_block_pp0_stage13)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            grp_fu_694_p1 <= W9_old_real_read_reg_1110_pp0_iter5_reg;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            grp_fu_694_p1 <= W8_old_real_read_reg_1120_pp0_iter5_reg;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then 
            grp_fu_694_p1 <= W7_old_real_read_reg_1130_pp0_iter5_reg;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17))) then 
            grp_fu_694_p1 <= W6_old_real_read_reg_1140_pp0_iter5_reg;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_694_p1 <= W4_old_real_read_reg_1160_pp0_iter5_reg;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_694_p1 <= W2_old_real_read_reg_1180_pp0_iter5_reg;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_694_p1 <= W1_old_real_read_reg_1190_pp0_iter5_reg;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23)))) then 
            grp_fu_694_p1 <= reg_860;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage21)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage21)))) then 
            grp_fu_694_p1 <= reg_812;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22))) then 
            grp_fu_694_p1 <= tmp_4_7_reg_1471_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_694_p1 <= tmp_4_6_reg_1466_pp0_iter2_reg;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20))) then 
            grp_fu_694_p1 <= reg_894;
        elsif (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_694_p1 <= ap_const_lv32_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_694_p1 <= tmp_23_6_reg_1431;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_694_p1 <= tmp_23_3_reg_1416;
        elsif (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_694_p1 <= tmp_23_reg_1391;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_694_p1 <= tmp_3_7_reg_1371;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_694_p1 <= reg_830;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_694_p1 <= reg_794;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_694_p1 <= reg_788;
        else 
            grp_fu_694_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_698_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            grp_fu_698_ce <= ap_const_logic_1;
        else 
            grp_fu_698_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_698_opcode_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage19, ap_enable_reg_pp0_iter3, and_ln82_reg_1557, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage11, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage23, ap_enable_reg_pp0_iter6, ap_block_pp0_stage4_00001, ap_block_pp0_stage5_00001, ap_block_pp0_stage6_00001, ap_block_pp0_stage7_00001, ap_block_pp0_stage12_00001, ap_block_pp0_stage20_00001, ap_block_pp0_stage14_00001, ap_block_pp0_stage22_00001, ap_block_pp0_stage21_00001, ap_block_pp0_stage23_00001, ap_block_pp0_stage3_00001, ap_block_pp0_stage8_00001, ap_block_pp0_stage13_00001, ap_block_pp0_stage17_00001, ap_block_pp0_stage18_00001, ap_block_pp0_stage19_00001, ap_block_pp0_stage0_00001, ap_block_pp0_stage9_00001, ap_block_pp0_stage10_00001, ap_block_pp0_stage11_00001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_00001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_00001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_00001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)))) then 
            grp_fu_698_opcode <= ap_const_lv2_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage8_00001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_00001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_00001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_00001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_00001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_boolean_0 = ap_block_pp0_stage22_00001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_boolean_0 = ap_block_pp0_stage21_00001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_boolean_0 = ap_block_pp0_stage23_00001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_boolean_0 = ap_block_pp0_stage22_00001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_boolean_0 = ap_block_pp0_stage21_00001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_boolean_0 = ap_block_pp0_stage23_00001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_00001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_00001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_00001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_00001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_00001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_00001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_00001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            grp_fu_698_opcode <= ap_const_lv2_0;
        else 
            grp_fu_698_opcode <= "XX";
        end if; 
    end process;


    grp_fu_698_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, w_imag_load_1_reg_534, w_imag_load_3_reg_574, w_imag_load_4_reg_594, w_imag_load_8_reg_674, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage19, ap_enable_reg_pp0_iter3, and_ln82_reg_1557, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage20, reg_800, reg_818, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage21, reg_836, reg_842, ap_CS_fsm_pp0_stage6, reg_866, reg_871, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage11, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, reg_953, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage10, tmp_2_1_reg_1342, tmp_2_8_reg_1376, tmp_22_7_reg_1406, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage23, norm2_x_3_reg_1535, ap_enable_reg_pp0_iter6, ap_phi_mux_w_imag_load_phi_fu_517_p4, ap_block_pp0_stage3, ap_phi_mux_w_imag_load_5_phi_fu_617_p4, ap_block_pp0_stage17, ap_phi_mux_w_imag_load_6_phi_fu_637_p4, ap_block_pp0_stage18, ap_phi_mux_w_imag_load_7_phi_fu_657_p4, ap_block_pp0_stage19, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage20, ap_block_pp0_stage14, ap_block_pp0_stage22, ap_block_pp0_stage21, ap_block_pp0_stage23, ap_block_pp0_stage8, ap_block_pp0_stage13)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            grp_fu_698_p0 <= w_imag_load_8_reg_674;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            grp_fu_698_p0 <= ap_phi_mux_w_imag_load_7_phi_fu_657_p4;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then 
            grp_fu_698_p0 <= ap_phi_mux_w_imag_load_6_phi_fu_637_p4;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17))) then 
            grp_fu_698_p0 <= ap_phi_mux_w_imag_load_5_phi_fu_617_p4;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_698_p0 <= w_imag_load_4_reg_594;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_698_p0 <= w_imag_load_3_reg_574;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_698_p0 <= w_imag_load_1_reg_534;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_698_p0 <= ap_phi_mux_w_imag_load_phi_fu_517_p4;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage22)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage22)))) then 
            grp_fu_698_p0 <= reg_842;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage21)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage21)))) then 
            grp_fu_698_p0 <= reg_818;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20))) then 
            grp_fu_698_p0 <= norm2_x_3_reg_1535;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_698_p0 <= reg_953;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_698_p0 <= tmp_22_7_reg_1406;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_698_p0 <= reg_871;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23)) or ((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)))) then 
            grp_fu_698_p0 <= reg_866;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_698_p0 <= tmp_2_8_reg_1376;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_698_p0 <= reg_836;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_698_p0 <= reg_800;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_698_p0 <= tmp_2_1_reg_1342;
        else 
            grp_fu_698_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_698_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage19, ap_enable_reg_pp0_iter3, and_ln82_reg_1557, reg_794, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage20, reg_806, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage21, reg_842, reg_848, reg_854, ap_CS_fsm_pp0_stage6, reg_871, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage11, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage10, W9_old_imag_read_reg_1105_pp0_iter5_reg, W8_old_imag_read_reg_1115_pp0_iter5_reg, W7_old_imag_read_reg_1125_pp0_iter5_reg, W6_old_imag_read_reg_1135_pp0_iter5_reg, W5_old_imag_read_reg_1145_pp0_iter5_reg, W4_old_imag_read_reg_1155_pp0_iter5_reg, W2_old_imag_read_reg_1175_pp0_iter5_reg, W1_old_imag_read_reg_1185_pp0_iter5_reg, tmp_3_1_reg_1347, tmp_23_1_reg_1396, ap_CS_fsm_pp0_stage9, tmp_23_4_reg_1421, tmp_23_7_reg_1436, ap_CS_fsm_pp0_stage12, tmp_4_3_reg_1451, tmp_4_4_reg_1456_pp0_iter1_reg, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage23, ap_enable_reg_pp0_iter6, ap_block_pp0_stage3, ap_block_pp0_stage17, ap_block_pp0_stage18, ap_block_pp0_stage19, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage20, ap_block_pp0_stage14, ap_block_pp0_stage22, ap_block_pp0_stage21, ap_block_pp0_stage23, ap_block_pp0_stage8, ap_block_pp0_stage13)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            grp_fu_698_p1 <= W9_old_imag_read_reg_1105_pp0_iter5_reg;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            grp_fu_698_p1 <= W8_old_imag_read_reg_1115_pp0_iter5_reg;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then 
            grp_fu_698_p1 <= W7_old_imag_read_reg_1125_pp0_iter5_reg;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17))) then 
            grp_fu_698_p1 <= W6_old_imag_read_reg_1135_pp0_iter5_reg;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_698_p1 <= W5_old_imag_read_reg_1145_pp0_iter5_reg;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_698_p1 <= W4_old_imag_read_reg_1155_pp0_iter5_reg;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_698_p1 <= W2_old_imag_read_reg_1175_pp0_iter5_reg;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_698_p1 <= W1_old_imag_read_reg_1185_pp0_iter5_reg;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23)))) then 
            grp_fu_698_p1 <= reg_871;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage22)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage22)))) then 
            grp_fu_698_p1 <= reg_848;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage21)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage21)))) then 
            grp_fu_698_p1 <= reg_794;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20))) then 
            grp_fu_698_p1 <= tmp_4_4_reg_1456_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_698_p1 <= tmp_4_3_reg_1451;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_698_p1 <= tmp_23_7_reg_1436;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_698_p1 <= tmp_23_4_reg_1421;
        elsif (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_698_p1 <= tmp_23_1_reg_1396;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_698_p1 <= reg_854;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_698_p1 <= reg_842;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_698_p1 <= reg_806;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_698_p1 <= tmp_3_1_reg_1347;
        else 
            grp_fu_698_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_702_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            grp_fu_702_ce <= ap_const_logic_1;
        else 
            grp_fu_702_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_702_opcode_assign_proc : process(ap_enable_reg_pp0_iter3, and_ln82_reg_1557, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage11, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage4_00001, ap_block_pp0_stage5_00001, ap_block_pp0_stage6_00001, ap_block_pp0_stage7_00001, ap_block_pp0_stage12_00001, ap_block_pp0_stage20_00001, ap_block_pp0_stage22_00001, ap_block_pp0_stage21_00001, ap_block_pp0_stage23_00001, ap_block_pp0_stage8_00001, ap_block_pp0_stage13_00001, ap_block_pp0_stage9_00001, ap_block_pp0_stage10_00001, ap_block_pp0_stage11_00001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_00001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_00001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_00001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)))) then 
            grp_fu_702_opcode <= ap_const_lv2_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage8_00001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_00001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_00001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_00001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_00001)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_00001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_boolean_0 = ap_block_pp0_stage22_00001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_boolean_0 = ap_block_pp0_stage21_00001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_boolean_0 = ap_block_pp0_stage20_00001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_boolean_0 = ap_block_pp0_stage23_00001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_boolean_0 = ap_block_pp0_stage22_00001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_boolean_0 = ap_block_pp0_stage21_00001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_boolean_0 = ap_block_pp0_stage20_00001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_boolean_0 = ap_block_pp0_stage23_00001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_00001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_const_logic_1)))) then 
            grp_fu_702_opcode <= ap_const_lv2_0;
        else 
            grp_fu_702_opcode <= "XX";
        end if; 
    end process;


    grp_fu_702_p0_assign_proc : process(w_imag_load_2_reg_554, w_real_load_2_reg_564, w_real_load_4_reg_604, reg_782, ap_enable_reg_pp0_iter3, and_ln82_reg_1557, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage20, reg_800, reg_812, reg_824, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage22, reg_877, reg_888, ap_CS_fsm_pp0_stage11, ap_enable_reg_pp0_iter1, reg_900, reg_906, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage10, tmp_22_2_reg_1381, tmp_22_8_reg_1411, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage20, ap_block_pp0_stage22, ap_block_pp0_stage21, ap_block_pp0_stage23, ap_block_pp0_stage8, ap_block_pp0_stage13)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_702_p0 <= w_real_load_4_reg_604;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_702_p0 <= w_imag_load_2_reg_554;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_702_p0 <= w_real_load_2_reg_564;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage22)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage22)))) then 
            grp_fu_702_p0 <= reg_824;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage21)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage21)))) then 
            grp_fu_702_p0 <= reg_800;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20)))) then 
            grp_fu_702_p0 <= reg_782;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_702_p0 <= reg_900;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_702_p0 <= reg_906;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_702_p0 <= reg_888;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_702_p0 <= tmp_22_8_reg_1411;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)))) then 
            grp_fu_702_p0 <= reg_877;
        elsif (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_702_p0 <= tmp_22_2_reg_1381;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_702_p0 <= reg_812;
        else 
            grp_fu_702_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_702_p1_assign_proc : process(ap_enable_reg_pp0_iter3, and_ln82_reg_1557, reg_788, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage20, reg_818, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage21, reg_830, reg_836, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage22, reg_882, ap_CS_fsm_pp0_stage11, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage10, W5_old_real_read_reg_1150_pp0_iter5_reg, W3_old_imag_read_reg_1165_pp0_iter5_reg, W3_old_real_read_reg_1170_pp0_iter5_reg, tmp_23_2_reg_1401, ap_CS_fsm_pp0_stage9, tmp_23_5_reg_1426, tmp_23_8_reg_1441, tmp_4_2_reg_1446, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, tmp_4_5_reg_1461_pp0_iter1_reg, tmp_4_8_reg_1476_pp0_iter2_reg, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage20, ap_block_pp0_stage22, ap_block_pp0_stage21, ap_block_pp0_stage23, ap_block_pp0_stage8, ap_block_pp0_stage13)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_702_p1 <= W5_old_real_read_reg_1150_pp0_iter5_reg;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_702_p1 <= W3_old_imag_read_reg_1165_pp0_iter5_reg;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_702_p1 <= W3_old_real_read_reg_1170_pp0_iter5_reg;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23)))) then 
            grp_fu_702_p1 <= reg_882;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage22)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage22)))) then 
            grp_fu_702_p1 <= reg_830;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage21)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage21)))) then 
            grp_fu_702_p1 <= reg_836;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20)))) then 
            grp_fu_702_p1 <= reg_788;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_702_p1 <= tmp_4_8_reg_1476_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_702_p1 <= tmp_4_5_reg_1461_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_702_p1 <= tmp_4_2_reg_1446;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_702_p1 <= tmp_23_8_reg_1441;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            grp_fu_702_p1 <= tmp_23_5_reg_1426;
        elsif (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_702_p1 <= tmp_23_2_reg_1401;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_702_p1 <= reg_818;
        else 
            grp_fu_702_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_743_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            grp_fu_743_ce <= ap_const_logic_1;
        else 
            grp_fu_743_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_743_p0_assign_proc : process(x1_real_in_sig, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage19, ap_enable_reg_pp0_iter3, and_ln82_reg_1557, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_enable_reg_pp0_iter4, reg_900, ap_CS_fsm_pp0_stage16, reg_912, ap_CS_fsm_pp0_stage17, reg_924, ap_CS_fsm_pp0_stage18, reg_942, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage2, err_real_read_reg_1096, err_real_read_reg_1096_pp0_iter3_reg, x8_imag_read_reg_1210, x6_real_read_reg_1248, x3_imag_read_reg_1287, b_imag_fu_1044_p1, b_imag_reg_1362, b_imag_reg_1362_pp0_iter3_reg, and_ln82_fu_1085_p2, ap_block_pp0_stage3, ap_block_pp0_stage17, ap_block_pp0_stage18, ap_block_pp0_stage19, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage20, ap_block_pp0_stage21, ap_block_pp0_stage8, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage16)
    begin
        if ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)))) then 
            grp_fu_743_p0 <= reg_924;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            grp_fu_743_p0 <= b_imag_reg_1362_pp0_iter3_reg;
        elsif ((((ap_const_lv1_1 = and_ln82_fu_1085_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((ap_const_lv1_0 = and_ln82_fu_1085_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            grp_fu_743_p0 <= err_real_read_reg_1096_pp0_iter3_reg;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage21))) then 
            grp_fu_743_p0 <= reg_942;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20))) then 
            grp_fu_743_p0 <= reg_912;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            grp_fu_743_p0 <= reg_900;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)))) then 
            grp_fu_743_p0 <= b_imag_reg_1362;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_743_p0 <= b_imag_fu_1044_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_743_p0 <= err_real_read_reg_1096;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_743_p0 <= x8_imag_read_reg_1210;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_743_p0 <= x6_real_read_reg_1248;
        elsif (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_743_p0 <= x3_imag_read_reg_1287;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_743_p0 <= x1_real_in_sig;
        else 
            grp_fu_743_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_743_p1_assign_proc : process(x1_real_in_sig, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage19, ap_enable_reg_pp0_iter3, and_ln82_reg_1557, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage2, x9_imag_read_reg_1195, x8_imag_read_reg_1210, x6_imag_read_reg_1240_pp0_iter3_reg, x6_real_read_reg_1248, x4_imag_read_reg_1272, x3_imag_read_reg_1287, x3_real_read_reg_1295, x3_real_read_reg_1295_pp0_iter3_reg, x1_imag_read_reg_1318, x1_imag_read_reg_1318_pp0_iter3_reg, mu_read_reg_1333, mu_read_reg_1333_pp0_iter4_reg, and_ln82_fu_1085_p2, ap_block_pp0_stage3, ap_block_pp0_stage17, ap_block_pp0_stage18, ap_block_pp0_stage19, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage20, ap_block_pp0_stage21, ap_block_pp0_stage8, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage16)
    begin
        if ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)))) then 
            grp_fu_743_p1 <= mu_read_reg_1333_pp0_iter4_reg;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            grp_fu_743_p1 <= x6_imag_read_reg_1240_pp0_iter3_reg;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            grp_fu_743_p1 <= x3_real_read_reg_1295_pp0_iter3_reg;
        elsif ((((ap_const_lv1_1 = and_ln82_fu_1085_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((ap_const_lv1_0 = and_ln82_fu_1085_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)))) then 
            grp_fu_743_p1 <= x1_imag_read_reg_1318_pp0_iter3_reg;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage21)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19)))) then 
            grp_fu_743_p1 <= mu_read_reg_1333;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            grp_fu_743_p1 <= x9_imag_read_reg_1195;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_743_p1 <= x4_imag_read_reg_1272;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_743_p1 <= x1_imag_read_reg_1318;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_743_p1 <= x3_real_read_reg_1295;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_743_p1 <= x8_imag_read_reg_1210;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_743_p1 <= x6_real_read_reg_1248;
        elsif (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_743_p1 <= x3_imag_read_reg_1287;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_743_p1 <= x1_real_in_sig;
        else 
            grp_fu_743_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_749_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            grp_fu_749_ce <= ap_const_logic_1;
        else 
            grp_fu_749_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_749_p0_assign_proc : process(x1_imag_in_sig, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage19, ap_enable_reg_pp0_iter3, and_ln82_reg_1557, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage16, reg_906, reg_912, reg_918, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, reg_948, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage2, err_real_read_reg_1096, err_real_read_reg_1096_pp0_iter3_reg, x9_real_read_reg_1203, x6_imag_read_reg_1240, x4_real_read_reg_1280, b_imag_fu_1044_p1, b_imag_reg_1362, b_imag_reg_1362_pp0_iter3_reg, and_ln82_fu_1085_p2, ap_block_pp0_stage3, ap_block_pp0_stage17, ap_block_pp0_stage18, ap_block_pp0_stage19, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage20, ap_block_pp0_stage21, ap_block_pp0_stage8, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage16)
    begin
        if ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)))) then 
            grp_fu_749_p0 <= reg_912;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            grp_fu_749_p0 <= err_real_read_reg_1096_pp0_iter3_reg;
        elsif ((((ap_const_lv1_1 = and_ln82_fu_1085_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((ap_const_lv1_0 = and_ln82_fu_1085_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            grp_fu_749_p0 <= b_imag_reg_1362_pp0_iter3_reg;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage21)))) then 
            grp_fu_749_p0 <= reg_948;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20))) then 
            grp_fu_749_p0 <= reg_918;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            grp_fu_749_p0 <= reg_906;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_749_p0 <= b_imag_reg_1362;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_749_p0 <= b_imag_fu_1044_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_749_p0 <= err_real_read_reg_1096;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_749_p0 <= x9_real_read_reg_1203;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_749_p0 <= x6_imag_read_reg_1240;
        elsif (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_749_p0 <= x4_real_read_reg_1280;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_749_p0 <= x1_imag_in_sig;
        else 
            grp_fu_749_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_749_p1_assign_proc : process(x1_imag_in_sig, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage19, ap_enable_reg_pp0_iter3, and_ln82_reg_1557, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage2, x9_real_read_reg_1203, x6_imag_read_reg_1240, x6_real_read_reg_1248_pp0_iter3_reg, x5_imag_read_reg_1256, x4_imag_read_reg_1272_pp0_iter3_reg, x4_real_read_reg_1280, x2_imag_read_reg_1302, x1_real_read_reg_1325_pp0_iter3_reg, mu_read_reg_1333, mu_read_reg_1333_pp0_iter4_reg, and_ln82_fu_1085_p2, ap_block_pp0_stage3, ap_block_pp0_stage17, ap_block_pp0_stage18, ap_block_pp0_stage19, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage20, ap_block_pp0_stage21, ap_block_pp0_stage8, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage16)
    begin
        if ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)))) then 
            grp_fu_749_p1 <= mu_read_reg_1333_pp0_iter4_reg;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            grp_fu_749_p1 <= x6_real_read_reg_1248_pp0_iter3_reg;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            grp_fu_749_p1 <= x4_imag_read_reg_1272_pp0_iter3_reg;
        elsif ((((ap_const_lv1_1 = and_ln82_fu_1085_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((ap_const_lv1_0 = and_ln82_fu_1085_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)))) then 
            grp_fu_749_p1 <= x1_real_read_reg_1325_pp0_iter3_reg;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage21)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19)))) then 
            grp_fu_749_p1 <= mu_read_reg_1333;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_749_p1 <= x5_imag_read_reg_1256;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_749_p1 <= x2_imag_read_reg_1302;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_749_p1 <= x9_real_read_reg_1203;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_749_p1 <= x6_imag_read_reg_1240;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            grp_fu_749_p1 <= x4_real_read_reg_1280;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_749_p1 <= x1_imag_in_sig;
        else 
            grp_fu_749_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_755_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            grp_fu_755_ce <= ap_const_logic_1;
        else 
            grp_fu_755_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_755_p0_assign_proc : process(x2_real_in_sig, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage19, ap_enable_reg_pp0_iter3, and_ln82_reg_1557, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage16, reg_918, ap_CS_fsm_pp0_stage17, reg_924, reg_936, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage2, err_real_read_reg_1096, err_real_read_reg_1096_pp0_iter3_reg, x9_imag_read_reg_1195, x7_real_read_reg_1232, x4_imag_read_reg_1272, b_imag_fu_1044_p1, b_imag_reg_1362, b_imag_reg_1362_pp0_iter3_reg, and_ln82_fu_1085_p2, ap_block_pp0_stage3, ap_block_pp0_stage17, ap_block_pp0_stage18, ap_block_pp0_stage19, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage20, ap_block_pp0_stage8, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage16)
    begin
        if ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)))) then 
            grp_fu_755_p0 <= reg_936;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)))) then 
            grp_fu_755_p0 <= reg_918;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19)))) then 
            grp_fu_755_p0 <= b_imag_reg_1362_pp0_iter3_reg;
        elsif ((((ap_const_lv1_1 = and_ln82_fu_1085_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((ap_const_lv1_0 = and_ln82_fu_1085_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            grp_fu_755_p0 <= err_real_read_reg_1096_pp0_iter3_reg;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20))) then 
            grp_fu_755_p0 <= reg_924;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_755_p0 <= b_imag_reg_1362;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_755_p0 <= b_imag_fu_1044_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_755_p0 <= err_real_read_reg_1096;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_755_p0 <= x9_imag_read_reg_1195;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_755_p0 <= x7_real_read_reg_1232;
        elsif (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_755_p0 <= x4_imag_read_reg_1272;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_755_p0 <= x2_real_in_sig;
        else 
            grp_fu_755_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_755_p1_assign_proc : process(x2_real_in_sig, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage19, ap_enable_reg_pp0_iter3, and_ln82_reg_1557, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage2, x9_imag_read_reg_1195, x8_real_read_reg_1217_pp0_iter3_reg, x7_imag_read_reg_1225_pp0_iter3_reg, x7_real_read_reg_1232, x6_imag_read_reg_1240, x5_real_read_reg_1264, x4_imag_read_reg_1272, x4_real_read_reg_1280_pp0_iter3_reg, x3_imag_read_reg_1287, x2_imag_read_reg_1302_pp0_iter3_reg, mu_read_reg_1333, mu_read_reg_1333_pp0_iter4_reg, and_ln82_fu_1085_p2, ap_block_pp0_stage3, ap_block_pp0_stage17, ap_block_pp0_stage18, ap_block_pp0_stage19, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage20, ap_block_pp0_stage8, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage16)
    begin
        if ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)))) then 
            grp_fu_755_p1 <= mu_read_reg_1333_pp0_iter4_reg;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19)))) then 
            grp_fu_755_p1 <= x8_real_read_reg_1217_pp0_iter3_reg;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            grp_fu_755_p1 <= x7_imag_read_reg_1225_pp0_iter3_reg;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            grp_fu_755_p1 <= x4_real_read_reg_1280_pp0_iter3_reg;
        elsif ((((ap_const_lv1_1 = and_ln82_fu_1085_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((ap_const_lv1_0 = and_ln82_fu_1085_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)))) then 
            grp_fu_755_p1 <= x2_imag_read_reg_1302_pp0_iter3_reg;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20))) then 
            grp_fu_755_p1 <= mu_read_reg_1333;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_755_p1 <= x6_imag_read_reg_1240;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_755_p1 <= x3_imag_read_reg_1287;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_755_p1 <= x5_real_read_reg_1264;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_755_p1 <= x9_imag_read_reg_1195;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_755_p1 <= x7_real_read_reg_1232;
        elsif (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_755_p1 <= x4_imag_read_reg_1272;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_755_p1 <= x2_real_in_sig;
        else 
            grp_fu_755_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_761_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            grp_fu_761_ce <= ap_const_logic_1;
        else 
            grp_fu_761_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_761_p0_assign_proc : process(x2_imag_in_sig, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage19, ap_enable_reg_pp0_iter3, and_ln82_reg_1557, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, reg_894, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, reg_930, ap_CS_fsm_pp0_stage18, reg_942, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage2, err_real_read_reg_1096, err_real_read_reg_1096_pp0_iter3_reg, x7_imag_read_reg_1225, x5_real_read_reg_1264, b_imag_reg_1362, b_imag_reg_1362_pp0_iter3_reg, and_ln82_fu_1085_p2, ap_block_pp0_stage3, ap_block_pp0_stage17, ap_block_pp0_stage18, ap_block_pp0_stage19, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage20, ap_block_pp0_stage8, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage16)
    begin
        if ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)))) then 
            grp_fu_761_p0 <= reg_942;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)))) then 
            grp_fu_761_p0 <= reg_894;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19)))) then 
            grp_fu_761_p0 <= err_real_read_reg_1096_pp0_iter3_reg;
        elsif ((((ap_const_lv1_1 = and_ln82_fu_1085_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((ap_const_lv1_0 = and_ln82_fu_1085_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            grp_fu_761_p0 <= b_imag_reg_1362_pp0_iter3_reg;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20))) then 
            grp_fu_761_p0 <= reg_930;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_761_p0 <= b_imag_reg_1362;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3)))) then 
            grp_fu_761_p0 <= err_real_read_reg_1096;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_761_p0 <= x7_imag_read_reg_1225;
        elsif (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_761_p0 <= x5_real_read_reg_1264;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_761_p0 <= x2_imag_in_sig;
        else 
            grp_fu_761_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_761_p1_assign_proc : process(x2_imag_in_sig, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage19, ap_enable_reg_pp0_iter3, and_ln82_reg_1557, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage2, x9_imag_read_reg_1195_pp0_iter3_reg, x8_real_read_reg_1217, x7_imag_read_reg_1225, x7_real_read_reg_1232_pp0_iter3_reg, x6_real_read_reg_1248, x5_imag_read_reg_1256_pp0_iter3_reg, x5_real_read_reg_1264, x2_real_read_reg_1310_pp0_iter3_reg, x1_real_read_reg_1325, mu_read_reg_1333, mu_read_reg_1333_pp0_iter4_reg, and_ln82_fu_1085_p2, ap_block_pp0_stage3, ap_block_pp0_stage17, ap_block_pp0_stage18, ap_block_pp0_stage19, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage20, ap_block_pp0_stage8, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage16)
    begin
        if ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)))) then 
            grp_fu_761_p1 <= mu_read_reg_1333_pp0_iter4_reg;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19)))) then 
            grp_fu_761_p1 <= x9_imag_read_reg_1195_pp0_iter3_reg;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            grp_fu_761_p1 <= x7_real_read_reg_1232_pp0_iter3_reg;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            grp_fu_761_p1 <= x5_imag_read_reg_1256_pp0_iter3_reg;
        elsif ((((ap_const_lv1_1 = and_ln82_fu_1085_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((ap_const_lv1_0 = and_ln82_fu_1085_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)))) then 
            grp_fu_761_p1 <= x2_real_read_reg_1310_pp0_iter3_reg;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20))) then 
            grp_fu_761_p1 <= mu_read_reg_1333;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_761_p1 <= x8_real_read_reg_1217;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_761_p1 <= x6_real_read_reg_1248;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_761_p1 <= x1_real_read_reg_1325;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)))) then 
            grp_fu_761_p1 <= x7_imag_read_reg_1225;
        elsif (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_761_p1 <= x5_real_read_reg_1264;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_761_p1 <= x2_imag_in_sig;
        else 
            grp_fu_761_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_767_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            grp_fu_767_ce <= ap_const_logic_1;
        else 
            grp_fu_767_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_767_p0_assign_proc : process(x3_real_in_sig, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage19, ap_enable_reg_pp0_iter3, and_ln82_reg_1557, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, reg_930, reg_936, ap_CS_fsm_pp0_stage18, reg_953, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage2, err_real_read_reg_1096, err_real_read_reg_1096_pp0_iter3_reg, x8_real_read_reg_1217, x5_imag_read_reg_1256, b_imag_reg_1362, b_imag_reg_1362_pp0_iter3_reg, and_ln82_fu_1085_p2, ap_block_pp0_stage3, ap_block_pp0_stage17, ap_block_pp0_stage18, ap_block_pp0_stage19, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage20, ap_block_pp0_stage8, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage16)
    begin
        if ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)))) then 
            grp_fu_767_p0 <= reg_953;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)))) then 
            grp_fu_767_p0 <= reg_930;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19)))) then 
            grp_fu_767_p0 <= b_imag_reg_1362_pp0_iter3_reg;
        elsif ((((ap_const_lv1_1 = and_ln82_fu_1085_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((ap_const_lv1_0 = and_ln82_fu_1085_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            grp_fu_767_p0 <= err_real_read_reg_1096_pp0_iter3_reg;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20))) then 
            grp_fu_767_p0 <= reg_936;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_767_p0 <= b_imag_reg_1362;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3)))) then 
            grp_fu_767_p0 <= err_real_read_reg_1096;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_767_p0 <= x8_real_read_reg_1217;
        elsif (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_767_p0 <= x5_imag_read_reg_1256;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_767_p0 <= x3_real_in_sig;
        else 
            grp_fu_767_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_767_p1_assign_proc : process(x3_real_in_sig, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage19, ap_enable_reg_pp0_iter3, and_ln82_reg_1557, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage2, x9_real_read_reg_1203, x9_real_read_reg_1203_pp0_iter3_reg, x8_imag_read_reg_1210, x8_imag_read_reg_1210_pp0_iter3_reg, x8_real_read_reg_1217, x7_real_read_reg_1232, x5_imag_read_reg_1256, x5_real_read_reg_1264_pp0_iter3_reg, x3_imag_read_reg_1287_pp0_iter3_reg, x2_real_read_reg_1310, mu_read_reg_1333, mu_read_reg_1333_pp0_iter4_reg, and_ln82_fu_1085_p2, ap_block_pp0_stage3, ap_block_pp0_stage17, ap_block_pp0_stage18, ap_block_pp0_stage19, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage20, ap_block_pp0_stage8, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage16)
    begin
        if ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)))) then 
            grp_fu_767_p1 <= mu_read_reg_1333_pp0_iter4_reg;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19)))) then 
            grp_fu_767_p1 <= x9_real_read_reg_1203_pp0_iter3_reg;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            grp_fu_767_p1 <= x8_imag_read_reg_1210_pp0_iter3_reg;
        elsif ((((ap_const_lv1_1 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((ap_const_lv1_0 = and_ln82_reg_1557) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            grp_fu_767_p1 <= x5_real_read_reg_1264_pp0_iter3_reg;
        elsif ((((ap_const_lv1_1 = and_ln82_fu_1085_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((ap_const_lv1_0 = and_ln82_fu_1085_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)))) then 
            grp_fu_767_p1 <= x3_imag_read_reg_1287_pp0_iter3_reg;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20))) then 
            grp_fu_767_p1 <= mu_read_reg_1333;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            grp_fu_767_p1 <= x8_imag_read_reg_1210;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            grp_fu_767_p1 <= x9_real_read_reg_1203;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_767_p1 <= x7_real_read_reg_1232;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_767_p1 <= x2_real_read_reg_1310;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_767_p1 <= x8_real_read_reg_1217;
        elsif (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_767_p1 <= x5_imag_read_reg_1256;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_767_p1 <= x3_real_in_sig;
        else 
            grp_fu_767_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_773_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            grp_fu_773_ce <= ap_const_logic_1;
        else 
            grp_fu_773_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_773_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage19, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage11, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_enable_reg_pp0_iter5, reg_972, reg_978, reg_984, reg_990, reg_996, reg_1002, reg_1008, reg_1014, reg_1020, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, tmp_25_reg_1481_pp0_iter2_reg, tmp_25_1_reg_1487_pp0_iter2_reg, ap_CS_fsm_pp0_stage23, tmp_25_2_reg_1493_pp0_iter2_reg, tmp_25_3_reg_1499_pp0_iter2_reg, tmp_25_4_reg_1505_pp0_iter2_reg, tmp_25_5_reg_1511_pp0_iter2_reg, tmp_25_6_reg_1517_pp0_iter2_reg, tmp_25_7_reg_1523_pp0_iter3_reg, tmp_25_8_reg_1529_pp0_iter3_reg, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage3, ap_block_pp0_stage17, ap_block_pp0_stage18, ap_block_pp0_stage19, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage4, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage20, ap_block_pp0_stage14, ap_block_pp0_stage22, ap_block_pp0_stage21, ap_block_pp0_stage23, ap_block_pp0_stage13, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage16, ap_block_pp0_stage15)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            grp_fu_773_p0 <= reg_1020;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_773_p0 <= reg_1014;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_773_p0 <= reg_1008;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_773_p0 <= reg_1002;
        elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            grp_fu_773_p0 <= reg_996;
        elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            grp_fu_773_p0 <= reg_990;
        elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            grp_fu_773_p0 <= reg_984;
        elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            grp_fu_773_p0 <= reg_978;
        elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            grp_fu_773_p0 <= reg_972;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_773_p0 <= tmp_25_8_reg_1529_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23))) then 
            grp_fu_773_p0 <= tmp_25_7_reg_1523_pp0_iter3_reg;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage22))) then 
            grp_fu_773_p0 <= tmp_25_6_reg_1517_pp0_iter2_reg;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage21))) then 
            grp_fu_773_p0 <= tmp_25_5_reg_1511_pp0_iter2_reg;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20))) then 
            grp_fu_773_p0 <= tmp_25_4_reg_1505_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            grp_fu_773_p0 <= tmp_25_3_reg_1499_pp0_iter2_reg;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then 
            grp_fu_773_p0 <= tmp_25_2_reg_1493_pp0_iter2_reg;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17))) then 
            grp_fu_773_p0 <= tmp_25_1_reg_1487_pp0_iter2_reg;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16))) then 
            grp_fu_773_p0 <= tmp_25_reg_1481_pp0_iter2_reg;
        else 
            grp_fu_773_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_773_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage19, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage11, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage23, norm2_x_8_reg_1550, norm2_x_8_reg_1550_pp0_iter4_reg, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage3, ap_block_pp0_stage17, ap_block_pp0_stage18, ap_block_pp0_stage19, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage4, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage20, ap_block_pp0_stage14, ap_block_pp0_stage22, ap_block_pp0_stage21, ap_block_pp0_stage23, ap_block_pp0_stage13, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage16, ap_block_pp0_stage15)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3)))) then 
            grp_fu_773_p1 <= norm2_x_8_reg_1550_pp0_iter4_reg;
        elsif ((((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage22)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage21)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_773_p1 <= norm2_x_8_reg_1550;
        else 
            grp_fu_773_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_777_ce_assign_proc : process(ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)))) then 
            grp_fu_777_ce <= ap_const_logic_1;
        else 
            grp_fu_777_ce <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln82_1_fu_1073_p2 <= "1" when (trunc_ln82_fu_1063_p1 = ap_const_lv23_0) else "0";
    icmp_ln82_fu_1067_p2 <= "0" when (tmp_fu_1053_p4 = ap_const_lv8_FF) else "1";

    mu_ap_vld_in_sig_assign_proc : process(mu_ap_vld, mu_ap_vld_preg)
    begin
        if ((mu_ap_vld = ap_const_logic_1)) then 
            mu_ap_vld_in_sig <= mu_ap_vld;
        else 
            mu_ap_vld_in_sig <= mu_ap_vld_preg;
        end if; 
    end process;


    mu_blk_n_assign_proc : process(mu_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mu_blk_n <= mu_ap_vld;
        else 
            mu_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    mu_in_sig_assign_proc : process(mu, mu_preg, mu_ap_vld)
    begin
        if ((mu_ap_vld = ap_const_logic_1)) then 
            mu_in_sig <= mu;
        else 
            mu_in_sig <= mu_preg;
        end if; 
    end process;

    or_ln82_fu_1079_p2 <= (icmp_ln82_fu_1067_p2 or icmp_ln82_1_fu_1073_p2);
    tmp_fu_1053_p4 <= bitcast_ln82_fu_1050_p1(30 downto 23);
    trunc_ln82_fu_1063_p1 <= bitcast_ln82_fu_1050_p1(23 - 1 downto 0);

    x1_imag_ap_vld_in_sig_assign_proc : process(x1_imag_ap_vld, x1_imag_ap_vld_preg)
    begin
        if ((x1_imag_ap_vld = ap_const_logic_1)) then 
            x1_imag_ap_vld_in_sig <= x1_imag_ap_vld;
        else 
            x1_imag_ap_vld_in_sig <= x1_imag_ap_vld_preg;
        end if; 
    end process;


    x1_imag_blk_n_assign_proc : process(x1_imag_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x1_imag_blk_n <= x1_imag_ap_vld;
        else 
            x1_imag_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x1_imag_in_sig_assign_proc : process(x1_imag, x1_imag_preg, x1_imag_ap_vld)
    begin
        if ((x1_imag_ap_vld = ap_const_logic_1)) then 
            x1_imag_in_sig <= x1_imag;
        else 
            x1_imag_in_sig <= x1_imag_preg;
        end if; 
    end process;


    x1_real_ap_vld_in_sig_assign_proc : process(x1_real_ap_vld, x1_real_ap_vld_preg)
    begin
        if ((x1_real_ap_vld = ap_const_logic_1)) then 
            x1_real_ap_vld_in_sig <= x1_real_ap_vld;
        else 
            x1_real_ap_vld_in_sig <= x1_real_ap_vld_preg;
        end if; 
    end process;


    x1_real_blk_n_assign_proc : process(x1_real_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x1_real_blk_n <= x1_real_ap_vld;
        else 
            x1_real_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x1_real_in_sig_assign_proc : process(x1_real, x1_real_preg, x1_real_ap_vld)
    begin
        if ((x1_real_ap_vld = ap_const_logic_1)) then 
            x1_real_in_sig <= x1_real;
        else 
            x1_real_in_sig <= x1_real_preg;
        end if; 
    end process;


    x2_imag_ap_vld_in_sig_assign_proc : process(x2_imag_ap_vld, x2_imag_ap_vld_preg)
    begin
        if ((x2_imag_ap_vld = ap_const_logic_1)) then 
            x2_imag_ap_vld_in_sig <= x2_imag_ap_vld;
        else 
            x2_imag_ap_vld_in_sig <= x2_imag_ap_vld_preg;
        end if; 
    end process;


    x2_imag_blk_n_assign_proc : process(x2_imag_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x2_imag_blk_n <= x2_imag_ap_vld;
        else 
            x2_imag_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x2_imag_in_sig_assign_proc : process(x2_imag, x2_imag_preg, x2_imag_ap_vld)
    begin
        if ((x2_imag_ap_vld = ap_const_logic_1)) then 
            x2_imag_in_sig <= x2_imag;
        else 
            x2_imag_in_sig <= x2_imag_preg;
        end if; 
    end process;


    x2_real_ap_vld_in_sig_assign_proc : process(x2_real_ap_vld, x2_real_ap_vld_preg)
    begin
        if ((x2_real_ap_vld = ap_const_logic_1)) then 
            x2_real_ap_vld_in_sig <= x2_real_ap_vld;
        else 
            x2_real_ap_vld_in_sig <= x2_real_ap_vld_preg;
        end if; 
    end process;


    x2_real_blk_n_assign_proc : process(x2_real_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x2_real_blk_n <= x2_real_ap_vld;
        else 
            x2_real_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x2_real_in_sig_assign_proc : process(x2_real, x2_real_preg, x2_real_ap_vld)
    begin
        if ((x2_real_ap_vld = ap_const_logic_1)) then 
            x2_real_in_sig <= x2_real;
        else 
            x2_real_in_sig <= x2_real_preg;
        end if; 
    end process;


    x3_imag_ap_vld_in_sig_assign_proc : process(x3_imag_ap_vld, x3_imag_ap_vld_preg)
    begin
        if ((x3_imag_ap_vld = ap_const_logic_1)) then 
            x3_imag_ap_vld_in_sig <= x3_imag_ap_vld;
        else 
            x3_imag_ap_vld_in_sig <= x3_imag_ap_vld_preg;
        end if; 
    end process;


    x3_imag_blk_n_assign_proc : process(x3_imag_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x3_imag_blk_n <= x3_imag_ap_vld;
        else 
            x3_imag_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x3_imag_in_sig_assign_proc : process(x3_imag, x3_imag_preg, x3_imag_ap_vld)
    begin
        if ((x3_imag_ap_vld = ap_const_logic_1)) then 
            x3_imag_in_sig <= x3_imag;
        else 
            x3_imag_in_sig <= x3_imag_preg;
        end if; 
    end process;


    x3_real_ap_vld_in_sig_assign_proc : process(x3_real_ap_vld, x3_real_ap_vld_preg)
    begin
        if ((x3_real_ap_vld = ap_const_logic_1)) then 
            x3_real_ap_vld_in_sig <= x3_real_ap_vld;
        else 
            x3_real_ap_vld_in_sig <= x3_real_ap_vld_preg;
        end if; 
    end process;


    x3_real_blk_n_assign_proc : process(x3_real_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x3_real_blk_n <= x3_real_ap_vld;
        else 
            x3_real_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x3_real_in_sig_assign_proc : process(x3_real, x3_real_preg, x3_real_ap_vld)
    begin
        if ((x3_real_ap_vld = ap_const_logic_1)) then 
            x3_real_in_sig <= x3_real;
        else 
            x3_real_in_sig <= x3_real_preg;
        end if; 
    end process;


    x4_imag_ap_vld_in_sig_assign_proc : process(x4_imag_ap_vld, x4_imag_ap_vld_preg)
    begin
        if ((x4_imag_ap_vld = ap_const_logic_1)) then 
            x4_imag_ap_vld_in_sig <= x4_imag_ap_vld;
        else 
            x4_imag_ap_vld_in_sig <= x4_imag_ap_vld_preg;
        end if; 
    end process;


    x4_imag_blk_n_assign_proc : process(x4_imag_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x4_imag_blk_n <= x4_imag_ap_vld;
        else 
            x4_imag_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x4_imag_in_sig_assign_proc : process(x4_imag, x4_imag_preg, x4_imag_ap_vld)
    begin
        if ((x4_imag_ap_vld = ap_const_logic_1)) then 
            x4_imag_in_sig <= x4_imag;
        else 
            x4_imag_in_sig <= x4_imag_preg;
        end if; 
    end process;


    x4_real_ap_vld_in_sig_assign_proc : process(x4_real_ap_vld, x4_real_ap_vld_preg)
    begin
        if ((x4_real_ap_vld = ap_const_logic_1)) then 
            x4_real_ap_vld_in_sig <= x4_real_ap_vld;
        else 
            x4_real_ap_vld_in_sig <= x4_real_ap_vld_preg;
        end if; 
    end process;


    x4_real_blk_n_assign_proc : process(x4_real_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x4_real_blk_n <= x4_real_ap_vld;
        else 
            x4_real_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x4_real_in_sig_assign_proc : process(x4_real, x4_real_preg, x4_real_ap_vld)
    begin
        if ((x4_real_ap_vld = ap_const_logic_1)) then 
            x4_real_in_sig <= x4_real;
        else 
            x4_real_in_sig <= x4_real_preg;
        end if; 
    end process;


    x5_imag_ap_vld_in_sig_assign_proc : process(x5_imag_ap_vld, x5_imag_ap_vld_preg)
    begin
        if ((x5_imag_ap_vld = ap_const_logic_1)) then 
            x5_imag_ap_vld_in_sig <= x5_imag_ap_vld;
        else 
            x5_imag_ap_vld_in_sig <= x5_imag_ap_vld_preg;
        end if; 
    end process;


    x5_imag_blk_n_assign_proc : process(x5_imag_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x5_imag_blk_n <= x5_imag_ap_vld;
        else 
            x5_imag_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x5_imag_in_sig_assign_proc : process(x5_imag, x5_imag_preg, x5_imag_ap_vld)
    begin
        if ((x5_imag_ap_vld = ap_const_logic_1)) then 
            x5_imag_in_sig <= x5_imag;
        else 
            x5_imag_in_sig <= x5_imag_preg;
        end if; 
    end process;


    x5_real_ap_vld_in_sig_assign_proc : process(x5_real_ap_vld, x5_real_ap_vld_preg)
    begin
        if ((x5_real_ap_vld = ap_const_logic_1)) then 
            x5_real_ap_vld_in_sig <= x5_real_ap_vld;
        else 
            x5_real_ap_vld_in_sig <= x5_real_ap_vld_preg;
        end if; 
    end process;


    x5_real_blk_n_assign_proc : process(x5_real_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x5_real_blk_n <= x5_real_ap_vld;
        else 
            x5_real_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x5_real_in_sig_assign_proc : process(x5_real, x5_real_preg, x5_real_ap_vld)
    begin
        if ((x5_real_ap_vld = ap_const_logic_1)) then 
            x5_real_in_sig <= x5_real;
        else 
            x5_real_in_sig <= x5_real_preg;
        end if; 
    end process;


    x6_imag_ap_vld_in_sig_assign_proc : process(x6_imag_ap_vld, x6_imag_ap_vld_preg)
    begin
        if ((x6_imag_ap_vld = ap_const_logic_1)) then 
            x6_imag_ap_vld_in_sig <= x6_imag_ap_vld;
        else 
            x6_imag_ap_vld_in_sig <= x6_imag_ap_vld_preg;
        end if; 
    end process;


    x6_imag_blk_n_assign_proc : process(x6_imag_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x6_imag_blk_n <= x6_imag_ap_vld;
        else 
            x6_imag_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x6_imag_in_sig_assign_proc : process(x6_imag, x6_imag_preg, x6_imag_ap_vld)
    begin
        if ((x6_imag_ap_vld = ap_const_logic_1)) then 
            x6_imag_in_sig <= x6_imag;
        else 
            x6_imag_in_sig <= x6_imag_preg;
        end if; 
    end process;


    x6_real_ap_vld_in_sig_assign_proc : process(x6_real_ap_vld, x6_real_ap_vld_preg)
    begin
        if ((x6_real_ap_vld = ap_const_logic_1)) then 
            x6_real_ap_vld_in_sig <= x6_real_ap_vld;
        else 
            x6_real_ap_vld_in_sig <= x6_real_ap_vld_preg;
        end if; 
    end process;


    x6_real_blk_n_assign_proc : process(x6_real_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x6_real_blk_n <= x6_real_ap_vld;
        else 
            x6_real_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x6_real_in_sig_assign_proc : process(x6_real, x6_real_preg, x6_real_ap_vld)
    begin
        if ((x6_real_ap_vld = ap_const_logic_1)) then 
            x6_real_in_sig <= x6_real;
        else 
            x6_real_in_sig <= x6_real_preg;
        end if; 
    end process;


    x7_imag_ap_vld_in_sig_assign_proc : process(x7_imag_ap_vld, x7_imag_ap_vld_preg)
    begin
        if ((x7_imag_ap_vld = ap_const_logic_1)) then 
            x7_imag_ap_vld_in_sig <= x7_imag_ap_vld;
        else 
            x7_imag_ap_vld_in_sig <= x7_imag_ap_vld_preg;
        end if; 
    end process;


    x7_imag_blk_n_assign_proc : process(x7_imag_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x7_imag_blk_n <= x7_imag_ap_vld;
        else 
            x7_imag_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x7_imag_in_sig_assign_proc : process(x7_imag, x7_imag_preg, x7_imag_ap_vld)
    begin
        if ((x7_imag_ap_vld = ap_const_logic_1)) then 
            x7_imag_in_sig <= x7_imag;
        else 
            x7_imag_in_sig <= x7_imag_preg;
        end if; 
    end process;


    x7_real_ap_vld_in_sig_assign_proc : process(x7_real_ap_vld, x7_real_ap_vld_preg)
    begin
        if ((x7_real_ap_vld = ap_const_logic_1)) then 
            x7_real_ap_vld_in_sig <= x7_real_ap_vld;
        else 
            x7_real_ap_vld_in_sig <= x7_real_ap_vld_preg;
        end if; 
    end process;


    x7_real_blk_n_assign_proc : process(x7_real_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x7_real_blk_n <= x7_real_ap_vld;
        else 
            x7_real_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x7_real_in_sig_assign_proc : process(x7_real, x7_real_preg, x7_real_ap_vld)
    begin
        if ((x7_real_ap_vld = ap_const_logic_1)) then 
            x7_real_in_sig <= x7_real;
        else 
            x7_real_in_sig <= x7_real_preg;
        end if; 
    end process;


    x8_imag_ap_vld_in_sig_assign_proc : process(x8_imag_ap_vld, x8_imag_ap_vld_preg)
    begin
        if ((x8_imag_ap_vld = ap_const_logic_1)) then 
            x8_imag_ap_vld_in_sig <= x8_imag_ap_vld;
        else 
            x8_imag_ap_vld_in_sig <= x8_imag_ap_vld_preg;
        end if; 
    end process;


    x8_imag_blk_n_assign_proc : process(x8_imag_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x8_imag_blk_n <= x8_imag_ap_vld;
        else 
            x8_imag_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x8_imag_in_sig_assign_proc : process(x8_imag, x8_imag_preg, x8_imag_ap_vld)
    begin
        if ((x8_imag_ap_vld = ap_const_logic_1)) then 
            x8_imag_in_sig <= x8_imag;
        else 
            x8_imag_in_sig <= x8_imag_preg;
        end if; 
    end process;


    x8_real_ap_vld_in_sig_assign_proc : process(x8_real_ap_vld, x8_real_ap_vld_preg)
    begin
        if ((x8_real_ap_vld = ap_const_logic_1)) then 
            x8_real_ap_vld_in_sig <= x8_real_ap_vld;
        else 
            x8_real_ap_vld_in_sig <= x8_real_ap_vld_preg;
        end if; 
    end process;


    x8_real_blk_n_assign_proc : process(x8_real_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x8_real_blk_n <= x8_real_ap_vld;
        else 
            x8_real_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x8_real_in_sig_assign_proc : process(x8_real, x8_real_preg, x8_real_ap_vld)
    begin
        if ((x8_real_ap_vld = ap_const_logic_1)) then 
            x8_real_in_sig <= x8_real;
        else 
            x8_real_in_sig <= x8_real_preg;
        end if; 
    end process;


    x9_imag_ap_vld_in_sig_assign_proc : process(x9_imag_ap_vld, x9_imag_ap_vld_preg)
    begin
        if ((x9_imag_ap_vld = ap_const_logic_1)) then 
            x9_imag_ap_vld_in_sig <= x9_imag_ap_vld;
        else 
            x9_imag_ap_vld_in_sig <= x9_imag_ap_vld_preg;
        end if; 
    end process;


    x9_imag_blk_n_assign_proc : process(x9_imag_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x9_imag_blk_n <= x9_imag_ap_vld;
        else 
            x9_imag_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x9_imag_in_sig_assign_proc : process(x9_imag, x9_imag_preg, x9_imag_ap_vld)
    begin
        if ((x9_imag_ap_vld = ap_const_logic_1)) then 
            x9_imag_in_sig <= x9_imag;
        else 
            x9_imag_in_sig <= x9_imag_preg;
        end if; 
    end process;


    x9_real_ap_vld_in_sig_assign_proc : process(x9_real_ap_vld, x9_real_ap_vld_preg)
    begin
        if ((x9_real_ap_vld = ap_const_logic_1)) then 
            x9_real_ap_vld_in_sig <= x9_real_ap_vld;
        else 
            x9_real_ap_vld_in_sig <= x9_real_ap_vld_preg;
        end if; 
    end process;


    x9_real_blk_n_assign_proc : process(x9_real_ap_vld, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x9_real_blk_n <= x9_real_ap_vld;
        else 
            x9_real_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x9_real_in_sig_assign_proc : process(x9_real, x9_real_preg, x9_real_ap_vld)
    begin
        if ((x9_real_ap_vld = ap_const_logic_1)) then 
            x9_real_in_sig <= x9_real;
        else 
            x9_real_in_sig <= x9_real_preg;
        end if; 
    end process;

    xor_ln14_fu_1038_p2 <= (bitcast_ln14_fu_1035_p1 xor ap_const_lv32_80000000);
end behav;
