Info (10281): Verilog HDL Declaration information at projetoNiosQsys_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at projetoNiosQsys_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at projetoNiosQsys_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at projetoNiosQsys_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at projetoNiosQsys_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at projetoNiosQsys_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at projetoNiosQsys_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at projetoNiosQsys_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router.sv Line: 49
Warning (10037): Verilog HDL or VHDL warning at projetoNiosQsys_nios2_qsys_0.v(1812): conditional expression evaluates to a constant File: C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v Line: 1812
Warning (10037): Verilog HDL or VHDL warning at projetoNiosQsys_nios2_qsys_0.v(1814): conditional expression evaluates to a constant File: C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v Line: 1814
Warning (10037): Verilog HDL or VHDL warning at projetoNiosQsys_nios2_qsys_0.v(1972): conditional expression evaluates to a constant File: C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v Line: 1972
Warning (10037): Verilog HDL or VHDL warning at projetoNiosQsys_nios2_qsys_0.v(2802): conditional expression evaluates to a constant File: C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v Line: 2802
