// Seed: 3261270143
module module_0;
  wor id_1;
  always @(1 or id_1);
  assign id_1 = id_1;
  wire id_2;
  assign module_1.id_0 = 0;
  wire id_3;
  assign id_1 = 1'd0;
  always #1 id_2 = id_2;
  wire id_4;
  wire id_5 = id_2;
endmodule
module module_1 (
    input  wire  id_0,
    output uwire id_1,
    output tri0  id_2,
    input  tri1  id_3
);
  module_0 modCall_1 ();
  wire id_5, id_6;
  always_comb @(posedge id_5);
  assign id_2 = 1;
  tri0 id_7;
  id_8(
      id_7, 1
  );
endmodule
