// Begin auto-generated opcodes
  aarch32_op_INVALID,
  aarch32_op_ADCS_i_A1,
  aarch32_op_ADCS_r_A1,
  aarch32_op_ADCS_r_A1_RRX,
  aarch32_op_ADCS_rr_A1,
  aarch32_op_ADC_i_A1,
  aarch32_op_ADC_r_A1,
  aarch32_op_ADC_r_A1_RRX,
  aarch32_op_ADC_rr_A1,
  aarch32_op_ADDS_SP_i_A1,
  aarch32_op_ADDS_SP_r_A1,
  aarch32_op_ADDS_SP_r_A1_RRX,
  aarch32_op_ADDS_i_A1,
  aarch32_op_ADDS_r_A1,
  aarch32_op_ADDS_r_A1_RRX,
  aarch32_op_ADDS_rr_A1,
  aarch32_op_ADD_ADR_A1,
  aarch32_op_ADD_SP_i_A1,
  aarch32_op_ADD_SP_r_A1,
  aarch32_op_ADD_SP_r_A1_RRX,
  aarch32_op_ADD_i_A1,
  aarch32_op_ADD_r_A1,
  aarch32_op_ADD_r_A1_RRX,
  aarch32_op_ADD_rr_A1,
  aarch32_op_ADR_A1,
  aarch32_op_ADR_A2,
  aarch32_op_AESD_A1,
  aarch32_op_AESE_A1,
  aarch32_op_AESIMC_A1,
  aarch32_op_AESMC_A1,
  aarch32_op_ANDS_i_A1,
  aarch32_op_ANDS_r_A1,
  aarch32_op_ANDS_r_A1_RRX,
  aarch32_op_ANDS_rr_A1,
  aarch32_op_AND_i_A1,
  aarch32_op_AND_r_A1,
  aarch32_op_AND_r_A1_RRX,
  aarch32_op_AND_rr_A1,
  aarch32_op_ASRS_MOVS_r_A1,
  aarch32_op_ASRS_MOVS_rr_A1,
  aarch32_op_ASR_MOV_r_A1,
  aarch32_op_ASR_MOV_rr_A1,
  aarch32_op_BFC_A1,
  aarch32_op_BFI_A1,
  aarch32_op_BICS_i_A1,
  aarch32_op_BICS_r_A1,
  aarch32_op_BICS_r_A1_RRX,
  aarch32_op_BICS_rr_A1,
  aarch32_op_BIC_i_A1,
  aarch32_op_BIC_r_A1,
  aarch32_op_BIC_r_A1_RRX,
  aarch32_op_BIC_rr_A1,
  aarch32_op_BKPT_A1,
  aarch32_op_BLX_r_A1,
  aarch32_op_BL_i_A1,
  aarch32_op_BL_i_A2,
  aarch32_op_BXJ_A1,
  aarch32_op_BX_A1,
  aarch32_op_B_A1,
  aarch32_op_CLREX_A1,
  aarch32_op_CLZ_A1,
  aarch32_op_CMN_i_A1,
  aarch32_op_CMN_r_A1,
  aarch32_op_CMN_r_A1_RRX,
  aarch32_op_CMN_rr_A1,
  aarch32_op_CMP_i_A1,
  aarch32_op_CMP_r_A1,
  aarch32_op_CMP_r_A1_RRX,
  aarch32_op_CMP_rr_A1,
  aarch32_op_CPSID_A1_AS,
  aarch32_op_CPSID_A1_ASM,
  aarch32_op_CPSIE_A1_AS,
  aarch32_op_CPSIE_A1_ASM,
  aarch32_op_CPS_A1_AS,
  aarch32_op_CRC32B_A1,
  aarch32_op_CRC32CB_A1,
  aarch32_op_CRC32CH_A1,
  aarch32_op_CRC32CW_A1,
  aarch32_op_CRC32H_A1,
  aarch32_op_CRC32W_A1,
  aarch32_op_DBG_A1,
  aarch32_op_DMB_A1,
  aarch32_op_DSB_A1,
  aarch32_op_EORS_i_A1,
  aarch32_op_EORS_r_A1,
  aarch32_op_EORS_r_A1_RRX,
  aarch32_op_EORS_rr_A1,
  aarch32_op_EOR_i_A1,
  aarch32_op_EOR_r_A1,
  aarch32_op_EOR_r_A1_RRX,
  aarch32_op_EOR_rr_A1,
  aarch32_op_ERET_A1,
  aarch32_op_ESB_A1,
  aarch32_op_FLDMDBX_A1,
  aarch32_op_FLDMIAX_A1,
  aarch32_op_FSTMDBX_A1,
  aarch32_op_FSTMIAX_A1,
  aarch32_op_HLT_A1,
  aarch32_op_HVC_A1,
  aarch32_op_ISB_A1,
  aarch32_op_LDAB_A1,
  aarch32_op_LDAEXB_A1,
  aarch32_op_LDAEXD_A1,
  aarch32_op_LDAEXH_A1,
  aarch32_op_LDAEX_A1,
  aarch32_op_LDAH_A1,
  aarch32_op_LDA_A1,
  aarch32_op_LDC_i_A1_off,
  aarch32_op_LDC_i_A1_post,
  aarch32_op_LDC_i_A1_pre,
  aarch32_op_LDC_i_A1_unind,
  aarch32_op_LDC_l_A1,
  aarch32_op_LDMDA_A1,
  aarch32_op_LDMDB_A1,
  aarch32_op_LDMIB_A1,
  aarch32_op_LDM_A1,
  aarch32_op_LDM_e_A1_AS,
  aarch32_op_LDM_u_A1_AS,
  aarch32_op_LDRBT_A1,
  aarch32_op_LDRBT_A2,
  aarch32_op_LDRB_i_A1_off,
  aarch32_op_LDRB_i_A1_post,
  aarch32_op_LDRB_i_A1_pre,
  aarch32_op_LDRB_l_A1,
  aarch32_op_LDRB_r_A1_off,
  aarch32_op_LDRB_r_A1_post,
  aarch32_op_LDRB_r_A1_pre,
  aarch32_op_LDRD_i_A1_off,
  aarch32_op_LDRD_i_A1_post,
  aarch32_op_LDRD_i_A1_pre,
  aarch32_op_LDRD_l_A1,
  aarch32_op_LDRD_r_A1_off,
  aarch32_op_LDRD_r_A1_post,
  aarch32_op_LDRD_r_A1_pre,
  aarch32_op_LDREXB_A1,
  aarch32_op_LDREXD_A1,
  aarch32_op_LDREXH_A1,
  aarch32_op_LDREX_A1,
  aarch32_op_LDRHT_A1,
  aarch32_op_LDRHT_A2,
  aarch32_op_LDRH_i_A1_off,
  aarch32_op_LDRH_i_A1_post,
  aarch32_op_LDRH_i_A1_pre,
  aarch32_op_LDRH_l_A1,
  aarch32_op_LDRH_r_A1_off,
  aarch32_op_LDRH_r_A1_post,
  aarch32_op_LDRH_r_A1_pre,
  aarch32_op_LDRSBT_A1,
  aarch32_op_LDRSBT_A2,
  aarch32_op_LDRSB_i_A1_off,
  aarch32_op_LDRSB_i_A1_post,
  aarch32_op_LDRSB_i_A1_pre,
  aarch32_op_LDRSB_l_A1,
  aarch32_op_LDRSB_r_A1_off,
  aarch32_op_LDRSB_r_A1_post,
  aarch32_op_LDRSB_r_A1_pre,
  aarch32_op_LDRSHT_A1,
  aarch32_op_LDRSHT_A2,
  aarch32_op_LDRSH_i_A1_off,
  aarch32_op_LDRSH_i_A1_post,
  aarch32_op_LDRSH_i_A1_pre,
  aarch32_op_LDRSH_l_A1,
  aarch32_op_LDRSH_r_A1_off,
  aarch32_op_LDRSH_r_A1_post,
  aarch32_op_LDRSH_r_A1_pre,
  aarch32_op_LDRT_A1,
  aarch32_op_LDRT_A2,
  aarch32_op_LDR_i_A1_off,
  aarch32_op_LDR_i_A1_post,
  aarch32_op_LDR_i_A1_pre,
  aarch32_op_LDR_l_A1,
  aarch32_op_LDR_r_A1_off,
  aarch32_op_LDR_r_A1_post,
  aarch32_op_LDR_r_A1_pre,
  aarch32_op_LSLS_MOVS_r_A1,
  aarch32_op_LSLS_MOVS_rr_A1,
  aarch32_op_LSL_MOV_r_A1,
  aarch32_op_LSL_MOV_rr_A1,
  aarch32_op_LSRS_MOVS_r_A1,
  aarch32_op_LSRS_MOVS_rr_A1,
  aarch32_op_LSR_MOV_r_A1,
  aarch32_op_LSR_MOV_rr_A1,
  aarch32_op_MCRR_A1,
  aarch32_op_MCR_A1,
  aarch32_op_MLAS_A1,
  aarch32_op_MLA_A1,
  aarch32_op_MLS_A1,
  aarch32_op_MOVS_i_A1,
  aarch32_op_MOVS_r_A1,
  aarch32_op_MOVS_r_A1_RRX,
  aarch32_op_MOVS_rr_A1,
  aarch32_op_MOVT_A1,
  aarch32_op_MOV_i_A1,
  aarch32_op_MOV_i_A2,
  aarch32_op_MOV_r_A1,
  aarch32_op_MOV_r_A1_RRX,
  aarch32_op_MOV_rr_A1,
  aarch32_op_MRC_A1,
  aarch32_op_MRRC_A1,
  aarch32_op_MRS_A1_AS,
  aarch32_op_MRS_br_A1_AS,
  aarch32_op_MSR_br_A1_AS,
  aarch32_op_MSR_i_A1_AS,
  aarch32_op_MSR_r_A1_AS,
  aarch32_op_MULS_A1,
  aarch32_op_MUL_A1,
  aarch32_op_MVNS_i_A1,
  aarch32_op_MVNS_r_A1,
  aarch32_op_MVNS_r_A1_RRX,
  aarch32_op_MVNS_rr_A1,
  aarch32_op_MVN_i_A1,
  aarch32_op_MVN_r_A1,
  aarch32_op_MVN_r_A1_RRX,
  aarch32_op_MVN_rr_A1,
  aarch32_op_NOP_A1,
  aarch32_op_ORRS_i_A1,
  aarch32_op_ORRS_r_A1,
  aarch32_op_ORRS_r_A1_RRX,
  aarch32_op_ORRS_rr_A1,
  aarch32_op_ORR_i_A1,
  aarch32_op_ORR_r_A1,
  aarch32_op_ORR_r_A1_RRX,
  aarch32_op_ORR_rr_A1,
  aarch32_op_PKHBT_A1,
  aarch32_op_PKHTB_A1,
  aarch32_op_PLDW_i_A1,
  aarch32_op_PLDW_r_A1,
  aarch32_op_PLDW_r_A1_RRX,
  aarch32_op_PLD_i_A1,
  aarch32_op_PLD_l_A1,
  aarch32_op_PLD_r_A1,
  aarch32_op_PLD_r_A1_RRX,
  aarch32_op_PLI_i_A1,
  aarch32_op_PLI_r_A1,
  aarch32_op_PLI_r_A1_RRX,
  aarch32_op_POP_LDM_A1,
  aarch32_op_POP_LDR_i_A1_post,
  aarch32_op_PUSH_STMDB_A1,
  aarch32_op_PUSH_STR_i_A1_pre,
  aarch32_op_QADD16_A1,
  aarch32_op_QADD8_A1,
  aarch32_op_QADD_A1,
  aarch32_op_QASX_A1,
  aarch32_op_QDADD_A1,
  aarch32_op_QDSUB_A1,
  aarch32_op_QSAX_A1,
  aarch32_op_QSUB16_A1,
  aarch32_op_QSUB8_A1,
  aarch32_op_QSUB_A1,
  aarch32_op_RBIT_A1,
  aarch32_op_REV16_A1,
  aarch32_op_REVSH_A1,
  aarch32_op_REV_A1,
  aarch32_op_RFEDA_A1_AS,
  aarch32_op_RFEDB_A1_AS,
  aarch32_op_RFEIA_A1_AS,
  aarch32_op_RFEIB_A1_AS,
  aarch32_op_RORS_MOVS_r_A1,
  aarch32_op_RORS_MOVS_rr_A1,
  aarch32_op_ROR_MOV_r_A1,
  aarch32_op_ROR_MOV_rr_A1,
  aarch32_op_RRXS_MOVS_r_A1_RRX,
  aarch32_op_RRX_MOV_r_A1_RRX,
  aarch32_op_RSBS_i_A1,
  aarch32_op_RSBS_r_A1,
  aarch32_op_RSBS_r_A1_RRX,
  aarch32_op_RSBS_rr_A1,
  aarch32_op_RSB_i_A1,
  aarch32_op_RSB_r_A1,
  aarch32_op_RSB_r_A1_RRX,
  aarch32_op_RSB_rr_A1,
  aarch32_op_RSCS_i_A1,
  aarch32_op_RSCS_r_A1,
  aarch32_op_RSCS_r_A1_RRX,
  aarch32_op_RSCS_rr_A1,
  aarch32_op_RSC_i_A1,
  aarch32_op_RSC_r_A1,
  aarch32_op_RSC_r_A1_RRX,
  aarch32_op_RSC_rr_A1,
  aarch32_op_SADD16_A1,
  aarch32_op_SADD8_A1,
  aarch32_op_SASX_A1,
  aarch32_op_SBCS_i_A1,
  aarch32_op_SBCS_r_A1,
  aarch32_op_SBCS_r_A1_RRX,
  aarch32_op_SBCS_rr_A1,
  aarch32_op_SBC_i_A1,
  aarch32_op_SBC_r_A1,
  aarch32_op_SBC_r_A1_RRX,
  aarch32_op_SBC_rr_A1,
  aarch32_op_SBFX_A1,
  aarch32_op_SDIV_A1,
  aarch32_op_SEL_A1,
  aarch32_op_SETEND_A1,
  aarch32_op_SETPAN_A1,
  aarch32_op_SEVL_A1,
  aarch32_op_SEV_A1,
  aarch32_op_SHA1C_A1,
  aarch32_op_SHA1H_A1,
  aarch32_op_SHA1M_A1,
  aarch32_op_SHA1P_A1,
  aarch32_op_SHA1SU0_A1,
  aarch32_op_SHA1SU1_A1,
  aarch32_op_SHA256H2_A1,
  aarch32_op_SHA256H_A1,
  aarch32_op_SHA256SU0_A1,
  aarch32_op_SHA256SU1_A1,
  aarch32_op_SHADD16_A1,
  aarch32_op_SHADD8_A1,
  aarch32_op_SHASX_A1,
  aarch32_op_SHSAX_A1,
  aarch32_op_SHSUB16_A1,
  aarch32_op_SHSUB8_A1,
  aarch32_op_SMC_A1_AS,
  aarch32_op_SMLABB_A1,
  aarch32_op_SMLABT_A1,
  aarch32_op_SMLADX_A1,
  aarch32_op_SMLAD_A1,
  aarch32_op_SMLALBB_A1,
  aarch32_op_SMLALBT_A1,
  aarch32_op_SMLALDX_A1,
  aarch32_op_SMLALD_A1,
  aarch32_op_SMLALS_A1,
  aarch32_op_SMLALTB_A1,
  aarch32_op_SMLALTT_A1,
  aarch32_op_SMLAL_A1,
  aarch32_op_SMLATB_A1,
  aarch32_op_SMLATT_A1,
  aarch32_op_SMLAWB_A1,
  aarch32_op_SMLAWT_A1,
  aarch32_op_SMLSDX_A1,
  aarch32_op_SMLSD_A1,
  aarch32_op_SMLSLDX_A1,
  aarch32_op_SMLSLD_A1,
  aarch32_op_SMMLAR_A1,
  aarch32_op_SMMLA_A1,
  aarch32_op_SMMLSR_A1,
  aarch32_op_SMMLS_A1,
  aarch32_op_SMMULR_A1,
  aarch32_op_SMMUL_A1,
  aarch32_op_SMUADX_A1,
  aarch32_op_SMUAD_A1,
  aarch32_op_SMULBB_A1,
  aarch32_op_SMULBT_A1,
  aarch32_op_SMULLS_A1,
  aarch32_op_SMULL_A1,
  aarch32_op_SMULTB_A1,
  aarch32_op_SMULTT_A1,
  aarch32_op_SMULWB_A1,
  aarch32_op_SMULWT_A1,
  aarch32_op_SMUSDX_A1,
  aarch32_op_SMUSD_A1,
  aarch32_op_SRSDA_A1_AS,
  aarch32_op_SRSDB_A1_AS,
  aarch32_op_SRSIA_A1_AS,
  aarch32_op_SRSIB_A1_AS,
  aarch32_op_SSAT16_A1,
  aarch32_op_SSAT_A1_ASR,
  aarch32_op_SSAT_A1_LSL,
  aarch32_op_SSAX_A1,
  aarch32_op_SSUB16_A1,
  aarch32_op_SSUB8_A1,
  aarch32_op_STC_A1_off,
  aarch32_op_STC_A1_post,
  aarch32_op_STC_A1_pre,
  aarch32_op_STC_A1_unind,
  aarch32_op_STLB_A1,
  aarch32_op_STLEXB_A1,
  aarch32_op_STLEXD_A1,
  aarch32_op_STLEXH_A1,
  aarch32_op_STLEX_A1,
  aarch32_op_STLH_A1,
  aarch32_op_STL_A1,
  aarch32_op_STMDA_A1,
  aarch32_op_STMDB_A1,
  aarch32_op_STMIB_A1,
  aarch32_op_STM_A1,
  aarch32_op_STM_u_A1_AS,
  aarch32_op_STRBT_A1,
  aarch32_op_STRBT_A2,
  aarch32_op_STRB_i_A1_off,
  aarch32_op_STRB_i_A1_post,
  aarch32_op_STRB_i_A1_pre,
  aarch32_op_STRB_r_A1_off,
  aarch32_op_STRB_r_A1_post,
  aarch32_op_STRB_r_A1_pre,
  aarch32_op_STRD_i_A1_off,
  aarch32_op_STRD_i_A1_post,
  aarch32_op_STRD_i_A1_pre,
  aarch32_op_STRD_r_A1_off,
  aarch32_op_STRD_r_A1_post,
  aarch32_op_STRD_r_A1_pre,
  aarch32_op_STREXB_A1,
  aarch32_op_STREXD_A1,
  aarch32_op_STREXH_A1,
  aarch32_op_STREX_A1,
  aarch32_op_STRHT_A1,
  aarch32_op_STRHT_A2,
  aarch32_op_STRH_i_A1_off,
  aarch32_op_STRH_i_A1_post,
  aarch32_op_STRH_i_A1_pre,
  aarch32_op_STRH_r_A1_off,
  aarch32_op_STRH_r_A1_post,
  aarch32_op_STRH_r_A1_pre,
  aarch32_op_STRT_A1,
  aarch32_op_STRT_A2,
  aarch32_op_STR_i_A1_off,
  aarch32_op_STR_i_A1_post,
  aarch32_op_STR_i_A1_pre,
  aarch32_op_STR_r_A1_off,
  aarch32_op_STR_r_A1_post,
  aarch32_op_STR_r_A1_pre,
  aarch32_op_SUBS_SP_i_A1,
  aarch32_op_SUBS_SP_r_A1,
  aarch32_op_SUBS_SP_r_A1_RRX,
  aarch32_op_SUBS_i_A1,
  aarch32_op_SUBS_r_A1,
  aarch32_op_SUBS_r_A1_RRX,
  aarch32_op_SUBS_rr_A1,
  aarch32_op_SUB_ADR_A2,
  aarch32_op_SUB_SP_i_A1,
  aarch32_op_SUB_SP_r_A1,
  aarch32_op_SUB_SP_r_A1_RRX,
  aarch32_op_SUB_i_A1,
  aarch32_op_SUB_r_A1,
  aarch32_op_SUB_r_A1_RRX,
  aarch32_op_SUB_rr_A1,
  aarch32_op_SVC_A1,
  aarch32_op_SXTAB16_A1,
  aarch32_op_SXTAB_A1,
  aarch32_op_SXTAH_A1,
  aarch32_op_SXTB16_A1,
  aarch32_op_SXTB_A1,
  aarch32_op_SXTH_A1,
  aarch32_op_TEQ_i_A1,
  aarch32_op_TEQ_r_A1,
  aarch32_op_TEQ_r_A1_RRX,
  aarch32_op_TEQ_rr_A1,
  aarch32_op_TST_i_A1,
  aarch32_op_TST_r_A1,
  aarch32_op_TST_r_A1_RRX,
  aarch32_op_TST_rr_A1,
  aarch32_op_UADD16_A1,
  aarch32_op_UADD8_A1,
  aarch32_op_UASX_A1,
  aarch32_op_UBFX_A1,
  aarch32_op_UDF_A1,
  aarch32_op_UDIV_A1,
  aarch32_op_UHADD16_A1,
  aarch32_op_UHADD8_A1,
  aarch32_op_UHASX_A1,
  aarch32_op_UHSAX_A1,
  aarch32_op_UHSUB16_A1,
  aarch32_op_UHSUB8_A1,
  aarch32_op_UMAAL_A1,
  aarch32_op_UMLALS_A1,
  aarch32_op_UMLAL_A1,
  aarch32_op_UMULLS_A1,
  aarch32_op_UMULL_A1,
  aarch32_op_UQADD16_A1,
  aarch32_op_UQADD8_A1,
  aarch32_op_UQASX_A1,
  aarch32_op_UQSAX_A1,
  aarch32_op_UQSUB16_A1,
  aarch32_op_UQSUB8_A1,
  aarch32_op_USAD8_A1,
  aarch32_op_USADA8_A1,
  aarch32_op_USAT16_A1,
  aarch32_op_USAT_A1_ASR,
  aarch32_op_USAT_A1_LSL,
  aarch32_op_USAX_A1,
  aarch32_op_USUB16_A1,
  aarch32_op_USUB8_A1,
  aarch32_op_UXTAB16_A1,
  aarch32_op_UXTAB_A1,
  aarch32_op_UXTAH_A1,
  aarch32_op_UXTB16_A1,
  aarch32_op_UXTB_A1,
  aarch32_op_UXTH_A1,
  aarch32_op_VABAL_A1,
  aarch32_op_VABA_A1_D,
  aarch32_op_VABA_A1_Q,
  aarch32_op_VABDL_i_A1,
  aarch32_op_VABD_f_A1_D,
  aarch32_op_VABD_f_A1_Q,
  aarch32_op_VABD_i_A1_D,
  aarch32_op_VABD_i_A1_Q,
  aarch32_op_VABS_A1_D,
  aarch32_op_VABS_A1_Q,
  aarch32_op_VABS_A2_D,
  aarch32_op_VABS_A2_H,
  aarch32_op_VABS_A2_S,
  aarch32_op_VACGE_A1_D,
  aarch32_op_VACGE_A1_Q,
  aarch32_op_VACGT_A1_D,
  aarch32_op_VACGT_A1_Q,
  aarch32_op_VACLE_VACGE_A1_D,
  aarch32_op_VACLE_VACGE_A1_Q,
  aarch32_op_VACLT_VACGT_A1_D,
  aarch32_op_VACLT_VACGT_A1_Q,
  aarch32_op_VADDHN_A1,
  aarch32_op_VADDL_A1,
  aarch32_op_VADDW_A1,
  aarch32_op_VADD_f_A1_D,
  aarch32_op_VADD_f_A1_Q,
  aarch32_op_VADD_f_A2_D,
  aarch32_op_VADD_f_A2_H,
  aarch32_op_VADD_f_A2_S,
  aarch32_op_VADD_i_A1_D,
  aarch32_op_VADD_i_A1_Q,
  aarch32_op_VAND_VBIC_i_A1_D,
  aarch32_op_VAND_VBIC_i_A1_Q,
  aarch32_op_VAND_VBIC_i_A2_D,
  aarch32_op_VAND_VBIC_i_A2_Q,
  aarch32_op_VAND_r_A1_D,
  aarch32_op_VAND_r_A1_Q,
  aarch32_op_VBIC_i_A1_D,
  aarch32_op_VBIC_i_A1_Q,
  aarch32_op_VBIC_i_A2_D,
  aarch32_op_VBIC_i_A2_Q,
  aarch32_op_VBIC_r_A1_D,
  aarch32_op_VBIC_r_A1_Q,
  aarch32_op_VBIF_A1_D,
  aarch32_op_VBIF_A1_Q,
  aarch32_op_VBIT_A1_D,
  aarch32_op_VBIT_A1_Q,
  aarch32_op_VBSL_A1_D,
  aarch32_op_VBSL_A1_Q,
  aarch32_op_VCEQ_i_A1_D,
  aarch32_op_VCEQ_i_A1_Q,
  aarch32_op_VCEQ_r_A1_D,
  aarch32_op_VCEQ_r_A1_Q,
  aarch32_op_VCEQ_r_A2_D,
  aarch32_op_VCEQ_r_A2_Q,
  aarch32_op_VCGE_i_A1_D,
  aarch32_op_VCGE_i_A1_Q,
  aarch32_op_VCGE_r_A1_D,
  aarch32_op_VCGE_r_A1_Q,
  aarch32_op_VCGE_r_A2_D,
  aarch32_op_VCGE_r_A2_Q,
  aarch32_op_VCGT_i_A1_D,
  aarch32_op_VCGT_i_A1_Q,
  aarch32_op_VCGT_r_A1_D,
  aarch32_op_VCGT_r_A1_Q,
  aarch32_op_VCGT_r_A2_D,
  aarch32_op_VCGT_r_A2_Q,
  aarch32_op_VCLE_VCGE_r_A1_D,
  aarch32_op_VCLE_VCGE_r_A1_Q,
  aarch32_op_VCLE_VCGE_r_A2_D,
  aarch32_op_VCLE_VCGE_r_A2_Q,
  aarch32_op_VCLE_i_A1_D,
  aarch32_op_VCLE_i_A1_Q,
  aarch32_op_VCLS_A1_D,
  aarch32_op_VCLS_A1_Q,
  aarch32_op_VCLT_VCGT_r_A1_D,
  aarch32_op_VCLT_VCGT_r_A1_Q,
  aarch32_op_VCLT_VCGT_r_A2_D,
  aarch32_op_VCLT_VCGT_r_A2_Q,
  aarch32_op_VCLT_i_A1_D,
  aarch32_op_VCLT_i_A1_Q,
  aarch32_op_VCLZ_A1_D,
  aarch32_op_VCLZ_A1_Q,
  aarch32_op_VCMPE_A1_D,
  aarch32_op_VCMPE_A1_H,
  aarch32_op_VCMPE_A1_S,
  aarch32_op_VCMPE_A2_D,
  aarch32_op_VCMPE_A2_H,
  aarch32_op_VCMPE_A2_S,
  aarch32_op_VCMP_A1_D,
  aarch32_op_VCMP_A1_H,
  aarch32_op_VCMP_A1_S,
  aarch32_op_VCMP_A2_D,
  aarch32_op_VCMP_A2_H,
  aarch32_op_VCMP_A2_S,
  aarch32_op_VCNT_A1_D,
  aarch32_op_VCNT_A1_Q,
  aarch32_op_VCVTA_asimd_A1_D,
  aarch32_op_VCVTA_asimd_A1_Q,
  aarch32_op_VCVTA_vfp_A1_D,
  aarch32_op_VCVTA_vfp_A1_H,
  aarch32_op_VCVTA_vfp_A1_S,
  aarch32_op_VCVTB_A1_DH,
  aarch32_op_VCVTB_A1_HD,
  aarch32_op_VCVTB_A1_HS,
  aarch32_op_VCVTB_A1_SH,
  aarch32_op_VCVTM_asimd_A1_D,
  aarch32_op_VCVTM_asimd_A1_Q,
  aarch32_op_VCVTM_vfp_A1_D,
  aarch32_op_VCVTM_vfp_A1_H,
  aarch32_op_VCVTM_vfp_A1_S,
  aarch32_op_VCVTN_asimd_A1_D,
  aarch32_op_VCVTN_asimd_A1_Q,
  aarch32_op_VCVTN_vfp_A1_D,
  aarch32_op_VCVTN_vfp_A1_H,
  aarch32_op_VCVTN_vfp_A1_S,
  aarch32_op_VCVTP_asimd_A1_D,
  aarch32_op_VCVTP_asimd_A1_Q,
  aarch32_op_VCVTP_vfp_A1_D,
  aarch32_op_VCVTP_vfp_A1_H,
  aarch32_op_VCVTP_vfp_A1_S,
  aarch32_op_VCVTR_siv_A1_D,
  aarch32_op_VCVTR_siv_A1_H,
  aarch32_op_VCVTR_siv_A1_S,
  aarch32_op_VCVTR_uiv_A1_D,
  aarch32_op_VCVTR_uiv_A1_H,
  aarch32_op_VCVTR_uiv_A1_S,
  aarch32_op_VCVTT_A1_DH,
  aarch32_op_VCVTT_A1_HD,
  aarch32_op_VCVTT_A1_HS,
  aarch32_op_VCVTT_A1_SH,
  aarch32_op_VCVT_ds_A1,
  aarch32_op_VCVT_hs_A1,
  aarch32_op_VCVT_is_A1_D,
  aarch32_op_VCVT_is_A1_Q,
  aarch32_op_VCVT_sd_A1,
  aarch32_op_VCVT_sh_A1,
  aarch32_op_VCVT_siv_A1_D,
  aarch32_op_VCVT_siv_A1_H,
  aarch32_op_VCVT_siv_A1_S,
  aarch32_op_VCVT_toxv_A1_D,
  aarch32_op_VCVT_toxv_A1_H,
  aarch32_op_VCVT_toxv_A1_S,
  aarch32_op_VCVT_uiv_A1_D,
  aarch32_op_VCVT_uiv_A1_H,
  aarch32_op_VCVT_uiv_A1_S,
  aarch32_op_VCVT_vi_A1_D,
  aarch32_op_VCVT_vi_A1_H,
  aarch32_op_VCVT_vi_A1_S,
  aarch32_op_VCVT_xs_A1_D,
  aarch32_op_VCVT_xs_A1_Q,
  aarch32_op_VCVT_xv_A1_D,
  aarch32_op_VCVT_xv_A1_H,
  aarch32_op_VCVT_xv_A1_S,
  aarch32_op_VDIV_A1_D,
  aarch32_op_VDIV_A1_H,
  aarch32_op_VDIV_A1_S,
  aarch32_op_VDUP_r_A1,
  aarch32_op_VDUP_s_A1_D,
  aarch32_op_VDUP_s_A1_Q,
  aarch32_op_VEOR_A1_D,
  aarch32_op_VEOR_A1_Q,
  aarch32_op_VEXT_A1_D,
  aarch32_op_VEXT_A1_Q,
  aarch32_op_VEXT_VEXT_A1_D,
  aarch32_op_VEXT_VEXT_A1_Q,
  aarch32_op_VFMA_A1_D,
  aarch32_op_VFMA_A1_Q,
  aarch32_op_VFMA_A2_D,
  aarch32_op_VFMA_A2_H,
  aarch32_op_VFMA_A2_S,
  aarch32_op_VFMS_A1_D,
  aarch32_op_VFMS_A1_Q,
  aarch32_op_VFMS_A2_D,
  aarch32_op_VFMS_A2_H,
  aarch32_op_VFMS_A2_S,
  aarch32_op_VFNMA_A1_D,
  aarch32_op_VFNMA_A1_H,
  aarch32_op_VFNMA_A1_S,
  aarch32_op_VFNMS_A1_D,
  aarch32_op_VFNMS_A1_H,
  aarch32_op_VFNMS_A1_S,
  aarch32_op_VHADD_A1_D,
  aarch32_op_VHADD_A1_Q,
  aarch32_op_VHSUB_A1_D,
  aarch32_op_VHSUB_A1_Q,
  aarch32_op_VINS_A1,
  aarch32_op_VLD1_1_A1_nowb,
  aarch32_op_VLD1_1_A1_posti,
  aarch32_op_VLD1_1_A1_postr,
  aarch32_op_VLD1_1_A2_nowb,
  aarch32_op_VLD1_1_A2_posti,
  aarch32_op_VLD1_1_A2_postr,
  aarch32_op_VLD1_1_A3_nowb,
  aarch32_op_VLD1_1_A3_posti,
  aarch32_op_VLD1_1_A3_postr,
  aarch32_op_VLD1_a_A1_nowb,
  aarch32_op_VLD1_a_A1_posti,
  aarch32_op_VLD1_a_A1_postr,
  aarch32_op_VLD1_m_A1_nowb,
  aarch32_op_VLD1_m_A1_posti,
  aarch32_op_VLD1_m_A1_postr,
  aarch32_op_VLD1_m_A2_nowb,
  aarch32_op_VLD1_m_A2_posti,
  aarch32_op_VLD1_m_A2_postr,
  aarch32_op_VLD1_m_A3_nowb,
  aarch32_op_VLD1_m_A3_posti,
  aarch32_op_VLD1_m_A3_postr,
  aarch32_op_VLD1_m_A4_nowb,
  aarch32_op_VLD1_m_A4_posti,
  aarch32_op_VLD1_m_A4_postr,
  aarch32_op_VLD2_1_A1_nowb,
  aarch32_op_VLD2_1_A1_posti,
  aarch32_op_VLD2_1_A1_postr,
  aarch32_op_VLD2_1_A2_nowb,
  aarch32_op_VLD2_1_A2_posti,
  aarch32_op_VLD2_1_A2_postr,
  aarch32_op_VLD2_1_A3_nowb,
  aarch32_op_VLD2_1_A3_posti,
  aarch32_op_VLD2_1_A3_postr,
  aarch32_op_VLD2_a_A1_nowb,
  aarch32_op_VLD2_a_A1_posti,
  aarch32_op_VLD2_a_A1_postr,
  aarch32_op_VLD2_m_A1_nowb,
  aarch32_op_VLD2_m_A1_posti,
  aarch32_op_VLD2_m_A1_postr,
  aarch32_op_VLD2_m_A2_nowb,
  aarch32_op_VLD2_m_A2_posti,
  aarch32_op_VLD2_m_A2_postr,
  aarch32_op_VLD3_1_A1_nowb,
  aarch32_op_VLD3_1_A1_posti,
  aarch32_op_VLD3_1_A1_postr,
  aarch32_op_VLD3_1_A2_nowb,
  aarch32_op_VLD3_1_A2_posti,
  aarch32_op_VLD3_1_A2_postr,
  aarch32_op_VLD3_1_A3_nowb,
  aarch32_op_VLD3_1_A3_posti,
  aarch32_op_VLD3_1_A3_postr,
  aarch32_op_VLD3_a_A1_nowb,
  aarch32_op_VLD3_a_A1_posti,
  aarch32_op_VLD3_a_A1_postr,
  aarch32_op_VLD3_m_A1_nowb,
  aarch32_op_VLD3_m_A1_posti,
  aarch32_op_VLD3_m_A1_postr,
  aarch32_op_VLD4_1_A1_nowb,
  aarch32_op_VLD4_1_A1_posti,
  aarch32_op_VLD4_1_A1_postr,
  aarch32_op_VLD4_1_A2_nowb,
  aarch32_op_VLD4_1_A2_posti,
  aarch32_op_VLD4_1_A2_postr,
  aarch32_op_VLD4_1_A3_nowb,
  aarch32_op_VLD4_1_A3_posti,
  aarch32_op_VLD4_1_A3_postr,
  aarch32_op_VLD4_a_A1_nowb,
  aarch32_op_VLD4_a_A1_posti,
  aarch32_op_VLD4_a_A1_postr,
  aarch32_op_VLD4_m_A1_nowb,
  aarch32_op_VLD4_m_A1_posti,
  aarch32_op_VLD4_m_A1_postr,
  aarch32_op_VLDMDB_A1,
  aarch32_op_VLDMDB_A2,
  aarch32_op_VLDM_A1,
  aarch32_op_VLDM_A2,
  aarch32_op_VLDR_A1_D,
  aarch32_op_VLDR_A1_H,
  aarch32_op_VLDR_A1_S,
  aarch32_op_VLDR_l_A1_D,
  aarch32_op_VLDR_l_A1_H,
  aarch32_op_VLDR_l_A1_S,
  aarch32_op_VMAXNM_A1_D,
  aarch32_op_VMAXNM_A1_Q,
  aarch32_op_VMAXNM_A2_D,
  aarch32_op_VMAXNM_A2_H,
  aarch32_op_VMAXNM_A2_S,
  aarch32_op_VMAX_f_A1_D,
  aarch32_op_VMAX_f_A1_Q,
  aarch32_op_VMAX_i_A1_D,
  aarch32_op_VMAX_i_A1_Q,
  aarch32_op_VMINNM_A1_D,
  aarch32_op_VMINNM_A1_Q,
  aarch32_op_VMINNM_A2_D,
  aarch32_op_VMINNM_A2_H,
  aarch32_op_VMINNM_A2_S,
  aarch32_op_VMIN_f_A1_D,
  aarch32_op_VMIN_f_A1_Q,
  aarch32_op_VMIN_i_A1_D,
  aarch32_op_VMIN_i_A1_Q,
  aarch32_op_VMLAL_i_A1,
  aarch32_op_VMLAL_s_A1,
  aarch32_op_VMLA_f_A1_D,
  aarch32_op_VMLA_f_A1_Q,
  aarch32_op_VMLA_f_A2_D,
  aarch32_op_VMLA_f_A2_H,
  aarch32_op_VMLA_f_A2_S,
  aarch32_op_VMLA_i_A1_D,
  aarch32_op_VMLA_i_A1_Q,
  aarch32_op_VMLA_s_A1_D,
  aarch32_op_VMLA_s_A1_Q,
  aarch32_op_VMLSL_i_A1,
  aarch32_op_VMLSL_s_A1,
  aarch32_op_VMLS_f_A1_D,
  aarch32_op_VMLS_f_A1_Q,
  aarch32_op_VMLS_f_A2_D,
  aarch32_op_VMLS_f_A2_H,
  aarch32_op_VMLS_f_A2_S,
  aarch32_op_VMLS_i_A1_D,
  aarch32_op_VMLS_i_A1_Q,
  aarch32_op_VMLS_s_A1_D,
  aarch32_op_VMLS_s_A1_Q,
  aarch32_op_VMOVL_A1,
  aarch32_op_VMOVN_A1,
  aarch32_op_VMOVX_A1,
  aarch32_op_VMOV_VORR_r_A1_D,
  aarch32_op_VMOV_VORR_r_A1_Q,
  aarch32_op_VMOV_d_A1,
  aarch32_op_VMOV_h_A1,
  aarch32_op_VMOV_i_A1_D,
  aarch32_op_VMOV_i_A1_Q,
  aarch32_op_VMOV_i_A2_D,
  aarch32_op_VMOV_i_A2_H,
  aarch32_op_VMOV_i_A2_S,
  aarch32_op_VMOV_i_A3_D,
  aarch32_op_VMOV_i_A3_Q,
  aarch32_op_VMOV_i_A4_D,
  aarch32_op_VMOV_i_A4_Q,
  aarch32_op_VMOV_i_A5_D,
  aarch32_op_VMOV_i_A5_Q,
  aarch32_op_VMOV_r_A2_D,
  aarch32_op_VMOV_r_A2_S,
  aarch32_op_VMOV_rs_A1,
  aarch32_op_VMOV_s_A1,
  aarch32_op_VMOV_sr_A1,
  aarch32_op_VMOV_ss_A1,
  aarch32_op_VMOV_tod_A1,
  aarch32_op_VMOV_toh_A1,
  aarch32_op_VMOV_tos_A1,
  aarch32_op_VMOV_toss_A1,
  aarch32_op_VMRS_A1_AS,
  aarch32_op_VMSR_A1_AS,
  aarch32_op_VMULL_i_A1,
  aarch32_op_VMULL_s_A1,
  aarch32_op_VMUL_f_A1_D,
  aarch32_op_VMUL_f_A1_Q,
  aarch32_op_VMUL_f_A2_D,
  aarch32_op_VMUL_f_A2_H,
  aarch32_op_VMUL_f_A2_S,
  aarch32_op_VMUL_i_A1_D,
  aarch32_op_VMUL_i_A1_Q,
  aarch32_op_VMUL_s_A1_D,
  aarch32_op_VMUL_s_A1_Q,
  aarch32_op_VMVN_i_A1_D,
  aarch32_op_VMVN_i_A1_Q,
  aarch32_op_VMVN_i_A2_D,
  aarch32_op_VMVN_i_A2_Q,
  aarch32_op_VMVN_i_A3_D,
  aarch32_op_VMVN_i_A3_Q,
  aarch32_op_VMVN_r_A1_D,
  aarch32_op_VMVN_r_A1_Q,
  aarch32_op_VNEG_A1_D,
  aarch32_op_VNEG_A1_Q,
  aarch32_op_VNEG_A2_D,
  aarch32_op_VNEG_A2_H,
  aarch32_op_VNEG_A2_S,
  aarch32_op_VNMLA_A1_D,
  aarch32_op_VNMLA_A1_H,
  aarch32_op_VNMLA_A1_S,
  aarch32_op_VNMLS_A1_D,
  aarch32_op_VNMLS_A1_H,
  aarch32_op_VNMLS_A1_S,
  aarch32_op_VNMUL_A1_D,
  aarch32_op_VNMUL_A1_H,
  aarch32_op_VNMUL_A1_S,
  aarch32_op_VORN_VORR_i_A1_D,
  aarch32_op_VORN_VORR_i_A1_Q,
  aarch32_op_VORN_VORR_i_A2_D,
  aarch32_op_VORN_VORR_i_A2_Q,
  aarch32_op_VORN_r_A1_D,
  aarch32_op_VORN_r_A1_Q,
  aarch32_op_VORR_i_A1_D,
  aarch32_op_VORR_i_A1_Q,
  aarch32_op_VORR_i_A2_D,
  aarch32_op_VORR_i_A2_Q,
  aarch32_op_VORR_r_A1_D,
  aarch32_op_VORR_r_A1_Q,
  aarch32_op_VPADAL_A1_D,
  aarch32_op_VPADAL_A1_Q,
  aarch32_op_VPADDL_A1_D,
  aarch32_op_VPADDL_A1_Q,
  aarch32_op_VPADD_f_A1,
  aarch32_op_VPADD_i_A1,
  aarch32_op_VPMAX_f_A1,
  aarch32_op_VPMAX_i_A1,
  aarch32_op_VPMIN_f_A1,
  aarch32_op_VPMIN_i_A1,
  aarch32_op_VPOP_VLDM_A1,
  aarch32_op_VPOP_VLDM_A2,
  aarch32_op_VPUSH_VSTMDB_A1,
  aarch32_op_VPUSH_VSTMDB_A2,
  aarch32_op_VQABS_A1_D,
  aarch32_op_VQABS_A1_Q,
  aarch32_op_VQADD_A1_D,
  aarch32_op_VQADD_A1_Q,
  aarch32_op_VQDMLAL_A1,
  aarch32_op_VQDMLAL_A2,
  aarch32_op_VQDMLSL_A1,
  aarch32_op_VQDMLSL_A2,
  aarch32_op_VQDMULH_A1_D,
  aarch32_op_VQDMULH_A1_Q,
  aarch32_op_VQDMULH_A2_D,
  aarch32_op_VQDMULH_A2_Q,
  aarch32_op_VQDMULL_A1,
  aarch32_op_VQDMULL_A2,
  aarch32_op_VQMOVN_A1,
  aarch32_op_VQMOVUN_A1,
  aarch32_op_VQNEG_A1_D,
  aarch32_op_VQNEG_A1_Q,
  aarch32_op_VQRDMLAH_A1_D,
  aarch32_op_VQRDMLAH_A1_Q,
  aarch32_op_VQRDMLAH_A2_D,
  aarch32_op_VQRDMLAH_A2_Q,
  aarch32_op_VQRDMLSH_A1_D,
  aarch32_op_VQRDMLSH_A1_Q,
  aarch32_op_VQRDMLSH_A2_D,
  aarch32_op_VQRDMLSH_A2_Q,
  aarch32_op_VQRDMULH_A1_D,
  aarch32_op_VQRDMULH_A1_Q,
  aarch32_op_VQRDMULH_A2_D,
  aarch32_op_VQRDMULH_A2_Q,
  aarch32_op_VQRSHL_A1_D,
  aarch32_op_VQRSHL_A1_Q,
  aarch32_op_VQRSHRN_A1,
  aarch32_op_VQRSHRN_VQMOVN_A1,
  aarch32_op_VQRSHRUN_A1,
  aarch32_op_VQRSHRUN_VQMOVUN_A1,
  aarch32_op_VQSHLU_i_A1_D,
  aarch32_op_VQSHLU_i_A1_Q,
  aarch32_op_VQSHL_i_A1_D,
  aarch32_op_VQSHL_i_A1_Q,
  aarch32_op_VQSHL_r_A1_D,
  aarch32_op_VQSHL_r_A1_Q,
  aarch32_op_VQSHRN_A1,
  aarch32_op_VQSHRN_VQMOVN_A1,
  aarch32_op_VQSHRUN_A1,
  aarch32_op_VQSHRUN_VQMOVUN_A1,
  aarch32_op_VQSUB_A1_D,
  aarch32_op_VQSUB_A1_Q,
  aarch32_op_VRADDHN_A1,
  aarch32_op_VRECPE_A1_D,
  aarch32_op_VRECPE_A1_Q,
  aarch32_op_VRECPS_A1_D,
  aarch32_op_VRECPS_A1_Q,
  aarch32_op_VREV16_A1_D,
  aarch32_op_VREV16_A1_Q,
  aarch32_op_VREV32_A1_D,
  aarch32_op_VREV32_A1_Q,
  aarch32_op_VREV64_A1_D,
  aarch32_op_VREV64_A1_Q,
  aarch32_op_VRHADD_A1_D,
  aarch32_op_VRHADD_A1_Q,
  aarch32_op_VRINTA_asimd_A1_D,
  aarch32_op_VRINTA_asimd_A1_Q,
  aarch32_op_VRINTA_vfp_A1_D,
  aarch32_op_VRINTA_vfp_A1_H,
  aarch32_op_VRINTA_vfp_A1_S,
  aarch32_op_VRINTM_asimd_A1_D,
  aarch32_op_VRINTM_asimd_A1_Q,
  aarch32_op_VRINTM_vfp_A1_D,
  aarch32_op_VRINTM_vfp_A1_H,
  aarch32_op_VRINTM_vfp_A1_S,
  aarch32_op_VRINTN_asimd_A1_D,
  aarch32_op_VRINTN_asimd_A1_Q,
  aarch32_op_VRINTN_vfp_A1_D,
  aarch32_op_VRINTN_vfp_A1_H,
  aarch32_op_VRINTN_vfp_A1_S,
  aarch32_op_VRINTP_asimd_A1_D,
  aarch32_op_VRINTP_asimd_A1_Q,
  aarch32_op_VRINTP_vfp_A1_D,
  aarch32_op_VRINTP_vfp_A1_H,
  aarch32_op_VRINTP_vfp_A1_S,
  aarch32_op_VRINTR_vfp_A1_D,
  aarch32_op_VRINTR_vfp_A1_H,
  aarch32_op_VRINTR_vfp_A1_S,
  aarch32_op_VRINTX_asimd_A1_D,
  aarch32_op_VRINTX_asimd_A1_Q,
  aarch32_op_VRINTX_vfp_A1_D,
  aarch32_op_VRINTX_vfp_A1_H,
  aarch32_op_VRINTX_vfp_A1_S,
  aarch32_op_VRINTZ_asimd_A1_D,
  aarch32_op_VRINTZ_asimd_A1_Q,
  aarch32_op_VRINTZ_vfp_A1_D,
  aarch32_op_VRINTZ_vfp_A1_H,
  aarch32_op_VRINTZ_vfp_A1_S,
  aarch32_op_VRSHL_A1_D,
  aarch32_op_VRSHL_A1_Q,
  aarch32_op_VRSHRN_A1,
  aarch32_op_VRSHRN_VMOVN_A1,
  aarch32_op_VRSHR_A1_D,
  aarch32_op_VRSHR_A1_Q,
  aarch32_op_VRSHR_VORR_r_A1_D,
  aarch32_op_VRSHR_VORR_r_A1_Q,
  aarch32_op_VRSQRTE_A1_D,
  aarch32_op_VRSQRTE_A1_Q,
  aarch32_op_VRSQRTS_A1_D,
  aarch32_op_VRSQRTS_A1_Q,
  aarch32_op_VRSRA_A1_D,
  aarch32_op_VRSRA_A1_Q,
  aarch32_op_VRSUBHN_A1,
  aarch32_op_VSELEQ_A1_D,
  aarch32_op_VSELEQ_A1_H,
  aarch32_op_VSELEQ_A1_S,
  aarch32_op_VSELGE_A1_D,
  aarch32_op_VSELGE_A1_H,
  aarch32_op_VSELGE_A1_S,
  aarch32_op_VSELGT_A1_D,
  aarch32_op_VSELGT_A1_H,
  aarch32_op_VSELGT_A1_S,
  aarch32_op_VSELVS_A1_D,
  aarch32_op_VSELVS_A1_H,
  aarch32_op_VSELVS_A1_S,
  aarch32_op_VSHLL_A1,
  aarch32_op_VSHLL_A2,
  aarch32_op_VSHL_i_A1_D,
  aarch32_op_VSHL_i_A1_Q,
  aarch32_op_VSHL_r_A1_D,
  aarch32_op_VSHL_r_A1_Q,
  aarch32_op_VSHRN_A1,
  aarch32_op_VSHRN_VMOVN_A1,
  aarch32_op_VSHR_A1_D,
  aarch32_op_VSHR_A1_Q,
  aarch32_op_VSHR_VORR_r_A1_D,
  aarch32_op_VSHR_VORR_r_A1_Q,
  aarch32_op_VSLI_A1_D,
  aarch32_op_VSLI_A1_Q,
  aarch32_op_VSQRT_A1_D,
  aarch32_op_VSQRT_A1_H,
  aarch32_op_VSQRT_A1_S,
  aarch32_op_VSRA_A1_D,
  aarch32_op_VSRA_A1_Q,
  aarch32_op_VSRI_A1_D,
  aarch32_op_VSRI_A1_Q,
  aarch32_op_VST1_1_A1_nowb,
  aarch32_op_VST1_1_A1_posti,
  aarch32_op_VST1_1_A1_postr,
  aarch32_op_VST1_1_A2_nowb,
  aarch32_op_VST1_1_A2_posti,
  aarch32_op_VST1_1_A2_postr,
  aarch32_op_VST1_1_A3_nowb,
  aarch32_op_VST1_1_A3_posti,
  aarch32_op_VST1_1_A3_postr,
  aarch32_op_VST1_m_A1_nowb,
  aarch32_op_VST1_m_A1_posti,
  aarch32_op_VST1_m_A1_postr,
  aarch32_op_VST1_m_A2_nowb,
  aarch32_op_VST1_m_A2_posti,
  aarch32_op_VST1_m_A2_postr,
  aarch32_op_VST1_m_A3_nowb,
  aarch32_op_VST1_m_A3_posti,
  aarch32_op_VST1_m_A3_postr,
  aarch32_op_VST1_m_A4_nowb,
  aarch32_op_VST1_m_A4_posti,
  aarch32_op_VST1_m_A4_postr,
  aarch32_op_VST2_1_A1_nowb,
  aarch32_op_VST2_1_A1_posti,
  aarch32_op_VST2_1_A1_postr,
  aarch32_op_VST2_1_A2_nowb,
  aarch32_op_VST2_1_A2_posti,
  aarch32_op_VST2_1_A2_postr,
  aarch32_op_VST2_1_A3_nowb,
  aarch32_op_VST2_1_A3_posti,
  aarch32_op_VST2_1_A3_postr,
  aarch32_op_VST2_m_A1_nowb,
  aarch32_op_VST2_m_A1_posti,
  aarch32_op_VST2_m_A1_postr,
  aarch32_op_VST2_m_A2_nowb,
  aarch32_op_VST2_m_A2_posti,
  aarch32_op_VST2_m_A2_postr,
  aarch32_op_VST3_1_A1_nowb,
  aarch32_op_VST3_1_A1_posti,
  aarch32_op_VST3_1_A1_postr,
  aarch32_op_VST3_1_A2_nowb,
  aarch32_op_VST3_1_A2_posti,
  aarch32_op_VST3_1_A2_postr,
  aarch32_op_VST3_1_A3_nowb,
  aarch32_op_VST3_1_A3_posti,
  aarch32_op_VST3_1_A3_postr,
  aarch32_op_VST3_m_A1_nowb,
  aarch32_op_VST3_m_A1_posti,
  aarch32_op_VST3_m_A1_postr,
  aarch32_op_VST4_1_A1_nowb,
  aarch32_op_VST4_1_A1_posti,
  aarch32_op_VST4_1_A1_postr,
  aarch32_op_VST4_1_A2_nowb,
  aarch32_op_VST4_1_A2_posti,
  aarch32_op_VST4_1_A2_postr,
  aarch32_op_VST4_1_A3_nowb,
  aarch32_op_VST4_1_A3_posti,
  aarch32_op_VST4_1_A3_postr,
  aarch32_op_VST4_m_A1_nowb,
  aarch32_op_VST4_m_A1_posti,
  aarch32_op_VST4_m_A1_postr,
  aarch32_op_VSTMDB_A1,
  aarch32_op_VSTMDB_A2,
  aarch32_op_VSTM_A1,
  aarch32_op_VSTM_A2,
  aarch32_op_VSTR_A1_D,
  aarch32_op_VSTR_A1_H,
  aarch32_op_VSTR_A1_S,
  aarch32_op_VSUBHN_A1,
  aarch32_op_VSUBL_A1,
  aarch32_op_VSUBW_A1,
  aarch32_op_VSUB_f_A1_D,
  aarch32_op_VSUB_f_A1_Q,
  aarch32_op_VSUB_f_A2_D,
  aarch32_op_VSUB_f_A2_H,
  aarch32_op_VSUB_f_A2_S,
  aarch32_op_VSUB_i_A1_D,
  aarch32_op_VSUB_i_A1_Q,
  aarch32_op_VSWP_A1_D,
  aarch32_op_VSWP_A1_Q,
  aarch32_op_VTBL_A1,
  aarch32_op_VTBX_A1,
  aarch32_op_VTRN_A1_D,
  aarch32_op_VTRN_A1_Q,
  aarch32_op_VTST_A1_D,
  aarch32_op_VTST_A1_Q,
  aarch32_op_VUZP_A1_D,
  aarch32_op_VUZP_A1_Q,
  aarch32_op_VUZP_VTRN_A1_D,
  aarch32_op_VZIP_A1_D,
  aarch32_op_VZIP_A1_Q,
  aarch32_op_VZIP_VTRN_A1_D,
  aarch32_op_WFE_A1,
  aarch32_op_WFI_A1,
  aarch32_op_YIELD_A1,
// End auto-generated opcodes
