obj_dir/Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.cpp obj_dir/Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.h obj_dir/Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.mk obj_dir/Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive__Syms.cpp obj_dir/Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive__Syms.h obj_dir/Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive__Trace__0.cpp obj_dir/Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive__Trace__0__Slow.cpp obj_dir/Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive___024root.h obj_dir/Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive___024root__DepSet_h22238f4c__0.cpp obj_dir/Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive___024root__DepSet_h22238f4c__0__Slow.cpp obj_dir/Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive___024root__DepSet_h25ca3faf__0.cpp obj_dir/Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive___024root__DepSet_h25ca3faf__0__Slow.cpp obj_dir/Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive___024root__Slow.cpp obj_dir/Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive__main.cpp obj_dir/Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive__ver.d obj_dir/Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive_classes.mk  : /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/bin/verilator_bin /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/bin/verilator_bin /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include/verilated_std.sv /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_instantiation_new_primitives/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive/results_dir/.././sim/co_sim_tb/co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_instantiation_new_primitives/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive_post_route.v 
