<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1749715189" />
    <testcase name="test_alu_operations" classname="testbench" file="/home/shruti_hegde/cocotb_demo/sim_build/RISC-V-Processor-using-Verilog/testbench.py" lineno="4" time="0.004550457000732422" sim_time_ns="26.001" ratio_time="5713.931588808551" />
  </testsuite>
</testsuites>
