

================================================================
== Vivado HLS Report for 'compute_engine_64'
================================================================
* Date:           Mon Sep 14 06:18:39 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        model
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.099 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        3|        3| 9.000 ns | 9.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.79>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%w_V_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %w_V)" [pgconv.cc:14]   --->   Operation 5 'read' 'w_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%b_V_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %b_V)" [pgconv.cc:14]   --->   Operation 6 'read' 'b_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%xor_ln769 = xor i64 %w_V_read, -1" [pgconv.cc:14]   --->   Operation 7 'xor' 'xor_ln769' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.44ns) (out node of the LUT)   --->   "%r_V = xor i64 %b_V_read, %xor_ln769" [pgconv.cc:14]   --->   Operation 8 'xor' 'r_V' <Predicate = true> <Delay = 0.44> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln681 = trunc i64 %r_V to i4" [pgconv.cc:19]   --->   Operation 9 'trunc' 'trunc_ln681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i4 %trunc_ln681 to i64" [pgconv.cc:19]   --->   Operation 10 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Result_s = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %r_V, i32 4, i32 7)" [pgconv.cc:19]   --->   Operation 11 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i4 %p_Result_s to i64" [pgconv.cc:19]   --->   Operation 12 'zext' 'zext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%lut16_V_1_addr = getelementptr [16 x i3]* @lut16_V_1, i64 0, i64 %zext_ln19" [pgconv.cc:19]   --->   Operation 13 'getelementptr' 'lut16_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (1.35ns)   --->   "%lut16_V_1_load = load i3* %lut16_V_1_addr, align 1" [pgconv.cc:19]   --->   Operation 14 'load' 'lut16_V_1_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lut16_V_1_addr_1 = getelementptr [16 x i3]* @lut16_V_1, i64 0, i64 %zext_ln19_1" [pgconv.cc:19]   --->   Operation 15 'getelementptr' 'lut16_V_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (1.35ns)   --->   "%lut16_V_1_load_1 = load i3* %lut16_V_1_addr_1, align 1" [pgconv.cc:19]   --->   Operation 16 'load' 'lut16_V_1_load_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_31 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %r_V, i32 8, i32 11)" [pgconv.cc:20]   --->   Operation 17 'partselect' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i4 %p_Result_31 to i64" [pgconv.cc:20]   --->   Operation 18 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_32 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %r_V, i32 12, i32 15)" [pgconv.cc:20]   --->   Operation 19 'partselect' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i4 %p_Result_32 to i64" [pgconv.cc:20]   --->   Operation 20 'zext' 'zext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%lut16_V_1_addr_2 = getelementptr [16 x i3]* @lut16_V_1, i64 0, i64 %zext_ln20" [pgconv.cc:20]   --->   Operation 21 'getelementptr' 'lut16_V_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.35ns)   --->   "%lut16_V_1_load_2 = load i3* %lut16_V_1_addr_2, align 1" [pgconv.cc:20]   --->   Operation 22 'load' 'lut16_V_1_load_2' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%lut16_V_1_addr_3 = getelementptr [16 x i3]* @lut16_V_1, i64 0, i64 %zext_ln20_1" [pgconv.cc:20]   --->   Operation 23 'getelementptr' 'lut16_V_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.35ns)   --->   "%lut16_V_1_load_3 = load i3* %lut16_V_1_addr_3, align 1" [pgconv.cc:20]   --->   Operation 24 'load' 'lut16_V_1_load_3' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_33 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %r_V, i32 16, i32 19)" [pgconv.cc:21]   --->   Operation 25 'partselect' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i4 %p_Result_33 to i64" [pgconv.cc:21]   --->   Operation 26 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_34 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %r_V, i32 20, i32 23)" [pgconv.cc:21]   --->   Operation 27 'partselect' 'p_Result_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i4 %p_Result_34 to i64" [pgconv.cc:21]   --->   Operation 28 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%lut16_V_1_addr_4 = getelementptr [16 x i3]* @lut16_V_1, i64 0, i64 %zext_ln21" [pgconv.cc:21]   --->   Operation 29 'getelementptr' 'lut16_V_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.35ns)   --->   "%lut16_V_1_load_4 = load i3* %lut16_V_1_addr_4, align 1" [pgconv.cc:21]   --->   Operation 30 'load' 'lut16_V_1_load_4' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%lut16_V_1_addr_5 = getelementptr [16 x i3]* @lut16_V_1, i64 0, i64 %zext_ln21_1" [pgconv.cc:21]   --->   Operation 31 'getelementptr' 'lut16_V_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.35ns)   --->   "%lut16_V_1_load_5 = load i3* %lut16_V_1_addr_5, align 1" [pgconv.cc:21]   --->   Operation 32 'load' 'lut16_V_1_load_5' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_35 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %r_V, i32 24, i32 27)" [pgconv.cc:22]   --->   Operation 33 'partselect' 'p_Result_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i4 %p_Result_35 to i64" [pgconv.cc:22]   --->   Operation 34 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_36 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %r_V, i32 28, i32 31)" [pgconv.cc:22]   --->   Operation 35 'partselect' 'p_Result_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i4 %p_Result_36 to i64" [pgconv.cc:22]   --->   Operation 36 'zext' 'zext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%lut16_V_1_addr_6 = getelementptr [16 x i3]* @lut16_V_1, i64 0, i64 %zext_ln22" [pgconv.cc:22]   --->   Operation 37 'getelementptr' 'lut16_V_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.35ns)   --->   "%lut16_V_1_load_6 = load i3* %lut16_V_1_addr_6, align 1" [pgconv.cc:22]   --->   Operation 38 'load' 'lut16_V_1_load_6' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%lut16_V_1_addr_7 = getelementptr [16 x i3]* @lut16_V_1, i64 0, i64 %zext_ln22_1" [pgconv.cc:22]   --->   Operation 39 'getelementptr' 'lut16_V_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (1.35ns)   --->   "%lut16_V_1_load_7 = load i3* %lut16_V_1_addr_7, align 1" [pgconv.cc:22]   --->   Operation 40 'load' 'lut16_V_1_load_7' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_37 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %r_V, i32 32, i32 35)" [pgconv.cc:23]   --->   Operation 41 'partselect' 'p_Result_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i4 %p_Result_37 to i64" [pgconv.cc:23]   --->   Operation 42 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_38 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %r_V, i32 36, i32 39)" [pgconv.cc:23]   --->   Operation 43 'partselect' 'p_Result_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i4 %p_Result_38 to i64" [pgconv.cc:23]   --->   Operation 44 'zext' 'zext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%lut16_V_1_addr_8 = getelementptr [16 x i3]* @lut16_V_1, i64 0, i64 %zext_ln23" [pgconv.cc:23]   --->   Operation 45 'getelementptr' 'lut16_V_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (1.35ns)   --->   "%lut16_V_1_load_8 = load i3* %lut16_V_1_addr_8, align 1" [pgconv.cc:23]   --->   Operation 46 'load' 'lut16_V_1_load_8' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%lut16_V_1_addr_9 = getelementptr [16 x i3]* @lut16_V_1, i64 0, i64 %zext_ln23_1" [pgconv.cc:23]   --->   Operation 47 'getelementptr' 'lut16_V_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (1.35ns)   --->   "%lut16_V_1_load_9 = load i3* %lut16_V_1_addr_9, align 1" [pgconv.cc:23]   --->   Operation 48 'load' 'lut16_V_1_load_9' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_39 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %r_V, i32 40, i32 43)" [pgconv.cc:24]   --->   Operation 49 'partselect' 'p_Result_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i4 %p_Result_39 to i64" [pgconv.cc:24]   --->   Operation 50 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_40 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %r_V, i32 44, i32 47)" [pgconv.cc:24]   --->   Operation 51 'partselect' 'p_Result_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i4 %p_Result_40 to i64" [pgconv.cc:24]   --->   Operation 52 'zext' 'zext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%lut16_V_1_addr_10 = getelementptr [16 x i3]* @lut16_V_1, i64 0, i64 %zext_ln24" [pgconv.cc:24]   --->   Operation 53 'getelementptr' 'lut16_V_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (1.35ns)   --->   "%lut16_V_1_load_10 = load i3* %lut16_V_1_addr_10, align 1" [pgconv.cc:24]   --->   Operation 54 'load' 'lut16_V_1_load_10' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%lut16_V_1_addr_11 = getelementptr [16 x i3]* @lut16_V_1, i64 0, i64 %zext_ln24_1" [pgconv.cc:24]   --->   Operation 55 'getelementptr' 'lut16_V_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (1.35ns)   --->   "%lut16_V_1_load_11 = load i3* %lut16_V_1_addr_11, align 1" [pgconv.cc:24]   --->   Operation 56 'load' 'lut16_V_1_load_11' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_41 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %r_V, i32 48, i32 51)" [pgconv.cc:25]   --->   Operation 57 'partselect' 'p_Result_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i4 %p_Result_41 to i64" [pgconv.cc:25]   --->   Operation 58 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_42 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %r_V, i32 52, i32 55)" [pgconv.cc:25]   --->   Operation 59 'partselect' 'p_Result_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i4 %p_Result_42 to i64" [pgconv.cc:25]   --->   Operation 60 'zext' 'zext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%lut16_V_1_addr_12 = getelementptr [16 x i3]* @lut16_V_1, i64 0, i64 %zext_ln25" [pgconv.cc:25]   --->   Operation 61 'getelementptr' 'lut16_V_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (1.35ns)   --->   "%lut16_V_1_load_12 = load i3* %lut16_V_1_addr_12, align 1" [pgconv.cc:25]   --->   Operation 62 'load' 'lut16_V_1_load_12' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%lut16_V_1_addr_13 = getelementptr [16 x i3]* @lut16_V_1, i64 0, i64 %zext_ln25_1" [pgconv.cc:25]   --->   Operation 63 'getelementptr' 'lut16_V_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (1.35ns)   --->   "%lut16_V_1_load_13 = load i3* %lut16_V_1_addr_13, align 1" [pgconv.cc:25]   --->   Operation 64 'load' 'lut16_V_1_load_13' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_43 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %r_V, i32 56, i32 59)" [pgconv.cc:26]   --->   Operation 65 'partselect' 'p_Result_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i4 %p_Result_43 to i64" [pgconv.cc:26]   --->   Operation 66 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_44 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %r_V, i32 60, i32 63)" [pgconv.cc:26]   --->   Operation 67 'partselect' 'p_Result_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i4 %p_Result_44 to i64" [pgconv.cc:26]   --->   Operation 68 'zext' 'zext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%lut16_V_1_addr_14 = getelementptr [16 x i3]* @lut16_V_1, i64 0, i64 %zext_ln26" [pgconv.cc:26]   --->   Operation 69 'getelementptr' 'lut16_V_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (1.35ns)   --->   "%lut16_V_1_load_14 = load i3* %lut16_V_1_addr_14, align 1" [pgconv.cc:26]   --->   Operation 70 'load' 'lut16_V_1_load_14' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%lut16_V_1_addr_15 = getelementptr [16 x i3]* @lut16_V_1, i64 0, i64 %zext_ln26_1" [pgconv.cc:26]   --->   Operation 71 'getelementptr' 'lut16_V_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (1.35ns)   --->   "%lut16_V_1_load_15 = load i3* %lut16_V_1_addr_15, align 1" [pgconv.cc:26]   --->   Operation 72 'load' 'lut16_V_1_load_15' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>

State 2 <SV = 1> <Delay = 2.09>
ST_2 : Operation 73 [1/2] (1.35ns)   --->   "%lut16_V_1_load = load i3* %lut16_V_1_addr, align 1" [pgconv.cc:19]   --->   Operation 73 'load' 'lut16_V_1_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i3 %lut16_V_1_load to i4" [pgconv.cc:19]   --->   Operation 74 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/2] (1.35ns)   --->   "%lut16_V_1_load_1 = load i3* %lut16_V_1_addr_1, align 1" [pgconv.cc:19]   --->   Operation 75 'load' 'lut16_V_1_load_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i3 %lut16_V_1_load_1 to i4" [pgconv.cc:19]   --->   Operation 76 'zext' 'zext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.74ns)   --->   "%add0_V = add i4 %zext_ln215_1, %zext_ln215" [pgconv.cc:19]   --->   Operation 77 'add' 'add0_V' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/2] (1.35ns)   --->   "%lut16_V_1_load_2 = load i3* %lut16_V_1_addr_2, align 1" [pgconv.cc:20]   --->   Operation 78 'load' 'lut16_V_1_load_2' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i3 %lut16_V_1_load_2 to i4" [pgconv.cc:20]   --->   Operation 79 'zext' 'zext_ln215_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/2] (1.35ns)   --->   "%lut16_V_1_load_3 = load i3* %lut16_V_1_addr_3, align 1" [pgconv.cc:20]   --->   Operation 80 'load' 'lut16_V_1_load_3' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i3 %lut16_V_1_load_3 to i4" [pgconv.cc:20]   --->   Operation 81 'zext' 'zext_ln215_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.74ns)   --->   "%add1_V = add i4 %zext_ln215_3, %zext_ln215_2" [pgconv.cc:20]   --->   Operation 82 'add' 'add1_V' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/2] (1.35ns)   --->   "%lut16_V_1_load_4 = load i3* %lut16_V_1_addr_4, align 1" [pgconv.cc:21]   --->   Operation 83 'load' 'lut16_V_1_load_4' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i3 %lut16_V_1_load_4 to i4" [pgconv.cc:21]   --->   Operation 84 'zext' 'zext_ln215_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/2] (1.35ns)   --->   "%lut16_V_1_load_5 = load i3* %lut16_V_1_addr_5, align 1" [pgconv.cc:21]   --->   Operation 85 'load' 'lut16_V_1_load_5' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i3 %lut16_V_1_load_5 to i4" [pgconv.cc:21]   --->   Operation 86 'zext' 'zext_ln215_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.74ns)   --->   "%add2_V = add i4 %zext_ln215_5, %zext_ln215_4" [pgconv.cc:21]   --->   Operation 87 'add' 'add2_V' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/2] (1.35ns)   --->   "%lut16_V_1_load_6 = load i3* %lut16_V_1_addr_6, align 1" [pgconv.cc:22]   --->   Operation 88 'load' 'lut16_V_1_load_6' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i3 %lut16_V_1_load_6 to i4" [pgconv.cc:22]   --->   Operation 89 'zext' 'zext_ln215_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/2] (1.35ns)   --->   "%lut16_V_1_load_7 = load i3* %lut16_V_1_addr_7, align 1" [pgconv.cc:22]   --->   Operation 90 'load' 'lut16_V_1_load_7' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln215_7 = zext i3 %lut16_V_1_load_7 to i4" [pgconv.cc:22]   --->   Operation 91 'zext' 'zext_ln215_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.74ns)   --->   "%add3_V = add i4 %zext_ln215_7, %zext_ln215_6" [pgconv.cc:22]   --->   Operation 92 'add' 'add3_V' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/2] (1.35ns)   --->   "%lut16_V_1_load_8 = load i3* %lut16_V_1_addr_8, align 1" [pgconv.cc:23]   --->   Operation 93 'load' 'lut16_V_1_load_8' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln215_8 = zext i3 %lut16_V_1_load_8 to i4" [pgconv.cc:23]   --->   Operation 94 'zext' 'zext_ln215_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/2] (1.35ns)   --->   "%lut16_V_1_load_9 = load i3* %lut16_V_1_addr_9, align 1" [pgconv.cc:23]   --->   Operation 95 'load' 'lut16_V_1_load_9' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln215_9 = zext i3 %lut16_V_1_load_9 to i4" [pgconv.cc:23]   --->   Operation 96 'zext' 'zext_ln215_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.74ns)   --->   "%add4_V = add i4 %zext_ln215_9, %zext_ln215_8" [pgconv.cc:23]   --->   Operation 97 'add' 'add4_V' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/2] (1.35ns)   --->   "%lut16_V_1_load_10 = load i3* %lut16_V_1_addr_10, align 1" [pgconv.cc:24]   --->   Operation 98 'load' 'lut16_V_1_load_10' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln215_10 = zext i3 %lut16_V_1_load_10 to i4" [pgconv.cc:24]   --->   Operation 99 'zext' 'zext_ln215_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/2] (1.35ns)   --->   "%lut16_V_1_load_11 = load i3* %lut16_V_1_addr_11, align 1" [pgconv.cc:24]   --->   Operation 100 'load' 'lut16_V_1_load_11' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln215_11 = zext i3 %lut16_V_1_load_11 to i4" [pgconv.cc:24]   --->   Operation 101 'zext' 'zext_ln215_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.74ns)   --->   "%add5_V = add i4 %zext_ln215_11, %zext_ln215_10" [pgconv.cc:24]   --->   Operation 102 'add' 'add5_V' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/2] (1.35ns)   --->   "%lut16_V_1_load_12 = load i3* %lut16_V_1_addr_12, align 1" [pgconv.cc:25]   --->   Operation 103 'load' 'lut16_V_1_load_12' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln215_12 = zext i3 %lut16_V_1_load_12 to i4" [pgconv.cc:25]   --->   Operation 104 'zext' 'zext_ln215_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/2] (1.35ns)   --->   "%lut16_V_1_load_13 = load i3* %lut16_V_1_addr_13, align 1" [pgconv.cc:25]   --->   Operation 105 'load' 'lut16_V_1_load_13' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln215_13 = zext i3 %lut16_V_1_load_13 to i4" [pgconv.cc:25]   --->   Operation 106 'zext' 'zext_ln215_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.74ns)   --->   "%add6_V = add i4 %zext_ln215_13, %zext_ln215_12" [pgconv.cc:25]   --->   Operation 107 'add' 'add6_V' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/2] (1.35ns)   --->   "%lut16_V_1_load_14 = load i3* %lut16_V_1_addr_14, align 1" [pgconv.cc:26]   --->   Operation 108 'load' 'lut16_V_1_load_14' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln215_14 = zext i3 %lut16_V_1_load_14 to i4" [pgconv.cc:26]   --->   Operation 109 'zext' 'zext_ln215_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/2] (1.35ns)   --->   "%lut16_V_1_load_15 = load i3* %lut16_V_1_addr_15, align 1" [pgconv.cc:26]   --->   Operation 110 'load' 'lut16_V_1_load_15' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln215_15 = zext i3 %lut16_V_1_load_15 to i4" [pgconv.cc:26]   --->   Operation 111 'zext' 'zext_ln215_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.74ns)   --->   "%add7_V = add i4 %zext_ln215_15, %zext_ln215_14" [pgconv.cc:26]   --->   Operation 112 'add' 'add7_V' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.74>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%lhs_V = sext i4 %add0_V to i5" [pgconv.cc:28]   --->   Operation 113 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%rhs_V = sext i4 %add1_V to i5" [pgconv.cc:28]   --->   Operation 114 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.86ns)   --->   "%ret_V = add nsw i5 %rhs_V, %lhs_V" [pgconv.cc:28]   --->   Operation 115 'add' 'ret_V' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%lhs_V_6 = sext i4 %add2_V to i5" [pgconv.cc:29]   --->   Operation 116 'sext' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%rhs_V_8 = sext i4 %add3_V to i5" [pgconv.cc:29]   --->   Operation 117 'sext' 'rhs_V_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.86ns)   --->   "%ret_V_7 = add nsw i5 %rhs_V_8, %lhs_V_6" [pgconv.cc:29]   --->   Operation 118 'add' 'ret_V_7' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%lhs_V_7 = sext i4 %add4_V to i5" [pgconv.cc:30]   --->   Operation 119 'sext' 'lhs_V_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%rhs_V_9 = sext i4 %add5_V to i5" [pgconv.cc:30]   --->   Operation 120 'sext' 'rhs_V_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.86ns)   --->   "%ret_V_8 = add nsw i5 %rhs_V_9, %lhs_V_7" [pgconv.cc:30]   --->   Operation 121 'add' 'ret_V_8' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%lhs_V_8 = sext i4 %add6_V to i5" [pgconv.cc:31]   --->   Operation 122 'sext' 'lhs_V_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%rhs_V_10 = sext i4 %add7_V to i5" [pgconv.cc:31]   --->   Operation 123 'sext' 'rhs_V_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.86ns)   --->   "%ret_V_9 = add nsw i5 %rhs_V_10, %lhs_V_8" [pgconv.cc:31]   --->   Operation 124 'add' 'ret_V_9' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%lhs_V_9 = sext i5 %ret_V to i6" [pgconv.cc:33]   --->   Operation 125 'sext' 'lhs_V_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%rhs_V_11 = sext i5 %ret_V_7 to i6" [pgconv.cc:33]   --->   Operation 126 'sext' 'rhs_V_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.87ns)   --->   "%add_ln214_1 = add i6 %rhs_V_11, %lhs_V_9" [pgconv.cc:36]   --->   Operation 127 'add' 'add_ln214_1' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.88>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [pgconv.cc:13]   --->   Operation 128 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%lhs_V_10 = sext i5 %ret_V_8 to i6" [pgconv.cc:34]   --->   Operation 129 'sext' 'lhs_V_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%rhs_V_12 = sext i5 %ret_V_9 to i6" [pgconv.cc:34]   --->   Operation 130 'sext' 'rhs_V_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln214_2 = add i6 %rhs_V_12, %lhs_V_10" [pgconv.cc:36]   --->   Operation 131 'add' 'add_ln214_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 132 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln214 = add i6 %add_ln214_1, %add_ln214_2" [pgconv.cc:36]   --->   Operation 132 'add' 'add_ln214' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "ret i6 %add_ln214" [pgconv.cc:36]   --->   Operation 133 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.375ns.

 <State 1>: 1.79ns
The critical path consists of the following:
	wire read on port 'w_V' (pgconv.cc:14) [6]  (0 ns)
	'xor' operation ('xor_ln769', pgconv.cc:14) [8]  (0 ns)
	'xor' operation ('r.V', pgconv.cc:14) [9]  (0.441 ns)
	'getelementptr' operation ('lut16_V_1_addr', pgconv.cc:19) [14]  (0 ns)
	'load' operation ('lut16_V_1_load', pgconv.cc:19) on array 'lut16_V_1' [15]  (1.35 ns)

 <State 2>: 2.1ns
The critical path consists of the following:
	'load' operation ('lut16_V_1_load', pgconv.cc:19) on array 'lut16_V_1' [15]  (1.35 ns)
	'add' operation ('add0.V', pgconv.cc:19) [20]  (0.746 ns)

 <State 3>: 1.75ns
The critical path consists of the following:
	'add' operation ('ret.V', pgconv.cc:28) [100]  (0.868 ns)
	'add' operation ('add_ln214_1', pgconv.cc:36) [114]  (0.878 ns)

 <State 4>: 0.885ns
The critical path consists of the following:
	'add' operation ('add_ln214_2', pgconv.cc:36) [115]  (0 ns)
	'add' operation ('add_ln214', pgconv.cc:36) [116]  (0.885 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
