// Seed: 3539310476
module module_0;
  initial begin
    {id_1, 1} <= 1'h0;
  end
  assign id_2 = {1{1}};
  assign id_2 = 1;
  wire id_3;
endmodule
module module_1;
  wire id_1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7;
  module_0();
  wire id_8, id_9;
  xnor (id_1, id_5, id_6, id_7);
endmodule
