Loading plugins phase: Elapsed time ==> 3s.566ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Henry Alberto\Desktop\Test_Robot\Test_All_Sensor.cydsn\Test_All_Sensor.cyprj -d CY8C4247AZI-M485 -s C:\Users\Henry Alberto\Desktop\Test_Robot\Test_All_Sensor.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 12s.893ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.159ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Test_All_Sensor.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Henry Alberto\Desktop\Test_Robot\Test_All_Sensor.cydsn\Test_All_Sensor.cyprj -dcpsoc3 Test_All_Sensor.v -verilog
======================================================================

======================================================================
Compiling:  Test_All_Sensor.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Henry Alberto\Desktop\Test_Robot\Test_All_Sensor.cydsn\Test_All_Sensor.cyprj -dcpsoc3 Test_All_Sensor.v -verilog
======================================================================

======================================================================
Compiling:  Test_All_Sensor.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Henry Alberto\Desktop\Test_Robot\Test_All_Sensor.cydsn\Test_All_Sensor.cyprj -dcpsoc3 -verilog Test_All_Sensor.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Jan 04 20:58:23 2017


======================================================================
Compiling:  Test_All_Sensor.v
Program  :   vpp
Options  :    -yv2 -q10 Test_All_Sensor.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Jan 04 20:58:23 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Test_All_Sensor.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  Test_All_Sensor.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Henry Alberto\Desktop\Test_Robot\Test_All_Sensor.cydsn\Test_All_Sensor.cyprj -dcpsoc3 -verilog Test_All_Sensor.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Jan 04 20:58:23 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Henry Alberto\Desktop\Test_Robot\Test_All_Sensor.cydsn\codegentemp\Test_All_Sensor.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Henry Alberto\Desktop\Test_Robot\Test_All_Sensor.cydsn\codegentemp\Test_All_Sensor.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.

tovif:  No errors.


======================================================================
Compiling:  Test_All_Sensor.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Henry Alberto\Desktop\Test_Robot\Test_All_Sensor.cydsn\Test_All_Sensor.cyprj -dcpsoc3 -verilog Test_All_Sensor.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Jan 04 20:58:23 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Henry Alberto\Desktop\Test_Robot\Test_All_Sensor.cydsn\codegentemp\Test_All_Sensor.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Henry Alberto\Desktop\Test_Robot\Test_All_Sensor.cydsn\codegentemp\Test_All_Sensor.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\SENSOR_1:Net_1257\
	\SENSOR_1:uncfg_rx_irq\
	\SENSOR_1:Net_1099\
	\SENSOR_1:Net_1258\
	Net_35
	Net_36
	Net_37
	Net_38
	Net_39
	Net_40
	Net_41
	Net_25
	Net_26
	\SENSOR_2:Net_1257\
	\SENSOR_2:uncfg_rx_irq\
	\SENSOR_2:Net_1099\
	\SENSOR_2:Net_1258\
	Net_111
	Net_112
	Net_113
	Net_114
	Net_115
	Net_116
	Net_117
	Net_101
	Net_102
	\SENSOR_3:Net_1257\
	\SENSOR_3:uncfg_rx_irq\
	\SENSOR_3:Net_1099\
	\SENSOR_3:Net_1258\
	Net_130
	Net_131
	Net_132
	Net_133
	Net_134
	Net_135
	Net_136
	Net_120
	Net_121
	\SENSOR_4:Net_1257\
	\SENSOR_4:uncfg_rx_irq\
	\SENSOR_4:Net_1099\
	\SENSOR_4:Net_1258\
	Net_149
	Net_150
	Net_151
	Net_152
	Net_153
	Net_154
	Net_155
	Net_139
	Net_140


Deleted 52 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__LED_1_net_0
Aliasing tmpOE__LED_2_net_0 to tmpOE__LED_1_net_0
Aliasing tmpOE__LED_3_net_0 to tmpOE__LED_1_net_0
Aliasing tmpOE__LED_4_net_0 to tmpOE__LED_1_net_0
Aliasing \SENSOR_1:select_s_wire\ to zero
Aliasing \SENSOR_1:rx_wire\ to zero
Aliasing \SENSOR_1:sclk_s_wire\ to zero
Aliasing \SENSOR_1:mosi_s_wire\ to zero
Aliasing \SENSOR_1:miso_m_wire\ to zero
Aliasing \SENSOR_1:tmpOE__sda_net_0\ to tmpOE__LED_1_net_0
Aliasing \SENSOR_1:tmpOE__scl_net_0\ to tmpOE__LED_1_net_0
Aliasing \SENSOR_1:cts_wire\ to zero
Aliasing \SENSOR_2:select_s_wire\ to zero
Aliasing \SENSOR_2:rx_wire\ to zero
Aliasing \SENSOR_2:sclk_s_wire\ to zero
Aliasing \SENSOR_2:mosi_s_wire\ to zero
Aliasing \SENSOR_2:miso_m_wire\ to zero
Aliasing \SENSOR_2:tmpOE__sda_net_0\ to tmpOE__LED_1_net_0
Aliasing \SENSOR_2:tmpOE__scl_net_0\ to tmpOE__LED_1_net_0
Aliasing \SENSOR_2:cts_wire\ to zero
Aliasing \SENSOR_3:select_s_wire\ to zero
Aliasing \SENSOR_3:rx_wire\ to zero
Aliasing \SENSOR_3:sclk_s_wire\ to zero
Aliasing \SENSOR_3:mosi_s_wire\ to zero
Aliasing \SENSOR_3:miso_m_wire\ to zero
Aliasing \SENSOR_3:tmpOE__sda_net_0\ to tmpOE__LED_1_net_0
Aliasing \SENSOR_3:tmpOE__scl_net_0\ to tmpOE__LED_1_net_0
Aliasing \SENSOR_3:cts_wire\ to zero
Aliasing \SENSOR_4:select_s_wire\ to zero
Aliasing \SENSOR_4:rx_wire\ to zero
Aliasing \SENSOR_4:sclk_s_wire\ to zero
Aliasing \SENSOR_4:mosi_s_wire\ to zero
Aliasing \SENSOR_4:miso_m_wire\ to zero
Aliasing \SENSOR_4:tmpOE__sda_net_0\ to tmpOE__LED_1_net_0
Aliasing \SENSOR_4:tmpOE__scl_net_0\ to tmpOE__LED_1_net_0
Aliasing \SENSOR_4:cts_wire\ to zero
Removing Lhs of wire one[6] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire tmpOE__LED_2_net_0[9] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire tmpOE__LED_3_net_0[15] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire tmpOE__LED_4_net_0[21] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \SENSOR_1:select_s_wire\[28] = zero[2]
Removing Lhs of wire \SENSOR_1:rx_wire\[29] = zero[2]
Removing Lhs of wire \SENSOR_1:Net_1170\[32] = \SENSOR_1:Net_847\[27]
Removing Lhs of wire \SENSOR_1:sclk_s_wire\[33] = zero[2]
Removing Lhs of wire \SENSOR_1:mosi_s_wire\[34] = zero[2]
Removing Lhs of wire \SENSOR_1:miso_m_wire\[35] = zero[2]
Removing Lhs of wire \SENSOR_1:tmpOE__sda_net_0\[37] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \SENSOR_1:tmpOE__scl_net_0\[43] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \SENSOR_1:cts_wire\[52] = zero[2]
Removing Lhs of wire \SENSOR_2:select_s_wire\[77] = zero[2]
Removing Lhs of wire \SENSOR_2:rx_wire\[78] = zero[2]
Removing Lhs of wire \SENSOR_2:Net_1170\[81] = \SENSOR_2:Net_847\[76]
Removing Lhs of wire \SENSOR_2:sclk_s_wire\[82] = zero[2]
Removing Lhs of wire \SENSOR_2:mosi_s_wire\[83] = zero[2]
Removing Lhs of wire \SENSOR_2:miso_m_wire\[84] = zero[2]
Removing Lhs of wire \SENSOR_2:tmpOE__sda_net_0\[86] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \SENSOR_2:tmpOE__scl_net_0\[92] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \SENSOR_2:cts_wire\[101] = zero[2]
Removing Lhs of wire \SENSOR_3:select_s_wire\[126] = zero[2]
Removing Lhs of wire \SENSOR_3:rx_wire\[127] = zero[2]
Removing Lhs of wire \SENSOR_3:Net_1170\[130] = \SENSOR_3:Net_847\[125]
Removing Lhs of wire \SENSOR_3:sclk_s_wire\[131] = zero[2]
Removing Lhs of wire \SENSOR_3:mosi_s_wire\[132] = zero[2]
Removing Lhs of wire \SENSOR_3:miso_m_wire\[133] = zero[2]
Removing Lhs of wire \SENSOR_3:tmpOE__sda_net_0\[135] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \SENSOR_3:tmpOE__scl_net_0\[141] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \SENSOR_3:cts_wire\[150] = zero[2]
Removing Lhs of wire \SENSOR_4:select_s_wire\[175] = zero[2]
Removing Lhs of wire \SENSOR_4:rx_wire\[176] = zero[2]
Removing Lhs of wire \SENSOR_4:Net_1170\[179] = \SENSOR_4:Net_847\[174]
Removing Lhs of wire \SENSOR_4:sclk_s_wire\[180] = zero[2]
Removing Lhs of wire \SENSOR_4:mosi_s_wire\[181] = zero[2]
Removing Lhs of wire \SENSOR_4:miso_m_wire\[182] = zero[2]
Removing Lhs of wire \SENSOR_4:tmpOE__sda_net_0\[184] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \SENSOR_4:tmpOE__scl_net_0\[190] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \SENSOR_4:cts_wire\[199] = zero[2]

------------------------------------------------------
Aliased 0 equations, 40 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Henry Alberto\Desktop\Test_Robot\Test_All_Sensor.cydsn\Test_All_Sensor.cyprj" -dcpsoc3 Test_All_Sensor.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.649ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Wednesday, 04 January 2017 20:58:24
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Henry Alberto\Desktop\Test_Robot\Test_All_Sensor.cydsn\Test_All_Sensor.cyprj -d CY8C4247AZI-M485 Test_All_Sensor.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 2: Automatic-assigning  clock 'SENSOR_2_SCBCLK'. Signal=\SENSOR_2:Net_847_ff2\
    Fixed Function Clock 3: Automatic-assigning  clock 'SENSOR_4_SCBCLK'. Signal=\SENSOR_4:Net_847_ff3\
    Fixed Function Clock 4: Automatic-assigning  clock 'SENSOR_1_SCBCLK'. Signal=\SENSOR_1:Net_847_ff4\
    Fixed Function Clock 5: Automatic-assigning  clock 'SENSOR_3_SCBCLK'. Signal=\SENSOR_3:Net_847_ff5\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LED_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_1(0)__PA ,
            pad => LED_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_2(0)__PA ,
            pad => LED_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_3(0)__PA ,
            pad => LED_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_4(0)__PA ,
            pad => LED_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \SENSOR_1:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SENSOR_1:sda(0)\__PA ,
            fb => \SENSOR_1:sda_wire\ ,
            pad => \SENSOR_1:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SENSOR_1:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SENSOR_1:scl(0)\__PA ,
            fb => \SENSOR_1:scl_wire\ ,
            pad => \SENSOR_1:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SENSOR_2:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SENSOR_2:sda(0)\__PA ,
            fb => \SENSOR_2:sda_wire\ ,
            pad => \SENSOR_2:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SENSOR_2:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SENSOR_2:scl(0)\__PA ,
            fb => \SENSOR_2:scl_wire\ ,
            pad => \SENSOR_2:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SENSOR_3:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SENSOR_3:sda(0)\__PA ,
            fb => \SENSOR_3:sda_wire\ ,
            pad => \SENSOR_3:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SENSOR_3:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SENSOR_3:scl(0)\__PA ,
            fb => \SENSOR_3:scl_wire\ ,
            pad => \SENSOR_3:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SENSOR_4:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SENSOR_4:sda(0)\__PA ,
            fb => \SENSOR_4:sda_wire\ ,
            pad => \SENSOR_4:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SENSOR_4:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SENSOR_4:scl(0)\__PA ,
            fb => \SENSOR_4:scl_wire\ ,
            pad => \SENSOR_4:scl(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\SENSOR_1:SCB_IRQ\
        PORT MAP (
            interrupt => Net_27 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\SENSOR_2:SCB_IRQ\
        PORT MAP (
            interrupt => Net_103 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\SENSOR_3:SCB_IRQ\
        PORT MAP (
            interrupt => Net_122 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\SENSOR_4:SCB_IRQ\
        PORT MAP (
            interrupt => Net_141 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    4 :    4 :  0.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   14 :   37 :   51 : 27.45 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    2 :    2 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    2 :    2 :  0.00 %
Serial Communication (SCB)    :    4 :    0 :    4 : 100.00 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    0 :    8 :    8 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    0 :   32 :   32 :  0.00 %
  Unique P-terms              :    0 :   64 :   64 :  0.00 %
  Total P-terms               :    0 :      :      :        
  Datapath Cells              :    0 :    4 :    4 :  0.00 %
  Status Cells                :    0 :    4 :    4 :  0.00 %
  Control Cells               :    0 :    4 :    4 :  0.00 %
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    2 :    2 :  0.00 %
  8-bit IDAC                  :    0 :    2 :    2 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.023ms
Tech mapping phase: Elapsed time ==> 0s.081ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.5850399s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 1s.064ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0016197 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 0.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.018ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 52, final cost is 52 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          0 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =\SENSOR_4:SCB_IRQ\
        PORT MAP (
            interrupt => Net_141 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =\SENSOR_1:SCB_IRQ\
        PORT MAP (
            interrupt => Net_27 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =\SENSOR_2:SCB_IRQ\
        PORT MAP (
            interrupt => Net_103 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =\SENSOR_3:SCB_IRQ\
        PORT MAP (
            interrupt => Net_122 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 is empty
Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = \SENSOR_4:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SENSOR_4:scl(0)\__PA ,
        fb => \SENSOR_4:scl_wire\ ,
        pad => \SENSOR_4:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \SENSOR_4:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SENSOR_4:sda(0)\__PA ,
        fb => \SENSOR_4:sda_wire\ ,
        pad => \SENSOR_4:sda(0)_PAD\ );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \SENSOR_1:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SENSOR_1:scl(0)\__PA ,
        fb => \SENSOR_1:scl_wire\ ,
        pad => \SENSOR_1:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \SENSOR_1:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SENSOR_1:sda(0)\__PA ,
        fb => \SENSOR_1:sda_wire\ ,
        pad => \SENSOR_1:sda(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LED_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_1(0)__PA ,
        pad => LED_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LED_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_2(0)__PA ,
        pad => LED_2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LED_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_3(0)__PA ,
        pad => LED_3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_4(0)__PA ,
        pad => LED_4(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 4 is empty
Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = \SENSOR_2:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SENSOR_2:scl(0)\__PA ,
        fb => \SENSOR_2:scl_wire\ ,
        pad => \SENSOR_2:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \SENSOR_2:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SENSOR_2:sda(0)\__PA ,
        fb => \SENSOR_2:sda_wire\ ,
        pad => \SENSOR_2:sda(0)_PAD\ );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = \SENSOR_3:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SENSOR_3:scl(0)\__PA ,
        fb => \SENSOR_3:scl_wire\ ,
        pad => \SENSOR_3:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \SENSOR_3:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SENSOR_3:sda(0)\__PA ,
        fb => \SENSOR_3:sda_wire\ ,
        pad => \SENSOR_3:sda(0)_PAD\ );
    Properties:
    {
    }

Port 7 is empty
CAN 2.0b group 0: empty
Clock group 0: 
    M0S8 Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_2 => \SENSOR_2:Net_847_ff2\ ,
            ff_div_3 => \SENSOR_4:Net_847_ff3\ ,
            ff_div_4 => \SENSOR_1:Net_847_ff4\ ,
            ff_div_5 => \SENSOR_3:Net_847_ff5\ );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\SENSOR_4:SCB\
        PORT MAP (
            clock => \SENSOR_4:Net_847_ff3\ ,
            interrupt => Net_141 ,
            tx => \SENSOR_4:tx_wire\ ,
            rts => \SENSOR_4:rts_wire\ ,
            mosi_m => \SENSOR_4:mosi_m_wire\ ,
            select_m_3 => \SENSOR_4:select_m_wire_3\ ,
            select_m_2 => \SENSOR_4:select_m_wire_2\ ,
            select_m_1 => \SENSOR_4:select_m_wire_1\ ,
            select_m_0 => \SENSOR_4:select_m_wire_0\ ,
            sclk_m => \SENSOR_4:sclk_m_wire\ ,
            miso_s => \SENSOR_4:miso_s_wire\ ,
            scl => \SENSOR_4:scl_wire\ ,
            sda => \SENSOR_4:sda_wire\ ,
            tx_req => Net_144 ,
            rx_req => Net_143 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\SENSOR_1:SCB\
        PORT MAP (
            clock => \SENSOR_1:Net_847_ff4\ ,
            interrupt => Net_27 ,
            tx => \SENSOR_1:tx_wire\ ,
            rts => \SENSOR_1:rts_wire\ ,
            mosi_m => \SENSOR_1:mosi_m_wire\ ,
            select_m_3 => \SENSOR_1:select_m_wire_3\ ,
            select_m_2 => \SENSOR_1:select_m_wire_2\ ,
            select_m_1 => \SENSOR_1:select_m_wire_1\ ,
            select_m_0 => \SENSOR_1:select_m_wire_0\ ,
            sclk_m => \SENSOR_1:sclk_m_wire\ ,
            miso_s => \SENSOR_1:miso_s_wire\ ,
            scl => \SENSOR_1:scl_wire\ ,
            sda => \SENSOR_1:sda_wire\ ,
            tx_req => Net_30 ,
            rx_req => Net_29 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
    SCB Block @ F(SCB,2): 
    m0s8scbcell: Name =\SENSOR_2:SCB\
        PORT MAP (
            clock => \SENSOR_2:Net_847_ff2\ ,
            interrupt => Net_103 ,
            tx => \SENSOR_2:tx_wire\ ,
            rts => \SENSOR_2:rts_wire\ ,
            mosi_m => \SENSOR_2:mosi_m_wire\ ,
            select_m_3 => \SENSOR_2:select_m_wire_3\ ,
            select_m_2 => \SENSOR_2:select_m_wire_2\ ,
            select_m_1 => \SENSOR_2:select_m_wire_1\ ,
            select_m_0 => \SENSOR_2:select_m_wire_0\ ,
            sclk_m => \SENSOR_2:sclk_m_wire\ ,
            miso_s => \SENSOR_2:miso_s_wire\ ,
            scl => \SENSOR_2:scl_wire\ ,
            sda => \SENSOR_2:sda_wire\ ,
            tx_req => Net_106 ,
            rx_req => Net_105 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
    SCB Block @ F(SCB,3): 
    m0s8scbcell: Name =\SENSOR_3:SCB\
        PORT MAP (
            clock => \SENSOR_3:Net_847_ff5\ ,
            interrupt => Net_122 ,
            tx => \SENSOR_3:tx_wire\ ,
            rts => \SENSOR_3:rts_wire\ ,
            mosi_m => \SENSOR_3:mosi_m_wire\ ,
            select_m_3 => \SENSOR_3:select_m_wire_3\ ,
            select_m_2 => \SENSOR_3:select_m_wire_2\ ,
            select_m_1 => \SENSOR_3:select_m_wire_1\ ,
            select_m_0 => \SENSOR_3:select_m_wire_0\ ,
            sclk_m => \SENSOR_3:sclk_m_wire\ ,
            miso_s => \SENSOR_3:miso_s_wire\ ,
            scl => \SENSOR_3:scl_wire\ ,
            sda => \SENSOR_3:sda_wire\ ,
            tx_req => Net_125 ,
            rx_req => Net_124 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
CapSense group 0: empty
8-bit IDAC group 0: empty
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: empty
Comparator/Opamp group 0: empty
Die Temp group 0: empty
SAR ADC group 0: empty
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
GANGED_PICU group 0: empty
WCO group 0: empty
M0S8DMAC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+------------------------
   1 |   0 |     * |      NONE |    OPEN_DRAIN_LO | \SENSOR_4:scl(0)\ | FB(\SENSOR_4:scl_wire\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO | \SENSOR_4:sda(0)\ | FB(\SENSOR_4:sda_wire\)
-----+-----+-------+-----------+------------------+-------------------+------------------------
   2 |   0 |     * |      NONE |    OPEN_DRAIN_LO | \SENSOR_1:scl(0)\ | FB(\SENSOR_1:scl_wire\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO | \SENSOR_1:sda(0)\ | FB(\SENSOR_1:sda_wire\)
     |   2 |     * |      NONE |         CMOS_OUT |          LED_1(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |          LED_2(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |          LED_3(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |          LED_4(0) | 
-----+-----+-------+-----------+------------------+-------------------+------------------------
   5 |   0 |     * |      NONE |    OPEN_DRAIN_LO | \SENSOR_2:scl(0)\ | FB(\SENSOR_2:scl_wire\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO | \SENSOR_2:sda(0)\ | FB(\SENSOR_2:sda_wire\)
-----+-----+-------+-----------+------------------+-------------------+------------------------
   6 |   0 |     * |      NONE |    OPEN_DRAIN_LO | \SENSOR_3:scl(0)\ | FB(\SENSOR_3:scl_wire\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO | \SENSOR_3:sda(0)\ | FB(\SENSOR_3:sda_wire\)
-----------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.002ms
Digital Placement phase: Elapsed time ==> 0s.790ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.351ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.790ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.041ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Test_All_Sensor_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.509ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.257ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.975ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.052ms
API generation phase: Elapsed time ==> 5s.846ms
Dependency generation phase: Elapsed time ==> 0s.046ms
Cleanup phase: Elapsed time ==> 0s.002ms
