// Seed: 386217760
module module_0 (
    input supply0 id_0,
    input wand id_1,
    input tri id_2,
    output uwire id_3,
    output uwire id_4,
    output uwire id_5
);
  logic id_7;
endmodule
module module_1 #(
    parameter id_4 = 32'd94
) (
    input tri1 id_0,
    input wand id_1,
    output wand id_2,
    input tri0 id_3,
    output tri0 _id_4,
    input supply0 id_5,
    output tri1 id_6
);
  wire id_8;
  logic [1 'b0 : 1  -  !  id_4] id_9;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_5,
      id_6,
      id_2,
      id_6
  );
  assign modCall_1.id_5 = 0;
endmodule
