Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed May  1 00:24:13 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    59 |
| Unused register locations in slices containing registers |   152 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            3 |
|      4 |            5 |
|      5 |            6 |
|      6 |            3 |
|      7 |            1 |
|      8 |           15 |
|     10 |            4 |
|     11 |            1 |
|     13 |            1 |
|     14 |            2 |
|     15 |            1 |
|    16+ |           15 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             151 |           47 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |              91 |           37 |
| Yes          | No                    | No                     |             418 |           98 |
| Yes          | No                    | Yes                    |              27 |            5 |
| Yes          | Yes                   | No                     |             165 |           45 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                         Clock Signal                                         |                                                                          Enable Signal                                                                         |                                                                     Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/BAUDGENERATOR/clock_out |                                                                                                                                                                |                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                         |                1 |              2 |
|  design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/tx_clock_mod/tx_clock   |                                                                                                                                                                | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/RX_shift_register_SIPO/SR[0]                                                |                1 |              2 |
|  design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/tx_clock_mod/tx_clock   |                                                                                                                                                                |                                                                                                                                                         |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              |                                                                                                                                                                | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                             |                1 |              4 |
|  design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/BAUDGENERATOR/clock_out |                                                                                                                                                                | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/tx_clock_mod/count[3]_i_1__1_n_0                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                         |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                     |                2 |              4 |
|  design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/BAUDGENERATOR/clock_out | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/counter_8incr                                                                      | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/bit_counter/AR[0]                                                           |                1 |              4 |
|  design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/BAUDGENERATOR/clock_out | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/counter_16incr                                                                     | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/counter_mod16/reset_16count                                                 |                1 |              5 |
|  design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/BAUDGENERATOR/clock_out | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/counter_bit_incr                                                                   | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/bit_counter/AR[0]                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                    |                1 |              5 |
|  design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/tx_clock_mod/tx_clock   | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/TX_UART/TX_counter/shift_en                                                                | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/TX_UART/TX_counter/reset_counter                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0   |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                     | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                       |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              |                                                                                                                                                                | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S_AXI_INTR_inst/gen_intr_detection[0].gen_intr_edge_detect.gen_intr_falling_edge_detect.intr_ff[0]_i_1_n_0 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              |                                                                                                                                                                | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S_AXI_INTR_inst/gen_intr_detection[1].gen_intr_edge_detect.gen_intr_rising_edge_detect.intr_ff[1]_i_1_n_0  |                2 |              6 |
|  design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/BAUDGENERATOR/clock_out |                                                                                                                                                                | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/RX_shift_register_SIPO/SR[0]                                                |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                         |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                  | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/RX_shift_register_SIPO/SR[0]                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                 | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/RX_shift_register_SIPO/SR[0]                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                 | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/RX_shift_register_SIPO/SR[0]                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                 | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/RX_shift_register_SIPO/SR[0]                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                 | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/RX_shift_register_SIPO/SR[0]                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                 | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/RX_shift_register_SIPO/SR[0]                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              |                                                                                                                                                                | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/BAUDGENERATOR/count[7]_i_1_n_0                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/FSM_onehot_current_state_reg[4]_0[0]                                               | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/RX_shift_register_SIPO/SR[0]                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                  | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/RX_shift_register_SIPO/SR[0]                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                 | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/RX_shift_register_SIPO/SR[0]                                                |                1 |              8 |
|  design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/tx_clock_mod/tx_clock   | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/TX_UART/TX_shift_register/tmp_sig[0]_i_2_n_0                                               | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/RX_shift_register_SIPO/SR[0]                                                |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              |                                                                                                                                                                | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/RX_shift_register_SIPO/SR[0]                                                |                4 |             10 |
|  design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/BAUDGENERATOR/clock_out | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/bit_counter/E[0]                                                                   | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/RX_shift_register_SIPO/SR[0]                                                |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                    |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                  |                7 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                         |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                         |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                         |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                          |                                                                                                                                                         |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              |                                                                                                                                                                | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S_AXI_INTR_inst/inst_edge_det/reset                                                                        |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                  |                7 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                        |                                                                                                                                                         |                9 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/slv_reg_rden                                                                                         | design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/RX_shift_register_SIPO/SR[0]                                                |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                         |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                         |                9 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                         |                7 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                         |               10 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                         |               10 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]       |                                                                                                                                                         |                8 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                         |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                         |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                              |                                                                                                                                                                |                                                                                                                                                         |               46 |            149 |
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


