<table class="sphinxhide" width="100%">
 <tr width="100%">
    <td align="center"><img src="https://github.com/Xilinx/Image-Collateral/blob/main/xilinx-logo.png?raw=true" width="30%"/><h1>Versal™ NoC/DDRMC Design Flow Tutorials</h1>
    <a href="https://www.xilinx.com/products/design-tools/vivado.html">See Vivado™ Development Environment on xilinx.com</a>
    </td>
 </tr>
</table>

# Introduction to NoC DDRMC Design Flow

***Version: Vivado 2021.1***


## Introduction

### Tutorial Overview
This tutorial introduce different design aspects for the NoC DDRMC by providing step-by-step instructions to create different designs and running simulations.



## Before You Begin

To build and run the NoC DDRMC tutorials, download and install the following:

* [Vivado 2021.2](www.xilinx.com)


### Module 01 -Basic NoC Design


[Read more...](Module_01_Basic_NoC_Design)

### Module 02 - Using the Integrated Memory Controller with the NoC


[Read more...](Module_02_Using_Integrated_Memory_Controller_with_NoC)

### Module 03 -Isochronous Class with Streaming Traffic


[Read more...](Module_03_Isochronous_class_with_streaming_traffic)

### Module 04 - Inter-NoC Interface-Connecting Multiple NoC Instances


[Read more...](Module_04_Inter_NoC_Interface_Connecting_multiple_NoC_instances)

### Module 05 - Synthesis and Implementing the Design


[Read more...](Module_05_Synthesis_and_Implementing_Design)



<hr class="sphinxhide"></hr>

<p class="sphinxhide" align="center"><sub>Copyright © 2020–2024 Advanced Micro Devices, Inc.</sub></p>

<p class="sphinxhide" align="center"><sup><a href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a></sup></p>
