<!doctype html><html lang=en-us><head><meta charset=UTF-8><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1"><meta http-equiv=X-UA-Compatible content="ie=edge"><meta name=robots content="index, follow"><meta name=author content><meta name=description content><link rel=author type=text/plain href=/humans.txt><link rel=apple-touch-icon sizes=180x180 href=/apple-touch-icon.png><link rel=icon href=/favicon.ico type=image/x-icon><link rel=icon type=image/png sizes=32x32 href=/favicon-32x32.png><link rel=icon type=image/png sizes=16x16 href=/favicon-16x16.png><link rel=manifest href=/site.webmanifest><meta name=msapplication-TileImage content="/mstile-144x144.png"><meta name=theme-color content="#494f5c"><meta name=msapplication-TileColor content="#494f5c"><link rel=mask-icon href=/safari-pinned-tab.svg color=#494f5c><meta itemprop=name content="Using Vivado HLS with vivado_hls_create_project"><meta itemprop=description content="Introduction vivado_hls_create_project is a tool for using Vivado HLS on command line. Specifically, it generates Makefile and tcl scripts for using Vivado HLS only with make command. Let’s use it to create a simple IP!"><meta itemprop=datePublished content="2019-06-23T22:00:00+09:00"><meta itemprop=dateModified content="2019-06-23T22:00:00+09:00"><meta itemprop=wordCount content="481"><meta itemprop=keywords content="Vivado HLS,Make"><meta property="og:url" content="https://Kenta11.github.io/posts/2019-06-23-vivado_hls_create_project-en/"><meta property="og:site_name" content="Kenta Arai Webpage"><meta property="og:title" content="Using Vivado HLS with vivado_hls_create_project"><meta property="og:description" content="Introduction vivado_hls_create_project is a tool for using Vivado HLS on command line. Specifically, it generates Makefile and tcl scripts for using Vivado HLS only with make command. Let’s use it to create a simple IP!"><meta property="og:locale" content="en_us"><meta property="og:type" content="article"><meta property="article:section" content="posts"><meta property="article:published_time" content="2019-06-23T22:00:00+09:00"><meta property="article:modified_time" content="2019-06-23T22:00:00+09:00"><meta property="article:tag" content="Vivado HLS"><meta property="article:tag" content="Make"><meta name=twitter:card content="summary"><meta name=twitter:title content="Using Vivado HLS with vivado_hls_create_project"><meta name=twitter:description content="Introduction vivado_hls_create_project is a tool for using Vivado HLS on command line. Specifically, it generates Makefile and tcl scripts for using Vivado HLS only with make command. Let’s use it to create a simple IP!"><script type=application/ld+json>{"@context":"https://schema.org","@type":"BlogPosting","headline":"Using Vivado HLS with vivado_hls_create_project","name":"Using Vivado HLS with vivado_hls_create_project","description":"Introduction vivado_hls_create_project is a tool for using Vivado HLS on command line. Specifically, it generates Makefile and tcl scripts for using Vivado HLS only with make command. Let\u0026rsquo;s use it to create a simple IP!\n","keywords":["Vivado HLS","make"],"articleBody":"Introduction vivado_hls_create_project is a tool for using Vivado HLS on command line. Specifically, it generates Makefile and tcl scripts for using Vivado HLS only with make command. Let’s use it to create a simple IP!\nGenerating Makefile and tcl scripts Let’s create an adder module for Zybo Z7-20. Command list shows FPGAs to which vivado_hls_create_project deals with.\n$ vivado_hls_create_project list Board Part -------------------------------------------------- Alpha-Data xc7vx690tffg1157-2 KU_Alphadata xcku060-ffva1156-2-e Xilinx_ZedBoard xc7z020clg484-1 Xilinx_AC701 xc7a200tfbg676-2 Xilinx_KC705 xc7k325tffg900-2 Xilinx_KCU105 xcku040-ffva1156-2-e Xilinx_KCU116 xcku5p-ffvb676-2-e Xilinx_KCU1500 xcku115-flvb2104-2-e Xilinx_VC707 xc7vx485tffg1761-2 Xilinx_VC709 xc7vx690tffg1761-2 Xilinx_VCU108 xcvu095-ffva2104-2-e Xilinx_VCU110 xcvu190-flgc2104-2-e Xilinx_VCU118 xcvu9p-flga2104-2L-e Xilinx_VCU1525 xcvu9p-fsgd2104-2L-e Xilinx_ZC702 xc7z020clg484-1 Xilinx_ZC706 xc7z045ffg900-2 Xilinx_ZCU102 xczu9eg-ffvb1156-2-i Xilinx_ZCU106 xczu7ev-ffvc1156-2-i-es2 Xilinx_A-U200 xcu200-fsgd2104-2-e Xilinx_A-U250 xcu250-figd2104-2L-e Basys3 xc7a35t1cpg236-1 Genesys2 xc7k325t2ffg900c-1 Zybo xc7z010clg400-1 Zybo_Z7_10 xc7z010clg400-1 Zybo_Z7_20 xc7z020clg400-1 If you can’t find FPGAs you want to use, add a board name and etc. to /path/to/Vivado/201x.x/common/config/VivadoHls_boards.xml.\nCommand create creates Makefile and tcl scripts. Option -b specifies board name, and last string adder specifies project name.\n$ vivado_hls_create_project create -b Zybo_Z7_20 adder [I 190623 20:21:41 generator:45] generate adder [I 190623 20:21:41 generator:45] generate adder/include [I 190623 20:21:41 generator:45] generate adder/src [I 190623 20:21:41 generator:45] generate adder/test/include [I 190623 20:21:41 generator:45] generate adder/test/src [I 190623 20:21:41 generator:45] generate adder/script [I 190623 20:21:41 generator:49] generate Makefile [I 190623 20:21:41 generator:64] generate tcl scripts [I 190623 20:21:41 deviceinfo:35] Part of Zybo_Z7_20 found -\u003e xc7z020clg400-1 [I 190623 20:21:41 generator:111] generate directives.tcl [I 190623 20:21:41 generator:116] generate .gitignore $ tree adder adder ├── Makefile ├── directives.tcl ├── include ├── script │ ├── cosim.tcl │ ├── csim.tcl │ ├── csynth.tcl │ ├── export.tcl │ └── init.tcl ├── src └── test ├── include └── src 6 directories, 7 files include/ is a directory for header and src/ is for C++ files. test/ is for test codes.\nC simulation Write source code of adder module.\ninclude/adder.hpp #ifndef _ADDER_HPP_ #define _ADDER_HPP_ void adder(int a, int b, int *sum); #endif // _ADDER_HPP_ src/adder.cpp #include \"adder.hpp\" void adder(int a, int b, int *sum) { *sum = a + b; } Also write test bench .\ntest/src/test_adder.cpp #include \"adder.hpp\" #include int main(int argc, const char **argv) { int a, b, sum; a = 10; b = 24; adder(a, b, \u0026sum); assert(sum == (a + b)); return 0; } C simulation is executed by using make csim.\nBuilding IP If test is passed, build adder. IP is exported by using make export. Check the IP on Vivado!\nVersion management using git There is a .gitignore in the project. It ignores a product. So you can manage source codes, Makefile and tcl scripts with git.\n$ git init Initialized empty Git repository in /xxx/xxx/adder/.git/ $ git status On branch master No commits yet Untracked files: (use \"git add ...\" to include in what will be committed) .gitignore Makefile directives.tcl include/ script/ src/ test/ nothing added to commit but untracked files present (use \"git add\" to track) Conclusion If you find out bugs or problems, send me a message to my twitter.\n","wordCount":"481","inLanguage":"en","datePublished":"2019-06-23T22:00:00+09:00","dateModified":"2019-06-23T22:00:00+09:00","author":{"@type":"Person","name":null},"mainEntityOfPage":{"@type":"WebPage","@id":"https://Kenta11.github.io/posts/2019-06-23-vivado_hls_create_project-en/"},"publisher":{"@type":"Organization","name":"Kenta Arai Webpage","description":"","logo":{"@type":"ImageObject","url":"https://Kenta11.github.io/favicon.ico"}}}</script><title>Using Vivado HLS with vivado_hls_create_project</title>
<link rel="stylesheet dns-prefetch preconnect preload prefetch" as=style href=https://Kenta11.github.io/css/style.min.d3facc2d5fe42af72ee5a80584900a45ffee6035df0ef582bd8696c2fe0c9da5.css integrity="sha256-0/rMLV/kKvcu5agFhJAKRf/uYDXfDvWCvYaWwv4MnaU=" crossorigin=anonymous></head><body id=page><header id=site-header class="animated slideInUp"><div class="hdr-wrapper section-inner"><div class=hdr-left><div class=site-branding><a href=https://Kenta11.github.io/>Kenta Arai Webpage</a></div><nav class="site-nav hide-in-mobile"><a href=https://Kenta11.github.io/posts/>Posts</a><a href=https://Kenta11.github.io/about/>About</a><a href=https://Kenta11.github.io/projects/>Projects</a></nav></div><div class="hdr-right hdr-icons"><button id=toc-btn class="hdr-btn desktop-only-ib" title><svg width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-list"><line x1="8" y1="6" x2="21" y2="6"/><line x1="8" y1="12" x2="21" y2="12"/><line x1="8" y1="18" x2="21" y2="18"/><line x1="3" y1="6" x2="3" y2="6"/><line x1="3" y1="12" x2="3" y2="12"/><line x1="3" y1="18" x2="3" y2="18"/></svg></button><span class="hdr-social hide-in-mobile"><a href=https://twitter.com/isKenta14 target=_blank rel="noopener me" title=Twitter><svg class="feather" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M23 3a10.9 10.9.0 01-3.14 1.53 4.48 4.48.0 00-7.86 3v1A10.66 10.66.0 013 4s-4 9 5 13a11.64 11.64.0 01-7 2c9 5 20 0 20-11.5a4.5 4.5.0 00-.08-.83A7.72 7.72.0 0023 3z"/></svg></a><a href=https://github.com/Kenta11 target=_blank rel="noopener me" title=Github><svg class="feather" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M9 19c-5 1.5-5-2.5-7-3m14 6v-3.87a3.37 3.37.0 00-.94-2.61c3.14-.35 6.44-1.54 6.44-7A5.44 5.44.0 0020 4.77 5.07 5.07.0 0019.91 1S18.73.65 16 2.48a13.38 13.38.0 00-7 0C6.27.65 5.09 1 5.09 1A5.07 5.07.0 005 4.77 5.44 5.44.0 003.5 8.55c0 5.42 3.3 6.61 6.44 7A3.37 3.37.0 009 18.13V22"/></svg></a><a href=https://gitlab.com/Kenta111 target=_blank rel="noopener me" title=Gitlab><svg class="feather" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M22.65 14.39 12 22.13 1.35 14.39a.84.84.0 01-.3-.94l1.22-3.78 2.44-7.51A.42.42.0 014.82 2a.43.43.0 01.58.0.42.42.0 01.11.18l2.44 7.49h8.1l2.44-7.51A.42.42.0 0118.6 2a.43.43.0 01.58.0.42.42.0 01.11.18l2.44 7.51L23 13.45a.84.84.0 01-.35.94z"/></svg></a><a href=https://qiita.com/Kenta11 target=_blank rel="noopener me" title=Qiita><svg class="feather feather-link" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M10 13a5 5 0 007.54.54l3-3a5 5 0 00-7.07-7.07l-1.72 1.71"/><path d="M14 11a5 5 0 00-7.54-.54l-3 3a5 5 0 007.07 7.07l1.71-1.71"/></svg></a><a href=https://speakerdeck.com/kenta11 target=_blank rel="noopener me" title=Speakerdeck><svg class="feather feather-link" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M10 13a5 5 0 007.54.54l3-3a5 5 0 00-7.07-7.07l-1.72 1.71"/><path d="M14 11a5 5 0 00-7.54-.54l-3 3a5 5 0 007.07 7.07l1.71-1.71"/></svg></a></span><button id=menu-btn class=hdr-btn title><svg width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-menu"><line x1="3" y1="12" x2="21" y2="12"/><line x1="3" y1="6" x2="21" y2="6"/><line x1="3" y1="18" x2="21" y2="18"/></svg></button></div></div></header><div id=mobile-menu class="animated fast"><ul><li><a href=https://Kenta11.github.io/posts/>Posts</a></li><li><a href=https://Kenta11.github.io/about/>About</a></li><li><a href=https://Kenta11.github.io/projects/>Projects</a></li></ul></div><main class="site-main section-inner animated fadeIn faster"><article class=thin><header class=post-header><div class=post-date><span>Jun 23, 2019</span></div><h1>Using Vivado HLS with vivado_hls_create_project</h1></header><div class=post-description><p><svg width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-tag meta-icon"><path d="M20.59 13.41l-7.17 7.17a2 2 0 01-2.83.0L2 12V2h10l8.59 8.59a2 2 0 010 2.82z"/><line x1="7" y1="7" x2="7" y2="7"/></svg><span class=tag><a href=https://Kenta11.github.io/tags/vivado-hls>Vivado HLS</a></span><span class=tag><a href=https://Kenta11.github.io/tags/make>make</a></span></p><p><svg width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-file-text"><path d="M14 2H6A2 2 0 004 4v16a2 2 0 002 2h12a2 2 0 002-2V8z"/><polyline points="14 2 14 8 20 8"/><line x1="16" y1="13" x2="8" y2="13"/><line x1="16" y1="17" x2="8" y2="17"/><polyline points="10 9 9 9 8 9"/></svg>481&nbspWords</p><p><svg width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-calendar"><rect x="3" y="4" width="18" height="18" rx="2" ry="2"/><line x1="16" y1="2" x2="16" y2="6"/><line x1="8" y1="2" x2="8" y2="6"/><line x1="3" y1="10" x2="21" y2="10"/></svg>2019-06-23 13:00 +0000</p></div><hr class=post-end><div class=content><h2 id=introduction>Introduction<a href=#introduction class=anchor aria-hidden=true><svg viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M15 7h3a5 5 0 015 5 5 5 0 01-5 5h-3m-6 0H6a5 5 0 01-5-5 5 5 0 015-5h3"/><line x1="8" y1="12" x2="16" y2="12"/></svg></a></h2><p>vivado_hls_create_project is a tool for using Vivado HLS on command line.
Specifically, it generates Makefile and tcl scripts for using Vivado HLS only with make command.
Let&rsquo;s use it to create a simple IP!</p><h2 id=generating-makefile-and-tcl-scripts>Generating Makefile and tcl scripts<a href=#generating-makefile-and-tcl-scripts class=anchor aria-hidden=true><svg viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M15 7h3a5 5 0 015 5 5 5 0 01-5 5h-3m-6 0H6a5 5 0 01-5-5 5 5 0 015-5h3"/><line x1="8" y1="12" x2="16" y2="12"/></svg></a></h2><p>Let&rsquo;s create an adder module for Zybo Z7-20.
Command <code>list</code> shows FPGAs to which vivado_hls_create_project deals with.</p><pre tabindex=0><code>$ vivado_hls_create_project list
Board               Part
--------------------------------------------------
Alpha-Data          xc7vx690tffg1157-2
KU_Alphadata        xcku060-ffva1156-2-e
Xilinx_ZedBoard     xc7z020clg484-1
Xilinx_AC701        xc7a200tfbg676-2
Xilinx_KC705        xc7k325tffg900-2
Xilinx_KCU105       xcku040-ffva1156-2-e
Xilinx_KCU116       xcku5p-ffvb676-2-e
Xilinx_KCU1500      xcku115-flvb2104-2-e
Xilinx_VC707        xc7vx485tffg1761-2
Xilinx_VC709        xc7vx690tffg1761-2
Xilinx_VCU108       xcvu095-ffva2104-2-e
Xilinx_VCU110       xcvu190-flgc2104-2-e
Xilinx_VCU118       xcvu9p-flga2104-2L-e
Xilinx_VCU1525      xcvu9p-fsgd2104-2L-e
Xilinx_ZC702        xc7z020clg484-1
Xilinx_ZC706        xc7z045ffg900-2
Xilinx_ZCU102       xczu9eg-ffvb1156-2-i
Xilinx_ZCU106       xczu7ev-ffvc1156-2-i-es2
Xilinx_A-U200       xcu200-fsgd2104-2-e
Xilinx_A-U250       xcu250-figd2104-2L-e
Basys3              xc7a35t1cpg236-1
Genesys2            xc7k325t2ffg900c-1
Zybo                xc7z010clg400-1
Zybo_Z7_10          xc7z010clg400-1
Zybo_Z7_20          xc7z020clg400-1
</code></pre><p>If you can&rsquo;t find FPGAs you want to use, add a board name and etc. to <code>/path/to/Vivado/201x.x/common/config/VivadoHls_boards.xml</code>.</p><p>Command <code>create</code> creates Makefile and tcl scripts.
Option <code>-b</code> specifies board name, and last string <code>adder</code> specifies project name.</p><pre tabindex=0><code>$ vivado_hls_create_project create -b Zybo_Z7_20 adder
[I 190623 20:21:41 generator:45] generate adder
[I 190623 20:21:41 generator:45] generate adder/include
[I 190623 20:21:41 generator:45] generate adder/src
[I 190623 20:21:41 generator:45] generate adder/test/include
[I 190623 20:21:41 generator:45] generate adder/test/src
[I 190623 20:21:41 generator:45] generate adder/script
[I 190623 20:21:41 generator:49] generate Makefile
[I 190623 20:21:41 generator:64] generate tcl scripts
[I 190623 20:21:41 deviceinfo:35] Part of Zybo_Z7_20 found -&gt; xc7z020clg400-1
[I 190623 20:21:41 generator:111] generate directives.tcl
[I 190623 20:21:41 generator:116] generate .gitignore
$ tree adder
adder
├── Makefile
├── directives.tcl
├── include
├── script
│   ├── cosim.tcl
│   ├── csim.tcl
│   ├── csynth.tcl
│   ├── export.tcl
│   └── init.tcl
├── src
└── test
    ├── include
    └── src

6 directories, 7 files
</code></pre><p>include/ is a directory for header and src/ is for C++ files.
test/ is for test codes.</p><h2 id=c-simulation>C simulation<a href=#c-simulation class=anchor aria-hidden=true><svg viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M15 7h3a5 5 0 015 5 5 5 0 01-5 5h-3m-6 0H6a5 5 0 01-5-5 5 5 0 015-5h3"/><line x1="8" y1="12" x2="16" y2="12"/></svg></a></h2><p>Write source code of adder module.</p><ul><li>include/adder.hpp</li></ul><pre tabindex=0><code>#ifndef _ADDER_HPP_
#define _ADDER_HPP_

void adder(int a, int b, int *sum);

#endif // _ADDER_HPP_
</code></pre><ul><li>src/adder.cpp</li></ul><pre tabindex=0><code>#include &#34;adder.hpp&#34;

void adder(int a, int b, int *sum) {
    *sum = a + b;
}
</code></pre><p>Also write test bench .</p><ul><li>test/src/test_adder.cpp</li></ul><pre tabindex=0><code>#include &#34;adder.hpp&#34;

#include &lt;cassert&gt;

int main(int argc, const char **argv) {
    int a, b, sum;
    a = 10;
    b = 24;

    adder(a, b, &amp;sum);
    assert(sum == (a + b));
    
    return 0;
}
</code></pre><p>C simulation is executed by using <code>make csim</code>.</p><h2 id=building-ip>Building IP<a href=#building-ip class=anchor aria-hidden=true><svg viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M15 7h3a5 5 0 015 5 5 5 0 01-5 5h-3m-6 0H6a5 5 0 01-5-5 5 5 0 015-5h3"/><line x1="8" y1="12" x2="16" y2="12"/></svg></a></h2><p>If test is passed, build adder.
IP is exported by using <code>make export</code>.
Check the IP on Vivado!</p><p><img src=ip.png alt="Adder IP" title="Adder IP"></p><h2 id=version-management-using-git>Version management using git<a href=#version-management-using-git class=anchor aria-hidden=true><svg viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M15 7h3a5 5 0 015 5 5 5 0 01-5 5h-3m-6 0H6a5 5 0 01-5-5 5 5 0 015-5h3"/><line x1="8" y1="12" x2="16" y2="12"/></svg></a></h2><p>There is a .gitignore in the project.
It ignores a product.
So you can manage source codes, Makefile and tcl scripts with git.</p><pre tabindex=0><code>$ git init
Initialized empty Git repository in /xxx/xxx/adder/.git/
$ git status
On branch master

No commits yet

Untracked files:
  (use &#34;git add &lt;file&gt;...&#34; to include in what will be committed)

        .gitignore
        Makefile
        directives.tcl
        include/
        script/
        src/
        test/

nothing added to commit but untracked files present (use &#34;git add&#34; to track)
</code></pre><h2 id=conclusion>Conclusion<a href=#conclusion class=anchor aria-hidden=true><svg viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M15 7h3a5 5 0 015 5 5 5 0 01-5 5h-3m-6 0H6a5 5 0 01-5-5 5 5 0 015-5h3"/><line x1="8" y1="12" x2="16" y2="12"/></svg></a></h2><p>If you find out bugs or problems, send me a message to <a href=https://twitter.com/isKenta14>my twitter</a>.</p></div></article><aside id=toc><div class=toc-title>Table of Contents</div><nav id=TableOfContents><ul><li><a href=#introduction>Introduction</a></li><li><a href=#generating-makefile-and-tcl-scripts>Generating Makefile and tcl scripts</a></li><li><a href=#c-simulation>C simulation</a></li><li><a href=#building-ip>Building IP</a></li><li><a href=#version-management-using-git>Version management using git</a></li><li><a href=#conclusion>Conclusion</a></li></ul></nav></aside><div class="post-nav thin"><a class=next-post href=https://Kenta11.github.io/posts/2019-09-22-techbookfest-jp/><span class=post-nav-label><svg width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-arrow-left"><line x1="19" y1="12" x2="5" y2="12"/><polyline points="12 19 5 12 12 5"/></svg>&nbsp;Newer</span><br><span>技術書展7に行ってきました</span>
</a><a class=prev-post href=https://Kenta11.github.io/posts/2019-06-23-vivado_hls_create_project-jp/><span class=post-nav-label>Older&nbsp;<svg width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-arrow-right"><line x1="5" y1="12" x2="19" y2="12"/><polyline points="12 5 19 12 12 19"/></svg></span><br><span>vivado_hls_create_projectでVivado HLSを使う</span></a></div><div id=comments class=thin></div></main><footer id=site-footer class="section-inner thin animated fadeIn faster"><p>&copy; 2025 <a href=https://Kenta11.github.io/>Kenta Arai Webpage</a>
&#183; &#183; Made with <a href=https://gohugo.io/ target=_blank rel=noopener>Hugo</a>
&#183; Theme <a href=https://github.com/1bl4z3r/hermit-V2 target=_blank rel=noopener>Hermit-V2</a></p></footer><script async src=https://Kenta11.github.io/js/bundle.min.c7c384e4d29d192bbac6811ae4660bb01767194a5bea56baca77e8260f93ea16.js integrity="sha256-x8OE5NKdGSu6xoEa5GYLsBdnGUpb6la6ynfoJg+T6hY=" crossorigin=anonymous></script></body></html>