circuit ChiselTPU :
  module ActReg :
    input clock : Clock
    input reset : UInt<1>
    input io_index : UInt<3>
    input io_a_0_0 : SInt<32>
    input io_a_0_1 : SInt<32>
    input io_a_1_0 : SInt<32>
    input io_a_1_1 : SInt<32>
    output io_a_out_0 : SInt<32>
    output io_a_out_1 : SInt<32>

    node _T = lt(io_index, UInt<2>("h3")) @[TPU.scala 309:19]
    node _T_1 = asSInt(io_index) @[TPU.scala 311:35]
    node _T_2 = sub(asSInt(UInt<2>("h1")), _T_1) @[TPU.scala 311:25]
    node _T_3 = tail(_T_2, 1) @[TPU.scala 311:25]
    node _T_4 = asSInt(_T_3) @[TPU.scala 311:25]
    node _T_5 = leq(_T_4, asSInt(UInt<1>("h0"))) @[TPU.scala 311:42]
    node _T_6 = asSInt(io_index) @[TPU.scala 311:77]
    node _T_7 = sub(asSInt(UInt<3>("h3")), _T_6) @[TPU.scala 311:67]
    node _T_8 = tail(_T_7, 1) @[TPU.scala 311:67]
    node _T_9 = asSInt(_T_8) @[TPU.scala 311:67]
    node _T_10 = gt(_T_9, asSInt(UInt<1>("h0"))) @[TPU.scala 311:84]
    node _T_11 = and(_T_5, _T_10) @[TPU.scala 311:49]
    node _io_a_out_0_T = sub(UInt<2>("h2"), io_index) @[TPU.scala 312:55]
    node _io_a_out_0_T_1 = tail(_io_a_out_0_T, 1) @[TPU.scala 312:55]
    node _io_a_out_0_T_2 = bits(_io_a_out_0_T_1, 0, 0)
    node _GEN_0 = validif(eq(UInt<1>("h0"), _io_a_out_0_T_2), io_a_0_0) @[TPU.scala 312:{25,25}]
    node _GEN_1 = mux(eq(UInt<1>("h1"), _io_a_out_0_T_2), io_a_1_0, _GEN_0) @[TPU.scala 312:{25,25}]
    node _io_a_io_a_out_0_T_2_0 = _GEN_1 @[TPU.scala 312:25]
    node _GEN_2 = mux(_T_11, _io_a_io_a_out_0_T_2_0, asSInt(UInt<1>("h0"))) @[TPU.scala 311:90 312:25 315:25]
    node _T_12 = asSInt(io_index) @[TPU.scala 311:35]
    node _T_13 = sub(asSInt(UInt<1>("h0")), _T_12) @[TPU.scala 311:25]
    node _T_14 = tail(_T_13, 1) @[TPU.scala 311:25]
    node _T_15 = asSInt(_T_14) @[TPU.scala 311:25]
    node _T_16 = leq(_T_15, asSInt(UInt<1>("h0"))) @[TPU.scala 311:42]
    node _T_17 = asSInt(io_index) @[TPU.scala 311:77]
    node _T_18 = sub(asSInt(UInt<3>("h2")), _T_17) @[TPU.scala 311:67]
    node _T_19 = tail(_T_18, 1) @[TPU.scala 311:67]
    node _T_20 = asSInt(_T_19) @[TPU.scala 311:67]
    node _T_21 = gt(_T_20, asSInt(UInt<1>("h0"))) @[TPU.scala 311:84]
    node _T_22 = and(_T_16, _T_21) @[TPU.scala 311:49]
    node _io_a_out_1_T = sub(UInt<1>("h1"), io_index) @[TPU.scala 312:55]
    node _io_a_out_1_T_1 = tail(_io_a_out_1_T, 1) @[TPU.scala 312:55]
    node _io_a_out_1_T_2 = bits(_io_a_out_1_T_1, 0, 0)
    node _GEN_3 = validif(eq(UInt<1>("h0"), _io_a_out_1_T_2), io_a_0_1) @[TPU.scala 312:{25,25}]
    node _GEN_4 = mux(eq(UInt<1>("h1"), _io_a_out_1_T_2), io_a_1_1, _GEN_3) @[TPU.scala 312:{25,25}]
    node _io_a_io_a_out_1_T_2_1 = _GEN_4 @[TPU.scala 312:25]
    node _GEN_5 = mux(_T_22, _io_a_io_a_out_1_T_2_1, asSInt(UInt<1>("h0"))) @[TPU.scala 311:90 312:25 315:25]
    node _GEN_6 = mux(_T, _GEN_2, asSInt(UInt<1>("h0"))) @[TPU.scala 309:35 321:23]
    node _GEN_7 = mux(_T, _GEN_5, asSInt(UInt<1>("h0"))) @[TPU.scala 309:35 321:23]
    io_a_out_0 <= _GEN_6
    io_a_out_1 <= _GEN_7

  module SystArr :
    input clock : Clock
    input reset : UInt<1>
    input io_a_in_0 : SInt<32>
    input io_a_in_1 : SInt<32>
    input io_b_in_0_0 : SInt<32>
    input io_b_in_0_1 : SInt<32>
    input io_b_in_1_0 : SInt<32>
    input io_b_in_1_1 : SInt<32>
    input io_b_readingin : UInt<1>
    output io_out_0 : SInt<32>
    output io_out_1 : SInt<32>
    output io_cmp_debug_0_0 : SInt<32>
    output io_cmp_debug_0_1 : SInt<32>
    output io_cmp_debug_1_0 : SInt<32>
    output io_cmp_debug_1_1 : SInt<32>
    output io_debug_b_regs_0_0 : SInt<32>
    output io_debug_b_regs_0_1 : SInt<32>
    output io_debug_b_regs_1_0 : SInt<32>
    output io_debug_b_regs_1_1 : SInt<32>
    output io_debug_a_regs_0_0 : SInt<32>
    output io_debug_a_regs_0_1 : SInt<32>
    output io_debug_a_regs_1_0 : SInt<32>
    output io_debug_a_regs_1_1 : SInt<32>
    output io_debug_00 : SInt<32>

    reg a_reg_0_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), a_reg_0_0) @[TPU.scala 340:20]
    reg a_reg_0_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), a_reg_0_1) @[TPU.scala 340:20]
    reg a_reg_1_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), a_reg_1_0) @[TPU.scala 340:20]
    reg a_reg_1_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), a_reg_1_1) @[TPU.scala 340:20]
    reg b_reg_0_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), b_reg_0_0) @[TPU.scala 341:20]
    reg b_reg_0_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), b_reg_0_1) @[TPU.scala 341:20]
    reg b_reg_1_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), b_reg_1_0) @[TPU.scala 341:20]
    reg b_reg_1_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), b_reg_1_1) @[TPU.scala 341:20]
    reg cms_reg_0_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), cms_reg_0_0) @[TPU.scala 342:22]
    reg cms_reg_0_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), cms_reg_0_1) @[TPU.scala 342:22]
    reg cms_reg_1_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), cms_reg_1_0) @[TPU.scala 342:22]
    reg cms_reg_1_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), cms_reg_1_1) @[TPU.scala 342:22]
    node _io_debug_00_T = mul(io_a_in_0, b_reg_0_0) @[TPU.scala 346:31]
    node _GEN_0 = mux(io_b_readingin, io_b_in_0_0, b_reg_0_0) @[TPU.scala 347:25 348:13 350:13]
    node _GEN_1 = mux(io_b_readingin, io_b_in_0_1, b_reg_0_1) @[TPU.scala 347:25 348:13 350:13]
    node _GEN_2 = mux(io_b_readingin, io_b_in_1_0, b_reg_1_0) @[TPU.scala 347:25 348:13 350:13]
    node _GEN_3 = mux(io_b_readingin, io_b_in_1_1, b_reg_1_1) @[TPU.scala 347:25 348:13 350:13]
    node _cmp_input_0_0_T = mul(io_a_in_0, b_reg_0_0) @[TPU.scala 360:60]
    node _cmp_input_0_1_T = mul(a_reg_0_0, b_reg_0_1) @[TPU.scala 363:66]
    node _cmp_input_1_0_T = mul(io_a_in_1, b_reg_1_0) @[TPU.scala 368:61]
    node _cmp_input_1_0_T_1 = add(_cmp_input_1_0_T, cms_reg_0_0) @[TPU.scala 368:82]
    node _cmp_input_1_0_T_2 = tail(_cmp_input_1_0_T_1, 1) @[TPU.scala 368:82]
    node _cmp_input_1_0_T_3 = asSInt(_cmp_input_1_0_T_2) @[TPU.scala 368:82]
    node _cmp_input_1_1_T = mul(a_reg_1_0, b_reg_1_1) @[TPU.scala 371:67]
    node _cmp_input_1_1_T_1 = add(_cmp_input_1_1_T, cms_reg_0_1) @[TPU.scala 371:88]
    node _cmp_input_1_1_T_2 = tail(_cmp_input_1_1_T_1, 1) @[TPU.scala 371:88]
    node _cmp_input_1_1_T_3 = asSInt(_cmp_input_1_1_T_2) @[TPU.scala 371:88]
    node _T = asUInt(reset) @[TPU.scala 381:11]
    node _T_1 = eq(_T, UInt<1>("h0")) @[TPU.scala 381:11]
    node _T_2 = asUInt(reset) @[TPU.scala 383:13]
    node _T_3 = eq(_T_2, UInt<1>("h0")) @[TPU.scala 383:13]
    node _T_4 = asUInt(reset) @[TPU.scala 383:13]
    node _T_5 = eq(_T_4, UInt<1>("h0")) @[TPU.scala 383:13]
    node _T_6 = asUInt(reset) @[TPU.scala 385:11]
    node _T_7 = eq(_T_6, UInt<1>("h0")) @[TPU.scala 385:11]
    node _T_8 = asUInt(reset) @[TPU.scala 386:11]
    node _T_9 = eq(_T_8, UInt<1>("h0")) @[TPU.scala 386:11]
    node _T_10 = asUInt(reset) @[TPU.scala 388:13]
    node _T_11 = eq(_T_10, UInt<1>("h0")) @[TPU.scala 388:13]
    node _T_12 = asUInt(reset) @[TPU.scala 388:13]
    node _T_13 = eq(_T_12, UInt<1>("h0")) @[TPU.scala 388:13]
    node _T_14 = asUInt(reset) @[TPU.scala 390:11]
    node _T_15 = eq(_T_14, UInt<1>("h0")) @[TPU.scala 390:11]
    node _T_16 = asUInt(reset) @[TPU.scala 392:13]
    node _T_17 = eq(_T_16, UInt<1>("h0")) @[TPU.scala 392:13]
    node _T_18 = asUInt(reset) @[TPU.scala 392:13]
    node _T_19 = eq(_T_18, UInt<1>("h0")) @[TPU.scala 392:13]
    node _T_20 = asUInt(reset) @[TPU.scala 394:11]
    node _T_21 = eq(_T_20, UInt<1>("h0")) @[TPU.scala 394:11]
    node _T_22 = asUInt(reset) @[TPU.scala 396:13]
    node _T_23 = eq(_T_22, UInt<1>("h0")) @[TPU.scala 396:13]
    node _T_24 = asUInt(reset) @[TPU.scala 396:13]
    node _T_25 = eq(_T_24, UInt<1>("h0")) @[TPU.scala 396:13]
    node _T_26 = asUInt(reset) @[TPU.scala 398:11]
    node _T_27 = eq(_T_26, UInt<1>("h0")) @[TPU.scala 398:11]
    node _T_28 = asUInt(reset) @[TPU.scala 400:13]
    node _T_29 = eq(_T_28, UInt<1>("h0")) @[TPU.scala 400:13]
    node _T_30 = asUInt(reset) @[TPU.scala 400:13]
    node _T_31 = eq(_T_30, UInt<1>("h0")) @[TPU.scala 400:13]
    node cmp_input_0_0 = asSInt(bits(_cmp_input_0_0_T, 31, 0)) @[TPU.scala 355:25 360:43]
    node cmp_input_0_1 = asSInt(bits(_cmp_input_0_1_T, 31, 0)) @[TPU.scala 355:25 363:43]
    node cmp_input_1_0 = asSInt(bits(_cmp_input_1_0_T_3, 31, 0)) @[TPU.scala 355:25 368:43]
    node cmp_input_1_1 = asSInt(bits(_cmp_input_1_1_T_3, 31, 0)) @[TPU.scala 355:25 371:43]
    io_out_0 <= cms_reg_1_0 @[TPU.scala 353:19]
    io_out_1 <= cms_reg_1_1 @[TPU.scala 353:19]
    io_cmp_debug_0_0 <= cms_reg_0_0 @[TPU.scala 343:18]
    io_cmp_debug_0_1 <= cms_reg_0_1 @[TPU.scala 343:18]
    io_cmp_debug_1_0 <= cms_reg_1_0 @[TPU.scala 343:18]
    io_cmp_debug_1_1 <= cms_reg_1_1 @[TPU.scala 343:18]
    io_debug_b_regs_0_0 <= b_reg_0_0 @[TPU.scala 344:21]
    io_debug_b_regs_0_1 <= b_reg_0_1 @[TPU.scala 344:21]
    io_debug_b_regs_1_0 <= b_reg_1_0 @[TPU.scala 344:21]
    io_debug_b_regs_1_1 <= b_reg_1_1 @[TPU.scala 344:21]
    io_debug_a_regs_0_0 <= a_reg_0_0 @[TPU.scala 345:21]
    io_debug_a_regs_0_1 <= a_reg_0_1 @[TPU.scala 345:21]
    io_debug_a_regs_1_0 <= a_reg_1_0 @[TPU.scala 345:21]
    io_debug_a_regs_1_1 <= a_reg_1_1 @[TPU.scala 345:21]
    io_debug_00 <= asSInt(bits(_io_debug_00_T, 31, 0)) @[TPU.scala 346:17]
    a_reg_0_0 <= io_a_in_0 @[TPU.scala 361:39]
    a_reg_0_1 <= a_reg_0_0 @[TPU.scala 364:39]
    a_reg_1_0 <= io_a_in_1 @[TPU.scala 369:39]
    a_reg_1_1 <= a_reg_1_0 @[TPU.scala 372:39]
    b_reg_0_0 <= _GEN_0
    b_reg_0_1 <= _GEN_1
    b_reg_1_0 <= _GEN_2
    b_reg_1_1 <= _GEN_3
    cms_reg_0_0 <= cmp_input_0_0 @[TPU.scala 375:21]
    cms_reg_0_1 <= cmp_input_0_1 @[TPU.scala 375:21]
    cms_reg_1_0 <= cmp_input_1_0 @[TPU.scala 375:21]
    cms_reg_1_1 <= cmp_input_1_1 @[TPU.scala 375:21]
    printf(clock, and(and(UInt<1>("h1"), _T_1), UInt<1>("h1")), "\nMY A_IN:\n") : printf @[TPU.scala 381:11]
    printf(clock, and(and(UInt<1>("h1"), _T_3), UInt<1>("h1")), "%d ", io_a_in_0) : printf_1 @[TPU.scala 383:13]
    printf(clock, and(and(UInt<1>("h1"), _T_5), UInt<1>("h1")), "%d ", io_a_in_1) : printf_2 @[TPU.scala 383:13]
    printf(clock, and(and(UInt<1>("h1"), _T_7), UInt<1>("h1")), "\n\n") : printf_3 @[TPU.scala 385:11]
    printf(clock, and(and(UInt<1>("h1"), _T_9), UInt<1>("h1")), "MY B_IN:\n") : printf_4 @[TPU.scala 386:11]
    printf(clock, and(and(UInt<1>("h1"), _T_11), UInt<1>("h1")), "Vec(%d, %d)\n", io_b_in_0_0, io_b_in_0_1) : printf_5 @[TPU.scala 388:13]
    printf(clock, and(and(UInt<1>("h1"), _T_13), UInt<1>("h1")), "Vec(%d, %d)\n", io_b_in_1_0, io_b_in_1_1) : printf_6 @[TPU.scala 388:13]
    printf(clock, and(and(UInt<1>("h1"), _T_15), UInt<1>("h1")), "MY A_REG:\n") : printf_7 @[TPU.scala 390:11]
    printf(clock, and(and(UInt<1>("h1"), _T_17), UInt<1>("h1")), "Vec(%d, %d)\n", a_reg_0_0, a_reg_0_1) : printf_8 @[TPU.scala 392:13]
    printf(clock, and(and(UInt<1>("h1"), _T_19), UInt<1>("h1")), "Vec(%d, %d)\n", a_reg_1_0, a_reg_1_1) : printf_9 @[TPU.scala 392:13]
    printf(clock, and(and(UInt<1>("h1"), _T_21), UInt<1>("h1")), "\nMY CSM:\n") : printf_10 @[TPU.scala 394:11]
    printf(clock, and(and(UInt<1>("h1"), _T_23), UInt<1>("h1")), "Vec(%d, %d)\n", cms_reg_0_0, cms_reg_0_1) : printf_11 @[TPU.scala 396:13]
    printf(clock, and(and(UInt<1>("h1"), _T_25), UInt<1>("h1")), "Vec(%d, %d)\n", cms_reg_1_0, cms_reg_1_1) : printf_12 @[TPU.scala 396:13]
    printf(clock, and(and(UInt<1>("h1"), _T_27), UInt<1>("h1")), "MY SYST OUT:\n") : printf_13 @[TPU.scala 398:11]
    printf(clock, and(and(UInt<1>("h1"), _T_29), UInt<1>("h1")), "%d\n", io_out_0) : printf_14 @[TPU.scala 400:13]
    printf(clock, and(and(UInt<1>("h1"), _T_31), UInt<1>("h1")), "%d\n", io_out_1) : printf_15 @[TPU.scala 400:13]

  module ChiselTPU :
    input clock : Clock
    input reset : UInt<1>
    output io_a_ready : UInt<1>
    input io_a_valid : UInt<1>
    input io_a_bits_0_0 : SInt<32>
    input io_a_bits_0_1 : SInt<32>
    input io_a_bits_0_2 : SInt<32>
    input io_a_bits_1_0 : SInt<32>
    input io_a_bits_1_1 : SInt<32>
    input io_a_bits_1_2 : SInt<32>
    input io_a_bits_2_0 : SInt<32>
    input io_a_bits_2_1 : SInt<32>
    input io_a_bits_2_2 : SInt<32>
    output io_b_ready : UInt<1>
    input io_b_valid : UInt<1>
    input io_b_bits_0_0 : SInt<32>
    input io_b_bits_0_1 : SInt<32>
    input io_b_bits_0_2 : SInt<32>
    input io_b_bits_1_0 : SInt<32>
    input io_b_bits_1_1 : SInt<32>
    input io_b_bits_1_2 : SInt<32>
    input io_b_bits_2_0 : SInt<32>
    input io_b_bits_2_1 : SInt<32>
    input io_b_bits_2_2 : SInt<32>
    output io_out_0_0 : SInt<32>
    output io_out_0_1 : SInt<32>
    output io_out_0_2 : SInt<32>
    output io_out_1_0 : SInt<32>
    output io_out_1_1 : SInt<32>
    output io_out_1_2 : SInt<32>
    output io_out_2_0 : SInt<32>
    output io_out_2_1 : SInt<32>
    output io_out_2_2 : SInt<32>

    inst actReg of ActReg @[TPU.scala 46:22]
    inst systArr of SystArr @[TPU.scala 47:23]
    reg state : UInt<3>, clock with :
      reset => (UInt<1>("h0"), state) @[TPU.scala 42:22]
    reg cycle : UInt<4>, clock with :
      reset => (UInt<1>("h0"), cycle) @[Counter.scala 61:40]
    node wrap_wrap = eq(cycle, UInt<4>("h9")) @[Counter.scala 73:24]
    node _wrap_value_T = add(cycle, UInt<1>("h1")) @[Counter.scala 77:24]
    node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[Counter.scala 77:24]
    node _GEN_0 = mux(wrap_wrap, UInt<1>("h0"), _wrap_value_T_1) @[Counter.scala 77:15 87:{20,28}]
    node _T_1 = eq(state, UInt<3>("h0")) @[TPU.scala 157:14]
    node _T_3 = eq(state, UInt<3>("h1")) @[TPU.scala 167:19]
    node _T_4 = and(io_b_valid, io_b_ready) @[TPU.scala 168:23]
    node _GEN_186 = mux(_T_4, UInt<1>("h1"), UInt<1>("h0")) @[TPU.scala 168:37 173:32 81:26]
    node _T_6 = eq(state, UInt<3>("h2")) @[TPU.scala 186:19]
    node _T_19 = eq(state, UInt<3>("h3")) @[TPU.scala 200:19]
    node _GEN_213 = mux(_T_19, UInt<1>("h1"), UInt<1>("h0")) @[TPU.scala 200:32 201:17 76:15]
    node _GEN_227 = mux(_T_6, UInt<1>("h0"), _GEN_213) @[TPU.scala 186:29 76:15]
    node _GEN_261 = mux(_T_3, _GEN_186, _GEN_227) @[TPU.scala 167:28]
    node _GEN_330 = mux(_T_1, UInt<1>("h0"), _GEN_261) @[TPU.scala 157:23 76:15]
    node counterFlag = _GEN_330 @[TPU.scala 43:25]
    node _GEN_1 = mux(counterFlag, _GEN_0, cycle) @[Counter.scala 118:16 61:40]
    node _GEN_2 = mux(counterFlag, wrap_wrap, UInt<1>("h0")) @[Counter.scala 118:{16,23}]
    reg myOut_0_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), myOut_0_0) @[TPU.scala 48:22]
    reg myOut_0_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), myOut_0_1) @[TPU.scala 48:22]
    reg myOut_0_2 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), myOut_0_2) @[TPU.scala 48:22]
    reg myOut_1_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), myOut_1_0) @[TPU.scala 48:22]
    reg myOut_1_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), myOut_1_1) @[TPU.scala 48:22]
    reg myOut_1_2 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), myOut_1_2) @[TPU.scala 48:22]
    reg myOut_2_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), myOut_2_0) @[TPU.scala 48:22]
    reg myOut_2_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), myOut_2_1) @[TPU.scala 48:22]
    reg myOut_2_2 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), myOut_2_2) @[TPU.scala 48:22]
    reg a_ready : UInt<1>, clock with :
      reset => (UInt<1>("h0"), a_ready) @[TPU.scala 49:24]
    reg b_ready : UInt<1>, clock with :
      reset => (UInt<1>("h0"), b_ready) @[TPU.scala 50:24]
    reg paddedA_0_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), paddedA_0_0) @[TPU.scala 64:24]
    reg paddedA_0_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), paddedA_0_1) @[TPU.scala 64:24]
    reg paddedA_0_2 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), paddedA_0_2) @[TPU.scala 64:24]
    reg paddedA_0_3 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), paddedA_0_3) @[TPU.scala 64:24]
    reg paddedA_1_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), paddedA_1_0) @[TPU.scala 64:24]
    reg paddedA_1_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), paddedA_1_1) @[TPU.scala 64:24]
    reg paddedA_1_2 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), paddedA_1_2) @[TPU.scala 64:24]
    reg paddedA_1_3 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), paddedA_1_3) @[TPU.scala 64:24]
    reg paddedA_2_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), paddedA_2_0) @[TPU.scala 64:24]
    reg paddedA_2_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), paddedA_2_1) @[TPU.scala 64:24]
    reg paddedA_2_2 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), paddedA_2_2) @[TPU.scala 64:24]
    reg paddedA_2_3 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), paddedA_2_3) @[TPU.scala 64:24]
    reg paddedA_3_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), paddedA_3_0) @[TPU.scala 64:24]
    reg paddedA_3_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), paddedA_3_1) @[TPU.scala 64:24]
    reg paddedA_3_2 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), paddedA_3_2) @[TPU.scala 64:24]
    reg paddedA_3_3 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), paddedA_3_3) @[TPU.scala 64:24]
    reg paddedB_0_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), paddedB_0_0) @[TPU.scala 65:24]
    reg paddedB_0_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), paddedB_0_1) @[TPU.scala 65:24]
    reg paddedB_0_2 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), paddedB_0_2) @[TPU.scala 65:24]
    reg paddedB_0_3 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), paddedB_0_3) @[TPU.scala 65:24]
    reg paddedB_1_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), paddedB_1_0) @[TPU.scala 65:24]
    reg paddedB_1_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), paddedB_1_1) @[TPU.scala 65:24]
    reg paddedB_1_2 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), paddedB_1_2) @[TPU.scala 65:24]
    reg paddedB_1_3 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), paddedB_1_3) @[TPU.scala 65:24]
    reg paddedB_2_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), paddedB_2_0) @[TPU.scala 65:24]
    reg paddedB_2_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), paddedB_2_1) @[TPU.scala 65:24]
    reg paddedB_2_2 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), paddedB_2_2) @[TPU.scala 65:24]
    reg paddedB_2_3 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), paddedB_2_3) @[TPU.scala 65:24]
    reg paddedB_3_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), paddedB_3_0) @[TPU.scala 65:24]
    reg paddedB_3_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), paddedB_3_1) @[TPU.scala 65:24]
    reg paddedB_3_2 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), paddedB_3_2) @[TPU.scala 65:24]
    reg paddedB_3_3 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), paddedB_3_3) @[TPU.scala 65:24]
    reg slicedA_0_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), slicedA_0_0) @[TPU.scala 66:24]
    reg slicedA_0_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), slicedA_0_1) @[TPU.scala 66:24]
    reg slicedA_1_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), slicedA_1_0) @[TPU.scala 66:24]
    reg slicedA_1_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), slicedA_1_1) @[TPU.scala 66:24]
    reg slicedB_0_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), slicedB_0_0) @[TPU.scala 67:24]
    reg slicedB_0_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), slicedB_0_1) @[TPU.scala 67:24]
    reg slicedB_1_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), slicedB_1_0) @[TPU.scala 67:24]
    reg slicedB_1_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), slicedB_1_1) @[TPU.scala 67:24]
    node _T = eq(state, UInt<3>("h2")) @[TPU.scala 69:47]
    reg sliceCycle : UInt<3>, clock with :
      reset => (UInt<1>("h0"), sliceCycle) @[Counter.scala 61:40]
    node wrap_wrap_1 = eq(sliceCycle, UInt<3>("h7")) @[Counter.scala 73:24]
    node _wrap_value_T_2 = add(sliceCycle, UInt<1>("h1")) @[Counter.scala 77:24]
    node _wrap_value_T_3 = tail(_wrap_value_T_2, 1) @[Counter.scala 77:24]
    node _GEN_3 = mux(_T, _wrap_value_T_3, sliceCycle) @[Counter.scala 118:16 77:15 61:40]
    node _GEN_4 = mux(_T, wrap_wrap_1, UInt<1>("h0")) @[Counter.scala 118:{16,23}]
    node _actReg_io_index_T = sub(UInt<2>("h3"), cycle) @[TPU.scala 78:53]
    node _actReg_io_index_T_1 = tail(_actReg_io_index_T, 1) @[TPU.scala 78:53]
    reg act_in_0_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), act_in_0_0) @[TPU.scala 80:23]
    reg act_in_0_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), act_in_0_1) @[TPU.scala 80:23]
    reg act_in_0_2 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), act_in_0_2) @[TPU.scala 80:23]
    reg act_in_1_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), act_in_1_0) @[TPU.scala 80:23]
    reg act_in_1_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), act_in_1_1) @[TPU.scala 80:23]
    reg act_in_1_2 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), act_in_1_2) @[TPU.scala 80:23]
    reg act_in_2_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), act_in_2_0) @[TPU.scala 80:23]
    reg act_in_2_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), act_in_2_1) @[TPU.scala 80:23]
    reg act_in_2_2 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), act_in_2_2) @[TPU.scala 80:23]
    node _boundK_T = rem(sliceCycle, UInt<3>("h4")) @[TPU.scala 123:48]
    node _boundK_T_1 = rem(_boundK_T, UInt<2>("h2")) @[TPU.scala 123:75]
    node boundK = mul(UInt<2>("h2"), _boundK_T_1) @[TPU.scala 123:33]
    node _boundM_T = rem(sliceCycle, UInt<3>("h4")) @[TPU.scala 124:48]
    node _boundM_T_1 = div(_boundM_T, UInt<2>("h2")) @[TPU.scala 124:75]
    node boundM = mul(UInt<2>("h2"), _boundM_T_1) @[TPU.scala 124:33]
    node _boundN_T = div(sliceCycle, UInt<3>("h4")) @[TPU.scala 125:47]
    node boundN = mul(UInt<2>("h2"), _boundN_T) @[TPU.scala 125:33]
    node _slicedA_0_0_T = add(boundM, UInt<1>("h0")) @[TPU.scala 135:40]
    node _slicedA_0_0_T_1 = tail(_slicedA_0_0_T, 1) @[TPU.scala 135:40]
    node _slicedA_0_0_T_2 = bits(_slicedA_0_0_T_1, 1, 0)
    node _slicedA_0_0_T_3 = add(boundK, UInt<1>("h0")) @[TPU.scala 135:52]
    node _slicedA_0_0_T_4 = tail(_slicedA_0_0_T_3, 1) @[TPU.scala 135:52]
    node _slicedA_0_0_T_5 = bits(_slicedA_0_0_T_4, 1, 0)
    node _GEN_5 = validif(and(eq(UInt<1>("h0"), _slicedA_0_0_T_2), eq(UInt<1>("h0"), _slicedA_0_0_T_5)), paddedA_0_0) @[TPU.scala 135:{23,23}]
    node _GEN_6 = mux(and(eq(UInt<1>("h0"), _slicedA_0_0_T_2), eq(UInt<1>("h1"), _slicedA_0_0_T_5)), paddedA_0_1, _GEN_5) @[TPU.scala 135:{23,23}]
    node _GEN_7 = mux(and(eq(UInt<1>("h0"), _slicedA_0_0_T_2), eq(UInt<2>("h2"), _slicedA_0_0_T_5)), paddedA_0_2, _GEN_6) @[TPU.scala 135:{23,23}]
    node _GEN_8 = mux(and(eq(UInt<1>("h0"), _slicedA_0_0_T_2), eq(UInt<2>("h3"), _slicedA_0_0_T_5)), paddedA_0_3, _GEN_7) @[TPU.scala 135:{23,23}]
    node _GEN_9 = mux(and(eq(UInt<1>("h1"), _slicedA_0_0_T_2), eq(UInt<1>("h0"), _slicedA_0_0_T_5)), paddedA_1_0, _GEN_8) @[TPU.scala 135:{23,23}]
    node _GEN_10 = mux(and(eq(UInt<1>("h1"), _slicedA_0_0_T_2), eq(UInt<1>("h1"), _slicedA_0_0_T_5)), paddedA_1_1, _GEN_9) @[TPU.scala 135:{23,23}]
    node _GEN_11 = mux(and(eq(UInt<1>("h1"), _slicedA_0_0_T_2), eq(UInt<2>("h2"), _slicedA_0_0_T_5)), paddedA_1_2, _GEN_10) @[TPU.scala 135:{23,23}]
    node _GEN_12 = mux(and(eq(UInt<1>("h1"), _slicedA_0_0_T_2), eq(UInt<2>("h3"), _slicedA_0_0_T_5)), paddedA_1_3, _GEN_11) @[TPU.scala 135:{23,23}]
    node _GEN_13 = mux(and(eq(UInt<2>("h2"), _slicedA_0_0_T_2), eq(UInt<1>("h0"), _slicedA_0_0_T_5)), paddedA_2_0, _GEN_12) @[TPU.scala 135:{23,23}]
    node _GEN_14 = mux(and(eq(UInt<2>("h2"), _slicedA_0_0_T_2), eq(UInt<1>("h1"), _slicedA_0_0_T_5)), paddedA_2_1, _GEN_13) @[TPU.scala 135:{23,23}]
    node _GEN_15 = mux(and(eq(UInt<2>("h2"), _slicedA_0_0_T_2), eq(UInt<2>("h2"), _slicedA_0_0_T_5)), paddedA_2_2, _GEN_14) @[TPU.scala 135:{23,23}]
    node _GEN_16 = mux(and(eq(UInt<2>("h2"), _slicedA_0_0_T_2), eq(UInt<2>("h3"), _slicedA_0_0_T_5)), paddedA_2_3, _GEN_15) @[TPU.scala 135:{23,23}]
    node _GEN_17 = mux(and(eq(UInt<2>("h3"), _slicedA_0_0_T_2), eq(UInt<1>("h0"), _slicedA_0_0_T_5)), paddedA_3_0, _GEN_16) @[TPU.scala 135:{23,23}]
    node _GEN_18 = mux(and(eq(UInt<2>("h3"), _slicedA_0_0_T_2), eq(UInt<1>("h1"), _slicedA_0_0_T_5)), paddedA_3_1, _GEN_17) @[TPU.scala 135:{23,23}]
    node _GEN_19 = mux(and(eq(UInt<2>("h3"), _slicedA_0_0_T_2), eq(UInt<2>("h2"), _slicedA_0_0_T_5)), paddedA_3_2, _GEN_18) @[TPU.scala 135:{23,23}]
    node _GEN_20 = mux(and(eq(UInt<2>("h3"), _slicedA_0_0_T_2), eq(UInt<2>("h3"), _slicedA_0_0_T_5)), paddedA_3_3, _GEN_19) @[TPU.scala 135:{23,23}]
    node _slicedA_1_0_T = add(boundM, UInt<1>("h1")) @[TPU.scala 135:40]
    node _slicedA_1_0_T_1 = tail(_slicedA_1_0_T, 1) @[TPU.scala 135:40]
    node _slicedA_1_0_T_2 = bits(_slicedA_1_0_T_1, 1, 0)
    node _slicedA_1_0_T_3 = add(boundK, UInt<1>("h0")) @[TPU.scala 135:52]
    node _slicedA_1_0_T_4 = tail(_slicedA_1_0_T_3, 1) @[TPU.scala 135:52]
    node _slicedA_1_0_T_5 = bits(_slicedA_1_0_T_4, 1, 0)
    node _GEN_21 = validif(and(eq(UInt<1>("h0"), _slicedA_1_0_T_2), eq(UInt<1>("h0"), _slicedA_1_0_T_5)), paddedA_0_0) @[TPU.scala 135:{23,23}]
    node _GEN_22 = mux(and(eq(UInt<1>("h0"), _slicedA_1_0_T_2), eq(UInt<1>("h1"), _slicedA_1_0_T_5)), paddedA_0_1, _GEN_21) @[TPU.scala 135:{23,23}]
    node _GEN_23 = mux(and(eq(UInt<1>("h0"), _slicedA_1_0_T_2), eq(UInt<2>("h2"), _slicedA_1_0_T_5)), paddedA_0_2, _GEN_22) @[TPU.scala 135:{23,23}]
    node _GEN_24 = mux(and(eq(UInt<1>("h0"), _slicedA_1_0_T_2), eq(UInt<2>("h3"), _slicedA_1_0_T_5)), paddedA_0_3, _GEN_23) @[TPU.scala 135:{23,23}]
    node _GEN_25 = mux(and(eq(UInt<1>("h1"), _slicedA_1_0_T_2), eq(UInt<1>("h0"), _slicedA_1_0_T_5)), paddedA_1_0, _GEN_24) @[TPU.scala 135:{23,23}]
    node _GEN_26 = mux(and(eq(UInt<1>("h1"), _slicedA_1_0_T_2), eq(UInt<1>("h1"), _slicedA_1_0_T_5)), paddedA_1_1, _GEN_25) @[TPU.scala 135:{23,23}]
    node _GEN_27 = mux(and(eq(UInt<1>("h1"), _slicedA_1_0_T_2), eq(UInt<2>("h2"), _slicedA_1_0_T_5)), paddedA_1_2, _GEN_26) @[TPU.scala 135:{23,23}]
    node _GEN_28 = mux(and(eq(UInt<1>("h1"), _slicedA_1_0_T_2), eq(UInt<2>("h3"), _slicedA_1_0_T_5)), paddedA_1_3, _GEN_27) @[TPU.scala 135:{23,23}]
    node _GEN_29 = mux(and(eq(UInt<2>("h2"), _slicedA_1_0_T_2), eq(UInt<1>("h0"), _slicedA_1_0_T_5)), paddedA_2_0, _GEN_28) @[TPU.scala 135:{23,23}]
    node _GEN_30 = mux(and(eq(UInt<2>("h2"), _slicedA_1_0_T_2), eq(UInt<1>("h1"), _slicedA_1_0_T_5)), paddedA_2_1, _GEN_29) @[TPU.scala 135:{23,23}]
    node _GEN_31 = mux(and(eq(UInt<2>("h2"), _slicedA_1_0_T_2), eq(UInt<2>("h2"), _slicedA_1_0_T_5)), paddedA_2_2, _GEN_30) @[TPU.scala 135:{23,23}]
    node _GEN_32 = mux(and(eq(UInt<2>("h2"), _slicedA_1_0_T_2), eq(UInt<2>("h3"), _slicedA_1_0_T_5)), paddedA_2_3, _GEN_31) @[TPU.scala 135:{23,23}]
    node _GEN_33 = mux(and(eq(UInt<2>("h3"), _slicedA_1_0_T_2), eq(UInt<1>("h0"), _slicedA_1_0_T_5)), paddedA_3_0, _GEN_32) @[TPU.scala 135:{23,23}]
    node _GEN_34 = mux(and(eq(UInt<2>("h3"), _slicedA_1_0_T_2), eq(UInt<1>("h1"), _slicedA_1_0_T_5)), paddedA_3_1, _GEN_33) @[TPU.scala 135:{23,23}]
    node _GEN_35 = mux(and(eq(UInt<2>("h3"), _slicedA_1_0_T_2), eq(UInt<2>("h2"), _slicedA_1_0_T_5)), paddedA_3_2, _GEN_34) @[TPU.scala 135:{23,23}]
    node _GEN_36 = mux(and(eq(UInt<2>("h3"), _slicedA_1_0_T_2), eq(UInt<2>("h3"), _slicedA_1_0_T_5)), paddedA_3_3, _GEN_35) @[TPU.scala 135:{23,23}]
    node _slicedB_0_0_T = add(boundK, UInt<1>("h0")) @[TPU.scala 138:40]
    node _slicedB_0_0_T_1 = tail(_slicedB_0_0_T, 1) @[TPU.scala 138:40]
    node _slicedB_0_0_T_2 = bits(_slicedB_0_0_T_1, 1, 0)
    node _slicedB_0_0_T_3 = add(boundN, UInt<1>("h0")) @[TPU.scala 138:52]
    node _slicedB_0_0_T_4 = tail(_slicedB_0_0_T_3, 1) @[TPU.scala 138:52]
    node _slicedB_0_0_T_5 = bits(_slicedB_0_0_T_4, 1, 0)
    node _GEN_37 = validif(and(eq(UInt<1>("h0"), _slicedB_0_0_T_2), eq(UInt<1>("h0"), _slicedB_0_0_T_5)), paddedB_0_0) @[TPU.scala 138:{23,23}]
    node _GEN_38 = mux(and(eq(UInt<1>("h0"), _slicedB_0_0_T_2), eq(UInt<1>("h1"), _slicedB_0_0_T_5)), paddedB_0_1, _GEN_37) @[TPU.scala 138:{23,23}]
    node _GEN_39 = mux(and(eq(UInt<1>("h0"), _slicedB_0_0_T_2), eq(UInt<2>("h2"), _slicedB_0_0_T_5)), paddedB_0_2, _GEN_38) @[TPU.scala 138:{23,23}]
    node _GEN_40 = mux(and(eq(UInt<1>("h0"), _slicedB_0_0_T_2), eq(UInt<2>("h3"), _slicedB_0_0_T_5)), paddedB_0_3, _GEN_39) @[TPU.scala 138:{23,23}]
    node _GEN_41 = mux(and(eq(UInt<1>("h1"), _slicedB_0_0_T_2), eq(UInt<1>("h0"), _slicedB_0_0_T_5)), paddedB_1_0, _GEN_40) @[TPU.scala 138:{23,23}]
    node _GEN_42 = mux(and(eq(UInt<1>("h1"), _slicedB_0_0_T_2), eq(UInt<1>("h1"), _slicedB_0_0_T_5)), paddedB_1_1, _GEN_41) @[TPU.scala 138:{23,23}]
    node _GEN_43 = mux(and(eq(UInt<1>("h1"), _slicedB_0_0_T_2), eq(UInt<2>("h2"), _slicedB_0_0_T_5)), paddedB_1_2, _GEN_42) @[TPU.scala 138:{23,23}]
    node _GEN_44 = mux(and(eq(UInt<1>("h1"), _slicedB_0_0_T_2), eq(UInt<2>("h3"), _slicedB_0_0_T_5)), paddedB_1_3, _GEN_43) @[TPU.scala 138:{23,23}]
    node _GEN_45 = mux(and(eq(UInt<2>("h2"), _slicedB_0_0_T_2), eq(UInt<1>("h0"), _slicedB_0_0_T_5)), paddedB_2_0, _GEN_44) @[TPU.scala 138:{23,23}]
    node _GEN_46 = mux(and(eq(UInt<2>("h2"), _slicedB_0_0_T_2), eq(UInt<1>("h1"), _slicedB_0_0_T_5)), paddedB_2_1, _GEN_45) @[TPU.scala 138:{23,23}]
    node _GEN_47 = mux(and(eq(UInt<2>("h2"), _slicedB_0_0_T_2), eq(UInt<2>("h2"), _slicedB_0_0_T_5)), paddedB_2_2, _GEN_46) @[TPU.scala 138:{23,23}]
    node _GEN_48 = mux(and(eq(UInt<2>("h2"), _slicedB_0_0_T_2), eq(UInt<2>("h3"), _slicedB_0_0_T_5)), paddedB_2_3, _GEN_47) @[TPU.scala 138:{23,23}]
    node _GEN_49 = mux(and(eq(UInt<2>("h3"), _slicedB_0_0_T_2), eq(UInt<1>("h0"), _slicedB_0_0_T_5)), paddedB_3_0, _GEN_48) @[TPU.scala 138:{23,23}]
    node _GEN_50 = mux(and(eq(UInt<2>("h3"), _slicedB_0_0_T_2), eq(UInt<1>("h1"), _slicedB_0_0_T_5)), paddedB_3_1, _GEN_49) @[TPU.scala 138:{23,23}]
    node _GEN_51 = mux(and(eq(UInt<2>("h3"), _slicedB_0_0_T_2), eq(UInt<2>("h2"), _slicedB_0_0_T_5)), paddedB_3_2, _GEN_50) @[TPU.scala 138:{23,23}]
    node _GEN_52 = mux(and(eq(UInt<2>("h3"), _slicedB_0_0_T_2), eq(UInt<2>("h3"), _slicedB_0_0_T_5)), paddedB_3_3, _GEN_51) @[TPU.scala 138:{23,23}]
    node _slicedB_0_1_T = add(boundK, UInt<1>("h0")) @[TPU.scala 138:40]
    node _slicedB_0_1_T_1 = tail(_slicedB_0_1_T, 1) @[TPU.scala 138:40]
    node _slicedB_0_1_T_2 = bits(_slicedB_0_1_T_1, 1, 0)
    node _slicedB_0_1_T_3 = add(boundN, UInt<1>("h1")) @[TPU.scala 138:52]
    node _slicedB_0_1_T_4 = tail(_slicedB_0_1_T_3, 1) @[TPU.scala 138:52]
    node _slicedB_0_1_T_5 = bits(_slicedB_0_1_T_4, 1, 0)
    node _GEN_53 = validif(and(eq(UInt<1>("h0"), _slicedB_0_1_T_2), eq(UInt<1>("h0"), _slicedB_0_1_T_5)), paddedB_0_0) @[TPU.scala 138:{23,23}]
    node _GEN_54 = mux(and(eq(UInt<1>("h0"), _slicedB_0_1_T_2), eq(UInt<1>("h1"), _slicedB_0_1_T_5)), paddedB_0_1, _GEN_53) @[TPU.scala 138:{23,23}]
    node _GEN_55 = mux(and(eq(UInt<1>("h0"), _slicedB_0_1_T_2), eq(UInt<2>("h2"), _slicedB_0_1_T_5)), paddedB_0_2, _GEN_54) @[TPU.scala 138:{23,23}]
    node _GEN_56 = mux(and(eq(UInt<1>("h0"), _slicedB_0_1_T_2), eq(UInt<2>("h3"), _slicedB_0_1_T_5)), paddedB_0_3, _GEN_55) @[TPU.scala 138:{23,23}]
    node _GEN_57 = mux(and(eq(UInt<1>("h1"), _slicedB_0_1_T_2), eq(UInt<1>("h0"), _slicedB_0_1_T_5)), paddedB_1_0, _GEN_56) @[TPU.scala 138:{23,23}]
    node _GEN_58 = mux(and(eq(UInt<1>("h1"), _slicedB_0_1_T_2), eq(UInt<1>("h1"), _slicedB_0_1_T_5)), paddedB_1_1, _GEN_57) @[TPU.scala 138:{23,23}]
    node _GEN_59 = mux(and(eq(UInt<1>("h1"), _slicedB_0_1_T_2), eq(UInt<2>("h2"), _slicedB_0_1_T_5)), paddedB_1_2, _GEN_58) @[TPU.scala 138:{23,23}]
    node _GEN_60 = mux(and(eq(UInt<1>("h1"), _slicedB_0_1_T_2), eq(UInt<2>("h3"), _slicedB_0_1_T_5)), paddedB_1_3, _GEN_59) @[TPU.scala 138:{23,23}]
    node _GEN_61 = mux(and(eq(UInt<2>("h2"), _slicedB_0_1_T_2), eq(UInt<1>("h0"), _slicedB_0_1_T_5)), paddedB_2_0, _GEN_60) @[TPU.scala 138:{23,23}]
    node _GEN_62 = mux(and(eq(UInt<2>("h2"), _slicedB_0_1_T_2), eq(UInt<1>("h1"), _slicedB_0_1_T_5)), paddedB_2_1, _GEN_61) @[TPU.scala 138:{23,23}]
    node _GEN_63 = mux(and(eq(UInt<2>("h2"), _slicedB_0_1_T_2), eq(UInt<2>("h2"), _slicedB_0_1_T_5)), paddedB_2_2, _GEN_62) @[TPU.scala 138:{23,23}]
    node _GEN_64 = mux(and(eq(UInt<2>("h2"), _slicedB_0_1_T_2), eq(UInt<2>("h3"), _slicedB_0_1_T_5)), paddedB_2_3, _GEN_63) @[TPU.scala 138:{23,23}]
    node _GEN_65 = mux(and(eq(UInt<2>("h3"), _slicedB_0_1_T_2), eq(UInt<1>("h0"), _slicedB_0_1_T_5)), paddedB_3_0, _GEN_64) @[TPU.scala 138:{23,23}]
    node _GEN_66 = mux(and(eq(UInt<2>("h3"), _slicedB_0_1_T_2), eq(UInt<1>("h1"), _slicedB_0_1_T_5)), paddedB_3_1, _GEN_65) @[TPU.scala 138:{23,23}]
    node _GEN_67 = mux(and(eq(UInt<2>("h3"), _slicedB_0_1_T_2), eq(UInt<2>("h2"), _slicedB_0_1_T_5)), paddedB_3_2, _GEN_66) @[TPU.scala 138:{23,23}]
    node _GEN_68 = mux(and(eq(UInt<2>("h3"), _slicedB_0_1_T_2), eq(UInt<2>("h3"), _slicedB_0_1_T_5)), paddedB_3_3, _GEN_67) @[TPU.scala 138:{23,23}]
    node _slicedA_0_1_T = add(boundM, UInt<1>("h0")) @[TPU.scala 135:40]
    node _slicedA_0_1_T_1 = tail(_slicedA_0_1_T, 1) @[TPU.scala 135:40]
    node _slicedA_0_1_T_2 = bits(_slicedA_0_1_T_1, 1, 0)
    node _slicedA_0_1_T_3 = add(boundK, UInt<1>("h1")) @[TPU.scala 135:52]
    node _slicedA_0_1_T_4 = tail(_slicedA_0_1_T_3, 1) @[TPU.scala 135:52]
    node _slicedA_0_1_T_5 = bits(_slicedA_0_1_T_4, 1, 0)
    node _GEN_69 = validif(and(eq(UInt<1>("h0"), _slicedA_0_1_T_2), eq(UInt<1>("h0"), _slicedA_0_1_T_5)), paddedA_0_0) @[TPU.scala 135:{23,23}]
    node _GEN_70 = mux(and(eq(UInt<1>("h0"), _slicedA_0_1_T_2), eq(UInt<1>("h1"), _slicedA_0_1_T_5)), paddedA_0_1, _GEN_69) @[TPU.scala 135:{23,23}]
    node _GEN_71 = mux(and(eq(UInt<1>("h0"), _slicedA_0_1_T_2), eq(UInt<2>("h2"), _slicedA_0_1_T_5)), paddedA_0_2, _GEN_70) @[TPU.scala 135:{23,23}]
    node _GEN_72 = mux(and(eq(UInt<1>("h0"), _slicedA_0_1_T_2), eq(UInt<2>("h3"), _slicedA_0_1_T_5)), paddedA_0_3, _GEN_71) @[TPU.scala 135:{23,23}]
    node _GEN_73 = mux(and(eq(UInt<1>("h1"), _slicedA_0_1_T_2), eq(UInt<1>("h0"), _slicedA_0_1_T_5)), paddedA_1_0, _GEN_72) @[TPU.scala 135:{23,23}]
    node _GEN_74 = mux(and(eq(UInt<1>("h1"), _slicedA_0_1_T_2), eq(UInt<1>("h1"), _slicedA_0_1_T_5)), paddedA_1_1, _GEN_73) @[TPU.scala 135:{23,23}]
    node _GEN_75 = mux(and(eq(UInt<1>("h1"), _slicedA_0_1_T_2), eq(UInt<2>("h2"), _slicedA_0_1_T_5)), paddedA_1_2, _GEN_74) @[TPU.scala 135:{23,23}]
    node _GEN_76 = mux(and(eq(UInt<1>("h1"), _slicedA_0_1_T_2), eq(UInt<2>("h3"), _slicedA_0_1_T_5)), paddedA_1_3, _GEN_75) @[TPU.scala 135:{23,23}]
    node _GEN_77 = mux(and(eq(UInt<2>("h2"), _slicedA_0_1_T_2), eq(UInt<1>("h0"), _slicedA_0_1_T_5)), paddedA_2_0, _GEN_76) @[TPU.scala 135:{23,23}]
    node _GEN_78 = mux(and(eq(UInt<2>("h2"), _slicedA_0_1_T_2), eq(UInt<1>("h1"), _slicedA_0_1_T_5)), paddedA_2_1, _GEN_77) @[TPU.scala 135:{23,23}]
    node _GEN_79 = mux(and(eq(UInt<2>("h2"), _slicedA_0_1_T_2), eq(UInt<2>("h2"), _slicedA_0_1_T_5)), paddedA_2_2, _GEN_78) @[TPU.scala 135:{23,23}]
    node _GEN_80 = mux(and(eq(UInt<2>("h2"), _slicedA_0_1_T_2), eq(UInt<2>("h3"), _slicedA_0_1_T_5)), paddedA_2_3, _GEN_79) @[TPU.scala 135:{23,23}]
    node _GEN_81 = mux(and(eq(UInt<2>("h3"), _slicedA_0_1_T_2), eq(UInt<1>("h0"), _slicedA_0_1_T_5)), paddedA_3_0, _GEN_80) @[TPU.scala 135:{23,23}]
    node _GEN_82 = mux(and(eq(UInt<2>("h3"), _slicedA_0_1_T_2), eq(UInt<1>("h1"), _slicedA_0_1_T_5)), paddedA_3_1, _GEN_81) @[TPU.scala 135:{23,23}]
    node _GEN_83 = mux(and(eq(UInt<2>("h3"), _slicedA_0_1_T_2), eq(UInt<2>("h2"), _slicedA_0_1_T_5)), paddedA_3_2, _GEN_82) @[TPU.scala 135:{23,23}]
    node _GEN_84 = mux(and(eq(UInt<2>("h3"), _slicedA_0_1_T_2), eq(UInt<2>("h3"), _slicedA_0_1_T_5)), paddedA_3_3, _GEN_83) @[TPU.scala 135:{23,23}]
    node _slicedA_1_1_T = add(boundM, UInt<1>("h1")) @[TPU.scala 135:40]
    node _slicedA_1_1_T_1 = tail(_slicedA_1_1_T, 1) @[TPU.scala 135:40]
    node _slicedA_1_1_T_2 = bits(_slicedA_1_1_T_1, 1, 0)
    node _slicedA_1_1_T_3 = add(boundK, UInt<1>("h1")) @[TPU.scala 135:52]
    node _slicedA_1_1_T_4 = tail(_slicedA_1_1_T_3, 1) @[TPU.scala 135:52]
    node _slicedA_1_1_T_5 = bits(_slicedA_1_1_T_4, 1, 0)
    node _GEN_85 = validif(and(eq(UInt<1>("h0"), _slicedA_1_1_T_2), eq(UInt<1>("h0"), _slicedA_1_1_T_5)), paddedA_0_0) @[TPU.scala 135:{23,23}]
    node _GEN_86 = mux(and(eq(UInt<1>("h0"), _slicedA_1_1_T_2), eq(UInt<1>("h1"), _slicedA_1_1_T_5)), paddedA_0_1, _GEN_85) @[TPU.scala 135:{23,23}]
    node _GEN_87 = mux(and(eq(UInt<1>("h0"), _slicedA_1_1_T_2), eq(UInt<2>("h2"), _slicedA_1_1_T_5)), paddedA_0_2, _GEN_86) @[TPU.scala 135:{23,23}]
    node _GEN_88 = mux(and(eq(UInt<1>("h0"), _slicedA_1_1_T_2), eq(UInt<2>("h3"), _slicedA_1_1_T_5)), paddedA_0_3, _GEN_87) @[TPU.scala 135:{23,23}]
    node _GEN_89 = mux(and(eq(UInt<1>("h1"), _slicedA_1_1_T_2), eq(UInt<1>("h0"), _slicedA_1_1_T_5)), paddedA_1_0, _GEN_88) @[TPU.scala 135:{23,23}]
    node _GEN_90 = mux(and(eq(UInt<1>("h1"), _slicedA_1_1_T_2), eq(UInt<1>("h1"), _slicedA_1_1_T_5)), paddedA_1_1, _GEN_89) @[TPU.scala 135:{23,23}]
    node _GEN_91 = mux(and(eq(UInt<1>("h1"), _slicedA_1_1_T_2), eq(UInt<2>("h2"), _slicedA_1_1_T_5)), paddedA_1_2, _GEN_90) @[TPU.scala 135:{23,23}]
    node _GEN_92 = mux(and(eq(UInt<1>("h1"), _slicedA_1_1_T_2), eq(UInt<2>("h3"), _slicedA_1_1_T_5)), paddedA_1_3, _GEN_91) @[TPU.scala 135:{23,23}]
    node _GEN_93 = mux(and(eq(UInt<2>("h2"), _slicedA_1_1_T_2), eq(UInt<1>("h0"), _slicedA_1_1_T_5)), paddedA_2_0, _GEN_92) @[TPU.scala 135:{23,23}]
    node _GEN_94 = mux(and(eq(UInt<2>("h2"), _slicedA_1_1_T_2), eq(UInt<1>("h1"), _slicedA_1_1_T_5)), paddedA_2_1, _GEN_93) @[TPU.scala 135:{23,23}]
    node _GEN_95 = mux(and(eq(UInt<2>("h2"), _slicedA_1_1_T_2), eq(UInt<2>("h2"), _slicedA_1_1_T_5)), paddedA_2_2, _GEN_94) @[TPU.scala 135:{23,23}]
    node _GEN_96 = mux(and(eq(UInt<2>("h2"), _slicedA_1_1_T_2), eq(UInt<2>("h3"), _slicedA_1_1_T_5)), paddedA_2_3, _GEN_95) @[TPU.scala 135:{23,23}]
    node _GEN_97 = mux(and(eq(UInt<2>("h3"), _slicedA_1_1_T_2), eq(UInt<1>("h0"), _slicedA_1_1_T_5)), paddedA_3_0, _GEN_96) @[TPU.scala 135:{23,23}]
    node _GEN_98 = mux(and(eq(UInt<2>("h3"), _slicedA_1_1_T_2), eq(UInt<1>("h1"), _slicedA_1_1_T_5)), paddedA_3_1, _GEN_97) @[TPU.scala 135:{23,23}]
    node _GEN_99 = mux(and(eq(UInt<2>("h3"), _slicedA_1_1_T_2), eq(UInt<2>("h2"), _slicedA_1_1_T_5)), paddedA_3_2, _GEN_98) @[TPU.scala 135:{23,23}]
    node _GEN_100 = mux(and(eq(UInt<2>("h3"), _slicedA_1_1_T_2), eq(UInt<2>("h3"), _slicedA_1_1_T_5)), paddedA_3_3, _GEN_99) @[TPU.scala 135:{23,23}]
    node _slicedB_1_0_T = add(boundK, UInt<1>("h1")) @[TPU.scala 138:40]
    node _slicedB_1_0_T_1 = tail(_slicedB_1_0_T, 1) @[TPU.scala 138:40]
    node _slicedB_1_0_T_2 = bits(_slicedB_1_0_T_1, 1, 0)
    node _slicedB_1_0_T_3 = add(boundN, UInt<1>("h0")) @[TPU.scala 138:52]
    node _slicedB_1_0_T_4 = tail(_slicedB_1_0_T_3, 1) @[TPU.scala 138:52]
    node _slicedB_1_0_T_5 = bits(_slicedB_1_0_T_4, 1, 0)
    node _GEN_101 = validif(and(eq(UInt<1>("h0"), _slicedB_1_0_T_2), eq(UInt<1>("h0"), _slicedB_1_0_T_5)), paddedB_0_0) @[TPU.scala 138:{23,23}]
    node _GEN_102 = mux(and(eq(UInt<1>("h0"), _slicedB_1_0_T_2), eq(UInt<1>("h1"), _slicedB_1_0_T_5)), paddedB_0_1, _GEN_101) @[TPU.scala 138:{23,23}]
    node _GEN_103 = mux(and(eq(UInt<1>("h0"), _slicedB_1_0_T_2), eq(UInt<2>("h2"), _slicedB_1_0_T_5)), paddedB_0_2, _GEN_102) @[TPU.scala 138:{23,23}]
    node _GEN_104 = mux(and(eq(UInt<1>("h0"), _slicedB_1_0_T_2), eq(UInt<2>("h3"), _slicedB_1_0_T_5)), paddedB_0_3, _GEN_103) @[TPU.scala 138:{23,23}]
    node _GEN_105 = mux(and(eq(UInt<1>("h1"), _slicedB_1_0_T_2), eq(UInt<1>("h0"), _slicedB_1_0_T_5)), paddedB_1_0, _GEN_104) @[TPU.scala 138:{23,23}]
    node _GEN_106 = mux(and(eq(UInt<1>("h1"), _slicedB_1_0_T_2), eq(UInt<1>("h1"), _slicedB_1_0_T_5)), paddedB_1_1, _GEN_105) @[TPU.scala 138:{23,23}]
    node _GEN_107 = mux(and(eq(UInt<1>("h1"), _slicedB_1_0_T_2), eq(UInt<2>("h2"), _slicedB_1_0_T_5)), paddedB_1_2, _GEN_106) @[TPU.scala 138:{23,23}]
    node _GEN_108 = mux(and(eq(UInt<1>("h1"), _slicedB_1_0_T_2), eq(UInt<2>("h3"), _slicedB_1_0_T_5)), paddedB_1_3, _GEN_107) @[TPU.scala 138:{23,23}]
    node _GEN_109 = mux(and(eq(UInt<2>("h2"), _slicedB_1_0_T_2), eq(UInt<1>("h0"), _slicedB_1_0_T_5)), paddedB_2_0, _GEN_108) @[TPU.scala 138:{23,23}]
    node _GEN_110 = mux(and(eq(UInt<2>("h2"), _slicedB_1_0_T_2), eq(UInt<1>("h1"), _slicedB_1_0_T_5)), paddedB_2_1, _GEN_109) @[TPU.scala 138:{23,23}]
    node _GEN_111 = mux(and(eq(UInt<2>("h2"), _slicedB_1_0_T_2), eq(UInt<2>("h2"), _slicedB_1_0_T_5)), paddedB_2_2, _GEN_110) @[TPU.scala 138:{23,23}]
    node _GEN_112 = mux(and(eq(UInt<2>("h2"), _slicedB_1_0_T_2), eq(UInt<2>("h3"), _slicedB_1_0_T_5)), paddedB_2_3, _GEN_111) @[TPU.scala 138:{23,23}]
    node _GEN_113 = mux(and(eq(UInt<2>("h3"), _slicedB_1_0_T_2), eq(UInt<1>("h0"), _slicedB_1_0_T_5)), paddedB_3_0, _GEN_112) @[TPU.scala 138:{23,23}]
    node _GEN_114 = mux(and(eq(UInt<2>("h3"), _slicedB_1_0_T_2), eq(UInt<1>("h1"), _slicedB_1_0_T_5)), paddedB_3_1, _GEN_113) @[TPU.scala 138:{23,23}]
    node _GEN_115 = mux(and(eq(UInt<2>("h3"), _slicedB_1_0_T_2), eq(UInt<2>("h2"), _slicedB_1_0_T_5)), paddedB_3_2, _GEN_114) @[TPU.scala 138:{23,23}]
    node _GEN_116 = mux(and(eq(UInt<2>("h3"), _slicedB_1_0_T_2), eq(UInt<2>("h3"), _slicedB_1_0_T_5)), paddedB_3_3, _GEN_115) @[TPU.scala 138:{23,23}]
    node _slicedB_1_1_T = add(boundK, UInt<1>("h1")) @[TPU.scala 138:40]
    node _slicedB_1_1_T_1 = tail(_slicedB_1_1_T, 1) @[TPU.scala 138:40]
    node _slicedB_1_1_T_2 = bits(_slicedB_1_1_T_1, 1, 0)
    node _slicedB_1_1_T_3 = add(boundN, UInt<1>("h1")) @[TPU.scala 138:52]
    node _slicedB_1_1_T_4 = tail(_slicedB_1_1_T_3, 1) @[TPU.scala 138:52]
    node _slicedB_1_1_T_5 = bits(_slicedB_1_1_T_4, 1, 0)
    node _GEN_117 = validif(and(eq(UInt<1>("h0"), _slicedB_1_1_T_2), eq(UInt<1>("h0"), _slicedB_1_1_T_5)), paddedB_0_0) @[TPU.scala 138:{23,23}]
    node _GEN_118 = mux(and(eq(UInt<1>("h0"), _slicedB_1_1_T_2), eq(UInt<1>("h1"), _slicedB_1_1_T_5)), paddedB_0_1, _GEN_117) @[TPU.scala 138:{23,23}]
    node _GEN_119 = mux(and(eq(UInt<1>("h0"), _slicedB_1_1_T_2), eq(UInt<2>("h2"), _slicedB_1_1_T_5)), paddedB_0_2, _GEN_118) @[TPU.scala 138:{23,23}]
    node _GEN_120 = mux(and(eq(UInt<1>("h0"), _slicedB_1_1_T_2), eq(UInt<2>("h3"), _slicedB_1_1_T_5)), paddedB_0_3, _GEN_119) @[TPU.scala 138:{23,23}]
    node _GEN_121 = mux(and(eq(UInt<1>("h1"), _slicedB_1_1_T_2), eq(UInt<1>("h0"), _slicedB_1_1_T_5)), paddedB_1_0, _GEN_120) @[TPU.scala 138:{23,23}]
    node _GEN_122 = mux(and(eq(UInt<1>("h1"), _slicedB_1_1_T_2), eq(UInt<1>("h1"), _slicedB_1_1_T_5)), paddedB_1_1, _GEN_121) @[TPU.scala 138:{23,23}]
    node _GEN_123 = mux(and(eq(UInt<1>("h1"), _slicedB_1_1_T_2), eq(UInt<2>("h2"), _slicedB_1_1_T_5)), paddedB_1_2, _GEN_122) @[TPU.scala 138:{23,23}]
    node _GEN_124 = mux(and(eq(UInt<1>("h1"), _slicedB_1_1_T_2), eq(UInt<2>("h3"), _slicedB_1_1_T_5)), paddedB_1_3, _GEN_123) @[TPU.scala 138:{23,23}]
    node _GEN_125 = mux(and(eq(UInt<2>("h2"), _slicedB_1_1_T_2), eq(UInt<1>("h0"), _slicedB_1_1_T_5)), paddedB_2_0, _GEN_124) @[TPU.scala 138:{23,23}]
    node _GEN_126 = mux(and(eq(UInt<2>("h2"), _slicedB_1_1_T_2), eq(UInt<1>("h1"), _slicedB_1_1_T_5)), paddedB_2_1, _GEN_125) @[TPU.scala 138:{23,23}]
    node _GEN_127 = mux(and(eq(UInt<2>("h2"), _slicedB_1_1_T_2), eq(UInt<2>("h2"), _slicedB_1_1_T_5)), paddedB_2_2, _GEN_126) @[TPU.scala 138:{23,23}]
    node _GEN_128 = mux(and(eq(UInt<2>("h2"), _slicedB_1_1_T_2), eq(UInt<2>("h3"), _slicedB_1_1_T_5)), paddedB_2_3, _GEN_127) @[TPU.scala 138:{23,23}]
    node _GEN_129 = mux(and(eq(UInt<2>("h3"), _slicedB_1_1_T_2), eq(UInt<1>("h0"), _slicedB_1_1_T_5)), paddedB_3_0, _GEN_128) @[TPU.scala 138:{23,23}]
    node _GEN_130 = mux(and(eq(UInt<2>("h3"), _slicedB_1_1_T_2), eq(UInt<1>("h1"), _slicedB_1_1_T_5)), paddedB_3_1, _GEN_129) @[TPU.scala 138:{23,23}]
    node _GEN_131 = mux(and(eq(UInt<2>("h3"), _slicedB_1_1_T_2), eq(UInt<2>("h2"), _slicedB_1_1_T_5)), paddedB_3_2, _GEN_130) @[TPU.scala 138:{23,23}]
    node _GEN_132 = mux(and(eq(UInt<2>("h3"), _slicedB_1_1_T_2), eq(UInt<2>("h3"), _slicedB_1_1_T_5)), paddedB_3_3, _GEN_131) @[TPU.scala 138:{23,23}]
    node _T_2 = and(io_a_valid, io_a_ready) @[TPU.scala 158:21]
    node _GEN_133 = mux(_T_2, UInt<3>("h1"), state) @[TPU.scala 158:35 159:15 42:22]
    node _GEN_134 = mux(_T_2, io_a_bits_0_0, act_in_0_0) @[TPU.scala 158:35 160:16 80:23]
    node _GEN_135 = mux(_T_2, io_a_bits_0_1, act_in_0_1) @[TPU.scala 158:35 160:16 80:23]
    node _GEN_136 = mux(_T_2, io_a_bits_0_2, act_in_0_2) @[TPU.scala 158:35 160:16 80:23]
    node _GEN_137 = mux(_T_2, io_a_bits_1_0, act_in_1_0) @[TPU.scala 158:35 160:16 80:23]
    node _GEN_138 = mux(_T_2, io_a_bits_1_1, act_in_1_1) @[TPU.scala 158:35 160:16 80:23]
    node _GEN_139 = mux(_T_2, io_a_bits_1_2, act_in_1_2) @[TPU.scala 158:35 160:16 80:23]
    node _GEN_140 = mux(_T_2, io_a_bits_2_0, act_in_2_0) @[TPU.scala 158:35 160:16 80:23]
    node _GEN_141 = mux(_T_2, io_a_bits_2_1, act_in_2_1) @[TPU.scala 158:35 160:16 80:23]
    node _GEN_142 = mux(_T_2, io_a_bits_2_2, act_in_2_2) @[TPU.scala 158:35 160:16 80:23]
    node _GEN_143 = mux(_T_2, io_a_bits_0_0, paddedA_0_0) @[TPU.scala 113:21 158:35 64:24]
    node _GEN_144 = mux(_T_2, io_a_bits_0_1, paddedA_0_1) @[TPU.scala 113:21 158:35 64:24]
    node _GEN_145 = mux(_T_2, io_a_bits_0_2, paddedA_0_2) @[TPU.scala 113:21 158:35 64:24]
    node _GEN_146 = mux(_T_2, asSInt(UInt<1>("h0")), paddedA_0_3) @[TPU.scala 116:21 158:35 64:24]
    node _GEN_147 = mux(_T_2, io_a_bits_1_0, paddedA_1_0) @[TPU.scala 113:21 158:35 64:24]
    node _GEN_148 = mux(_T_2, io_a_bits_1_1, paddedA_1_1) @[TPU.scala 113:21 158:35 64:24]
    node _GEN_149 = mux(_T_2, io_a_bits_1_2, paddedA_1_2) @[TPU.scala 113:21 158:35 64:24]
    node _GEN_150 = mux(_T_2, asSInt(UInt<1>("h0")), paddedA_1_3) @[TPU.scala 116:21 158:35 64:24]
    node _GEN_151 = mux(_T_2, io_a_bits_2_0, paddedA_2_0) @[TPU.scala 113:21 158:35 64:24]
    node _GEN_152 = mux(_T_2, io_a_bits_2_1, paddedA_2_1) @[TPU.scala 113:21 158:35 64:24]
    node _GEN_153 = mux(_T_2, io_a_bits_2_2, paddedA_2_2) @[TPU.scala 113:21 158:35 64:24]
    node _GEN_154 = mux(_T_2, asSInt(UInt<1>("h0")), paddedA_2_3) @[TPU.scala 116:21 158:35 64:24]
    node _GEN_155 = mux(_T_2, asSInt(UInt<1>("h0")), paddedA_3_0) @[TPU.scala 116:21 158:35 64:24]
    node _GEN_156 = mux(_T_2, asSInt(UInt<1>("h0")), paddedA_3_1) @[TPU.scala 116:21 158:35 64:24]
    node _GEN_157 = mux(_T_2, asSInt(UInt<1>("h0")), paddedA_3_2) @[TPU.scala 116:21 158:35 64:24]
    node _GEN_158 = mux(_T_2, asSInt(UInt<1>("h0")), paddedA_3_3) @[TPU.scala 116:21 158:35 64:24]
    node _GEN_159 = mux(_T_2, io_a_bits_0_0, slicedA_0_0) @[TPU.scala 113:21 158:35 82:15]
    node _GEN_160 = mux(_T_2, io_a_bits_0_1, slicedA_0_1) @[TPU.scala 113:21 158:35 82:15]
    node _GEN_161 = mux(_T_2, io_a_bits_1_0, slicedA_1_0) @[TPU.scala 113:21 158:35 82:15]
    node _GEN_162 = mux(_T_2, io_a_bits_1_1, slicedA_1_1) @[TPU.scala 113:21 158:35 82:15]
    node _GEN_163 = mux(_T_2, UInt<1>("h0"), a_ready) @[TPU.scala 158:35 163:17 49:24]
    node _T_5 = eq(io_b_ready, UInt<1>("h0")) @[TPU.scala 178:17]
    node _GEN_164 = mux(_T_5, UInt<3>("h2"), state) @[TPU.scala 178:29 179:15 42:22]
    node _GEN_165 = mux(_T_5, UInt<3>("h7"), _GEN_3) @[TPU.scala 178:29 180:20]
    node _GEN_166 = mux(_T_4, io_b_bits_0_0, paddedB_0_0) @[TPU.scala 113:21 168:37 65:24]
    node _GEN_167 = mux(_T_4, io_b_bits_0_1, paddedB_0_1) @[TPU.scala 113:21 168:37 65:24]
    node _GEN_168 = mux(_T_4, io_b_bits_0_2, paddedB_0_2) @[TPU.scala 113:21 168:37 65:24]
    node _GEN_169 = mux(_T_4, asSInt(UInt<1>("h0")), paddedB_0_3) @[TPU.scala 116:21 168:37 65:24]
    node _GEN_170 = mux(_T_4, io_b_bits_1_0, paddedB_1_0) @[TPU.scala 113:21 168:37 65:24]
    node _GEN_171 = mux(_T_4, io_b_bits_1_1, paddedB_1_1) @[TPU.scala 113:21 168:37 65:24]
    node _GEN_172 = mux(_T_4, io_b_bits_1_2, paddedB_1_2) @[TPU.scala 113:21 168:37 65:24]
    node _GEN_173 = mux(_T_4, asSInt(UInt<1>("h0")), paddedB_1_3) @[TPU.scala 116:21 168:37 65:24]
    node _GEN_174 = mux(_T_4, io_b_bits_2_0, paddedB_2_0) @[TPU.scala 113:21 168:37 65:24]
    node _GEN_175 = mux(_T_4, io_b_bits_2_1, paddedB_2_1) @[TPU.scala 113:21 168:37 65:24]
    node _GEN_176 = mux(_T_4, io_b_bits_2_2, paddedB_2_2) @[TPU.scala 113:21 168:37 65:24]
    node _GEN_177 = mux(_T_4, asSInt(UInt<1>("h0")), paddedB_2_3) @[TPU.scala 116:21 168:37 65:24]
    node _GEN_178 = mux(_T_4, asSInt(UInt<1>("h0")), paddedB_3_0) @[TPU.scala 116:21 168:37 65:24]
    node _GEN_179 = mux(_T_4, asSInt(UInt<1>("h0")), paddedB_3_1) @[TPU.scala 116:21 168:37 65:24]
    node _GEN_180 = mux(_T_4, asSInt(UInt<1>("h0")), paddedB_3_2) @[TPU.scala 116:21 168:37 65:24]
    node _GEN_181 = mux(_T_4, asSInt(UInt<1>("h0")), paddedB_3_3) @[TPU.scala 116:21 168:37 65:24]
    node _GEN_182 = mux(_T_4, io_b_bits_0_0, slicedB_0_0) @[TPU.scala 113:21 168:37 83:19]
    node _GEN_183 = mux(_T_4, io_b_bits_0_1, slicedB_0_1) @[TPU.scala 113:21 168:37 83:19]
    node _GEN_184 = mux(_T_4, io_b_bits_1_0, slicedB_1_0) @[TPU.scala 113:21 168:37 83:19]
    node _GEN_185 = mux(_T_4, io_b_bits_1_1, slicedB_1_1) @[TPU.scala 113:21 168:37 83:19]
    node _GEN_187 = mux(_T_4, UInt<1>("h0"), b_ready) @[TPU.scala 168:37 174:17 50:24]
    node _GEN_188 = mux(_T_4, UInt<1>("h0"), _GEN_1) @[TPU.scala 168:37 176:15]
    node _GEN_189 = mux(_T_4, state, _GEN_164) @[TPU.scala 168:37 42:22]
    node _GEN_190 = mux(_T_4, _GEN_3, _GEN_165) @[TPU.scala 168:37]
    node _T_7 = bits(reset, 0, 0) @[TPU.scala 190:11]
    node _T_8 = eq(_T_7, UInt<1>("h0")) @[TPU.scala 190:11]
    node _T_9 = bits(reset, 0, 0) @[TPU.scala 192:13]
    node _T_10 = eq(_T_9, UInt<1>("h0")) @[TPU.scala 192:13]
    node _T_11 = bits(reset, 0, 0) @[TPU.scala 192:13]
    node _T_12 = eq(_T_11, UInt<1>("h0")) @[TPU.scala 192:13]
    node _T_13 = bits(reset, 0, 0) @[TPU.scala 194:11]
    node _T_14 = eq(_T_13, UInt<1>("h0")) @[TPU.scala 194:11]
    node _T_15 = bits(reset, 0, 0) @[TPU.scala 196:13]
    node _T_16 = eq(_T_15, UInt<1>("h0")) @[TPU.scala 196:13]
    node _T_17 = bits(reset, 0, 0) @[TPU.scala 196:13]
    node _T_18 = eq(_T_17, UInt<1>("h0")) @[TPU.scala 196:13]
    node _T_20 = eq(sliceCycle, UInt<1>("h0")) @[TPU.scala 207:21]
    node _T_21 = eq(cycle, UInt<4>("h9")) @[TPU.scala 207:38]
    node _T_22 = and(_T_20, _T_21) @[TPU.scala 207:29]
    node _T_23 = eq(cycle, UInt<4>("h9")) @[TPU.scala 210:21]
    node _GEN_191 = mux(_T_23, UInt<3>("h2"), state) @[TPU.scala 210:41 211:13 42:22]
    node _GEN_192 = mux(_T_22, UInt<3>("h4"), _GEN_191) @[TPU.scala 207:58 208:13]
    node _T_24 = geq(cycle, UInt<2>("h3")) @[TPU.scala 218:16]
    node _cycleIdx_T = sub(cycle, UInt<2>("h3")) @[TPU.scala 219:24]
    node _cycleIdx_T_1 = tail(_cycleIdx_T, 1) @[TPU.scala 219:24]
    node _GEN_193 = mux(_T_24, _cycleIdx_T_1, cycle) @[TPU.scala 218:40 219:16 222:16]
    node _T_25 = geq(cycle, UInt<2>("h3")) @[TPU.scala 224:16]
    node _GEN_215 = mux(_T_19, _GEN_193, UInt<1>("h0")) @[TPU.scala 200:32 90:12]
    node _GEN_228 = mux(_T_6, UInt<1>("h0"), _GEN_215) @[TPU.scala 186:29 90:12]
    node _GEN_265 = mux(_T_3, UInt<1>("h0"), _GEN_228) @[TPU.scala 167:28 90:12]
    node _GEN_332 = mux(_T_1, UInt<1>("h0"), _GEN_265) @[TPU.scala 157:23 90:12]
    node cycleIdx = pad(_GEN_332, 32) @[TPU.scala 86:22]
    node _T_26 = geq(cycleIdx, UInt<1>("h0")) @[TPU.scala 226:22]
    node _T_27 = lt(cycleIdx, UInt<2>("h2")) @[TPU.scala 226:39]
    node _T_28 = and(_T_26, _T_27) @[TPU.scala 226:28]
    node _GEN_194 = mux(_T_28, myOut_1_0, myOut_0_0) @[TPU.scala 226:59 231:31 48:22]
    node _GEN_195 = mux(_T_28, systArr.io_out_0, myOut_1_0) @[TPU.scala 226:59 229:31 48:22]
    node _T_29 = geq(cycleIdx, UInt<1>("h1")) @[TPU.scala 226:22]
    node _T_30 = lt(cycleIdx, UInt<2>("h3")) @[TPU.scala 226:39]
    node _T_31 = and(_T_29, _T_30) @[TPU.scala 226:28]
    node _GEN_196 = mux(_T_31, myOut_1_1, myOut_0_1) @[TPU.scala 226:59 231:31 48:22]
    node _GEN_197 = mux(_T_31, systArr.io_out_1, myOut_1_1) @[TPU.scala 226:59 229:31 48:22]
    node _GEN_198 = mux(_T_25, _GEN_194, myOut_0_0) @[TPU.scala 224:40 48:22]
    node _GEN_199 = mux(_T_25, _GEN_195, myOut_1_0) @[TPU.scala 224:40 48:22]
    node _GEN_200 = mux(_T_25, _GEN_196, myOut_0_1) @[TPU.scala 224:40 48:22]
    node _GEN_201 = mux(_T_25, _GEN_197, myOut_1_1) @[TPU.scala 224:40 48:22]
    node _T_32 = bits(reset, 0, 0) @[TPU.scala 243:11]
    node _T_33 = eq(_T_32, UInt<1>("h0")) @[TPU.scala 243:11]
    node _T_34 = bits(reset, 0, 0) @[TPU.scala 245:13]
    node _T_35 = eq(_T_34, UInt<1>("h0")) @[TPU.scala 245:13]
    node _T_36 = bits(reset, 0, 0) @[TPU.scala 245:13]
    node _T_37 = eq(_T_36, UInt<1>("h0")) @[TPU.scala 245:13]
    node _T_38 = bits(reset, 0, 0) @[TPU.scala 245:13]
    node _T_39 = eq(_T_38, UInt<1>("h0")) @[TPU.scala 245:13]
    node _T_40 = eq(state, UInt<3>("h4")) @[TPU.scala 286:19]
    node _T_41 = bits(reset, 0, 0) @[TPU.scala 287:11]
    node _T_42 = eq(_T_41, UInt<1>("h0")) @[TPU.scala 287:11]
    node _GEN_202 = mux(_T_40, UInt<3>("h1"), state) @[TPU.scala 286:29 288:11 42:22]
    node _GEN_203 = mux(_T_40, UInt<1>("h1"), b_ready) @[TPU.scala 286:29 290:16 73:14]
    node _WIRE_0_0 = asSInt(UInt<32>("h0")) @[TPU.scala 291:{36,36}]
    node _GEN_204 = mux(_T_40, _WIRE_0_0, myOut_0_0) @[TPU.scala 286:29 291:11 48:22]
    node _WIRE_0_1 = asSInt(UInt<32>("h0")) @[TPU.scala 291:{36,36}]
    node _GEN_205 = mux(_T_40, _WIRE_0_1, myOut_0_1) @[TPU.scala 286:29 291:11 48:22]
    node _WIRE_0_2 = asSInt(UInt<32>("h0")) @[TPU.scala 291:{36,36}]
    node _GEN_206 = mux(_T_40, _WIRE_0_2, myOut_0_2) @[TPU.scala 286:29 291:11 48:22]
    node _WIRE_1_0 = asSInt(UInt<32>("h0")) @[TPU.scala 291:{36,36}]
    node _GEN_207 = mux(_T_40, _WIRE_1_0, myOut_1_0) @[TPU.scala 286:29 291:11 48:22]
    node _WIRE_1_1 = asSInt(UInt<32>("h0")) @[TPU.scala 291:{36,36}]
    node _GEN_208 = mux(_T_40, _WIRE_1_1, myOut_1_1) @[TPU.scala 286:29 291:11 48:22]
    node _WIRE_1_2 = asSInt(UInt<32>("h0")) @[TPU.scala 291:{36,36}]
    node _GEN_209 = mux(_T_40, _WIRE_1_2, myOut_1_2) @[TPU.scala 286:29 291:11 48:22]
    node _WIRE_2_0 = asSInt(UInt<32>("h0")) @[TPU.scala 291:{36,36}]
    node _GEN_210 = mux(_T_40, _WIRE_2_0, myOut_2_0) @[TPU.scala 286:29 291:11 48:22]
    node _WIRE_2_1 = asSInt(UInt<32>("h0")) @[TPU.scala 291:{36,36}]
    node _GEN_211 = mux(_T_40, _WIRE_2_1, myOut_2_1) @[TPU.scala 286:29 291:11 48:22]
    node _WIRE_2_2 = asSInt(UInt<32>("h0")) @[TPU.scala 291:{36,36}]
    node _GEN_212 = mux(_T_40, _WIRE_2_2, myOut_2_2) @[TPU.scala 286:29 291:11 48:22]
    node _GEN_214 = mux(_T_19, _GEN_192, _GEN_202) @[TPU.scala 200:32]
    node _GEN_216 = mux(_T_19, _GEN_198, _GEN_204) @[TPU.scala 200:32]
    node _GEN_217 = mux(_T_19, _GEN_199, _GEN_207) @[TPU.scala 200:32]
    node _GEN_218 = mux(_T_19, _GEN_200, _GEN_205) @[TPU.scala 200:32]
    node _GEN_219 = mux(_T_19, _GEN_201, _GEN_208) @[TPU.scala 200:32]
    node _GEN_220 = mux(_T_19, b_ready, _GEN_203) @[TPU.scala 200:32 73:14]
    node _GEN_221 = mux(_T_19, myOut_0_2, _GEN_206) @[TPU.scala 200:32 48:22]
    node _GEN_222 = mux(_T_19, myOut_1_2, _GEN_209) @[TPU.scala 200:32 48:22]
    node _GEN_223 = mux(_T_19, myOut_2_0, _GEN_210) @[TPU.scala 200:32 48:22]
    node _GEN_224 = mux(_T_19, myOut_2_1, _GEN_211) @[TPU.scala 200:32 48:22]
    node _GEN_225 = mux(_T_19, myOut_2_2, _GEN_212) @[TPU.scala 200:32 48:22]
    node _GEN_226 = mux(_T_6, UInt<3>("h3"), _GEN_214) @[TPU.scala 186:29 189:11]
    node _GEN_229 = mux(_T_6, myOut_0_0, _GEN_216) @[TPU.scala 186:29 48:22]
    node _GEN_230 = mux(_T_6, myOut_1_0, _GEN_217) @[TPU.scala 186:29 48:22]
    node _GEN_231 = mux(_T_6, myOut_0_1, _GEN_218) @[TPU.scala 186:29 48:22]
    node _GEN_232 = mux(_T_6, myOut_1_1, _GEN_219) @[TPU.scala 186:29 48:22]
    node _GEN_233 = mux(_T_6, b_ready, _GEN_220) @[TPU.scala 186:29 73:14]
    node _GEN_234 = mux(_T_6, myOut_0_2, _GEN_221) @[TPU.scala 186:29 48:22]
    node _GEN_235 = mux(_T_6, myOut_1_2, _GEN_222) @[TPU.scala 186:29 48:22]
    node _GEN_236 = mux(_T_6, myOut_2_0, _GEN_223) @[TPU.scala 186:29 48:22]
    node _GEN_237 = mux(_T_6, myOut_2_1, _GEN_224) @[TPU.scala 186:29 48:22]
    node _GEN_238 = mux(_T_6, myOut_2_2, _GEN_225) @[TPU.scala 186:29 48:22]
    node _GEN_239 = mux(_T_3, _GEN_166, paddedB_0_0) @[TPU.scala 167:28 65:24]
    node _GEN_240 = mux(_T_3, _GEN_167, paddedB_0_1) @[TPU.scala 167:28 65:24]
    node _GEN_241 = mux(_T_3, _GEN_168, paddedB_0_2) @[TPU.scala 167:28 65:24]
    node _GEN_242 = mux(_T_3, _GEN_169, paddedB_0_3) @[TPU.scala 167:28 65:24]
    node _GEN_243 = mux(_T_3, _GEN_170, paddedB_1_0) @[TPU.scala 167:28 65:24]
    node _GEN_244 = mux(_T_3, _GEN_171, paddedB_1_1) @[TPU.scala 167:28 65:24]
    node _GEN_245 = mux(_T_3, _GEN_172, paddedB_1_2) @[TPU.scala 167:28 65:24]
    node _GEN_246 = mux(_T_3, _GEN_173, paddedB_1_3) @[TPU.scala 167:28 65:24]
    node _GEN_247 = mux(_T_3, _GEN_174, paddedB_2_0) @[TPU.scala 167:28 65:24]
    node _GEN_248 = mux(_T_3, _GEN_175, paddedB_2_1) @[TPU.scala 167:28 65:24]
    node _GEN_249 = mux(_T_3, _GEN_176, paddedB_2_2) @[TPU.scala 167:28 65:24]
    node _GEN_250 = mux(_T_3, _GEN_177, paddedB_2_3) @[TPU.scala 167:28 65:24]
    node _GEN_251 = mux(_T_3, _GEN_178, paddedB_3_0) @[TPU.scala 167:28 65:24]
    node _GEN_252 = mux(_T_3, _GEN_179, paddedB_3_1) @[TPU.scala 167:28 65:24]
    node _GEN_253 = mux(_T_3, _GEN_180, paddedB_3_2) @[TPU.scala 167:28 65:24]
    node _GEN_254 = mux(_T_3, _GEN_181, paddedB_3_3) @[TPU.scala 167:28 65:24]
    node _GEN_255 = mux(_T_3, _GEN_182, slicedB_0_0) @[TPU.scala 167:28 83:19]
    node _GEN_256 = mux(_T_3, _GEN_183, slicedB_0_1) @[TPU.scala 167:28 83:19]
    node _GEN_257 = mux(_T_3, _GEN_184, slicedB_1_0) @[TPU.scala 167:28 83:19]
    node _GEN_258 = mux(_T_3, _GEN_185, slicedB_1_1) @[TPU.scala 167:28 83:19]
    node _GEN_259 = mux(_T_3, _GEN_186, UInt<1>("h0")) @[TPU.scala 167:28 81:26]
    node _GEN_260 = mux(_T_3, _GEN_187, b_ready) @[TPU.scala 167:28 50:24]
    node _GEN_262 = mux(_T_3, _GEN_188, _GEN_1) @[TPU.scala 167:28]
    node _GEN_263 = mux(_T_3, _GEN_189, _GEN_226) @[TPU.scala 167:28]
    node _GEN_264 = mux(_T_3, _GEN_190, _GEN_3) @[TPU.scala 167:28]
    node _GEN_266 = mux(_T_3, myOut_0_0, _GEN_229) @[TPU.scala 167:28 48:22]
    node _GEN_267 = mux(_T_3, myOut_1_0, _GEN_230) @[TPU.scala 167:28 48:22]
    node _GEN_268 = mux(_T_3, myOut_0_1, _GEN_231) @[TPU.scala 167:28 48:22]
    node _GEN_269 = mux(_T_3, myOut_1_1, _GEN_232) @[TPU.scala 167:28 48:22]
    node _GEN_270 = mux(_T_3, b_ready, _GEN_233) @[TPU.scala 167:28 73:14]
    node _GEN_271 = mux(_T_3, myOut_0_2, _GEN_234) @[TPU.scala 167:28 48:22]
    node _GEN_272 = mux(_T_3, myOut_1_2, _GEN_235) @[TPU.scala 167:28 48:22]
    node _GEN_273 = mux(_T_3, myOut_2_0, _GEN_236) @[TPU.scala 167:28 48:22]
    node _GEN_274 = mux(_T_3, myOut_2_1, _GEN_237) @[TPU.scala 167:28 48:22]
    node _GEN_275 = mux(_T_3, myOut_2_2, _GEN_238) @[TPU.scala 167:28 48:22]
    node _GEN_276 = mux(_T_1, _GEN_133, _GEN_263) @[TPU.scala 157:23]
    node _GEN_277 = mux(_T_1, _GEN_134, act_in_0_0) @[TPU.scala 157:23 80:23]
    node _GEN_278 = mux(_T_1, _GEN_135, act_in_0_1) @[TPU.scala 157:23 80:23]
    node _GEN_279 = mux(_T_1, _GEN_136, act_in_0_2) @[TPU.scala 157:23 80:23]
    node _GEN_280 = mux(_T_1, _GEN_137, act_in_1_0) @[TPU.scala 157:23 80:23]
    node _GEN_281 = mux(_T_1, _GEN_138, act_in_1_1) @[TPU.scala 157:23 80:23]
    node _GEN_282 = mux(_T_1, _GEN_139, act_in_1_2) @[TPU.scala 157:23 80:23]
    node _GEN_283 = mux(_T_1, _GEN_140, act_in_2_0) @[TPU.scala 157:23 80:23]
    node _GEN_284 = mux(_T_1, _GEN_141, act_in_2_1) @[TPU.scala 157:23 80:23]
    node _GEN_285 = mux(_T_1, _GEN_142, act_in_2_2) @[TPU.scala 157:23 80:23]
    node _GEN_286 = mux(_T_1, _GEN_143, paddedA_0_0) @[TPU.scala 157:23 64:24]
    node _GEN_287 = mux(_T_1, _GEN_144, paddedA_0_1) @[TPU.scala 157:23 64:24]
    node _GEN_288 = mux(_T_1, _GEN_145, paddedA_0_2) @[TPU.scala 157:23 64:24]
    node _GEN_289 = mux(_T_1, _GEN_146, paddedA_0_3) @[TPU.scala 157:23 64:24]
    node _GEN_290 = mux(_T_1, _GEN_147, paddedA_1_0) @[TPU.scala 157:23 64:24]
    node _GEN_291 = mux(_T_1, _GEN_148, paddedA_1_1) @[TPU.scala 157:23 64:24]
    node _GEN_292 = mux(_T_1, _GEN_149, paddedA_1_2) @[TPU.scala 157:23 64:24]
    node _GEN_293 = mux(_T_1, _GEN_150, paddedA_1_3) @[TPU.scala 157:23 64:24]
    node _GEN_294 = mux(_T_1, _GEN_151, paddedA_2_0) @[TPU.scala 157:23 64:24]
    node _GEN_295 = mux(_T_1, _GEN_152, paddedA_2_1) @[TPU.scala 157:23 64:24]
    node _GEN_296 = mux(_T_1, _GEN_153, paddedA_2_2) @[TPU.scala 157:23 64:24]
    node _GEN_297 = mux(_T_1, _GEN_154, paddedA_2_3) @[TPU.scala 157:23 64:24]
    node _GEN_298 = mux(_T_1, _GEN_155, paddedA_3_0) @[TPU.scala 157:23 64:24]
    node _GEN_299 = mux(_T_1, _GEN_156, paddedA_3_1) @[TPU.scala 157:23 64:24]
    node _GEN_300 = mux(_T_1, _GEN_157, paddedA_3_2) @[TPU.scala 157:23 64:24]
    node _GEN_301 = mux(_T_1, _GEN_158, paddedA_3_3) @[TPU.scala 157:23 64:24]
    node _GEN_302 = mux(_T_1, _GEN_159, slicedA_0_0) @[TPU.scala 157:23 82:15]
    node _GEN_303 = mux(_T_1, _GEN_160, slicedA_0_1) @[TPU.scala 157:23 82:15]
    node _GEN_304 = mux(_T_1, _GEN_161, slicedA_1_0) @[TPU.scala 157:23 82:15]
    node _GEN_305 = mux(_T_1, _GEN_162, slicedA_1_1) @[TPU.scala 157:23 82:15]
    node _GEN_306 = mux(_T_1, _GEN_163, a_ready) @[TPU.scala 157:23 49:24]
    node _GEN_307 = mux(_T_1, UInt<1>("h0"), _GEN_262) @[TPU.scala 157:23 165:13]
    node _GEN_308 = mux(_T_1, paddedB_0_0, _GEN_239) @[TPU.scala 157:23 65:24]
    node _GEN_309 = mux(_T_1, paddedB_0_1, _GEN_240) @[TPU.scala 157:23 65:24]
    node _GEN_310 = mux(_T_1, paddedB_0_2, _GEN_241) @[TPU.scala 157:23 65:24]
    node _GEN_311 = mux(_T_1, paddedB_0_3, _GEN_242) @[TPU.scala 157:23 65:24]
    node _GEN_312 = mux(_T_1, paddedB_1_0, _GEN_243) @[TPU.scala 157:23 65:24]
    node _GEN_313 = mux(_T_1, paddedB_1_1, _GEN_244) @[TPU.scala 157:23 65:24]
    node _GEN_314 = mux(_T_1, paddedB_1_2, _GEN_245) @[TPU.scala 157:23 65:24]
    node _GEN_315 = mux(_T_1, paddedB_1_3, _GEN_246) @[TPU.scala 157:23 65:24]
    node _GEN_316 = mux(_T_1, paddedB_2_0, _GEN_247) @[TPU.scala 157:23 65:24]
    node _GEN_317 = mux(_T_1, paddedB_2_1, _GEN_248) @[TPU.scala 157:23 65:24]
    node _GEN_318 = mux(_T_1, paddedB_2_2, _GEN_249) @[TPU.scala 157:23 65:24]
    node _GEN_319 = mux(_T_1, paddedB_2_3, _GEN_250) @[TPU.scala 157:23 65:24]
    node _GEN_320 = mux(_T_1, paddedB_3_0, _GEN_251) @[TPU.scala 157:23 65:24]
    node _GEN_321 = mux(_T_1, paddedB_3_1, _GEN_252) @[TPU.scala 157:23 65:24]
    node _GEN_322 = mux(_T_1, paddedB_3_2, _GEN_253) @[TPU.scala 157:23 65:24]
    node _GEN_323 = mux(_T_1, paddedB_3_3, _GEN_254) @[TPU.scala 157:23 65:24]
    node _GEN_324 = mux(_T_1, slicedB_0_0, _GEN_255) @[TPU.scala 157:23 83:19]
    node _GEN_325 = mux(_T_1, slicedB_0_1, _GEN_256) @[TPU.scala 157:23 83:19]
    node _GEN_326 = mux(_T_1, slicedB_1_0, _GEN_257) @[TPU.scala 157:23 83:19]
    node _GEN_327 = mux(_T_1, slicedB_1_1, _GEN_258) @[TPU.scala 157:23 83:19]
    node _GEN_328 = mux(_T_1, UInt<1>("h0"), _GEN_259) @[TPU.scala 157:23 81:26]
    node _GEN_329 = mux(_T_1, b_ready, _GEN_260) @[TPU.scala 157:23 50:24]
    node _GEN_331 = mux(_T_1, _GEN_3, _GEN_264) @[TPU.scala 157:23]
    node _GEN_333 = mux(_T_1, myOut_0_0, _GEN_266) @[TPU.scala 157:23 48:22]
    node _GEN_334 = mux(_T_1, myOut_1_0, _GEN_267) @[TPU.scala 157:23 48:22]
    node _GEN_335 = mux(_T_1, myOut_0_1, _GEN_268) @[TPU.scala 157:23 48:22]
    node _GEN_336 = mux(_T_1, myOut_1_1, _GEN_269) @[TPU.scala 157:23 48:22]
    node _GEN_337 = mux(_T_1, b_ready, _GEN_270) @[TPU.scala 157:23 73:14]
    node _GEN_338 = mux(_T_1, myOut_0_2, _GEN_271) @[TPU.scala 157:23 48:22]
    node _GEN_339 = mux(_T_1, myOut_1_2, _GEN_272) @[TPU.scala 157:23 48:22]
    node _GEN_340 = mux(_T_1, myOut_2_0, _GEN_273) @[TPU.scala 157:23 48:22]
    node _GEN_341 = mux(_T_1, myOut_2_1, _GEN_274) @[TPU.scala 157:23 48:22]
    node _GEN_342 = mux(_T_1, myOut_2_2, _GEN_275) @[TPU.scala 157:23 48:22]
    node wrap = _GEN_2
    node _myOut_WIRE_0_0 = asSInt(UInt<32>("h0")) @[TPU.scala 48:{45,45}]
    node _myOut_WIRE_0_1 = asSInt(UInt<32>("h0")) @[TPU.scala 48:{45,45}]
    node _myOut_WIRE_0_2 = asSInt(UInt<32>("h0")) @[TPU.scala 48:{45,45}]
    node _myOut_WIRE_1_0 = asSInt(UInt<32>("h0")) @[TPU.scala 48:{45,45}]
    node _myOut_WIRE_1_1 = asSInt(UInt<32>("h0")) @[TPU.scala 48:{45,45}]
    node _myOut_WIRE_1_2 = asSInt(UInt<32>("h0")) @[TPU.scala 48:{45,45}]
    node _myOut_WIRE_2_0 = asSInt(UInt<32>("h0")) @[TPU.scala 48:{45,45}]
    node _myOut_WIRE_2_1 = asSInt(UInt<32>("h0")) @[TPU.scala 48:{45,45}]
    node _myOut_WIRE_2_2 = asSInt(UInt<32>("h0")) @[TPU.scala 48:{45,45}]
    node _paddedA_WIRE_0_0 = asSInt(UInt<32>("h0")) @[TPU.scala 64:{61,61}]
    node _paddedA_WIRE_0_1 = asSInt(UInt<32>("h0")) @[TPU.scala 64:{61,61}]
    node _paddedA_WIRE_0_2 = asSInt(UInt<32>("h0")) @[TPU.scala 64:{61,61}]
    node _paddedA_WIRE_0_3 = asSInt(UInt<32>("h0")) @[TPU.scala 64:{61,61}]
    node _paddedA_WIRE_1_0 = asSInt(UInt<32>("h0")) @[TPU.scala 64:{61,61}]
    node _paddedA_WIRE_1_1 = asSInt(UInt<32>("h0")) @[TPU.scala 64:{61,61}]
    node _paddedA_WIRE_1_2 = asSInt(UInt<32>("h0")) @[TPU.scala 64:{61,61}]
    node _paddedA_WIRE_1_3 = asSInt(UInt<32>("h0")) @[TPU.scala 64:{61,61}]
    node _paddedA_WIRE_2_0 = asSInt(UInt<32>("h0")) @[TPU.scala 64:{61,61}]
    node _paddedA_WIRE_2_1 = asSInt(UInt<32>("h0")) @[TPU.scala 64:{61,61}]
    node _paddedA_WIRE_2_2 = asSInt(UInt<32>("h0")) @[TPU.scala 64:{61,61}]
    node _paddedA_WIRE_2_3 = asSInt(UInt<32>("h0")) @[TPU.scala 64:{61,61}]
    node _paddedA_WIRE_3_0 = asSInt(UInt<32>("h0")) @[TPU.scala 64:{61,61}]
    node _paddedA_WIRE_3_1 = asSInt(UInt<32>("h0")) @[TPU.scala 64:{61,61}]
    node _paddedA_WIRE_3_2 = asSInt(UInt<32>("h0")) @[TPU.scala 64:{61,61}]
    node _paddedA_WIRE_3_3 = asSInt(UInt<32>("h0")) @[TPU.scala 64:{61,61}]
    node _paddedB_WIRE_0_0 = asSInt(UInt<32>("h0")) @[TPU.scala 65:{61,61}]
    node _paddedB_WIRE_0_1 = asSInt(UInt<32>("h0")) @[TPU.scala 65:{61,61}]
    node _paddedB_WIRE_0_2 = asSInt(UInt<32>("h0")) @[TPU.scala 65:{61,61}]
    node _paddedB_WIRE_0_3 = asSInt(UInt<32>("h0")) @[TPU.scala 65:{61,61}]
    node _paddedB_WIRE_1_0 = asSInt(UInt<32>("h0")) @[TPU.scala 65:{61,61}]
    node _paddedB_WIRE_1_1 = asSInt(UInt<32>("h0")) @[TPU.scala 65:{61,61}]
    node _paddedB_WIRE_1_2 = asSInt(UInt<32>("h0")) @[TPU.scala 65:{61,61}]
    node _paddedB_WIRE_1_3 = asSInt(UInt<32>("h0")) @[TPU.scala 65:{61,61}]
    node _paddedB_WIRE_2_0 = asSInt(UInt<32>("h0")) @[TPU.scala 65:{61,61}]
    node _paddedB_WIRE_2_1 = asSInt(UInt<32>("h0")) @[TPU.scala 65:{61,61}]
    node _paddedB_WIRE_2_2 = asSInt(UInt<32>("h0")) @[TPU.scala 65:{61,61}]
    node _paddedB_WIRE_2_3 = asSInt(UInt<32>("h0")) @[TPU.scala 65:{61,61}]
    node _paddedB_WIRE_3_0 = asSInt(UInt<32>("h0")) @[TPU.scala 65:{61,61}]
    node _paddedB_WIRE_3_1 = asSInt(UInt<32>("h0")) @[TPU.scala 65:{61,61}]
    node _paddedB_WIRE_3_2 = asSInt(UInt<32>("h0")) @[TPU.scala 65:{61,61}]
    node _paddedB_WIRE_3_3 = asSInt(UInt<32>("h0")) @[TPU.scala 65:{61,61}]
    node _slicedA_WIRE_0_0 = asSInt(UInt<32>("h0")) @[TPU.scala 66:{65,65}]
    node _slicedA_WIRE_0_1 = asSInt(UInt<32>("h0")) @[TPU.scala 66:{65,65}]
    node _slicedA_WIRE_1_0 = asSInt(UInt<32>("h0")) @[TPU.scala 66:{65,65}]
    node _slicedA_WIRE_1_1 = asSInt(UInt<32>("h0")) @[TPU.scala 66:{65,65}]
    node _slicedB_WIRE_0_0 = asSInt(UInt<32>("h0")) @[TPU.scala 67:{65,65}]
    node _slicedB_WIRE_0_1 = asSInt(UInt<32>("h0")) @[TPU.scala 67:{65,65}]
    node _slicedB_WIRE_1_0 = asSInt(UInt<32>("h0")) @[TPU.scala 67:{65,65}]
    node _slicedB_WIRE_1_1 = asSInt(UInt<32>("h0")) @[TPU.scala 67:{65,65}]
    node sliceWrap = _GEN_4
    node _act_in_WIRE_0_0 = asSInt(UInt<32>("h0")) @[TPU.scala 80:{46,46}]
    node _act_in_WIRE_0_1 = asSInt(UInt<32>("h0")) @[TPU.scala 80:{46,46}]
    node _act_in_WIRE_0_2 = asSInt(UInt<32>("h0")) @[TPU.scala 80:{46,46}]
    node _act_in_WIRE_1_0 = asSInt(UInt<32>("h0")) @[TPU.scala 80:{46,46}]
    node _act_in_WIRE_1_1 = asSInt(UInt<32>("h0")) @[TPU.scala 80:{46,46}]
    node _act_in_WIRE_1_2 = asSInt(UInt<32>("h0")) @[TPU.scala 80:{46,46}]
    node _act_in_WIRE_2_0 = asSInt(UInt<32>("h0")) @[TPU.scala 80:{46,46}]
    node _act_in_WIRE_2_1 = asSInt(UInt<32>("h0")) @[TPU.scala 80:{46,46}]
    node _act_in_WIRE_2_2 = asSInt(UInt<32>("h0")) @[TPU.scala 80:{46,46}]
    node cycleIdxCols_0 = UInt<32>("h0") @[TPU.scala 87:26 92:21]
    node cycleIdxCols_1 = UInt<32>("h0") @[TPU.scala 87:26 92:21]
    node cycleIdxCols_2 = UInt<32>("h0") @[TPU.scala 87:26 92:21]
    node cycleIdxRows_0 = UInt<32>("h0") @[TPU.scala 88:26 93:21]
    node cycleIdxRows_1 = UInt<32>("h0") @[TPU.scala 88:26 93:21]
    node cycleIdxRows_2 = UInt<32>("h0") @[TPU.scala 88:26 93:21]
    node _paddedA_slicedA_0_0_T_2_slicedA_0_0_T_5 = _GEN_20 @[TPU.scala 135:23]
    node _paddedA_slicedA_1_0_T_2_slicedA_1_0_T_5 = _GEN_36 @[TPU.scala 135:23]
    node _paddedB_slicedB_0_0_T_2_slicedB_0_0_T_5 = _GEN_52 @[TPU.scala 138:23]
    node _paddedB_slicedB_0_1_T_2_slicedB_0_1_T_5 = _GEN_68 @[TPU.scala 138:23]
    node _paddedA_slicedA_0_1_T_2_slicedA_0_1_T_5 = _GEN_84 @[TPU.scala 135:23]
    node _paddedA_slicedA_1_1_T_2_slicedA_1_1_T_5 = _GEN_100 @[TPU.scala 135:23]
    node _paddedB_slicedB_1_0_T_2_slicedB_1_0_T_5 = _GEN_116 @[TPU.scala 138:23]
    node _paddedB_slicedB_1_1_T_2_slicedB_1_1_T_5 = _GEN_132 @[TPU.scala 138:23]
    io_a_ready <= a_ready @[TPU.scala 72:14]
    io_b_ready <= _GEN_337
    io_out_0_0 <= myOut_0_0 @[TPU.scala 74:10]
    io_out_0_1 <= myOut_0_1 @[TPU.scala 74:10]
    io_out_0_2 <= myOut_0_2 @[TPU.scala 74:10]
    io_out_1_0 <= myOut_1_0 @[TPU.scala 74:10]
    io_out_1_1 <= myOut_1_1 @[TPU.scala 74:10]
    io_out_1_2 <= myOut_1_2 @[TPU.scala 74:10]
    io_out_2_0 <= myOut_2_0 @[TPU.scala 74:10]
    io_out_2_1 <= myOut_2_1 @[TPU.scala 74:10]
    io_out_2_2 <= myOut_2_2 @[TPU.scala 74:10]
    state <= mux(reset, UInt<3>("h0"), _GEN_276) @[TPU.scala 42:{22,22}]
    cycle <= mux(reset, UInt<4>("h0"), _GEN_307) @[Counter.scala 61:{40,40}]
    actReg.clock <= clock
    actReg.reset <= reset
    actReg.io_index <= bits(_actReg_io_index_T_1, 2, 0) @[TPU.scala 78:19]
    actReg.io_a_0_0 <= _GEN_302
    actReg.io_a_0_1 <= _GEN_303
    actReg.io_a_1_0 <= _GEN_304
    actReg.io_a_1_1 <= _GEN_305
    systArr.clock <= clock
    systArr.reset <= reset
    systArr.io_a_in_0 <= actReg.io_a_out_0 @[TPU.scala 79:19]
    systArr.io_a_in_1 <= actReg.io_a_out_1 @[TPU.scala 79:19]
    systArr.io_b_in_0_0 <= _GEN_324
    systArr.io_b_in_0_1 <= _GEN_325
    systArr.io_b_in_1_0 <= _GEN_326
    systArr.io_b_in_1_1 <= _GEN_327
    systArr.io_b_readingin <= _GEN_328
    myOut_0_0 <= mux(reset, _myOut_WIRE_0_0, _GEN_333) @[TPU.scala 48:{22,22}]
    myOut_0_1 <= mux(reset, _myOut_WIRE_0_1, _GEN_335) @[TPU.scala 48:{22,22}]
    myOut_0_2 <= mux(reset, _myOut_WIRE_0_2, _GEN_338) @[TPU.scala 48:{22,22}]
    myOut_1_0 <= mux(reset, _myOut_WIRE_1_0, _GEN_334) @[TPU.scala 48:{22,22}]
    myOut_1_1 <= mux(reset, _myOut_WIRE_1_1, _GEN_336) @[TPU.scala 48:{22,22}]
    myOut_1_2 <= mux(reset, _myOut_WIRE_1_2, _GEN_339) @[TPU.scala 48:{22,22}]
    myOut_2_0 <= mux(reset, _myOut_WIRE_2_0, _GEN_340) @[TPU.scala 48:{22,22}]
    myOut_2_1 <= mux(reset, _myOut_WIRE_2_1, _GEN_341) @[TPU.scala 48:{22,22}]
    myOut_2_2 <= mux(reset, _myOut_WIRE_2_2, _GEN_342) @[TPU.scala 48:{22,22}]
    a_ready <= mux(reset, UInt<1>("h1"), _GEN_306) @[TPU.scala 49:{24,24}]
    b_ready <= mux(reset, UInt<1>("h1"), _GEN_329) @[TPU.scala 50:{24,24}]
    paddedA_0_0 <= mux(reset, _paddedA_WIRE_0_0, _GEN_286) @[TPU.scala 64:{24,24}]
    paddedA_0_1 <= mux(reset, _paddedA_WIRE_0_1, _GEN_287) @[TPU.scala 64:{24,24}]
    paddedA_0_2 <= mux(reset, _paddedA_WIRE_0_2, _GEN_288) @[TPU.scala 64:{24,24}]
    paddedA_0_3 <= mux(reset, _paddedA_WIRE_0_3, _GEN_289) @[TPU.scala 64:{24,24}]
    paddedA_1_0 <= mux(reset, _paddedA_WIRE_1_0, _GEN_290) @[TPU.scala 64:{24,24}]
    paddedA_1_1 <= mux(reset, _paddedA_WIRE_1_1, _GEN_291) @[TPU.scala 64:{24,24}]
    paddedA_1_2 <= mux(reset, _paddedA_WIRE_1_2, _GEN_292) @[TPU.scala 64:{24,24}]
    paddedA_1_3 <= mux(reset, _paddedA_WIRE_1_3, _GEN_293) @[TPU.scala 64:{24,24}]
    paddedA_2_0 <= mux(reset, _paddedA_WIRE_2_0, _GEN_294) @[TPU.scala 64:{24,24}]
    paddedA_2_1 <= mux(reset, _paddedA_WIRE_2_1, _GEN_295) @[TPU.scala 64:{24,24}]
    paddedA_2_2 <= mux(reset, _paddedA_WIRE_2_2, _GEN_296) @[TPU.scala 64:{24,24}]
    paddedA_2_3 <= mux(reset, _paddedA_WIRE_2_3, _GEN_297) @[TPU.scala 64:{24,24}]
    paddedA_3_0 <= mux(reset, _paddedA_WIRE_3_0, _GEN_298) @[TPU.scala 64:{24,24}]
    paddedA_3_1 <= mux(reset, _paddedA_WIRE_3_1, _GEN_299) @[TPU.scala 64:{24,24}]
    paddedA_3_2 <= mux(reset, _paddedA_WIRE_3_2, _GEN_300) @[TPU.scala 64:{24,24}]
    paddedA_3_3 <= mux(reset, _paddedA_WIRE_3_3, _GEN_301) @[TPU.scala 64:{24,24}]
    paddedB_0_0 <= mux(reset, _paddedB_WIRE_0_0, _GEN_308) @[TPU.scala 65:{24,24}]
    paddedB_0_1 <= mux(reset, _paddedB_WIRE_0_1, _GEN_309) @[TPU.scala 65:{24,24}]
    paddedB_0_2 <= mux(reset, _paddedB_WIRE_0_2, _GEN_310) @[TPU.scala 65:{24,24}]
    paddedB_0_3 <= mux(reset, _paddedB_WIRE_0_3, _GEN_311) @[TPU.scala 65:{24,24}]
    paddedB_1_0 <= mux(reset, _paddedB_WIRE_1_0, _GEN_312) @[TPU.scala 65:{24,24}]
    paddedB_1_1 <= mux(reset, _paddedB_WIRE_1_1, _GEN_313) @[TPU.scala 65:{24,24}]
    paddedB_1_2 <= mux(reset, _paddedB_WIRE_1_2, _GEN_314) @[TPU.scala 65:{24,24}]
    paddedB_1_3 <= mux(reset, _paddedB_WIRE_1_3, _GEN_315) @[TPU.scala 65:{24,24}]
    paddedB_2_0 <= mux(reset, _paddedB_WIRE_2_0, _GEN_316) @[TPU.scala 65:{24,24}]
    paddedB_2_1 <= mux(reset, _paddedB_WIRE_2_1, _GEN_317) @[TPU.scala 65:{24,24}]
    paddedB_2_2 <= mux(reset, _paddedB_WIRE_2_2, _GEN_318) @[TPU.scala 65:{24,24}]
    paddedB_2_3 <= mux(reset, _paddedB_WIRE_2_3, _GEN_319) @[TPU.scala 65:{24,24}]
    paddedB_3_0 <= mux(reset, _paddedB_WIRE_3_0, _GEN_320) @[TPU.scala 65:{24,24}]
    paddedB_3_1 <= mux(reset, _paddedB_WIRE_3_1, _GEN_321) @[TPU.scala 65:{24,24}]
    paddedB_3_2 <= mux(reset, _paddedB_WIRE_3_2, _GEN_322) @[TPU.scala 65:{24,24}]
    paddedB_3_3 <= mux(reset, _paddedB_WIRE_3_3, _GEN_323) @[TPU.scala 65:{24,24}]
    slicedA_0_0 <= mux(reset, _slicedA_WIRE_0_0, _paddedA_slicedA_0_0_T_2_slicedA_0_0_T_5) @[TPU.scala 135:23 66:{24,24}]
    slicedA_0_1 <= mux(reset, _slicedA_WIRE_0_1, _paddedA_slicedA_0_1_T_2_slicedA_0_1_T_5) @[TPU.scala 135:23 66:{24,24}]
    slicedA_1_0 <= mux(reset, _slicedA_WIRE_1_0, _paddedA_slicedA_1_0_T_2_slicedA_1_0_T_5) @[TPU.scala 135:23 66:{24,24}]
    slicedA_1_1 <= mux(reset, _slicedA_WIRE_1_1, _paddedA_slicedA_1_1_T_2_slicedA_1_1_T_5) @[TPU.scala 135:23 66:{24,24}]
    slicedB_0_0 <= mux(reset, _slicedB_WIRE_0_0, _paddedB_slicedB_0_0_T_2_slicedB_0_0_T_5) @[TPU.scala 138:23 67:{24,24}]
    slicedB_0_1 <= mux(reset, _slicedB_WIRE_0_1, _paddedB_slicedB_0_1_T_2_slicedB_0_1_T_5) @[TPU.scala 138:23 67:{24,24}]
    slicedB_1_0 <= mux(reset, _slicedB_WIRE_1_0, _paddedB_slicedB_1_0_T_2_slicedB_1_0_T_5) @[TPU.scala 138:23 67:{24,24}]
    slicedB_1_1 <= mux(reset, _slicedB_WIRE_1_1, _paddedB_slicedB_1_1_T_2_slicedB_1_1_T_5) @[TPU.scala 138:23 67:{24,24}]
    sliceCycle <= mux(reset, UInt<3>("h0"), _GEN_331) @[Counter.scala 61:{40,40}]
    act_in_0_0 <= mux(reset, _act_in_WIRE_0_0, _GEN_277) @[TPU.scala 80:{23,23}]
    act_in_0_1 <= mux(reset, _act_in_WIRE_0_1, _GEN_278) @[TPU.scala 80:{23,23}]
    act_in_0_2 <= mux(reset, _act_in_WIRE_0_2, _GEN_279) @[TPU.scala 80:{23,23}]
    act_in_1_0 <= mux(reset, _act_in_WIRE_1_0, _GEN_280) @[TPU.scala 80:{23,23}]
    act_in_1_1 <= mux(reset, _act_in_WIRE_1_1, _GEN_281) @[TPU.scala 80:{23,23}]
    act_in_1_2 <= mux(reset, _act_in_WIRE_1_2, _GEN_282) @[TPU.scala 80:{23,23}]
    act_in_2_0 <= mux(reset, _act_in_WIRE_2_0, _GEN_283) @[TPU.scala 80:{23,23}]
    act_in_2_1 <= mux(reset, _act_in_WIRE_2_1, _GEN_284) @[TPU.scala 80:{23,23}]
    act_in_2_2 <= mux(reset, _act_in_WIRE_2_2, _GEN_285) @[TPU.scala 80:{23,23}]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), eq(_T_1, UInt<1>("h0"))), eq(_T_3, UInt<1>("h0"))), _T_6), _T_8), UInt<1>("h1")), "SLICED A: \n") : printf @[TPU.scala 190:11]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), eq(_T_1, UInt<1>("h0"))), eq(_T_3, UInt<1>("h0"))), _T_6), _T_10), UInt<1>("h1")), "Vec(%d, %d)\n", slicedA_0_0, slicedA_0_1) : printf_1 @[TPU.scala 192:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), eq(_T_1, UInt<1>("h0"))), eq(_T_3, UInt<1>("h0"))), _T_6), _T_12), UInt<1>("h1")), "Vec(%d, %d)\n", slicedA_1_0, slicedA_1_1) : printf_2 @[TPU.scala 192:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), eq(_T_1, UInt<1>("h0"))), eq(_T_3, UInt<1>("h0"))), _T_6), _T_14), UInt<1>("h1")), "SLICED B: \n") : printf_3 @[TPU.scala 194:11]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), eq(_T_1, UInt<1>("h0"))), eq(_T_3, UInt<1>("h0"))), _T_6), _T_16), UInt<1>("h1")), "Vec(%d, %d)\n", systArr.io_b_in_0_0, systArr.io_b_in_0_1) : printf_4 @[TPU.scala 196:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), eq(_T_1, UInt<1>("h0"))), eq(_T_3, UInt<1>("h0"))), _T_6), _T_18), UInt<1>("h1")), "Vec(%d, %d)\n", systArr.io_b_in_1_0, systArr.io_b_in_1_1) : printf_5 @[TPU.scala 196:13]
    printf(clock, and(and(and(and(and(and(UInt<1>("h1"), eq(_T_1, UInt<1>("h0"))), eq(_T_3, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), _T_19), _T_33), UInt<1>("h1")), "MY TPU OUT: \n") : printf_6 @[TPU.scala 243:11]
    printf(clock, and(and(and(and(and(and(UInt<1>("h1"), eq(_T_1, UInt<1>("h0"))), eq(_T_3, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), _T_19), _T_35), UInt<1>("h1")), "Vec(%d, %d, %d)\n", myOut_0_0, myOut_0_1, myOut_0_2) : printf_7 @[TPU.scala 245:13]
    printf(clock, and(and(and(and(and(and(UInt<1>("h1"), eq(_T_1, UInt<1>("h0"))), eq(_T_3, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), _T_19), _T_37), UInt<1>("h1")), "Vec(%d, %d, %d)\n", myOut_1_0, myOut_1_1, myOut_1_2) : printf_8 @[TPU.scala 245:13]
    printf(clock, and(and(and(and(and(and(UInt<1>("h1"), eq(_T_1, UInt<1>("h0"))), eq(_T_3, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), _T_19), _T_39), UInt<1>("h1")), "Vec(%d, %d, %d)\n", myOut_2_0, myOut_2_1, myOut_2_2) : printf_9 @[TPU.scala 245:13]
    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), eq(_T_1, UInt<1>("h0"))), eq(_T_3, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_19, UInt<1>("h0"))), _T_40), _T_42), UInt<1>("h1")), "FINISH\n") : printf_10 @[TPU.scala 287:11]
