$date
	Sun Feb  6 06:06:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module flip_flop_tb $end
$scope module test_flip_flop $end
$var wire 1 ! D $end
$var wire 1 " clk $end
$var reg 1 # Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
0"
0!
$end
#10
0#
1"
#20
0"
1!
#30
1#
1"
#40
0"
0!
#50
0#
1"
#60
0"
1!
#70
1#
1"
#80
0"
0!
#90
0#
1"
#100
0"
1!
#110
1#
1"
#120
0"
0!
#130
0#
1"
#140
0"
1!
#150
1#
1"
#160
0"
0!
#170
0#
1"
#180
0"
1!
#190
1#
1"
#200
0"
0!
#210
0#
1"
#220
0"
1!
#230
1#
1"
#240
0"
0!
#250
0#
1"
#260
0"
1!
#270
1#
1"
#280
0"
0!
#290
0#
1"
#300
0"
1!
#310
1#
1"
#320
0"
0!
#330
0#
1"
#340
0"
1!
#350
1#
1"
#360
0"
0!
#370
0#
1"
#380
0"
1!
#390
1#
1"
#400
0"
0!
#410
0#
1"
#420
0"
1!
#430
1#
1"
#440
0"
0!
#450
0#
1"
#460
0"
1!
#470
1#
1"
#480
0"
0!
#490
0#
1"
#500
0"
1!
