Reading OpenROAD database at '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/41-openroad-repairantennas/1-diodeinsertion/mult.odb'…
Reading library file at '/home/hassan-ul-haq/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1
[INFO] Setting input delay to: 1
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 4 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   mult
Die area:                 ( 0 0 ) ( 132785 143505 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1060
Number of terminals:      36
Number of snets:          2
Number of nets:           769

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 116.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 27715.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 4450.
[INFO DRT-0033] via shape region query size = 225.
[INFO DRT-0033] met2 shape region query size = 142.
[INFO DRT-0033] via2 shape region query size = 180.
[INFO DRT-0033] met3 shape region query size = 162.
[INFO DRT-0033] via3 shape region query size = 180.
[INFO DRT-0033] met4 shape region query size = 49.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 347 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 110 unique inst patterns.
[INFO DRT-0084]   Complete 434 groups.
#scanned instances     = 1060
#unique  instances     = 116
#stdCellGenAp          = 2877
#stdCellValidPlanarAp  = 28
#stdCellValidViaAp     = 2135
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 2228
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:28, elapsed time = 00:00:09, memory = 141.34 (MB), peak = 141.34 (MB)

[INFO DRT-0157] Number of guides:     4326

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 19 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 20 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1591.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 1199.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 555.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 28.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 2146 vertical wires in 1 frboxes and 1227 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 115 vertical wires in 1 frboxes and 309 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 154.14 (MB), peak = 154.14 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 154.14 (MB), peak = 154.14 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 194.53 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 189.22 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 187.86 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:03, memory = 175.13 (MB).
    Completing 50% with 47 violations.
    elapsed time = 00:00:03, memory = 198.76 (MB).
    Completing 60% with 47 violations.
    elapsed time = 00:00:05, memory = 184.82 (MB).
    Completing 70% with 72 violations.
    elapsed time = 00:00:05, memory = 211.32 (MB).
    Completing 80% with 72 violations.
    elapsed time = 00:00:05, memory = 211.32 (MB).
    Completing 90% with 87 violations.
    elapsed time = 00:00:07, memory = 211.42 (MB).
    Completing 100% with 102 violations.
    elapsed time = 00:00:07, memory = 211.42 (MB).
[INFO DRT-0199]   Number of violations = 133.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        8     25      9     14
Recheck              0     25      6      0
Short                0     44      2      0
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:07, memory = 550.70 (MB), peak = 550.70 (MB)
Total wire length = 10937 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5920 um.
Total wire length on LAYER met2 = 4891 um.
Total wire length on LAYER met3 = 126 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4113.
Up-via summary (total 4113):

-----------------------
 FR_MASTERSLICE       0
            li1    2069
           met1    2013
           met2      31
           met3       0
           met4       0
-----------------------
                   4113


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 133 violations.
    elapsed time = 00:00:00, memory = 568.45 (MB).
    Completing 20% with 133 violations.
    elapsed time = 00:00:00, memory = 569.20 (MB).
    Completing 30% with 133 violations.
    elapsed time = 00:00:00, memory = 569.20 (MB).
    Completing 40% with 111 violations.
    elapsed time = 00:00:00, memory = 569.20 (MB).
    Completing 50% with 111 violations.
    elapsed time = 00:00:00, memory = 569.20 (MB).
    Completing 60% with 111 violations.
    elapsed time = 00:00:01, memory = 569.20 (MB).
    Completing 70% with 79 violations.
    elapsed time = 00:00:02, memory = 587.82 (MB).
    Completing 80% with 79 violations.
    elapsed time = 00:00:03, memory = 587.82 (MB).
    Completing 90% with 60 violations.
    elapsed time = 00:00:03, memory = 587.82 (MB).
    Completing 100% with 41 violations.
    elapsed time = 00:00:06, memory = 587.95 (MB).
[INFO DRT-0199]   Number of violations = 41.
Viol/Layer        met1   met2   met3
Metal Spacing        9      4      3
Short               25      0      0
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:06, memory = 588.07 (MB), peak = 611.32 (MB)
Total wire length = 10805 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5888 um.
Total wire length on LAYER met2 = 4786 um.
Total wire length on LAYER met3 = 129 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4081.
Up-via summary (total 4081):

-----------------------
 FR_MASTERSLICE       0
            li1    2068
           met1    1984
           met2      29
           met3       0
           met4       0
-----------------------
                   4081


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 41 violations.
    elapsed time = 00:00:00, memory = 588.07 (MB).
    Completing 20% with 41 violations.
    elapsed time = 00:00:00, memory = 588.07 (MB).
    Completing 30% with 41 violations.
    elapsed time = 00:00:00, memory = 588.07 (MB).
    Completing 40% with 41 violations.
    elapsed time = 00:00:00, memory = 588.07 (MB).
    Completing 50% with 41 violations.
    elapsed time = 00:00:00, memory = 588.07 (MB).
    Completing 60% with 39 violations.
    elapsed time = 00:00:00, memory = 588.07 (MB).
    Completing 70% with 39 violations.
    elapsed time = 00:00:03, memory = 588.07 (MB).
    Completing 80% with 36 violations.
    elapsed time = 00:00:03, memory = 588.07 (MB).
    Completing 90% with 36 violations.
    elapsed time = 00:00:03, memory = 588.07 (MB).
    Completing 100% with 36 violations.
    elapsed time = 00:00:05, memory = 588.07 (MB).
[INFO DRT-0199]   Number of violations = 36.
Viol/Layer        met1   met2
Metal Spacing       17      2
Short               17      0
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:06, memory = 590.95 (MB), peak = 611.32 (MB)
Total wire length = 10788 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5837 um.
Total wire length on LAYER met2 = 4808 um.
Total wire length on LAYER met3 = 142 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4047.
Up-via summary (total 4047):

-----------------------
 FR_MASTERSLICE       0
            li1    2068
           met1    1948
           met2      31
           met3       0
           met4       0
-----------------------
                   4047


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 36 violations.
    elapsed time = 00:00:00, memory = 590.95 (MB).
    Completing 20% with 36 violations.
    elapsed time = 00:00:00, memory = 592.32 (MB).
    Completing 30% with 36 violations.
    elapsed time = 00:00:00, memory = 592.57 (MB).
    Completing 40% with 36 violations.
    elapsed time = 00:00:01, memory = 592.57 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:01, memory = 592.57 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:02, memory = 592.57 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:02, memory = 599.45 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:02, memory = 599.45 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:03, memory = 599.45 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:03, memory = 599.45 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:03, memory = 599.45 (MB), peak = 611.32 (MB)
Total wire length = 10782 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5739 um.
Total wire length on LAYER met2 = 4823 um.
Total wire length on LAYER met3 = 219 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4085.
Up-via summary (total 4085):

-----------------------
 FR_MASTERSLICE       0
            li1    2068
           met1    1962
           met2      55
           met3       0
           met4       0
-----------------------
                   4085


[INFO DRT-0198] Complete detail routing.
Total wire length = 10782 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5739 um.
Total wire length on LAYER met2 = 4823 um.
Total wire length on LAYER met3 = 219 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4085.
Up-via summary (total 4085):

-----------------------
 FR_MASTERSLICE       0
            li1    2068
           met1    1962
           met2      55
           met3       0
           met4       0
-----------------------
                   4085


[INFO DRT-0267] cpu time = 00:00:36, elapsed time = 00:00:23, memory = 599.45 (MB), peak = 611.32 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                88     330.32
  Tap cell                                207     259.00
  Clock buffer                             25     317.80
  Timing Repair Buffer                    127     992.20
  Inverter                                171     641.87
  Clock inverter                            6      86.33
  Sequential cell                         160    4040.12
  Multi-Input combinational cell          276    1776.70
  Total                                  1060    8444.35
Writing OpenROAD database to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/43-openroad-detailedrouting/mult.odb'…
Writing netlist to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/43-openroad-detailedrouting/mult.nl.v'…
Writing powered netlist to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/43-openroad-detailedrouting/mult.pnl.v'…
Writing layout to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/43-openroad-detailedrouting/mult.def'…
Writing timing constraints to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/43-openroad-detailedrouting/mult.sdc'…
