

================================================================
== Vitis HLS Report for 'IDCT2B8'
================================================================
* Date:           Fri Nov 21 21:48:44 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct2_dir
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.183 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |                        |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance        |  Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |call_ret_IDCT2B4_fu_92  |IDCT2B4  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +------------------------+---------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1520|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    12|       0|     573|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    12|       0|    2093|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|       0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+-------------------+---------+----+---+-----+-----+
    |        Instance        |       Module      | BRAM_18K| DSP| FF| LUT | URAM|
    +------------------------+-------------------+---------+----+---+-----+-----+
    |call_ret_IDCT2B4_fu_92  |IDCT2B4            |        0|   2|  0|  473|    0|
    |mul_32s_7s_32_1_1_U10   |mul_32s_7s_32_1_1  |        0|   2|  0|   20|    0|
    |mul_32s_7s_32_1_1_U12   |mul_32s_7s_32_1_1  |        0|   2|  0|   20|    0|
    |mul_32s_8s_32_1_1_U9    |mul_32s_8s_32_1_1  |        0|   2|  0|   20|    0|
    |mul_32s_8s_32_1_1_U11   |mul_32s_8s_32_1_1  |        0|   2|  0|   20|    0|
    |mul_32s_8s_32_1_1_U13   |mul_32s_8s_32_1_1  |        0|   2|  0|   20|    0|
    +------------------------+-------------------+---------+----+---+-----+-----+
    |Total                   |                   |        0|  12|  0|  573|    0|
    +------------------------+-------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln65_1_fu_276_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln65_2_fu_282_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln65_3_fu_180_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln65_4_fu_198_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln65_5_fu_246_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln65_6_fu_264_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln65_fu_270_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln66_1_fu_348_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln66_2_fu_354_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln66_3_fu_300_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln66_fu_342_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln67_1_fu_420_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln67_2_fu_426_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln67_3_fu_372_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln67_4_fu_378_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln67_5_fu_390_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln67_fu_414_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln68_1_fu_468_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln68_2_fu_474_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln68_3_fu_432_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln68_4_fu_438_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln68_fu_462_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln70_fu_480_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln71_fu_486_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln72_fu_492_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln73_fu_498_p2    |         +|   0|  0|  39|          32|          32|
    |sub_ln65_1_fu_174_p2  |         -|   0|  0|  32|          32|          32|
    |sub_ln65_2_fu_210_p2  |         -|   0|  0|  32|          32|          32|
    |sub_ln65_3_fu_216_p2  |         -|   0|  0|  32|          32|          32|
    |sub_ln65_4_fu_234_p2  |         -|   0|  0|  32|          32|          32|
    |sub_ln65_fu_162_p2    |         -|   0|  0|  39|          32|          32|
    |sub_ln66_1_fu_318_p2  |         -|   0|  0|  32|          32|          32|
    |sub_ln66_2_fu_324_p2  |         -|   0|  0|  39|           1|          32|
    |sub_ln66_3_fu_336_p2  |         -|   0|  0|  32|          32|          32|
    |sub_ln66_fu_312_p2    |         -|   0|  0|  32|          32|          32|
    |sub_ln67_1_fu_402_p2  |         -|   0|  0|  32|          32|          32|
    |sub_ln67_2_fu_408_p2  |         -|   0|  0|  32|          32|          32|
    |sub_ln67_fu_360_p2    |         -|   0|  0|  32|          32|          32|
    |sub_ln68_1_fu_456_p2  |         -|   0|  0|  32|          32|          32|
    |sub_ln68_fu_450_p2    |         -|   0|  0|  32|          32|          32|
    |sub_ln74_fu_504_p2    |         -|   0|  0|  39|          32|          32|
    |sub_ln75_fu_510_p2    |         -|   0|  0|  39|          32|          32|
    |sub_ln76_fu_516_p2    |         -|   0|  0|  39|          32|          32|
    |sub_ln77_fu_522_p2    |         -|   0|  0|  39|          32|          32|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|1520|        1377|        1408|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_ready     |  out|    1|  ap_ctrl_hs|       IDCT2B8|  return value|
|ap_return_0  |  out|   32|  ap_ctrl_hs|       IDCT2B8|  return value|
|ap_return_1  |  out|   32|  ap_ctrl_hs|       IDCT2B8|  return value|
|ap_return_2  |  out|   32|  ap_ctrl_hs|       IDCT2B8|  return value|
|ap_return_3  |  out|   32|  ap_ctrl_hs|       IDCT2B8|  return value|
|ap_return_4  |  out|   32|  ap_ctrl_hs|       IDCT2B8|  return value|
|ap_return_5  |  out|   32|  ap_ctrl_hs|       IDCT2B8|  return value|
|ap_return_6  |  out|   32|  ap_ctrl_hs|       IDCT2B8|  return value|
|ap_return_7  |  out|   32|  ap_ctrl_hs|       IDCT2B8|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|       IDCT2B8|  return value|
|in_0_val     |   in|   26|     ap_none|      in_0_val|        scalar|
|in_1_val     |   in|   32|     ap_none|      in_1_val|        scalar|
|in_2_val     |   in|   32|     ap_none|      in_2_val|        scalar|
|in_3_val     |   in|   32|     ap_none|      in_3_val|        scalar|
|in_4_val     |   in|   26|     ap_none|      in_4_val|        scalar|
|in_5_val     |   in|   32|     ap_none|      in_5_val|        scalar|
|in_6_val     |   in|   32|     ap_none|      in_6_val|        scalar|
|in_7_val     |   in|   32|     ap_none|      in_7_val|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.18>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%in_7_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_7_val" [src/IDCT2.cpp:57]   --->   Operation 2 'read' 'in_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%in_6_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_6_val" [src/IDCT2.cpp:57]   --->   Operation 3 'read' 'in_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%in_5_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_5_val" [src/IDCT2.cpp:57]   --->   Operation 4 'read' 'in_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_4_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %in_4_val" [src/IDCT2.cpp:57]   --->   Operation 5 'read' 'in_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_3_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_3_val" [src/IDCT2.cpp:57]   --->   Operation 6 'read' 'in_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_2_val" [src/IDCT2.cpp:57]   --->   Operation 7 'read' 'in_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_1_val" [src/IDCT2.cpp:57]   --->   Operation 8 'read' 'in_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_0_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %in_0_val" [src/IDCT2.cpp:57]   --->   Operation 9 'read' 'in_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (5.16ns)   --->   "%call_ret = call i128 @IDCT2B4, i26 %in_0_val_read, i32 %in_2_val_read, i26 %in_4_val_read, i32 %in_6_val_read" [src/IDCT2.cpp:64]   --->   Operation 10 'call' 'call_ret' <Predicate = true> <Delay = 5.16> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%evens = extractvalue i128 %call_ret" [src/IDCT2.cpp:64]   --->   Operation 11 'extractvalue' 'evens' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%evens_1 = extractvalue i128 %call_ret" [src/IDCT2.cpp:64]   --->   Operation 12 'extractvalue' 'evens_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%evens_2 = extractvalue i128 %call_ret" [src/IDCT2.cpp:64]   --->   Operation 13 'extractvalue' 'evens_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%evens_3 = extractvalue i128 %call_ret" [src/IDCT2.cpp:64]   --->   Operation 14 'extractvalue' 'evens_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node sub_ln65)   --->   "%shl_ln65 = shl i32 %in_1_val_read, i32 7" [src/IDCT2.cpp:65]   --->   Operation 15 'shl' 'shl_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node sub_ln65)   --->   "%shl_ln65_1 = shl i32 %in_1_val_read, i32 5" [src/IDCT2.cpp:65]   --->   Operation 16 'shl' 'shl_ln65_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.01ns) (out node of the LUT)   --->   "%sub_ln65 = sub i32 %shl_ln65, i32 %shl_ln65_1" [src/IDCT2.cpp:65]   --->   Operation 17 'sub' 'sub_ln65' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln65_2 = shl i32 %in_1_val_read, i32 3" [src/IDCT2.cpp:65]   --->   Operation 18 'shl' 'shl_ln65_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln65_1 = sub i32 %sub_ln65, i32 %shl_ln65_2" [src/IDCT2.cpp:65]   --->   Operation 19 'sub' 'sub_ln65_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 20 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln65_3 = add i32 %sub_ln65_1, i32 %in_1_val_read" [src/IDCT2.cpp:65]   --->   Operation 20 'add' 'add_ln65_3' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node add_ln65_4)   --->   "%shl_ln65_3 = shl i32 %in_3_val_read, i32 6" [src/IDCT2.cpp:65]   --->   Operation 21 'shl' 'shl_ln65_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln65_4 = shl i32 %in_3_val_read, i32 4" [src/IDCT2.cpp:65]   --->   Operation 22 'shl' 'shl_ln65_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.01ns) (out node of the LUT)   --->   "%add_ln65_4 = add i32 %shl_ln65_3, i32 %shl_ln65_4" [src/IDCT2.cpp:65]   --->   Operation 23 'add' 'add_ln65_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln65_5 = shl i32 %in_3_val_read, i32 2" [src/IDCT2.cpp:65]   --->   Operation 24 'shl' 'shl_ln65_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln65_2 = sub i32 %add_ln65_4, i32 %shl_ln65_5" [src/IDCT2.cpp:65]   --->   Operation 25 'sub' 'sub_ln65_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln65_3 = sub i32 %sub_ln65_2, i32 %in_3_val_read" [src/IDCT2.cpp:65]   --->   Operation 26 'sub' 'sub_ln65_3' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln65_6 = shl i32 %in_5_val_read, i32 6" [src/IDCT2.cpp:65]   --->   Operation 27 'shl' 'shl_ln65_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln65_7 = shl i32 %in_5_val_read, i32 4" [src/IDCT2.cpp:65]   --->   Operation 28 'shl' 'shl_ln65_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln65_4 = sub i32 %shl_ln65_6, i32 %shl_ln65_7" [src/IDCT2.cpp:65]   --->   Operation 29 'sub' 'sub_ln65_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln65_8 = shl i32 %in_5_val_read, i32 1" [src/IDCT2.cpp:65]   --->   Operation 30 'shl' 'shl_ln65_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln65_5 = add i32 %sub_ln65_4, i32 %shl_ln65_8" [src/IDCT2.cpp:65]   --->   Operation 31 'add' 'add_ln65_5' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln65_9 = shl i32 %in_7_val_read, i32 4" [src/IDCT2.cpp:65]   --->   Operation 32 'shl' 'shl_ln65_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln65_10 = shl i32 %in_7_val_read, i32 1" [src/IDCT2.cpp:65]   --->   Operation 33 'shl' 'shl_ln65_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln65_6 = add i32 %shl_ln65_9, i32 %shl_ln65_10" [src/IDCT2.cpp:65]   --->   Operation 34 'add' 'add_ln65_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln65 = add i32 %add_ln65_3, i32 %add_ln65_5" [src/IDCT2.cpp:65]   --->   Operation 35 'add' 'add_ln65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln65_1 = add i32 %sub_ln65_3, i32 %add_ln65_6" [src/IDCT2.cpp:65]   --->   Operation 36 'add' 'add_ln65_1' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln65_2 = add i32 %add_ln65_1, i32 %add_ln65" [src/IDCT2.cpp:65]   --->   Operation 37 'add' 'add_ln65_2' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln66 = shl i32 %in_1_val_read, i32 6" [src/IDCT2.cpp:66]   --->   Operation 38 'shl' 'shl_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln66_1 = shl i32 %in_1_val_read, i32 4" [src/IDCT2.cpp:66]   --->   Operation 39 'shl' 'shl_ln66_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.01ns)   --->   "%add_ln66_3 = add i32 %shl_ln66, i32 %shl_ln66_1" [src/IDCT2.cpp:66]   --->   Operation 40 'add' 'add_ln66_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln66_2 = shl i32 %in_1_val_read, i32 2" [src/IDCT2.cpp:66]   --->   Operation 41 'shl' 'shl_ln66_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln66 = sub i32 %add_ln66_3, i32 %shl_ln66_2" [src/IDCT2.cpp:66]   --->   Operation 42 'sub' 'sub_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln66_1 = sub i32 %sub_ln66, i32 %in_1_val_read" [src/IDCT2.cpp:66]   --->   Operation 43 'sub' 'sub_ln66_1' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 44 [1/1] (1.01ns)   --->   "%sub_ln66_2 = sub i32 0, i32 %shl_ln65_4" [src/IDCT2.cpp:66]   --->   Operation 44 'sub' 'sub_ln66_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln66_3 = shl i32 %in_3_val_read, i32 1" [src/IDCT2.cpp:66]   --->   Operation 45 'shl' 'shl_ln66_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln66_3 = sub i32 %sub_ln66_2, i32 %shl_ln66_3" [src/IDCT2.cpp:66]   --->   Operation 46 'sub' 'sub_ln66_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 47 [1/1] (3.42ns)   --->   "%mul_ln66 = mul i32 %in_5_val_read, i32 4294967207" [src/IDCT2.cpp:66]   --->   Operation 47 'mul' 'mul_ln66' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (3.42ns)   --->   "%mul_ln66_1 = mul i32 %in_7_val_read, i32 4294967246" [src/IDCT2.cpp:66]   --->   Operation 48 'mul' 'mul_ln66_1' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66 = add i32 %sub_ln66_1, i32 %mul_ln66" [src/IDCT2.cpp:66]   --->   Operation 49 'add' 'add_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 50 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1 = add i32 %sub_ln66_3, i32 %mul_ln66_1" [src/IDCT2.cpp:66]   --->   Operation 50 'add' 'add_ln66_1' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 51 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_2 = add i32 %add_ln66_1, i32 %add_ln66" [src/IDCT2.cpp:66]   --->   Operation 51 'add' 'add_ln66_2' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln67 = sub i32 %shl_ln66, i32 %shl_ln66_1" [src/IDCT2.cpp:67]   --->   Operation 52 'sub' 'sub_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln67 = shl i32 %in_1_val_read, i32 1" [src/IDCT2.cpp:67]   --->   Operation 53 'shl' 'shl_ln67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln67_3 = add i32 %sub_ln67, i32 %shl_ln67" [src/IDCT2.cpp:67]   --->   Operation 54 'add' 'add_ln67_3' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 55 [1/1] (3.42ns)   --->   "%mul_ln67 = mul i32 %in_3_val_read, i32 4294967207" [src/IDCT2.cpp:67]   --->   Operation 55 'mul' 'mul_ln67' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.01ns)   --->   "%add_ln67_4 = add i32 %shl_ln65_7, i32 %shl_ln65_8" [src/IDCT2.cpp:67]   --->   Operation 56 'add' 'add_ln67_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln67_1 = shl i32 %in_7_val_read, i32 6" [src/IDCT2.cpp:67]   --->   Operation 57 'shl' 'shl_ln67_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_5 = add i32 %shl_ln67_1, i32 %shl_ln65_9" [src/IDCT2.cpp:67]   --->   Operation 58 'add' 'add_ln67_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln67_2 = shl i32 %in_7_val_read, i32 2" [src/IDCT2.cpp:67]   --->   Operation 59 'shl' 'shl_ln67_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln67_1 = sub i32 %add_ln67_5, i32 %shl_ln67_2" [src/IDCT2.cpp:67]   --->   Operation 60 'sub' 'sub_ln67_1' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln67_2 = sub i32 %sub_ln67_1, i32 %in_7_val_read" [src/IDCT2.cpp:67]   --->   Operation 61 'sub' 'sub_ln67_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67 = add i32 %add_ln67_3, i32 %add_ln67_4" [src/IDCT2.cpp:67]   --->   Operation 62 'add' 'add_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 63 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln67_1 = add i32 %mul_ln67, i32 %sub_ln67_2" [src/IDCT2.cpp:67]   --->   Operation 63 'add' 'add_ln67_1' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 64 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln67_2 = add i32 %add_ln67_1, i32 %add_ln67" [src/IDCT2.cpp:67]   --->   Operation 64 'add' 'add_ln67_2' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 65 [1/1] (1.01ns)   --->   "%add_ln68_3 = add i32 %shl_ln66_1, i32 %shl_ln67" [src/IDCT2.cpp:68]   --->   Operation 65 'add' 'add_ln68_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (3.42ns)   --->   "%mul_ln68 = mul i32 %in_3_val_read, i32 4294967246" [src/IDCT2.cpp:68]   --->   Operation 66 'mul' 'mul_ln68' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (1.01ns)   --->   "%add_ln68_4 = add i32 %shl_ln65_6, i32 %shl_ln65_7" [src/IDCT2.cpp:68]   --->   Operation 67 'add' 'add_ln68_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%shl_ln68 = shl i32 %in_5_val_read, i32 2" [src/IDCT2.cpp:68]   --->   Operation 68 'shl' 'shl_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln68 = sub i32 %add_ln68_4, i32 %shl_ln68" [src/IDCT2.cpp:68]   --->   Operation 69 'sub' 'sub_ln68' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 70 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln68_1 = sub i32 %sub_ln68, i32 %in_5_val_read" [src/IDCT2.cpp:68]   --->   Operation 70 'sub' 'sub_ln68_1' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 71 [1/1] (3.42ns)   --->   "%mul_ln68_1 = mul i32 %in_7_val_read, i32 4294967207" [src/IDCT2.cpp:68]   --->   Operation 71 'mul' 'mul_ln68_1' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln68 = add i32 %add_ln68_3, i32 %sub_ln68_1" [src/IDCT2.cpp:68]   --->   Operation 72 'add' 'add_ln68' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 73 [1/1] (1.01ns)   --->   "%add_ln68_1 = add i32 %mul_ln68, i32 %mul_ln68_1" [src/IDCT2.cpp:68]   --->   Operation 73 'add' 'add_ln68_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln68_2 = add i32 %add_ln68_1, i32 %add_ln68" [src/IDCT2.cpp:68]   --->   Operation 74 'add' 'add_ln68_2' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 75 [1/1] (1.01ns)   --->   "%add_ln70 = add i32 %evens, i32 %add_ln65_2" [src/IDCT2.cpp:70]   --->   Operation 75 'add' 'add_ln70' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (1.01ns)   --->   "%add_ln71 = add i32 %evens_1, i32 %add_ln66_2" [src/IDCT2.cpp:71]   --->   Operation 76 'add' 'add_ln71' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (1.01ns)   --->   "%add_ln72 = add i32 %evens_2, i32 %add_ln67_2" [src/IDCT2.cpp:72]   --->   Operation 77 'add' 'add_ln72' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (1.01ns)   --->   "%add_ln73 = add i32 %evens_3, i32 %add_ln68_2" [src/IDCT2.cpp:73]   --->   Operation 78 'add' 'add_ln73' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (1.01ns)   --->   "%sub_ln74 = sub i32 %evens_3, i32 %add_ln68_2" [src/IDCT2.cpp:74]   --->   Operation 79 'sub' 'sub_ln74' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (1.01ns)   --->   "%sub_ln75 = sub i32 %evens_2, i32 %add_ln67_2" [src/IDCT2.cpp:75]   --->   Operation 80 'sub' 'sub_ln75' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (1.01ns)   --->   "%sub_ln76 = sub i32 %evens_1, i32 %add_ln66_2" [src/IDCT2.cpp:76]   --->   Operation 81 'sub' 'sub_ln76' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (1.01ns)   --->   "%sub_ln77 = sub i32 %evens, i32 %add_ln65_2" [src/IDCT2.cpp:77]   --->   Operation 82 'sub' 'sub_ln77' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%mrv = insertvalue i256 <undef>, i32 %add_ln70" [src/IDCT2.cpp:78]   --->   Operation 83 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i256 %mrv, i32 %add_ln71" [src/IDCT2.cpp:78]   --->   Operation 84 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i256 %mrv_1, i32 %add_ln72" [src/IDCT2.cpp:78]   --->   Operation 85 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i256 %mrv_2, i32 %add_ln73" [src/IDCT2.cpp:78]   --->   Operation 86 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i256 %mrv_3, i32 %sub_ln74" [src/IDCT2.cpp:78]   --->   Operation 87 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i256 %mrv_4, i32 %sub_ln75" [src/IDCT2.cpp:78]   --->   Operation 88 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i256 %mrv_5, i32 %sub_ln76" [src/IDCT2.cpp:78]   --->   Operation 89 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i256 %mrv_6, i32 %sub_ln77" [src/IDCT2.cpp:78]   --->   Operation 90 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%ret_ln78 = ret i256 %mrv_7" [src/IDCT2.cpp:78]   --->   Operation 91 'ret' 'ret_ln78' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_4_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_5_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_6_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_7_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_7_val_read (read        ) [ 00]
in_6_val_read (read        ) [ 00]
in_5_val_read (read        ) [ 00]
in_4_val_read (read        ) [ 00]
in_3_val_read (read        ) [ 00]
in_2_val_read (read        ) [ 00]
in_1_val_read (read        ) [ 00]
in_0_val_read (read        ) [ 00]
call_ret      (call        ) [ 00]
evens         (extractvalue) [ 00]
evens_1       (extractvalue) [ 00]
evens_2       (extractvalue) [ 00]
evens_3       (extractvalue) [ 00]
shl_ln65      (shl         ) [ 00]
shl_ln65_1    (shl         ) [ 00]
sub_ln65      (sub         ) [ 00]
shl_ln65_2    (shl         ) [ 00]
sub_ln65_1    (sub         ) [ 00]
add_ln65_3    (add         ) [ 00]
shl_ln65_3    (shl         ) [ 00]
shl_ln65_4    (shl         ) [ 00]
add_ln65_4    (add         ) [ 00]
shl_ln65_5    (shl         ) [ 00]
sub_ln65_2    (sub         ) [ 00]
sub_ln65_3    (sub         ) [ 00]
shl_ln65_6    (shl         ) [ 00]
shl_ln65_7    (shl         ) [ 00]
sub_ln65_4    (sub         ) [ 00]
shl_ln65_8    (shl         ) [ 00]
add_ln65_5    (add         ) [ 00]
shl_ln65_9    (shl         ) [ 00]
shl_ln65_10   (shl         ) [ 00]
add_ln65_6    (add         ) [ 00]
add_ln65      (add         ) [ 00]
add_ln65_1    (add         ) [ 00]
add_ln65_2    (add         ) [ 00]
shl_ln66      (shl         ) [ 00]
shl_ln66_1    (shl         ) [ 00]
add_ln66_3    (add         ) [ 00]
shl_ln66_2    (shl         ) [ 00]
sub_ln66      (sub         ) [ 00]
sub_ln66_1    (sub         ) [ 00]
sub_ln66_2    (sub         ) [ 00]
shl_ln66_3    (shl         ) [ 00]
sub_ln66_3    (sub         ) [ 00]
mul_ln66      (mul         ) [ 00]
mul_ln66_1    (mul         ) [ 00]
add_ln66      (add         ) [ 00]
add_ln66_1    (add         ) [ 00]
add_ln66_2    (add         ) [ 00]
sub_ln67      (sub         ) [ 00]
shl_ln67      (shl         ) [ 00]
add_ln67_3    (add         ) [ 00]
mul_ln67      (mul         ) [ 00]
add_ln67_4    (add         ) [ 00]
shl_ln67_1    (shl         ) [ 00]
add_ln67_5    (add         ) [ 00]
shl_ln67_2    (shl         ) [ 00]
sub_ln67_1    (sub         ) [ 00]
sub_ln67_2    (sub         ) [ 00]
add_ln67      (add         ) [ 00]
add_ln67_1    (add         ) [ 00]
add_ln67_2    (add         ) [ 00]
add_ln68_3    (add         ) [ 00]
mul_ln68      (mul         ) [ 00]
add_ln68_4    (add         ) [ 00]
shl_ln68      (shl         ) [ 00]
sub_ln68      (sub         ) [ 00]
sub_ln68_1    (sub         ) [ 00]
mul_ln68_1    (mul         ) [ 00]
add_ln68      (add         ) [ 00]
add_ln68_1    (add         ) [ 00]
add_ln68_2    (add         ) [ 00]
add_ln70      (add         ) [ 00]
add_ln71      (add         ) [ 00]
add_ln72      (add         ) [ 00]
add_ln73      (add         ) [ 00]
sub_ln74      (sub         ) [ 00]
sub_ln75      (sub         ) [ 00]
sub_ln76      (sub         ) [ 00]
sub_ln77      (sub         ) [ 00]
mrv           (insertvalue ) [ 00]
mrv_1         (insertvalue ) [ 00]
mrv_2         (insertvalue ) [ 00]
mrv_3         (insertvalue ) [ 00]
mrv_4         (insertvalue ) [ 00]
mrv_5         (insertvalue ) [ 00]
mrv_6         (insertvalue ) [ 00]
mrv_7         (insertvalue ) [ 00]
ret_ln78      (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_1_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_1_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_2_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_2_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_3_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_3_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_4_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_4_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_5_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_5_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_6_val">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_6_val"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in_7_val">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_7_val"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i26"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IDCT2B4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="in_7_val_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_7_val_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="in_6_val_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_6_val_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="in_5_val_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_5_val_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="in_4_val_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="26" slack="0"/>
<pin id="64" dir="0" index="1" bw="26" slack="0"/>
<pin id="65" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_4_val_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="in_3_val_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_3_val_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="in_2_val_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_2_val_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="in_1_val_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_1_val_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="in_0_val_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="26" slack="0"/>
<pin id="88" dir="0" index="1" bw="26" slack="0"/>
<pin id="89" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_0_val_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="call_ret_IDCT2B4_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="128" slack="0"/>
<pin id="94" dir="0" index="1" bw="26" slack="0"/>
<pin id="95" dir="0" index="2" bw="32" slack="0"/>
<pin id="96" dir="0" index="3" bw="26" slack="0"/>
<pin id="97" dir="0" index="4" bw="32" slack="0"/>
<pin id="98" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="mul_ln66_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln66/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="mul_ln66_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="7" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln66_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="mul_ln67_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln67/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="mul_ln68_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="7" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln68/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="mul_ln68_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln68_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="evens_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="128" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="evens/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="evens_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="128" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="evens_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="evens_2_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="128" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="evens_2/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="evens_3_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="128" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="evens_3/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="shl_ln65_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="4" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln65/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="shl_ln65_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="4" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln65_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sub_ln65_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln65/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="shl_ln65_2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="3" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln65_2/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="sub_ln65_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln65_1/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="add_ln65_3_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_3/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="shl_ln65_3_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="4" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln65_3/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="shl_ln65_4_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="4" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln65_4/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln65_4_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_4/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="shl_ln65_5_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="3" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln65_5/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="sub_ln65_2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln65_2/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="sub_ln65_3_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln65_3/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="shl_ln65_6_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="4" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln65_6/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="shl_ln65_7_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="4" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln65_7/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="sub_ln65_4_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln65_4/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="shl_ln65_8_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln65_8/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln65_5_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_5/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="shl_ln65_9_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="4" slack="0"/>
<pin id="255" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln65_9/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="shl_ln65_10_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln65_10/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln65_6_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_6/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln65_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln65_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_1/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln65_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_2/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="shl_ln66_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="4" slack="0"/>
<pin id="291" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="shl_ln66_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="4" slack="0"/>
<pin id="297" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66_1/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln66_3_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_3/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="shl_ln66_2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="3" slack="0"/>
<pin id="309" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66_2/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="sub_ln66_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln66/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sub_ln66_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln66_1/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sub_ln66_2_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln66_2/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="shl_ln66_3_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66_3/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="sub_ln66_3_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln66_3/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln66_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln66_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_1/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add_ln66_2_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_2/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="sub_ln67_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln67/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="shl_ln67_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln67/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="add_ln67_3_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_3/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln67_4_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_4/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="shl_ln67_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="4" slack="0"/>
<pin id="387" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln67_1/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="add_ln67_5_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_5/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="shl_ln67_2_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="3" slack="0"/>
<pin id="399" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln67_2/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="sub_ln67_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln67_1/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="sub_ln67_2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln67_2/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="add_ln67_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln67_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_1/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="add_ln67_2_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_2/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln68_3_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_3/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln68_4_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_4/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="shl_ln68_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="3" slack="0"/>
<pin id="447" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="sub_ln68_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="sub_ln68_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68_1/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln68_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add_ln68_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_1/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln68_2_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_2/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="add_ln70_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln71_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="add_ln72_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="0"/>
<pin id="495" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="add_ln73_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="0"/>
<pin id="501" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="sub_ln74_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="0"/>
<pin id="507" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln74/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="sub_ln75_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="0"/>
<pin id="513" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln75/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="sub_ln76_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="0"/>
<pin id="519" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln76/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="sub_ln77_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="0"/>
<pin id="525" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln77/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="mrv_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="256" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="0"/>
<pin id="531" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="mrv_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="256" slack="0"/>
<pin id="536" dir="0" index="1" bw="32" slack="0"/>
<pin id="537" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="mrv_2_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="256" slack="0"/>
<pin id="542" dir="0" index="1" bw="32" slack="0"/>
<pin id="543" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="mrv_3_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="256" slack="0"/>
<pin id="548" dir="0" index="1" bw="32" slack="0"/>
<pin id="549" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="mrv_4_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="256" slack="0"/>
<pin id="554" dir="0" index="1" bw="32" slack="0"/>
<pin id="555" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="mrv_5_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="256" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="0"/>
<pin id="561" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="mrv_6_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="256" slack="0"/>
<pin id="566" dir="0" index="1" bw="32" slack="0"/>
<pin id="567" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="mrv_7_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="256" slack="0"/>
<pin id="572" dir="0" index="1" bw="32" slack="0"/>
<pin id="573" dir="1" index="2" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="16" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="14" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="86" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="74" pin="2"/><net_sink comp="92" pin=2"/></net>

<net id="102"><net_src comp="62" pin="2"/><net_sink comp="92" pin=3"/></net>

<net id="103"><net_src comp="50" pin="2"/><net_sink comp="92" pin=4"/></net>

<net id="108"><net_src comp="56" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="38" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="44" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="40" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="68" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="38" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="68" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="40" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="44" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="38" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="92" pin="5"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="92" pin="5"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="92" pin="5"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="92" pin="5"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="80" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="80" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="150" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="156" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="80" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="162" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="168" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="174" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="80" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="68" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="68" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="30" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="186" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="192" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="68" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="32" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="198" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="204" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="68" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="56" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="28" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="56" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="222" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="228" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="56" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="34" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="234" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="240" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="44" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="30" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="44" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="34" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="252" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="258" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="180" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="246" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="216" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="264" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="270" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="80" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="28" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="80" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="30" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="288" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="294" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="80" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="32" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="300" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="306" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="80" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="36" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="192" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="68" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="34" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="324" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="330" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="318" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="104" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="336" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="110" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="342" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="288" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="294" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="80" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="34" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="360" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="366" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="228" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="240" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="44" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="28" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="252" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="44" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="32" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="390" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="396" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="402" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="44" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="372" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="378" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="116" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="408" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="420" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="414" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="294" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="366" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="222" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="228" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="56" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="32" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="438" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="444" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="450" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="56" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="432" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="456" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="122" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="128" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="468" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="462" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="134" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="282" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="138" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="354" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="142" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="426" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="146" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="474" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="146" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="474" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="142" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="426" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="138" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="354" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="134" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="282" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="42" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="480" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="528" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="486" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="534" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="492" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="540" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="498" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="546" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="504" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="552" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="510" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="558" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="516" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="564" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="522" pin="2"/><net_sink comp="570" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: IDCT2B8 : in_0_val | {1 }
	Port: IDCT2B8 : in_1_val | {1 }
	Port: IDCT2B8 : in_2_val | {1 }
	Port: IDCT2B8 : in_3_val | {1 }
	Port: IDCT2B8 : in_4_val | {1 }
	Port: IDCT2B8 : in_5_val | {1 }
	Port: IDCT2B8 : in_6_val | {1 }
	Port: IDCT2B8 : in_7_val | {1 }
  - Chain level:
	State 1
		evens : 1
		evens_1 : 1
		evens_2 : 1
		evens_3 : 1
		sub_ln65_1 : 1
		add_ln65_3 : 2
		sub_ln65_2 : 1
		sub_ln65_3 : 2
		add_ln65_5 : 1
		add_ln65 : 3
		add_ln65_1 : 3
		add_ln65_2 : 4
		sub_ln66 : 1
		sub_ln66_1 : 2
		sub_ln66_3 : 1
		add_ln66 : 3
		add_ln66_1 : 2
		add_ln66_2 : 4
		add_ln67_3 : 1
		sub_ln67_1 : 1
		sub_ln67_2 : 2
		add_ln67 : 2
		add_ln67_1 : 3
		add_ln67_2 : 4
		sub_ln68 : 1
		sub_ln68_1 : 2
		add_ln68 : 3
		add_ln68_1 : 1
		add_ln68_2 : 4
		add_ln70 : 5
		add_ln71 : 5
		add_ln72 : 5
		add_ln73 : 5
		sub_ln74 : 5
		sub_ln75 : 5
		sub_ln76 : 5
		sub_ln77 : 5
		mrv : 6
		mrv_1 : 7
		mrv_2 : 8
		mrv_3 : 9
		mrv_4 : 10
		mrv_5 : 11
		mrv_6 : 12
		mrv_7 : 13
		ret_ln78 : 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |     add_ln65_3_fu_180    |    0    |    0    |    32   |
|          |     add_ln65_4_fu_198    |    0    |    0    |    39   |
|          |     add_ln65_5_fu_246    |    0    |    0    |    32   |
|          |     add_ln65_6_fu_264    |    0    |    0    |    32   |
|          |      add_ln65_fu_270     |    0    |    0    |    32   |
|          |     add_ln65_1_fu_276    |    0    |    0    |    32   |
|          |     add_ln65_2_fu_282    |    0    |    0    |    32   |
|          |     add_ln66_3_fu_300    |    0    |    0    |    39   |
|          |      add_ln66_fu_342     |    0    |    0    |    32   |
|          |     add_ln66_1_fu_348    |    0    |    0    |    32   |
|          |     add_ln66_2_fu_354    |    0    |    0    |    32   |
|          |     add_ln67_3_fu_372    |    0    |    0    |    32   |
|    add   |     add_ln67_4_fu_378    |    0    |    0    |    39   |
|          |     add_ln67_5_fu_390    |    0    |    0    |    32   |
|          |      add_ln67_fu_414     |    0    |    0    |    32   |
|          |     add_ln67_1_fu_420    |    0    |    0    |    32   |
|          |     add_ln67_2_fu_426    |    0    |    0    |    32   |
|          |     add_ln68_3_fu_432    |    0    |    0    |    39   |
|          |     add_ln68_4_fu_438    |    0    |    0    |    39   |
|          |      add_ln68_fu_462     |    0    |    0    |    32   |
|          |     add_ln68_1_fu_468    |    0    |    0    |    39   |
|          |     add_ln68_2_fu_474    |    0    |    0    |    32   |
|          |      add_ln70_fu_480     |    0    |    0    |    39   |
|          |      add_ln71_fu_486     |    0    |    0    |    39   |
|          |      add_ln72_fu_492     |    0    |    0    |    39   |
|          |      add_ln73_fu_498     |    0    |    0    |    39   |
|----------|--------------------------|---------|---------|---------|
|          |      sub_ln65_fu_162     |    0    |    0    |    39   |
|          |     sub_ln65_1_fu_174    |    0    |    0    |    32   |
|          |     sub_ln65_2_fu_210    |    0    |    0    |    32   |
|          |     sub_ln65_3_fu_216    |    0    |    0    |    32   |
|          |     sub_ln65_4_fu_234    |    0    |    0    |    32   |
|          |      sub_ln66_fu_312     |    0    |    0    |    32   |
|          |     sub_ln66_1_fu_318    |    0    |    0    |    32   |
|          |     sub_ln66_2_fu_324    |    0    |    0    |    39   |
|    sub   |     sub_ln66_3_fu_336    |    0    |    0    |    32   |
|          |      sub_ln67_fu_360     |    0    |    0    |    32   |
|          |     sub_ln67_1_fu_402    |    0    |    0    |    32   |
|          |     sub_ln67_2_fu_408    |    0    |    0    |    32   |
|          |      sub_ln68_fu_450     |    0    |    0    |    32   |
|          |     sub_ln68_1_fu_456    |    0    |    0    |    32   |
|          |      sub_ln74_fu_504     |    0    |    0    |    39   |
|          |      sub_ln75_fu_510     |    0    |    0    |    39   |
|          |      sub_ln76_fu_516     |    0    |    0    |    39   |
|          |      sub_ln77_fu_522     |    0    |    0    |    39   |
|----------|--------------------------|---------|---------|---------|
|   call   |  call_ret_IDCT2B4_fu_92  |    2    |    0    |   473   |
|----------|--------------------------|---------|---------|---------|
|          |      mul_ln66_fu_104     |    2    |    0    |    20   |
|          |     mul_ln66_1_fu_110    |    2    |    0    |    20   |
|    mul   |      mul_ln67_fu_116     |    2    |    0    |    20   |
|          |      mul_ln68_fu_122     |    2    |    0    |    20   |
|          |     mul_ln68_1_fu_128    |    2    |    0    |    20   |
|----------|--------------------------|---------|---------|---------|
|          | in_7_val_read_read_fu_44 |    0    |    0    |    0    |
|          | in_6_val_read_read_fu_50 |    0    |    0    |    0    |
|          | in_5_val_read_read_fu_56 |    0    |    0    |    0    |
|   read   | in_4_val_read_read_fu_62 |    0    |    0    |    0    |
|          | in_3_val_read_read_fu_68 |    0    |    0    |    0    |
|          | in_2_val_read_read_fu_74 |    0    |    0    |    0    |
|          | in_1_val_read_read_fu_80 |    0    |    0    |    0    |
|          | in_0_val_read_read_fu_86 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       evens_fu_134       |    0    |    0    |    0    |
|extractvalue|      evens_1_fu_138      |    0    |    0    |    0    |
|          |      evens_2_fu_142      |    0    |    0    |    0    |
|          |      evens_3_fu_146      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      shl_ln65_fu_150     |    0    |    0    |    0    |
|          |     shl_ln65_1_fu_156    |    0    |    0    |    0    |
|          |     shl_ln65_2_fu_168    |    0    |    0    |    0    |
|          |     shl_ln65_3_fu_186    |    0    |    0    |    0    |
|          |     shl_ln65_4_fu_192    |    0    |    0    |    0    |
|          |     shl_ln65_5_fu_204    |    0    |    0    |    0    |
|          |     shl_ln65_6_fu_222    |    0    |    0    |    0    |
|          |     shl_ln65_7_fu_228    |    0    |    0    |    0    |
|          |     shl_ln65_8_fu_240    |    0    |    0    |    0    |
|    shl   |     shl_ln65_9_fu_252    |    0    |    0    |    0    |
|          |    shl_ln65_10_fu_258    |    0    |    0    |    0    |
|          |      shl_ln66_fu_288     |    0    |    0    |    0    |
|          |     shl_ln66_1_fu_294    |    0    |    0    |    0    |
|          |     shl_ln66_2_fu_306    |    0    |    0    |    0    |
|          |     shl_ln66_3_fu_330    |    0    |    0    |    0    |
|          |      shl_ln67_fu_366     |    0    |    0    |    0    |
|          |     shl_ln67_1_fu_384    |    0    |    0    |    0    |
|          |     shl_ln67_2_fu_396    |    0    |    0    |    0    |
|          |      shl_ln68_fu_444     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        mrv_fu_528        |    0    |    0    |    0    |
|          |       mrv_1_fu_534       |    0    |    0    |    0    |
|          |       mrv_2_fu_540       |    0    |    0    |    0    |
|insertvalue|       mrv_3_fu_546       |    0    |    0    |    0    |
|          |       mrv_4_fu_552       |    0    |    0    |    0    |
|          |       mrv_5_fu_558       |    0    |    0    |    0    |
|          |       mrv_6_fu_564       |    0    |    0    |    0    |
|          |       mrv_7_fu_570       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    12   |    0    |   2093  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   12   |    0   |  2093  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |    0   |  2093  |
+-----------+--------+--------+--------+
