0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/cpu_ifetch_unit.sv,1741839309,systemVerilog,,C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/cpu_memory_unit.sv,,cpu_ifetch_unit,,uvm,,,,,,
C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/cpu_memory_unit.sv,1741838808,systemVerilog,,C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/decoder_module.sv,,cpu_memory_unit,,uvm,,,,,,
C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/rapid_pkg.sv,1742141782,systemVerilog,C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sim_1/new/decoder_tb.sv;C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/decoder_module.sv,C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/decoder_module.sv,,$unit_rapid_pkg_sv_176411479;rapid_pkg,,uvm,,,,,,
C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/rapid_x_cpu.sv,1741804873,systemVerilog,,C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/register_file.sv,,rapid_x_cpu,,uvm,,,,,,
C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/register_file.sv,1741747852,systemVerilog,,C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/segment_driver.sv,,register_file,,uvm,,,,,,
C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.gen/sources_1/ip/blk_cpu_mem/sim/blk_cpu_mem.v,1741833181,verilog,,C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/anode_mux.v,,blk_cpu_mem,,uvm,,,,,,
C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.gen/sources_1/ip/blk_vram_gen_0/sim/blk_vram_gen_0.v,1741833194,verilog,,C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.gen/sources_1/ip/blk_cpu_mem/sim/blk_cpu_mem.v,,blk_vram_gen_0,,uvm,,,,,,
C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,uvm,,,,,,
C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sim_1/new/decoder_tb.sv,1742257944,systemVerilog,,,,decoder_tb,,uvm,,,,,,
C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sim_1/new/soc_tb.sv,1741805280,systemVerilog,,,,soc_tb,,uvm,,,,,,
C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/anode_mux.v,1741482325,verilog,,,,anode_mux,,uvm,,,,,,
C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/bounded_counter.sv,1741482325,systemVerilog,C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/cpu_ifetch_unit.sv;C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/cpu_memory_unit.sv;C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/rapid_x_cpu.sv;C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/register_file.sv;C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sim_1/new/soc_tb.sv;C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/clock_divider.sv;C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/decoder_module.sv;C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/display_engine.sv;C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/execute_stage.sv;C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/lcd_display.sv;C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/memory_managment_unit.sv;C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/rapid_soc.sv;C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/segment_driver.sv;C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/vga_driver.sv,C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/clock_divider.sv,,$unit_bounded_counter_sv_4060063056;bounded_counter,,uvm,,,,,,
C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/clock_divider.sv,1741482325,systemVerilog,,C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/rapid_pkg.sv,,clock_divider,,uvm,,,,,,
C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/decoder_module.sv,1742147802,systemVerilog,,C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sim_1/new/decoder_tb.sv,,decoder_module,,uvm,,,,,,
C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/display_engine.sv,1741495008,systemVerilog,,C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/execute_stage.sv,,display_engine,,uvm,,,,,,
C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/execute_stage.sv,1741494008,systemVerilog,,C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/lcd_display.sv,,execute_stage,,uvm,,,,,,
C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/lcd_display.sv,1741482325,systemVerilog,,C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/memory_managment_unit.sv,,lcd_display,,uvm,,,,,,
C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/memory_managment_unit.sv,1741484159,systemVerilog,,C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/rapid_soc.sv,,memory_managment_unit,,uvm,,,,,,
C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/rapid_soc.sv,1741805300,systemVerilog,,C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/rapid_x_cpu.sv,,rapid_soc,,uvm,,,,,,
C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/segment_driver.sv,1741482325,systemVerilog,,C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/vga_driver.sv,,segment_driver,,uvm,,,,,,
C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/vga_driver.sv,1741483638,systemVerilog,,C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sim_1/new/soc_tb.sv,,vga_driver,,uvm,,,,,,
