$date
	Sun Oct 23 07:52:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#172205
b11100 !
1"
#172206
b11100 &
b11100 %
1$
#172207
0"
#172210
b1110 &
b1110 %
#172214
b111 &
b111 %
#172218
b10110 &
b10110 %
#172222
b1011 &
b1011 %
#172226
b100010 &
b100010 %
#172230
b10001 &
b10001 %
#172234
b110100 &
b110100 %
#172238
b11010 &
b11010 %
#172242
b1101 &
b1101 %
#172246
b101000 &
b101000 %
#172250
b10100 &
b10100 %
#172254
b1010 &
b1010 %
#172258
b101 &
b101 %
#172262
b10000 &
b10000 %
#172266
b1000 &
b1000 %
#172270
b100 &
b100 %
#172274
b10 &
b10 %
#172278
b1 &
1#
b1 %
#172282
b0 &
b0 %
0#
0$
#1161501
b10 !
1"
#1161502
b10 &
b10 %
1$
#1161503
0"
#1161506
b1 &
b1 %
1#
#1161510
b0 &
0#
b0 %
0$
#2115459
b10110 !
1"
#2115462
b10110 &
b10110 %
1$
#2115463
0"
#2115466
b1011 &
b1011 %
#2115470
b100010 &
b100010 %
#2115474
b10001 &
b10001 %
#2115478
b110100 &
b110100 %
#2115482
b11010 &
b11010 %
#2115486
b1101 &
b1101 %
#2115490
b101000 &
b101000 %
#2115494
b10100 &
b10100 %
#2115498
b1010 &
b1010 %
#2115502
b101 &
b101 %
#2115506
b10000 &
b10000 %
#2115510
b1000 &
b1000 %
#2115514
b100 &
b100 %
#2115518
b10 &
b10 %
#2115522
b1 &
b1 %
1#
#2115526
b0 &
0#
b0 %
0$
#4500012
