// Seed: 2587116781
module module_0 (
    output wire id_0
    , id_5,
    output wand id_1,
    input  wor  id_2,
    input  tri0 id_3
);
  assign id_1 = 1;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    output supply1 id_2,
    input tri1 id_3,
    output wand id_4,
    output tri1 id_5,
    input wire id_6,
    output tri1 id_7,
    input uwire id_8,
    inout wand id_9,
    input tri1 id_10,
    output wand id_11,
    inout wor id_12,
    input tri1 id_13
);
  id_15(
      .id_0(id_5), .id_1(id_3), .id_2(id_8 ^ 1), .id_3(1'h0), .id_4(1), .id_5(id_6)
  ); id_16 :
  assert property (@(negedge id_15) (id_16))
  else $display;
  wire id_17 = 1'b0;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_3,
      id_12
  );
  assign modCall_1.type_0 = 0;
endmodule
