{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573824331328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573824331336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 14:25:31 2019 " "Processing started: Fri Nov 15 14:25:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573824331336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573824331336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8_del3 -c lab8_del3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8_del3 -c lab8_del3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573824331336 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573824331888 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573824331889 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab8_del3.vhd 2 1 " "Using design file lab8_del3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab8_del3-arch " "Found design unit 1: lab8_del3-arch" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573824343279 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab8_del3 " "Found entity 1: lab8_del3" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573824343279 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573824343279 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab8_del3 " "Elaborating entity \"lab8_del3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573824343285 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "stop_bit lab8_del3.vhd(68) " "VHDL Signal Declaration warning at lab8_del3.vhd(68): used explicit default value for signal \"stop_bit\" because signal was never assigned a value" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 68 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1573824343287 "|lab8_del3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "start_bit lab8_del3.vhd(69) " "VHDL Signal Declaration warning at lab8_del3.vhd(69): used explicit default value for signal \"start_bit\" because signal was never assigned a value" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 69 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1573824343287 "|lab8_del3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[15..9\] lab8_del3.vhd(11) " "Using initial value X (don't care) for net \"LEDR\[15..9\]\" at lab8_del3.vhd(11)" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573824343290 "|lab8_del3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[0\] lab8_del3.vhd(11) " "Using initial value X (don't care) for net \"LEDR\[0\]\" at lab8_del3.vhd(11)" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573824343290 "|lab8_del3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[7..1\] lab8_del3.vhd(12) " "Using initial value X (don't care) for net \"LEDG\[7..1\]\" at lab8_del3.vhd(12)" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 12 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573824343290 "|lab8_del3"}
{ "Warning" "WSGN_SEARCH_FILE" "enable_gen.vhd 2 1 " "Using design file enable_gen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enable_gen-rtl " "Found design unit 1: enable_gen-rtl" {  } { { "enable_gen.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/enable_gen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573824343330 ""} { "Info" "ISGN_ENTITY_NAME" "1 enable_gen " "Found entity 1: enable_gen" {  } { { "enable_gen.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/enable_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573824343330 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573824343330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enable_gen enable_gen:enable_out_inst " "Elaborating entity \"enable_gen\" for hierarchy \"enable_gen:enable_out_inst\"" {  } { { "lab8_del3.vhd" "enable_out_inst" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573824343332 ""}
{ "Warning" "WSGN_SEARCH_FILE" "baud_gen.vhd 2 1 " "Using design file baud_gen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud_gen-arch " "Found design unit 1: baud_gen-arch" {  } { { "baud_gen.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/baud_gen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573824343397 ""} { "Info" "ISGN_ENTITY_NAME" "1 baud_gen " "Found entity 1: baud_gen" {  } { { "baud_gen.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/baud_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573824343397 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573824343397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_gen baud_gen:baud_gen_inst " "Elaborating entity \"baud_gen\" for hierarchy \"baud_gen:baud_gen_inst\"" {  } { { "lab8_del3.vhd" "baud_gen_inst" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573824343401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reset_sync_inst reset_sync " "Node instance \"reset_sync_inst\" instantiates undefined entity \"reset_sync\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "lab8_del3.vhd" "reset_sync_inst" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 87 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1573824343435 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573824343698 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 15 14:25:43 2019 " "Processing ended: Fri Nov 15 14:25:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573824343698 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573824343698 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573824343698 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573824343698 ""}
