Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 24 01:18:24 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/Desktop/fir_report_1_syn/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4078)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (370)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (88)

1. checking no_clock (4078)
---------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: arvalid (HIGH)

next_state_reg[0]/G
next_state_reg[1]/G
next_state_reg[2]/G
next_state_reg[3]/G
rvalid_reg_reg/G
tap_A_reg_reg[0]/G
tap_A_reg_reg[10]/G
tap_A_reg_reg[11]/G
tap_A_reg_reg[1]/G
tap_A_reg_reg[2]/G
tap_A_reg_reg[3]/G
tap_A_reg_reg[4]/G
tap_A_reg_reg[5]/G
tap_A_reg_reg[6]/G
tap_A_reg_reg[7]/G
tap_A_reg_reg[8]/G
tap_A_reg_reg[9]/G
tap_EN_reg_reg/G
tap_WE_reg_reg[3]/G

 There are 72 register/latch pins with no clock driven by root clock pin: awaddr[0] (HIGH)

awready_reg_reg/G
config_reg_reg[0]/G
config_reg_reg[1]/G
config_reg_reg[2]/G
data_length_reg[0]/G
data_length_reg[10]/G
data_length_reg[11]/G
data_length_reg[12]/G
data_length_reg[13]/G
data_length_reg[14]/G
data_length_reg[15]/G
data_length_reg[16]/G
data_length_reg[17]/G
data_length_reg[18]/G
data_length_reg[19]/G
data_length_reg[1]/G
data_length_reg[20]/G
data_length_reg[21]/G
data_length_reg[22]/G
data_length_reg[23]/G
data_length_reg[24]/G
data_length_reg[25]/G
data_length_reg[26]/G
data_length_reg[27]/G
data_length_reg[28]/G
data_length_reg[29]/G
data_length_reg[2]/G
data_length_reg[30]/G
data_length_reg[31]/G
data_length_reg[3]/G
data_length_reg[4]/G
data_length_reg[5]/G
data_length_reg[6]/G
data_length_reg[7]/G
data_length_reg[8]/G
data_length_reg[9]/G
next_state_reg[0]/G
next_state_reg[1]/G
next_state_reg[2]/G
next_state_reg[3]/G
rdata_reg_reg[0]/G
rdata_reg_reg[10]/G
rdata_reg_reg[11]/G
rdata_reg_reg[12]/G
rdata_reg_reg[13]/G
rdata_reg_reg[14]/G
rdata_reg_reg[15]/G
rdata_reg_reg[16]/G
rdata_reg_reg[17]/G
rdata_reg_reg[18]/G
rdata_reg_reg[19]/G
rdata_reg_reg[1]/G
rdata_reg_reg[20]/G
rdata_reg_reg[21]/G
rdata_reg_reg[22]/G
rdata_reg_reg[23]/G
rdata_reg_reg[24]/G
rdata_reg_reg[25]/G
rdata_reg_reg[26]/G
rdata_reg_reg[27]/G
rdata_reg_reg[28]/G
rdata_reg_reg[29]/G
rdata_reg_reg[2]/G
rdata_reg_reg[30]/G
rdata_reg_reg[31]/G
rdata_reg_reg[3]/G
rdata_reg_reg[4]/G
rdata_reg_reg[5]/G
rdata_reg_reg[6]/G
rdata_reg_reg[7]/G
rdata_reg_reg[8]/G
rdata_reg_reg[9]/G

 There are 119 register/latch pins with no clock driven by root clock pin: awaddr[10] (HIGH)

awready_reg_reg/G
config_reg_reg[0]/G
config_reg_reg[1]/G
config_reg_reg[2]/G
data_length_reg[0]/G
data_length_reg[10]/G
data_length_reg[11]/G
data_length_reg[12]/G
data_length_reg[13]/G
data_length_reg[14]/G
data_length_reg[15]/G
data_length_reg[16]/G
data_length_reg[17]/G
data_length_reg[18]/G
data_length_reg[19]/G
data_length_reg[1]/G
data_length_reg[20]/G
data_length_reg[21]/G
data_length_reg[22]/G
data_length_reg[23]/G
data_length_reg[24]/G
data_length_reg[25]/G
data_length_reg[26]/G
data_length_reg[27]/G
data_length_reg[28]/G
data_length_reg[29]/G
data_length_reg[2]/G
data_length_reg[30]/G
data_length_reg[31]/G
data_length_reg[3]/G
data_length_reg[4]/G
data_length_reg[5]/G
data_length_reg[6]/G
data_length_reg[7]/G
data_length_reg[8]/G
data_length_reg[9]/G
next_state_reg[0]/G
next_state_reg[1]/G
next_state_reg[2]/G
next_state_reg[3]/G
rdata_reg_reg[0]/G
rdata_reg_reg[10]/G
rdata_reg_reg[11]/G
rdata_reg_reg[12]/G
rdata_reg_reg[13]/G
rdata_reg_reg[14]/G
rdata_reg_reg[15]/G
rdata_reg_reg[16]/G
rdata_reg_reg[17]/G
rdata_reg_reg[18]/G
rdata_reg_reg[19]/G
rdata_reg_reg[1]/G
rdata_reg_reg[20]/G
rdata_reg_reg[21]/G
rdata_reg_reg[22]/G
rdata_reg_reg[23]/G
rdata_reg_reg[24]/G
rdata_reg_reg[25]/G
rdata_reg_reg[26]/G
rdata_reg_reg[27]/G
rdata_reg_reg[28]/G
rdata_reg_reg[29]/G
rdata_reg_reg[2]/G
rdata_reg_reg[30]/G
rdata_reg_reg[31]/G
rdata_reg_reg[3]/G
rdata_reg_reg[4]/G
rdata_reg_reg[5]/G
rdata_reg_reg[6]/G
rdata_reg_reg[7]/G
rdata_reg_reg[8]/G
rdata_reg_reg[9]/G
rvalid_reg_reg/G
tap_A_reg_reg[0]/G
tap_A_reg_reg[10]/G
tap_A_reg_reg[11]/G
tap_A_reg_reg[1]/G
tap_A_reg_reg[2]/G
tap_A_reg_reg[3]/G
tap_A_reg_reg[4]/G
tap_A_reg_reg[5]/G
tap_A_reg_reg[6]/G
tap_A_reg_reg[7]/G
tap_A_reg_reg[8]/G
tap_A_reg_reg[9]/G
tap_Di_reg_reg[0]/G
tap_Di_reg_reg[10]/G
tap_Di_reg_reg[11]/G
tap_Di_reg_reg[12]/G
tap_Di_reg_reg[13]/G
tap_Di_reg_reg[14]/G
tap_Di_reg_reg[15]/G
tap_Di_reg_reg[16]/G
tap_Di_reg_reg[17]/G
tap_Di_reg_reg[18]/G
tap_Di_reg_reg[19]/G
tap_Di_reg_reg[1]/G
tap_Di_reg_reg[20]/G
tap_Di_reg_reg[21]/G
tap_Di_reg_reg[22]/G
tap_Di_reg_reg[23]/G
tap_Di_reg_reg[24]/G
tap_Di_reg_reg[25]/G
tap_Di_reg_reg[26]/G
tap_Di_reg_reg[27]/G
tap_Di_reg_reg[28]/G
tap_Di_reg_reg[29]/G
tap_Di_reg_reg[2]/G
tap_Di_reg_reg[30]/G
tap_Di_reg_reg[31]/G
tap_Di_reg_reg[3]/G
tap_Di_reg_reg[4]/G
tap_Di_reg_reg[5]/G
tap_Di_reg_reg[6]/G
tap_Di_reg_reg[7]/G
tap_Di_reg_reg[8]/G
tap_Di_reg_reg[9]/G
tap_EN_reg_reg/G
tap_WE_reg_reg[3]/G

 There are 119 register/latch pins with no clock driven by root clock pin: awaddr[11] (HIGH)

awready_reg_reg/G
config_reg_reg[0]/G
config_reg_reg[1]/G
config_reg_reg[2]/G
data_length_reg[0]/G
data_length_reg[10]/G
data_length_reg[11]/G
data_length_reg[12]/G
data_length_reg[13]/G
data_length_reg[14]/G
data_length_reg[15]/G
data_length_reg[16]/G
data_length_reg[17]/G
data_length_reg[18]/G
data_length_reg[19]/G
data_length_reg[1]/G
data_length_reg[20]/G
data_length_reg[21]/G
data_length_reg[22]/G
data_length_reg[23]/G
data_length_reg[24]/G
data_length_reg[25]/G
data_length_reg[26]/G
data_length_reg[27]/G
data_length_reg[28]/G
data_length_reg[29]/G
data_length_reg[2]/G
data_length_reg[30]/G
data_length_reg[31]/G
data_length_reg[3]/G
data_length_reg[4]/G
data_length_reg[5]/G
data_length_reg[6]/G
data_length_reg[7]/G
data_length_reg[8]/G
data_length_reg[9]/G
next_state_reg[0]/G
next_state_reg[1]/G
next_state_reg[2]/G
next_state_reg[3]/G
rdata_reg_reg[0]/G
rdata_reg_reg[10]/G
rdata_reg_reg[11]/G
rdata_reg_reg[12]/G
rdata_reg_reg[13]/G
rdata_reg_reg[14]/G
rdata_reg_reg[15]/G
rdata_reg_reg[16]/G
rdata_reg_reg[17]/G
rdata_reg_reg[18]/G
rdata_reg_reg[19]/G
rdata_reg_reg[1]/G
rdata_reg_reg[20]/G
rdata_reg_reg[21]/G
rdata_reg_reg[22]/G
rdata_reg_reg[23]/G
rdata_reg_reg[24]/G
rdata_reg_reg[25]/G
rdata_reg_reg[26]/G
rdata_reg_reg[27]/G
rdata_reg_reg[28]/G
rdata_reg_reg[29]/G
rdata_reg_reg[2]/G
rdata_reg_reg[30]/G
rdata_reg_reg[31]/G
rdata_reg_reg[3]/G
rdata_reg_reg[4]/G
rdata_reg_reg[5]/G
rdata_reg_reg[6]/G
rdata_reg_reg[7]/G
rdata_reg_reg[8]/G
rdata_reg_reg[9]/G
rvalid_reg_reg/G
tap_A_reg_reg[0]/G
tap_A_reg_reg[10]/G
tap_A_reg_reg[11]/G
tap_A_reg_reg[1]/G
tap_A_reg_reg[2]/G
tap_A_reg_reg[3]/G
tap_A_reg_reg[4]/G
tap_A_reg_reg[5]/G
tap_A_reg_reg[6]/G
tap_A_reg_reg[7]/G
tap_A_reg_reg[8]/G
tap_A_reg_reg[9]/G
tap_Di_reg_reg[0]/G
tap_Di_reg_reg[10]/G
tap_Di_reg_reg[11]/G
tap_Di_reg_reg[12]/G
tap_Di_reg_reg[13]/G
tap_Di_reg_reg[14]/G
tap_Di_reg_reg[15]/G
tap_Di_reg_reg[16]/G
tap_Di_reg_reg[17]/G
tap_Di_reg_reg[18]/G
tap_Di_reg_reg[19]/G
tap_Di_reg_reg[1]/G
tap_Di_reg_reg[20]/G
tap_Di_reg_reg[21]/G
tap_Di_reg_reg[22]/G
tap_Di_reg_reg[23]/G
tap_Di_reg_reg[24]/G
tap_Di_reg_reg[25]/G
tap_Di_reg_reg[26]/G
tap_Di_reg_reg[27]/G
tap_Di_reg_reg[28]/G
tap_Di_reg_reg[29]/G
tap_Di_reg_reg[2]/G
tap_Di_reg_reg[30]/G
tap_Di_reg_reg[31]/G
tap_Di_reg_reg[3]/G
tap_Di_reg_reg[4]/G
tap_Di_reg_reg[5]/G
tap_Di_reg_reg[6]/G
tap_Di_reg_reg[7]/G
tap_Di_reg_reg[8]/G
tap_Di_reg_reg[9]/G
tap_EN_reg_reg/G
tap_WE_reg_reg[3]/G

 There are 72 register/latch pins with no clock driven by root clock pin: awaddr[1] (HIGH)

awready_reg_reg/G
config_reg_reg[0]/G
config_reg_reg[1]/G
config_reg_reg[2]/G
data_length_reg[0]/G
data_length_reg[10]/G
data_length_reg[11]/G
data_length_reg[12]/G
data_length_reg[13]/G
data_length_reg[14]/G
data_length_reg[15]/G
data_length_reg[16]/G
data_length_reg[17]/G
data_length_reg[18]/G
data_length_reg[19]/G
data_length_reg[1]/G
data_length_reg[20]/G
data_length_reg[21]/G
data_length_reg[22]/G
data_length_reg[23]/G
data_length_reg[24]/G
data_length_reg[25]/G
data_length_reg[26]/G
data_length_reg[27]/G
data_length_reg[28]/G
data_length_reg[29]/G
data_length_reg[2]/G
data_length_reg[30]/G
data_length_reg[31]/G
data_length_reg[3]/G
data_length_reg[4]/G
data_length_reg[5]/G
data_length_reg[6]/G
data_length_reg[7]/G
data_length_reg[8]/G
data_length_reg[9]/G
next_state_reg[0]/G
next_state_reg[1]/G
next_state_reg[2]/G
next_state_reg[3]/G
rdata_reg_reg[0]/G
rdata_reg_reg[10]/G
rdata_reg_reg[11]/G
rdata_reg_reg[12]/G
rdata_reg_reg[13]/G
rdata_reg_reg[14]/G
rdata_reg_reg[15]/G
rdata_reg_reg[16]/G
rdata_reg_reg[17]/G
rdata_reg_reg[18]/G
rdata_reg_reg[19]/G
rdata_reg_reg[1]/G
rdata_reg_reg[20]/G
rdata_reg_reg[21]/G
rdata_reg_reg[22]/G
rdata_reg_reg[23]/G
rdata_reg_reg[24]/G
rdata_reg_reg[25]/G
rdata_reg_reg[26]/G
rdata_reg_reg[27]/G
rdata_reg_reg[28]/G
rdata_reg_reg[29]/G
rdata_reg_reg[2]/G
rdata_reg_reg[30]/G
rdata_reg_reg[31]/G
rdata_reg_reg[3]/G
rdata_reg_reg[4]/G
rdata_reg_reg[5]/G
rdata_reg_reg[6]/G
rdata_reg_reg[7]/G
rdata_reg_reg[8]/G
rdata_reg_reg[9]/G

 There are 72 register/latch pins with no clock driven by root clock pin: awaddr[2] (HIGH)

awready_reg_reg/G
config_reg_reg[0]/G
config_reg_reg[1]/G
config_reg_reg[2]/G
data_length_reg[0]/G
data_length_reg[10]/G
data_length_reg[11]/G
data_length_reg[12]/G
data_length_reg[13]/G
data_length_reg[14]/G
data_length_reg[15]/G
data_length_reg[16]/G
data_length_reg[17]/G
data_length_reg[18]/G
data_length_reg[19]/G
data_length_reg[1]/G
data_length_reg[20]/G
data_length_reg[21]/G
data_length_reg[22]/G
data_length_reg[23]/G
data_length_reg[24]/G
data_length_reg[25]/G
data_length_reg[26]/G
data_length_reg[27]/G
data_length_reg[28]/G
data_length_reg[29]/G
data_length_reg[2]/G
data_length_reg[30]/G
data_length_reg[31]/G
data_length_reg[3]/G
data_length_reg[4]/G
data_length_reg[5]/G
data_length_reg[6]/G
data_length_reg[7]/G
data_length_reg[8]/G
data_length_reg[9]/G
next_state_reg[0]/G
next_state_reg[1]/G
next_state_reg[2]/G
next_state_reg[3]/G
rdata_reg_reg[0]/G
rdata_reg_reg[10]/G
rdata_reg_reg[11]/G
rdata_reg_reg[12]/G
rdata_reg_reg[13]/G
rdata_reg_reg[14]/G
rdata_reg_reg[15]/G
rdata_reg_reg[16]/G
rdata_reg_reg[17]/G
rdata_reg_reg[18]/G
rdata_reg_reg[19]/G
rdata_reg_reg[1]/G
rdata_reg_reg[20]/G
rdata_reg_reg[21]/G
rdata_reg_reg[22]/G
rdata_reg_reg[23]/G
rdata_reg_reg[24]/G
rdata_reg_reg[25]/G
rdata_reg_reg[26]/G
rdata_reg_reg[27]/G
rdata_reg_reg[28]/G
rdata_reg_reg[29]/G
rdata_reg_reg[2]/G
rdata_reg_reg[30]/G
rdata_reg_reg[31]/G
rdata_reg_reg[3]/G
rdata_reg_reg[4]/G
rdata_reg_reg[5]/G
rdata_reg_reg[6]/G
rdata_reg_reg[7]/G
rdata_reg_reg[8]/G
rdata_reg_reg[9]/G

 There are 72 register/latch pins with no clock driven by root clock pin: awaddr[3] (HIGH)

awready_reg_reg/G
config_reg_reg[0]/G
config_reg_reg[1]/G
config_reg_reg[2]/G
data_length_reg[0]/G
data_length_reg[10]/G
data_length_reg[11]/G
data_length_reg[12]/G
data_length_reg[13]/G
data_length_reg[14]/G
data_length_reg[15]/G
data_length_reg[16]/G
data_length_reg[17]/G
data_length_reg[18]/G
data_length_reg[19]/G
data_length_reg[1]/G
data_length_reg[20]/G
data_length_reg[21]/G
data_length_reg[22]/G
data_length_reg[23]/G
data_length_reg[24]/G
data_length_reg[25]/G
data_length_reg[26]/G
data_length_reg[27]/G
data_length_reg[28]/G
data_length_reg[29]/G
data_length_reg[2]/G
data_length_reg[30]/G
data_length_reg[31]/G
data_length_reg[3]/G
data_length_reg[4]/G
data_length_reg[5]/G
data_length_reg[6]/G
data_length_reg[7]/G
data_length_reg[8]/G
data_length_reg[9]/G
next_state_reg[0]/G
next_state_reg[1]/G
next_state_reg[2]/G
next_state_reg[3]/G
rdata_reg_reg[0]/G
rdata_reg_reg[10]/G
rdata_reg_reg[11]/G
rdata_reg_reg[12]/G
rdata_reg_reg[13]/G
rdata_reg_reg[14]/G
rdata_reg_reg[15]/G
rdata_reg_reg[16]/G
rdata_reg_reg[17]/G
rdata_reg_reg[18]/G
rdata_reg_reg[19]/G
rdata_reg_reg[1]/G
rdata_reg_reg[20]/G
rdata_reg_reg[21]/G
rdata_reg_reg[22]/G
rdata_reg_reg[23]/G
rdata_reg_reg[24]/G
rdata_reg_reg[25]/G
rdata_reg_reg[26]/G
rdata_reg_reg[27]/G
rdata_reg_reg[28]/G
rdata_reg_reg[29]/G
rdata_reg_reg[2]/G
rdata_reg_reg[30]/G
rdata_reg_reg[31]/G
rdata_reg_reg[3]/G
rdata_reg_reg[4]/G
rdata_reg_reg[5]/G
rdata_reg_reg[6]/G
rdata_reg_reg[7]/G
rdata_reg_reg[8]/G
rdata_reg_reg[9]/G

 There are 72 register/latch pins with no clock driven by root clock pin: awaddr[4] (HIGH)

awready_reg_reg/G
config_reg_reg[0]/G
config_reg_reg[1]/G
config_reg_reg[2]/G
data_length_reg[0]/G
data_length_reg[10]/G
data_length_reg[11]/G
data_length_reg[12]/G
data_length_reg[13]/G
data_length_reg[14]/G
data_length_reg[15]/G
data_length_reg[16]/G
data_length_reg[17]/G
data_length_reg[18]/G
data_length_reg[19]/G
data_length_reg[1]/G
data_length_reg[20]/G
data_length_reg[21]/G
data_length_reg[22]/G
data_length_reg[23]/G
data_length_reg[24]/G
data_length_reg[25]/G
data_length_reg[26]/G
data_length_reg[27]/G
data_length_reg[28]/G
data_length_reg[29]/G
data_length_reg[2]/G
data_length_reg[30]/G
data_length_reg[31]/G
data_length_reg[3]/G
data_length_reg[4]/G
data_length_reg[5]/G
data_length_reg[6]/G
data_length_reg[7]/G
data_length_reg[8]/G
data_length_reg[9]/G
next_state_reg[0]/G
next_state_reg[1]/G
next_state_reg[2]/G
next_state_reg[3]/G
rdata_reg_reg[0]/G
rdata_reg_reg[10]/G
rdata_reg_reg[11]/G
rdata_reg_reg[12]/G
rdata_reg_reg[13]/G
rdata_reg_reg[14]/G
rdata_reg_reg[15]/G
rdata_reg_reg[16]/G
rdata_reg_reg[17]/G
rdata_reg_reg[18]/G
rdata_reg_reg[19]/G
rdata_reg_reg[1]/G
rdata_reg_reg[20]/G
rdata_reg_reg[21]/G
rdata_reg_reg[22]/G
rdata_reg_reg[23]/G
rdata_reg_reg[24]/G
rdata_reg_reg[25]/G
rdata_reg_reg[26]/G
rdata_reg_reg[27]/G
rdata_reg_reg[28]/G
rdata_reg_reg[29]/G
rdata_reg_reg[2]/G
rdata_reg_reg[30]/G
rdata_reg_reg[31]/G
rdata_reg_reg[3]/G
rdata_reg_reg[4]/G
rdata_reg_reg[5]/G
rdata_reg_reg[6]/G
rdata_reg_reg[7]/G
rdata_reg_reg[8]/G
rdata_reg_reg[9]/G

 There are 119 register/latch pins with no clock driven by root clock pin: awaddr[5] (HIGH)

awready_reg_reg/G
config_reg_reg[0]/G
config_reg_reg[1]/G
config_reg_reg[2]/G
data_length_reg[0]/G
data_length_reg[10]/G
data_length_reg[11]/G
data_length_reg[12]/G
data_length_reg[13]/G
data_length_reg[14]/G
data_length_reg[15]/G
data_length_reg[16]/G
data_length_reg[17]/G
data_length_reg[18]/G
data_length_reg[19]/G
data_length_reg[1]/G
data_length_reg[20]/G
data_length_reg[21]/G
data_length_reg[22]/G
data_length_reg[23]/G
data_length_reg[24]/G
data_length_reg[25]/G
data_length_reg[26]/G
data_length_reg[27]/G
data_length_reg[28]/G
data_length_reg[29]/G
data_length_reg[2]/G
data_length_reg[30]/G
data_length_reg[31]/G
data_length_reg[3]/G
data_length_reg[4]/G
data_length_reg[5]/G
data_length_reg[6]/G
data_length_reg[7]/G
data_length_reg[8]/G
data_length_reg[9]/G
next_state_reg[0]/G
next_state_reg[1]/G
next_state_reg[2]/G
next_state_reg[3]/G
rdata_reg_reg[0]/G
rdata_reg_reg[10]/G
rdata_reg_reg[11]/G
rdata_reg_reg[12]/G
rdata_reg_reg[13]/G
rdata_reg_reg[14]/G
rdata_reg_reg[15]/G
rdata_reg_reg[16]/G
rdata_reg_reg[17]/G
rdata_reg_reg[18]/G
rdata_reg_reg[19]/G
rdata_reg_reg[1]/G
rdata_reg_reg[20]/G
rdata_reg_reg[21]/G
rdata_reg_reg[22]/G
rdata_reg_reg[23]/G
rdata_reg_reg[24]/G
rdata_reg_reg[25]/G
rdata_reg_reg[26]/G
rdata_reg_reg[27]/G
rdata_reg_reg[28]/G
rdata_reg_reg[29]/G
rdata_reg_reg[2]/G
rdata_reg_reg[30]/G
rdata_reg_reg[31]/G
rdata_reg_reg[3]/G
rdata_reg_reg[4]/G
rdata_reg_reg[5]/G
rdata_reg_reg[6]/G
rdata_reg_reg[7]/G
rdata_reg_reg[8]/G
rdata_reg_reg[9]/G
rvalid_reg_reg/G
tap_A_reg_reg[0]/G
tap_A_reg_reg[10]/G
tap_A_reg_reg[11]/G
tap_A_reg_reg[1]/G
tap_A_reg_reg[2]/G
tap_A_reg_reg[3]/G
tap_A_reg_reg[4]/G
tap_A_reg_reg[5]/G
tap_A_reg_reg[6]/G
tap_A_reg_reg[7]/G
tap_A_reg_reg[8]/G
tap_A_reg_reg[9]/G
tap_Di_reg_reg[0]/G
tap_Di_reg_reg[10]/G
tap_Di_reg_reg[11]/G
tap_Di_reg_reg[12]/G
tap_Di_reg_reg[13]/G
tap_Di_reg_reg[14]/G
tap_Di_reg_reg[15]/G
tap_Di_reg_reg[16]/G
tap_Di_reg_reg[17]/G
tap_Di_reg_reg[18]/G
tap_Di_reg_reg[19]/G
tap_Di_reg_reg[1]/G
tap_Di_reg_reg[20]/G
tap_Di_reg_reg[21]/G
tap_Di_reg_reg[22]/G
tap_Di_reg_reg[23]/G
tap_Di_reg_reg[24]/G
tap_Di_reg_reg[25]/G
tap_Di_reg_reg[26]/G
tap_Di_reg_reg[27]/G
tap_Di_reg_reg[28]/G
tap_Di_reg_reg[29]/G
tap_Di_reg_reg[2]/G
tap_Di_reg_reg[30]/G
tap_Di_reg_reg[31]/G
tap_Di_reg_reg[3]/G
tap_Di_reg_reg[4]/G
tap_Di_reg_reg[5]/G
tap_Di_reg_reg[6]/G
tap_Di_reg_reg[7]/G
tap_Di_reg_reg[8]/G
tap_Di_reg_reg[9]/G
tap_EN_reg_reg/G
tap_WE_reg_reg[3]/G

 There are 119 register/latch pins with no clock driven by root clock pin: awaddr[6] (HIGH)

awready_reg_reg/G
config_reg_reg[0]/G
config_reg_reg[1]/G
config_reg_reg[2]/G
data_length_reg[0]/G
data_length_reg[10]/G
data_length_reg[11]/G
data_length_reg[12]/G
data_length_reg[13]/G
data_length_reg[14]/G
data_length_reg[15]/G
data_length_reg[16]/G
data_length_reg[17]/G
data_length_reg[18]/G
data_length_reg[19]/G
data_length_reg[1]/G
data_length_reg[20]/G
data_length_reg[21]/G
data_length_reg[22]/G
data_length_reg[23]/G
data_length_reg[24]/G
data_length_reg[25]/G
data_length_reg[26]/G
data_length_reg[27]/G
data_length_reg[28]/G
data_length_reg[29]/G
data_length_reg[2]/G
data_length_reg[30]/G
data_length_reg[31]/G
data_length_reg[3]/G
data_length_reg[4]/G
data_length_reg[5]/G
data_length_reg[6]/G
data_length_reg[7]/G
data_length_reg[8]/G
data_length_reg[9]/G
next_state_reg[0]/G
next_state_reg[1]/G
next_state_reg[2]/G
next_state_reg[3]/G
rdata_reg_reg[0]/G
rdata_reg_reg[10]/G
rdata_reg_reg[11]/G
rdata_reg_reg[12]/G
rdata_reg_reg[13]/G
rdata_reg_reg[14]/G
rdata_reg_reg[15]/G
rdata_reg_reg[16]/G
rdata_reg_reg[17]/G
rdata_reg_reg[18]/G
rdata_reg_reg[19]/G
rdata_reg_reg[1]/G
rdata_reg_reg[20]/G
rdata_reg_reg[21]/G
rdata_reg_reg[22]/G
rdata_reg_reg[23]/G
rdata_reg_reg[24]/G
rdata_reg_reg[25]/G
rdata_reg_reg[26]/G
rdata_reg_reg[27]/G
rdata_reg_reg[28]/G
rdata_reg_reg[29]/G
rdata_reg_reg[2]/G
rdata_reg_reg[30]/G
rdata_reg_reg[31]/G
rdata_reg_reg[3]/G
rdata_reg_reg[4]/G
rdata_reg_reg[5]/G
rdata_reg_reg[6]/G
rdata_reg_reg[7]/G
rdata_reg_reg[8]/G
rdata_reg_reg[9]/G
rvalid_reg_reg/G
tap_A_reg_reg[0]/G
tap_A_reg_reg[10]/G
tap_A_reg_reg[11]/G
tap_A_reg_reg[1]/G
tap_A_reg_reg[2]/G
tap_A_reg_reg[3]/G
tap_A_reg_reg[4]/G
tap_A_reg_reg[5]/G
tap_A_reg_reg[6]/G
tap_A_reg_reg[7]/G
tap_A_reg_reg[8]/G
tap_A_reg_reg[9]/G
tap_Di_reg_reg[0]/G
tap_Di_reg_reg[10]/G
tap_Di_reg_reg[11]/G
tap_Di_reg_reg[12]/G
tap_Di_reg_reg[13]/G
tap_Di_reg_reg[14]/G
tap_Di_reg_reg[15]/G
tap_Di_reg_reg[16]/G
tap_Di_reg_reg[17]/G
tap_Di_reg_reg[18]/G
tap_Di_reg_reg[19]/G
tap_Di_reg_reg[1]/G
tap_Di_reg_reg[20]/G
tap_Di_reg_reg[21]/G
tap_Di_reg_reg[22]/G
tap_Di_reg_reg[23]/G
tap_Di_reg_reg[24]/G
tap_Di_reg_reg[25]/G
tap_Di_reg_reg[26]/G
tap_Di_reg_reg[27]/G
tap_Di_reg_reg[28]/G
tap_Di_reg_reg[29]/G
tap_Di_reg_reg[2]/G
tap_Di_reg_reg[30]/G
tap_Di_reg_reg[31]/G
tap_Di_reg_reg[3]/G
tap_Di_reg_reg[4]/G
tap_Di_reg_reg[5]/G
tap_Di_reg_reg[6]/G
tap_Di_reg_reg[7]/G
tap_Di_reg_reg[8]/G
tap_Di_reg_reg[9]/G
tap_EN_reg_reg/G
tap_WE_reg_reg[3]/G

 There are 119 register/latch pins with no clock driven by root clock pin: awaddr[7] (HIGH)

awready_reg_reg/G
config_reg_reg[0]/G
config_reg_reg[1]/G
config_reg_reg[2]/G
data_length_reg[0]/G
data_length_reg[10]/G
data_length_reg[11]/G
data_length_reg[12]/G
data_length_reg[13]/G
data_length_reg[14]/G
data_length_reg[15]/G
data_length_reg[16]/G
data_length_reg[17]/G
data_length_reg[18]/G
data_length_reg[19]/G
data_length_reg[1]/G
data_length_reg[20]/G
data_length_reg[21]/G
data_length_reg[22]/G
data_length_reg[23]/G
data_length_reg[24]/G
data_length_reg[25]/G
data_length_reg[26]/G
data_length_reg[27]/G
data_length_reg[28]/G
data_length_reg[29]/G
data_length_reg[2]/G
data_length_reg[30]/G
data_length_reg[31]/G
data_length_reg[3]/G
data_length_reg[4]/G
data_length_reg[5]/G
data_length_reg[6]/G
data_length_reg[7]/G
data_length_reg[8]/G
data_length_reg[9]/G
next_state_reg[0]/G
next_state_reg[1]/G
next_state_reg[2]/G
next_state_reg[3]/G
rdata_reg_reg[0]/G
rdata_reg_reg[10]/G
rdata_reg_reg[11]/G
rdata_reg_reg[12]/G
rdata_reg_reg[13]/G
rdata_reg_reg[14]/G
rdata_reg_reg[15]/G
rdata_reg_reg[16]/G
rdata_reg_reg[17]/G
rdata_reg_reg[18]/G
rdata_reg_reg[19]/G
rdata_reg_reg[1]/G
rdata_reg_reg[20]/G
rdata_reg_reg[21]/G
rdata_reg_reg[22]/G
rdata_reg_reg[23]/G
rdata_reg_reg[24]/G
rdata_reg_reg[25]/G
rdata_reg_reg[26]/G
rdata_reg_reg[27]/G
rdata_reg_reg[28]/G
rdata_reg_reg[29]/G
rdata_reg_reg[2]/G
rdata_reg_reg[30]/G
rdata_reg_reg[31]/G
rdata_reg_reg[3]/G
rdata_reg_reg[4]/G
rdata_reg_reg[5]/G
rdata_reg_reg[6]/G
rdata_reg_reg[7]/G
rdata_reg_reg[8]/G
rdata_reg_reg[9]/G
rvalid_reg_reg/G
tap_A_reg_reg[0]/G
tap_A_reg_reg[10]/G
tap_A_reg_reg[11]/G
tap_A_reg_reg[1]/G
tap_A_reg_reg[2]/G
tap_A_reg_reg[3]/G
tap_A_reg_reg[4]/G
tap_A_reg_reg[5]/G
tap_A_reg_reg[6]/G
tap_A_reg_reg[7]/G
tap_A_reg_reg[8]/G
tap_A_reg_reg[9]/G
tap_Di_reg_reg[0]/G
tap_Di_reg_reg[10]/G
tap_Di_reg_reg[11]/G
tap_Di_reg_reg[12]/G
tap_Di_reg_reg[13]/G
tap_Di_reg_reg[14]/G
tap_Di_reg_reg[15]/G
tap_Di_reg_reg[16]/G
tap_Di_reg_reg[17]/G
tap_Di_reg_reg[18]/G
tap_Di_reg_reg[19]/G
tap_Di_reg_reg[1]/G
tap_Di_reg_reg[20]/G
tap_Di_reg_reg[21]/G
tap_Di_reg_reg[22]/G
tap_Di_reg_reg[23]/G
tap_Di_reg_reg[24]/G
tap_Di_reg_reg[25]/G
tap_Di_reg_reg[26]/G
tap_Di_reg_reg[27]/G
tap_Di_reg_reg[28]/G
tap_Di_reg_reg[29]/G
tap_Di_reg_reg[2]/G
tap_Di_reg_reg[30]/G
tap_Di_reg_reg[31]/G
tap_Di_reg_reg[3]/G
tap_Di_reg_reg[4]/G
tap_Di_reg_reg[5]/G
tap_Di_reg_reg[6]/G
tap_Di_reg_reg[7]/G
tap_Di_reg_reg[8]/G
tap_Di_reg_reg[9]/G
tap_EN_reg_reg/G
tap_WE_reg_reg[3]/G

 There are 119 register/latch pins with no clock driven by root clock pin: awaddr[8] (HIGH)

awready_reg_reg/G
config_reg_reg[0]/G
config_reg_reg[1]/G
config_reg_reg[2]/G
data_length_reg[0]/G
data_length_reg[10]/G
data_length_reg[11]/G
data_length_reg[12]/G
data_length_reg[13]/G
data_length_reg[14]/G
data_length_reg[15]/G
data_length_reg[16]/G
data_length_reg[17]/G
data_length_reg[18]/G
data_length_reg[19]/G
data_length_reg[1]/G
data_length_reg[20]/G
data_length_reg[21]/G
data_length_reg[22]/G
data_length_reg[23]/G
data_length_reg[24]/G
data_length_reg[25]/G
data_length_reg[26]/G
data_length_reg[27]/G
data_length_reg[28]/G
data_length_reg[29]/G
data_length_reg[2]/G
data_length_reg[30]/G
data_length_reg[31]/G
data_length_reg[3]/G
data_length_reg[4]/G
data_length_reg[5]/G
data_length_reg[6]/G
data_length_reg[7]/G
data_length_reg[8]/G
data_length_reg[9]/G
next_state_reg[0]/G
next_state_reg[1]/G
next_state_reg[2]/G
next_state_reg[3]/G
rdata_reg_reg[0]/G
rdata_reg_reg[10]/G
rdata_reg_reg[11]/G
rdata_reg_reg[12]/G
rdata_reg_reg[13]/G
rdata_reg_reg[14]/G
rdata_reg_reg[15]/G
rdata_reg_reg[16]/G
rdata_reg_reg[17]/G
rdata_reg_reg[18]/G
rdata_reg_reg[19]/G
rdata_reg_reg[1]/G
rdata_reg_reg[20]/G
rdata_reg_reg[21]/G
rdata_reg_reg[22]/G
rdata_reg_reg[23]/G
rdata_reg_reg[24]/G
rdata_reg_reg[25]/G
rdata_reg_reg[26]/G
rdata_reg_reg[27]/G
rdata_reg_reg[28]/G
rdata_reg_reg[29]/G
rdata_reg_reg[2]/G
rdata_reg_reg[30]/G
rdata_reg_reg[31]/G
rdata_reg_reg[3]/G
rdata_reg_reg[4]/G
rdata_reg_reg[5]/G
rdata_reg_reg[6]/G
rdata_reg_reg[7]/G
rdata_reg_reg[8]/G
rdata_reg_reg[9]/G
rvalid_reg_reg/G
tap_A_reg_reg[0]/G
tap_A_reg_reg[10]/G
tap_A_reg_reg[11]/G
tap_A_reg_reg[1]/G
tap_A_reg_reg[2]/G
tap_A_reg_reg[3]/G
tap_A_reg_reg[4]/G
tap_A_reg_reg[5]/G
tap_A_reg_reg[6]/G
tap_A_reg_reg[7]/G
tap_A_reg_reg[8]/G
tap_A_reg_reg[9]/G
tap_Di_reg_reg[0]/G
tap_Di_reg_reg[10]/G
tap_Di_reg_reg[11]/G
tap_Di_reg_reg[12]/G
tap_Di_reg_reg[13]/G
tap_Di_reg_reg[14]/G
tap_Di_reg_reg[15]/G
tap_Di_reg_reg[16]/G
tap_Di_reg_reg[17]/G
tap_Di_reg_reg[18]/G
tap_Di_reg_reg[19]/G
tap_Di_reg_reg[1]/G
tap_Di_reg_reg[20]/G
tap_Di_reg_reg[21]/G
tap_Di_reg_reg[22]/G
tap_Di_reg_reg[23]/G
tap_Di_reg_reg[24]/G
tap_Di_reg_reg[25]/G
tap_Di_reg_reg[26]/G
tap_Di_reg_reg[27]/G
tap_Di_reg_reg[28]/G
tap_Di_reg_reg[29]/G
tap_Di_reg_reg[2]/G
tap_Di_reg_reg[30]/G
tap_Di_reg_reg[31]/G
tap_Di_reg_reg[3]/G
tap_Di_reg_reg[4]/G
tap_Di_reg_reg[5]/G
tap_Di_reg_reg[6]/G
tap_Di_reg_reg[7]/G
tap_Di_reg_reg[8]/G
tap_Di_reg_reg[9]/G
tap_EN_reg_reg/G
tap_WE_reg_reg[3]/G

 There are 119 register/latch pins with no clock driven by root clock pin: awaddr[9] (HIGH)

awready_reg_reg/G
config_reg_reg[0]/G
config_reg_reg[1]/G
config_reg_reg[2]/G
data_length_reg[0]/G
data_length_reg[10]/G
data_length_reg[11]/G
data_length_reg[12]/G
data_length_reg[13]/G
data_length_reg[14]/G
data_length_reg[15]/G
data_length_reg[16]/G
data_length_reg[17]/G
data_length_reg[18]/G
data_length_reg[19]/G
data_length_reg[1]/G
data_length_reg[20]/G
data_length_reg[21]/G
data_length_reg[22]/G
data_length_reg[23]/G
data_length_reg[24]/G
data_length_reg[25]/G
data_length_reg[26]/G
data_length_reg[27]/G
data_length_reg[28]/G
data_length_reg[29]/G
data_length_reg[2]/G
data_length_reg[30]/G
data_length_reg[31]/G
data_length_reg[3]/G
data_length_reg[4]/G
data_length_reg[5]/G
data_length_reg[6]/G
data_length_reg[7]/G
data_length_reg[8]/G
data_length_reg[9]/G
next_state_reg[0]/G
next_state_reg[1]/G
next_state_reg[2]/G
next_state_reg[3]/G
rdata_reg_reg[0]/G
rdata_reg_reg[10]/G
rdata_reg_reg[11]/G
rdata_reg_reg[12]/G
rdata_reg_reg[13]/G
rdata_reg_reg[14]/G
rdata_reg_reg[15]/G
rdata_reg_reg[16]/G
rdata_reg_reg[17]/G
rdata_reg_reg[18]/G
rdata_reg_reg[19]/G
rdata_reg_reg[1]/G
rdata_reg_reg[20]/G
rdata_reg_reg[21]/G
rdata_reg_reg[22]/G
rdata_reg_reg[23]/G
rdata_reg_reg[24]/G
rdata_reg_reg[25]/G
rdata_reg_reg[26]/G
rdata_reg_reg[27]/G
rdata_reg_reg[28]/G
rdata_reg_reg[29]/G
rdata_reg_reg[2]/G
rdata_reg_reg[30]/G
rdata_reg_reg[31]/G
rdata_reg_reg[3]/G
rdata_reg_reg[4]/G
rdata_reg_reg[5]/G
rdata_reg_reg[6]/G
rdata_reg_reg[7]/G
rdata_reg_reg[8]/G
rdata_reg_reg[9]/G
rvalid_reg_reg/G
tap_A_reg_reg[0]/G
tap_A_reg_reg[10]/G
tap_A_reg_reg[11]/G
tap_A_reg_reg[1]/G
tap_A_reg_reg[2]/G
tap_A_reg_reg[3]/G
tap_A_reg_reg[4]/G
tap_A_reg_reg[5]/G
tap_A_reg_reg[6]/G
tap_A_reg_reg[7]/G
tap_A_reg_reg[8]/G
tap_A_reg_reg[9]/G
tap_Di_reg_reg[0]/G
tap_Di_reg_reg[10]/G
tap_Di_reg_reg[11]/G
tap_Di_reg_reg[12]/G
tap_Di_reg_reg[13]/G
tap_Di_reg_reg[14]/G
tap_Di_reg_reg[15]/G
tap_Di_reg_reg[16]/G
tap_Di_reg_reg[17]/G
tap_Di_reg_reg[18]/G
tap_Di_reg_reg[19]/G
tap_Di_reg_reg[1]/G
tap_Di_reg_reg[20]/G
tap_Di_reg_reg[21]/G
tap_Di_reg_reg[22]/G
tap_Di_reg_reg[23]/G
tap_Di_reg_reg[24]/G
tap_Di_reg_reg[25]/G
tap_Di_reg_reg[26]/G
tap_Di_reg_reg[27]/G
tap_Di_reg_reg[28]/G
tap_Di_reg_reg[29]/G
tap_Di_reg_reg[2]/G
tap_Di_reg_reg[30]/G
tap_Di_reg_reg[31]/G
tap_Di_reg_reg[3]/G
tap_Di_reg_reg[4]/G
tap_Di_reg_reg[5]/G
tap_Di_reg_reg[6]/G
tap_Di_reg_reg[7]/G
tap_Di_reg_reg[8]/G
tap_Di_reg_reg[9]/G
tap_EN_reg_reg/G
tap_WE_reg_reg[3]/G

 There are 118 register/latch pins with no clock driven by root clock pin: awvalid (HIGH)

awready_reg_reg/G
config_reg_reg[0]/G
config_reg_reg[1]/G
config_reg_reg[2]/G
data_length_reg[0]/G
data_length_reg[10]/G
data_length_reg[11]/G
data_length_reg[12]/G
data_length_reg[13]/G
data_length_reg[14]/G
data_length_reg[15]/G
data_length_reg[16]/G
data_length_reg[17]/G
data_length_reg[18]/G
data_length_reg[19]/G
data_length_reg[1]/G
data_length_reg[20]/G
data_length_reg[21]/G
data_length_reg[22]/G
data_length_reg[23]/G
data_length_reg[24]/G
data_length_reg[25]/G
data_length_reg[26]/G
data_length_reg[27]/G
data_length_reg[28]/G
data_length_reg[29]/G
data_length_reg[2]/G
data_length_reg[30]/G
data_length_reg[31]/G
data_length_reg[3]/G
data_length_reg[4]/G
data_length_reg[5]/G
data_length_reg[6]/G
data_length_reg[7]/G
data_length_reg[8]/G
data_length_reg[9]/G
next_state_reg[0]/G
next_state_reg[1]/G
next_state_reg[2]/G
next_state_reg[3]/G
rdata_reg_reg[0]/G
rdata_reg_reg[10]/G
rdata_reg_reg[11]/G
rdata_reg_reg[12]/G
rdata_reg_reg[13]/G
rdata_reg_reg[14]/G
rdata_reg_reg[15]/G
rdata_reg_reg[16]/G
rdata_reg_reg[17]/G
rdata_reg_reg[18]/G
rdata_reg_reg[19]/G
rdata_reg_reg[1]/G
rdata_reg_reg[20]/G
rdata_reg_reg[21]/G
rdata_reg_reg[22]/G
rdata_reg_reg[23]/G
rdata_reg_reg[24]/G
rdata_reg_reg[25]/G
rdata_reg_reg[26]/G
rdata_reg_reg[27]/G
rdata_reg_reg[28]/G
rdata_reg_reg[29]/G
rdata_reg_reg[2]/G
rdata_reg_reg[30]/G
rdata_reg_reg[31]/G
rdata_reg_reg[3]/G
rdata_reg_reg[4]/G
rdata_reg_reg[5]/G
rdata_reg_reg[6]/G
rdata_reg_reg[7]/G
rdata_reg_reg[8]/G
rdata_reg_reg[9]/G
tap_A_reg_reg[0]/G
tap_A_reg_reg[10]/G
tap_A_reg_reg[11]/G
tap_A_reg_reg[1]/G
tap_A_reg_reg[2]/G
tap_A_reg_reg[3]/G
tap_A_reg_reg[4]/G
tap_A_reg_reg[5]/G
tap_A_reg_reg[6]/G
tap_A_reg_reg[7]/G
tap_A_reg_reg[8]/G
tap_A_reg_reg[9]/G
tap_Di_reg_reg[0]/G
tap_Di_reg_reg[10]/G
tap_Di_reg_reg[11]/G
tap_Di_reg_reg[12]/G
tap_Di_reg_reg[13]/G
tap_Di_reg_reg[14]/G
tap_Di_reg_reg[15]/G
tap_Di_reg_reg[16]/G
tap_Di_reg_reg[17]/G
tap_Di_reg_reg[18]/G
tap_Di_reg_reg[19]/G
tap_Di_reg_reg[1]/G
tap_Di_reg_reg[20]/G
tap_Di_reg_reg[21]/G
tap_Di_reg_reg[22]/G
tap_Di_reg_reg[23]/G
tap_Di_reg_reg[24]/G
tap_Di_reg_reg[25]/G
tap_Di_reg_reg[26]/G
tap_Di_reg_reg[27]/G
tap_Di_reg_reg[28]/G
tap_Di_reg_reg[29]/G
tap_Di_reg_reg[2]/G
tap_Di_reg_reg[30]/G
tap_Di_reg_reg[31]/G
tap_Di_reg_reg[3]/G
tap_Di_reg_reg[4]/G
tap_Di_reg_reg[5]/G
tap_Di_reg_reg[6]/G
tap_Di_reg_reg[7]/G
tap_Di_reg_reg[8]/G
tap_Di_reg_reg[9]/G
tap_EN_reg_reg/G
tap_WE_reg_reg[3]/G

 There are 240 register/latch pins with no clock driven by root clock pin: axis_rst_n (HIGH)

data_Di_reg_reg[0]/G
data_Di_reg_reg[10]/G
data_Di_reg_reg[11]/G
data_Di_reg_reg[12]/G
data_Di_reg_reg[13]/G
data_Di_reg_reg[14]/G
data_Di_reg_reg[15]/G
data_Di_reg_reg[16]/G
data_Di_reg_reg[17]/G
data_Di_reg_reg[18]/G
data_Di_reg_reg[19]/G
data_Di_reg_reg[1]/G
data_Di_reg_reg[20]/G
data_Di_reg_reg[21]/G
data_Di_reg_reg[22]/G
data_Di_reg_reg[23]/G
data_Di_reg_reg[24]/G
data_Di_reg_reg[25]/G
data_Di_reg_reg[26]/G
data_Di_reg_reg[27]/G
data_Di_reg_reg[28]/G
data_Di_reg_reg[29]/G
data_Di_reg_reg[2]/G
data_Di_reg_reg[30]/G
data_Di_reg_reg[31]/G
data_Di_reg_reg[3]/G
data_Di_reg_reg[4]/G
data_Di_reg_reg[5]/G
data_Di_reg_reg[6]/G
data_Di_reg_reg[7]/G
data_Di_reg_reg[8]/G
data_Di_reg_reg[9]/G
data_WE_reg_reg[3]/G
data_length_reg[0]/G
data_length_reg[10]/G
data_length_reg[11]/G
data_length_reg[12]/G
data_length_reg[13]/G
data_length_reg[14]/G
data_length_reg[15]/G
data_length_reg[16]/G
data_length_reg[17]/G
data_length_reg[18]/G
data_length_reg[19]/G
data_length_reg[1]/G
data_length_reg[20]/G
data_length_reg[21]/G
data_length_reg[22]/G
data_length_reg[23]/G
data_length_reg[24]/G
data_length_reg[25]/G
data_length_reg[26]/G
data_length_reg[27]/G
data_length_reg[28]/G
data_length_reg[29]/G
data_length_reg[2]/G
data_length_reg[30]/G
data_length_reg[31]/G
data_length_reg[3]/G
data_length_reg[4]/G
data_length_reg[5]/G
data_length_reg[6]/G
data_length_reg[7]/G
data_length_reg[8]/G
data_length_reg[9]/G
next_data_reg[0]/G
next_data_reg[10]/G
next_data_reg[11]/G
next_data_reg[12]/G
next_data_reg[13]/G
next_data_reg[14]/G
next_data_reg[15]/G
next_data_reg[16]/G
next_data_reg[17]/G
next_data_reg[18]/G
next_data_reg[19]/G
next_data_reg[1]/G
next_data_reg[20]/G
next_data_reg[21]/G
next_data_reg[22]/G
next_data_reg[23]/G
next_data_reg[24]/G
next_data_reg[25]/G
next_data_reg[26]/G
next_data_reg[27]/G
next_data_reg[28]/G
next_data_reg[29]/G
next_data_reg[2]/G
next_data_reg[30]/G
next_data_reg[31]/G
next_data_reg[3]/G
next_data_reg[4]/G
next_data_reg[5]/G
next_data_reg[6]/G
next_data_reg[7]/G
next_data_reg[8]/G
next_data_reg[9]/G
rdata_reg_reg[0]/G
rdata_reg_reg[10]/G
rdata_reg_reg[11]/G
rdata_reg_reg[12]/G
rdata_reg_reg[13]/G
rdata_reg_reg[14]/G
rdata_reg_reg[15]/G
rdata_reg_reg[16]/G
rdata_reg_reg[17]/G
rdata_reg_reg[18]/G
rdata_reg_reg[19]/G
rdata_reg_reg[1]/G
rdata_reg_reg[20]/G
rdata_reg_reg[21]/G
rdata_reg_reg[22]/G
rdata_reg_reg[23]/G
rdata_reg_reg[24]/G
rdata_reg_reg[25]/G
rdata_reg_reg[26]/G
rdata_reg_reg[27]/G
rdata_reg_reg[28]/G
rdata_reg_reg[29]/G
rdata_reg_reg[2]/G
rdata_reg_reg[30]/G
rdata_reg_reg[31]/G
rdata_reg_reg[3]/G
rdata_reg_reg[4]/G
rdata_reg_reg[5]/G
rdata_reg_reg[6]/G
rdata_reg_reg[7]/G
rdata_reg_reg[8]/G
rdata_reg_reg[9]/G
read_temp_reg[0]/G
read_temp_reg[10]/G
read_temp_reg[11]/G
read_temp_reg[12]/G
read_temp_reg[13]/G
read_temp_reg[14]/G
read_temp_reg[15]/G
read_temp_reg[16]/G
read_temp_reg[17]/G
read_temp_reg[18]/G
read_temp_reg[19]/G
read_temp_reg[1]/G
read_temp_reg[20]/G
read_temp_reg[21]/G
read_temp_reg[22]/G
read_temp_reg[23]/G
read_temp_reg[24]/G
read_temp_reg[25]/G
read_temp_reg[26]/G
read_temp_reg[27]/G
read_temp_reg[28]/G
read_temp_reg[29]/G
read_temp_reg[2]/G
read_temp_reg[30]/G
read_temp_reg[31]/G
read_temp_reg[3]/G
read_temp_reg[4]/G
read_temp_reg[5]/G
read_temp_reg[6]/G
read_temp_reg[7]/G
read_temp_reg[8]/G
read_temp_reg[9]/G
rvalid_reg_reg/G
tap_A_reg_reg[0]/G
tap_A_reg_reg[10]/G
tap_A_reg_reg[11]/G
tap_A_reg_reg[1]/G
tap_A_reg_reg[2]/G
tap_A_reg_reg[3]/G
tap_A_reg_reg[4]/G
tap_A_reg_reg[5]/G
tap_A_reg_reg[6]/G
tap_A_reg_reg[7]/G
tap_A_reg_reg[8]/G
tap_A_reg_reg[9]/G
tap_Di_reg_reg[0]/G
tap_Di_reg_reg[10]/G
tap_Di_reg_reg[11]/G
tap_Di_reg_reg[12]/G
tap_Di_reg_reg[13]/G
tap_Di_reg_reg[14]/G
tap_Di_reg_reg[15]/G
tap_Di_reg_reg[16]/G
tap_Di_reg_reg[17]/G
tap_Di_reg_reg[18]/G
tap_Di_reg_reg[19]/G
tap_Di_reg_reg[1]/G
tap_Di_reg_reg[20]/G
tap_Di_reg_reg[21]/G
tap_Di_reg_reg[22]/G
tap_Di_reg_reg[23]/G
tap_Di_reg_reg[24]/G
tap_Di_reg_reg[25]/G
tap_Di_reg_reg[26]/G
tap_Di_reg_reg[27]/G
tap_Di_reg_reg[28]/G
tap_Di_reg_reg[29]/G
tap_Di_reg_reg[2]/G
tap_Di_reg_reg[30]/G
tap_Di_reg_reg[31]/G
tap_Di_reg_reg[3]/G
tap_Di_reg_reg[4]/G
tap_Di_reg_reg[5]/G
tap_Di_reg_reg[6]/G
tap_Di_reg_reg[7]/G
tap_Di_reg_reg[8]/G
tap_Di_reg_reg[9]/G
tap_EN_reg_reg/G
tap_WE_reg_reg[3]/G
write_temp_reg[0]/G
write_temp_reg[10]/G
write_temp_reg[11]/G
write_temp_reg[12]/G
write_temp_reg[13]/G
write_temp_reg[14]/G
write_temp_reg[15]/G
write_temp_reg[16]/G
write_temp_reg[17]/G
write_temp_reg[18]/G
write_temp_reg[19]/G
write_temp_reg[1]/G
write_temp_reg[20]/G
write_temp_reg[21]/G
write_temp_reg[22]/G
write_temp_reg[23]/G
write_temp_reg[24]/G
write_temp_reg[25]/G
write_temp_reg[26]/G
write_temp_reg[27]/G
write_temp_reg[28]/G
write_temp_reg[29]/G
write_temp_reg[2]/G
write_temp_reg[30]/G
write_temp_reg[31]/G
write_temp_reg[3]/G
write_temp_reg[4]/G
write_temp_reg[5]/G
write_temp_reg[6]/G
write_temp_reg[7]/G
write_temp_reg[8]/G
write_temp_reg[9]/G

 There are 34 register/latch pins with no clock driven by root clock pin: rready (HIGH)

rdata_reg_reg[0]/G
rdata_reg_reg[10]/G
rdata_reg_reg[11]/G
rdata_reg_reg[12]/G
rdata_reg_reg[13]/G
rdata_reg_reg[14]/G
rdata_reg_reg[15]/G
rdata_reg_reg[16]/G
rdata_reg_reg[17]/G
rdata_reg_reg[18]/G
rdata_reg_reg[19]/G
rdata_reg_reg[1]/G
rdata_reg_reg[20]/G
rdata_reg_reg[21]/G
rdata_reg_reg[22]/G
rdata_reg_reg[23]/G
rdata_reg_reg[24]/G
rdata_reg_reg[25]/G
rdata_reg_reg[26]/G
rdata_reg_reg[27]/G
rdata_reg_reg[28]/G
rdata_reg_reg[29]/G
rdata_reg_reg[2]/G
rdata_reg_reg[30]/G
rdata_reg_reg[31]/G
rdata_reg_reg[3]/G
rdata_reg_reg[4]/G
rdata_reg_reg[5]/G
rdata_reg_reg[6]/G
rdata_reg_reg[7]/G
rdata_reg_reg[8]/G
rdata_reg_reg[9]/G
rvalid_reg_reg/G
tap_EN_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: sm_tready (HIGH)

sm_tvalid_reg_reg/G

 There are 65 register/latch pins with no clock driven by root clock pin: ss_tlast (HIGH)

data_Di_reg_reg[0]/G
data_Di_reg_reg[10]/G
data_Di_reg_reg[11]/G
data_Di_reg_reg[12]/G
data_Di_reg_reg[13]/G
data_Di_reg_reg[14]/G
data_Di_reg_reg[15]/G
data_Di_reg_reg[16]/G
data_Di_reg_reg[17]/G
data_Di_reg_reg[18]/G
data_Di_reg_reg[19]/G
data_Di_reg_reg[1]/G
data_Di_reg_reg[20]/G
data_Di_reg_reg[21]/G
data_Di_reg_reg[22]/G
data_Di_reg_reg[23]/G
data_Di_reg_reg[24]/G
data_Di_reg_reg[25]/G
data_Di_reg_reg[26]/G
data_Di_reg_reg[27]/G
data_Di_reg_reg[28]/G
data_Di_reg_reg[29]/G
data_Di_reg_reg[2]/G
data_Di_reg_reg[30]/G
data_Di_reg_reg[31]/G
data_Di_reg_reg[3]/G
data_Di_reg_reg[4]/G
data_Di_reg_reg[5]/G
data_Di_reg_reg[6]/G
data_Di_reg_reg[7]/G
data_Di_reg_reg[8]/G
data_Di_reg_reg[9]/G
ss_tready_reg_reg/G
write_temp_reg[0]/G
write_temp_reg[10]/G
write_temp_reg[11]/G
write_temp_reg[12]/G
write_temp_reg[13]/G
write_temp_reg[14]/G
write_temp_reg[15]/G
write_temp_reg[16]/G
write_temp_reg[17]/G
write_temp_reg[18]/G
write_temp_reg[19]/G
write_temp_reg[1]/G
write_temp_reg[20]/G
write_temp_reg[21]/G
write_temp_reg[22]/G
write_temp_reg[23]/G
write_temp_reg[24]/G
write_temp_reg[25]/G
write_temp_reg[26]/G
write_temp_reg[27]/G
write_temp_reg[28]/G
write_temp_reg[29]/G
write_temp_reg[2]/G
write_temp_reg[30]/G
write_temp_reg[31]/G
write_temp_reg[3]/G
write_temp_reg[4]/G
write_temp_reg[5]/G
write_temp_reg[6]/G
write_temp_reg[7]/G
write_temp_reg[8]/G
write_temp_reg[9]/G

 There are 65 register/latch pins with no clock driven by root clock pin: ss_tvalid (HIGH)

data_Di_reg_reg[0]/G
data_Di_reg_reg[10]/G
data_Di_reg_reg[11]/G
data_Di_reg_reg[12]/G
data_Di_reg_reg[13]/G
data_Di_reg_reg[14]/G
data_Di_reg_reg[15]/G
data_Di_reg_reg[16]/G
data_Di_reg_reg[17]/G
data_Di_reg_reg[18]/G
data_Di_reg_reg[19]/G
data_Di_reg_reg[1]/G
data_Di_reg_reg[20]/G
data_Di_reg_reg[21]/G
data_Di_reg_reg[22]/G
data_Di_reg_reg[23]/G
data_Di_reg_reg[24]/G
data_Di_reg_reg[25]/G
data_Di_reg_reg[26]/G
data_Di_reg_reg[27]/G
data_Di_reg_reg[28]/G
data_Di_reg_reg[29]/G
data_Di_reg_reg[2]/G
data_Di_reg_reg[30]/G
data_Di_reg_reg[31]/G
data_Di_reg_reg[3]/G
data_Di_reg_reg[4]/G
data_Di_reg_reg[5]/G
data_Di_reg_reg[6]/G
data_Di_reg_reg[7]/G
data_Di_reg_reg[8]/G
data_Di_reg_reg[9]/G
ss_tready_reg_reg/G
write_temp_reg[0]/G
write_temp_reg[10]/G
write_temp_reg[11]/G
write_temp_reg[12]/G
write_temp_reg[13]/G
write_temp_reg[14]/G
write_temp_reg[15]/G
write_temp_reg[16]/G
write_temp_reg[17]/G
write_temp_reg[18]/G
write_temp_reg[19]/G
write_temp_reg[1]/G
write_temp_reg[20]/G
write_temp_reg[21]/G
write_temp_reg[22]/G
write_temp_reg[23]/G
write_temp_reg[24]/G
write_temp_reg[25]/G
write_temp_reg[26]/G
write_temp_reg[27]/G
write_temp_reg[28]/G
write_temp_reg[29]/G
write_temp_reg[2]/G
write_temp_reg[30]/G
write_temp_reg[31]/G
write_temp_reg[3]/G
write_temp_reg[4]/G
write_temp_reg[5]/G
write_temp_reg[6]/G
write_temp_reg[7]/G
write_temp_reg[8]/G
write_temp_reg[9]/G

 There are 4 register/latch pins with no clock driven by root clock pin: wdata[0] (HIGH)

next_state_reg[0]/G
next_state_reg[1]/G
next_state_reg[2]/G
next_state_reg[3]/G

 There are 4 register/latch pins with no clock driven by root clock pin: wdata[1] (HIGH)

next_state_reg[0]/G
next_state_reg[1]/G
next_state_reg[2]/G
next_state_reg[3]/G

 There are 4 register/latch pins with no clock driven by root clock pin: wdata[2] (HIGH)

next_state_reg[0]/G
next_state_reg[1]/G
next_state_reg[2]/G
next_state_reg[3]/G

 There are 72 register/latch pins with no clock driven by root clock pin: wvalid (HIGH)

awready_reg_reg/G
config_reg_reg[0]/G
config_reg_reg[1]/G
config_reg_reg[2]/G
data_length_reg[0]/G
data_length_reg[10]/G
data_length_reg[11]/G
data_length_reg[12]/G
data_length_reg[13]/G
data_length_reg[14]/G
data_length_reg[15]/G
data_length_reg[16]/G
data_length_reg[17]/G
data_length_reg[18]/G
data_length_reg[19]/G
data_length_reg[1]/G
data_length_reg[20]/G
data_length_reg[21]/G
data_length_reg[22]/G
data_length_reg[23]/G
data_length_reg[24]/G
data_length_reg[25]/G
data_length_reg[26]/G
data_length_reg[27]/G
data_length_reg[28]/G
data_length_reg[29]/G
data_length_reg[2]/G
data_length_reg[30]/G
data_length_reg[31]/G
data_length_reg[3]/G
data_length_reg[4]/G
data_length_reg[5]/G
data_length_reg[6]/G
data_length_reg[7]/G
data_length_reg[8]/G
data_length_reg[9]/G
next_state_reg[0]/G
next_state_reg[1]/G
next_state_reg[2]/G
next_state_reg[3]/G
rdata_reg_reg[0]/G
rdata_reg_reg[10]/G
rdata_reg_reg[11]/G
rdata_reg_reg[12]/G
rdata_reg_reg[13]/G
rdata_reg_reg[14]/G
rdata_reg_reg[15]/G
rdata_reg_reg[16]/G
rdata_reg_reg[17]/G
rdata_reg_reg[18]/G
rdata_reg_reg[19]/G
rdata_reg_reg[1]/G
rdata_reg_reg[20]/G
rdata_reg_reg[21]/G
rdata_reg_reg[22]/G
rdata_reg_reg[23]/G
rdata_reg_reg[24]/G
rdata_reg_reg[25]/G
rdata_reg_reg[26]/G
rdata_reg_reg[27]/G
rdata_reg_reg[28]/G
rdata_reg_reg[29]/G
rdata_reg_reg[2]/G
rdata_reg_reg[30]/G
rdata_reg_reg[31]/G
rdata_reg_reg[3]/G
rdata_reg_reg[4]/G
rdata_reg_reg[5]/G
rdata_reg_reg[6]/G
rdata_reg_reg[7]/G
rdata_reg_reg[8]/G
rdata_reg_reg[9]/G

 There are 4 register/latch pins with no clock driven by root clock pin: config_reg_reg[0]/Q (HIGH)

next_state_reg[0]/G
next_state_reg[1]/G
next_state_reg[2]/G
next_state_reg[3]/G

 There are 5 register/latch pins with no clock driven by root clock pin: config_reg_reg[1]/Q (HIGH)

next_state_reg[0]/G
next_state_reg[1]/G
next_state_reg[2]/G
next_state_reg[3]/G
rvalid_reg_reg/G

 There are 5 register/latch pins with no clock driven by root clock pin: config_reg_reg[2]/Q (HIGH)

next_state_reg[0]/G
next_state_reg[1]/G
next_state_reg[2]/G
next_state_reg[3]/G
rvalid_reg_reg/G

 There are 273 register/latch pins with no clock driven by root clock pin: curr_state_reg[0]/Q (HIGH)

awready_reg_reg/G
config_reg_reg[0]/G
config_reg_reg[1]/G
config_reg_reg[2]/G
data_A_temp_reg[10]/G
data_A_temp_reg[11]/G
data_A_temp_reg[1]/G
data_A_temp_reg[2]/G
data_A_temp_reg[3]/G
data_A_temp_reg[4]/G
data_A_temp_reg[5]/G
data_A_temp_reg[6]/G
data_A_temp_reg[7]/G
data_A_temp_reg[8]/G
data_A_temp_reg[9]/G
data_Di_reg_reg[0]/G
data_Di_reg_reg[10]/G
data_Di_reg_reg[11]/G
data_Di_reg_reg[12]/G
data_Di_reg_reg[13]/G
data_Di_reg_reg[14]/G
data_Di_reg_reg[15]/G
data_Di_reg_reg[16]/G
data_Di_reg_reg[17]/G
data_Di_reg_reg[18]/G
data_Di_reg_reg[19]/G
data_Di_reg_reg[1]/G
data_Di_reg_reg[20]/G
data_Di_reg_reg[21]/G
data_Di_reg_reg[22]/G
data_Di_reg_reg[23]/G
data_Di_reg_reg[24]/G
data_Di_reg_reg[25]/G
data_Di_reg_reg[26]/G
data_Di_reg_reg[27]/G
data_Di_reg_reg[28]/G
data_Di_reg_reg[29]/G
data_Di_reg_reg[2]/G
data_Di_reg_reg[30]/G
data_Di_reg_reg[31]/G
data_Di_reg_reg[3]/G
data_Di_reg_reg[4]/G
data_Di_reg_reg[5]/G
data_Di_reg_reg[6]/G
data_Di_reg_reg[7]/G
data_Di_reg_reg[8]/G
data_Di_reg_reg[9]/G
data_WE_reg_reg[3]/G
data_counter_reg[0]/G
data_counter_reg[10]/G
data_counter_reg[11]/G
data_counter_reg[12]/G
data_counter_reg[13]/G
data_counter_reg[14]/G
data_counter_reg[15]/G
data_counter_reg[16]/G
data_counter_reg[17]/G
data_counter_reg[18]/G
data_counter_reg[19]/G
data_counter_reg[1]/G
data_counter_reg[20]/G
data_counter_reg[21]/G
data_counter_reg[22]/G
data_counter_reg[23]/G
data_counter_reg[24]/G
data_counter_reg[25]/G
data_counter_reg[26]/G
data_counter_reg[27]/G
data_counter_reg[28]/G
data_counter_reg[29]/G
data_counter_reg[2]/G
data_counter_reg[30]/G
data_counter_reg[31]/G
data_counter_reg[3]/G
data_counter_reg[4]/G
data_counter_reg[5]/G
data_counter_reg[6]/G
data_counter_reg[7]/G
data_counter_reg[8]/G
data_counter_reg[9]/G
data_length_reg[0]/G
data_length_reg[10]/G
data_length_reg[11]/G
data_length_reg[12]/G
data_length_reg[13]/G
data_length_reg[14]/G
data_length_reg[15]/G
data_length_reg[16]/G
data_length_reg[17]/G
data_length_reg[18]/G
data_length_reg[19]/G
data_length_reg[1]/G
data_length_reg[20]/G
data_length_reg[21]/G
data_length_reg[22]/G
data_length_reg[23]/G
data_length_reg[24]/G
data_length_reg[25]/G
data_length_reg[26]/G
data_length_reg[27]/G
data_length_reg[28]/G
data_length_reg[29]/G
data_length_reg[2]/G
data_length_reg[30]/G
data_length_reg[31]/G
data_length_reg[3]/G
data_length_reg[4]/G
data_length_reg[5]/G
data_length_reg[6]/G
data_length_reg[7]/G
data_length_reg[8]/G
data_length_reg[9]/G
next_state_reg[0]/G
next_state_reg[1]/G
next_state_reg[2]/G
next_state_reg[3]/G
rdata_reg_reg[0]/G
rdata_reg_reg[10]/G
rdata_reg_reg[11]/G
rdata_reg_reg[12]/G
rdata_reg_reg[13]/G
rdata_reg_reg[14]/G
rdata_reg_reg[15]/G
rdata_reg_reg[16]/G
rdata_reg_reg[17]/G
rdata_reg_reg[18]/G
rdata_reg_reg[19]/G
rdata_reg_reg[1]/G
rdata_reg_reg[20]/G
rdata_reg_reg[21]/G
rdata_reg_reg[22]/G
rdata_reg_reg[23]/G
rdata_reg_reg[24]/G
rdata_reg_reg[25]/G
rdata_reg_reg[26]/G
rdata_reg_reg[27]/G
rdata_reg_reg[28]/G
rdata_reg_reg[29]/G
rdata_reg_reg[2]/G
rdata_reg_reg[30]/G
rdata_reg_reg[31]/G
rdata_reg_reg[3]/G
rdata_reg_reg[4]/G
rdata_reg_reg[5]/G
rdata_reg_reg[6]/G
rdata_reg_reg[7]/G
rdata_reg_reg[8]/G
rdata_reg_reg[9]/G
read_temp_reg[0]/G
read_temp_reg[10]/G
read_temp_reg[11]/G
read_temp_reg[12]/G
read_temp_reg[13]/G
read_temp_reg[14]/G
read_temp_reg[15]/G
read_temp_reg[16]/G
read_temp_reg[17]/G
read_temp_reg[18]/G
read_temp_reg[19]/G
read_temp_reg[1]/G
read_temp_reg[20]/G
read_temp_reg[21]/G
read_temp_reg[22]/G
read_temp_reg[23]/G
read_temp_reg[24]/G
read_temp_reg[25]/G
read_temp_reg[26]/G
read_temp_reg[27]/G
read_temp_reg[28]/G
read_temp_reg[29]/G
read_temp_reg[2]/G
read_temp_reg[30]/G
read_temp_reg[31]/G
read_temp_reg[3]/G
read_temp_reg[4]/G
read_temp_reg[5]/G
read_temp_reg[6]/G
read_temp_reg[7]/G
read_temp_reg[8]/G
read_temp_reg[9]/G
rvalid_reg_reg/G
sm_tlast_reg_reg/G
sm_tvalid_reg_reg/G
ss_tready_reg_reg/G
tap_A_reg_reg[0]/G
tap_A_reg_reg[10]/G
tap_A_reg_reg[11]/G
tap_A_reg_reg[1]/G
tap_A_reg_reg[2]/G
tap_A_reg_reg[3]/G
tap_A_reg_reg[4]/G
tap_A_reg_reg[5]/G
tap_A_reg_reg[6]/G
tap_A_reg_reg[7]/G
tap_A_reg_reg[8]/G
tap_A_reg_reg[9]/G
tap_A_temp_reg[10]/G
tap_A_temp_reg[11]/G
tap_A_temp_reg[1]/G
tap_A_temp_reg[2]/G
tap_A_temp_reg[3]/G
tap_A_temp_reg[4]/G
tap_A_temp_reg[5]/G
tap_A_temp_reg[6]/G
tap_A_temp_reg[7]/G
tap_A_temp_reg[8]/G
tap_A_temp_reg[9]/G
tap_Di_reg_reg[0]/G
tap_Di_reg_reg[10]/G
tap_Di_reg_reg[11]/G
tap_Di_reg_reg[12]/G
tap_Di_reg_reg[13]/G
tap_Di_reg_reg[14]/G
tap_Di_reg_reg[15]/G
tap_Di_reg_reg[16]/G
tap_Di_reg_reg[17]/G
tap_Di_reg_reg[18]/G
tap_Di_reg_reg[19]/G
tap_Di_reg_reg[1]/G
tap_Di_reg_reg[20]/G
tap_Di_reg_reg[21]/G
tap_Di_reg_reg[22]/G
tap_Di_reg_reg[23]/G
tap_Di_reg_reg[24]/G
tap_Di_reg_reg[25]/G
tap_Di_reg_reg[26]/G
tap_Di_reg_reg[27]/G
tap_Di_reg_reg[28]/G
tap_Di_reg_reg[29]/G
tap_Di_reg_reg[2]/G
tap_Di_reg_reg[30]/G
tap_Di_reg_reg[31]/G
tap_Di_reg_reg[3]/G
tap_Di_reg_reg[4]/G
tap_Di_reg_reg[5]/G
tap_Di_reg_reg[6]/G
tap_Di_reg_reg[7]/G
tap_Di_reg_reg[8]/G
tap_Di_reg_reg[9]/G
tap_EN_reg_reg/G
tap_WE_reg_reg[3]/G
write_temp_reg[0]/G
write_temp_reg[10]/G
write_temp_reg[11]/G
write_temp_reg[12]/G
write_temp_reg[13]/G
write_temp_reg[14]/G
write_temp_reg[15]/G
write_temp_reg[16]/G
write_temp_reg[17]/G
write_temp_reg[18]/G
write_temp_reg[19]/G
write_temp_reg[1]/G
write_temp_reg[20]/G
write_temp_reg[21]/G
write_temp_reg[22]/G
write_temp_reg[23]/G
write_temp_reg[24]/G
write_temp_reg[25]/G
write_temp_reg[26]/G
write_temp_reg[27]/G
write_temp_reg[28]/G
write_temp_reg[29]/G
write_temp_reg[2]/G
write_temp_reg[30]/G
write_temp_reg[31]/G
write_temp_reg[3]/G
write_temp_reg[4]/G
write_temp_reg[5]/G
write_temp_reg[6]/G
write_temp_reg[7]/G
write_temp_reg[8]/G
write_temp_reg[9]/G

 There are 273 register/latch pins with no clock driven by root clock pin: curr_state_reg[1]/Q (HIGH)

awready_reg_reg/G
config_reg_reg[0]/G
config_reg_reg[1]/G
config_reg_reg[2]/G
data_A_temp_reg[10]/G
data_A_temp_reg[11]/G
data_A_temp_reg[1]/G
data_A_temp_reg[2]/G
data_A_temp_reg[3]/G
data_A_temp_reg[4]/G
data_A_temp_reg[5]/G
data_A_temp_reg[6]/G
data_A_temp_reg[7]/G
data_A_temp_reg[8]/G
data_A_temp_reg[9]/G
data_Di_reg_reg[0]/G
data_Di_reg_reg[10]/G
data_Di_reg_reg[11]/G
data_Di_reg_reg[12]/G
data_Di_reg_reg[13]/G
data_Di_reg_reg[14]/G
data_Di_reg_reg[15]/G
data_Di_reg_reg[16]/G
data_Di_reg_reg[17]/G
data_Di_reg_reg[18]/G
data_Di_reg_reg[19]/G
data_Di_reg_reg[1]/G
data_Di_reg_reg[20]/G
data_Di_reg_reg[21]/G
data_Di_reg_reg[22]/G
data_Di_reg_reg[23]/G
data_Di_reg_reg[24]/G
data_Di_reg_reg[25]/G
data_Di_reg_reg[26]/G
data_Di_reg_reg[27]/G
data_Di_reg_reg[28]/G
data_Di_reg_reg[29]/G
data_Di_reg_reg[2]/G
data_Di_reg_reg[30]/G
data_Di_reg_reg[31]/G
data_Di_reg_reg[3]/G
data_Di_reg_reg[4]/G
data_Di_reg_reg[5]/G
data_Di_reg_reg[6]/G
data_Di_reg_reg[7]/G
data_Di_reg_reg[8]/G
data_Di_reg_reg[9]/G
data_WE_reg_reg[3]/G
data_counter_reg[0]/G
data_counter_reg[10]/G
data_counter_reg[11]/G
data_counter_reg[12]/G
data_counter_reg[13]/G
data_counter_reg[14]/G
data_counter_reg[15]/G
data_counter_reg[16]/G
data_counter_reg[17]/G
data_counter_reg[18]/G
data_counter_reg[19]/G
data_counter_reg[1]/G
data_counter_reg[20]/G
data_counter_reg[21]/G
data_counter_reg[22]/G
data_counter_reg[23]/G
data_counter_reg[24]/G
data_counter_reg[25]/G
data_counter_reg[26]/G
data_counter_reg[27]/G
data_counter_reg[28]/G
data_counter_reg[29]/G
data_counter_reg[2]/G
data_counter_reg[30]/G
data_counter_reg[31]/G
data_counter_reg[3]/G
data_counter_reg[4]/G
data_counter_reg[5]/G
data_counter_reg[6]/G
data_counter_reg[7]/G
data_counter_reg[8]/G
data_counter_reg[9]/G
data_length_reg[0]/G
data_length_reg[10]/G
data_length_reg[11]/G
data_length_reg[12]/G
data_length_reg[13]/G
data_length_reg[14]/G
data_length_reg[15]/G
data_length_reg[16]/G
data_length_reg[17]/G
data_length_reg[18]/G
data_length_reg[19]/G
data_length_reg[1]/G
data_length_reg[20]/G
data_length_reg[21]/G
data_length_reg[22]/G
data_length_reg[23]/G
data_length_reg[24]/G
data_length_reg[25]/G
data_length_reg[26]/G
data_length_reg[27]/G
data_length_reg[28]/G
data_length_reg[29]/G
data_length_reg[2]/G
data_length_reg[30]/G
data_length_reg[31]/G
data_length_reg[3]/G
data_length_reg[4]/G
data_length_reg[5]/G
data_length_reg[6]/G
data_length_reg[7]/G
data_length_reg[8]/G
data_length_reg[9]/G
next_state_reg[0]/G
next_state_reg[1]/G
next_state_reg[2]/G
next_state_reg[3]/G
rdata_reg_reg[0]/G
rdata_reg_reg[10]/G
rdata_reg_reg[11]/G
rdata_reg_reg[12]/G
rdata_reg_reg[13]/G
rdata_reg_reg[14]/G
rdata_reg_reg[15]/G
rdata_reg_reg[16]/G
rdata_reg_reg[17]/G
rdata_reg_reg[18]/G
rdata_reg_reg[19]/G
rdata_reg_reg[1]/G
rdata_reg_reg[20]/G
rdata_reg_reg[21]/G
rdata_reg_reg[22]/G
rdata_reg_reg[23]/G
rdata_reg_reg[24]/G
rdata_reg_reg[25]/G
rdata_reg_reg[26]/G
rdata_reg_reg[27]/G
rdata_reg_reg[28]/G
rdata_reg_reg[29]/G
rdata_reg_reg[2]/G
rdata_reg_reg[30]/G
rdata_reg_reg[31]/G
rdata_reg_reg[3]/G
rdata_reg_reg[4]/G
rdata_reg_reg[5]/G
rdata_reg_reg[6]/G
rdata_reg_reg[7]/G
rdata_reg_reg[8]/G
rdata_reg_reg[9]/G
read_temp_reg[0]/G
read_temp_reg[10]/G
read_temp_reg[11]/G
read_temp_reg[12]/G
read_temp_reg[13]/G
read_temp_reg[14]/G
read_temp_reg[15]/G
read_temp_reg[16]/G
read_temp_reg[17]/G
read_temp_reg[18]/G
read_temp_reg[19]/G
read_temp_reg[1]/G
read_temp_reg[20]/G
read_temp_reg[21]/G
read_temp_reg[22]/G
read_temp_reg[23]/G
read_temp_reg[24]/G
read_temp_reg[25]/G
read_temp_reg[26]/G
read_temp_reg[27]/G
read_temp_reg[28]/G
read_temp_reg[29]/G
read_temp_reg[2]/G
read_temp_reg[30]/G
read_temp_reg[31]/G
read_temp_reg[3]/G
read_temp_reg[4]/G
read_temp_reg[5]/G
read_temp_reg[6]/G
read_temp_reg[7]/G
read_temp_reg[8]/G
read_temp_reg[9]/G
rvalid_reg_reg/G
sm_tlast_reg_reg/G
sm_tvalid_reg_reg/G
ss_tready_reg_reg/G
tap_A_reg_reg[0]/G
tap_A_reg_reg[10]/G
tap_A_reg_reg[11]/G
tap_A_reg_reg[1]/G
tap_A_reg_reg[2]/G
tap_A_reg_reg[3]/G
tap_A_reg_reg[4]/G
tap_A_reg_reg[5]/G
tap_A_reg_reg[6]/G
tap_A_reg_reg[7]/G
tap_A_reg_reg[8]/G
tap_A_reg_reg[9]/G
tap_A_temp_reg[10]/G
tap_A_temp_reg[11]/G
tap_A_temp_reg[1]/G
tap_A_temp_reg[2]/G
tap_A_temp_reg[3]/G
tap_A_temp_reg[4]/G
tap_A_temp_reg[5]/G
tap_A_temp_reg[6]/G
tap_A_temp_reg[7]/G
tap_A_temp_reg[8]/G
tap_A_temp_reg[9]/G
tap_Di_reg_reg[0]/G
tap_Di_reg_reg[10]/G
tap_Di_reg_reg[11]/G
tap_Di_reg_reg[12]/G
tap_Di_reg_reg[13]/G
tap_Di_reg_reg[14]/G
tap_Di_reg_reg[15]/G
tap_Di_reg_reg[16]/G
tap_Di_reg_reg[17]/G
tap_Di_reg_reg[18]/G
tap_Di_reg_reg[19]/G
tap_Di_reg_reg[1]/G
tap_Di_reg_reg[20]/G
tap_Di_reg_reg[21]/G
tap_Di_reg_reg[22]/G
tap_Di_reg_reg[23]/G
tap_Di_reg_reg[24]/G
tap_Di_reg_reg[25]/G
tap_Di_reg_reg[26]/G
tap_Di_reg_reg[27]/G
tap_Di_reg_reg[28]/G
tap_Di_reg_reg[29]/G
tap_Di_reg_reg[2]/G
tap_Di_reg_reg[30]/G
tap_Di_reg_reg[31]/G
tap_Di_reg_reg[3]/G
tap_Di_reg_reg[4]/G
tap_Di_reg_reg[5]/G
tap_Di_reg_reg[6]/G
tap_Di_reg_reg[7]/G
tap_Di_reg_reg[8]/G
tap_Di_reg_reg[9]/G
tap_EN_reg_reg/G
tap_WE_reg_reg[3]/G
write_temp_reg[0]/G
write_temp_reg[10]/G
write_temp_reg[11]/G
write_temp_reg[12]/G
write_temp_reg[13]/G
write_temp_reg[14]/G
write_temp_reg[15]/G
write_temp_reg[16]/G
write_temp_reg[17]/G
write_temp_reg[18]/G
write_temp_reg[19]/G
write_temp_reg[1]/G
write_temp_reg[20]/G
write_temp_reg[21]/G
write_temp_reg[22]/G
write_temp_reg[23]/G
write_temp_reg[24]/G
write_temp_reg[25]/G
write_temp_reg[26]/G
write_temp_reg[27]/G
write_temp_reg[28]/G
write_temp_reg[29]/G
write_temp_reg[2]/G
write_temp_reg[30]/G
write_temp_reg[31]/G
write_temp_reg[3]/G
write_temp_reg[4]/G
write_temp_reg[5]/G
write_temp_reg[6]/G
write_temp_reg[7]/G
write_temp_reg[8]/G
write_temp_reg[9]/G

 There are 273 register/latch pins with no clock driven by root clock pin: curr_state_reg[2]/Q (HIGH)

awready_reg_reg/G
config_reg_reg[0]/G
config_reg_reg[1]/G
config_reg_reg[2]/G
data_A_temp_reg[10]/G
data_A_temp_reg[11]/G
data_A_temp_reg[1]/G
data_A_temp_reg[2]/G
data_A_temp_reg[3]/G
data_A_temp_reg[4]/G
data_A_temp_reg[5]/G
data_A_temp_reg[6]/G
data_A_temp_reg[7]/G
data_A_temp_reg[8]/G
data_A_temp_reg[9]/G
data_Di_reg_reg[0]/G
data_Di_reg_reg[10]/G
data_Di_reg_reg[11]/G
data_Di_reg_reg[12]/G
data_Di_reg_reg[13]/G
data_Di_reg_reg[14]/G
data_Di_reg_reg[15]/G
data_Di_reg_reg[16]/G
data_Di_reg_reg[17]/G
data_Di_reg_reg[18]/G
data_Di_reg_reg[19]/G
data_Di_reg_reg[1]/G
data_Di_reg_reg[20]/G
data_Di_reg_reg[21]/G
data_Di_reg_reg[22]/G
data_Di_reg_reg[23]/G
data_Di_reg_reg[24]/G
data_Di_reg_reg[25]/G
data_Di_reg_reg[26]/G
data_Di_reg_reg[27]/G
data_Di_reg_reg[28]/G
data_Di_reg_reg[29]/G
data_Di_reg_reg[2]/G
data_Di_reg_reg[30]/G
data_Di_reg_reg[31]/G
data_Di_reg_reg[3]/G
data_Di_reg_reg[4]/G
data_Di_reg_reg[5]/G
data_Di_reg_reg[6]/G
data_Di_reg_reg[7]/G
data_Di_reg_reg[8]/G
data_Di_reg_reg[9]/G
data_WE_reg_reg[3]/G
data_counter_reg[0]/G
data_counter_reg[10]/G
data_counter_reg[11]/G
data_counter_reg[12]/G
data_counter_reg[13]/G
data_counter_reg[14]/G
data_counter_reg[15]/G
data_counter_reg[16]/G
data_counter_reg[17]/G
data_counter_reg[18]/G
data_counter_reg[19]/G
data_counter_reg[1]/G
data_counter_reg[20]/G
data_counter_reg[21]/G
data_counter_reg[22]/G
data_counter_reg[23]/G
data_counter_reg[24]/G
data_counter_reg[25]/G
data_counter_reg[26]/G
data_counter_reg[27]/G
data_counter_reg[28]/G
data_counter_reg[29]/G
data_counter_reg[2]/G
data_counter_reg[30]/G
data_counter_reg[31]/G
data_counter_reg[3]/G
data_counter_reg[4]/G
data_counter_reg[5]/G
data_counter_reg[6]/G
data_counter_reg[7]/G
data_counter_reg[8]/G
data_counter_reg[9]/G
data_length_reg[0]/G
data_length_reg[10]/G
data_length_reg[11]/G
data_length_reg[12]/G
data_length_reg[13]/G
data_length_reg[14]/G
data_length_reg[15]/G
data_length_reg[16]/G
data_length_reg[17]/G
data_length_reg[18]/G
data_length_reg[19]/G
data_length_reg[1]/G
data_length_reg[20]/G
data_length_reg[21]/G
data_length_reg[22]/G
data_length_reg[23]/G
data_length_reg[24]/G
data_length_reg[25]/G
data_length_reg[26]/G
data_length_reg[27]/G
data_length_reg[28]/G
data_length_reg[29]/G
data_length_reg[2]/G
data_length_reg[30]/G
data_length_reg[31]/G
data_length_reg[3]/G
data_length_reg[4]/G
data_length_reg[5]/G
data_length_reg[6]/G
data_length_reg[7]/G
data_length_reg[8]/G
data_length_reg[9]/G
next_state_reg[0]/G
next_state_reg[1]/G
next_state_reg[2]/G
next_state_reg[3]/G
rdata_reg_reg[0]/G
rdata_reg_reg[10]/G
rdata_reg_reg[11]/G
rdata_reg_reg[12]/G
rdata_reg_reg[13]/G
rdata_reg_reg[14]/G
rdata_reg_reg[15]/G
rdata_reg_reg[16]/G
rdata_reg_reg[17]/G
rdata_reg_reg[18]/G
rdata_reg_reg[19]/G
rdata_reg_reg[1]/G
rdata_reg_reg[20]/G
rdata_reg_reg[21]/G
rdata_reg_reg[22]/G
rdata_reg_reg[23]/G
rdata_reg_reg[24]/G
rdata_reg_reg[25]/G
rdata_reg_reg[26]/G
rdata_reg_reg[27]/G
rdata_reg_reg[28]/G
rdata_reg_reg[29]/G
rdata_reg_reg[2]/G
rdata_reg_reg[30]/G
rdata_reg_reg[31]/G
rdata_reg_reg[3]/G
rdata_reg_reg[4]/G
rdata_reg_reg[5]/G
rdata_reg_reg[6]/G
rdata_reg_reg[7]/G
rdata_reg_reg[8]/G
rdata_reg_reg[9]/G
read_temp_reg[0]/G
read_temp_reg[10]/G
read_temp_reg[11]/G
read_temp_reg[12]/G
read_temp_reg[13]/G
read_temp_reg[14]/G
read_temp_reg[15]/G
read_temp_reg[16]/G
read_temp_reg[17]/G
read_temp_reg[18]/G
read_temp_reg[19]/G
read_temp_reg[1]/G
read_temp_reg[20]/G
read_temp_reg[21]/G
read_temp_reg[22]/G
read_temp_reg[23]/G
read_temp_reg[24]/G
read_temp_reg[25]/G
read_temp_reg[26]/G
read_temp_reg[27]/G
read_temp_reg[28]/G
read_temp_reg[29]/G
read_temp_reg[2]/G
read_temp_reg[30]/G
read_temp_reg[31]/G
read_temp_reg[3]/G
read_temp_reg[4]/G
read_temp_reg[5]/G
read_temp_reg[6]/G
read_temp_reg[7]/G
read_temp_reg[8]/G
read_temp_reg[9]/G
rvalid_reg_reg/G
sm_tlast_reg_reg/G
sm_tvalid_reg_reg/G
ss_tready_reg_reg/G
tap_A_reg_reg[0]/G
tap_A_reg_reg[10]/G
tap_A_reg_reg[11]/G
tap_A_reg_reg[1]/G
tap_A_reg_reg[2]/G
tap_A_reg_reg[3]/G
tap_A_reg_reg[4]/G
tap_A_reg_reg[5]/G
tap_A_reg_reg[6]/G
tap_A_reg_reg[7]/G
tap_A_reg_reg[8]/G
tap_A_reg_reg[9]/G
tap_A_temp_reg[10]/G
tap_A_temp_reg[11]/G
tap_A_temp_reg[1]/G
tap_A_temp_reg[2]/G
tap_A_temp_reg[3]/G
tap_A_temp_reg[4]/G
tap_A_temp_reg[5]/G
tap_A_temp_reg[6]/G
tap_A_temp_reg[7]/G
tap_A_temp_reg[8]/G
tap_A_temp_reg[9]/G
tap_Di_reg_reg[0]/G
tap_Di_reg_reg[10]/G
tap_Di_reg_reg[11]/G
tap_Di_reg_reg[12]/G
tap_Di_reg_reg[13]/G
tap_Di_reg_reg[14]/G
tap_Di_reg_reg[15]/G
tap_Di_reg_reg[16]/G
tap_Di_reg_reg[17]/G
tap_Di_reg_reg[18]/G
tap_Di_reg_reg[19]/G
tap_Di_reg_reg[1]/G
tap_Di_reg_reg[20]/G
tap_Di_reg_reg[21]/G
tap_Di_reg_reg[22]/G
tap_Di_reg_reg[23]/G
tap_Di_reg_reg[24]/G
tap_Di_reg_reg[25]/G
tap_Di_reg_reg[26]/G
tap_Di_reg_reg[27]/G
tap_Di_reg_reg[28]/G
tap_Di_reg_reg[29]/G
tap_Di_reg_reg[2]/G
tap_Di_reg_reg[30]/G
tap_Di_reg_reg[31]/G
tap_Di_reg_reg[3]/G
tap_Di_reg_reg[4]/G
tap_Di_reg_reg[5]/G
tap_Di_reg_reg[6]/G
tap_Di_reg_reg[7]/G
tap_Di_reg_reg[8]/G
tap_Di_reg_reg[9]/G
tap_EN_reg_reg/G
tap_WE_reg_reg[3]/G
write_temp_reg[0]/G
write_temp_reg[10]/G
write_temp_reg[11]/G
write_temp_reg[12]/G
write_temp_reg[13]/G
write_temp_reg[14]/G
write_temp_reg[15]/G
write_temp_reg[16]/G
write_temp_reg[17]/G
write_temp_reg[18]/G
write_temp_reg[19]/G
write_temp_reg[1]/G
write_temp_reg[20]/G
write_temp_reg[21]/G
write_temp_reg[22]/G
write_temp_reg[23]/G
write_temp_reg[24]/G
write_temp_reg[25]/G
write_temp_reg[26]/G
write_temp_reg[27]/G
write_temp_reg[28]/G
write_temp_reg[29]/G
write_temp_reg[2]/G
write_temp_reg[30]/G
write_temp_reg[31]/G
write_temp_reg[3]/G
write_temp_reg[4]/G
write_temp_reg[5]/G
write_temp_reg[6]/G
write_temp_reg[7]/G
write_temp_reg[8]/G
write_temp_reg[9]/G

 There are 273 register/latch pins with no clock driven by root clock pin: curr_state_reg[3]/Q (HIGH)

awready_reg_reg/G
config_reg_reg[0]/G
config_reg_reg[1]/G
config_reg_reg[2]/G
data_A_temp_reg[10]/G
data_A_temp_reg[11]/G
data_A_temp_reg[1]/G
data_A_temp_reg[2]/G
data_A_temp_reg[3]/G
data_A_temp_reg[4]/G
data_A_temp_reg[5]/G
data_A_temp_reg[6]/G
data_A_temp_reg[7]/G
data_A_temp_reg[8]/G
data_A_temp_reg[9]/G
data_Di_reg_reg[0]/G
data_Di_reg_reg[10]/G
data_Di_reg_reg[11]/G
data_Di_reg_reg[12]/G
data_Di_reg_reg[13]/G
data_Di_reg_reg[14]/G
data_Di_reg_reg[15]/G
data_Di_reg_reg[16]/G
data_Di_reg_reg[17]/G
data_Di_reg_reg[18]/G
data_Di_reg_reg[19]/G
data_Di_reg_reg[1]/G
data_Di_reg_reg[20]/G
data_Di_reg_reg[21]/G
data_Di_reg_reg[22]/G
data_Di_reg_reg[23]/G
data_Di_reg_reg[24]/G
data_Di_reg_reg[25]/G
data_Di_reg_reg[26]/G
data_Di_reg_reg[27]/G
data_Di_reg_reg[28]/G
data_Di_reg_reg[29]/G
data_Di_reg_reg[2]/G
data_Di_reg_reg[30]/G
data_Di_reg_reg[31]/G
data_Di_reg_reg[3]/G
data_Di_reg_reg[4]/G
data_Di_reg_reg[5]/G
data_Di_reg_reg[6]/G
data_Di_reg_reg[7]/G
data_Di_reg_reg[8]/G
data_Di_reg_reg[9]/G
data_WE_reg_reg[3]/G
data_counter_reg[0]/G
data_counter_reg[10]/G
data_counter_reg[11]/G
data_counter_reg[12]/G
data_counter_reg[13]/G
data_counter_reg[14]/G
data_counter_reg[15]/G
data_counter_reg[16]/G
data_counter_reg[17]/G
data_counter_reg[18]/G
data_counter_reg[19]/G
data_counter_reg[1]/G
data_counter_reg[20]/G
data_counter_reg[21]/G
data_counter_reg[22]/G
data_counter_reg[23]/G
data_counter_reg[24]/G
data_counter_reg[25]/G
data_counter_reg[26]/G
data_counter_reg[27]/G
data_counter_reg[28]/G
data_counter_reg[29]/G
data_counter_reg[2]/G
data_counter_reg[30]/G
data_counter_reg[31]/G
data_counter_reg[3]/G
data_counter_reg[4]/G
data_counter_reg[5]/G
data_counter_reg[6]/G
data_counter_reg[7]/G
data_counter_reg[8]/G
data_counter_reg[9]/G
data_length_reg[0]/G
data_length_reg[10]/G
data_length_reg[11]/G
data_length_reg[12]/G
data_length_reg[13]/G
data_length_reg[14]/G
data_length_reg[15]/G
data_length_reg[16]/G
data_length_reg[17]/G
data_length_reg[18]/G
data_length_reg[19]/G
data_length_reg[1]/G
data_length_reg[20]/G
data_length_reg[21]/G
data_length_reg[22]/G
data_length_reg[23]/G
data_length_reg[24]/G
data_length_reg[25]/G
data_length_reg[26]/G
data_length_reg[27]/G
data_length_reg[28]/G
data_length_reg[29]/G
data_length_reg[2]/G
data_length_reg[30]/G
data_length_reg[31]/G
data_length_reg[3]/G
data_length_reg[4]/G
data_length_reg[5]/G
data_length_reg[6]/G
data_length_reg[7]/G
data_length_reg[8]/G
data_length_reg[9]/G
next_state_reg[0]/G
next_state_reg[1]/G
next_state_reg[2]/G
next_state_reg[3]/G
rdata_reg_reg[0]/G
rdata_reg_reg[10]/G
rdata_reg_reg[11]/G
rdata_reg_reg[12]/G
rdata_reg_reg[13]/G
rdata_reg_reg[14]/G
rdata_reg_reg[15]/G
rdata_reg_reg[16]/G
rdata_reg_reg[17]/G
rdata_reg_reg[18]/G
rdata_reg_reg[19]/G
rdata_reg_reg[1]/G
rdata_reg_reg[20]/G
rdata_reg_reg[21]/G
rdata_reg_reg[22]/G
rdata_reg_reg[23]/G
rdata_reg_reg[24]/G
rdata_reg_reg[25]/G
rdata_reg_reg[26]/G
rdata_reg_reg[27]/G
rdata_reg_reg[28]/G
rdata_reg_reg[29]/G
rdata_reg_reg[2]/G
rdata_reg_reg[30]/G
rdata_reg_reg[31]/G
rdata_reg_reg[3]/G
rdata_reg_reg[4]/G
rdata_reg_reg[5]/G
rdata_reg_reg[6]/G
rdata_reg_reg[7]/G
rdata_reg_reg[8]/G
rdata_reg_reg[9]/G
read_temp_reg[0]/G
read_temp_reg[10]/G
read_temp_reg[11]/G
read_temp_reg[12]/G
read_temp_reg[13]/G
read_temp_reg[14]/G
read_temp_reg[15]/G
read_temp_reg[16]/G
read_temp_reg[17]/G
read_temp_reg[18]/G
read_temp_reg[19]/G
read_temp_reg[1]/G
read_temp_reg[20]/G
read_temp_reg[21]/G
read_temp_reg[22]/G
read_temp_reg[23]/G
read_temp_reg[24]/G
read_temp_reg[25]/G
read_temp_reg[26]/G
read_temp_reg[27]/G
read_temp_reg[28]/G
read_temp_reg[29]/G
read_temp_reg[2]/G
read_temp_reg[30]/G
read_temp_reg[31]/G
read_temp_reg[3]/G
read_temp_reg[4]/G
read_temp_reg[5]/G
read_temp_reg[6]/G
read_temp_reg[7]/G
read_temp_reg[8]/G
read_temp_reg[9]/G
rvalid_reg_reg/G
sm_tlast_reg_reg/G
sm_tvalid_reg_reg/G
ss_tready_reg_reg/G
tap_A_reg_reg[0]/G
tap_A_reg_reg[10]/G
tap_A_reg_reg[11]/G
tap_A_reg_reg[1]/G
tap_A_reg_reg[2]/G
tap_A_reg_reg[3]/G
tap_A_reg_reg[4]/G
tap_A_reg_reg[5]/G
tap_A_reg_reg[6]/G
tap_A_reg_reg[7]/G
tap_A_reg_reg[8]/G
tap_A_reg_reg[9]/G
tap_A_temp_reg[10]/G
tap_A_temp_reg[11]/G
tap_A_temp_reg[1]/G
tap_A_temp_reg[2]/G
tap_A_temp_reg[3]/G
tap_A_temp_reg[4]/G
tap_A_temp_reg[5]/G
tap_A_temp_reg[6]/G
tap_A_temp_reg[7]/G
tap_A_temp_reg[8]/G
tap_A_temp_reg[9]/G
tap_Di_reg_reg[0]/G
tap_Di_reg_reg[10]/G
tap_Di_reg_reg[11]/G
tap_Di_reg_reg[12]/G
tap_Di_reg_reg[13]/G
tap_Di_reg_reg[14]/G
tap_Di_reg_reg[15]/G
tap_Di_reg_reg[16]/G
tap_Di_reg_reg[17]/G
tap_Di_reg_reg[18]/G
tap_Di_reg_reg[19]/G
tap_Di_reg_reg[1]/G
tap_Di_reg_reg[20]/G
tap_Di_reg_reg[21]/G
tap_Di_reg_reg[22]/G
tap_Di_reg_reg[23]/G
tap_Di_reg_reg[24]/G
tap_Di_reg_reg[25]/G
tap_Di_reg_reg[26]/G
tap_Di_reg_reg[27]/G
tap_Di_reg_reg[28]/G
tap_Di_reg_reg[29]/G
tap_Di_reg_reg[2]/G
tap_Di_reg_reg[30]/G
tap_Di_reg_reg[31]/G
tap_Di_reg_reg[3]/G
tap_Di_reg_reg[4]/G
tap_Di_reg_reg[5]/G
tap_Di_reg_reg[6]/G
tap_Di_reg_reg[7]/G
tap_Di_reg_reg[8]/G
tap_Di_reg_reg[9]/G
tap_EN_reg_reg/G
tap_WE_reg_reg[3]/G
write_temp_reg[0]/G
write_temp_reg[10]/G
write_temp_reg[11]/G
write_temp_reg[12]/G
write_temp_reg[13]/G
write_temp_reg[14]/G
write_temp_reg[15]/G
write_temp_reg[16]/G
write_temp_reg[17]/G
write_temp_reg[18]/G
write_temp_reg[19]/G
write_temp_reg[1]/G
write_temp_reg[20]/G
write_temp_reg[21]/G
write_temp_reg[22]/G
write_temp_reg[23]/G
write_temp_reg[24]/G
write_temp_reg[25]/G
write_temp_reg[26]/G
write_temp_reg[27]/G
write_temp_reg[28]/G
write_temp_reg[29]/G
write_temp_reg[2]/G
write_temp_reg[30]/G
write_temp_reg[31]/G
write_temp_reg[3]/G
write_temp_reg[4]/G
write_temp_reg[5]/G
write_temp_reg[6]/G
write_temp_reg[7]/G
write_temp_reg[8]/G
write_temp_reg[9]/G

 There are 99 register/latch pins with no clock driven by root clock pin: data_A_reg_reg[10]/Q (HIGH)

data_Di_reg_reg[0]/G
data_Di_reg_reg[10]/G
data_Di_reg_reg[11]/G
data_Di_reg_reg[12]/G
data_Di_reg_reg[13]/G
data_Di_reg_reg[14]/G
data_Di_reg_reg[15]/G
data_Di_reg_reg[16]/G
data_Di_reg_reg[17]/G
data_Di_reg_reg[18]/G
data_Di_reg_reg[19]/G
data_Di_reg_reg[1]/G
data_Di_reg_reg[20]/G
data_Di_reg_reg[21]/G
data_Di_reg_reg[22]/G
data_Di_reg_reg[23]/G
data_Di_reg_reg[24]/G
data_Di_reg_reg[25]/G
data_Di_reg_reg[26]/G
data_Di_reg_reg[27]/G
data_Di_reg_reg[28]/G
data_Di_reg_reg[29]/G
data_Di_reg_reg[2]/G
data_Di_reg_reg[30]/G
data_Di_reg_reg[31]/G
data_Di_reg_reg[3]/G
data_Di_reg_reg[4]/G
data_Di_reg_reg[5]/G
data_Di_reg_reg[6]/G
data_Di_reg_reg[7]/G
data_Di_reg_reg[8]/G
data_Di_reg_reg[9]/G
data_counter_reg[0]/G
data_counter_reg[10]/G
data_counter_reg[11]/G
data_counter_reg[12]/G
data_counter_reg[13]/G
data_counter_reg[14]/G
data_counter_reg[15]/G
data_counter_reg[16]/G
data_counter_reg[17]/G
data_counter_reg[18]/G
data_counter_reg[19]/G
data_counter_reg[1]/G
data_counter_reg[20]/G
data_counter_reg[21]/G
data_counter_reg[22]/G
data_counter_reg[23]/G
data_counter_reg[24]/G
data_counter_reg[25]/G
data_counter_reg[26]/G
data_counter_reg[27]/G
data_counter_reg[28]/G
data_counter_reg[29]/G
data_counter_reg[2]/G
data_counter_reg[30]/G
data_counter_reg[31]/G
data_counter_reg[3]/G
data_counter_reg[4]/G
data_counter_reg[5]/G
data_counter_reg[6]/G
data_counter_reg[7]/G
data_counter_reg[8]/G
data_counter_reg[9]/G
sm_tlast_reg_reg/G
sm_tvalid_reg_reg/G
ss_tready_reg_reg/G
write_temp_reg[0]/G
write_temp_reg[10]/G
write_temp_reg[11]/G
write_temp_reg[12]/G
write_temp_reg[13]/G
write_temp_reg[14]/G
write_temp_reg[15]/G
write_temp_reg[16]/G
write_temp_reg[17]/G
write_temp_reg[18]/G
write_temp_reg[19]/G
write_temp_reg[1]/G
write_temp_reg[20]/G
write_temp_reg[21]/G
write_temp_reg[22]/G
write_temp_reg[23]/G
write_temp_reg[24]/G
write_temp_reg[25]/G
write_temp_reg[26]/G
write_temp_reg[27]/G
write_temp_reg[28]/G
write_temp_reg[29]/G
write_temp_reg[2]/G
write_temp_reg[30]/G
write_temp_reg[31]/G
write_temp_reg[3]/G
write_temp_reg[4]/G
write_temp_reg[5]/G
write_temp_reg[6]/G
write_temp_reg[7]/G
write_temp_reg[8]/G
write_temp_reg[9]/G

 There are 99 register/latch pins with no clock driven by root clock pin: data_A_reg_reg[11]/Q (HIGH)

data_Di_reg_reg[0]/G
data_Di_reg_reg[10]/G
data_Di_reg_reg[11]/G
data_Di_reg_reg[12]/G
data_Di_reg_reg[13]/G
data_Di_reg_reg[14]/G
data_Di_reg_reg[15]/G
data_Di_reg_reg[16]/G
data_Di_reg_reg[17]/G
data_Di_reg_reg[18]/G
data_Di_reg_reg[19]/G
data_Di_reg_reg[1]/G
data_Di_reg_reg[20]/G
data_Di_reg_reg[21]/G
data_Di_reg_reg[22]/G
data_Di_reg_reg[23]/G
data_Di_reg_reg[24]/G
data_Di_reg_reg[25]/G
data_Di_reg_reg[26]/G
data_Di_reg_reg[27]/G
data_Di_reg_reg[28]/G
data_Di_reg_reg[29]/G
data_Di_reg_reg[2]/G
data_Di_reg_reg[30]/G
data_Di_reg_reg[31]/G
data_Di_reg_reg[3]/G
data_Di_reg_reg[4]/G
data_Di_reg_reg[5]/G
data_Di_reg_reg[6]/G
data_Di_reg_reg[7]/G
data_Di_reg_reg[8]/G
data_Di_reg_reg[9]/G
data_counter_reg[0]/G
data_counter_reg[10]/G
data_counter_reg[11]/G
data_counter_reg[12]/G
data_counter_reg[13]/G
data_counter_reg[14]/G
data_counter_reg[15]/G
data_counter_reg[16]/G
data_counter_reg[17]/G
data_counter_reg[18]/G
data_counter_reg[19]/G
data_counter_reg[1]/G
data_counter_reg[20]/G
data_counter_reg[21]/G
data_counter_reg[22]/G
data_counter_reg[23]/G
data_counter_reg[24]/G
data_counter_reg[25]/G
data_counter_reg[26]/G
data_counter_reg[27]/G
data_counter_reg[28]/G
data_counter_reg[29]/G
data_counter_reg[2]/G
data_counter_reg[30]/G
data_counter_reg[31]/G
data_counter_reg[3]/G
data_counter_reg[4]/G
data_counter_reg[5]/G
data_counter_reg[6]/G
data_counter_reg[7]/G
data_counter_reg[8]/G
data_counter_reg[9]/G
sm_tlast_reg_reg/G
sm_tvalid_reg_reg/G
ss_tready_reg_reg/G
write_temp_reg[0]/G
write_temp_reg[10]/G
write_temp_reg[11]/G
write_temp_reg[12]/G
write_temp_reg[13]/G
write_temp_reg[14]/G
write_temp_reg[15]/G
write_temp_reg[16]/G
write_temp_reg[17]/G
write_temp_reg[18]/G
write_temp_reg[19]/G
write_temp_reg[1]/G
write_temp_reg[20]/G
write_temp_reg[21]/G
write_temp_reg[22]/G
write_temp_reg[23]/G
write_temp_reg[24]/G
write_temp_reg[25]/G
write_temp_reg[26]/G
write_temp_reg[27]/G
write_temp_reg[28]/G
write_temp_reg[29]/G
write_temp_reg[2]/G
write_temp_reg[30]/G
write_temp_reg[31]/G
write_temp_reg[3]/G
write_temp_reg[4]/G
write_temp_reg[5]/G
write_temp_reg[6]/G
write_temp_reg[7]/G
write_temp_reg[8]/G
write_temp_reg[9]/G

 There are 99 register/latch pins with no clock driven by root clock pin: data_A_reg_reg[1]/Q (HIGH)

data_Di_reg_reg[0]/G
data_Di_reg_reg[10]/G
data_Di_reg_reg[11]/G
data_Di_reg_reg[12]/G
data_Di_reg_reg[13]/G
data_Di_reg_reg[14]/G
data_Di_reg_reg[15]/G
data_Di_reg_reg[16]/G
data_Di_reg_reg[17]/G
data_Di_reg_reg[18]/G
data_Di_reg_reg[19]/G
data_Di_reg_reg[1]/G
data_Di_reg_reg[20]/G
data_Di_reg_reg[21]/G
data_Di_reg_reg[22]/G
data_Di_reg_reg[23]/G
data_Di_reg_reg[24]/G
data_Di_reg_reg[25]/G
data_Di_reg_reg[26]/G
data_Di_reg_reg[27]/G
data_Di_reg_reg[28]/G
data_Di_reg_reg[29]/G
data_Di_reg_reg[2]/G
data_Di_reg_reg[30]/G
data_Di_reg_reg[31]/G
data_Di_reg_reg[3]/G
data_Di_reg_reg[4]/G
data_Di_reg_reg[5]/G
data_Di_reg_reg[6]/G
data_Di_reg_reg[7]/G
data_Di_reg_reg[8]/G
data_Di_reg_reg[9]/G
data_counter_reg[0]/G
data_counter_reg[10]/G
data_counter_reg[11]/G
data_counter_reg[12]/G
data_counter_reg[13]/G
data_counter_reg[14]/G
data_counter_reg[15]/G
data_counter_reg[16]/G
data_counter_reg[17]/G
data_counter_reg[18]/G
data_counter_reg[19]/G
data_counter_reg[1]/G
data_counter_reg[20]/G
data_counter_reg[21]/G
data_counter_reg[22]/G
data_counter_reg[23]/G
data_counter_reg[24]/G
data_counter_reg[25]/G
data_counter_reg[26]/G
data_counter_reg[27]/G
data_counter_reg[28]/G
data_counter_reg[29]/G
data_counter_reg[2]/G
data_counter_reg[30]/G
data_counter_reg[31]/G
data_counter_reg[3]/G
data_counter_reg[4]/G
data_counter_reg[5]/G
data_counter_reg[6]/G
data_counter_reg[7]/G
data_counter_reg[8]/G
data_counter_reg[9]/G
sm_tlast_reg_reg/G
sm_tvalid_reg_reg/G
ss_tready_reg_reg/G
write_temp_reg[0]/G
write_temp_reg[10]/G
write_temp_reg[11]/G
write_temp_reg[12]/G
write_temp_reg[13]/G
write_temp_reg[14]/G
write_temp_reg[15]/G
write_temp_reg[16]/G
write_temp_reg[17]/G
write_temp_reg[18]/G
write_temp_reg[19]/G
write_temp_reg[1]/G
write_temp_reg[20]/G
write_temp_reg[21]/G
write_temp_reg[22]/G
write_temp_reg[23]/G
write_temp_reg[24]/G
write_temp_reg[25]/G
write_temp_reg[26]/G
write_temp_reg[27]/G
write_temp_reg[28]/G
write_temp_reg[29]/G
write_temp_reg[2]/G
write_temp_reg[30]/G
write_temp_reg[31]/G
write_temp_reg[3]/G
write_temp_reg[4]/G
write_temp_reg[5]/G
write_temp_reg[6]/G
write_temp_reg[7]/G
write_temp_reg[8]/G
write_temp_reg[9]/G

 There are 99 register/latch pins with no clock driven by root clock pin: data_A_reg_reg[2]/Q (HIGH)

data_Di_reg_reg[0]/G
data_Di_reg_reg[10]/G
data_Di_reg_reg[11]/G
data_Di_reg_reg[12]/G
data_Di_reg_reg[13]/G
data_Di_reg_reg[14]/G
data_Di_reg_reg[15]/G
data_Di_reg_reg[16]/G
data_Di_reg_reg[17]/G
data_Di_reg_reg[18]/G
data_Di_reg_reg[19]/G
data_Di_reg_reg[1]/G
data_Di_reg_reg[20]/G
data_Di_reg_reg[21]/G
data_Di_reg_reg[22]/G
data_Di_reg_reg[23]/G
data_Di_reg_reg[24]/G
data_Di_reg_reg[25]/G
data_Di_reg_reg[26]/G
data_Di_reg_reg[27]/G
data_Di_reg_reg[28]/G
data_Di_reg_reg[29]/G
data_Di_reg_reg[2]/G
data_Di_reg_reg[30]/G
data_Di_reg_reg[31]/G
data_Di_reg_reg[3]/G
data_Di_reg_reg[4]/G
data_Di_reg_reg[5]/G
data_Di_reg_reg[6]/G
data_Di_reg_reg[7]/G
data_Di_reg_reg[8]/G
data_Di_reg_reg[9]/G
data_counter_reg[0]/G
data_counter_reg[10]/G
data_counter_reg[11]/G
data_counter_reg[12]/G
data_counter_reg[13]/G
data_counter_reg[14]/G
data_counter_reg[15]/G
data_counter_reg[16]/G
data_counter_reg[17]/G
data_counter_reg[18]/G
data_counter_reg[19]/G
data_counter_reg[1]/G
data_counter_reg[20]/G
data_counter_reg[21]/G
data_counter_reg[22]/G
data_counter_reg[23]/G
data_counter_reg[24]/G
data_counter_reg[25]/G
data_counter_reg[26]/G
data_counter_reg[27]/G
data_counter_reg[28]/G
data_counter_reg[29]/G
data_counter_reg[2]/G
data_counter_reg[30]/G
data_counter_reg[31]/G
data_counter_reg[3]/G
data_counter_reg[4]/G
data_counter_reg[5]/G
data_counter_reg[6]/G
data_counter_reg[7]/G
data_counter_reg[8]/G
data_counter_reg[9]/G
sm_tlast_reg_reg/G
sm_tvalid_reg_reg/G
ss_tready_reg_reg/G
write_temp_reg[0]/G
write_temp_reg[10]/G
write_temp_reg[11]/G
write_temp_reg[12]/G
write_temp_reg[13]/G
write_temp_reg[14]/G
write_temp_reg[15]/G
write_temp_reg[16]/G
write_temp_reg[17]/G
write_temp_reg[18]/G
write_temp_reg[19]/G
write_temp_reg[1]/G
write_temp_reg[20]/G
write_temp_reg[21]/G
write_temp_reg[22]/G
write_temp_reg[23]/G
write_temp_reg[24]/G
write_temp_reg[25]/G
write_temp_reg[26]/G
write_temp_reg[27]/G
write_temp_reg[28]/G
write_temp_reg[29]/G
write_temp_reg[2]/G
write_temp_reg[30]/G
write_temp_reg[31]/G
write_temp_reg[3]/G
write_temp_reg[4]/G
write_temp_reg[5]/G
write_temp_reg[6]/G
write_temp_reg[7]/G
write_temp_reg[8]/G
write_temp_reg[9]/G

 There are 99 register/latch pins with no clock driven by root clock pin: data_A_reg_reg[3]/Q (HIGH)

data_Di_reg_reg[0]/G
data_Di_reg_reg[10]/G
data_Di_reg_reg[11]/G
data_Di_reg_reg[12]/G
data_Di_reg_reg[13]/G
data_Di_reg_reg[14]/G
data_Di_reg_reg[15]/G
data_Di_reg_reg[16]/G
data_Di_reg_reg[17]/G
data_Di_reg_reg[18]/G
data_Di_reg_reg[19]/G
data_Di_reg_reg[1]/G
data_Di_reg_reg[20]/G
data_Di_reg_reg[21]/G
data_Di_reg_reg[22]/G
data_Di_reg_reg[23]/G
data_Di_reg_reg[24]/G
data_Di_reg_reg[25]/G
data_Di_reg_reg[26]/G
data_Di_reg_reg[27]/G
data_Di_reg_reg[28]/G
data_Di_reg_reg[29]/G
data_Di_reg_reg[2]/G
data_Di_reg_reg[30]/G
data_Di_reg_reg[31]/G
data_Di_reg_reg[3]/G
data_Di_reg_reg[4]/G
data_Di_reg_reg[5]/G
data_Di_reg_reg[6]/G
data_Di_reg_reg[7]/G
data_Di_reg_reg[8]/G
data_Di_reg_reg[9]/G
data_counter_reg[0]/G
data_counter_reg[10]/G
data_counter_reg[11]/G
data_counter_reg[12]/G
data_counter_reg[13]/G
data_counter_reg[14]/G
data_counter_reg[15]/G
data_counter_reg[16]/G
data_counter_reg[17]/G
data_counter_reg[18]/G
data_counter_reg[19]/G
data_counter_reg[1]/G
data_counter_reg[20]/G
data_counter_reg[21]/G
data_counter_reg[22]/G
data_counter_reg[23]/G
data_counter_reg[24]/G
data_counter_reg[25]/G
data_counter_reg[26]/G
data_counter_reg[27]/G
data_counter_reg[28]/G
data_counter_reg[29]/G
data_counter_reg[2]/G
data_counter_reg[30]/G
data_counter_reg[31]/G
data_counter_reg[3]/G
data_counter_reg[4]/G
data_counter_reg[5]/G
data_counter_reg[6]/G
data_counter_reg[7]/G
data_counter_reg[8]/G
data_counter_reg[9]/G
sm_tlast_reg_reg/G
sm_tvalid_reg_reg/G
ss_tready_reg_reg/G
write_temp_reg[0]/G
write_temp_reg[10]/G
write_temp_reg[11]/G
write_temp_reg[12]/G
write_temp_reg[13]/G
write_temp_reg[14]/G
write_temp_reg[15]/G
write_temp_reg[16]/G
write_temp_reg[17]/G
write_temp_reg[18]/G
write_temp_reg[19]/G
write_temp_reg[1]/G
write_temp_reg[20]/G
write_temp_reg[21]/G
write_temp_reg[22]/G
write_temp_reg[23]/G
write_temp_reg[24]/G
write_temp_reg[25]/G
write_temp_reg[26]/G
write_temp_reg[27]/G
write_temp_reg[28]/G
write_temp_reg[29]/G
write_temp_reg[2]/G
write_temp_reg[30]/G
write_temp_reg[31]/G
write_temp_reg[3]/G
write_temp_reg[4]/G
write_temp_reg[5]/G
write_temp_reg[6]/G
write_temp_reg[7]/G
write_temp_reg[8]/G
write_temp_reg[9]/G

 There are 99 register/latch pins with no clock driven by root clock pin: data_A_reg_reg[4]/Q (HIGH)

data_Di_reg_reg[0]/G
data_Di_reg_reg[10]/G
data_Di_reg_reg[11]/G
data_Di_reg_reg[12]/G
data_Di_reg_reg[13]/G
data_Di_reg_reg[14]/G
data_Di_reg_reg[15]/G
data_Di_reg_reg[16]/G
data_Di_reg_reg[17]/G
data_Di_reg_reg[18]/G
data_Di_reg_reg[19]/G
data_Di_reg_reg[1]/G
data_Di_reg_reg[20]/G
data_Di_reg_reg[21]/G
data_Di_reg_reg[22]/G
data_Di_reg_reg[23]/G
data_Di_reg_reg[24]/G
data_Di_reg_reg[25]/G
data_Di_reg_reg[26]/G
data_Di_reg_reg[27]/G
data_Di_reg_reg[28]/G
data_Di_reg_reg[29]/G
data_Di_reg_reg[2]/G
data_Di_reg_reg[30]/G
data_Di_reg_reg[31]/G
data_Di_reg_reg[3]/G
data_Di_reg_reg[4]/G
data_Di_reg_reg[5]/G
data_Di_reg_reg[6]/G
data_Di_reg_reg[7]/G
data_Di_reg_reg[8]/G
data_Di_reg_reg[9]/G
data_counter_reg[0]/G
data_counter_reg[10]/G
data_counter_reg[11]/G
data_counter_reg[12]/G
data_counter_reg[13]/G
data_counter_reg[14]/G
data_counter_reg[15]/G
data_counter_reg[16]/G
data_counter_reg[17]/G
data_counter_reg[18]/G
data_counter_reg[19]/G
data_counter_reg[1]/G
data_counter_reg[20]/G
data_counter_reg[21]/G
data_counter_reg[22]/G
data_counter_reg[23]/G
data_counter_reg[24]/G
data_counter_reg[25]/G
data_counter_reg[26]/G
data_counter_reg[27]/G
data_counter_reg[28]/G
data_counter_reg[29]/G
data_counter_reg[2]/G
data_counter_reg[30]/G
data_counter_reg[31]/G
data_counter_reg[3]/G
data_counter_reg[4]/G
data_counter_reg[5]/G
data_counter_reg[6]/G
data_counter_reg[7]/G
data_counter_reg[8]/G
data_counter_reg[9]/G
sm_tlast_reg_reg/G
sm_tvalid_reg_reg/G
ss_tready_reg_reg/G
write_temp_reg[0]/G
write_temp_reg[10]/G
write_temp_reg[11]/G
write_temp_reg[12]/G
write_temp_reg[13]/G
write_temp_reg[14]/G
write_temp_reg[15]/G
write_temp_reg[16]/G
write_temp_reg[17]/G
write_temp_reg[18]/G
write_temp_reg[19]/G
write_temp_reg[1]/G
write_temp_reg[20]/G
write_temp_reg[21]/G
write_temp_reg[22]/G
write_temp_reg[23]/G
write_temp_reg[24]/G
write_temp_reg[25]/G
write_temp_reg[26]/G
write_temp_reg[27]/G
write_temp_reg[28]/G
write_temp_reg[29]/G
write_temp_reg[2]/G
write_temp_reg[30]/G
write_temp_reg[31]/G
write_temp_reg[3]/G
write_temp_reg[4]/G
write_temp_reg[5]/G
write_temp_reg[6]/G
write_temp_reg[7]/G
write_temp_reg[8]/G
write_temp_reg[9]/G

 There are 99 register/latch pins with no clock driven by root clock pin: data_A_reg_reg[5]/Q (HIGH)

data_Di_reg_reg[0]/G
data_Di_reg_reg[10]/G
data_Di_reg_reg[11]/G
data_Di_reg_reg[12]/G
data_Di_reg_reg[13]/G
data_Di_reg_reg[14]/G
data_Di_reg_reg[15]/G
data_Di_reg_reg[16]/G
data_Di_reg_reg[17]/G
data_Di_reg_reg[18]/G
data_Di_reg_reg[19]/G
data_Di_reg_reg[1]/G
data_Di_reg_reg[20]/G
data_Di_reg_reg[21]/G
data_Di_reg_reg[22]/G
data_Di_reg_reg[23]/G
data_Di_reg_reg[24]/G
data_Di_reg_reg[25]/G
data_Di_reg_reg[26]/G
data_Di_reg_reg[27]/G
data_Di_reg_reg[28]/G
data_Di_reg_reg[29]/G
data_Di_reg_reg[2]/G
data_Di_reg_reg[30]/G
data_Di_reg_reg[31]/G
data_Di_reg_reg[3]/G
data_Di_reg_reg[4]/G
data_Di_reg_reg[5]/G
data_Di_reg_reg[6]/G
data_Di_reg_reg[7]/G
data_Di_reg_reg[8]/G
data_Di_reg_reg[9]/G
data_counter_reg[0]/G
data_counter_reg[10]/G
data_counter_reg[11]/G
data_counter_reg[12]/G
data_counter_reg[13]/G
data_counter_reg[14]/G
data_counter_reg[15]/G
data_counter_reg[16]/G
data_counter_reg[17]/G
data_counter_reg[18]/G
data_counter_reg[19]/G
data_counter_reg[1]/G
data_counter_reg[20]/G
data_counter_reg[21]/G
data_counter_reg[22]/G
data_counter_reg[23]/G
data_counter_reg[24]/G
data_counter_reg[25]/G
data_counter_reg[26]/G
data_counter_reg[27]/G
data_counter_reg[28]/G
data_counter_reg[29]/G
data_counter_reg[2]/G
data_counter_reg[30]/G
data_counter_reg[31]/G
data_counter_reg[3]/G
data_counter_reg[4]/G
data_counter_reg[5]/G
data_counter_reg[6]/G
data_counter_reg[7]/G
data_counter_reg[8]/G
data_counter_reg[9]/G
sm_tlast_reg_reg/G
sm_tvalid_reg_reg/G
ss_tready_reg_reg/G
write_temp_reg[0]/G
write_temp_reg[10]/G
write_temp_reg[11]/G
write_temp_reg[12]/G
write_temp_reg[13]/G
write_temp_reg[14]/G
write_temp_reg[15]/G
write_temp_reg[16]/G
write_temp_reg[17]/G
write_temp_reg[18]/G
write_temp_reg[19]/G
write_temp_reg[1]/G
write_temp_reg[20]/G
write_temp_reg[21]/G
write_temp_reg[22]/G
write_temp_reg[23]/G
write_temp_reg[24]/G
write_temp_reg[25]/G
write_temp_reg[26]/G
write_temp_reg[27]/G
write_temp_reg[28]/G
write_temp_reg[29]/G
write_temp_reg[2]/G
write_temp_reg[30]/G
write_temp_reg[31]/G
write_temp_reg[3]/G
write_temp_reg[4]/G
write_temp_reg[5]/G
write_temp_reg[6]/G
write_temp_reg[7]/G
write_temp_reg[8]/G
write_temp_reg[9]/G

 There are 99 register/latch pins with no clock driven by root clock pin: data_A_reg_reg[6]/Q (HIGH)

data_Di_reg_reg[0]/G
data_Di_reg_reg[10]/G
data_Di_reg_reg[11]/G
data_Di_reg_reg[12]/G
data_Di_reg_reg[13]/G
data_Di_reg_reg[14]/G
data_Di_reg_reg[15]/G
data_Di_reg_reg[16]/G
data_Di_reg_reg[17]/G
data_Di_reg_reg[18]/G
data_Di_reg_reg[19]/G
data_Di_reg_reg[1]/G
data_Di_reg_reg[20]/G
data_Di_reg_reg[21]/G
data_Di_reg_reg[22]/G
data_Di_reg_reg[23]/G
data_Di_reg_reg[24]/G
data_Di_reg_reg[25]/G
data_Di_reg_reg[26]/G
data_Di_reg_reg[27]/G
data_Di_reg_reg[28]/G
data_Di_reg_reg[29]/G
data_Di_reg_reg[2]/G
data_Di_reg_reg[30]/G
data_Di_reg_reg[31]/G
data_Di_reg_reg[3]/G
data_Di_reg_reg[4]/G
data_Di_reg_reg[5]/G
data_Di_reg_reg[6]/G
data_Di_reg_reg[7]/G
data_Di_reg_reg[8]/G
data_Di_reg_reg[9]/G
data_counter_reg[0]/G
data_counter_reg[10]/G
data_counter_reg[11]/G
data_counter_reg[12]/G
data_counter_reg[13]/G
data_counter_reg[14]/G
data_counter_reg[15]/G
data_counter_reg[16]/G
data_counter_reg[17]/G
data_counter_reg[18]/G
data_counter_reg[19]/G
data_counter_reg[1]/G
data_counter_reg[20]/G
data_counter_reg[21]/G
data_counter_reg[22]/G
data_counter_reg[23]/G
data_counter_reg[24]/G
data_counter_reg[25]/G
data_counter_reg[26]/G
data_counter_reg[27]/G
data_counter_reg[28]/G
data_counter_reg[29]/G
data_counter_reg[2]/G
data_counter_reg[30]/G
data_counter_reg[31]/G
data_counter_reg[3]/G
data_counter_reg[4]/G
data_counter_reg[5]/G
data_counter_reg[6]/G
data_counter_reg[7]/G
data_counter_reg[8]/G
data_counter_reg[9]/G
sm_tlast_reg_reg/G
sm_tvalid_reg_reg/G
ss_tready_reg_reg/G
write_temp_reg[0]/G
write_temp_reg[10]/G
write_temp_reg[11]/G
write_temp_reg[12]/G
write_temp_reg[13]/G
write_temp_reg[14]/G
write_temp_reg[15]/G
write_temp_reg[16]/G
write_temp_reg[17]/G
write_temp_reg[18]/G
write_temp_reg[19]/G
write_temp_reg[1]/G
write_temp_reg[20]/G
write_temp_reg[21]/G
write_temp_reg[22]/G
write_temp_reg[23]/G
write_temp_reg[24]/G
write_temp_reg[25]/G
write_temp_reg[26]/G
write_temp_reg[27]/G
write_temp_reg[28]/G
write_temp_reg[29]/G
write_temp_reg[2]/G
write_temp_reg[30]/G
write_temp_reg[31]/G
write_temp_reg[3]/G
write_temp_reg[4]/G
write_temp_reg[5]/G
write_temp_reg[6]/G
write_temp_reg[7]/G
write_temp_reg[8]/G
write_temp_reg[9]/G

 There are 99 register/latch pins with no clock driven by root clock pin: data_A_reg_reg[7]/Q (HIGH)

data_Di_reg_reg[0]/G
data_Di_reg_reg[10]/G
data_Di_reg_reg[11]/G
data_Di_reg_reg[12]/G
data_Di_reg_reg[13]/G
data_Di_reg_reg[14]/G
data_Di_reg_reg[15]/G
data_Di_reg_reg[16]/G
data_Di_reg_reg[17]/G
data_Di_reg_reg[18]/G
data_Di_reg_reg[19]/G
data_Di_reg_reg[1]/G
data_Di_reg_reg[20]/G
data_Di_reg_reg[21]/G
data_Di_reg_reg[22]/G
data_Di_reg_reg[23]/G
data_Di_reg_reg[24]/G
data_Di_reg_reg[25]/G
data_Di_reg_reg[26]/G
data_Di_reg_reg[27]/G
data_Di_reg_reg[28]/G
data_Di_reg_reg[29]/G
data_Di_reg_reg[2]/G
data_Di_reg_reg[30]/G
data_Di_reg_reg[31]/G
data_Di_reg_reg[3]/G
data_Di_reg_reg[4]/G
data_Di_reg_reg[5]/G
data_Di_reg_reg[6]/G
data_Di_reg_reg[7]/G
data_Di_reg_reg[8]/G
data_Di_reg_reg[9]/G
data_counter_reg[0]/G
data_counter_reg[10]/G
data_counter_reg[11]/G
data_counter_reg[12]/G
data_counter_reg[13]/G
data_counter_reg[14]/G
data_counter_reg[15]/G
data_counter_reg[16]/G
data_counter_reg[17]/G
data_counter_reg[18]/G
data_counter_reg[19]/G
data_counter_reg[1]/G
data_counter_reg[20]/G
data_counter_reg[21]/G
data_counter_reg[22]/G
data_counter_reg[23]/G
data_counter_reg[24]/G
data_counter_reg[25]/G
data_counter_reg[26]/G
data_counter_reg[27]/G
data_counter_reg[28]/G
data_counter_reg[29]/G
data_counter_reg[2]/G
data_counter_reg[30]/G
data_counter_reg[31]/G
data_counter_reg[3]/G
data_counter_reg[4]/G
data_counter_reg[5]/G
data_counter_reg[6]/G
data_counter_reg[7]/G
data_counter_reg[8]/G
data_counter_reg[9]/G
sm_tlast_reg_reg/G
sm_tvalid_reg_reg/G
ss_tready_reg_reg/G
write_temp_reg[0]/G
write_temp_reg[10]/G
write_temp_reg[11]/G
write_temp_reg[12]/G
write_temp_reg[13]/G
write_temp_reg[14]/G
write_temp_reg[15]/G
write_temp_reg[16]/G
write_temp_reg[17]/G
write_temp_reg[18]/G
write_temp_reg[19]/G
write_temp_reg[1]/G
write_temp_reg[20]/G
write_temp_reg[21]/G
write_temp_reg[22]/G
write_temp_reg[23]/G
write_temp_reg[24]/G
write_temp_reg[25]/G
write_temp_reg[26]/G
write_temp_reg[27]/G
write_temp_reg[28]/G
write_temp_reg[29]/G
write_temp_reg[2]/G
write_temp_reg[30]/G
write_temp_reg[31]/G
write_temp_reg[3]/G
write_temp_reg[4]/G
write_temp_reg[5]/G
write_temp_reg[6]/G
write_temp_reg[7]/G
write_temp_reg[8]/G
write_temp_reg[9]/G

 There are 99 register/latch pins with no clock driven by root clock pin: data_A_reg_reg[8]/Q (HIGH)

data_Di_reg_reg[0]/G
data_Di_reg_reg[10]/G
data_Di_reg_reg[11]/G
data_Di_reg_reg[12]/G
data_Di_reg_reg[13]/G
data_Di_reg_reg[14]/G
data_Di_reg_reg[15]/G
data_Di_reg_reg[16]/G
data_Di_reg_reg[17]/G
data_Di_reg_reg[18]/G
data_Di_reg_reg[19]/G
data_Di_reg_reg[1]/G
data_Di_reg_reg[20]/G
data_Di_reg_reg[21]/G
data_Di_reg_reg[22]/G
data_Di_reg_reg[23]/G
data_Di_reg_reg[24]/G
data_Di_reg_reg[25]/G
data_Di_reg_reg[26]/G
data_Di_reg_reg[27]/G
data_Di_reg_reg[28]/G
data_Di_reg_reg[29]/G
data_Di_reg_reg[2]/G
data_Di_reg_reg[30]/G
data_Di_reg_reg[31]/G
data_Di_reg_reg[3]/G
data_Di_reg_reg[4]/G
data_Di_reg_reg[5]/G
data_Di_reg_reg[6]/G
data_Di_reg_reg[7]/G
data_Di_reg_reg[8]/G
data_Di_reg_reg[9]/G
data_counter_reg[0]/G
data_counter_reg[10]/G
data_counter_reg[11]/G
data_counter_reg[12]/G
data_counter_reg[13]/G
data_counter_reg[14]/G
data_counter_reg[15]/G
data_counter_reg[16]/G
data_counter_reg[17]/G
data_counter_reg[18]/G
data_counter_reg[19]/G
data_counter_reg[1]/G
data_counter_reg[20]/G
data_counter_reg[21]/G
data_counter_reg[22]/G
data_counter_reg[23]/G
data_counter_reg[24]/G
data_counter_reg[25]/G
data_counter_reg[26]/G
data_counter_reg[27]/G
data_counter_reg[28]/G
data_counter_reg[29]/G
data_counter_reg[2]/G
data_counter_reg[30]/G
data_counter_reg[31]/G
data_counter_reg[3]/G
data_counter_reg[4]/G
data_counter_reg[5]/G
data_counter_reg[6]/G
data_counter_reg[7]/G
data_counter_reg[8]/G
data_counter_reg[9]/G
sm_tlast_reg_reg/G
sm_tvalid_reg_reg/G
ss_tready_reg_reg/G
write_temp_reg[0]/G
write_temp_reg[10]/G
write_temp_reg[11]/G
write_temp_reg[12]/G
write_temp_reg[13]/G
write_temp_reg[14]/G
write_temp_reg[15]/G
write_temp_reg[16]/G
write_temp_reg[17]/G
write_temp_reg[18]/G
write_temp_reg[19]/G
write_temp_reg[1]/G
write_temp_reg[20]/G
write_temp_reg[21]/G
write_temp_reg[22]/G
write_temp_reg[23]/G
write_temp_reg[24]/G
write_temp_reg[25]/G
write_temp_reg[26]/G
write_temp_reg[27]/G
write_temp_reg[28]/G
write_temp_reg[29]/G
write_temp_reg[2]/G
write_temp_reg[30]/G
write_temp_reg[31]/G
write_temp_reg[3]/G
write_temp_reg[4]/G
write_temp_reg[5]/G
write_temp_reg[6]/G
write_temp_reg[7]/G
write_temp_reg[8]/G
write_temp_reg[9]/G

 There are 99 register/latch pins with no clock driven by root clock pin: data_A_reg_reg[9]/Q (HIGH)

data_Di_reg_reg[0]/G
data_Di_reg_reg[10]/G
data_Di_reg_reg[11]/G
data_Di_reg_reg[12]/G
data_Di_reg_reg[13]/G
data_Di_reg_reg[14]/G
data_Di_reg_reg[15]/G
data_Di_reg_reg[16]/G
data_Di_reg_reg[17]/G
data_Di_reg_reg[18]/G
data_Di_reg_reg[19]/G
data_Di_reg_reg[1]/G
data_Di_reg_reg[20]/G
data_Di_reg_reg[21]/G
data_Di_reg_reg[22]/G
data_Di_reg_reg[23]/G
data_Di_reg_reg[24]/G
data_Di_reg_reg[25]/G
data_Di_reg_reg[26]/G
data_Di_reg_reg[27]/G
data_Di_reg_reg[28]/G
data_Di_reg_reg[29]/G
data_Di_reg_reg[2]/G
data_Di_reg_reg[30]/G
data_Di_reg_reg[31]/G
data_Di_reg_reg[3]/G
data_Di_reg_reg[4]/G
data_Di_reg_reg[5]/G
data_Di_reg_reg[6]/G
data_Di_reg_reg[7]/G
data_Di_reg_reg[8]/G
data_Di_reg_reg[9]/G
data_counter_reg[0]/G
data_counter_reg[10]/G
data_counter_reg[11]/G
data_counter_reg[12]/G
data_counter_reg[13]/G
data_counter_reg[14]/G
data_counter_reg[15]/G
data_counter_reg[16]/G
data_counter_reg[17]/G
data_counter_reg[18]/G
data_counter_reg[19]/G
data_counter_reg[1]/G
data_counter_reg[20]/G
data_counter_reg[21]/G
data_counter_reg[22]/G
data_counter_reg[23]/G
data_counter_reg[24]/G
data_counter_reg[25]/G
data_counter_reg[26]/G
data_counter_reg[27]/G
data_counter_reg[28]/G
data_counter_reg[29]/G
data_counter_reg[2]/G
data_counter_reg[30]/G
data_counter_reg[31]/G
data_counter_reg[3]/G
data_counter_reg[4]/G
data_counter_reg[5]/G
data_counter_reg[6]/G
data_counter_reg[7]/G
data_counter_reg[8]/G
data_counter_reg[9]/G
sm_tlast_reg_reg/G
sm_tvalid_reg_reg/G
ss_tready_reg_reg/G
write_temp_reg[0]/G
write_temp_reg[10]/G
write_temp_reg[11]/G
write_temp_reg[12]/G
write_temp_reg[13]/G
write_temp_reg[14]/G
write_temp_reg[15]/G
write_temp_reg[16]/G
write_temp_reg[17]/G
write_temp_reg[18]/G
write_temp_reg[19]/G
write_temp_reg[1]/G
write_temp_reg[20]/G
write_temp_reg[21]/G
write_temp_reg[22]/G
write_temp_reg[23]/G
write_temp_reg[24]/G
write_temp_reg[25]/G
write_temp_reg[26]/G
write_temp_reg[27]/G
write_temp_reg[28]/G
write_temp_reg[29]/G
write_temp_reg[2]/G
write_temp_reg[30]/G
write_temp_reg[31]/G
write_temp_reg[3]/G
write_temp_reg[4]/G
write_temp_reg[5]/G
write_temp_reg[6]/G
write_temp_reg[7]/G
write_temp_reg[8]/G
write_temp_reg[9]/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_counter_reg[0]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_counter_reg[10]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_counter_reg[11]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_counter_reg[12]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_counter_reg[13]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_counter_reg[14]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_counter_reg[15]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_counter_reg[16]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_counter_reg[17]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_counter_reg[18]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_counter_reg[19]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_counter_reg[1]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_counter_reg[20]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_counter_reg[21]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_counter_reg[22]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_counter_reg[23]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_counter_reg[24]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_counter_reg[25]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_counter_reg[26]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_counter_reg[27]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_counter_reg[28]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_counter_reg[29]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_counter_reg[2]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_counter_reg[30]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_counter_reg[31]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_counter_reg[3]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_counter_reg[4]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_counter_reg[5]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_counter_reg[6]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_counter_reg[7]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_counter_reg[8]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_counter_reg[9]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_length_reg[0]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_length_reg[10]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_length_reg[11]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_length_reg[12]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_length_reg[13]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_length_reg[14]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_length_reg[15]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_length_reg[16]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_length_reg[17]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_length_reg[18]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_length_reg[19]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_length_reg[1]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_length_reg[20]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_length_reg[21]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_length_reg[22]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_length_reg[23]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_length_reg[24]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_length_reg[25]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_length_reg[26]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_length_reg[27]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_length_reg[28]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_length_reg[29]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_length_reg[2]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_length_reg[30]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_length_reg[31]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_length_reg[3]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_length_reg[4]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_length_reg[5]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_length_reg[6]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_length_reg[7]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_length_reg[8]/Q (HIGH)

sm_tlast_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: data_length_reg[9]/Q (HIGH)

sm_tlast_reg_reg/G


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (370)
--------------------------------------------------
 There are 370 pins that are not constrained for maximum delay. (HIGH)

awready_reg_reg/CLR
awready_reg_reg/D
config_reg_reg[0]/CLR
config_reg_reg[0]/D
config_reg_reg[1]/CLR
config_reg_reg[1]/D
config_reg_reg[2]/D
config_reg_reg[2]/PRE
data_A_temp_reg[10]/CLR
data_A_temp_reg[10]/D
data_A_temp_reg[11]/CLR
data_A_temp_reg[11]/D
data_A_temp_reg[1]/CLR
data_A_temp_reg[1]/D
data_A_temp_reg[2]/CLR
data_A_temp_reg[2]/D
data_A_temp_reg[3]/CLR
data_A_temp_reg[3]/D
data_A_temp_reg[4]/CLR
data_A_temp_reg[4]/D
data_A_temp_reg[5]/CLR
data_A_temp_reg[5]/D
data_A_temp_reg[6]/CLR
data_A_temp_reg[6]/D
data_A_temp_reg[7]/CLR
data_A_temp_reg[7]/D
data_A_temp_reg[8]/CLR
data_A_temp_reg[8]/D
data_A_temp_reg[9]/CLR
data_A_temp_reg[9]/D
data_Di_reg_reg[0]/D
data_Di_reg_reg[10]/D
data_Di_reg_reg[11]/D
data_Di_reg_reg[12]/D
data_Di_reg_reg[13]/D
data_Di_reg_reg[14]/D
data_Di_reg_reg[15]/D
data_Di_reg_reg[16]/D
data_Di_reg_reg[17]/D
data_Di_reg_reg[18]/D
data_Di_reg_reg[19]/D
data_Di_reg_reg[1]/D
data_Di_reg_reg[20]/D
data_Di_reg_reg[21]/D
data_Di_reg_reg[22]/D
data_Di_reg_reg[23]/D
data_Di_reg_reg[24]/D
data_Di_reg_reg[25]/D
data_Di_reg_reg[26]/D
data_Di_reg_reg[27]/D
data_Di_reg_reg[28]/D
data_Di_reg_reg[29]/D
data_Di_reg_reg[2]/D
data_Di_reg_reg[30]/D
data_Di_reg_reg[31]/D
data_Di_reg_reg[3]/D
data_Di_reg_reg[4]/D
data_Di_reg_reg[5]/D
data_Di_reg_reg[6]/D
data_Di_reg_reg[7]/D
data_Di_reg_reg[8]/D
data_Di_reg_reg[9]/D
data_WE_reg_reg[3]/D
data_counter_reg[0]/CLR
data_counter_reg[0]/D
data_counter_reg[10]/CLR
data_counter_reg[10]/D
data_counter_reg[11]/CLR
data_counter_reg[11]/D
data_counter_reg[12]/CLR
data_counter_reg[12]/D
data_counter_reg[13]/CLR
data_counter_reg[13]/D
data_counter_reg[14]/CLR
data_counter_reg[14]/D
data_counter_reg[15]/CLR
data_counter_reg[15]/D
data_counter_reg[16]/CLR
data_counter_reg[16]/D
data_counter_reg[17]/CLR
data_counter_reg[17]/D
data_counter_reg[18]/CLR
data_counter_reg[18]/D
data_counter_reg[19]/CLR
data_counter_reg[19]/D
data_counter_reg[1]/CLR
data_counter_reg[1]/D
data_counter_reg[20]/CLR
data_counter_reg[20]/D
data_counter_reg[21]/CLR
data_counter_reg[21]/D
data_counter_reg[22]/CLR
data_counter_reg[22]/D
data_counter_reg[23]/CLR
data_counter_reg[23]/D
data_counter_reg[24]/CLR
data_counter_reg[24]/D
data_counter_reg[25]/CLR
data_counter_reg[25]/D
data_counter_reg[26]/CLR
data_counter_reg[26]/D
data_counter_reg[27]/CLR
data_counter_reg[27]/D
data_counter_reg[28]/CLR
data_counter_reg[28]/D
data_counter_reg[29]/CLR
data_counter_reg[29]/D
data_counter_reg[2]/CLR
data_counter_reg[2]/D
data_counter_reg[30]/CLR
data_counter_reg[30]/D
data_counter_reg[31]/CLR
data_counter_reg[31]/D
data_counter_reg[3]/CLR
data_counter_reg[3]/D
data_counter_reg[4]/CLR
data_counter_reg[4]/D
data_counter_reg[5]/CLR
data_counter_reg[5]/D
data_counter_reg[6]/CLR
data_counter_reg[6]/D
data_counter_reg[7]/CLR
data_counter_reg[7]/D
data_counter_reg[8]/CLR
data_counter_reg[8]/D
data_counter_reg[9]/CLR
data_counter_reg[9]/D
data_length_reg[0]/D
data_length_reg[10]/D
data_length_reg[11]/D
data_length_reg[12]/D
data_length_reg[13]/D
data_length_reg[14]/D
data_length_reg[15]/D
data_length_reg[16]/D
data_length_reg[17]/D
data_length_reg[18]/D
data_length_reg[19]/D
data_length_reg[1]/D
data_length_reg[20]/D
data_length_reg[21]/D
data_length_reg[22]/D
data_length_reg[23]/D
data_length_reg[24]/D
data_length_reg[25]/D
data_length_reg[26]/D
data_length_reg[27]/D
data_length_reg[28]/D
data_length_reg[29]/D
data_length_reg[2]/D
data_length_reg[30]/D
data_length_reg[31]/D
data_length_reg[3]/D
data_length_reg[4]/D
data_length_reg[5]/D
data_length_reg[6]/D
data_length_reg[7]/D
data_length_reg[8]/D
data_length_reg[9]/D
next_data_reg[0]/D
next_data_reg[10]/D
next_data_reg[11]/D
next_data_reg[12]/D
next_data_reg[13]/D
next_data_reg[14]/D
next_data_reg[15]/D
next_data_reg[16]/D
next_data_reg[17]/D
next_data_reg[18]/D
next_data_reg[19]/D
next_data_reg[1]/D
next_data_reg[20]/D
next_data_reg[21]/D
next_data_reg[22]/D
next_data_reg[23]/D
next_data_reg[24]/D
next_data_reg[25]/D
next_data_reg[26]/D
next_data_reg[27]/D
next_data_reg[28]/D
next_data_reg[29]/D
next_data_reg[2]/D
next_data_reg[30]/D
next_data_reg[31]/D
next_data_reg[3]/D
next_data_reg[4]/D
next_data_reg[5]/D
next_data_reg[6]/D
next_data_reg[7]/D
next_data_reg[8]/D
next_data_reg[9]/D
next_state_reg[0]/CLR
next_state_reg[0]/D
next_state_reg[1]/CLR
next_state_reg[1]/D
next_state_reg[2]/CLR
next_state_reg[2]/D
next_state_reg[3]/CLR
next_state_reg[3]/D
rdata_reg_reg[0]/D
rdata_reg_reg[10]/D
rdata_reg_reg[11]/D
rdata_reg_reg[12]/D
rdata_reg_reg[13]/D
rdata_reg_reg[14]/D
rdata_reg_reg[15]/D
rdata_reg_reg[16]/D
rdata_reg_reg[17]/D
rdata_reg_reg[18]/D
rdata_reg_reg[19]/D
rdata_reg_reg[1]/D
rdata_reg_reg[20]/D
rdata_reg_reg[21]/D
rdata_reg_reg[22]/D
rdata_reg_reg[23]/D
rdata_reg_reg[24]/D
rdata_reg_reg[25]/D
rdata_reg_reg[26]/D
rdata_reg_reg[27]/D
rdata_reg_reg[28]/D
rdata_reg_reg[29]/D
rdata_reg_reg[2]/D
rdata_reg_reg[30]/D
rdata_reg_reg[31]/D
rdata_reg_reg[3]/D
rdata_reg_reg[4]/D
rdata_reg_reg[5]/D
rdata_reg_reg[6]/D
rdata_reg_reg[7]/D
rdata_reg_reg[8]/D
rdata_reg_reg[9]/D
read_temp_reg[0]/D
read_temp_reg[10]/D
read_temp_reg[11]/D
read_temp_reg[12]/D
read_temp_reg[13]/D
read_temp_reg[14]/D
read_temp_reg[15]/D
read_temp_reg[16]/D
read_temp_reg[17]/D
read_temp_reg[18]/D
read_temp_reg[19]/D
read_temp_reg[1]/D
read_temp_reg[20]/D
read_temp_reg[21]/D
read_temp_reg[22]/D
read_temp_reg[23]/D
read_temp_reg[24]/D
read_temp_reg[25]/D
read_temp_reg[26]/D
read_temp_reg[27]/D
read_temp_reg[28]/D
read_temp_reg[29]/D
read_temp_reg[2]/D
read_temp_reg[30]/D
read_temp_reg[31]/D
read_temp_reg[3]/D
read_temp_reg[4]/D
read_temp_reg[5]/D
read_temp_reg[6]/D
read_temp_reg[7]/D
read_temp_reg[8]/D
read_temp_reg[9]/D
rvalid_reg_reg/D
sm_tlast_reg_reg/CLR
sm_tlast_reg_reg/D
sm_tvalid_reg_reg/CLR
sm_tvalid_reg_reg/D
ss_tready_reg_reg/CLR
ss_tready_reg_reg/D
tap_A_reg_reg[0]/D
tap_A_reg_reg[10]/D
tap_A_reg_reg[11]/D
tap_A_reg_reg[1]/D
tap_A_reg_reg[2]/D
tap_A_reg_reg[3]/D
tap_A_reg_reg[4]/D
tap_A_reg_reg[5]/D
tap_A_reg_reg[6]/D
tap_A_reg_reg[7]/D
tap_A_reg_reg[8]/D
tap_A_reg_reg[9]/D
tap_A_temp_reg[10]/CLR
tap_A_temp_reg[10]/D
tap_A_temp_reg[11]/CLR
tap_A_temp_reg[11]/D
tap_A_temp_reg[1]/CLR
tap_A_temp_reg[1]/D
tap_A_temp_reg[2]/CLR
tap_A_temp_reg[2]/D
tap_A_temp_reg[3]/CLR
tap_A_temp_reg[3]/D
tap_A_temp_reg[4]/CLR
tap_A_temp_reg[4]/D
tap_A_temp_reg[5]/CLR
tap_A_temp_reg[5]/D
tap_A_temp_reg[6]/CLR
tap_A_temp_reg[6]/D
tap_A_temp_reg[7]/CLR
tap_A_temp_reg[7]/D
tap_A_temp_reg[8]/CLR
tap_A_temp_reg[8]/D
tap_A_temp_reg[9]/CLR
tap_A_temp_reg[9]/D
tap_Di_reg_reg[0]/D
tap_Di_reg_reg[10]/D
tap_Di_reg_reg[11]/D
tap_Di_reg_reg[12]/D
tap_Di_reg_reg[13]/D
tap_Di_reg_reg[14]/D
tap_Di_reg_reg[15]/D
tap_Di_reg_reg[16]/D
tap_Di_reg_reg[17]/D
tap_Di_reg_reg[18]/D
tap_Di_reg_reg[19]/D
tap_Di_reg_reg[1]/D
tap_Di_reg_reg[20]/D
tap_Di_reg_reg[21]/D
tap_Di_reg_reg[22]/D
tap_Di_reg_reg[23]/D
tap_Di_reg_reg[24]/D
tap_Di_reg_reg[25]/D
tap_Di_reg_reg[26]/D
tap_Di_reg_reg[27]/D
tap_Di_reg_reg[28]/D
tap_Di_reg_reg[29]/D
tap_Di_reg_reg[2]/D
tap_Di_reg_reg[30]/D
tap_Di_reg_reg[31]/D
tap_Di_reg_reg[3]/D
tap_Di_reg_reg[4]/D
tap_Di_reg_reg[5]/D
tap_Di_reg_reg[6]/D
tap_Di_reg_reg[7]/D
tap_Di_reg_reg[8]/D
tap_Di_reg_reg[9]/D
tap_EN_reg_reg/D
tap_WE_reg_reg[3]/D
write_temp_reg[0]/D
write_temp_reg[10]/D
write_temp_reg[11]/D
write_temp_reg[12]/D
write_temp_reg[13]/D
write_temp_reg[14]/D
write_temp_reg[15]/D
write_temp_reg[16]/D
write_temp_reg[17]/D
write_temp_reg[18]/D
write_temp_reg[19]/D
write_temp_reg[1]/D
write_temp_reg[20]/D
write_temp_reg[21]/D
write_temp_reg[22]/D
write_temp_reg[23]/D
write_temp_reg[24]/D
write_temp_reg[25]/D
write_temp_reg[26]/D
write_temp_reg[27]/D
write_temp_reg[28]/D
write_temp_reg[29]/D
write_temp_reg[2]/D
write_temp_reg[30]/D
write_temp_reg[31]/D
write_temp_reg[3]/D
write_temp_reg[4]/D
write_temp_reg[5]/D
write_temp_reg[6]/D
write_temp_reg[7]/D
write_temp_reg[8]/D
write_temp_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (88)
-----------------------------
 There are 88 combinational latch loops in the design through latch input (HIGH)

config_reg_reg[1]/D
config_reg_reg[2]/D
data_A_temp_reg[10]/D
data_A_temp_reg[11]/D
data_A_temp_reg[1]/D
data_A_temp_reg[2]/D
data_A_temp_reg[3]/D
data_A_temp_reg[4]/D
data_A_temp_reg[5]/D
data_A_temp_reg[6]/D
data_A_temp_reg[7]/D
data_A_temp_reg[8]/D
data_A_temp_reg[9]/D
data_counter_reg[0]/D
data_counter_reg[10]/D
data_counter_reg[11]/D
data_counter_reg[12]/D
data_counter_reg[13]/D
data_counter_reg[14]/D
data_counter_reg[15]/D
data_counter_reg[16]/D
data_counter_reg[17]/D
data_counter_reg[18]/D
data_counter_reg[19]/D
data_counter_reg[1]/D
data_counter_reg[20]/D
data_counter_reg[21]/D
data_counter_reg[22]/D
data_counter_reg[23]/D
data_counter_reg[24]/D
data_counter_reg[25]/D
data_counter_reg[26]/D
data_counter_reg[27]/D
data_counter_reg[28]/D
data_counter_reg[29]/D
data_counter_reg[2]/D
data_counter_reg[30]/D
data_counter_reg[31]/D
data_counter_reg[3]/D
data_counter_reg[4]/D
data_counter_reg[5]/D
data_counter_reg[6]/D
data_counter_reg[7]/D
data_counter_reg[8]/D
data_counter_reg[9]/D
next_data_reg[0]/D
next_data_reg[10]/D
next_data_reg[11]/D
next_data_reg[12]/D
next_data_reg[13]/D
next_data_reg[14]/D
next_data_reg[15]/D
next_data_reg[16]/D
next_data_reg[17]/D
next_data_reg[18]/D
next_data_reg[19]/D
next_data_reg[1]/D
next_data_reg[20]/D
next_data_reg[21]/D
next_data_reg[22]/D
next_data_reg[23]/D
next_data_reg[24]/D
next_data_reg[25]/D
next_data_reg[26]/D
next_data_reg[27]/D
next_data_reg[28]/D
next_data_reg[29]/D
next_data_reg[2]/D
next_data_reg[30]/D
next_data_reg[31]/D
next_data_reg[3]/D
next_data_reg[4]/D
next_data_reg[5]/D
next_data_reg[6]/D
next_data_reg[7]/D
next_data_reg[8]/D
next_data_reg[9]/D
tap_A_temp_reg[10]/D
tap_A_temp_reg[11]/D
tap_A_temp_reg[1]/D
tap_A_temp_reg[2]/D
tap_A_temp_reg[3]/D
tap_A_temp_reg[4]/D
tap_A_temp_reg[5]/D
tap_A_temp_reg[6]/D
tap_A_temp_reg[7]/D
tap_A_temp_reg[8]/D
tap_A_temp_reg[9]/D



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.657        0.000                      0                   78        1.970        0.000                      0                   78        9.500        0.000                       0                    16  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            1.657        0.000                      0                   63        2.207        0.000                      0                   63        9.500        0.000                       0                    16  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  axis_clk           axis_clk                16.975        0.000                      0                   15        1.970        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.657ns  (required time - arrival time)
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm_tdata[31]
                            (output port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        15.307ns  (logic 11.586ns (75.690%)  route 3.721ns (24.310%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    data_Do_IBUF[16]
                                                                      r  next_data1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  next_data1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    next_data1__0_n_110
                                                                      r  next_data1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  next_data1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    next_data1__1_n_109
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  sm_tdata_OBUF[19]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    sm_tdata_OBUF[19]_inst_i_3_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  sm_tdata_OBUF[23]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    10.963    sm_tdata_OBUF[23]_inst_i_3_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.294 r  sm_tdata_OBUF[27]_inst_i_3/O[3]
                         net (fo=2, unplaced)         0.629    11.923    sm_tdata_OBUF[27]_inst_i_3_n_8
                                                                      r  sm_tdata_OBUF[27]_inst_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    12.230 r  sm_tdata_OBUF[27]_inst_i_4/O
                         net (fo=1, unplaced)         0.000    12.230    sm_tdata_OBUF[27]_inst_i_4_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.606 r  sm_tdata_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.606    sm_tdata_OBUF[27]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[31]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.937 r  sm_tdata_OBUF[31]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.629    13.566    p_0_in__0[31]
                                                                      r  sm_tdata_OBUF[31]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.307    13.873 r  sm_tdata_OBUF[31]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    14.673    sm_tdata_OBUF[31]
                                                                      r  sm_tdata_OBUF[31]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    17.307 r  sm_tdata_OBUF[31]_inst/O
                         net (fo=0)                   0.000    17.307    sm_tdata[31]
                                                                      r  sm_tdata[31] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -17.307    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             1.774ns  (required time - arrival time)
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm_tdata[27]
                            (output port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        15.190ns  (logic 11.469ns (75.503%)  route 3.721ns (24.497%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    data_Do_IBUF[16]
                                                                      r  next_data1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  next_data1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    next_data1__0_n_110
                                                                      r  next_data1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  next_data1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    next_data1__1_n_109
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  sm_tdata_OBUF[19]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    sm_tdata_OBUF[19]_inst_i_3_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.177 r  sm_tdata_OBUF[23]_inst_i_3/O[3]
                         net (fo=2, unplaced)         0.629    11.806    sm_tdata_OBUF[23]_inst_i_3_n_8
                                                                      r  sm_tdata_OBUF[23]_inst_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    12.113 r  sm_tdata_OBUF[23]_inst_i_4/O
                         net (fo=1, unplaced)         0.000    12.113    sm_tdata_OBUF[23]_inst_i_4_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.489 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.489    sm_tdata_OBUF[23]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.820 r  sm_tdata_OBUF[27]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.629    13.449    p_0_in__0[27]
                                                                      r  sm_tdata_OBUF[27]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.307    13.756 r  sm_tdata_OBUF[27]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    14.556    sm_tdata_OBUF[27]
                                                                      r  sm_tdata_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    17.190 r  sm_tdata_OBUF[27]_inst/O
                         net (fo=0)                   0.000    17.190    sm_tdata[27]
                                                                      r  sm_tdata[27] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -17.190    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm_tdata[30]
                            (output port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        15.060ns  (logic 11.505ns (76.394%)  route 3.555ns (23.606%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    data_Do_IBUF[16]
                                                                      r  next_data1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  next_data1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    next_data1__0_n_110
                                                                      r  next_data1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  next_data1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    next_data1__1_n_109
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  sm_tdata_OBUF[19]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    sm_tdata_OBUF[19]_inst_i_3_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  sm_tdata_OBUF[23]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    10.963    sm_tdata_OBUF[23]_inst_i_3_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.294 r  sm_tdata_OBUF[27]_inst_i_3/O[3]
                         net (fo=2, unplaced)         0.629    11.923    sm_tdata_OBUF[27]_inst_i_3_n_8
                                                                      r  sm_tdata_OBUF[27]_inst_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    12.230 r  sm_tdata_OBUF[27]_inst_i_4/O
                         net (fo=1, unplaced)         0.000    12.230    sm_tdata_OBUF[27]_inst_i_4_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.606 r  sm_tdata_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.606    sm_tdata_OBUF[27]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[31]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.862 r  sm_tdata_OBUF[31]_inst_i_2/O[2]
                         net (fo=2, unplaced)         0.463    13.325    p_0_in__0[30]
                                                                      r  sm_tdata_OBUF[30]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.301    13.626 r  sm_tdata_OBUF[30]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    14.426    sm_tdata_OBUF[30]
                                                                      r  sm_tdata_OBUF[30]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    17.060 r  sm_tdata_OBUF[30]_inst/O
                         net (fo=0)                   0.000    17.060    sm_tdata[30]
                                                                      r  sm_tdata[30] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -17.060    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.958ns  (required time - arrival time)
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm_tdata[29]
                            (output port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        15.006ns  (logic 11.591ns (77.242%)  route 3.415ns (22.758%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    data_Do_IBUF[16]
                                                                      r  next_data1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  next_data1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    next_data1__0_n_110
                                                                      r  next_data1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  next_data1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    next_data1__1_n_109
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  sm_tdata_OBUF[19]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    sm_tdata_OBUF[19]_inst_i_3_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  sm_tdata_OBUF[23]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    10.963    sm_tdata_OBUF[23]_inst_i_3_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.294 r  sm_tdata_OBUF[27]_inst_i_3/O[3]
                         net (fo=2, unplaced)         0.629    11.923    sm_tdata_OBUF[27]_inst_i_3_n_8
                                                                      r  sm_tdata_OBUF[27]_inst_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    12.230 r  sm_tdata_OBUF[27]_inst_i_4/O
                         net (fo=1, unplaced)         0.000    12.230    sm_tdata_OBUF[27]_inst_i_4_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.606 r  sm_tdata_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.606    sm_tdata_OBUF[27]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[31]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.943 r  sm_tdata_OBUF[31]_inst_i_2/O[1]
                         net (fo=2, unplaced)         0.323    13.266    p_0_in__0[29]
                                                                      r  sm_tdata_OBUF[29]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.306    13.572 r  sm_tdata_OBUF[29]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    14.372    sm_tdata_OBUF[29]
                                                                      r  sm_tdata_OBUF[29]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    17.006 r  sm_tdata_OBUF[29]_inst/O
                         net (fo=0)                   0.000    17.006    sm_tdata[29]
                                                                      r  sm_tdata[29] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -17.006    
  -------------------------------------------------------------------
                         slack                                  1.958    

Slack (MET) :             2.004ns  (required time - arrival time)
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm_tdata[23]
                            (output port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.960ns  (logic 11.248ns (75.187%)  route 3.712ns (24.813%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    data_Do_IBUF[16]
                                                                      r  next_data1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  next_data1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    next_data1__0_n_110
                                                                      r  next_data1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  next_data1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    next_data1__1_n_109
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.947 r  sm_tdata_OBUF[19]_inst_i_3/O[3]
                         net (fo=2, unplaced)         0.629    11.576    sm_tdata_OBUF[19]_inst_i_3_n_8
                                                                      r  sm_tdata_OBUF[19]_inst_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    11.883 r  sm_tdata_OBUF[19]_inst_i_4/O
                         net (fo=1, unplaced)         0.000    11.883    sm_tdata_OBUF[19]_inst_i_4_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.259 r  sm_tdata_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.259    sm_tdata_OBUF[19]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.590 r  sm_tdata_OBUF[23]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.629    13.219    p_0_in__0[23]
                                                                      r  sm_tdata_OBUF[23]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.307    13.526 r  sm_tdata_OBUF[23]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    14.326    sm_tdata_OBUF[23]
                                                                      r  sm_tdata_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    16.960 r  sm_tdata_OBUF[23]_inst/O
                         net (fo=0)                   0.000    16.960    sm_tdata[23]
                                                                      r  sm_tdata[23] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -16.960    
  -------------------------------------------------------------------
                         slack                                  2.004    

Slack (MET) :             2.021ns  (required time - arrival time)
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm_tdata[26]
                            (output port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.943ns  (logic 11.388ns (76.209%)  route 3.555ns (23.791%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    data_Do_IBUF[16]
                                                                      r  next_data1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  next_data1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    next_data1__0_n_110
                                                                      r  next_data1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  next_data1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    next_data1__1_n_109
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  sm_tdata_OBUF[19]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    sm_tdata_OBUF[19]_inst_i_3_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.177 r  sm_tdata_OBUF[23]_inst_i_3/O[3]
                         net (fo=2, unplaced)         0.629    11.806    sm_tdata_OBUF[23]_inst_i_3_n_8
                                                                      r  sm_tdata_OBUF[23]_inst_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    12.113 r  sm_tdata_OBUF[23]_inst_i_4/O
                         net (fo=1, unplaced)         0.000    12.113    sm_tdata_OBUF[23]_inst_i_4_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.489 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.489    sm_tdata_OBUF[23]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.745 r  sm_tdata_OBUF[27]_inst_i_2/O[2]
                         net (fo=2, unplaced)         0.463    13.208    p_0_in__0[26]
                                                                      r  sm_tdata_OBUF[26]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.301    13.509 r  sm_tdata_OBUF[26]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    14.309    sm_tdata_OBUF[26]
                                                                      r  sm_tdata_OBUF[26]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    16.943 r  sm_tdata_OBUF[26]_inst/O
                         net (fo=0)                   0.000    16.943    sm_tdata[26]
                                                                      r  sm_tdata[26] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -16.943    
  -------------------------------------------------------------------
                         slack                                  2.021    

Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm_tdata[25]
                            (output port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.889ns  (logic 11.474ns (77.063%)  route 3.415ns (22.937%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    data_Do_IBUF[16]
                                                                      r  next_data1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  next_data1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    next_data1__0_n_110
                                                                      r  next_data1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  next_data1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    next_data1__1_n_109
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  sm_tdata_OBUF[19]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    sm_tdata_OBUF[19]_inst_i_3_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.177 r  sm_tdata_OBUF[23]_inst_i_3/O[3]
                         net (fo=2, unplaced)         0.629    11.806    sm_tdata_OBUF[23]_inst_i_3_n_8
                                                                      r  sm_tdata_OBUF[23]_inst_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    12.113 r  sm_tdata_OBUF[23]_inst_i_4/O
                         net (fo=1, unplaced)         0.000    12.113    sm_tdata_OBUF[23]_inst_i_4_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.489 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.489    sm_tdata_OBUF[23]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.826 r  sm_tdata_OBUF[27]_inst_i_2/O[1]
                         net (fo=2, unplaced)         0.323    13.149    p_0_in__0[25]
                                                                      r  sm_tdata_OBUF[25]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.306    13.455 r  sm_tdata_OBUF[25]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    14.255    sm_tdata_OBUF[25]
                                                                      r  sm_tdata_OBUF[25]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    16.889 r  sm_tdata_OBUF[25]_inst/O
                         net (fo=0)                   0.000    16.889    sm_tdata[25]
                                                                      r  sm_tdata[25] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -16.889    
  -------------------------------------------------------------------
                         slack                                  2.075    

Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm_tdata[28]
                            (output port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.889ns  (logic 11.475ns (77.070%)  route 3.414ns (22.930%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    data_Do_IBUF[16]
                                                                      r  next_data1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  next_data1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    next_data1__0_n_110
                                                                      r  next_data1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  next_data1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    next_data1__1_n_109
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  sm_tdata_OBUF[19]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    sm_tdata_OBUF[19]_inst_i_3_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  sm_tdata_OBUF[23]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    10.963    sm_tdata_OBUF[23]_inst_i_3_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.294 r  sm_tdata_OBUF[27]_inst_i_3/O[3]
                         net (fo=2, unplaced)         0.629    11.923    sm_tdata_OBUF[27]_inst_i_3_n_8
                                                                      r  sm_tdata_OBUF[27]_inst_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    12.230 r  sm_tdata_OBUF[27]_inst_i_4/O
                         net (fo=1, unplaced)         0.000    12.230    sm_tdata_OBUF[27]_inst_i_4_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.606 r  sm_tdata_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.606    sm_tdata_OBUF[27]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[31]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.838 r  sm_tdata_OBUF[31]_inst_i_2/O[0]
                         net (fo=2, unplaced)         0.322    13.160    p_0_in__0[28]
                                                                      r  sm_tdata_OBUF[28]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.295    13.455 r  sm_tdata_OBUF[28]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    14.255    sm_tdata_OBUF[28]
                                                                      r  sm_tdata_OBUF[28]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    16.889 r  sm_tdata_OBUF[28]_inst/O
                         net (fo=0)                   0.000    16.889    sm_tdata[28]
                                                                      r  sm_tdata[28] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -16.889    
  -------------------------------------------------------------------
                         slack                                  2.075    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm_tdata[24]
                            (output port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.772ns  (logic 11.358ns (76.888%)  route 3.414ns (23.112%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    data_Do_IBUF[16]
                                                                      r  next_data1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  next_data1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    next_data1__0_n_110
                                                                      r  next_data1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  next_data1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    next_data1__1_n_109
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  sm_tdata_OBUF[19]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    sm_tdata_OBUF[19]_inst_i_3_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.177 r  sm_tdata_OBUF[23]_inst_i_3/O[3]
                         net (fo=2, unplaced)         0.629    11.806    sm_tdata_OBUF[23]_inst_i_3_n_8
                                                                      r  sm_tdata_OBUF[23]_inst_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    12.113 r  sm_tdata_OBUF[23]_inst_i_4/O
                         net (fo=1, unplaced)         0.000    12.113    sm_tdata_OBUF[23]_inst_i_4_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.489 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.489    sm_tdata_OBUF[23]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.721 r  sm_tdata_OBUF[27]_inst_i_2/O[0]
                         net (fo=2, unplaced)         0.322    13.043    p_0_in__0[24]
                                                                      r  sm_tdata_OBUF[24]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.295    13.338 r  sm_tdata_OBUF[24]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    14.138    sm_tdata_OBUF[24]
                                                                      r  sm_tdata_OBUF[24]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    16.772 r  sm_tdata_OBUF[24]_inst/O
                         net (fo=0)                   0.000    16.772    sm_tdata[24]
                                                                      r  sm_tdata[24] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -16.772    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.251ns  (required time - arrival time)
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm_tdata[22]
                            (output port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.713ns  (logic 11.167ns (75.898%)  route 3.546ns (24.102%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    data_Do_IBUF[16]
                                                                      r  next_data1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  next_data1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    next_data1__0_n_110
                                                                      r  next_data1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  next_data1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    next_data1__1_n_109
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.947 r  sm_tdata_OBUF[19]_inst_i_3/O[3]
                         net (fo=2, unplaced)         0.629    11.576    sm_tdata_OBUF[19]_inst_i_3_n_8
                                                                      r  sm_tdata_OBUF[19]_inst_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    11.883 r  sm_tdata_OBUF[19]_inst_i_4/O
                         net (fo=1, unplaced)         0.000    11.883    sm_tdata_OBUF[19]_inst_i_4_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.259 r  sm_tdata_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.259    sm_tdata_OBUF[19]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.515 r  sm_tdata_OBUF[23]_inst_i_2/O[2]
                         net (fo=2, unplaced)         0.463    12.978    p_0_in__0[22]
                                                                      r  sm_tdata_OBUF[22]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.301    13.279 r  sm_tdata_OBUF[22]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    14.079    sm_tdata_OBUF[22]
                                                                      r  sm_tdata_OBUF[22]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    16.713 r  sm_tdata_OBUF[22]_inst/O
                         net (fo=0)                   0.000    16.713    sm_tdata[22]
                                                                      r  sm_tdata[22] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -16.713    
  -------------------------------------------------------------------
                         slack                                  2.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.207ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            curr_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.474ns (35.980%)  route 0.844ns (64.020%))
  Logic Levels:           3  (IBUF=1 LDCE=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 f  axis_rst_n_IBUF_inst/O
                         net (fo=48, unplaced)        0.337     2.538    axis_rst_n_IBUF
                                                                      f  awready_reg_reg_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 r  awready_reg_reg_i_3/O
                         net (fo=80, unplaced)        0.367     2.949    awready_reg_reg_i_3_n_4
                                                                      r  next_state_reg[0]/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.229     3.178 f  next_state_reg[0]/Q
                         net (fo=1, unplaced)         0.140     3.319    next_state[0]
                         FDCE                                         f  curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[0]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Hold_fdce_C_D)         0.044     1.112    curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  2.207    

Slack (MET) :             2.207ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            curr_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.474ns (35.980%)  route 0.844ns (64.020%))
  Logic Levels:           3  (IBUF=1 LDCE=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 f  axis_rst_n_IBUF_inst/O
                         net (fo=48, unplaced)        0.337     2.538    axis_rst_n_IBUF
                                                                      f  awready_reg_reg_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 r  awready_reg_reg_i_3/O
                         net (fo=80, unplaced)        0.367     2.949    awready_reg_reg_i_3_n_4
                                                                      r  next_state_reg[1]/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.229     3.178 f  next_state_reg[1]/Q
                         net (fo=1, unplaced)         0.140     3.319    next_state[1]
                         FDCE                                         f  curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[1]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Hold_fdce_C_D)         0.044     1.112    curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  2.207    

Slack (MET) :             2.207ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            curr_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.474ns (35.980%)  route 0.844ns (64.020%))
  Logic Levels:           3  (IBUF=1 LDCE=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 f  axis_rst_n_IBUF_inst/O
                         net (fo=48, unplaced)        0.337     2.538    axis_rst_n_IBUF
                                                                      f  awready_reg_reg_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 r  awready_reg_reg_i_3/O
                         net (fo=80, unplaced)        0.367     2.949    awready_reg_reg_i_3_n_4
                                                                      r  next_state_reg[2]/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.229     3.178 f  next_state_reg[2]/Q
                         net (fo=1, unplaced)         0.140     3.319    next_state[2]
                         FDCE                                         f  curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[2]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Hold_fdce_C_D)         0.044     1.112    curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  2.207    

Slack (MET) :             2.207ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            curr_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.474ns (35.980%)  route 0.844ns (64.020%))
  Logic Levels:           3  (IBUF=1 LDCE=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 f  axis_rst_n_IBUF_inst/O
                         net (fo=48, unplaced)        0.337     2.538    axis_rst_n_IBUF
                                                                      f  awready_reg_reg_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 r  awready_reg_reg_i_3/O
                         net (fo=80, unplaced)        0.367     2.949    awready_reg_reg_i_3_n_4
                                                                      r  next_state_reg[3]/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.229     3.178 f  next_state_reg[3]/Q
                         net (fo=1, unplaced)         0.140     3.319    next_state[3]
                         FDCE                                         f  curr_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[3]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Hold_fdce_C_D)         0.044     1.112    curr_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  2.207    

Slack (MET) :             2.212ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_A_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.474ns (35.854%)  route 0.849ns (64.146%))
  Logic Levels:           3  (IBUF=1 LDCE=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 f  axis_rst_n_IBUF_inst/O
                         net (fo=48, unplaced)        0.337     2.538    axis_rst_n_IBUF
                                                                      f  awready_reg_reg_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 r  awready_reg_reg_i_3/O
                         net (fo=80, unplaced)        0.367     2.949    awready_reg_reg_i_3_n_4
                                                                      r  data_A_temp_reg[10]/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.229     3.178 f  data_A_temp_reg[10]/Q
                         net (fo=2, unplaced)         0.145     3.323    data_A_temp[10]
                         FDCE                                         f  data_A_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[10]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Hold_fdce_C_D)         0.044     1.112    data_A_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           3.323    
  -------------------------------------------------------------------
                         slack                                  2.212    

Slack (MET) :             2.212ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_A_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.474ns (35.854%)  route 0.849ns (64.146%))
  Logic Levels:           3  (IBUF=1 LDCE=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 f  axis_rst_n_IBUF_inst/O
                         net (fo=48, unplaced)        0.337     2.538    axis_rst_n_IBUF
                                                                      f  awready_reg_reg_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 r  awready_reg_reg_i_3/O
                         net (fo=80, unplaced)        0.367     2.949    awready_reg_reg_i_3_n_4
                                                                      r  data_A_temp_reg[11]/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.229     3.178 f  data_A_temp_reg[11]/Q
                         net (fo=2, unplaced)         0.145     3.323    data_A_temp[11]
                         FDCE                                         f  data_A_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[11]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Hold_fdce_C_D)         0.044     1.112    data_A_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           3.323    
  -------------------------------------------------------------------
                         slack                                  2.212    

Slack (MET) :             2.212ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_A_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.474ns (35.854%)  route 0.849ns (64.146%))
  Logic Levels:           3  (IBUF=1 LDCE=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 f  axis_rst_n_IBUF_inst/O
                         net (fo=48, unplaced)        0.337     2.538    axis_rst_n_IBUF
                                                                      f  awready_reg_reg_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 r  awready_reg_reg_i_3/O
                         net (fo=80, unplaced)        0.367     2.949    awready_reg_reg_i_3_n_4
                                                                      r  data_A_temp_reg[1]/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.229     3.178 f  data_A_temp_reg[1]/Q
                         net (fo=2, unplaced)         0.145     3.323    data_A_temp[1]
                         FDCE                                         f  data_A_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[1]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Hold_fdce_C_D)         0.044     1.112    data_A_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           3.323    
  -------------------------------------------------------------------
                         slack                                  2.212    

Slack (MET) :             2.212ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_A_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.474ns (35.854%)  route 0.849ns (64.146%))
  Logic Levels:           3  (IBUF=1 LDCE=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 f  axis_rst_n_IBUF_inst/O
                         net (fo=48, unplaced)        0.337     2.538    axis_rst_n_IBUF
                                                                      f  awready_reg_reg_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 r  awready_reg_reg_i_3/O
                         net (fo=80, unplaced)        0.367     2.949    awready_reg_reg_i_3_n_4
                                                                      r  data_A_temp_reg[3]/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.229     3.178 f  data_A_temp_reg[3]/Q
                         net (fo=2, unplaced)         0.145     3.323    data_A_temp[3]
                         FDCE                                         f  data_A_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[3]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Hold_fdce_C_D)         0.044     1.112    data_A_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           3.323    
  -------------------------------------------------------------------
                         slack                                  2.212    

Slack (MET) :             2.212ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_A_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.474ns (35.854%)  route 0.849ns (64.146%))
  Logic Levels:           3  (IBUF=1 LDCE=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 f  axis_rst_n_IBUF_inst/O
                         net (fo=48, unplaced)        0.337     2.538    axis_rst_n_IBUF
                                                                      f  awready_reg_reg_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 r  awready_reg_reg_i_3/O
                         net (fo=80, unplaced)        0.367     2.949    awready_reg_reg_i_3_n_4
                                                                      r  data_A_temp_reg[4]/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.229     3.178 f  data_A_temp_reg[4]/Q
                         net (fo=2, unplaced)         0.145     3.323    data_A_temp[4]
                         FDCE                                         f  data_A_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[4]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Hold_fdce_C_D)         0.044     1.112    data_A_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           3.323    
  -------------------------------------------------------------------
                         slack                                  2.212    

Slack (MET) :             2.212ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_A_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.474ns (35.854%)  route 0.849ns (64.146%))
  Logic Levels:           3  (IBUF=1 LDCE=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 f  axis_rst_n_IBUF_inst/O
                         net (fo=48, unplaced)        0.337     2.538    axis_rst_n_IBUF
                                                                      f  awready_reg_reg_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 r  awready_reg_reg_i_3/O
                         net (fo=80, unplaced)        0.367     2.949    awready_reg_reg_i_3_n_4
                                                                      r  data_A_temp_reg[5]/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.229     3.178 f  data_A_temp_reg[5]/Q
                         net (fo=2, unplaced)         0.145     3.323    data_A_temp[5]
                         FDCE                                         f  data_A_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[5]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Hold_fdce_C_D)         0.044     1.112    data_A_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           3.323    
  -------------------------------------------------------------------
                         slack                                  2.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845               axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000               curr_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000               curr_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000               curr_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000               curr_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000               data_A_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000               data_A_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000               data_A_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000               data_A_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000               data_A_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500                curr_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500                curr_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500                curr_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500                curr_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500                curr_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500                curr_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500                curr_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500                curr_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500                data_A_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500                data_A_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500                curr_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500                curr_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500                curr_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500                curr_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500                curr_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500                curr_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500                curr_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500                curr_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500                data_A_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500                data_A_reg_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack       16.975ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.970ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.975ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            curr_state_reg[0]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 1.096ns (39.621%)  route 1.670ns (60.379%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 22.128 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=48, unplaced)        0.800     3.771    axis_rst_n_IBUF
                                                                      r  awready_reg_reg_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  awready_reg_reg_i_3/O
                         net (fo=80, unplaced)        0.870     4.765    awready_reg_reg_i_3_n_4
                         FDCE                                         f  curr_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    20.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.439    22.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[0]/C
                         clock pessimism              0.000    22.128    
                         clock uncertainty           -0.035    22.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    21.740    curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         21.740    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                 16.975    

Slack (MET) :             16.975ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            curr_state_reg[1]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 1.096ns (39.621%)  route 1.670ns (60.379%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 22.128 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=48, unplaced)        0.800     3.771    axis_rst_n_IBUF
                                                                      r  awready_reg_reg_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  awready_reg_reg_i_3/O
                         net (fo=80, unplaced)        0.870     4.765    awready_reg_reg_i_3_n_4
                         FDCE                                         f  curr_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    20.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.439    22.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[1]/C
                         clock pessimism              0.000    22.128    
                         clock uncertainty           -0.035    22.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    21.740    curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         21.740    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                 16.975    

Slack (MET) :             16.975ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            curr_state_reg[2]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 1.096ns (39.621%)  route 1.670ns (60.379%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 22.128 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=48, unplaced)        0.800     3.771    axis_rst_n_IBUF
                                                                      r  awready_reg_reg_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  awready_reg_reg_i_3/O
                         net (fo=80, unplaced)        0.870     4.765    awready_reg_reg_i_3_n_4
                         FDCE                                         f  curr_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    20.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.439    22.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[2]/C
                         clock pessimism              0.000    22.128    
                         clock uncertainty           -0.035    22.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    21.740    curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         21.740    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                 16.975    

Slack (MET) :             16.975ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            curr_state_reg[3]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 1.096ns (39.621%)  route 1.670ns (60.379%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 22.128 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=48, unplaced)        0.800     3.771    axis_rst_n_IBUF
                                                                      r  awready_reg_reg_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  awready_reg_reg_i_3/O
                         net (fo=80, unplaced)        0.870     4.765    awready_reg_reg_i_3_n_4
                         FDCE                                         f  curr_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    20.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.439    22.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[3]/C
                         clock pessimism              0.000    22.128    
                         clock uncertainty           -0.035    22.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    21.740    curr_state_reg[3]
  -------------------------------------------------------------------
                         required time                         21.740    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                 16.975    

Slack (MET) :             16.975ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_A_reg_reg[10]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 1.096ns (39.621%)  route 1.670ns (60.379%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 22.128 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=48, unplaced)        0.800     3.771    axis_rst_n_IBUF
                                                                      r  awready_reg_reg_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  awready_reg_reg_i_3/O
                         net (fo=80, unplaced)        0.870     4.765    awready_reg_reg_i_3_n_4
                         FDCE                                         f  data_A_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    20.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.439    22.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[10]/C
                         clock pessimism              0.000    22.128    
                         clock uncertainty           -0.035    22.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    21.740    data_A_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         21.740    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                 16.975    

Slack (MET) :             16.975ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_A_reg_reg[11]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 1.096ns (39.621%)  route 1.670ns (60.379%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 22.128 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=48, unplaced)        0.800     3.771    axis_rst_n_IBUF
                                                                      r  awready_reg_reg_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  awready_reg_reg_i_3/O
                         net (fo=80, unplaced)        0.870     4.765    awready_reg_reg_i_3_n_4
                         FDCE                                         f  data_A_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    20.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.439    22.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[11]/C
                         clock pessimism              0.000    22.128    
                         clock uncertainty           -0.035    22.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    21.740    data_A_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         21.740    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                 16.975    

Slack (MET) :             16.975ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_A_reg_reg[1]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 1.096ns (39.621%)  route 1.670ns (60.379%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 22.128 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=48, unplaced)        0.800     3.771    axis_rst_n_IBUF
                                                                      r  awready_reg_reg_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  awready_reg_reg_i_3/O
                         net (fo=80, unplaced)        0.870     4.765    awready_reg_reg_i_3_n_4
                         FDCE                                         f  data_A_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    20.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.439    22.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[1]/C
                         clock pessimism              0.000    22.128    
                         clock uncertainty           -0.035    22.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    21.740    data_A_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         21.740    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                 16.975    

Slack (MET) :             16.975ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_A_reg_reg[2]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 1.096ns (39.621%)  route 1.670ns (60.379%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 22.128 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=48, unplaced)        0.800     3.771    axis_rst_n_IBUF
                                                                      r  awready_reg_reg_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  awready_reg_reg_i_3/O
                         net (fo=80, unplaced)        0.870     4.765    awready_reg_reg_i_3_n_4
                         FDCE                                         f  data_A_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    20.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.439    22.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[2]/C
                         clock pessimism              0.000    22.128    
                         clock uncertainty           -0.035    22.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    21.740    data_A_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         21.740    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                 16.975    

Slack (MET) :             16.975ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_A_reg_reg[3]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 1.096ns (39.621%)  route 1.670ns (60.379%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 22.128 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=48, unplaced)        0.800     3.771    axis_rst_n_IBUF
                                                                      r  awready_reg_reg_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  awready_reg_reg_i_3/O
                         net (fo=80, unplaced)        0.870     4.765    awready_reg_reg_i_3_n_4
                         FDCE                                         f  data_A_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    20.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.439    22.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[3]/C
                         clock pessimism              0.000    22.128    
                         clock uncertainty           -0.035    22.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    21.740    data_A_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         21.740    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                 16.975    

Slack (MET) :             16.975ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_A_reg_reg[4]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 1.096ns (39.621%)  route 1.670ns (60.379%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 22.128 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=48, unplaced)        0.800     3.771    axis_rst_n_IBUF
                                                                      r  awready_reg_reg_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  awready_reg_reg_i_3/O
                         net (fo=80, unplaced)        0.870     4.765    awready_reg_reg_i_3_n_4
                         FDCE                                         f  data_A_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    20.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.439    22.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[4]/C
                         clock pessimism              0.000    22.128    
                         clock uncertainty           -0.035    22.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    21.740    data_A_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         21.740    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                 16.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.970ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            curr_state_reg[0]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.245ns (25.857%)  route 0.704ns (74.143%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=48, unplaced)        0.337     2.538    axis_rst_n_IBUF
                                                                      r  awready_reg_reg_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  awready_reg_reg_i_3/O
                         net (fo=80, unplaced)        0.367     2.949    awready_reg_reg_i_3_n_4
                         FDCE                                         f  curr_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[0]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             1.970ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            curr_state_reg[1]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.245ns (25.857%)  route 0.704ns (74.143%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=48, unplaced)        0.337     2.538    axis_rst_n_IBUF
                                                                      r  awready_reg_reg_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  awready_reg_reg_i_3/O
                         net (fo=80, unplaced)        0.367     2.949    awready_reg_reg_i_3_n_4
                         FDCE                                         f  curr_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[1]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             1.970ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            curr_state_reg[2]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.245ns (25.857%)  route 0.704ns (74.143%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=48, unplaced)        0.337     2.538    axis_rst_n_IBUF
                                                                      r  awready_reg_reg_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  awready_reg_reg_i_3/O
                         net (fo=80, unplaced)        0.367     2.949    awready_reg_reg_i_3_n_4
                         FDCE                                         f  curr_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[2]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             1.970ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            curr_state_reg[3]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.245ns (25.857%)  route 0.704ns (74.143%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=48, unplaced)        0.337     2.538    axis_rst_n_IBUF
                                                                      r  awready_reg_reg_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  awready_reg_reg_i_3/O
                         net (fo=80, unplaced)        0.367     2.949    awready_reg_reg_i_3_n_4
                         FDCE                                         f  curr_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[3]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    curr_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             1.970ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_A_reg_reg[10]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.245ns (25.857%)  route 0.704ns (74.143%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=48, unplaced)        0.337     2.538    axis_rst_n_IBUF
                                                                      r  awready_reg_reg_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  awready_reg_reg_i_3/O
                         net (fo=80, unplaced)        0.367     2.949    awready_reg_reg_i_3_n_4
                         FDCE                                         f  data_A_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[10]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    data_A_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             1.970ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_A_reg_reg[11]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.245ns (25.857%)  route 0.704ns (74.143%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=48, unplaced)        0.337     2.538    axis_rst_n_IBUF
                                                                      r  awready_reg_reg_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  awready_reg_reg_i_3/O
                         net (fo=80, unplaced)        0.367     2.949    awready_reg_reg_i_3_n_4
                         FDCE                                         f  data_A_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[11]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    data_A_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             1.970ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_A_reg_reg[1]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.245ns (25.857%)  route 0.704ns (74.143%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=48, unplaced)        0.337     2.538    axis_rst_n_IBUF
                                                                      r  awready_reg_reg_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  awready_reg_reg_i_3/O
                         net (fo=80, unplaced)        0.367     2.949    awready_reg_reg_i_3_n_4
                         FDCE                                         f  data_A_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[1]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    data_A_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             1.970ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_A_reg_reg[2]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.245ns (25.857%)  route 0.704ns (74.143%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=48, unplaced)        0.337     2.538    axis_rst_n_IBUF
                                                                      r  awready_reg_reg_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  awready_reg_reg_i_3/O
                         net (fo=80, unplaced)        0.367     2.949    awready_reg_reg_i_3_n_4
                         FDCE                                         f  data_A_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[2]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    data_A_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             1.970ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_A_reg_reg[3]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.245ns (25.857%)  route 0.704ns (74.143%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=48, unplaced)        0.337     2.538    axis_rst_n_IBUF
                                                                      r  awready_reg_reg_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  awready_reg_reg_i_3/O
                         net (fo=80, unplaced)        0.367     2.949    awready_reg_reg_i_3_n_4
                         FDCE                                         f  data_A_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[3]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    data_A_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             1.970ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_A_reg_reg[4]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.245ns (25.857%)  route 0.704ns (74.143%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=48, unplaced)        0.337     2.538    axis_rst_n_IBUF
                                                                      r  awready_reg_reg_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  awready_reg_reg_i_3/O
                         net (fo=80, unplaced)        0.367     2.949    awready_reg_reg_i_3_n_4
                         FDCE                                         f  data_A_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[4]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    data_A_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  1.970    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           326 Endpoints
Min Delay           326 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 next_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sm_tdata[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.556ns  (logic 5.216ns (69.036%)  route 2.340ns (30.964%))
  Logic Levels:           12  (CARRY4=8 LDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  next_data_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  next_data_reg[1]/Q
                         net (fo=1, unplaced)         0.902     1.487    next_data[1]
                                                                      r  sm_tdata_OBUF[3]_inst_i_5/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     1.611 r  sm_tdata_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     1.611    sm_tdata_OBUF[3]_inst_i_5_n_4
                                                                      r  sm_tdata_OBUF[3]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.144 r  sm_tdata_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     2.153    sm_tdata_OBUF[3]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[7]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.270 r  sm_tdata_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.270    sm_tdata_OBUF[7]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.387 r  sm_tdata_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.387    sm_tdata_OBUF[11]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[15]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.504 r  sm_tdata_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.504    sm_tdata_OBUF[15]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.621 r  sm_tdata_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.621    sm_tdata_OBUF[19]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.738 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.738    sm_tdata_OBUF[23]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.855 r  sm_tdata_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.855    sm_tdata_OBUF[27]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[31]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.186 r  sm_tdata_OBUF[31]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.629     3.815    p_0_in__0[31]
                                                                      r  sm_tdata_OBUF[31]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.307     4.122 r  sm_tdata_OBUF[31]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.922    sm_tdata_OBUF[31]
                                                                      r  sm_tdata_OBUF[31]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.556 r  sm_tdata_OBUF[31]_inst/O
                         net (fo=0)                   0.000     7.556    sm_tdata[31]
                                                                      r  sm_tdata[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 next_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sm_tdata[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.439ns  (logic 5.099ns (68.549%)  route 2.340ns (31.451%))
  Logic Levels:           11  (CARRY4=7 LDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  next_data_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  next_data_reg[1]/Q
                         net (fo=1, unplaced)         0.902     1.487    next_data[1]
                                                                      r  sm_tdata_OBUF[3]_inst_i_5/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     1.611 r  sm_tdata_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     1.611    sm_tdata_OBUF[3]_inst_i_5_n_4
                                                                      r  sm_tdata_OBUF[3]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.144 r  sm_tdata_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     2.153    sm_tdata_OBUF[3]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[7]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.270 r  sm_tdata_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.270    sm_tdata_OBUF[7]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.387 r  sm_tdata_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.387    sm_tdata_OBUF[11]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[15]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.504 r  sm_tdata_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.504    sm_tdata_OBUF[15]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.621 r  sm_tdata_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.621    sm_tdata_OBUF[19]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.738 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.738    sm_tdata_OBUF[23]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.069 r  sm_tdata_OBUF[27]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.629     3.698    p_0_in__0[27]
                                                                      r  sm_tdata_OBUF[27]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.307     4.005 r  sm_tdata_OBUF[27]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.805    sm_tdata_OBUF[27]
                                                                      r  sm_tdata_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.439 r  sm_tdata_OBUF[27]_inst/O
                         net (fo=0)                   0.000     7.439    sm_tdata[27]
                                                                      r  sm_tdata[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 next_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sm_tdata[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.322ns  (logic 4.982ns (68.046%)  route 2.340ns (31.954%))
  Logic Levels:           10  (CARRY4=6 LDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  next_data_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  next_data_reg[1]/Q
                         net (fo=1, unplaced)         0.902     1.487    next_data[1]
                                                                      r  sm_tdata_OBUF[3]_inst_i_5/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     1.611 r  sm_tdata_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     1.611    sm_tdata_OBUF[3]_inst_i_5_n_4
                                                                      r  sm_tdata_OBUF[3]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.144 r  sm_tdata_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     2.153    sm_tdata_OBUF[3]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[7]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.270 r  sm_tdata_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.270    sm_tdata_OBUF[7]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.387 r  sm_tdata_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.387    sm_tdata_OBUF[11]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[15]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.504 r  sm_tdata_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.504    sm_tdata_OBUF[15]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.621 r  sm_tdata_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.621    sm_tdata_OBUF[19]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     2.952 r  sm_tdata_OBUF[23]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.629     3.581    p_0_in__0[23]
                                                                      r  sm_tdata_OBUF[23]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.307     3.888 r  sm_tdata_OBUF[23]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.688    sm_tdata_OBUF[23]
                                                                      r  sm_tdata_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.322 r  sm_tdata_OBUF[23]_inst/O
                         net (fo=0)                   0.000     7.322    sm_tdata[23]
                                                                      r  sm_tdata[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 next_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sm_tdata[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.309ns  (logic 5.135ns (70.261%)  route 2.174ns (29.739%))
  Logic Levels:           12  (CARRY4=8 LDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  next_data_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  next_data_reg[1]/Q
                         net (fo=1, unplaced)         0.902     1.487    next_data[1]
                                                                      r  sm_tdata_OBUF[3]_inst_i_5/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     1.611 r  sm_tdata_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     1.611    sm_tdata_OBUF[3]_inst_i_5_n_4
                                                                      r  sm_tdata_OBUF[3]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.144 r  sm_tdata_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     2.153    sm_tdata_OBUF[3]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[7]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.270 r  sm_tdata_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.270    sm_tdata_OBUF[7]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.387 r  sm_tdata_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.387    sm_tdata_OBUF[11]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[15]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.504 r  sm_tdata_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.504    sm_tdata_OBUF[15]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.621 r  sm_tdata_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.621    sm_tdata_OBUF[19]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.738 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.738    sm_tdata_OBUF[23]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.855 r  sm_tdata_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.855    sm_tdata_OBUF[27]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[31]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.111 r  sm_tdata_OBUF[31]_inst_i_2/O[2]
                         net (fo=2, unplaced)         0.463     3.574    p_0_in__0[30]
                                                                      r  sm_tdata_OBUF[30]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.301     3.875 r  sm_tdata_OBUF[30]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.675    sm_tdata_OBUF[30]
                                                                      r  sm_tdata_OBUF[30]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.309 r  sm_tdata_OBUF[30]_inst/O
                         net (fo=0)                   0.000     7.309    sm_tdata[30]
                                                                      r  sm_tdata[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 next_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sm_tdata[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.255ns  (logic 5.221ns (71.969%)  route 2.034ns (28.031%))
  Logic Levels:           12  (CARRY4=8 LDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  next_data_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  next_data_reg[1]/Q
                         net (fo=1, unplaced)         0.902     1.487    next_data[1]
                                                                      r  sm_tdata_OBUF[3]_inst_i_5/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     1.611 r  sm_tdata_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     1.611    sm_tdata_OBUF[3]_inst_i_5_n_4
                                                                      r  sm_tdata_OBUF[3]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.144 r  sm_tdata_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     2.153    sm_tdata_OBUF[3]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[7]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.270 r  sm_tdata_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.270    sm_tdata_OBUF[7]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.387 r  sm_tdata_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.387    sm_tdata_OBUF[11]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[15]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.504 r  sm_tdata_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.504    sm_tdata_OBUF[15]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.621 r  sm_tdata_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.621    sm_tdata_OBUF[19]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.738 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.738    sm_tdata_OBUF[23]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.855 r  sm_tdata_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.855    sm_tdata_OBUF[27]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[31]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.192 r  sm_tdata_OBUF[31]_inst_i_2/O[1]
                         net (fo=2, unplaced)         0.323     3.515    p_0_in__0[29]
                                                                      r  sm_tdata_OBUF[29]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.306     3.821 r  sm_tdata_OBUF[29]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.621    sm_tdata_OBUF[29]
                                                                      r  sm_tdata_OBUF[29]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.255 r  sm_tdata_OBUF[29]_inst/O
                         net (fo=0)                   0.000     7.255    sm_tdata[29]
                                                                      r  sm_tdata[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 next_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sm_tdata[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.205ns  (logic 4.865ns (67.527%)  route 2.340ns (32.473%))
  Logic Levels:           9  (CARRY4=5 LDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  next_data_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  next_data_reg[1]/Q
                         net (fo=1, unplaced)         0.902     1.487    next_data[1]
                                                                      r  sm_tdata_OBUF[3]_inst_i_5/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     1.611 r  sm_tdata_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     1.611    sm_tdata_OBUF[3]_inst_i_5_n_4
                                                                      r  sm_tdata_OBUF[3]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.144 r  sm_tdata_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     2.153    sm_tdata_OBUF[3]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[7]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.270 r  sm_tdata_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.270    sm_tdata_OBUF[7]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.387 r  sm_tdata_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.387    sm_tdata_OBUF[11]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[15]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.504 r  sm_tdata_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.504    sm_tdata_OBUF[15]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     2.835 r  sm_tdata_OBUF[19]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.629     3.464    p_0_in__0[19]
                                                                      r  sm_tdata_OBUF[19]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.307     3.771 r  sm_tdata_OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.571    sm_tdata_OBUF[19]
                                                                      r  sm_tdata_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.205 r  sm_tdata_OBUF[19]_inst/O
                         net (fo=0)                   0.000     7.205    sm_tdata[19]
                                                                      r  sm_tdata[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 next_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sm_tdata[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.192ns  (logic 5.018ns (69.777%)  route 2.174ns (30.223%))
  Logic Levels:           11  (CARRY4=7 LDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  next_data_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  next_data_reg[1]/Q
                         net (fo=1, unplaced)         0.902     1.487    next_data[1]
                                                                      r  sm_tdata_OBUF[3]_inst_i_5/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     1.611 r  sm_tdata_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     1.611    sm_tdata_OBUF[3]_inst_i_5_n_4
                                                                      r  sm_tdata_OBUF[3]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.144 r  sm_tdata_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     2.153    sm_tdata_OBUF[3]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[7]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.270 r  sm_tdata_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.270    sm_tdata_OBUF[7]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.387 r  sm_tdata_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.387    sm_tdata_OBUF[11]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[15]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.504 r  sm_tdata_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.504    sm_tdata_OBUF[15]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.621 r  sm_tdata_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.621    sm_tdata_OBUF[19]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.738 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.738    sm_tdata_OBUF[23]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     2.994 r  sm_tdata_OBUF[27]_inst_i_2/O[2]
                         net (fo=2, unplaced)         0.463     3.457    p_0_in__0[26]
                                                                      r  sm_tdata_OBUF[26]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.301     3.758 r  sm_tdata_OBUF[26]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.558    sm_tdata_OBUF[26]
                                                                      r  sm_tdata_OBUF[26]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.192 r  sm_tdata_OBUF[26]_inst/O
                         net (fo=0)                   0.000     7.192    sm_tdata[26]
                                                                      r  sm_tdata[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 next_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sm_tdata[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.138ns  (logic 5.104ns (71.509%)  route 2.034ns (28.491%))
  Logic Levels:           11  (CARRY4=7 LDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  next_data_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  next_data_reg[1]/Q
                         net (fo=1, unplaced)         0.902     1.487    next_data[1]
                                                                      r  sm_tdata_OBUF[3]_inst_i_5/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     1.611 r  sm_tdata_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     1.611    sm_tdata_OBUF[3]_inst_i_5_n_4
                                                                      r  sm_tdata_OBUF[3]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.144 r  sm_tdata_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     2.153    sm_tdata_OBUF[3]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[7]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.270 r  sm_tdata_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.270    sm_tdata_OBUF[7]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.387 r  sm_tdata_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.387    sm_tdata_OBUF[11]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[15]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.504 r  sm_tdata_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.504    sm_tdata_OBUF[15]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.621 r  sm_tdata_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.621    sm_tdata_OBUF[19]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.738 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.738    sm_tdata_OBUF[23]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.075 r  sm_tdata_OBUF[27]_inst_i_2/O[1]
                         net (fo=2, unplaced)         0.323     3.398    p_0_in__0[25]
                                                                      r  sm_tdata_OBUF[25]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.306     3.704 r  sm_tdata_OBUF[25]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.504    sm_tdata_OBUF[25]
                                                                      r  sm_tdata_OBUF[25]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.138 r  sm_tdata_OBUF[25]_inst/O
                         net (fo=0)                   0.000     7.138    sm_tdata[25]
                                                                      r  sm_tdata[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 next_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sm_tdata[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.138ns  (logic 5.105ns (71.523%)  route 2.033ns (28.477%))
  Logic Levels:           12  (CARRY4=8 LDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  next_data_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  next_data_reg[1]/Q
                         net (fo=1, unplaced)         0.902     1.487    next_data[1]
                                                                      r  sm_tdata_OBUF[3]_inst_i_5/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     1.611 r  sm_tdata_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     1.611    sm_tdata_OBUF[3]_inst_i_5_n_4
                                                                      r  sm_tdata_OBUF[3]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.144 r  sm_tdata_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     2.153    sm_tdata_OBUF[3]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[7]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.270 r  sm_tdata_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.270    sm_tdata_OBUF[7]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.387 r  sm_tdata_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.387    sm_tdata_OBUF[11]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[15]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.504 r  sm_tdata_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.504    sm_tdata_OBUF[15]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.621 r  sm_tdata_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.621    sm_tdata_OBUF[19]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.738 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.738    sm_tdata_OBUF[23]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.855 r  sm_tdata_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.855    sm_tdata_OBUF[27]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[31]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     3.087 r  sm_tdata_OBUF[31]_inst_i_2/O[0]
                         net (fo=2, unplaced)         0.322     3.409    p_0_in__0[28]
                                                                      r  sm_tdata_OBUF[28]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.295     3.704 r  sm_tdata_OBUF[28]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.504    sm_tdata_OBUF[28]
                                                                      r  sm_tdata_OBUF[28]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.138 r  sm_tdata_OBUF[28]_inst/O
                         net (fo=0)                   0.000     7.138    sm_tdata[28]
                                                                      r  sm_tdata[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 next_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sm_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.088ns  (logic 4.748ns (66.991%)  route 2.340ns (33.009%))
  Logic Levels:           8  (CARRY4=4 LDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  next_data_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  next_data_reg[1]/Q
                         net (fo=1, unplaced)         0.902     1.487    next_data[1]
                                                                      r  sm_tdata_OBUF[3]_inst_i_5/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     1.611 r  sm_tdata_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     1.611    sm_tdata_OBUF[3]_inst_i_5_n_4
                                                                      r  sm_tdata_OBUF[3]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.144 r  sm_tdata_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     2.153    sm_tdata_OBUF[3]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[7]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.270 r  sm_tdata_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.270    sm_tdata_OBUF[7]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.387 r  sm_tdata_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.387    sm_tdata_OBUF[11]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[15]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     2.718 r  sm_tdata_OBUF[15]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.629     3.347    p_0_in__0[15]
                                                                      r  sm_tdata_OBUF[15]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.307     3.654 r  sm_tdata_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.454    sm_tdata_OBUF[15]
                                                                      r  sm_tdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.088 r  sm_tdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.088    sm_tdata[15]
                                                                      r  sm_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 read_temp_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            write_temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.161ns (53.423%)  route 0.140ns (46.577%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  read_temp_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  read_temp_reg[0]/Q
                         net (fo=1, unplaced)         0.140     0.301    read_temp[0]
                         LDCE                                         r  write_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_temp_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            write_temp_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.161ns (53.423%)  route 0.140ns (46.577%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  read_temp_reg[10]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  read_temp_reg[10]/Q
                         net (fo=1, unplaced)         0.140     0.301    read_temp[10]
                         LDCE                                         r  write_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_temp_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            write_temp_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.161ns (53.423%)  route 0.140ns (46.577%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  read_temp_reg[11]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  read_temp_reg[11]/Q
                         net (fo=1, unplaced)         0.140     0.301    read_temp[11]
                         LDCE                                         r  write_temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_temp_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            write_temp_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.161ns (53.423%)  route 0.140ns (46.577%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  read_temp_reg[12]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  read_temp_reg[12]/Q
                         net (fo=1, unplaced)         0.140     0.301    read_temp[12]
                         LDCE                                         r  write_temp_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_temp_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            write_temp_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.161ns (53.423%)  route 0.140ns (46.577%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  read_temp_reg[13]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  read_temp_reg[13]/Q
                         net (fo=1, unplaced)         0.140     0.301    read_temp[13]
                         LDCE                                         r  write_temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_temp_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            write_temp_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.161ns (53.423%)  route 0.140ns (46.577%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  read_temp_reg[14]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  read_temp_reg[14]/Q
                         net (fo=1, unplaced)         0.140     0.301    read_temp[14]
                         LDCE                                         r  write_temp_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_temp_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            write_temp_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.161ns (53.423%)  route 0.140ns (46.577%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  read_temp_reg[15]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  read_temp_reg[15]/Q
                         net (fo=1, unplaced)         0.140     0.301    read_temp[15]
                         LDCE                                         r  write_temp_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_temp_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            write_temp_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.161ns (53.423%)  route 0.140ns (46.577%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  read_temp_reg[16]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  read_temp_reg[16]/Q
                         net (fo=1, unplaced)         0.140     0.301    read_temp[16]
                         LDCE                                         r  write_temp_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_temp_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            write_temp_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.161ns (53.423%)  route 0.140ns (46.577%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  read_temp_reg[17]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  read_temp_reg[17]/Q
                         net (fo=1, unplaced)         0.140     0.301    read_temp[17]
                         LDCE                                         r  write_temp_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_temp_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            write_temp_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.161ns (53.423%)  route 0.140ns (46.577%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  read_temp_reg[18]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  read_temp_reg[18]/Q
                         net (fo=1, unplaced)         0.140     0.301    read_temp[18]
                         LDCE                                         r  write_temp_reg[18]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           338 Endpoints
Min Delay           338 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            next_data_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.873ns  (logic 8.952ns (75.395%)  route 2.921ns (24.605%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    data_Do_IBUF[16]
                                                                      r  next_data1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  next_data1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    next_data1__0_n_110
                                                                      r  next_data1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  next_data1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    next_data1__1_n_109
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  sm_tdata_OBUF[19]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    sm_tdata_OBUF[19]_inst_i_3_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  sm_tdata_OBUF[23]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    10.963    sm_tdata_OBUF[23]_inst_i_3_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.294 r  sm_tdata_OBUF[27]_inst_i_3/O[3]
                         net (fo=2, unplaced)         0.629    11.923    sm_tdata_OBUF[27]_inst_i_3_n_8
                                                                      r  sm_tdata_OBUF[27]_inst_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    12.230 r  sm_tdata_OBUF[27]_inst_i_4/O
                         net (fo=1, unplaced)         0.000    12.230    sm_tdata_OBUF[27]_inst_i_4_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.606 r  sm_tdata_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.606    sm_tdata_OBUF[27]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[31]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.937 r  sm_tdata_OBUF[31]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.629    13.566    p_0_in__0[31]
                                                                      r  next_data_reg[31]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.307    13.873 r  next_data_reg[31]_i_1/O
                         net (fo=1, unplaced)         0.000    13.873    next_data_reg[31]_i_1_n_4
                         LDCE                                         r  next_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            next_data_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.756ns  (logic 8.835ns (75.150%)  route 2.921ns (24.850%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    data_Do_IBUF[16]
                                                                      r  next_data1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  next_data1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    next_data1__0_n_110
                                                                      r  next_data1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  next_data1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    next_data1__1_n_109
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  sm_tdata_OBUF[19]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    sm_tdata_OBUF[19]_inst_i_3_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.177 r  sm_tdata_OBUF[23]_inst_i_3/O[3]
                         net (fo=2, unplaced)         0.629    11.806    sm_tdata_OBUF[23]_inst_i_3_n_8
                                                                      r  sm_tdata_OBUF[23]_inst_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    12.113 r  sm_tdata_OBUF[23]_inst_i_4/O
                         net (fo=1, unplaced)         0.000    12.113    sm_tdata_OBUF[23]_inst_i_4_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.489 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.489    sm_tdata_OBUF[23]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.820 r  sm_tdata_OBUF[27]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.629    13.449    p_0_in__0[27]
                                                                      r  next_data_reg[27]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.307    13.756 r  next_data_reg[27]_i_1/O
                         net (fo=1, unplaced)         0.000    13.756    next_data_reg[27]_i_1_n_4
                         LDCE                                         r  next_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            next_data_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.618ns  (logic 8.863ns (76.283%)  route 2.755ns (23.717%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    data_Do_IBUF[16]
                                                                      r  next_data1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  next_data1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    next_data1__0_n_110
                                                                      r  next_data1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  next_data1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    next_data1__1_n_109
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  sm_tdata_OBUF[19]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    sm_tdata_OBUF[19]_inst_i_3_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  sm_tdata_OBUF[23]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    10.963    sm_tdata_OBUF[23]_inst_i_3_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.294 r  sm_tdata_OBUF[27]_inst_i_3/O[3]
                         net (fo=2, unplaced)         0.629    11.923    sm_tdata_OBUF[27]_inst_i_3_n_8
                                                                      r  sm_tdata_OBUF[27]_inst_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    12.230 r  sm_tdata_OBUF[27]_inst_i_4/O
                         net (fo=1, unplaced)         0.000    12.230    sm_tdata_OBUF[27]_inst_i_4_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.606 r  sm_tdata_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.606    sm_tdata_OBUF[27]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[31]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.862 r  sm_tdata_OBUF[31]_inst_i_2/O[2]
                         net (fo=2, unplaced)         0.463    13.325    p_0_in__0[30]
                                                                      r  next_data_reg[30]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.293    13.618 r  next_data_reg[30]_i_1/O
                         net (fo=1, unplaced)         0.000    13.618    next_data_reg[30]_i_1_n_4
                         LDCE                                         r  next_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            next_data_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.572ns  (logic 8.957ns (77.399%)  route 2.615ns (22.601%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    data_Do_IBUF[16]
                                                                      r  next_data1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  next_data1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    next_data1__0_n_110
                                                                      r  next_data1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  next_data1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    next_data1__1_n_109
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  sm_tdata_OBUF[19]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    sm_tdata_OBUF[19]_inst_i_3_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  sm_tdata_OBUF[23]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    10.963    sm_tdata_OBUF[23]_inst_i_3_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.294 r  sm_tdata_OBUF[27]_inst_i_3/O[3]
                         net (fo=2, unplaced)         0.629    11.923    sm_tdata_OBUF[27]_inst_i_3_n_8
                                                                      r  sm_tdata_OBUF[27]_inst_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    12.230 r  sm_tdata_OBUF[27]_inst_i_4/O
                         net (fo=1, unplaced)         0.000    12.230    sm_tdata_OBUF[27]_inst_i_4_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.606 r  sm_tdata_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.606    sm_tdata_OBUF[27]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[31]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.943 r  sm_tdata_OBUF[31]_inst_i_2/O[1]
                         net (fo=2, unplaced)         0.323    13.266    p_0_in__0[29]
                                                                      r  next_data_reg[29]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.306    13.572 r  next_data_reg[29]_i_1/O
                         net (fo=1, unplaced)         0.000    13.572    next_data_reg[29]_i_1_n_4
                         LDCE                                         r  next_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            next_data_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.526ns  (logic 8.614ns (74.732%)  route 2.912ns (25.268%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    data_Do_IBUF[16]
                                                                      r  next_data1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  next_data1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    next_data1__0_n_110
                                                                      r  next_data1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  next_data1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    next_data1__1_n_109
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.947 r  sm_tdata_OBUF[19]_inst_i_3/O[3]
                         net (fo=2, unplaced)         0.629    11.576    sm_tdata_OBUF[19]_inst_i_3_n_8
                                                                      r  sm_tdata_OBUF[19]_inst_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    11.883 r  sm_tdata_OBUF[19]_inst_i_4/O
                         net (fo=1, unplaced)         0.000    11.883    sm_tdata_OBUF[19]_inst_i_4_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.259 r  sm_tdata_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.259    sm_tdata_OBUF[19]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.590 r  sm_tdata_OBUF[23]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.629    13.219    p_0_in__0[23]
                                                                      r  next_data_reg[23]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.307    13.526 r  next_data_reg[23]_i_1/O
                         net (fo=1, unplaced)         0.000    13.526    next_data_reg[23]_i_1_n_4
                         LDCE                                         r  next_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            next_data_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.501ns  (logic 8.746ns (76.042%)  route 2.755ns (23.958%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    data_Do_IBUF[16]
                                                                      r  next_data1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  next_data1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    next_data1__0_n_110
                                                                      r  next_data1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  next_data1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    next_data1__1_n_109
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  sm_tdata_OBUF[19]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    sm_tdata_OBUF[19]_inst_i_3_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.177 r  sm_tdata_OBUF[23]_inst_i_3/O[3]
                         net (fo=2, unplaced)         0.629    11.806    sm_tdata_OBUF[23]_inst_i_3_n_8
                                                                      r  sm_tdata_OBUF[23]_inst_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    12.113 r  sm_tdata_OBUF[23]_inst_i_4/O
                         net (fo=1, unplaced)         0.000    12.113    sm_tdata_OBUF[23]_inst_i_4_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.489 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.489    sm_tdata_OBUF[23]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.745 r  sm_tdata_OBUF[27]_inst_i_2/O[2]
                         net (fo=2, unplaced)         0.463    13.208    p_0_in__0[26]
                                                                      r  next_data_reg[26]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.293    13.501 r  next_data_reg[26]_i_1/O
                         net (fo=1, unplaced)         0.000    13.501    next_data_reg[26]_i_1_n_4
                         LDCE                                         r  next_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            next_data_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.455ns  (logic 8.840ns (77.168%)  route 2.615ns (22.832%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    data_Do_IBUF[16]
                                                                      r  next_data1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  next_data1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    next_data1__0_n_110
                                                                      r  next_data1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  next_data1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    next_data1__1_n_109
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  sm_tdata_OBUF[19]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    sm_tdata_OBUF[19]_inst_i_3_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.177 r  sm_tdata_OBUF[23]_inst_i_3/O[3]
                         net (fo=2, unplaced)         0.629    11.806    sm_tdata_OBUF[23]_inst_i_3_n_8
                                                                      r  sm_tdata_OBUF[23]_inst_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    12.113 r  sm_tdata_OBUF[23]_inst_i_4/O
                         net (fo=1, unplaced)         0.000    12.113    sm_tdata_OBUF[23]_inst_i_4_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.489 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.489    sm_tdata_OBUF[23]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.826 r  sm_tdata_OBUF[27]_inst_i_2/O[1]
                         net (fo=2, unplaced)         0.323    13.149    p_0_in__0[25]
                                                                      r  next_data_reg[25]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.306    13.455 r  next_data_reg[25]_i_1/O
                         net (fo=1, unplaced)         0.000    13.455    next_data_reg[25]_i_1_n_4
                         LDCE                                         r  next_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            next_data_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.455ns  (logic 8.841ns (77.177%)  route 2.614ns (22.823%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    data_Do_IBUF[16]
                                                                      r  next_data1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  next_data1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    next_data1__0_n_110
                                                                      r  next_data1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  next_data1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    next_data1__1_n_109
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  sm_tdata_OBUF[19]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    sm_tdata_OBUF[19]_inst_i_3_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  sm_tdata_OBUF[23]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    10.963    sm_tdata_OBUF[23]_inst_i_3_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.294 r  sm_tdata_OBUF[27]_inst_i_3/O[3]
                         net (fo=2, unplaced)         0.629    11.923    sm_tdata_OBUF[27]_inst_i_3_n_8
                                                                      r  sm_tdata_OBUF[27]_inst_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    12.230 r  sm_tdata_OBUF[27]_inst_i_4/O
                         net (fo=1, unplaced)         0.000    12.230    sm_tdata_OBUF[27]_inst_i_4_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.606 r  sm_tdata_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.606    sm_tdata_OBUF[27]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[31]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.838 r  sm_tdata_OBUF[31]_inst_i_2/O[0]
                         net (fo=2, unplaced)         0.322    13.160    p_0_in__0[28]
                                                                      r  next_data_reg[28]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.295    13.455 r  next_data_reg[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.455    next_data_reg[28]_i_1_n_4
                         LDCE                                         r  next_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            next_data_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.338ns  (logic 8.724ns (76.941%)  route 2.614ns (23.059%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    data_Do_IBUF[16]
                                                                      r  next_data1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  next_data1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    next_data1__0_n_110
                                                                      r  next_data1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  next_data1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    next_data1__1_n_109
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  sm_tdata_OBUF[19]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    sm_tdata_OBUF[19]_inst_i_3_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.177 r  sm_tdata_OBUF[23]_inst_i_3/O[3]
                         net (fo=2, unplaced)         0.629    11.806    sm_tdata_OBUF[23]_inst_i_3_n_8
                                                                      r  sm_tdata_OBUF[23]_inst_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    12.113 r  sm_tdata_OBUF[23]_inst_i_4/O
                         net (fo=1, unplaced)         0.000    12.113    sm_tdata_OBUF[23]_inst_i_4_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.489 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.489    sm_tdata_OBUF[23]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.721 r  sm_tdata_OBUF[27]_inst_i_2/O[0]
                         net (fo=2, unplaced)         0.322    13.043    p_0_in__0[24]
                                                                      r  next_data_reg[24]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.295    13.338 r  next_data_reg[24]_i_1/O
                         net (fo=1, unplaced)         0.000    13.338    next_data_reg[24]_i_1_n_4
                         LDCE                                         r  next_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            next_data_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.279ns  (logic 8.533ns (75.650%)  route 2.746ns (24.350%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    data_Do_IBUF[16]
                                                                      r  next_data1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  next_data1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    next_data1__0_n_110
                                                                      r  next_data1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  next_data1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    next_data1__1_n_109
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.947 r  sm_tdata_OBUF[19]_inst_i_3/O[3]
                         net (fo=2, unplaced)         0.629    11.576    sm_tdata_OBUF[19]_inst_i_3_n_8
                                                                      r  sm_tdata_OBUF[19]_inst_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    11.883 r  sm_tdata_OBUF[19]_inst_i_4/O
                         net (fo=1, unplaced)         0.000    11.883    sm_tdata_OBUF[19]_inst_i_4_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.259 r  sm_tdata_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.259    sm_tdata_OBUF[19]_inst_i_2_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.515 r  sm_tdata_OBUF[23]_inst_i_2/O[2]
                         net (fo=2, unplaced)         0.463    12.978    p_0_in__0[22]
                                                                      r  next_data_reg[22]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.301    13.279 r  next_data_reg[22]_i_1/O
                         net (fo=1, unplaced)         0.000    13.279    next_data_reg[22]_i_1_n_4
                         LDCE                                         r  next_data_reg[22]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            config_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.245ns (58.637%)  route 0.173ns (41.363%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  curr_state_reg[2]/Q
                         net (fo=98, unplaced)        0.173     0.997    curr_state[2]
                                                                      f  config_reg_reg[0]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.095 r  config_reg_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.095    config_reg_reg[0]_i_1_n_4
                         LDCE                                         r  config_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_WE_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.245ns (58.168%)  route 0.176ns (41.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  curr_state_reg[1]/Q
                         net (fo=136, unplaced)       0.176     1.001    curr_state[1]
                                                                      r  data_WE_reg_reg[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.099 r  data_WE_reg_reg[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.099    data_WE_reg_reg[3]_i_1_n_4
                         LDCE                                         r  data_WE_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ss_tready_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.245ns (58.168%)  route 0.176ns (41.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  curr_state_reg[1]/Q
                         net (fo=136, unplaced)       0.176     1.001    curr_state[1]
                                                                      r  ss_tready_reg_reg_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.099 r  ss_tready_reg_reg_i_1/O
                         net (fo=1, unplaced)         0.000     1.099    ss_tready_reg_reg_i_1_n_4
                         LDCE                                         r  ss_tready_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            config_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.245ns (58.052%)  route 0.177ns (41.948%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  curr_state_reg[3]/Q
                         net (fo=145, unplaced)       0.177     1.002    curr_state[3]
                                                                      r  config_reg_reg[1]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.100 r  config_reg_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.100    config_reg_reg[1]_i_1_n_4
                         LDCE                                         r  config_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            config_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.245ns (58.052%)  route 0.177ns (41.948%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  curr_state_reg[0]/Q
                         net (fo=143, unplaced)       0.177     1.002    curr_state[0]
                                                                      r  config_reg_reg[2]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.100 r  config_reg_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.100    config_reg_reg[2]_i_1_n_4
                         LDPE                                         r  config_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rdata_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.245ns (58.052%)  route 0.177ns (41.948%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  curr_state_reg[3]/Q
                         net (fo=145, unplaced)       0.177     1.002    curr_state[3]
                                                                      r  rdata_reg_reg[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.100 r  rdata_reg_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.100    rdata_reg_reg[0]_i_1_n_4
                         LDCE                                         r  rdata_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rdata_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.245ns (58.052%)  route 0.177ns (41.948%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  curr_state_reg[3]/Q
                         net (fo=145, unplaced)       0.177     1.002    curr_state[3]
                                                                      r  rdata_reg_reg[2]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.100 r  rdata_reg_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.100    rdata_reg_reg[2]_i_1_n_4
                         LDCE                                         r  rdata_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvalid_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.248ns (58.348%)  route 0.177ns (41.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  curr_state_reg[0]/Q
                         net (fo=143, unplaced)       0.177     1.002    curr_state[0]
                                                                      r  rvalid_reg_reg_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.103 r  rvalid_reg_reg_i_1/O
                         net (fo=1, unplaced)         0.000     1.103    rvalid_reg_reg_i_1_n_4
                         LDCE                                         r  rvalid_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm_tvalid_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.248ns (58.348%)  route 0.177ns (41.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  curr_state_reg[3]/Q
                         net (fo=145, unplaced)       0.177     1.002    curr_state[3]
                                                                      r  sm_tvalid_reg_reg_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.101     1.103 r  sm_tvalid_reg_reg_i_1/O
                         net (fo=1, unplaced)         0.000     1.103    sm_tvalid_reg_reg_i_1_n_4
                         LDCE                                         r  sm_tvalid_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap_A_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.248ns (58.348%)  route 0.177ns (41.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  curr_state_reg[3]/Q
                         net (fo=145, unplaced)       0.177     1.002    curr_state[3]
                                                                      f  tap_A_reg_reg[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.103 r  tap_A_reg_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.103    tap_A_reg[0]
                         LDCE                                         r  tap_A_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_A_temp_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            data_A_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.976ns  (logic 0.625ns (64.037%)  route 0.351ns (35.963%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  data_A_temp_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  data_A_temp_reg[2]/Q
                         net (fo=3, unplaced)         0.351     0.976    data_A_temp[2]
                         FDCE                                         r  data_A_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[2]/C

Slack:                    inf
  Source:                 data_A_temp_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            data_A_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.969ns  (logic 0.625ns (64.499%)  route 0.344ns (35.501%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  data_A_temp_reg[10]/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  data_A_temp_reg[10]/Q
                         net (fo=2, unplaced)         0.344     0.969    data_A_temp[10]
                         FDCE                                         r  data_A_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[10]/C

Slack:                    inf
  Source:                 data_A_temp_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            data_A_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.969ns  (logic 0.625ns (64.499%)  route 0.344ns (35.501%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  data_A_temp_reg[11]/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  data_A_temp_reg[11]/Q
                         net (fo=2, unplaced)         0.344     0.969    data_A_temp[11]
                         FDCE                                         r  data_A_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[11]/C

Slack:                    inf
  Source:                 data_A_temp_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            data_A_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.969ns  (logic 0.625ns (64.499%)  route 0.344ns (35.501%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  data_A_temp_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  data_A_temp_reg[1]/Q
                         net (fo=2, unplaced)         0.344     0.969    data_A_temp[1]
                         FDCE                                         r  data_A_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[1]/C

Slack:                    inf
  Source:                 data_A_temp_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            data_A_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.969ns  (logic 0.625ns (64.499%)  route 0.344ns (35.501%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  data_A_temp_reg[3]/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  data_A_temp_reg[3]/Q
                         net (fo=2, unplaced)         0.344     0.969    data_A_temp[3]
                         FDCE                                         r  data_A_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[3]/C

Slack:                    inf
  Source:                 data_A_temp_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            data_A_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.969ns  (logic 0.625ns (64.499%)  route 0.344ns (35.501%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  data_A_temp_reg[4]/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  data_A_temp_reg[4]/Q
                         net (fo=2, unplaced)         0.344     0.969    data_A_temp[4]
                         FDCE                                         r  data_A_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[4]/C

Slack:                    inf
  Source:                 data_A_temp_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            data_A_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.969ns  (logic 0.625ns (64.499%)  route 0.344ns (35.501%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  data_A_temp_reg[5]/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  data_A_temp_reg[5]/Q
                         net (fo=2, unplaced)         0.344     0.969    data_A_temp[5]
                         FDCE                                         r  data_A_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[5]/C

Slack:                    inf
  Source:                 data_A_temp_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            data_A_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.969ns  (logic 0.625ns (64.499%)  route 0.344ns (35.501%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  data_A_temp_reg[6]/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  data_A_temp_reg[6]/Q
                         net (fo=2, unplaced)         0.344     0.969    data_A_temp[6]
                         FDCE                                         r  data_A_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[6]/C

Slack:                    inf
  Source:                 data_A_temp_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            data_A_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.969ns  (logic 0.625ns (64.499%)  route 0.344ns (35.501%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  data_A_temp_reg[7]/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  data_A_temp_reg[7]/Q
                         net (fo=2, unplaced)         0.344     0.969    data_A_temp[7]
                         FDCE                                         r  data_A_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[7]/C

Slack:                    inf
  Source:                 data_A_temp_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            data_A_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.969ns  (logic 0.625ns (64.499%)  route 0.344ns (35.501%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  data_A_temp_reg[8]/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  data_A_temp_reg[8]/Q
                         net (fo=2, unplaced)         0.344     0.969    data_A_temp[8]
                         FDCE                                         r  data_A_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            curr_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (55.910%)  route 0.140ns (44.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  next_state_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  next_state_reg[0]/Q
                         net (fo=1, unplaced)         0.140     0.318    next_state[0]
                         FDCE                                         r  curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[0]/C

Slack:                    inf
  Source:                 next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            curr_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (55.910%)  route 0.140ns (44.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  next_state_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  next_state_reg[1]/Q
                         net (fo=1, unplaced)         0.140     0.318    next_state[1]
                         FDCE                                         r  curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[1]/C

Slack:                    inf
  Source:                 next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            curr_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (55.910%)  route 0.140ns (44.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  next_state_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  next_state_reg[2]/Q
                         net (fo=1, unplaced)         0.140     0.318    next_state[2]
                         FDCE                                         r  curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[2]/C

Slack:                    inf
  Source:                 next_state_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            curr_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (55.910%)  route 0.140ns (44.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  next_state_reg[3]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  next_state_reg[3]/Q
                         net (fo=1, unplaced)         0.140     0.318    next_state[3]
                         FDCE                                         r  curr_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  curr_state_reg[3]/C

Slack:                    inf
  Source:                 data_A_temp_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            data_A_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.178ns (55.108%)  route 0.145ns (44.892%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  data_A_temp_reg[10]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  data_A_temp_reg[10]/Q
                         net (fo=2, unplaced)         0.145     0.323    data_A_temp[10]
                         FDCE                                         r  data_A_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[10]/C

Slack:                    inf
  Source:                 data_A_temp_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            data_A_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.178ns (55.108%)  route 0.145ns (44.892%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  data_A_temp_reg[11]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  data_A_temp_reg[11]/Q
                         net (fo=2, unplaced)         0.145     0.323    data_A_temp[11]
                         FDCE                                         r  data_A_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[11]/C

Slack:                    inf
  Source:                 data_A_temp_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            data_A_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.178ns (55.108%)  route 0.145ns (44.892%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  data_A_temp_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  data_A_temp_reg[1]/Q
                         net (fo=2, unplaced)         0.145     0.323    data_A_temp[1]
                         FDCE                                         r  data_A_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[1]/C

Slack:                    inf
  Source:                 data_A_temp_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            data_A_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.178ns (55.108%)  route 0.145ns (44.892%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  data_A_temp_reg[3]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  data_A_temp_reg[3]/Q
                         net (fo=2, unplaced)         0.145     0.323    data_A_temp[3]
                         FDCE                                         r  data_A_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[3]/C

Slack:                    inf
  Source:                 data_A_temp_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            data_A_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.178ns (55.108%)  route 0.145ns (44.892%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  data_A_temp_reg[4]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  data_A_temp_reg[4]/Q
                         net (fo=2, unplaced)         0.145     0.323    data_A_temp[4]
                         FDCE                                         r  data_A_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[4]/C

Slack:                    inf
  Source:                 data_A_temp_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            data_A_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.178ns (55.108%)  route 0.145ns (44.892%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  data_A_temp_reg[5]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  data_A_temp_reg[5]/Q
                         net (fo=2, unplaced)         0.145     0.323    data_A_temp[5]
                         FDCE                                         r  data_A_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=15, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg_reg[5]/C





