$date
	Sun Oct 23 06:59:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#950948
b1011 !
1"
#950950
b1011 &
b1011 %
1$
#950951
0"
#950954
b100010 &
b100010 %
#950958
b10001 &
b10001 %
#950962
b110100 &
b110100 %
#950966
b11010 &
b11010 %
#950970
b1101 &
b1101 %
#950974
b101000 &
b101000 %
#950978
b10100 &
b10100 %
#950982
b1010 &
b1010 %
#950986
b101 &
b101 %
#950990
b10000 &
b10000 %
#950994
b1000 &
b1000 %
#950998
b100 &
b100 %
#951002
b10 &
b10 %
#951006
b1 &
1#
b1 %
#951010
b0 &
b0 %
0#
0$
#1896206
b1110 &
b1110 %
1$
b1110 !
1"
#1896207
0"
#1896210
b111 &
b111 %
#1896214
b10110 &
b10110 %
#1896218
b1011 &
b1011 %
#1896222
b100010 &
b100010 %
#1896226
b10001 &
b10001 %
#1896230
b110100 &
b110100 %
#1896234
b11010 &
b11010 %
#1896238
b1101 &
b1101 %
#1896242
b101000 &
b101000 %
#1896246
b10100 &
b10100 %
#1896250
b1010 &
b1010 %
#1896254
b101 &
b101 %
#1896258
b10000 &
b10000 %
#1896262
b1000 &
b1000 %
#1896266
b100 &
b100 %
#1896270
b10 &
b10 %
#1896274
b1 &
b1 %
1#
#1896278
b0 &
0#
b0 %
0$
#2928743
b1000 !
1"
#2928746
b1000 &
b1000 %
1$
#2928747
0"
#2928750
b100 &
b100 %
#2928754
b10 &
b10 %
#2928758
b1 &
1#
b1 %
#2928762
b0 &
b0 %
0#
0$
#4500012
