tst r0, r1 
mvnne r0, r2 
movne r0, r3, lsr #4 
add r3, r0, #5 
mov r0, r3 
mvn r2, r0 
bic r3, r0, r2 
