Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu May 15 14:17:59 2025
| Host         : LAPTOP-PF414VQS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
LUTAR-1    Warning           LUT drives async reset alert                                      1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (17)
7. checking multiple_clock (1332)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1332)
---------------------------------
 There are 1332 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     24.753        0.000                      0                 8811        0.043        0.000                      0                 8811        3.000        0.000                       0                  1338  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk100mhz               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100mhz                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         24.753        0.000                      0                 8811        0.140        0.000                      0                 8811       18.750        0.000                       0                  1334  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       24.756        0.000                      0                 8811        0.140        0.000                      0                 8811       18.750        0.000                       0                  1334  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         24.753        0.000                      0                 8811        0.043        0.000                      0                 8811  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       24.753        0.000                      0                 8811        0.043        0.000                      0                 8811  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100mhz
  To Clock:  clk100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       24.753ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.753ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_1664_1727_3_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.917ns  (logic 0.456ns (3.057%)  route 14.461ns (96.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.461    14.145    buffer_reg_1664_1727_3_5/ADDRD1
    SLICE_X52Y96         RAMD64E                                      r  buffer_reg_1664_1727_3_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.442    38.446    buffer_reg_1664_1727_3_5/WCLK
    SLICE_X52Y96         RAMD64E                                      r  buffer_reg_1664_1727_3_5/RAMA/CLK
                         clock pessimism              0.491    38.937    
                         clock uncertainty           -0.098    38.839    
    SLICE_X52Y96         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.897    buffer_reg_1664_1727_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                 24.753    

Slack (MET) :             24.753ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_1664_1727_3_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.917ns  (logic 0.456ns (3.057%)  route 14.461ns (96.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.461    14.145    buffer_reg_1664_1727_3_5/ADDRD1
    SLICE_X52Y96         RAMD64E                                      r  buffer_reg_1664_1727_3_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.442    38.446    buffer_reg_1664_1727_3_5/WCLK
    SLICE_X52Y96         RAMD64E                                      r  buffer_reg_1664_1727_3_5/RAMB/CLK
                         clock pessimism              0.491    38.937    
                         clock uncertainty           -0.098    38.839    
    SLICE_X52Y96         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.897    buffer_reg_1664_1727_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                 24.753    

Slack (MET) :             24.753ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_1664_1727_3_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.917ns  (logic 0.456ns (3.057%)  route 14.461ns (96.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.461    14.145    buffer_reg_1664_1727_3_5/ADDRD1
    SLICE_X52Y96         RAMD64E                                      r  buffer_reg_1664_1727_3_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.442    38.446    buffer_reg_1664_1727_3_5/WCLK
    SLICE_X52Y96         RAMD64E                                      r  buffer_reg_1664_1727_3_5/RAMC/CLK
                         clock pessimism              0.491    38.937    
                         clock uncertainty           -0.098    38.839    
    SLICE_X52Y96         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.897    buffer_reg_1664_1727_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                 24.753    

Slack (MET) :             24.753ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_1664_1727_3_5/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.917ns  (logic 0.456ns (3.057%)  route 14.461ns (96.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.461    14.145    buffer_reg_1664_1727_3_5/ADDRD1
    SLICE_X52Y96         RAMD64E                                      r  buffer_reg_1664_1727_3_5/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.442    38.446    buffer_reg_1664_1727_3_5/WCLK
    SLICE_X52Y96         RAMD64E                                      r  buffer_reg_1664_1727_3_5/RAMD/CLK
                         clock pessimism              0.491    38.937    
                         clock uncertainty           -0.098    38.839    
    SLICE_X52Y96         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.897    buffer_reg_1664_1727_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                 24.753    

Slack (MET) :             24.895ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_384_447_12_14/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.775ns  (logic 0.456ns (3.086%)  route 14.319ns (96.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.319    14.002    buffer_reg_384_447_12_14/ADDRD1
    SLICE_X52Y94         RAMD64E                                      r  buffer_reg_384_447_12_14/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.442    38.446    buffer_reg_384_447_12_14/WCLK
    SLICE_X52Y94         RAMD64E                                      r  buffer_reg_384_447_12_14/RAMA/CLK
                         clock pessimism              0.491    38.937    
                         clock uncertainty           -0.098    38.839    
    SLICE_X52Y94         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.897    buffer_reg_384_447_12_14/RAMA
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                         -14.002    
  -------------------------------------------------------------------
                         slack                                 24.895    

Slack (MET) :             24.895ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_384_447_12_14/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.775ns  (logic 0.456ns (3.086%)  route 14.319ns (96.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.319    14.002    buffer_reg_384_447_12_14/ADDRD1
    SLICE_X52Y94         RAMD64E                                      r  buffer_reg_384_447_12_14/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.442    38.446    buffer_reg_384_447_12_14/WCLK
    SLICE_X52Y94         RAMD64E                                      r  buffer_reg_384_447_12_14/RAMB/CLK
                         clock pessimism              0.491    38.937    
                         clock uncertainty           -0.098    38.839    
    SLICE_X52Y94         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.897    buffer_reg_384_447_12_14/RAMB
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                         -14.002    
  -------------------------------------------------------------------
                         slack                                 24.895    

Slack (MET) :             24.895ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_384_447_12_14/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.775ns  (logic 0.456ns (3.086%)  route 14.319ns (96.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.319    14.002    buffer_reg_384_447_12_14/ADDRD1
    SLICE_X52Y94         RAMD64E                                      r  buffer_reg_384_447_12_14/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.442    38.446    buffer_reg_384_447_12_14/WCLK
    SLICE_X52Y94         RAMD64E                                      r  buffer_reg_384_447_12_14/RAMC/CLK
                         clock pessimism              0.491    38.937    
                         clock uncertainty           -0.098    38.839    
    SLICE_X52Y94         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.897    buffer_reg_384_447_12_14/RAMC
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                         -14.002    
  -------------------------------------------------------------------
                         slack                                 24.895    

Slack (MET) :             24.895ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_384_447_12_14/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.775ns  (logic 0.456ns (3.086%)  route 14.319ns (96.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.319    14.002    buffer_reg_384_447_12_14/ADDRD1
    SLICE_X52Y94         RAMD64E                                      r  buffer_reg_384_447_12_14/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.442    38.446    buffer_reg_384_447_12_14/WCLK
    SLICE_X52Y94         RAMD64E                                      r  buffer_reg_384_447_12_14/RAMD/CLK
                         clock pessimism              0.491    38.937    
                         clock uncertainty           -0.098    38.839    
    SLICE_X52Y94         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.897    buffer_reg_384_447_12_14/RAMD
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                         -14.002    
  -------------------------------------------------------------------
                         slack                                 24.895    

Slack (MET) :             25.046ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_704_767_12_14/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.623ns  (logic 0.456ns (3.118%)  route 14.167ns (96.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.167    13.850    buffer_reg_704_767_12_14/ADDRD1
    SLICE_X52Y92         RAMD64E                                      r  buffer_reg_704_767_12_14/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.441    38.445    buffer_reg_704_767_12_14/WCLK
    SLICE_X52Y92         RAMD64E                                      r  buffer_reg_704_767_12_14/RAMA/CLK
                         clock pessimism              0.491    38.936    
                         clock uncertainty           -0.098    38.838    
    SLICE_X52Y92         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.896    buffer_reg_704_767_12_14/RAMA
  -------------------------------------------------------------------
                         required time                         38.896    
                         arrival time                         -13.850    
  -------------------------------------------------------------------
                         slack                                 25.046    

Slack (MET) :             25.046ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_704_767_12_14/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.623ns  (logic 0.456ns (3.118%)  route 14.167ns (96.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.167    13.850    buffer_reg_704_767_12_14/ADDRD1
    SLICE_X52Y92         RAMD64E                                      r  buffer_reg_704_767_12_14/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.441    38.445    buffer_reg_704_767_12_14/WCLK
    SLICE_X52Y92         RAMD64E                                      r  buffer_reg_704_767_12_14/RAMB/CLK
                         clock pessimism              0.491    38.936    
                         clock uncertainty           -0.098    38.838    
    SLICE_X52Y92         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.896    buffer_reg_704_767_12_14/RAMB
  -------------------------------------------------------------------
                         required time                         38.896    
                         arrival time                         -13.850    
  -------------------------------------------------------------------
                         slack                                 25.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 sd_ctrl/cmd_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_ctrl/cmd_out_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.642    -0.539    sd_ctrl/clk_out1
    SLICE_X51Y112        FDSE                                         r  sd_ctrl/cmd_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y112        FDSE (Prop_fdse_C_Q)         0.141    -0.398 r  sd_ctrl/cmd_out_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.311    sd_ctrl/data1__0[3]
    SLICE_X50Y112        LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  sd_ctrl/cmd_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    sd_ctrl/cmd_out[3]_i_1_n_0
    SLICE_X50Y112        FDSE                                         r  sd_ctrl/cmd_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.915    -0.774    sd_ctrl/clk_out1
    SLICE_X50Y112        FDSE                                         r  sd_ctrl/cmd_out_reg[3]/C
                         clock pessimism              0.248    -0.526    
    SLICE_X50Y112        FDSE (Hold_fdse_C_D)         0.120    -0.406    sd_ctrl/cmd_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 sd_ctrl/cmd_out_reg[34]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_ctrl/cmd_out_reg[35]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.642    -0.539    sd_ctrl/clk_out1
    SLICE_X49Y112        FDSE                                         r  sd_ctrl/cmd_out_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDSE (Prop_fdse_C_Q)         0.141    -0.398 r  sd_ctrl/cmd_out_reg[34]/Q
                         net (fo=1, routed)           0.058    -0.339    sd_ctrl/data1__0[35]
    SLICE_X48Y112        LUT6 (Prop_lut6_I5_O)        0.045    -0.294 r  sd_ctrl/cmd_out[35]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    sd_ctrl/cmd_out[35]_i_1_n_0
    SLICE_X48Y112        FDSE                                         r  sd_ctrl/cmd_out_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.915    -0.774    sd_ctrl/clk_out1
    SLICE_X48Y112        FDSE                                         r  sd_ctrl/cmd_out_reg[35]/C
                         clock pessimism              0.248    -0.526    
    SLICE_X48Y112        FDSE (Hold_fdse_C_D)         0.091    -0.435    sd_ctrl/cmd_out_reg[35]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 byte_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_384_447_9_11/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.163%)  route 0.171ns (54.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.563    -0.618    clk
    SLICE_X51Y90         FDRE                                         r  byte_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  byte_buffer_reg[2]/Q
                         net (fo=48, routed)          0.171    -0.306    buffer_reg_384_447_9_11/DIB
    SLICE_X52Y90         RAMD64E                                      r  buffer_reg_384_447_9_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.833    -0.856    buffer_reg_384_447_9_11/WCLK
    SLICE_X52Y90         RAMD64E                                      r  buffer_reg_384_447_9_11/RAMB/CLK
                         clock pessimism              0.254    -0.602    
    SLICE_X52Y90         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.456    buffer_reg_384_447_9_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 buffer_addr_write_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_2880_2943_12_14/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.322%)  route 0.227ns (61.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.645    -0.536    clk
    SLICE_X51Y103        FDRE                                         r  buffer_addr_write_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  buffer_addr_write_reg[4]/Q
                         net (fo=1347, routed)        0.227    -0.168    buffer_reg_2880_2943_12_14/ADDRD4
    SLICE_X50Y103        RAMD64E                                      r  buffer_reg_2880_2943_12_14/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.919    -0.770    buffer_reg_2880_2943_12_14/WCLK
    SLICE_X50Y103        RAMD64E                                      r  buffer_reg_2880_2943_12_14/RAMA/CLK
                         clock pessimism              0.247    -0.523    
    SLICE_X50Y103        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.323    buffer_reg_2880_2943_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 buffer_addr_write_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_2880_2943_12_14/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.322%)  route 0.227ns (61.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.645    -0.536    clk
    SLICE_X51Y103        FDRE                                         r  buffer_addr_write_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  buffer_addr_write_reg[4]/Q
                         net (fo=1347, routed)        0.227    -0.168    buffer_reg_2880_2943_12_14/ADDRD4
    SLICE_X50Y103        RAMD64E                                      r  buffer_reg_2880_2943_12_14/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.919    -0.770    buffer_reg_2880_2943_12_14/WCLK
    SLICE_X50Y103        RAMD64E                                      r  buffer_reg_2880_2943_12_14/RAMB/CLK
                         clock pessimism              0.247    -0.523    
    SLICE_X50Y103        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.323    buffer_reg_2880_2943_12_14/RAMB
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 buffer_addr_write_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_2880_2943_12_14/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.322%)  route 0.227ns (61.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.645    -0.536    clk
    SLICE_X51Y103        FDRE                                         r  buffer_addr_write_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  buffer_addr_write_reg[4]/Q
                         net (fo=1347, routed)        0.227    -0.168    buffer_reg_2880_2943_12_14/ADDRD4
    SLICE_X50Y103        RAMD64E                                      r  buffer_reg_2880_2943_12_14/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.919    -0.770    buffer_reg_2880_2943_12_14/WCLK
    SLICE_X50Y103        RAMD64E                                      r  buffer_reg_2880_2943_12_14/RAMC/CLK
                         clock pessimism              0.247    -0.523    
    SLICE_X50Y103        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.323    buffer_reg_2880_2943_12_14/RAMC
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 buffer_addr_write_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_2880_2943_12_14/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.322%)  route 0.227ns (61.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.645    -0.536    clk
    SLICE_X51Y103        FDRE                                         r  buffer_addr_write_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  buffer_addr_write_reg[4]/Q
                         net (fo=1347, routed)        0.227    -0.168    buffer_reg_2880_2943_12_14/ADDRD4
    SLICE_X50Y103        RAMD64E                                      r  buffer_reg_2880_2943_12_14/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.919    -0.770    buffer_reg_2880_2943_12_14/WCLK
    SLICE_X50Y103        RAMD64E                                      r  buffer_reg_2880_2943_12_14/RAMD/CLK
                         clock pessimism              0.247    -0.523    
    SLICE_X50Y103        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.323    buffer_reg_2880_2943_12_14/RAMD
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sd_ctrl/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_2368_2431_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.992%)  route 0.195ns (58.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.646    -0.535    sd_ctrl/clk_out1
    SLICE_X57Y104        FDRE                                         r  sd_ctrl/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  sd_ctrl/dout_reg[5]/Q
                         net (fo=49, routed)          0.195    -0.199    buffer_reg_2368_2431_3_5/DIC
    SLICE_X54Y105        RAMD64E                                      r  buffer_reg_2368_2431_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.919    -0.770    buffer_reg_2368_2431_3_5/WCLK
    SLICE_X54Y105        RAMD64E                                      r  buffer_reg_2368_2431_3_5/RAMC/CLK
                         clock pessimism              0.270    -0.500    
    SLICE_X54Y105        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.356    buffer_reg_2368_2431_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 buffer_addr_write_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_2304_2367_12_14/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.340%)  route 0.270ns (65.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.646    -0.535    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  buffer_addr_write_reg[3]/Q
                         net (fo=1347, routed)        0.270    -0.124    buffer_reg_2304_2367_12_14/ADDRD3
    SLICE_X50Y102        RAMD64E                                      r  buffer_reg_2304_2367_12_14/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.920    -0.769    buffer_reg_2304_2367_12_14/WCLK
    SLICE_X50Y102        RAMD64E                                      r  buffer_reg_2304_2367_12_14/RAMA/CLK
                         clock pessimism              0.247    -0.522    
    SLICE_X50Y102        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.282    buffer_reg_2304_2367_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 buffer_addr_write_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_2304_2367_12_14/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.340%)  route 0.270ns (65.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.646    -0.535    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  buffer_addr_write_reg[3]/Q
                         net (fo=1347, routed)        0.270    -0.124    buffer_reg_2304_2367_12_14/ADDRD3
    SLICE_X50Y102        RAMD64E                                      r  buffer_reg_2304_2367_12_14/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.920    -0.769    buffer_reg_2304_2367_12_14/WCLK
    SLICE_X50Y102        RAMD64E                                      r  buffer_reg_2304_2367_12_14/RAMB/CLK
                         clock pessimism              0.247    -0.522    
    SLICE_X50Y102        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.282    buffer_reg_2304_2367_12_14/RAMB
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    u_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X54Y110    FSM_onehot_sector_base_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y110    FSM_onehot_sector_base_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X55Y108    FSM_onehot_sector_base_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y110    FSM_onehot_sector_base_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X52Y109    FSM_onehot_sector_base_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X48Y106    FSM_sequential_main_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X48Y106    FSM_sequential_main_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X48Y107    FSM_sequential_main_state_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y86     buffer_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y86     buffer_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y86     buffer_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y86     buffer_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y86     buffer_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y86     buffer_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y86     buffer_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y86     buffer_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X52Y93     buffer_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X52Y93     buffer_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y86     buffer_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y86     buffer_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y86     buffer_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y86     buffer_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y86     buffer_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y86     buffer_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y86     buffer_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y86     buffer_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X52Y93     buffer_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X52Y93     buffer_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       24.756ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.756ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_1664_1727_3_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.917ns  (logic 0.456ns (3.057%)  route 14.461ns (96.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.461    14.145    buffer_reg_1664_1727_3_5/ADDRD1
    SLICE_X52Y96         RAMD64E                                      r  buffer_reg_1664_1727_3_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.442    38.446    buffer_reg_1664_1727_3_5/WCLK
    SLICE_X52Y96         RAMD64E                                      r  buffer_reg_1664_1727_3_5/RAMA/CLK
                         clock pessimism              0.491    38.937    
                         clock uncertainty           -0.094    38.842    
    SLICE_X52Y96         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.900    buffer_reg_1664_1727_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         38.900    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                 24.756    

Slack (MET) :             24.756ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_1664_1727_3_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.917ns  (logic 0.456ns (3.057%)  route 14.461ns (96.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.461    14.145    buffer_reg_1664_1727_3_5/ADDRD1
    SLICE_X52Y96         RAMD64E                                      r  buffer_reg_1664_1727_3_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.442    38.446    buffer_reg_1664_1727_3_5/WCLK
    SLICE_X52Y96         RAMD64E                                      r  buffer_reg_1664_1727_3_5/RAMB/CLK
                         clock pessimism              0.491    38.937    
                         clock uncertainty           -0.094    38.842    
    SLICE_X52Y96         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.900    buffer_reg_1664_1727_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         38.900    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                 24.756    

Slack (MET) :             24.756ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_1664_1727_3_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.917ns  (logic 0.456ns (3.057%)  route 14.461ns (96.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.461    14.145    buffer_reg_1664_1727_3_5/ADDRD1
    SLICE_X52Y96         RAMD64E                                      r  buffer_reg_1664_1727_3_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.442    38.446    buffer_reg_1664_1727_3_5/WCLK
    SLICE_X52Y96         RAMD64E                                      r  buffer_reg_1664_1727_3_5/RAMC/CLK
                         clock pessimism              0.491    38.937    
                         clock uncertainty           -0.094    38.842    
    SLICE_X52Y96         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.900    buffer_reg_1664_1727_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         38.900    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                 24.756    

Slack (MET) :             24.756ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_1664_1727_3_5/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.917ns  (logic 0.456ns (3.057%)  route 14.461ns (96.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.461    14.145    buffer_reg_1664_1727_3_5/ADDRD1
    SLICE_X52Y96         RAMD64E                                      r  buffer_reg_1664_1727_3_5/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.442    38.446    buffer_reg_1664_1727_3_5/WCLK
    SLICE_X52Y96         RAMD64E                                      r  buffer_reg_1664_1727_3_5/RAMD/CLK
                         clock pessimism              0.491    38.937    
                         clock uncertainty           -0.094    38.842    
    SLICE_X52Y96         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.900    buffer_reg_1664_1727_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         38.900    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                 24.756    

Slack (MET) :             24.898ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_384_447_12_14/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.775ns  (logic 0.456ns (3.086%)  route 14.319ns (96.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.319    14.002    buffer_reg_384_447_12_14/ADDRD1
    SLICE_X52Y94         RAMD64E                                      r  buffer_reg_384_447_12_14/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.442    38.446    buffer_reg_384_447_12_14/WCLK
    SLICE_X52Y94         RAMD64E                                      r  buffer_reg_384_447_12_14/RAMA/CLK
                         clock pessimism              0.491    38.937    
                         clock uncertainty           -0.094    38.842    
    SLICE_X52Y94         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.900    buffer_reg_384_447_12_14/RAMA
  -------------------------------------------------------------------
                         required time                         38.900    
                         arrival time                         -14.002    
  -------------------------------------------------------------------
                         slack                                 24.898    

Slack (MET) :             24.898ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_384_447_12_14/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.775ns  (logic 0.456ns (3.086%)  route 14.319ns (96.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.319    14.002    buffer_reg_384_447_12_14/ADDRD1
    SLICE_X52Y94         RAMD64E                                      r  buffer_reg_384_447_12_14/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.442    38.446    buffer_reg_384_447_12_14/WCLK
    SLICE_X52Y94         RAMD64E                                      r  buffer_reg_384_447_12_14/RAMB/CLK
                         clock pessimism              0.491    38.937    
                         clock uncertainty           -0.094    38.842    
    SLICE_X52Y94         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.900    buffer_reg_384_447_12_14/RAMB
  -------------------------------------------------------------------
                         required time                         38.900    
                         arrival time                         -14.002    
  -------------------------------------------------------------------
                         slack                                 24.898    

Slack (MET) :             24.898ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_384_447_12_14/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.775ns  (logic 0.456ns (3.086%)  route 14.319ns (96.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.319    14.002    buffer_reg_384_447_12_14/ADDRD1
    SLICE_X52Y94         RAMD64E                                      r  buffer_reg_384_447_12_14/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.442    38.446    buffer_reg_384_447_12_14/WCLK
    SLICE_X52Y94         RAMD64E                                      r  buffer_reg_384_447_12_14/RAMC/CLK
                         clock pessimism              0.491    38.937    
                         clock uncertainty           -0.094    38.842    
    SLICE_X52Y94         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.900    buffer_reg_384_447_12_14/RAMC
  -------------------------------------------------------------------
                         required time                         38.900    
                         arrival time                         -14.002    
  -------------------------------------------------------------------
                         slack                                 24.898    

Slack (MET) :             24.898ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_384_447_12_14/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.775ns  (logic 0.456ns (3.086%)  route 14.319ns (96.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.319    14.002    buffer_reg_384_447_12_14/ADDRD1
    SLICE_X52Y94         RAMD64E                                      r  buffer_reg_384_447_12_14/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.442    38.446    buffer_reg_384_447_12_14/WCLK
    SLICE_X52Y94         RAMD64E                                      r  buffer_reg_384_447_12_14/RAMD/CLK
                         clock pessimism              0.491    38.937    
                         clock uncertainty           -0.094    38.842    
    SLICE_X52Y94         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.900    buffer_reg_384_447_12_14/RAMD
  -------------------------------------------------------------------
                         required time                         38.900    
                         arrival time                         -14.002    
  -------------------------------------------------------------------
                         slack                                 24.898    

Slack (MET) :             25.049ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_704_767_12_14/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.623ns  (logic 0.456ns (3.118%)  route 14.167ns (96.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.167    13.850    buffer_reg_704_767_12_14/ADDRD1
    SLICE_X52Y92         RAMD64E                                      r  buffer_reg_704_767_12_14/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.441    38.445    buffer_reg_704_767_12_14/WCLK
    SLICE_X52Y92         RAMD64E                                      r  buffer_reg_704_767_12_14/RAMA/CLK
                         clock pessimism              0.491    38.936    
                         clock uncertainty           -0.094    38.841    
    SLICE_X52Y92         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.899    buffer_reg_704_767_12_14/RAMA
  -------------------------------------------------------------------
                         required time                         38.899    
                         arrival time                         -13.850    
  -------------------------------------------------------------------
                         slack                                 25.049    

Slack (MET) :             25.049ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_704_767_12_14/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.623ns  (logic 0.456ns (3.118%)  route 14.167ns (96.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.167    13.850    buffer_reg_704_767_12_14/ADDRD1
    SLICE_X52Y92         RAMD64E                                      r  buffer_reg_704_767_12_14/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.441    38.445    buffer_reg_704_767_12_14/WCLK
    SLICE_X52Y92         RAMD64E                                      r  buffer_reg_704_767_12_14/RAMB/CLK
                         clock pessimism              0.491    38.936    
                         clock uncertainty           -0.094    38.841    
    SLICE_X52Y92         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.899    buffer_reg_704_767_12_14/RAMB
  -------------------------------------------------------------------
                         required time                         38.899    
                         arrival time                         -13.850    
  -------------------------------------------------------------------
                         slack                                 25.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 sd_ctrl/cmd_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_ctrl/cmd_out_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.642    -0.539    sd_ctrl/clk_out1
    SLICE_X51Y112        FDSE                                         r  sd_ctrl/cmd_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y112        FDSE (Prop_fdse_C_Q)         0.141    -0.398 r  sd_ctrl/cmd_out_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.311    sd_ctrl/data1__0[3]
    SLICE_X50Y112        LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  sd_ctrl/cmd_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    sd_ctrl/cmd_out[3]_i_1_n_0
    SLICE_X50Y112        FDSE                                         r  sd_ctrl/cmd_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.915    -0.774    sd_ctrl/clk_out1
    SLICE_X50Y112        FDSE                                         r  sd_ctrl/cmd_out_reg[3]/C
                         clock pessimism              0.248    -0.526    
    SLICE_X50Y112        FDSE (Hold_fdse_C_D)         0.120    -0.406    sd_ctrl/cmd_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 sd_ctrl/cmd_out_reg[34]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_ctrl/cmd_out_reg[35]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.642    -0.539    sd_ctrl/clk_out1
    SLICE_X49Y112        FDSE                                         r  sd_ctrl/cmd_out_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDSE (Prop_fdse_C_Q)         0.141    -0.398 r  sd_ctrl/cmd_out_reg[34]/Q
                         net (fo=1, routed)           0.058    -0.339    sd_ctrl/data1__0[35]
    SLICE_X48Y112        LUT6 (Prop_lut6_I5_O)        0.045    -0.294 r  sd_ctrl/cmd_out[35]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    sd_ctrl/cmd_out[35]_i_1_n_0
    SLICE_X48Y112        FDSE                                         r  sd_ctrl/cmd_out_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.915    -0.774    sd_ctrl/clk_out1
    SLICE_X48Y112        FDSE                                         r  sd_ctrl/cmd_out_reg[35]/C
                         clock pessimism              0.248    -0.526    
    SLICE_X48Y112        FDSE (Hold_fdse_C_D)         0.091    -0.435    sd_ctrl/cmd_out_reg[35]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 byte_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_384_447_9_11/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.163%)  route 0.171ns (54.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.563    -0.618    clk
    SLICE_X51Y90         FDRE                                         r  byte_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  byte_buffer_reg[2]/Q
                         net (fo=48, routed)          0.171    -0.306    buffer_reg_384_447_9_11/DIB
    SLICE_X52Y90         RAMD64E                                      r  buffer_reg_384_447_9_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.833    -0.856    buffer_reg_384_447_9_11/WCLK
    SLICE_X52Y90         RAMD64E                                      r  buffer_reg_384_447_9_11/RAMB/CLK
                         clock pessimism              0.254    -0.602    
    SLICE_X52Y90         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.456    buffer_reg_384_447_9_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 buffer_addr_write_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_2880_2943_12_14/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.322%)  route 0.227ns (61.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.645    -0.536    clk
    SLICE_X51Y103        FDRE                                         r  buffer_addr_write_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  buffer_addr_write_reg[4]/Q
                         net (fo=1347, routed)        0.227    -0.168    buffer_reg_2880_2943_12_14/ADDRD4
    SLICE_X50Y103        RAMD64E                                      r  buffer_reg_2880_2943_12_14/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.919    -0.770    buffer_reg_2880_2943_12_14/WCLK
    SLICE_X50Y103        RAMD64E                                      r  buffer_reg_2880_2943_12_14/RAMA/CLK
                         clock pessimism              0.247    -0.523    
    SLICE_X50Y103        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.323    buffer_reg_2880_2943_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 buffer_addr_write_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_2880_2943_12_14/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.322%)  route 0.227ns (61.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.645    -0.536    clk
    SLICE_X51Y103        FDRE                                         r  buffer_addr_write_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  buffer_addr_write_reg[4]/Q
                         net (fo=1347, routed)        0.227    -0.168    buffer_reg_2880_2943_12_14/ADDRD4
    SLICE_X50Y103        RAMD64E                                      r  buffer_reg_2880_2943_12_14/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.919    -0.770    buffer_reg_2880_2943_12_14/WCLK
    SLICE_X50Y103        RAMD64E                                      r  buffer_reg_2880_2943_12_14/RAMB/CLK
                         clock pessimism              0.247    -0.523    
    SLICE_X50Y103        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.323    buffer_reg_2880_2943_12_14/RAMB
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 buffer_addr_write_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_2880_2943_12_14/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.322%)  route 0.227ns (61.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.645    -0.536    clk
    SLICE_X51Y103        FDRE                                         r  buffer_addr_write_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  buffer_addr_write_reg[4]/Q
                         net (fo=1347, routed)        0.227    -0.168    buffer_reg_2880_2943_12_14/ADDRD4
    SLICE_X50Y103        RAMD64E                                      r  buffer_reg_2880_2943_12_14/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.919    -0.770    buffer_reg_2880_2943_12_14/WCLK
    SLICE_X50Y103        RAMD64E                                      r  buffer_reg_2880_2943_12_14/RAMC/CLK
                         clock pessimism              0.247    -0.523    
    SLICE_X50Y103        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.323    buffer_reg_2880_2943_12_14/RAMC
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 buffer_addr_write_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_2880_2943_12_14/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.322%)  route 0.227ns (61.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.645    -0.536    clk
    SLICE_X51Y103        FDRE                                         r  buffer_addr_write_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  buffer_addr_write_reg[4]/Q
                         net (fo=1347, routed)        0.227    -0.168    buffer_reg_2880_2943_12_14/ADDRD4
    SLICE_X50Y103        RAMD64E                                      r  buffer_reg_2880_2943_12_14/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.919    -0.770    buffer_reg_2880_2943_12_14/WCLK
    SLICE_X50Y103        RAMD64E                                      r  buffer_reg_2880_2943_12_14/RAMD/CLK
                         clock pessimism              0.247    -0.523    
    SLICE_X50Y103        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.323    buffer_reg_2880_2943_12_14/RAMD
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sd_ctrl/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_2368_2431_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.992%)  route 0.195ns (58.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.646    -0.535    sd_ctrl/clk_out1
    SLICE_X57Y104        FDRE                                         r  sd_ctrl/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  sd_ctrl/dout_reg[5]/Q
                         net (fo=49, routed)          0.195    -0.199    buffer_reg_2368_2431_3_5/DIC
    SLICE_X54Y105        RAMD64E                                      r  buffer_reg_2368_2431_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.919    -0.770    buffer_reg_2368_2431_3_5/WCLK
    SLICE_X54Y105        RAMD64E                                      r  buffer_reg_2368_2431_3_5/RAMC/CLK
                         clock pessimism              0.270    -0.500    
    SLICE_X54Y105        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.356    buffer_reg_2368_2431_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 buffer_addr_write_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_2304_2367_12_14/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.340%)  route 0.270ns (65.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.646    -0.535    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  buffer_addr_write_reg[3]/Q
                         net (fo=1347, routed)        0.270    -0.124    buffer_reg_2304_2367_12_14/ADDRD3
    SLICE_X50Y102        RAMD64E                                      r  buffer_reg_2304_2367_12_14/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.920    -0.769    buffer_reg_2304_2367_12_14/WCLK
    SLICE_X50Y102        RAMD64E                                      r  buffer_reg_2304_2367_12_14/RAMA/CLK
                         clock pessimism              0.247    -0.522    
    SLICE_X50Y102        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.282    buffer_reg_2304_2367_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 buffer_addr_write_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_2304_2367_12_14/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.340%)  route 0.270ns (65.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.646    -0.535    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  buffer_addr_write_reg[3]/Q
                         net (fo=1347, routed)        0.270    -0.124    buffer_reg_2304_2367_12_14/ADDRD3
    SLICE_X50Y102        RAMD64E                                      r  buffer_reg_2304_2367_12_14/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.920    -0.769    buffer_reg_2304_2367_12_14/WCLK
    SLICE_X50Y102        RAMD64E                                      r  buffer_reg_2304_2367_12_14/RAMB/CLK
                         clock pessimism              0.247    -0.522    
    SLICE_X50Y102        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.282    buffer_reg_2304_2367_12_14/RAMB
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    u_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X54Y110    FSM_onehot_sector_base_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y110    FSM_onehot_sector_base_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X55Y108    FSM_onehot_sector_base_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y110    FSM_onehot_sector_base_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X52Y109    FSM_onehot_sector_base_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X48Y106    FSM_sequential_main_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X48Y106    FSM_sequential_main_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X48Y107    FSM_sequential_main_state_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y86     buffer_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y86     buffer_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y86     buffer_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y86     buffer_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y86     buffer_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y86     buffer_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y86     buffer_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y86     buffer_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X52Y93     buffer_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X52Y93     buffer_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y86     buffer_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y86     buffer_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y86     buffer_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y86     buffer_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y86     buffer_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y86     buffer_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y86     buffer_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y86     buffer_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X52Y93     buffer_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X52Y93     buffer_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       24.753ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.753ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_1664_1727_3_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.917ns  (logic 0.456ns (3.057%)  route 14.461ns (96.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.461    14.145    buffer_reg_1664_1727_3_5/ADDRD1
    SLICE_X52Y96         RAMD64E                                      r  buffer_reg_1664_1727_3_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.442    38.446    buffer_reg_1664_1727_3_5/WCLK
    SLICE_X52Y96         RAMD64E                                      r  buffer_reg_1664_1727_3_5/RAMA/CLK
                         clock pessimism              0.491    38.937    
                         clock uncertainty           -0.098    38.839    
    SLICE_X52Y96         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.897    buffer_reg_1664_1727_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                 24.753    

Slack (MET) :             24.753ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_1664_1727_3_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.917ns  (logic 0.456ns (3.057%)  route 14.461ns (96.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.461    14.145    buffer_reg_1664_1727_3_5/ADDRD1
    SLICE_X52Y96         RAMD64E                                      r  buffer_reg_1664_1727_3_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.442    38.446    buffer_reg_1664_1727_3_5/WCLK
    SLICE_X52Y96         RAMD64E                                      r  buffer_reg_1664_1727_3_5/RAMB/CLK
                         clock pessimism              0.491    38.937    
                         clock uncertainty           -0.098    38.839    
    SLICE_X52Y96         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.897    buffer_reg_1664_1727_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                 24.753    

Slack (MET) :             24.753ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_1664_1727_3_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.917ns  (logic 0.456ns (3.057%)  route 14.461ns (96.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.461    14.145    buffer_reg_1664_1727_3_5/ADDRD1
    SLICE_X52Y96         RAMD64E                                      r  buffer_reg_1664_1727_3_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.442    38.446    buffer_reg_1664_1727_3_5/WCLK
    SLICE_X52Y96         RAMD64E                                      r  buffer_reg_1664_1727_3_5/RAMC/CLK
                         clock pessimism              0.491    38.937    
                         clock uncertainty           -0.098    38.839    
    SLICE_X52Y96         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.897    buffer_reg_1664_1727_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                 24.753    

Slack (MET) :             24.753ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_1664_1727_3_5/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.917ns  (logic 0.456ns (3.057%)  route 14.461ns (96.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.461    14.145    buffer_reg_1664_1727_3_5/ADDRD1
    SLICE_X52Y96         RAMD64E                                      r  buffer_reg_1664_1727_3_5/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.442    38.446    buffer_reg_1664_1727_3_5/WCLK
    SLICE_X52Y96         RAMD64E                                      r  buffer_reg_1664_1727_3_5/RAMD/CLK
                         clock pessimism              0.491    38.937    
                         clock uncertainty           -0.098    38.839    
    SLICE_X52Y96         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.897    buffer_reg_1664_1727_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                 24.753    

Slack (MET) :             24.895ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_384_447_12_14/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.775ns  (logic 0.456ns (3.086%)  route 14.319ns (96.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.319    14.002    buffer_reg_384_447_12_14/ADDRD1
    SLICE_X52Y94         RAMD64E                                      r  buffer_reg_384_447_12_14/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.442    38.446    buffer_reg_384_447_12_14/WCLK
    SLICE_X52Y94         RAMD64E                                      r  buffer_reg_384_447_12_14/RAMA/CLK
                         clock pessimism              0.491    38.937    
                         clock uncertainty           -0.098    38.839    
    SLICE_X52Y94         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.897    buffer_reg_384_447_12_14/RAMA
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                         -14.002    
  -------------------------------------------------------------------
                         slack                                 24.895    

Slack (MET) :             24.895ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_384_447_12_14/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.775ns  (logic 0.456ns (3.086%)  route 14.319ns (96.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.319    14.002    buffer_reg_384_447_12_14/ADDRD1
    SLICE_X52Y94         RAMD64E                                      r  buffer_reg_384_447_12_14/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.442    38.446    buffer_reg_384_447_12_14/WCLK
    SLICE_X52Y94         RAMD64E                                      r  buffer_reg_384_447_12_14/RAMB/CLK
                         clock pessimism              0.491    38.937    
                         clock uncertainty           -0.098    38.839    
    SLICE_X52Y94         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.897    buffer_reg_384_447_12_14/RAMB
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                         -14.002    
  -------------------------------------------------------------------
                         slack                                 24.895    

Slack (MET) :             24.895ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_384_447_12_14/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.775ns  (logic 0.456ns (3.086%)  route 14.319ns (96.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.319    14.002    buffer_reg_384_447_12_14/ADDRD1
    SLICE_X52Y94         RAMD64E                                      r  buffer_reg_384_447_12_14/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.442    38.446    buffer_reg_384_447_12_14/WCLK
    SLICE_X52Y94         RAMD64E                                      r  buffer_reg_384_447_12_14/RAMC/CLK
                         clock pessimism              0.491    38.937    
                         clock uncertainty           -0.098    38.839    
    SLICE_X52Y94         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.897    buffer_reg_384_447_12_14/RAMC
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                         -14.002    
  -------------------------------------------------------------------
                         slack                                 24.895    

Slack (MET) :             24.895ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_384_447_12_14/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.775ns  (logic 0.456ns (3.086%)  route 14.319ns (96.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.319    14.002    buffer_reg_384_447_12_14/ADDRD1
    SLICE_X52Y94         RAMD64E                                      r  buffer_reg_384_447_12_14/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.442    38.446    buffer_reg_384_447_12_14/WCLK
    SLICE_X52Y94         RAMD64E                                      r  buffer_reg_384_447_12_14/RAMD/CLK
                         clock pessimism              0.491    38.937    
                         clock uncertainty           -0.098    38.839    
    SLICE_X52Y94         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.897    buffer_reg_384_447_12_14/RAMD
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                         -14.002    
  -------------------------------------------------------------------
                         slack                                 24.895    

Slack (MET) :             25.046ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_704_767_12_14/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.623ns  (logic 0.456ns (3.118%)  route 14.167ns (96.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.167    13.850    buffer_reg_704_767_12_14/ADDRD1
    SLICE_X52Y92         RAMD64E                                      r  buffer_reg_704_767_12_14/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.441    38.445    buffer_reg_704_767_12_14/WCLK
    SLICE_X52Y92         RAMD64E                                      r  buffer_reg_704_767_12_14/RAMA/CLK
                         clock pessimism              0.491    38.936    
                         clock uncertainty           -0.098    38.838    
    SLICE_X52Y92         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.896    buffer_reg_704_767_12_14/RAMA
  -------------------------------------------------------------------
                         required time                         38.896    
                         arrival time                         -13.850    
  -------------------------------------------------------------------
                         slack                                 25.046    

Slack (MET) :             25.046ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_704_767_12_14/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.623ns  (logic 0.456ns (3.118%)  route 14.167ns (96.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.167    13.850    buffer_reg_704_767_12_14/ADDRD1
    SLICE_X52Y92         RAMD64E                                      r  buffer_reg_704_767_12_14/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.441    38.445    buffer_reg_704_767_12_14/WCLK
    SLICE_X52Y92         RAMD64E                                      r  buffer_reg_704_767_12_14/RAMB/CLK
                         clock pessimism              0.491    38.936    
                         clock uncertainty           -0.098    38.838    
    SLICE_X52Y92         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.896    buffer_reg_704_767_12_14/RAMB
  -------------------------------------------------------------------
                         required time                         38.896    
                         arrival time                         -13.850    
  -------------------------------------------------------------------
                         slack                                 25.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 sd_ctrl/cmd_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_ctrl/cmd_out_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.642    -0.539    sd_ctrl/clk_out1
    SLICE_X51Y112        FDSE                                         r  sd_ctrl/cmd_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y112        FDSE (Prop_fdse_C_Q)         0.141    -0.398 r  sd_ctrl/cmd_out_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.311    sd_ctrl/data1__0[3]
    SLICE_X50Y112        LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  sd_ctrl/cmd_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    sd_ctrl/cmd_out[3]_i_1_n_0
    SLICE_X50Y112        FDSE                                         r  sd_ctrl/cmd_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.915    -0.774    sd_ctrl/clk_out1
    SLICE_X50Y112        FDSE                                         r  sd_ctrl/cmd_out_reg[3]/C
                         clock pessimism              0.248    -0.526    
                         clock uncertainty            0.098    -0.428    
    SLICE_X50Y112        FDSE (Hold_fdse_C_D)         0.120    -0.308    sd_ctrl/cmd_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 sd_ctrl/cmd_out_reg[34]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_ctrl/cmd_out_reg[35]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.642    -0.539    sd_ctrl/clk_out1
    SLICE_X49Y112        FDSE                                         r  sd_ctrl/cmd_out_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDSE (Prop_fdse_C_Q)         0.141    -0.398 r  sd_ctrl/cmd_out_reg[34]/Q
                         net (fo=1, routed)           0.058    -0.339    sd_ctrl/data1__0[35]
    SLICE_X48Y112        LUT6 (Prop_lut6_I5_O)        0.045    -0.294 r  sd_ctrl/cmd_out[35]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    sd_ctrl/cmd_out[35]_i_1_n_0
    SLICE_X48Y112        FDSE                                         r  sd_ctrl/cmd_out_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.915    -0.774    sd_ctrl/clk_out1
    SLICE_X48Y112        FDSE                                         r  sd_ctrl/cmd_out_reg[35]/C
                         clock pessimism              0.248    -0.526    
                         clock uncertainty            0.098    -0.428    
    SLICE_X48Y112        FDSE (Hold_fdse_C_D)         0.091    -0.337    sd_ctrl/cmd_out_reg[35]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 byte_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_384_447_9_11/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.163%)  route 0.171ns (54.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.563    -0.618    clk
    SLICE_X51Y90         FDRE                                         r  byte_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  byte_buffer_reg[2]/Q
                         net (fo=48, routed)          0.171    -0.306    buffer_reg_384_447_9_11/DIB
    SLICE_X52Y90         RAMD64E                                      r  buffer_reg_384_447_9_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.833    -0.856    buffer_reg_384_447_9_11/WCLK
    SLICE_X52Y90         RAMD64E                                      r  buffer_reg_384_447_9_11/RAMB/CLK
                         clock pessimism              0.254    -0.602    
                         clock uncertainty            0.098    -0.505    
    SLICE_X52Y90         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.359    buffer_reg_384_447_9_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 buffer_addr_write_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_2880_2943_12_14/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.322%)  route 0.227ns (61.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.645    -0.536    clk
    SLICE_X51Y103        FDRE                                         r  buffer_addr_write_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  buffer_addr_write_reg[4]/Q
                         net (fo=1347, routed)        0.227    -0.168    buffer_reg_2880_2943_12_14/ADDRD4
    SLICE_X50Y103        RAMD64E                                      r  buffer_reg_2880_2943_12_14/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.919    -0.770    buffer_reg_2880_2943_12_14/WCLK
    SLICE_X50Y103        RAMD64E                                      r  buffer_reg_2880_2943_12_14/RAMA/CLK
                         clock pessimism              0.247    -0.523    
                         clock uncertainty            0.098    -0.425    
    SLICE_X50Y103        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.225    buffer_reg_2880_2943_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 buffer_addr_write_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_2880_2943_12_14/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.322%)  route 0.227ns (61.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.645    -0.536    clk
    SLICE_X51Y103        FDRE                                         r  buffer_addr_write_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  buffer_addr_write_reg[4]/Q
                         net (fo=1347, routed)        0.227    -0.168    buffer_reg_2880_2943_12_14/ADDRD4
    SLICE_X50Y103        RAMD64E                                      r  buffer_reg_2880_2943_12_14/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.919    -0.770    buffer_reg_2880_2943_12_14/WCLK
    SLICE_X50Y103        RAMD64E                                      r  buffer_reg_2880_2943_12_14/RAMB/CLK
                         clock pessimism              0.247    -0.523    
                         clock uncertainty            0.098    -0.425    
    SLICE_X50Y103        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.225    buffer_reg_2880_2943_12_14/RAMB
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 buffer_addr_write_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_2880_2943_12_14/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.322%)  route 0.227ns (61.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.645    -0.536    clk
    SLICE_X51Y103        FDRE                                         r  buffer_addr_write_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  buffer_addr_write_reg[4]/Q
                         net (fo=1347, routed)        0.227    -0.168    buffer_reg_2880_2943_12_14/ADDRD4
    SLICE_X50Y103        RAMD64E                                      r  buffer_reg_2880_2943_12_14/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.919    -0.770    buffer_reg_2880_2943_12_14/WCLK
    SLICE_X50Y103        RAMD64E                                      r  buffer_reg_2880_2943_12_14/RAMC/CLK
                         clock pessimism              0.247    -0.523    
                         clock uncertainty            0.098    -0.425    
    SLICE_X50Y103        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.225    buffer_reg_2880_2943_12_14/RAMC
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 buffer_addr_write_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_2880_2943_12_14/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.322%)  route 0.227ns (61.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.645    -0.536    clk
    SLICE_X51Y103        FDRE                                         r  buffer_addr_write_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  buffer_addr_write_reg[4]/Q
                         net (fo=1347, routed)        0.227    -0.168    buffer_reg_2880_2943_12_14/ADDRD4
    SLICE_X50Y103        RAMD64E                                      r  buffer_reg_2880_2943_12_14/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.919    -0.770    buffer_reg_2880_2943_12_14/WCLK
    SLICE_X50Y103        RAMD64E                                      r  buffer_reg_2880_2943_12_14/RAMD/CLK
                         clock pessimism              0.247    -0.523    
                         clock uncertainty            0.098    -0.425    
    SLICE_X50Y103        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.225    buffer_reg_2880_2943_12_14/RAMD
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sd_ctrl/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_2368_2431_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.992%)  route 0.195ns (58.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.646    -0.535    sd_ctrl/clk_out1
    SLICE_X57Y104        FDRE                                         r  sd_ctrl/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  sd_ctrl/dout_reg[5]/Q
                         net (fo=49, routed)          0.195    -0.199    buffer_reg_2368_2431_3_5/DIC
    SLICE_X54Y105        RAMD64E                                      r  buffer_reg_2368_2431_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.919    -0.770    buffer_reg_2368_2431_3_5/WCLK
    SLICE_X54Y105        RAMD64E                                      r  buffer_reg_2368_2431_3_5/RAMC/CLK
                         clock pessimism              0.270    -0.500    
                         clock uncertainty            0.098    -0.402    
    SLICE_X54Y105        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.258    buffer_reg_2368_2431_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 buffer_addr_write_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_2304_2367_12_14/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.340%)  route 0.270ns (65.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.646    -0.535    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  buffer_addr_write_reg[3]/Q
                         net (fo=1347, routed)        0.270    -0.124    buffer_reg_2304_2367_12_14/ADDRD3
    SLICE_X50Y102        RAMD64E                                      r  buffer_reg_2304_2367_12_14/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.920    -0.769    buffer_reg_2304_2367_12_14/WCLK
    SLICE_X50Y102        RAMD64E                                      r  buffer_reg_2304_2367_12_14/RAMA/CLK
                         clock pessimism              0.247    -0.522    
                         clock uncertainty            0.098    -0.424    
    SLICE_X50Y102        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.184    buffer_reg_2304_2367_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 buffer_addr_write_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_2304_2367_12_14/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.340%)  route 0.270ns (65.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.646    -0.535    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  buffer_addr_write_reg[3]/Q
                         net (fo=1347, routed)        0.270    -0.124    buffer_reg_2304_2367_12_14/ADDRD3
    SLICE_X50Y102        RAMD64E                                      r  buffer_reg_2304_2367_12_14/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.920    -0.769    buffer_reg_2304_2367_12_14/WCLK
    SLICE_X50Y102        RAMD64E                                      r  buffer_reg_2304_2367_12_14/RAMB/CLK
                         clock pessimism              0.247    -0.522    
                         clock uncertainty            0.098    -0.424    
    SLICE_X50Y102        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.184    buffer_reg_2304_2367_12_14/RAMB
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.060    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       24.753ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.753ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_1664_1727_3_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.917ns  (logic 0.456ns (3.057%)  route 14.461ns (96.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.461    14.145    buffer_reg_1664_1727_3_5/ADDRD1
    SLICE_X52Y96         RAMD64E                                      r  buffer_reg_1664_1727_3_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.442    38.446    buffer_reg_1664_1727_3_5/WCLK
    SLICE_X52Y96         RAMD64E                                      r  buffer_reg_1664_1727_3_5/RAMA/CLK
                         clock pessimism              0.491    38.937    
                         clock uncertainty           -0.098    38.839    
    SLICE_X52Y96         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.897    buffer_reg_1664_1727_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                 24.753    

Slack (MET) :             24.753ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_1664_1727_3_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.917ns  (logic 0.456ns (3.057%)  route 14.461ns (96.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.461    14.145    buffer_reg_1664_1727_3_5/ADDRD1
    SLICE_X52Y96         RAMD64E                                      r  buffer_reg_1664_1727_3_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.442    38.446    buffer_reg_1664_1727_3_5/WCLK
    SLICE_X52Y96         RAMD64E                                      r  buffer_reg_1664_1727_3_5/RAMB/CLK
                         clock pessimism              0.491    38.937    
                         clock uncertainty           -0.098    38.839    
    SLICE_X52Y96         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.897    buffer_reg_1664_1727_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                 24.753    

Slack (MET) :             24.753ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_1664_1727_3_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.917ns  (logic 0.456ns (3.057%)  route 14.461ns (96.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.461    14.145    buffer_reg_1664_1727_3_5/ADDRD1
    SLICE_X52Y96         RAMD64E                                      r  buffer_reg_1664_1727_3_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.442    38.446    buffer_reg_1664_1727_3_5/WCLK
    SLICE_X52Y96         RAMD64E                                      r  buffer_reg_1664_1727_3_5/RAMC/CLK
                         clock pessimism              0.491    38.937    
                         clock uncertainty           -0.098    38.839    
    SLICE_X52Y96         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.897    buffer_reg_1664_1727_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                 24.753    

Slack (MET) :             24.753ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_1664_1727_3_5/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.917ns  (logic 0.456ns (3.057%)  route 14.461ns (96.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.461    14.145    buffer_reg_1664_1727_3_5/ADDRD1
    SLICE_X52Y96         RAMD64E                                      r  buffer_reg_1664_1727_3_5/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.442    38.446    buffer_reg_1664_1727_3_5/WCLK
    SLICE_X52Y96         RAMD64E                                      r  buffer_reg_1664_1727_3_5/RAMD/CLK
                         clock pessimism              0.491    38.937    
                         clock uncertainty           -0.098    38.839    
    SLICE_X52Y96         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.897    buffer_reg_1664_1727_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                 24.753    

Slack (MET) :             24.895ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_384_447_12_14/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.775ns  (logic 0.456ns (3.086%)  route 14.319ns (96.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.319    14.002    buffer_reg_384_447_12_14/ADDRD1
    SLICE_X52Y94         RAMD64E                                      r  buffer_reg_384_447_12_14/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.442    38.446    buffer_reg_384_447_12_14/WCLK
    SLICE_X52Y94         RAMD64E                                      r  buffer_reg_384_447_12_14/RAMA/CLK
                         clock pessimism              0.491    38.937    
                         clock uncertainty           -0.098    38.839    
    SLICE_X52Y94         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.897    buffer_reg_384_447_12_14/RAMA
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                         -14.002    
  -------------------------------------------------------------------
                         slack                                 24.895    

Slack (MET) :             24.895ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_384_447_12_14/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.775ns  (logic 0.456ns (3.086%)  route 14.319ns (96.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.319    14.002    buffer_reg_384_447_12_14/ADDRD1
    SLICE_X52Y94         RAMD64E                                      r  buffer_reg_384_447_12_14/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.442    38.446    buffer_reg_384_447_12_14/WCLK
    SLICE_X52Y94         RAMD64E                                      r  buffer_reg_384_447_12_14/RAMB/CLK
                         clock pessimism              0.491    38.937    
                         clock uncertainty           -0.098    38.839    
    SLICE_X52Y94         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.897    buffer_reg_384_447_12_14/RAMB
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                         -14.002    
  -------------------------------------------------------------------
                         slack                                 24.895    

Slack (MET) :             24.895ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_384_447_12_14/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.775ns  (logic 0.456ns (3.086%)  route 14.319ns (96.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.319    14.002    buffer_reg_384_447_12_14/ADDRD1
    SLICE_X52Y94         RAMD64E                                      r  buffer_reg_384_447_12_14/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.442    38.446    buffer_reg_384_447_12_14/WCLK
    SLICE_X52Y94         RAMD64E                                      r  buffer_reg_384_447_12_14/RAMC/CLK
                         clock pessimism              0.491    38.937    
                         clock uncertainty           -0.098    38.839    
    SLICE_X52Y94         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.897    buffer_reg_384_447_12_14/RAMC
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                         -14.002    
  -------------------------------------------------------------------
                         slack                                 24.895    

Slack (MET) :             24.895ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_384_447_12_14/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.775ns  (logic 0.456ns (3.086%)  route 14.319ns (96.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.319    14.002    buffer_reg_384_447_12_14/ADDRD1
    SLICE_X52Y94         RAMD64E                                      r  buffer_reg_384_447_12_14/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.442    38.446    buffer_reg_384_447_12_14/WCLK
    SLICE_X52Y94         RAMD64E                                      r  buffer_reg_384_447_12_14/RAMD/CLK
                         clock pessimism              0.491    38.937    
                         clock uncertainty           -0.098    38.839    
    SLICE_X52Y94         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.897    buffer_reg_384_447_12_14/RAMD
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                         -14.002    
  -------------------------------------------------------------------
                         slack                                 24.895    

Slack (MET) :             25.046ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_704_767_12_14/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.623ns  (logic 0.456ns (3.118%)  route 14.167ns (96.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.167    13.850    buffer_reg_704_767_12_14/ADDRD1
    SLICE_X52Y92         RAMD64E                                      r  buffer_reg_704_767_12_14/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.441    38.445    buffer_reg_704_767_12_14/WCLK
    SLICE_X52Y92         RAMD64E                                      r  buffer_reg_704_767_12_14/RAMA/CLK
                         clock pessimism              0.491    38.936    
                         clock uncertainty           -0.098    38.838    
    SLICE_X52Y92         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.896    buffer_reg_704_767_12_14/RAMA
  -------------------------------------------------------------------
                         required time                         38.896    
                         arrival time                         -13.850    
  -------------------------------------------------------------------
                         slack                                 25.046    

Slack (MET) :             25.046ns  (required time - arrival time)
  Source:                 buffer_addr_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_704_767_12_14/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.623ns  (logic 0.456ns (3.118%)  route 14.167ns (96.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.739    -0.773    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  buffer_addr_write_reg[1]/Q
                         net (fo=1347, routed)       14.167    13.850    buffer_reg_704_767_12_14/ADDRD1
    SLICE_X52Y92         RAMD64E                                      r  buffer_reg_704_767_12_14/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.441    38.445    buffer_reg_704_767_12_14/WCLK
    SLICE_X52Y92         RAMD64E                                      r  buffer_reg_704_767_12_14/RAMB/CLK
                         clock pessimism              0.491    38.936    
                         clock uncertainty           -0.098    38.838    
    SLICE_X52Y92         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    38.896    buffer_reg_704_767_12_14/RAMB
  -------------------------------------------------------------------
                         required time                         38.896    
                         arrival time                         -13.850    
  -------------------------------------------------------------------
                         slack                                 25.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 sd_ctrl/cmd_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_ctrl/cmd_out_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.642    -0.539    sd_ctrl/clk_out1
    SLICE_X51Y112        FDSE                                         r  sd_ctrl/cmd_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y112        FDSE (Prop_fdse_C_Q)         0.141    -0.398 r  sd_ctrl/cmd_out_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.311    sd_ctrl/data1__0[3]
    SLICE_X50Y112        LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  sd_ctrl/cmd_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    sd_ctrl/cmd_out[3]_i_1_n_0
    SLICE_X50Y112        FDSE                                         r  sd_ctrl/cmd_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.915    -0.774    sd_ctrl/clk_out1
    SLICE_X50Y112        FDSE                                         r  sd_ctrl/cmd_out_reg[3]/C
                         clock pessimism              0.248    -0.526    
                         clock uncertainty            0.098    -0.428    
    SLICE_X50Y112        FDSE (Hold_fdse_C_D)         0.120    -0.308    sd_ctrl/cmd_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 sd_ctrl/cmd_out_reg[34]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_ctrl/cmd_out_reg[35]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.642    -0.539    sd_ctrl/clk_out1
    SLICE_X49Y112        FDSE                                         r  sd_ctrl/cmd_out_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDSE (Prop_fdse_C_Q)         0.141    -0.398 r  sd_ctrl/cmd_out_reg[34]/Q
                         net (fo=1, routed)           0.058    -0.339    sd_ctrl/data1__0[35]
    SLICE_X48Y112        LUT6 (Prop_lut6_I5_O)        0.045    -0.294 r  sd_ctrl/cmd_out[35]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    sd_ctrl/cmd_out[35]_i_1_n_0
    SLICE_X48Y112        FDSE                                         r  sd_ctrl/cmd_out_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.915    -0.774    sd_ctrl/clk_out1
    SLICE_X48Y112        FDSE                                         r  sd_ctrl/cmd_out_reg[35]/C
                         clock pessimism              0.248    -0.526    
                         clock uncertainty            0.098    -0.428    
    SLICE_X48Y112        FDSE (Hold_fdse_C_D)         0.091    -0.337    sd_ctrl/cmd_out_reg[35]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 byte_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_384_447_9_11/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.163%)  route 0.171ns (54.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.563    -0.618    clk
    SLICE_X51Y90         FDRE                                         r  byte_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  byte_buffer_reg[2]/Q
                         net (fo=48, routed)          0.171    -0.306    buffer_reg_384_447_9_11/DIB
    SLICE_X52Y90         RAMD64E                                      r  buffer_reg_384_447_9_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.833    -0.856    buffer_reg_384_447_9_11/WCLK
    SLICE_X52Y90         RAMD64E                                      r  buffer_reg_384_447_9_11/RAMB/CLK
                         clock pessimism              0.254    -0.602    
                         clock uncertainty            0.098    -0.505    
    SLICE_X52Y90         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.359    buffer_reg_384_447_9_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 buffer_addr_write_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_2880_2943_12_14/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.322%)  route 0.227ns (61.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.645    -0.536    clk
    SLICE_X51Y103        FDRE                                         r  buffer_addr_write_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  buffer_addr_write_reg[4]/Q
                         net (fo=1347, routed)        0.227    -0.168    buffer_reg_2880_2943_12_14/ADDRD4
    SLICE_X50Y103        RAMD64E                                      r  buffer_reg_2880_2943_12_14/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.919    -0.770    buffer_reg_2880_2943_12_14/WCLK
    SLICE_X50Y103        RAMD64E                                      r  buffer_reg_2880_2943_12_14/RAMA/CLK
                         clock pessimism              0.247    -0.523    
                         clock uncertainty            0.098    -0.425    
    SLICE_X50Y103        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.225    buffer_reg_2880_2943_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 buffer_addr_write_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_2880_2943_12_14/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.322%)  route 0.227ns (61.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.645    -0.536    clk
    SLICE_X51Y103        FDRE                                         r  buffer_addr_write_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  buffer_addr_write_reg[4]/Q
                         net (fo=1347, routed)        0.227    -0.168    buffer_reg_2880_2943_12_14/ADDRD4
    SLICE_X50Y103        RAMD64E                                      r  buffer_reg_2880_2943_12_14/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.919    -0.770    buffer_reg_2880_2943_12_14/WCLK
    SLICE_X50Y103        RAMD64E                                      r  buffer_reg_2880_2943_12_14/RAMB/CLK
                         clock pessimism              0.247    -0.523    
                         clock uncertainty            0.098    -0.425    
    SLICE_X50Y103        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.225    buffer_reg_2880_2943_12_14/RAMB
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 buffer_addr_write_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_2880_2943_12_14/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.322%)  route 0.227ns (61.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.645    -0.536    clk
    SLICE_X51Y103        FDRE                                         r  buffer_addr_write_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  buffer_addr_write_reg[4]/Q
                         net (fo=1347, routed)        0.227    -0.168    buffer_reg_2880_2943_12_14/ADDRD4
    SLICE_X50Y103        RAMD64E                                      r  buffer_reg_2880_2943_12_14/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.919    -0.770    buffer_reg_2880_2943_12_14/WCLK
    SLICE_X50Y103        RAMD64E                                      r  buffer_reg_2880_2943_12_14/RAMC/CLK
                         clock pessimism              0.247    -0.523    
                         clock uncertainty            0.098    -0.425    
    SLICE_X50Y103        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.225    buffer_reg_2880_2943_12_14/RAMC
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 buffer_addr_write_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_2880_2943_12_14/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.322%)  route 0.227ns (61.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.645    -0.536    clk
    SLICE_X51Y103        FDRE                                         r  buffer_addr_write_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  buffer_addr_write_reg[4]/Q
                         net (fo=1347, routed)        0.227    -0.168    buffer_reg_2880_2943_12_14/ADDRD4
    SLICE_X50Y103        RAMD64E                                      r  buffer_reg_2880_2943_12_14/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.919    -0.770    buffer_reg_2880_2943_12_14/WCLK
    SLICE_X50Y103        RAMD64E                                      r  buffer_reg_2880_2943_12_14/RAMD/CLK
                         clock pessimism              0.247    -0.523    
                         clock uncertainty            0.098    -0.425    
    SLICE_X50Y103        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.225    buffer_reg_2880_2943_12_14/RAMD
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sd_ctrl/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_2368_2431_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.992%)  route 0.195ns (58.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.646    -0.535    sd_ctrl/clk_out1
    SLICE_X57Y104        FDRE                                         r  sd_ctrl/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  sd_ctrl/dout_reg[5]/Q
                         net (fo=49, routed)          0.195    -0.199    buffer_reg_2368_2431_3_5/DIC
    SLICE_X54Y105        RAMD64E                                      r  buffer_reg_2368_2431_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.919    -0.770    buffer_reg_2368_2431_3_5/WCLK
    SLICE_X54Y105        RAMD64E                                      r  buffer_reg_2368_2431_3_5/RAMC/CLK
                         clock pessimism              0.270    -0.500    
                         clock uncertainty            0.098    -0.402    
    SLICE_X54Y105        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.258    buffer_reg_2368_2431_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 buffer_addr_write_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_2304_2367_12_14/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.340%)  route 0.270ns (65.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.646    -0.535    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  buffer_addr_write_reg[3]/Q
                         net (fo=1347, routed)        0.270    -0.124    buffer_reg_2304_2367_12_14/ADDRD3
    SLICE_X50Y102        RAMD64E                                      r  buffer_reg_2304_2367_12_14/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.920    -0.769    buffer_reg_2304_2367_12_14/WCLK
    SLICE_X50Y102        RAMD64E                                      r  buffer_reg_2304_2367_12_14/RAMA/CLK
                         clock pessimism              0.247    -0.522    
                         clock uncertainty            0.098    -0.424    
    SLICE_X50Y102        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.184    buffer_reg_2304_2367_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 buffer_addr_write_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_reg_2304_2367_12_14/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.340%)  route 0.270ns (65.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.646    -0.535    clk
    SLICE_X51Y102        FDRE                                         r  buffer_addr_write_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  buffer_addr_write_reg[3]/Q
                         net (fo=1347, routed)        0.270    -0.124    buffer_reg_2304_2367_12_14/ADDRD3
    SLICE_X50Y102        RAMD64E                                      r  buffer_reg_2304_2367_12_14/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.920    -0.769    buffer_reg_2304_2367_12_14/WCLK
    SLICE_X50Y102        RAMD64E                                      r  buffer_reg_2304_2367_12_14/RAMB/CLK
                         clock pessimism              0.247    -0.522    
                         clock uncertainty            0.098    -0.424    
    SLICE_X50Y102        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.184    buffer_reg_2304_2367_12_14/RAMB
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.060    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.979ns  (logic 12.760ns (30.396%)  route 29.219ns (69.604%))
  Logic Levels:           35  (CARRY4=12 LUT2=3 LUT3=2 LUT4=5 LUT6=9 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.622    -0.890    vga_sync_unit/clk_out1
    SLICE_X62Y87         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=18, routed)          1.025     0.591    vga_sync_unit/pixel_x[8]
    SLICE_X61Y87         LUT6 (Prop_lut6_I2_O)        0.124     0.715 f  vga_sync_unit/buffer_reg_0_63_0_2_i_11/O
                         net (fo=9, routed)           0.829     1.544    vga_sync_unit/buffer_reg_0_63_0_2_i_11_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.668 r  vga_sync_unit/buffer_reg_0_63_0_2_i_12/O
                         net (fo=9, routed)           0.840     2.507    vga_sync_unit/buffer_reg_0_63_0_2_i_12_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  vga_sync_unit/buffer_reg_0_63_0_2_i_13/O
                         net (fo=13, routed)          1.393     4.025    vga_sync_unit/buffer_reg_0_63_0_2_i_13_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.149 r  vga_sync_unit/buffer_reg_0_63_0_2_i_14/O
                         net (fo=6, routed)           0.313     4.461    vga_sync_unit/buffer_reg_0_63_0_2_i_14_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I2_O)        0.124     4.585 r  vga_sync_unit/buffer_reg_0_63_15_15_i_1/O
                         net (fo=48, routed)          6.230    10.815    buffer_reg_1664_1727_15_15/DPRA0
    SLICE_X42Y76         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.939 r  buffer_reg_1664_1727_15_15/DP/O
                         net (fo=1, routed)           0.975    11.914    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I1_O)        0.124    12.038 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    12.038    vga_sync_unit/vga_r_OBUF[3]_inst_i_92_n_0
    SLICE_X43Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    12.250 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    12.250    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_n_0
    SLICE_X43Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    12.344 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           1.252    13.596    vga_sync_unit/vga_r_OBUF[3]_inst_i_18_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I3_O)        0.316    13.912 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_253/O
                         net (fo=4, routed)           1.582    15.495    vga_sync_unit/pixel_data0[15]
    SLICE_X47Y86         LUT6 (Prop_lut6_I1_O)        0.124    15.619 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_218/O
                         net (fo=1, routed)           0.648    16.267    vga_sync_unit/vga_r_OBUF[3]_inst_i_218_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    16.674 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_168/O[1]
                         net (fo=1, routed)           0.499    17.172    vga_sync_unit/vga_r_OBUF[3]_inst_i_168_n_6
    SLICE_X44Y86         LUT2 (Prop_lut2_I1_O)        0.303    17.475 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_171/O
                         net (fo=1, routed)           0.000    17.475    vga_sync_unit/vga_r_OBUF[3]_inst_i_171_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.876 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.876    vga_sync_unit/vga_r_OBUF[3]_inst_i_123_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.098 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_122/O[0]
                         net (fo=1, routed)           0.825    18.923    vga_sync_unit/C[12]
    SLICE_X43Y88         LUT2 (Prop_lut2_I1_O)        0.299    19.222 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           0.000    19.222    vga_sync_unit/vga_r_OBUF[3]_inst_i_59_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.449 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_32/O[1]
                         net (fo=10, routed)          1.500    20.949    vga_sync_unit/gray_val0[12]
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.303    21.252 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    21.252    vga_sync_unit/vga_r_OBUF[3]_inst_i_111_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.802 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.802    vga_sync_unit/vga_r_OBUF[3]_inst_i_55_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.024 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_33/O[0]
                         net (fo=2, routed)           0.965    22.989    vga_sync_unit/vga_r_OBUF[3]_inst_i_33_n_7
    SLICE_X36Y85         LUT3 (Prop_lut3_I1_O)        0.325    23.314 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.635    23.949    vga_sync_unit/vga_r_OBUF[3]_inst_i_26_n_0
    SLICE_X37Y85         LUT4 (Prop_lut4_I3_O)        0.326    24.275 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    24.275    vga_sync_unit/vga_r_OBUF[3]_inst_i_30_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.825 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.825    vga_sync_unit/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.159 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_2/O[1]
                         net (fo=13, routed)          0.890    26.049    vga_sync_unit/vga_r_OBUF[3]_inst_i_2_n_6
    SLICE_X36Y86         LUT3 (Prop_lut3_I2_O)        0.329    26.378 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_179/O
                         net (fo=2, routed)           0.808    27.186    vga_sync_unit/vga_r_OBUF[3]_inst_i_179_n_0
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.332    27.518 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_182/O
                         net (fo=1, routed)           0.000    27.518    vga_sync_unit/vga_r_OBUF[3]_inst_i_182_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.919 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    27.919    vga_sync_unit/vga_r_OBUF[3]_inst_i_132_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.033 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000    28.033    vga_sync_unit/vga_r_OBUF[3]_inst_i_69_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.255 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_35/O[0]
                         net (fo=3, routed)           1.107    29.362    vga_sync_unit/vga_r_OBUF[3]_inst_i_35_n_7
    SLICE_X39Y85         LUT4 (Prop_lut4_I1_O)        0.299    29.661 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.000    29.661    vga_sync_unit/vga_r_OBUF[3]_inst_i_78_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.062 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_36/CO[3]
                         net (fo=1, routed)           1.113    31.175    vga_sync_unit/vga_r_OBUF[3]_inst_i_36_n_0
    SLICE_X36Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.299 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_15/O
                         net (fo=3, routed)           0.833    32.132    vga_sync_unit/vga_r_OBUF[3]_inst_i_15_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.256 f  vga_sync_unit/vga_r_OBUF[0]_inst_i_3/O
                         net (fo=3, routed)           0.949    33.205    vga_sync_unit/vga_r_OBUF[0]_inst_i_3_n_0
    SLICE_X43Y84         LUT4 (Prop_lut4_I3_O)        0.152    33.357 r  vga_sync_unit/vga_g_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.008    37.366    vga_g_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.723    41.089 r  vga_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.089    vga_g[0]
    J17                                                               r  vga_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.900ns  (logic 12.504ns (29.843%)  route 29.396ns (70.157%))
  Logic Levels:           35  (CARRY4=12 LUT2=3 LUT3=2 LUT4=5 LUT6=9 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.622    -0.890    vga_sync_unit/clk_out1
    SLICE_X62Y87         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=18, routed)          1.025     0.591    vga_sync_unit/pixel_x[8]
    SLICE_X61Y87         LUT6 (Prop_lut6_I2_O)        0.124     0.715 f  vga_sync_unit/buffer_reg_0_63_0_2_i_11/O
                         net (fo=9, routed)           0.829     1.544    vga_sync_unit/buffer_reg_0_63_0_2_i_11_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.668 r  vga_sync_unit/buffer_reg_0_63_0_2_i_12/O
                         net (fo=9, routed)           0.840     2.507    vga_sync_unit/buffer_reg_0_63_0_2_i_12_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  vga_sync_unit/buffer_reg_0_63_0_2_i_13/O
                         net (fo=13, routed)          1.393     4.025    vga_sync_unit/buffer_reg_0_63_0_2_i_13_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.149 r  vga_sync_unit/buffer_reg_0_63_0_2_i_14/O
                         net (fo=6, routed)           0.313     4.461    vga_sync_unit/buffer_reg_0_63_0_2_i_14_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I2_O)        0.124     4.585 r  vga_sync_unit/buffer_reg_0_63_15_15_i_1/O
                         net (fo=48, routed)          6.230    10.815    buffer_reg_1664_1727_15_15/DPRA0
    SLICE_X42Y76         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.939 r  buffer_reg_1664_1727_15_15/DP/O
                         net (fo=1, routed)           0.975    11.914    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I1_O)        0.124    12.038 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    12.038    vga_sync_unit/vga_r_OBUF[3]_inst_i_92_n_0
    SLICE_X43Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    12.250 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    12.250    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_n_0
    SLICE_X43Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    12.344 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           1.252    13.596    vga_sync_unit/vga_r_OBUF[3]_inst_i_18_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I3_O)        0.316    13.912 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_253/O
                         net (fo=4, routed)           1.582    15.495    vga_sync_unit/pixel_data0[15]
    SLICE_X47Y86         LUT6 (Prop_lut6_I1_O)        0.124    15.619 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_218/O
                         net (fo=1, routed)           0.648    16.267    vga_sync_unit/vga_r_OBUF[3]_inst_i_218_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    16.674 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_168/O[1]
                         net (fo=1, routed)           0.499    17.172    vga_sync_unit/vga_r_OBUF[3]_inst_i_168_n_6
    SLICE_X44Y86         LUT2 (Prop_lut2_I1_O)        0.303    17.475 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_171/O
                         net (fo=1, routed)           0.000    17.475    vga_sync_unit/vga_r_OBUF[3]_inst_i_171_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.876 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.876    vga_sync_unit/vga_r_OBUF[3]_inst_i_123_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.098 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_122/O[0]
                         net (fo=1, routed)           0.825    18.923    vga_sync_unit/C[12]
    SLICE_X43Y88         LUT2 (Prop_lut2_I1_O)        0.299    19.222 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           0.000    19.222    vga_sync_unit/vga_r_OBUF[3]_inst_i_59_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.449 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_32/O[1]
                         net (fo=10, routed)          1.500    20.949    vga_sync_unit/gray_val0[12]
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.303    21.252 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    21.252    vga_sync_unit/vga_r_OBUF[3]_inst_i_111_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.802 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.802    vga_sync_unit/vga_r_OBUF[3]_inst_i_55_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.024 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_33/O[0]
                         net (fo=2, routed)           0.965    22.989    vga_sync_unit/vga_r_OBUF[3]_inst_i_33_n_7
    SLICE_X36Y85         LUT3 (Prop_lut3_I1_O)        0.325    23.314 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.635    23.949    vga_sync_unit/vga_r_OBUF[3]_inst_i_26_n_0
    SLICE_X37Y85         LUT4 (Prop_lut4_I3_O)        0.326    24.275 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    24.275    vga_sync_unit/vga_r_OBUF[3]_inst_i_30_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.825 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.825    vga_sync_unit/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.159 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_2/O[1]
                         net (fo=13, routed)          0.890    26.049    vga_sync_unit/vga_r_OBUF[3]_inst_i_2_n_6
    SLICE_X36Y86         LUT3 (Prop_lut3_I2_O)        0.329    26.378 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_179/O
                         net (fo=2, routed)           0.808    27.186    vga_sync_unit/vga_r_OBUF[3]_inst_i_179_n_0
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.332    27.518 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_182/O
                         net (fo=1, routed)           0.000    27.518    vga_sync_unit/vga_r_OBUF[3]_inst_i_182_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.919 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    27.919    vga_sync_unit/vga_r_OBUF[3]_inst_i_132_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.033 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000    28.033    vga_sync_unit/vga_r_OBUF[3]_inst_i_69_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.255 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_35/O[0]
                         net (fo=3, routed)           1.107    29.362    vga_sync_unit/vga_r_OBUF[3]_inst_i_35_n_7
    SLICE_X39Y85         LUT4 (Prop_lut4_I1_O)        0.299    29.661 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.000    29.661    vga_sync_unit/vga_r_OBUF[3]_inst_i_78_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.062 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_36/CO[3]
                         net (fo=1, routed)           1.113    31.175    vga_sync_unit/vga_r_OBUF[3]_inst_i_36_n_0
    SLICE_X36Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.299 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_15/O
                         net (fo=3, routed)           0.833    32.132    vga_sync_unit/vga_r_OBUF[3]_inst_i_15_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.256 f  vga_sync_unit/vga_r_OBUF[0]_inst_i_3/O
                         net (fo=3, routed)           0.949    33.205    vga_sync_unit/vga_r_OBUF[0]_inst_i_3_n_0
    SLICE_X43Y84         LUT4 (Prop_lut4_I3_O)        0.124    33.329 r  vga_sync_unit/vga_b_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.186    37.515    vga_b_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    41.010 r  vga_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.010    vga_b[0]
    N18                                                               r  vga_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.773ns  (logic 12.538ns (30.015%)  route 29.235ns (69.985%))
  Logic Levels:           35  (CARRY4=12 LUT2=3 LUT3=2 LUT4=4 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.622    -0.890    vga_sync_unit/clk_out1
    SLICE_X62Y87         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=18, routed)          1.025     0.591    vga_sync_unit/pixel_x[8]
    SLICE_X61Y87         LUT6 (Prop_lut6_I2_O)        0.124     0.715 f  vga_sync_unit/buffer_reg_0_63_0_2_i_11/O
                         net (fo=9, routed)           0.829     1.544    vga_sync_unit/buffer_reg_0_63_0_2_i_11_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.668 r  vga_sync_unit/buffer_reg_0_63_0_2_i_12/O
                         net (fo=9, routed)           0.840     2.507    vga_sync_unit/buffer_reg_0_63_0_2_i_12_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  vga_sync_unit/buffer_reg_0_63_0_2_i_13/O
                         net (fo=13, routed)          1.393     4.025    vga_sync_unit/buffer_reg_0_63_0_2_i_13_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.149 r  vga_sync_unit/buffer_reg_0_63_0_2_i_14/O
                         net (fo=6, routed)           0.313     4.461    vga_sync_unit/buffer_reg_0_63_0_2_i_14_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I2_O)        0.124     4.585 r  vga_sync_unit/buffer_reg_0_63_15_15_i_1/O
                         net (fo=48, routed)          6.230    10.815    buffer_reg_1664_1727_15_15/DPRA0
    SLICE_X42Y76         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.939 r  buffer_reg_1664_1727_15_15/DP/O
                         net (fo=1, routed)           0.975    11.914    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I1_O)        0.124    12.038 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    12.038    vga_sync_unit/vga_r_OBUF[3]_inst_i_92_n_0
    SLICE_X43Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    12.250 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    12.250    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_n_0
    SLICE_X43Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    12.344 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           1.252    13.596    vga_sync_unit/vga_r_OBUF[3]_inst_i_18_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I3_O)        0.316    13.912 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_253/O
                         net (fo=4, routed)           1.582    15.495    vga_sync_unit/pixel_data0[15]
    SLICE_X47Y86         LUT6 (Prop_lut6_I1_O)        0.124    15.619 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_218/O
                         net (fo=1, routed)           0.648    16.267    vga_sync_unit/vga_r_OBUF[3]_inst_i_218_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    16.674 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_168/O[1]
                         net (fo=1, routed)           0.499    17.172    vga_sync_unit/vga_r_OBUF[3]_inst_i_168_n_6
    SLICE_X44Y86         LUT2 (Prop_lut2_I1_O)        0.303    17.475 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_171/O
                         net (fo=1, routed)           0.000    17.475    vga_sync_unit/vga_r_OBUF[3]_inst_i_171_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.876 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.876    vga_sync_unit/vga_r_OBUF[3]_inst_i_123_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.098 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_122/O[0]
                         net (fo=1, routed)           0.825    18.923    vga_sync_unit/C[12]
    SLICE_X43Y88         LUT2 (Prop_lut2_I1_O)        0.299    19.222 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           0.000    19.222    vga_sync_unit/vga_r_OBUF[3]_inst_i_59_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.449 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_32/O[1]
                         net (fo=10, routed)          1.500    20.949    vga_sync_unit/gray_val0[12]
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.303    21.252 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    21.252    vga_sync_unit/vga_r_OBUF[3]_inst_i_111_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.802 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.802    vga_sync_unit/vga_r_OBUF[3]_inst_i_55_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.024 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_33/O[0]
                         net (fo=2, routed)           0.965    22.989    vga_sync_unit/vga_r_OBUF[3]_inst_i_33_n_7
    SLICE_X36Y85         LUT3 (Prop_lut3_I1_O)        0.325    23.314 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.635    23.949    vga_sync_unit/vga_r_OBUF[3]_inst_i_26_n_0
    SLICE_X37Y85         LUT4 (Prop_lut4_I3_O)        0.326    24.275 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    24.275    vga_sync_unit/vga_r_OBUF[3]_inst_i_30_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.825 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.825    vga_sync_unit/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.159 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_2/O[1]
                         net (fo=13, routed)          0.890    26.049    vga_sync_unit/vga_r_OBUF[3]_inst_i_2_n_6
    SLICE_X36Y86         LUT3 (Prop_lut3_I2_O)        0.329    26.378 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_179/O
                         net (fo=2, routed)           0.808    27.186    vga_sync_unit/vga_r_OBUF[3]_inst_i_179_n_0
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.332    27.518 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_182/O
                         net (fo=1, routed)           0.000    27.518    vga_sync_unit/vga_r_OBUF[3]_inst_i_182_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.919 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    27.919    vga_sync_unit/vga_r_OBUF[3]_inst_i_132_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.033 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000    28.033    vga_sync_unit/vga_r_OBUF[3]_inst_i_69_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.255 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_35/O[0]
                         net (fo=3, routed)           1.107    29.362    vga_sync_unit/vga_r_OBUF[3]_inst_i_35_n_7
    SLICE_X39Y85         LUT4 (Prop_lut4_I1_O)        0.299    29.661 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.000    29.661    vga_sync_unit/vga_r_OBUF[3]_inst_i_78_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.062 f  vga_sync_unit/vga_r_OBUF[3]_inst_i_36/CO[3]
                         net (fo=1, routed)           1.113    31.175    vga_sync_unit/vga_r_OBUF[3]_inst_i_36_n_0
    SLICE_X36Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.299 f  vga_sync_unit/vga_r_OBUF[3]_inst_i_15/O
                         net (fo=3, routed)           0.826    32.125    vga_sync_unit/vga_r_OBUF[3]_inst_i_15_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.249 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.980    33.229    vga_sync_unit/vga_r_OBUF[3]_inst_i_3_n_0
    SLICE_X36Y87         LUT5 (Prop_lut5_I1_O)        0.124    33.353 r  vga_sync_unit/vga_g_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.002    37.354    vga_g_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    40.884 r  vga_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000    40.884    vga_g[2]
    G17                                                               r  vga_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_r[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.741ns  (logic 12.767ns (30.585%)  route 28.975ns (69.415%))
  Logic Levels:           35  (CARRY4=12 LUT2=3 LUT3=2 LUT4=5 LUT6=9 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.622    -0.890    vga_sync_unit/clk_out1
    SLICE_X62Y87         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=18, routed)          1.025     0.591    vga_sync_unit/pixel_x[8]
    SLICE_X61Y87         LUT6 (Prop_lut6_I2_O)        0.124     0.715 f  vga_sync_unit/buffer_reg_0_63_0_2_i_11/O
                         net (fo=9, routed)           0.829     1.544    vga_sync_unit/buffer_reg_0_63_0_2_i_11_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.668 r  vga_sync_unit/buffer_reg_0_63_0_2_i_12/O
                         net (fo=9, routed)           0.840     2.507    vga_sync_unit/buffer_reg_0_63_0_2_i_12_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  vga_sync_unit/buffer_reg_0_63_0_2_i_13/O
                         net (fo=13, routed)          1.393     4.025    vga_sync_unit/buffer_reg_0_63_0_2_i_13_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.149 r  vga_sync_unit/buffer_reg_0_63_0_2_i_14/O
                         net (fo=6, routed)           0.313     4.461    vga_sync_unit/buffer_reg_0_63_0_2_i_14_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I2_O)        0.124     4.585 r  vga_sync_unit/buffer_reg_0_63_15_15_i_1/O
                         net (fo=48, routed)          6.230    10.815    buffer_reg_1664_1727_15_15/DPRA0
    SLICE_X42Y76         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.939 r  buffer_reg_1664_1727_15_15/DP/O
                         net (fo=1, routed)           0.975    11.914    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I1_O)        0.124    12.038 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    12.038    vga_sync_unit/vga_r_OBUF[3]_inst_i_92_n_0
    SLICE_X43Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    12.250 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    12.250    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_n_0
    SLICE_X43Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    12.344 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           1.252    13.596    vga_sync_unit/vga_r_OBUF[3]_inst_i_18_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I3_O)        0.316    13.912 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_253/O
                         net (fo=4, routed)           1.582    15.495    vga_sync_unit/pixel_data0[15]
    SLICE_X47Y86         LUT6 (Prop_lut6_I1_O)        0.124    15.619 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_218/O
                         net (fo=1, routed)           0.648    16.267    vga_sync_unit/vga_r_OBUF[3]_inst_i_218_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    16.674 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_168/O[1]
                         net (fo=1, routed)           0.499    17.172    vga_sync_unit/vga_r_OBUF[3]_inst_i_168_n_6
    SLICE_X44Y86         LUT2 (Prop_lut2_I1_O)        0.303    17.475 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_171/O
                         net (fo=1, routed)           0.000    17.475    vga_sync_unit/vga_r_OBUF[3]_inst_i_171_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.876 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.876    vga_sync_unit/vga_r_OBUF[3]_inst_i_123_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.098 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_122/O[0]
                         net (fo=1, routed)           0.825    18.923    vga_sync_unit/C[12]
    SLICE_X43Y88         LUT2 (Prop_lut2_I1_O)        0.299    19.222 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           0.000    19.222    vga_sync_unit/vga_r_OBUF[3]_inst_i_59_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.449 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_32/O[1]
                         net (fo=10, routed)          1.500    20.949    vga_sync_unit/gray_val0[12]
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.303    21.252 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    21.252    vga_sync_unit/vga_r_OBUF[3]_inst_i_111_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.802 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.802    vga_sync_unit/vga_r_OBUF[3]_inst_i_55_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.024 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_33/O[0]
                         net (fo=2, routed)           0.965    22.989    vga_sync_unit/vga_r_OBUF[3]_inst_i_33_n_7
    SLICE_X36Y85         LUT3 (Prop_lut3_I1_O)        0.325    23.314 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.635    23.949    vga_sync_unit/vga_r_OBUF[3]_inst_i_26_n_0
    SLICE_X37Y85         LUT4 (Prop_lut4_I3_O)        0.326    24.275 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    24.275    vga_sync_unit/vga_r_OBUF[3]_inst_i_30_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.825 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.825    vga_sync_unit/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.159 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_2/O[1]
                         net (fo=13, routed)          0.890    26.049    vga_sync_unit/vga_r_OBUF[3]_inst_i_2_n_6
    SLICE_X36Y86         LUT3 (Prop_lut3_I2_O)        0.329    26.378 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_179/O
                         net (fo=2, routed)           0.808    27.186    vga_sync_unit/vga_r_OBUF[3]_inst_i_179_n_0
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.332    27.518 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_182/O
                         net (fo=1, routed)           0.000    27.518    vga_sync_unit/vga_r_OBUF[3]_inst_i_182_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.919 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    27.919    vga_sync_unit/vga_r_OBUF[3]_inst_i_132_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.033 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000    28.033    vga_sync_unit/vga_r_OBUF[3]_inst_i_69_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.255 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_35/O[0]
                         net (fo=3, routed)           1.107    29.362    vga_sync_unit/vga_r_OBUF[3]_inst_i_35_n_7
    SLICE_X39Y85         LUT4 (Prop_lut4_I1_O)        0.299    29.661 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.000    29.661    vga_sync_unit/vga_r_OBUF[3]_inst_i_78_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.062 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_36/CO[3]
                         net (fo=1, routed)           1.113    31.175    vga_sync_unit/vga_r_OBUF[3]_inst_i_36_n_0
    SLICE_X36Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.299 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_15/O
                         net (fo=3, routed)           0.833    32.132    vga_sync_unit/vga_r_OBUF[3]_inst_i_15_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.256 f  vga_sync_unit/vga_r_OBUF[0]_inst_i_3/O
                         net (fo=3, routed)           0.724    32.980    vga_sync_unit/vga_r_OBUF[0]_inst_i_3_n_0
    SLICE_X43Y84         LUT4 (Prop_lut4_I3_O)        0.150    33.130 r  vga_sync_unit/vga_r_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.989    37.120    vga_r_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.732    40.851 r  vga_r_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.851    vga_r[0]
    G19                                                               r  vga_r[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.615ns  (logic 12.528ns (30.104%)  route 29.087ns (69.896%))
  Logic Levels:           35  (CARRY4=12 LUT2=3 LUT3=2 LUT4=4 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.622    -0.890    vga_sync_unit/clk_out1
    SLICE_X62Y87         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=18, routed)          1.025     0.591    vga_sync_unit/pixel_x[8]
    SLICE_X61Y87         LUT6 (Prop_lut6_I2_O)        0.124     0.715 f  vga_sync_unit/buffer_reg_0_63_0_2_i_11/O
                         net (fo=9, routed)           0.829     1.544    vga_sync_unit/buffer_reg_0_63_0_2_i_11_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.668 r  vga_sync_unit/buffer_reg_0_63_0_2_i_12/O
                         net (fo=9, routed)           0.840     2.507    vga_sync_unit/buffer_reg_0_63_0_2_i_12_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  vga_sync_unit/buffer_reg_0_63_0_2_i_13/O
                         net (fo=13, routed)          1.393     4.025    vga_sync_unit/buffer_reg_0_63_0_2_i_13_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.149 r  vga_sync_unit/buffer_reg_0_63_0_2_i_14/O
                         net (fo=6, routed)           0.313     4.461    vga_sync_unit/buffer_reg_0_63_0_2_i_14_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I2_O)        0.124     4.585 r  vga_sync_unit/buffer_reg_0_63_15_15_i_1/O
                         net (fo=48, routed)          6.230    10.815    buffer_reg_1664_1727_15_15/DPRA0
    SLICE_X42Y76         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.939 r  buffer_reg_1664_1727_15_15/DP/O
                         net (fo=1, routed)           0.975    11.914    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I1_O)        0.124    12.038 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    12.038    vga_sync_unit/vga_r_OBUF[3]_inst_i_92_n_0
    SLICE_X43Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    12.250 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    12.250    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_n_0
    SLICE_X43Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    12.344 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           1.252    13.596    vga_sync_unit/vga_r_OBUF[3]_inst_i_18_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I3_O)        0.316    13.912 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_253/O
                         net (fo=4, routed)           1.582    15.495    vga_sync_unit/pixel_data0[15]
    SLICE_X47Y86         LUT6 (Prop_lut6_I1_O)        0.124    15.619 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_218/O
                         net (fo=1, routed)           0.648    16.267    vga_sync_unit/vga_r_OBUF[3]_inst_i_218_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    16.674 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_168/O[1]
                         net (fo=1, routed)           0.499    17.172    vga_sync_unit/vga_r_OBUF[3]_inst_i_168_n_6
    SLICE_X44Y86         LUT2 (Prop_lut2_I1_O)        0.303    17.475 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_171/O
                         net (fo=1, routed)           0.000    17.475    vga_sync_unit/vga_r_OBUF[3]_inst_i_171_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.876 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.876    vga_sync_unit/vga_r_OBUF[3]_inst_i_123_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.098 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_122/O[0]
                         net (fo=1, routed)           0.825    18.923    vga_sync_unit/C[12]
    SLICE_X43Y88         LUT2 (Prop_lut2_I1_O)        0.299    19.222 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           0.000    19.222    vga_sync_unit/vga_r_OBUF[3]_inst_i_59_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.449 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_32/O[1]
                         net (fo=10, routed)          1.500    20.949    vga_sync_unit/gray_val0[12]
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.303    21.252 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    21.252    vga_sync_unit/vga_r_OBUF[3]_inst_i_111_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.802 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.802    vga_sync_unit/vga_r_OBUF[3]_inst_i_55_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.024 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_33/O[0]
                         net (fo=2, routed)           0.965    22.989    vga_sync_unit/vga_r_OBUF[3]_inst_i_33_n_7
    SLICE_X36Y85         LUT3 (Prop_lut3_I1_O)        0.325    23.314 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.635    23.949    vga_sync_unit/vga_r_OBUF[3]_inst_i_26_n_0
    SLICE_X37Y85         LUT4 (Prop_lut4_I3_O)        0.326    24.275 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    24.275    vga_sync_unit/vga_r_OBUF[3]_inst_i_30_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.825 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.825    vga_sync_unit/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.159 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_2/O[1]
                         net (fo=13, routed)          0.890    26.049    vga_sync_unit/vga_r_OBUF[3]_inst_i_2_n_6
    SLICE_X36Y86         LUT3 (Prop_lut3_I2_O)        0.329    26.378 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_179/O
                         net (fo=2, routed)           0.808    27.186    vga_sync_unit/vga_r_OBUF[3]_inst_i_179_n_0
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.332    27.518 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_182/O
                         net (fo=1, routed)           0.000    27.518    vga_sync_unit/vga_r_OBUF[3]_inst_i_182_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.919 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    27.919    vga_sync_unit/vga_r_OBUF[3]_inst_i_132_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.033 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000    28.033    vga_sync_unit/vga_r_OBUF[3]_inst_i_69_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.255 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_35/O[0]
                         net (fo=3, routed)           1.107    29.362    vga_sync_unit/vga_r_OBUF[3]_inst_i_35_n_7
    SLICE_X39Y85         LUT4 (Prop_lut4_I1_O)        0.299    29.661 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.000    29.661    vga_sync_unit/vga_r_OBUF[3]_inst_i_78_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.062 f  vga_sync_unit/vga_r_OBUF[3]_inst_i_36/CO[3]
                         net (fo=1, routed)           1.113    31.175    vga_sync_unit/vga_r_OBUF[3]_inst_i_36_n_0
    SLICE_X36Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.299 f  vga_sync_unit/vga_r_OBUF[3]_inst_i_15/O
                         net (fo=3, routed)           0.826    32.125    vga_sync_unit/vga_r_OBUF[3]_inst_i_15_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.249 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.830    33.078    vga_sync_unit/vga_r_OBUF[3]_inst_i_3_n_0
    SLICE_X36Y85         LUT5 (Prop_lut5_I1_O)        0.124    33.202 r  vga_sync_unit/vga_b_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.004    37.206    vga_b_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    40.725 r  vga_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000    40.725    vga_b[2]
    K18                                                               r  vga_b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.483ns  (logic 12.511ns (30.161%)  route 28.971ns (69.839%))
  Logic Levels:           35  (CARRY4=12 LUT2=3 LUT3=2 LUT4=4 LUT6=10 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.622    -0.890    vga_sync_unit/clk_out1
    SLICE_X62Y87         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=18, routed)          1.025     0.591    vga_sync_unit/pixel_x[8]
    SLICE_X61Y87         LUT6 (Prop_lut6_I2_O)        0.124     0.715 f  vga_sync_unit/buffer_reg_0_63_0_2_i_11/O
                         net (fo=9, routed)           0.829     1.544    vga_sync_unit/buffer_reg_0_63_0_2_i_11_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.668 r  vga_sync_unit/buffer_reg_0_63_0_2_i_12/O
                         net (fo=9, routed)           0.840     2.507    vga_sync_unit/buffer_reg_0_63_0_2_i_12_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  vga_sync_unit/buffer_reg_0_63_0_2_i_13/O
                         net (fo=13, routed)          1.393     4.025    vga_sync_unit/buffer_reg_0_63_0_2_i_13_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.149 r  vga_sync_unit/buffer_reg_0_63_0_2_i_14/O
                         net (fo=6, routed)           0.313     4.461    vga_sync_unit/buffer_reg_0_63_0_2_i_14_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I2_O)        0.124     4.585 r  vga_sync_unit/buffer_reg_0_63_15_15_i_1/O
                         net (fo=48, routed)          6.230    10.815    buffer_reg_1664_1727_15_15/DPRA0
    SLICE_X42Y76         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.939 r  buffer_reg_1664_1727_15_15/DP/O
                         net (fo=1, routed)           0.975    11.914    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I1_O)        0.124    12.038 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    12.038    vga_sync_unit/vga_r_OBUF[3]_inst_i_92_n_0
    SLICE_X43Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    12.250 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    12.250    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_n_0
    SLICE_X43Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    12.344 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           1.252    13.596    vga_sync_unit/vga_r_OBUF[3]_inst_i_18_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I3_O)        0.316    13.912 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_253/O
                         net (fo=4, routed)           1.582    15.495    vga_sync_unit/pixel_data0[15]
    SLICE_X47Y86         LUT6 (Prop_lut6_I1_O)        0.124    15.619 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_218/O
                         net (fo=1, routed)           0.648    16.267    vga_sync_unit/vga_r_OBUF[3]_inst_i_218_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    16.674 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_168/O[1]
                         net (fo=1, routed)           0.499    17.172    vga_sync_unit/vga_r_OBUF[3]_inst_i_168_n_6
    SLICE_X44Y86         LUT2 (Prop_lut2_I1_O)        0.303    17.475 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_171/O
                         net (fo=1, routed)           0.000    17.475    vga_sync_unit/vga_r_OBUF[3]_inst_i_171_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.876 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.876    vga_sync_unit/vga_r_OBUF[3]_inst_i_123_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.098 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_122/O[0]
                         net (fo=1, routed)           0.825    18.923    vga_sync_unit/C[12]
    SLICE_X43Y88         LUT2 (Prop_lut2_I1_O)        0.299    19.222 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           0.000    19.222    vga_sync_unit/vga_r_OBUF[3]_inst_i_59_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.449 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_32/O[1]
                         net (fo=10, routed)          1.500    20.949    vga_sync_unit/gray_val0[12]
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.303    21.252 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    21.252    vga_sync_unit/vga_r_OBUF[3]_inst_i_111_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.802 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.802    vga_sync_unit/vga_r_OBUF[3]_inst_i_55_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.024 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_33/O[0]
                         net (fo=2, routed)           0.965    22.989    vga_sync_unit/vga_r_OBUF[3]_inst_i_33_n_7
    SLICE_X36Y85         LUT3 (Prop_lut3_I1_O)        0.325    23.314 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.635    23.949    vga_sync_unit/vga_r_OBUF[3]_inst_i_26_n_0
    SLICE_X37Y85         LUT4 (Prop_lut4_I3_O)        0.326    24.275 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    24.275    vga_sync_unit/vga_r_OBUF[3]_inst_i_30_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.825 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.825    vga_sync_unit/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.159 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_2/O[1]
                         net (fo=13, routed)          0.890    26.049    vga_sync_unit/vga_r_OBUF[3]_inst_i_2_n_6
    SLICE_X36Y86         LUT3 (Prop_lut3_I2_O)        0.329    26.378 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_179/O
                         net (fo=2, routed)           0.808    27.186    vga_sync_unit/vga_r_OBUF[3]_inst_i_179_n_0
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.332    27.518 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_182/O
                         net (fo=1, routed)           0.000    27.518    vga_sync_unit/vga_r_OBUF[3]_inst_i_182_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.919 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    27.919    vga_sync_unit/vga_r_OBUF[3]_inst_i_132_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.033 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000    28.033    vga_sync_unit/vga_r_OBUF[3]_inst_i_69_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.255 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_35/O[0]
                         net (fo=3, routed)           1.107    29.362    vga_sync_unit/vga_r_OBUF[3]_inst_i_35_n_7
    SLICE_X39Y85         LUT4 (Prop_lut4_I1_O)        0.299    29.661 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.000    29.661    vga_sync_unit/vga_r_OBUF[3]_inst_i_78_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.062 f  vga_sync_unit/vga_r_OBUF[3]_inst_i_36/CO[3]
                         net (fo=1, routed)           1.113    31.175    vga_sync_unit/vga_r_OBUF[3]_inst_i_36_n_0
    SLICE_X36Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.299 f  vga_sync_unit/vga_r_OBUF[3]_inst_i_15/O
                         net (fo=3, routed)           0.826    32.125    vga_sync_unit/vga_r_OBUF[3]_inst_i_15_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.249 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.482    32.731    vga_sync_unit/vga_r_OBUF[3]_inst_i_3_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I2_O)        0.124    32.855 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.235    37.090    vga_r_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    40.593 r  vga_r_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.593    vga_r[3]
    N19                                                               r  vga_r[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.280ns  (logic 12.534ns (30.363%)  route 28.746ns (69.637%))
  Logic Levels:           35  (CARRY4=12 LUT2=3 LUT3=2 LUT4=4 LUT6=10 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.622    -0.890    vga_sync_unit/clk_out1
    SLICE_X62Y87         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=18, routed)          1.025     0.591    vga_sync_unit/pixel_x[8]
    SLICE_X61Y87         LUT6 (Prop_lut6_I2_O)        0.124     0.715 f  vga_sync_unit/buffer_reg_0_63_0_2_i_11/O
                         net (fo=9, routed)           0.829     1.544    vga_sync_unit/buffer_reg_0_63_0_2_i_11_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.668 r  vga_sync_unit/buffer_reg_0_63_0_2_i_12/O
                         net (fo=9, routed)           0.840     2.507    vga_sync_unit/buffer_reg_0_63_0_2_i_12_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  vga_sync_unit/buffer_reg_0_63_0_2_i_13/O
                         net (fo=13, routed)          1.393     4.025    vga_sync_unit/buffer_reg_0_63_0_2_i_13_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.149 r  vga_sync_unit/buffer_reg_0_63_0_2_i_14/O
                         net (fo=6, routed)           0.313     4.461    vga_sync_unit/buffer_reg_0_63_0_2_i_14_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I2_O)        0.124     4.585 r  vga_sync_unit/buffer_reg_0_63_15_15_i_1/O
                         net (fo=48, routed)          6.230    10.815    buffer_reg_1664_1727_15_15/DPRA0
    SLICE_X42Y76         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.939 r  buffer_reg_1664_1727_15_15/DP/O
                         net (fo=1, routed)           0.975    11.914    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I1_O)        0.124    12.038 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    12.038    vga_sync_unit/vga_r_OBUF[3]_inst_i_92_n_0
    SLICE_X43Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    12.250 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    12.250    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_n_0
    SLICE_X43Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    12.344 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           1.252    13.596    vga_sync_unit/vga_r_OBUF[3]_inst_i_18_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I3_O)        0.316    13.912 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_253/O
                         net (fo=4, routed)           1.582    15.495    vga_sync_unit/pixel_data0[15]
    SLICE_X47Y86         LUT6 (Prop_lut6_I1_O)        0.124    15.619 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_218/O
                         net (fo=1, routed)           0.648    16.267    vga_sync_unit/vga_r_OBUF[3]_inst_i_218_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    16.674 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_168/O[1]
                         net (fo=1, routed)           0.499    17.172    vga_sync_unit/vga_r_OBUF[3]_inst_i_168_n_6
    SLICE_X44Y86         LUT2 (Prop_lut2_I1_O)        0.303    17.475 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_171/O
                         net (fo=1, routed)           0.000    17.475    vga_sync_unit/vga_r_OBUF[3]_inst_i_171_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.876 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.876    vga_sync_unit/vga_r_OBUF[3]_inst_i_123_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.098 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_122/O[0]
                         net (fo=1, routed)           0.825    18.923    vga_sync_unit/C[12]
    SLICE_X43Y88         LUT2 (Prop_lut2_I1_O)        0.299    19.222 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           0.000    19.222    vga_sync_unit/vga_r_OBUF[3]_inst_i_59_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.449 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_32/O[1]
                         net (fo=10, routed)          1.500    20.949    vga_sync_unit/gray_val0[12]
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.303    21.252 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    21.252    vga_sync_unit/vga_r_OBUF[3]_inst_i_111_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.802 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.802    vga_sync_unit/vga_r_OBUF[3]_inst_i_55_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.024 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_33/O[0]
                         net (fo=2, routed)           0.965    22.989    vga_sync_unit/vga_r_OBUF[3]_inst_i_33_n_7
    SLICE_X36Y85         LUT3 (Prop_lut3_I1_O)        0.325    23.314 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.635    23.949    vga_sync_unit/vga_r_OBUF[3]_inst_i_26_n_0
    SLICE_X37Y85         LUT4 (Prop_lut4_I3_O)        0.326    24.275 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    24.275    vga_sync_unit/vga_r_OBUF[3]_inst_i_30_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.825 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.825    vga_sync_unit/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.159 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_2/O[1]
                         net (fo=13, routed)          0.890    26.049    vga_sync_unit/vga_r_OBUF[3]_inst_i_2_n_6
    SLICE_X36Y86         LUT3 (Prop_lut3_I2_O)        0.329    26.378 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_179/O
                         net (fo=2, routed)           0.808    27.186    vga_sync_unit/vga_r_OBUF[3]_inst_i_179_n_0
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.332    27.518 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_182/O
                         net (fo=1, routed)           0.000    27.518    vga_sync_unit/vga_r_OBUF[3]_inst_i_182_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.919 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    27.919    vga_sync_unit/vga_r_OBUF[3]_inst_i_132_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.033 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000    28.033    vga_sync_unit/vga_r_OBUF[3]_inst_i_69_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.255 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_35/O[0]
                         net (fo=3, routed)           1.107    29.362    vga_sync_unit/vga_r_OBUF[3]_inst_i_35_n_7
    SLICE_X39Y85         LUT4 (Prop_lut4_I1_O)        0.299    29.661 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.000    29.661    vga_sync_unit/vga_r_OBUF[3]_inst_i_78_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.062 f  vga_sync_unit/vga_r_OBUF[3]_inst_i_36/CO[3]
                         net (fo=1, routed)           1.113    31.175    vga_sync_unit/vga_r_OBUF[3]_inst_i_36_n_0
    SLICE_X36Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.299 f  vga_sync_unit/vga_r_OBUF[3]_inst_i_15/O
                         net (fo=3, routed)           0.826    32.125    vga_sync_unit/vga_r_OBUF[3]_inst_i_15_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.249 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.479    32.728    vga_sync_unit/vga_r_OBUF[3]_inst_i_3_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I2_O)        0.124    32.852 r  vga_sync_unit/vga_b_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.014    36.865    vga_b_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    40.390 r  vga_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.390    vga_b[3]
    J18                                                               r  vga_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.123ns  (logic 12.533ns (30.476%)  route 28.591ns (69.524%))
  Logic Levels:           35  (CARRY4=12 LUT2=3 LUT3=2 LUT4=4 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.622    -0.890    vga_sync_unit/clk_out1
    SLICE_X62Y87         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=18, routed)          1.025     0.591    vga_sync_unit/pixel_x[8]
    SLICE_X61Y87         LUT6 (Prop_lut6_I2_O)        0.124     0.715 f  vga_sync_unit/buffer_reg_0_63_0_2_i_11/O
                         net (fo=9, routed)           0.829     1.544    vga_sync_unit/buffer_reg_0_63_0_2_i_11_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.668 r  vga_sync_unit/buffer_reg_0_63_0_2_i_12/O
                         net (fo=9, routed)           0.840     2.507    vga_sync_unit/buffer_reg_0_63_0_2_i_12_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  vga_sync_unit/buffer_reg_0_63_0_2_i_13/O
                         net (fo=13, routed)          1.393     4.025    vga_sync_unit/buffer_reg_0_63_0_2_i_13_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.149 r  vga_sync_unit/buffer_reg_0_63_0_2_i_14/O
                         net (fo=6, routed)           0.313     4.461    vga_sync_unit/buffer_reg_0_63_0_2_i_14_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I2_O)        0.124     4.585 r  vga_sync_unit/buffer_reg_0_63_15_15_i_1/O
                         net (fo=48, routed)          6.230    10.815    buffer_reg_1664_1727_15_15/DPRA0
    SLICE_X42Y76         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.939 r  buffer_reg_1664_1727_15_15/DP/O
                         net (fo=1, routed)           0.975    11.914    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I1_O)        0.124    12.038 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    12.038    vga_sync_unit/vga_r_OBUF[3]_inst_i_92_n_0
    SLICE_X43Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    12.250 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    12.250    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_n_0
    SLICE_X43Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    12.344 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           1.252    13.596    vga_sync_unit/vga_r_OBUF[3]_inst_i_18_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I3_O)        0.316    13.912 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_253/O
                         net (fo=4, routed)           1.582    15.495    vga_sync_unit/pixel_data0[15]
    SLICE_X47Y86         LUT6 (Prop_lut6_I1_O)        0.124    15.619 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_218/O
                         net (fo=1, routed)           0.648    16.267    vga_sync_unit/vga_r_OBUF[3]_inst_i_218_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    16.674 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_168/O[1]
                         net (fo=1, routed)           0.499    17.172    vga_sync_unit/vga_r_OBUF[3]_inst_i_168_n_6
    SLICE_X44Y86         LUT2 (Prop_lut2_I1_O)        0.303    17.475 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_171/O
                         net (fo=1, routed)           0.000    17.475    vga_sync_unit/vga_r_OBUF[3]_inst_i_171_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.876 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.876    vga_sync_unit/vga_r_OBUF[3]_inst_i_123_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.098 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_122/O[0]
                         net (fo=1, routed)           0.825    18.923    vga_sync_unit/C[12]
    SLICE_X43Y88         LUT2 (Prop_lut2_I1_O)        0.299    19.222 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           0.000    19.222    vga_sync_unit/vga_r_OBUF[3]_inst_i_59_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.449 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_32/O[1]
                         net (fo=10, routed)          1.500    20.949    vga_sync_unit/gray_val0[12]
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.303    21.252 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    21.252    vga_sync_unit/vga_r_OBUF[3]_inst_i_111_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.802 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.802    vga_sync_unit/vga_r_OBUF[3]_inst_i_55_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.024 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_33/O[0]
                         net (fo=2, routed)           0.965    22.989    vga_sync_unit/vga_r_OBUF[3]_inst_i_33_n_7
    SLICE_X36Y85         LUT3 (Prop_lut3_I1_O)        0.325    23.314 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.635    23.949    vga_sync_unit/vga_r_OBUF[3]_inst_i_26_n_0
    SLICE_X37Y85         LUT4 (Prop_lut4_I3_O)        0.326    24.275 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    24.275    vga_sync_unit/vga_r_OBUF[3]_inst_i_30_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.825 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.825    vga_sync_unit/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.159 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_2/O[1]
                         net (fo=13, routed)          0.890    26.049    vga_sync_unit/vga_r_OBUF[3]_inst_i_2_n_6
    SLICE_X36Y86         LUT3 (Prop_lut3_I2_O)        0.329    26.378 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_179/O
                         net (fo=2, routed)           0.808    27.186    vga_sync_unit/vga_r_OBUF[3]_inst_i_179_n_0
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.332    27.518 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_182/O
                         net (fo=1, routed)           0.000    27.518    vga_sync_unit/vga_r_OBUF[3]_inst_i_182_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.919 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    27.919    vga_sync_unit/vga_r_OBUF[3]_inst_i_132_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.033 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000    28.033    vga_sync_unit/vga_r_OBUF[3]_inst_i_69_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.255 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_35/O[0]
                         net (fo=3, routed)           1.107    29.362    vga_sync_unit/vga_r_OBUF[3]_inst_i_35_n_7
    SLICE_X39Y85         LUT4 (Prop_lut4_I1_O)        0.299    29.661 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.000    29.661    vga_sync_unit/vga_r_OBUF[3]_inst_i_78_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.062 f  vga_sync_unit/vga_r_OBUF[3]_inst_i_36/CO[3]
                         net (fo=1, routed)           1.113    31.175    vga_sync_unit/vga_r_OBUF[3]_inst_i_36_n_0
    SLICE_X36Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.299 f  vga_sync_unit/vga_r_OBUF[3]_inst_i_15/O
                         net (fo=3, routed)           0.826    32.125    vga_sync_unit/vga_r_OBUF[3]_inst_i_15_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.249 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.329    32.578    vga_sync_unit/vga_r_OBUF[3]_inst_i_3_n_0
    SLICE_X36Y85         LUT5 (Prop_lut5_I1_O)        0.124    32.702 r  vga_sync_unit/vga_r_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.008    36.710    vga_r_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    40.233 r  vga_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000    40.233    vga_r[2]
    J19                                                               r  vga_r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.027ns  (logic 12.514ns (30.503%)  route 28.512ns (69.497%))
  Logic Levels:           35  (CARRY4=12 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.622    -0.890    vga_sync_unit/clk_out1
    SLICE_X62Y87         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=18, routed)          1.025     0.591    vga_sync_unit/pixel_x[8]
    SLICE_X61Y87         LUT6 (Prop_lut6_I2_O)        0.124     0.715 f  vga_sync_unit/buffer_reg_0_63_0_2_i_11/O
                         net (fo=9, routed)           0.829     1.544    vga_sync_unit/buffer_reg_0_63_0_2_i_11_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.668 r  vga_sync_unit/buffer_reg_0_63_0_2_i_12/O
                         net (fo=9, routed)           0.840     2.507    vga_sync_unit/buffer_reg_0_63_0_2_i_12_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  vga_sync_unit/buffer_reg_0_63_0_2_i_13/O
                         net (fo=13, routed)          1.393     4.025    vga_sync_unit/buffer_reg_0_63_0_2_i_13_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.149 r  vga_sync_unit/buffer_reg_0_63_0_2_i_14/O
                         net (fo=6, routed)           0.313     4.461    vga_sync_unit/buffer_reg_0_63_0_2_i_14_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I2_O)        0.124     4.585 r  vga_sync_unit/buffer_reg_0_63_15_15_i_1/O
                         net (fo=48, routed)          6.230    10.815    buffer_reg_1664_1727_15_15/DPRA0
    SLICE_X42Y76         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.939 r  buffer_reg_1664_1727_15_15/DP/O
                         net (fo=1, routed)           0.975    11.914    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I1_O)        0.124    12.038 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    12.038    vga_sync_unit/vga_r_OBUF[3]_inst_i_92_n_0
    SLICE_X43Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    12.250 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    12.250    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_n_0
    SLICE_X43Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    12.344 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           1.252    13.596    vga_sync_unit/vga_r_OBUF[3]_inst_i_18_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I3_O)        0.316    13.912 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_253/O
                         net (fo=4, routed)           1.582    15.495    vga_sync_unit/pixel_data0[15]
    SLICE_X47Y86         LUT6 (Prop_lut6_I1_O)        0.124    15.619 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_218/O
                         net (fo=1, routed)           0.648    16.267    vga_sync_unit/vga_r_OBUF[3]_inst_i_218_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    16.674 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_168/O[1]
                         net (fo=1, routed)           0.499    17.172    vga_sync_unit/vga_r_OBUF[3]_inst_i_168_n_6
    SLICE_X44Y86         LUT2 (Prop_lut2_I1_O)        0.303    17.475 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_171/O
                         net (fo=1, routed)           0.000    17.475    vga_sync_unit/vga_r_OBUF[3]_inst_i_171_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.876 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.876    vga_sync_unit/vga_r_OBUF[3]_inst_i_123_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.098 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_122/O[0]
                         net (fo=1, routed)           0.825    18.923    vga_sync_unit/C[12]
    SLICE_X43Y88         LUT2 (Prop_lut2_I1_O)        0.299    19.222 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           0.000    19.222    vga_sync_unit/vga_r_OBUF[3]_inst_i_59_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.449 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_32/O[1]
                         net (fo=10, routed)          1.500    20.949    vga_sync_unit/gray_val0[12]
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.303    21.252 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    21.252    vga_sync_unit/vga_r_OBUF[3]_inst_i_111_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.802 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.802    vga_sync_unit/vga_r_OBUF[3]_inst_i_55_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.024 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_33/O[0]
                         net (fo=2, routed)           0.965    22.989    vga_sync_unit/vga_r_OBUF[3]_inst_i_33_n_7
    SLICE_X36Y85         LUT3 (Prop_lut3_I1_O)        0.325    23.314 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.635    23.949    vga_sync_unit/vga_r_OBUF[3]_inst_i_26_n_0
    SLICE_X37Y85         LUT4 (Prop_lut4_I3_O)        0.326    24.275 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    24.275    vga_sync_unit/vga_r_OBUF[3]_inst_i_30_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.825 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.825    vga_sync_unit/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.159 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_2/O[1]
                         net (fo=13, routed)          0.890    26.049    vga_sync_unit/vga_r_OBUF[3]_inst_i_2_n_6
    SLICE_X36Y86         LUT3 (Prop_lut3_I2_O)        0.329    26.378 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_179/O
                         net (fo=2, routed)           0.808    27.186    vga_sync_unit/vga_r_OBUF[3]_inst_i_179_n_0
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.332    27.518 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_182/O
                         net (fo=1, routed)           0.000    27.518    vga_sync_unit/vga_r_OBUF[3]_inst_i_182_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.919 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    27.919    vga_sync_unit/vga_r_OBUF[3]_inst_i_132_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.033 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000    28.033    vga_sync_unit/vga_r_OBUF[3]_inst_i_69_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.255 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_35/O[0]
                         net (fo=3, routed)           1.107    29.362    vga_sync_unit/vga_r_OBUF[3]_inst_i_35_n_7
    SLICE_X39Y85         LUT4 (Prop_lut4_I1_O)        0.299    29.661 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.000    29.661    vga_sync_unit/vga_r_OBUF[3]_inst_i_78_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.062 f  vga_sync_unit/vga_r_OBUF[3]_inst_i_36/CO[3]
                         net (fo=1, routed)           1.113    31.175    vga_sync_unit/vga_r_OBUF[3]_inst_i_36_n_0
    SLICE_X36Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.299 f  vga_sync_unit/vga_r_OBUF[3]_inst_i_15/O
                         net (fo=3, routed)           0.434    31.733    vga_sync_unit/vga_r_OBUF[3]_inst_i_15_n_0
    SLICE_X36Y84         LUT5 (Prop_lut5_I1_O)        0.124    31.857 r  vga_sync_unit/vga_r_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.844    32.701    vga_sync_unit/vga_r_OBUF[1]_inst_i_2_n_0
    SLICE_X34Y84         LUT5 (Prop_lut5_I2_O)        0.124    32.825 r  vga_sync_unit/vga_g_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.806    36.631    vga_g_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    40.137 r  vga_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.137    vga_g[1]
    H17                                                               r  vga_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.002ns  (logic 12.539ns (30.583%)  route 28.462ns (69.417%))
  Logic Levels:           35  (CARRY4=12 LUT2=3 LUT3=2 LUT4=4 LUT6=10 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.622    -0.890    vga_sync_unit/clk_out1
    SLICE_X62Y87         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=18, routed)          1.025     0.591    vga_sync_unit/pixel_x[8]
    SLICE_X61Y87         LUT6 (Prop_lut6_I2_O)        0.124     0.715 f  vga_sync_unit/buffer_reg_0_63_0_2_i_11/O
                         net (fo=9, routed)           0.829     1.544    vga_sync_unit/buffer_reg_0_63_0_2_i_11_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.668 r  vga_sync_unit/buffer_reg_0_63_0_2_i_12/O
                         net (fo=9, routed)           0.840     2.507    vga_sync_unit/buffer_reg_0_63_0_2_i_12_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  vga_sync_unit/buffer_reg_0_63_0_2_i_13/O
                         net (fo=13, routed)          1.393     4.025    vga_sync_unit/buffer_reg_0_63_0_2_i_13_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.149 r  vga_sync_unit/buffer_reg_0_63_0_2_i_14/O
                         net (fo=6, routed)           0.313     4.461    vga_sync_unit/buffer_reg_0_63_0_2_i_14_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I2_O)        0.124     4.585 r  vga_sync_unit/buffer_reg_0_63_15_15_i_1/O
                         net (fo=48, routed)          6.230    10.815    buffer_reg_1664_1727_15_15/DPRA0
    SLICE_X42Y76         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.939 r  buffer_reg_1664_1727_15_15/DP/O
                         net (fo=1, routed)           0.975    11.914    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I1_O)        0.124    12.038 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    12.038    vga_sync_unit/vga_r_OBUF[3]_inst_i_92_n_0
    SLICE_X43Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    12.250 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    12.250    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_n_0
    SLICE_X43Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    12.344 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           1.252    13.596    vga_sync_unit/vga_r_OBUF[3]_inst_i_18_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I3_O)        0.316    13.912 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_253/O
                         net (fo=4, routed)           1.582    15.495    vga_sync_unit/pixel_data0[15]
    SLICE_X47Y86         LUT6 (Prop_lut6_I1_O)        0.124    15.619 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_218/O
                         net (fo=1, routed)           0.648    16.267    vga_sync_unit/vga_r_OBUF[3]_inst_i_218_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    16.674 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_168/O[1]
                         net (fo=1, routed)           0.499    17.172    vga_sync_unit/vga_r_OBUF[3]_inst_i_168_n_6
    SLICE_X44Y86         LUT2 (Prop_lut2_I1_O)        0.303    17.475 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_171/O
                         net (fo=1, routed)           0.000    17.475    vga_sync_unit/vga_r_OBUF[3]_inst_i_171_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.876 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.876    vga_sync_unit/vga_r_OBUF[3]_inst_i_123_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.098 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_122/O[0]
                         net (fo=1, routed)           0.825    18.923    vga_sync_unit/C[12]
    SLICE_X43Y88         LUT2 (Prop_lut2_I1_O)        0.299    19.222 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           0.000    19.222    vga_sync_unit/vga_r_OBUF[3]_inst_i_59_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.449 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_32/O[1]
                         net (fo=10, routed)          1.500    20.949    vga_sync_unit/gray_val0[12]
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.303    21.252 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    21.252    vga_sync_unit/vga_r_OBUF[3]_inst_i_111_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.802 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.802    vga_sync_unit/vga_r_OBUF[3]_inst_i_55_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.024 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_33/O[0]
                         net (fo=2, routed)           0.965    22.989    vga_sync_unit/vga_r_OBUF[3]_inst_i_33_n_7
    SLICE_X36Y85         LUT3 (Prop_lut3_I1_O)        0.325    23.314 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.635    23.949    vga_sync_unit/vga_r_OBUF[3]_inst_i_26_n_0
    SLICE_X37Y85         LUT4 (Prop_lut4_I3_O)        0.326    24.275 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    24.275    vga_sync_unit/vga_r_OBUF[3]_inst_i_30_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.825 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.825    vga_sync_unit/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.159 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_2/O[1]
                         net (fo=13, routed)          0.890    26.049    vga_sync_unit/vga_r_OBUF[3]_inst_i_2_n_6
    SLICE_X36Y86         LUT3 (Prop_lut3_I2_O)        0.329    26.378 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_179/O
                         net (fo=2, routed)           0.808    27.186    vga_sync_unit/vga_r_OBUF[3]_inst_i_179_n_0
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.332    27.518 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_182/O
                         net (fo=1, routed)           0.000    27.518    vga_sync_unit/vga_r_OBUF[3]_inst_i_182_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.919 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    27.919    vga_sync_unit/vga_r_OBUF[3]_inst_i_132_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.033 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000    28.033    vga_sync_unit/vga_r_OBUF[3]_inst_i_69_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.255 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_35/O[0]
                         net (fo=3, routed)           1.107    29.362    vga_sync_unit/vga_r_OBUF[3]_inst_i_35_n_7
    SLICE_X39Y85         LUT4 (Prop_lut4_I1_O)        0.299    29.661 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.000    29.661    vga_sync_unit/vga_r_OBUF[3]_inst_i_78_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.062 f  vga_sync_unit/vga_r_OBUF[3]_inst_i_36/CO[3]
                         net (fo=1, routed)           1.113    31.175    vga_sync_unit/vga_r_OBUF[3]_inst_i_36_n_0
    SLICE_X36Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.299 f  vga_sync_unit/vga_r_OBUF[3]_inst_i_15/O
                         net (fo=3, routed)           0.826    32.125    vga_sync_unit/vga_r_OBUF[3]_inst_i_15_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.249 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.765    33.014    vga_sync_unit/vga_r_OBUF[3]_inst_i_3_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I2_O)        0.124    33.138 r  vga_sync_unit/vga_g_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.443    36.581    vga_g_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    40.112 r  vga_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.112    vga_g[3]
    D17                                                               r  vga_g[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sd_ctrl/sclk_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.235ns  (logic 1.346ns (60.214%)  route 0.889ns (39.786%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.644    -0.537    sd_ctrl/clk_out1
    SLICE_X55Y110        FDRE                                         r  sd_ctrl/sclk_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  sd_ctrl/sclk_sig_reg/Q
                         net (fo=10, routed)          0.889     0.493    sclk_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.205     1.698 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.698    sclk
    J3                                                                r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_ctrl/cmd_out_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.405ns (61.150%)  route 0.893ns (38.850%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.643    -0.538    sd_ctrl/clk_out1
    SLICE_X50Y110        FDSE                                         r  sd_ctrl/cmd_out_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        FDSE (Prop_fdse_C_Q)         0.148    -0.390 r  sd_ctrl/cmd_out_reg[55]/Q
                         net (fo=1, routed)           0.893     0.503    mosi_OBUF
    L3                   OBUF (Prop_obuf_I_O)         1.257     1.760 r  mosi_OBUF_inst/O
                         net (fo=0)                   0.000     1.760    mosi
    L3                                                                r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_ctrl/cs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.378ns  (logic 1.374ns (57.781%)  route 1.004ns (42.219%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.643    -0.538    sd_ctrl/clk_out1
    SLICE_X52Y110        FDRE                                         r  sd_ctrl/cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  sd_ctrl/cs_reg/Q
                         net (fo=1, routed)           1.004     0.630    cs_OBUF
    N2                   OBUF (Prop_obuf_I_O)         1.210     1.840 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000     1.840    cs
    N2                                                                r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.294ns  (logic 1.345ns (40.841%)  route 1.949ns (59.159%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.586    -0.595    vga_sync_unit/clk_out1
    SLICE_X62Y81         FDCE                                         r  vga_sync_unit/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  vga_sync_unit/vsync_reg_reg/Q
                         net (fo=1, routed)           1.949     1.495    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     2.699 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.699    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 greyscale_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.324ns  (logic 1.417ns (42.639%)  route 1.907ns (57.361%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.564    -0.617    clk
    SLICE_X48Y93         FDRE                                         r  greyscale_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  greyscale_mode_reg/Q
                         net (fo=14, routed)          0.733     0.257    vga_sync_unit/greyscale_mode
    SLICE_X36Y87         LUT6 (Prop_lut6_I4_O)        0.045     0.302 r  vga_sync_unit/vga_g_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.173     1.475    vga_g_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         1.231     2.707 r  vga_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.707    vga_g[3]
    D17                                                               r  vga_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 greyscale_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.353ns  (logic 1.391ns (41.468%)  route 1.963ns (58.532%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.564    -0.617    clk
    SLICE_X48Y93         FDRE                                         r  greyscale_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  greyscale_mode_reg/Q
                         net (fo=14, routed)          0.765     0.289    vga_sync_unit/greyscale_mode
    SLICE_X34Y84         LUT5 (Prop_lut5_I3_O)        0.045     0.334 r  vga_sync_unit/vga_b_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.197     1.531    vga_b_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     2.736 r  vga_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.736    vga_b[1]
    L18                                                               r  vga_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 greyscale_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.359ns  (logic 1.383ns (41.159%)  route 1.976ns (58.841%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.564    -0.617    clk
    SLICE_X48Y93         FDRE                                         r  greyscale_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  greyscale_mode_reg/Q
                         net (fo=14, routed)          0.495     0.019    vga_sync_unit/greyscale_mode
    SLICE_X43Y84         LUT4 (Prop_lut4_I2_O)        0.045     0.064 r  vga_sync_unit/vga_b_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.482     1.545    vga_b_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     2.742 r  vga_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.742    vga_b[0]
    N18                                                               r  vga_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 greyscale_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.364ns  (logic 1.467ns (43.603%)  route 1.897ns (56.397%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.564    -0.617    clk
    SLICE_X48Y93         FDRE                                         r  greyscale_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  greyscale_mode_reg/Q
                         net (fo=14, routed)          0.495     0.019    vga_sync_unit/greyscale_mode
    SLICE_X43Y84         LUT4 (Prop_lut4_I2_O)        0.042     0.061 r  vga_sync_unit/vga_g_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.402     1.463    vga_g_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.284     2.747 r  vga_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.747    vga_g[0]
    J17                                                               r  vga_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/hsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.352ns  (logic 1.339ns (39.942%)  route 2.013ns (60.058%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.589    -0.592    vga_sync_unit/clk_out1
    SLICE_X61Y87         FDCE                                         r  vga_sync_unit/hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  vga_sync_unit/hsync_reg_reg/Q
                         net (fo=1, routed)           2.013     1.562    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     2.759 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.759    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 greyscale_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.383ns  (logic 1.393ns (41.165%)  route 1.990ns (58.835%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.564    -0.617    clk
    SLICE_X48Y93         FDRE                                         r  greyscale_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  greyscale_mode_reg/Q
                         net (fo=14, routed)          0.693     0.217    vga_sync_unit/greyscale_mode
    SLICE_X34Y84         LUT5 (Prop_lut5_I3_O)        0.045     0.262 r  vga_sync_unit/vga_g_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.297     1.559    vga_g_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     2.766 r  vga_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.766    vga_g[1]
    H17                                                               r  vga_g[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.979ns  (logic 12.760ns (30.396%)  route 29.219ns (69.604%))
  Logic Levels:           35  (CARRY4=12 LUT2=3 LUT3=2 LUT4=5 LUT6=9 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.622    -0.890    vga_sync_unit/clk_out1
    SLICE_X62Y87         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=18, routed)          1.025     0.591    vga_sync_unit/pixel_x[8]
    SLICE_X61Y87         LUT6 (Prop_lut6_I2_O)        0.124     0.715 f  vga_sync_unit/buffer_reg_0_63_0_2_i_11/O
                         net (fo=9, routed)           0.829     1.544    vga_sync_unit/buffer_reg_0_63_0_2_i_11_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.668 r  vga_sync_unit/buffer_reg_0_63_0_2_i_12/O
                         net (fo=9, routed)           0.840     2.507    vga_sync_unit/buffer_reg_0_63_0_2_i_12_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  vga_sync_unit/buffer_reg_0_63_0_2_i_13/O
                         net (fo=13, routed)          1.393     4.025    vga_sync_unit/buffer_reg_0_63_0_2_i_13_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.149 r  vga_sync_unit/buffer_reg_0_63_0_2_i_14/O
                         net (fo=6, routed)           0.313     4.461    vga_sync_unit/buffer_reg_0_63_0_2_i_14_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I2_O)        0.124     4.585 r  vga_sync_unit/buffer_reg_0_63_15_15_i_1/O
                         net (fo=48, routed)          6.230    10.815    buffer_reg_1664_1727_15_15/DPRA0
    SLICE_X42Y76         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.939 r  buffer_reg_1664_1727_15_15/DP/O
                         net (fo=1, routed)           0.975    11.914    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I1_O)        0.124    12.038 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    12.038    vga_sync_unit/vga_r_OBUF[3]_inst_i_92_n_0
    SLICE_X43Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    12.250 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    12.250    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_n_0
    SLICE_X43Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    12.344 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           1.252    13.596    vga_sync_unit/vga_r_OBUF[3]_inst_i_18_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I3_O)        0.316    13.912 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_253/O
                         net (fo=4, routed)           1.582    15.495    vga_sync_unit/pixel_data0[15]
    SLICE_X47Y86         LUT6 (Prop_lut6_I1_O)        0.124    15.619 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_218/O
                         net (fo=1, routed)           0.648    16.267    vga_sync_unit/vga_r_OBUF[3]_inst_i_218_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    16.674 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_168/O[1]
                         net (fo=1, routed)           0.499    17.172    vga_sync_unit/vga_r_OBUF[3]_inst_i_168_n_6
    SLICE_X44Y86         LUT2 (Prop_lut2_I1_O)        0.303    17.475 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_171/O
                         net (fo=1, routed)           0.000    17.475    vga_sync_unit/vga_r_OBUF[3]_inst_i_171_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.876 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.876    vga_sync_unit/vga_r_OBUF[3]_inst_i_123_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.098 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_122/O[0]
                         net (fo=1, routed)           0.825    18.923    vga_sync_unit/C[12]
    SLICE_X43Y88         LUT2 (Prop_lut2_I1_O)        0.299    19.222 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           0.000    19.222    vga_sync_unit/vga_r_OBUF[3]_inst_i_59_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.449 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_32/O[1]
                         net (fo=10, routed)          1.500    20.949    vga_sync_unit/gray_val0[12]
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.303    21.252 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    21.252    vga_sync_unit/vga_r_OBUF[3]_inst_i_111_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.802 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.802    vga_sync_unit/vga_r_OBUF[3]_inst_i_55_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.024 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_33/O[0]
                         net (fo=2, routed)           0.965    22.989    vga_sync_unit/vga_r_OBUF[3]_inst_i_33_n_7
    SLICE_X36Y85         LUT3 (Prop_lut3_I1_O)        0.325    23.314 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.635    23.949    vga_sync_unit/vga_r_OBUF[3]_inst_i_26_n_0
    SLICE_X37Y85         LUT4 (Prop_lut4_I3_O)        0.326    24.275 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    24.275    vga_sync_unit/vga_r_OBUF[3]_inst_i_30_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.825 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.825    vga_sync_unit/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.159 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_2/O[1]
                         net (fo=13, routed)          0.890    26.049    vga_sync_unit/vga_r_OBUF[3]_inst_i_2_n_6
    SLICE_X36Y86         LUT3 (Prop_lut3_I2_O)        0.329    26.378 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_179/O
                         net (fo=2, routed)           0.808    27.186    vga_sync_unit/vga_r_OBUF[3]_inst_i_179_n_0
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.332    27.518 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_182/O
                         net (fo=1, routed)           0.000    27.518    vga_sync_unit/vga_r_OBUF[3]_inst_i_182_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.919 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    27.919    vga_sync_unit/vga_r_OBUF[3]_inst_i_132_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.033 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000    28.033    vga_sync_unit/vga_r_OBUF[3]_inst_i_69_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.255 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_35/O[0]
                         net (fo=3, routed)           1.107    29.362    vga_sync_unit/vga_r_OBUF[3]_inst_i_35_n_7
    SLICE_X39Y85         LUT4 (Prop_lut4_I1_O)        0.299    29.661 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.000    29.661    vga_sync_unit/vga_r_OBUF[3]_inst_i_78_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.062 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_36/CO[3]
                         net (fo=1, routed)           1.113    31.175    vga_sync_unit/vga_r_OBUF[3]_inst_i_36_n_0
    SLICE_X36Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.299 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_15/O
                         net (fo=3, routed)           0.833    32.132    vga_sync_unit/vga_r_OBUF[3]_inst_i_15_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.256 f  vga_sync_unit/vga_r_OBUF[0]_inst_i_3/O
                         net (fo=3, routed)           0.949    33.205    vga_sync_unit/vga_r_OBUF[0]_inst_i_3_n_0
    SLICE_X43Y84         LUT4 (Prop_lut4_I3_O)        0.152    33.357 r  vga_sync_unit/vga_g_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.008    37.366    vga_g_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.723    41.089 r  vga_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.089    vga_g[0]
    J17                                                               r  vga_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.900ns  (logic 12.504ns (29.843%)  route 29.396ns (70.157%))
  Logic Levels:           35  (CARRY4=12 LUT2=3 LUT3=2 LUT4=5 LUT6=9 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.622    -0.890    vga_sync_unit/clk_out1
    SLICE_X62Y87         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=18, routed)          1.025     0.591    vga_sync_unit/pixel_x[8]
    SLICE_X61Y87         LUT6 (Prop_lut6_I2_O)        0.124     0.715 f  vga_sync_unit/buffer_reg_0_63_0_2_i_11/O
                         net (fo=9, routed)           0.829     1.544    vga_sync_unit/buffer_reg_0_63_0_2_i_11_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.668 r  vga_sync_unit/buffer_reg_0_63_0_2_i_12/O
                         net (fo=9, routed)           0.840     2.507    vga_sync_unit/buffer_reg_0_63_0_2_i_12_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  vga_sync_unit/buffer_reg_0_63_0_2_i_13/O
                         net (fo=13, routed)          1.393     4.025    vga_sync_unit/buffer_reg_0_63_0_2_i_13_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.149 r  vga_sync_unit/buffer_reg_0_63_0_2_i_14/O
                         net (fo=6, routed)           0.313     4.461    vga_sync_unit/buffer_reg_0_63_0_2_i_14_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I2_O)        0.124     4.585 r  vga_sync_unit/buffer_reg_0_63_15_15_i_1/O
                         net (fo=48, routed)          6.230    10.815    buffer_reg_1664_1727_15_15/DPRA0
    SLICE_X42Y76         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.939 r  buffer_reg_1664_1727_15_15/DP/O
                         net (fo=1, routed)           0.975    11.914    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I1_O)        0.124    12.038 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    12.038    vga_sync_unit/vga_r_OBUF[3]_inst_i_92_n_0
    SLICE_X43Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    12.250 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    12.250    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_n_0
    SLICE_X43Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    12.344 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           1.252    13.596    vga_sync_unit/vga_r_OBUF[3]_inst_i_18_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I3_O)        0.316    13.912 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_253/O
                         net (fo=4, routed)           1.582    15.495    vga_sync_unit/pixel_data0[15]
    SLICE_X47Y86         LUT6 (Prop_lut6_I1_O)        0.124    15.619 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_218/O
                         net (fo=1, routed)           0.648    16.267    vga_sync_unit/vga_r_OBUF[3]_inst_i_218_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    16.674 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_168/O[1]
                         net (fo=1, routed)           0.499    17.172    vga_sync_unit/vga_r_OBUF[3]_inst_i_168_n_6
    SLICE_X44Y86         LUT2 (Prop_lut2_I1_O)        0.303    17.475 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_171/O
                         net (fo=1, routed)           0.000    17.475    vga_sync_unit/vga_r_OBUF[3]_inst_i_171_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.876 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.876    vga_sync_unit/vga_r_OBUF[3]_inst_i_123_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.098 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_122/O[0]
                         net (fo=1, routed)           0.825    18.923    vga_sync_unit/C[12]
    SLICE_X43Y88         LUT2 (Prop_lut2_I1_O)        0.299    19.222 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           0.000    19.222    vga_sync_unit/vga_r_OBUF[3]_inst_i_59_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.449 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_32/O[1]
                         net (fo=10, routed)          1.500    20.949    vga_sync_unit/gray_val0[12]
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.303    21.252 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    21.252    vga_sync_unit/vga_r_OBUF[3]_inst_i_111_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.802 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.802    vga_sync_unit/vga_r_OBUF[3]_inst_i_55_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.024 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_33/O[0]
                         net (fo=2, routed)           0.965    22.989    vga_sync_unit/vga_r_OBUF[3]_inst_i_33_n_7
    SLICE_X36Y85         LUT3 (Prop_lut3_I1_O)        0.325    23.314 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.635    23.949    vga_sync_unit/vga_r_OBUF[3]_inst_i_26_n_0
    SLICE_X37Y85         LUT4 (Prop_lut4_I3_O)        0.326    24.275 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    24.275    vga_sync_unit/vga_r_OBUF[3]_inst_i_30_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.825 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.825    vga_sync_unit/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.159 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_2/O[1]
                         net (fo=13, routed)          0.890    26.049    vga_sync_unit/vga_r_OBUF[3]_inst_i_2_n_6
    SLICE_X36Y86         LUT3 (Prop_lut3_I2_O)        0.329    26.378 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_179/O
                         net (fo=2, routed)           0.808    27.186    vga_sync_unit/vga_r_OBUF[3]_inst_i_179_n_0
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.332    27.518 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_182/O
                         net (fo=1, routed)           0.000    27.518    vga_sync_unit/vga_r_OBUF[3]_inst_i_182_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.919 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    27.919    vga_sync_unit/vga_r_OBUF[3]_inst_i_132_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.033 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000    28.033    vga_sync_unit/vga_r_OBUF[3]_inst_i_69_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.255 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_35/O[0]
                         net (fo=3, routed)           1.107    29.362    vga_sync_unit/vga_r_OBUF[3]_inst_i_35_n_7
    SLICE_X39Y85         LUT4 (Prop_lut4_I1_O)        0.299    29.661 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.000    29.661    vga_sync_unit/vga_r_OBUF[3]_inst_i_78_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.062 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_36/CO[3]
                         net (fo=1, routed)           1.113    31.175    vga_sync_unit/vga_r_OBUF[3]_inst_i_36_n_0
    SLICE_X36Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.299 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_15/O
                         net (fo=3, routed)           0.833    32.132    vga_sync_unit/vga_r_OBUF[3]_inst_i_15_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.256 f  vga_sync_unit/vga_r_OBUF[0]_inst_i_3/O
                         net (fo=3, routed)           0.949    33.205    vga_sync_unit/vga_r_OBUF[0]_inst_i_3_n_0
    SLICE_X43Y84         LUT4 (Prop_lut4_I3_O)        0.124    33.329 r  vga_sync_unit/vga_b_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.186    37.515    vga_b_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    41.010 r  vga_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.010    vga_b[0]
    N18                                                               r  vga_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.773ns  (logic 12.538ns (30.015%)  route 29.235ns (69.985%))
  Logic Levels:           35  (CARRY4=12 LUT2=3 LUT3=2 LUT4=4 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.622    -0.890    vga_sync_unit/clk_out1
    SLICE_X62Y87         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=18, routed)          1.025     0.591    vga_sync_unit/pixel_x[8]
    SLICE_X61Y87         LUT6 (Prop_lut6_I2_O)        0.124     0.715 f  vga_sync_unit/buffer_reg_0_63_0_2_i_11/O
                         net (fo=9, routed)           0.829     1.544    vga_sync_unit/buffer_reg_0_63_0_2_i_11_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.668 r  vga_sync_unit/buffer_reg_0_63_0_2_i_12/O
                         net (fo=9, routed)           0.840     2.507    vga_sync_unit/buffer_reg_0_63_0_2_i_12_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  vga_sync_unit/buffer_reg_0_63_0_2_i_13/O
                         net (fo=13, routed)          1.393     4.025    vga_sync_unit/buffer_reg_0_63_0_2_i_13_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.149 r  vga_sync_unit/buffer_reg_0_63_0_2_i_14/O
                         net (fo=6, routed)           0.313     4.461    vga_sync_unit/buffer_reg_0_63_0_2_i_14_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I2_O)        0.124     4.585 r  vga_sync_unit/buffer_reg_0_63_15_15_i_1/O
                         net (fo=48, routed)          6.230    10.815    buffer_reg_1664_1727_15_15/DPRA0
    SLICE_X42Y76         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.939 r  buffer_reg_1664_1727_15_15/DP/O
                         net (fo=1, routed)           0.975    11.914    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I1_O)        0.124    12.038 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    12.038    vga_sync_unit/vga_r_OBUF[3]_inst_i_92_n_0
    SLICE_X43Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    12.250 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    12.250    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_n_0
    SLICE_X43Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    12.344 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           1.252    13.596    vga_sync_unit/vga_r_OBUF[3]_inst_i_18_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I3_O)        0.316    13.912 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_253/O
                         net (fo=4, routed)           1.582    15.495    vga_sync_unit/pixel_data0[15]
    SLICE_X47Y86         LUT6 (Prop_lut6_I1_O)        0.124    15.619 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_218/O
                         net (fo=1, routed)           0.648    16.267    vga_sync_unit/vga_r_OBUF[3]_inst_i_218_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    16.674 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_168/O[1]
                         net (fo=1, routed)           0.499    17.172    vga_sync_unit/vga_r_OBUF[3]_inst_i_168_n_6
    SLICE_X44Y86         LUT2 (Prop_lut2_I1_O)        0.303    17.475 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_171/O
                         net (fo=1, routed)           0.000    17.475    vga_sync_unit/vga_r_OBUF[3]_inst_i_171_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.876 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.876    vga_sync_unit/vga_r_OBUF[3]_inst_i_123_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.098 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_122/O[0]
                         net (fo=1, routed)           0.825    18.923    vga_sync_unit/C[12]
    SLICE_X43Y88         LUT2 (Prop_lut2_I1_O)        0.299    19.222 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           0.000    19.222    vga_sync_unit/vga_r_OBUF[3]_inst_i_59_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.449 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_32/O[1]
                         net (fo=10, routed)          1.500    20.949    vga_sync_unit/gray_val0[12]
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.303    21.252 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    21.252    vga_sync_unit/vga_r_OBUF[3]_inst_i_111_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.802 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.802    vga_sync_unit/vga_r_OBUF[3]_inst_i_55_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.024 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_33/O[0]
                         net (fo=2, routed)           0.965    22.989    vga_sync_unit/vga_r_OBUF[3]_inst_i_33_n_7
    SLICE_X36Y85         LUT3 (Prop_lut3_I1_O)        0.325    23.314 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.635    23.949    vga_sync_unit/vga_r_OBUF[3]_inst_i_26_n_0
    SLICE_X37Y85         LUT4 (Prop_lut4_I3_O)        0.326    24.275 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    24.275    vga_sync_unit/vga_r_OBUF[3]_inst_i_30_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.825 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.825    vga_sync_unit/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.159 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_2/O[1]
                         net (fo=13, routed)          0.890    26.049    vga_sync_unit/vga_r_OBUF[3]_inst_i_2_n_6
    SLICE_X36Y86         LUT3 (Prop_lut3_I2_O)        0.329    26.378 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_179/O
                         net (fo=2, routed)           0.808    27.186    vga_sync_unit/vga_r_OBUF[3]_inst_i_179_n_0
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.332    27.518 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_182/O
                         net (fo=1, routed)           0.000    27.518    vga_sync_unit/vga_r_OBUF[3]_inst_i_182_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.919 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    27.919    vga_sync_unit/vga_r_OBUF[3]_inst_i_132_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.033 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000    28.033    vga_sync_unit/vga_r_OBUF[3]_inst_i_69_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.255 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_35/O[0]
                         net (fo=3, routed)           1.107    29.362    vga_sync_unit/vga_r_OBUF[3]_inst_i_35_n_7
    SLICE_X39Y85         LUT4 (Prop_lut4_I1_O)        0.299    29.661 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.000    29.661    vga_sync_unit/vga_r_OBUF[3]_inst_i_78_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.062 f  vga_sync_unit/vga_r_OBUF[3]_inst_i_36/CO[3]
                         net (fo=1, routed)           1.113    31.175    vga_sync_unit/vga_r_OBUF[3]_inst_i_36_n_0
    SLICE_X36Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.299 f  vga_sync_unit/vga_r_OBUF[3]_inst_i_15/O
                         net (fo=3, routed)           0.826    32.125    vga_sync_unit/vga_r_OBUF[3]_inst_i_15_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.249 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.980    33.229    vga_sync_unit/vga_r_OBUF[3]_inst_i_3_n_0
    SLICE_X36Y87         LUT5 (Prop_lut5_I1_O)        0.124    33.353 r  vga_sync_unit/vga_g_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.002    37.354    vga_g_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    40.884 r  vga_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000    40.884    vga_g[2]
    G17                                                               r  vga_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_r[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.741ns  (logic 12.767ns (30.585%)  route 28.975ns (69.415%))
  Logic Levels:           35  (CARRY4=12 LUT2=3 LUT3=2 LUT4=5 LUT6=9 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.622    -0.890    vga_sync_unit/clk_out1
    SLICE_X62Y87         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=18, routed)          1.025     0.591    vga_sync_unit/pixel_x[8]
    SLICE_X61Y87         LUT6 (Prop_lut6_I2_O)        0.124     0.715 f  vga_sync_unit/buffer_reg_0_63_0_2_i_11/O
                         net (fo=9, routed)           0.829     1.544    vga_sync_unit/buffer_reg_0_63_0_2_i_11_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.668 r  vga_sync_unit/buffer_reg_0_63_0_2_i_12/O
                         net (fo=9, routed)           0.840     2.507    vga_sync_unit/buffer_reg_0_63_0_2_i_12_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  vga_sync_unit/buffer_reg_0_63_0_2_i_13/O
                         net (fo=13, routed)          1.393     4.025    vga_sync_unit/buffer_reg_0_63_0_2_i_13_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.149 r  vga_sync_unit/buffer_reg_0_63_0_2_i_14/O
                         net (fo=6, routed)           0.313     4.461    vga_sync_unit/buffer_reg_0_63_0_2_i_14_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I2_O)        0.124     4.585 r  vga_sync_unit/buffer_reg_0_63_15_15_i_1/O
                         net (fo=48, routed)          6.230    10.815    buffer_reg_1664_1727_15_15/DPRA0
    SLICE_X42Y76         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.939 r  buffer_reg_1664_1727_15_15/DP/O
                         net (fo=1, routed)           0.975    11.914    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I1_O)        0.124    12.038 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    12.038    vga_sync_unit/vga_r_OBUF[3]_inst_i_92_n_0
    SLICE_X43Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    12.250 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    12.250    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_n_0
    SLICE_X43Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    12.344 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           1.252    13.596    vga_sync_unit/vga_r_OBUF[3]_inst_i_18_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I3_O)        0.316    13.912 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_253/O
                         net (fo=4, routed)           1.582    15.495    vga_sync_unit/pixel_data0[15]
    SLICE_X47Y86         LUT6 (Prop_lut6_I1_O)        0.124    15.619 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_218/O
                         net (fo=1, routed)           0.648    16.267    vga_sync_unit/vga_r_OBUF[3]_inst_i_218_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    16.674 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_168/O[1]
                         net (fo=1, routed)           0.499    17.172    vga_sync_unit/vga_r_OBUF[3]_inst_i_168_n_6
    SLICE_X44Y86         LUT2 (Prop_lut2_I1_O)        0.303    17.475 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_171/O
                         net (fo=1, routed)           0.000    17.475    vga_sync_unit/vga_r_OBUF[3]_inst_i_171_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.876 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.876    vga_sync_unit/vga_r_OBUF[3]_inst_i_123_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.098 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_122/O[0]
                         net (fo=1, routed)           0.825    18.923    vga_sync_unit/C[12]
    SLICE_X43Y88         LUT2 (Prop_lut2_I1_O)        0.299    19.222 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           0.000    19.222    vga_sync_unit/vga_r_OBUF[3]_inst_i_59_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.449 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_32/O[1]
                         net (fo=10, routed)          1.500    20.949    vga_sync_unit/gray_val0[12]
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.303    21.252 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    21.252    vga_sync_unit/vga_r_OBUF[3]_inst_i_111_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.802 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.802    vga_sync_unit/vga_r_OBUF[3]_inst_i_55_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.024 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_33/O[0]
                         net (fo=2, routed)           0.965    22.989    vga_sync_unit/vga_r_OBUF[3]_inst_i_33_n_7
    SLICE_X36Y85         LUT3 (Prop_lut3_I1_O)        0.325    23.314 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.635    23.949    vga_sync_unit/vga_r_OBUF[3]_inst_i_26_n_0
    SLICE_X37Y85         LUT4 (Prop_lut4_I3_O)        0.326    24.275 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    24.275    vga_sync_unit/vga_r_OBUF[3]_inst_i_30_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.825 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.825    vga_sync_unit/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.159 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_2/O[1]
                         net (fo=13, routed)          0.890    26.049    vga_sync_unit/vga_r_OBUF[3]_inst_i_2_n_6
    SLICE_X36Y86         LUT3 (Prop_lut3_I2_O)        0.329    26.378 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_179/O
                         net (fo=2, routed)           0.808    27.186    vga_sync_unit/vga_r_OBUF[3]_inst_i_179_n_0
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.332    27.518 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_182/O
                         net (fo=1, routed)           0.000    27.518    vga_sync_unit/vga_r_OBUF[3]_inst_i_182_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.919 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    27.919    vga_sync_unit/vga_r_OBUF[3]_inst_i_132_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.033 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000    28.033    vga_sync_unit/vga_r_OBUF[3]_inst_i_69_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.255 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_35/O[0]
                         net (fo=3, routed)           1.107    29.362    vga_sync_unit/vga_r_OBUF[3]_inst_i_35_n_7
    SLICE_X39Y85         LUT4 (Prop_lut4_I1_O)        0.299    29.661 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.000    29.661    vga_sync_unit/vga_r_OBUF[3]_inst_i_78_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.062 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_36/CO[3]
                         net (fo=1, routed)           1.113    31.175    vga_sync_unit/vga_r_OBUF[3]_inst_i_36_n_0
    SLICE_X36Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.299 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_15/O
                         net (fo=3, routed)           0.833    32.132    vga_sync_unit/vga_r_OBUF[3]_inst_i_15_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.256 f  vga_sync_unit/vga_r_OBUF[0]_inst_i_3/O
                         net (fo=3, routed)           0.724    32.980    vga_sync_unit/vga_r_OBUF[0]_inst_i_3_n_0
    SLICE_X43Y84         LUT4 (Prop_lut4_I3_O)        0.150    33.130 r  vga_sync_unit/vga_r_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.989    37.120    vga_r_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.732    40.851 r  vga_r_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.851    vga_r[0]
    G19                                                               r  vga_r[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.615ns  (logic 12.528ns (30.104%)  route 29.087ns (69.896%))
  Logic Levels:           35  (CARRY4=12 LUT2=3 LUT3=2 LUT4=4 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.622    -0.890    vga_sync_unit/clk_out1
    SLICE_X62Y87         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=18, routed)          1.025     0.591    vga_sync_unit/pixel_x[8]
    SLICE_X61Y87         LUT6 (Prop_lut6_I2_O)        0.124     0.715 f  vga_sync_unit/buffer_reg_0_63_0_2_i_11/O
                         net (fo=9, routed)           0.829     1.544    vga_sync_unit/buffer_reg_0_63_0_2_i_11_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.668 r  vga_sync_unit/buffer_reg_0_63_0_2_i_12/O
                         net (fo=9, routed)           0.840     2.507    vga_sync_unit/buffer_reg_0_63_0_2_i_12_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  vga_sync_unit/buffer_reg_0_63_0_2_i_13/O
                         net (fo=13, routed)          1.393     4.025    vga_sync_unit/buffer_reg_0_63_0_2_i_13_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.149 r  vga_sync_unit/buffer_reg_0_63_0_2_i_14/O
                         net (fo=6, routed)           0.313     4.461    vga_sync_unit/buffer_reg_0_63_0_2_i_14_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I2_O)        0.124     4.585 r  vga_sync_unit/buffer_reg_0_63_15_15_i_1/O
                         net (fo=48, routed)          6.230    10.815    buffer_reg_1664_1727_15_15/DPRA0
    SLICE_X42Y76         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.939 r  buffer_reg_1664_1727_15_15/DP/O
                         net (fo=1, routed)           0.975    11.914    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I1_O)        0.124    12.038 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    12.038    vga_sync_unit/vga_r_OBUF[3]_inst_i_92_n_0
    SLICE_X43Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    12.250 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    12.250    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_n_0
    SLICE_X43Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    12.344 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           1.252    13.596    vga_sync_unit/vga_r_OBUF[3]_inst_i_18_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I3_O)        0.316    13.912 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_253/O
                         net (fo=4, routed)           1.582    15.495    vga_sync_unit/pixel_data0[15]
    SLICE_X47Y86         LUT6 (Prop_lut6_I1_O)        0.124    15.619 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_218/O
                         net (fo=1, routed)           0.648    16.267    vga_sync_unit/vga_r_OBUF[3]_inst_i_218_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    16.674 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_168/O[1]
                         net (fo=1, routed)           0.499    17.172    vga_sync_unit/vga_r_OBUF[3]_inst_i_168_n_6
    SLICE_X44Y86         LUT2 (Prop_lut2_I1_O)        0.303    17.475 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_171/O
                         net (fo=1, routed)           0.000    17.475    vga_sync_unit/vga_r_OBUF[3]_inst_i_171_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.876 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.876    vga_sync_unit/vga_r_OBUF[3]_inst_i_123_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.098 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_122/O[0]
                         net (fo=1, routed)           0.825    18.923    vga_sync_unit/C[12]
    SLICE_X43Y88         LUT2 (Prop_lut2_I1_O)        0.299    19.222 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           0.000    19.222    vga_sync_unit/vga_r_OBUF[3]_inst_i_59_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.449 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_32/O[1]
                         net (fo=10, routed)          1.500    20.949    vga_sync_unit/gray_val0[12]
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.303    21.252 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    21.252    vga_sync_unit/vga_r_OBUF[3]_inst_i_111_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.802 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.802    vga_sync_unit/vga_r_OBUF[3]_inst_i_55_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.024 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_33/O[0]
                         net (fo=2, routed)           0.965    22.989    vga_sync_unit/vga_r_OBUF[3]_inst_i_33_n_7
    SLICE_X36Y85         LUT3 (Prop_lut3_I1_O)        0.325    23.314 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.635    23.949    vga_sync_unit/vga_r_OBUF[3]_inst_i_26_n_0
    SLICE_X37Y85         LUT4 (Prop_lut4_I3_O)        0.326    24.275 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    24.275    vga_sync_unit/vga_r_OBUF[3]_inst_i_30_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.825 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.825    vga_sync_unit/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.159 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_2/O[1]
                         net (fo=13, routed)          0.890    26.049    vga_sync_unit/vga_r_OBUF[3]_inst_i_2_n_6
    SLICE_X36Y86         LUT3 (Prop_lut3_I2_O)        0.329    26.378 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_179/O
                         net (fo=2, routed)           0.808    27.186    vga_sync_unit/vga_r_OBUF[3]_inst_i_179_n_0
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.332    27.518 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_182/O
                         net (fo=1, routed)           0.000    27.518    vga_sync_unit/vga_r_OBUF[3]_inst_i_182_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.919 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    27.919    vga_sync_unit/vga_r_OBUF[3]_inst_i_132_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.033 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000    28.033    vga_sync_unit/vga_r_OBUF[3]_inst_i_69_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.255 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_35/O[0]
                         net (fo=3, routed)           1.107    29.362    vga_sync_unit/vga_r_OBUF[3]_inst_i_35_n_7
    SLICE_X39Y85         LUT4 (Prop_lut4_I1_O)        0.299    29.661 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.000    29.661    vga_sync_unit/vga_r_OBUF[3]_inst_i_78_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.062 f  vga_sync_unit/vga_r_OBUF[3]_inst_i_36/CO[3]
                         net (fo=1, routed)           1.113    31.175    vga_sync_unit/vga_r_OBUF[3]_inst_i_36_n_0
    SLICE_X36Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.299 f  vga_sync_unit/vga_r_OBUF[3]_inst_i_15/O
                         net (fo=3, routed)           0.826    32.125    vga_sync_unit/vga_r_OBUF[3]_inst_i_15_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.249 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.830    33.078    vga_sync_unit/vga_r_OBUF[3]_inst_i_3_n_0
    SLICE_X36Y85         LUT5 (Prop_lut5_I1_O)        0.124    33.202 r  vga_sync_unit/vga_b_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.004    37.206    vga_b_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    40.725 r  vga_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000    40.725    vga_b[2]
    K18                                                               r  vga_b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.483ns  (logic 12.511ns (30.161%)  route 28.971ns (69.839%))
  Logic Levels:           35  (CARRY4=12 LUT2=3 LUT3=2 LUT4=4 LUT6=10 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.622    -0.890    vga_sync_unit/clk_out1
    SLICE_X62Y87         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=18, routed)          1.025     0.591    vga_sync_unit/pixel_x[8]
    SLICE_X61Y87         LUT6 (Prop_lut6_I2_O)        0.124     0.715 f  vga_sync_unit/buffer_reg_0_63_0_2_i_11/O
                         net (fo=9, routed)           0.829     1.544    vga_sync_unit/buffer_reg_0_63_0_2_i_11_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.668 r  vga_sync_unit/buffer_reg_0_63_0_2_i_12/O
                         net (fo=9, routed)           0.840     2.507    vga_sync_unit/buffer_reg_0_63_0_2_i_12_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  vga_sync_unit/buffer_reg_0_63_0_2_i_13/O
                         net (fo=13, routed)          1.393     4.025    vga_sync_unit/buffer_reg_0_63_0_2_i_13_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.149 r  vga_sync_unit/buffer_reg_0_63_0_2_i_14/O
                         net (fo=6, routed)           0.313     4.461    vga_sync_unit/buffer_reg_0_63_0_2_i_14_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I2_O)        0.124     4.585 r  vga_sync_unit/buffer_reg_0_63_15_15_i_1/O
                         net (fo=48, routed)          6.230    10.815    buffer_reg_1664_1727_15_15/DPRA0
    SLICE_X42Y76         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.939 r  buffer_reg_1664_1727_15_15/DP/O
                         net (fo=1, routed)           0.975    11.914    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I1_O)        0.124    12.038 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    12.038    vga_sync_unit/vga_r_OBUF[3]_inst_i_92_n_0
    SLICE_X43Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    12.250 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    12.250    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_n_0
    SLICE_X43Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    12.344 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           1.252    13.596    vga_sync_unit/vga_r_OBUF[3]_inst_i_18_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I3_O)        0.316    13.912 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_253/O
                         net (fo=4, routed)           1.582    15.495    vga_sync_unit/pixel_data0[15]
    SLICE_X47Y86         LUT6 (Prop_lut6_I1_O)        0.124    15.619 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_218/O
                         net (fo=1, routed)           0.648    16.267    vga_sync_unit/vga_r_OBUF[3]_inst_i_218_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    16.674 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_168/O[1]
                         net (fo=1, routed)           0.499    17.172    vga_sync_unit/vga_r_OBUF[3]_inst_i_168_n_6
    SLICE_X44Y86         LUT2 (Prop_lut2_I1_O)        0.303    17.475 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_171/O
                         net (fo=1, routed)           0.000    17.475    vga_sync_unit/vga_r_OBUF[3]_inst_i_171_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.876 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.876    vga_sync_unit/vga_r_OBUF[3]_inst_i_123_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.098 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_122/O[0]
                         net (fo=1, routed)           0.825    18.923    vga_sync_unit/C[12]
    SLICE_X43Y88         LUT2 (Prop_lut2_I1_O)        0.299    19.222 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           0.000    19.222    vga_sync_unit/vga_r_OBUF[3]_inst_i_59_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.449 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_32/O[1]
                         net (fo=10, routed)          1.500    20.949    vga_sync_unit/gray_val0[12]
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.303    21.252 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    21.252    vga_sync_unit/vga_r_OBUF[3]_inst_i_111_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.802 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.802    vga_sync_unit/vga_r_OBUF[3]_inst_i_55_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.024 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_33/O[0]
                         net (fo=2, routed)           0.965    22.989    vga_sync_unit/vga_r_OBUF[3]_inst_i_33_n_7
    SLICE_X36Y85         LUT3 (Prop_lut3_I1_O)        0.325    23.314 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.635    23.949    vga_sync_unit/vga_r_OBUF[3]_inst_i_26_n_0
    SLICE_X37Y85         LUT4 (Prop_lut4_I3_O)        0.326    24.275 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    24.275    vga_sync_unit/vga_r_OBUF[3]_inst_i_30_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.825 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.825    vga_sync_unit/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.159 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_2/O[1]
                         net (fo=13, routed)          0.890    26.049    vga_sync_unit/vga_r_OBUF[3]_inst_i_2_n_6
    SLICE_X36Y86         LUT3 (Prop_lut3_I2_O)        0.329    26.378 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_179/O
                         net (fo=2, routed)           0.808    27.186    vga_sync_unit/vga_r_OBUF[3]_inst_i_179_n_0
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.332    27.518 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_182/O
                         net (fo=1, routed)           0.000    27.518    vga_sync_unit/vga_r_OBUF[3]_inst_i_182_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.919 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    27.919    vga_sync_unit/vga_r_OBUF[3]_inst_i_132_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.033 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000    28.033    vga_sync_unit/vga_r_OBUF[3]_inst_i_69_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.255 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_35/O[0]
                         net (fo=3, routed)           1.107    29.362    vga_sync_unit/vga_r_OBUF[3]_inst_i_35_n_7
    SLICE_X39Y85         LUT4 (Prop_lut4_I1_O)        0.299    29.661 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.000    29.661    vga_sync_unit/vga_r_OBUF[3]_inst_i_78_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.062 f  vga_sync_unit/vga_r_OBUF[3]_inst_i_36/CO[3]
                         net (fo=1, routed)           1.113    31.175    vga_sync_unit/vga_r_OBUF[3]_inst_i_36_n_0
    SLICE_X36Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.299 f  vga_sync_unit/vga_r_OBUF[3]_inst_i_15/O
                         net (fo=3, routed)           0.826    32.125    vga_sync_unit/vga_r_OBUF[3]_inst_i_15_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.249 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.482    32.731    vga_sync_unit/vga_r_OBUF[3]_inst_i_3_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I2_O)        0.124    32.855 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.235    37.090    vga_r_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    40.593 r  vga_r_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.593    vga_r[3]
    N19                                                               r  vga_r[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.280ns  (logic 12.534ns (30.363%)  route 28.746ns (69.637%))
  Logic Levels:           35  (CARRY4=12 LUT2=3 LUT3=2 LUT4=4 LUT6=10 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.622    -0.890    vga_sync_unit/clk_out1
    SLICE_X62Y87         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=18, routed)          1.025     0.591    vga_sync_unit/pixel_x[8]
    SLICE_X61Y87         LUT6 (Prop_lut6_I2_O)        0.124     0.715 f  vga_sync_unit/buffer_reg_0_63_0_2_i_11/O
                         net (fo=9, routed)           0.829     1.544    vga_sync_unit/buffer_reg_0_63_0_2_i_11_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.668 r  vga_sync_unit/buffer_reg_0_63_0_2_i_12/O
                         net (fo=9, routed)           0.840     2.507    vga_sync_unit/buffer_reg_0_63_0_2_i_12_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  vga_sync_unit/buffer_reg_0_63_0_2_i_13/O
                         net (fo=13, routed)          1.393     4.025    vga_sync_unit/buffer_reg_0_63_0_2_i_13_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.149 r  vga_sync_unit/buffer_reg_0_63_0_2_i_14/O
                         net (fo=6, routed)           0.313     4.461    vga_sync_unit/buffer_reg_0_63_0_2_i_14_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I2_O)        0.124     4.585 r  vga_sync_unit/buffer_reg_0_63_15_15_i_1/O
                         net (fo=48, routed)          6.230    10.815    buffer_reg_1664_1727_15_15/DPRA0
    SLICE_X42Y76         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.939 r  buffer_reg_1664_1727_15_15/DP/O
                         net (fo=1, routed)           0.975    11.914    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I1_O)        0.124    12.038 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    12.038    vga_sync_unit/vga_r_OBUF[3]_inst_i_92_n_0
    SLICE_X43Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    12.250 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    12.250    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_n_0
    SLICE_X43Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    12.344 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           1.252    13.596    vga_sync_unit/vga_r_OBUF[3]_inst_i_18_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I3_O)        0.316    13.912 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_253/O
                         net (fo=4, routed)           1.582    15.495    vga_sync_unit/pixel_data0[15]
    SLICE_X47Y86         LUT6 (Prop_lut6_I1_O)        0.124    15.619 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_218/O
                         net (fo=1, routed)           0.648    16.267    vga_sync_unit/vga_r_OBUF[3]_inst_i_218_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    16.674 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_168/O[1]
                         net (fo=1, routed)           0.499    17.172    vga_sync_unit/vga_r_OBUF[3]_inst_i_168_n_6
    SLICE_X44Y86         LUT2 (Prop_lut2_I1_O)        0.303    17.475 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_171/O
                         net (fo=1, routed)           0.000    17.475    vga_sync_unit/vga_r_OBUF[3]_inst_i_171_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.876 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.876    vga_sync_unit/vga_r_OBUF[3]_inst_i_123_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.098 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_122/O[0]
                         net (fo=1, routed)           0.825    18.923    vga_sync_unit/C[12]
    SLICE_X43Y88         LUT2 (Prop_lut2_I1_O)        0.299    19.222 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           0.000    19.222    vga_sync_unit/vga_r_OBUF[3]_inst_i_59_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.449 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_32/O[1]
                         net (fo=10, routed)          1.500    20.949    vga_sync_unit/gray_val0[12]
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.303    21.252 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    21.252    vga_sync_unit/vga_r_OBUF[3]_inst_i_111_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.802 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.802    vga_sync_unit/vga_r_OBUF[3]_inst_i_55_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.024 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_33/O[0]
                         net (fo=2, routed)           0.965    22.989    vga_sync_unit/vga_r_OBUF[3]_inst_i_33_n_7
    SLICE_X36Y85         LUT3 (Prop_lut3_I1_O)        0.325    23.314 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.635    23.949    vga_sync_unit/vga_r_OBUF[3]_inst_i_26_n_0
    SLICE_X37Y85         LUT4 (Prop_lut4_I3_O)        0.326    24.275 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    24.275    vga_sync_unit/vga_r_OBUF[3]_inst_i_30_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.825 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.825    vga_sync_unit/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.159 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_2/O[1]
                         net (fo=13, routed)          0.890    26.049    vga_sync_unit/vga_r_OBUF[3]_inst_i_2_n_6
    SLICE_X36Y86         LUT3 (Prop_lut3_I2_O)        0.329    26.378 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_179/O
                         net (fo=2, routed)           0.808    27.186    vga_sync_unit/vga_r_OBUF[3]_inst_i_179_n_0
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.332    27.518 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_182/O
                         net (fo=1, routed)           0.000    27.518    vga_sync_unit/vga_r_OBUF[3]_inst_i_182_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.919 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    27.919    vga_sync_unit/vga_r_OBUF[3]_inst_i_132_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.033 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000    28.033    vga_sync_unit/vga_r_OBUF[3]_inst_i_69_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.255 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_35/O[0]
                         net (fo=3, routed)           1.107    29.362    vga_sync_unit/vga_r_OBUF[3]_inst_i_35_n_7
    SLICE_X39Y85         LUT4 (Prop_lut4_I1_O)        0.299    29.661 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.000    29.661    vga_sync_unit/vga_r_OBUF[3]_inst_i_78_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.062 f  vga_sync_unit/vga_r_OBUF[3]_inst_i_36/CO[3]
                         net (fo=1, routed)           1.113    31.175    vga_sync_unit/vga_r_OBUF[3]_inst_i_36_n_0
    SLICE_X36Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.299 f  vga_sync_unit/vga_r_OBUF[3]_inst_i_15/O
                         net (fo=3, routed)           0.826    32.125    vga_sync_unit/vga_r_OBUF[3]_inst_i_15_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.249 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.479    32.728    vga_sync_unit/vga_r_OBUF[3]_inst_i_3_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I2_O)        0.124    32.852 r  vga_sync_unit/vga_b_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.014    36.865    vga_b_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    40.390 r  vga_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.390    vga_b[3]
    J18                                                               r  vga_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.123ns  (logic 12.533ns (30.476%)  route 28.591ns (69.524%))
  Logic Levels:           35  (CARRY4=12 LUT2=3 LUT3=2 LUT4=4 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.622    -0.890    vga_sync_unit/clk_out1
    SLICE_X62Y87         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=18, routed)          1.025     0.591    vga_sync_unit/pixel_x[8]
    SLICE_X61Y87         LUT6 (Prop_lut6_I2_O)        0.124     0.715 f  vga_sync_unit/buffer_reg_0_63_0_2_i_11/O
                         net (fo=9, routed)           0.829     1.544    vga_sync_unit/buffer_reg_0_63_0_2_i_11_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.668 r  vga_sync_unit/buffer_reg_0_63_0_2_i_12/O
                         net (fo=9, routed)           0.840     2.507    vga_sync_unit/buffer_reg_0_63_0_2_i_12_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  vga_sync_unit/buffer_reg_0_63_0_2_i_13/O
                         net (fo=13, routed)          1.393     4.025    vga_sync_unit/buffer_reg_0_63_0_2_i_13_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.149 r  vga_sync_unit/buffer_reg_0_63_0_2_i_14/O
                         net (fo=6, routed)           0.313     4.461    vga_sync_unit/buffer_reg_0_63_0_2_i_14_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I2_O)        0.124     4.585 r  vga_sync_unit/buffer_reg_0_63_15_15_i_1/O
                         net (fo=48, routed)          6.230    10.815    buffer_reg_1664_1727_15_15/DPRA0
    SLICE_X42Y76         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.939 r  buffer_reg_1664_1727_15_15/DP/O
                         net (fo=1, routed)           0.975    11.914    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I1_O)        0.124    12.038 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    12.038    vga_sync_unit/vga_r_OBUF[3]_inst_i_92_n_0
    SLICE_X43Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    12.250 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    12.250    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_n_0
    SLICE_X43Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    12.344 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           1.252    13.596    vga_sync_unit/vga_r_OBUF[3]_inst_i_18_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I3_O)        0.316    13.912 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_253/O
                         net (fo=4, routed)           1.582    15.495    vga_sync_unit/pixel_data0[15]
    SLICE_X47Y86         LUT6 (Prop_lut6_I1_O)        0.124    15.619 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_218/O
                         net (fo=1, routed)           0.648    16.267    vga_sync_unit/vga_r_OBUF[3]_inst_i_218_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    16.674 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_168/O[1]
                         net (fo=1, routed)           0.499    17.172    vga_sync_unit/vga_r_OBUF[3]_inst_i_168_n_6
    SLICE_X44Y86         LUT2 (Prop_lut2_I1_O)        0.303    17.475 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_171/O
                         net (fo=1, routed)           0.000    17.475    vga_sync_unit/vga_r_OBUF[3]_inst_i_171_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.876 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.876    vga_sync_unit/vga_r_OBUF[3]_inst_i_123_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.098 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_122/O[0]
                         net (fo=1, routed)           0.825    18.923    vga_sync_unit/C[12]
    SLICE_X43Y88         LUT2 (Prop_lut2_I1_O)        0.299    19.222 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           0.000    19.222    vga_sync_unit/vga_r_OBUF[3]_inst_i_59_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.449 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_32/O[1]
                         net (fo=10, routed)          1.500    20.949    vga_sync_unit/gray_val0[12]
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.303    21.252 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    21.252    vga_sync_unit/vga_r_OBUF[3]_inst_i_111_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.802 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.802    vga_sync_unit/vga_r_OBUF[3]_inst_i_55_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.024 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_33/O[0]
                         net (fo=2, routed)           0.965    22.989    vga_sync_unit/vga_r_OBUF[3]_inst_i_33_n_7
    SLICE_X36Y85         LUT3 (Prop_lut3_I1_O)        0.325    23.314 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.635    23.949    vga_sync_unit/vga_r_OBUF[3]_inst_i_26_n_0
    SLICE_X37Y85         LUT4 (Prop_lut4_I3_O)        0.326    24.275 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    24.275    vga_sync_unit/vga_r_OBUF[3]_inst_i_30_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.825 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.825    vga_sync_unit/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.159 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_2/O[1]
                         net (fo=13, routed)          0.890    26.049    vga_sync_unit/vga_r_OBUF[3]_inst_i_2_n_6
    SLICE_X36Y86         LUT3 (Prop_lut3_I2_O)        0.329    26.378 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_179/O
                         net (fo=2, routed)           0.808    27.186    vga_sync_unit/vga_r_OBUF[3]_inst_i_179_n_0
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.332    27.518 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_182/O
                         net (fo=1, routed)           0.000    27.518    vga_sync_unit/vga_r_OBUF[3]_inst_i_182_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.919 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    27.919    vga_sync_unit/vga_r_OBUF[3]_inst_i_132_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.033 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000    28.033    vga_sync_unit/vga_r_OBUF[3]_inst_i_69_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.255 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_35/O[0]
                         net (fo=3, routed)           1.107    29.362    vga_sync_unit/vga_r_OBUF[3]_inst_i_35_n_7
    SLICE_X39Y85         LUT4 (Prop_lut4_I1_O)        0.299    29.661 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.000    29.661    vga_sync_unit/vga_r_OBUF[3]_inst_i_78_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.062 f  vga_sync_unit/vga_r_OBUF[3]_inst_i_36/CO[3]
                         net (fo=1, routed)           1.113    31.175    vga_sync_unit/vga_r_OBUF[3]_inst_i_36_n_0
    SLICE_X36Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.299 f  vga_sync_unit/vga_r_OBUF[3]_inst_i_15/O
                         net (fo=3, routed)           0.826    32.125    vga_sync_unit/vga_r_OBUF[3]_inst_i_15_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.249 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.329    32.578    vga_sync_unit/vga_r_OBUF[3]_inst_i_3_n_0
    SLICE_X36Y85         LUT5 (Prop_lut5_I1_O)        0.124    32.702 r  vga_sync_unit/vga_r_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.008    36.710    vga_r_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    40.233 r  vga_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000    40.233    vga_r[2]
    J19                                                               r  vga_r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.027ns  (logic 12.514ns (30.503%)  route 28.512ns (69.497%))
  Logic Levels:           35  (CARRY4=12 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.622    -0.890    vga_sync_unit/clk_out1
    SLICE_X62Y87         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=18, routed)          1.025     0.591    vga_sync_unit/pixel_x[8]
    SLICE_X61Y87         LUT6 (Prop_lut6_I2_O)        0.124     0.715 f  vga_sync_unit/buffer_reg_0_63_0_2_i_11/O
                         net (fo=9, routed)           0.829     1.544    vga_sync_unit/buffer_reg_0_63_0_2_i_11_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.668 r  vga_sync_unit/buffer_reg_0_63_0_2_i_12/O
                         net (fo=9, routed)           0.840     2.507    vga_sync_unit/buffer_reg_0_63_0_2_i_12_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  vga_sync_unit/buffer_reg_0_63_0_2_i_13/O
                         net (fo=13, routed)          1.393     4.025    vga_sync_unit/buffer_reg_0_63_0_2_i_13_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.149 r  vga_sync_unit/buffer_reg_0_63_0_2_i_14/O
                         net (fo=6, routed)           0.313     4.461    vga_sync_unit/buffer_reg_0_63_0_2_i_14_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I2_O)        0.124     4.585 r  vga_sync_unit/buffer_reg_0_63_15_15_i_1/O
                         net (fo=48, routed)          6.230    10.815    buffer_reg_1664_1727_15_15/DPRA0
    SLICE_X42Y76         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.939 r  buffer_reg_1664_1727_15_15/DP/O
                         net (fo=1, routed)           0.975    11.914    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I1_O)        0.124    12.038 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    12.038    vga_sync_unit/vga_r_OBUF[3]_inst_i_92_n_0
    SLICE_X43Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    12.250 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    12.250    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_n_0
    SLICE_X43Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    12.344 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           1.252    13.596    vga_sync_unit/vga_r_OBUF[3]_inst_i_18_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I3_O)        0.316    13.912 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_253/O
                         net (fo=4, routed)           1.582    15.495    vga_sync_unit/pixel_data0[15]
    SLICE_X47Y86         LUT6 (Prop_lut6_I1_O)        0.124    15.619 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_218/O
                         net (fo=1, routed)           0.648    16.267    vga_sync_unit/vga_r_OBUF[3]_inst_i_218_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    16.674 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_168/O[1]
                         net (fo=1, routed)           0.499    17.172    vga_sync_unit/vga_r_OBUF[3]_inst_i_168_n_6
    SLICE_X44Y86         LUT2 (Prop_lut2_I1_O)        0.303    17.475 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_171/O
                         net (fo=1, routed)           0.000    17.475    vga_sync_unit/vga_r_OBUF[3]_inst_i_171_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.876 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.876    vga_sync_unit/vga_r_OBUF[3]_inst_i_123_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.098 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_122/O[0]
                         net (fo=1, routed)           0.825    18.923    vga_sync_unit/C[12]
    SLICE_X43Y88         LUT2 (Prop_lut2_I1_O)        0.299    19.222 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           0.000    19.222    vga_sync_unit/vga_r_OBUF[3]_inst_i_59_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.449 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_32/O[1]
                         net (fo=10, routed)          1.500    20.949    vga_sync_unit/gray_val0[12]
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.303    21.252 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    21.252    vga_sync_unit/vga_r_OBUF[3]_inst_i_111_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.802 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.802    vga_sync_unit/vga_r_OBUF[3]_inst_i_55_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.024 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_33/O[0]
                         net (fo=2, routed)           0.965    22.989    vga_sync_unit/vga_r_OBUF[3]_inst_i_33_n_7
    SLICE_X36Y85         LUT3 (Prop_lut3_I1_O)        0.325    23.314 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.635    23.949    vga_sync_unit/vga_r_OBUF[3]_inst_i_26_n_0
    SLICE_X37Y85         LUT4 (Prop_lut4_I3_O)        0.326    24.275 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    24.275    vga_sync_unit/vga_r_OBUF[3]_inst_i_30_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.825 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.825    vga_sync_unit/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.159 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_2/O[1]
                         net (fo=13, routed)          0.890    26.049    vga_sync_unit/vga_r_OBUF[3]_inst_i_2_n_6
    SLICE_X36Y86         LUT3 (Prop_lut3_I2_O)        0.329    26.378 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_179/O
                         net (fo=2, routed)           0.808    27.186    vga_sync_unit/vga_r_OBUF[3]_inst_i_179_n_0
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.332    27.518 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_182/O
                         net (fo=1, routed)           0.000    27.518    vga_sync_unit/vga_r_OBUF[3]_inst_i_182_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.919 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    27.919    vga_sync_unit/vga_r_OBUF[3]_inst_i_132_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.033 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000    28.033    vga_sync_unit/vga_r_OBUF[3]_inst_i_69_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.255 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_35/O[0]
                         net (fo=3, routed)           1.107    29.362    vga_sync_unit/vga_r_OBUF[3]_inst_i_35_n_7
    SLICE_X39Y85         LUT4 (Prop_lut4_I1_O)        0.299    29.661 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.000    29.661    vga_sync_unit/vga_r_OBUF[3]_inst_i_78_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.062 f  vga_sync_unit/vga_r_OBUF[3]_inst_i_36/CO[3]
                         net (fo=1, routed)           1.113    31.175    vga_sync_unit/vga_r_OBUF[3]_inst_i_36_n_0
    SLICE_X36Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.299 f  vga_sync_unit/vga_r_OBUF[3]_inst_i_15/O
                         net (fo=3, routed)           0.434    31.733    vga_sync_unit/vga_r_OBUF[3]_inst_i_15_n_0
    SLICE_X36Y84         LUT5 (Prop_lut5_I1_O)        0.124    31.857 r  vga_sync_unit/vga_r_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.844    32.701    vga_sync_unit/vga_r_OBUF[1]_inst_i_2_n_0
    SLICE_X34Y84         LUT5 (Prop_lut5_I2_O)        0.124    32.825 r  vga_sync_unit/vga_g_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.806    36.631    vga_g_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    40.137 r  vga_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.137    vga_g[1]
    H17                                                               r  vga_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.002ns  (logic 12.539ns (30.583%)  route 28.462ns (69.417%))
  Logic Levels:           35  (CARRY4=12 LUT2=3 LUT3=2 LUT4=4 LUT6=10 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.622    -0.890    vga_sync_unit/clk_out1
    SLICE_X62Y87         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=18, routed)          1.025     0.591    vga_sync_unit/pixel_x[8]
    SLICE_X61Y87         LUT6 (Prop_lut6_I2_O)        0.124     0.715 f  vga_sync_unit/buffer_reg_0_63_0_2_i_11/O
                         net (fo=9, routed)           0.829     1.544    vga_sync_unit/buffer_reg_0_63_0_2_i_11_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.668 r  vga_sync_unit/buffer_reg_0_63_0_2_i_12/O
                         net (fo=9, routed)           0.840     2.507    vga_sync_unit/buffer_reg_0_63_0_2_i_12_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  vga_sync_unit/buffer_reg_0_63_0_2_i_13/O
                         net (fo=13, routed)          1.393     4.025    vga_sync_unit/buffer_reg_0_63_0_2_i_13_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.149 r  vga_sync_unit/buffer_reg_0_63_0_2_i_14/O
                         net (fo=6, routed)           0.313     4.461    vga_sync_unit/buffer_reg_0_63_0_2_i_14_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I2_O)        0.124     4.585 r  vga_sync_unit/buffer_reg_0_63_15_15_i_1/O
                         net (fo=48, routed)          6.230    10.815    buffer_reg_1664_1727_15_15/DPRA0
    SLICE_X42Y76         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.939 r  buffer_reg_1664_1727_15_15/DP/O
                         net (fo=1, routed)           0.975    11.914    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I1_O)        0.124    12.038 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    12.038    vga_sync_unit/vga_r_OBUF[3]_inst_i_92_n_0
    SLICE_X43Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    12.250 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    12.250    vga_sync_unit/vga_r_OBUF[3]_inst_i_42_n_0
    SLICE_X43Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    12.344 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_18/O
                         net (fo=2, routed)           1.252    13.596    vga_sync_unit/vga_r_OBUF[3]_inst_i_18_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I3_O)        0.316    13.912 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_253/O
                         net (fo=4, routed)           1.582    15.495    vga_sync_unit/pixel_data0[15]
    SLICE_X47Y86         LUT6 (Prop_lut6_I1_O)        0.124    15.619 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_218/O
                         net (fo=1, routed)           0.648    16.267    vga_sync_unit/vga_r_OBUF[3]_inst_i_218_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    16.674 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_168/O[1]
                         net (fo=1, routed)           0.499    17.172    vga_sync_unit/vga_r_OBUF[3]_inst_i_168_n_6
    SLICE_X44Y86         LUT2 (Prop_lut2_I1_O)        0.303    17.475 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_171/O
                         net (fo=1, routed)           0.000    17.475    vga_sync_unit/vga_r_OBUF[3]_inst_i_171_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.876 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.876    vga_sync_unit/vga_r_OBUF[3]_inst_i_123_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.098 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_122/O[0]
                         net (fo=1, routed)           0.825    18.923    vga_sync_unit/C[12]
    SLICE_X43Y88         LUT2 (Prop_lut2_I1_O)        0.299    19.222 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           0.000    19.222    vga_sync_unit/vga_r_OBUF[3]_inst_i_59_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.449 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_32/O[1]
                         net (fo=10, routed)          1.500    20.949    vga_sync_unit/gray_val0[12]
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.303    21.252 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    21.252    vga_sync_unit/vga_r_OBUF[3]_inst_i_111_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.802 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.802    vga_sync_unit/vga_r_OBUF[3]_inst_i_55_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.024 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_33/O[0]
                         net (fo=2, routed)           0.965    22.989    vga_sync_unit/vga_r_OBUF[3]_inst_i_33_n_7
    SLICE_X36Y85         LUT3 (Prop_lut3_I1_O)        0.325    23.314 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.635    23.949    vga_sync_unit/vga_r_OBUF[3]_inst_i_26_n_0
    SLICE_X37Y85         LUT4 (Prop_lut4_I3_O)        0.326    24.275 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    24.275    vga_sync_unit/vga_r_OBUF[3]_inst_i_30_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.825 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.825    vga_sync_unit/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.159 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_2/O[1]
                         net (fo=13, routed)          0.890    26.049    vga_sync_unit/vga_r_OBUF[3]_inst_i_2_n_6
    SLICE_X36Y86         LUT3 (Prop_lut3_I2_O)        0.329    26.378 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_179/O
                         net (fo=2, routed)           0.808    27.186    vga_sync_unit/vga_r_OBUF[3]_inst_i_179_n_0
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.332    27.518 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_182/O
                         net (fo=1, routed)           0.000    27.518    vga_sync_unit/vga_r_OBUF[3]_inst_i_182_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.919 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    27.919    vga_sync_unit/vga_r_OBUF[3]_inst_i_132_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.033 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000    28.033    vga_sync_unit/vga_r_OBUF[3]_inst_i_69_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.255 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_35/O[0]
                         net (fo=3, routed)           1.107    29.362    vga_sync_unit/vga_r_OBUF[3]_inst_i_35_n_7
    SLICE_X39Y85         LUT4 (Prop_lut4_I1_O)        0.299    29.661 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.000    29.661    vga_sync_unit/vga_r_OBUF[3]_inst_i_78_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.062 f  vga_sync_unit/vga_r_OBUF[3]_inst_i_36/CO[3]
                         net (fo=1, routed)           1.113    31.175    vga_sync_unit/vga_r_OBUF[3]_inst_i_36_n_0
    SLICE_X36Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.299 f  vga_sync_unit/vga_r_OBUF[3]_inst_i_15/O
                         net (fo=3, routed)           0.826    32.125    vga_sync_unit/vga_r_OBUF[3]_inst_i_15_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.249 r  vga_sync_unit/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.765    33.014    vga_sync_unit/vga_r_OBUF[3]_inst_i_3_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I2_O)        0.124    33.138 r  vga_sync_unit/vga_g_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.443    36.581    vga_g_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    40.112 r  vga_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.112    vga_g[3]
    D17                                                               r  vga_g[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sd_ctrl/sclk_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.235ns  (logic 1.346ns (60.214%)  route 0.889ns (39.786%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.644    -0.537    sd_ctrl/clk_out1
    SLICE_X55Y110        FDRE                                         r  sd_ctrl/sclk_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  sd_ctrl/sclk_sig_reg/Q
                         net (fo=10, routed)          0.889     0.493    sclk_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.205     1.698 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.698    sclk
    J3                                                                r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_ctrl/cmd_out_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.405ns (61.150%)  route 0.893ns (38.850%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.643    -0.538    sd_ctrl/clk_out1
    SLICE_X50Y110        FDSE                                         r  sd_ctrl/cmd_out_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        FDSE (Prop_fdse_C_Q)         0.148    -0.390 r  sd_ctrl/cmd_out_reg[55]/Q
                         net (fo=1, routed)           0.893     0.503    mosi_OBUF
    L3                   OBUF (Prop_obuf_I_O)         1.257     1.760 r  mosi_OBUF_inst/O
                         net (fo=0)                   0.000     1.760    mosi
    L3                                                                r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_ctrl/cs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.378ns  (logic 1.374ns (57.781%)  route 1.004ns (42.219%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.643    -0.538    sd_ctrl/clk_out1
    SLICE_X52Y110        FDRE                                         r  sd_ctrl/cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  sd_ctrl/cs_reg/Q
                         net (fo=1, routed)           1.004     0.630    cs_OBUF
    N2                   OBUF (Prop_obuf_I_O)         1.210     1.840 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000     1.840    cs
    N2                                                                r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.294ns  (logic 1.345ns (40.841%)  route 1.949ns (59.159%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.586    -0.595    vga_sync_unit/clk_out1
    SLICE_X62Y81         FDCE                                         r  vga_sync_unit/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  vga_sync_unit/vsync_reg_reg/Q
                         net (fo=1, routed)           1.949     1.495    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     2.699 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.699    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 greyscale_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.324ns  (logic 1.417ns (42.639%)  route 1.907ns (57.361%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.564    -0.617    clk
    SLICE_X48Y93         FDRE                                         r  greyscale_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  greyscale_mode_reg/Q
                         net (fo=14, routed)          0.733     0.257    vga_sync_unit/greyscale_mode
    SLICE_X36Y87         LUT6 (Prop_lut6_I4_O)        0.045     0.302 r  vga_sync_unit/vga_g_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.173     1.475    vga_g_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         1.231     2.707 r  vga_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.707    vga_g[3]
    D17                                                               r  vga_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 greyscale_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.353ns  (logic 1.391ns (41.468%)  route 1.963ns (58.532%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.564    -0.617    clk
    SLICE_X48Y93         FDRE                                         r  greyscale_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  greyscale_mode_reg/Q
                         net (fo=14, routed)          0.765     0.289    vga_sync_unit/greyscale_mode
    SLICE_X34Y84         LUT5 (Prop_lut5_I3_O)        0.045     0.334 r  vga_sync_unit/vga_b_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.197     1.531    vga_b_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     2.736 r  vga_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.736    vga_b[1]
    L18                                                               r  vga_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 greyscale_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.359ns  (logic 1.383ns (41.159%)  route 1.976ns (58.841%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.564    -0.617    clk
    SLICE_X48Y93         FDRE                                         r  greyscale_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  greyscale_mode_reg/Q
                         net (fo=14, routed)          0.495     0.019    vga_sync_unit/greyscale_mode
    SLICE_X43Y84         LUT4 (Prop_lut4_I2_O)        0.045     0.064 r  vga_sync_unit/vga_b_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.482     1.545    vga_b_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     2.742 r  vga_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.742    vga_b[0]
    N18                                                               r  vga_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 greyscale_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.364ns  (logic 1.467ns (43.603%)  route 1.897ns (56.397%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.564    -0.617    clk
    SLICE_X48Y93         FDRE                                         r  greyscale_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  greyscale_mode_reg/Q
                         net (fo=14, routed)          0.495     0.019    vga_sync_unit/greyscale_mode
    SLICE_X43Y84         LUT4 (Prop_lut4_I2_O)        0.042     0.061 r  vga_sync_unit/vga_g_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.402     1.463    vga_g_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.284     2.747 r  vga_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.747    vga_g[0]
    J17                                                               r  vga_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/hsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.352ns  (logic 1.339ns (39.942%)  route 2.013ns (60.058%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.589    -0.592    vga_sync_unit/clk_out1
    SLICE_X61Y87         FDCE                                         r  vga_sync_unit/hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  vga_sync_unit/hsync_reg_reg/Q
                         net (fo=1, routed)           2.013     1.562    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     2.759 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.759    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 greyscale_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.383ns  (logic 1.393ns (41.165%)  route 1.990ns (58.835%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.564    -0.617    clk
    SLICE_X48Y93         FDRE                                         r  greyscale_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  greyscale_mode_reg/Q
                         net (fo=14, routed)          0.693     0.217    vga_sync_unit/greyscale_mode
    SLICE_X34Y84         LUT5 (Prop_lut5_I3_O)        0.045     0.262 r  vga_sync_unit/vga_g_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.297     1.559    vga_g_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     2.766 r  vga_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.766    vga_g[1]
    H17                                                               r  vga_g[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk100mhz (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    u_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  u_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    u_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    u_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk100mhz (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    u_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  u_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    u_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    u_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          1376 Endpoints
Min Delay          1376 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buffer_reg_2688_2751_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.219ns  (logic 2.133ns (14.018%)  route 13.085ns (85.982%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=8, routed)           5.564     7.006    sd_ctrl/reset_IBUF
    SLICE_X54Y107        LUT2 (Prop_lut2_I0_O)        0.124     7.130 f  sd_ctrl/FSM_onehot_sector_base[4]_i_1/O
                         net (fo=119, routed)         2.925    10.054    sd_ctrl/rst
    SLICE_X53Y104        LUT6 (Prop_lut6_I5_O)        0.124    10.178 r  sd_ctrl/buffer_reg_0_63_0_2_i_8/O
                         net (fo=36, routed)          1.611    11.789    sd_ctrl/p_0_in
    SLICE_X40Y96         LUT2 (Prop_lut2_I0_O)        0.118    11.907 f  sd_ctrl/buffer_reg_2240_2303_0_2_i_2/O
                         net (fo=7, routed)           0.753    12.660    sd_ctrl/buffer_reg_2240_2303_0_2_i_2_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.326    12.986 r  sd_ctrl/buffer_reg_2688_2751_0_2_i_1/O
                         net (fo=22, routed)          2.233    15.219    buffer_reg_2688_2751_0_2/WE
    SLICE_X56Y86         RAMD64E                                      r  buffer_reg_2688_2751_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.438    -1.558    buffer_reg_2688_2751_0_2/WCLK
    SLICE_X56Y86         RAMD64E                                      r  buffer_reg_2688_2751_0_2/RAMA/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buffer_reg_2688_2751_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.219ns  (logic 2.133ns (14.018%)  route 13.085ns (85.982%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=8, routed)           5.564     7.006    sd_ctrl/reset_IBUF
    SLICE_X54Y107        LUT2 (Prop_lut2_I0_O)        0.124     7.130 f  sd_ctrl/FSM_onehot_sector_base[4]_i_1/O
                         net (fo=119, routed)         2.925    10.054    sd_ctrl/rst
    SLICE_X53Y104        LUT6 (Prop_lut6_I5_O)        0.124    10.178 r  sd_ctrl/buffer_reg_0_63_0_2_i_8/O
                         net (fo=36, routed)          1.611    11.789    sd_ctrl/p_0_in
    SLICE_X40Y96         LUT2 (Prop_lut2_I0_O)        0.118    11.907 f  sd_ctrl/buffer_reg_2240_2303_0_2_i_2/O
                         net (fo=7, routed)           0.753    12.660    sd_ctrl/buffer_reg_2240_2303_0_2_i_2_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.326    12.986 r  sd_ctrl/buffer_reg_2688_2751_0_2_i_1/O
                         net (fo=22, routed)          2.233    15.219    buffer_reg_2688_2751_0_2/WE
    SLICE_X56Y86         RAMD64E                                      r  buffer_reg_2688_2751_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.438    -1.558    buffer_reg_2688_2751_0_2/WCLK
    SLICE_X56Y86         RAMD64E                                      r  buffer_reg_2688_2751_0_2/RAMB/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buffer_reg_2688_2751_0_2/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.219ns  (logic 2.133ns (14.018%)  route 13.085ns (85.982%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=8, routed)           5.564     7.006    sd_ctrl/reset_IBUF
    SLICE_X54Y107        LUT2 (Prop_lut2_I0_O)        0.124     7.130 f  sd_ctrl/FSM_onehot_sector_base[4]_i_1/O
                         net (fo=119, routed)         2.925    10.054    sd_ctrl/rst
    SLICE_X53Y104        LUT6 (Prop_lut6_I5_O)        0.124    10.178 r  sd_ctrl/buffer_reg_0_63_0_2_i_8/O
                         net (fo=36, routed)          1.611    11.789    sd_ctrl/p_0_in
    SLICE_X40Y96         LUT2 (Prop_lut2_I0_O)        0.118    11.907 f  sd_ctrl/buffer_reg_2240_2303_0_2_i_2/O
                         net (fo=7, routed)           0.753    12.660    sd_ctrl/buffer_reg_2240_2303_0_2_i_2_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.326    12.986 r  sd_ctrl/buffer_reg_2688_2751_0_2_i_1/O
                         net (fo=22, routed)          2.233    15.219    buffer_reg_2688_2751_0_2/WE
    SLICE_X56Y86         RAMD64E                                      r  buffer_reg_2688_2751_0_2/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.438    -1.558    buffer_reg_2688_2751_0_2/WCLK
    SLICE_X56Y86         RAMD64E                                      r  buffer_reg_2688_2751_0_2/RAMC/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buffer_reg_2688_2751_0_2/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.219ns  (logic 2.133ns (14.018%)  route 13.085ns (85.982%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=8, routed)           5.564     7.006    sd_ctrl/reset_IBUF
    SLICE_X54Y107        LUT2 (Prop_lut2_I0_O)        0.124     7.130 f  sd_ctrl/FSM_onehot_sector_base[4]_i_1/O
                         net (fo=119, routed)         2.925    10.054    sd_ctrl/rst
    SLICE_X53Y104        LUT6 (Prop_lut6_I5_O)        0.124    10.178 r  sd_ctrl/buffer_reg_0_63_0_2_i_8/O
                         net (fo=36, routed)          1.611    11.789    sd_ctrl/p_0_in
    SLICE_X40Y96         LUT2 (Prop_lut2_I0_O)        0.118    11.907 f  sd_ctrl/buffer_reg_2240_2303_0_2_i_2/O
                         net (fo=7, routed)           0.753    12.660    sd_ctrl/buffer_reg_2240_2303_0_2_i_2_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.326    12.986 r  sd_ctrl/buffer_reg_2688_2751_0_2_i_1/O
                         net (fo=22, routed)          2.233    15.219    buffer_reg_2688_2751_0_2/WE
    SLICE_X56Y86         RAMD64E                                      r  buffer_reg_2688_2751_0_2/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.438    -1.558    buffer_reg_2688_2751_0_2/WCLK
    SLICE_X56Y86         RAMD64E                                      r  buffer_reg_2688_2751_0_2/RAMD/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buffer_reg_2560_2623_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.153ns  (logic 1.813ns (11.967%)  route 13.340ns (88.033%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=8, routed)           5.564     7.006    sd_ctrl/reset_IBUF
    SLICE_X54Y107        LUT2 (Prop_lut2_I0_O)        0.124     7.130 f  sd_ctrl/FSM_onehot_sector_base[4]_i_1/O
                         net (fo=119, routed)         2.925    10.054    sd_ctrl/rst
    SLICE_X53Y104        LUT6 (Prop_lut6_I5_O)        0.124    10.178 r  sd_ctrl/buffer_reg_0_63_0_2_i_8/O
                         net (fo=36, routed)          2.010    12.188    sd_ctrl/p_0_in
    SLICE_X39Y93         LUT6 (Prop_lut6_I2_O)        0.124    12.312 r  sd_ctrl/buffer_reg_2560_2623_0_2_i_1/O
                         net (fo=22, routed)          2.841    15.153    buffer_reg_2560_2623_3_5/WE
    SLICE_X56Y99         RAMD64E                                      r  buffer_reg_2560_2623_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.444    -1.552    buffer_reg_2560_2623_3_5/WCLK
    SLICE_X56Y99         RAMD64E                                      r  buffer_reg_2560_2623_3_5/RAMA/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buffer_reg_2560_2623_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.153ns  (logic 1.813ns (11.967%)  route 13.340ns (88.033%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=8, routed)           5.564     7.006    sd_ctrl/reset_IBUF
    SLICE_X54Y107        LUT2 (Prop_lut2_I0_O)        0.124     7.130 f  sd_ctrl/FSM_onehot_sector_base[4]_i_1/O
                         net (fo=119, routed)         2.925    10.054    sd_ctrl/rst
    SLICE_X53Y104        LUT6 (Prop_lut6_I5_O)        0.124    10.178 r  sd_ctrl/buffer_reg_0_63_0_2_i_8/O
                         net (fo=36, routed)          2.010    12.188    sd_ctrl/p_0_in
    SLICE_X39Y93         LUT6 (Prop_lut6_I2_O)        0.124    12.312 r  sd_ctrl/buffer_reg_2560_2623_0_2_i_1/O
                         net (fo=22, routed)          2.841    15.153    buffer_reg_2560_2623_3_5/WE
    SLICE_X56Y99         RAMD64E                                      r  buffer_reg_2560_2623_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.444    -1.552    buffer_reg_2560_2623_3_5/WCLK
    SLICE_X56Y99         RAMD64E                                      r  buffer_reg_2560_2623_3_5/RAMB/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buffer_reg_2560_2623_3_5/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.153ns  (logic 1.813ns (11.967%)  route 13.340ns (88.033%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=8, routed)           5.564     7.006    sd_ctrl/reset_IBUF
    SLICE_X54Y107        LUT2 (Prop_lut2_I0_O)        0.124     7.130 f  sd_ctrl/FSM_onehot_sector_base[4]_i_1/O
                         net (fo=119, routed)         2.925    10.054    sd_ctrl/rst
    SLICE_X53Y104        LUT6 (Prop_lut6_I5_O)        0.124    10.178 r  sd_ctrl/buffer_reg_0_63_0_2_i_8/O
                         net (fo=36, routed)          2.010    12.188    sd_ctrl/p_0_in
    SLICE_X39Y93         LUT6 (Prop_lut6_I2_O)        0.124    12.312 r  sd_ctrl/buffer_reg_2560_2623_0_2_i_1/O
                         net (fo=22, routed)          2.841    15.153    buffer_reg_2560_2623_3_5/WE
    SLICE_X56Y99         RAMD64E                                      r  buffer_reg_2560_2623_3_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.444    -1.552    buffer_reg_2560_2623_3_5/WCLK
    SLICE_X56Y99         RAMD64E                                      r  buffer_reg_2560_2623_3_5/RAMC/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buffer_reg_2560_2623_3_5/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.153ns  (logic 1.813ns (11.967%)  route 13.340ns (88.033%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=8, routed)           5.564     7.006    sd_ctrl/reset_IBUF
    SLICE_X54Y107        LUT2 (Prop_lut2_I0_O)        0.124     7.130 f  sd_ctrl/FSM_onehot_sector_base[4]_i_1/O
                         net (fo=119, routed)         2.925    10.054    sd_ctrl/rst
    SLICE_X53Y104        LUT6 (Prop_lut6_I5_O)        0.124    10.178 r  sd_ctrl/buffer_reg_0_63_0_2_i_8/O
                         net (fo=36, routed)          2.010    12.188    sd_ctrl/p_0_in
    SLICE_X39Y93         LUT6 (Prop_lut6_I2_O)        0.124    12.312 r  sd_ctrl/buffer_reg_2560_2623_0_2_i_1/O
                         net (fo=22, routed)          2.841    15.153    buffer_reg_2560_2623_3_5/WE
    SLICE_X56Y99         RAMD64E                                      r  buffer_reg_2560_2623_3_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.444    -1.552    buffer_reg_2560_2623_3_5/WCLK
    SLICE_X56Y99         RAMD64E                                      r  buffer_reg_2560_2623_3_5/RAMD/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buffer_reg_1600_1663_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.050ns  (logic 1.937ns (12.872%)  route 13.113ns (87.128%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -1.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=8, routed)           5.564     7.006    sd_ctrl/reset_IBUF
    SLICE_X54Y107        LUT2 (Prop_lut2_I0_O)        0.124     7.130 f  sd_ctrl/FSM_onehot_sector_base[4]_i_1/O
                         net (fo=119, routed)         2.925    10.054    sd_ctrl/rst
    SLICE_X53Y104        LUT6 (Prop_lut6_I5_O)        0.124    10.178 r  sd_ctrl/buffer_reg_0_63_0_2_i_8/O
                         net (fo=36, routed)          1.611    11.789    sd_ctrl/p_0_in
    SLICE_X40Y96         LUT2 (Prop_lut2_I0_O)        0.124    11.913 f  sd_ctrl/buffer_reg_1216_1279_0_2_i_2/O
                         net (fo=7, routed)           0.494    12.407    sd_ctrl/buffer_reg_1216_1279_0_2_i_2_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I5_O)        0.124    12.531 r  sd_ctrl/buffer_reg_1600_1663_0_2_i_1/O
                         net (fo=22, routed)          2.519    15.050    buffer_reg_1600_1663_0_2/WE
    SLICE_X60Y70         RAMD64E                                      r  buffer_reg_1600_1663_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.497    -1.499    buffer_reg_1600_1663_0_2/WCLK
    SLICE_X60Y70         RAMD64E                                      r  buffer_reg_1600_1663_0_2/RAMA/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buffer_reg_1600_1663_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.050ns  (logic 1.937ns (12.872%)  route 13.113ns (87.128%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -1.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=8, routed)           5.564     7.006    sd_ctrl/reset_IBUF
    SLICE_X54Y107        LUT2 (Prop_lut2_I0_O)        0.124     7.130 f  sd_ctrl/FSM_onehot_sector_base[4]_i_1/O
                         net (fo=119, routed)         2.925    10.054    sd_ctrl/rst
    SLICE_X53Y104        LUT6 (Prop_lut6_I5_O)        0.124    10.178 r  sd_ctrl/buffer_reg_0_63_0_2_i_8/O
                         net (fo=36, routed)          1.611    11.789    sd_ctrl/p_0_in
    SLICE_X40Y96         LUT2 (Prop_lut2_I0_O)        0.124    11.913 f  sd_ctrl/buffer_reg_1216_1279_0_2_i_2/O
                         net (fo=7, routed)           0.494    12.407    sd_ctrl/buffer_reg_1216_1279_0_2_i_2_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I5_O)        0.124    12.531 r  sd_ctrl/buffer_reg_1600_1663_0_2_i_1/O
                         net (fo=22, routed)          2.519    15.050    buffer_reg_1600_1663_0_2/WE
    SLICE_X60Y70         RAMD64E                                      r  buffer_reg_1600_1663_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.497    -1.499    buffer_reg_1600_1663_0_2/WCLK
    SLICE_X60Y70         RAMD64E                                      r  buffer_reg_1600_1663_0_2/RAMB/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            sd_ctrl/recv_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.068ns  (logic 0.270ns (25.247%)  route 0.798ns (74.753%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    M2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  miso_IBUF_inst/O
                         net (fo=12, routed)          0.798     1.023    sd_ctrl/miso_IBUF
    SLICE_X57Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.068 r  sd_ctrl/recv_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.068    sd_ctrl/recv_data[1]
    SLICE_X57Y99         FDRE                                         r  sd_ctrl/recv_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.835    -0.854    sd_ctrl/clk_out1
    SLICE_X57Y99         FDRE                                         r  sd_ctrl/recv_data_reg[1]/C

Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            sd_ctrl/recv_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.106ns  (logic 0.270ns (24.392%)  route 0.836ns (75.608%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    M2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  miso_IBUF_inst/O
                         net (fo=12, routed)          0.836     1.061    sd_ctrl/miso_IBUF
    SLICE_X57Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.106 r  sd_ctrl/recv_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.106    sd_ctrl/recv_data[2]
    SLICE_X57Y99         FDRE                                         r  sd_ctrl/recv_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.835    -0.854    sd_ctrl/clk_out1
    SLICE_X57Y99         FDRE                                         r  sd_ctrl/recv_data_reg[2]/C

Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            sd_ctrl/recv_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.107ns  (logic 0.271ns (24.460%)  route 0.836ns (75.540%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    M2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  miso_IBUF_inst/O
                         net (fo=12, routed)          0.836     1.061    sd_ctrl/miso_IBUF
    SLICE_X57Y99         LUT3 (Prop_lut3_I2_O)        0.046     1.107 r  sd_ctrl/recv_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.107    sd_ctrl/recv_data[3]
    SLICE_X57Y99         FDRE                                         r  sd_ctrl/recv_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.835    -0.854    sd_ctrl/clk_out1
    SLICE_X57Y99         FDRE                                         r  sd_ctrl/recv_data_reg[3]/C

Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            sd_ctrl/recv_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.269ns (21.212%)  route 0.998ns (78.788%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    M2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  miso_IBUF_inst/O
                         net (fo=12, routed)          0.998     1.223    sd_ctrl/miso_IBUF
    SLICE_X57Y103        LUT3 (Prop_lut3_I2_O)        0.044     1.267 r  sd_ctrl/recv_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.267    sd_ctrl/recv_data[5]
    SLICE_X57Y103        FDRE                                         r  sd_ctrl/recv_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.919    -0.770    sd_ctrl/clk_out1
    SLICE_X57Y103        FDRE                                         r  sd_ctrl/recv_data_reg[5]/C

Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            sd_ctrl/recv_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.268ns  (logic 0.270ns (21.275%)  route 0.998ns (78.725%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    M2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  miso_IBUF_inst/O
                         net (fo=12, routed)          0.998     1.223    sd_ctrl/miso_IBUF
    SLICE_X57Y103        LUT3 (Prop_lut3_I2_O)        0.045     1.268 r  sd_ctrl/recv_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.268    sd_ctrl/recv_data[4]
    SLICE_X57Y103        FDRE                                         r  sd_ctrl/recv_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.919    -0.770    sd_ctrl/clk_out1
    SLICE_X57Y103        FDRE                                         r  sd_ctrl/recv_data_reg[4]/C

Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            sd_ctrl/recv_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.340ns  (logic 0.225ns (16.760%)  route 1.116ns (83.240%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    M2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  miso_IBUF_inst/O
                         net (fo=12, routed)          1.116     1.340    sd_ctrl/miso_IBUF
    SLICE_X51Y106        FDRE                                         r  sd_ctrl/recv_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.919    -0.770    sd_ctrl/clk_out1
    SLICE_X51Y106        FDRE                                         r  sd_ctrl/recv_data_reg[0]/C

Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            sd_ctrl/recv_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.452ns  (logic 0.269ns (18.501%)  route 1.184ns (81.499%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    M2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  miso_IBUF_inst/O
                         net (fo=12, routed)          1.184     1.408    sd_ctrl/miso_IBUF
    SLICE_X53Y101        LUT3 (Prop_lut3_I2_O)        0.044     1.452 r  sd_ctrl/recv_data[7]_i_2/O
                         net (fo=1, routed)           0.000     1.452    sd_ctrl/recv_data[7]
    SLICE_X53Y101        FDRE                                         r  sd_ctrl/recv_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.920    -0.769    sd_ctrl/clk_out1
    SLICE_X53Y101        FDRE                                         r  sd_ctrl/recv_data_reg[7]/C

Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            sd_ctrl/recv_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.453ns  (logic 0.270ns (18.557%)  route 1.184ns (81.443%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    M2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  miso_IBUF_inst/O
                         net (fo=12, routed)          1.184     1.408    sd_ctrl/miso_IBUF
    SLICE_X53Y101        LUT3 (Prop_lut3_I2_O)        0.045     1.453 r  sd_ctrl/recv_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.453    sd_ctrl/recv_data[6]
    SLICE_X53Y101        FDRE                                         r  sd_ctrl/recv_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.920    -0.769    sd_ctrl/clk_out1
    SLICE_X53Y101        FDRE                                         r  sd_ctrl/recv_data_reg[6]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            FSM_onehot_sector_base_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.689ns  (logic 0.045ns (2.664%)  route 1.644ns (97.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           1.507     1.507    sd_ctrl/locked
    SLICE_X54Y107        LUT2 (Prop_lut2_I1_O)        0.045     1.552 r  sd_ctrl/FSM_onehot_sector_base[4]_i_1/O
                         net (fo=119, routed)         0.137     1.689    rst
    SLICE_X55Y108        FDRE                                         r  FSM_onehot_sector_base_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.918    -0.771    clk
    SLICE_X55Y108        FDRE                                         r  FSM_onehot_sector_base_reg[2]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnd_debouncer/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.703ns  (logic 0.044ns (2.584%)  route 1.659ns (97.416%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           1.466     1.466    btnd_debouncer/locked
    SLICE_X57Y105        LUT4 (Prop_lut4_I0_O)        0.044     1.510 r  btnd_debouncer/counter[0]_i_1__0/O
                         net (fo=18, routed)          0.193     1.703    btnd_debouncer/counter[0]_i_1__0_n_0
    SLICE_X55Y105        FDRE                                         r  btnd_debouncer/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.919    -0.770    btnd_debouncer/clk_out1
    SLICE_X55Y105        FDRE                                         r  btnd_debouncer/counter_reg[12]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay          1376 Endpoints
Min Delay          1376 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buffer_reg_2688_2751_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.219ns  (logic 2.133ns (14.018%)  route 13.085ns (85.982%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=8, routed)           5.564     7.006    sd_ctrl/reset_IBUF
    SLICE_X54Y107        LUT2 (Prop_lut2_I0_O)        0.124     7.130 f  sd_ctrl/FSM_onehot_sector_base[4]_i_1/O
                         net (fo=119, routed)         2.925    10.054    sd_ctrl/rst
    SLICE_X53Y104        LUT6 (Prop_lut6_I5_O)        0.124    10.178 r  sd_ctrl/buffer_reg_0_63_0_2_i_8/O
                         net (fo=36, routed)          1.611    11.789    sd_ctrl/p_0_in
    SLICE_X40Y96         LUT2 (Prop_lut2_I0_O)        0.118    11.907 f  sd_ctrl/buffer_reg_2240_2303_0_2_i_2/O
                         net (fo=7, routed)           0.753    12.660    sd_ctrl/buffer_reg_2240_2303_0_2_i_2_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.326    12.986 r  sd_ctrl/buffer_reg_2688_2751_0_2_i_1/O
                         net (fo=22, routed)          2.233    15.219    buffer_reg_2688_2751_0_2/WE
    SLICE_X56Y86         RAMD64E                                      r  buffer_reg_2688_2751_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.438    -1.558    buffer_reg_2688_2751_0_2/WCLK
    SLICE_X56Y86         RAMD64E                                      r  buffer_reg_2688_2751_0_2/RAMA/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buffer_reg_2688_2751_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.219ns  (logic 2.133ns (14.018%)  route 13.085ns (85.982%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=8, routed)           5.564     7.006    sd_ctrl/reset_IBUF
    SLICE_X54Y107        LUT2 (Prop_lut2_I0_O)        0.124     7.130 f  sd_ctrl/FSM_onehot_sector_base[4]_i_1/O
                         net (fo=119, routed)         2.925    10.054    sd_ctrl/rst
    SLICE_X53Y104        LUT6 (Prop_lut6_I5_O)        0.124    10.178 r  sd_ctrl/buffer_reg_0_63_0_2_i_8/O
                         net (fo=36, routed)          1.611    11.789    sd_ctrl/p_0_in
    SLICE_X40Y96         LUT2 (Prop_lut2_I0_O)        0.118    11.907 f  sd_ctrl/buffer_reg_2240_2303_0_2_i_2/O
                         net (fo=7, routed)           0.753    12.660    sd_ctrl/buffer_reg_2240_2303_0_2_i_2_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.326    12.986 r  sd_ctrl/buffer_reg_2688_2751_0_2_i_1/O
                         net (fo=22, routed)          2.233    15.219    buffer_reg_2688_2751_0_2/WE
    SLICE_X56Y86         RAMD64E                                      r  buffer_reg_2688_2751_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.438    -1.558    buffer_reg_2688_2751_0_2/WCLK
    SLICE_X56Y86         RAMD64E                                      r  buffer_reg_2688_2751_0_2/RAMB/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buffer_reg_2688_2751_0_2/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.219ns  (logic 2.133ns (14.018%)  route 13.085ns (85.982%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=8, routed)           5.564     7.006    sd_ctrl/reset_IBUF
    SLICE_X54Y107        LUT2 (Prop_lut2_I0_O)        0.124     7.130 f  sd_ctrl/FSM_onehot_sector_base[4]_i_1/O
                         net (fo=119, routed)         2.925    10.054    sd_ctrl/rst
    SLICE_X53Y104        LUT6 (Prop_lut6_I5_O)        0.124    10.178 r  sd_ctrl/buffer_reg_0_63_0_2_i_8/O
                         net (fo=36, routed)          1.611    11.789    sd_ctrl/p_0_in
    SLICE_X40Y96         LUT2 (Prop_lut2_I0_O)        0.118    11.907 f  sd_ctrl/buffer_reg_2240_2303_0_2_i_2/O
                         net (fo=7, routed)           0.753    12.660    sd_ctrl/buffer_reg_2240_2303_0_2_i_2_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.326    12.986 r  sd_ctrl/buffer_reg_2688_2751_0_2_i_1/O
                         net (fo=22, routed)          2.233    15.219    buffer_reg_2688_2751_0_2/WE
    SLICE_X56Y86         RAMD64E                                      r  buffer_reg_2688_2751_0_2/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.438    -1.558    buffer_reg_2688_2751_0_2/WCLK
    SLICE_X56Y86         RAMD64E                                      r  buffer_reg_2688_2751_0_2/RAMC/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buffer_reg_2688_2751_0_2/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.219ns  (logic 2.133ns (14.018%)  route 13.085ns (85.982%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=8, routed)           5.564     7.006    sd_ctrl/reset_IBUF
    SLICE_X54Y107        LUT2 (Prop_lut2_I0_O)        0.124     7.130 f  sd_ctrl/FSM_onehot_sector_base[4]_i_1/O
                         net (fo=119, routed)         2.925    10.054    sd_ctrl/rst
    SLICE_X53Y104        LUT6 (Prop_lut6_I5_O)        0.124    10.178 r  sd_ctrl/buffer_reg_0_63_0_2_i_8/O
                         net (fo=36, routed)          1.611    11.789    sd_ctrl/p_0_in
    SLICE_X40Y96         LUT2 (Prop_lut2_I0_O)        0.118    11.907 f  sd_ctrl/buffer_reg_2240_2303_0_2_i_2/O
                         net (fo=7, routed)           0.753    12.660    sd_ctrl/buffer_reg_2240_2303_0_2_i_2_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.326    12.986 r  sd_ctrl/buffer_reg_2688_2751_0_2_i_1/O
                         net (fo=22, routed)          2.233    15.219    buffer_reg_2688_2751_0_2/WE
    SLICE_X56Y86         RAMD64E                                      r  buffer_reg_2688_2751_0_2/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.438    -1.558    buffer_reg_2688_2751_0_2/WCLK
    SLICE_X56Y86         RAMD64E                                      r  buffer_reg_2688_2751_0_2/RAMD/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buffer_reg_2560_2623_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.153ns  (logic 1.813ns (11.967%)  route 13.340ns (88.033%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=8, routed)           5.564     7.006    sd_ctrl/reset_IBUF
    SLICE_X54Y107        LUT2 (Prop_lut2_I0_O)        0.124     7.130 f  sd_ctrl/FSM_onehot_sector_base[4]_i_1/O
                         net (fo=119, routed)         2.925    10.054    sd_ctrl/rst
    SLICE_X53Y104        LUT6 (Prop_lut6_I5_O)        0.124    10.178 r  sd_ctrl/buffer_reg_0_63_0_2_i_8/O
                         net (fo=36, routed)          2.010    12.188    sd_ctrl/p_0_in
    SLICE_X39Y93         LUT6 (Prop_lut6_I2_O)        0.124    12.312 r  sd_ctrl/buffer_reg_2560_2623_0_2_i_1/O
                         net (fo=22, routed)          2.841    15.153    buffer_reg_2560_2623_3_5/WE
    SLICE_X56Y99         RAMD64E                                      r  buffer_reg_2560_2623_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.444    -1.552    buffer_reg_2560_2623_3_5/WCLK
    SLICE_X56Y99         RAMD64E                                      r  buffer_reg_2560_2623_3_5/RAMA/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buffer_reg_2560_2623_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.153ns  (logic 1.813ns (11.967%)  route 13.340ns (88.033%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=8, routed)           5.564     7.006    sd_ctrl/reset_IBUF
    SLICE_X54Y107        LUT2 (Prop_lut2_I0_O)        0.124     7.130 f  sd_ctrl/FSM_onehot_sector_base[4]_i_1/O
                         net (fo=119, routed)         2.925    10.054    sd_ctrl/rst
    SLICE_X53Y104        LUT6 (Prop_lut6_I5_O)        0.124    10.178 r  sd_ctrl/buffer_reg_0_63_0_2_i_8/O
                         net (fo=36, routed)          2.010    12.188    sd_ctrl/p_0_in
    SLICE_X39Y93         LUT6 (Prop_lut6_I2_O)        0.124    12.312 r  sd_ctrl/buffer_reg_2560_2623_0_2_i_1/O
                         net (fo=22, routed)          2.841    15.153    buffer_reg_2560_2623_3_5/WE
    SLICE_X56Y99         RAMD64E                                      r  buffer_reg_2560_2623_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.444    -1.552    buffer_reg_2560_2623_3_5/WCLK
    SLICE_X56Y99         RAMD64E                                      r  buffer_reg_2560_2623_3_5/RAMB/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buffer_reg_2560_2623_3_5/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.153ns  (logic 1.813ns (11.967%)  route 13.340ns (88.033%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=8, routed)           5.564     7.006    sd_ctrl/reset_IBUF
    SLICE_X54Y107        LUT2 (Prop_lut2_I0_O)        0.124     7.130 f  sd_ctrl/FSM_onehot_sector_base[4]_i_1/O
                         net (fo=119, routed)         2.925    10.054    sd_ctrl/rst
    SLICE_X53Y104        LUT6 (Prop_lut6_I5_O)        0.124    10.178 r  sd_ctrl/buffer_reg_0_63_0_2_i_8/O
                         net (fo=36, routed)          2.010    12.188    sd_ctrl/p_0_in
    SLICE_X39Y93         LUT6 (Prop_lut6_I2_O)        0.124    12.312 r  sd_ctrl/buffer_reg_2560_2623_0_2_i_1/O
                         net (fo=22, routed)          2.841    15.153    buffer_reg_2560_2623_3_5/WE
    SLICE_X56Y99         RAMD64E                                      r  buffer_reg_2560_2623_3_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.444    -1.552    buffer_reg_2560_2623_3_5/WCLK
    SLICE_X56Y99         RAMD64E                                      r  buffer_reg_2560_2623_3_5/RAMC/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buffer_reg_2560_2623_3_5/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.153ns  (logic 1.813ns (11.967%)  route 13.340ns (88.033%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=8, routed)           5.564     7.006    sd_ctrl/reset_IBUF
    SLICE_X54Y107        LUT2 (Prop_lut2_I0_O)        0.124     7.130 f  sd_ctrl/FSM_onehot_sector_base[4]_i_1/O
                         net (fo=119, routed)         2.925    10.054    sd_ctrl/rst
    SLICE_X53Y104        LUT6 (Prop_lut6_I5_O)        0.124    10.178 r  sd_ctrl/buffer_reg_0_63_0_2_i_8/O
                         net (fo=36, routed)          2.010    12.188    sd_ctrl/p_0_in
    SLICE_X39Y93         LUT6 (Prop_lut6_I2_O)        0.124    12.312 r  sd_ctrl/buffer_reg_2560_2623_0_2_i_1/O
                         net (fo=22, routed)          2.841    15.153    buffer_reg_2560_2623_3_5/WE
    SLICE_X56Y99         RAMD64E                                      r  buffer_reg_2560_2623_3_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.444    -1.552    buffer_reg_2560_2623_3_5/WCLK
    SLICE_X56Y99         RAMD64E                                      r  buffer_reg_2560_2623_3_5/RAMD/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buffer_reg_1600_1663_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.050ns  (logic 1.937ns (12.872%)  route 13.113ns (87.128%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -1.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=8, routed)           5.564     7.006    sd_ctrl/reset_IBUF
    SLICE_X54Y107        LUT2 (Prop_lut2_I0_O)        0.124     7.130 f  sd_ctrl/FSM_onehot_sector_base[4]_i_1/O
                         net (fo=119, routed)         2.925    10.054    sd_ctrl/rst
    SLICE_X53Y104        LUT6 (Prop_lut6_I5_O)        0.124    10.178 r  sd_ctrl/buffer_reg_0_63_0_2_i_8/O
                         net (fo=36, routed)          1.611    11.789    sd_ctrl/p_0_in
    SLICE_X40Y96         LUT2 (Prop_lut2_I0_O)        0.124    11.913 f  sd_ctrl/buffer_reg_1216_1279_0_2_i_2/O
                         net (fo=7, routed)           0.494    12.407    sd_ctrl/buffer_reg_1216_1279_0_2_i_2_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I5_O)        0.124    12.531 r  sd_ctrl/buffer_reg_1600_1663_0_2_i_1/O
                         net (fo=22, routed)          2.519    15.050    buffer_reg_1600_1663_0_2/WE
    SLICE_X60Y70         RAMD64E                                      r  buffer_reg_1600_1663_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.497    -1.499    buffer_reg_1600_1663_0_2/WCLK
    SLICE_X60Y70         RAMD64E                                      r  buffer_reg_1600_1663_0_2/RAMA/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buffer_reg_1600_1663_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.050ns  (logic 1.937ns (12.872%)  route 13.113ns (87.128%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -1.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=8, routed)           5.564     7.006    sd_ctrl/reset_IBUF
    SLICE_X54Y107        LUT2 (Prop_lut2_I0_O)        0.124     7.130 f  sd_ctrl/FSM_onehot_sector_base[4]_i_1/O
                         net (fo=119, routed)         2.925    10.054    sd_ctrl/rst
    SLICE_X53Y104        LUT6 (Prop_lut6_I5_O)        0.124    10.178 r  sd_ctrl/buffer_reg_0_63_0_2_i_8/O
                         net (fo=36, routed)          1.611    11.789    sd_ctrl/p_0_in
    SLICE_X40Y96         LUT2 (Prop_lut2_I0_O)        0.124    11.913 f  sd_ctrl/buffer_reg_1216_1279_0_2_i_2/O
                         net (fo=7, routed)           0.494    12.407    sd_ctrl/buffer_reg_1216_1279_0_2_i_2_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I5_O)        0.124    12.531 r  sd_ctrl/buffer_reg_1600_1663_0_2_i_1/O
                         net (fo=22, routed)          2.519    15.050    buffer_reg_1600_1663_0_2/WE
    SLICE_X60Y70         RAMD64E                                      r  buffer_reg_1600_1663_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        1.497    -1.499    buffer_reg_1600_1663_0_2/WCLK
    SLICE_X60Y70         RAMD64E                                      r  buffer_reg_1600_1663_0_2/RAMB/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            sd_ctrl/recv_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.068ns  (logic 0.270ns (25.247%)  route 0.798ns (74.753%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    M2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  miso_IBUF_inst/O
                         net (fo=12, routed)          0.798     1.023    sd_ctrl/miso_IBUF
    SLICE_X57Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.068 r  sd_ctrl/recv_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.068    sd_ctrl/recv_data[1]
    SLICE_X57Y99         FDRE                                         r  sd_ctrl/recv_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.835    -0.854    sd_ctrl/clk_out1
    SLICE_X57Y99         FDRE                                         r  sd_ctrl/recv_data_reg[1]/C

Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            sd_ctrl/recv_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.106ns  (logic 0.270ns (24.392%)  route 0.836ns (75.608%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    M2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  miso_IBUF_inst/O
                         net (fo=12, routed)          0.836     1.061    sd_ctrl/miso_IBUF
    SLICE_X57Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.106 r  sd_ctrl/recv_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.106    sd_ctrl/recv_data[2]
    SLICE_X57Y99         FDRE                                         r  sd_ctrl/recv_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.835    -0.854    sd_ctrl/clk_out1
    SLICE_X57Y99         FDRE                                         r  sd_ctrl/recv_data_reg[2]/C

Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            sd_ctrl/recv_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.107ns  (logic 0.271ns (24.460%)  route 0.836ns (75.540%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    M2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  miso_IBUF_inst/O
                         net (fo=12, routed)          0.836     1.061    sd_ctrl/miso_IBUF
    SLICE_X57Y99         LUT3 (Prop_lut3_I2_O)        0.046     1.107 r  sd_ctrl/recv_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.107    sd_ctrl/recv_data[3]
    SLICE_X57Y99         FDRE                                         r  sd_ctrl/recv_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.835    -0.854    sd_ctrl/clk_out1
    SLICE_X57Y99         FDRE                                         r  sd_ctrl/recv_data_reg[3]/C

Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            sd_ctrl/recv_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.269ns (21.212%)  route 0.998ns (78.788%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    M2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  miso_IBUF_inst/O
                         net (fo=12, routed)          0.998     1.223    sd_ctrl/miso_IBUF
    SLICE_X57Y103        LUT3 (Prop_lut3_I2_O)        0.044     1.267 r  sd_ctrl/recv_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.267    sd_ctrl/recv_data[5]
    SLICE_X57Y103        FDRE                                         r  sd_ctrl/recv_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.919    -0.770    sd_ctrl/clk_out1
    SLICE_X57Y103        FDRE                                         r  sd_ctrl/recv_data_reg[5]/C

Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            sd_ctrl/recv_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.268ns  (logic 0.270ns (21.275%)  route 0.998ns (78.725%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    M2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  miso_IBUF_inst/O
                         net (fo=12, routed)          0.998     1.223    sd_ctrl/miso_IBUF
    SLICE_X57Y103        LUT3 (Prop_lut3_I2_O)        0.045     1.268 r  sd_ctrl/recv_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.268    sd_ctrl/recv_data[4]
    SLICE_X57Y103        FDRE                                         r  sd_ctrl/recv_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.919    -0.770    sd_ctrl/clk_out1
    SLICE_X57Y103        FDRE                                         r  sd_ctrl/recv_data_reg[4]/C

Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            sd_ctrl/recv_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.340ns  (logic 0.225ns (16.760%)  route 1.116ns (83.240%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    M2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  miso_IBUF_inst/O
                         net (fo=12, routed)          1.116     1.340    sd_ctrl/miso_IBUF
    SLICE_X51Y106        FDRE                                         r  sd_ctrl/recv_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.919    -0.770    sd_ctrl/clk_out1
    SLICE_X51Y106        FDRE                                         r  sd_ctrl/recv_data_reg[0]/C

Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            sd_ctrl/recv_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.452ns  (logic 0.269ns (18.501%)  route 1.184ns (81.499%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    M2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  miso_IBUF_inst/O
                         net (fo=12, routed)          1.184     1.408    sd_ctrl/miso_IBUF
    SLICE_X53Y101        LUT3 (Prop_lut3_I2_O)        0.044     1.452 r  sd_ctrl/recv_data[7]_i_2/O
                         net (fo=1, routed)           0.000     1.452    sd_ctrl/recv_data[7]
    SLICE_X53Y101        FDRE                                         r  sd_ctrl/recv_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.920    -0.769    sd_ctrl/clk_out1
    SLICE_X53Y101        FDRE                                         r  sd_ctrl/recv_data_reg[7]/C

Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            sd_ctrl/recv_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.453ns  (logic 0.270ns (18.557%)  route 1.184ns (81.443%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    M2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  miso_IBUF_inst/O
                         net (fo=12, routed)          1.184     1.408    sd_ctrl/miso_IBUF
    SLICE_X53Y101        LUT3 (Prop_lut3_I2_O)        0.045     1.453 r  sd_ctrl/recv_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.453    sd_ctrl/recv_data[6]
    SLICE_X53Y101        FDRE                                         r  sd_ctrl/recv_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.920    -0.769    sd_ctrl/clk_out1
    SLICE_X53Y101        FDRE                                         r  sd_ctrl/recv_data_reg[6]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            FSM_onehot_sector_base_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.689ns  (logic 0.045ns (2.664%)  route 1.644ns (97.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           1.507     1.507    sd_ctrl/locked
    SLICE_X54Y107        LUT2 (Prop_lut2_I1_O)        0.045     1.552 r  sd_ctrl/FSM_onehot_sector_base[4]_i_1/O
                         net (fo=119, routed)         0.137     1.689    rst
    SLICE_X55Y108        FDRE                                         r  FSM_onehot_sector_base_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.918    -0.771    clk
    SLICE_X55Y108        FDRE                                         r  FSM_onehot_sector_base_reg[2]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnd_debouncer/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.703ns  (logic 0.044ns (2.584%)  route 1.659ns (97.416%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           1.466     1.466    btnd_debouncer/locked
    SLICE_X57Y105        LUT4 (Prop_lut4_I0_O)        0.044     1.510 r  btnd_debouncer/counter[0]_i_1__0/O
                         net (fo=18, routed)          0.193     1.703    btnd_debouncer/counter[0]_i_1__0_n_0
    SLICE_X55Y105        FDRE                                         r  btnd_debouncer/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1332, routed)        0.919    -0.770    btnd_debouncer/clk_out1
    SLICE_X55Y105        FDRE                                         r  btnd_debouncer/counter_reg[12]/C





