

================================================================
== Vivado HLS Report for 'fft_stage'
================================================================
* Date:           Sat Aug  1 17:58:04 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_proj
* Solution:       solution7
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1041|  1041|  1041|  1041|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+------+------+----------+-----------+-----------+------+----------+
        |                  |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+------+------+----------+-----------+-----------+------+----------+
        |- butterfly_loop  |  1039|  1039|        18|          2|          2|   512|    yes   |
        +------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     46|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     12|     901|   1812|    -|
|Memory           |        2|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    198|    -|
|Register         |        0|      -|     695|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|     12|    1596|   2152|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      5|       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |music_fadd_32ns_3dEe_U93  |music_fadd_32ns_3dEe  |        0|      2|  205|  390|    0|
    |music_faddfsub_32bkb_U91  |music_faddfsub_32bkb  |        0|      2|  205|  390|    0|
    |music_fmul_32ns_3eOg_U94  |music_fmul_32ns_3eOg  |        0|      3|  143|  321|    0|
    |music_fmul_32ns_3eOg_U95  |music_fmul_32ns_3eOg  |        0|      3|  143|  321|    0|
    |music_fsub_32ns_3cud_U92  |music_fsub_32ns_3cud  |        0|      2|  205|  390|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     12|  901| 1812|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |W_imag35_U  |fft_stage_119_W_ig8j  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |W_real44_U  |fft_stage_119_W_rfYi  |        1|  0|   0|    0|   512|   32|     1|        16384|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                      |        2|  0|   0|    0|  1024|   64|     2|        32768|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |j_fu_219_p2           |     +    |      0|  0|  14|          10|           1|
    |ap_condition_441      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_445      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln181_fu_213_p2  |   icmp   |      0|  0|  13|          10|          11|
    |ap_block_state1       |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0         |    xor   |      0|  0|   2|           1|           2|
    |i_lower_fu_231_p2     |    xor   |      0|  0|  11|          10|          11|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  46|          34|          28|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  27|          5|    1|          5|
    |ap_done                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8     |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_174_p4  |   9|          2|   10|         20|
    |grp_fu_181_opcode           |  15|          3|    2|          6|
    |grp_fu_181_p0               |  15|          3|   32|         96|
    |grp_fu_181_p1               |  15|          3|   32|         96|
    |grp_fu_185_p0               |  15|          3|   32|         96|
    |grp_fu_185_p1               |  15|          3|   32|         96|
    |grp_fu_189_p0               |  15|          3|   32|         96|
    |grp_fu_189_p1               |  15|          3|   32|         96|
    |grp_fu_193_p0               |  15|          3|   32|         96|
    |grp_fu_197_p0               |  15|          3|   32|         96|
    |i_reg_170                   |   9|          2|   10|         20|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 198|         40|  281|        823|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |X_I_load_2_reg_356       |  32|   0|   32|          0|
    |X_I_load_reg_302         |  32|   0|   32|          0|
    |X_R_load_2_reg_333       |  32|   0|   32|          0|
    |X_R_load_reg_296         |  32|   0|   32|          0|
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8  |   1|   0|    1|          0|
    |c_reg_286                |  32|   0|   32|          0|
    |i_reg_170                |  10|   0|   10|          0|
    |icmp_ln181_reg_243       |   1|   0|    1|          0|
    |j_reg_247                |  10|   0|   10|          0|
    |reg_201                  |  32|   0|   32|          0|
    |reg_207                  |  32|   0|   32|          0|
    |s_reg_291                |  32|   0|   32|          0|
    |temp_I_reg_350           |  32|   0|   32|          0|
    |temp_R_reg_339           |  32|   0|   32|          0|
    |tmp_1_reg_313            |  32|   0|   32|          0|
    |tmp_2_reg_318            |  32|   0|   32|          0|
    |tmp_3_reg_323            |  32|   0|   32|          0|
    |tmp_reg_308              |  32|   0|   32|          0|
    |zext_ln191_reg_252       |  10|   0|   64|         54|
    |zext_ln194_reg_270       |  10|   0|   64|         54|
    |icmp_ln181_reg_243       |  64|  32|    1|          0|
    |zext_ln191_reg_252       |  64|  32|   64|         54|
    |zext_ln194_reg_270       |  64|  32|   64|         54|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 695|  96|  740|        216|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   fft_stage  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   fft_stage  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   fft_stage  | return value |
|ap_done         | out |    1| ap_ctrl_hs |   fft_stage  | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |   fft_stage  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   fft_stage  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   fft_stage  | return value |
|X_R_address0    | out |   10|  ap_memory |      X_R     |     array    |
|X_R_ce0         | out |    1|  ap_memory |      X_R     |     array    |
|X_R_q0          |  in |   32|  ap_memory |      X_R     |     array    |
|X_R_address1    | out |   10|  ap_memory |      X_R     |     array    |
|X_R_ce1         | out |    1|  ap_memory |      X_R     |     array    |
|X_R_q1          |  in |   32|  ap_memory |      X_R     |     array    |
|X_I_address0    | out |   10|  ap_memory |      X_I     |     array    |
|X_I_ce0         | out |    1|  ap_memory |      X_I     |     array    |
|X_I_q0          |  in |   32|  ap_memory |      X_I     |     array    |
|X_I_address1    | out |   10|  ap_memory |      X_I     |     array    |
|X_I_ce1         | out |    1|  ap_memory |      X_I     |     array    |
|X_I_q1          |  in |   32|  ap_memory |      X_I     |     array    |
|Out_R_address0  | out |   10|  ap_memory |     Out_R    |     array    |
|Out_R_ce0       | out |    1|  ap_memory |     Out_R    |     array    |
|Out_R_we0       | out |    1|  ap_memory |     Out_R    |     array    |
|Out_R_d0        | out |   32|  ap_memory |     Out_R    |     array    |
|Out_R_address1  | out |   10|  ap_memory |     Out_R    |     array    |
|Out_R_ce1       | out |    1|  ap_memory |     Out_R    |     array    |
|Out_R_we1       | out |    1|  ap_memory |     Out_R    |     array    |
|Out_R_d1        | out |   32|  ap_memory |     Out_R    |     array    |
|Out_I_address0  | out |   10|  ap_memory |     Out_I    |     array    |
|Out_I_ce0       | out |    1|  ap_memory |     Out_I    |     array    |
|Out_I_we0       | out |    1|  ap_memory |     Out_I    |     array    |
|Out_I_d0        | out |   32|  ap_memory |     Out_I    |     array    |
|Out_I_address1  | out |   10|  ap_memory |     Out_I    |     array    |
|Out_I_ce1       | out |    1|  ap_memory |     Out_I    |     array    |
|Out_I_we1       | out |    1|  ap_memory |     Out_I    |     array    |
|Out_I_d1        | out |   32|  ap_memory |     Out_I    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

