{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616082080457 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616082080458 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 18 21:11:20 2021 " "Processing started: Thu Mar 18 21:11:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616082080458 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616082080458 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TwobitUpCount -c TwobitUpCount " "Command: quartus_map --read_settings_files=on --write_settings_files=off TwobitUpCount -c TwobitUpCount" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616082080458 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616082080751 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616082080751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANDMux-ARCH " "Found design unit 1: ANDMux-ARCH" {  } { { "ANDMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/ANDMux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616082089197 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANDMux " "Found entity 1: ANDMux" {  } { { "ANDMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/ANDMux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616082089197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616082089197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AndGate-Struct " "Found design unit 1: AndGate-Struct" {  } { { "AndGate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/AndGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616082089199 ""} { "Info" "ISGN_ENTITY_NAME" "1 AndGate " "Found entity 1: AndGate" {  } { { "AndGate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/AndGate.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616082089199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616082089199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ormux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ormux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ORMux-ARCH " "Found design unit 1: ORMux-ARCH" {  } { { "ORMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/ORMux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616082089200 ""} { "Info" "ISGN_ENTITY_NAME" "1 ORMux " "Found entity 1: ORMux" {  } { { "ORMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/ORMux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616082089200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616082089200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OrGate-Struct " "Found design unit 1: OrGate-Struct" {  } { { "OrGate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/OrGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616082089202 ""} { "Info" "ISGN_ENTITY_NAME" "1 OrGate " "Found entity 1: OrGate" {  } { { "OrGate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/OrGate.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616082089202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616082089202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file notmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOTMux-ARCH " "Found design unit 1: NOTMux-ARCH" {  } { { "NOTMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/NOTMux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616082089203 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOTMux " "Found entity 1: NOTMux" {  } { { "NOTMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/NOTMux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616082089203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616082089203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file notgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NotGate-Struct " "Found design unit 1: NotGate-Struct" {  } { { "NotGate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/NotGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616082089204 ""} { "Info" "ISGN_ENTITY_NAME" "1 NotGate " "Found entity 1: NotGate" {  } { { "NotGate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/NotGate.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616082089204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616082089204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xormux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xormux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XORMux-ARCH " "Found design unit 1: XORMux-ARCH" {  } { { "XORMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/XORMux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616082089206 ""} { "Info" "ISGN_ENTITY_NAME" "1 XORMux " "Found entity 1: XORMux" {  } { { "XORMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/XORMux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616082089206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616082089206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twobyonemux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twobyonemux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwoByOneMux-ARCH " "Found design unit 1: TwoByOneMux-ARCH" {  } { { "TwoByOneMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/TwoByOneMux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616082089207 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwoByOneMux " "Found entity 1: TwoByOneMux" {  } { { "TwoByOneMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/TwoByOneMux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616082089207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616082089207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFlipFlop-behave " "Found design unit 1: DFlipFlop-behave" {  } { { "DFlipFlop.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/DFlipFlop.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616082089208 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "DFlipFlop.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/DFlipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616082089208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616082089208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State1-ARCHSt1 " "Found design unit 1: State1-ARCHSt1" {  } { { "State1.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/State1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616082089210 ""} { "Info" "ISGN_ENTITY_NAME" "1 State1 " "Found entity 1: State1" {  } { { "State1.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/State1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616082089210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616082089210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State2-ARCHSt2 " "Found design unit 1: State2-ARCHSt2" {  } { { "State2.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/State2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616082089211 ""} { "Info" "ISGN_ENTITY_NAME" "1 State2 " "Found entity 1: State2" {  } { { "State2.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/State2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616082089211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616082089211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statetransit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file statetransit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StateTransit-ARCHState " "Found design unit 1: StateTransit-ARCHState" {  } { { "StateTransit.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/StateTransit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616082089212 ""} { "Info" "ISGN_ENTITY_NAME" "1 StateTransit " "Found entity 1: StateTransit" {  } { { "StateTransit.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/StateTransit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616082089212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616082089212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twobitupcount.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twobitupcount.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwobitUpCount-ARCHCount " "Found design unit 1: TwobitUpCount-ARCHCount" {  } { { "TwobitUpCount.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/TwobitUpCount.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616082089214 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwobitUpCount " "Found entity 1: TwobitUpCount" {  } { { "TwobitUpCount.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/TwobitUpCount.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616082089214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616082089214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestBench-tb " "Found design unit 1: TestBench-tb" {  } { { "Testbench.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/Testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616082089215 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestBench " "Found entity 1: TestBench" {  } { { "Testbench.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/Testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616082089215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616082089215 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TwobitUpCount " "Elaborating entity \"TwobitUpCount\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616082089253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateTransit StateTransit:StateChip " "Elaborating entity \"StateTransit\" for hierarchy \"StateTransit:StateChip\"" {  } { { "TwobitUpCount.vhd" "StateChip" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/TwobitUpCount.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616082089273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOTMux StateTransit:StateChip\|NOTMux:chip0 " "Elaborating entity \"NOTMux\" for hierarchy \"StateTransit:StateChip\|NOTMux:chip0\"" {  } { { "StateTransit.vhd" "chip0" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/StateTransit.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616082089279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoByOneMux StateTransit:StateChip\|NOTMux:chip0\|TwoByOneMux:chip2 " "Elaborating entity \"TwoByOneMux\" for hierarchy \"StateTransit:StateChip\|NOTMux:chip0\|TwoByOneMux:chip2\"" {  } { { "NOTMux.vhd" "chip2" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/NOTMux.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616082089292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OrGate StateTransit:StateChip\|NOTMux:chip0\|TwoByOneMux:chip2\|OrGate:Chip1 " "Elaborating entity \"OrGate\" for hierarchy \"StateTransit:StateChip\|NOTMux:chip0\|TwoByOneMux:chip2\|OrGate:Chip1\"" {  } { { "TwoByOneMux.vhd" "Chip1" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/TwoByOneMux.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616082089309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AndGate StateTransit:StateChip\|NOTMux:chip0\|TwoByOneMux:chip2\|AndGate:Chip2 " "Elaborating entity \"AndGate\" for hierarchy \"StateTransit:StateChip\|NOTMux:chip0\|TwoByOneMux:chip2\|AndGate:Chip2\"" {  } { { "TwoByOneMux.vhd" "Chip2" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/TwoByOneMux.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616082089320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NotGate StateTransit:StateChip\|NOTMux:chip0\|TwoByOneMux:chip2\|NotGate:Chip4 " "Elaborating entity \"NotGate\" for hierarchy \"StateTransit:StateChip\|NOTMux:chip0\|TwoByOneMux:chip2\|NotGate:Chip4\"" {  } { { "TwoByOneMux.vhd" "Chip4" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/TwoByOneMux.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616082089327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State1 StateTransit:StateChip\|State1:chip1 " "Elaborating entity \"State1\" for hierarchy \"StateTransit:StateChip\|State1:chip1\"" {  } { { "StateTransit.vhd" "chip1" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/StateTransit.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616082089342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ORMux StateTransit:StateChip\|State1:chip1\|ORMux:chip1 " "Elaborating entity \"ORMux\" for hierarchy \"StateTransit:StateChip\|State1:chip1\|ORMux:chip1\"" {  } { { "State1.vhd" "chip1" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/State1.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616082089355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDMux StateTransit:StateChip\|State1:chip1\|ANDMux:chip2 " "Elaborating entity \"ANDMux\" for hierarchy \"StateTransit:StateChip\|State1:chip1\|ANDMux:chip2\"" {  } { { "State1.vhd" "chip2" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/State1.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616082089373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State2 StateTransit:StateChip\|State2:chip2 " "Elaborating entity \"State2\" for hierarchy \"StateTransit:StateChip\|State2:chip2\"" {  } { { "StateTransit.vhd" "chip2" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/StateTransit.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616082089384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlop DFlipFlop:FlipFlop0 " "Elaborating entity \"DFlipFlop\" for hierarchy \"DFlipFlop:FlipFlop0\"" {  } { { "TwobitUpCount.vhd" "FlipFlop0" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab6/q1/TwobitUpCount.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616082089399 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616082089694 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616082089694 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616082089694 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616082089694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616082089767 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 18 21:11:29 2021 " "Processing ended: Thu Mar 18 21:11:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616082089767 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616082089767 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616082089767 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616082089767 ""}
