read_verilog -sv ../top.v
proc
design -save first
design -import first top
