Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Fri Sep 26 09:21:32 2025
| Host         : DESKTOP-CBIH3RB running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file timing_summary_routed.rpt
| Design       : packet_router
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (71)
6. checking no_output_delay (102)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (71)
-------------------------------
 There are 71 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (102)
---------------------------------
 There are 102 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.079        0.000                      0                  836        0.098        0.000                      0                  836        1.674        0.000                       0                   384  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
clock_clk  {0.000 2.174}        4.348           229.991         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_clk           0.079        0.000                      0                  836        0.098        0.000                      0                  836        1.674        0.000                       0                   384  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_clk
  To Clock:  clock_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.674ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 m1_packet_fifo/wptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            num_packets_dropped_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clock_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clock_clk rise@4.348ns - clock_clk rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 1.074ns (27.541%)  route 2.826ns (72.459%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 5.096 - 4.348 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=383, unset)          0.787     0.787    m1_packet_fifo/clk
    SLICE_X18Y131        FDCE                                         r  m1_packet_fifo/wptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y131        FDCE (Prop_fdce_C_Q)         0.433     1.220 r  m1_packet_fifo/wptr_reg[8]/Q
                         net (fo=7, routed)           0.932     2.152    m1_packet_fifo/u_bram/mem_reg_0_0[8]
    SLICE_X20Y130        LUT6 (Prop_lut6_I0_O)        0.105     2.257 r  m1_packet_fifo/u_bram/full0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     2.257    m1_packet_fifo/u_bram_n_2
    SLICE_X20Y130        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     2.573 r  m1_packet_fifo/full0_carry/CO[3]
                         net (fo=4, routed)           0.765     3.338    m1_packet_fifo/CO[0]
    SLICE_X13Y131        LUT6 (Prop_lut6_I3_O)        0.105     3.443 f  m1_packet_fifo/last_good_wptr[10]_i_3__0/O
                         net (fo=3, routed)           0.567     4.010    s_rstg/num_packets_dropped_reg[31]
    SLICE_X12Y131        LUT5 (Prop_lut5_I1_O)        0.115     4.125 r  s_rstg/num_packets_dropped[0]_i_1/O
                         net (fo=32, routed)          0.562     4.687    s_rstg_n_3
    SLICE_X14Y135        FDCE                                         r  num_packets_dropped_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_clk rise edge)
                                                      4.348     4.348 r  
                                                      0.000     4.348 r  clk (IN)
                         net (fo=383, unset)          0.748     5.096    clk
    SLICE_X14Y135        FDCE                                         r  num_packets_dropped_reg[28]/C
                         clock pessimism              0.000     5.096    
                         clock uncertainty           -0.035     5.060    
    SLICE_X14Y135        FDCE (Setup_fdce_C_CE)      -0.295     4.765    num_packets_dropped_reg[28]
  -------------------------------------------------------------------
                         required time                          4.765    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 m1_packet_fifo/wptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            num_packets_dropped_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clock_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clock_clk rise@4.348ns - clock_clk rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 1.074ns (27.541%)  route 2.826ns (72.459%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 5.096 - 4.348 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=383, unset)          0.787     0.787    m1_packet_fifo/clk
    SLICE_X18Y131        FDCE                                         r  m1_packet_fifo/wptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y131        FDCE (Prop_fdce_C_Q)         0.433     1.220 r  m1_packet_fifo/wptr_reg[8]/Q
                         net (fo=7, routed)           0.932     2.152    m1_packet_fifo/u_bram/mem_reg_0_0[8]
    SLICE_X20Y130        LUT6 (Prop_lut6_I0_O)        0.105     2.257 r  m1_packet_fifo/u_bram/full0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     2.257    m1_packet_fifo/u_bram_n_2
    SLICE_X20Y130        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     2.573 r  m1_packet_fifo/full0_carry/CO[3]
                         net (fo=4, routed)           0.765     3.338    m1_packet_fifo/CO[0]
    SLICE_X13Y131        LUT6 (Prop_lut6_I3_O)        0.105     3.443 f  m1_packet_fifo/last_good_wptr[10]_i_3__0/O
                         net (fo=3, routed)           0.567     4.010    s_rstg/num_packets_dropped_reg[31]
    SLICE_X12Y131        LUT5 (Prop_lut5_I1_O)        0.115     4.125 r  s_rstg/num_packets_dropped[0]_i_1/O
                         net (fo=32, routed)          0.562     4.687    s_rstg_n_3
    SLICE_X14Y135        FDCE                                         r  num_packets_dropped_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_clk rise edge)
                                                      4.348     4.348 r  
                                                      0.000     4.348 r  clk (IN)
                         net (fo=383, unset)          0.748     5.096    clk
    SLICE_X14Y135        FDCE                                         r  num_packets_dropped_reg[29]/C
                         clock pessimism              0.000     5.096    
                         clock uncertainty           -0.035     5.060    
    SLICE_X14Y135        FDCE (Setup_fdce_C_CE)      -0.295     4.765    num_packets_dropped_reg[29]
  -------------------------------------------------------------------
                         required time                          4.765    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 m1_packet_fifo/wptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            num_packets_dropped_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clock_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clock_clk rise@4.348ns - clock_clk rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 1.074ns (27.541%)  route 2.826ns (72.459%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 5.096 - 4.348 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=383, unset)          0.787     0.787    m1_packet_fifo/clk
    SLICE_X18Y131        FDCE                                         r  m1_packet_fifo/wptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y131        FDCE (Prop_fdce_C_Q)         0.433     1.220 r  m1_packet_fifo/wptr_reg[8]/Q
                         net (fo=7, routed)           0.932     2.152    m1_packet_fifo/u_bram/mem_reg_0_0[8]
    SLICE_X20Y130        LUT6 (Prop_lut6_I0_O)        0.105     2.257 r  m1_packet_fifo/u_bram/full0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     2.257    m1_packet_fifo/u_bram_n_2
    SLICE_X20Y130        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     2.573 r  m1_packet_fifo/full0_carry/CO[3]
                         net (fo=4, routed)           0.765     3.338    m1_packet_fifo/CO[0]
    SLICE_X13Y131        LUT6 (Prop_lut6_I3_O)        0.105     3.443 f  m1_packet_fifo/last_good_wptr[10]_i_3__0/O
                         net (fo=3, routed)           0.567     4.010    s_rstg/num_packets_dropped_reg[31]
    SLICE_X12Y131        LUT5 (Prop_lut5_I1_O)        0.115     4.125 r  s_rstg/num_packets_dropped[0]_i_1/O
                         net (fo=32, routed)          0.562     4.687    s_rstg_n_3
    SLICE_X14Y135        FDCE                                         r  num_packets_dropped_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_clk rise edge)
                                                      4.348     4.348 r  
                                                      0.000     4.348 r  clk (IN)
                         net (fo=383, unset)          0.748     5.096    clk
    SLICE_X14Y135        FDCE                                         r  num_packets_dropped_reg[30]/C
                         clock pessimism              0.000     5.096    
                         clock uncertainty           -0.035     5.060    
    SLICE_X14Y135        FDCE (Setup_fdce_C_CE)      -0.295     4.765    num_packets_dropped_reg[30]
  -------------------------------------------------------------------
                         required time                          4.765    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 m1_packet_fifo/wptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            num_packets_dropped_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clock_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clock_clk rise@4.348ns - clock_clk rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 1.074ns (27.541%)  route 2.826ns (72.459%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 5.096 - 4.348 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=383, unset)          0.787     0.787    m1_packet_fifo/clk
    SLICE_X18Y131        FDCE                                         r  m1_packet_fifo/wptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y131        FDCE (Prop_fdce_C_Q)         0.433     1.220 r  m1_packet_fifo/wptr_reg[8]/Q
                         net (fo=7, routed)           0.932     2.152    m1_packet_fifo/u_bram/mem_reg_0_0[8]
    SLICE_X20Y130        LUT6 (Prop_lut6_I0_O)        0.105     2.257 r  m1_packet_fifo/u_bram/full0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     2.257    m1_packet_fifo/u_bram_n_2
    SLICE_X20Y130        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     2.573 r  m1_packet_fifo/full0_carry/CO[3]
                         net (fo=4, routed)           0.765     3.338    m1_packet_fifo/CO[0]
    SLICE_X13Y131        LUT6 (Prop_lut6_I3_O)        0.105     3.443 f  m1_packet_fifo/last_good_wptr[10]_i_3__0/O
                         net (fo=3, routed)           0.567     4.010    s_rstg/num_packets_dropped_reg[31]
    SLICE_X12Y131        LUT5 (Prop_lut5_I1_O)        0.115     4.125 r  s_rstg/num_packets_dropped[0]_i_1/O
                         net (fo=32, routed)          0.562     4.687    s_rstg_n_3
    SLICE_X14Y135        FDCE                                         r  num_packets_dropped_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_clk rise edge)
                                                      4.348     4.348 r  
                                                      0.000     4.348 r  clk (IN)
                         net (fo=383, unset)          0.748     5.096    clk
    SLICE_X14Y135        FDCE                                         r  num_packets_dropped_reg[31]/C
                         clock pessimism              0.000     5.096    
                         clock uncertainty           -0.035     5.060    
    SLICE_X14Y135        FDCE (Setup_fdce_C_CE)      -0.295     4.765    num_packets_dropped_reg[31]
  -------------------------------------------------------------------
                         required time                          4.765    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 m1_packet_fifo/wptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            num_packets_dropped_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clock_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clock_clk rise@4.348ns - clock_clk rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 1.074ns (28.406%)  route 2.707ns (71.594%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 5.096 - 4.348 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=383, unset)          0.787     0.787    m1_packet_fifo/clk
    SLICE_X18Y131        FDCE                                         r  m1_packet_fifo/wptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y131        FDCE (Prop_fdce_C_Q)         0.433     1.220 r  m1_packet_fifo/wptr_reg[8]/Q
                         net (fo=7, routed)           0.932     2.152    m1_packet_fifo/u_bram/mem_reg_0_0[8]
    SLICE_X20Y130        LUT6 (Prop_lut6_I0_O)        0.105     2.257 r  m1_packet_fifo/u_bram/full0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     2.257    m1_packet_fifo/u_bram_n_2
    SLICE_X20Y130        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     2.573 r  m1_packet_fifo/full0_carry/CO[3]
                         net (fo=4, routed)           0.765     3.338    m1_packet_fifo/CO[0]
    SLICE_X13Y131        LUT6 (Prop_lut6_I3_O)        0.105     3.443 f  m1_packet_fifo/last_good_wptr[10]_i_3__0/O
                         net (fo=3, routed)           0.567     4.010    s_rstg/num_packets_dropped_reg[31]
    SLICE_X12Y131        LUT5 (Prop_lut5_I1_O)        0.115     4.125 r  s_rstg/num_packets_dropped[0]_i_1/O
                         net (fo=32, routed)          0.443     4.568    s_rstg_n_3
    SLICE_X14Y134        FDCE                                         r  num_packets_dropped_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_clk rise edge)
                                                      4.348     4.348 r  
                                                      0.000     4.348 r  clk (IN)
                         net (fo=383, unset)          0.748     5.096    clk
    SLICE_X14Y134        FDCE                                         r  num_packets_dropped_reg[24]/C
                         clock pessimism              0.000     5.096    
                         clock uncertainty           -0.035     5.060    
    SLICE_X14Y134        FDCE (Setup_fdce_C_CE)      -0.295     4.765    num_packets_dropped_reg[24]
  -------------------------------------------------------------------
                         required time                          4.765    
                         arrival time                          -4.568    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 m1_packet_fifo/wptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            num_packets_dropped_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clock_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clock_clk rise@4.348ns - clock_clk rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 1.074ns (28.406%)  route 2.707ns (71.594%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 5.096 - 4.348 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=383, unset)          0.787     0.787    m1_packet_fifo/clk
    SLICE_X18Y131        FDCE                                         r  m1_packet_fifo/wptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y131        FDCE (Prop_fdce_C_Q)         0.433     1.220 r  m1_packet_fifo/wptr_reg[8]/Q
                         net (fo=7, routed)           0.932     2.152    m1_packet_fifo/u_bram/mem_reg_0_0[8]
    SLICE_X20Y130        LUT6 (Prop_lut6_I0_O)        0.105     2.257 r  m1_packet_fifo/u_bram/full0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     2.257    m1_packet_fifo/u_bram_n_2
    SLICE_X20Y130        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     2.573 r  m1_packet_fifo/full0_carry/CO[3]
                         net (fo=4, routed)           0.765     3.338    m1_packet_fifo/CO[0]
    SLICE_X13Y131        LUT6 (Prop_lut6_I3_O)        0.105     3.443 f  m1_packet_fifo/last_good_wptr[10]_i_3__0/O
                         net (fo=3, routed)           0.567     4.010    s_rstg/num_packets_dropped_reg[31]
    SLICE_X12Y131        LUT5 (Prop_lut5_I1_O)        0.115     4.125 r  s_rstg/num_packets_dropped[0]_i_1/O
                         net (fo=32, routed)          0.443     4.568    s_rstg_n_3
    SLICE_X14Y134        FDCE                                         r  num_packets_dropped_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_clk rise edge)
                                                      4.348     4.348 r  
                                                      0.000     4.348 r  clk (IN)
                         net (fo=383, unset)          0.748     5.096    clk
    SLICE_X14Y134        FDCE                                         r  num_packets_dropped_reg[25]/C
                         clock pessimism              0.000     5.096    
                         clock uncertainty           -0.035     5.060    
    SLICE_X14Y134        FDCE (Setup_fdce_C_CE)      -0.295     4.765    num_packets_dropped_reg[25]
  -------------------------------------------------------------------
                         required time                          4.765    
                         arrival time                          -4.568    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 m1_packet_fifo/wptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            num_packets_dropped_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clock_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clock_clk rise@4.348ns - clock_clk rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 1.074ns (28.406%)  route 2.707ns (71.594%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 5.096 - 4.348 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=383, unset)          0.787     0.787    m1_packet_fifo/clk
    SLICE_X18Y131        FDCE                                         r  m1_packet_fifo/wptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y131        FDCE (Prop_fdce_C_Q)         0.433     1.220 r  m1_packet_fifo/wptr_reg[8]/Q
                         net (fo=7, routed)           0.932     2.152    m1_packet_fifo/u_bram/mem_reg_0_0[8]
    SLICE_X20Y130        LUT6 (Prop_lut6_I0_O)        0.105     2.257 r  m1_packet_fifo/u_bram/full0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     2.257    m1_packet_fifo/u_bram_n_2
    SLICE_X20Y130        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     2.573 r  m1_packet_fifo/full0_carry/CO[3]
                         net (fo=4, routed)           0.765     3.338    m1_packet_fifo/CO[0]
    SLICE_X13Y131        LUT6 (Prop_lut6_I3_O)        0.105     3.443 f  m1_packet_fifo/last_good_wptr[10]_i_3__0/O
                         net (fo=3, routed)           0.567     4.010    s_rstg/num_packets_dropped_reg[31]
    SLICE_X12Y131        LUT5 (Prop_lut5_I1_O)        0.115     4.125 r  s_rstg/num_packets_dropped[0]_i_1/O
                         net (fo=32, routed)          0.443     4.568    s_rstg_n_3
    SLICE_X14Y134        FDCE                                         r  num_packets_dropped_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_clk rise edge)
                                                      4.348     4.348 r  
                                                      0.000     4.348 r  clk (IN)
                         net (fo=383, unset)          0.748     5.096    clk
    SLICE_X14Y134        FDCE                                         r  num_packets_dropped_reg[26]/C
                         clock pessimism              0.000     5.096    
                         clock uncertainty           -0.035     5.060    
    SLICE_X14Y134        FDCE (Setup_fdce_C_CE)      -0.295     4.765    num_packets_dropped_reg[26]
  -------------------------------------------------------------------
                         required time                          4.765    
                         arrival time                          -4.568    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 m1_packet_fifo/wptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            num_packets_dropped_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clock_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clock_clk rise@4.348ns - clock_clk rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 1.074ns (28.406%)  route 2.707ns (71.594%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 5.096 - 4.348 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=383, unset)          0.787     0.787    m1_packet_fifo/clk
    SLICE_X18Y131        FDCE                                         r  m1_packet_fifo/wptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y131        FDCE (Prop_fdce_C_Q)         0.433     1.220 r  m1_packet_fifo/wptr_reg[8]/Q
                         net (fo=7, routed)           0.932     2.152    m1_packet_fifo/u_bram/mem_reg_0_0[8]
    SLICE_X20Y130        LUT6 (Prop_lut6_I0_O)        0.105     2.257 r  m1_packet_fifo/u_bram/full0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     2.257    m1_packet_fifo/u_bram_n_2
    SLICE_X20Y130        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     2.573 r  m1_packet_fifo/full0_carry/CO[3]
                         net (fo=4, routed)           0.765     3.338    m1_packet_fifo/CO[0]
    SLICE_X13Y131        LUT6 (Prop_lut6_I3_O)        0.105     3.443 f  m1_packet_fifo/last_good_wptr[10]_i_3__0/O
                         net (fo=3, routed)           0.567     4.010    s_rstg/num_packets_dropped_reg[31]
    SLICE_X12Y131        LUT5 (Prop_lut5_I1_O)        0.115     4.125 r  s_rstg/num_packets_dropped[0]_i_1/O
                         net (fo=32, routed)          0.443     4.568    s_rstg_n_3
    SLICE_X14Y134        FDCE                                         r  num_packets_dropped_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_clk rise edge)
                                                      4.348     4.348 r  
                                                      0.000     4.348 r  clk (IN)
                         net (fo=383, unset)          0.748     5.096    clk
    SLICE_X14Y134        FDCE                                         r  num_packets_dropped_reg[27]/C
                         clock pessimism              0.000     5.096    
                         clock uncertainty           -0.035     5.060    
    SLICE_X14Y134        FDCE (Setup_fdce_C_CE)      -0.295     4.765    num_packets_dropped_reg[27]
  -------------------------------------------------------------------
                         required time                          4.765    
                         arrival time                          -4.568    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 m1_packet_fifo/wptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            num_packets_dropped_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clock_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clock_clk rise@4.348ns - clock_clk rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 1.074ns (28.416%)  route 2.706ns (71.584%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 5.096 - 4.348 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=383, unset)          0.787     0.787    m1_packet_fifo/clk
    SLICE_X18Y131        FDCE                                         r  m1_packet_fifo/wptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y131        FDCE (Prop_fdce_C_Q)         0.433     1.220 r  m1_packet_fifo/wptr_reg[8]/Q
                         net (fo=7, routed)           0.932     2.152    m1_packet_fifo/u_bram/mem_reg_0_0[8]
    SLICE_X20Y130        LUT6 (Prop_lut6_I0_O)        0.105     2.257 r  m1_packet_fifo/u_bram/full0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     2.257    m1_packet_fifo/u_bram_n_2
    SLICE_X20Y130        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     2.573 r  m1_packet_fifo/full0_carry/CO[3]
                         net (fo=4, routed)           0.765     3.338    m1_packet_fifo/CO[0]
    SLICE_X13Y131        LUT6 (Prop_lut6_I3_O)        0.105     3.443 f  m1_packet_fifo/last_good_wptr[10]_i_3__0/O
                         net (fo=3, routed)           0.567     4.010    s_rstg/num_packets_dropped_reg[31]
    SLICE_X12Y131        LUT5 (Prop_lut5_I1_O)        0.115     4.125 r  s_rstg/num_packets_dropped[0]_i_1/O
                         net (fo=32, routed)          0.442     4.567    s_rstg_n_3
    SLICE_X14Y133        FDCE                                         r  num_packets_dropped_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_clk rise edge)
                                                      4.348     4.348 r  
                                                      0.000     4.348 r  clk (IN)
                         net (fo=383, unset)          0.748     5.096    clk
    SLICE_X14Y133        FDCE                                         r  num_packets_dropped_reg[20]/C
                         clock pessimism              0.000     5.096    
                         clock uncertainty           -0.035     5.060    
    SLICE_X14Y133        FDCE (Setup_fdce_C_CE)      -0.295     4.765    num_packets_dropped_reg[20]
  -------------------------------------------------------------------
                         required time                          4.765    
                         arrival time                          -4.567    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 m1_packet_fifo/wptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            num_packets_dropped_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clock_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clock_clk rise@4.348ns - clock_clk rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 1.074ns (28.416%)  route 2.706ns (71.584%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 5.096 - 4.348 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=383, unset)          0.787     0.787    m1_packet_fifo/clk
    SLICE_X18Y131        FDCE                                         r  m1_packet_fifo/wptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y131        FDCE (Prop_fdce_C_Q)         0.433     1.220 r  m1_packet_fifo/wptr_reg[8]/Q
                         net (fo=7, routed)           0.932     2.152    m1_packet_fifo/u_bram/mem_reg_0_0[8]
    SLICE_X20Y130        LUT6 (Prop_lut6_I0_O)        0.105     2.257 r  m1_packet_fifo/u_bram/full0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     2.257    m1_packet_fifo/u_bram_n_2
    SLICE_X20Y130        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     2.573 r  m1_packet_fifo/full0_carry/CO[3]
                         net (fo=4, routed)           0.765     3.338    m1_packet_fifo/CO[0]
    SLICE_X13Y131        LUT6 (Prop_lut6_I3_O)        0.105     3.443 f  m1_packet_fifo/last_good_wptr[10]_i_3__0/O
                         net (fo=3, routed)           0.567     4.010    s_rstg/num_packets_dropped_reg[31]
    SLICE_X12Y131        LUT5 (Prop_lut5_I1_O)        0.115     4.125 r  s_rstg/num_packets_dropped[0]_i_1/O
                         net (fo=32, routed)          0.442     4.567    s_rstg_n_3
    SLICE_X14Y133        FDCE                                         r  num_packets_dropped_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_clk rise edge)
                                                      4.348     4.348 r  
                                                      0.000     4.348 r  clk (IN)
                         net (fo=383, unset)          0.748     5.096    clk
    SLICE_X14Y133        FDCE                                         r  num_packets_dropped_reg[21]/C
                         clock pessimism              0.000     5.096    
                         clock uncertainty           -0.035     5.060    
    SLICE_X14Y133        FDCE (Setup_fdce_C_CE)      -0.295     4.765    num_packets_dropped_reg[21]
  -------------------------------------------------------------------
                         required time                          4.765    
                         arrival time                          -4.567    
  -------------------------------------------------------------------
                         slack                                  0.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 m0_rstg/temp_tdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            m0_rstg/m_axis_tdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clock_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_clk rise@0.000ns - clock_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=383, unset)          0.390     0.390    m0_rstg/clk
    SLICE_X7Y132         FDRE                                         r  m0_rstg/temp_tdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y132         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  m0_rstg/temp_tdata_reg[6]/Q
                         net (fo=1, routed)           0.053     0.585    m0_rstg/temp_tdata[6]
    SLICE_X6Y132         LUT5 (Prop_lut5_I4_O)        0.045     0.630 r  m0_rstg/m_axis_tdata[6]_i_1/O
                         net (fo=1, routed)           0.000     0.630    m0_rstg/p_1_in[6]
    SLICE_X6Y132         FDRE                                         r  m0_rstg/m_axis_tdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=383, unset)          0.411     0.411    m0_rstg/clk
    SLICE_X6Y132         FDRE                                         r  m0_rstg/m_axis_tdata_reg[6]/C
                         clock pessimism              0.000     0.411    
    SLICE_X6Y132         FDRE (Hold_fdre_C_D)         0.121     0.532    m0_rstg/m_axis_tdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 m0_packet_fifo/wptr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            m0_packet_fifo/u_bram/mem_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clock_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_clk rise@0.000ns - clock_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.931%)  route 0.187ns (57.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=383, unset)          0.390     0.390    m0_packet_fifo/clk
    SLICE_X9Y132         FDCE                                         r  m0_packet_fifo/wptr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDCE (Prop_fdce_C_Q)         0.141     0.531 r  m0_packet_fifo/wptr_reg[9]/Q
                         net (fo=5, routed)           0.187     0.719    m0_packet_fifo/u_bram/mem_reg_0_0[9]
    RAMB36_X0Y26         RAMB36E1                                     r  m0_packet_fifo/u_bram/mem_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clock_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=383, unset)          0.411     0.411    m0_packet_fifo/u_bram/clk
    RAMB36_X0Y26         RAMB36E1                                     r  m0_packet_fifo/u_bram/mem_reg_0/CLKARDCLK
                         clock pessimism              0.000     0.411    
    RAMB36_X0Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.594    m0_packet_fifo/u_bram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.594    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 m1_rstg/temp_tdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            m1_rstg/m_axis_tdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clock_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_clk rise@0.000ns - clock_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.209ns (81.182%)  route 0.048ns (18.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=383, unset)          0.390     0.390    m1_rstg/clk
    SLICE_X22Y127        FDRE                                         r  m1_rstg/temp_tdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y127        FDRE (Prop_fdre_C_Q)         0.164     0.554 r  m1_rstg/temp_tdata_reg[8]/Q
                         net (fo=1, routed)           0.048     0.603    m1_rstg/temp_tdata[8]
    SLICE_X23Y127        LUT5 (Prop_lut5_I4_O)        0.045     0.648 r  m1_rstg/m_axis_tdata[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.648    m1_rstg/p_1_in[8]
    SLICE_X23Y127        FDRE                                         r  m1_rstg/m_axis_tdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=383, unset)          0.411     0.411    m1_rstg/clk
    SLICE_X23Y127        FDRE                                         r  m1_rstg/m_axis_tdata_reg[8]/C
                         clock pessimism              0.000     0.411    
    SLICE_X23Y127        FDRE (Hold_fdre_C_D)         0.092     0.503    m1_rstg/m_axis_tdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 m0_rstg/temp_tdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            m0_rstg/m_axis_tdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clock_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_clk rise@0.000ns - clock_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.868%)  route 0.049ns (19.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=383, unset)          0.390     0.390    m0_rstg/clk
    SLICE_X6Y133         FDRE                                         r  m0_rstg/temp_tdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDRE (Prop_fdre_C_Q)         0.164     0.554 r  m0_rstg/temp_tdata_reg[17]/Q
                         net (fo=1, routed)           0.049     0.604    m0_rstg/temp_tdata[17]
    SLICE_X7Y133         LUT5 (Prop_lut5_I4_O)        0.045     0.649 r  m0_rstg/m_axis_tdata[17]_i_1/O
                         net (fo=1, routed)           0.000     0.649    m0_rstg/p_1_in[17]
    SLICE_X7Y133         FDRE                                         r  m0_rstg/m_axis_tdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=383, unset)          0.411     0.411    m0_rstg/clk
    SLICE_X7Y133         FDRE                                         r  m0_rstg/m_axis_tdata_reg[17]/C
                         clock pessimism              0.000     0.411    
    SLICE_X7Y133         FDRE (Hold_fdre_C_D)         0.092     0.503    m0_rstg/m_axis_tdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 m0_rstg/temp_tdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            m0_rstg/m_axis_tdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clock_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_clk rise@0.000ns - clock_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.906%)  route 0.101ns (35.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=383, unset)          0.390     0.390    m0_rstg/clk
    SLICE_X5Y136         FDRE                                         r  m0_rstg/temp_tdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  m0_rstg/temp_tdata_reg[20]/Q
                         net (fo=1, routed)           0.101     0.632    m0_rstg/temp_tdata[20]
    SLICE_X6Y136         LUT5 (Prop_lut5_I4_O)        0.045     0.677 r  m0_rstg/m_axis_tdata[20]_i_1/O
                         net (fo=1, routed)           0.000     0.677    m0_rstg/p_1_in[20]
    SLICE_X6Y136         FDRE                                         r  m0_rstg/m_axis_tdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=383, unset)          0.411     0.411    m0_rstg/clk
    SLICE_X6Y136         FDRE                                         r  m0_rstg/m_axis_tdata_reg[20]/C
                         clock pessimism              0.000     0.411    
    SLICE_X6Y136         FDRE (Hold_fdre_C_D)         0.120     0.531    m0_rstg/m_axis_tdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 num_packets_sent_to_output_0_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            u_packet_router_regbank/current_data_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clock_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_clk rise@0.000ns - clock_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.577%)  route 0.102ns (35.423%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=383, unset)          0.390     0.390    clk
    SLICE_X15Y136        FDCE                                         r  num_packets_sent_to_output_0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y136        FDCE (Prop_fdce_C_Q)         0.141     0.531 r  num_packets_sent_to_output_0_reg[28]/Q
                         net (fo=2, routed)           0.102     0.633    u_packet_router_regbank/num_packets_sent_to_output_0_reg[28]
    SLICE_X14Y136        LUT6 (Prop_lut6_I1_O)        0.045     0.678 r  u_packet_router_regbank/current_data[28]_i_1/O
                         net (fo=1, routed)           0.000     0.678    u_packet_router_regbank/p_0_in[28]
    SLICE_X14Y136        FDCE                                         r  u_packet_router_regbank/current_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=383, unset)          0.411     0.411    u_packet_router_regbank/clk
    SLICE_X14Y136        FDCE                                         r  u_packet_router_regbank/current_data_reg[28]/C
                         clock pessimism              0.000     0.411    
    SLICE_X14Y136        FDCE (Hold_fdce_C_D)         0.121     0.532    u_packet_router_regbank/current_data_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.678    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 m0_rstg/temp_tdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            m0_rstg/m_axis_tdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clock_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_clk rise@0.000ns - clock_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.818%)  route 0.110ns (37.182%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=383, unset)          0.390     0.390    m0_rstg/clk
    SLICE_X7Y134         FDRE                                         r  m0_rstg/temp_tdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y134         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  m0_rstg/temp_tdata_reg[9]/Q
                         net (fo=1, routed)           0.110     0.641    m0_rstg/temp_tdata[9]
    SLICE_X6Y134         LUT5 (Prop_lut5_I4_O)        0.045     0.686 r  m0_rstg/m_axis_tdata[9]_i_1/O
                         net (fo=1, routed)           0.000     0.686    m0_rstg/p_1_in[9]
    SLICE_X6Y134         FDRE                                         r  m0_rstg/m_axis_tdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=383, unset)          0.411     0.411    m0_rstg/clk
    SLICE_X6Y134         FDRE                                         r  m0_rstg/m_axis_tdata_reg[9]/C
                         clock pessimism              0.000     0.411    
    SLICE_X6Y134         FDRE (Hold_fdre_C_D)         0.121     0.532    m0_rstg/m_axis_tdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 m1_rstg/temp_tdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            m1_rstg/m_axis_tdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clock_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_clk rise@0.000ns - clock_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.397%)  route 0.112ns (37.603%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=383, unset)          0.390     0.390    m1_rstg/clk
    SLICE_X23Y131        FDRE                                         r  m1_rstg/temp_tdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDRE (Prop_fdre_C_Q)         0.141     0.531 r  m1_rstg/temp_tdata_reg[22]/Q
                         net (fo=1, routed)           0.112     0.643    m1_rstg/temp_tdata[22]
    SLICE_X22Y131        LUT5 (Prop_lut5_I4_O)        0.045     0.688 r  m1_rstg/m_axis_tdata[22]_i_1__0/O
                         net (fo=1, routed)           0.000     0.688    m1_rstg/p_1_in[22]
    SLICE_X22Y131        FDRE                                         r  m1_rstg/m_axis_tdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=383, unset)          0.411     0.411    m1_rstg/clk
    SLICE_X22Y131        FDRE                                         r  m1_rstg/m_axis_tdata_reg[22]/C
                         clock pessimism              0.000     0.411    
    SLICE_X22Y131        FDRE (Hold_fdre_C_D)         0.121     0.532    m1_rstg/m_axis_tdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 m0_packet_fifo/wptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            m0_packet_fifo/u_bram/mem_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clock_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_clk rise@0.000ns - clock_clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.354%)  route 0.236ns (62.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=383, unset)          0.390     0.390    m0_packet_fifo/clk
    SLICE_X9Y132         FDCE                                         r  m0_packet_fifo/wptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDCE (Prop_fdce_C_Q)         0.141     0.531 r  m0_packet_fifo/wptr_reg[8]/Q
                         net (fo=7, routed)           0.236     0.768    m0_packet_fifo/u_bram/mem_reg_0_0[8]
    RAMB36_X0Y26         RAMB36E1                                     r  m0_packet_fifo/u_bram/mem_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clock_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=383, unset)          0.411     0.411    m0_packet_fifo/u_bram/clk
    RAMB36_X0Y26         RAMB36E1                                     r  m0_packet_fifo/u_bram/mem_reg_0/CLKARDCLK
                         clock pessimism              0.000     0.411    
    RAMB36_X0Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.594    m0_packet_fifo/u_bram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.594    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 m0_rstg/temp_tdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            m0_rstg/m_axis_tdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clock_clk  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clock_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_clk rise@0.000ns - clock_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.209ns (65.813%)  route 0.109ns (34.187%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=383, unset)          0.390     0.390    m0_rstg/clk
    SLICE_X6Y135         FDRE                                         r  m0_rstg/temp_tdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDRE (Prop_fdre_C_Q)         0.164     0.554 r  m0_rstg/temp_tdata_reg[28]/Q
                         net (fo=1, routed)           0.109     0.663    m0_rstg/temp_tdata[28]
    SLICE_X6Y136         LUT5 (Prop_lut5_I4_O)        0.045     0.708 r  m0_rstg/m_axis_tdata[28]_i_1/O
                         net (fo=1, routed)           0.000     0.708    m0_rstg/p_1_in[28]
    SLICE_X6Y136         FDRE                                         r  m0_rstg/m_axis_tdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=383, unset)          0.411     0.411    m0_rstg/clk
    SLICE_X6Y136         FDRE                                         r  m0_rstg/m_axis_tdata_reg[28]/C
                         clock pessimism              0.000     0.411    
    SLICE_X6Y136         FDRE (Hold_fdre_C_D)         0.121     0.532    m0_rstg/m_axis_tdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_clk
Waveform(ns):       { 0.000 2.174 }
Period(ns):         4.348
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         4.348       1.876      RAMB36_X0Y26   m0_packet_fifo/u_bram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         4.348       1.876      RAMB36_X0Y27   m0_packet_fifo/u_bram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         4.348       1.876      RAMB36_X1Y25   m1_packet_fifo/u_bram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         4.348       1.876      RAMB36_X0Y25   m1_packet_fifo/u_bram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         4.348       2.178      RAMB36_X0Y26   m0_packet_fifo/u_bram/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         4.348       2.178      RAMB36_X0Y27   m0_packet_fifo/u_bram/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         4.348       2.178      RAMB36_X1Y25   m1_packet_fifo/u_bram/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         4.348       2.178      RAMB36_X0Y25   m1_packet_fifo/u_bram/mem_reg_1/CLKBWRCLK
Min Period        n/a     FDCE/C              n/a            1.000         4.348       3.348      SLICE_X14Y128  num_packets_dropped_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.348       3.348      SLICE_X14Y130  num_packets_dropped_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.174       1.674      SLICE_X14Y128  num_packets_dropped_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.174       1.674      SLICE_X14Y128  num_packets_dropped_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.174       1.674      SLICE_X14Y130  num_packets_dropped_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.174       1.674      SLICE_X14Y130  num_packets_dropped_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.174       1.674      SLICE_X14Y130  num_packets_dropped_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.174       1.674      SLICE_X14Y130  num_packets_dropped_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.174       1.674      SLICE_X14Y131  num_packets_dropped_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.174       1.674      SLICE_X14Y131  num_packets_dropped_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.174       1.674      SLICE_X14Y131  num_packets_dropped_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.174       1.674      SLICE_X14Y131  num_packets_dropped_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.174       1.674      SLICE_X14Y128  num_packets_dropped_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.174       1.674      SLICE_X14Y128  num_packets_dropped_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.174       1.674      SLICE_X14Y130  num_packets_dropped_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.174       1.674      SLICE_X14Y130  num_packets_dropped_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.174       1.674      SLICE_X14Y130  num_packets_dropped_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.174       1.674      SLICE_X14Y130  num_packets_dropped_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.174       1.674      SLICE_X14Y131  num_packets_dropped_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.174       1.674      SLICE_X14Y131  num_packets_dropped_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.174       1.674      SLICE_X14Y131  num_packets_dropped_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.174       1.674      SLICE_X14Y131  num_packets_dropped_reg[13]/C



