-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity up_sampling2d_fix16 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_height : IN STD_LOGIC_VECTOR (4 downto 0);
    input_width : IN STD_LOGIC_VECTOR (4 downto 0);
    input_r_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_r_ce0 : OUT STD_LOGIC;
    input_r_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    output_depth : IN STD_LOGIC_VECTOR (5 downto 0);
    output_height : IN STD_LOGIC_VECTOR (5 downto 0);
    output_width : IN STD_LOGIC_VECTOR (5 downto 0);
    output_r_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    output_r_ce0 : OUT STD_LOGIC;
    output_r_we0 : OUT STD_LOGIC;
    output_r_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of up_sampling2d_fix16 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv15_1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal indvar_flatten31_reg_114 : STD_LOGIC_VECTOR (14 downto 0);
    signal out_d_0_reg_125 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten_reg_136 : STD_LOGIC_VECTOR (9 downto 0);
    signal out_h_0_reg_147 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_w_0_reg_158 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_fu_169_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_reg_499 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln6_fu_185_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln6_reg_505 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln18_fu_191_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln18_reg_511 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal zext_ln18_1_fu_195_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln18_1_reg_517 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln18_3_cast_fu_198_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln18_3_cast_reg_523 : STD_LOGIC_VECTOR (13 downto 0);
    signal empty_11_fu_205_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal empty_11_reg_528 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln6_1_fu_469_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln6_1_reg_533 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln16_fu_216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_reg_538 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln18_fu_229_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln18_reg_543 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal mul_ln18_reg_543_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln18_1_fu_234_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln18_1_reg_549 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln18_1_reg_549_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln14_fu_239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln14_reg_555 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln14_reg_555_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln14_reg_555_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln14_reg_555_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln14_reg_555_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln14_reg_555_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln14_fu_244_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal out_d_fu_250_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_d_reg_564 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln15_fu_256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln15_reg_570 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln15_reg_570_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln14_fu_261_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln15_1_fu_275_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_fu_301_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_reg_591 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp2_fu_306_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp2_reg_596 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln18_2_fu_324_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln18_2_reg_601 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln18_3_fu_329_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln18_3_reg_607 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln18_5_fu_339_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln18_5_reg_613 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_h_fu_345_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_h_reg_619 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln18_6_fu_356_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln18_6_reg_625 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln18_6_reg_625_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln15_fu_364_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal lshr_ln18_1_reg_636 : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln18_1_reg_636_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln18_7_fu_424_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln18_7_reg_641 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln18_8_fu_437_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln18_8_reg_646 : STD_LOGIC_VECTOR (8 downto 0);
    signal out_w_fu_444_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal grp_fu_475_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln18_reg_656 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal grp_fu_482_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln18_1_reg_661 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln18_1_reg_661_pp0_iter4_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln18_1_reg_661_pp0_iter5_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal input_load_reg_671 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter1_state4 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_phi_mux_out_w_0_phi_fu_162_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln18_6_fu_461_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln18_8_fu_465_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_9_fu_173_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln6_fu_185_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln6_fu_185_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_10_fu_201_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln18_fu_229_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln18_fu_229_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln18_1_fu_234_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln18_1_fu_234_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln15_1_fu_269_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln_fu_283_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln18_4_fu_293_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln18_6_cast_fu_297_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln18_2_fu_324_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln18_2_fu_324_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln18_3_fu_329_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln18_3_fu_329_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln16_1_fu_334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln18_fu_311_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln18_fu_351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln18_mid1_fu_402_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln18_1_fu_382_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln18_11_fu_411_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_mid1_fu_418_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln18_3_fu_392_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln18_2_fu_387_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln18_6_cast_mid_fu_415_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp2_mid1_fu_431_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln18_4_fu_397_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln6_1_fu_469_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln6_1_fu_469_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_475_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_475_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_475_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_482_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_482_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_482_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_475_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_475_p20 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_482_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_482_p20 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln18_1_fu_234_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln18_2_fu_324_p00 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln18_3_fu_329_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln18_fu_229_p00 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln6_1_fu_469_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln6_1_fu_469_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln6_fu_185_p00 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln6_fu_185_p10 : STD_LOGIC_VECTOR (9 downto 0);

    component network_mul_mul_10ns_5ns_15_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component network_mac_muladd_8ns_5ns_4ns_12_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        din2 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component network_mac_muladd_9ns_6ns_5ns_14_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;



begin
    network_mul_mul_10ns_5ns_15_1_1_U97 : component network_mul_mul_10ns_5ns_15_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 5,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln6_1_fu_469_p0,
        din1 => mul_ln6_1_fu_469_p1,
        dout => mul_ln6_1_fu_469_p2);

    network_mac_muladd_8ns_5ns_4ns_12_1_1_U98 : component network_mac_muladd_8ns_5ns_4ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        din2_WIDTH => 4,
        dout_WIDTH => 12)
    port map (
        din0 => grp_fu_475_p0,
        din1 => grp_fu_475_p1,
        din2 => grp_fu_475_p2,
        dout => grp_fu_475_p3);

    network_mac_muladd_9ns_6ns_5ns_14_1_1_U99 : component network_mac_muladd_9ns_6ns_5ns_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 6,
        din2_WIDTH => 5,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_482_p0,
        din1 => grp_fu_482_p1,
        din2 => grp_fu_482_p2,
        dout => grp_fu_482_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln14_fu_239_p2 = ap_const_lv1_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter1_state4)) then 
                        ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten31_reg_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln14_fu_239_p2 = ap_const_lv1_0))) then 
                indvar_flatten31_reg_114 <= add_ln14_fu_244_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                indvar_flatten31_reg_114 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln14_fu_239_p2 = ap_const_lv1_0))) then 
                indvar_flatten_reg_136 <= select_ln15_1_fu_275_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                indvar_flatten_reg_136 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    out_d_0_reg_125_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln14_fu_239_p2 = ap_const_lv1_0))) then 
                out_d_0_reg_125 <= select_ln14_fu_261_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                out_d_0_reg_125 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    out_h_0_reg_147_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln14_reg_555 = ap_const_lv1_0))) then 
                out_h_0_reg_147 <= select_ln15_fu_364_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                out_h_0_reg_147 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    out_w_0_reg_158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln14_reg_555_pp0_iter1_reg = ap_const_lv1_0))) then 
                out_w_0_reg_158 <= out_w_fu_444_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                out_w_0_reg_158 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln14_reg_555_pp0_iter2_reg = ap_const_lv1_0))) then
                add_ln18_1_reg_661 <= grp_fu_482_p3;
                add_ln18_reg_656 <= grp_fu_475_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln18_1_reg_661_pp0_iter4_reg <= add_ln18_1_reg_661;
                add_ln18_1_reg_661_pp0_iter5_reg <= add_ln18_1_reg_661_pp0_iter4_reg;
                icmp_ln14_reg_555_pp0_iter2_reg <= icmp_ln14_reg_555_pp0_iter1_reg;
                icmp_ln14_reg_555_pp0_iter3_reg <= icmp_ln14_reg_555_pp0_iter2_reg;
                icmp_ln14_reg_555_pp0_iter4_reg <= icmp_ln14_reg_555_pp0_iter3_reg;
                icmp_ln14_reg_555_pp0_iter5_reg <= icmp_ln14_reg_555_pp0_iter4_reg;
                lshr_ln18_1_reg_636_pp0_iter2_reg <= lshr_ln18_1_reg_636;
                select_ln18_6_reg_625_pp0_iter2_reg <= select_ln18_6_reg_625;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                    empty_11_reg_528(4 downto 0) <= empty_11_fu_205_p1(4 downto 0);
                icmp_ln16_reg_538 <= icmp_ln16_fu_216_p2;
                mul_ln6_1_reg_533 <= mul_ln6_1_fu_469_p2;
                    zext_ln18_1_reg_517(5 downto 0) <= zext_ln18_1_fu_195_p1(5 downto 0);
                    zext_ln18_3_cast_reg_523(5 downto 0) <= zext_ln18_3_cast_fu_198_p1(5 downto 0);
                    zext_ln18_reg_511(4 downto 0) <= zext_ln18_fu_191_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                empty_reg_499 <= empty_fu_169_p1;
                mul_ln6_reg_505 <= mul_ln6_fu_185_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln14_reg_555 <= icmp_ln14_fu_239_p2;
                icmp_ln14_reg_555_pp0_iter1_reg <= icmp_ln14_reg_555;
                icmp_ln15_reg_570_pp0_iter1_reg <= icmp_ln15_reg_570;
                mul_ln18_1_reg_549 <= mul_ln18_1_fu_234_p2;
                mul_ln18_1_reg_549_pp0_iter1_reg <= mul_ln18_1_reg_549;
                mul_ln18_reg_543 <= mul_ln18_fu_229_p2;
                mul_ln18_reg_543_pp0_iter1_reg <= mul_ln18_reg_543;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln14_fu_239_p2 = ap_const_lv1_0))) then
                icmp_ln15_reg_570 <= icmp_ln15_fu_256_p2;
                out_d_reg_564 <= out_d_fu_250_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln14_reg_555_pp0_iter4_reg = ap_const_lv1_0))) then
                input_load_reg_671 <= input_r_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln14_reg_555 = ap_const_lv1_0))) then
                lshr_ln18_1_reg_636 <= select_ln18_6_fu_356_p3(4 downto 1);
                mul_ln18_2_reg_601 <= mul_ln18_2_fu_324_p2;
                mul_ln18_3_reg_607 <= mul_ln18_3_fu_329_p2;
                out_h_reg_619 <= out_h_fu_345_p2;
                select_ln18_5_reg_613 <= select_ln18_5_fu_339_p3;
                select_ln18_6_reg_625 <= select_ln18_6_fu_356_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln14_reg_555_pp0_iter1_reg = ap_const_lv1_0))) then
                select_ln18_7_reg_641 <= select_ln18_7_fu_424_p3;
                select_ln18_8_reg_646 <= select_ln18_8_fu_437_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln15_reg_570 = ap_const_lv1_0))) then
                tmp2_reg_596 <= tmp2_fu_306_p2;
                tmp_reg_591 <= tmp_fu_301_p2;
            end if;
        end if;
    end process;
    zext_ln18_reg_511(7 downto 5) <= "000";
    zext_ln18_1_reg_517(8 downto 6) <= "000";
    zext_ln18_3_cast_reg_523(13 downto 6) <= "00000000";
    empty_11_reg_528(11 downto 5) <= "0000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) and not(((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    add_ln14_fu_244_p2 <= std_logic_vector(unsigned(indvar_flatten31_reg_114) + unsigned(ap_const_lv15_1));
    add_ln15_1_fu_269_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_136) + unsigned(ap_const_lv10_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(3);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter1_state4_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_condition_pp0_exit_iter1_state4 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter1_state4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_out_w_0_phi_fu_162_p4_assign_proc : process(out_w_0_reg_158, icmp_ln14_reg_555_pp0_iter1_reg, out_w_fu_444_p2, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln14_reg_555_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_out_w_0_phi_fu_162_p4 <= out_w_fu_444_p2;
        else 
            ap_phi_mux_out_w_0_phi_fu_162_p4 <= out_w_0_reg_158;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    empty_10_fu_201_p1 <= output_depth(5 - 1 downto 0);
    empty_11_fu_205_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_width),12));
    empty_9_fu_173_p1 <= output_height(5 - 1 downto 0);
    empty_fu_169_p1 <= output_width(5 - 1 downto 0);
    grp_fu_475_p0 <= grp_fu_475_p00(8 - 1 downto 0);
    grp_fu_475_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln18_7_reg_641),12));
    grp_fu_475_p1 <= empty_11_reg_528(5 - 1 downto 0);
    grp_fu_475_p2 <= grp_fu_475_p20(4 - 1 downto 0);
    grp_fu_475_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln18_1_reg_636_pp0_iter2_reg),12));
    grp_fu_482_p0 <= grp_fu_482_p00(9 - 1 downto 0);
    grp_fu_482_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln18_8_reg_646),14));
    grp_fu_482_p1 <= zext_ln18_3_cast_reg_523(6 - 1 downto 0);
    grp_fu_482_p2 <= grp_fu_482_p20(5 - 1 downto 0);
    grp_fu_482_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln18_6_reg_625_pp0_iter2_reg),14));
    icmp_ln14_fu_239_p2 <= "1" when (indvar_flatten31_reg_114 = mul_ln6_1_reg_533) else "0";
    icmp_ln15_fu_256_p2 <= "1" when (indvar_flatten_reg_136 = mul_ln6_reg_505) else "0";
    icmp_ln16_1_fu_334_p2 <= "1" when (ap_phi_mux_out_w_0_phi_fu_162_p4 = empty_reg_499) else "0";
    icmp_ln16_fu_216_p2 <= "1" when (empty_reg_499 = ap_const_lv5_0) else "0";
    input_r_address0 <= zext_ln18_6_fu_461_p1(14 - 1 downto 0);

    input_r_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            input_r_ce0 <= ap_const_logic_1;
        else 
            input_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    lshr_ln18_mid1_fu_402_p4 <= out_h_reg_619(4 downto 1);
    lshr_ln_fu_283_p4 <= out_h_0_reg_147(4 downto 1);
    mul_ln18_1_fu_234_p0 <= mul_ln18_1_fu_234_p00(5 - 1 downto 0);
    mul_ln18_1_fu_234_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_d_0_reg_125),9));
    mul_ln18_1_fu_234_p1 <= zext_ln18_1_reg_517(6 - 1 downto 0);
    mul_ln18_1_fu_234_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln18_1_fu_234_p0) * unsigned(mul_ln18_1_fu_234_p1), 9));
    mul_ln18_2_fu_324_p0 <= mul_ln18_2_fu_324_p00(5 - 1 downto 0);
    mul_ln18_2_fu_324_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_d_reg_564),8));
    mul_ln18_2_fu_324_p1 <= zext_ln18_reg_511(5 - 1 downto 0);
    mul_ln18_2_fu_324_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln18_2_fu_324_p0) * unsigned(mul_ln18_2_fu_324_p1), 8));
    mul_ln18_3_fu_329_p0 <= mul_ln18_3_fu_329_p00(5 - 1 downto 0);
    mul_ln18_3_fu_329_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_d_reg_564),9));
    mul_ln18_3_fu_329_p1 <= zext_ln18_1_reg_517(6 - 1 downto 0);
    mul_ln18_3_fu_329_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln18_3_fu_329_p0) * unsigned(mul_ln18_3_fu_329_p1), 9));
    mul_ln18_fu_229_p0 <= mul_ln18_fu_229_p00(5 - 1 downto 0);
    mul_ln18_fu_229_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_d_0_reg_125),8));
    mul_ln18_fu_229_p1 <= zext_ln18_reg_511(5 - 1 downto 0);
    mul_ln18_fu_229_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln18_fu_229_p0) * unsigned(mul_ln18_fu_229_p1), 8));
    mul_ln6_1_fu_469_p0 <= mul_ln6_1_fu_469_p00(10 - 1 downto 0);
    mul_ln6_1_fu_469_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln6_reg_505),15));
    mul_ln6_1_fu_469_p1 <= mul_ln6_1_fu_469_p10(5 - 1 downto 0);
    mul_ln6_1_fu_469_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_10_fu_201_p1),15));
    mul_ln6_fu_185_p0 <= mul_ln6_fu_185_p00(5 - 1 downto 0);
    mul_ln6_fu_185_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_fu_169_p1),10));
    mul_ln6_fu_185_p1 <= mul_ln6_fu_185_p10(5 - 1 downto 0);
    mul_ln6_fu_185_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_9_fu_173_p1),10));
    mul_ln6_fu_185_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln6_fu_185_p0) * unsigned(mul_ln6_fu_185_p1), 10));
    or_ln18_fu_351_p2 <= (select_ln18_5_fu_339_p3 or icmp_ln15_reg_570);
    out_d_fu_250_p2 <= std_logic_vector(unsigned(out_d_0_reg_125) + unsigned(ap_const_lv5_1));
    out_h_fu_345_p2 <= std_logic_vector(unsigned(select_ln18_fu_311_p3) + unsigned(ap_const_lv5_1));
    out_w_fu_444_p2 <= std_logic_vector(unsigned(select_ln18_6_reg_625) + unsigned(ap_const_lv5_1));
    output_r_address0 <= zext_ln18_8_fu_465_p1(14 - 1 downto 0);

    output_r_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            output_r_ce0 <= ap_const_logic_1;
        else 
            output_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_r_d0 <= input_load_reg_671;

    output_r_we0_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln14_reg_555_pp0_iter5_reg, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln14_reg_555_pp0_iter5_reg = ap_const_lv1_0))) then 
            output_r_we0 <= ap_const_logic_1;
        else 
            output_r_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln14_fu_261_p3 <= 
        out_d_fu_250_p2 when (icmp_ln15_fu_256_p2(0) = '1') else 
        out_d_0_reg_125;
    select_ln15_1_fu_275_p3 <= 
        ap_const_lv10_1 when (icmp_ln15_fu_256_p2(0) = '1') else 
        add_ln15_1_fu_269_p2;
    select_ln15_fu_364_p3 <= 
        out_h_fu_345_p2 when (select_ln18_5_fu_339_p3(0) = '1') else 
        select_ln18_fu_311_p3;
    select_ln18_1_fu_382_p3 <= 
        mul_ln18_2_reg_601 when (icmp_ln15_reg_570_pp0_iter1_reg(0) = '1') else 
        mul_ln18_reg_543_pp0_iter1_reg;
    select_ln18_2_fu_387_p3 <= 
        mul_ln18_3_reg_607 when (icmp_ln15_reg_570_pp0_iter1_reg(0) = '1') else 
        mul_ln18_1_reg_549_pp0_iter1_reg;
    select_ln18_3_fu_392_p3 <= 
        mul_ln18_2_reg_601 when (icmp_ln15_reg_570_pp0_iter1_reg(0) = '1') else 
        tmp_reg_591;
    select_ln18_4_fu_397_p3 <= 
        mul_ln18_3_reg_607 when (icmp_ln15_reg_570_pp0_iter1_reg(0) = '1') else 
        tmp2_reg_596;
    select_ln18_5_fu_339_p3 <= 
        icmp_ln16_reg_538 when (icmp_ln15_reg_570(0) = '1') else 
        icmp_ln16_1_fu_334_p2;
    select_ln18_6_fu_356_p3 <= 
        ap_const_lv5_0 when (or_ln18_fu_351_p2(0) = '1') else 
        ap_phi_mux_out_w_0_phi_fu_162_p4;
    select_ln18_7_fu_424_p3 <= 
        tmp_mid1_fu_418_p2 when (select_ln18_5_reg_613(0) = '1') else 
        select_ln18_3_fu_392_p3;
    select_ln18_8_fu_437_p3 <= 
        tmp2_mid1_fu_431_p2 when (select_ln18_5_reg_613(0) = '1') else 
        select_ln18_4_fu_397_p3;
    select_ln18_fu_311_p3 <= 
        ap_const_lv5_0 when (icmp_ln15_reg_570(0) = '1') else 
        out_h_0_reg_147;
    tmp2_fu_306_p2 <= std_logic_vector(unsigned(mul_ln18_1_reg_549) + unsigned(zext_ln18_6_cast_fu_297_p1));
    tmp2_mid1_fu_431_p2 <= std_logic_vector(unsigned(select_ln18_2_fu_387_p3) + unsigned(zext_ln18_6_cast_mid_fu_415_p1));
    tmp_fu_301_p2 <= std_logic_vector(unsigned(mul_ln18_reg_543) + unsigned(zext_ln18_4_fu_293_p1));
    tmp_mid1_fu_418_p2 <= std_logic_vector(unsigned(select_ln18_1_fu_382_p3) + unsigned(zext_ln18_11_fu_411_p1));
    zext_ln18_11_fu_411_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln18_mid1_fu_402_p4),8));
    zext_ln18_1_fu_195_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(output_height),9));
    zext_ln18_3_cast_fu_198_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(output_width),14));
    zext_ln18_4_fu_293_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_283_p4),8));
    zext_ln18_6_cast_fu_297_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_h_0_reg_147),9));
    zext_ln18_6_cast_mid_fu_415_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_h_reg_619),9));
    zext_ln18_6_fu_461_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln18_reg_656),64));
    zext_ln18_8_fu_465_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln18_1_reg_661_pp0_iter5_reg),64));
    zext_ln18_fu_191_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_height),8));
end behav;
