// Seed: 2658766435
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  assign module_2.id_4 = 0;
  output wire id_1;
endmodule
module module_1 ();
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    input tri id_0,
    input wand id_1,
    output wor id_2,
    output supply0 id_3,
    input supply0 id_4,
    inout uwire id_5
);
  logic id_7, id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7
  );
endmodule
module module_3 (
    input wire id_0,
    output tri0 id_1,
    input supply1 id_2
    , id_6,
    output wand id_3,
    input uwire id_4
);
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  logic [-1 : 1] id_7;
  ;
endmodule
