<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Xyris: Memory.i686.hpp Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Xyris
   &#160;<span id="projectnumber">0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d7/d42/_memory_8i686_8hpp_source.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">Memory.i686.hpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../d7/d42/_memory_8i686_8hpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * @file Memory.i686.hpp</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * @author Keeton Feavel (keeton@xyr.is)</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * @brief i686 memory structures and definitions</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * @version 0.1</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * @date 2021-10-26</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * @copyright Copyright the Xyris Contributors (c) 2021</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#pragma once</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno"><a class="line" href="../../d7/d42/_memory_8i686_8hpp.html#a4be83e5acda4d5efb66fc1b247d2574b">   13</a></span>&#160;<span class="preprocessor">#define ARCH_PAGE_DIR_ENTRIES   1024</span></div>
<div class="line"><a name="l00014"></a><span class="lineno"><a class="line" href="../../d7/d42/_memory_8i686_8hpp.html#a4d1d75cc1e55b77dabd23586782ebe58">   14</a></span>&#160;<span class="preprocessor">#define ARCH_PAGE_TABLE_ENTRIES 1024</span></div>
<div class="line"><a name="l00015"></a><span class="lineno"><a class="line" href="../../d7/d42/_memory_8i686_8hpp.html#a000988a56f64747e74e8d52424e7223c">   15</a></span>&#160;<span class="preprocessor">#define ARCH_PAGE_ALIGN         0xFFFFF000</span></div>
<div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="../../d7/d42/_memory_8i686_8hpp.html#acd327ff534c65e3c5772a67d62d74ca0">   16</a></span>&#160;<span class="preprocessor">#define ARCH_PAGE_SIZE          0x1000</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160; </div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="keyword">namespace </span><a class="code" href="../../dd/d0e/namespace_arch_1_1_memory.html">Arch::Memory</a> {</div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * @brief Page frame structure. This represents a the</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * address to a single unit of memory in RAM.</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * (Chunk of physical memory)</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="../../d6/d88/struct_arch_1_1_memory_1_1_frame.html">   26</a></span>&#160;<span class="keyword">struct </span><a class="code" href="../../d6/d88/struct_arch_1_1_memory_1_1_frame.html">Frame</a> {</div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="../../d6/d88/struct_arch_1_1_memory_1_1_frame.html#a3894916a96f0dd21b5590ffd66dd7791">   27</a></span>&#160;    uint32_t <a class="code" href="../../d6/d88/struct_arch_1_1_memory_1_1_frame.html#a3894916a96f0dd21b5590ffd66dd7791">offset</a> : 12; <span class="comment">// Page offset address</span></div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="../../d6/d88/struct_arch_1_1_memory_1_1_frame.html#ad08a1455849d76a62a263a4363f41003">   28</a></span>&#160;    uint32_t <a class="code" href="../../d6/d88/struct_arch_1_1_memory_1_1_frame.html#ad08a1455849d76a62a263a4363f41003">index</a>  : 20; <span class="comment">// Page frame index</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;};</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * @brief Virtual address structure. Represents an address</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * in virtual memory that redirects to a physical page frame.</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * (Chunk of virtual memory)</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="../../da/db3/struct_arch_1_1_memory_1_1_page.html">   36</a></span>&#160;<span class="keyword">struct </span><a class="code" href="../../da/db3/struct_arch_1_1_memory_1_1_page.html">Page</a> {</div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="../../da/db3/struct_arch_1_1_memory_1_1_page.html#ae46a9f3c5f5b4b1a26122cdee849a407">   37</a></span>&#160;    uint32_t <a class="code" href="../../da/db3/struct_arch_1_1_memory_1_1_page.html#ae46a9f3c5f5b4b1a26122cdee849a407">offset</a>      : 12;  <span class="comment">// Page offset address</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="../../da/db3/struct_arch_1_1_memory_1_1_page.html#aec673e64bb1f33087d0b3a986e1eddb1">   38</a></span>&#160;    uint32_t <a class="code" href="../../da/db3/struct_arch_1_1_memory_1_1_page.html#aec673e64bb1f33087d0b3a986e1eddb1">tableIndex</a>  : 10;  <span class="comment">// Page table entry</span></div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="../../da/db3/struct_arch_1_1_memory_1_1_page.html#ac27275ca10a5de8ad1f714c8f9c468ef">   39</a></span>&#160;    uint32_t <a class="code" href="../../da/db3/struct_arch_1_1_memory_1_1_page.html#ac27275ca10a5de8ad1f714c8f9c468ef">dirIndex</a>    : 10;  <span class="comment">// Page directory entry</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;};</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> * @brief Page table entry defined in accordance to the</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> * Intel Developer Manual Vol. 3a p. 4-12</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html">   47</a></span>&#160;<span class="keyword">struct </span><a class="code" href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html">TableEntry</a></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;{</div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html#aeb9a7a86f9cbf4c8f01bff30d9307895">   49</a></span>&#160;    uint32_t <a class="code" href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html#aeb9a7a86f9cbf4c8f01bff30d9307895">present</a>            : 1;  <span class="comment">// Page present in memory</span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html#a3014be4c206b4b89844a79848e6e05e5">   50</a></span>&#160;    uint32_t <a class="code" href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html#a3014be4c206b4b89844a79848e6e05e5">readWrite</a>          : 1;  <span class="comment">// Read-only if clear, readwrite if set</span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html#a171fb895f1cc8a6324c9b1508511a9eb">   51</a></span>&#160;    uint32_t <a class="code" href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html#a171fb895f1cc8a6324c9b1508511a9eb">usermode</a>           : 1;  <span class="comment">// Supervisor level only if clear</span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html#a631e993cbf039b98263c84414113716d">   52</a></span>&#160;    uint32_t <a class="code" href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html#a631e993cbf039b98263c84414113716d">writeThrough</a>       : 1;  <span class="comment">// Page level write through</span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html#ad946cee5e971677f2bf8e23c25284c76">   53</a></span>&#160;    uint32_t <a class="code" href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html#ad946cee5e971677f2bf8e23c25284c76">cacheDisable</a>       : 1;  <span class="comment">// Disables TLB caching of page entry</span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html#adcf2f5aed8e28dc5ad32c67c8abb5b5d">   54</a></span>&#160;    uint32_t <a class="code" href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html#adcf2f5aed8e28dc5ad32c67c8abb5b5d">accessed</a>           : 1;  <span class="comment">// Has the page been accessed since last refresh?</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html#a07df63f8192e37b79bc252d50a1e1ca0">   55</a></span>&#160;    uint32_t <a class="code" href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html#a07df63f8192e37b79bc252d50a1e1ca0">dirty</a>              : 1;  <span class="comment">// Has the page been written to since last refresh?</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html#a32a0a028a0e0fd75dfa4dddfc8c9a6ec">   56</a></span>&#160;    uint32_t <a class="code" href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html#a32a0a028a0e0fd75dfa4dddfc8c9a6ec">pageAttrTable</a>      : 1;  <span class="comment">// Page attribute table (memory cache control)</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html#a9757c0cc67268efcbc27f5cd96e3f57d">   57</a></span>&#160;    uint32_t <a class="code" href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html#a9757c0cc67268efcbc27f5cd96e3f57d">global</a>             : 1;  <span class="comment">// Prevents the TLB from updating the address</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html#ad32e36d502349a876cd12a2735ef08ce">   58</a></span>&#160;    uint32_t <a class="code" href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html#ad32e36d502349a876cd12a2735ef08ce">unused</a>             : 3;  <span class="comment">// Amalgamation of unused and reserved bits</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html#a539043c1d110bdad552b57bd509a4849">   59</a></span>&#160;    uint32_t <a class="code" href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html#a539043c1d110bdad552b57bd509a4849">frame</a>              : 20; <span class="comment">// Frame address (shifted right 12 bits)</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;};</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"> * @brief Page table structure as defined in accordance to the</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"> * Intel Developer Manual Vol. 3a p. 4-12</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="../../da/d3b/struct_arch_1_1_memory_1_1_table.html">   67</a></span>&#160;<span class="keyword">struct </span><a class="code" href="../../da/d3b/struct_arch_1_1_memory_1_1_table.html">Table</a></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;{</div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="../../da/d3b/struct_arch_1_1_memory_1_1_table.html#a1d21e975d55b1f49303413e76d184d73">   69</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html">TableEntry</a> <a class="code" href="../../da/d3b/struct_arch_1_1_memory_1_1_table.html#a1d21e975d55b1f49303413e76d184d73">pages</a>[1024]; <span class="comment">// All entries for the table</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;};</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"> * @brief Page directory entry structure as defined in accordance to the</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"> * Intel Developer Manual Vol. 3a p. 4-12</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="../../d7/d7d/struct_arch_1_1_memory_1_1_directory_entry.html">   77</a></span>&#160;<span class="keyword">struct </span><a class="code" href="../../d7/d7d/struct_arch_1_1_memory_1_1_directory_entry.html">DirectoryEntry</a></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;{</div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="../../d7/d7d/struct_arch_1_1_memory_1_1_directory_entry.html#a843b3cde2fec6c1244a451326b162d82">   79</a></span>&#160;    uint32_t <a class="code" href="../../d7/d7d/struct_arch_1_1_memory_1_1_directory_entry.html#a843b3cde2fec6c1244a451326b162d82">present</a>            : 1;  <span class="comment">// Is the page present in physical memory?</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="../../d7/d7d/struct_arch_1_1_memory_1_1_directory_entry.html#a717199d0ab19b3ef5b817da21ec1203f">   80</a></span>&#160;    uint32_t <a class="code" href="../../d7/d7d/struct_arch_1_1_memory_1_1_directory_entry.html#a717199d0ab19b3ef5b817da21ec1203f">readWrite</a>          : 1;  <span class="comment">// Is the page read/write or read-only?</span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="../../d7/d7d/struct_arch_1_1_memory_1_1_directory_entry.html#a39cfc8e433fb6e1dd3dd8120a1f849ed">   81</a></span>&#160;    uint32_t <a class="code" href="../../d7/d7d/struct_arch_1_1_memory_1_1_directory_entry.html#a39cfc8e433fb6e1dd3dd8120a1f849ed">usermode</a>           : 1;  <span class="comment">// Can the page be accessed in usermode?</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="../../d7/d7d/struct_arch_1_1_memory_1_1_directory_entry.html#a5667e30a29944b68012448ae8394a9b1">   82</a></span>&#160;    uint32_t <a class="code" href="../../d7/d7d/struct_arch_1_1_memory_1_1_directory_entry.html#a5667e30a29944b68012448ae8394a9b1">writeThrough</a>       : 1;  <span class="comment">// Is write-through cache enabled?</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="../../d7/d7d/struct_arch_1_1_memory_1_1_directory_entry.html#a76d06f9da787b02eb409a5a7fc1e8ec2">   83</a></span>&#160;    uint32_t <a class="code" href="../../d7/d7d/struct_arch_1_1_memory_1_1_directory_entry.html#a76d06f9da787b02eb409a5a7fc1e8ec2">cacheDisable</a>       : 1;  <span class="comment">// Can the page be cached?</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="../../d7/d7d/struct_arch_1_1_memory_1_1_directory_entry.html#a3471ed8261e4332e27d74518e3d7630f">   84</a></span>&#160;    uint32_t <a class="code" href="../../d7/d7d/struct_arch_1_1_memory_1_1_directory_entry.html#a3471ed8261e4332e27d74518e3d7630f">accessed</a>           : 1;  <span class="comment">// Has the page been accessed?</span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="../../d7/d7d/struct_arch_1_1_memory_1_1_directory_entry.html#a631cd25277dd6a782614b7db9979e73f">   85</a></span>&#160;    uint32_t <a class="code" href="../../d7/d7d/struct_arch_1_1_memory_1_1_directory_entry.html#a631cd25277dd6a782614b7db9979e73f">ignoredA</a>           : 1;  <span class="comment">// Ignored</span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="../../d7/d7d/struct_arch_1_1_memory_1_1_directory_entry.html#a258ec0c99548c81b73c82284a5707d6b">   86</a></span>&#160;    uint32_t <a class="code" href="../../d7/d7d/struct_arch_1_1_memory_1_1_directory_entry.html#a258ec0c99548c81b73c82284a5707d6b">size</a>               : 1;  <span class="comment">// Is the page 4 Mb (enabled) or 4 Kb (disabled)?</span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="../../d7/d7d/struct_arch_1_1_memory_1_1_directory_entry.html#a33c7ffeb2f4e2d70ecc20b9d27dcc6b0">   87</a></span>&#160;    uint32_t <a class="code" href="../../d7/d7d/struct_arch_1_1_memory_1_1_directory_entry.html#a33c7ffeb2f4e2d70ecc20b9d27dcc6b0">ignoredB</a>           : 4;  <span class="comment">// Ignored</span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="../../d7/d7d/struct_arch_1_1_memory_1_1_directory_entry.html#a59751897bc72b0975e3a46394582b187">   88</a></span>&#160;    uint32_t <a class="code" href="../../d7/d7d/struct_arch_1_1_memory_1_1_directory_entry.html#a59751897bc72b0975e3a46394582b187">tableAddr</a>          : 20; <span class="comment">// Physical address of the table</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;};</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> * @brief Page directory contains pointers to all of the virtual memory addresses for the</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * page tables along with their corresponding physical memory locations of the page tables.</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> * Page table entry defined in accordance to the Intel Developer Manual Vol. 3a p. 4-12.</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="../../d8/d3a/struct_arch_1_1_memory_1_1_directory.html">   97</a></span>&#160;<span class="keyword">struct </span><a class="code" href="../../d8/d3a/struct_arch_1_1_memory_1_1_directory.html">Directory</a></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;{</div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="../../d8/d3a/struct_arch_1_1_memory_1_1_directory.html#af03389824e1454d1c45bf81d5c1fdeab">   99</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="../../d7/d7d/struct_arch_1_1_memory_1_1_directory_entry.html">DirectoryEntry</a> <a class="code" href="../../d8/d3a/struct_arch_1_1_memory_1_1_directory.html#af03389824e1454d1c45bf81d5c1fdeab">entries</a>[1024];     <span class="comment">// Pointers that the Intel CPU uses to access pages in memory</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;};</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> * @brief Address class. Represents a memory address that can</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> * be used to address a page in virtual memory, a frame in</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> * physical memory. Allows setting the value of these addresses</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> * by also including an uintptr_t representation.</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html">  109</a></span>&#160;<span class="keyword">class </span><a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html">Address</a></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;{</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#ae2f3233cf33da608a132518d8e29a7de">  112</a></span>&#160;    <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#ae2f3233cf33da608a132518d8e29a7de">Address</a>(uintptr_t addr) {</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a8b7aa2963cfa1dee8b9b92b76762ae48">m_addr</a>.val = addr;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    }</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160; </div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a90c4554a227a415cd454d18011840389">  116</a></span>&#160;    <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a90c4554a227a415cd454d18011840389">Address</a>(<span class="keyword">struct</span> <a class="code" href="../../d6/d88/struct_arch_1_1_memory_1_1_frame.html">Frame</a> <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#ac2d5750107dddc6fe75826328a1cb99d">frame</a>) {</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a8b7aa2963cfa1dee8b9b92b76762ae48">m_addr</a>.frame = <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#ac2d5750107dddc6fe75826328a1cb99d">frame</a>;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    }</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160; </div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a192ebe76ed0f6f2879ca1b1dd5b111b5">  120</a></span>&#160;    <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a192ebe76ed0f6f2879ca1b1dd5b111b5">Address</a>(<span class="keyword">struct</span> <a class="code" href="../../da/db3/struct_arch_1_1_memory_1_1_page.html">Page</a> <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a3152143bd2e74fc178fcec2a3f59e735">page</a>) {</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a8b7aa2963cfa1dee8b9b92b76762ae48">m_addr</a>.page = <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a3152143bd2e74fc178fcec2a3f59e735">page</a>;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    }</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160; </div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#abd44b12c127e43432479c740f71bfc03">  124</a></span>&#160;    <span class="keyword">operator</span> <span class="keyword">struct </span><a class="code" href="../../da/db3/struct_arch_1_1_memory_1_1_page.html">Page</a>() {</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a8b7aa2963cfa1dee8b9b92b76762ae48">m_addr</a>.page;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    }</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160; </div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a3473471786c9f604642891175a3c01b7">  128</a></span>&#160;    <span class="keyword">operator</span> <span class="keyword">struct </span><a class="code" href="../../d6/d88/struct_arch_1_1_memory_1_1_frame.html">Frame</a>() {</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a8b7aa2963cfa1dee8b9b92b76762ae48">m_addr</a>.frame;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    }</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160; </div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#ad31b8778b41b3054569c293e894aa859">  132</a></span>&#160;    <span class="keyword">operator</span> uintptr_t() {</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a8b7aa2963cfa1dee8b9b92b76762ae48">m_addr</a>.val;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    }</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160; </div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#ad72209e68fdbfe04b1221ac4607ea2a0">  136</a></span>&#160;    uintptr_t <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#ad72209e68fdbfe04b1221ac4607ea2a0">operator+= </a>(<span class="keyword">const</span> uintptr_t&amp; <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a5f6ae39b2dd64f967cae2debd4a21452">val</a>) {</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a8b7aa2963cfa1dee8b9b92b76762ae48">m_addr</a>.val += <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a5f6ae39b2dd64f967cae2debd4a21452">val</a>;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a8b7aa2963cfa1dee8b9b92b76762ae48">m_addr</a>.val;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    }</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160; </div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#af2022438914c43840e887b11459c6ceb">  141</a></span>&#160;    uintptr_t <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#af2022438914c43840e887b11459c6ceb">operator-= </a>(<span class="keyword">const</span> uintptr_t&amp; <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a5f6ae39b2dd64f967cae2debd4a21452">val</a>) {</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a8b7aa2963cfa1dee8b9b92b76762ae48">m_addr</a>.val -= <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a5f6ae39b2dd64f967cae2debd4a21452">val</a>;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a8b7aa2963cfa1dee8b9b92b76762ae48">m_addr</a>.val;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    }</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160; </div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a8f71a0daf0c9e1709fb775e334f8d198">  146</a></span>&#160;    uintptr_t <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a8f71a0daf0c9e1709fb775e334f8d198">operator= </a>(<span class="keyword">const</span> uintptr_t&amp; <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a5f6ae39b2dd64f967cae2debd4a21452">val</a>) {</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a8b7aa2963cfa1dee8b9b92b76762ae48">m_addr</a>.val = <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a5f6ae39b2dd64f967cae2debd4a21452">val</a>;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a8b7aa2963cfa1dee8b9b92b76762ae48">m_addr</a>.val;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    }</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160; </div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#ab78134e1ed6a1e8f94ccbd59b22f212c">  151</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="../../da/db3/struct_arch_1_1_memory_1_1_page.html">Page</a> <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a3152143bd2e74fc178fcec2a3f59e735">page</a>() {</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a8b7aa2963cfa1dee8b9b92b76762ae48">m_addr</a>.page;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    }</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160; </div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#ae0bd9e19e7988e11939597c139ebdca4">  155</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="../../d6/d88/struct_arch_1_1_memory_1_1_frame.html">Frame</a> <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#ac2d5750107dddc6fe75826328a1cb99d">frame</a>() {</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a8b7aa2963cfa1dee8b9b92b76762ae48">m_addr</a>.frame;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    }</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160; </div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a253b11ae6c64f91169c2138355b4b878">  159</a></span>&#160;    uintptr_t <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a253b11ae6c64f91169c2138355b4b878">val</a>() {</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a8b7aa2963cfa1dee8b9b92b76762ae48">m_addr</a>.val;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    }</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160; </div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="keyword">union </span>{</div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a3152143bd2e74fc178fcec2a3f59e735">  165</a></span>&#160;        <span class="keyword">struct </span><a class="code" href="../../da/db3/struct_arch_1_1_memory_1_1_page.html">Page</a> <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a3152143bd2e74fc178fcec2a3f59e735">page</a>;</div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#ac2d5750107dddc6fe75826328a1cb99d">  166</a></span>&#160;        <span class="keyword">struct </span><a class="code" href="../../d6/d88/struct_arch_1_1_memory_1_1_frame.html">Frame</a> <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#ac2d5750107dddc6fe75826328a1cb99d">frame</a>;</div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a5f6ae39b2dd64f967cae2debd4a21452">  167</a></span>&#160;        uintptr_t <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a5f6ae39b2dd64f967cae2debd4a21452">val</a>;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    } <a class="code" href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a8b7aa2963cfa1dee8b9b92b76762ae48">m_addr</a>;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;};</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"> * @brief Invalidate the page at the given address. Implementations are architecture</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"> * specific.</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"> * @param addr Address of page to be invalidated</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="../../dd/d0e/namespace_arch_1_1_memory.html#a206380258fe28756d0c70f4f700e65d8">  177</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="../../dd/d0e/namespace_arch_1_1_memory.html#a206380258fe28756d0c70f4f700e65d8">pageInvalidate</a>(<span class="keywordtype">void</span>* addr)</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;{</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;   <span class="keyword">asm</span> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;invlpg (%0)&quot;</span> ::<span class="stringliteral">&quot;r&quot;</span> (addr) : <span class="stringliteral">&quot;memory&quot;</span>);</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;}</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160; </div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="../../dd/d0e/namespace_arch_1_1_memory.html#a5e171778619551ad6c074ce126c30d04">  182</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="../../dd/d0e/namespace_arch_1_1_memory.html#a5e171778619551ad6c074ce126c30d04">setPageDirectory</a>(<span class="keywordtype">size_t</span> page_dir)</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;{</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="keyword">asm</span> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;mov %0, %%cr3&quot;</span> ::<span class="stringliteral">&quot;b&quot;</span>(page_dir));</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;}</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment"> * @brief Aligns the provided address to the start of its corresponding page address.</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment"> * @param addr Address to be aligned</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"> * @return uintptr_t Page aligned address value</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="../../dd/d0e/namespace_arch_1_1_memory.html#a9118c8fdcb2627cdbd72b751d02e6bfc">  193</a></span>&#160;<span class="keyword">inline</span> uintptr_t <a class="code" href="../../dd/d0e/namespace_arch_1_1_memory.html#a9118c8fdcb2627cdbd72b751d02e6bfc">pageAlign</a>(<span class="keywordtype">size_t</span> addr)</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;{</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="keywordflow">return</span> addr &amp; <a class="code" href="../../d7/d42/_memory_8i686_8hpp.html#a000988a56f64747e74e8d52424e7223c">ARCH_PAGE_ALIGN</a>;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;}</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment"> * @brief Check if an address is aligned to a page boundary.</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"> * @param addr Address to be checked</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment"> * @return true Address is aligned to page boundary</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"> * @return false Address is not aligned to a page boundary</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="../../dd/d0e/namespace_arch_1_1_memory.html#a1aa7a1c391d4d95b26303c5efa687dfb">  205</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="../../dd/d0e/namespace_arch_1_1_memory.html#a1aa7a1c391d4d95b26303c5efa687dfb">pageIsAligned</a>(<span class="keywordtype">size_t</span> addr)</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;{</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="keywordflow">return</span> ((addr % <a class="code" href="../../d7/d42/_memory_8i686_8hpp.html#acd327ff534c65e3c5772a67d62d74ca0">ARCH_PAGE_SIZE</a>) == 0);</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;}</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160; </div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;}</div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="astruct_arch_1_1_memory_1_1_directory_entry_html_a843b3cde2fec6c1244a451326b162d82"><div class="ttname"><a href="../../d7/d7d/struct_arch_1_1_memory_1_1_directory_entry.html#a843b3cde2fec6c1244a451326b162d82">Arch::Memory::DirectoryEntry::present</a></div><div class="ttdeci">uint32_t present</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00079">Memory.i686.hpp:79</a></div></div>
<div class="ttc" id="astruct_arch_1_1_memory_1_1_table_entry_html_a32a0a028a0e0fd75dfa4dddfc8c9a6ec"><div class="ttname"><a href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html#a32a0a028a0e0fd75dfa4dddfc8c9a6ec">Arch::Memory::TableEntry::pageAttrTable</a></div><div class="ttdeci">uint32_t pageAttrTable</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00056">Memory.i686.hpp:56</a></div></div>
<div class="ttc" id="anamespace_arch_1_1_memory_html_a5e171778619551ad6c074ce126c30d04"><div class="ttname"><a href="../../dd/d0e/namespace_arch_1_1_memory.html#a5e171778619551ad6c074ce126c30d04">Arch::Memory::setPageDirectory</a></div><div class="ttdeci">void setPageDirectory(size_t page_dir)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00182">Memory.i686.hpp:182</a></div></div>
<div class="ttc" id="aclass_arch_1_1_memory_1_1_address_html_a5f6ae39b2dd64f967cae2debd4a21452"><div class="ttname"><a href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a5f6ae39b2dd64f967cae2debd4a21452">Arch::Memory::Address::val</a></div><div class="ttdeci">uintptr_t val</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00167">Memory.i686.hpp:167</a></div></div>
<div class="ttc" id="astruct_arch_1_1_memory_1_1_page_html"><div class="ttname"><a href="../../da/db3/struct_arch_1_1_memory_1_1_page.html">Arch::Memory::Page</a></div><div class="ttdoc">Virtual address structure. Represents an address in virtual memory that redirects to a physical page ...</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00036">Memory.i686.hpp:36</a></div></div>
<div class="ttc" id="a_memory_8i686_8hpp_html_a000988a56f64747e74e8d52424e7223c"><div class="ttname"><a href="../../d7/d42/_memory_8i686_8hpp.html#a000988a56f64747e74e8d52424e7223c">ARCH_PAGE_ALIGN</a></div><div class="ttdeci">#define ARCH_PAGE_ALIGN</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00015">Memory.i686.hpp:15</a></div></div>
<div class="ttc" id="aclass_arch_1_1_memory_1_1_address_html_a90c4554a227a415cd454d18011840389"><div class="ttname"><a href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a90c4554a227a415cd454d18011840389">Arch::Memory::Address::Address</a></div><div class="ttdeci">Address(struct Frame frame)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00116">Memory.i686.hpp:116</a></div></div>
<div class="ttc" id="astruct_arch_1_1_memory_1_1_table_entry_html_aeb9a7a86f9cbf4c8f01bff30d9307895"><div class="ttname"><a href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html#aeb9a7a86f9cbf4c8f01bff30d9307895">Arch::Memory::TableEntry::present</a></div><div class="ttdeci">uint32_t present</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00049">Memory.i686.hpp:49</a></div></div>
<div class="ttc" id="aclass_arch_1_1_memory_1_1_address_html_a253b11ae6c64f91169c2138355b4b878"><div class="ttname"><a href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a253b11ae6c64f91169c2138355b4b878">Arch::Memory::Address::val</a></div><div class="ttdeci">uintptr_t val()</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00159">Memory.i686.hpp:159</a></div></div>
<div class="ttc" id="astruct_arch_1_1_memory_1_1_table_entry_html_a9757c0cc67268efcbc27f5cd96e3f57d"><div class="ttname"><a href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html#a9757c0cc67268efcbc27f5cd96e3f57d">Arch::Memory::TableEntry::global</a></div><div class="ttdeci">uint32_t global</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00057">Memory.i686.hpp:57</a></div></div>
<div class="ttc" id="astruct_arch_1_1_memory_1_1_table_entry_html_a3014be4c206b4b89844a79848e6e05e5"><div class="ttname"><a href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html#a3014be4c206b4b89844a79848e6e05e5">Arch::Memory::TableEntry::readWrite</a></div><div class="ttdeci">uint32_t readWrite</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00050">Memory.i686.hpp:50</a></div></div>
<div class="ttc" id="anamespace_arch_1_1_memory_html"><div class="ttname"><a href="../../dd/d0e/namespace_arch_1_1_memory.html">Arch::Memory</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc9/_arch_8i686_8cpp_source.html#l00100">Arch.i686.cpp:100</a></div></div>
<div class="ttc" id="aclass_arch_1_1_memory_1_1_address_html"><div class="ttname"><a href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html">Arch::Memory::Address</a></div><div class="ttdoc">Address class. Represents a memory address that can be used to address a page in virtual memory,...</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00109">Memory.i686.hpp:109</a></div></div>
<div class="ttc" id="astruct_arch_1_1_memory_1_1_page_html_aec673e64bb1f33087d0b3a986e1eddb1"><div class="ttname"><a href="../../da/db3/struct_arch_1_1_memory_1_1_page.html#aec673e64bb1f33087d0b3a986e1eddb1">Arch::Memory::Page::tableIndex</a></div><div class="ttdeci">uint32_t tableIndex</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00038">Memory.i686.hpp:38</a></div></div>
<div class="ttc" id="aclass_arch_1_1_memory_1_1_address_html_ac2d5750107dddc6fe75826328a1cb99d"><div class="ttname"><a href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#ac2d5750107dddc6fe75826328a1cb99d">Arch::Memory::Address::frame</a></div><div class="ttdeci">struct Frame frame</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00166">Memory.i686.hpp:166</a></div></div>
<div class="ttc" id="astruct_arch_1_1_memory_1_1_directory_entry_html_a76d06f9da787b02eb409a5a7fc1e8ec2"><div class="ttname"><a href="../../d7/d7d/struct_arch_1_1_memory_1_1_directory_entry.html#a76d06f9da787b02eb409a5a7fc1e8ec2">Arch::Memory::DirectoryEntry::cacheDisable</a></div><div class="ttdeci">uint32_t cacheDisable</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00083">Memory.i686.hpp:83</a></div></div>
<div class="ttc" id="astruct_arch_1_1_memory_1_1_directory_entry_html_a3471ed8261e4332e27d74518e3d7630f"><div class="ttname"><a href="../../d7/d7d/struct_arch_1_1_memory_1_1_directory_entry.html#a3471ed8261e4332e27d74518e3d7630f">Arch::Memory::DirectoryEntry::accessed</a></div><div class="ttdeci">uint32_t accessed</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00084">Memory.i686.hpp:84</a></div></div>
<div class="ttc" id="astruct_arch_1_1_memory_1_1_directory_entry_html_a33c7ffeb2f4e2d70ecc20b9d27dcc6b0"><div class="ttname"><a href="../../d7/d7d/struct_arch_1_1_memory_1_1_directory_entry.html#a33c7ffeb2f4e2d70ecc20b9d27dcc6b0">Arch::Memory::DirectoryEntry::ignoredB</a></div><div class="ttdeci">uint32_t ignoredB</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00087">Memory.i686.hpp:87</a></div></div>
<div class="ttc" id="astruct_arch_1_1_memory_1_1_table_entry_html_adcf2f5aed8e28dc5ad32c67c8abb5b5d"><div class="ttname"><a href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html#adcf2f5aed8e28dc5ad32c67c8abb5b5d">Arch::Memory::TableEntry::accessed</a></div><div class="ttdeci">uint32_t accessed</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00054">Memory.i686.hpp:54</a></div></div>
<div class="ttc" id="astruct_arch_1_1_memory_1_1_table_html_a1d21e975d55b1f49303413e76d184d73"><div class="ttname"><a href="../../da/d3b/struct_arch_1_1_memory_1_1_table.html#a1d21e975d55b1f49303413e76d184d73">Arch::Memory::Table::pages</a></div><div class="ttdeci">struct TableEntry pages[1024]</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00069">Memory.i686.hpp:69</a></div></div>
<div class="ttc" id="astruct_arch_1_1_memory_1_1_table_entry_html"><div class="ttname"><a href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html">Arch::Memory::TableEntry</a></div><div class="ttdoc">Page table entry defined in accordance to the Intel Developer Manual Vol. 3a p. 4-12.</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00047">Memory.i686.hpp:47</a></div></div>
<div class="ttc" id="astruct_arch_1_1_memory_1_1_directory_entry_html_a258ec0c99548c81b73c82284a5707d6b"><div class="ttname"><a href="../../d7/d7d/struct_arch_1_1_memory_1_1_directory_entry.html#a258ec0c99548c81b73c82284a5707d6b">Arch::Memory::DirectoryEntry::size</a></div><div class="ttdeci">uint32_t size</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00086">Memory.i686.hpp:86</a></div></div>
<div class="ttc" id="astruct_arch_1_1_memory_1_1_directory_entry_html_a5667e30a29944b68012448ae8394a9b1"><div class="ttname"><a href="../../d7/d7d/struct_arch_1_1_memory_1_1_directory_entry.html#a5667e30a29944b68012448ae8394a9b1">Arch::Memory::DirectoryEntry::writeThrough</a></div><div class="ttdeci">uint32_t writeThrough</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00082">Memory.i686.hpp:82</a></div></div>
<div class="ttc" id="astruct_arch_1_1_memory_1_1_table_entry_html_a07df63f8192e37b79bc252d50a1e1ca0"><div class="ttname"><a href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html#a07df63f8192e37b79bc252d50a1e1ca0">Arch::Memory::TableEntry::dirty</a></div><div class="ttdeci">uint32_t dirty</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00055">Memory.i686.hpp:55</a></div></div>
<div class="ttc" id="astruct_arch_1_1_memory_1_1_directory_entry_html_a717199d0ab19b3ef5b817da21ec1203f"><div class="ttname"><a href="../../d7/d7d/struct_arch_1_1_memory_1_1_directory_entry.html#a717199d0ab19b3ef5b817da21ec1203f">Arch::Memory::DirectoryEntry::readWrite</a></div><div class="ttdeci">uint32_t readWrite</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00080">Memory.i686.hpp:80</a></div></div>
<div class="ttc" id="astruct_arch_1_1_memory_1_1_table_entry_html_a631e993cbf039b98263c84414113716d"><div class="ttname"><a href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html#a631e993cbf039b98263c84414113716d">Arch::Memory::TableEntry::writeThrough</a></div><div class="ttdeci">uint32_t writeThrough</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00052">Memory.i686.hpp:52</a></div></div>
<div class="ttc" id="anamespace_arch_1_1_memory_html_a9118c8fdcb2627cdbd72b751d02e6bfc"><div class="ttname"><a href="../../dd/d0e/namespace_arch_1_1_memory.html#a9118c8fdcb2627cdbd72b751d02e6bfc">Arch::Memory::pageAlign</a></div><div class="ttdeci">uintptr_t pageAlign(size_t addr)</div><div class="ttdoc">Aligns the provided address to the start of its corresponding page address.</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00193">Memory.i686.hpp:193</a></div></div>
<div class="ttc" id="astruct_arch_1_1_memory_1_1_directory_html_af03389824e1454d1c45bf81d5c1fdeab"><div class="ttname"><a href="../../d8/d3a/struct_arch_1_1_memory_1_1_directory.html#af03389824e1454d1c45bf81d5c1fdeab">Arch::Memory::Directory::entries</a></div><div class="ttdeci">struct DirectoryEntry entries[1024]</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00099">Memory.i686.hpp:99</a></div></div>
<div class="ttc" id="aclass_arch_1_1_memory_1_1_address_html_af2022438914c43840e887b11459c6ceb"><div class="ttname"><a href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#af2022438914c43840e887b11459c6ceb">Arch::Memory::Address::operator-=</a></div><div class="ttdeci">uintptr_t operator-=(const uintptr_t &amp;val)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00141">Memory.i686.hpp:141</a></div></div>
<div class="ttc" id="anamespace_arch_1_1_memory_html_a1aa7a1c391d4d95b26303c5efa687dfb"><div class="ttname"><a href="../../dd/d0e/namespace_arch_1_1_memory.html#a1aa7a1c391d4d95b26303c5efa687dfb">Arch::Memory::pageIsAligned</a></div><div class="ttdeci">bool pageIsAligned(size_t addr)</div><div class="ttdoc">Check if an address is aligned to a page boundary.</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00205">Memory.i686.hpp:205</a></div></div>
<div class="ttc" id="astruct_arch_1_1_memory_1_1_page_html_ae46a9f3c5f5b4b1a26122cdee849a407"><div class="ttname"><a href="../../da/db3/struct_arch_1_1_memory_1_1_page.html#ae46a9f3c5f5b4b1a26122cdee849a407">Arch::Memory::Page::offset</a></div><div class="ttdeci">uint32_t offset</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00037">Memory.i686.hpp:37</a></div></div>
<div class="ttc" id="astruct_arch_1_1_memory_1_1_directory_entry_html_a631cd25277dd6a782614b7db9979e73f"><div class="ttname"><a href="../../d7/d7d/struct_arch_1_1_memory_1_1_directory_entry.html#a631cd25277dd6a782614b7db9979e73f">Arch::Memory::DirectoryEntry::ignoredA</a></div><div class="ttdeci">uint32_t ignoredA</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00085">Memory.i686.hpp:85</a></div></div>
<div class="ttc" id="astruct_arch_1_1_memory_1_1_page_html_ac27275ca10a5de8ad1f714c8f9c468ef"><div class="ttname"><a href="../../da/db3/struct_arch_1_1_memory_1_1_page.html#ac27275ca10a5de8ad1f714c8f9c468ef">Arch::Memory::Page::dirIndex</a></div><div class="ttdeci">uint32_t dirIndex</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00039">Memory.i686.hpp:39</a></div></div>
<div class="ttc" id="aclass_arch_1_1_memory_1_1_address_html_a3152143bd2e74fc178fcec2a3f59e735"><div class="ttname"><a href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a3152143bd2e74fc178fcec2a3f59e735">Arch::Memory::Address::page</a></div><div class="ttdeci">struct Page page</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00165">Memory.i686.hpp:165</a></div></div>
<div class="ttc" id="astruct_arch_1_1_memory_1_1_directory_entry_html"><div class="ttname"><a href="../../d7/d7d/struct_arch_1_1_memory_1_1_directory_entry.html">Arch::Memory::DirectoryEntry</a></div><div class="ttdoc">Page directory entry structure as defined in accordance to the Intel Developer Manual Vol....</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00077">Memory.i686.hpp:77</a></div></div>
<div class="ttc" id="aclass_arch_1_1_memory_1_1_address_html_ad72209e68fdbfe04b1221ac4607ea2a0"><div class="ttname"><a href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#ad72209e68fdbfe04b1221ac4607ea2a0">Arch::Memory::Address::operator+=</a></div><div class="ttdeci">uintptr_t operator+=(const uintptr_t &amp;val)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00136">Memory.i686.hpp:136</a></div></div>
<div class="ttc" id="astruct_arch_1_1_memory_1_1_table_entry_html_a539043c1d110bdad552b57bd509a4849"><div class="ttname"><a href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html#a539043c1d110bdad552b57bd509a4849">Arch::Memory::TableEntry::frame</a></div><div class="ttdeci">uint32_t frame</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00059">Memory.i686.hpp:59</a></div></div>
<div class="ttc" id="astruct_arch_1_1_memory_1_1_directory_entry_html_a39cfc8e433fb6e1dd3dd8120a1f849ed"><div class="ttname"><a href="../../d7/d7d/struct_arch_1_1_memory_1_1_directory_entry.html#a39cfc8e433fb6e1dd3dd8120a1f849ed">Arch::Memory::DirectoryEntry::usermode</a></div><div class="ttdeci">uint32_t usermode</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00081">Memory.i686.hpp:81</a></div></div>
<div class="ttc" id="anamespace_arch_1_1_memory_html_a206380258fe28756d0c70f4f700e65d8"><div class="ttname"><a href="../../dd/d0e/namespace_arch_1_1_memory.html#a206380258fe28756d0c70f4f700e65d8">Arch::Memory::pageInvalidate</a></div><div class="ttdeci">void pageInvalidate(void *addr)</div><div class="ttdoc">Invalidate the page at the given address. Implementations are architecture specific.</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00177">Memory.i686.hpp:177</a></div></div>
<div class="ttc" id="astruct_arch_1_1_memory_1_1_frame_html"><div class="ttname"><a href="../../d6/d88/struct_arch_1_1_memory_1_1_frame.html">Arch::Memory::Frame</a></div><div class="ttdoc">Page frame structure. This represents a the address to a single unit of memory in RAM....</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00026">Memory.i686.hpp:26</a></div></div>
<div class="ttc" id="aclass_arch_1_1_memory_1_1_address_html_a8b7aa2963cfa1dee8b9b92b76762ae48"><div class="ttname"><a href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a8b7aa2963cfa1dee8b9b92b76762ae48">Arch::Memory::Address::m_addr</a></div><div class="ttdeci">union Arch::Memory::Address::@0 m_addr</div></div>
<div class="ttc" id="astruct_arch_1_1_memory_1_1_directory_html"><div class="ttname"><a href="../../d8/d3a/struct_arch_1_1_memory_1_1_directory.html">Arch::Memory::Directory</a></div><div class="ttdoc">Page directory contains pointers to all of the virtual memory addresses for the page tables along wit...</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00097">Memory.i686.hpp:97</a></div></div>
<div class="ttc" id="astruct_arch_1_1_memory_1_1_directory_entry_html_a59751897bc72b0975e3a46394582b187"><div class="ttname"><a href="../../d7/d7d/struct_arch_1_1_memory_1_1_directory_entry.html#a59751897bc72b0975e3a46394582b187">Arch::Memory::DirectoryEntry::tableAddr</a></div><div class="ttdeci">uint32_t tableAddr</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00088">Memory.i686.hpp:88</a></div></div>
<div class="ttc" id="astruct_arch_1_1_memory_1_1_table_entry_html_ad946cee5e971677f2bf8e23c25284c76"><div class="ttname"><a href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html#ad946cee5e971677f2bf8e23c25284c76">Arch::Memory::TableEntry::cacheDisable</a></div><div class="ttdeci">uint32_t cacheDisable</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00053">Memory.i686.hpp:53</a></div></div>
<div class="ttc" id="astruct_arch_1_1_memory_1_1_table_html"><div class="ttname"><a href="../../da/d3b/struct_arch_1_1_memory_1_1_table.html">Arch::Memory::Table</a></div><div class="ttdoc">Page table structure as defined in accordance to the Intel Developer Manual Vol. 3a p....</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00067">Memory.i686.hpp:67</a></div></div>
<div class="ttc" id="astruct_arch_1_1_memory_1_1_table_entry_html_ad32e36d502349a876cd12a2735ef08ce"><div class="ttname"><a href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html#ad32e36d502349a876cd12a2735ef08ce">Arch::Memory::TableEntry::unused</a></div><div class="ttdeci">uint32_t unused</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00058">Memory.i686.hpp:58</a></div></div>
<div class="ttc" id="a_memory_8i686_8hpp_html_acd327ff534c65e3c5772a67d62d74ca0"><div class="ttname"><a href="../../d7/d42/_memory_8i686_8hpp.html#acd327ff534c65e3c5772a67d62d74ca0">ARCH_PAGE_SIZE</a></div><div class="ttdeci">#define ARCH_PAGE_SIZE</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00016">Memory.i686.hpp:16</a></div></div>
<div class="ttc" id="aclass_arch_1_1_memory_1_1_address_html_ae2f3233cf33da608a132518d8e29a7de"><div class="ttname"><a href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#ae2f3233cf33da608a132518d8e29a7de">Arch::Memory::Address::Address</a></div><div class="ttdeci">Address(uintptr_t addr)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00112">Memory.i686.hpp:112</a></div></div>
<div class="ttc" id="astruct_arch_1_1_memory_1_1_table_entry_html_a171fb895f1cc8a6324c9b1508511a9eb"><div class="ttname"><a href="../../da/de0/struct_arch_1_1_memory_1_1_table_entry.html#a171fb895f1cc8a6324c9b1508511a9eb">Arch::Memory::TableEntry::usermode</a></div><div class="ttdeci">uint32_t usermode</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00051">Memory.i686.hpp:51</a></div></div>
<div class="ttc" id="astruct_arch_1_1_memory_1_1_frame_html_a3894916a96f0dd21b5590ffd66dd7791"><div class="ttname"><a href="../../d6/d88/struct_arch_1_1_memory_1_1_frame.html#a3894916a96f0dd21b5590ffd66dd7791">Arch::Memory::Frame::offset</a></div><div class="ttdeci">uint32_t offset</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00027">Memory.i686.hpp:27</a></div></div>
<div class="ttc" id="astruct_arch_1_1_memory_1_1_frame_html_ad08a1455849d76a62a263a4363f41003"><div class="ttname"><a href="../../d6/d88/struct_arch_1_1_memory_1_1_frame.html#ad08a1455849d76a62a263a4363f41003">Arch::Memory::Frame::index</a></div><div class="ttdeci">uint32_t index</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00028">Memory.i686.hpp:28</a></div></div>
<div class="ttc" id="aclass_arch_1_1_memory_1_1_address_html_a192ebe76ed0f6f2879ca1b1dd5b111b5"><div class="ttname"><a href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a192ebe76ed0f6f2879ca1b1dd5b111b5">Arch::Memory::Address::Address</a></div><div class="ttdeci">Address(struct Page page)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00120">Memory.i686.hpp:120</a></div></div>
<div class="ttc" id="aclass_arch_1_1_memory_1_1_address_html_a8f71a0daf0c9e1709fb775e334f8d198"><div class="ttname"><a href="../../dd/dd2/class_arch_1_1_memory_1_1_address.html#a8f71a0daf0c9e1709fb775e334f8d198">Arch::Memory::Address::operator=</a></div><div class="ttdeci">uintptr_t operator=(const uintptr_t &amp;val)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d42/_memory_8i686_8hpp_source.html#l00146">Memory.i686.hpp:146</a></div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_dc43877d82dd332f9fb2071fcca799d6.html">kernel</a></li><li class="navelem"><a class="el" href="../../dir_4a04b9aac4eefdd334a78e565f4616f2.html">arch</a></li><li class="navelem"><a class="el" href="../../dir_2f75af7b90e18386b84815cf9f122cab.html">i686</a></li><li class="navelem"><a class="el" href="../../d7/d42/_memory_8i686_8hpp.html">Memory.i686.hpp</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
