

================================================================
== Vitis HLS Report for 'BFS_PE'
================================================================
* Date:           Wed Dec 20 22:12:08 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        bfs_ctrl_v1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|      0 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%dummyParam_read = read i1 @_ssdm_op_Read.ap_auto.volatile.i1P0A, i1 %dummyParam" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:8]   --->   Operation 3 'read' 'dummyParam_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %dummyParam_read, void, void" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:8]   --->   Operation 4 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%empty = read i1 @_ssdm_op_Read.ap_auto.volatile.i1P0A, i1 %dummyParam" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:11]   --->   Operation 5 'read' 'empty' <Predicate = (dummyParam_read)> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 6 'br' 'br_ln0' <Predicate = (dummyParam_read)> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%ret_ln13 = ret" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:13]   --->   Operation 7 'ret' 'ret_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dummyParam]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dummyParam_read (read) [ 001]
br_ln8          (br  ) [ 000]
empty           (read) [ 000]
br_ln0          (br  ) [ 000]
ret_ln13        (ret ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dummyParam">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dummyParam"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="4" class="1004" name="grp_read_fu_4">
<pin_list>
<pin id="5" dir="0" index="0" bw="1" slack="0"/>
<pin id="6" dir="0" index="1" bw="1" slack="0"/>
<pin id="7" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dummyParam_read/1 empty/2 "/>
</bind>
</comp>

<comp id="10" class="1005" name="dummyParam_read_reg_10">
<pin_list>
<pin id="11" dir="0" index="0" bw="1" slack="1"/>
<pin id="12" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="dummyParam_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="8"><net_src comp="2" pin="0"/><net_sink comp="4" pin=0"/></net>

<net id="9"><net_src comp="0" pin="0"/><net_sink comp="4" pin=1"/></net>

<net id="13"><net_src comp="4" pin="2"/><net_sink comp="10" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: BFS_PE : dummyParam | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|
| Operation| Functional Unit|
|----------|----------------|
|   read   |  grp_read_fu_4 |
|----------|----------------|
|   Total  |                |
|----------|----------------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|dummyParam_read_reg_10|    1   |
+----------------------+--------+
|         Total        |    1   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|  Function |    -   |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |    1   |
+-----------+--------+
|   Total   |    1   |
+-----------+--------+
