// Seed: 1248948455
module module_0 (
    output tri id_0,
    input wor id_1,
    output tri1 id_2,
    output supply1 id_3
);
  wire id_5;
  wire id_6;
  parameter id_7 = (1);
  logic [1 : -1] id_8;
  ;
  assign module_1._id_3 = 0;
  wire id_9;
  wire id_10;
endmodule
module module_1 #(
    parameter id_3 = 32'd5,
    parameter id_8 = 32'd60
) (
    input supply0 id_0,
    input tri0 id_1,
    output tri id_2,
    input wand _id_3,
    output wire id_4,
    output uwire id_5,
    input supply1 id_6,
    input tri id_7,
    input uwire _id_8
);
  wire [id_8 : id_3] id_10;
  xnor primCall (id_5, id_10, id_7, id_6);
  module_0 modCall_1 (
      id_5,
      id_0,
      id_5,
      id_5
  );
endmodule
