ARM GAS  /tmp/ccatNS1H.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gpio.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_GPIO_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_GPIO_Init:
  27              	.LFB130:
  28              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /**
   2:Core/Src/gpio.c ****   ******************************************************************************
   3:Core/Src/gpio.c ****   * @file    gpio.c
   4:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/gpio.c ****   *          of all used GPIO pins.
   6:Core/Src/gpio.c ****   ******************************************************************************
   7:Core/Src/gpio.c ****   * @attention
   8:Core/Src/gpio.c ****   *
   9:Core/Src/gpio.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/gpio.c ****   * All rights reserved.</center></h2>
  11:Core/Src/gpio.c ****   *
  12:Core/Src/gpio.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/gpio.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/gpio.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/gpio.c ****   *                             www.st.com/SLA0044
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** 
  20:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/gpio.c **** #include "gpio.h"
  22:Core/Src/gpio.c **** 
  23:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/gpio.c **** 
  25:Core/Src/gpio.c **** /* USER CODE END 0 */
  26:Core/Src/gpio.c **** 
  27:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  28:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  29:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  30:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
ARM GAS  /tmp/ccatNS1H.s 			page 2


  31:Core/Src/gpio.c **** 
  32:Core/Src/gpio.c **** /* USER CODE END 1 */
  33:Core/Src/gpio.c **** 
  34:Core/Src/gpio.c **** /** Configure pins as
  35:Core/Src/gpio.c ****         * Analog
  36:Core/Src/gpio.c ****         * Input
  37:Core/Src/gpio.c ****         * Output
  38:Core/Src/gpio.c ****         * EVENT_OUT
  39:Core/Src/gpio.c ****         * EXTI
  40:Core/Src/gpio.c **** */
  41:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  42:Core/Src/gpio.c **** {
  29              		.loc 1 42 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 40
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 24
  36              		.cfi_offset 4, -24
  37              		.cfi_offset 5, -20
  38              		.cfi_offset 6, -16
  39              		.cfi_offset 7, -12
  40              		.cfi_offset 8, -8
  41              		.cfi_offset 14, -4
  42 0004 8AB0     		sub	sp, sp, #40
  43              	.LCFI1:
  44              		.cfi_def_cfa_offset 64
  43:Core/Src/gpio.c **** 
  44:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  45              		.loc 1 44 3 view .LVU1
  46              		.loc 1 44 20 is_stmt 0 view .LVU2
  47 0006 0024     		movs	r4, #0
  48 0008 0594     		str	r4, [sp, #20]
  49 000a 0694     		str	r4, [sp, #24]
  50 000c 0794     		str	r4, [sp, #28]
  51 000e 0894     		str	r4, [sp, #32]
  52 0010 0994     		str	r4, [sp, #36]
  45:Core/Src/gpio.c **** 
  46:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  47:Core/Src/gpio.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  53              		.loc 1 47 3 is_stmt 1 view .LVU3
  54              	.LBB2:
  55              		.loc 1 47 3 view .LVU4
  56 0012 0194     		str	r4, [sp, #4]
  57              		.loc 1 47 3 view .LVU5
  58 0014 274B     		ldr	r3, .L3
  59 0016 1A6B     		ldr	r2, [r3, #48]
  60 0018 42F08002 		orr	r2, r2, #128
  61 001c 1A63     		str	r2, [r3, #48]
  62              		.loc 1 47 3 view .LVU6
  63 001e 1A6B     		ldr	r2, [r3, #48]
  64 0020 02F08002 		and	r2, r2, #128
  65 0024 0192     		str	r2, [sp, #4]
  66              		.loc 1 47 3 view .LVU7
  67 0026 019A     		ldr	r2, [sp, #4]
  68              	.LBE2:
ARM GAS  /tmp/ccatNS1H.s 			page 3


  69              		.loc 1 47 3 view .LVU8
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  70              		.loc 1 48 3 view .LVU9
  71              	.LBB3:
  72              		.loc 1 48 3 view .LVU10
  73 0028 0294     		str	r4, [sp, #8]
  74              		.loc 1 48 3 view .LVU11
  75 002a 1A6B     		ldr	r2, [r3, #48]
  76 002c 42F01002 		orr	r2, r2, #16
  77 0030 1A63     		str	r2, [r3, #48]
  78              		.loc 1 48 3 view .LVU12
  79 0032 1A6B     		ldr	r2, [r3, #48]
  80 0034 02F01002 		and	r2, r2, #16
  81 0038 0292     		str	r2, [sp, #8]
  82              		.loc 1 48 3 view .LVU13
  83 003a 029A     		ldr	r2, [sp, #8]
  84              	.LBE3:
  85              		.loc 1 48 3 view .LVU14
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  86              		.loc 1 49 3 view .LVU15
  87              	.LBB4:
  88              		.loc 1 49 3 view .LVU16
  89 003c 0394     		str	r4, [sp, #12]
  90              		.loc 1 49 3 view .LVU17
  91 003e 1A6B     		ldr	r2, [r3, #48]
  92 0040 42F00202 		orr	r2, r2, #2
  93 0044 1A63     		str	r2, [r3, #48]
  94              		.loc 1 49 3 view .LVU18
  95 0046 1A6B     		ldr	r2, [r3, #48]
  96 0048 02F00202 		and	r2, r2, #2
  97 004c 0392     		str	r2, [sp, #12]
  98              		.loc 1 49 3 view .LVU19
  99 004e 039A     		ldr	r2, [sp, #12]
 100              	.LBE4:
 101              		.loc 1 49 3 view .LVU20
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 102              		.loc 1 50 3 view .LVU21
 103              	.LBB5:
 104              		.loc 1 50 3 view .LVU22
 105 0050 0494     		str	r4, [sp, #16]
 106              		.loc 1 50 3 view .LVU23
 107 0052 1A6B     		ldr	r2, [r3, #48]
 108 0054 42F00102 		orr	r2, r2, #1
 109 0058 1A63     		str	r2, [r3, #48]
 110              		.loc 1 50 3 view .LVU24
 111 005a 1B6B     		ldr	r3, [r3, #48]
 112 005c 03F00103 		and	r3, r3, #1
 113 0060 0493     		str	r3, [sp, #16]
 114              		.loc 1 50 3 view .LVU25
 115 0062 049B     		ldr	r3, [sp, #16]
 116              	.LBE5:
 117              		.loc 1 50 3 view .LVU26
  51:Core/Src/gpio.c **** 
  52:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  53:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOE, VGA_BLUE0_Pin|VGA_BLUE1_Pin|VGA_GREEN0_Pin|VGA_GREEN1_Pin
 118              		.loc 1 53 3 view .LVU27
 119 0064 DFF85480 		ldr	r8, .L3+8
ARM GAS  /tmp/ccatNS1H.s 			page 4


 120 0068 2246     		mov	r2, r4
 121 006a 4FF47F41 		mov	r1, #65280
 122 006e 4046     		mov	r0, r8
 123 0070 FFF7FEFF 		bl	HAL_GPIO_WritePin
 124              	.LVL0:
  54:Core/Src/gpio.c ****                           |VGA_GREEN2_Pin|VGA_RED0_Pin|VGA_RED1_Pin|VGA_RED2_Pin, GPIO_PIN_RESET);
  55:Core/Src/gpio.c **** 
  56:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  57:Core/Src/gpio.c ****   HAL_GPIO_WritePin(VGA_VSYNC_GPIO_Port, VGA_VSYNC_Pin, GPIO_PIN_RESET);
 125              		.loc 1 57 3 view .LVU28
 126 0074 104D     		ldr	r5, .L3+4
 127 0076 2246     		mov	r2, r4
 128 0078 4FF48051 		mov	r1, #4096
 129 007c 2846     		mov	r0, r5
 130 007e FFF7FEFF 		bl	HAL_GPIO_WritePin
 131              	.LVL1:
  58:Core/Src/gpio.c **** 
  59:Core/Src/gpio.c ****   /*Configure GPIO pins : PEPin PEPin PEPin PEPin
  60:Core/Src/gpio.c ****                            PEPin PEPin PEPin PEPin */
  61:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = VGA_BLUE0_Pin|VGA_BLUE1_Pin|VGA_GREEN0_Pin|VGA_GREEN1_Pin
 132              		.loc 1 61 3 view .LVU29
 133              		.loc 1 61 23 is_stmt 0 view .LVU30
 134 0082 4FF47F43 		mov	r3, #65280
 135 0086 0593     		str	r3, [sp, #20]
  62:Core/Src/gpio.c ****                           |VGA_GREEN2_Pin|VGA_RED0_Pin|VGA_RED1_Pin|VGA_RED2_Pin;
  63:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 136              		.loc 1 63 3 is_stmt 1 view .LVU31
 137              		.loc 1 63 24 is_stmt 0 view .LVU32
 138 0088 0127     		movs	r7, #1
 139 008a 0697     		str	r7, [sp, #24]
  64:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 140              		.loc 1 64 3 is_stmt 1 view .LVU33
 141              		.loc 1 64 24 is_stmt 0 view .LVU34
 142 008c 0794     		str	r4, [sp, #28]
  65:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 143              		.loc 1 65 3 is_stmt 1 view .LVU35
 144              		.loc 1 65 25 is_stmt 0 view .LVU36
 145 008e 0326     		movs	r6, #3
 146 0090 0896     		str	r6, [sp, #32]
  66:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 147              		.loc 1 66 3 is_stmt 1 view .LVU37
 148 0092 05A9     		add	r1, sp, #20
 149 0094 4046     		mov	r0, r8
 150 0096 FFF7FEFF 		bl	HAL_GPIO_Init
 151              	.LVL2:
  67:Core/Src/gpio.c **** 
  68:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  69:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = VGA_VSYNC_Pin;
 152              		.loc 1 69 3 view .LVU38
 153              		.loc 1 69 23 is_stmt 0 view .LVU39
 154 009a 4FF48053 		mov	r3, #4096
 155 009e 0593     		str	r3, [sp, #20]
  70:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 156              		.loc 1 70 3 is_stmt 1 view .LVU40
 157              		.loc 1 70 24 is_stmt 0 view .LVU41
 158 00a0 0697     		str	r7, [sp, #24]
  71:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccatNS1H.s 			page 5


 159              		.loc 1 71 3 is_stmt 1 view .LVU42
 160              		.loc 1 71 24 is_stmt 0 view .LVU43
 161 00a2 0794     		str	r4, [sp, #28]
  72:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 162              		.loc 1 72 3 is_stmt 1 view .LVU44
 163              		.loc 1 72 25 is_stmt 0 view .LVU45
 164 00a4 0896     		str	r6, [sp, #32]
  73:Core/Src/gpio.c ****   HAL_GPIO_Init(VGA_VSYNC_GPIO_Port, &GPIO_InitStruct);
 165              		.loc 1 73 3 is_stmt 1 view .LVU46
 166 00a6 05A9     		add	r1, sp, #20
 167 00a8 2846     		mov	r0, r5
 168 00aa FFF7FEFF 		bl	HAL_GPIO_Init
 169              	.LVL3:
  74:Core/Src/gpio.c **** 
  75:Core/Src/gpio.c **** }
 170              		.loc 1 75 1 is_stmt 0 view .LVU47
 171 00ae 0AB0     		add	sp, sp, #40
 172              	.LCFI2:
 173              		.cfi_def_cfa_offset 24
 174              		@ sp needed
 175 00b0 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 176              	.L4:
 177              		.align	2
 178              	.L3:
 179 00b4 00380240 		.word	1073887232
 180 00b8 00040240 		.word	1073873920
 181 00bc 00100240 		.word	1073876992
 182              		.cfi_endproc
 183              	.LFE130:
 185              		.comm	VGA_RAM1,77040,4
 186              		.comm	VGA,12,4
 187              		.text
 188              	.Letext0:
 189              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 190              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 191              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 192              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 193              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 194              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 195              		.file 8 "Core/ub_lib/stm32_ub_vga_screen.h"
ARM GAS  /tmp/ccatNS1H.s 			page 6


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/ccatNS1H.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccatNS1H.s:26     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccatNS1H.s:179    .text.MX_GPIO_Init:00000000000000b4 $d
                            *COM*:0000000000012cf0 VGA_RAM1
                            *COM*:000000000000000c VGA

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
