
==========================================================================
07_cve2_core.final check_setup
--------------------------------------------------------------------------
0

==========================================================================
07_cve2_core.final report_tns
--------------------------------------------------------------------------
tns -180531.30

==========================================================================
07_cve2_core.final report_wns
--------------------------------------------------------------------------
wns -225.02

==========================================================================
07_cve2_core.final report_worst_slack
--------------------------------------------------------------------------
worst slack -225.02

==========================================================================
07_cve2_core.final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: cs_registers_i/dcsr_q_9__reg
            (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: cs_registers_i/dcsr_q_9__reg
          (rising edge-triggered flip-flop clocked by clk_sys)
Path Group: clk_sys
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock source latency
     1    0.16    0.25    0.08    0.08 ^ clk_i (in)
                                         clk_i (net)
                  0.21    0.00    0.08 ^ clkbuf_0_clk_i/A (sg13g2_buf_8)
     4    0.24    0.09    0.14    0.22 ^ clkbuf_0_clk_i/X (sg13g2_buf_8)
                                         clknet_0_clk_i (net)
                  0.11    0.03    0.25 ^ clkbuf_2_1_0_clk_i/A (sg13g2_buf_16)
    16    0.49    0.09    0.11    0.36 ^ clkbuf_2_1_0_clk_i/X (sg13g2_buf_16)
                                         clknet_2_1_0_clk_i (net)
                  0.10    0.02    0.38 ^ clkbuf_6_20_0_clk_i/A (sg13g2_buf_16)
     6    0.13    0.03    0.08    0.47 ^ clkbuf_6_20_0_clk_i/X (sg13g2_buf_16)
                                         clknet_6_20_0_clk_i (net)
                  0.03    0.00    0.47 ^ clkbuf_leaf_252_clk_i/A (sg13g2_buf_16)
     8    0.04    0.02    0.05    0.53 ^ clkbuf_leaf_252_clk_i/X (sg13g2_buf_16)
                                         clknet_leaf_252_clk_i (net)
                  0.02    0.00    0.53 ^ cs_registers_i/dcsr_q_9__reg/CLK (sg13g2_dfrbp_1)
     2    0.01    0.02    0.14    0.67 v cs_registers_i/dcsr_q_9__reg/Q (sg13g2_dfrbp_1)
                                         cs_registers_i/dcsr_q_9_ (net)
                  0.02    0.00    0.67 v cs_registers_i/_4312_/A (sg13g2_and2_1)
     1    0.00    0.01    0.04    0.71 v cs_registers_i/_4312_/X (sg13g2_and2_1)
                                         cs_registers_i/_0136_ (net)
                  0.01    0.00    0.71 v cs_registers_i/dcsr_q_9__reg/D (sg13g2_dfrbp_1)
                                  0.71   data arrival time

                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock source latency
     1    0.16    0.25    0.08    0.08 ^ clk_i (in)
                                         clk_i (net)
                  0.21    0.00    0.08 ^ clkbuf_0_clk_i/A (sg13g2_buf_8)
     4    0.24    0.09    0.14    0.22 ^ clkbuf_0_clk_i/X (sg13g2_buf_8)
                                         clknet_0_clk_i (net)
                  0.11    0.03    0.25 ^ clkbuf_2_1_0_clk_i/A (sg13g2_buf_16)
    16    0.49    0.09    0.11    0.36 ^ clkbuf_2_1_0_clk_i/X (sg13g2_buf_16)
                                         clknet_2_1_0_clk_i (net)
                  0.10    0.02    0.38 ^ clkbuf_6_20_0_clk_i/A (sg13g2_buf_16)
     6    0.13    0.03    0.08    0.47 ^ clkbuf_6_20_0_clk_i/X (sg13g2_buf_16)
                                         clknet_6_20_0_clk_i (net)
                  0.03    0.00    0.47 ^ clkbuf_leaf_252_clk_i/A (sg13g2_buf_16)
     8    0.04    0.02    0.05    0.53 ^ clkbuf_leaf_252_clk_i/X (sg13g2_buf_16)
                                         clknet_leaf_252_clk_i (net)
                  0.02    0.00    0.53 ^ cs_registers_i/dcsr_q_9__reg/CLK (sg13g2_dfrbp_1)
                          0.10    0.63   clock uncertainty
                          0.00    0.63   clock reconvergence pessimism
                         -0.02    0.61   library hold time
                                  0.61   data required time
-----------------------------------------------------------------------------
                                  0.61   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
07_cve2_core.final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port)
Endpoint: ANTENNA_507/A (internal path endpoint)
Path Group: path delay
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          2.00    2.00 ^ input external delay
     9    0.10    0.32    0.04    2.04 ^ rst_ni (in)
                                         rst_ni (net)
                  0.24    0.00    2.04 ^ ANTENNA_507/A (sg13g2_antennanp)
                                  2.04   data arrival time

                         12.50   12.50   max_delay
                          0.00   12.50   output external delay
                                 12.50   data required time
-----------------------------------------------------------------------------
                                 12.50   data required time
                                 -2.04   data arrival time
-----------------------------------------------------------------------------
                                 10.46   slack (MET)


Startpoint: crash_dump_o[38]_reg
            (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: if_stage_i.prefetch_buffer_i.stored_addr_q_18__reg
          (rising edge-triggered flip-flop clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock source latency
     1    0.16    0.33    0.08    0.08 ^ clk_i (in)
                                         clk_i (net)
                  0.27    0.00    0.08 ^ clkbuf_0_clk_i/A (sg13g2_buf_8)
     4    0.24    0.13    0.22    0.30 ^ clkbuf_0_clk_i/X (sg13g2_buf_8)
                                         clknet_0_clk_i (net)
                  0.15    0.03    0.34 ^ clkbuf_2_1_0_clk_i/A (sg13g2_buf_16)
    16    0.49    0.13    0.18    0.52 ^ clkbuf_2_1_0_clk_i/X (sg13g2_buf_16)
                                         clknet_2_1_0_clk_i (net)
                  0.15    0.03    0.56 ^ clkbuf_6_31_0_clk_i/A (sg13g2_buf_16)
     6    0.14    0.05    0.14    0.69 ^ clkbuf_6_31_0_clk_i/X (sg13g2_buf_16)
                                         clknet_6_31_0_clk_i (net)
                  0.05    0.00    0.69 ^ clkbuf_leaf_219_clk_i/A (sg13g2_buf_16)
     8    0.04    0.02    0.08    0.77 ^ clkbuf_leaf_219_clk_i/X (sg13g2_buf_16)
                                         clknet_leaf_219_clk_i (net)
                  0.02    0.00    0.77 ^ crash_dump_o[38]_reg/CLK (sg13g2_dfrbp_2)
     4   15.04   31.18   20.92   21.69 ^ crash_dump_o[38]_reg/Q (sg13g2_dfrbp_2)
                                         crash_dump_o_38_ (net)
                 31.19    0.61   22.30 ^ _09318_/A (sg13g2_nand3_1)
     1    0.01    2.97    2.74   25.04 v _09318_/Y (sg13g2_nand3_1)
                                         _01313_ (net)
                  2.97    0.00   25.04 v _09319_/B (sg13g2_nand2_1)
     1    0.01    0.42    0.39   25.43 ^ _09319_/Y (sg13g2_nand2_1)
                                         _01314_ (net)
                  0.42    0.00   25.43 ^ fanout1341/A (sg13g2_buf_2)
     7    0.05    0.11    0.25   25.68 ^ fanout1341/X (sg13g2_buf_2)
                                         net1341 (net)
                  0.11    0.00   25.68 ^ fanout1340/A (sg13g2_buf_2)
     8    0.04    0.10    0.16   25.85 ^ fanout1340/X (sg13g2_buf_2)
                                         net1340 (net)
                  0.10    0.00   25.85 ^ _10444_/B (sg13g2_nand3_1)
     1    0.00    0.07    0.10   25.95 v _10444_/Y (sg13g2_nand3_1)
                                         _02427_ (net)
                  0.07    0.00   25.95 v _10447_/A2 (sg13g2_a21oi_1)
     2    0.01    0.10    0.12   26.07 ^ _10447_/Y (sg13g2_a21oi_1)
                                         _02430_ (net)
                  0.10    0.00   26.07 ^ _10448_/D (sg13g2_nor4_1)
     1    0.01    0.10    0.07   26.14 v _10448_/Y (sg13g2_nor4_1)
                                         _02431_ (net)
                  0.10    0.00   26.14 v _10450_/A (sg13g2_or2_1)
     2    0.01    0.06    0.16   26.30 v _10450_/X (sg13g2_or2_1)
                                         _02433_ (net)
                  0.06    0.00   26.30 v _10454_/A2 (sg13g2_a22oi_1)
     1    0.01    0.09    0.10   26.40 ^ _10454_/Y (sg13g2_a22oi_1)
                                         _02437_ (net)
                  0.09    0.00   26.40 ^ _10460_/A (sg13g2_nor2_1)
     1    0.01    0.06    0.08   26.48 v _10460_/Y (sg13g2_nor2_1)
                                         _02443_ (net)
                  0.06    0.00   26.48 v _10461_/B1 (sg13g2_a21oi_2)
     8    0.05    0.24    0.21   26.69 ^ _10461_/Y (sg13g2_a21oi_2)
                                         _02444_ (net)
                  0.24    0.01   26.70 ^ _10931_/B (sg13g2_nand3_1)
     1    0.01    0.10    0.15   26.85 v _10931_/Y (sg13g2_nand3_1)
                                         _02912_ (net)
                  0.10    0.00   26.85 v _10932_/C (sg13g2_nand3_1)
     6    0.04    0.20    0.18   27.03 ^ _10932_/Y (sg13g2_nand3_1)
                                         _02913_ (net)
                  0.20    0.00   27.03 ^ _11186_/A1 (sg13g2_o21ai_1)
     3    0.02    0.12    0.17   27.20 v _11186_/Y (sg13g2_o21ai_1)
                                         _03162_ (net)
                  0.12    0.00   27.20 v _11352_/A2 (sg13g2_a21oi_1)
     1    0.01    0.12    0.15   27.35 ^ _11352_/Y (sg13g2_a21oi_1)
                                         _03269_ (net)
                  0.12    0.00   27.35 ^ _11353_/B (sg13g2_xor2_1)
    23   15.18  122.92   85.96  113.31 ^ _11353_/X (sg13g2_xor2_1)
                                         data_addr_o_18_ (net)
                122.92    0.33  113.63 ^ _11679_/A (sg13g2_nand2_2)
     1    0.02   12.38   10.38  124.01 v _11679_/Y (sg13g2_nand2_2)
                                         _03548_ (net)
                 12.38    0.00  124.01 v _11681_/B (sg13g2_nand3_1)
     2    0.01    1.30    0.81  124.82 ^ _11681_/Y (sg13g2_nand3_1)
                                         _03550_ (net)
                  1.30    0.00  124.82 ^ _16585_/B (sg13g2_or2_1)
     2    0.01    0.09    0.28  125.10 ^ _16585_/X (sg13g2_or2_1)
                                         _08120_ (net)
                  0.09    0.00  125.10 ^ _16586_/B (sg13g2_nand2_2)
     2    0.02    0.07    0.09  125.20 v _16586_/Y (sg13g2_nand2_2)
                                         _08121_ (net)
                  0.07    0.00  125.20 v _16928_/A2 (sg13g2_o21ai_1)
     2   15.01  145.57  102.77  227.97 ^ _16928_/Y (sg13g2_o21ai_1)
                                         instr_addr_o_18_ (net)
                145.58    0.93  228.90 ^ _16929_/A1 (sg13g2_mux2_1)
     1    0.00    3.05    8.73  237.62 ^ _16929_/X (sg13g2_mux2_1)
                                         _00432_ (net)
                  3.05    0.00  237.62 ^ if_stage_i.prefetch_buffer_i.stored_addr_q_18__reg/D (sg13g2_dfrbp_1)
                                237.62   data arrival time

                         12.50   12.50   clock clk_sys (rise edge)
                          0.00   12.50   clock source latency
     1    0.16    0.33    0.08   12.58 ^ clk_i (in)
                                         clk_i (net)
                  0.27    0.00   12.58 ^ clkbuf_0_clk_i/A (sg13g2_buf_8)
     4    0.24    0.13    0.22   12.80 ^ clkbuf_0_clk_i/X (sg13g2_buf_8)
                                         clknet_0_clk_i (net)
                  0.15    0.03   12.84 ^ clkbuf_2_1_0_clk_i/A (sg13g2_buf_16)
    16    0.49    0.13    0.18   13.02 ^ clkbuf_2_1_0_clk_i/X (sg13g2_buf_16)
                                         clknet_2_1_0_clk_i (net)
                  0.14    0.03   13.05 ^ clkbuf_6_21_0_clk_i/A (sg13g2_buf_16)
     6    0.13    0.05    0.13   13.18 ^ clkbuf_6_21_0_clk_i/X (sg13g2_buf_16)
                                         clknet_6_21_0_clk_i (net)
                  0.05    0.01   13.19 ^ clkbuf_leaf_246_clk_i/A (sg13g2_buf_16)
     8    0.04    0.02    0.08   13.27 ^ clkbuf_leaf_246_clk_i/X (sg13g2_buf_16)
                                         clknet_leaf_246_clk_i (net)
                  0.02    0.00   13.27 ^ if_stage_i.prefetch_buffer_i.stored_addr_q_18__reg/CLK (sg13g2_dfrbp_1)
                         -0.10   13.17   clock uncertainty
                          0.00   13.17   clock reconvergence pessimism
                         -0.56   12.60   library setup time
                                 12.60   data required time
-----------------------------------------------------------------------------
                                 12.60   data required time
                               -237.62   data arrival time
-----------------------------------------------------------------------------
                               -225.02   slack (VIOLATED)



==========================================================================
07_cve2_core.final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port)
Endpoint: ANTENNA_507/A (internal path endpoint)
Path Group: path delay
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          2.00    2.00 ^ input external delay
     9    0.10    0.32    0.04    2.04 ^ rst_ni (in)
                                         rst_ni (net)
                  0.24    0.00    2.04 ^ ANTENNA_507/A (sg13g2_antennanp)
                                  2.04   data arrival time

                         12.50   12.50   max_delay
                          0.00   12.50   output external delay
                                 12.50   data required time
-----------------------------------------------------------------------------
                                 12.50   data required time
                                 -2.04   data arrival time
-----------------------------------------------------------------------------
                                 10.46   slack (MET)


Startpoint: crash_dump_o[38]_reg
            (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: if_stage_i.prefetch_buffer_i.stored_addr_q_18__reg
          (rising edge-triggered flip-flop clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock source latency
     1    0.16    0.33    0.08    0.08 ^ clk_i (in)
                                         clk_i (net)
                  0.27    0.00    0.08 ^ clkbuf_0_clk_i/A (sg13g2_buf_8)
     4    0.24    0.13    0.22    0.30 ^ clkbuf_0_clk_i/X (sg13g2_buf_8)
                                         clknet_0_clk_i (net)
                  0.15    0.03    0.34 ^ clkbuf_2_1_0_clk_i/A (sg13g2_buf_16)
    16    0.49    0.13    0.18    0.52 ^ clkbuf_2_1_0_clk_i/X (sg13g2_buf_16)
                                         clknet_2_1_0_clk_i (net)
                  0.15    0.03    0.56 ^ clkbuf_6_31_0_clk_i/A (sg13g2_buf_16)
     6    0.14    0.05    0.14    0.69 ^ clkbuf_6_31_0_clk_i/X (sg13g2_buf_16)
                                         clknet_6_31_0_clk_i (net)
                  0.05    0.00    0.69 ^ clkbuf_leaf_219_clk_i/A (sg13g2_buf_16)
     8    0.04    0.02    0.08    0.77 ^ clkbuf_leaf_219_clk_i/X (sg13g2_buf_16)
                                         clknet_leaf_219_clk_i (net)
                  0.02    0.00    0.77 ^ crash_dump_o[38]_reg/CLK (sg13g2_dfrbp_2)
     4   15.04   31.18   20.92   21.69 ^ crash_dump_o[38]_reg/Q (sg13g2_dfrbp_2)
                                         crash_dump_o_38_ (net)
                 31.19    0.61   22.30 ^ _09318_/A (sg13g2_nand3_1)
     1    0.01    2.97    2.74   25.04 v _09318_/Y (sg13g2_nand3_1)
                                         _01313_ (net)
                  2.97    0.00   25.04 v _09319_/B (sg13g2_nand2_1)
     1    0.01    0.42    0.39   25.43 ^ _09319_/Y (sg13g2_nand2_1)
                                         _01314_ (net)
                  0.42    0.00   25.43 ^ fanout1341/A (sg13g2_buf_2)
     7    0.05    0.11    0.25   25.68 ^ fanout1341/X (sg13g2_buf_2)
                                         net1341 (net)
                  0.11    0.00   25.68 ^ fanout1340/A (sg13g2_buf_2)
     8    0.04    0.10    0.16   25.85 ^ fanout1340/X (sg13g2_buf_2)
                                         net1340 (net)
                  0.10    0.00   25.85 ^ _10444_/B (sg13g2_nand3_1)
     1    0.00    0.07    0.10   25.95 v _10444_/Y (sg13g2_nand3_1)
                                         _02427_ (net)
                  0.07    0.00   25.95 v _10447_/A2 (sg13g2_a21oi_1)
     2    0.01    0.10    0.12   26.07 ^ _10447_/Y (sg13g2_a21oi_1)
                                         _02430_ (net)
                  0.10    0.00   26.07 ^ _10448_/D (sg13g2_nor4_1)
     1    0.01    0.10    0.07   26.14 v _10448_/Y (sg13g2_nor4_1)
                                         _02431_ (net)
                  0.10    0.00   26.14 v _10450_/A (sg13g2_or2_1)
     2    0.01    0.06    0.16   26.30 v _10450_/X (sg13g2_or2_1)
                                         _02433_ (net)
                  0.06    0.00   26.30 v _10454_/A2 (sg13g2_a22oi_1)
     1    0.01    0.09    0.10   26.40 ^ _10454_/Y (sg13g2_a22oi_1)
                                         _02437_ (net)
                  0.09    0.00   26.40 ^ _10460_/A (sg13g2_nor2_1)
     1    0.01    0.06    0.08   26.48 v _10460_/Y (sg13g2_nor2_1)
                                         _02443_ (net)
                  0.06    0.00   26.48 v _10461_/B1 (sg13g2_a21oi_2)
     8    0.05    0.24    0.21   26.69 ^ _10461_/Y (sg13g2_a21oi_2)
                                         _02444_ (net)
                  0.24    0.01   26.70 ^ _10931_/B (sg13g2_nand3_1)
     1    0.01    0.10    0.15   26.85 v _10931_/Y (sg13g2_nand3_1)
                                         _02912_ (net)
                  0.10    0.00   26.85 v _10932_/C (sg13g2_nand3_1)
     6    0.04    0.20    0.18   27.03 ^ _10932_/Y (sg13g2_nand3_1)
                                         _02913_ (net)
                  0.20    0.00   27.03 ^ _11186_/A1 (sg13g2_o21ai_1)
     3    0.02    0.12    0.17   27.20 v _11186_/Y (sg13g2_o21ai_1)
                                         _03162_ (net)
                  0.12    0.00   27.20 v _11352_/A2 (sg13g2_a21oi_1)
     1    0.01    0.12    0.15   27.35 ^ _11352_/Y (sg13g2_a21oi_1)
                                         _03269_ (net)
                  0.12    0.00   27.35 ^ _11353_/B (sg13g2_xor2_1)
    23   15.18  122.92   85.96  113.31 ^ _11353_/X (sg13g2_xor2_1)
                                         data_addr_o_18_ (net)
                122.92    0.33  113.63 ^ _11679_/A (sg13g2_nand2_2)
     1    0.02   12.38   10.38  124.01 v _11679_/Y (sg13g2_nand2_2)
                                         _03548_ (net)
                 12.38    0.00  124.01 v _11681_/B (sg13g2_nand3_1)
     2    0.01    1.30    0.81  124.82 ^ _11681_/Y (sg13g2_nand3_1)
                                         _03550_ (net)
                  1.30    0.00  124.82 ^ _16585_/B (sg13g2_or2_1)
     2    0.01    0.09    0.28  125.10 ^ _16585_/X (sg13g2_or2_1)
                                         _08120_ (net)
                  0.09    0.00  125.10 ^ _16586_/B (sg13g2_nand2_2)
     2    0.02    0.07    0.09  125.20 v _16586_/Y (sg13g2_nand2_2)
                                         _08121_ (net)
                  0.07    0.00  125.20 v _16928_/A2 (sg13g2_o21ai_1)
     2   15.01  145.57  102.77  227.97 ^ _16928_/Y (sg13g2_o21ai_1)
                                         instr_addr_o_18_ (net)
                145.58    0.93  228.90 ^ _16929_/A1 (sg13g2_mux2_1)
     1    0.00    3.05    8.73  237.62 ^ _16929_/X (sg13g2_mux2_1)
                                         _00432_ (net)
                  3.05    0.00  237.62 ^ if_stage_i.prefetch_buffer_i.stored_addr_q_18__reg/D (sg13g2_dfrbp_1)
                                237.62   data arrival time

                         12.50   12.50   clock clk_sys (rise edge)
                          0.00   12.50   clock source latency
     1    0.16    0.33    0.08   12.58 ^ clk_i (in)
                                         clk_i (net)
                  0.27    0.00   12.58 ^ clkbuf_0_clk_i/A (sg13g2_buf_8)
     4    0.24    0.13    0.22   12.80 ^ clkbuf_0_clk_i/X (sg13g2_buf_8)
                                         clknet_0_clk_i (net)
                  0.15    0.03   12.84 ^ clkbuf_2_1_0_clk_i/A (sg13g2_buf_16)
    16    0.49    0.13    0.18   13.02 ^ clkbuf_2_1_0_clk_i/X (sg13g2_buf_16)
                                         clknet_2_1_0_clk_i (net)
                  0.14    0.03   13.05 ^ clkbuf_6_21_0_clk_i/A (sg13g2_buf_16)
     6    0.13    0.05    0.13   13.18 ^ clkbuf_6_21_0_clk_i/X (sg13g2_buf_16)
                                         clknet_6_21_0_clk_i (net)
                  0.05    0.01   13.19 ^ clkbuf_leaf_246_clk_i/A (sg13g2_buf_16)
     8    0.04    0.02    0.08   13.27 ^ clkbuf_leaf_246_clk_i/X (sg13g2_buf_16)
                                         clknet_leaf_246_clk_i (net)
                  0.02    0.00   13.27 ^ if_stage_i.prefetch_buffer_i.stored_addr_q_18__reg/CLK (sg13g2_dfrbp_1)
                         -0.10   13.17   clock uncertainty
                          0.00   13.17   clock reconvergence pessimism
                         -0.56   12.60   library setup time
                                 12.60   data required time
-----------------------------------------------------------------------------
                                 12.60   data required time
                               -237.62   data arrival time
-----------------------------------------------------------------------------
                               -225.02   slack (VIOLATED)



==========================================================================
07_cve2_core.final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
07_cve2_core.final max_slew_check_slack
--------------------------------------------------------------------------
-143.07342529296875

==========================================================================
07_cve2_core.final max_slew_check_limit
--------------------------------------------------------------------------
2.5074000358581543

==========================================================================
07_cve2_core.final max_slew_check_slack_limit
--------------------------------------------------------------------------
-57.0605

==========================================================================
07_cve2_core.final max_fanout_check_slack
--------------------------------------------------------------------------
-76.0

==========================================================================
07_cve2_core.final max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
07_cve2_core.final max_fanout_check_slack_limit
--------------------------------------------------------------------------
-9.5000

==========================================================================
07_cve2_core.final max_capacitance_check_slack
--------------------------------------------------------------------------
-14.951385498046875

==========================================================================
07_cve2_core.final max_capacitance_check_limit
--------------------------------------------------------------------------
0.30000001192092896

==========================================================================
07_cve2_core.final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-49.8379

==========================================================================
07_cve2_core.final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 1569

==========================================================================
07_cve2_core.final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 80

==========================================================================
07_cve2_core.final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 228

==========================================================================
07_cve2_core.final setup_violation_count
--------------------------------------------------------------------------
setup violation count 1883

==========================================================================
07_cve2_core.final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
07_cve2_core.final critical path delay
--------------------------------------------------------------------------
237.6235

==========================================================================
07_cve2_core.final critical path slack
--------------------------------------------------------------------------
-225.0191

==========================================================================
07_cve2_core.final slack div critical path delay
--------------------------------------------------------------------------
-94.695642

==========================================================================
07_cve2_core.final report_power tt
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.15e-01   1.06e-01   1.01e-06   2.21e-01  34.6%
Combinational          1.59e-02   3.94e-01   2.83e-06   4.10e-01  64.1%
Clock                  5.69e-03   2.56e-03   6.90e-07   8.25e-03   1.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.37e-01   5.03e-01   4.53e-06   6.40e-01 100.0%
                          21.4%      78.6%       0.0%

==========================================================================
07_cve2_core.final report_design_area
--------------------------------------------------------------------------

==========================================================================
07_cve2_core.final area by hierarchy
--------------------------------------------------------------------------

--------------------------------------------------------------------------------
Design Area Summary
--------------------------------------------------------------------------------
Die Area:              1690000.0 um2
Core Area:             1558551.456 um2
Total Area:            320272.4448 um2
Total Active Area:     320272.4448 um2

Core Utilization:      0.20549366116019976
Std Cell Utilization:  0.20549366116019976

--------------------------------------------------------------------------------
Hierarchical Area Report
--------------------------------------------------------------------------------
                                                                                Global Area (um^2)                                                              Global Instances                                                                Local Area (um^2)                                                               Local Instances
                                                                                ------------------------------------------------------------------------------- ------------------------------------------------------------------------------- ------------------------------------------------------------------------------- ----------------------------------------------------------------------------
Hierarchy Name                                                                  Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<top>                                                                           320272.445      320272.445      0.000           0.000           0.000           20007           20007           0               0               0               179692.733      179692.733      0.000           0.000           0.000           13575           13575           0               0               0               
  cs_registers_i                                                                49070.448       49070.448       0.000           0.000           0.000           2757            2757            0               0               0               49070.448       49070.448       0.000           0.000           0.000           2757            2757            0               0               0               
  register_file_i                                                               91509.264       91509.264       0.000           0.000           0.000           3675            3675            0               0               0               91509.264       91509.264       0.000           0.000           0.000           3675            3675            0               0               0               
