-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.
--KF1_outclk_wire[1] is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1]
KF1_outclk_wire[1] = EQUATION NOT SUPPORTED;


--W1_m_addr[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]
--register power-up is low

W1_m_addr[0] = DFFEAS(W1L146, KF1_outclk_wire[0], !BB1_r_sync_rst,  , W1L274, VCC,  ,  , W1_m_state.001000000);


--W1_m_addr[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]
--register power-up is low

W1_m_addr[1] = DFFEAS(W1L145, KF1_outclk_wire[0], !BB1_r_sync_rst,  , W1L274, VCC,  ,  , W1_m_state.001000000);


--W1_m_addr[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]
--register power-up is low

W1_m_addr[2] = DFFEAS(W1L144, KF1_outclk_wire[0], !BB1_r_sync_rst,  , W1L274, VCC,  ,  , W1_m_state.001000000);


--W1_m_addr[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]
--register power-up is low

W1_m_addr[3] = DFFEAS(W1L143, KF1_outclk_wire[0], !BB1_r_sync_rst,  , W1L274, VCC,  ,  , W1_m_state.001000000);


--W1_m_addr[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]
--register power-up is low

W1_m_addr[6] = DFFEAS(W1L139, KF1_outclk_wire[0], !BB1_r_sync_rst,  , W1L274, VCC,  ,  , W1_m_state.001000000);


--W1_m_addr[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]
--register power-up is low

W1_m_addr[7] = DFFEAS(W1L138, KF1_outclk_wire[0], !BB1_r_sync_rst,  , W1L274, VCC,  ,  , W1_m_state.001000000);


--W1_m_addr[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]
--register power-up is low

W1_m_addr[8] = DFFEAS(W1L137, KF1_outclk_wire[0], !BB1_r_sync_rst,  , W1L274, VCC,  ,  , W1_m_state.001000000);


--W1_m_addr[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]
--register power-up is low

W1_m_addr[9] = DFFEAS(W1L136, KF1_outclk_wire[0], !BB1_r_sync_rst,  , W1L274, VCC,  ,  , W1_m_state.001000000);


--HB1_serial_audio_out_data is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|serial_audio_out_data
--register power-up is low

HB1_serial_audio_out_data = DFFEAS(HB1_data_out_shift_reg[15], KF1_outclk_wire[0],  ,  ,  ,  ,  , !R1L6,  );


--ZB1_new_clk is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|new_clk
--register power-up is low

ZB1_new_clk = DFFEAS(ZB1_clk_counter[11], KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--KF1_outclk_wire[0] is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]
KF1_outclk_wire[0] = EQUATION NOT SUPPORTED;

--KF1_fboutclk_wire[0] is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|fboutclk_wire[0]
KF1_fboutclk_wire[0] = EQUATION NOT SUPPORTED;

--KF1_locked_wire[0] is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|locked_wire[0]
KF1_locked_wire[0] = EQUATION NOT SUPPORTED;


--HB1_data_out_shift_reg[15] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[15]
--register power-up is low

HB1_data_out_shift_reg[15] = DFFEAS(HB1L91, KF1_outclk_wire[0],  ,  , HB1L83,  ,  , HB1L81,  );


--ZB1_clk_counter[11] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[11]
--register power-up is low

ZB1_clk_counter[11] = DFFEAS(ZB1L2, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--YD1_W_alu_result[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[4]
--register power-up is low

YD1_W_alu_result[4] = DFFEAS(YD1L356, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L384,  );


--YD1_W_alu_result[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6]
--register power-up is low

YD1_W_alu_result[6] = DFFEAS(YD1L358, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L384,  );


--YD1_W_alu_result[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5]
--register power-up is low

YD1_W_alu_result[5] = DFFEAS(YD1L357, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L384,  );


--YD1_W_alu_result[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[20]
--register power-up is low

YD1_W_alu_result[20] = DFFEAS(YD1L372, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L384,  );


--YD1_W_alu_result[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[25]
--register power-up is low

YD1_W_alu_result[25] = DFFEAS(YD1L377, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L384,  );


--YD1_W_alu_result[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[21]
--register power-up is low

YD1_W_alu_result[21] = DFFEAS(YD1L373, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L384,  );


--YD1_W_alu_result[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[18]
--register power-up is low

YD1_W_alu_result[18] = DFFEAS(YD1L370, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L384,  );


--YD1_W_alu_result[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[19]
--register power-up is low

YD1_W_alu_result[19] = DFFEAS(YD1L371, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L384,  );


--YD1_W_alu_result[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[22]
--register power-up is low

YD1_W_alu_result[22] = DFFEAS(YD1L374, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L384,  );


--YD1_W_alu_result[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23]
--register power-up is low

YD1_W_alu_result[23] = DFFEAS(YD1L375, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L384,  );


--YD1_W_alu_result[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[26]
--register power-up is low

YD1_W_alu_result[26] = DFFEAS(YD1L378, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L384,  );


--YD1_W_alu_result[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[24]
--register power-up is low

YD1_W_alu_result[24] = DFFEAS(YD1L376, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L384,  );


--YD1_W_alu_result[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[13]
--register power-up is low

YD1_W_alu_result[13] = DFFEAS(YD1L365, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L384,  );


--YD1_W_alu_result[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[14]
--register power-up is low

YD1_W_alu_result[14] = DFFEAS(YD1L366, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L384,  );


--YD1_W_alu_result[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15]
--register power-up is low

YD1_W_alu_result[15] = DFFEAS(YD1L367, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L384,  );


--YD1_W_alu_result[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[17]
--register power-up is low

YD1_W_alu_result[17] = DFFEAS(YD1L369, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L384,  );


--YD1_W_alu_result[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[16]
--register power-up is low

YD1_W_alu_result[16] = DFFEAS(YD1L368, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L384,  );


--YD1_W_alu_result[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[7]
--register power-up is low

YD1_W_alu_result[7] = DFFEAS(YD1L359, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L384,  );


--YD1_W_alu_result[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8]
--register power-up is low

YD1_W_alu_result[8] = DFFEAS(YD1L360, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L384,  );


--YD1_W_alu_result[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9]
--register power-up is low

YD1_W_alu_result[9] = DFFEAS(YD1L361, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L384,  );


--YD1_W_alu_result[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[10]
--register power-up is low

YD1_W_alu_result[10] = DFFEAS(YD1L362, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L384,  );


--YD1_W_alu_result[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[11]
--register power-up is low

YD1_W_alu_result[11] = DFFEAS(YD1L363, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L384,  );


--YD1_W_alu_result[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12]
--register power-up is low

YD1_W_alu_result[12] = DFFEAS(YD1L364, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L384,  );


--YD1_W_alu_result[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[2]
--register power-up is low

YD1_W_alu_result[2] = DFFEAS(YD1L354, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L384,  );


--YD1_W_alu_result[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[3]
--register power-up is low

YD1_W_alu_result[3] = DFFEAS(YD1L355, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L384,  );


--ZB1_middle_of_high_level is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_high_level
--register power-up is low

ZB1_middle_of_high_level = DFFEAS(ZB1L61, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--WB1_s_serial_protocol.STATE_5_STOP_BIT is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT
--register power-up is low

WB1_s_serial_protocol.STATE_5_STOP_BIT = DFFEAS(WB1L6, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--WB1_transfer_complete is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|transfer_complete
--register power-up is low

WB1_transfer_complete = DFFEAS(WB1L154, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--UB1_auto_init_complete is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|auto_init_complete
--register power-up is low

UB1_auto_init_complete = DFFEAS(UB1L10, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--UB1_transfer_data is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|transfer_data
--register power-up is low

UB1_transfer_data = DFFEAS(UB1L6, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--AC1_td_shift[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]
--register power-up is low

AC1_td_shift[0] = AMPP_FUNCTION(A1L158, AC1L69, !A1L150, !A1L156, AC1L57);


--UE1_sr[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1]
--register power-up is low

UE1_sr[1] = DFFEAS(UE1L57, A1L184,  ,  , UE1L25,  ,  , UE1L24,  );


--XC2_byteen_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[0]
--register power-up is low

XC2_byteen_reg[0] = DFFEAS(YD1_d_byteenable[2], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  , XC2_use_reg,  );


--XC2_byteen_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[1]
--register power-up is low

XC2_byteen_reg[1] = DFFEAS(YD1_d_byteenable[3], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  , XC2_use_reg,  );


--XC2_address_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[1]
--register power-up is low

XC2_address_reg[1] = DFFEAS(XC2L27, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , VCC,  ,  , !XC2_use_reg);


--QB3_q_b[15] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB3_q_b[15]_PORT_A_data_in = YD1_d_writedata[15];
QB3_q_b[15]_PORT_A_data_in_reg = DFFE(QB3_q_b[15]_PORT_A_data_in, QB3_q_b[15]_clock_0, , , );
QB3_q_b[15]_PORT_A_address = BUS(TB3_counter_reg_bit[0], TB3_counter_reg_bit[1], TB3_counter_reg_bit[2], TB3_counter_reg_bit[3], TB3_counter_reg_bit[4], TB3_counter_reg_bit[5], TB3_counter_reg_bit[6]);
QB3_q_b[15]_PORT_A_address_reg = DFFE(QB3_q_b[15]_PORT_A_address, QB3_q_b[15]_clock_0, , , );
QB3_q_b[15]_PORT_B_address = BUS(NB3L22, NB3L23, NB3L24, NB3L25, NB3L26, NB3L27, NB3L28);
QB3_q_b[15]_PORT_B_address_reg = DFFE(QB3_q_b[15]_PORT_B_address, QB3_q_b[15]_clock_1, , , );
QB3_q_b[15]_PORT_A_write_enable = HB1L68;
QB3_q_b[15]_PORT_A_write_enable_reg = DFFE(QB3_q_b[15]_PORT_A_write_enable, QB3_q_b[15]_clock_0, , , );
QB3_q_b[15]_PORT_B_read_enable = VCC;
QB3_q_b[15]_PORT_B_read_enable_reg = DFFE(QB3_q_b[15]_PORT_B_read_enable, QB3_q_b[15]_clock_1, , , );
QB3_q_b[15]_clock_0 = KF1_outclk_wire[0];
QB3_q_b[15]_clock_1 = KF1_outclk_wire[0];
QB3_q_b[15]_clock_enable_0 = HB1L68;
QB3_q_b[15]_PORT_B_data_out = MEMORY(QB3_q_b[15]_PORT_A_data_in_reg, , QB3_q_b[15]_PORT_A_address_reg, QB3_q_b[15]_PORT_B_address_reg, QB3_q_b[15]_PORT_A_write_enable_reg, , , QB3_q_b[15]_PORT_B_read_enable_reg, , , QB3_q_b[15]_clock_0, QB3_q_b[15]_clock_1, QB3_q_b[15]_clock_enable_0, , , , , );
QB3_q_b[15] = QB3_q_b[15]_PORT_B_data_out[0];


--R1_done_dac_channel_sync is nios_system:NiosII|nios_system_audio_0:audio_0|done_dac_channel_sync
--register power-up is low

R1_done_dac_channel_sync = DFFEAS(R1L11, KF1_outclk_wire[0],  ,  ,  ,  ,  , BB1_r_sync_rst,  );


--QB4_q_b[15] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB4_q_b[15]_PORT_A_data_in = YD1_d_writedata[15];
QB4_q_b[15]_PORT_A_data_in_reg = DFFE(QB4_q_b[15]_PORT_A_data_in, QB4_q_b[15]_clock_0, , , );
QB4_q_b[15]_PORT_A_address = BUS(TB4_counter_reg_bit[0], TB4_counter_reg_bit[1], TB4_counter_reg_bit[2], TB4_counter_reg_bit[3], TB4_counter_reg_bit[4], TB4_counter_reg_bit[5], TB4_counter_reg_bit[6]);
QB4_q_b[15]_PORT_A_address_reg = DFFE(QB4_q_b[15]_PORT_A_address, QB4_q_b[15]_clock_0, , , );
QB4_q_b[15]_PORT_B_address = BUS(NB4L22, NB4L23, NB4L24, NB4L25, NB4L26, NB4L27, NB4L28);
QB4_q_b[15]_PORT_B_address_reg = DFFE(QB4_q_b[15]_PORT_B_address, QB4_q_b[15]_clock_1, , , );
QB4_q_b[15]_PORT_A_write_enable = HB1L70;
QB4_q_b[15]_PORT_A_write_enable_reg = DFFE(QB4_q_b[15]_PORT_A_write_enable, QB4_q_b[15]_clock_0, , , );
QB4_q_b[15]_PORT_B_read_enable = VCC;
QB4_q_b[15]_PORT_B_read_enable_reg = DFFE(QB4_q_b[15]_PORT_B_read_enable, QB4_q_b[15]_clock_1, , , );
QB4_q_b[15]_clock_0 = KF1_outclk_wire[0];
QB4_q_b[15]_clock_1 = KF1_outclk_wire[0];
QB4_q_b[15]_clock_enable_0 = HB1L70;
QB4_q_b[15]_PORT_B_data_out = MEMORY(QB4_q_b[15]_PORT_A_data_in_reg, , QB4_q_b[15]_PORT_A_address_reg, QB4_q_b[15]_PORT_B_address_reg, QB4_q_b[15]_PORT_A_write_enable_reg, , , QB4_q_b[15]_PORT_B_read_enable_reg, , , QB4_q_b[15]_clock_0, QB4_q_b[15]_clock_1, QB4_q_b[15]_clock_enable_0, , , , , );
QB4_q_b[15] = QB4_q_b[15]_PORT_B_data_out[0];


--HB1_data_out_shift_reg[14] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[14]
--register power-up is low

HB1_data_out_shift_reg[14] = DFFEAS(HB1L92, KF1_outclk_wire[0],  ,  , HB1L83,  ,  , HB1L81,  );


--ZB1L2 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~1
ZB1L2_adder_eqn = ( ZB1_clk_counter[11] ) + ( GND ) + ( ZB1L7 );
ZB1L2 = SUM(ZB1L2_adder_eqn);


--YD1_E_shift_rot_result[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4]
--register power-up is low

YD1_E_shift_rot_result[4] = DFFEAS(YD1L480, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1_E_src1[4],  ,  , YD1_E_new_inst);


--YD1L102 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~1
YD1L102_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[4]) ) + ( YD1_E_src1[4] ) + ( YD1L207 );
YD1L102 = SUM(YD1L102_adder_eqn);

--YD1L103 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~2
YD1L103_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[4]) ) + ( YD1_E_src1[4] ) + ( YD1L207 );
YD1L103 = CARRY(YD1L103_adder_eqn);


--YD1_E_shift_rot_result[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6]
--register power-up is low

YD1_E_shift_rot_result[6] = DFFEAS(YD1L482, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1_E_src1[6],  ,  , YD1_E_new_inst);


--YD1_E_src2[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]
--register power-up is low

YD1_E_src2[6] = DFFEAS(YD1_D_iw[12], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , DE2_q_b[6],  , YD1L556, !YD1_R_src2_use_imm);


--YD1L106 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~5
YD1L106_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[6]) ) + ( YD1_E_src1[6] ) + ( YD1L111 );
YD1L106 = SUM(YD1L106_adder_eqn);

--YD1L107 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~6
YD1L107_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[6]) ) + ( YD1_E_src1[6] ) + ( YD1L111 );
YD1L107 = CARRY(YD1L107_adder_eqn);


--YD1_E_shift_rot_result[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5]
--register power-up is low

YD1_E_shift_rot_result[5] = DFFEAS(YD1L481, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1_E_src1[5],  ,  , YD1_E_new_inst);


--YD1_E_src2[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]
--register power-up is low

YD1_E_src2[5] = DFFEAS(YD1_D_iw[11], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , DE2_q_b[5],  , YD1L556, !YD1_R_src2_use_imm);


--YD1L110 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~9
YD1L110_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[5]) ) + ( YD1_E_src1[5] ) + ( YD1L103 );
YD1L110 = SUM(YD1L110_adder_eqn);

--YD1L111 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~10
YD1L111_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[5]) ) + ( YD1_E_src1[5] ) + ( YD1L103 );
YD1L111 = CARRY(YD1L111_adder_eqn);


--YD1_E_shift_rot_result[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]
--register power-up is low

YD1_E_shift_rot_result[20] = DFFEAS(YD1L496, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1_E_src1[20],  ,  , YD1_E_new_inst);


--YD1_E_src2[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[20]
--register power-up is low

YD1_E_src2[20] = DFFEAS(YD1L802, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L814,  );


--YD1L114 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~13
YD1L114_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[20]) ) + ( YD1_E_src1[20] ) + ( YD1L131 );
YD1L114 = SUM(YD1L114_adder_eqn);

--YD1L115 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~14
YD1L115_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[20]) ) + ( YD1_E_src1[20] ) + ( YD1L131 );
YD1L115 = CARRY(YD1L115_adder_eqn);


--YD1_E_shift_rot_result[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]
--register power-up is low

YD1_E_shift_rot_result[25] = DFFEAS(YD1L501, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1_E_src1[25],  ,  , YD1_E_new_inst);


--YD1_E_src2[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[25]
--register power-up is low

YD1_E_src2[25] = DFFEAS(YD1L807, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L814,  );


--YD1L118 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~17
YD1L118_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[25]) ) + ( YD1_E_src1[25] ) + ( YD1L147 );
YD1L118 = SUM(YD1L118_adder_eqn);

--YD1L119 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~18
YD1L119_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[25]) ) + ( YD1_E_src1[25] ) + ( YD1L147 );
YD1L119 = CARRY(YD1L119_adder_eqn);


--YD1_E_shift_rot_result[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21]
--register power-up is low

YD1_E_shift_rot_result[21] = DFFEAS(YD1L497, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1_E_src1[21],  ,  , YD1_E_new_inst);


--YD1_E_src2[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[21]
--register power-up is low

YD1_E_src2[21] = DFFEAS(YD1L803, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L814,  );


--YD1L122 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~21
YD1L122_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[21]) ) + ( YD1_E_src1[21] ) + ( YD1L115 );
YD1L122 = SUM(YD1L122_adder_eqn);

--YD1L123 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~22
YD1L123_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[21]) ) + ( YD1_E_src1[21] ) + ( YD1L115 );
YD1L123 = CARRY(YD1L123_adder_eqn);


--YD1_E_shift_rot_result[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]
--register power-up is low

YD1_E_shift_rot_result[18] = DFFEAS(YD1L494, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1_E_src1[18],  ,  , YD1_E_new_inst);


--YD1_E_src2[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[18]
--register power-up is low

YD1_E_src2[18] = DFFEAS(YD1L800, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L814,  );


--YD1L126 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~25
YD1L126_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[18]) ) + ( YD1_E_src1[18] ) + ( YD1L163 );
YD1L126 = SUM(YD1L126_adder_eqn);

--YD1L127 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~26
YD1L127_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[18]) ) + ( YD1_E_src1[18] ) + ( YD1L163 );
YD1L127 = CARRY(YD1L127_adder_eqn);


--YD1_E_shift_rot_result[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19]
--register power-up is low

YD1_E_shift_rot_result[19] = DFFEAS(YD1L495, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1_E_src1[19],  ,  , YD1_E_new_inst);


--YD1_E_src2[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[19]
--register power-up is low

YD1_E_src2[19] = DFFEAS(YD1L801, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L814,  );


--YD1L130 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~29
YD1L130_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[19]) ) + ( YD1_E_src1[19] ) + ( YD1L127 );
YD1L130 = SUM(YD1L130_adder_eqn);

--YD1L131 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~30
YD1L131_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[19]) ) + ( YD1_E_src1[19] ) + ( YD1L127 );
YD1L131 = CARRY(YD1L131_adder_eqn);


--YD1_E_shift_rot_result[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]
--register power-up is low

YD1_E_shift_rot_result[22] = DFFEAS(YD1L498, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1_E_src1[22],  ,  , YD1_E_new_inst);


--YD1_E_src2[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[22]
--register power-up is low

YD1_E_src2[22] = DFFEAS(YD1L804, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L814,  );


--YD1L134 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~33
YD1L134_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[22]) ) + ( YD1_E_src1[22] ) + ( YD1L123 );
YD1L134 = SUM(YD1L134_adder_eqn);

--YD1L135 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~34
YD1L135_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[22]) ) + ( YD1_E_src1[22] ) + ( YD1L123 );
YD1L135 = CARRY(YD1L135_adder_eqn);


--YD1_E_shift_rot_result[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]
--register power-up is low

YD1_E_shift_rot_result[23] = DFFEAS(YD1L499, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1_E_src1[23],  ,  , YD1_E_new_inst);


--YD1_E_src2[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[23]
--register power-up is low

YD1_E_src2[23] = DFFEAS(YD1L805, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L814,  );


--YD1L138 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~37
YD1L138_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[23]) ) + ( YD1_E_src1[23] ) + ( YD1L135 );
YD1L138 = SUM(YD1L138_adder_eqn);

--YD1L139 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~38
YD1L139_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[23]) ) + ( YD1_E_src1[23] ) + ( YD1L135 );
YD1L139 = CARRY(YD1L139_adder_eqn);


--YD1_E_shift_rot_result[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]
--register power-up is low

YD1_E_shift_rot_result[26] = DFFEAS(YD1L502, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1_E_src1[26],  ,  , YD1_E_new_inst);


--YD1_E_src2[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[26]
--register power-up is low

YD1_E_src2[26] = DFFEAS(YD1L808, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L814,  );


--YD1L142 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~41
YD1L142_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[26]) ) + ( YD1_E_src1[26] ) + ( YD1L119 );
YD1L142 = SUM(YD1L142_adder_eqn);

--YD1L143 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~42
YD1L143_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[26]) ) + ( YD1_E_src1[26] ) + ( YD1L119 );
YD1L143 = CARRY(YD1L143_adder_eqn);


--YD1_E_shift_rot_result[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]
--register power-up is low

YD1_E_shift_rot_result[24] = DFFEAS(YD1L500, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1_E_src1[24],  ,  , YD1_E_new_inst);


--YD1_E_src2[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[24]
--register power-up is low

YD1_E_src2[24] = DFFEAS(YD1L806, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L814,  );


--YD1L146 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~45
YD1L146_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[24]) ) + ( YD1_E_src1[24] ) + ( YD1L139 );
YD1L146 = SUM(YD1L146_adder_eqn);

--YD1L147 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~46
YD1L147_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[24]) ) + ( YD1_E_src1[24] ) + ( YD1L139 );
YD1L147 = CARRY(YD1L147_adder_eqn);


--YD1_E_shift_rot_result[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13]
--register power-up is low

YD1_E_shift_rot_result[13] = DFFEAS(YD1L489, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1_E_src1[13],  ,  , YD1_E_new_inst);


--YD1_E_src2[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]
--register power-up is low

YD1_E_src2[13] = DFFEAS(YD1_D_iw[19], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , DE2_q_b[13],  , YD1L556, !YD1_R_src2_use_imm);


--YD1L150 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~49
YD1L150_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[13]) ) + ( YD1_E_src1[13] ) + ( YD1L191 );
YD1L150 = SUM(YD1L150_adder_eqn);

--YD1L151 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~50
YD1L151_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[13]) ) + ( YD1_E_src1[13] ) + ( YD1L191 );
YD1L151 = CARRY(YD1L151_adder_eqn);


--YD1_E_shift_rot_result[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14]
--register power-up is low

YD1_E_shift_rot_result[14] = DFFEAS(YD1L490, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1_E_src1[14],  ,  , YD1_E_new_inst);


--YD1_E_src2[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]
--register power-up is low

YD1_E_src2[14] = DFFEAS(YD1_D_iw[20], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , DE2_q_b[14],  , YD1L556, !YD1_R_src2_use_imm);


--YD1L154 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~53
YD1L154_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[14]) ) + ( YD1_E_src1[14] ) + ( YD1L151 );
YD1L154 = SUM(YD1L154_adder_eqn);

--YD1L155 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~54
YD1L155_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[14]) ) + ( YD1_E_src1[14] ) + ( YD1L151 );
YD1L155 = CARRY(YD1L155_adder_eqn);


--YD1_E_shift_rot_result[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]
--register power-up is low

YD1_E_shift_rot_result[15] = DFFEAS(YD1L491, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1_E_src1[15],  ,  , YD1_E_new_inst);


--YD1_E_src2[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]
--register power-up is low

YD1_E_src2[15] = DFFEAS(YD1_D_iw[21], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , DE2_q_b[15],  , YD1L556, !YD1_R_src2_use_imm);


--YD1L158 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~57
YD1L158_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[15]) ) + ( YD1_E_src1[15] ) + ( YD1L155 );
YD1L158 = SUM(YD1L158_adder_eqn);

--YD1L159 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~58
YD1L159_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[15]) ) + ( YD1_E_src1[15] ) + ( YD1L155 );
YD1L159 = CARRY(YD1L159_adder_eqn);


--YD1_E_shift_rot_result[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17]
--register power-up is low

YD1_E_shift_rot_result[17] = DFFEAS(YD1L493, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1_E_src1[17],  ,  , YD1_E_new_inst);


--YD1_E_src2[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[17]
--register power-up is low

YD1_E_src2[17] = DFFEAS(YD1L799, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L814,  );


--YD1L162 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~61
YD1L162_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[17]) ) + ( YD1_E_src1[17] ) + ( YD1L167 );
YD1L162 = SUM(YD1L162_adder_eqn);

--YD1L163 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~62
YD1L163_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[17]) ) + ( YD1_E_src1[17] ) + ( YD1L167 );
YD1L163 = CARRY(YD1L163_adder_eqn);


--YD1_E_shift_rot_result[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]
--register power-up is low

YD1_E_shift_rot_result[16] = DFFEAS(YD1L492, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1_E_src1[16],  ,  , YD1_E_new_inst);


--YD1_E_src2[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[16]
--register power-up is low

YD1_E_src2[16] = DFFEAS(YD1L798, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L814,  );


--YD1L166 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~65
YD1L166_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[16]) ) + ( YD1_E_src1[16] ) + ( YD1L159 );
YD1L166 = SUM(YD1L166_adder_eqn);

--YD1L167 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~66
YD1L167_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[16]) ) + ( YD1_E_src1[16] ) + ( YD1L159 );
YD1L167 = CARRY(YD1L167_adder_eqn);


--YD1_E_shift_rot_result[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7]
--register power-up is low

YD1_E_shift_rot_result[7] = DFFEAS(YD1L483, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1_E_src1[7],  ,  , YD1_E_new_inst);


--YD1_E_src2[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]
--register power-up is low

YD1_E_src2[7] = DFFEAS(YD1_D_iw[13], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , DE2_q_b[7],  , YD1L556, !YD1_R_src2_use_imm);


--YD1L170 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~69
YD1L170_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[7]) ) + ( YD1_E_src1[7] ) + ( YD1L107 );
YD1L170 = SUM(YD1L170_adder_eqn);

--YD1L171 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~70
YD1L171_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[7]) ) + ( YD1_E_src1[7] ) + ( YD1L107 );
YD1L171 = CARRY(YD1L171_adder_eqn);


--YD1_E_shift_rot_result[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8]
--register power-up is low

YD1_E_shift_rot_result[8] = DFFEAS(YD1L484, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1_E_src1[8],  ,  , YD1_E_new_inst);


--YD1_E_src2[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8]
--register power-up is low

YD1_E_src2[8] = DFFEAS(YD1_D_iw[14], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , DE2_q_b[8],  , YD1L556, !YD1_R_src2_use_imm);


--YD1L174 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~73
YD1L174_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[8]) ) + ( YD1_E_src1[8] ) + ( YD1L171 );
YD1L174 = SUM(YD1L174_adder_eqn);

--YD1L175 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~74
YD1L175_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[8]) ) + ( YD1_E_src1[8] ) + ( YD1L171 );
YD1L175 = CARRY(YD1L175_adder_eqn);


--YD1_E_shift_rot_result[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9]
--register power-up is low

YD1_E_shift_rot_result[9] = DFFEAS(YD1L485, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1_E_src1[9],  ,  , YD1_E_new_inst);


--YD1_E_src2[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]
--register power-up is low

YD1_E_src2[9] = DFFEAS(YD1_D_iw[15], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , DE2_q_b[9],  , YD1L556, !YD1_R_src2_use_imm);


--YD1L178 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~77
YD1L178_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[9]) ) + ( YD1_E_src1[9] ) + ( YD1L175 );
YD1L178 = SUM(YD1L178_adder_eqn);

--YD1L179 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~78
YD1L179_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[9]) ) + ( YD1_E_src1[9] ) + ( YD1L175 );
YD1L179 = CARRY(YD1L179_adder_eqn);


--YD1_E_shift_rot_result[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]
--register power-up is low

YD1_E_shift_rot_result[10] = DFFEAS(YD1L486, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1_E_src1[10],  ,  , YD1_E_new_inst);


--YD1_E_src2[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]
--register power-up is low

YD1_E_src2[10] = DFFEAS(YD1_D_iw[16], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , DE2_q_b[10],  , YD1L556, !YD1_R_src2_use_imm);


--YD1L182 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~81
YD1L182_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[10]) ) + ( YD1_E_src1[10] ) + ( YD1L179 );
YD1L182 = SUM(YD1L182_adder_eqn);

--YD1L183 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~82
YD1L183_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[10]) ) + ( YD1_E_src1[10] ) + ( YD1L179 );
YD1L183 = CARRY(YD1L183_adder_eqn);


--YD1_E_shift_rot_result[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11]
--register power-up is low

YD1_E_shift_rot_result[11] = DFFEAS(YD1L487, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1_E_src1[11],  ,  , YD1_E_new_inst);


--YD1_E_src2[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]
--register power-up is low

YD1_E_src2[11] = DFFEAS(YD1_D_iw[17], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , DE2_q_b[11],  , YD1L556, !YD1_R_src2_use_imm);


--YD1L186 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~85
YD1L186_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[11]) ) + ( YD1_E_src1[11] ) + ( YD1L183 );
YD1L186 = SUM(YD1L186_adder_eqn);

--YD1L187 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~86
YD1L187_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[11]) ) + ( YD1_E_src1[11] ) + ( YD1L183 );
YD1L187 = CARRY(YD1L187_adder_eqn);


--YD1_E_shift_rot_result[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12]
--register power-up is low

YD1_E_shift_rot_result[12] = DFFEAS(YD1L488, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1_E_src1[12],  ,  , YD1_E_new_inst);


--YD1_E_src2[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12]
--register power-up is low

YD1_E_src2[12] = DFFEAS(YD1_D_iw[18], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , DE2_q_b[12],  , YD1L556, !YD1_R_src2_use_imm);


--YD1L190 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~89
YD1L190_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[12]) ) + ( YD1_E_src1[12] ) + ( YD1L187 );
YD1L190 = SUM(YD1L190_adder_eqn);

--YD1L191 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~90
YD1L191_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[12]) ) + ( YD1_E_src1[12] ) + ( YD1L187 );
YD1L191 = CARRY(YD1L191_adder_eqn);


--YD1_R_ctrl_st is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_st
--register power-up is low

YD1_R_ctrl_st = DFFEAS(YD1L294, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , !YD1_D_iw[2],  );


--S1_s_serial_transfer.STATE_6_POST_READ is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_6_POST_READ
--register power-up is low

S1_s_serial_transfer.STATE_6_POST_READ = DFFEAS(S1L7, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--YD1_F_pc[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10]
--register power-up is low

YD1_F_pc[10] = DFFEAS(YD1L707, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1_W_valid,  ,  , YD1_R_ctrl_exception,  );


--YD1_F_pc[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9]
--register power-up is low

YD1_F_pc[9] = DFFEAS(YD1L706, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1_W_valid,  ,  , YD1_R_ctrl_exception,  );


--YD1_F_pc[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12]
--register power-up is low

YD1_F_pc[12] = DFFEAS(YD1L709, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1_W_valid,  ,  , YD1_R_ctrl_exception,  );


--YD1_F_pc[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[23]
--register power-up is low

YD1_F_pc[23] = DFFEAS(YD1L720, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1_W_valid,  ,  , YD1_R_ctrl_exception,  );


--YD1_F_pc[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[22]
--register power-up is low

YD1_F_pc[22] = DFFEAS(YD1L719, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1_W_valid,  ,  , YD1_R_ctrl_exception,  );


--YD1_F_pc[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[21]
--register power-up is low

YD1_F_pc[21] = DFFEAS(YD1L718, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1_W_valid,  ,  , YD1_R_ctrl_exception,  );


--YD1_F_pc[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[20]
--register power-up is low

YD1_F_pc[20] = DFFEAS(YD1L717, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1_W_valid,  ,  , YD1_R_ctrl_exception,  );


--YD1_F_pc[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[19]
--register power-up is low

YD1_F_pc[19] = DFFEAS(YD1L716, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1_W_valid,  ,  , YD1_R_ctrl_exception,  );


--YD1_F_pc[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[18]
--register power-up is low

YD1_F_pc[18] = DFFEAS(YD1L715, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1_W_valid,  ,  , YD1_R_ctrl_exception,  );


--YD1_F_pc[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[17]
--register power-up is low

YD1_F_pc[17] = DFFEAS(YD1L714, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1_W_valid,  ,  , YD1_R_ctrl_exception,  );


--YD1_F_pc[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[16]
--register power-up is low

YD1_F_pc[16] = DFFEAS(YD1L713, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1_W_valid,  ,  , YD1_R_ctrl_exception,  );


--YD1_F_pc[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[15]
--register power-up is low

YD1_F_pc[15] = DFFEAS(YD1L712, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1_W_valid,  ,  , YD1_R_ctrl_exception,  );


--YD1_F_pc[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[13]
--register power-up is low

YD1_F_pc[13] = DFFEAS(YD1L710, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1_W_valid,  ,  , YD1_R_ctrl_exception,  );


--YD1_F_pc[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11]
--register power-up is low

YD1_F_pc[11] = DFFEAS(YD1L708, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1_W_valid,  ,  , YD1_R_ctrl_exception,  );


--NC8_mem[0][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]
--register power-up is low

NC8_mem[0][87] = DFFEAS(MC8L14, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC8L1, NC8_mem[1][87],  ,  , NC8_mem_used[1]);


--NC8_mem[0][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]
--register power-up is low

NC8_mem[0][19] = DFFEAS(XC2L70, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC8L1, NC8_mem[1][19],  ,  , NC8_mem_used[1]);


--JD8_burst_uncompress_address_base[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]
--register power-up is low

JD8_burst_uncompress_address_base[1] = DFFEAS(A1L212, KF1_outclk_wire[0], !BB1_r_sync_rst,  , MC8L2, NC8_mem[0][19],  ,  , !NC8_mem[0][52]);


--JD8_burst_uncompress_address_offset[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]
--register power-up is low

JD8_burst_uncompress_address_offset[1] = DFFEAS(JD8L2, KF1_outclk_wire[0], !BB1_r_sync_rst,  , MC8L2, A1L212,  ,  , !NC8_mem[0][52]);


--NC8_mem[0][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][88]
--register power-up is low

NC8_mem[0][88] = DFFEAS(XC2L95, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC8L1, NC8_mem[1][88],  ,  , NC8_mem_used[1]);


--DE2_q_b[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE2_q_b[0]_PORT_A_data_in = YD1L883;
DE2_q_b[0]_PORT_A_data_in_reg = DFFE(DE2_q_b[0]_PORT_A_data_in, DE2_q_b[0]_clock_0, , , );
DE2_q_b[0]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE2_q_b[0]_PORT_A_address_reg = DFFE(DE2_q_b[0]_PORT_A_address, DE2_q_b[0]_clock_0, , , );
DE2_q_b[0]_PORT_B_address = BUS(YD1_D_iw[22], YD1_D_iw[23], YD1_D_iw[24], YD1_D_iw[25], YD1_D_iw[26]);
DE2_q_b[0]_PORT_B_address_reg = DFFE(DE2_q_b[0]_PORT_B_address, DE2_q_b[0]_clock_1, , , );
DE2_q_b[0]_PORT_A_write_enable = YD1_W_rf_wren;
DE2_q_b[0]_PORT_A_write_enable_reg = DFFE(DE2_q_b[0]_PORT_A_write_enable, DE2_q_b[0]_clock_0, , , );
DE2_q_b[0]_PORT_B_read_enable = VCC;
DE2_q_b[0]_PORT_B_read_enable_reg = DFFE(DE2_q_b[0]_PORT_B_read_enable, DE2_q_b[0]_clock_1, , , );
DE2_q_b[0]_clock_0 = KF1_outclk_wire[0];
DE2_q_b[0]_clock_1 = KF1_outclk_wire[0];
DE2_q_b[0]_clock_enable_0 = YD1_W_rf_wren;
DE2_q_b[0]_PORT_B_data_out = MEMORY(DE2_q_b[0]_PORT_A_data_in_reg, , DE2_q_b[0]_PORT_A_address_reg, DE2_q_b[0]_PORT_B_address_reg, DE2_q_b[0]_PORT_A_write_enable_reg, , , DE2_q_b[0]_PORT_B_read_enable_reg, , , DE2_q_b[0]_clock_0, DE2_q_b[0]_clock_1, DE2_q_b[0]_clock_enable_0, , , , , );
DE2_q_b[0] = DE2_q_b[0]_PORT_B_data_out[0];


--YD1L194 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~93
YD1L194_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[0]) ) + ( YD1_E_src1[0] ) + ( YD1L211 );
YD1L194 = SUM(YD1L194_adder_eqn);

--YD1L195 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~94
YD1L195_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[0]) ) + ( YD1_E_src1[0] ) + ( YD1L211 );
YD1L195 = CARRY(YD1L195_adder_eqn);


--YD1_D_iw[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0]
--register power-up is low

YD1_D_iw[0] = DFFEAS(YD1L633, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L726,  ,  , YD1L1101,  );


--YD1_D_iw[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[2]
--register power-up is low

YD1_D_iw[2] = DFFEAS(YD1L635, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L726,  ,  , YD1L1101,  );


--YD1L198 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~97
YD1L198_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[1]) ) + ( YD1_E_src1[1] ) + ( YD1L195 );
YD1L198 = SUM(YD1L198_adder_eqn);

--YD1L199 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~98
YD1L199_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[1]) ) + ( YD1_E_src1[1] ) + ( YD1L195 );
YD1L199 = CARRY(YD1L199_adder_eqn);


--YD1_E_shift_rot_result[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2]
--register power-up is low

YD1_E_shift_rot_result[2] = DFFEAS(YD1L478, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1_E_src1[2],  ,  , YD1_E_new_inst);


--YD1L202 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~101
YD1L202_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[2]) ) + ( YD1_E_src1[2] ) + ( YD1L199 );
YD1L202 = SUM(YD1L202_adder_eqn);

--YD1L203 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~102
YD1L203_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[2]) ) + ( YD1_E_src1[2] ) + ( YD1L199 );
YD1L203 = CARRY(YD1L203_adder_eqn);


--YD1_E_shift_rot_result[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]
--register power-up is low

YD1_E_shift_rot_result[3] = DFFEAS(YD1L479, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1_E_src1[3],  ,  , YD1_E_new_inst);


--YD1L206 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~105
YD1L206_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[3]) ) + ( YD1_E_src1[3] ) + ( YD1L203 );
YD1L206 = SUM(YD1L206_adder_eqn);

--YD1L207 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~106
YD1L207_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[3]) ) + ( YD1_E_src1[3] ) + ( YD1L203 );
YD1L207 = CARRY(YD1L207_adder_eqn);


--ZB1_clk_counter[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[5]
--register power-up is low

ZB1_clk_counter[5] = DFFEAS(ZB1L10, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--ZB1_clk_counter[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[1]
--register power-up is low

ZB1_clk_counter[1] = DFFEAS(ZB1L14, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--ZB1_clk_counter[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[6]
--register power-up is low

ZB1_clk_counter[6] = DFFEAS(ZB1L18, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--ZB1_clk_counter[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[4]
--register power-up is low

ZB1_clk_counter[4] = DFFEAS(ZB1L22, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--ZB1_clk_counter[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[3]
--register power-up is low

ZB1_clk_counter[3] = DFFEAS(ZB1L26, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--ZB1_clk_counter[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[2]
--register power-up is low

ZB1_clk_counter[2] = DFFEAS(ZB1L30, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--ZB1_clk_counter[10] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[10]
--register power-up is low

ZB1_clk_counter[10] = DFFEAS(ZB1L6, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--ZB1_clk_counter[9] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[9]
--register power-up is low

ZB1_clk_counter[9] = DFFEAS(ZB1L34, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--ZB1_clk_counter[8] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[8]
--register power-up is low

ZB1_clk_counter[8] = DFFEAS(ZB1L38, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--ZB1_clk_counter[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[7]
--register power-up is low

ZB1_clk_counter[7] = DFFEAS(ZB1L42, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--WB1_s_serial_protocol.STATE_4_TRANSFER is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER
--register power-up is low

WB1_s_serial_protocol.STATE_4_TRANSFER = DFFEAS(WB1L5, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--ZB1_middle_of_low_level is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_low_level
--register power-up is low

ZB1_middle_of_low_level = DFFEAS(ZB1L63, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--WB1_counter[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[4]
--register power-up is low

WB1_counter[4] = DFFEAS(WB1L16, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--WB1_counter[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[3]
--register power-up is low

WB1_counter[3] = DFFEAS(WB1L17, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--WB1_counter[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[2]
--register power-up is low

WB1_counter[2] = DFFEAS(WB1L18, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--WB1_counter[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[0]
--register power-up is low

WB1_counter[0] = DFFEAS(WB1L19, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--WB1_counter[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[1]
--register power-up is low

WB1_counter[1] = DFFEAS(WB1L20, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--UB1_rom_address[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[3]
--register power-up is low

UB1_rom_address[3] = DFFEAS(UB1L1, KF1_outclk_wire[0],  ,  , UB1L38,  ,  , S1_internal_reset,  );


--UB1_rom_address[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[1]
--register power-up is low

UB1_rom_address[1] = DFFEAS(UB1L2, KF1_outclk_wire[0],  ,  , UB1L38,  ,  , S1_internal_reset,  );


--UB1_rom_address[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[2]
--register power-up is low

UB1_rom_address[2] = DFFEAS(UB1L3, KF1_outclk_wire[0],  ,  , UB1L38,  ,  , S1_internal_reset,  );


--UB1_rom_address[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[4]
--register power-up is low

UB1_rom_address[4] = DFFEAS(UB1L4, KF1_outclk_wire[0],  ,  , UB1L38,  ,  , S1_internal_reset,  );


--UB1_rom_address[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[5]
--register power-up is low

UB1_rom_address[5] = DFFEAS(UB1L5, KF1_outclk_wire[0],  ,  , UB1L38,  ,  , S1_internal_reset,  );


--AC1_count[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]
--register power-up is low

AC1_count[1] = AMPP_FUNCTION(A1L158, AC1_count[0], !A1L150, !A1L156, AC1L57);


--AC1_td_shift[9] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]
--register power-up is low

AC1_td_shift[9] = AMPP_FUNCTION(A1L158, AC1L70, !A1L150, !A1L156, AC1L57);


--UE1_sr[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2]
--register power-up is low

UE1_sr[2] = DFFEAS(UE1L58, A1L184,  ,  , UE1L25,  ,  , UE1L24,  );


--GE1_break_readreg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]
--register power-up is low

GE1_break_readreg[0] = DFFEAS(TE1_jdo[0], KF1_outclk_wire[0],  ,  , GE1L18,  ,  , GE1L19,  );


--W1_oe is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe
--register power-up is low

W1_oe = DFFEAS(W1L225, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , !W1_m_state.000010000,  );


--WB1_shiftreg_data[26] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[26]
--register power-up is low

WB1_shiftreg_data[26] = DFFEAS(WB1L67, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--WB1_s_serial_protocol.STATE_2_RESTART_BIT is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT
--register power-up is low

WB1_s_serial_protocol.STATE_2_RESTART_BIT = DFFEAS(WB1L3, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--WB1_shiftreg_mask[26] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[26]
--register power-up is low

WB1_shiftreg_mask[26] = DFFEAS(WB1L126, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--W1L2 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~1
W1L2_adder_eqn = ( !W1_refresh_counter[7] ) + ( VCC ) + ( W1L35 );
W1L2 = SUM(W1L2_adder_eqn);

--W1L3 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~2
W1L3_adder_eqn = ( !W1_refresh_counter[7] ) + ( VCC ) + ( W1L35 );
W1L3 = CARRY(W1L3_adder_eqn);


--W1L6 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~5
W1L6_adder_eqn = ( W1_refresh_counter[1] ) + ( VCC ) + ( W1L11 );
W1L6 = SUM(W1L6_adder_eqn);

--W1L7 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~6
W1L7_adder_eqn = ( W1_refresh_counter[1] ) + ( VCC ) + ( W1L11 );
W1L7 = CARRY(W1L7_adder_eqn);


--W1L10 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~9
W1L10_adder_eqn = ( W1_refresh_counter[0] ) + ( VCC ) + ( !VCC );
W1L10 = SUM(W1L10_adder_eqn);

--W1L11 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~10
W1L11_adder_eqn = ( W1_refresh_counter[0] ) + ( VCC ) + ( !VCC );
W1L11 = CARRY(W1L11_adder_eqn);


--W1L14 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~13
W1L14_adder_eqn = ( !W1_refresh_counter[12] ) + ( VCC ) + ( W1L19 );
W1L14 = SUM(W1L14_adder_eqn);


--W1L18 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~17
W1L18_adder_eqn = ( W1_refresh_counter[11] ) + ( VCC ) + ( W1L23 );
W1L18 = SUM(W1L18_adder_eqn);

--W1L19 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~18
W1L19_adder_eqn = ( W1_refresh_counter[11] ) + ( VCC ) + ( W1L23 );
W1L19 = CARRY(W1L19_adder_eqn);


--W1L22 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~21
W1L22_adder_eqn = ( W1_refresh_counter[10] ) + ( VCC ) + ( W1L27 );
W1L22 = SUM(W1L22_adder_eqn);

--W1L23 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~22
W1L23_adder_eqn = ( W1_refresh_counter[10] ) + ( VCC ) + ( W1L27 );
W1L23 = CARRY(W1L23_adder_eqn);


--W1L26 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~25
W1L26_adder_eqn = ( !W1_refresh_counter[9] ) + ( VCC ) + ( W1L31 );
W1L26 = SUM(W1L26_adder_eqn);

--W1L27 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~26
W1L27_adder_eqn = ( !W1_refresh_counter[9] ) + ( VCC ) + ( W1L31 );
W1L27 = CARRY(W1L27_adder_eqn);


--W1L30 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~29
W1L30_adder_eqn = ( !W1_refresh_counter[8] ) + ( VCC ) + ( W1L3 );
W1L30 = SUM(W1L30_adder_eqn);

--W1L31 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~30
W1L31_adder_eqn = ( !W1_refresh_counter[8] ) + ( VCC ) + ( W1L3 );
W1L31 = CARRY(W1L31_adder_eqn);


--W1L34 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~33
W1L34_adder_eqn = ( W1_refresh_counter[6] ) + ( VCC ) + ( W1L39 );
W1L34 = SUM(W1L34_adder_eqn);

--W1L35 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~34
W1L35_adder_eqn = ( W1_refresh_counter[6] ) + ( VCC ) + ( W1L39 );
W1L35 = CARRY(W1L35_adder_eqn);


--W1L38 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~37
W1L38_adder_eqn = ( W1_refresh_counter[5] ) + ( VCC ) + ( W1L43 );
W1L38 = SUM(W1L38_adder_eqn);

--W1L39 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~38
W1L39_adder_eqn = ( W1_refresh_counter[5] ) + ( VCC ) + ( W1L43 );
W1L39 = CARRY(W1L39_adder_eqn);


--W1L42 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~41
W1L42_adder_eqn = ( W1_refresh_counter[4] ) + ( VCC ) + ( W1L47 );
W1L42 = SUM(W1L42_adder_eqn);

--W1L43 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~42
W1L43_adder_eqn = ( W1_refresh_counter[4] ) + ( VCC ) + ( W1L47 );
W1L43 = CARRY(W1L43_adder_eqn);


--W1L46 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~45
W1L46_adder_eqn = ( !W1_refresh_counter[3] ) + ( VCC ) + ( W1L51 );
W1L46 = SUM(W1L46_adder_eqn);

--W1L47 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~46
W1L47_adder_eqn = ( !W1_refresh_counter[3] ) + ( VCC ) + ( W1L51 );
W1L47 = CARRY(W1L47_adder_eqn);


--W1L50 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~49
W1L50_adder_eqn = ( W1_refresh_counter[2] ) + ( VCC ) + ( W1L7 );
W1L50 = SUM(W1L50_adder_eqn);

--W1L51 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~50
W1L51_adder_eqn = ( W1_refresh_counter[2] ) + ( VCC ) + ( W1L7 );
W1L51 = CARRY(W1L51_adder_eqn);


--YD1_d_writedata[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15]
--register power-up is low

YD1_d_writedata[15] = DFFEAS(DE2_q_b[7], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , DE2_q_b[15],  ,  , YD1L278);


--TB3_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0]
--register power-up is low

TB3_counter_reg_bit[0] = DFFEAS(TB3_counter_comb_bita0, KF1_outclk_wire[0],  ,  , TB3L1,  ,  , !R1L6,  );


--TB3_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[1]
--register power-up is low

TB3_counter_reg_bit[1] = DFFEAS(TB3_counter_comb_bita1, KF1_outclk_wire[0],  ,  , TB3L1,  ,  , !R1L6,  );


--TB3_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[2]
--register power-up is low

TB3_counter_reg_bit[2] = DFFEAS(TB3_counter_comb_bita2, KF1_outclk_wire[0],  ,  , TB3L1,  ,  , !R1L6,  );


--TB3_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[3]
--register power-up is low

TB3_counter_reg_bit[3] = DFFEAS(TB3_counter_comb_bita3, KF1_outclk_wire[0],  ,  , TB3L1,  ,  , !R1L6,  );


--TB3_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[4]
--register power-up is low

TB3_counter_reg_bit[4] = DFFEAS(TB3_counter_comb_bita4, KF1_outclk_wire[0],  ,  , TB3L1,  ,  , !R1L6,  );


--TB3_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[5]
--register power-up is low

TB3_counter_reg_bit[5] = DFFEAS(TB3_counter_comb_bita5, KF1_outclk_wire[0],  ,  , TB3L1,  ,  , !R1L6,  );


--TB3_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[6]
--register power-up is low

TB3_counter_reg_bit[6] = DFFEAS(TB3_counter_comb_bita6, KF1_outclk_wire[0],  ,  , TB3L1,  ,  , !R1L6,  );


--RB3_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0]
--register power-up is low

RB3_counter_reg_bit[0] = DFFEAS(RB3_counter_comb_bita0, KF1_outclk_wire[0],  ,  , RB3L1,  ,  , !R1L6,  );


--RB3_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[1]
--register power-up is low

RB3_counter_reg_bit[1] = DFFEAS(RB3_counter_comb_bita1, KF1_outclk_wire[0],  ,  , RB3L1,  ,  , !R1L6,  );


--RB3_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2]
--register power-up is low

RB3_counter_reg_bit[2] = DFFEAS(RB3_counter_comb_bita2, KF1_outclk_wire[0],  ,  , RB3L1,  ,  , !R1L6,  );


--RB3_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[3]
--register power-up is low

RB3_counter_reg_bit[3] = DFFEAS(RB3_counter_comb_bita3, KF1_outclk_wire[0],  ,  , RB3L1,  ,  , !R1L6,  );


--RB3_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[4]
--register power-up is low

RB3_counter_reg_bit[4] = DFFEAS(RB3_counter_comb_bita4, KF1_outclk_wire[0],  ,  , RB3L1,  ,  , !R1L6,  );


--RB3_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[5]
--register power-up is low

RB3_counter_reg_bit[5] = DFFEAS(RB3_counter_comb_bita5, KF1_outclk_wire[0],  ,  , RB3L1,  ,  , !R1L6,  );


--TB4_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0]
--register power-up is low

TB4_counter_reg_bit[0] = DFFEAS(TB4_counter_comb_bita0, KF1_outclk_wire[0],  ,  , TB4L1,  ,  , !R1L6,  );


--TB4_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[1]
--register power-up is low

TB4_counter_reg_bit[1] = DFFEAS(TB4_counter_comb_bita1, KF1_outclk_wire[0],  ,  , TB4L1,  ,  , !R1L6,  );


--TB4_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[2]
--register power-up is low

TB4_counter_reg_bit[2] = DFFEAS(TB4_counter_comb_bita2, KF1_outclk_wire[0],  ,  , TB4L1,  ,  , !R1L6,  );


--TB4_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[3]
--register power-up is low

TB4_counter_reg_bit[3] = DFFEAS(TB4_counter_comb_bita3, KF1_outclk_wire[0],  ,  , TB4L1,  ,  , !R1L6,  );


--TB4_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[4]
--register power-up is low

TB4_counter_reg_bit[4] = DFFEAS(TB4_counter_comb_bita4, KF1_outclk_wire[0],  ,  , TB4L1,  ,  , !R1L6,  );


--TB4_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[5]
--register power-up is low

TB4_counter_reg_bit[5] = DFFEAS(TB4_counter_comb_bita5, KF1_outclk_wire[0],  ,  , TB4L1,  ,  , !R1L6,  );


--TB4_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[6]
--register power-up is low

TB4_counter_reg_bit[6] = DFFEAS(TB4_counter_comb_bita6, KF1_outclk_wire[0],  ,  , TB4L1,  ,  , !R1L6,  );


--RB4_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0]
--register power-up is low

RB4_counter_reg_bit[0] = DFFEAS(RB4_counter_comb_bita0, KF1_outclk_wire[0],  ,  , RB4L1,  ,  , !R1L6,  );


--RB4_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[1]
--register power-up is low

RB4_counter_reg_bit[1] = DFFEAS(RB4_counter_comb_bita1, KF1_outclk_wire[0],  ,  , RB4L1,  ,  , !R1L6,  );


--RB4_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2]
--register power-up is low

RB4_counter_reg_bit[2] = DFFEAS(RB4_counter_comb_bita2, KF1_outclk_wire[0],  ,  , RB4L1,  ,  , !R1L6,  );


--RB4_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[3]
--register power-up is low

RB4_counter_reg_bit[3] = DFFEAS(RB4_counter_comb_bita3, KF1_outclk_wire[0],  ,  , RB4L1,  ,  , !R1L6,  );


--RB4_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[4]
--register power-up is low

RB4_counter_reg_bit[4] = DFFEAS(RB4_counter_comb_bita4, KF1_outclk_wire[0],  ,  , RB4L1,  ,  , !R1L6,  );


--RB4_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[5]
--register power-up is low

RB4_counter_reg_bit[5] = DFFEAS(RB4_counter_comb_bita5, KF1_outclk_wire[0],  ,  , RB4L1,  ,  , !R1L6,  );


--QB3_q_b[14] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB3_q_b[14]_PORT_A_data_in = YD1_d_writedata[14];
QB3_q_b[14]_PORT_A_data_in_reg = DFFE(QB3_q_b[14]_PORT_A_data_in, QB3_q_b[14]_clock_0, , , );
QB3_q_b[14]_PORT_A_address = BUS(TB3_counter_reg_bit[0], TB3_counter_reg_bit[1], TB3_counter_reg_bit[2], TB3_counter_reg_bit[3], TB3_counter_reg_bit[4], TB3_counter_reg_bit[5], TB3_counter_reg_bit[6]);
QB3_q_b[14]_PORT_A_address_reg = DFFE(QB3_q_b[14]_PORT_A_address, QB3_q_b[14]_clock_0, , , );
QB3_q_b[14]_PORT_B_address = BUS(NB3L22, NB3L23, NB3L24, NB3L25, NB3L26, NB3L27, NB3L28);
QB3_q_b[14]_PORT_B_address_reg = DFFE(QB3_q_b[14]_PORT_B_address, QB3_q_b[14]_clock_1, , , );
QB3_q_b[14]_PORT_A_write_enable = HB1L68;
QB3_q_b[14]_PORT_A_write_enable_reg = DFFE(QB3_q_b[14]_PORT_A_write_enable, QB3_q_b[14]_clock_0, , , );
QB3_q_b[14]_PORT_B_read_enable = VCC;
QB3_q_b[14]_PORT_B_read_enable_reg = DFFE(QB3_q_b[14]_PORT_B_read_enable, QB3_q_b[14]_clock_1, , , );
QB3_q_b[14]_clock_0 = KF1_outclk_wire[0];
QB3_q_b[14]_clock_1 = KF1_outclk_wire[0];
QB3_q_b[14]_clock_enable_0 = HB1L68;
QB3_q_b[14]_PORT_B_data_out = MEMORY(QB3_q_b[14]_PORT_A_data_in_reg, , QB3_q_b[14]_PORT_A_address_reg, QB3_q_b[14]_PORT_B_address_reg, QB3_q_b[14]_PORT_A_write_enable_reg, , , QB3_q_b[14]_PORT_B_read_enable_reg, , , QB3_q_b[14]_clock_0, QB3_q_b[14]_clock_1, QB3_q_b[14]_clock_enable_0, , , , , );
QB3_q_b[14] = QB3_q_b[14]_PORT_B_data_out[0];


--QB4_q_b[14] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB4_q_b[14]_PORT_A_data_in = YD1_d_writedata[14];
QB4_q_b[14]_PORT_A_data_in_reg = DFFE(QB4_q_b[14]_PORT_A_data_in, QB4_q_b[14]_clock_0, , , );
QB4_q_b[14]_PORT_A_address = BUS(TB4_counter_reg_bit[0], TB4_counter_reg_bit[1], TB4_counter_reg_bit[2], TB4_counter_reg_bit[3], TB4_counter_reg_bit[4], TB4_counter_reg_bit[5], TB4_counter_reg_bit[6]);
QB4_q_b[14]_PORT_A_address_reg = DFFE(QB4_q_b[14]_PORT_A_address, QB4_q_b[14]_clock_0, , , );
QB4_q_b[14]_PORT_B_address = BUS(NB4L22, NB4L23, NB4L24, NB4L25, NB4L26, NB4L27, NB4L28);
QB4_q_b[14]_PORT_B_address_reg = DFFE(QB4_q_b[14]_PORT_B_address, QB4_q_b[14]_clock_1, , , );
QB4_q_b[14]_PORT_A_write_enable = HB1L70;
QB4_q_b[14]_PORT_A_write_enable_reg = DFFE(QB4_q_b[14]_PORT_A_write_enable, QB4_q_b[14]_clock_0, , , );
QB4_q_b[14]_PORT_B_read_enable = VCC;
QB4_q_b[14]_PORT_B_read_enable_reg = DFFE(QB4_q_b[14]_PORT_B_read_enable, QB4_q_b[14]_clock_1, , , );
QB4_q_b[14]_clock_0 = KF1_outclk_wire[0];
QB4_q_b[14]_clock_1 = KF1_outclk_wire[0];
QB4_q_b[14]_clock_enable_0 = HB1L70;
QB4_q_b[14]_PORT_B_data_out = MEMORY(QB4_q_b[14]_PORT_A_data_in_reg, , QB4_q_b[14]_PORT_A_address_reg, QB4_q_b[14]_PORT_B_address_reg, QB4_q_b[14]_PORT_A_write_enable_reg, , , QB4_q_b[14]_PORT_B_read_enable_reg, , , QB4_q_b[14]_clock_0, QB4_q_b[14]_clock_1, QB4_q_b[14]_clock_enable_0, , , , , );
QB4_q_b[14] = QB4_q_b[14]_PORT_B_data_out[0];


--HB1_data_out_shift_reg[13] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[13]
--register power-up is low

HB1_data_out_shift_reg[13] = DFFEAS(HB1L93, KF1_outclk_wire[0],  ,  , HB1L83,  ,  , HB1L81,  );


--DE2_q_b[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE2_q_b[3]_PORT_A_data_in = YD1L889;
DE2_q_b[3]_PORT_A_data_in_reg = DFFE(DE2_q_b[3]_PORT_A_data_in, DE2_q_b[3]_clock_0, , , );
DE2_q_b[3]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE2_q_b[3]_PORT_A_address_reg = DFFE(DE2_q_b[3]_PORT_A_address, DE2_q_b[3]_clock_0, , , );
DE2_q_b[3]_PORT_B_address = BUS(YD1_D_iw[22], YD1_D_iw[23], YD1_D_iw[24], YD1_D_iw[25], YD1_D_iw[26]);
DE2_q_b[3]_PORT_B_address_reg = DFFE(DE2_q_b[3]_PORT_B_address, DE2_q_b[3]_clock_1, , , );
DE2_q_b[3]_PORT_A_write_enable = YD1_W_rf_wren;
DE2_q_b[3]_PORT_A_write_enable_reg = DFFE(DE2_q_b[3]_PORT_A_write_enable, DE2_q_b[3]_clock_0, , , );
DE2_q_b[3]_PORT_B_read_enable = VCC;
DE2_q_b[3]_PORT_B_read_enable_reg = DFFE(DE2_q_b[3]_PORT_B_read_enable, DE2_q_b[3]_clock_1, , , );
DE2_q_b[3]_clock_0 = KF1_outclk_wire[0];
DE2_q_b[3]_clock_1 = KF1_outclk_wire[0];
DE2_q_b[3]_clock_enable_0 = YD1_W_rf_wren;
DE2_q_b[3]_PORT_B_data_out = MEMORY(DE2_q_b[3]_PORT_A_data_in_reg, , DE2_q_b[3]_PORT_A_address_reg, DE2_q_b[3]_PORT_B_address_reg, DE2_q_b[3]_PORT_A_write_enable_reg, , , DE2_q_b[3]_PORT_B_read_enable_reg, , , DE2_q_b[3]_clock_0, DE2_q_b[3]_clock_1, DE2_q_b[3]_clock_enable_0, , , , , );
DE2_q_b[3] = DE2_q_b[3]_PORT_B_data_out[0];


--ZB1L6 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~5
ZB1L6_adder_eqn = ( ZB1_clk_counter[10] ) + ( GND ) + ( ZB1L35 );
ZB1L6 = SUM(ZB1L6_adder_eqn);

--ZB1L7 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~6
ZB1L7_adder_eqn = ( ZB1_clk_counter[10] ) + ( GND ) + ( ZB1L35 );
ZB1L7 = CARRY(ZB1L7_adder_eqn);


--YD1_D_iw[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12]
--register power-up is low

YD1_D_iw[12] = DFFEAS(YD1L645, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L726,  ,  , YD1L1101,  );


--YD1_D_iw[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[14]
--register power-up is low

YD1_D_iw[14] = DFFEAS(YD1L648, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L726,  ,  , YD1L1101,  );


--YD1_D_iw[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8]
--register power-up is low

YD1_D_iw[8] = DFFEAS(YD1L641, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L726,  ,  , YD1L1101,  );


--YD1L2 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~1
YD1L2_adder_eqn = ( YD1_F_pc[2] ) + ( GND ) + ( YD1L99 );
YD1L2 = SUM(YD1L2_adder_eqn);

--YD1L3 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~2
YD1L3_adder_eqn = ( YD1_F_pc[2] ) + ( GND ) + ( YD1L99 );
YD1L3 = CARRY(YD1L3_adder_eqn);


--DE1_q_b[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE1_q_b[4]_PORT_A_data_in = YD1L890;
DE1_q_b[4]_PORT_A_data_in_reg = DFFE(DE1_q_b[4]_PORT_A_data_in, DE1_q_b[4]_clock_0, , , );
DE1_q_b[4]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE1_q_b[4]_PORT_A_address_reg = DFFE(DE1_q_b[4]_PORT_A_address, DE1_q_b[4]_clock_0, , , );
DE1_q_b[4]_PORT_B_address = BUS(YD1_D_iw[27], YD1_D_iw[28], YD1_D_iw[29], YD1_D_iw[30], YD1_D_iw[31]);
DE1_q_b[4]_PORT_B_address_reg = DFFE(DE1_q_b[4]_PORT_B_address, DE1_q_b[4]_clock_1, , , );
DE1_q_b[4]_PORT_A_write_enable = YD1_W_rf_wren;
DE1_q_b[4]_PORT_A_write_enable_reg = DFFE(DE1_q_b[4]_PORT_A_write_enable, DE1_q_b[4]_clock_0, , , );
DE1_q_b[4]_PORT_B_read_enable = VCC;
DE1_q_b[4]_PORT_B_read_enable_reg = DFFE(DE1_q_b[4]_PORT_B_read_enable, DE1_q_b[4]_clock_1, , , );
DE1_q_b[4]_clock_0 = KF1_outclk_wire[0];
DE1_q_b[4]_clock_1 = KF1_outclk_wire[0];
DE1_q_b[4]_clock_enable_0 = YD1_W_rf_wren;
DE1_q_b[4]_PORT_B_data_out = MEMORY(DE1_q_b[4]_PORT_A_data_in_reg, , DE1_q_b[4]_PORT_A_address_reg, DE1_q_b[4]_PORT_B_address_reg, DE1_q_b[4]_PORT_A_write_enable_reg, , , DE1_q_b[4]_PORT_B_read_enable_reg, , , DE1_q_b[4]_clock_0, DE1_q_b[4]_clock_1, DE1_q_b[4]_clock_enable_0, , , , , );
DE1_q_b[4] = DE1_q_b[4]_PORT_B_data_out[0];


--YD1_D_iw[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10]
--register power-up is low

YD1_D_iw[10] = DFFEAS(YD1L643, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L726,  ,  , YD1L1101,  );


--DE2_q_b[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE2_q_b[4]_PORT_A_data_in = YD1L890;
DE2_q_b[4]_PORT_A_data_in_reg = DFFE(DE2_q_b[4]_PORT_A_data_in, DE2_q_b[4]_clock_0, , , );
DE2_q_b[4]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE2_q_b[4]_PORT_A_address_reg = DFFE(DE2_q_b[4]_PORT_A_address, DE2_q_b[4]_clock_0, , , );
DE2_q_b[4]_PORT_B_address = BUS(YD1_D_iw[22], YD1_D_iw[23], YD1_D_iw[24], YD1_D_iw[25], YD1_D_iw[26]);
DE2_q_b[4]_PORT_B_address_reg = DFFE(DE2_q_b[4]_PORT_B_address, DE2_q_b[4]_clock_1, , , );
DE2_q_b[4]_PORT_A_write_enable = YD1_W_rf_wren;
DE2_q_b[4]_PORT_A_write_enable_reg = DFFE(DE2_q_b[4]_PORT_A_write_enable, DE2_q_b[4]_clock_0, , , );
DE2_q_b[4]_PORT_B_read_enable = VCC;
DE2_q_b[4]_PORT_B_read_enable_reg = DFFE(DE2_q_b[4]_PORT_B_read_enable, DE2_q_b[4]_clock_1, , , );
DE2_q_b[4]_clock_0 = KF1_outclk_wire[0];
DE2_q_b[4]_clock_1 = KF1_outclk_wire[0];
DE2_q_b[4]_clock_enable_0 = YD1_W_rf_wren;
DE2_q_b[4]_PORT_B_data_out = MEMORY(DE2_q_b[4]_PORT_A_data_in_reg, , DE2_q_b[4]_PORT_A_address_reg, DE2_q_b[4]_PORT_B_address_reg, DE2_q_b[4]_PORT_A_write_enable_reg, , , DE2_q_b[4]_PORT_B_read_enable_reg, , , DE2_q_b[4]_clock_0, DE2_q_b[4]_clock_1, DE2_q_b[4]_clock_enable_0, , , , , );
DE2_q_b[4] = DE2_q_b[4]_PORT_B_data_out[0];


--YD1L6 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~5
YD1L6_adder_eqn = ( YD1_F_pc[4] ) + ( GND ) + ( YD1L11 );
YD1L6 = SUM(YD1L6_adder_eqn);

--YD1L7 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~6
YD1L7_adder_eqn = ( YD1_F_pc[4] ) + ( GND ) + ( YD1L11 );
YD1L7 = CARRY(YD1L7_adder_eqn);


--DE1_q_b[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE1_q_b[6]_PORT_A_data_in = YD1L892;
DE1_q_b[6]_PORT_A_data_in_reg = DFFE(DE1_q_b[6]_PORT_A_data_in, DE1_q_b[6]_clock_0, , , );
DE1_q_b[6]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE1_q_b[6]_PORT_A_address_reg = DFFE(DE1_q_b[6]_PORT_A_address, DE1_q_b[6]_clock_0, , , );
DE1_q_b[6]_PORT_B_address = BUS(YD1_D_iw[27], YD1_D_iw[28], YD1_D_iw[29], YD1_D_iw[30], YD1_D_iw[31]);
DE1_q_b[6]_PORT_B_address_reg = DFFE(DE1_q_b[6]_PORT_B_address, DE1_q_b[6]_clock_1, , , );
DE1_q_b[6]_PORT_A_write_enable = YD1_W_rf_wren;
DE1_q_b[6]_PORT_A_write_enable_reg = DFFE(DE1_q_b[6]_PORT_A_write_enable, DE1_q_b[6]_clock_0, , , );
DE1_q_b[6]_PORT_B_read_enable = VCC;
DE1_q_b[6]_PORT_B_read_enable_reg = DFFE(DE1_q_b[6]_PORT_B_read_enable, DE1_q_b[6]_clock_1, , , );
DE1_q_b[6]_clock_0 = KF1_outclk_wire[0];
DE1_q_b[6]_clock_1 = KF1_outclk_wire[0];
DE1_q_b[6]_clock_enable_0 = YD1_W_rf_wren;
DE1_q_b[6]_PORT_B_data_out = MEMORY(DE1_q_b[6]_PORT_A_data_in_reg, , DE1_q_b[6]_PORT_A_address_reg, DE1_q_b[6]_PORT_B_address_reg, DE1_q_b[6]_PORT_A_write_enable_reg, , , DE1_q_b[6]_PORT_B_read_enable_reg, , , DE1_q_b[6]_clock_0, DE1_q_b[6]_clock_1, DE1_q_b[6]_clock_enable_0, , , , , );
DE1_q_b[6] = DE1_q_b[6]_PORT_B_data_out[0];


--DE2_q_b[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE2_q_b[6]_PORT_A_data_in = YD1L892;
DE2_q_b[6]_PORT_A_data_in_reg = DFFE(DE2_q_b[6]_PORT_A_data_in, DE2_q_b[6]_clock_0, , , );
DE2_q_b[6]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE2_q_b[6]_PORT_A_address_reg = DFFE(DE2_q_b[6]_PORT_A_address, DE2_q_b[6]_clock_0, , , );
DE2_q_b[6]_PORT_B_address = BUS(YD1_D_iw[22], YD1_D_iw[23], YD1_D_iw[24], YD1_D_iw[25], YD1_D_iw[26]);
DE2_q_b[6]_PORT_B_address_reg = DFFE(DE2_q_b[6]_PORT_B_address, DE2_q_b[6]_clock_1, , , );
DE2_q_b[6]_PORT_A_write_enable = YD1_W_rf_wren;
DE2_q_b[6]_PORT_A_write_enable_reg = DFFE(DE2_q_b[6]_PORT_A_write_enable, DE2_q_b[6]_clock_0, , , );
DE2_q_b[6]_PORT_B_read_enable = VCC;
DE2_q_b[6]_PORT_B_read_enable_reg = DFFE(DE2_q_b[6]_PORT_B_read_enable, DE2_q_b[6]_clock_1, , , );
DE2_q_b[6]_clock_0 = KF1_outclk_wire[0];
DE2_q_b[6]_clock_1 = KF1_outclk_wire[0];
DE2_q_b[6]_clock_enable_0 = YD1_W_rf_wren;
DE2_q_b[6]_PORT_B_data_out = MEMORY(DE2_q_b[6]_PORT_A_data_in_reg, , DE2_q_b[6]_PORT_A_address_reg, DE2_q_b[6]_PORT_B_address_reg, DE2_q_b[6]_PORT_A_write_enable_reg, , , DE2_q_b[6]_PORT_B_read_enable_reg, , , DE2_q_b[6]_clock_0, DE2_q_b[6]_clock_1, DE2_q_b[6]_clock_enable_0, , , , , );
DE2_q_b[6] = DE2_q_b[6]_PORT_B_data_out[0];


--DE2_q_b[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE2_q_b[5]_PORT_A_data_in = YD1L891;
DE2_q_b[5]_PORT_A_data_in_reg = DFFE(DE2_q_b[5]_PORT_A_data_in, DE2_q_b[5]_clock_0, , , );
DE2_q_b[5]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE2_q_b[5]_PORT_A_address_reg = DFFE(DE2_q_b[5]_PORT_A_address, DE2_q_b[5]_clock_0, , , );
DE2_q_b[5]_PORT_B_address = BUS(YD1_D_iw[22], YD1_D_iw[23], YD1_D_iw[24], YD1_D_iw[25], YD1_D_iw[26]);
DE2_q_b[5]_PORT_B_address_reg = DFFE(DE2_q_b[5]_PORT_B_address, DE2_q_b[5]_clock_1, , , );
DE2_q_b[5]_PORT_A_write_enable = YD1_W_rf_wren;
DE2_q_b[5]_PORT_A_write_enable_reg = DFFE(DE2_q_b[5]_PORT_A_write_enable, DE2_q_b[5]_clock_0, , , );
DE2_q_b[5]_PORT_B_read_enable = VCC;
DE2_q_b[5]_PORT_B_read_enable_reg = DFFE(DE2_q_b[5]_PORT_B_read_enable, DE2_q_b[5]_clock_1, , , );
DE2_q_b[5]_clock_0 = KF1_outclk_wire[0];
DE2_q_b[5]_clock_1 = KF1_outclk_wire[0];
DE2_q_b[5]_clock_enable_0 = YD1_W_rf_wren;
DE2_q_b[5]_PORT_B_data_out = MEMORY(DE2_q_b[5]_PORT_A_data_in_reg, , DE2_q_b[5]_PORT_A_address_reg, DE2_q_b[5]_PORT_B_address_reg, DE2_q_b[5]_PORT_A_write_enable_reg, , , DE2_q_b[5]_PORT_B_read_enable_reg, , , DE2_q_b[5]_clock_0, DE2_q_b[5]_clock_1, DE2_q_b[5]_clock_enable_0, , , , , );
DE2_q_b[5] = DE2_q_b[5]_PORT_B_data_out[0];


--YD1_D_iw[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9]
--register power-up is low

YD1_D_iw[9] = DFFEAS(YD1L642, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L726,  ,  , YD1L1101,  );


--YD1L10 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~9
YD1L10_adder_eqn = ( YD1_F_pc[3] ) + ( GND ) + ( YD1L3 );
YD1L10 = SUM(YD1L10_adder_eqn);

--YD1L11 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~10
YD1L11_adder_eqn = ( YD1_F_pc[3] ) + ( GND ) + ( YD1L3 );
YD1L11 = CARRY(YD1L11_adder_eqn);


--DE1_q_b[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE1_q_b[5]_PORT_A_data_in = YD1L891;
DE1_q_b[5]_PORT_A_data_in_reg = DFFE(DE1_q_b[5]_PORT_A_data_in, DE1_q_b[5]_clock_0, , , );
DE1_q_b[5]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE1_q_b[5]_PORT_A_address_reg = DFFE(DE1_q_b[5]_PORT_A_address, DE1_q_b[5]_clock_0, , , );
DE1_q_b[5]_PORT_B_address = BUS(YD1_D_iw[27], YD1_D_iw[28], YD1_D_iw[29], YD1_D_iw[30], YD1_D_iw[31]);
DE1_q_b[5]_PORT_B_address_reg = DFFE(DE1_q_b[5]_PORT_B_address, DE1_q_b[5]_clock_1, , , );
DE1_q_b[5]_PORT_A_write_enable = YD1_W_rf_wren;
DE1_q_b[5]_PORT_A_write_enable_reg = DFFE(DE1_q_b[5]_PORT_A_write_enable, DE1_q_b[5]_clock_0, , , );
DE1_q_b[5]_PORT_B_read_enable = VCC;
DE1_q_b[5]_PORT_B_read_enable_reg = DFFE(DE1_q_b[5]_PORT_B_read_enable, DE1_q_b[5]_clock_1, , , );
DE1_q_b[5]_clock_0 = KF1_outclk_wire[0];
DE1_q_b[5]_clock_1 = KF1_outclk_wire[0];
DE1_q_b[5]_clock_enable_0 = YD1_W_rf_wren;
DE1_q_b[5]_PORT_B_data_out = MEMORY(DE1_q_b[5]_PORT_A_data_in_reg, , DE1_q_b[5]_PORT_A_address_reg, DE1_q_b[5]_PORT_B_address_reg, DE1_q_b[5]_PORT_A_write_enable_reg, , , DE1_q_b[5]_PORT_B_read_enable_reg, , , DE1_q_b[5]_clock_0, DE1_q_b[5]_clock_1, DE1_q_b[5]_clock_enable_0, , , , , );
DE1_q_b[5] = DE1_q_b[5]_PORT_B_data_out[0];


--YD1_D_iw[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[24]
--register power-up is low

YD1_D_iw[24] = DFFEAS(YD1L664, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L726,  ,  , YD1L1101,  );


--YD1L14 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~13
YD1L14_adder_eqn = ( YD1_F_pc[18] ) + ( GND ) + ( YD1L31 );
YD1L14 = SUM(YD1L14_adder_eqn);

--YD1L15 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~14
YD1L15_adder_eqn = ( YD1_F_pc[18] ) + ( GND ) + ( YD1L31 );
YD1L15 = CARRY(YD1L15_adder_eqn);


--DE1_q_b[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE1_q_b[20]_PORT_A_data_in = YD1L906;
DE1_q_b[20]_PORT_A_data_in_reg = DFFE(DE1_q_b[20]_PORT_A_data_in, DE1_q_b[20]_clock_0, , , );
DE1_q_b[20]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE1_q_b[20]_PORT_A_address_reg = DFFE(DE1_q_b[20]_PORT_A_address, DE1_q_b[20]_clock_0, , , );
DE1_q_b[20]_PORT_B_address = BUS(YD1_D_iw[27], YD1_D_iw[28], YD1_D_iw[29], YD1_D_iw[30], YD1_D_iw[31]);
DE1_q_b[20]_PORT_B_address_reg = DFFE(DE1_q_b[20]_PORT_B_address, DE1_q_b[20]_clock_1, , , );
DE1_q_b[20]_PORT_A_write_enable = YD1_W_rf_wren;
DE1_q_b[20]_PORT_A_write_enable_reg = DFFE(DE1_q_b[20]_PORT_A_write_enable, DE1_q_b[20]_clock_0, , , );
DE1_q_b[20]_PORT_B_read_enable = VCC;
DE1_q_b[20]_PORT_B_read_enable_reg = DFFE(DE1_q_b[20]_PORT_B_read_enable, DE1_q_b[20]_clock_1, , , );
DE1_q_b[20]_clock_0 = KF1_outclk_wire[0];
DE1_q_b[20]_clock_1 = KF1_outclk_wire[0];
DE1_q_b[20]_clock_enable_0 = YD1_W_rf_wren;
DE1_q_b[20]_PORT_B_data_out = MEMORY(DE1_q_b[20]_PORT_A_data_in_reg, , DE1_q_b[20]_PORT_A_address_reg, DE1_q_b[20]_PORT_B_address_reg, DE1_q_b[20]_PORT_A_write_enable_reg, , , DE1_q_b[20]_PORT_B_read_enable_reg, , , DE1_q_b[20]_clock_0, DE1_q_b[20]_clock_1, DE1_q_b[20]_clock_enable_0, , , , , );
DE1_q_b[20] = DE1_q_b[20]_PORT_B_data_out[0];


--DE2_q_b[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE2_q_b[20]_PORT_A_data_in = YD1L906;
DE2_q_b[20]_PORT_A_data_in_reg = DFFE(DE2_q_b[20]_PORT_A_data_in, DE2_q_b[20]_clock_0, , , );
DE2_q_b[20]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE2_q_b[20]_PORT_A_address_reg = DFFE(DE2_q_b[20]_PORT_A_address, DE2_q_b[20]_clock_0, , , );
DE2_q_b[20]_PORT_B_address = BUS(YD1_D_iw[22], YD1_D_iw[23], YD1_D_iw[24], YD1_D_iw[25], YD1_D_iw[26]);
DE2_q_b[20]_PORT_B_address_reg = DFFE(DE2_q_b[20]_PORT_B_address, DE2_q_b[20]_clock_1, , , );
DE2_q_b[20]_PORT_A_write_enable = YD1_W_rf_wren;
DE2_q_b[20]_PORT_A_write_enable_reg = DFFE(DE2_q_b[20]_PORT_A_write_enable, DE2_q_b[20]_clock_0, , , );
DE2_q_b[20]_PORT_B_read_enable = VCC;
DE2_q_b[20]_PORT_B_read_enable_reg = DFFE(DE2_q_b[20]_PORT_B_read_enable, DE2_q_b[20]_clock_1, , , );
DE2_q_b[20]_clock_0 = KF1_outclk_wire[0];
DE2_q_b[20]_clock_1 = KF1_outclk_wire[0];
DE2_q_b[20]_clock_enable_0 = YD1_W_rf_wren;
DE2_q_b[20]_PORT_B_data_out = MEMORY(DE2_q_b[20]_PORT_A_data_in_reg, , DE2_q_b[20]_PORT_A_address_reg, DE2_q_b[20]_PORT_B_address_reg, DE2_q_b[20]_PORT_A_write_enable_reg, , , DE2_q_b[20]_PORT_B_read_enable_reg, , , DE2_q_b[20]_clock_0, DE2_q_b[20]_clock_1, DE2_q_b[20]_clock_enable_0, , , , , );
DE2_q_b[20] = DE2_q_b[20]_PORT_B_data_out[0];


--YD1L18 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~17
YD1L18_adder_eqn = ( YD1_F_pc[23] ) + ( GND ) + ( YD1L47 );
YD1L18 = SUM(YD1L18_adder_eqn);

--YD1L19 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~18
YD1L19_adder_eqn = ( YD1_F_pc[23] ) + ( GND ) + ( YD1L47 );
YD1L19 = CARRY(YD1L19_adder_eqn);


--YD1_D_iw[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[29]
--register power-up is low

YD1_D_iw[29] = DFFEAS(YD1L669, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L726,  ,  , YD1L1101,  );


--DE1_q_b[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE1_q_b[25]_PORT_A_data_in = YD1L911;
DE1_q_b[25]_PORT_A_data_in_reg = DFFE(DE1_q_b[25]_PORT_A_data_in, DE1_q_b[25]_clock_0, , , );
DE1_q_b[25]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE1_q_b[25]_PORT_A_address_reg = DFFE(DE1_q_b[25]_PORT_A_address, DE1_q_b[25]_clock_0, , , );
DE1_q_b[25]_PORT_B_address = BUS(YD1_D_iw[27], YD1_D_iw[28], YD1_D_iw[29], YD1_D_iw[30], YD1_D_iw[31]);
DE1_q_b[25]_PORT_B_address_reg = DFFE(DE1_q_b[25]_PORT_B_address, DE1_q_b[25]_clock_1, , , );
DE1_q_b[25]_PORT_A_write_enable = YD1_W_rf_wren;
DE1_q_b[25]_PORT_A_write_enable_reg = DFFE(DE1_q_b[25]_PORT_A_write_enable, DE1_q_b[25]_clock_0, , , );
DE1_q_b[25]_PORT_B_read_enable = VCC;
DE1_q_b[25]_PORT_B_read_enable_reg = DFFE(DE1_q_b[25]_PORT_B_read_enable, DE1_q_b[25]_clock_1, , , );
DE1_q_b[25]_clock_0 = KF1_outclk_wire[0];
DE1_q_b[25]_clock_1 = KF1_outclk_wire[0];
DE1_q_b[25]_clock_enable_0 = YD1_W_rf_wren;
DE1_q_b[25]_PORT_B_data_out = MEMORY(DE1_q_b[25]_PORT_A_data_in_reg, , DE1_q_b[25]_PORT_A_address_reg, DE1_q_b[25]_PORT_B_address_reg, DE1_q_b[25]_PORT_A_write_enable_reg, , , DE1_q_b[25]_PORT_B_read_enable_reg, , , DE1_q_b[25]_clock_0, DE1_q_b[25]_clock_1, DE1_q_b[25]_clock_enable_0, , , , , );
DE1_q_b[25] = DE1_q_b[25]_PORT_B_data_out[0];


--DE2_q_b[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE2_q_b[25]_PORT_A_data_in = YD1L911;
DE2_q_b[25]_PORT_A_data_in_reg = DFFE(DE2_q_b[25]_PORT_A_data_in, DE2_q_b[25]_clock_0, , , );
DE2_q_b[25]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE2_q_b[25]_PORT_A_address_reg = DFFE(DE2_q_b[25]_PORT_A_address, DE2_q_b[25]_clock_0, , , );
DE2_q_b[25]_PORT_B_address = BUS(YD1_D_iw[22], YD1_D_iw[23], YD1_D_iw[24], YD1_D_iw[25], YD1_D_iw[26]);
DE2_q_b[25]_PORT_B_address_reg = DFFE(DE2_q_b[25]_PORT_B_address, DE2_q_b[25]_clock_1, , , );
DE2_q_b[25]_PORT_A_write_enable = YD1_W_rf_wren;
DE2_q_b[25]_PORT_A_write_enable_reg = DFFE(DE2_q_b[25]_PORT_A_write_enable, DE2_q_b[25]_clock_0, , , );
DE2_q_b[25]_PORT_B_read_enable = VCC;
DE2_q_b[25]_PORT_B_read_enable_reg = DFFE(DE2_q_b[25]_PORT_B_read_enable, DE2_q_b[25]_clock_1, , , );
DE2_q_b[25]_clock_0 = KF1_outclk_wire[0];
DE2_q_b[25]_clock_1 = KF1_outclk_wire[0];
DE2_q_b[25]_clock_enable_0 = YD1_W_rf_wren;
DE2_q_b[25]_PORT_B_data_out = MEMORY(DE2_q_b[25]_PORT_A_data_in_reg, , DE2_q_b[25]_PORT_A_address_reg, DE2_q_b[25]_PORT_B_address_reg, DE2_q_b[25]_PORT_A_write_enable_reg, , , DE2_q_b[25]_PORT_B_read_enable_reg, , , DE2_q_b[25]_clock_0, DE2_q_b[25]_clock_1, DE2_q_b[25]_clock_enable_0, , , , , );
DE2_q_b[25] = DE2_q_b[25]_PORT_B_data_out[0];


--DE2_q_b[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE2_q_b[21]_PORT_A_data_in = YD1L907;
DE2_q_b[21]_PORT_A_data_in_reg = DFFE(DE2_q_b[21]_PORT_A_data_in, DE2_q_b[21]_clock_0, , , );
DE2_q_b[21]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE2_q_b[21]_PORT_A_address_reg = DFFE(DE2_q_b[21]_PORT_A_address, DE2_q_b[21]_clock_0, , , );
DE2_q_b[21]_PORT_B_address = BUS(YD1_D_iw[22], YD1_D_iw[23], YD1_D_iw[24], YD1_D_iw[25], YD1_D_iw[26]);
DE2_q_b[21]_PORT_B_address_reg = DFFE(DE2_q_b[21]_PORT_B_address, DE2_q_b[21]_clock_1, , , );
DE2_q_b[21]_PORT_A_write_enable = YD1_W_rf_wren;
DE2_q_b[21]_PORT_A_write_enable_reg = DFFE(DE2_q_b[21]_PORT_A_write_enable, DE2_q_b[21]_clock_0, , , );
DE2_q_b[21]_PORT_B_read_enable = VCC;
DE2_q_b[21]_PORT_B_read_enable_reg = DFFE(DE2_q_b[21]_PORT_B_read_enable, DE2_q_b[21]_clock_1, , , );
DE2_q_b[21]_clock_0 = KF1_outclk_wire[0];
DE2_q_b[21]_clock_1 = KF1_outclk_wire[0];
DE2_q_b[21]_clock_enable_0 = YD1_W_rf_wren;
DE2_q_b[21]_PORT_B_data_out = MEMORY(DE2_q_b[21]_PORT_A_data_in_reg, , DE2_q_b[21]_PORT_A_address_reg, DE2_q_b[21]_PORT_B_address_reg, DE2_q_b[21]_PORT_A_write_enable_reg, , , DE2_q_b[21]_PORT_B_read_enable_reg, , , DE2_q_b[21]_clock_0, DE2_q_b[21]_clock_1, DE2_q_b[21]_clock_enable_0, , , , , );
DE2_q_b[21] = DE2_q_b[21]_PORT_B_data_out[0];


--YD1_D_iw[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[25]
--register power-up is low

YD1_D_iw[25] = DFFEAS(YD1L665, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L726,  ,  , YD1L1101,  );


--YD1L22 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~21
YD1L22_adder_eqn = ( YD1_F_pc[19] ) + ( GND ) + ( YD1L15 );
YD1L22 = SUM(YD1L22_adder_eqn);

--YD1L23 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~22
YD1L23_adder_eqn = ( YD1_F_pc[19] ) + ( GND ) + ( YD1L15 );
YD1L23 = CARRY(YD1L23_adder_eqn);


--DE1_q_b[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE1_q_b[21]_PORT_A_data_in = YD1L907;
DE1_q_b[21]_PORT_A_data_in_reg = DFFE(DE1_q_b[21]_PORT_A_data_in, DE1_q_b[21]_clock_0, , , );
DE1_q_b[21]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE1_q_b[21]_PORT_A_address_reg = DFFE(DE1_q_b[21]_PORT_A_address, DE1_q_b[21]_clock_0, , , );
DE1_q_b[21]_PORT_B_address = BUS(YD1_D_iw[27], YD1_D_iw[28], YD1_D_iw[29], YD1_D_iw[30], YD1_D_iw[31]);
DE1_q_b[21]_PORT_B_address_reg = DFFE(DE1_q_b[21]_PORT_B_address, DE1_q_b[21]_clock_1, , , );
DE1_q_b[21]_PORT_A_write_enable = YD1_W_rf_wren;
DE1_q_b[21]_PORT_A_write_enable_reg = DFFE(DE1_q_b[21]_PORT_A_write_enable, DE1_q_b[21]_clock_0, , , );
DE1_q_b[21]_PORT_B_read_enable = VCC;
DE1_q_b[21]_PORT_B_read_enable_reg = DFFE(DE1_q_b[21]_PORT_B_read_enable, DE1_q_b[21]_clock_1, , , );
DE1_q_b[21]_clock_0 = KF1_outclk_wire[0];
DE1_q_b[21]_clock_1 = KF1_outclk_wire[0];
DE1_q_b[21]_clock_enable_0 = YD1_W_rf_wren;
DE1_q_b[21]_PORT_B_data_out = MEMORY(DE1_q_b[21]_PORT_A_data_in_reg, , DE1_q_b[21]_PORT_A_address_reg, DE1_q_b[21]_PORT_B_address_reg, DE1_q_b[21]_PORT_A_write_enable_reg, , , DE1_q_b[21]_PORT_B_read_enable_reg, , , DE1_q_b[21]_clock_0, DE1_q_b[21]_clock_1, DE1_q_b[21]_clock_enable_0, , , , , );
DE1_q_b[21] = DE1_q_b[21]_PORT_B_data_out[0];


--DE2_q_b[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE2_q_b[18]_PORT_A_data_in = YD1L904;
DE2_q_b[18]_PORT_A_data_in_reg = DFFE(DE2_q_b[18]_PORT_A_data_in, DE2_q_b[18]_clock_0, , , );
DE2_q_b[18]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE2_q_b[18]_PORT_A_address_reg = DFFE(DE2_q_b[18]_PORT_A_address, DE2_q_b[18]_clock_0, , , );
DE2_q_b[18]_PORT_B_address = BUS(YD1_D_iw[22], YD1_D_iw[23], YD1_D_iw[24], YD1_D_iw[25], YD1_D_iw[26]);
DE2_q_b[18]_PORT_B_address_reg = DFFE(DE2_q_b[18]_PORT_B_address, DE2_q_b[18]_clock_1, , , );
DE2_q_b[18]_PORT_A_write_enable = YD1_W_rf_wren;
DE2_q_b[18]_PORT_A_write_enable_reg = DFFE(DE2_q_b[18]_PORT_A_write_enable, DE2_q_b[18]_clock_0, , , );
DE2_q_b[18]_PORT_B_read_enable = VCC;
DE2_q_b[18]_PORT_B_read_enable_reg = DFFE(DE2_q_b[18]_PORT_B_read_enable, DE2_q_b[18]_clock_1, , , );
DE2_q_b[18]_clock_0 = KF1_outclk_wire[0];
DE2_q_b[18]_clock_1 = KF1_outclk_wire[0];
DE2_q_b[18]_clock_enable_0 = YD1_W_rf_wren;
DE2_q_b[18]_PORT_B_data_out = MEMORY(DE2_q_b[18]_PORT_A_data_in_reg, , DE2_q_b[18]_PORT_A_address_reg, DE2_q_b[18]_PORT_B_address_reg, DE2_q_b[18]_PORT_A_write_enable_reg, , , DE2_q_b[18]_PORT_B_read_enable_reg, , , DE2_q_b[18]_clock_0, DE2_q_b[18]_clock_1, DE2_q_b[18]_clock_enable_0, , , , , );
DE2_q_b[18] = DE2_q_b[18]_PORT_B_data_out[0];


--YD1_D_iw[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[22]
--register power-up is low

YD1_D_iw[22] = DFFEAS(YD1L662, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L726,  ,  , YD1L1101,  );


--YD1L26 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~25
YD1L26_adder_eqn = ( YD1_F_pc[16] ) + ( GND ) + ( YD1L63 );
YD1L26 = SUM(YD1L26_adder_eqn);

--YD1L27 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~26
YD1L27_adder_eqn = ( YD1_F_pc[16] ) + ( GND ) + ( YD1L63 );
YD1L27 = CARRY(YD1L27_adder_eqn);


--DE1_q_b[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE1_q_b[18]_PORT_A_data_in = YD1L904;
DE1_q_b[18]_PORT_A_data_in_reg = DFFE(DE1_q_b[18]_PORT_A_data_in, DE1_q_b[18]_clock_0, , , );
DE1_q_b[18]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE1_q_b[18]_PORT_A_address_reg = DFFE(DE1_q_b[18]_PORT_A_address, DE1_q_b[18]_clock_0, , , );
DE1_q_b[18]_PORT_B_address = BUS(YD1_D_iw[27], YD1_D_iw[28], YD1_D_iw[29], YD1_D_iw[30], YD1_D_iw[31]);
DE1_q_b[18]_PORT_B_address_reg = DFFE(DE1_q_b[18]_PORT_B_address, DE1_q_b[18]_clock_1, , , );
DE1_q_b[18]_PORT_A_write_enable = YD1_W_rf_wren;
DE1_q_b[18]_PORT_A_write_enable_reg = DFFE(DE1_q_b[18]_PORT_A_write_enable, DE1_q_b[18]_clock_0, , , );
DE1_q_b[18]_PORT_B_read_enable = VCC;
DE1_q_b[18]_PORT_B_read_enable_reg = DFFE(DE1_q_b[18]_PORT_B_read_enable, DE1_q_b[18]_clock_1, , , );
DE1_q_b[18]_clock_0 = KF1_outclk_wire[0];
DE1_q_b[18]_clock_1 = KF1_outclk_wire[0];
DE1_q_b[18]_clock_enable_0 = YD1_W_rf_wren;
DE1_q_b[18]_PORT_B_data_out = MEMORY(DE1_q_b[18]_PORT_A_data_in_reg, , DE1_q_b[18]_PORT_A_address_reg, DE1_q_b[18]_PORT_B_address_reg, DE1_q_b[18]_PORT_A_write_enable_reg, , , DE1_q_b[18]_PORT_B_read_enable_reg, , , DE1_q_b[18]_clock_0, DE1_q_b[18]_clock_1, DE1_q_b[18]_clock_enable_0, , , , , );
DE1_q_b[18] = DE1_q_b[18]_PORT_B_data_out[0];


--DE2_q_b[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE2_q_b[19]_PORT_A_data_in = YD1L905;
DE2_q_b[19]_PORT_A_data_in_reg = DFFE(DE2_q_b[19]_PORT_A_data_in, DE2_q_b[19]_clock_0, , , );
DE2_q_b[19]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE2_q_b[19]_PORT_A_address_reg = DFFE(DE2_q_b[19]_PORT_A_address, DE2_q_b[19]_clock_0, , , );
DE2_q_b[19]_PORT_B_address = BUS(YD1_D_iw[22], YD1_D_iw[23], YD1_D_iw[24], YD1_D_iw[25], YD1_D_iw[26]);
DE2_q_b[19]_PORT_B_address_reg = DFFE(DE2_q_b[19]_PORT_B_address, DE2_q_b[19]_clock_1, , , );
DE2_q_b[19]_PORT_A_write_enable = YD1_W_rf_wren;
DE2_q_b[19]_PORT_A_write_enable_reg = DFFE(DE2_q_b[19]_PORT_A_write_enable, DE2_q_b[19]_clock_0, , , );
DE2_q_b[19]_PORT_B_read_enable = VCC;
DE2_q_b[19]_PORT_B_read_enable_reg = DFFE(DE2_q_b[19]_PORT_B_read_enable, DE2_q_b[19]_clock_1, , , );
DE2_q_b[19]_clock_0 = KF1_outclk_wire[0];
DE2_q_b[19]_clock_1 = KF1_outclk_wire[0];
DE2_q_b[19]_clock_enable_0 = YD1_W_rf_wren;
DE2_q_b[19]_PORT_B_data_out = MEMORY(DE2_q_b[19]_PORT_A_data_in_reg, , DE2_q_b[19]_PORT_A_address_reg, DE2_q_b[19]_PORT_B_address_reg, DE2_q_b[19]_PORT_A_write_enable_reg, , , DE2_q_b[19]_PORT_B_read_enable_reg, , , DE2_q_b[19]_clock_0, DE2_q_b[19]_clock_1, DE2_q_b[19]_clock_enable_0, , , , , );
DE2_q_b[19] = DE2_q_b[19]_PORT_B_data_out[0];


--YD1_D_iw[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[23]
--register power-up is low

YD1_D_iw[23] = DFFEAS(YD1L663, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L726,  ,  , YD1L1101,  );


--YD1L30 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~29
YD1L30_adder_eqn = ( YD1_F_pc[17] ) + ( GND ) + ( YD1L27 );
YD1L30 = SUM(YD1L30_adder_eqn);

--YD1L31 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~30
YD1L31_adder_eqn = ( YD1_F_pc[17] ) + ( GND ) + ( YD1L27 );
YD1L31 = CARRY(YD1L31_adder_eqn);


--DE1_q_b[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE1_q_b[19]_PORT_A_data_in = YD1L905;
DE1_q_b[19]_PORT_A_data_in_reg = DFFE(DE1_q_b[19]_PORT_A_data_in, DE1_q_b[19]_clock_0, , , );
DE1_q_b[19]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE1_q_b[19]_PORT_A_address_reg = DFFE(DE1_q_b[19]_PORT_A_address, DE1_q_b[19]_clock_0, , , );
DE1_q_b[19]_PORT_B_address = BUS(YD1_D_iw[27], YD1_D_iw[28], YD1_D_iw[29], YD1_D_iw[30], YD1_D_iw[31]);
DE1_q_b[19]_PORT_B_address_reg = DFFE(DE1_q_b[19]_PORT_B_address, DE1_q_b[19]_clock_1, , , );
DE1_q_b[19]_PORT_A_write_enable = YD1_W_rf_wren;
DE1_q_b[19]_PORT_A_write_enable_reg = DFFE(DE1_q_b[19]_PORT_A_write_enable, DE1_q_b[19]_clock_0, , , );
DE1_q_b[19]_PORT_B_read_enable = VCC;
DE1_q_b[19]_PORT_B_read_enable_reg = DFFE(DE1_q_b[19]_PORT_B_read_enable, DE1_q_b[19]_clock_1, , , );
DE1_q_b[19]_clock_0 = KF1_outclk_wire[0];
DE1_q_b[19]_clock_1 = KF1_outclk_wire[0];
DE1_q_b[19]_clock_enable_0 = YD1_W_rf_wren;
DE1_q_b[19]_PORT_B_data_out = MEMORY(DE1_q_b[19]_PORT_A_data_in_reg, , DE1_q_b[19]_PORT_A_address_reg, DE1_q_b[19]_PORT_B_address_reg, DE1_q_b[19]_PORT_A_write_enable_reg, , , DE1_q_b[19]_PORT_B_read_enable_reg, , , DE1_q_b[19]_clock_0, DE1_q_b[19]_clock_1, DE1_q_b[19]_clock_enable_0, , , , , );
DE1_q_b[19] = DE1_q_b[19]_PORT_B_data_out[0];


--DE2_q_b[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE2_q_b[22]_PORT_A_data_in = YD1L908;
DE2_q_b[22]_PORT_A_data_in_reg = DFFE(DE2_q_b[22]_PORT_A_data_in, DE2_q_b[22]_clock_0, , , );
DE2_q_b[22]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE2_q_b[22]_PORT_A_address_reg = DFFE(DE2_q_b[22]_PORT_A_address, DE2_q_b[22]_clock_0, , , );
DE2_q_b[22]_PORT_B_address = BUS(YD1_D_iw[22], YD1_D_iw[23], YD1_D_iw[24], YD1_D_iw[25], YD1_D_iw[26]);
DE2_q_b[22]_PORT_B_address_reg = DFFE(DE2_q_b[22]_PORT_B_address, DE2_q_b[22]_clock_1, , , );
DE2_q_b[22]_PORT_A_write_enable = YD1_W_rf_wren;
DE2_q_b[22]_PORT_A_write_enable_reg = DFFE(DE2_q_b[22]_PORT_A_write_enable, DE2_q_b[22]_clock_0, , , );
DE2_q_b[22]_PORT_B_read_enable = VCC;
DE2_q_b[22]_PORT_B_read_enable_reg = DFFE(DE2_q_b[22]_PORT_B_read_enable, DE2_q_b[22]_clock_1, , , );
DE2_q_b[22]_clock_0 = KF1_outclk_wire[0];
DE2_q_b[22]_clock_1 = KF1_outclk_wire[0];
DE2_q_b[22]_clock_enable_0 = YD1_W_rf_wren;
DE2_q_b[22]_PORT_B_data_out = MEMORY(DE2_q_b[22]_PORT_A_data_in_reg, , DE2_q_b[22]_PORT_A_address_reg, DE2_q_b[22]_PORT_B_address_reg, DE2_q_b[22]_PORT_A_write_enable_reg, , , DE2_q_b[22]_PORT_B_read_enable_reg, , , DE2_q_b[22]_clock_0, DE2_q_b[22]_clock_1, DE2_q_b[22]_clock_enable_0, , , , , );
DE2_q_b[22] = DE2_q_b[22]_PORT_B_data_out[0];


--YD1_D_iw[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[26]
--register power-up is low

YD1_D_iw[26] = DFFEAS(YD1L666, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L726,  ,  , YD1L1101,  );


--YD1L34 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~33
YD1L34_adder_eqn = ( YD1_F_pc[20] ) + ( GND ) + ( YD1L23 );
YD1L34 = SUM(YD1L34_adder_eqn);

--YD1L35 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~34
YD1L35_adder_eqn = ( YD1_F_pc[20] ) + ( GND ) + ( YD1L23 );
YD1L35 = CARRY(YD1L35_adder_eqn);


--DE1_q_b[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE1_q_b[22]_PORT_A_data_in = YD1L908;
DE1_q_b[22]_PORT_A_data_in_reg = DFFE(DE1_q_b[22]_PORT_A_data_in, DE1_q_b[22]_clock_0, , , );
DE1_q_b[22]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE1_q_b[22]_PORT_A_address_reg = DFFE(DE1_q_b[22]_PORT_A_address, DE1_q_b[22]_clock_0, , , );
DE1_q_b[22]_PORT_B_address = BUS(YD1_D_iw[27], YD1_D_iw[28], YD1_D_iw[29], YD1_D_iw[30], YD1_D_iw[31]);
DE1_q_b[22]_PORT_B_address_reg = DFFE(DE1_q_b[22]_PORT_B_address, DE1_q_b[22]_clock_1, , , );
DE1_q_b[22]_PORT_A_write_enable = YD1_W_rf_wren;
DE1_q_b[22]_PORT_A_write_enable_reg = DFFE(DE1_q_b[22]_PORT_A_write_enable, DE1_q_b[22]_clock_0, , , );
DE1_q_b[22]_PORT_B_read_enable = VCC;
DE1_q_b[22]_PORT_B_read_enable_reg = DFFE(DE1_q_b[22]_PORT_B_read_enable, DE1_q_b[22]_clock_1, , , );
DE1_q_b[22]_clock_0 = KF1_outclk_wire[0];
DE1_q_b[22]_clock_1 = KF1_outclk_wire[0];
DE1_q_b[22]_clock_enable_0 = YD1_W_rf_wren;
DE1_q_b[22]_PORT_B_data_out = MEMORY(DE1_q_b[22]_PORT_A_data_in_reg, , DE1_q_b[22]_PORT_A_address_reg, DE1_q_b[22]_PORT_B_address_reg, DE1_q_b[22]_PORT_A_write_enable_reg, , , DE1_q_b[22]_PORT_B_read_enable_reg, , , DE1_q_b[22]_clock_0, DE1_q_b[22]_clock_1, DE1_q_b[22]_clock_enable_0, , , , , );
DE1_q_b[22] = DE1_q_b[22]_PORT_B_data_out[0];


--DE2_q_b[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE2_q_b[23]_PORT_A_data_in = YD1L909;
DE2_q_b[23]_PORT_A_data_in_reg = DFFE(DE2_q_b[23]_PORT_A_data_in, DE2_q_b[23]_clock_0, , , );
DE2_q_b[23]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE2_q_b[23]_PORT_A_address_reg = DFFE(DE2_q_b[23]_PORT_A_address, DE2_q_b[23]_clock_0, , , );
DE2_q_b[23]_PORT_B_address = BUS(YD1_D_iw[22], YD1_D_iw[23], YD1_D_iw[24], YD1_D_iw[25], YD1_D_iw[26]);
DE2_q_b[23]_PORT_B_address_reg = DFFE(DE2_q_b[23]_PORT_B_address, DE2_q_b[23]_clock_1, , , );
DE2_q_b[23]_PORT_A_write_enable = YD1_W_rf_wren;
DE2_q_b[23]_PORT_A_write_enable_reg = DFFE(DE2_q_b[23]_PORT_A_write_enable, DE2_q_b[23]_clock_0, , , );
DE2_q_b[23]_PORT_B_read_enable = VCC;
DE2_q_b[23]_PORT_B_read_enable_reg = DFFE(DE2_q_b[23]_PORT_B_read_enable, DE2_q_b[23]_clock_1, , , );
DE2_q_b[23]_clock_0 = KF1_outclk_wire[0];
DE2_q_b[23]_clock_1 = KF1_outclk_wire[0];
DE2_q_b[23]_clock_enable_0 = YD1_W_rf_wren;
DE2_q_b[23]_PORT_B_data_out = MEMORY(DE2_q_b[23]_PORT_A_data_in_reg, , DE2_q_b[23]_PORT_A_address_reg, DE2_q_b[23]_PORT_B_address_reg, DE2_q_b[23]_PORT_A_write_enable_reg, , , DE2_q_b[23]_PORT_B_read_enable_reg, , , DE2_q_b[23]_clock_0, DE2_q_b[23]_clock_1, DE2_q_b[23]_clock_enable_0, , , , , );
DE2_q_b[23] = DE2_q_b[23]_PORT_B_data_out[0];


--YD1L38 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~37
YD1L38_adder_eqn = ( YD1_F_pc[21] ) + ( GND ) + ( YD1L35 );
YD1L38 = SUM(YD1L38_adder_eqn);

--YD1L39 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~38
YD1L39_adder_eqn = ( YD1_F_pc[21] ) + ( GND ) + ( YD1L35 );
YD1L39 = CARRY(YD1L39_adder_eqn);


--YD1_D_iw[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[27]
--register power-up is low

YD1_D_iw[27] = DFFEAS(YD1L667, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L726,  ,  , YD1L1101,  );


--DE1_q_b[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE1_q_b[23]_PORT_A_data_in = YD1L909;
DE1_q_b[23]_PORT_A_data_in_reg = DFFE(DE1_q_b[23]_PORT_A_data_in, DE1_q_b[23]_clock_0, , , );
DE1_q_b[23]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE1_q_b[23]_PORT_A_address_reg = DFFE(DE1_q_b[23]_PORT_A_address, DE1_q_b[23]_clock_0, , , );
DE1_q_b[23]_PORT_B_address = BUS(YD1_D_iw[27], YD1_D_iw[28], YD1_D_iw[29], YD1_D_iw[30], YD1_D_iw[31]);
DE1_q_b[23]_PORT_B_address_reg = DFFE(DE1_q_b[23]_PORT_B_address, DE1_q_b[23]_clock_1, , , );
DE1_q_b[23]_PORT_A_write_enable = YD1_W_rf_wren;
DE1_q_b[23]_PORT_A_write_enable_reg = DFFE(DE1_q_b[23]_PORT_A_write_enable, DE1_q_b[23]_clock_0, , , );
DE1_q_b[23]_PORT_B_read_enable = VCC;
DE1_q_b[23]_PORT_B_read_enable_reg = DFFE(DE1_q_b[23]_PORT_B_read_enable, DE1_q_b[23]_clock_1, , , );
DE1_q_b[23]_clock_0 = KF1_outclk_wire[0];
DE1_q_b[23]_clock_1 = KF1_outclk_wire[0];
DE1_q_b[23]_clock_enable_0 = YD1_W_rf_wren;
DE1_q_b[23]_PORT_B_data_out = MEMORY(DE1_q_b[23]_PORT_A_data_in_reg, , DE1_q_b[23]_PORT_A_address_reg, DE1_q_b[23]_PORT_B_address_reg, DE1_q_b[23]_PORT_A_write_enable_reg, , , DE1_q_b[23]_PORT_B_read_enable_reg, , , DE1_q_b[23]_clock_0, DE1_q_b[23]_clock_1, DE1_q_b[23]_clock_enable_0, , , , , );
DE1_q_b[23] = DE1_q_b[23]_PORT_B_data_out[0];


--YD1_E_shift_rot_result[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]
--register power-up is low

YD1_E_shift_rot_result[27] = DFFEAS(YD1L503, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1_E_src1[27],  ,  , YD1_E_new_inst);


--YD1L42 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~41
YD1L42_adder_eqn = ( !YD1_F_pc[24] ) + ( GND ) + ( YD1L19 );
YD1L42 = SUM(YD1L42_adder_eqn);


--YD1_D_iw[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[30]
--register power-up is low

YD1_D_iw[30] = DFFEAS(YD1L670, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L726,  ,  , YD1L1101,  );


--DE1_q_b[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE1_q_b[26]_PORT_A_data_in = YD1L912;
DE1_q_b[26]_PORT_A_data_in_reg = DFFE(DE1_q_b[26]_PORT_A_data_in, DE1_q_b[26]_clock_0, , , );
DE1_q_b[26]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE1_q_b[26]_PORT_A_address_reg = DFFE(DE1_q_b[26]_PORT_A_address, DE1_q_b[26]_clock_0, , , );
DE1_q_b[26]_PORT_B_address = BUS(YD1_D_iw[27], YD1_D_iw[28], YD1_D_iw[29], YD1_D_iw[30], YD1_D_iw[31]);
DE1_q_b[26]_PORT_B_address_reg = DFFE(DE1_q_b[26]_PORT_B_address, DE1_q_b[26]_clock_1, , , );
DE1_q_b[26]_PORT_A_write_enable = YD1_W_rf_wren;
DE1_q_b[26]_PORT_A_write_enable_reg = DFFE(DE1_q_b[26]_PORT_A_write_enable, DE1_q_b[26]_clock_0, , , );
DE1_q_b[26]_PORT_B_read_enable = VCC;
DE1_q_b[26]_PORT_B_read_enable_reg = DFFE(DE1_q_b[26]_PORT_B_read_enable, DE1_q_b[26]_clock_1, , , );
DE1_q_b[26]_clock_0 = KF1_outclk_wire[0];
DE1_q_b[26]_clock_1 = KF1_outclk_wire[0];
DE1_q_b[26]_clock_enable_0 = YD1_W_rf_wren;
DE1_q_b[26]_PORT_B_data_out = MEMORY(DE1_q_b[26]_PORT_A_data_in_reg, , DE1_q_b[26]_PORT_A_address_reg, DE1_q_b[26]_PORT_B_address_reg, DE1_q_b[26]_PORT_A_write_enable_reg, , , DE1_q_b[26]_PORT_B_read_enable_reg, , , DE1_q_b[26]_clock_0, DE1_q_b[26]_clock_1, DE1_q_b[26]_clock_enable_0, , , , , );
DE1_q_b[26] = DE1_q_b[26]_PORT_B_data_out[0];


--DE2_q_b[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE2_q_b[26]_PORT_A_data_in = YD1L912;
DE2_q_b[26]_PORT_A_data_in_reg = DFFE(DE2_q_b[26]_PORT_A_data_in, DE2_q_b[26]_clock_0, , , );
DE2_q_b[26]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE2_q_b[26]_PORT_A_address_reg = DFFE(DE2_q_b[26]_PORT_A_address, DE2_q_b[26]_clock_0, , , );
DE2_q_b[26]_PORT_B_address = BUS(YD1_D_iw[22], YD1_D_iw[23], YD1_D_iw[24], YD1_D_iw[25], YD1_D_iw[26]);
DE2_q_b[26]_PORT_B_address_reg = DFFE(DE2_q_b[26]_PORT_B_address, DE2_q_b[26]_clock_1, , , );
DE2_q_b[26]_PORT_A_write_enable = YD1_W_rf_wren;
DE2_q_b[26]_PORT_A_write_enable_reg = DFFE(DE2_q_b[26]_PORT_A_write_enable, DE2_q_b[26]_clock_0, , , );
DE2_q_b[26]_PORT_B_read_enable = VCC;
DE2_q_b[26]_PORT_B_read_enable_reg = DFFE(DE2_q_b[26]_PORT_B_read_enable, DE2_q_b[26]_clock_1, , , );
DE2_q_b[26]_clock_0 = KF1_outclk_wire[0];
DE2_q_b[26]_clock_1 = KF1_outclk_wire[0];
DE2_q_b[26]_clock_enable_0 = YD1_W_rf_wren;
DE2_q_b[26]_PORT_B_data_out = MEMORY(DE2_q_b[26]_PORT_A_data_in_reg, , DE2_q_b[26]_PORT_A_address_reg, DE2_q_b[26]_PORT_B_address_reg, DE2_q_b[26]_PORT_A_write_enable_reg, , , DE2_q_b[26]_PORT_B_read_enable_reg, , , DE2_q_b[26]_clock_0, DE2_q_b[26]_clock_1, DE2_q_b[26]_clock_enable_0, , , , , );
DE2_q_b[26] = DE2_q_b[26]_PORT_B_data_out[0];


--DE2_q_b[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE2_q_b[24]_PORT_A_data_in = YD1L910;
DE2_q_b[24]_PORT_A_data_in_reg = DFFE(DE2_q_b[24]_PORT_A_data_in, DE2_q_b[24]_clock_0, , , );
DE2_q_b[24]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE2_q_b[24]_PORT_A_address_reg = DFFE(DE2_q_b[24]_PORT_A_address, DE2_q_b[24]_clock_0, , , );
DE2_q_b[24]_PORT_B_address = BUS(YD1_D_iw[22], YD1_D_iw[23], YD1_D_iw[24], YD1_D_iw[25], YD1_D_iw[26]);
DE2_q_b[24]_PORT_B_address_reg = DFFE(DE2_q_b[24]_PORT_B_address, DE2_q_b[24]_clock_1, , , );
DE2_q_b[24]_PORT_A_write_enable = YD1_W_rf_wren;
DE2_q_b[24]_PORT_A_write_enable_reg = DFFE(DE2_q_b[24]_PORT_A_write_enable, DE2_q_b[24]_clock_0, , , );
DE2_q_b[24]_PORT_B_read_enable = VCC;
DE2_q_b[24]_PORT_B_read_enable_reg = DFFE(DE2_q_b[24]_PORT_B_read_enable, DE2_q_b[24]_clock_1, , , );
DE2_q_b[24]_clock_0 = KF1_outclk_wire[0];
DE2_q_b[24]_clock_1 = KF1_outclk_wire[0];
DE2_q_b[24]_clock_enable_0 = YD1_W_rf_wren;
DE2_q_b[24]_PORT_B_data_out = MEMORY(DE2_q_b[24]_PORT_A_data_in_reg, , DE2_q_b[24]_PORT_A_address_reg, DE2_q_b[24]_PORT_B_address_reg, DE2_q_b[24]_PORT_A_write_enable_reg, , , DE2_q_b[24]_PORT_B_read_enable_reg, , , DE2_q_b[24]_clock_0, DE2_q_b[24]_clock_1, DE2_q_b[24]_clock_enable_0, , , , , );
DE2_q_b[24] = DE2_q_b[24]_PORT_B_data_out[0];


--YD1L46 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~45
YD1L46_adder_eqn = ( YD1_F_pc[22] ) + ( GND ) + ( YD1L39 );
YD1L46 = SUM(YD1L46_adder_eqn);

--YD1L47 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~46
YD1L47_adder_eqn = ( YD1_F_pc[22] ) + ( GND ) + ( YD1L39 );
YD1L47 = CARRY(YD1L47_adder_eqn);


--YD1_D_iw[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[28]
--register power-up is low

YD1_D_iw[28] = DFFEAS(YD1L668, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L726,  ,  , YD1L1101,  );


--DE1_q_b[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE1_q_b[24]_PORT_A_data_in = YD1L910;
DE1_q_b[24]_PORT_A_data_in_reg = DFFE(DE1_q_b[24]_PORT_A_data_in, DE1_q_b[24]_clock_0, , , );
DE1_q_b[24]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE1_q_b[24]_PORT_A_address_reg = DFFE(DE1_q_b[24]_PORT_A_address, DE1_q_b[24]_clock_0, , , );
DE1_q_b[24]_PORT_B_address = BUS(YD1_D_iw[27], YD1_D_iw[28], YD1_D_iw[29], YD1_D_iw[30], YD1_D_iw[31]);
DE1_q_b[24]_PORT_B_address_reg = DFFE(DE1_q_b[24]_PORT_B_address, DE1_q_b[24]_clock_1, , , );
DE1_q_b[24]_PORT_A_write_enable = YD1_W_rf_wren;
DE1_q_b[24]_PORT_A_write_enable_reg = DFFE(DE1_q_b[24]_PORT_A_write_enable, DE1_q_b[24]_clock_0, , , );
DE1_q_b[24]_PORT_B_read_enable = VCC;
DE1_q_b[24]_PORT_B_read_enable_reg = DFFE(DE1_q_b[24]_PORT_B_read_enable, DE1_q_b[24]_clock_1, , , );
DE1_q_b[24]_clock_0 = KF1_outclk_wire[0];
DE1_q_b[24]_clock_1 = KF1_outclk_wire[0];
DE1_q_b[24]_clock_enable_0 = YD1_W_rf_wren;
DE1_q_b[24]_PORT_B_data_out = MEMORY(DE1_q_b[24]_PORT_A_data_in_reg, , DE1_q_b[24]_PORT_A_address_reg, DE1_q_b[24]_PORT_B_address_reg, DE1_q_b[24]_PORT_A_write_enable_reg, , , DE1_q_b[24]_PORT_B_read_enable_reg, , , DE1_q_b[24]_clock_0, DE1_q_b[24]_clock_1, DE1_q_b[24]_clock_enable_0, , , , , );
DE1_q_b[24] = DE1_q_b[24]_PORT_B_data_out[0];


--YD1_D_iw[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[17]
--register power-up is low

YD1_D_iw[17] = DFFEAS(YD1L653, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L726,  ,  , YD1L1101,  );


--YD1L50 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~49
YD1L50_adder_eqn = ( YD1_F_pc[11] ) + ( GND ) + ( YD1L91 );
YD1L50 = SUM(YD1L50_adder_eqn);

--YD1L51 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~50
YD1L51_adder_eqn = ( YD1_F_pc[11] ) + ( GND ) + ( YD1L91 );
YD1L51 = CARRY(YD1L51_adder_eqn);


--DE1_q_b[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE1_q_b[13]_PORT_A_data_in = YD1L899;
DE1_q_b[13]_PORT_A_data_in_reg = DFFE(DE1_q_b[13]_PORT_A_data_in, DE1_q_b[13]_clock_0, , , );
DE1_q_b[13]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE1_q_b[13]_PORT_A_address_reg = DFFE(DE1_q_b[13]_PORT_A_address, DE1_q_b[13]_clock_0, , , );
DE1_q_b[13]_PORT_B_address = BUS(YD1_D_iw[27], YD1_D_iw[28], YD1_D_iw[29], YD1_D_iw[30], YD1_D_iw[31]);
DE1_q_b[13]_PORT_B_address_reg = DFFE(DE1_q_b[13]_PORT_B_address, DE1_q_b[13]_clock_1, , , );
DE1_q_b[13]_PORT_A_write_enable = YD1_W_rf_wren;
DE1_q_b[13]_PORT_A_write_enable_reg = DFFE(DE1_q_b[13]_PORT_A_write_enable, DE1_q_b[13]_clock_0, , , );
DE1_q_b[13]_PORT_B_read_enable = VCC;
DE1_q_b[13]_PORT_B_read_enable_reg = DFFE(DE1_q_b[13]_PORT_B_read_enable, DE1_q_b[13]_clock_1, , , );
DE1_q_b[13]_clock_0 = KF1_outclk_wire[0];
DE1_q_b[13]_clock_1 = KF1_outclk_wire[0];
DE1_q_b[13]_clock_enable_0 = YD1_W_rf_wren;
DE1_q_b[13]_PORT_B_data_out = MEMORY(DE1_q_b[13]_PORT_A_data_in_reg, , DE1_q_b[13]_PORT_A_address_reg, DE1_q_b[13]_PORT_B_address_reg, DE1_q_b[13]_PORT_A_write_enable_reg, , , DE1_q_b[13]_PORT_B_read_enable_reg, , , DE1_q_b[13]_clock_0, DE1_q_b[13]_clock_1, DE1_q_b[13]_clock_enable_0, , , , , );
DE1_q_b[13] = DE1_q_b[13]_PORT_B_data_out[0];


--DE2_q_b[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE2_q_b[13]_PORT_A_data_in = YD1L899;
DE2_q_b[13]_PORT_A_data_in_reg = DFFE(DE2_q_b[13]_PORT_A_data_in, DE2_q_b[13]_clock_0, , , );
DE2_q_b[13]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE2_q_b[13]_PORT_A_address_reg = DFFE(DE2_q_b[13]_PORT_A_address, DE2_q_b[13]_clock_0, , , );
DE2_q_b[13]_PORT_B_address = BUS(YD1_D_iw[22], YD1_D_iw[23], YD1_D_iw[24], YD1_D_iw[25], YD1_D_iw[26]);
DE2_q_b[13]_PORT_B_address_reg = DFFE(DE2_q_b[13]_PORT_B_address, DE2_q_b[13]_clock_1, , , );
DE2_q_b[13]_PORT_A_write_enable = YD1_W_rf_wren;
DE2_q_b[13]_PORT_A_write_enable_reg = DFFE(DE2_q_b[13]_PORT_A_write_enable, DE2_q_b[13]_clock_0, , , );
DE2_q_b[13]_PORT_B_read_enable = VCC;
DE2_q_b[13]_PORT_B_read_enable_reg = DFFE(DE2_q_b[13]_PORT_B_read_enable, DE2_q_b[13]_clock_1, , , );
DE2_q_b[13]_clock_0 = KF1_outclk_wire[0];
DE2_q_b[13]_clock_1 = KF1_outclk_wire[0];
DE2_q_b[13]_clock_enable_0 = YD1_W_rf_wren;
DE2_q_b[13]_PORT_B_data_out = MEMORY(DE2_q_b[13]_PORT_A_data_in_reg, , DE2_q_b[13]_PORT_A_address_reg, DE2_q_b[13]_PORT_B_address_reg, DE2_q_b[13]_PORT_A_write_enable_reg, , , DE2_q_b[13]_PORT_B_read_enable_reg, , , DE2_q_b[13]_clock_0, DE2_q_b[13]_clock_1, DE2_q_b[13]_clock_enable_0, , , , , );
DE2_q_b[13] = DE2_q_b[13]_PORT_B_data_out[0];


--YD1L54 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~53
YD1L54_adder_eqn = ( YD1_F_pc[12] ) + ( GND ) + ( YD1L51 );
YD1L54 = SUM(YD1L54_adder_eqn);

--YD1L55 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~54
YD1L55_adder_eqn = ( YD1_F_pc[12] ) + ( GND ) + ( YD1L51 );
YD1L55 = CARRY(YD1L55_adder_eqn);


--DE1_q_b[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE1_q_b[14]_PORT_A_data_in = YD1L900;
DE1_q_b[14]_PORT_A_data_in_reg = DFFE(DE1_q_b[14]_PORT_A_data_in, DE1_q_b[14]_clock_0, , , );
DE1_q_b[14]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE1_q_b[14]_PORT_A_address_reg = DFFE(DE1_q_b[14]_PORT_A_address, DE1_q_b[14]_clock_0, , , );
DE1_q_b[14]_PORT_B_address = BUS(YD1_D_iw[27], YD1_D_iw[28], YD1_D_iw[29], YD1_D_iw[30], YD1_D_iw[31]);
DE1_q_b[14]_PORT_B_address_reg = DFFE(DE1_q_b[14]_PORT_B_address, DE1_q_b[14]_clock_1, , , );
DE1_q_b[14]_PORT_A_write_enable = YD1_W_rf_wren;
DE1_q_b[14]_PORT_A_write_enable_reg = DFFE(DE1_q_b[14]_PORT_A_write_enable, DE1_q_b[14]_clock_0, , , );
DE1_q_b[14]_PORT_B_read_enable = VCC;
DE1_q_b[14]_PORT_B_read_enable_reg = DFFE(DE1_q_b[14]_PORT_B_read_enable, DE1_q_b[14]_clock_1, , , );
DE1_q_b[14]_clock_0 = KF1_outclk_wire[0];
DE1_q_b[14]_clock_1 = KF1_outclk_wire[0];
DE1_q_b[14]_clock_enable_0 = YD1_W_rf_wren;
DE1_q_b[14]_PORT_B_data_out = MEMORY(DE1_q_b[14]_PORT_A_data_in_reg, , DE1_q_b[14]_PORT_A_address_reg, DE1_q_b[14]_PORT_B_address_reg, DE1_q_b[14]_PORT_A_write_enable_reg, , , DE1_q_b[14]_PORT_B_read_enable_reg, , , DE1_q_b[14]_clock_0, DE1_q_b[14]_clock_1, DE1_q_b[14]_clock_enable_0, , , , , );
DE1_q_b[14] = DE1_q_b[14]_PORT_B_data_out[0];


--DE2_q_b[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE2_q_b[14]_PORT_A_data_in = YD1L900;
DE2_q_b[14]_PORT_A_data_in_reg = DFFE(DE2_q_b[14]_PORT_A_data_in, DE2_q_b[14]_clock_0, , , );
DE2_q_b[14]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE2_q_b[14]_PORT_A_address_reg = DFFE(DE2_q_b[14]_PORT_A_address, DE2_q_b[14]_clock_0, , , );
DE2_q_b[14]_PORT_B_address = BUS(YD1_D_iw[22], YD1_D_iw[23], YD1_D_iw[24], YD1_D_iw[25], YD1_D_iw[26]);
DE2_q_b[14]_PORT_B_address_reg = DFFE(DE2_q_b[14]_PORT_B_address, DE2_q_b[14]_clock_1, , , );
DE2_q_b[14]_PORT_A_write_enable = YD1_W_rf_wren;
DE2_q_b[14]_PORT_A_write_enable_reg = DFFE(DE2_q_b[14]_PORT_A_write_enable, DE2_q_b[14]_clock_0, , , );
DE2_q_b[14]_PORT_B_read_enable = VCC;
DE2_q_b[14]_PORT_B_read_enable_reg = DFFE(DE2_q_b[14]_PORT_B_read_enable, DE2_q_b[14]_clock_1, , , );
DE2_q_b[14]_clock_0 = KF1_outclk_wire[0];
DE2_q_b[14]_clock_1 = KF1_outclk_wire[0];
DE2_q_b[14]_clock_enable_0 = YD1_W_rf_wren;
DE2_q_b[14]_PORT_B_data_out = MEMORY(DE2_q_b[14]_PORT_A_data_in_reg, , DE2_q_b[14]_PORT_A_address_reg, DE2_q_b[14]_PORT_B_address_reg, DE2_q_b[14]_PORT_A_write_enable_reg, , , DE2_q_b[14]_PORT_B_read_enable_reg, , , DE2_q_b[14]_clock_0, DE2_q_b[14]_clock_1, DE2_q_b[14]_clock_enable_0, , , , , );
DE2_q_b[14] = DE2_q_b[14]_PORT_B_data_out[0];


--YD1L58 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~57
YD1L58_adder_eqn = ( YD1_F_pc[13] ) + ( GND ) + ( YD1L55 );
YD1L58 = SUM(YD1L58_adder_eqn);

--YD1L59 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~58
YD1L59_adder_eqn = ( YD1_F_pc[13] ) + ( GND ) + ( YD1L55 );
YD1L59 = CARRY(YD1L59_adder_eqn);


--DE1_q_b[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE1_q_b[15]_PORT_A_data_in = YD1L901;
DE1_q_b[15]_PORT_A_data_in_reg = DFFE(DE1_q_b[15]_PORT_A_data_in, DE1_q_b[15]_clock_0, , , );
DE1_q_b[15]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE1_q_b[15]_PORT_A_address_reg = DFFE(DE1_q_b[15]_PORT_A_address, DE1_q_b[15]_clock_0, , , );
DE1_q_b[15]_PORT_B_address = BUS(YD1_D_iw[27], YD1_D_iw[28], YD1_D_iw[29], YD1_D_iw[30], YD1_D_iw[31]);
DE1_q_b[15]_PORT_B_address_reg = DFFE(DE1_q_b[15]_PORT_B_address, DE1_q_b[15]_clock_1, , , );
DE1_q_b[15]_PORT_A_write_enable = YD1_W_rf_wren;
DE1_q_b[15]_PORT_A_write_enable_reg = DFFE(DE1_q_b[15]_PORT_A_write_enable, DE1_q_b[15]_clock_0, , , );
DE1_q_b[15]_PORT_B_read_enable = VCC;
DE1_q_b[15]_PORT_B_read_enable_reg = DFFE(DE1_q_b[15]_PORT_B_read_enable, DE1_q_b[15]_clock_1, , , );
DE1_q_b[15]_clock_0 = KF1_outclk_wire[0];
DE1_q_b[15]_clock_1 = KF1_outclk_wire[0];
DE1_q_b[15]_clock_enable_0 = YD1_W_rf_wren;
DE1_q_b[15]_PORT_B_data_out = MEMORY(DE1_q_b[15]_PORT_A_data_in_reg, , DE1_q_b[15]_PORT_A_address_reg, DE1_q_b[15]_PORT_B_address_reg, DE1_q_b[15]_PORT_A_write_enable_reg, , , DE1_q_b[15]_PORT_B_read_enable_reg, , , DE1_q_b[15]_clock_0, DE1_q_b[15]_clock_1, DE1_q_b[15]_clock_enable_0, , , , , );
DE1_q_b[15] = DE1_q_b[15]_PORT_B_data_out[0];


--DE2_q_b[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE2_q_b[15]_PORT_A_data_in = YD1L901;
DE2_q_b[15]_PORT_A_data_in_reg = DFFE(DE2_q_b[15]_PORT_A_data_in, DE2_q_b[15]_clock_0, , , );
DE2_q_b[15]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE2_q_b[15]_PORT_A_address_reg = DFFE(DE2_q_b[15]_PORT_A_address, DE2_q_b[15]_clock_0, , , );
DE2_q_b[15]_PORT_B_address = BUS(YD1_D_iw[22], YD1_D_iw[23], YD1_D_iw[24], YD1_D_iw[25], YD1_D_iw[26]);
DE2_q_b[15]_PORT_B_address_reg = DFFE(DE2_q_b[15]_PORT_B_address, DE2_q_b[15]_clock_1, , , );
DE2_q_b[15]_PORT_A_write_enable = YD1_W_rf_wren;
DE2_q_b[15]_PORT_A_write_enable_reg = DFFE(DE2_q_b[15]_PORT_A_write_enable, DE2_q_b[15]_clock_0, , , );
DE2_q_b[15]_PORT_B_read_enable = VCC;
DE2_q_b[15]_PORT_B_read_enable_reg = DFFE(DE2_q_b[15]_PORT_B_read_enable, DE2_q_b[15]_clock_1, , , );
DE2_q_b[15]_clock_0 = KF1_outclk_wire[0];
DE2_q_b[15]_clock_1 = KF1_outclk_wire[0];
DE2_q_b[15]_clock_enable_0 = YD1_W_rf_wren;
DE2_q_b[15]_PORT_B_data_out = MEMORY(DE2_q_b[15]_PORT_A_data_in_reg, , DE2_q_b[15]_PORT_A_address_reg, DE2_q_b[15]_PORT_B_address_reg, DE2_q_b[15]_PORT_A_write_enable_reg, , , DE2_q_b[15]_PORT_B_read_enable_reg, , , DE2_q_b[15]_clock_0, DE2_q_b[15]_clock_1, DE2_q_b[15]_clock_enable_0, , , , , );
DE2_q_b[15] = DE2_q_b[15]_PORT_B_data_out[0];


--YD1L62 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~61
YD1L62_adder_eqn = ( YD1_F_pc[15] ) + ( GND ) + ( YD1L67 );
YD1L62 = SUM(YD1L62_adder_eqn);

--YD1L63 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~62
YD1L63_adder_eqn = ( YD1_F_pc[15] ) + ( GND ) + ( YD1L67 );
YD1L63 = CARRY(YD1L63_adder_eqn);


--DE1_q_b[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE1_q_b[17]_PORT_A_data_in = YD1L903;
DE1_q_b[17]_PORT_A_data_in_reg = DFFE(DE1_q_b[17]_PORT_A_data_in, DE1_q_b[17]_clock_0, , , );
DE1_q_b[17]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE1_q_b[17]_PORT_A_address_reg = DFFE(DE1_q_b[17]_PORT_A_address, DE1_q_b[17]_clock_0, , , );
DE1_q_b[17]_PORT_B_address = BUS(YD1_D_iw[27], YD1_D_iw[28], YD1_D_iw[29], YD1_D_iw[30], YD1_D_iw[31]);
DE1_q_b[17]_PORT_B_address_reg = DFFE(DE1_q_b[17]_PORT_B_address, DE1_q_b[17]_clock_1, , , );
DE1_q_b[17]_PORT_A_write_enable = YD1_W_rf_wren;
DE1_q_b[17]_PORT_A_write_enable_reg = DFFE(DE1_q_b[17]_PORT_A_write_enable, DE1_q_b[17]_clock_0, , , );
DE1_q_b[17]_PORT_B_read_enable = VCC;
DE1_q_b[17]_PORT_B_read_enable_reg = DFFE(DE1_q_b[17]_PORT_B_read_enable, DE1_q_b[17]_clock_1, , , );
DE1_q_b[17]_clock_0 = KF1_outclk_wire[0];
DE1_q_b[17]_clock_1 = KF1_outclk_wire[0];
DE1_q_b[17]_clock_enable_0 = YD1_W_rf_wren;
DE1_q_b[17]_PORT_B_data_out = MEMORY(DE1_q_b[17]_PORT_A_data_in_reg, , DE1_q_b[17]_PORT_A_address_reg, DE1_q_b[17]_PORT_B_address_reg, DE1_q_b[17]_PORT_A_write_enable_reg, , , DE1_q_b[17]_PORT_B_read_enable_reg, , , DE1_q_b[17]_clock_0, DE1_q_b[17]_clock_1, DE1_q_b[17]_clock_enable_0, , , , , );
DE1_q_b[17] = DE1_q_b[17]_PORT_B_data_out[0];


--YD1_D_iw[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[7]
--register power-up is low

YD1_D_iw[7] = DFFEAS(YD1L640, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L726,  ,  , YD1L1101,  );


--DE2_q_b[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE2_q_b[17]_PORT_A_data_in = YD1L903;
DE2_q_b[17]_PORT_A_data_in_reg = DFFE(DE2_q_b[17]_PORT_A_data_in, DE2_q_b[17]_clock_0, , , );
DE2_q_b[17]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE2_q_b[17]_PORT_A_address_reg = DFFE(DE2_q_b[17]_PORT_A_address, DE2_q_b[17]_clock_0, , , );
DE2_q_b[17]_PORT_B_address = BUS(YD1_D_iw[22], YD1_D_iw[23], YD1_D_iw[24], YD1_D_iw[25], YD1_D_iw[26]);
DE2_q_b[17]_PORT_B_address_reg = DFFE(DE2_q_b[17]_PORT_B_address, DE2_q_b[17]_clock_1, , , );
DE2_q_b[17]_PORT_A_write_enable = YD1_W_rf_wren;
DE2_q_b[17]_PORT_A_write_enable_reg = DFFE(DE2_q_b[17]_PORT_A_write_enable, DE2_q_b[17]_clock_0, , , );
DE2_q_b[17]_PORT_B_read_enable = VCC;
DE2_q_b[17]_PORT_B_read_enable_reg = DFFE(DE2_q_b[17]_PORT_B_read_enable, DE2_q_b[17]_clock_1, , , );
DE2_q_b[17]_clock_0 = KF1_outclk_wire[0];
DE2_q_b[17]_clock_1 = KF1_outclk_wire[0];
DE2_q_b[17]_clock_enable_0 = YD1_W_rf_wren;
DE2_q_b[17]_PORT_B_data_out = MEMORY(DE2_q_b[17]_PORT_A_data_in_reg, , DE2_q_b[17]_PORT_A_address_reg, DE2_q_b[17]_PORT_B_address_reg, DE2_q_b[17]_PORT_A_write_enable_reg, , , DE2_q_b[17]_PORT_B_read_enable_reg, , , DE2_q_b[17]_clock_0, DE2_q_b[17]_clock_1, DE2_q_b[17]_clock_enable_0, , , , , );
DE2_q_b[17] = DE2_q_b[17]_PORT_B_data_out[0];


--YD1_D_iw[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6]
--register power-up is low

YD1_D_iw[6] = DFFEAS(YD1L639, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L726,  ,  , YD1L1101,  );


--DE2_q_b[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE2_q_b[16]_PORT_A_data_in = YD1L902;
DE2_q_b[16]_PORT_A_data_in_reg = DFFE(DE2_q_b[16]_PORT_A_data_in, DE2_q_b[16]_clock_0, , , );
DE2_q_b[16]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE2_q_b[16]_PORT_A_address_reg = DFFE(DE2_q_b[16]_PORT_A_address, DE2_q_b[16]_clock_0, , , );
DE2_q_b[16]_PORT_B_address = BUS(YD1_D_iw[22], YD1_D_iw[23], YD1_D_iw[24], YD1_D_iw[25], YD1_D_iw[26]);
DE2_q_b[16]_PORT_B_address_reg = DFFE(DE2_q_b[16]_PORT_B_address, DE2_q_b[16]_clock_1, , , );
DE2_q_b[16]_PORT_A_write_enable = YD1_W_rf_wren;
DE2_q_b[16]_PORT_A_write_enable_reg = DFFE(DE2_q_b[16]_PORT_A_write_enable, DE2_q_b[16]_clock_0, , , );
DE2_q_b[16]_PORT_B_read_enable = VCC;
DE2_q_b[16]_PORT_B_read_enable_reg = DFFE(DE2_q_b[16]_PORT_B_read_enable, DE2_q_b[16]_clock_1, , , );
DE2_q_b[16]_clock_0 = KF1_outclk_wire[0];
DE2_q_b[16]_clock_1 = KF1_outclk_wire[0];
DE2_q_b[16]_clock_enable_0 = YD1_W_rf_wren;
DE2_q_b[16]_PORT_B_data_out = MEMORY(DE2_q_b[16]_PORT_A_data_in_reg, , DE2_q_b[16]_PORT_A_address_reg, DE2_q_b[16]_PORT_B_address_reg, DE2_q_b[16]_PORT_A_write_enable_reg, , , DE2_q_b[16]_PORT_B_read_enable_reg, , , DE2_q_b[16]_clock_0, DE2_q_b[16]_clock_1, DE2_q_b[16]_clock_enable_0, , , , , );
DE2_q_b[16] = DE2_q_b[16]_PORT_B_data_out[0];


--YD1L66 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~65
YD1L66_adder_eqn = ( !YD1_F_pc[14] ) + ( GND ) + ( YD1L59 );
YD1L66 = SUM(YD1L66_adder_eqn);

--YD1L67 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~66
YD1L67_adder_eqn = ( !YD1_F_pc[14] ) + ( GND ) + ( YD1L59 );
YD1L67 = CARRY(YD1L67_adder_eqn);


--DE1_q_b[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE1_q_b[16]_PORT_A_data_in = YD1L902;
DE1_q_b[16]_PORT_A_data_in_reg = DFFE(DE1_q_b[16]_PORT_A_data_in, DE1_q_b[16]_clock_0, , , );
DE1_q_b[16]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE1_q_b[16]_PORT_A_address_reg = DFFE(DE1_q_b[16]_PORT_A_address, DE1_q_b[16]_clock_0, , , );
DE1_q_b[16]_PORT_B_address = BUS(YD1_D_iw[27], YD1_D_iw[28], YD1_D_iw[29], YD1_D_iw[30], YD1_D_iw[31]);
DE1_q_b[16]_PORT_B_address_reg = DFFE(DE1_q_b[16]_PORT_B_address, DE1_q_b[16]_clock_1, , , );
DE1_q_b[16]_PORT_A_write_enable = YD1_W_rf_wren;
DE1_q_b[16]_PORT_A_write_enable_reg = DFFE(DE1_q_b[16]_PORT_A_write_enable, DE1_q_b[16]_clock_0, , , );
DE1_q_b[16]_PORT_B_read_enable = VCC;
DE1_q_b[16]_PORT_B_read_enable_reg = DFFE(DE1_q_b[16]_PORT_B_read_enable, DE1_q_b[16]_clock_1, , , );
DE1_q_b[16]_clock_0 = KF1_outclk_wire[0];
DE1_q_b[16]_clock_1 = KF1_outclk_wire[0];
DE1_q_b[16]_clock_enable_0 = YD1_W_rf_wren;
DE1_q_b[16]_PORT_B_data_out = MEMORY(DE1_q_b[16]_PORT_A_data_in_reg, , DE1_q_b[16]_PORT_A_address_reg, DE1_q_b[16]_PORT_B_address_reg, DE1_q_b[16]_PORT_A_write_enable_reg, , , DE1_q_b[16]_PORT_B_read_enable_reg, , , DE1_q_b[16]_clock_0, DE1_q_b[16]_clock_1, DE1_q_b[16]_clock_enable_0, , , , , );
DE1_q_b[16] = DE1_q_b[16]_PORT_B_data_out[0];


--YD1L70 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~69
YD1L70_adder_eqn = ( YD1_F_pc[5] ) + ( GND ) + ( YD1L7 );
YD1L70 = SUM(YD1L70_adder_eqn);

--YD1L71 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~70
YD1L71_adder_eqn = ( YD1_F_pc[5] ) + ( GND ) + ( YD1L7 );
YD1L71 = CARRY(YD1L71_adder_eqn);


--DE1_q_b[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE1_q_b[7]_PORT_A_data_in = YD1L893;
DE1_q_b[7]_PORT_A_data_in_reg = DFFE(DE1_q_b[7]_PORT_A_data_in, DE1_q_b[7]_clock_0, , , );
DE1_q_b[7]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE1_q_b[7]_PORT_A_address_reg = DFFE(DE1_q_b[7]_PORT_A_address, DE1_q_b[7]_clock_0, , , );
DE1_q_b[7]_PORT_B_address = BUS(YD1_D_iw[27], YD1_D_iw[28], YD1_D_iw[29], YD1_D_iw[30], YD1_D_iw[31]);
DE1_q_b[7]_PORT_B_address_reg = DFFE(DE1_q_b[7]_PORT_B_address, DE1_q_b[7]_clock_1, , , );
DE1_q_b[7]_PORT_A_write_enable = YD1_W_rf_wren;
DE1_q_b[7]_PORT_A_write_enable_reg = DFFE(DE1_q_b[7]_PORT_A_write_enable, DE1_q_b[7]_clock_0, , , );
DE1_q_b[7]_PORT_B_read_enable = VCC;
DE1_q_b[7]_PORT_B_read_enable_reg = DFFE(DE1_q_b[7]_PORT_B_read_enable, DE1_q_b[7]_clock_1, , , );
DE1_q_b[7]_clock_0 = KF1_outclk_wire[0];
DE1_q_b[7]_clock_1 = KF1_outclk_wire[0];
DE1_q_b[7]_clock_enable_0 = YD1_W_rf_wren;
DE1_q_b[7]_PORT_B_data_out = MEMORY(DE1_q_b[7]_PORT_A_data_in_reg, , DE1_q_b[7]_PORT_A_address_reg, DE1_q_b[7]_PORT_B_address_reg, DE1_q_b[7]_PORT_A_write_enable_reg, , , DE1_q_b[7]_PORT_B_read_enable_reg, , , DE1_q_b[7]_clock_0, DE1_q_b[7]_clock_1, DE1_q_b[7]_clock_enable_0, , , , , );
DE1_q_b[7] = DE1_q_b[7]_PORT_B_data_out[0];


--DE2_q_b[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE2_q_b[7]_PORT_A_data_in = YD1L893;
DE2_q_b[7]_PORT_A_data_in_reg = DFFE(DE2_q_b[7]_PORT_A_data_in, DE2_q_b[7]_clock_0, , , );
DE2_q_b[7]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE2_q_b[7]_PORT_A_address_reg = DFFE(DE2_q_b[7]_PORT_A_address, DE2_q_b[7]_clock_0, , , );
DE2_q_b[7]_PORT_B_address = BUS(YD1_D_iw[22], YD1_D_iw[23], YD1_D_iw[24], YD1_D_iw[25], YD1_D_iw[26]);
DE2_q_b[7]_PORT_B_address_reg = DFFE(DE2_q_b[7]_PORT_B_address, DE2_q_b[7]_clock_1, , , );
DE2_q_b[7]_PORT_A_write_enable = YD1_W_rf_wren;
DE2_q_b[7]_PORT_A_write_enable_reg = DFFE(DE2_q_b[7]_PORT_A_write_enable, DE2_q_b[7]_clock_0, , , );
DE2_q_b[7]_PORT_B_read_enable = VCC;
DE2_q_b[7]_PORT_B_read_enable_reg = DFFE(DE2_q_b[7]_PORT_B_read_enable, DE2_q_b[7]_clock_1, , , );
DE2_q_b[7]_clock_0 = KF1_outclk_wire[0];
DE2_q_b[7]_clock_1 = KF1_outclk_wire[0];
DE2_q_b[7]_clock_enable_0 = YD1_W_rf_wren;
DE2_q_b[7]_PORT_B_data_out = MEMORY(DE2_q_b[7]_PORT_A_data_in_reg, , DE2_q_b[7]_PORT_A_address_reg, DE2_q_b[7]_PORT_B_address_reg, DE2_q_b[7]_PORT_A_write_enable_reg, , , DE2_q_b[7]_PORT_B_read_enable_reg, , , DE2_q_b[7]_clock_0, DE2_q_b[7]_clock_1, DE2_q_b[7]_clock_enable_0, , , , , );
DE2_q_b[7] = DE2_q_b[7]_PORT_B_data_out[0];


--YD1L74 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~73
YD1L74_adder_eqn = ( YD1_F_pc[6] ) + ( GND ) + ( YD1L71 );
YD1L74 = SUM(YD1L74_adder_eqn);

--YD1L75 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~74
YD1L75_adder_eqn = ( YD1_F_pc[6] ) + ( GND ) + ( YD1L71 );
YD1L75 = CARRY(YD1L75_adder_eqn);


--DE1_q_b[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE1_q_b[8]_PORT_A_data_in = YD1L894;
DE1_q_b[8]_PORT_A_data_in_reg = DFFE(DE1_q_b[8]_PORT_A_data_in, DE1_q_b[8]_clock_0, , , );
DE1_q_b[8]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE1_q_b[8]_PORT_A_address_reg = DFFE(DE1_q_b[8]_PORT_A_address, DE1_q_b[8]_clock_0, , , );
DE1_q_b[8]_PORT_B_address = BUS(YD1_D_iw[27], YD1_D_iw[28], YD1_D_iw[29], YD1_D_iw[30], YD1_D_iw[31]);
DE1_q_b[8]_PORT_B_address_reg = DFFE(DE1_q_b[8]_PORT_B_address, DE1_q_b[8]_clock_1, , , );
DE1_q_b[8]_PORT_A_write_enable = YD1_W_rf_wren;
DE1_q_b[8]_PORT_A_write_enable_reg = DFFE(DE1_q_b[8]_PORT_A_write_enable, DE1_q_b[8]_clock_0, , , );
DE1_q_b[8]_PORT_B_read_enable = VCC;
DE1_q_b[8]_PORT_B_read_enable_reg = DFFE(DE1_q_b[8]_PORT_B_read_enable, DE1_q_b[8]_clock_1, , , );
DE1_q_b[8]_clock_0 = KF1_outclk_wire[0];
DE1_q_b[8]_clock_1 = KF1_outclk_wire[0];
DE1_q_b[8]_clock_enable_0 = YD1_W_rf_wren;
DE1_q_b[8]_PORT_B_data_out = MEMORY(DE1_q_b[8]_PORT_A_data_in_reg, , DE1_q_b[8]_PORT_A_address_reg, DE1_q_b[8]_PORT_B_address_reg, DE1_q_b[8]_PORT_A_write_enable_reg, , , DE1_q_b[8]_PORT_B_read_enable_reg, , , DE1_q_b[8]_clock_0, DE1_q_b[8]_clock_1, DE1_q_b[8]_clock_enable_0, , , , , );
DE1_q_b[8] = DE1_q_b[8]_PORT_B_data_out[0];


--DE2_q_b[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE2_q_b[8]_PORT_A_data_in = YD1L894;
DE2_q_b[8]_PORT_A_data_in_reg = DFFE(DE2_q_b[8]_PORT_A_data_in, DE2_q_b[8]_clock_0, , , );
DE2_q_b[8]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE2_q_b[8]_PORT_A_address_reg = DFFE(DE2_q_b[8]_PORT_A_address, DE2_q_b[8]_clock_0, , , );
DE2_q_b[8]_PORT_B_address = BUS(YD1_D_iw[22], YD1_D_iw[23], YD1_D_iw[24], YD1_D_iw[25], YD1_D_iw[26]);
DE2_q_b[8]_PORT_B_address_reg = DFFE(DE2_q_b[8]_PORT_B_address, DE2_q_b[8]_clock_1, , , );
DE2_q_b[8]_PORT_A_write_enable = YD1_W_rf_wren;
DE2_q_b[8]_PORT_A_write_enable_reg = DFFE(DE2_q_b[8]_PORT_A_write_enable, DE2_q_b[8]_clock_0, , , );
DE2_q_b[8]_PORT_B_read_enable = VCC;
DE2_q_b[8]_PORT_B_read_enable_reg = DFFE(DE2_q_b[8]_PORT_B_read_enable, DE2_q_b[8]_clock_1, , , );
DE2_q_b[8]_clock_0 = KF1_outclk_wire[0];
DE2_q_b[8]_clock_1 = KF1_outclk_wire[0];
DE2_q_b[8]_clock_enable_0 = YD1_W_rf_wren;
DE2_q_b[8]_PORT_B_data_out = MEMORY(DE2_q_b[8]_PORT_A_data_in_reg, , DE2_q_b[8]_PORT_A_address_reg, DE2_q_b[8]_PORT_B_address_reg, DE2_q_b[8]_PORT_A_write_enable_reg, , , DE2_q_b[8]_PORT_B_read_enable_reg, , , DE2_q_b[8]_clock_0, DE2_q_b[8]_clock_1, DE2_q_b[8]_clock_enable_0, , , , , );
DE2_q_b[8] = DE2_q_b[8]_PORT_B_data_out[0];


--YD1L78 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~77
YD1L78_adder_eqn = ( YD1_F_pc[7] ) + ( GND ) + ( YD1L75 );
YD1L78 = SUM(YD1L78_adder_eqn);

--YD1L79 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~78
YD1L79_adder_eqn = ( YD1_F_pc[7] ) + ( GND ) + ( YD1L75 );
YD1L79 = CARRY(YD1L79_adder_eqn);


--DE1_q_b[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE1_q_b[9]_PORT_A_data_in = YD1L895;
DE1_q_b[9]_PORT_A_data_in_reg = DFFE(DE1_q_b[9]_PORT_A_data_in, DE1_q_b[9]_clock_0, , , );
DE1_q_b[9]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE1_q_b[9]_PORT_A_address_reg = DFFE(DE1_q_b[9]_PORT_A_address, DE1_q_b[9]_clock_0, , , );
DE1_q_b[9]_PORT_B_address = BUS(YD1_D_iw[27], YD1_D_iw[28], YD1_D_iw[29], YD1_D_iw[30], YD1_D_iw[31]);
DE1_q_b[9]_PORT_B_address_reg = DFFE(DE1_q_b[9]_PORT_B_address, DE1_q_b[9]_clock_1, , , );
DE1_q_b[9]_PORT_A_write_enable = YD1_W_rf_wren;
DE1_q_b[9]_PORT_A_write_enable_reg = DFFE(DE1_q_b[9]_PORT_A_write_enable, DE1_q_b[9]_clock_0, , , );
DE1_q_b[9]_PORT_B_read_enable = VCC;
DE1_q_b[9]_PORT_B_read_enable_reg = DFFE(DE1_q_b[9]_PORT_B_read_enable, DE1_q_b[9]_clock_1, , , );
DE1_q_b[9]_clock_0 = KF1_outclk_wire[0];
DE1_q_b[9]_clock_1 = KF1_outclk_wire[0];
DE1_q_b[9]_clock_enable_0 = YD1_W_rf_wren;
DE1_q_b[9]_PORT_B_data_out = MEMORY(DE1_q_b[9]_PORT_A_data_in_reg, , DE1_q_b[9]_PORT_A_address_reg, DE1_q_b[9]_PORT_B_address_reg, DE1_q_b[9]_PORT_A_write_enable_reg, , , DE1_q_b[9]_PORT_B_read_enable_reg, , , DE1_q_b[9]_clock_0, DE1_q_b[9]_clock_1, DE1_q_b[9]_clock_enable_0, , , , , );
DE1_q_b[9] = DE1_q_b[9]_PORT_B_data_out[0];


--DE2_q_b[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE2_q_b[9]_PORT_A_data_in = YD1L895;
DE2_q_b[9]_PORT_A_data_in_reg = DFFE(DE2_q_b[9]_PORT_A_data_in, DE2_q_b[9]_clock_0, , , );
DE2_q_b[9]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE2_q_b[9]_PORT_A_address_reg = DFFE(DE2_q_b[9]_PORT_A_address, DE2_q_b[9]_clock_0, , , );
DE2_q_b[9]_PORT_B_address = BUS(YD1_D_iw[22], YD1_D_iw[23], YD1_D_iw[24], YD1_D_iw[25], YD1_D_iw[26]);
DE2_q_b[9]_PORT_B_address_reg = DFFE(DE2_q_b[9]_PORT_B_address, DE2_q_b[9]_clock_1, , , );
DE2_q_b[9]_PORT_A_write_enable = YD1_W_rf_wren;
DE2_q_b[9]_PORT_A_write_enable_reg = DFFE(DE2_q_b[9]_PORT_A_write_enable, DE2_q_b[9]_clock_0, , , );
DE2_q_b[9]_PORT_B_read_enable = VCC;
DE2_q_b[9]_PORT_B_read_enable_reg = DFFE(DE2_q_b[9]_PORT_B_read_enable, DE2_q_b[9]_clock_1, , , );
DE2_q_b[9]_clock_0 = KF1_outclk_wire[0];
DE2_q_b[9]_clock_1 = KF1_outclk_wire[0];
DE2_q_b[9]_clock_enable_0 = YD1_W_rf_wren;
DE2_q_b[9]_PORT_B_data_out = MEMORY(DE2_q_b[9]_PORT_A_data_in_reg, , DE2_q_b[9]_PORT_A_address_reg, DE2_q_b[9]_PORT_B_address_reg, DE2_q_b[9]_PORT_A_write_enable_reg, , , DE2_q_b[9]_PORT_B_read_enable_reg, , , DE2_q_b[9]_clock_0, DE2_q_b[9]_clock_1, DE2_q_b[9]_clock_enable_0, , , , , );
DE2_q_b[9] = DE2_q_b[9]_PORT_B_data_out[0];


--YD1L82 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~81
YD1L82_adder_eqn = ( YD1_F_pc[8] ) + ( GND ) + ( YD1L79 );
YD1L82 = SUM(YD1L82_adder_eqn);

--YD1L83 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~82
YD1L83_adder_eqn = ( YD1_F_pc[8] ) + ( GND ) + ( YD1L79 );
YD1L83 = CARRY(YD1L83_adder_eqn);


--DE1_q_b[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE1_q_b[10]_PORT_A_data_in = YD1L896;
DE1_q_b[10]_PORT_A_data_in_reg = DFFE(DE1_q_b[10]_PORT_A_data_in, DE1_q_b[10]_clock_0, , , );
DE1_q_b[10]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE1_q_b[10]_PORT_A_address_reg = DFFE(DE1_q_b[10]_PORT_A_address, DE1_q_b[10]_clock_0, , , );
DE1_q_b[10]_PORT_B_address = BUS(YD1_D_iw[27], YD1_D_iw[28], YD1_D_iw[29], YD1_D_iw[30], YD1_D_iw[31]);
DE1_q_b[10]_PORT_B_address_reg = DFFE(DE1_q_b[10]_PORT_B_address, DE1_q_b[10]_clock_1, , , );
DE1_q_b[10]_PORT_A_write_enable = YD1_W_rf_wren;
DE1_q_b[10]_PORT_A_write_enable_reg = DFFE(DE1_q_b[10]_PORT_A_write_enable, DE1_q_b[10]_clock_0, , , );
DE1_q_b[10]_PORT_B_read_enable = VCC;
DE1_q_b[10]_PORT_B_read_enable_reg = DFFE(DE1_q_b[10]_PORT_B_read_enable, DE1_q_b[10]_clock_1, , , );
DE1_q_b[10]_clock_0 = KF1_outclk_wire[0];
DE1_q_b[10]_clock_1 = KF1_outclk_wire[0];
DE1_q_b[10]_clock_enable_0 = YD1_W_rf_wren;
DE1_q_b[10]_PORT_B_data_out = MEMORY(DE1_q_b[10]_PORT_A_data_in_reg, , DE1_q_b[10]_PORT_A_address_reg, DE1_q_b[10]_PORT_B_address_reg, DE1_q_b[10]_PORT_A_write_enable_reg, , , DE1_q_b[10]_PORT_B_read_enable_reg, , , DE1_q_b[10]_clock_0, DE1_q_b[10]_clock_1, DE1_q_b[10]_clock_enable_0, , , , , );
DE1_q_b[10] = DE1_q_b[10]_PORT_B_data_out[0];


--DE2_q_b[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE2_q_b[10]_PORT_A_data_in = YD1L896;
DE2_q_b[10]_PORT_A_data_in_reg = DFFE(DE2_q_b[10]_PORT_A_data_in, DE2_q_b[10]_clock_0, , , );
DE2_q_b[10]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE2_q_b[10]_PORT_A_address_reg = DFFE(DE2_q_b[10]_PORT_A_address, DE2_q_b[10]_clock_0, , , );
DE2_q_b[10]_PORT_B_address = BUS(YD1_D_iw[22], YD1_D_iw[23], YD1_D_iw[24], YD1_D_iw[25], YD1_D_iw[26]);
DE2_q_b[10]_PORT_B_address_reg = DFFE(DE2_q_b[10]_PORT_B_address, DE2_q_b[10]_clock_1, , , );
DE2_q_b[10]_PORT_A_write_enable = YD1_W_rf_wren;
DE2_q_b[10]_PORT_A_write_enable_reg = DFFE(DE2_q_b[10]_PORT_A_write_enable, DE2_q_b[10]_clock_0, , , );
DE2_q_b[10]_PORT_B_read_enable = VCC;
DE2_q_b[10]_PORT_B_read_enable_reg = DFFE(DE2_q_b[10]_PORT_B_read_enable, DE2_q_b[10]_clock_1, , , );
DE2_q_b[10]_clock_0 = KF1_outclk_wire[0];
DE2_q_b[10]_clock_1 = KF1_outclk_wire[0];
DE2_q_b[10]_clock_enable_0 = YD1_W_rf_wren;
DE2_q_b[10]_PORT_B_data_out = MEMORY(DE2_q_b[10]_PORT_A_data_in_reg, , DE2_q_b[10]_PORT_A_address_reg, DE2_q_b[10]_PORT_B_address_reg, DE2_q_b[10]_PORT_A_write_enable_reg, , , DE2_q_b[10]_PORT_B_read_enable_reg, , , DE2_q_b[10]_clock_0, DE2_q_b[10]_clock_1, DE2_q_b[10]_clock_enable_0, , , , , );
DE2_q_b[10] = DE2_q_b[10]_PORT_B_data_out[0];


--YD1L86 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~85
YD1L86_adder_eqn = ( YD1_F_pc[9] ) + ( GND ) + ( YD1L83 );
YD1L86 = SUM(YD1L86_adder_eqn);

--YD1L87 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~86
YD1L87_adder_eqn = ( YD1_F_pc[9] ) + ( GND ) + ( YD1L83 );
YD1L87 = CARRY(YD1L87_adder_eqn);


--DE1_q_b[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE1_q_b[11]_PORT_A_data_in = YD1L897;
DE1_q_b[11]_PORT_A_data_in_reg = DFFE(DE1_q_b[11]_PORT_A_data_in, DE1_q_b[11]_clock_0, , , );
DE1_q_b[11]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE1_q_b[11]_PORT_A_address_reg = DFFE(DE1_q_b[11]_PORT_A_address, DE1_q_b[11]_clock_0, , , );
DE1_q_b[11]_PORT_B_address = BUS(YD1_D_iw[27], YD1_D_iw[28], YD1_D_iw[29], YD1_D_iw[30], YD1_D_iw[31]);
DE1_q_b[11]_PORT_B_address_reg = DFFE(DE1_q_b[11]_PORT_B_address, DE1_q_b[11]_clock_1, , , );
DE1_q_b[11]_PORT_A_write_enable = YD1_W_rf_wren;
DE1_q_b[11]_PORT_A_write_enable_reg = DFFE(DE1_q_b[11]_PORT_A_write_enable, DE1_q_b[11]_clock_0, , , );
DE1_q_b[11]_PORT_B_read_enable = VCC;
DE1_q_b[11]_PORT_B_read_enable_reg = DFFE(DE1_q_b[11]_PORT_B_read_enable, DE1_q_b[11]_clock_1, , , );
DE1_q_b[11]_clock_0 = KF1_outclk_wire[0];
DE1_q_b[11]_clock_1 = KF1_outclk_wire[0];
DE1_q_b[11]_clock_enable_0 = YD1_W_rf_wren;
DE1_q_b[11]_PORT_B_data_out = MEMORY(DE1_q_b[11]_PORT_A_data_in_reg, , DE1_q_b[11]_PORT_A_address_reg, DE1_q_b[11]_PORT_B_address_reg, DE1_q_b[11]_PORT_A_write_enable_reg, , , DE1_q_b[11]_PORT_B_read_enable_reg, , , DE1_q_b[11]_clock_0, DE1_q_b[11]_clock_1, DE1_q_b[11]_clock_enable_0, , , , , );
DE1_q_b[11] = DE1_q_b[11]_PORT_B_data_out[0];


--DE2_q_b[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE2_q_b[11]_PORT_A_data_in = YD1L897;
DE2_q_b[11]_PORT_A_data_in_reg = DFFE(DE2_q_b[11]_PORT_A_data_in, DE2_q_b[11]_clock_0, , , );
DE2_q_b[11]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE2_q_b[11]_PORT_A_address_reg = DFFE(DE2_q_b[11]_PORT_A_address, DE2_q_b[11]_clock_0, , , );
DE2_q_b[11]_PORT_B_address = BUS(YD1_D_iw[22], YD1_D_iw[23], YD1_D_iw[24], YD1_D_iw[25], YD1_D_iw[26]);
DE2_q_b[11]_PORT_B_address_reg = DFFE(DE2_q_b[11]_PORT_B_address, DE2_q_b[11]_clock_1, , , );
DE2_q_b[11]_PORT_A_write_enable = YD1_W_rf_wren;
DE2_q_b[11]_PORT_A_write_enable_reg = DFFE(DE2_q_b[11]_PORT_A_write_enable, DE2_q_b[11]_clock_0, , , );
DE2_q_b[11]_PORT_B_read_enable = VCC;
DE2_q_b[11]_PORT_B_read_enable_reg = DFFE(DE2_q_b[11]_PORT_B_read_enable, DE2_q_b[11]_clock_1, , , );
DE2_q_b[11]_clock_0 = KF1_outclk_wire[0];
DE2_q_b[11]_clock_1 = KF1_outclk_wire[0];
DE2_q_b[11]_clock_enable_0 = YD1_W_rf_wren;
DE2_q_b[11]_PORT_B_data_out = MEMORY(DE2_q_b[11]_PORT_A_data_in_reg, , DE2_q_b[11]_PORT_A_address_reg, DE2_q_b[11]_PORT_B_address_reg, DE2_q_b[11]_PORT_A_write_enable_reg, , , DE2_q_b[11]_PORT_B_read_enable_reg, , , DE2_q_b[11]_clock_0, DE2_q_b[11]_clock_1, DE2_q_b[11]_clock_enable_0, , , , , );
DE2_q_b[11] = DE2_q_b[11]_PORT_B_data_out[0];


--YD1L90 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~89
YD1L90_adder_eqn = ( YD1_F_pc[10] ) + ( GND ) + ( YD1L87 );
YD1L90 = SUM(YD1L90_adder_eqn);

--YD1L91 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~90
YD1L91_adder_eqn = ( YD1_F_pc[10] ) + ( GND ) + ( YD1L87 );
YD1L91 = CARRY(YD1L91_adder_eqn);


--DE1_q_b[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE1_q_b[12]_PORT_A_data_in = YD1L898;
DE1_q_b[12]_PORT_A_data_in_reg = DFFE(DE1_q_b[12]_PORT_A_data_in, DE1_q_b[12]_clock_0, , , );
DE1_q_b[12]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE1_q_b[12]_PORT_A_address_reg = DFFE(DE1_q_b[12]_PORT_A_address, DE1_q_b[12]_clock_0, , , );
DE1_q_b[12]_PORT_B_address = BUS(YD1_D_iw[27], YD1_D_iw[28], YD1_D_iw[29], YD1_D_iw[30], YD1_D_iw[31]);
DE1_q_b[12]_PORT_B_address_reg = DFFE(DE1_q_b[12]_PORT_B_address, DE1_q_b[12]_clock_1, , , );
DE1_q_b[12]_PORT_A_write_enable = YD1_W_rf_wren;
DE1_q_b[12]_PORT_A_write_enable_reg = DFFE(DE1_q_b[12]_PORT_A_write_enable, DE1_q_b[12]_clock_0, , , );
DE1_q_b[12]_PORT_B_read_enable = VCC;
DE1_q_b[12]_PORT_B_read_enable_reg = DFFE(DE1_q_b[12]_PORT_B_read_enable, DE1_q_b[12]_clock_1, , , );
DE1_q_b[12]_clock_0 = KF1_outclk_wire[0];
DE1_q_b[12]_clock_1 = KF1_outclk_wire[0];
DE1_q_b[12]_clock_enable_0 = YD1_W_rf_wren;
DE1_q_b[12]_PORT_B_data_out = MEMORY(DE1_q_b[12]_PORT_A_data_in_reg, , DE1_q_b[12]_PORT_A_address_reg, DE1_q_b[12]_PORT_B_address_reg, DE1_q_b[12]_PORT_A_write_enable_reg, , , DE1_q_b[12]_PORT_B_read_enable_reg, , , DE1_q_b[12]_clock_0, DE1_q_b[12]_clock_1, DE1_q_b[12]_clock_enable_0, , , , , );
DE1_q_b[12] = DE1_q_b[12]_PORT_B_data_out[0];


--DE2_q_b[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE2_q_b[12]_PORT_A_data_in = YD1L898;
DE2_q_b[12]_PORT_A_data_in_reg = DFFE(DE2_q_b[12]_PORT_A_data_in, DE2_q_b[12]_clock_0, , , );
DE2_q_b[12]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE2_q_b[12]_PORT_A_address_reg = DFFE(DE2_q_b[12]_PORT_A_address, DE2_q_b[12]_clock_0, , , );
DE2_q_b[12]_PORT_B_address = BUS(YD1_D_iw[22], YD1_D_iw[23], YD1_D_iw[24], YD1_D_iw[25], YD1_D_iw[26]);
DE2_q_b[12]_PORT_B_address_reg = DFFE(DE2_q_b[12]_PORT_B_address, DE2_q_b[12]_clock_1, , , );
DE2_q_b[12]_PORT_A_write_enable = YD1_W_rf_wren;
DE2_q_b[12]_PORT_A_write_enable_reg = DFFE(DE2_q_b[12]_PORT_A_write_enable, DE2_q_b[12]_clock_0, , , );
DE2_q_b[12]_PORT_B_read_enable = VCC;
DE2_q_b[12]_PORT_B_read_enable_reg = DFFE(DE2_q_b[12]_PORT_B_read_enable, DE2_q_b[12]_clock_1, , , );
DE2_q_b[12]_clock_0 = KF1_outclk_wire[0];
DE2_q_b[12]_clock_1 = KF1_outclk_wire[0];
DE2_q_b[12]_clock_enable_0 = YD1_W_rf_wren;
DE2_q_b[12]_PORT_B_data_out = MEMORY(DE2_q_b[12]_PORT_A_data_in_reg, , DE2_q_b[12]_PORT_A_address_reg, DE2_q_b[12]_PORT_B_address_reg, DE2_q_b[12]_PORT_A_write_enable_reg, , , DE2_q_b[12]_PORT_B_read_enable_reg, , , DE2_q_b[12]_clock_0, DE2_q_b[12]_clock_1, DE2_q_b[12]_clock_enable_0, , , , , );
DE2_q_b[12] = DE2_q_b[12]_PORT_B_data_out[0];


--S1_s_serial_transfer.STATE_5_READ_TRANSFER is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_5_READ_TRANSFER
--register power-up is low

S1_s_serial_transfer.STATE_5_READ_TRANSFER = DFFEAS(S1L5, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--NC8_mem[1][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][87]
--register power-up is low

NC8_mem[1][87] = DFFEAS(MC8L14, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC8L2, NC8_mem[2][87],  ,  , NC8_mem_used[2]);


--NC8_mem[1][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][19]
--register power-up is low

NC8_mem[1][19] = DFFEAS(XC2L70, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC8L2, NC8_mem[2][19],  ,  , NC8_mem_used[2]);


--JD8L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~1
JD8L2_adder_eqn = ( (!MC8L3 & (((JD8_burst_uncompress_address_offset[1])))) # (MC8L3 & ((!NC8_mem_used[0] & ((JD8_burst_uncompress_address_offset[1]))) # (NC8_mem_used[0] & (NC8_mem[0][19])))) ) + ( NC8_mem[0][52] ) + ( JD8L7 );
JD8L2 = SUM(JD8L2_adder_eqn);


--NC8_mem[1][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][88]
--register power-up is low

NC8_mem[1][88] = DFFEAS(XC2L95, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC8L2, NC8_mem[2][88],  ,  , NC8_mem_used[2]);


--YD1_av_ld_byte0_data[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]
--register power-up is low

YD1_av_ld_byte0_data[0] = DFFEAS(GD1L10, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L938, YD1_av_ld_byte1_data[0],  ,  , YD1L1051);


--YD1_W_alu_result[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0]
--register power-up is low

YD1_W_alu_result[0] = DFFEAS(YD1L352, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L384,  );


--YD1L211 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~110
YD1L211_adder_eqn = ( YD1_E_alu_sub ) + ( VCC ) + ( !VCC );
YD1L211 = CARRY(YD1L211_adder_eqn);


--DF1_ram_block1a36 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a36
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a36_PORT_A_data_in = VC2L22;
DF1_ram_block1a36_PORT_A_data_in_reg = DFFE(DF1_ram_block1a36_PORT_A_data_in, DF1_ram_block1a36_clock_0, , , DF1_ram_block1a36_clock_enable_0);
DF1_ram_block1a36_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a36_PORT_A_address_reg = DFFE(DF1_ram_block1a36_PORT_A_address, DF1_ram_block1a36_clock_0, , , DF1_ram_block1a36_clock_enable_0);
DF1_ram_block1a36_PORT_A_write_enable = EF1_eq_node[1];
DF1_ram_block1a36_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a36_PORT_A_write_enable, DF1_ram_block1a36_clock_0, , , DF1_ram_block1a36_clock_enable_0);
DF1_ram_block1a36_PORT_A_read_enable = Y1L2;
DF1_ram_block1a36_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a36_PORT_A_read_enable, DF1_ram_block1a36_clock_0, , , DF1_ram_block1a36_clock_enable_0);
DF1_ram_block1a36_PORT_A_byte_mask = VC2_src_data[32];
DF1_ram_block1a36_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a36_PORT_A_byte_mask, DF1_ram_block1a36_clock_0, , , DF1_ram_block1a36_clock_enable_0);
DF1_ram_block1a36_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a36_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a36_PORT_A_data_out = MEMORY(DF1_ram_block1a36_PORT_A_data_in_reg, , DF1_ram_block1a36_PORT_A_address_reg, , DF1_ram_block1a36_PORT_A_write_enable_reg, DF1_ram_block1a36_PORT_A_read_enable_reg, , , DF1_ram_block1a36_PORT_A_byte_mask_reg, , DF1_ram_block1a36_clock_0, , DF1_ram_block1a36_clock_enable_0, , , , , );
DF1_ram_block1a36 = DF1_ram_block1a36_PORT_A_data_out[0];


--DF1_ram_block1a4 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a4
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a4_PORT_A_data_in = VC2L22;
DF1_ram_block1a4_PORT_A_data_in_reg = DFFE(DF1_ram_block1a4_PORT_A_data_in, DF1_ram_block1a4_clock_0, , , DF1_ram_block1a4_clock_enable_0);
DF1_ram_block1a4_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a4_PORT_A_address_reg = DFFE(DF1_ram_block1a4_PORT_A_address, DF1_ram_block1a4_clock_0, , , DF1_ram_block1a4_clock_enable_0);
DF1_ram_block1a4_PORT_A_write_enable = EF1_eq_node[0];
DF1_ram_block1a4_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a4_PORT_A_write_enable, DF1_ram_block1a4_clock_0, , , DF1_ram_block1a4_clock_enable_0);
DF1_ram_block1a4_PORT_A_read_enable = Y1L2;
DF1_ram_block1a4_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a4_PORT_A_read_enable, DF1_ram_block1a4_clock_0, , , DF1_ram_block1a4_clock_enable_0);
DF1_ram_block1a4_PORT_A_byte_mask = VC2_src_data[32];
DF1_ram_block1a4_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a4_PORT_A_byte_mask, DF1_ram_block1a4_clock_0, , , DF1_ram_block1a4_clock_enable_0);
DF1_ram_block1a4_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a4_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a4_PORT_A_data_out = MEMORY(DF1_ram_block1a4_PORT_A_data_in_reg, , DF1_ram_block1a4_PORT_A_address_reg, , DF1_ram_block1a4_PORT_A_write_enable_reg, DF1_ram_block1a4_PORT_A_read_enable_reg, , , DF1_ram_block1a4_PORT_A_byte_mask_reg, , DF1_ram_block1a4_clock_0, , DF1_ram_block1a4_clock_enable_0, , , , , );
DF1_ram_block1a4 = DF1_ram_block1a4_PORT_A_data_out[0];


--DF1_ram_block1a32 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a32
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a32_PORT_A_data_in = VC2L23;
DF1_ram_block1a32_PORT_A_data_in_reg = DFFE(DF1_ram_block1a32_PORT_A_data_in, DF1_ram_block1a32_clock_0, , , DF1_ram_block1a32_clock_enable_0);
DF1_ram_block1a32_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a32_PORT_A_address_reg = DFFE(DF1_ram_block1a32_PORT_A_address, DF1_ram_block1a32_clock_0, , , DF1_ram_block1a32_clock_enable_0);
DF1_ram_block1a32_PORT_A_write_enable = EF1_eq_node[1];
DF1_ram_block1a32_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a32_PORT_A_write_enable, DF1_ram_block1a32_clock_0, , , DF1_ram_block1a32_clock_enable_0);
DF1_ram_block1a32_PORT_A_read_enable = Y1L2;
DF1_ram_block1a32_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a32_PORT_A_read_enable, DF1_ram_block1a32_clock_0, , , DF1_ram_block1a32_clock_enable_0);
DF1_ram_block1a32_PORT_A_byte_mask = VC2_src_data[32];
DF1_ram_block1a32_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a32_PORT_A_byte_mask, DF1_ram_block1a32_clock_0, , , DF1_ram_block1a32_clock_enable_0);
DF1_ram_block1a32_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a32_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a32_PORT_A_data_out = MEMORY(DF1_ram_block1a32_PORT_A_data_in_reg, , DF1_ram_block1a32_PORT_A_address_reg, , DF1_ram_block1a32_PORT_A_write_enable_reg, DF1_ram_block1a32_PORT_A_read_enable_reg, , , DF1_ram_block1a32_PORT_A_byte_mask_reg, , DF1_ram_block1a32_clock_0, , DF1_ram_block1a32_clock_enable_0, , , , , );
DF1_ram_block1a32 = DF1_ram_block1a32_PORT_A_data_out[0];


--DF1_ram_block1a0 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a0_PORT_A_data_in = VC2L23;
DF1_ram_block1a0_PORT_A_data_in_reg = DFFE(DF1_ram_block1a0_PORT_A_data_in, DF1_ram_block1a0_clock_0, , , DF1_ram_block1a0_clock_enable_0);
DF1_ram_block1a0_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a0_PORT_A_address_reg = DFFE(DF1_ram_block1a0_PORT_A_address, DF1_ram_block1a0_clock_0, , , DF1_ram_block1a0_clock_enable_0);
DF1_ram_block1a0_PORT_A_write_enable = EF1_eq_node[0];
DF1_ram_block1a0_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a0_PORT_A_write_enable, DF1_ram_block1a0_clock_0, , , DF1_ram_block1a0_clock_enable_0);
DF1_ram_block1a0_PORT_A_read_enable = Y1L2;
DF1_ram_block1a0_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a0_PORT_A_read_enable, DF1_ram_block1a0_clock_0, , , DF1_ram_block1a0_clock_enable_0);
DF1_ram_block1a0_PORT_A_byte_mask = VC2_src_data[32];
DF1_ram_block1a0_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a0_PORT_A_byte_mask, DF1_ram_block1a0_clock_0, , , DF1_ram_block1a0_clock_enable_0);
DF1_ram_block1a0_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a0_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a0_PORT_A_data_out = MEMORY(DF1_ram_block1a0_PORT_A_data_in_reg, , DF1_ram_block1a0_PORT_A_address_reg, , DF1_ram_block1a0_PORT_A_write_enable_reg, DF1_ram_block1a0_PORT_A_read_enable_reg, , , DF1_ram_block1a0_PORT_A_byte_mask_reg, , DF1_ram_block1a0_clock_0, , DF1_ram_block1a0_clock_enable_0, , , , , );
DF1_ram_block1a0 = DF1_ram_block1a0_PORT_A_data_out[0];


--DF1_ram_block1a33 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a33
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a33_PORT_A_data_in = VC2L24;
DF1_ram_block1a33_PORT_A_data_in_reg = DFFE(DF1_ram_block1a33_PORT_A_data_in, DF1_ram_block1a33_clock_0, , , DF1_ram_block1a33_clock_enable_0);
DF1_ram_block1a33_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a33_PORT_A_address_reg = DFFE(DF1_ram_block1a33_PORT_A_address, DF1_ram_block1a33_clock_0, , , DF1_ram_block1a33_clock_enable_0);
DF1_ram_block1a33_PORT_A_write_enable = EF1_eq_node[1];
DF1_ram_block1a33_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a33_PORT_A_write_enable, DF1_ram_block1a33_clock_0, , , DF1_ram_block1a33_clock_enable_0);
DF1_ram_block1a33_PORT_A_read_enable = Y1L2;
DF1_ram_block1a33_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a33_PORT_A_read_enable, DF1_ram_block1a33_clock_0, , , DF1_ram_block1a33_clock_enable_0);
DF1_ram_block1a33_PORT_A_byte_mask = VC2_src_data[32];
DF1_ram_block1a33_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a33_PORT_A_byte_mask, DF1_ram_block1a33_clock_0, , , DF1_ram_block1a33_clock_enable_0);
DF1_ram_block1a33_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a33_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a33_PORT_A_data_out = MEMORY(DF1_ram_block1a33_PORT_A_data_in_reg, , DF1_ram_block1a33_PORT_A_address_reg, , DF1_ram_block1a33_PORT_A_write_enable_reg, DF1_ram_block1a33_PORT_A_read_enable_reg, , , DF1_ram_block1a33_PORT_A_byte_mask_reg, , DF1_ram_block1a33_clock_0, , DF1_ram_block1a33_clock_enable_0, , , , , );
DF1_ram_block1a33 = DF1_ram_block1a33_PORT_A_data_out[0];


--DF1_ram_block1a1 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a1
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a1_PORT_A_data_in = VC2L24;
DF1_ram_block1a1_PORT_A_data_in_reg = DFFE(DF1_ram_block1a1_PORT_A_data_in, DF1_ram_block1a1_clock_0, , , DF1_ram_block1a1_clock_enable_0);
DF1_ram_block1a1_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a1_PORT_A_address_reg = DFFE(DF1_ram_block1a1_PORT_A_address, DF1_ram_block1a1_clock_0, , , DF1_ram_block1a1_clock_enable_0);
DF1_ram_block1a1_PORT_A_write_enable = EF1_eq_node[0];
DF1_ram_block1a1_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a1_PORT_A_write_enable, DF1_ram_block1a1_clock_0, , , DF1_ram_block1a1_clock_enable_0);
DF1_ram_block1a1_PORT_A_read_enable = Y1L2;
DF1_ram_block1a1_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a1_PORT_A_read_enable, DF1_ram_block1a1_clock_0, , , DF1_ram_block1a1_clock_enable_0);
DF1_ram_block1a1_PORT_A_byte_mask = VC2_src_data[32];
DF1_ram_block1a1_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a1_PORT_A_byte_mask, DF1_ram_block1a1_clock_0, , , DF1_ram_block1a1_clock_enable_0);
DF1_ram_block1a1_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a1_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a1_PORT_A_data_out = MEMORY(DF1_ram_block1a1_PORT_A_data_in_reg, , DF1_ram_block1a1_PORT_A_address_reg, , DF1_ram_block1a1_PORT_A_write_enable_reg, DF1_ram_block1a1_PORT_A_read_enable_reg, , , DF1_ram_block1a1_PORT_A_byte_mask_reg, , DF1_ram_block1a1_clock_0, , DF1_ram_block1a1_clock_enable_0, , , , , );
DF1_ram_block1a1 = DF1_ram_block1a1_PORT_A_data_out[0];


--DF1_ram_block1a34 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a34
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a34_PORT_A_data_in = VC2L25;
DF1_ram_block1a34_PORT_A_data_in_reg = DFFE(DF1_ram_block1a34_PORT_A_data_in, DF1_ram_block1a34_clock_0, , , DF1_ram_block1a34_clock_enable_0);
DF1_ram_block1a34_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a34_PORT_A_address_reg = DFFE(DF1_ram_block1a34_PORT_A_address, DF1_ram_block1a34_clock_0, , , DF1_ram_block1a34_clock_enable_0);
DF1_ram_block1a34_PORT_A_write_enable = EF1_eq_node[1];
DF1_ram_block1a34_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a34_PORT_A_write_enable, DF1_ram_block1a34_clock_0, , , DF1_ram_block1a34_clock_enable_0);
DF1_ram_block1a34_PORT_A_read_enable = Y1L2;
DF1_ram_block1a34_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a34_PORT_A_read_enable, DF1_ram_block1a34_clock_0, , , DF1_ram_block1a34_clock_enable_0);
DF1_ram_block1a34_PORT_A_byte_mask = VC2_src_data[32];
DF1_ram_block1a34_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a34_PORT_A_byte_mask, DF1_ram_block1a34_clock_0, , , DF1_ram_block1a34_clock_enable_0);
DF1_ram_block1a34_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a34_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a34_PORT_A_data_out = MEMORY(DF1_ram_block1a34_PORT_A_data_in_reg, , DF1_ram_block1a34_PORT_A_address_reg, , DF1_ram_block1a34_PORT_A_write_enable_reg, DF1_ram_block1a34_PORT_A_read_enable_reg, , , DF1_ram_block1a34_PORT_A_byte_mask_reg, , DF1_ram_block1a34_clock_0, , DF1_ram_block1a34_clock_enable_0, , , , , );
DF1_ram_block1a34 = DF1_ram_block1a34_PORT_A_data_out[0];


--DF1_ram_block1a2 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a2
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a2_PORT_A_data_in = VC2L25;
DF1_ram_block1a2_PORT_A_data_in_reg = DFFE(DF1_ram_block1a2_PORT_A_data_in, DF1_ram_block1a2_clock_0, , , DF1_ram_block1a2_clock_enable_0);
DF1_ram_block1a2_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a2_PORT_A_address_reg = DFFE(DF1_ram_block1a2_PORT_A_address, DF1_ram_block1a2_clock_0, , , DF1_ram_block1a2_clock_enable_0);
DF1_ram_block1a2_PORT_A_write_enable = EF1_eq_node[0];
DF1_ram_block1a2_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a2_PORT_A_write_enable, DF1_ram_block1a2_clock_0, , , DF1_ram_block1a2_clock_enable_0);
DF1_ram_block1a2_PORT_A_read_enable = Y1L2;
DF1_ram_block1a2_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a2_PORT_A_read_enable, DF1_ram_block1a2_clock_0, , , DF1_ram_block1a2_clock_enable_0);
DF1_ram_block1a2_PORT_A_byte_mask = VC2_src_data[32];
DF1_ram_block1a2_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a2_PORT_A_byte_mask, DF1_ram_block1a2_clock_0, , , DF1_ram_block1a2_clock_enable_0);
DF1_ram_block1a2_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a2_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a2_PORT_A_data_out = MEMORY(DF1_ram_block1a2_PORT_A_data_in_reg, , DF1_ram_block1a2_PORT_A_address_reg, , DF1_ram_block1a2_PORT_A_write_enable_reg, DF1_ram_block1a2_PORT_A_read_enable_reg, , , DF1_ram_block1a2_PORT_A_byte_mask_reg, , DF1_ram_block1a2_clock_0, , DF1_ram_block1a2_clock_enable_0, , , , , );
DF1_ram_block1a2 = DF1_ram_block1a2_PORT_A_data_out[0];


--DF1_ram_block1a35 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a35
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a35_PORT_A_data_in = VC2L26;
DF1_ram_block1a35_PORT_A_data_in_reg = DFFE(DF1_ram_block1a35_PORT_A_data_in, DF1_ram_block1a35_clock_0, , , DF1_ram_block1a35_clock_enable_0);
DF1_ram_block1a35_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a35_PORT_A_address_reg = DFFE(DF1_ram_block1a35_PORT_A_address, DF1_ram_block1a35_clock_0, , , DF1_ram_block1a35_clock_enable_0);
DF1_ram_block1a35_PORT_A_write_enable = EF1_eq_node[1];
DF1_ram_block1a35_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a35_PORT_A_write_enable, DF1_ram_block1a35_clock_0, , , DF1_ram_block1a35_clock_enable_0);
DF1_ram_block1a35_PORT_A_read_enable = Y1L2;
DF1_ram_block1a35_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a35_PORT_A_read_enable, DF1_ram_block1a35_clock_0, , , DF1_ram_block1a35_clock_enable_0);
DF1_ram_block1a35_PORT_A_byte_mask = VC2_src_data[32];
DF1_ram_block1a35_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a35_PORT_A_byte_mask, DF1_ram_block1a35_clock_0, , , DF1_ram_block1a35_clock_enable_0);
DF1_ram_block1a35_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a35_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a35_PORT_A_data_out = MEMORY(DF1_ram_block1a35_PORT_A_data_in_reg, , DF1_ram_block1a35_PORT_A_address_reg, , DF1_ram_block1a35_PORT_A_write_enable_reg, DF1_ram_block1a35_PORT_A_read_enable_reg, , , DF1_ram_block1a35_PORT_A_byte_mask_reg, , DF1_ram_block1a35_clock_0, , DF1_ram_block1a35_clock_enable_0, , , , , );
DF1_ram_block1a35 = DF1_ram_block1a35_PORT_A_data_out[0];


--DF1_ram_block1a3 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a3
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a3_PORT_A_data_in = VC2L26;
DF1_ram_block1a3_PORT_A_data_in_reg = DFFE(DF1_ram_block1a3_PORT_A_data_in, DF1_ram_block1a3_clock_0, , , DF1_ram_block1a3_clock_enable_0);
DF1_ram_block1a3_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a3_PORT_A_address_reg = DFFE(DF1_ram_block1a3_PORT_A_address, DF1_ram_block1a3_clock_0, , , DF1_ram_block1a3_clock_enable_0);
DF1_ram_block1a3_PORT_A_write_enable = EF1_eq_node[0];
DF1_ram_block1a3_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a3_PORT_A_write_enable, DF1_ram_block1a3_clock_0, , , DF1_ram_block1a3_clock_enable_0);
DF1_ram_block1a3_PORT_A_read_enable = Y1L2;
DF1_ram_block1a3_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a3_PORT_A_read_enable, DF1_ram_block1a3_clock_0, , , DF1_ram_block1a3_clock_enable_0);
DF1_ram_block1a3_PORT_A_byte_mask = VC2_src_data[32];
DF1_ram_block1a3_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a3_PORT_A_byte_mask, DF1_ram_block1a3_clock_0, , , DF1_ram_block1a3_clock_enable_0);
DF1_ram_block1a3_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a3_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a3_PORT_A_data_out = MEMORY(DF1_ram_block1a3_PORT_A_data_in_reg, , DF1_ram_block1a3_PORT_A_address_reg, , DF1_ram_block1a3_PORT_A_write_enable_reg, DF1_ram_block1a3_PORT_A_read_enable_reg, , , DF1_ram_block1a3_PORT_A_byte_mask_reg, , DF1_ram_block1a3_clock_0, , DF1_ram_block1a3_clock_enable_0, , , , , );
DF1_ram_block1a3 = DF1_ram_block1a3_PORT_A_data_out[0];


--YD1_E_shift_rot_result[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]
--register power-up is low

YD1_E_shift_rot_result[1] = DFFEAS(YD1L477, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1_E_src1[1],  ,  , YD1_E_new_inst);


--YD1L94 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~93
YD1L94_adder_eqn = ( YD1_F_pc[0] ) + ( VCC ) + ( !VCC );
YD1L94 = SUM(YD1L94_adder_eqn);

--YD1L95 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~94
YD1L95_adder_eqn = ( YD1_F_pc[0] ) + ( VCC ) + ( !VCC );
YD1L95 = CARRY(YD1L95_adder_eqn);


--DE1_q_b[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE1_q_b[2]_PORT_A_data_in = YD1L888;
DE1_q_b[2]_PORT_A_data_in_reg = DFFE(DE1_q_b[2]_PORT_A_data_in, DE1_q_b[2]_clock_0, , , );
DE1_q_b[2]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE1_q_b[2]_PORT_A_address_reg = DFFE(DE1_q_b[2]_PORT_A_address, DE1_q_b[2]_clock_0, , , );
DE1_q_b[2]_PORT_B_address = BUS(YD1_D_iw[27], YD1_D_iw[28], YD1_D_iw[29], YD1_D_iw[30], YD1_D_iw[31]);
DE1_q_b[2]_PORT_B_address_reg = DFFE(DE1_q_b[2]_PORT_B_address, DE1_q_b[2]_clock_1, , , );
DE1_q_b[2]_PORT_A_write_enable = YD1_W_rf_wren;
DE1_q_b[2]_PORT_A_write_enable_reg = DFFE(DE1_q_b[2]_PORT_A_write_enable, DE1_q_b[2]_clock_0, , , );
DE1_q_b[2]_PORT_B_read_enable = VCC;
DE1_q_b[2]_PORT_B_read_enable_reg = DFFE(DE1_q_b[2]_PORT_B_read_enable, DE1_q_b[2]_clock_1, , , );
DE1_q_b[2]_clock_0 = KF1_outclk_wire[0];
DE1_q_b[2]_clock_1 = KF1_outclk_wire[0];
DE1_q_b[2]_clock_enable_0 = YD1_W_rf_wren;
DE1_q_b[2]_PORT_B_data_out = MEMORY(DE1_q_b[2]_PORT_A_data_in_reg, , DE1_q_b[2]_PORT_A_address_reg, DE1_q_b[2]_PORT_B_address_reg, DE1_q_b[2]_PORT_A_write_enable_reg, , , DE1_q_b[2]_PORT_B_read_enable_reg, , , DE1_q_b[2]_clock_0, DE1_q_b[2]_clock_1, DE1_q_b[2]_clock_enable_0, , , , , );
DE1_q_b[2] = DE1_q_b[2]_PORT_B_data_out[0];


--DE2_q_b[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE2_q_b[2]_PORT_A_data_in = YD1L888;
DE2_q_b[2]_PORT_A_data_in_reg = DFFE(DE2_q_b[2]_PORT_A_data_in, DE2_q_b[2]_clock_0, , , );
DE2_q_b[2]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE2_q_b[2]_PORT_A_address_reg = DFFE(DE2_q_b[2]_PORT_A_address, DE2_q_b[2]_clock_0, , , );
DE2_q_b[2]_PORT_B_address = BUS(YD1_D_iw[22], YD1_D_iw[23], YD1_D_iw[24], YD1_D_iw[25], YD1_D_iw[26]);
DE2_q_b[2]_PORT_B_address_reg = DFFE(DE2_q_b[2]_PORT_B_address, DE2_q_b[2]_clock_1, , , );
DE2_q_b[2]_PORT_A_write_enable = YD1_W_rf_wren;
DE2_q_b[2]_PORT_A_write_enable_reg = DFFE(DE2_q_b[2]_PORT_A_write_enable, DE2_q_b[2]_clock_0, , , );
DE2_q_b[2]_PORT_B_read_enable = VCC;
DE2_q_b[2]_PORT_B_read_enable_reg = DFFE(DE2_q_b[2]_PORT_B_read_enable, DE2_q_b[2]_clock_1, , , );
DE2_q_b[2]_clock_0 = KF1_outclk_wire[0];
DE2_q_b[2]_clock_1 = KF1_outclk_wire[0];
DE2_q_b[2]_clock_enable_0 = YD1_W_rf_wren;
DE2_q_b[2]_PORT_B_data_out = MEMORY(DE2_q_b[2]_PORT_A_data_in_reg, , DE2_q_b[2]_PORT_A_address_reg, DE2_q_b[2]_PORT_B_address_reg, DE2_q_b[2]_PORT_A_write_enable_reg, , , DE2_q_b[2]_PORT_B_read_enable_reg, , , DE2_q_b[2]_clock_0, DE2_q_b[2]_clock_1, DE2_q_b[2]_clock_enable_0, , , , , );
DE2_q_b[2] = DE2_q_b[2]_PORT_B_data_out[0];


--YD1L98 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~97
YD1L98_adder_eqn = ( YD1_F_pc[1] ) + ( GND ) + ( YD1L95 );
YD1L98 = SUM(YD1L98_adder_eqn);

--YD1L99 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~98
YD1L99_adder_eqn = ( YD1_F_pc[1] ) + ( GND ) + ( YD1L95 );
YD1L99 = CARRY(YD1L99_adder_eqn);


--DE1_q_b[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE1_q_b[3]_PORT_A_data_in = YD1L889;
DE1_q_b[3]_PORT_A_data_in_reg = DFFE(DE1_q_b[3]_PORT_A_data_in, DE1_q_b[3]_clock_0, , , );
DE1_q_b[3]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE1_q_b[3]_PORT_A_address_reg = DFFE(DE1_q_b[3]_PORT_A_address, DE1_q_b[3]_clock_0, , , );
DE1_q_b[3]_PORT_B_address = BUS(YD1_D_iw[27], YD1_D_iw[28], YD1_D_iw[29], YD1_D_iw[30], YD1_D_iw[31]);
DE1_q_b[3]_PORT_B_address_reg = DFFE(DE1_q_b[3]_PORT_B_address, DE1_q_b[3]_clock_1, , , );
DE1_q_b[3]_PORT_A_write_enable = YD1_W_rf_wren;
DE1_q_b[3]_PORT_A_write_enable_reg = DFFE(DE1_q_b[3]_PORT_A_write_enable, DE1_q_b[3]_clock_0, , , );
DE1_q_b[3]_PORT_B_read_enable = VCC;
DE1_q_b[3]_PORT_B_read_enable_reg = DFFE(DE1_q_b[3]_PORT_B_read_enable, DE1_q_b[3]_clock_1, , , );
DE1_q_b[3]_clock_0 = KF1_outclk_wire[0];
DE1_q_b[3]_clock_1 = KF1_outclk_wire[0];
DE1_q_b[3]_clock_enable_0 = YD1_W_rf_wren;
DE1_q_b[3]_PORT_B_data_out = MEMORY(DE1_q_b[3]_PORT_A_data_in_reg, , DE1_q_b[3]_PORT_A_address_reg, DE1_q_b[3]_PORT_B_address_reg, DE1_q_b[3]_PORT_A_write_enable_reg, , , DE1_q_b[3]_PORT_B_read_enable_reg, , , DE1_q_b[3]_clock_0, DE1_q_b[3]_clock_1, DE1_q_b[3]_clock_enable_0, , , , , );
DE1_q_b[3] = DE1_q_b[3]_PORT_B_data_out[0];


--ZB1L10 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~9
ZB1L10_adder_eqn = ( ZB1_clk_counter[5] ) + ( GND ) + ( ZB1L23 );
ZB1L10 = SUM(ZB1L10_adder_eqn);

--ZB1L11 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~10
ZB1L11_adder_eqn = ( ZB1_clk_counter[5] ) + ( GND ) + ( ZB1L23 );
ZB1L11 = CARRY(ZB1L11_adder_eqn);


--ZB1L14 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~13
ZB1L14_adder_eqn = ( ZB1_clk_counter[1] ) + ( VCC ) + ( !VCC );
ZB1L14 = SUM(ZB1L14_adder_eqn);

--ZB1L15 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~14
ZB1L15_adder_eqn = ( ZB1_clk_counter[1] ) + ( VCC ) + ( !VCC );
ZB1L15 = CARRY(ZB1L15_adder_eqn);


--ZB1L18 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~17
ZB1L18_adder_eqn = ( ZB1_clk_counter[6] ) + ( GND ) + ( ZB1L11 );
ZB1L18 = SUM(ZB1L18_adder_eqn);

--ZB1L19 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~18
ZB1L19_adder_eqn = ( ZB1_clk_counter[6] ) + ( GND ) + ( ZB1L11 );
ZB1L19 = CARRY(ZB1L19_adder_eqn);


--ZB1L22 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~21
ZB1L22_adder_eqn = ( ZB1_clk_counter[4] ) + ( GND ) + ( ZB1L27 );
ZB1L22 = SUM(ZB1L22_adder_eqn);

--ZB1L23 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~22
ZB1L23_adder_eqn = ( ZB1_clk_counter[4] ) + ( GND ) + ( ZB1L27 );
ZB1L23 = CARRY(ZB1L23_adder_eqn);


--ZB1L26 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~25
ZB1L26_adder_eqn = ( ZB1_clk_counter[3] ) + ( GND ) + ( ZB1L31 );
ZB1L26 = SUM(ZB1L26_adder_eqn);

--ZB1L27 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~26
ZB1L27_adder_eqn = ( ZB1_clk_counter[3] ) + ( GND ) + ( ZB1L31 );
ZB1L27 = CARRY(ZB1L27_adder_eqn);


--ZB1L30 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~29
ZB1L30_adder_eqn = ( ZB1_clk_counter[2] ) + ( GND ) + ( ZB1L15 );
ZB1L30 = SUM(ZB1L30_adder_eqn);

--ZB1L31 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~30
ZB1L31_adder_eqn = ( ZB1_clk_counter[2] ) + ( GND ) + ( ZB1L15 );
ZB1L31 = CARRY(ZB1L31_adder_eqn);


--ZB1L34 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~33
ZB1L34_adder_eqn = ( ZB1_clk_counter[9] ) + ( GND ) + ( ZB1L39 );
ZB1L34 = SUM(ZB1L34_adder_eqn);

--ZB1L35 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~34
ZB1L35_adder_eqn = ( ZB1_clk_counter[9] ) + ( GND ) + ( ZB1L39 );
ZB1L35 = CARRY(ZB1L35_adder_eqn);


--ZB1L38 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~37
ZB1L38_adder_eqn = ( ZB1_clk_counter[8] ) + ( GND ) + ( ZB1L43 );
ZB1L38 = SUM(ZB1L38_adder_eqn);

--ZB1L39 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~38
ZB1L39_adder_eqn = ( ZB1_clk_counter[8] ) + ( GND ) + ( ZB1L43 );
ZB1L39 = CARRY(ZB1L39_adder_eqn);


--ZB1L42 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~41
ZB1L42_adder_eqn = ( ZB1_clk_counter[7] ) + ( GND ) + ( ZB1L19 );
ZB1L42 = SUM(ZB1L42_adder_eqn);

--ZB1L43 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~42
ZB1L43_adder_eqn = ( ZB1_clk_counter[7] ) + ( GND ) + ( ZB1L19 );
ZB1L43 = CARRY(ZB1L43_adder_eqn);


--WB1_s_serial_protocol.STATE_3_START_BIT is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT
--register power-up is low

WB1_s_serial_protocol.STATE_3_START_BIT = DFFEAS(WB1L4, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--AC1_count[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]
--register power-up is low

AC1_count[0] = AMPP_FUNCTION(A1L158, AC1L16, !A1L150, !A1L156, AC1L57);


--AC1_td_shift[10] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]
--register power-up is low

AC1_td_shift[10] = AMPP_FUNCTION(A1L158, A1L159, !A1L150, !A1L156, AC1L57);


--AC1_count[8] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]
--register power-up is low

AC1_count[8] = AMPP_FUNCTION(A1L158, AC1_count[7], !A1L150, !A1L156, AC1L57);


--UE1_sr[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3]
--register power-up is low

UE1_sr[3] = DFFEAS(UE1L59, A1L184,  ,  , UE1L25,  ,  , UE1L24,  );


--GE1_break_readreg[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]
--register power-up is low

GE1_break_readreg[1] = DFFEAS(TE1_jdo[1], KF1_outclk_wire[0],  ,  , GE1L18,  ,  , GE1L19,  );


--RE1_MonAReg[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]
--register power-up is low

RE1_MonAReg[3] = DFFEAS(RE1L7, KF1_outclk_wire[0],  ,  , TE1L49, TE1_jdo[27],  ,  , TE1_take_action_ocimem_a);


--RE1_MonAReg[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]
--register power-up is low

RE1_MonAReg[2] = DFFEAS(RE1L11, KF1_outclk_wire[0],  ,  , TE1L49, TE1_jdo[26],  ,  , TE1_take_action_ocimem_a);


--RE1_MonAReg[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]
--register power-up is low

RE1_MonAReg[4] = DFFEAS(RE1L15, KF1_outclk_wire[0],  ,  , TE1L49, TE1_jdo[28],  ,  , TE1_take_action_ocimem_a);


--CF1_q_a[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CF1_q_a[0]_PORT_A_data_in = RE1L132;
CF1_q_a[0]_PORT_A_data_in_reg = DFFE(CF1_q_a[0]_PORT_A_data_in, CF1_q_a[0]_clock_0, , , CF1_q_a[0]_clock_enable_0);
CF1_q_a[0]_PORT_A_address = BUS(RE1L119, RE1L120, RE1L121, RE1L122, RE1L123, RE1L124, RE1L125, RE1L126);
CF1_q_a[0]_PORT_A_address_reg = DFFE(CF1_q_a[0]_PORT_A_address, CF1_q_a[0]_clock_0, , , CF1_q_a[0]_clock_enable_0);
CF1_q_a[0]_PORT_A_write_enable = RE1L164;
CF1_q_a[0]_PORT_A_write_enable_reg = DFFE(CF1_q_a[0]_PORT_A_write_enable, CF1_q_a[0]_clock_0, , , CF1_q_a[0]_clock_enable_0);
CF1_q_a[0]_PORT_A_read_enable = !RE1L164;
CF1_q_a[0]_PORT_A_read_enable_reg = DFFE(CF1_q_a[0]_PORT_A_read_enable, CF1_q_a[0]_clock_0, , , CF1_q_a[0]_clock_enable_0);
CF1_q_a[0]_PORT_A_byte_mask = RE1L127;
CF1_q_a[0]_PORT_A_byte_mask_reg = DFFE(CF1_q_a[0]_PORT_A_byte_mask, CF1_q_a[0]_clock_0, , , CF1_q_a[0]_clock_enable_0);
CF1_q_a[0]_clock_0 = KF1_outclk_wire[0];
CF1_q_a[0]_clock_enable_0 = RE1_ociram_reset_req;
CF1_q_a[0]_PORT_A_data_out = MEMORY(CF1_q_a[0]_PORT_A_data_in_reg, , CF1_q_a[0]_PORT_A_address_reg, , CF1_q_a[0]_PORT_A_write_enable_reg, CF1_q_a[0]_PORT_A_read_enable_reg, , , CF1_q_a[0]_PORT_A_byte_mask_reg, , CF1_q_a[0]_clock_0, , CF1_q_a[0]_clock_enable_0, , , , , );
CF1_q_a[0] = CF1_q_a[0]_PORT_A_data_out[0];


--WB1_shiftreg_data[25] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[25]
--register power-up is low

WB1_shiftreg_data[25] = DFFEAS(WB1L68, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--WB1_shiftreg_mask[25] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[25]
--register power-up is low

WB1_shiftreg_mask[25] = DFFEAS(WB1L127, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--SB3_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2]
--register power-up is low

SB3_counter_reg_bit[2] = DFFEAS(SB3_counter_comb_bita2, KF1_outclk_wire[0],  ,  , SB3L1,  ,  , !R1L6,  );


--SB3_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1]
--register power-up is low

SB3_counter_reg_bit[1] = DFFEAS(SB3_counter_comb_bita1, KF1_outclk_wire[0],  ,  , SB3L1,  ,  , !R1L6,  );


--SB3_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0]
--register power-up is low

SB3_counter_reg_bit[0] = DFFEAS(SB3_counter_comb_bita0, KF1_outclk_wire[0],  ,  , SB3L1,  ,  , !R1L6,  );


--SB3_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6]
--register power-up is low

SB3_counter_reg_bit[6] = DFFEAS(SB3_counter_comb_bita6, KF1_outclk_wire[0],  ,  , SB3L1,  ,  , !R1L6,  );


--SB3_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5]
--register power-up is low

SB3_counter_reg_bit[5] = DFFEAS(SB3_counter_comb_bita5, KF1_outclk_wire[0],  ,  , SB3L1,  ,  , !R1L6,  );


--SB3_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4]
--register power-up is low

SB3_counter_reg_bit[4] = DFFEAS(SB3_counter_comb_bita4, KF1_outclk_wire[0],  ,  , SB3L1,  ,  , !R1L6,  );


--SB3_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3]
--register power-up is low

SB3_counter_reg_bit[3] = DFFEAS(SB3_counter_comb_bita3, KF1_outclk_wire[0],  ,  , SB3L1,  ,  , !R1L6,  );


--TB3_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0
TB3_counter_comb_bita0_adder_eqn = ( TB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
TB3_counter_comb_bita0 = SUM(TB3_counter_comb_bita0_adder_eqn);

--TB3L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0~COUT
TB3L4_adder_eqn = ( TB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
TB3L4 = CARRY(TB3L4_adder_eqn);


--TB3_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1
TB3_counter_comb_bita1_adder_eqn = ( TB3_counter_reg_bit[1] ) + ( GND ) + ( TB3L4 );
TB3_counter_comb_bita1 = SUM(TB3_counter_comb_bita1_adder_eqn);

--TB3L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1~COUT
TB3L8_adder_eqn = ( TB3_counter_reg_bit[1] ) + ( GND ) + ( TB3L4 );
TB3L8 = CARRY(TB3L8_adder_eqn);


--TB3_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2
TB3_counter_comb_bita2_adder_eqn = ( TB3_counter_reg_bit[2] ) + ( GND ) + ( TB3L8 );
TB3_counter_comb_bita2 = SUM(TB3_counter_comb_bita2_adder_eqn);

--TB3L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2~COUT
TB3L12_adder_eqn = ( TB3_counter_reg_bit[2] ) + ( GND ) + ( TB3L8 );
TB3L12 = CARRY(TB3L12_adder_eqn);


--TB3_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3
TB3_counter_comb_bita3_adder_eqn = ( TB3_counter_reg_bit[3] ) + ( GND ) + ( TB3L12 );
TB3_counter_comb_bita3 = SUM(TB3_counter_comb_bita3_adder_eqn);

--TB3L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3~COUT
TB3L16_adder_eqn = ( TB3_counter_reg_bit[3] ) + ( GND ) + ( TB3L12 );
TB3L16 = CARRY(TB3L16_adder_eqn);


--TB3_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4
TB3_counter_comb_bita4_adder_eqn = ( TB3_counter_reg_bit[4] ) + ( GND ) + ( TB3L16 );
TB3_counter_comb_bita4 = SUM(TB3_counter_comb_bita4_adder_eqn);

--TB3L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4~COUT
TB3L20_adder_eqn = ( TB3_counter_reg_bit[4] ) + ( GND ) + ( TB3L16 );
TB3L20 = CARRY(TB3L20_adder_eqn);


--TB3_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5
TB3_counter_comb_bita5_adder_eqn = ( TB3_counter_reg_bit[5] ) + ( GND ) + ( TB3L20 );
TB3_counter_comb_bita5 = SUM(TB3_counter_comb_bita5_adder_eqn);

--TB3L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5~COUT
TB3L24_adder_eqn = ( TB3_counter_reg_bit[5] ) + ( GND ) + ( TB3L20 );
TB3L24 = CARRY(TB3L24_adder_eqn);


--TB3_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita6
TB3_counter_comb_bita6_adder_eqn = ( TB3_counter_reg_bit[6] ) + ( GND ) + ( TB3L24 );
TB3_counter_comb_bita6 = SUM(TB3_counter_comb_bita6_adder_eqn);


--RB3_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0
RB3_counter_comb_bita0_adder_eqn = ( RB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB3_counter_comb_bita0 = SUM(RB3_counter_comb_bita0_adder_eqn);

--RB3L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0~COUT
RB3L4_adder_eqn = ( RB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB3L4 = CARRY(RB3L4_adder_eqn);


--RB3_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1
RB3_counter_comb_bita1_adder_eqn = ( RB3_counter_reg_bit[1] ) + ( GND ) + ( RB3L4 );
RB3_counter_comb_bita1 = SUM(RB3_counter_comb_bita1_adder_eqn);

--RB3L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1~COUT
RB3L8_adder_eqn = ( RB3_counter_reg_bit[1] ) + ( GND ) + ( RB3L4 );
RB3L8 = CARRY(RB3L8_adder_eqn);


--RB3_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2
RB3_counter_comb_bita2_adder_eqn = ( RB3_counter_reg_bit[2] ) + ( GND ) + ( RB3L8 );
RB3_counter_comb_bita2 = SUM(RB3_counter_comb_bita2_adder_eqn);

--RB3L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2~COUT
RB3L12_adder_eqn = ( RB3_counter_reg_bit[2] ) + ( GND ) + ( RB3L8 );
RB3L12 = CARRY(RB3L12_adder_eqn);


--RB3_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3
RB3_counter_comb_bita3_adder_eqn = ( RB3_counter_reg_bit[3] ) + ( GND ) + ( RB3L12 );
RB3_counter_comb_bita3 = SUM(RB3_counter_comb_bita3_adder_eqn);

--RB3L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3~COUT
RB3L16_adder_eqn = ( RB3_counter_reg_bit[3] ) + ( GND ) + ( RB3L12 );
RB3L16 = CARRY(RB3L16_adder_eqn);


--RB3_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4
RB3_counter_comb_bita4_adder_eqn = ( RB3_counter_reg_bit[4] ) + ( GND ) + ( RB3L16 );
RB3_counter_comb_bita4 = SUM(RB3_counter_comb_bita4_adder_eqn);

--RB3L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4~COUT
RB3L20_adder_eqn = ( RB3_counter_reg_bit[4] ) + ( GND ) + ( RB3L16 );
RB3L20 = CARRY(RB3L20_adder_eqn);


--RB3_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita5
RB3_counter_comb_bita5_adder_eqn = ( RB3_counter_reg_bit[5] ) + ( GND ) + ( RB3L20 );
RB3_counter_comb_bita5 = SUM(RB3_counter_comb_bita5_adder_eqn);


--SB4_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2]
--register power-up is low

SB4_counter_reg_bit[2] = DFFEAS(SB4_counter_comb_bita2, KF1_outclk_wire[0],  ,  , SB4L1,  ,  , !R1L6,  );


--SB4_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1]
--register power-up is low

SB4_counter_reg_bit[1] = DFFEAS(SB4_counter_comb_bita1, KF1_outclk_wire[0],  ,  , SB4L1,  ,  , !R1L6,  );


--SB4_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0]
--register power-up is low

SB4_counter_reg_bit[0] = DFFEAS(SB4_counter_comb_bita0, KF1_outclk_wire[0],  ,  , SB4L1,  ,  , !R1L6,  );


--SB4_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6]
--register power-up is low

SB4_counter_reg_bit[6] = DFFEAS(SB4_counter_comb_bita6, KF1_outclk_wire[0],  ,  , SB4L1,  ,  , !R1L6,  );


--SB4_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5]
--register power-up is low

SB4_counter_reg_bit[5] = DFFEAS(SB4_counter_comb_bita5, KF1_outclk_wire[0],  ,  , SB4L1,  ,  , !R1L6,  );


--SB4_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4]
--register power-up is low

SB4_counter_reg_bit[4] = DFFEAS(SB4_counter_comb_bita4, KF1_outclk_wire[0],  ,  , SB4L1,  ,  , !R1L6,  );


--SB4_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3]
--register power-up is low

SB4_counter_reg_bit[3] = DFFEAS(SB4_counter_comb_bita3, KF1_outclk_wire[0],  ,  , SB4L1,  ,  , !R1L6,  );


--TB4_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0
TB4_counter_comb_bita0_adder_eqn = ( TB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
TB4_counter_comb_bita0 = SUM(TB4_counter_comb_bita0_adder_eqn);

--TB4L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0~COUT
TB4L4_adder_eqn = ( TB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
TB4L4 = CARRY(TB4L4_adder_eqn);


--TB4_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1
TB4_counter_comb_bita1_adder_eqn = ( TB4_counter_reg_bit[1] ) + ( GND ) + ( TB4L4 );
TB4_counter_comb_bita1 = SUM(TB4_counter_comb_bita1_adder_eqn);

--TB4L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1~COUT
TB4L8_adder_eqn = ( TB4_counter_reg_bit[1] ) + ( GND ) + ( TB4L4 );
TB4L8 = CARRY(TB4L8_adder_eqn);


--TB4_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2
TB4_counter_comb_bita2_adder_eqn = ( TB4_counter_reg_bit[2] ) + ( GND ) + ( TB4L8 );
TB4_counter_comb_bita2 = SUM(TB4_counter_comb_bita2_adder_eqn);

--TB4L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2~COUT
TB4L12_adder_eqn = ( TB4_counter_reg_bit[2] ) + ( GND ) + ( TB4L8 );
TB4L12 = CARRY(TB4L12_adder_eqn);


--TB4_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3
TB4_counter_comb_bita3_adder_eqn = ( TB4_counter_reg_bit[3] ) + ( GND ) + ( TB4L12 );
TB4_counter_comb_bita3 = SUM(TB4_counter_comb_bita3_adder_eqn);

--TB4L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3~COUT
TB4L16_adder_eqn = ( TB4_counter_reg_bit[3] ) + ( GND ) + ( TB4L12 );
TB4L16 = CARRY(TB4L16_adder_eqn);


--TB4_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4
TB4_counter_comb_bita4_adder_eqn = ( TB4_counter_reg_bit[4] ) + ( GND ) + ( TB4L16 );
TB4_counter_comb_bita4 = SUM(TB4_counter_comb_bita4_adder_eqn);

--TB4L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4~COUT
TB4L20_adder_eqn = ( TB4_counter_reg_bit[4] ) + ( GND ) + ( TB4L16 );
TB4L20 = CARRY(TB4L20_adder_eqn);


--TB4_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5
TB4_counter_comb_bita5_adder_eqn = ( TB4_counter_reg_bit[5] ) + ( GND ) + ( TB4L20 );
TB4_counter_comb_bita5 = SUM(TB4_counter_comb_bita5_adder_eqn);

--TB4L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5~COUT
TB4L24_adder_eqn = ( TB4_counter_reg_bit[5] ) + ( GND ) + ( TB4L20 );
TB4L24 = CARRY(TB4L24_adder_eqn);


--TB4_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita6
TB4_counter_comb_bita6_adder_eqn = ( TB4_counter_reg_bit[6] ) + ( GND ) + ( TB4L24 );
TB4_counter_comb_bita6 = SUM(TB4_counter_comb_bita6_adder_eqn);


--RB4_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0
RB4_counter_comb_bita0_adder_eqn = ( RB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB4_counter_comb_bita0 = SUM(RB4_counter_comb_bita0_adder_eqn);

--RB4L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0~COUT
RB4L4_adder_eqn = ( RB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB4L4 = CARRY(RB4L4_adder_eqn);


--RB4_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1
RB4_counter_comb_bita1_adder_eqn = ( RB4_counter_reg_bit[1] ) + ( GND ) + ( RB4L4 );
RB4_counter_comb_bita1 = SUM(RB4_counter_comb_bita1_adder_eqn);

--RB4L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1~COUT
RB4L8_adder_eqn = ( RB4_counter_reg_bit[1] ) + ( GND ) + ( RB4L4 );
RB4L8 = CARRY(RB4L8_adder_eqn);


--RB4_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2
RB4_counter_comb_bita2_adder_eqn = ( RB4_counter_reg_bit[2] ) + ( GND ) + ( RB4L8 );
RB4_counter_comb_bita2 = SUM(RB4_counter_comb_bita2_adder_eqn);

--RB4L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2~COUT
RB4L12_adder_eqn = ( RB4_counter_reg_bit[2] ) + ( GND ) + ( RB4L8 );
RB4L12 = CARRY(RB4L12_adder_eqn);


--RB4_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3
RB4_counter_comb_bita3_adder_eqn = ( RB4_counter_reg_bit[3] ) + ( GND ) + ( RB4L12 );
RB4_counter_comb_bita3 = SUM(RB4_counter_comb_bita3_adder_eqn);

--RB4L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3~COUT
RB4L16_adder_eqn = ( RB4_counter_reg_bit[3] ) + ( GND ) + ( RB4L12 );
RB4L16 = CARRY(RB4L16_adder_eqn);


--RB4_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4
RB4_counter_comb_bita4_adder_eqn = ( RB4_counter_reg_bit[4] ) + ( GND ) + ( RB4L16 );
RB4_counter_comb_bita4 = SUM(RB4_counter_comb_bita4_adder_eqn);

--RB4L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4~COUT
RB4L20_adder_eqn = ( RB4_counter_reg_bit[4] ) + ( GND ) + ( RB4L16 );
RB4L20 = CARRY(RB4L20_adder_eqn);


--RB4_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita5
RB4_counter_comb_bita5_adder_eqn = ( RB4_counter_reg_bit[5] ) + ( GND ) + ( RB4L20 );
RB4_counter_comb_bita5 = SUM(RB4_counter_comb_bita5_adder_eqn);


--YD1_d_writedata[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14]
--register power-up is low

YD1_d_writedata[14] = DFFEAS(DE2_q_b[6], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , DE2_q_b[14],  ,  , YD1L278);


--QB3_q_b[13] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB3_q_b[13]_PORT_A_data_in = YD1_d_writedata[13];
QB3_q_b[13]_PORT_A_data_in_reg = DFFE(QB3_q_b[13]_PORT_A_data_in, QB3_q_b[13]_clock_0, , , );
QB3_q_b[13]_PORT_A_address = BUS(TB3_counter_reg_bit[0], TB3_counter_reg_bit[1], TB3_counter_reg_bit[2], TB3_counter_reg_bit[3], TB3_counter_reg_bit[4], TB3_counter_reg_bit[5], TB3_counter_reg_bit[6]);
QB3_q_b[13]_PORT_A_address_reg = DFFE(QB3_q_b[13]_PORT_A_address, QB3_q_b[13]_clock_0, , , );
QB3_q_b[13]_PORT_B_address = BUS(NB3L22, NB3L23, NB3L24, NB3L25, NB3L26, NB3L27, NB3L28);
QB3_q_b[13]_PORT_B_address_reg = DFFE(QB3_q_b[13]_PORT_B_address, QB3_q_b[13]_clock_1, , , );
QB3_q_b[13]_PORT_A_write_enable = HB1L68;
QB3_q_b[13]_PORT_A_write_enable_reg = DFFE(QB3_q_b[13]_PORT_A_write_enable, QB3_q_b[13]_clock_0, , , );
QB3_q_b[13]_PORT_B_read_enable = VCC;
QB3_q_b[13]_PORT_B_read_enable_reg = DFFE(QB3_q_b[13]_PORT_B_read_enable, QB3_q_b[13]_clock_1, , , );
QB3_q_b[13]_clock_0 = KF1_outclk_wire[0];
QB3_q_b[13]_clock_1 = KF1_outclk_wire[0];
QB3_q_b[13]_clock_enable_0 = HB1L68;
QB3_q_b[13]_PORT_B_data_out = MEMORY(QB3_q_b[13]_PORT_A_data_in_reg, , QB3_q_b[13]_PORT_A_address_reg, QB3_q_b[13]_PORT_B_address_reg, QB3_q_b[13]_PORT_A_write_enable_reg, , , QB3_q_b[13]_PORT_B_read_enable_reg, , , QB3_q_b[13]_clock_0, QB3_q_b[13]_clock_1, QB3_q_b[13]_clock_enable_0, , , , , );
QB3_q_b[13] = QB3_q_b[13]_PORT_B_data_out[0];


--QB4_q_b[13] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB4_q_b[13]_PORT_A_data_in = YD1_d_writedata[13];
QB4_q_b[13]_PORT_A_data_in_reg = DFFE(QB4_q_b[13]_PORT_A_data_in, QB4_q_b[13]_clock_0, , , );
QB4_q_b[13]_PORT_A_address = BUS(TB4_counter_reg_bit[0], TB4_counter_reg_bit[1], TB4_counter_reg_bit[2], TB4_counter_reg_bit[3], TB4_counter_reg_bit[4], TB4_counter_reg_bit[5], TB4_counter_reg_bit[6]);
QB4_q_b[13]_PORT_A_address_reg = DFFE(QB4_q_b[13]_PORT_A_address, QB4_q_b[13]_clock_0, , , );
QB4_q_b[13]_PORT_B_address = BUS(NB4L22, NB4L23, NB4L24, NB4L25, NB4L26, NB4L27, NB4L28);
QB4_q_b[13]_PORT_B_address_reg = DFFE(QB4_q_b[13]_PORT_B_address, QB4_q_b[13]_clock_1, , , );
QB4_q_b[13]_PORT_A_write_enable = HB1L70;
QB4_q_b[13]_PORT_A_write_enable_reg = DFFE(QB4_q_b[13]_PORT_A_write_enable, QB4_q_b[13]_clock_0, , , );
QB4_q_b[13]_PORT_B_read_enable = VCC;
QB4_q_b[13]_PORT_B_read_enable_reg = DFFE(QB4_q_b[13]_PORT_B_read_enable, QB4_q_b[13]_clock_1, , , );
QB4_q_b[13]_clock_0 = KF1_outclk_wire[0];
QB4_q_b[13]_clock_1 = KF1_outclk_wire[0];
QB4_q_b[13]_clock_enable_0 = HB1L70;
QB4_q_b[13]_PORT_B_data_out = MEMORY(QB4_q_b[13]_PORT_A_data_in_reg, , QB4_q_b[13]_PORT_A_address_reg, QB4_q_b[13]_PORT_B_address_reg, QB4_q_b[13]_PORT_A_write_enable_reg, , , QB4_q_b[13]_PORT_B_read_enable_reg, , , QB4_q_b[13]_clock_0, QB4_q_b[13]_clock_1, QB4_q_b[13]_clock_enable_0, , , , , );
QB4_q_b[13] = QB4_q_b[13]_PORT_B_data_out[0];


--HB1_data_out_shift_reg[12] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[12]
--register power-up is low

HB1_data_out_shift_reg[12] = DFFEAS(HB1L94, KF1_outclk_wire[0],  ,  , HB1L83,  ,  , HB1L81,  );


--YD1_av_ld_byte0_data[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]
--register power-up is low

YD1_av_ld_byte0_data[3] = DFFEAS(GD1L29, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L938, YD1_av_ld_byte1_data[3],  ,  , YD1L1051);


--DF1_ram_block1a43 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a43
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a43_PORT_A_data_in = VC2L27;
DF1_ram_block1a43_PORT_A_data_in_reg = DFFE(DF1_ram_block1a43_PORT_A_data_in, DF1_ram_block1a43_clock_0, , , DF1_ram_block1a43_clock_enable_0);
DF1_ram_block1a43_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a43_PORT_A_address_reg = DFFE(DF1_ram_block1a43_PORT_A_address, DF1_ram_block1a43_clock_0, , , DF1_ram_block1a43_clock_enable_0);
DF1_ram_block1a43_PORT_A_write_enable = EF1_eq_node[1];
DF1_ram_block1a43_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a43_PORT_A_write_enable, DF1_ram_block1a43_clock_0, , , DF1_ram_block1a43_clock_enable_0);
DF1_ram_block1a43_PORT_A_read_enable = Y1L2;
DF1_ram_block1a43_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a43_PORT_A_read_enable, DF1_ram_block1a43_clock_0, , , DF1_ram_block1a43_clock_enable_0);
DF1_ram_block1a43_PORT_A_byte_mask = VC2_src_data[33];
DF1_ram_block1a43_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a43_PORT_A_byte_mask, DF1_ram_block1a43_clock_0, , , DF1_ram_block1a43_clock_enable_0);
DF1_ram_block1a43_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a43_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a43_PORT_A_data_out = MEMORY(DF1_ram_block1a43_PORT_A_data_in_reg, , DF1_ram_block1a43_PORT_A_address_reg, , DF1_ram_block1a43_PORT_A_write_enable_reg, DF1_ram_block1a43_PORT_A_read_enable_reg, , , DF1_ram_block1a43_PORT_A_byte_mask_reg, , DF1_ram_block1a43_clock_0, , DF1_ram_block1a43_clock_enable_0, , , , , );
DF1_ram_block1a43 = DF1_ram_block1a43_PORT_A_data_out[0];


--DF1_ram_block1a11 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a11
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a11_PORT_A_data_in = VC2L27;
DF1_ram_block1a11_PORT_A_data_in_reg = DFFE(DF1_ram_block1a11_PORT_A_data_in, DF1_ram_block1a11_clock_0, , , DF1_ram_block1a11_clock_enable_0);
DF1_ram_block1a11_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a11_PORT_A_address_reg = DFFE(DF1_ram_block1a11_PORT_A_address, DF1_ram_block1a11_clock_0, , , DF1_ram_block1a11_clock_enable_0);
DF1_ram_block1a11_PORT_A_write_enable = EF1_eq_node[0];
DF1_ram_block1a11_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a11_PORT_A_write_enable, DF1_ram_block1a11_clock_0, , , DF1_ram_block1a11_clock_enable_0);
DF1_ram_block1a11_PORT_A_read_enable = Y1L2;
DF1_ram_block1a11_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a11_PORT_A_read_enable, DF1_ram_block1a11_clock_0, , , DF1_ram_block1a11_clock_enable_0);
DF1_ram_block1a11_PORT_A_byte_mask = VC2_src_data[33];
DF1_ram_block1a11_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a11_PORT_A_byte_mask, DF1_ram_block1a11_clock_0, , , DF1_ram_block1a11_clock_enable_0);
DF1_ram_block1a11_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a11_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a11_PORT_A_data_out = MEMORY(DF1_ram_block1a11_PORT_A_data_in_reg, , DF1_ram_block1a11_PORT_A_address_reg, , DF1_ram_block1a11_PORT_A_write_enable_reg, DF1_ram_block1a11_PORT_A_read_enable_reg, , , DF1_ram_block1a11_PORT_A_byte_mask_reg, , DF1_ram_block1a11_clock_0, , DF1_ram_block1a11_clock_enable_0, , , , , );
DF1_ram_block1a11 = DF1_ram_block1a11_PORT_A_data_out[0];


--DF1_ram_block1a44 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a44
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a44_PORT_A_data_in = VC2L28;
DF1_ram_block1a44_PORT_A_data_in_reg = DFFE(DF1_ram_block1a44_PORT_A_data_in, DF1_ram_block1a44_clock_0, , , DF1_ram_block1a44_clock_enable_0);
DF1_ram_block1a44_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a44_PORT_A_address_reg = DFFE(DF1_ram_block1a44_PORT_A_address, DF1_ram_block1a44_clock_0, , , DF1_ram_block1a44_clock_enable_0);
DF1_ram_block1a44_PORT_A_write_enable = EF1_eq_node[1];
DF1_ram_block1a44_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a44_PORT_A_write_enable, DF1_ram_block1a44_clock_0, , , DF1_ram_block1a44_clock_enable_0);
DF1_ram_block1a44_PORT_A_read_enable = Y1L2;
DF1_ram_block1a44_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a44_PORT_A_read_enable, DF1_ram_block1a44_clock_0, , , DF1_ram_block1a44_clock_enable_0);
DF1_ram_block1a44_PORT_A_byte_mask = VC2_src_data[33];
DF1_ram_block1a44_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a44_PORT_A_byte_mask, DF1_ram_block1a44_clock_0, , , DF1_ram_block1a44_clock_enable_0);
DF1_ram_block1a44_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a44_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a44_PORT_A_data_out = MEMORY(DF1_ram_block1a44_PORT_A_data_in_reg, , DF1_ram_block1a44_PORT_A_address_reg, , DF1_ram_block1a44_PORT_A_write_enable_reg, DF1_ram_block1a44_PORT_A_read_enable_reg, , , DF1_ram_block1a44_PORT_A_byte_mask_reg, , DF1_ram_block1a44_clock_0, , DF1_ram_block1a44_clock_enable_0, , , , , );
DF1_ram_block1a44 = DF1_ram_block1a44_PORT_A_data_out[0];


--DF1_ram_block1a12 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a12
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a12_PORT_A_data_in = VC2L28;
DF1_ram_block1a12_PORT_A_data_in_reg = DFFE(DF1_ram_block1a12_PORT_A_data_in, DF1_ram_block1a12_clock_0, , , DF1_ram_block1a12_clock_enable_0);
DF1_ram_block1a12_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a12_PORT_A_address_reg = DFFE(DF1_ram_block1a12_PORT_A_address, DF1_ram_block1a12_clock_0, , , DF1_ram_block1a12_clock_enable_0);
DF1_ram_block1a12_PORT_A_write_enable = EF1_eq_node[0];
DF1_ram_block1a12_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a12_PORT_A_write_enable, DF1_ram_block1a12_clock_0, , , DF1_ram_block1a12_clock_enable_0);
DF1_ram_block1a12_PORT_A_read_enable = Y1L2;
DF1_ram_block1a12_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a12_PORT_A_read_enable, DF1_ram_block1a12_clock_0, , , DF1_ram_block1a12_clock_enable_0);
DF1_ram_block1a12_PORT_A_byte_mask = VC2_src_data[33];
DF1_ram_block1a12_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a12_PORT_A_byte_mask, DF1_ram_block1a12_clock_0, , , DF1_ram_block1a12_clock_enable_0);
DF1_ram_block1a12_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a12_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a12_PORT_A_data_out = MEMORY(DF1_ram_block1a12_PORT_A_data_in_reg, , DF1_ram_block1a12_PORT_A_address_reg, , DF1_ram_block1a12_PORT_A_write_enable_reg, DF1_ram_block1a12_PORT_A_read_enable_reg, , , DF1_ram_block1a12_PORT_A_byte_mask_reg, , DF1_ram_block1a12_clock_0, , DF1_ram_block1a12_clock_enable_0, , , , , );
DF1_ram_block1a12 = DF1_ram_block1a12_PORT_A_data_out[0];


--DF1_ram_block1a45 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a45
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a45_PORT_A_data_in = VC2L29;
DF1_ram_block1a45_PORT_A_data_in_reg = DFFE(DF1_ram_block1a45_PORT_A_data_in, DF1_ram_block1a45_clock_0, , , DF1_ram_block1a45_clock_enable_0);
DF1_ram_block1a45_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a45_PORT_A_address_reg = DFFE(DF1_ram_block1a45_PORT_A_address, DF1_ram_block1a45_clock_0, , , DF1_ram_block1a45_clock_enable_0);
DF1_ram_block1a45_PORT_A_write_enable = EF1_eq_node[1];
DF1_ram_block1a45_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a45_PORT_A_write_enable, DF1_ram_block1a45_clock_0, , , DF1_ram_block1a45_clock_enable_0);
DF1_ram_block1a45_PORT_A_read_enable = Y1L2;
DF1_ram_block1a45_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a45_PORT_A_read_enable, DF1_ram_block1a45_clock_0, , , DF1_ram_block1a45_clock_enable_0);
DF1_ram_block1a45_PORT_A_byte_mask = VC2_src_data[33];
DF1_ram_block1a45_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a45_PORT_A_byte_mask, DF1_ram_block1a45_clock_0, , , DF1_ram_block1a45_clock_enable_0);
DF1_ram_block1a45_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a45_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a45_PORT_A_data_out = MEMORY(DF1_ram_block1a45_PORT_A_data_in_reg, , DF1_ram_block1a45_PORT_A_address_reg, , DF1_ram_block1a45_PORT_A_write_enable_reg, DF1_ram_block1a45_PORT_A_read_enable_reg, , , DF1_ram_block1a45_PORT_A_byte_mask_reg, , DF1_ram_block1a45_clock_0, , DF1_ram_block1a45_clock_enable_0, , , , , );
DF1_ram_block1a45 = DF1_ram_block1a45_PORT_A_data_out[0];


--DF1_ram_block1a13 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a13
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a13_PORT_A_data_in = VC2L29;
DF1_ram_block1a13_PORT_A_data_in_reg = DFFE(DF1_ram_block1a13_PORT_A_data_in, DF1_ram_block1a13_clock_0, , , DF1_ram_block1a13_clock_enable_0);
DF1_ram_block1a13_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a13_PORT_A_address_reg = DFFE(DF1_ram_block1a13_PORT_A_address, DF1_ram_block1a13_clock_0, , , DF1_ram_block1a13_clock_enable_0);
DF1_ram_block1a13_PORT_A_write_enable = EF1_eq_node[0];
DF1_ram_block1a13_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a13_PORT_A_write_enable, DF1_ram_block1a13_clock_0, , , DF1_ram_block1a13_clock_enable_0);
DF1_ram_block1a13_PORT_A_read_enable = Y1L2;
DF1_ram_block1a13_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a13_PORT_A_read_enable, DF1_ram_block1a13_clock_0, , , DF1_ram_block1a13_clock_enable_0);
DF1_ram_block1a13_PORT_A_byte_mask = VC2_src_data[33];
DF1_ram_block1a13_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a13_PORT_A_byte_mask, DF1_ram_block1a13_clock_0, , , DF1_ram_block1a13_clock_enable_0);
DF1_ram_block1a13_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a13_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a13_PORT_A_data_out = MEMORY(DF1_ram_block1a13_PORT_A_data_in_reg, , DF1_ram_block1a13_PORT_A_address_reg, , DF1_ram_block1a13_PORT_A_write_enable_reg, DF1_ram_block1a13_PORT_A_read_enable_reg, , , DF1_ram_block1a13_PORT_A_byte_mask_reg, , DF1_ram_block1a13_clock_0, , DF1_ram_block1a13_clock_enable_0, , , , , );
DF1_ram_block1a13 = DF1_ram_block1a13_PORT_A_data_out[0];


--DF1_ram_block1a46 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a46
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a46_PORT_A_data_in = VC2L30;
DF1_ram_block1a46_PORT_A_data_in_reg = DFFE(DF1_ram_block1a46_PORT_A_data_in, DF1_ram_block1a46_clock_0, , , DF1_ram_block1a46_clock_enable_0);
DF1_ram_block1a46_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a46_PORT_A_address_reg = DFFE(DF1_ram_block1a46_PORT_A_address, DF1_ram_block1a46_clock_0, , , DF1_ram_block1a46_clock_enable_0);
DF1_ram_block1a46_PORT_A_write_enable = EF1_eq_node[1];
DF1_ram_block1a46_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a46_PORT_A_write_enable, DF1_ram_block1a46_clock_0, , , DF1_ram_block1a46_clock_enable_0);
DF1_ram_block1a46_PORT_A_read_enable = Y1L2;
DF1_ram_block1a46_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a46_PORT_A_read_enable, DF1_ram_block1a46_clock_0, , , DF1_ram_block1a46_clock_enable_0);
DF1_ram_block1a46_PORT_A_byte_mask = VC2_src_data[33];
DF1_ram_block1a46_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a46_PORT_A_byte_mask, DF1_ram_block1a46_clock_0, , , DF1_ram_block1a46_clock_enable_0);
DF1_ram_block1a46_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a46_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a46_PORT_A_data_out = MEMORY(DF1_ram_block1a46_PORT_A_data_in_reg, , DF1_ram_block1a46_PORT_A_address_reg, , DF1_ram_block1a46_PORT_A_write_enable_reg, DF1_ram_block1a46_PORT_A_read_enable_reg, , , DF1_ram_block1a46_PORT_A_byte_mask_reg, , DF1_ram_block1a46_clock_0, , DF1_ram_block1a46_clock_enable_0, , , , , );
DF1_ram_block1a46 = DF1_ram_block1a46_PORT_A_data_out[0];


--DF1_ram_block1a14 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a14
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a14_PORT_A_data_in = VC2L30;
DF1_ram_block1a14_PORT_A_data_in_reg = DFFE(DF1_ram_block1a14_PORT_A_data_in, DF1_ram_block1a14_clock_0, , , DF1_ram_block1a14_clock_enable_0);
DF1_ram_block1a14_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a14_PORT_A_address_reg = DFFE(DF1_ram_block1a14_PORT_A_address, DF1_ram_block1a14_clock_0, , , DF1_ram_block1a14_clock_enable_0);
DF1_ram_block1a14_PORT_A_write_enable = EF1_eq_node[0];
DF1_ram_block1a14_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a14_PORT_A_write_enable, DF1_ram_block1a14_clock_0, , , DF1_ram_block1a14_clock_enable_0);
DF1_ram_block1a14_PORT_A_read_enable = Y1L2;
DF1_ram_block1a14_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a14_PORT_A_read_enable, DF1_ram_block1a14_clock_0, , , DF1_ram_block1a14_clock_enable_0);
DF1_ram_block1a14_PORT_A_byte_mask = VC2_src_data[33];
DF1_ram_block1a14_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a14_PORT_A_byte_mask, DF1_ram_block1a14_clock_0, , , DF1_ram_block1a14_clock_enable_0);
DF1_ram_block1a14_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a14_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a14_PORT_A_data_out = MEMORY(DF1_ram_block1a14_PORT_A_data_in_reg, , DF1_ram_block1a14_PORT_A_address_reg, , DF1_ram_block1a14_PORT_A_write_enable_reg, DF1_ram_block1a14_PORT_A_read_enable_reg, , , DF1_ram_block1a14_PORT_A_byte_mask_reg, , DF1_ram_block1a14_clock_0, , DF1_ram_block1a14_clock_enable_0, , , , , );
DF1_ram_block1a14 = DF1_ram_block1a14_PORT_A_data_out[0];


--DF1_ram_block1a47 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a47
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a47_PORT_A_data_in = VC2L31;
DF1_ram_block1a47_PORT_A_data_in_reg = DFFE(DF1_ram_block1a47_PORT_A_data_in, DF1_ram_block1a47_clock_0, , , DF1_ram_block1a47_clock_enable_0);
DF1_ram_block1a47_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a47_PORT_A_address_reg = DFFE(DF1_ram_block1a47_PORT_A_address, DF1_ram_block1a47_clock_0, , , DF1_ram_block1a47_clock_enable_0);
DF1_ram_block1a47_PORT_A_write_enable = EF1_eq_node[1];
DF1_ram_block1a47_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a47_PORT_A_write_enable, DF1_ram_block1a47_clock_0, , , DF1_ram_block1a47_clock_enable_0);
DF1_ram_block1a47_PORT_A_read_enable = Y1L2;
DF1_ram_block1a47_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a47_PORT_A_read_enable, DF1_ram_block1a47_clock_0, , , DF1_ram_block1a47_clock_enable_0);
DF1_ram_block1a47_PORT_A_byte_mask = VC2_src_data[33];
DF1_ram_block1a47_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a47_PORT_A_byte_mask, DF1_ram_block1a47_clock_0, , , DF1_ram_block1a47_clock_enable_0);
DF1_ram_block1a47_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a47_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a47_PORT_A_data_out = MEMORY(DF1_ram_block1a47_PORT_A_data_in_reg, , DF1_ram_block1a47_PORT_A_address_reg, , DF1_ram_block1a47_PORT_A_write_enable_reg, DF1_ram_block1a47_PORT_A_read_enable_reg, , , DF1_ram_block1a47_PORT_A_byte_mask_reg, , DF1_ram_block1a47_clock_0, , DF1_ram_block1a47_clock_enable_0, , , , , );
DF1_ram_block1a47 = DF1_ram_block1a47_PORT_A_data_out[0];


--DF1_ram_block1a15 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a15
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a15_PORT_A_data_in = VC2L31;
DF1_ram_block1a15_PORT_A_data_in_reg = DFFE(DF1_ram_block1a15_PORT_A_data_in, DF1_ram_block1a15_clock_0, , , DF1_ram_block1a15_clock_enable_0);
DF1_ram_block1a15_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a15_PORT_A_address_reg = DFFE(DF1_ram_block1a15_PORT_A_address, DF1_ram_block1a15_clock_0, , , DF1_ram_block1a15_clock_enable_0);
DF1_ram_block1a15_PORT_A_write_enable = EF1_eq_node[0];
DF1_ram_block1a15_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a15_PORT_A_write_enable, DF1_ram_block1a15_clock_0, , , DF1_ram_block1a15_clock_enable_0);
DF1_ram_block1a15_PORT_A_read_enable = Y1L2;
DF1_ram_block1a15_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a15_PORT_A_read_enable, DF1_ram_block1a15_clock_0, , , DF1_ram_block1a15_clock_enable_0);
DF1_ram_block1a15_PORT_A_byte_mask = VC2_src_data[33];
DF1_ram_block1a15_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a15_PORT_A_byte_mask, DF1_ram_block1a15_clock_0, , , DF1_ram_block1a15_clock_enable_0);
DF1_ram_block1a15_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a15_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a15_PORT_A_data_out = MEMORY(DF1_ram_block1a15_PORT_A_data_in_reg, , DF1_ram_block1a15_PORT_A_address_reg, , DF1_ram_block1a15_PORT_A_write_enable_reg, DF1_ram_block1a15_PORT_A_read_enable_reg, , , DF1_ram_block1a15_PORT_A_byte_mask_reg, , DF1_ram_block1a15_clock_0, , DF1_ram_block1a15_clock_enable_0, , , , , );
DF1_ram_block1a15 = DF1_ram_block1a15_PORT_A_data_out[0];


--DF1_ram_block1a48 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a48
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a48_PORT_A_data_in = VC2L32;
DF1_ram_block1a48_PORT_A_data_in_reg = DFFE(DF1_ram_block1a48_PORT_A_data_in, DF1_ram_block1a48_clock_0, , , DF1_ram_block1a48_clock_enable_0);
DF1_ram_block1a48_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a48_PORT_A_address_reg = DFFE(DF1_ram_block1a48_PORT_A_address, DF1_ram_block1a48_clock_0, , , DF1_ram_block1a48_clock_enable_0);
DF1_ram_block1a48_PORT_A_write_enable = EF1_eq_node[1];
DF1_ram_block1a48_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a48_PORT_A_write_enable, DF1_ram_block1a48_clock_0, , , DF1_ram_block1a48_clock_enable_0);
DF1_ram_block1a48_PORT_A_read_enable = Y1L2;
DF1_ram_block1a48_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a48_PORT_A_read_enable, DF1_ram_block1a48_clock_0, , , DF1_ram_block1a48_clock_enable_0);
DF1_ram_block1a48_PORT_A_byte_mask = VC2_src_data[34];
DF1_ram_block1a48_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a48_PORT_A_byte_mask, DF1_ram_block1a48_clock_0, , , DF1_ram_block1a48_clock_enable_0);
DF1_ram_block1a48_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a48_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a48_PORT_A_data_out = MEMORY(DF1_ram_block1a48_PORT_A_data_in_reg, , DF1_ram_block1a48_PORT_A_address_reg, , DF1_ram_block1a48_PORT_A_write_enable_reg, DF1_ram_block1a48_PORT_A_read_enable_reg, , , DF1_ram_block1a48_PORT_A_byte_mask_reg, , DF1_ram_block1a48_clock_0, , DF1_ram_block1a48_clock_enable_0, , , , , );
DF1_ram_block1a48 = DF1_ram_block1a48_PORT_A_data_out[0];


--DF1_ram_block1a16 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a16
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a16_PORT_A_data_in = VC2L32;
DF1_ram_block1a16_PORT_A_data_in_reg = DFFE(DF1_ram_block1a16_PORT_A_data_in, DF1_ram_block1a16_clock_0, , , DF1_ram_block1a16_clock_enable_0);
DF1_ram_block1a16_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a16_PORT_A_address_reg = DFFE(DF1_ram_block1a16_PORT_A_address, DF1_ram_block1a16_clock_0, , , DF1_ram_block1a16_clock_enable_0);
DF1_ram_block1a16_PORT_A_write_enable = EF1_eq_node[0];
DF1_ram_block1a16_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a16_PORT_A_write_enable, DF1_ram_block1a16_clock_0, , , DF1_ram_block1a16_clock_enable_0);
DF1_ram_block1a16_PORT_A_read_enable = Y1L2;
DF1_ram_block1a16_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a16_PORT_A_read_enable, DF1_ram_block1a16_clock_0, , , DF1_ram_block1a16_clock_enable_0);
DF1_ram_block1a16_PORT_A_byte_mask = VC2_src_data[34];
DF1_ram_block1a16_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a16_PORT_A_byte_mask, DF1_ram_block1a16_clock_0, , , DF1_ram_block1a16_clock_enable_0);
DF1_ram_block1a16_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a16_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a16_PORT_A_data_out = MEMORY(DF1_ram_block1a16_PORT_A_data_in_reg, , DF1_ram_block1a16_PORT_A_address_reg, , DF1_ram_block1a16_PORT_A_write_enable_reg, DF1_ram_block1a16_PORT_A_read_enable_reg, , , DF1_ram_block1a16_PORT_A_byte_mask_reg, , DF1_ram_block1a16_clock_0, , DF1_ram_block1a16_clock_enable_0, , , , , );
DF1_ram_block1a16 = DF1_ram_block1a16_PORT_A_data_out[0];


--DF1_ram_block1a37 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a37
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a37_PORT_A_data_in = VC2L33;
DF1_ram_block1a37_PORT_A_data_in_reg = DFFE(DF1_ram_block1a37_PORT_A_data_in, DF1_ram_block1a37_clock_0, , , DF1_ram_block1a37_clock_enable_0);
DF1_ram_block1a37_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a37_PORT_A_address_reg = DFFE(DF1_ram_block1a37_PORT_A_address, DF1_ram_block1a37_clock_0, , , DF1_ram_block1a37_clock_enable_0);
DF1_ram_block1a37_PORT_A_write_enable = EF1_eq_node[1];
DF1_ram_block1a37_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a37_PORT_A_write_enable, DF1_ram_block1a37_clock_0, , , DF1_ram_block1a37_clock_enable_0);
DF1_ram_block1a37_PORT_A_read_enable = Y1L2;
DF1_ram_block1a37_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a37_PORT_A_read_enable, DF1_ram_block1a37_clock_0, , , DF1_ram_block1a37_clock_enable_0);
DF1_ram_block1a37_PORT_A_byte_mask = VC2_src_data[32];
DF1_ram_block1a37_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a37_PORT_A_byte_mask, DF1_ram_block1a37_clock_0, , , DF1_ram_block1a37_clock_enable_0);
DF1_ram_block1a37_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a37_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a37_PORT_A_data_out = MEMORY(DF1_ram_block1a37_PORT_A_data_in_reg, , DF1_ram_block1a37_PORT_A_address_reg, , DF1_ram_block1a37_PORT_A_write_enable_reg, DF1_ram_block1a37_PORT_A_read_enable_reg, , , DF1_ram_block1a37_PORT_A_byte_mask_reg, , DF1_ram_block1a37_clock_0, , DF1_ram_block1a37_clock_enable_0, , , , , );
DF1_ram_block1a37 = DF1_ram_block1a37_PORT_A_data_out[0];


--DF1_ram_block1a5 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a5
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a5_PORT_A_data_in = VC2L33;
DF1_ram_block1a5_PORT_A_data_in_reg = DFFE(DF1_ram_block1a5_PORT_A_data_in, DF1_ram_block1a5_clock_0, , , DF1_ram_block1a5_clock_enable_0);
DF1_ram_block1a5_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a5_PORT_A_address_reg = DFFE(DF1_ram_block1a5_PORT_A_address, DF1_ram_block1a5_clock_0, , , DF1_ram_block1a5_clock_enable_0);
DF1_ram_block1a5_PORT_A_write_enable = EF1_eq_node[0];
DF1_ram_block1a5_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a5_PORT_A_write_enable, DF1_ram_block1a5_clock_0, , , DF1_ram_block1a5_clock_enable_0);
DF1_ram_block1a5_PORT_A_read_enable = Y1L2;
DF1_ram_block1a5_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a5_PORT_A_read_enable, DF1_ram_block1a5_clock_0, , , DF1_ram_block1a5_clock_enable_0);
DF1_ram_block1a5_PORT_A_byte_mask = VC2_src_data[32];
DF1_ram_block1a5_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a5_PORT_A_byte_mask, DF1_ram_block1a5_clock_0, , , DF1_ram_block1a5_clock_enable_0);
DF1_ram_block1a5_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a5_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a5_PORT_A_data_out = MEMORY(DF1_ram_block1a5_PORT_A_data_in_reg, , DF1_ram_block1a5_PORT_A_address_reg, , DF1_ram_block1a5_PORT_A_write_enable_reg, DF1_ram_block1a5_PORT_A_read_enable_reg, , , DF1_ram_block1a5_PORT_A_byte_mask_reg, , DF1_ram_block1a5_clock_0, , DF1_ram_block1a5_clock_enable_0, , , , , );
DF1_ram_block1a5 = DF1_ram_block1a5_PORT_A_data_out[0];


--YD1_E_shift_rot_cnt[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4]
--register power-up is low

YD1_E_shift_rot_cnt[4] = DFFEAS(YD1L237, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1_E_src2[4],  ,  , YD1_E_new_inst);


--YD1_E_shift_rot_cnt[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3]
--register power-up is low

YD1_E_shift_rot_cnt[3] = DFFEAS(YD1L238, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1_E_src2[3],  ,  , YD1_E_new_inst);


--YD1_E_shift_rot_cnt[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2]
--register power-up is low

YD1_E_shift_rot_cnt[2] = DFFEAS(YD1L239, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1_E_src2[2],  ,  , YD1_E_new_inst);


--YD1_E_shift_rot_cnt[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1]
--register power-up is low

YD1_E_shift_rot_cnt[1] = DFFEAS(YD1L240, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1_E_src2[1],  ,  , YD1_E_new_inst);


--YD1_E_shift_rot_cnt[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]
--register power-up is low

YD1_E_shift_rot_cnt[0] = DFFEAS(YD1_E_src2[0], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1L437,  ,  , !YD1_E_new_inst);


--DF1_ram_block1a40 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a40
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a40_PORT_A_data_in = VC2L34;
DF1_ram_block1a40_PORT_A_data_in_reg = DFFE(DF1_ram_block1a40_PORT_A_data_in, DF1_ram_block1a40_clock_0, , , DF1_ram_block1a40_clock_enable_0);
DF1_ram_block1a40_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a40_PORT_A_address_reg = DFFE(DF1_ram_block1a40_PORT_A_address, DF1_ram_block1a40_clock_0, , , DF1_ram_block1a40_clock_enable_0);
DF1_ram_block1a40_PORT_A_write_enable = EF1_eq_node[1];
DF1_ram_block1a40_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a40_PORT_A_write_enable, DF1_ram_block1a40_clock_0, , , DF1_ram_block1a40_clock_enable_0);
DF1_ram_block1a40_PORT_A_read_enable = Y1L2;
DF1_ram_block1a40_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a40_PORT_A_read_enable, DF1_ram_block1a40_clock_0, , , DF1_ram_block1a40_clock_enable_0);
DF1_ram_block1a40_PORT_A_byte_mask = VC2_src_data[33];
DF1_ram_block1a40_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a40_PORT_A_byte_mask, DF1_ram_block1a40_clock_0, , , DF1_ram_block1a40_clock_enable_0);
DF1_ram_block1a40_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a40_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a40_PORT_A_data_out = MEMORY(DF1_ram_block1a40_PORT_A_data_in_reg, , DF1_ram_block1a40_PORT_A_address_reg, , DF1_ram_block1a40_PORT_A_write_enable_reg, DF1_ram_block1a40_PORT_A_read_enable_reg, , , DF1_ram_block1a40_PORT_A_byte_mask_reg, , DF1_ram_block1a40_clock_0, , DF1_ram_block1a40_clock_enable_0, , , , , );
DF1_ram_block1a40 = DF1_ram_block1a40_PORT_A_data_out[0];


--DF1_ram_block1a8 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a8
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a8_PORT_A_data_in = VC2L34;
DF1_ram_block1a8_PORT_A_data_in_reg = DFFE(DF1_ram_block1a8_PORT_A_data_in, DF1_ram_block1a8_clock_0, , , DF1_ram_block1a8_clock_enable_0);
DF1_ram_block1a8_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a8_PORT_A_address_reg = DFFE(DF1_ram_block1a8_PORT_A_address, DF1_ram_block1a8_clock_0, , , DF1_ram_block1a8_clock_enable_0);
DF1_ram_block1a8_PORT_A_write_enable = EF1_eq_node[0];
DF1_ram_block1a8_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a8_PORT_A_write_enable, DF1_ram_block1a8_clock_0, , , DF1_ram_block1a8_clock_enable_0);
DF1_ram_block1a8_PORT_A_read_enable = Y1L2;
DF1_ram_block1a8_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a8_PORT_A_read_enable, DF1_ram_block1a8_clock_0, , , DF1_ram_block1a8_clock_enable_0);
DF1_ram_block1a8_PORT_A_byte_mask = VC2_src_data[33];
DF1_ram_block1a8_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a8_PORT_A_byte_mask, DF1_ram_block1a8_clock_0, , , DF1_ram_block1a8_clock_enable_0);
DF1_ram_block1a8_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a8_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a8_PORT_A_data_out = MEMORY(DF1_ram_block1a8_PORT_A_data_in_reg, , DF1_ram_block1a8_PORT_A_address_reg, , DF1_ram_block1a8_PORT_A_write_enable_reg, DF1_ram_block1a8_PORT_A_read_enable_reg, , , DF1_ram_block1a8_PORT_A_byte_mask_reg, , DF1_ram_block1a8_clock_0, , DF1_ram_block1a8_clock_enable_0, , , , , );
DF1_ram_block1a8 = DF1_ram_block1a8_PORT_A_data_out[0];


--YD1_F_pc[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2]
--register power-up is low

YD1_F_pc[2] = DFFEAS(YD1L700, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1_W_valid,  ,  , YD1_R_ctrl_exception,  );


--YD1_av_ld_byte0_data[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4]
--register power-up is low

YD1_av_ld_byte0_data[4] = DFFEAS(GD1L32, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L938, YD1_av_ld_byte1_data[4],  ,  , YD1L1051);


--YD1_D_iw[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[31]
--register power-up is low

YD1_D_iw[31] = DFFEAS(YD1L671, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L726,  ,  , YD1L1101,  );


--DF1_ram_block1a42 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a42
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a42_PORT_A_data_in = VC2L35;
DF1_ram_block1a42_PORT_A_data_in_reg = DFFE(DF1_ram_block1a42_PORT_A_data_in, DF1_ram_block1a42_clock_0, , , DF1_ram_block1a42_clock_enable_0);
DF1_ram_block1a42_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a42_PORT_A_address_reg = DFFE(DF1_ram_block1a42_PORT_A_address, DF1_ram_block1a42_clock_0, , , DF1_ram_block1a42_clock_enable_0);
DF1_ram_block1a42_PORT_A_write_enable = EF1_eq_node[1];
DF1_ram_block1a42_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a42_PORT_A_write_enable, DF1_ram_block1a42_clock_0, , , DF1_ram_block1a42_clock_enable_0);
DF1_ram_block1a42_PORT_A_read_enable = Y1L2;
DF1_ram_block1a42_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a42_PORT_A_read_enable, DF1_ram_block1a42_clock_0, , , DF1_ram_block1a42_clock_enable_0);
DF1_ram_block1a42_PORT_A_byte_mask = VC2_src_data[33];
DF1_ram_block1a42_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a42_PORT_A_byte_mask, DF1_ram_block1a42_clock_0, , , DF1_ram_block1a42_clock_enable_0);
DF1_ram_block1a42_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a42_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a42_PORT_A_data_out = MEMORY(DF1_ram_block1a42_PORT_A_data_in_reg, , DF1_ram_block1a42_PORT_A_address_reg, , DF1_ram_block1a42_PORT_A_write_enable_reg, DF1_ram_block1a42_PORT_A_read_enable_reg, , , DF1_ram_block1a42_PORT_A_byte_mask_reg, , DF1_ram_block1a42_clock_0, , DF1_ram_block1a42_clock_enable_0, , , , , );
DF1_ram_block1a42 = DF1_ram_block1a42_PORT_A_data_out[0];


--DF1_ram_block1a10 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a10
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a10_PORT_A_data_in = VC2L35;
DF1_ram_block1a10_PORT_A_data_in_reg = DFFE(DF1_ram_block1a10_PORT_A_data_in, DF1_ram_block1a10_clock_0, , , DF1_ram_block1a10_clock_enable_0);
DF1_ram_block1a10_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a10_PORT_A_address_reg = DFFE(DF1_ram_block1a10_PORT_A_address, DF1_ram_block1a10_clock_0, , , DF1_ram_block1a10_clock_enable_0);
DF1_ram_block1a10_PORT_A_write_enable = EF1_eq_node[0];
DF1_ram_block1a10_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a10_PORT_A_write_enable, DF1_ram_block1a10_clock_0, , , DF1_ram_block1a10_clock_enable_0);
DF1_ram_block1a10_PORT_A_read_enable = Y1L2;
DF1_ram_block1a10_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a10_PORT_A_read_enable, DF1_ram_block1a10_clock_0, , , DF1_ram_block1a10_clock_enable_0);
DF1_ram_block1a10_PORT_A_byte_mask = VC2_src_data[33];
DF1_ram_block1a10_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a10_PORT_A_byte_mask, DF1_ram_block1a10_clock_0, , , DF1_ram_block1a10_clock_enable_0);
DF1_ram_block1a10_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a10_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a10_PORT_A_data_out = MEMORY(DF1_ram_block1a10_PORT_A_data_in_reg, , DF1_ram_block1a10_PORT_A_address_reg, , DF1_ram_block1a10_PORT_A_write_enable_reg, DF1_ram_block1a10_PORT_A_read_enable_reg, , , DF1_ram_block1a10_PORT_A_byte_mask_reg, , DF1_ram_block1a10_clock_0, , DF1_ram_block1a10_clock_enable_0, , , , , );
DF1_ram_block1a10 = DF1_ram_block1a10_PORT_A_data_out[0];


--YD1_F_pc[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4]
--register power-up is low

YD1_F_pc[4] = DFFEAS(YD1L701, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1_W_valid,  ,  , YD1_R_ctrl_exception,  );


--YD1_av_ld_byte0_data[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6]
--register power-up is low

YD1_av_ld_byte0_data[6] = DFFEAS(GD1L38, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L938, YD1_av_ld_byte1_data[6],  ,  , YD1L1051);


--YD1_av_ld_byte0_data[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]
--register power-up is low

YD1_av_ld_byte0_data[5] = DFFEAS(GD1L41, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L938, YD1_av_ld_byte1_data[5],  ,  , YD1L1051);


--DF1_ram_block1a41 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a41
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a41_PORT_A_data_in = VC2L36;
DF1_ram_block1a41_PORT_A_data_in_reg = DFFE(DF1_ram_block1a41_PORT_A_data_in, DF1_ram_block1a41_clock_0, , , DF1_ram_block1a41_clock_enable_0);
DF1_ram_block1a41_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a41_PORT_A_address_reg = DFFE(DF1_ram_block1a41_PORT_A_address, DF1_ram_block1a41_clock_0, , , DF1_ram_block1a41_clock_enable_0);
DF1_ram_block1a41_PORT_A_write_enable = EF1_eq_node[1];
DF1_ram_block1a41_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a41_PORT_A_write_enable, DF1_ram_block1a41_clock_0, , , DF1_ram_block1a41_clock_enable_0);
DF1_ram_block1a41_PORT_A_read_enable = Y1L2;
DF1_ram_block1a41_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a41_PORT_A_read_enable, DF1_ram_block1a41_clock_0, , , DF1_ram_block1a41_clock_enable_0);
DF1_ram_block1a41_PORT_A_byte_mask = VC2_src_data[33];
DF1_ram_block1a41_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a41_PORT_A_byte_mask, DF1_ram_block1a41_clock_0, , , DF1_ram_block1a41_clock_enable_0);
DF1_ram_block1a41_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a41_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a41_PORT_A_data_out = MEMORY(DF1_ram_block1a41_PORT_A_data_in_reg, , DF1_ram_block1a41_PORT_A_address_reg, , DF1_ram_block1a41_PORT_A_write_enable_reg, DF1_ram_block1a41_PORT_A_read_enable_reg, , , DF1_ram_block1a41_PORT_A_byte_mask_reg, , DF1_ram_block1a41_clock_0, , DF1_ram_block1a41_clock_enable_0, , , , , );
DF1_ram_block1a41 = DF1_ram_block1a41_PORT_A_data_out[0];


--DF1_ram_block1a9 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a9
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a9_PORT_A_data_in = VC2L36;
DF1_ram_block1a9_PORT_A_data_in_reg = DFFE(DF1_ram_block1a9_PORT_A_data_in, DF1_ram_block1a9_clock_0, , , DF1_ram_block1a9_clock_enable_0);
DF1_ram_block1a9_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a9_PORT_A_address_reg = DFFE(DF1_ram_block1a9_PORT_A_address, DF1_ram_block1a9_clock_0, , , DF1_ram_block1a9_clock_enable_0);
DF1_ram_block1a9_PORT_A_write_enable = EF1_eq_node[0];
DF1_ram_block1a9_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a9_PORT_A_write_enable, DF1_ram_block1a9_clock_0, , , DF1_ram_block1a9_clock_enable_0);
DF1_ram_block1a9_PORT_A_read_enable = Y1L2;
DF1_ram_block1a9_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a9_PORT_A_read_enable, DF1_ram_block1a9_clock_0, , , DF1_ram_block1a9_clock_enable_0);
DF1_ram_block1a9_PORT_A_byte_mask = VC2_src_data[33];
DF1_ram_block1a9_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a9_PORT_A_byte_mask, DF1_ram_block1a9_clock_0, , , DF1_ram_block1a9_clock_enable_0);
DF1_ram_block1a9_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a9_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a9_PORT_A_data_out = MEMORY(DF1_ram_block1a9_PORT_A_data_in_reg, , DF1_ram_block1a9_PORT_A_address_reg, , DF1_ram_block1a9_PORT_A_write_enable_reg, DF1_ram_block1a9_PORT_A_read_enable_reg, , , DF1_ram_block1a9_PORT_A_byte_mask_reg, , DF1_ram_block1a9_clock_0, , DF1_ram_block1a9_clock_enable_0, , , , , );
DF1_ram_block1a9 = DF1_ram_block1a9_PORT_A_data_out[0];


--YD1_F_pc[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[3]
--register power-up is low

YD1_F_pc[3] = DFFEAS(YD1L722, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1_W_valid, VCC,  ,  , YD1_R_ctrl_exception);


--DF1_ram_block1a56 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a56
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a56_PORT_A_data_in = VC2L37;
DF1_ram_block1a56_PORT_A_data_in_reg = DFFE(DF1_ram_block1a56_PORT_A_data_in, DF1_ram_block1a56_clock_0, , , DF1_ram_block1a56_clock_enable_0);
DF1_ram_block1a56_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a56_PORT_A_address_reg = DFFE(DF1_ram_block1a56_PORT_A_address, DF1_ram_block1a56_clock_0, , , DF1_ram_block1a56_clock_enable_0);
DF1_ram_block1a56_PORT_A_write_enable = EF1_eq_node[1];
DF1_ram_block1a56_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a56_PORT_A_write_enable, DF1_ram_block1a56_clock_0, , , DF1_ram_block1a56_clock_enable_0);
DF1_ram_block1a56_PORT_A_read_enable = Y1L2;
DF1_ram_block1a56_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a56_PORT_A_read_enable, DF1_ram_block1a56_clock_0, , , DF1_ram_block1a56_clock_enable_0);
DF1_ram_block1a56_PORT_A_byte_mask = VC2_src_data[35];
DF1_ram_block1a56_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a56_PORT_A_byte_mask, DF1_ram_block1a56_clock_0, , , DF1_ram_block1a56_clock_enable_0);
DF1_ram_block1a56_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a56_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a56_PORT_A_data_out = MEMORY(DF1_ram_block1a56_PORT_A_data_in_reg, , DF1_ram_block1a56_PORT_A_address_reg, , DF1_ram_block1a56_PORT_A_write_enable_reg, DF1_ram_block1a56_PORT_A_read_enable_reg, , , DF1_ram_block1a56_PORT_A_byte_mask_reg, , DF1_ram_block1a56_clock_0, , DF1_ram_block1a56_clock_enable_0, , , , , );
DF1_ram_block1a56 = DF1_ram_block1a56_PORT_A_data_out[0];


--DF1_ram_block1a24 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a24
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a24_PORT_A_data_in = VC2L37;
DF1_ram_block1a24_PORT_A_data_in_reg = DFFE(DF1_ram_block1a24_PORT_A_data_in, DF1_ram_block1a24_clock_0, , , DF1_ram_block1a24_clock_enable_0);
DF1_ram_block1a24_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a24_PORT_A_address_reg = DFFE(DF1_ram_block1a24_PORT_A_address, DF1_ram_block1a24_clock_0, , , DF1_ram_block1a24_clock_enable_0);
DF1_ram_block1a24_PORT_A_write_enable = EF1_eq_node[0];
DF1_ram_block1a24_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a24_PORT_A_write_enable, DF1_ram_block1a24_clock_0, , , DF1_ram_block1a24_clock_enable_0);
DF1_ram_block1a24_PORT_A_read_enable = Y1L2;
DF1_ram_block1a24_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a24_PORT_A_read_enable, DF1_ram_block1a24_clock_0, , , DF1_ram_block1a24_clock_enable_0);
DF1_ram_block1a24_PORT_A_byte_mask = VC2_src_data[35];
DF1_ram_block1a24_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a24_PORT_A_byte_mask, DF1_ram_block1a24_clock_0, , , DF1_ram_block1a24_clock_enable_0);
DF1_ram_block1a24_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a24_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a24_PORT_A_data_out = MEMORY(DF1_ram_block1a24_PORT_A_data_in_reg, , DF1_ram_block1a24_PORT_A_address_reg, , DF1_ram_block1a24_PORT_A_write_enable_reg, DF1_ram_block1a24_PORT_A_read_enable_reg, , , DF1_ram_block1a24_PORT_A_byte_mask_reg, , DF1_ram_block1a24_clock_0, , DF1_ram_block1a24_clock_enable_0, , , , , );
DF1_ram_block1a24 = DF1_ram_block1a24_PORT_A_data_out[0];


--DF1_ram_block1a53 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a53
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a53_PORT_A_data_in = VC2L38;
DF1_ram_block1a53_PORT_A_data_in_reg = DFFE(DF1_ram_block1a53_PORT_A_data_in, DF1_ram_block1a53_clock_0, , , DF1_ram_block1a53_clock_enable_0);
DF1_ram_block1a53_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a53_PORT_A_address_reg = DFFE(DF1_ram_block1a53_PORT_A_address, DF1_ram_block1a53_clock_0, , , DF1_ram_block1a53_clock_enable_0);
DF1_ram_block1a53_PORT_A_write_enable = EF1_eq_node[1];
DF1_ram_block1a53_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a53_PORT_A_write_enable, DF1_ram_block1a53_clock_0, , , DF1_ram_block1a53_clock_enable_0);
DF1_ram_block1a53_PORT_A_read_enable = Y1L2;
DF1_ram_block1a53_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a53_PORT_A_read_enable, DF1_ram_block1a53_clock_0, , , DF1_ram_block1a53_clock_enable_0);
DF1_ram_block1a53_PORT_A_byte_mask = VC2_src_data[34];
DF1_ram_block1a53_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a53_PORT_A_byte_mask, DF1_ram_block1a53_clock_0, , , DF1_ram_block1a53_clock_enable_0);
DF1_ram_block1a53_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a53_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a53_PORT_A_data_out = MEMORY(DF1_ram_block1a53_PORT_A_data_in_reg, , DF1_ram_block1a53_PORT_A_address_reg, , DF1_ram_block1a53_PORT_A_write_enable_reg, DF1_ram_block1a53_PORT_A_read_enable_reg, , , DF1_ram_block1a53_PORT_A_byte_mask_reg, , DF1_ram_block1a53_clock_0, , DF1_ram_block1a53_clock_enable_0, , , , , );
DF1_ram_block1a53 = DF1_ram_block1a53_PORT_A_data_out[0];


--DF1_ram_block1a21 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a21
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a21_PORT_A_data_in = VC2L38;
DF1_ram_block1a21_PORT_A_data_in_reg = DFFE(DF1_ram_block1a21_PORT_A_data_in, DF1_ram_block1a21_clock_0, , , DF1_ram_block1a21_clock_enable_0);
DF1_ram_block1a21_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a21_PORT_A_address_reg = DFFE(DF1_ram_block1a21_PORT_A_address, DF1_ram_block1a21_clock_0, , , DF1_ram_block1a21_clock_enable_0);
DF1_ram_block1a21_PORT_A_write_enable = EF1_eq_node[0];
DF1_ram_block1a21_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a21_PORT_A_write_enable, DF1_ram_block1a21_clock_0, , , DF1_ram_block1a21_clock_enable_0);
DF1_ram_block1a21_PORT_A_read_enable = Y1L2;
DF1_ram_block1a21_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a21_PORT_A_read_enable, DF1_ram_block1a21_clock_0, , , DF1_ram_block1a21_clock_enable_0);
DF1_ram_block1a21_PORT_A_byte_mask = VC2_src_data[34];
DF1_ram_block1a21_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a21_PORT_A_byte_mask, DF1_ram_block1a21_clock_0, , , DF1_ram_block1a21_clock_enable_0);
DF1_ram_block1a21_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a21_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a21_PORT_A_data_out = MEMORY(DF1_ram_block1a21_PORT_A_data_in_reg, , DF1_ram_block1a21_PORT_A_address_reg, , DF1_ram_block1a21_PORT_A_write_enable_reg, DF1_ram_block1a21_PORT_A_read_enable_reg, , , DF1_ram_block1a21_PORT_A_byte_mask_reg, , DF1_ram_block1a21_clock_0, , DF1_ram_block1a21_clock_enable_0, , , , , );
DF1_ram_block1a21 = DF1_ram_block1a21_PORT_A_data_out[0];


--DF1_ram_block1a61 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a61
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a61_PORT_A_data_in = VC2L39;
DF1_ram_block1a61_PORT_A_data_in_reg = DFFE(DF1_ram_block1a61_PORT_A_data_in, DF1_ram_block1a61_clock_0, , , DF1_ram_block1a61_clock_enable_0);
DF1_ram_block1a61_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a61_PORT_A_address_reg = DFFE(DF1_ram_block1a61_PORT_A_address, DF1_ram_block1a61_clock_0, , , DF1_ram_block1a61_clock_enable_0);
DF1_ram_block1a61_PORT_A_write_enable = EF1_eq_node[1];
DF1_ram_block1a61_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a61_PORT_A_write_enable, DF1_ram_block1a61_clock_0, , , DF1_ram_block1a61_clock_enable_0);
DF1_ram_block1a61_PORT_A_read_enable = Y1L2;
DF1_ram_block1a61_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a61_PORT_A_read_enable, DF1_ram_block1a61_clock_0, , , DF1_ram_block1a61_clock_enable_0);
DF1_ram_block1a61_PORT_A_byte_mask = VC2_src_data[35];
DF1_ram_block1a61_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a61_PORT_A_byte_mask, DF1_ram_block1a61_clock_0, , , DF1_ram_block1a61_clock_enable_0);
DF1_ram_block1a61_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a61_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a61_PORT_A_data_out = MEMORY(DF1_ram_block1a61_PORT_A_data_in_reg, , DF1_ram_block1a61_PORT_A_address_reg, , DF1_ram_block1a61_PORT_A_write_enable_reg, DF1_ram_block1a61_PORT_A_read_enable_reg, , , DF1_ram_block1a61_PORT_A_byte_mask_reg, , DF1_ram_block1a61_clock_0, , DF1_ram_block1a61_clock_enable_0, , , , , );
DF1_ram_block1a61 = DF1_ram_block1a61_PORT_A_data_out[0];


--DF1_ram_block1a29 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a29
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a29_PORT_A_data_in = VC2L39;
DF1_ram_block1a29_PORT_A_data_in_reg = DFFE(DF1_ram_block1a29_PORT_A_data_in, DF1_ram_block1a29_clock_0, , , DF1_ram_block1a29_clock_enable_0);
DF1_ram_block1a29_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a29_PORT_A_address_reg = DFFE(DF1_ram_block1a29_PORT_A_address, DF1_ram_block1a29_clock_0, , , DF1_ram_block1a29_clock_enable_0);
DF1_ram_block1a29_PORT_A_write_enable = EF1_eq_node[0];
DF1_ram_block1a29_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a29_PORT_A_write_enable, DF1_ram_block1a29_clock_0, , , DF1_ram_block1a29_clock_enable_0);
DF1_ram_block1a29_PORT_A_read_enable = Y1L2;
DF1_ram_block1a29_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a29_PORT_A_read_enable, DF1_ram_block1a29_clock_0, , , DF1_ram_block1a29_clock_enable_0);
DF1_ram_block1a29_PORT_A_byte_mask = VC2_src_data[35];
DF1_ram_block1a29_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a29_PORT_A_byte_mask, DF1_ram_block1a29_clock_0, , , DF1_ram_block1a29_clock_enable_0);
DF1_ram_block1a29_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a29_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a29_PORT_A_data_out = MEMORY(DF1_ram_block1a29_PORT_A_data_in_reg, , DF1_ram_block1a29_PORT_A_address_reg, , DF1_ram_block1a29_PORT_A_write_enable_reg, DF1_ram_block1a29_PORT_A_read_enable_reg, , , DF1_ram_block1a29_PORT_A_byte_mask_reg, , DF1_ram_block1a29_clock_0, , DF1_ram_block1a29_clock_enable_0, , , , , );
DF1_ram_block1a29 = DF1_ram_block1a29_PORT_A_data_out[0];


--YD1_av_ld_byte3_data[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]
--register power-up is low

YD1_av_ld_byte3_data[1] = DFFEAS(GD1L43, KF1_outclk_wire[0], !BB1_r_sync_rst,  , !YD1L1051, YD1L925,  ,  , YD1_av_ld_aligning_data);


--DF1_ram_block1a57 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a57
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a57_PORT_A_data_in = VC2L40;
DF1_ram_block1a57_PORT_A_data_in_reg = DFFE(DF1_ram_block1a57_PORT_A_data_in, DF1_ram_block1a57_clock_0, , , DF1_ram_block1a57_clock_enable_0);
DF1_ram_block1a57_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a57_PORT_A_address_reg = DFFE(DF1_ram_block1a57_PORT_A_address, DF1_ram_block1a57_clock_0, , , DF1_ram_block1a57_clock_enable_0);
DF1_ram_block1a57_PORT_A_write_enable = EF1_eq_node[1];
DF1_ram_block1a57_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a57_PORT_A_write_enable, DF1_ram_block1a57_clock_0, , , DF1_ram_block1a57_clock_enable_0);
DF1_ram_block1a57_PORT_A_read_enable = Y1L2;
DF1_ram_block1a57_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a57_PORT_A_read_enable, DF1_ram_block1a57_clock_0, , , DF1_ram_block1a57_clock_enable_0);
DF1_ram_block1a57_PORT_A_byte_mask = VC2_src_data[35];
DF1_ram_block1a57_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a57_PORT_A_byte_mask, DF1_ram_block1a57_clock_0, , , DF1_ram_block1a57_clock_enable_0);
DF1_ram_block1a57_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a57_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a57_PORT_A_data_out = MEMORY(DF1_ram_block1a57_PORT_A_data_in_reg, , DF1_ram_block1a57_PORT_A_address_reg, , DF1_ram_block1a57_PORT_A_write_enable_reg, DF1_ram_block1a57_PORT_A_read_enable_reg, , , DF1_ram_block1a57_PORT_A_byte_mask_reg, , DF1_ram_block1a57_clock_0, , DF1_ram_block1a57_clock_enable_0, , , , , );
DF1_ram_block1a57 = DF1_ram_block1a57_PORT_A_data_out[0];


--DF1_ram_block1a25 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a25
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a25_PORT_A_data_in = VC2L40;
DF1_ram_block1a25_PORT_A_data_in_reg = DFFE(DF1_ram_block1a25_PORT_A_data_in, DF1_ram_block1a25_clock_0, , , DF1_ram_block1a25_clock_enable_0);
DF1_ram_block1a25_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a25_PORT_A_address_reg = DFFE(DF1_ram_block1a25_PORT_A_address, DF1_ram_block1a25_clock_0, , , DF1_ram_block1a25_clock_enable_0);
DF1_ram_block1a25_PORT_A_write_enable = EF1_eq_node[0];
DF1_ram_block1a25_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a25_PORT_A_write_enable, DF1_ram_block1a25_clock_0, , , DF1_ram_block1a25_clock_enable_0);
DF1_ram_block1a25_PORT_A_read_enable = Y1L2;
DF1_ram_block1a25_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a25_PORT_A_read_enable, DF1_ram_block1a25_clock_0, , , DF1_ram_block1a25_clock_enable_0);
DF1_ram_block1a25_PORT_A_byte_mask = VC2_src_data[35];
DF1_ram_block1a25_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a25_PORT_A_byte_mask, DF1_ram_block1a25_clock_0, , , DF1_ram_block1a25_clock_enable_0);
DF1_ram_block1a25_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a25_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a25_PORT_A_data_out = MEMORY(DF1_ram_block1a25_PORT_A_data_in_reg, , DF1_ram_block1a25_PORT_A_address_reg, , DF1_ram_block1a25_PORT_A_write_enable_reg, DF1_ram_block1a25_PORT_A_read_enable_reg, , , DF1_ram_block1a25_PORT_A_byte_mask_reg, , DF1_ram_block1a25_clock_0, , DF1_ram_block1a25_clock_enable_0, , , , , );
DF1_ram_block1a25 = DF1_ram_block1a25_PORT_A_data_out[0];


--DF1_ram_block1a54 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a54
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a54_PORT_A_data_in = VC2L41;
DF1_ram_block1a54_PORT_A_data_in_reg = DFFE(DF1_ram_block1a54_PORT_A_data_in, DF1_ram_block1a54_clock_0, , , DF1_ram_block1a54_clock_enable_0);
DF1_ram_block1a54_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a54_PORT_A_address_reg = DFFE(DF1_ram_block1a54_PORT_A_address, DF1_ram_block1a54_clock_0, , , DF1_ram_block1a54_clock_enable_0);
DF1_ram_block1a54_PORT_A_write_enable = EF1_eq_node[1];
DF1_ram_block1a54_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a54_PORT_A_write_enable, DF1_ram_block1a54_clock_0, , , DF1_ram_block1a54_clock_enable_0);
DF1_ram_block1a54_PORT_A_read_enable = Y1L2;
DF1_ram_block1a54_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a54_PORT_A_read_enable, DF1_ram_block1a54_clock_0, , , DF1_ram_block1a54_clock_enable_0);
DF1_ram_block1a54_PORT_A_byte_mask = VC2_src_data[34];
DF1_ram_block1a54_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a54_PORT_A_byte_mask, DF1_ram_block1a54_clock_0, , , DF1_ram_block1a54_clock_enable_0);
DF1_ram_block1a54_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a54_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a54_PORT_A_data_out = MEMORY(DF1_ram_block1a54_PORT_A_data_in_reg, , DF1_ram_block1a54_PORT_A_address_reg, , DF1_ram_block1a54_PORT_A_write_enable_reg, DF1_ram_block1a54_PORT_A_read_enable_reg, , , DF1_ram_block1a54_PORT_A_byte_mask_reg, , DF1_ram_block1a54_clock_0, , DF1_ram_block1a54_clock_enable_0, , , , , );
DF1_ram_block1a54 = DF1_ram_block1a54_PORT_A_data_out[0];


--DF1_ram_block1a22 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a22
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a22_PORT_A_data_in = VC2L41;
DF1_ram_block1a22_PORT_A_data_in_reg = DFFE(DF1_ram_block1a22_PORT_A_data_in, DF1_ram_block1a22_clock_0, , , DF1_ram_block1a22_clock_enable_0);
DF1_ram_block1a22_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a22_PORT_A_address_reg = DFFE(DF1_ram_block1a22_PORT_A_address, DF1_ram_block1a22_clock_0, , , DF1_ram_block1a22_clock_enable_0);
DF1_ram_block1a22_PORT_A_write_enable = EF1_eq_node[0];
DF1_ram_block1a22_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a22_PORT_A_write_enable, DF1_ram_block1a22_clock_0, , , DF1_ram_block1a22_clock_enable_0);
DF1_ram_block1a22_PORT_A_read_enable = Y1L2;
DF1_ram_block1a22_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a22_PORT_A_read_enable, DF1_ram_block1a22_clock_0, , , DF1_ram_block1a22_clock_enable_0);
DF1_ram_block1a22_PORT_A_byte_mask = VC2_src_data[34];
DF1_ram_block1a22_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a22_PORT_A_byte_mask, DF1_ram_block1a22_clock_0, , , DF1_ram_block1a22_clock_enable_0);
DF1_ram_block1a22_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a22_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a22_PORT_A_data_out = MEMORY(DF1_ram_block1a22_PORT_A_data_in_reg, , DF1_ram_block1a22_PORT_A_address_reg, , DF1_ram_block1a22_PORT_A_write_enable_reg, DF1_ram_block1a22_PORT_A_read_enable_reg, , , DF1_ram_block1a22_PORT_A_byte_mask_reg, , DF1_ram_block1a22_clock_0, , DF1_ram_block1a22_clock_enable_0, , , , , );
DF1_ram_block1a22 = DF1_ram_block1a22_PORT_A_data_out[0];


--DF1_ram_block1a55 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a55
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a55_PORT_A_data_in = VC2L42;
DF1_ram_block1a55_PORT_A_data_in_reg = DFFE(DF1_ram_block1a55_PORT_A_data_in, DF1_ram_block1a55_clock_0, , , DF1_ram_block1a55_clock_enable_0);
DF1_ram_block1a55_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a55_PORT_A_address_reg = DFFE(DF1_ram_block1a55_PORT_A_address, DF1_ram_block1a55_clock_0, , , DF1_ram_block1a55_clock_enable_0);
DF1_ram_block1a55_PORT_A_write_enable = EF1_eq_node[1];
DF1_ram_block1a55_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a55_PORT_A_write_enable, DF1_ram_block1a55_clock_0, , , DF1_ram_block1a55_clock_enable_0);
DF1_ram_block1a55_PORT_A_read_enable = Y1L2;
DF1_ram_block1a55_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a55_PORT_A_read_enable, DF1_ram_block1a55_clock_0, , , DF1_ram_block1a55_clock_enable_0);
DF1_ram_block1a55_PORT_A_byte_mask = VC2_src_data[34];
DF1_ram_block1a55_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a55_PORT_A_byte_mask, DF1_ram_block1a55_clock_0, , , DF1_ram_block1a55_clock_enable_0);
DF1_ram_block1a55_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a55_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a55_PORT_A_data_out = MEMORY(DF1_ram_block1a55_PORT_A_data_in_reg, , DF1_ram_block1a55_PORT_A_address_reg, , DF1_ram_block1a55_PORT_A_write_enable_reg, DF1_ram_block1a55_PORT_A_read_enable_reg, , , DF1_ram_block1a55_PORT_A_byte_mask_reg, , DF1_ram_block1a55_clock_0, , DF1_ram_block1a55_clock_enable_0, , , , , );
DF1_ram_block1a55 = DF1_ram_block1a55_PORT_A_data_out[0];


--DF1_ram_block1a23 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a23
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a23_PORT_A_data_in = VC2L42;
DF1_ram_block1a23_PORT_A_data_in_reg = DFFE(DF1_ram_block1a23_PORT_A_data_in, DF1_ram_block1a23_clock_0, , , DF1_ram_block1a23_clock_enable_0);
DF1_ram_block1a23_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a23_PORT_A_address_reg = DFFE(DF1_ram_block1a23_PORT_A_address, DF1_ram_block1a23_clock_0, , , DF1_ram_block1a23_clock_enable_0);
DF1_ram_block1a23_PORT_A_write_enable = EF1_eq_node[0];
DF1_ram_block1a23_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a23_PORT_A_write_enable, DF1_ram_block1a23_clock_0, , , DF1_ram_block1a23_clock_enable_0);
DF1_ram_block1a23_PORT_A_read_enable = Y1L2;
DF1_ram_block1a23_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a23_PORT_A_read_enable, DF1_ram_block1a23_clock_0, , , DF1_ram_block1a23_clock_enable_0);
DF1_ram_block1a23_PORT_A_byte_mask = VC2_src_data[34];
DF1_ram_block1a23_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a23_PORT_A_byte_mask, DF1_ram_block1a23_clock_0, , , DF1_ram_block1a23_clock_enable_0);
DF1_ram_block1a23_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a23_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a23_PORT_A_data_out = MEMORY(DF1_ram_block1a23_PORT_A_data_in_reg, , DF1_ram_block1a23_PORT_A_address_reg, , DF1_ram_block1a23_PORT_A_write_enable_reg, DF1_ram_block1a23_PORT_A_read_enable_reg, , , DF1_ram_block1a23_PORT_A_byte_mask_reg, , DF1_ram_block1a23_clock_0, , DF1_ram_block1a23_clock_enable_0, , , , , );
DF1_ram_block1a23 = DF1_ram_block1a23_PORT_A_data_out[0];


--DF1_ram_block1a58 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a58
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a58_PORT_A_data_in = VC2L43;
DF1_ram_block1a58_PORT_A_data_in_reg = DFFE(DF1_ram_block1a58_PORT_A_data_in, DF1_ram_block1a58_clock_0, , , DF1_ram_block1a58_clock_enable_0);
DF1_ram_block1a58_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a58_PORT_A_address_reg = DFFE(DF1_ram_block1a58_PORT_A_address, DF1_ram_block1a58_clock_0, , , DF1_ram_block1a58_clock_enable_0);
DF1_ram_block1a58_PORT_A_write_enable = EF1_eq_node[1];
DF1_ram_block1a58_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a58_PORT_A_write_enable, DF1_ram_block1a58_clock_0, , , DF1_ram_block1a58_clock_enable_0);
DF1_ram_block1a58_PORT_A_read_enable = Y1L2;
DF1_ram_block1a58_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a58_PORT_A_read_enable, DF1_ram_block1a58_clock_0, , , DF1_ram_block1a58_clock_enable_0);
DF1_ram_block1a58_PORT_A_byte_mask = VC2_src_data[35];
DF1_ram_block1a58_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a58_PORT_A_byte_mask, DF1_ram_block1a58_clock_0, , , DF1_ram_block1a58_clock_enable_0);
DF1_ram_block1a58_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a58_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a58_PORT_A_data_out = MEMORY(DF1_ram_block1a58_PORT_A_data_in_reg, , DF1_ram_block1a58_PORT_A_address_reg, , DF1_ram_block1a58_PORT_A_write_enable_reg, DF1_ram_block1a58_PORT_A_read_enable_reg, , , DF1_ram_block1a58_PORT_A_byte_mask_reg, , DF1_ram_block1a58_clock_0, , DF1_ram_block1a58_clock_enable_0, , , , , );
DF1_ram_block1a58 = DF1_ram_block1a58_PORT_A_data_out[0];


--DF1_ram_block1a26 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a26
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a26_PORT_A_data_in = VC2L43;
DF1_ram_block1a26_PORT_A_data_in_reg = DFFE(DF1_ram_block1a26_PORT_A_data_in, DF1_ram_block1a26_clock_0, , , DF1_ram_block1a26_clock_enable_0);
DF1_ram_block1a26_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a26_PORT_A_address_reg = DFFE(DF1_ram_block1a26_PORT_A_address, DF1_ram_block1a26_clock_0, , , DF1_ram_block1a26_clock_enable_0);
DF1_ram_block1a26_PORT_A_write_enable = EF1_eq_node[0];
DF1_ram_block1a26_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a26_PORT_A_write_enable, DF1_ram_block1a26_clock_0, , , DF1_ram_block1a26_clock_enable_0);
DF1_ram_block1a26_PORT_A_read_enable = Y1L2;
DF1_ram_block1a26_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a26_PORT_A_read_enable, DF1_ram_block1a26_clock_0, , , DF1_ram_block1a26_clock_enable_0);
DF1_ram_block1a26_PORT_A_byte_mask = VC2_src_data[35];
DF1_ram_block1a26_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a26_PORT_A_byte_mask, DF1_ram_block1a26_clock_0, , , DF1_ram_block1a26_clock_enable_0);
DF1_ram_block1a26_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a26_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a26_PORT_A_data_out = MEMORY(DF1_ram_block1a26_PORT_A_data_in_reg, , DF1_ram_block1a26_PORT_A_address_reg, , DF1_ram_block1a26_PORT_A_write_enable_reg, DF1_ram_block1a26_PORT_A_read_enable_reg, , , DF1_ram_block1a26_PORT_A_byte_mask_reg, , DF1_ram_block1a26_clock_0, , DF1_ram_block1a26_clock_enable_0, , , , , );
DF1_ram_block1a26 = DF1_ram_block1a26_PORT_A_data_out[0];


--DF1_ram_block1a59 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a59
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a59_PORT_A_data_in = VC2L44;
DF1_ram_block1a59_PORT_A_data_in_reg = DFFE(DF1_ram_block1a59_PORT_A_data_in, DF1_ram_block1a59_clock_0, , , DF1_ram_block1a59_clock_enable_0);
DF1_ram_block1a59_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a59_PORT_A_address_reg = DFFE(DF1_ram_block1a59_PORT_A_address, DF1_ram_block1a59_clock_0, , , DF1_ram_block1a59_clock_enable_0);
DF1_ram_block1a59_PORT_A_write_enable = EF1_eq_node[1];
DF1_ram_block1a59_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a59_PORT_A_write_enable, DF1_ram_block1a59_clock_0, , , DF1_ram_block1a59_clock_enable_0);
DF1_ram_block1a59_PORT_A_read_enable = Y1L2;
DF1_ram_block1a59_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a59_PORT_A_read_enable, DF1_ram_block1a59_clock_0, , , DF1_ram_block1a59_clock_enable_0);
DF1_ram_block1a59_PORT_A_byte_mask = VC2_src_data[35];
DF1_ram_block1a59_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a59_PORT_A_byte_mask, DF1_ram_block1a59_clock_0, , , DF1_ram_block1a59_clock_enable_0);
DF1_ram_block1a59_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a59_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a59_PORT_A_data_out = MEMORY(DF1_ram_block1a59_PORT_A_data_in_reg, , DF1_ram_block1a59_PORT_A_address_reg, , DF1_ram_block1a59_PORT_A_write_enable_reg, DF1_ram_block1a59_PORT_A_read_enable_reg, , , DF1_ram_block1a59_PORT_A_byte_mask_reg, , DF1_ram_block1a59_clock_0, , DF1_ram_block1a59_clock_enable_0, , , , , );
DF1_ram_block1a59 = DF1_ram_block1a59_PORT_A_data_out[0];


--DF1_ram_block1a27 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a27
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a27_PORT_A_data_in = VC2L44;
DF1_ram_block1a27_PORT_A_data_in_reg = DFFE(DF1_ram_block1a27_PORT_A_data_in, DF1_ram_block1a27_clock_0, , , DF1_ram_block1a27_clock_enable_0);
DF1_ram_block1a27_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a27_PORT_A_address_reg = DFFE(DF1_ram_block1a27_PORT_A_address, DF1_ram_block1a27_clock_0, , , DF1_ram_block1a27_clock_enable_0);
DF1_ram_block1a27_PORT_A_write_enable = EF1_eq_node[0];
DF1_ram_block1a27_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a27_PORT_A_write_enable, DF1_ram_block1a27_clock_0, , , DF1_ram_block1a27_clock_enable_0);
DF1_ram_block1a27_PORT_A_read_enable = Y1L2;
DF1_ram_block1a27_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a27_PORT_A_read_enable, DF1_ram_block1a27_clock_0, , , DF1_ram_block1a27_clock_enable_0);
DF1_ram_block1a27_PORT_A_byte_mask = VC2_src_data[35];
DF1_ram_block1a27_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a27_PORT_A_byte_mask, DF1_ram_block1a27_clock_0, , , DF1_ram_block1a27_clock_enable_0);
DF1_ram_block1a27_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a27_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a27_PORT_A_data_out = MEMORY(DF1_ram_block1a27_PORT_A_data_in_reg, , DF1_ram_block1a27_PORT_A_address_reg, , DF1_ram_block1a27_PORT_A_write_enable_reg, DF1_ram_block1a27_PORT_A_read_enable_reg, , , DF1_ram_block1a27_PORT_A_byte_mask_reg, , DF1_ram_block1a27_clock_0, , DF1_ram_block1a27_clock_enable_0, , , , , );
DF1_ram_block1a27 = DF1_ram_block1a27_PORT_A_data_out[0];


--YD1_E_shift_rot_result[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]
--register power-up is low

YD1_E_shift_rot_result[28] = DFFEAS(YD1L504, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1_E_src1[28],  ,  , YD1_E_new_inst);


--DF1_ram_block1a62 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a62
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a62_PORT_A_data_in = VC2L45;
DF1_ram_block1a62_PORT_A_data_in_reg = DFFE(DF1_ram_block1a62_PORT_A_data_in, DF1_ram_block1a62_clock_0, , , DF1_ram_block1a62_clock_enable_0);
DF1_ram_block1a62_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a62_PORT_A_address_reg = DFFE(DF1_ram_block1a62_PORT_A_address, DF1_ram_block1a62_clock_0, , , DF1_ram_block1a62_clock_enable_0);
DF1_ram_block1a62_PORT_A_write_enable = EF1_eq_node[1];
DF1_ram_block1a62_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a62_PORT_A_write_enable, DF1_ram_block1a62_clock_0, , , DF1_ram_block1a62_clock_enable_0);
DF1_ram_block1a62_PORT_A_read_enable = Y1L2;
DF1_ram_block1a62_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a62_PORT_A_read_enable, DF1_ram_block1a62_clock_0, , , DF1_ram_block1a62_clock_enable_0);
DF1_ram_block1a62_PORT_A_byte_mask = VC2_src_data[35];
DF1_ram_block1a62_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a62_PORT_A_byte_mask, DF1_ram_block1a62_clock_0, , , DF1_ram_block1a62_clock_enable_0);
DF1_ram_block1a62_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a62_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a62_PORT_A_data_out = MEMORY(DF1_ram_block1a62_PORT_A_data_in_reg, , DF1_ram_block1a62_PORT_A_address_reg, , DF1_ram_block1a62_PORT_A_write_enable_reg, DF1_ram_block1a62_PORT_A_read_enable_reg, , , DF1_ram_block1a62_PORT_A_byte_mask_reg, , DF1_ram_block1a62_clock_0, , DF1_ram_block1a62_clock_enable_0, , , , , );
DF1_ram_block1a62 = DF1_ram_block1a62_PORT_A_data_out[0];


--DF1_ram_block1a30 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a30
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a30_PORT_A_data_in = VC2L45;
DF1_ram_block1a30_PORT_A_data_in_reg = DFFE(DF1_ram_block1a30_PORT_A_data_in, DF1_ram_block1a30_clock_0, , , DF1_ram_block1a30_clock_enable_0);
DF1_ram_block1a30_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a30_PORT_A_address_reg = DFFE(DF1_ram_block1a30_PORT_A_address, DF1_ram_block1a30_clock_0, , , DF1_ram_block1a30_clock_enable_0);
DF1_ram_block1a30_PORT_A_write_enable = EF1_eq_node[0];
DF1_ram_block1a30_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a30_PORT_A_write_enable, DF1_ram_block1a30_clock_0, , , DF1_ram_block1a30_clock_enable_0);
DF1_ram_block1a30_PORT_A_read_enable = Y1L2;
DF1_ram_block1a30_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a30_PORT_A_read_enable, DF1_ram_block1a30_clock_0, , , DF1_ram_block1a30_clock_enable_0);
DF1_ram_block1a30_PORT_A_byte_mask = VC2_src_data[35];
DF1_ram_block1a30_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a30_PORT_A_byte_mask, DF1_ram_block1a30_clock_0, , , DF1_ram_block1a30_clock_enable_0);
DF1_ram_block1a30_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a30_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a30_PORT_A_data_out = MEMORY(DF1_ram_block1a30_PORT_A_data_in_reg, , DF1_ram_block1a30_PORT_A_address_reg, , DF1_ram_block1a30_PORT_A_write_enable_reg, DF1_ram_block1a30_PORT_A_read_enable_reg, , , DF1_ram_block1a30_PORT_A_byte_mask_reg, , DF1_ram_block1a30_clock_0, , DF1_ram_block1a30_clock_enable_0, , , , , );
DF1_ram_block1a30 = DF1_ram_block1a30_PORT_A_data_out[0];


--YD1_av_ld_byte3_data[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2]
--register power-up is low

YD1_av_ld_byte3_data[2] = DFFEAS(GD1L44, KF1_outclk_wire[0], !BB1_r_sync_rst,  , !YD1L1051, YD1L925,  ,  , YD1_av_ld_aligning_data);


--YD1_av_ld_byte3_data[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0]
--register power-up is low

YD1_av_ld_byte3_data[0] = DFFEAS(GD1L45, KF1_outclk_wire[0], !BB1_r_sync_rst,  , !YD1L1051, YD1L925,  ,  , YD1_av_ld_aligning_data);


--DF1_ram_block1a60 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a60
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a60_PORT_A_data_in = VC2L46;
DF1_ram_block1a60_PORT_A_data_in_reg = DFFE(DF1_ram_block1a60_PORT_A_data_in, DF1_ram_block1a60_clock_0, , , DF1_ram_block1a60_clock_enable_0);
DF1_ram_block1a60_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a60_PORT_A_address_reg = DFFE(DF1_ram_block1a60_PORT_A_address, DF1_ram_block1a60_clock_0, , , DF1_ram_block1a60_clock_enable_0);
DF1_ram_block1a60_PORT_A_write_enable = EF1_eq_node[1];
DF1_ram_block1a60_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a60_PORT_A_write_enable, DF1_ram_block1a60_clock_0, , , DF1_ram_block1a60_clock_enable_0);
DF1_ram_block1a60_PORT_A_read_enable = Y1L2;
DF1_ram_block1a60_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a60_PORT_A_read_enable, DF1_ram_block1a60_clock_0, , , DF1_ram_block1a60_clock_enable_0);
DF1_ram_block1a60_PORT_A_byte_mask = VC2_src_data[35];
DF1_ram_block1a60_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a60_PORT_A_byte_mask, DF1_ram_block1a60_clock_0, , , DF1_ram_block1a60_clock_enable_0);
DF1_ram_block1a60_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a60_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a60_PORT_A_data_out = MEMORY(DF1_ram_block1a60_PORT_A_data_in_reg, , DF1_ram_block1a60_PORT_A_address_reg, , DF1_ram_block1a60_PORT_A_write_enable_reg, DF1_ram_block1a60_PORT_A_read_enable_reg, , , DF1_ram_block1a60_PORT_A_byte_mask_reg, , DF1_ram_block1a60_clock_0, , DF1_ram_block1a60_clock_enable_0, , , , , );
DF1_ram_block1a60 = DF1_ram_block1a60_PORT_A_data_out[0];


--DF1_ram_block1a28 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a28
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a28_PORT_A_data_in = VC2L46;
DF1_ram_block1a28_PORT_A_data_in_reg = DFFE(DF1_ram_block1a28_PORT_A_data_in, DF1_ram_block1a28_clock_0, , , DF1_ram_block1a28_clock_enable_0);
DF1_ram_block1a28_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a28_PORT_A_address_reg = DFFE(DF1_ram_block1a28_PORT_A_address, DF1_ram_block1a28_clock_0, , , DF1_ram_block1a28_clock_enable_0);
DF1_ram_block1a28_PORT_A_write_enable = EF1_eq_node[0];
DF1_ram_block1a28_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a28_PORT_A_write_enable, DF1_ram_block1a28_clock_0, , , DF1_ram_block1a28_clock_enable_0);
DF1_ram_block1a28_PORT_A_read_enable = Y1L2;
DF1_ram_block1a28_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a28_PORT_A_read_enable, DF1_ram_block1a28_clock_0, , , DF1_ram_block1a28_clock_enable_0);
DF1_ram_block1a28_PORT_A_byte_mask = VC2_src_data[35];
DF1_ram_block1a28_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a28_PORT_A_byte_mask, DF1_ram_block1a28_clock_0, , , DF1_ram_block1a28_clock_enable_0);
DF1_ram_block1a28_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a28_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a28_PORT_A_data_out = MEMORY(DF1_ram_block1a28_PORT_A_data_in_reg, , DF1_ram_block1a28_PORT_A_address_reg, , DF1_ram_block1a28_PORT_A_write_enable_reg, DF1_ram_block1a28_PORT_A_read_enable_reg, , , DF1_ram_block1a28_PORT_A_byte_mask_reg, , DF1_ram_block1a28_clock_0, , DF1_ram_block1a28_clock_enable_0, , , , , );
DF1_ram_block1a28 = DF1_ram_block1a28_PORT_A_data_out[0];


--DF1_ram_block1a49 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a49
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a49_PORT_A_data_in = VC2L47;
DF1_ram_block1a49_PORT_A_data_in_reg = DFFE(DF1_ram_block1a49_PORT_A_data_in, DF1_ram_block1a49_clock_0, , , DF1_ram_block1a49_clock_enable_0);
DF1_ram_block1a49_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a49_PORT_A_address_reg = DFFE(DF1_ram_block1a49_PORT_A_address, DF1_ram_block1a49_clock_0, , , DF1_ram_block1a49_clock_enable_0);
DF1_ram_block1a49_PORT_A_write_enable = EF1_eq_node[1];
DF1_ram_block1a49_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a49_PORT_A_write_enable, DF1_ram_block1a49_clock_0, , , DF1_ram_block1a49_clock_enable_0);
DF1_ram_block1a49_PORT_A_read_enable = Y1L2;
DF1_ram_block1a49_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a49_PORT_A_read_enable, DF1_ram_block1a49_clock_0, , , DF1_ram_block1a49_clock_enable_0);
DF1_ram_block1a49_PORT_A_byte_mask = VC2_src_data[34];
DF1_ram_block1a49_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a49_PORT_A_byte_mask, DF1_ram_block1a49_clock_0, , , DF1_ram_block1a49_clock_enable_0);
DF1_ram_block1a49_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a49_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a49_PORT_A_data_out = MEMORY(DF1_ram_block1a49_PORT_A_data_in_reg, , DF1_ram_block1a49_PORT_A_address_reg, , DF1_ram_block1a49_PORT_A_write_enable_reg, DF1_ram_block1a49_PORT_A_read_enable_reg, , , DF1_ram_block1a49_PORT_A_byte_mask_reg, , DF1_ram_block1a49_clock_0, , DF1_ram_block1a49_clock_enable_0, , , , , );
DF1_ram_block1a49 = DF1_ram_block1a49_PORT_A_data_out[0];


--DF1_ram_block1a17 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a17
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a17_PORT_A_data_in = VC2L47;
DF1_ram_block1a17_PORT_A_data_in_reg = DFFE(DF1_ram_block1a17_PORT_A_data_in, DF1_ram_block1a17_clock_0, , , DF1_ram_block1a17_clock_enable_0);
DF1_ram_block1a17_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a17_PORT_A_address_reg = DFFE(DF1_ram_block1a17_PORT_A_address, DF1_ram_block1a17_clock_0, , , DF1_ram_block1a17_clock_enable_0);
DF1_ram_block1a17_PORT_A_write_enable = EF1_eq_node[0];
DF1_ram_block1a17_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a17_PORT_A_write_enable, DF1_ram_block1a17_clock_0, , , DF1_ram_block1a17_clock_enable_0);
DF1_ram_block1a17_PORT_A_read_enable = Y1L2;
DF1_ram_block1a17_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a17_PORT_A_read_enable, DF1_ram_block1a17_clock_0, , , DF1_ram_block1a17_clock_enable_0);
DF1_ram_block1a17_PORT_A_byte_mask = VC2_src_data[34];
DF1_ram_block1a17_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a17_PORT_A_byte_mask, DF1_ram_block1a17_clock_0, , , DF1_ram_block1a17_clock_enable_0);
DF1_ram_block1a17_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a17_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a17_PORT_A_data_out = MEMORY(DF1_ram_block1a17_PORT_A_data_in_reg, , DF1_ram_block1a17_PORT_A_address_reg, , DF1_ram_block1a17_PORT_A_write_enable_reg, DF1_ram_block1a17_PORT_A_read_enable_reg, , , DF1_ram_block1a17_PORT_A_byte_mask_reg, , DF1_ram_block1a17_clock_0, , DF1_ram_block1a17_clock_enable_0, , , , , );
DF1_ram_block1a17 = DF1_ram_block1a17_PORT_A_data_out[0];


--DF1_ram_block1a51 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a51
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a51_PORT_A_data_in = VC2L48;
DF1_ram_block1a51_PORT_A_data_in_reg = DFFE(DF1_ram_block1a51_PORT_A_data_in, DF1_ram_block1a51_clock_0, , , DF1_ram_block1a51_clock_enable_0);
DF1_ram_block1a51_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a51_PORT_A_address_reg = DFFE(DF1_ram_block1a51_PORT_A_address, DF1_ram_block1a51_clock_0, , , DF1_ram_block1a51_clock_enable_0);
DF1_ram_block1a51_PORT_A_write_enable = EF1_eq_node[1];
DF1_ram_block1a51_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a51_PORT_A_write_enable, DF1_ram_block1a51_clock_0, , , DF1_ram_block1a51_clock_enable_0);
DF1_ram_block1a51_PORT_A_read_enable = Y1L2;
DF1_ram_block1a51_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a51_PORT_A_read_enable, DF1_ram_block1a51_clock_0, , , DF1_ram_block1a51_clock_enable_0);
DF1_ram_block1a51_PORT_A_byte_mask = VC2_src_data[34];
DF1_ram_block1a51_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a51_PORT_A_byte_mask, DF1_ram_block1a51_clock_0, , , DF1_ram_block1a51_clock_enable_0);
DF1_ram_block1a51_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a51_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a51_PORT_A_data_out = MEMORY(DF1_ram_block1a51_PORT_A_data_in_reg, , DF1_ram_block1a51_PORT_A_address_reg, , DF1_ram_block1a51_PORT_A_write_enable_reg, DF1_ram_block1a51_PORT_A_read_enable_reg, , , DF1_ram_block1a51_PORT_A_byte_mask_reg, , DF1_ram_block1a51_clock_0, , DF1_ram_block1a51_clock_enable_0, , , , , );
DF1_ram_block1a51 = DF1_ram_block1a51_PORT_A_data_out[0];


--DF1_ram_block1a19 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a19
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a19_PORT_A_data_in = VC2L48;
DF1_ram_block1a19_PORT_A_data_in_reg = DFFE(DF1_ram_block1a19_PORT_A_data_in, DF1_ram_block1a19_clock_0, , , DF1_ram_block1a19_clock_enable_0);
DF1_ram_block1a19_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a19_PORT_A_address_reg = DFFE(DF1_ram_block1a19_PORT_A_address, DF1_ram_block1a19_clock_0, , , DF1_ram_block1a19_clock_enable_0);
DF1_ram_block1a19_PORT_A_write_enable = EF1_eq_node[0];
DF1_ram_block1a19_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a19_PORT_A_write_enable, DF1_ram_block1a19_clock_0, , , DF1_ram_block1a19_clock_enable_0);
DF1_ram_block1a19_PORT_A_read_enable = Y1L2;
DF1_ram_block1a19_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a19_PORT_A_read_enable, DF1_ram_block1a19_clock_0, , , DF1_ram_block1a19_clock_enable_0);
DF1_ram_block1a19_PORT_A_byte_mask = VC2_src_data[34];
DF1_ram_block1a19_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a19_PORT_A_byte_mask, DF1_ram_block1a19_clock_0, , , DF1_ram_block1a19_clock_enable_0);
DF1_ram_block1a19_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a19_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a19_PORT_A_data_out = MEMORY(DF1_ram_block1a19_PORT_A_data_in_reg, , DF1_ram_block1a19_PORT_A_address_reg, , DF1_ram_block1a19_PORT_A_write_enable_reg, DF1_ram_block1a19_PORT_A_read_enable_reg, , , DF1_ram_block1a19_PORT_A_byte_mask_reg, , DF1_ram_block1a19_clock_0, , DF1_ram_block1a19_clock_enable_0, , , , , );
DF1_ram_block1a19 = DF1_ram_block1a19_PORT_A_data_out[0];


--DF1_ram_block1a50 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a50
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a50_PORT_A_data_in = VC2L49;
DF1_ram_block1a50_PORT_A_data_in_reg = DFFE(DF1_ram_block1a50_PORT_A_data_in, DF1_ram_block1a50_clock_0, , , DF1_ram_block1a50_clock_enable_0);
DF1_ram_block1a50_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a50_PORT_A_address_reg = DFFE(DF1_ram_block1a50_PORT_A_address, DF1_ram_block1a50_clock_0, , , DF1_ram_block1a50_clock_enable_0);
DF1_ram_block1a50_PORT_A_write_enable = EF1_eq_node[1];
DF1_ram_block1a50_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a50_PORT_A_write_enable, DF1_ram_block1a50_clock_0, , , DF1_ram_block1a50_clock_enable_0);
DF1_ram_block1a50_PORT_A_read_enable = Y1L2;
DF1_ram_block1a50_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a50_PORT_A_read_enable, DF1_ram_block1a50_clock_0, , , DF1_ram_block1a50_clock_enable_0);
DF1_ram_block1a50_PORT_A_byte_mask = VC2_src_data[34];
DF1_ram_block1a50_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a50_PORT_A_byte_mask, DF1_ram_block1a50_clock_0, , , DF1_ram_block1a50_clock_enable_0);
DF1_ram_block1a50_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a50_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a50_PORT_A_data_out = MEMORY(DF1_ram_block1a50_PORT_A_data_in_reg, , DF1_ram_block1a50_PORT_A_address_reg, , DF1_ram_block1a50_PORT_A_write_enable_reg, DF1_ram_block1a50_PORT_A_read_enable_reg, , , DF1_ram_block1a50_PORT_A_byte_mask_reg, , DF1_ram_block1a50_clock_0, , DF1_ram_block1a50_clock_enable_0, , , , , );
DF1_ram_block1a50 = DF1_ram_block1a50_PORT_A_data_out[0];


--DF1_ram_block1a18 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a18
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a18_PORT_A_data_in = VC2L49;
DF1_ram_block1a18_PORT_A_data_in_reg = DFFE(DF1_ram_block1a18_PORT_A_data_in, DF1_ram_block1a18_clock_0, , , DF1_ram_block1a18_clock_enable_0);
DF1_ram_block1a18_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a18_PORT_A_address_reg = DFFE(DF1_ram_block1a18_PORT_A_address, DF1_ram_block1a18_clock_0, , , DF1_ram_block1a18_clock_enable_0);
DF1_ram_block1a18_PORT_A_write_enable = EF1_eq_node[0];
DF1_ram_block1a18_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a18_PORT_A_write_enable, DF1_ram_block1a18_clock_0, , , DF1_ram_block1a18_clock_enable_0);
DF1_ram_block1a18_PORT_A_read_enable = Y1L2;
DF1_ram_block1a18_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a18_PORT_A_read_enable, DF1_ram_block1a18_clock_0, , , DF1_ram_block1a18_clock_enable_0);
DF1_ram_block1a18_PORT_A_byte_mask = VC2_src_data[34];
DF1_ram_block1a18_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a18_PORT_A_byte_mask, DF1_ram_block1a18_clock_0, , , DF1_ram_block1a18_clock_enable_0);
DF1_ram_block1a18_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a18_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a18_PORT_A_data_out = MEMORY(DF1_ram_block1a18_PORT_A_data_in_reg, , DF1_ram_block1a18_PORT_A_address_reg, , DF1_ram_block1a18_PORT_A_write_enable_reg, DF1_ram_block1a18_PORT_A_read_enable_reg, , , DF1_ram_block1a18_PORT_A_byte_mask_reg, , DF1_ram_block1a18_clock_0, , DF1_ram_block1a18_clock_enable_0, , , , , );
DF1_ram_block1a18 = DF1_ram_block1a18_PORT_A_data_out[0];


--DF1_ram_block1a52 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a52
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a52_PORT_A_data_in = VC2L50;
DF1_ram_block1a52_PORT_A_data_in_reg = DFFE(DF1_ram_block1a52_PORT_A_data_in, DF1_ram_block1a52_clock_0, , , DF1_ram_block1a52_clock_enable_0);
DF1_ram_block1a52_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a52_PORT_A_address_reg = DFFE(DF1_ram_block1a52_PORT_A_address, DF1_ram_block1a52_clock_0, , , DF1_ram_block1a52_clock_enable_0);
DF1_ram_block1a52_PORT_A_write_enable = EF1_eq_node[1];
DF1_ram_block1a52_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a52_PORT_A_write_enable, DF1_ram_block1a52_clock_0, , , DF1_ram_block1a52_clock_enable_0);
DF1_ram_block1a52_PORT_A_read_enable = Y1L2;
DF1_ram_block1a52_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a52_PORT_A_read_enable, DF1_ram_block1a52_clock_0, , , DF1_ram_block1a52_clock_enable_0);
DF1_ram_block1a52_PORT_A_byte_mask = VC2_src_data[34];
DF1_ram_block1a52_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a52_PORT_A_byte_mask, DF1_ram_block1a52_clock_0, , , DF1_ram_block1a52_clock_enable_0);
DF1_ram_block1a52_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a52_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a52_PORT_A_data_out = MEMORY(DF1_ram_block1a52_PORT_A_data_in_reg, , DF1_ram_block1a52_PORT_A_address_reg, , DF1_ram_block1a52_PORT_A_write_enable_reg, DF1_ram_block1a52_PORT_A_read_enable_reg, , , DF1_ram_block1a52_PORT_A_byte_mask_reg, , DF1_ram_block1a52_clock_0, , DF1_ram_block1a52_clock_enable_0, , , , , );
DF1_ram_block1a52 = DF1_ram_block1a52_PORT_A_data_out[0];


--DF1_ram_block1a20 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a20
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a20_PORT_A_data_in = VC2L50;
DF1_ram_block1a20_PORT_A_data_in_reg = DFFE(DF1_ram_block1a20_PORT_A_data_in, DF1_ram_block1a20_clock_0, , , DF1_ram_block1a20_clock_enable_0);
DF1_ram_block1a20_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a20_PORT_A_address_reg = DFFE(DF1_ram_block1a20_PORT_A_address, DF1_ram_block1a20_clock_0, , , DF1_ram_block1a20_clock_enable_0);
DF1_ram_block1a20_PORT_A_write_enable = EF1_eq_node[0];
DF1_ram_block1a20_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a20_PORT_A_write_enable, DF1_ram_block1a20_clock_0, , , DF1_ram_block1a20_clock_enable_0);
DF1_ram_block1a20_PORT_A_read_enable = Y1L2;
DF1_ram_block1a20_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a20_PORT_A_read_enable, DF1_ram_block1a20_clock_0, , , DF1_ram_block1a20_clock_enable_0);
DF1_ram_block1a20_PORT_A_byte_mask = VC2_src_data[34];
DF1_ram_block1a20_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a20_PORT_A_byte_mask, DF1_ram_block1a20_clock_0, , , DF1_ram_block1a20_clock_enable_0);
DF1_ram_block1a20_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a20_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a20_PORT_A_data_out = MEMORY(DF1_ram_block1a20_PORT_A_data_in_reg, , DF1_ram_block1a20_PORT_A_address_reg, , DF1_ram_block1a20_PORT_A_write_enable_reg, DF1_ram_block1a20_PORT_A_read_enable_reg, , , DF1_ram_block1a20_PORT_A_byte_mask_reg, , DF1_ram_block1a20_clock_0, , DF1_ram_block1a20_clock_enable_0, , , , , );
DF1_ram_block1a20 = DF1_ram_block1a20_PORT_A_data_out[0];


--DF1_ram_block1a39 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a39
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a39_PORT_A_data_in = VC2L51;
DF1_ram_block1a39_PORT_A_data_in_reg = DFFE(DF1_ram_block1a39_PORT_A_data_in, DF1_ram_block1a39_clock_0, , , DF1_ram_block1a39_clock_enable_0);
DF1_ram_block1a39_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a39_PORT_A_address_reg = DFFE(DF1_ram_block1a39_PORT_A_address, DF1_ram_block1a39_clock_0, , , DF1_ram_block1a39_clock_enable_0);
DF1_ram_block1a39_PORT_A_write_enable = EF1_eq_node[1];
DF1_ram_block1a39_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a39_PORT_A_write_enable, DF1_ram_block1a39_clock_0, , , DF1_ram_block1a39_clock_enable_0);
DF1_ram_block1a39_PORT_A_read_enable = Y1L2;
DF1_ram_block1a39_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a39_PORT_A_read_enable, DF1_ram_block1a39_clock_0, , , DF1_ram_block1a39_clock_enable_0);
DF1_ram_block1a39_PORT_A_byte_mask = VC2_src_data[32];
DF1_ram_block1a39_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a39_PORT_A_byte_mask, DF1_ram_block1a39_clock_0, , , DF1_ram_block1a39_clock_enable_0);
DF1_ram_block1a39_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a39_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a39_PORT_A_data_out = MEMORY(DF1_ram_block1a39_PORT_A_data_in_reg, , DF1_ram_block1a39_PORT_A_address_reg, , DF1_ram_block1a39_PORT_A_write_enable_reg, DF1_ram_block1a39_PORT_A_read_enable_reg, , , DF1_ram_block1a39_PORT_A_byte_mask_reg, , DF1_ram_block1a39_clock_0, , DF1_ram_block1a39_clock_enable_0, , , , , );
DF1_ram_block1a39 = DF1_ram_block1a39_PORT_A_data_out[0];


--DF1_ram_block1a7 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a7
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a7_PORT_A_data_in = VC2L51;
DF1_ram_block1a7_PORT_A_data_in_reg = DFFE(DF1_ram_block1a7_PORT_A_data_in, DF1_ram_block1a7_clock_0, , , DF1_ram_block1a7_clock_enable_0);
DF1_ram_block1a7_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a7_PORT_A_address_reg = DFFE(DF1_ram_block1a7_PORT_A_address, DF1_ram_block1a7_clock_0, , , DF1_ram_block1a7_clock_enable_0);
DF1_ram_block1a7_PORT_A_write_enable = EF1_eq_node[0];
DF1_ram_block1a7_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a7_PORT_A_write_enable, DF1_ram_block1a7_clock_0, , , DF1_ram_block1a7_clock_enable_0);
DF1_ram_block1a7_PORT_A_read_enable = Y1L2;
DF1_ram_block1a7_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a7_PORT_A_read_enable, DF1_ram_block1a7_clock_0, , , DF1_ram_block1a7_clock_enable_0);
DF1_ram_block1a7_PORT_A_byte_mask = VC2_src_data[32];
DF1_ram_block1a7_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a7_PORT_A_byte_mask, DF1_ram_block1a7_clock_0, , , DF1_ram_block1a7_clock_enable_0);
DF1_ram_block1a7_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a7_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a7_PORT_A_data_out = MEMORY(DF1_ram_block1a7_PORT_A_data_in_reg, , DF1_ram_block1a7_PORT_A_address_reg, , DF1_ram_block1a7_PORT_A_write_enable_reg, DF1_ram_block1a7_PORT_A_read_enable_reg, , , DF1_ram_block1a7_PORT_A_byte_mask_reg, , DF1_ram_block1a7_clock_0, , DF1_ram_block1a7_clock_enable_0, , , , , );
DF1_ram_block1a7 = DF1_ram_block1a7_PORT_A_data_out[0];


--DF1_ram_block1a38 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a38
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a38_PORT_A_data_in = VC2L52;
DF1_ram_block1a38_PORT_A_data_in_reg = DFFE(DF1_ram_block1a38_PORT_A_data_in, DF1_ram_block1a38_clock_0, , , DF1_ram_block1a38_clock_enable_0);
DF1_ram_block1a38_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a38_PORT_A_address_reg = DFFE(DF1_ram_block1a38_PORT_A_address, DF1_ram_block1a38_clock_0, , , DF1_ram_block1a38_clock_enable_0);
DF1_ram_block1a38_PORT_A_write_enable = EF1_eq_node[1];
DF1_ram_block1a38_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a38_PORT_A_write_enable, DF1_ram_block1a38_clock_0, , , DF1_ram_block1a38_clock_enable_0);
DF1_ram_block1a38_PORT_A_read_enable = Y1L2;
DF1_ram_block1a38_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a38_PORT_A_read_enable, DF1_ram_block1a38_clock_0, , , DF1_ram_block1a38_clock_enable_0);
DF1_ram_block1a38_PORT_A_byte_mask = VC2_src_data[32];
DF1_ram_block1a38_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a38_PORT_A_byte_mask, DF1_ram_block1a38_clock_0, , , DF1_ram_block1a38_clock_enable_0);
DF1_ram_block1a38_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a38_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a38_PORT_A_data_out = MEMORY(DF1_ram_block1a38_PORT_A_data_in_reg, , DF1_ram_block1a38_PORT_A_address_reg, , DF1_ram_block1a38_PORT_A_write_enable_reg, DF1_ram_block1a38_PORT_A_read_enable_reg, , , DF1_ram_block1a38_PORT_A_byte_mask_reg, , DF1_ram_block1a38_clock_0, , DF1_ram_block1a38_clock_enable_0, , , , , );
DF1_ram_block1a38 = DF1_ram_block1a38_PORT_A_data_out[0];


--DF1_ram_block1a6 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a6
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a6_PORT_A_data_in = VC2L52;
DF1_ram_block1a6_PORT_A_data_in_reg = DFFE(DF1_ram_block1a6_PORT_A_data_in, DF1_ram_block1a6_clock_0, , , DF1_ram_block1a6_clock_enable_0);
DF1_ram_block1a6_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a6_PORT_A_address_reg = DFFE(DF1_ram_block1a6_PORT_A_address, DF1_ram_block1a6_clock_0, , , DF1_ram_block1a6_clock_enable_0);
DF1_ram_block1a6_PORT_A_write_enable = EF1_eq_node[0];
DF1_ram_block1a6_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a6_PORT_A_write_enable, DF1_ram_block1a6_clock_0, , , DF1_ram_block1a6_clock_enable_0);
DF1_ram_block1a6_PORT_A_read_enable = Y1L2;
DF1_ram_block1a6_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a6_PORT_A_read_enable, DF1_ram_block1a6_clock_0, , , DF1_ram_block1a6_clock_enable_0);
DF1_ram_block1a6_PORT_A_byte_mask = VC2_src_data[32];
DF1_ram_block1a6_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a6_PORT_A_byte_mask, DF1_ram_block1a6_clock_0, , , DF1_ram_block1a6_clock_enable_0);
DF1_ram_block1a6_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a6_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a6_PORT_A_data_out = MEMORY(DF1_ram_block1a6_PORT_A_data_in_reg, , DF1_ram_block1a6_PORT_A_address_reg, , DF1_ram_block1a6_PORT_A_write_enable_reg, DF1_ram_block1a6_PORT_A_read_enable_reg, , , DF1_ram_block1a6_PORT_A_byte_mask_reg, , DF1_ram_block1a6_clock_0, , DF1_ram_block1a6_clock_enable_0, , , , , );
DF1_ram_block1a6 = DF1_ram_block1a6_PORT_A_data_out[0];


--YD1_F_pc[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5]
--register power-up is low

YD1_F_pc[5] = DFFEAS(YD1L702, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1_W_valid,  ,  , YD1_R_ctrl_exception,  );


--YD1_av_ld_byte0_data[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]
--register power-up is low

YD1_av_ld_byte0_data[7] = DFFEAS(GD1L48, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L938, YD1_av_ld_byte1_data[7],  ,  , YD1L1051);


--YD1_F_pc[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6]
--register power-up is low

YD1_F_pc[6] = DFFEAS(YD1L703, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1_W_valid,  ,  , YD1_R_ctrl_exception,  );


--YD1_F_pc[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7]
--register power-up is low

YD1_F_pc[7] = DFFEAS(YD1L704, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1_W_valid,  ,  , YD1_R_ctrl_exception,  );


--YD1_F_pc[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8]
--register power-up is low

YD1_F_pc[8] = DFFEAS(YD1L705, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1_W_valid,  ,  , YD1_R_ctrl_exception,  );


--YD1_d_writedata[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16]
--register power-up is low

YD1_d_writedata[16] = DFFEAS(DE2_q_b[0], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , DE2_q_b[16],  ,  , YD1L575);


--YD1_d_writedata[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17]
--register power-up is low

YD1_d_writedata[17] = DFFEAS(DE2_q_b[1], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , DE2_q_b[17],  ,  , YD1L575);


--YD1L214 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~113
YD1L214_adder_eqn = ( YD1_E_alu_sub ) + ( GND ) + ( YD1L219 );
YD1L214 = SUM(YD1L214_adder_eqn);


--YD1_E_src2[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[29]
--register power-up is low

YD1_E_src2[29] = DFFEAS(YD1L811, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L814,  );


--YD1_E_src2[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[28]
--register power-up is low

YD1_E_src2[28] = DFFEAS(YD1L810, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L814,  );


--YD1_E_src2[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[27]
--register power-up is low

YD1_E_src2[27] = DFFEAS(YD1L809, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L814,  );


--YD1_E_src2[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[30]
--register power-up is low

YD1_E_src2[30] = DFFEAS(YD1L812, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L814,  );


--RE1L2 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1
RE1L2_adder_eqn = ( RE1_MonAReg[10] ) + ( VCC ) + ( RE1L20 );
RE1L2 = SUM(RE1L2_adder_eqn);


--NC8_mem[2][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][87]
--register power-up is low

NC8_mem[2][87] = DFFEAS(MC8L14, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC8L3, NC8_mem[3][87],  ,  , NC8_mem_used[3]);


--NC8_mem[2][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][19]
--register power-up is low

NC8_mem[2][19] = DFFEAS(XC2L70, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC8L3, NC8_mem[3][19],  ,  , NC8_mem_used[3]);


--JD8L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~5
JD8L6_adder_eqn = ( (JD8_burst_uncompress_address_offset[0] & ((!MC8L3) # (!NC8_mem_used[0]))) ) + ( !NC8_mem[0][52] ) + ( !VCC );
JD8L6 = SUM(JD8L6_adder_eqn);

--JD8L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~6
JD8L7_adder_eqn = ( (JD8_burst_uncompress_address_offset[0] & ((!MC8L3) # (!NC8_mem_used[0]))) ) + ( !NC8_mem[0][52] ) + ( !VCC );
JD8L7 = CARRY(JD8L7_adder_eqn);


--NC8_mem[2][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][88]
--register power-up is low

NC8_mem[2][88] = DFFEAS(XC2L95, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC8L3, NC8_mem[3][88],  ,  , NC8_mem_used[3]);


--XC1_data_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[0]
--register power-up is low

XC1_data_reg[0] = DFFEAS(XC1L20, KF1_outclk_wire[0], !BB1_r_sync_rst,  , MC8_rp_valid,  ,  , XC1L2,  );


--PC3_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]
--register power-up is low

PC3_av_readdata_pre[0] = DFFEAS(U1_ien_AF, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , JC2_q_b[0],  ,  , U1_read_0);


--R1_readdata[0] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[0]
--register power-up is low

R1_readdata[0] = DFFEAS(R1L54, KF1_outclk_wire[0],  ,  , R1L21,  ,  , BB1_r_sync_rst,  );


--S1_readdata[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[0]
--register power-up is low

S1_readdata[0] = DFFEAS(S1L79, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--YD1_W_alu_result[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[1]
--register power-up is low

YD1_W_alu_result[1] = DFFEAS(YD1L353, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L384,  );


--YD1_W_estatus_reg is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg
--register power-up is low

YD1_W_estatus_reg = DFFEAS(YD1L872, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1_E_valid_from_R, YD1_W_status_reg_pie,  ,  , YD1_R_ctrl_exception);


--YD1_E_shift_rot_result[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0]
--register power-up is low

YD1_E_shift_rot_result[0] = DFFEAS(YD1L476, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1_E_src1[0],  ,  , YD1_E_new_inst);


--DE1_q_b[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE1_q_b[0]_PORT_A_data_in = YD1L883;
DE1_q_b[0]_PORT_A_data_in_reg = DFFE(DE1_q_b[0]_PORT_A_data_in, DE1_q_b[0]_clock_0, , , );
DE1_q_b[0]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE1_q_b[0]_PORT_A_address_reg = DFFE(DE1_q_b[0]_PORT_A_address, DE1_q_b[0]_clock_0, , , );
DE1_q_b[0]_PORT_B_address = BUS(YD1_D_iw[27], YD1_D_iw[28], YD1_D_iw[29], YD1_D_iw[30], YD1_D_iw[31]);
DE1_q_b[0]_PORT_B_address_reg = DFFE(DE1_q_b[0]_PORT_B_address, DE1_q_b[0]_clock_1, , , );
DE1_q_b[0]_PORT_A_write_enable = YD1_W_rf_wren;
DE1_q_b[0]_PORT_A_write_enable_reg = DFFE(DE1_q_b[0]_PORT_A_write_enable, DE1_q_b[0]_clock_0, , , );
DE1_q_b[0]_PORT_B_read_enable = VCC;
DE1_q_b[0]_PORT_B_read_enable_reg = DFFE(DE1_q_b[0]_PORT_B_read_enable, DE1_q_b[0]_clock_1, , , );
DE1_q_b[0]_clock_0 = KF1_outclk_wire[0];
DE1_q_b[0]_clock_1 = KF1_outclk_wire[0];
DE1_q_b[0]_clock_enable_0 = YD1_W_rf_wren;
DE1_q_b[0]_PORT_B_data_out = MEMORY(DE1_q_b[0]_PORT_A_data_in_reg, , DE1_q_b[0]_PORT_A_address_reg, DE1_q_b[0]_PORT_B_address_reg, DE1_q_b[0]_PORT_A_write_enable_reg, , , DE1_q_b[0]_PORT_B_read_enable_reg, , , DE1_q_b[0]_clock_0, DE1_q_b[0]_clock_1, DE1_q_b[0]_clock_enable_0, , , , , );
DE1_q_b[0] = DE1_q_b[0]_PORT_B_data_out[0];


--BE1_readdata[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]
--register power-up is low

BE1_readdata[4] = DFFEAS(FE1L10, KF1_outclk_wire[0],  ,  ,  , CF1_q_a[4],  ,  , !BE1_address[8]);


--YD1_F_pc[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0]
--register power-up is low

YD1_F_pc[0] = DFFEAS(YD1L698, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1_W_valid,  ,  , YD1_R_ctrl_exception,  );


--YD1_F_pc[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1]
--register power-up is low

YD1_F_pc[1] = DFFEAS(YD1L699, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1_W_valid,  ,  , YD1_R_ctrl_exception,  );


--BE1_readdata[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2]
--register power-up is low

BE1_readdata[2] = DFFEAS(BE1L53, KF1_outclk_wire[0],  ,  ,  , CF1_q_a[2],  ,  , !BE1_address[8]);


--BE1_readdata[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3]
--register power-up is low

BE1_readdata[3] = DFFEAS(BE1L54, KF1_outclk_wire[0],  ,  ,  , CF1_q_a[3],  ,  , !BE1_address[8]);


--DE2_q_b[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE2_q_b[1]_PORT_A_data_in = YD1L887;
DE2_q_b[1]_PORT_A_data_in_reg = DFFE(DE2_q_b[1]_PORT_A_data_in, DE2_q_b[1]_clock_0, , , );
DE2_q_b[1]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE2_q_b[1]_PORT_A_address_reg = DFFE(DE2_q_b[1]_PORT_A_address, DE2_q_b[1]_clock_0, , , );
DE2_q_b[1]_PORT_B_address = BUS(YD1_D_iw[22], YD1_D_iw[23], YD1_D_iw[24], YD1_D_iw[25], YD1_D_iw[26]);
DE2_q_b[1]_PORT_B_address_reg = DFFE(DE2_q_b[1]_PORT_B_address, DE2_q_b[1]_clock_1, , , );
DE2_q_b[1]_PORT_A_write_enable = YD1_W_rf_wren;
DE2_q_b[1]_PORT_A_write_enable_reg = DFFE(DE2_q_b[1]_PORT_A_write_enable, DE2_q_b[1]_clock_0, , , );
DE2_q_b[1]_PORT_B_read_enable = VCC;
DE2_q_b[1]_PORT_B_read_enable_reg = DFFE(DE2_q_b[1]_PORT_B_read_enable, DE2_q_b[1]_clock_1, , , );
DE2_q_b[1]_clock_0 = KF1_outclk_wire[0];
DE2_q_b[1]_clock_1 = KF1_outclk_wire[0];
DE2_q_b[1]_clock_enable_0 = YD1_W_rf_wren;
DE2_q_b[1]_PORT_B_data_out = MEMORY(DE2_q_b[1]_PORT_A_data_in_reg, , DE2_q_b[1]_PORT_A_address_reg, DE2_q_b[1]_PORT_B_address_reg, DE2_q_b[1]_PORT_A_write_enable_reg, , , DE2_q_b[1]_PORT_B_read_enable_reg, , , DE2_q_b[1]_clock_0, DE2_q_b[1]_clock_1, DE2_q_b[1]_clock_enable_0, , , , , );
DE2_q_b[1] = DE2_q_b[1]_PORT_B_data_out[0];


--DE1_q_b[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE1_q_b[1]_PORT_A_data_in = YD1L887;
DE1_q_b[1]_PORT_A_data_in_reg = DFFE(DE1_q_b[1]_PORT_A_data_in, DE1_q_b[1]_clock_0, , , );
DE1_q_b[1]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE1_q_b[1]_PORT_A_address_reg = DFFE(DE1_q_b[1]_PORT_A_address, DE1_q_b[1]_clock_0, , , );
DE1_q_b[1]_PORT_B_address = BUS(YD1_D_iw[27], YD1_D_iw[28], YD1_D_iw[29], YD1_D_iw[30], YD1_D_iw[31]);
DE1_q_b[1]_PORT_B_address_reg = DFFE(DE1_q_b[1]_PORT_B_address, DE1_q_b[1]_clock_1, , , );
DE1_q_b[1]_PORT_A_write_enable = YD1_W_rf_wren;
DE1_q_b[1]_PORT_A_write_enable_reg = DFFE(DE1_q_b[1]_PORT_A_write_enable, DE1_q_b[1]_clock_0, , , );
DE1_q_b[1]_PORT_B_read_enable = VCC;
DE1_q_b[1]_PORT_B_read_enable_reg = DFFE(DE1_q_b[1]_PORT_B_read_enable, DE1_q_b[1]_clock_1, , , );
DE1_q_b[1]_clock_0 = KF1_outclk_wire[0];
DE1_q_b[1]_clock_1 = KF1_outclk_wire[0];
DE1_q_b[1]_clock_enable_0 = YD1_W_rf_wren;
DE1_q_b[1]_PORT_B_data_out = MEMORY(DE1_q_b[1]_PORT_A_data_in_reg, , DE1_q_b[1]_PORT_A_address_reg, DE1_q_b[1]_PORT_B_address_reg, DE1_q_b[1]_PORT_A_write_enable_reg, , , DE1_q_b[1]_PORT_B_read_enable_reg, , , DE1_q_b[1]_clock_0, DE1_q_b[1]_clock_1, DE1_q_b[1]_clock_enable_0, , , , , );
DE1_q_b[1] = DE1_q_b[1]_PORT_B_data_out[0];


--YD1_av_ld_byte0_data[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]
--register power-up is low

YD1_av_ld_byte0_data[2] = DFFEAS(GD1L53, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L938, YD1_av_ld_byte1_data[2],  ,  , YD1L1051);


--JC1_q_b[7] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
JC1_q_b[7]_PORT_A_data_in = YD1_d_writedata[7];
JC1_q_b[7]_PORT_A_data_in_reg = DFFE(JC1_q_b[7]_PORT_A_data_in, JC1_q_b[7]_clock_0, , , );
JC1_q_b[7]_PORT_A_address = BUS(KC2_counter_reg_bit[0], KC2_counter_reg_bit[1], KC2_counter_reg_bit[2], KC2_counter_reg_bit[3], KC2_counter_reg_bit[4], KC2_counter_reg_bit[5]);
JC1_q_b[7]_PORT_A_address_reg = DFFE(JC1_q_b[7]_PORT_A_address, JC1_q_b[7]_clock_0, , , );
JC1_q_b[7]_PORT_B_address = BUS(KC1_counter_reg_bit[0], KC1_counter_reg_bit[1], KC1_counter_reg_bit[2], KC1_counter_reg_bit[3], KC1_counter_reg_bit[4], KC1_counter_reg_bit[5]);
JC1_q_b[7]_PORT_B_address_reg = DFFE(JC1_q_b[7]_PORT_B_address, JC1_q_b[7]_clock_1, , , JC1_q_b[7]_clock_enable_1);
JC1_q_b[7]_PORT_A_write_enable = U1_fifo_wr;
JC1_q_b[7]_PORT_A_write_enable_reg = DFFE(JC1_q_b[7]_PORT_A_write_enable, JC1_q_b[7]_clock_0, , , );
JC1_q_b[7]_PORT_B_read_enable = VCC;
JC1_q_b[7]_PORT_B_read_enable_reg = DFFE(JC1_q_b[7]_PORT_B_read_enable, JC1_q_b[7]_clock_1, , , JC1_q_b[7]_clock_enable_1);
JC1_q_b[7]_clock_0 = KF1_outclk_wire[0];
JC1_q_b[7]_clock_1 = KF1_outclk_wire[0];
JC1_q_b[7]_clock_enable_0 = U1_fifo_wr;
JC1_q_b[7]_clock_enable_1 = U1L82;
JC1_q_b[7]_PORT_B_data_out = MEMORY(JC1_q_b[7]_PORT_A_data_in_reg, , JC1_q_b[7]_PORT_A_address_reg, JC1_q_b[7]_PORT_B_address_reg, JC1_q_b[7]_PORT_A_write_enable_reg, , , JC1_q_b[7]_PORT_B_read_enable_reg, , , JC1_q_b[7]_clock_0, JC1_q_b[7]_clock_1, JC1_q_b[7]_clock_enable_0, JC1_q_b[7]_clock_enable_1, , , , );
JC1_q_b[7] = JC1_q_b[7]_PORT_B_data_out[0];


--AC1_count[7] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]
--register power-up is low

AC1_count[7] = AMPP_FUNCTION(A1L158, AC1_count[6], !A1L150, !A1L156, AC1L57);


--UE1_sr[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]
--register power-up is low

UE1_sr[4] = DFFEAS(UE1L60, A1L184,  ,  , UE1L25,  ,  , UE1L24,  );


--GE1_break_readreg[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]
--register power-up is low

GE1_break_readreg[2] = DFFEAS(TE1_jdo[2], KF1_outclk_wire[0],  ,  , GE1L18,  ,  , GE1L19,  );


--RE1_MonDReg[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]
--register power-up is low

RE1_MonDReg[2] = DFFEAS(TE1_jdo[5], KF1_outclk_wire[0],  ,  , RE1L50, CF1_q_a[2],  , RE1L78, !TE1_take_action_ocimem_b);


--CF1_q_a[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CF1_q_a[1]_PORT_A_data_in = RE1L133;
CF1_q_a[1]_PORT_A_data_in_reg = DFFE(CF1_q_a[1]_PORT_A_data_in, CF1_q_a[1]_clock_0, , , CF1_q_a[1]_clock_enable_0);
CF1_q_a[1]_PORT_A_address = BUS(RE1L119, RE1L120, RE1L121, RE1L122, RE1L123, RE1L124, RE1L125, RE1L126);
CF1_q_a[1]_PORT_A_address_reg = DFFE(CF1_q_a[1]_PORT_A_address, CF1_q_a[1]_clock_0, , , CF1_q_a[1]_clock_enable_0);
CF1_q_a[1]_PORT_A_write_enable = RE1L164;
CF1_q_a[1]_PORT_A_write_enable_reg = DFFE(CF1_q_a[1]_PORT_A_write_enable, CF1_q_a[1]_clock_0, , , CF1_q_a[1]_clock_enable_0);
CF1_q_a[1]_PORT_A_read_enable = !RE1L164;
CF1_q_a[1]_PORT_A_read_enable_reg = DFFE(CF1_q_a[1]_PORT_A_read_enable, CF1_q_a[1]_clock_0, , , CF1_q_a[1]_clock_enable_0);
CF1_q_a[1]_PORT_A_byte_mask = RE1L127;
CF1_q_a[1]_PORT_A_byte_mask_reg = DFFE(CF1_q_a[1]_PORT_A_byte_mask, CF1_q_a[1]_clock_0, , , CF1_q_a[1]_clock_enable_0);
CF1_q_a[1]_clock_0 = KF1_outclk_wire[0];
CF1_q_a[1]_clock_enable_0 = RE1_ociram_reset_req;
CF1_q_a[1]_PORT_A_data_out = MEMORY(CF1_q_a[1]_PORT_A_data_in_reg, , CF1_q_a[1]_PORT_A_address_reg, , CF1_q_a[1]_PORT_A_write_enable_reg, CF1_q_a[1]_PORT_A_read_enable_reg, , , CF1_q_a[1]_PORT_A_byte_mask_reg, , CF1_q_a[1]_clock_0, , CF1_q_a[1]_clock_enable_0, , , , , );
CF1_q_a[1] = CF1_q_a[1]_PORT_A_data_out[0];


--RE1L7 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5
RE1L7_adder_eqn = ( RE1_MonAReg[3] ) + ( GND ) + ( RE1L12 );
RE1L7 = SUM(RE1L7_adder_eqn);

--RE1L8 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~6
RE1L8_adder_eqn = ( RE1_MonAReg[3] ) + ( GND ) + ( RE1L12 );
RE1L8 = CARRY(RE1L8_adder_eqn);


--RE1L11 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9
RE1L11_adder_eqn = ( RE1_MonAReg[2] ) + ( VCC ) + ( !VCC );
RE1L11 = SUM(RE1L11_adder_eqn);

--RE1L12 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~10
RE1L12_adder_eqn = ( RE1_MonAReg[2] ) + ( VCC ) + ( !VCC );
RE1L12 = CARRY(RE1L12_adder_eqn);


--RE1L15 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13
RE1L15_adder_eqn = ( RE1_MonAReg[4] ) + ( GND ) + ( RE1L8 );
RE1L15 = SUM(RE1L15_adder_eqn);

--RE1L16 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~14
RE1L16_adder_eqn = ( RE1_MonAReg[4] ) + ( GND ) + ( RE1L8 );
RE1L16 = CARRY(RE1L16_adder_eqn);


--RE1_MonAReg[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]
--register power-up is low

RE1_MonAReg[5] = DFFEAS(RE1L23, KF1_outclk_wire[0],  ,  , TE1L49, TE1_jdo[29],  ,  , TE1_take_action_ocimem_a);


--RE1_MonAReg[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]
--register power-up is low

RE1_MonAReg[6] = DFFEAS(RE1L27, KF1_outclk_wire[0],  ,  , TE1L49, TE1_jdo[30],  ,  , TE1_take_action_ocimem_a);


--RE1_MonAReg[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]
--register power-up is low

RE1_MonAReg[7] = DFFEAS(RE1L31, KF1_outclk_wire[0],  ,  , TE1L49, TE1_jdo[31],  ,  , TE1_take_action_ocimem_a);


--RE1_MonAReg[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]
--register power-up is low

RE1_MonAReg[8] = DFFEAS(RE1L35, KF1_outclk_wire[0],  ,  , TE1L49, TE1_jdo[32],  ,  , TE1_take_action_ocimem_a);


--RE1_MonAReg[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]
--register power-up is low

RE1_MonAReg[9] = DFFEAS(RE1L19, KF1_outclk_wire[0],  ,  , TE1L49, TE1_jdo[33],  ,  , TE1_take_action_ocimem_a);


--XC2_data_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[0]
--register power-up is low

XC2_data_reg[0] = DFFEAS(YD1_d_writedata[16], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  , XC2_use_reg,  );


--XC2_data_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[1]
--register power-up is low

XC2_data_reg[1] = DFFEAS(YD1_d_writedata[17], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  , XC2_use_reg,  );


--XC2_data_reg[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[2]
--register power-up is low

XC2_data_reg[2] = DFFEAS(YD1_d_writedata[18], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  , XC2_use_reg,  );


--XC2_data_reg[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[3]
--register power-up is low

XC2_data_reg[3] = DFFEAS(YD1_d_writedata[19], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  , XC2_use_reg,  );


--XC2_data_reg[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[4]
--register power-up is low

XC2_data_reg[4] = DFFEAS(YD1_d_writedata[20], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  , XC2_use_reg,  );


--XC2_data_reg[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[5]
--register power-up is low

XC2_data_reg[5] = DFFEAS(YD1_d_writedata[21], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  , XC2_use_reg,  );


--XC2_data_reg[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[6]
--register power-up is low

XC2_data_reg[6] = DFFEAS(YD1_d_writedata[22], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  , XC2_use_reg,  );


--XC2_data_reg[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[7]
--register power-up is low

XC2_data_reg[7] = DFFEAS(YD1_d_writedata[23], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  , XC2_use_reg,  );


--XC2_data_reg[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[8]
--register power-up is low

XC2_data_reg[8] = DFFEAS(YD1_d_writedata[24], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  , XC2_use_reg,  );


--YD1_d_writedata[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8]
--register power-up is low

YD1_d_writedata[8] = DFFEAS(DE2_q_b[0], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , DE2_q_b[8],  ,  , YD1L278);


--XC2_data_reg[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[9]
--register power-up is low

XC2_data_reg[9] = DFFEAS(YD1_d_writedata[25], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  , XC2_use_reg,  );


--YD1_d_writedata[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9]
--register power-up is low

YD1_d_writedata[9] = DFFEAS(DE2_q_b[1], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , DE2_q_b[9],  ,  , YD1L278);


--XC2_data_reg[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[10]
--register power-up is low

XC2_data_reg[10] = DFFEAS(YD1_d_writedata[26], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  , XC2_use_reg,  );


--YD1_d_writedata[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10]
--register power-up is low

YD1_d_writedata[10] = DFFEAS(DE2_q_b[2], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , DE2_q_b[10],  ,  , YD1L278);


--XC2_data_reg[11] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[11]
--register power-up is low

XC2_data_reg[11] = DFFEAS(YD1_d_writedata[27], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  , XC2_use_reg,  );


--YD1_d_writedata[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11]
--register power-up is low

YD1_d_writedata[11] = DFFEAS(DE2_q_b[3], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , DE2_q_b[11],  ,  , YD1L278);


--XC2_data_reg[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[12]
--register power-up is low

XC2_data_reg[12] = DFFEAS(YD1_d_writedata[28], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  , XC2_use_reg,  );


--YD1_d_writedata[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12]
--register power-up is low

YD1_d_writedata[12] = DFFEAS(DE2_q_b[4], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , DE2_q_b[12],  ,  , YD1L278);


--XC2_data_reg[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[13]
--register power-up is low

XC2_data_reg[13] = DFFEAS(YD1_d_writedata[29], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  , XC2_use_reg,  );


--YD1_d_writedata[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13]
--register power-up is low

YD1_d_writedata[13] = DFFEAS(DE2_q_b[5], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , DE2_q_b[13],  ,  , YD1L278);


--XC2_data_reg[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[14]
--register power-up is low

XC2_data_reg[14] = DFFEAS(YD1_d_writedata[30], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  , XC2_use_reg,  );


--XC2_data_reg[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[15]
--register power-up is low

XC2_data_reg[15] = DFFEAS(YD1_d_writedata[31], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  , XC2_use_reg,  );


--WB1_shiftreg_data[24] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[24]
--register power-up is low

WB1_shiftreg_data[24] = DFFEAS(WB1L70, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--UB1_data_out[25] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[25]
--register power-up is low

UB1_data_out[25] = DFFEAS(YB1L5, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--WB1_shiftreg_mask[24] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[24]
--register power-up is low

WB1_shiftreg_mask[24] = DFFEAS(WB1L128, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--SB3_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2
SB3_counter_comb_bita2_adder_eqn = ( SB3_counter_reg_bit[2] ) + ( !HB1L68 ) + ( SB3L8 );
SB3_counter_comb_bita2 = SUM(SB3_counter_comb_bita2_adder_eqn);

--SB3L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2~COUT
SB3L12_adder_eqn = ( SB3_counter_reg_bit[2] ) + ( !HB1L68 ) + ( SB3L8 );
SB3L12 = CARRY(SB3L12_adder_eqn);


--SB3_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1
SB3_counter_comb_bita1_adder_eqn = ( SB3_counter_reg_bit[1] ) + ( !HB1L68 ) + ( SB3L4 );
SB3_counter_comb_bita1 = SUM(SB3_counter_comb_bita1_adder_eqn);

--SB3L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1~COUT
SB3L8_adder_eqn = ( SB3_counter_reg_bit[1] ) + ( !HB1L68 ) + ( SB3L4 );
SB3L8 = CARRY(SB3L8_adder_eqn);


--SB3_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0
SB3_counter_comb_bita0_adder_eqn = ( SB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
SB3_counter_comb_bita0 = SUM(SB3_counter_comb_bita0_adder_eqn);

--SB3L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0~COUT
SB3L4_adder_eqn = ( SB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
SB3L4 = CARRY(SB3L4_adder_eqn);


--SB3_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita6
SB3_counter_comb_bita6_adder_eqn = ( SB3_counter_reg_bit[6] ) + ( !HB1L68 ) + ( SB3L24 );
SB3_counter_comb_bita6 = SUM(SB3_counter_comb_bita6_adder_eqn);


--SB3_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5
SB3_counter_comb_bita5_adder_eqn = ( SB3_counter_reg_bit[5] ) + ( !HB1L68 ) + ( SB3L20 );
SB3_counter_comb_bita5 = SUM(SB3_counter_comb_bita5_adder_eqn);

--SB3L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5~COUT
SB3L24_adder_eqn = ( SB3_counter_reg_bit[5] ) + ( !HB1L68 ) + ( SB3L20 );
SB3L24 = CARRY(SB3L24_adder_eqn);


--SB3_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4
SB3_counter_comb_bita4_adder_eqn = ( SB3_counter_reg_bit[4] ) + ( !HB1L68 ) + ( SB3L16 );
SB3_counter_comb_bita4 = SUM(SB3_counter_comb_bita4_adder_eqn);

--SB3L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4~COUT
SB3L20_adder_eqn = ( SB3_counter_reg_bit[4] ) + ( !HB1L68 ) + ( SB3L16 );
SB3L20 = CARRY(SB3L20_adder_eqn);


--SB3_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3
SB3_counter_comb_bita3_adder_eqn = ( SB3_counter_reg_bit[3] ) + ( !HB1L68 ) + ( SB3L12 );
SB3_counter_comb_bita3 = SUM(SB3_counter_comb_bita3_adder_eqn);

--SB3L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3~COUT
SB3L16_adder_eqn = ( SB3_counter_reg_bit[3] ) + ( !HB1L68 ) + ( SB3L12 );
SB3L16 = CARRY(SB3L16_adder_eqn);


--SB4_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2
SB4_counter_comb_bita2_adder_eqn = ( SB4_counter_reg_bit[2] ) + ( !HB1L70 ) + ( SB4L8 );
SB4_counter_comb_bita2 = SUM(SB4_counter_comb_bita2_adder_eqn);

--SB4L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2~COUT
SB4L12_adder_eqn = ( SB4_counter_reg_bit[2] ) + ( !HB1L70 ) + ( SB4L8 );
SB4L12 = CARRY(SB4L12_adder_eqn);


--SB4_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1
SB4_counter_comb_bita1_adder_eqn = ( SB4_counter_reg_bit[1] ) + ( !HB1L70 ) + ( SB4L4 );
SB4_counter_comb_bita1 = SUM(SB4_counter_comb_bita1_adder_eqn);

--SB4L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1~COUT
SB4L8_adder_eqn = ( SB4_counter_reg_bit[1] ) + ( !HB1L70 ) + ( SB4L4 );
SB4L8 = CARRY(SB4L8_adder_eqn);


--SB4_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0
SB4_counter_comb_bita0_adder_eqn = ( SB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
SB4_counter_comb_bita0 = SUM(SB4_counter_comb_bita0_adder_eqn);

--SB4L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0~COUT
SB4L4_adder_eqn = ( SB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
SB4L4 = CARRY(SB4L4_adder_eqn);


--SB4_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita6
SB4_counter_comb_bita6_adder_eqn = ( SB4_counter_reg_bit[6] ) + ( !HB1L70 ) + ( SB4L24 );
SB4_counter_comb_bita6 = SUM(SB4_counter_comb_bita6_adder_eqn);


--SB4_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5
SB4_counter_comb_bita5_adder_eqn = ( SB4_counter_reg_bit[5] ) + ( !HB1L70 ) + ( SB4L20 );
SB4_counter_comb_bita5 = SUM(SB4_counter_comb_bita5_adder_eqn);

--SB4L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5~COUT
SB4L24_adder_eqn = ( SB4_counter_reg_bit[5] ) + ( !HB1L70 ) + ( SB4L20 );
SB4L24 = CARRY(SB4L24_adder_eqn);


--SB4_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4
SB4_counter_comb_bita4_adder_eqn = ( SB4_counter_reg_bit[4] ) + ( !HB1L70 ) + ( SB4L16 );
SB4_counter_comb_bita4 = SUM(SB4_counter_comb_bita4_adder_eqn);

--SB4L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4~COUT
SB4L20_adder_eqn = ( SB4_counter_reg_bit[4] ) + ( !HB1L70 ) + ( SB4L16 );
SB4L20 = CARRY(SB4L20_adder_eqn);


--SB4_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3
SB4_counter_comb_bita3_adder_eqn = ( SB4_counter_reg_bit[3] ) + ( !HB1L70 ) + ( SB4L12 );
SB4_counter_comb_bita3 = SUM(SB4_counter_comb_bita3_adder_eqn);

--SB4L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3~COUT
SB4L16_adder_eqn = ( SB4_counter_reg_bit[3] ) + ( !HB1L70 ) + ( SB4L12 );
SB4L16 = CARRY(SB4L16_adder_eqn);


--QB3_q_b[12] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB3_q_b[12]_PORT_A_data_in = YD1_d_writedata[12];
QB3_q_b[12]_PORT_A_data_in_reg = DFFE(QB3_q_b[12]_PORT_A_data_in, QB3_q_b[12]_clock_0, , , );
QB3_q_b[12]_PORT_A_address = BUS(TB3_counter_reg_bit[0], TB3_counter_reg_bit[1], TB3_counter_reg_bit[2], TB3_counter_reg_bit[3], TB3_counter_reg_bit[4], TB3_counter_reg_bit[5], TB3_counter_reg_bit[6]);
QB3_q_b[12]_PORT_A_address_reg = DFFE(QB3_q_b[12]_PORT_A_address, QB3_q_b[12]_clock_0, , , );
QB3_q_b[12]_PORT_B_address = BUS(NB3L22, NB3L23, NB3L24, NB3L25, NB3L26, NB3L27, NB3L28);
QB3_q_b[12]_PORT_B_address_reg = DFFE(QB3_q_b[12]_PORT_B_address, QB3_q_b[12]_clock_1, , , );
QB3_q_b[12]_PORT_A_write_enable = HB1L68;
QB3_q_b[12]_PORT_A_write_enable_reg = DFFE(QB3_q_b[12]_PORT_A_write_enable, QB3_q_b[12]_clock_0, , , );
QB3_q_b[12]_PORT_B_read_enable = VCC;
QB3_q_b[12]_PORT_B_read_enable_reg = DFFE(QB3_q_b[12]_PORT_B_read_enable, QB3_q_b[12]_clock_1, , , );
QB3_q_b[12]_clock_0 = KF1_outclk_wire[0];
QB3_q_b[12]_clock_1 = KF1_outclk_wire[0];
QB3_q_b[12]_clock_enable_0 = HB1L68;
QB3_q_b[12]_PORT_B_data_out = MEMORY(QB3_q_b[12]_PORT_A_data_in_reg, , QB3_q_b[12]_PORT_A_address_reg, QB3_q_b[12]_PORT_B_address_reg, QB3_q_b[12]_PORT_A_write_enable_reg, , , QB3_q_b[12]_PORT_B_read_enable_reg, , , QB3_q_b[12]_clock_0, QB3_q_b[12]_clock_1, QB3_q_b[12]_clock_enable_0, , , , , );
QB3_q_b[12] = QB3_q_b[12]_PORT_B_data_out[0];


--QB4_q_b[12] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB4_q_b[12]_PORT_A_data_in = YD1_d_writedata[12];
QB4_q_b[12]_PORT_A_data_in_reg = DFFE(QB4_q_b[12]_PORT_A_data_in, QB4_q_b[12]_clock_0, , , );
QB4_q_b[12]_PORT_A_address = BUS(TB4_counter_reg_bit[0], TB4_counter_reg_bit[1], TB4_counter_reg_bit[2], TB4_counter_reg_bit[3], TB4_counter_reg_bit[4], TB4_counter_reg_bit[5], TB4_counter_reg_bit[6]);
QB4_q_b[12]_PORT_A_address_reg = DFFE(QB4_q_b[12]_PORT_A_address, QB4_q_b[12]_clock_0, , , );
QB4_q_b[12]_PORT_B_address = BUS(NB4L22, NB4L23, NB4L24, NB4L25, NB4L26, NB4L27, NB4L28);
QB4_q_b[12]_PORT_B_address_reg = DFFE(QB4_q_b[12]_PORT_B_address, QB4_q_b[12]_clock_1, , , );
QB4_q_b[12]_PORT_A_write_enable = HB1L70;
QB4_q_b[12]_PORT_A_write_enable_reg = DFFE(QB4_q_b[12]_PORT_A_write_enable, QB4_q_b[12]_clock_0, , , );
QB4_q_b[12]_PORT_B_read_enable = VCC;
QB4_q_b[12]_PORT_B_read_enable_reg = DFFE(QB4_q_b[12]_PORT_B_read_enable, QB4_q_b[12]_clock_1, , , );
QB4_q_b[12]_clock_0 = KF1_outclk_wire[0];
QB4_q_b[12]_clock_1 = KF1_outclk_wire[0];
QB4_q_b[12]_clock_enable_0 = HB1L70;
QB4_q_b[12]_PORT_B_data_out = MEMORY(QB4_q_b[12]_PORT_A_data_in_reg, , QB4_q_b[12]_PORT_A_address_reg, QB4_q_b[12]_PORT_B_address_reg, QB4_q_b[12]_PORT_A_write_enable_reg, , , QB4_q_b[12]_PORT_B_read_enable_reg, , , QB4_q_b[12]_clock_0, QB4_q_b[12]_clock_1, QB4_q_b[12]_clock_enable_0, , , , , );
QB4_q_b[12] = QB4_q_b[12]_PORT_B_data_out[0];


--HB1_data_out_shift_reg[11] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[11]
--register power-up is low

HB1_data_out_shift_reg[11] = DFFEAS(HB1L95, KF1_outclk_wire[0],  ,  , HB1L83,  ,  , HB1L81,  );


--XC1_data_reg[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[3]
--register power-up is low

XC1_data_reg[3] = DFFEAS(XC1L21, KF1_outclk_wire[0], !BB1_r_sync_rst,  , MC8_rp_valid,  ,  , XC1L2,  );


--PC3_av_readdata_pre[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]
--register power-up is low

PC3_av_readdata_pre[3] = DFFEAS(A1L212, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , JC2_q_b[3],  ,  , U1_read_0);


--R1_readdata[3] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[3]
--register power-up is low

R1_readdata[3] = DFFEAS(R1L55, KF1_outclk_wire[0],  ,  , R1L21,  ,  , BB1_r_sync_rst,  );


--BE1_readdata[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]
--register power-up is low

BE1_readdata[11] = DFFEAS(FE1L10, KF1_outclk_wire[0],  ,  ,  , CF1_q_a[11],  ,  , !BE1_address[8]);


--BE1_readdata[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]
--register power-up is low

BE1_readdata[12] = DFFEAS(FE1L10, KF1_outclk_wire[0],  ,  ,  , CF1_q_a[12],  ,  , !BE1_address[8]);


--BE1_readdata[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]
--register power-up is low

BE1_readdata[13] = DFFEAS(FE1L10, KF1_outclk_wire[0],  ,  ,  , CF1_q_a[13],  ,  , !BE1_address[8]);


--BE1_readdata[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]
--register power-up is low

BE1_readdata[14] = DFFEAS(FE1L10, KF1_outclk_wire[0],  ,  ,  , CF1_q_a[14],  ,  , !BE1_address[8]);


--BE1_readdata[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]
--register power-up is low

BE1_readdata[15] = DFFEAS(FE1L10, KF1_outclk_wire[0],  ,  ,  , CF1_q_a[15],  ,  , !BE1_address[8]);


--BE1_readdata[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]
--register power-up is low

BE1_readdata[16] = DFFEAS(FE1L10, KF1_outclk_wire[0],  ,  ,  , CF1_q_a[16],  ,  , !BE1_address[8]);


--BE1_readdata[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]
--register power-up is low

BE1_readdata[5] = DFFEAS(FE1L10, KF1_outclk_wire[0],  ,  ,  , CF1_q_a[5],  ,  , !BE1_address[8]);


--BE1_readdata[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]
--register power-up is low

BE1_readdata[8] = DFFEAS(FE1L10, KF1_outclk_wire[0],  ,  ,  , CF1_q_a[8],  ,  , !BE1_address[8]);


--XC1_data_reg[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[4]
--register power-up is low

XC1_data_reg[4] = DFFEAS(XC1L22, KF1_outclk_wire[0], !BB1_r_sync_rst,  , MC8_rp_valid,  ,  , XC1L2,  );


--PC3_av_readdata_pre[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]
--register power-up is low

PC3_av_readdata_pre[4] = DFFEAS(A1L212, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , JC2_q_b[4],  ,  , U1_read_0);


--R1_readdata[4] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[4]
--register power-up is low

R1_readdata[4] = DFFEAS(R1L56, KF1_outclk_wire[0],  ,  , R1L21,  ,  , R1L36,  );


--DF1_ram_block1a63 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a63
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a63_PORT_A_data_in = VC2L53;
DF1_ram_block1a63_PORT_A_data_in_reg = DFFE(DF1_ram_block1a63_PORT_A_data_in, DF1_ram_block1a63_clock_0, , , DF1_ram_block1a63_clock_enable_0);
DF1_ram_block1a63_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a63_PORT_A_address_reg = DFFE(DF1_ram_block1a63_PORT_A_address, DF1_ram_block1a63_clock_0, , , DF1_ram_block1a63_clock_enable_0);
DF1_ram_block1a63_PORT_A_write_enable = EF1_eq_node[1];
DF1_ram_block1a63_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a63_PORT_A_write_enable, DF1_ram_block1a63_clock_0, , , DF1_ram_block1a63_clock_enable_0);
DF1_ram_block1a63_PORT_A_read_enable = Y1L2;
DF1_ram_block1a63_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a63_PORT_A_read_enable, DF1_ram_block1a63_clock_0, , , DF1_ram_block1a63_clock_enable_0);
DF1_ram_block1a63_PORT_A_byte_mask = VC2_src_data[35];
DF1_ram_block1a63_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a63_PORT_A_byte_mask, DF1_ram_block1a63_clock_0, , , DF1_ram_block1a63_clock_enable_0);
DF1_ram_block1a63_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a63_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a63_PORT_A_data_out = MEMORY(DF1_ram_block1a63_PORT_A_data_in_reg, , DF1_ram_block1a63_PORT_A_address_reg, , DF1_ram_block1a63_PORT_A_write_enable_reg, DF1_ram_block1a63_PORT_A_read_enable_reg, , , DF1_ram_block1a63_PORT_A_byte_mask_reg, , DF1_ram_block1a63_clock_0, , DF1_ram_block1a63_clock_enable_0, , , , , );
DF1_ram_block1a63 = DF1_ram_block1a63_PORT_A_data_out[0];


--DF1_ram_block1a31 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a31
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_ram_block1a31_PORT_A_data_in = VC2L53;
DF1_ram_block1a31_PORT_A_data_in_reg = DFFE(DF1_ram_block1a31_PORT_A_data_in, DF1_ram_block1a31_clock_0, , , DF1_ram_block1a31_clock_enable_0);
DF1_ram_block1a31_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
DF1_ram_block1a31_PORT_A_address_reg = DFFE(DF1_ram_block1a31_PORT_A_address, DF1_ram_block1a31_clock_0, , , DF1_ram_block1a31_clock_enable_0);
DF1_ram_block1a31_PORT_A_write_enable = EF1_eq_node[0];
DF1_ram_block1a31_PORT_A_write_enable_reg = DFFE(DF1_ram_block1a31_PORT_A_write_enable, DF1_ram_block1a31_clock_0, , , DF1_ram_block1a31_clock_enable_0);
DF1_ram_block1a31_PORT_A_read_enable = Y1L2;
DF1_ram_block1a31_PORT_A_read_enable_reg = DFFE(DF1_ram_block1a31_PORT_A_read_enable, DF1_ram_block1a31_clock_0, , , DF1_ram_block1a31_clock_enable_0);
DF1_ram_block1a31_PORT_A_byte_mask = VC2_src_data[35];
DF1_ram_block1a31_PORT_A_byte_mask_reg = DFFE(DF1_ram_block1a31_PORT_A_byte_mask, DF1_ram_block1a31_clock_0, , , DF1_ram_block1a31_clock_enable_0);
DF1_ram_block1a31_clock_0 = KF1_outclk_wire[0];
DF1_ram_block1a31_clock_enable_0 = !BB1_r_early_rst;
DF1_ram_block1a31_PORT_A_data_out = MEMORY(DF1_ram_block1a31_PORT_A_data_in_reg, , DF1_ram_block1a31_PORT_A_address_reg, , DF1_ram_block1a31_PORT_A_write_enable_reg, DF1_ram_block1a31_PORT_A_read_enable_reg, , , DF1_ram_block1a31_PORT_A_byte_mask_reg, , DF1_ram_block1a31_clock_0, , DF1_ram_block1a31_clock_enable_0, , , , , );
DF1_ram_block1a31 = DF1_ram_block1a31_PORT_A_data_out[0];


--BE1_readdata[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]
--register power-up is low

BE1_readdata[10] = DFFEAS(FE1L10, KF1_outclk_wire[0],  ,  ,  , CF1_q_a[10],  ,  , !BE1_address[8]);


--XC1_data_reg[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[6]
--register power-up is low

XC1_data_reg[6] = DFFEAS(XC1L23, KF1_outclk_wire[0], !BB1_r_sync_rst,  , MC8_rp_valid,  ,  , XC1L2,  );


--PC3_av_readdata_pre[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]
--register power-up is low

PC3_av_readdata_pre[6] = DFFEAS(A1L212, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , JC2_q_b[6],  ,  , U1_read_0);


--R1_readdata[6] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[6]
--register power-up is low

R1_readdata[6] = DFFEAS(R1L57, KF1_outclk_wire[0],  ,  , R1L21,  ,  , R1L36,  );


--XC1_data_reg[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[5]
--register power-up is low

XC1_data_reg[5] = DFFEAS(XC1L24, KF1_outclk_wire[0], !BB1_r_sync_rst,  , MC8_rp_valid,  ,  , XC1L2,  );


--PC3_av_readdata_pre[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]
--register power-up is low

PC3_av_readdata_pre[5] = DFFEAS(A1L212, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , JC2_q_b[5],  ,  , U1_read_0);


--R1_readdata[5] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[5]
--register power-up is low

R1_readdata[5] = DFFEAS(R1L58, KF1_outclk_wire[0],  ,  , R1L21,  ,  , R1L36,  );


--BE1_readdata[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]
--register power-up is low

BE1_readdata[9] = DFFEAS(FE1L10, KF1_outclk_wire[0],  ,  ,  , CF1_q_a[9],  ,  , !BE1_address[8]);


--BE1_readdata[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]
--register power-up is low

BE1_readdata[24] = DFFEAS(FE1L10, KF1_outclk_wire[0],  ,  ,  , CF1_q_a[24],  ,  , !BE1_address[8]);


--R1_readdata[20] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[20]
--register power-up is low

R1_readdata[20] = DFFEAS(HB1_right_channel_fifo_write_space[4], KF1_outclk_wire[0],  ,  , R1L21,  ,  , R1L51,  );


--PC3_av_readdata_pre[20] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]
--register power-up is low

PC3_av_readdata_pre[20] = DFFEAS(U1L30, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , LC2_counter_reg_bit[4],  ,  , U1_read_0);


--YD1_av_ld_byte3_data[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4]
--register power-up is low

YD1_av_ld_byte3_data[4] = DFFEAS(GD1L55, KF1_outclk_wire[0], !BB1_r_sync_rst,  , !YD1L1051, YD1L925,  ,  , YD1_av_ld_aligning_data);


--BE1_readdata[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]
--register power-up is low

BE1_readdata[21] = DFFEAS(FE1L10, KF1_outclk_wire[0],  ,  ,  , CF1_q_a[21],  ,  , !BE1_address[8]);


--YD1_d_writedata[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21]
--register power-up is low

YD1_d_writedata[21] = DFFEAS(DE2_q_b[5], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , DE2_q_b[21],  ,  , YD1L575);


--BE1_readdata[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]
--register power-up is low

BE1_readdata[29] = DFFEAS(FE1L10, KF1_outclk_wire[0],  ,  ,  , CF1_q_a[29],  ,  , !BE1_address[8]);


--R1_readdata[25] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[25]
--register power-up is low

R1_readdata[25] = DFFEAS(HB1_left_channel_fifo_write_space[1], KF1_outclk_wire[0],  ,  , R1L21,  ,  , R1L51,  );


--R1_readdata[21] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[21]
--register power-up is low

R1_readdata[21] = DFFEAS(HB1_right_channel_fifo_write_space[5], KF1_outclk_wire[0],  ,  , R1L21,  ,  , R1L51,  );


--PC3_av_readdata_pre[21] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]
--register power-up is low

PC3_av_readdata_pre[21] = DFFEAS(U1L34, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , LC2_counter_reg_bit[5],  ,  , U1_read_0);


--YD1_av_ld_byte3_data[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5]
--register power-up is low

YD1_av_ld_byte3_data[5] = DFFEAS(GD1L56, KF1_outclk_wire[0], !BB1_r_sync_rst,  , !YD1L1051, YD1L925,  ,  , YD1_av_ld_aligning_data);


--BE1_readdata[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]
--register power-up is low

BE1_readdata[25] = DFFEAS(FE1L10, KF1_outclk_wire[0],  ,  ,  , CF1_q_a[25],  ,  , !BE1_address[8]);


--R1_readdata[18] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[18]
--register power-up is low

R1_readdata[18] = DFFEAS(HB1_right_channel_fifo_write_space[2], KF1_outclk_wire[0],  ,  , R1L21,  ,  , R1L51,  );


--PC3_av_readdata_pre[18] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]
--register power-up is low

PC3_av_readdata_pre[18] = DFFEAS(U1L38, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , LC2_counter_reg_bit[2],  ,  , U1_read_0);


--BE1_readdata[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]
--register power-up is low

BE1_readdata[22] = DFFEAS(FE1L10, KF1_outclk_wire[0],  ,  ,  , CF1_q_a[22],  ,  , !BE1_address[8]);


--YD1_d_writedata[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22]
--register power-up is low

YD1_d_writedata[22] = DFFEAS(DE2_q_b[6], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , DE2_q_b[22],  ,  , YD1L575);


--R1_readdata[19] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[19]
--register power-up is low

R1_readdata[19] = DFFEAS(HB1_right_channel_fifo_write_space[3], KF1_outclk_wire[0],  ,  , R1L21,  ,  , R1L51,  );


--PC3_av_readdata_pre[19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]
--register power-up is low

PC3_av_readdata_pre[19] = DFFEAS(U1L42, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , LC2_counter_reg_bit[3],  ,  , U1_read_0);


--YD1_av_ld_byte3_data[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3]
--register power-up is low

YD1_av_ld_byte3_data[3] = DFFEAS(GD1L58, KF1_outclk_wire[0], !BB1_r_sync_rst,  , !YD1L1051, YD1L925,  ,  , YD1_av_ld_aligning_data);


--BE1_readdata[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]
--register power-up is low

BE1_readdata[23] = DFFEAS(FE1L10, KF1_outclk_wire[0],  ,  ,  , CF1_q_a[23],  ,  , !BE1_address[8]);


--YD1_d_writedata[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23]
--register power-up is low

YD1_d_writedata[23] = DFFEAS(DE2_q_b[7], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , DE2_q_b[23],  ,  , YD1L575);


--R1_readdata[22] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[22]
--register power-up is low

R1_readdata[22] = DFFEAS(HB1_right_channel_fifo_write_space[6], KF1_outclk_wire[0],  ,  , R1L21,  ,  , R1L51,  );


--PC3_av_readdata_pre[22] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]
--register power-up is low

PC3_av_readdata_pre[22] = DFFEAS(U1L46, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , HC2_b_full,  ,  , U1_read_0);


--YD1_av_ld_byte3_data[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6]
--register power-up is low

YD1_av_ld_byte3_data[6] = DFFEAS(GD1L59, KF1_outclk_wire[0], !BB1_r_sync_rst,  , !YD1L1051, YD1L925,  ,  , YD1_av_ld_aligning_data);


--BE1_readdata[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]
--register power-up is low

BE1_readdata[26] = DFFEAS(FE1L10, KF1_outclk_wire[0],  ,  ,  , CF1_q_a[26],  ,  , !BE1_address[8]);


--R1_readdata[23] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[23]
--register power-up is low

R1_readdata[23] = DFFEAS(HB1_right_channel_fifo_write_space[7], KF1_outclk_wire[0],  ,  , R1L21,  ,  , R1L51,  );


--YD1_av_ld_byte3_data[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7]
--register power-up is low

YD1_av_ld_byte3_data[7] = DFFEAS(GD1L61, KF1_outclk_wire[0], !BB1_r_sync_rst,  , !YD1L1051, YD1L925,  ,  , YD1_av_ld_aligning_data);


--BE1_readdata[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]
--register power-up is low

BE1_readdata[27] = DFFEAS(FE1L10, KF1_outclk_wire[0],  ,  ,  , CF1_q_a[27],  ,  , !BE1_address[8]);


--YD1_E_shift_rot_result[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]
--register power-up is low

YD1_E_shift_rot_result[29] = DFFEAS(YD1L505, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1_E_src1[29],  ,  , YD1_E_new_inst);


--DE1_q_b[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE1_q_b[27]_PORT_A_data_in = YD1L913;
DE1_q_b[27]_PORT_A_data_in_reg = DFFE(DE1_q_b[27]_PORT_A_data_in, DE1_q_b[27]_clock_0, , , );
DE1_q_b[27]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE1_q_b[27]_PORT_A_address_reg = DFFE(DE1_q_b[27]_PORT_A_address, DE1_q_b[27]_clock_0, , , );
DE1_q_b[27]_PORT_B_address = BUS(YD1_D_iw[27], YD1_D_iw[28], YD1_D_iw[29], YD1_D_iw[30], YD1_D_iw[31]);
DE1_q_b[27]_PORT_B_address_reg = DFFE(DE1_q_b[27]_PORT_B_address, DE1_q_b[27]_clock_1, , , );
DE1_q_b[27]_PORT_A_write_enable = YD1_W_rf_wren;
DE1_q_b[27]_PORT_A_write_enable_reg = DFFE(DE1_q_b[27]_PORT_A_write_enable, DE1_q_b[27]_clock_0, , , );
DE1_q_b[27]_PORT_B_read_enable = VCC;
DE1_q_b[27]_PORT_B_read_enable_reg = DFFE(DE1_q_b[27]_PORT_B_read_enable, DE1_q_b[27]_clock_1, , , );
DE1_q_b[27]_clock_0 = KF1_outclk_wire[0];
DE1_q_b[27]_clock_1 = KF1_outclk_wire[0];
DE1_q_b[27]_clock_enable_0 = YD1_W_rf_wren;
DE1_q_b[27]_PORT_B_data_out = MEMORY(DE1_q_b[27]_PORT_A_data_in_reg, , DE1_q_b[27]_PORT_A_address_reg, DE1_q_b[27]_PORT_B_address_reg, DE1_q_b[27]_PORT_A_write_enable_reg, , , DE1_q_b[27]_PORT_B_read_enable_reg, , , DE1_q_b[27]_clock_0, DE1_q_b[27]_clock_1, DE1_q_b[27]_clock_enable_0, , , , , );
DE1_q_b[27] = DE1_q_b[27]_PORT_B_data_out[0];


--BE1_readdata[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]
--register power-up is low

BE1_readdata[30] = DFFEAS(FE1L10, KF1_outclk_wire[0],  ,  ,  , CF1_q_a[30],  ,  , !BE1_address[8]);


--R1_readdata[26] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[26]
--register power-up is low

R1_readdata[26] = DFFEAS(HB1_left_channel_fifo_write_space[2], KF1_outclk_wire[0],  ,  , R1L21,  ,  , R1L51,  );


--R1_readdata[24] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[24]
--register power-up is low

R1_readdata[24] = DFFEAS(HB1_left_channel_fifo_write_space[0], KF1_outclk_wire[0],  ,  , R1L21,  ,  , R1L51,  );


--BE1_readdata[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]
--register power-up is low

BE1_readdata[28] = DFFEAS(FE1L10, KF1_outclk_wire[0],  ,  ,  , CF1_q_a[28],  ,  , !BE1_address[8]);


--BE1_readdata[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]
--register power-up is low

BE1_readdata[17] = DFFEAS(FE1L10, KF1_outclk_wire[0],  ,  ,  , CF1_q_a[17],  ,  , !BE1_address[8]);


--XC1_data_reg[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[13]
--register power-up is low

XC1_data_reg[13] = DFFEAS(XC1L25, KF1_outclk_wire[0], !BB1_r_sync_rst,  , MC8_rp_valid,  ,  , XC1L2,  );


--R1_readdata[13] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[13]
--register power-up is low

R1_readdata[13] = DFFEAS(R1L59, KF1_outclk_wire[0],  ,  , R1L21,  ,  , R1L36,  );


--BE1_readdata[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]
--register power-up is low

BE1_readdata[19] = DFFEAS(FE1L10, KF1_outclk_wire[0],  ,  ,  , CF1_q_a[19],  ,  , !BE1_address[8]);


--YD1_d_writedata[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19]
--register power-up is low

YD1_d_writedata[19] = DFFEAS(DE2_q_b[3], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , DE2_q_b[19],  ,  , YD1L575);


--BE1_readdata[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]
--register power-up is low

BE1_readdata[18] = DFFEAS(FE1L10, KF1_outclk_wire[0],  ,  ,  , CF1_q_a[18],  ,  , !BE1_address[8]);


--YD1_d_writedata[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18]
--register power-up is low

YD1_d_writedata[18] = DFFEAS(DE2_q_b[2], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , DE2_q_b[18],  ,  , YD1L575);


--XC1_data_reg[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[14]
--register power-up is low

XC1_data_reg[14] = DFFEAS(XC1L26, KF1_outclk_wire[0], !BB1_r_sync_rst,  , MC8_rp_valid,  ,  , XC1L2,  );


--R1_readdata[14] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[14]
--register power-up is low

R1_readdata[14] = DFFEAS(R1L60, KF1_outclk_wire[0],  ,  , R1L21,  ,  , R1L36,  );


--BE1_readdata[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]
--register power-up is low

BE1_readdata[20] = DFFEAS(FE1L10, KF1_outclk_wire[0],  ,  ,  , CF1_q_a[20],  ,  , !BE1_address[8]);


--YD1_d_writedata[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20]
--register power-up is low

YD1_d_writedata[20] = DFFEAS(DE2_q_b[4], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , DE2_q_b[20],  ,  , YD1L575);


--XC1_data_reg[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[15]
--register power-up is low

XC1_data_reg[15] = DFFEAS(XC1L27, KF1_outclk_wire[0], !BB1_r_sync_rst,  , MC8_rp_valid,  ,  , XC1L2,  );


--R1_readdata[15] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[15]
--register power-up is low

R1_readdata[15] = DFFEAS(R1L61, KF1_outclk_wire[0],  ,  , R1L21,  ,  , R1L36,  );


--PC3_av_readdata_pre[17] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]
--register power-up is low

PC3_av_readdata_pre[17] = DFFEAS(U1L50, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , LC2_counter_reg_bit[1],  ,  , U1_read_0);


--R1_readdata[17] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[17]
--register power-up is low

R1_readdata[17] = DFFEAS(HB1_right_channel_fifo_write_space[1], KF1_outclk_wire[0],  ,  , R1L21,  ,  , R1L51,  );


--S1_readdata[17] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[17]
--register power-up is low

S1_readdata[17] = DFFEAS(S1L84, KF1_outclk_wire[0],  ,  , S1L72,  ,  , S1_internal_reset,  );


--BE1_readdata[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]
--register power-up is low

BE1_readdata[7] = DFFEAS(FE1L10, KF1_outclk_wire[0],  ,  ,  , CF1_q_a[7],  ,  , !BE1_address[8]);


--BE1_readdata[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]
--register power-up is low

BE1_readdata[6] = DFFEAS(FE1L10, KF1_outclk_wire[0],  ,  ,  , CF1_q_a[6],  ,  , !BE1_address[8]);


--PC3_av_readdata_pre[16] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]
--register power-up is low

PC3_av_readdata_pre[16] = DFFEAS(U1L54, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , LC2_counter_reg_bit[0],  ,  , U1_read_0);


--R1_readdata[16] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[16]
--register power-up is low

R1_readdata[16] = DFFEAS(HB1_right_channel_fifo_write_space[0], KF1_outclk_wire[0],  ,  , R1L21,  ,  , R1L51,  );


--S1_readdata[16] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[16]
--register power-up is low

S1_readdata[16] = DFFEAS(S1L85, KF1_outclk_wire[0],  ,  , S1L72,  ,  , S1_internal_reset,  );


--XC1_data_reg[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[7]
--register power-up is low

XC1_data_reg[7] = DFFEAS(XC1L28, KF1_outclk_wire[0], !BB1_r_sync_rst,  , MC8_rp_valid,  ,  , XC1L2,  );


--PC3_av_readdata_pre[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]
--register power-up is low

PC3_av_readdata_pre[7] = DFFEAS(A1L212, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , JC2_q_b[7],  ,  , U1_read_0);


--R1_readdata[7] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[7]
--register power-up is low

R1_readdata[7] = DFFEAS(R1L62, KF1_outclk_wire[0],  ,  , R1L21,  ,  , R1L36,  );


--XC1_data_reg[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[8]
--register power-up is low

XC1_data_reg[8] = DFFEAS(XC1L29, KF1_outclk_wire[0], !BB1_r_sync_rst,  , MC8_rp_valid,  ,  , XC1L2,  );


--R1_readdata[8] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[8]
--register power-up is low

R1_readdata[8] = DFFEAS(R1L63, KF1_outclk_wire[0],  ,  , R1L21,  ,  , BB1_r_sync_rst,  );


--S1_readdata[8] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[8]
--register power-up is low

S1_readdata[8] = DFFEAS(S1L95, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--XC1_data_reg[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[9]
--register power-up is low

XC1_data_reg[9] = DFFEAS(XC1L30, KF1_outclk_wire[0], !BB1_r_sync_rst,  , MC8_rp_valid,  ,  , XC1L2,  );


--R1_readdata[9] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[9]
--register power-up is low

R1_readdata[9] = DFFEAS(R1L64, KF1_outclk_wire[0],  ,  , R1L21,  ,  , BB1_r_sync_rst,  );


--XC1_data_reg[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[10]
--register power-up is low

XC1_data_reg[10] = DFFEAS(XC1L31, KF1_outclk_wire[0], !BB1_r_sync_rst,  , MC8_rp_valid,  ,  , XC1L2,  );


--R1_readdata[10] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[10]
--register power-up is low

R1_readdata[10] = DFFEAS(R1L65, KF1_outclk_wire[0],  ,  , R1L21,  ,  , R1L36,  );


--XC1_data_reg[11] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[11]
--register power-up is low

XC1_data_reg[11] = DFFEAS(XC1L32, KF1_outclk_wire[0], !BB1_r_sync_rst,  , MC8_rp_valid,  ,  , XC1L2,  );


--R1_readdata[11] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[11]
--register power-up is low

R1_readdata[11] = DFFEAS(R1L66, KF1_outclk_wire[0],  ,  , R1L21,  ,  , R1L36,  );


--XC1_data_reg[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[12]
--register power-up is low

XC1_data_reg[12] = DFFEAS(XC1L33, KF1_outclk_wire[0], !BB1_r_sync_rst,  , MC8_rp_valid,  ,  , XC1L2,  );


--R1_readdata[12] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[12]
--register power-up is low

R1_readdata[12] = DFFEAS(R1L67, KF1_outclk_wire[0],  ,  , R1L21,  ,  , R1L36,  );


--S1_s_serial_transfer.STATE_2_WRITE_TRANSFER is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_2_WRITE_TRANSFER
--register power-up is low

S1_s_serial_transfer.STATE_2_WRITE_TRANSFER = DFFEAS(S1L4, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--YD1L218 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~117
YD1L218_adder_eqn = ( !YD1_E_invert_arith_src_msb $ (!YD1_E_alu_sub $ (YD1_E_src2[31])) ) + ( !YD1_E_invert_arith_src_msb $ (!YD1_E_src1[31]) ) + ( YD1L223 );
YD1L218 = SUM(YD1L218_adder_eqn);

--YD1L219 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~118
YD1L219_adder_eqn = ( !YD1_E_invert_arith_src_msb $ (!YD1_E_alu_sub $ (YD1_E_src2[31])) ) + ( !YD1_E_invert_arith_src_msb $ (!YD1_E_src1[31]) ) + ( YD1L223 );
YD1L219 = CARRY(YD1L219_adder_eqn);


--DE2_q_b[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE2_q_b[29]_PORT_A_data_in = YD1L915;
DE2_q_b[29]_PORT_A_data_in_reg = DFFE(DE2_q_b[29]_PORT_A_data_in, DE2_q_b[29]_clock_0, , , );
DE2_q_b[29]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE2_q_b[29]_PORT_A_address_reg = DFFE(DE2_q_b[29]_PORT_A_address, DE2_q_b[29]_clock_0, , , );
DE2_q_b[29]_PORT_B_address = BUS(YD1_D_iw[22], YD1_D_iw[23], YD1_D_iw[24], YD1_D_iw[25], YD1_D_iw[26]);
DE2_q_b[29]_PORT_B_address_reg = DFFE(DE2_q_b[29]_PORT_B_address, DE2_q_b[29]_clock_1, , , );
DE2_q_b[29]_PORT_A_write_enable = YD1_W_rf_wren;
DE2_q_b[29]_PORT_A_write_enable_reg = DFFE(DE2_q_b[29]_PORT_A_write_enable, DE2_q_b[29]_clock_0, , , );
DE2_q_b[29]_PORT_B_read_enable = VCC;
DE2_q_b[29]_PORT_B_read_enable_reg = DFFE(DE2_q_b[29]_PORT_B_read_enable, DE2_q_b[29]_clock_1, , , );
DE2_q_b[29]_clock_0 = KF1_outclk_wire[0];
DE2_q_b[29]_clock_1 = KF1_outclk_wire[0];
DE2_q_b[29]_clock_enable_0 = YD1_W_rf_wren;
DE2_q_b[29]_PORT_B_data_out = MEMORY(DE2_q_b[29]_PORT_A_data_in_reg, , DE2_q_b[29]_PORT_A_address_reg, DE2_q_b[29]_PORT_B_address_reg, DE2_q_b[29]_PORT_A_write_enable_reg, , , DE2_q_b[29]_PORT_B_read_enable_reg, , , DE2_q_b[29]_clock_0, DE2_q_b[29]_clock_1, DE2_q_b[29]_clock_enable_0, , , , , );
DE2_q_b[29] = DE2_q_b[29]_PORT_B_data_out[0];


--DE1_q_b[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE1_q_b[29]_PORT_A_data_in = YD1L915;
DE1_q_b[29]_PORT_A_data_in_reg = DFFE(DE1_q_b[29]_PORT_A_data_in, DE1_q_b[29]_clock_0, , , );
DE1_q_b[29]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE1_q_b[29]_PORT_A_address_reg = DFFE(DE1_q_b[29]_PORT_A_address, DE1_q_b[29]_clock_0, , , );
DE1_q_b[29]_PORT_B_address = BUS(YD1_D_iw[27], YD1_D_iw[28], YD1_D_iw[29], YD1_D_iw[30], YD1_D_iw[31]);
DE1_q_b[29]_PORT_B_address_reg = DFFE(DE1_q_b[29]_PORT_B_address, DE1_q_b[29]_clock_1, , , );
DE1_q_b[29]_PORT_A_write_enable = YD1_W_rf_wren;
DE1_q_b[29]_PORT_A_write_enable_reg = DFFE(DE1_q_b[29]_PORT_A_write_enable, DE1_q_b[29]_clock_0, , , );
DE1_q_b[29]_PORT_B_read_enable = VCC;
DE1_q_b[29]_PORT_B_read_enable_reg = DFFE(DE1_q_b[29]_PORT_B_read_enable, DE1_q_b[29]_clock_1, , , );
DE1_q_b[29]_clock_0 = KF1_outclk_wire[0];
DE1_q_b[29]_clock_1 = KF1_outclk_wire[0];
DE1_q_b[29]_clock_enable_0 = YD1_W_rf_wren;
DE1_q_b[29]_PORT_B_data_out = MEMORY(DE1_q_b[29]_PORT_A_data_in_reg, , DE1_q_b[29]_PORT_A_address_reg, DE1_q_b[29]_PORT_B_address_reg, DE1_q_b[29]_PORT_A_write_enable_reg, , , DE1_q_b[29]_PORT_B_read_enable_reg, , , DE1_q_b[29]_clock_0, DE1_q_b[29]_clock_1, DE1_q_b[29]_clock_enable_0, , , , , );
DE1_q_b[29] = DE1_q_b[29]_PORT_B_data_out[0];


--DE2_q_b[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE2_q_b[28]_PORT_A_data_in = YD1L914;
DE2_q_b[28]_PORT_A_data_in_reg = DFFE(DE2_q_b[28]_PORT_A_data_in, DE2_q_b[28]_clock_0, , , );
DE2_q_b[28]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE2_q_b[28]_PORT_A_address_reg = DFFE(DE2_q_b[28]_PORT_A_address, DE2_q_b[28]_clock_0, , , );
DE2_q_b[28]_PORT_B_address = BUS(YD1_D_iw[22], YD1_D_iw[23], YD1_D_iw[24], YD1_D_iw[25], YD1_D_iw[26]);
DE2_q_b[28]_PORT_B_address_reg = DFFE(DE2_q_b[28]_PORT_B_address, DE2_q_b[28]_clock_1, , , );
DE2_q_b[28]_PORT_A_write_enable = YD1_W_rf_wren;
DE2_q_b[28]_PORT_A_write_enable_reg = DFFE(DE2_q_b[28]_PORT_A_write_enable, DE2_q_b[28]_clock_0, , , );
DE2_q_b[28]_PORT_B_read_enable = VCC;
DE2_q_b[28]_PORT_B_read_enable_reg = DFFE(DE2_q_b[28]_PORT_B_read_enable, DE2_q_b[28]_clock_1, , , );
DE2_q_b[28]_clock_0 = KF1_outclk_wire[0];
DE2_q_b[28]_clock_1 = KF1_outclk_wire[0];
DE2_q_b[28]_clock_enable_0 = YD1_W_rf_wren;
DE2_q_b[28]_PORT_B_data_out = MEMORY(DE2_q_b[28]_PORT_A_data_in_reg, , DE2_q_b[28]_PORT_A_address_reg, DE2_q_b[28]_PORT_B_address_reg, DE2_q_b[28]_PORT_A_write_enable_reg, , , DE2_q_b[28]_PORT_B_read_enable_reg, , , DE2_q_b[28]_clock_0, DE2_q_b[28]_clock_1, DE2_q_b[28]_clock_enable_0, , , , , );
DE2_q_b[28] = DE2_q_b[28]_PORT_B_data_out[0];


--DE1_q_b[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE1_q_b[28]_PORT_A_data_in = YD1L914;
DE1_q_b[28]_PORT_A_data_in_reg = DFFE(DE1_q_b[28]_PORT_A_data_in, DE1_q_b[28]_clock_0, , , );
DE1_q_b[28]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE1_q_b[28]_PORT_A_address_reg = DFFE(DE1_q_b[28]_PORT_A_address, DE1_q_b[28]_clock_0, , , );
DE1_q_b[28]_PORT_B_address = BUS(YD1_D_iw[27], YD1_D_iw[28], YD1_D_iw[29], YD1_D_iw[30], YD1_D_iw[31]);
DE1_q_b[28]_PORT_B_address_reg = DFFE(DE1_q_b[28]_PORT_B_address, DE1_q_b[28]_clock_1, , , );
DE1_q_b[28]_PORT_A_write_enable = YD1_W_rf_wren;
DE1_q_b[28]_PORT_A_write_enable_reg = DFFE(DE1_q_b[28]_PORT_A_write_enable, DE1_q_b[28]_clock_0, , , );
DE1_q_b[28]_PORT_B_read_enable = VCC;
DE1_q_b[28]_PORT_B_read_enable_reg = DFFE(DE1_q_b[28]_PORT_B_read_enable, DE1_q_b[28]_clock_1, , , );
DE1_q_b[28]_clock_0 = KF1_outclk_wire[0];
DE1_q_b[28]_clock_1 = KF1_outclk_wire[0];
DE1_q_b[28]_clock_enable_0 = YD1_W_rf_wren;
DE1_q_b[28]_PORT_B_data_out = MEMORY(DE1_q_b[28]_PORT_A_data_in_reg, , DE1_q_b[28]_PORT_A_address_reg, DE1_q_b[28]_PORT_B_address_reg, DE1_q_b[28]_PORT_A_write_enable_reg, , , DE1_q_b[28]_PORT_B_read_enable_reg, , , DE1_q_b[28]_clock_0, DE1_q_b[28]_clock_1, DE1_q_b[28]_clock_enable_0, , , , , );
DE1_q_b[28] = DE1_q_b[28]_PORT_B_data_out[0];


--DE2_q_b[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE2_q_b[27]_PORT_A_data_in = YD1L913;
DE2_q_b[27]_PORT_A_data_in_reg = DFFE(DE2_q_b[27]_PORT_A_data_in, DE2_q_b[27]_clock_0, , , );
DE2_q_b[27]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE2_q_b[27]_PORT_A_address_reg = DFFE(DE2_q_b[27]_PORT_A_address, DE2_q_b[27]_clock_0, , , );
DE2_q_b[27]_PORT_B_address = BUS(YD1_D_iw[22], YD1_D_iw[23], YD1_D_iw[24], YD1_D_iw[25], YD1_D_iw[26]);
DE2_q_b[27]_PORT_B_address_reg = DFFE(DE2_q_b[27]_PORT_B_address, DE2_q_b[27]_clock_1, , , );
DE2_q_b[27]_PORT_A_write_enable = YD1_W_rf_wren;
DE2_q_b[27]_PORT_A_write_enable_reg = DFFE(DE2_q_b[27]_PORT_A_write_enable, DE2_q_b[27]_clock_0, , , );
DE2_q_b[27]_PORT_B_read_enable = VCC;
DE2_q_b[27]_PORT_B_read_enable_reg = DFFE(DE2_q_b[27]_PORT_B_read_enable, DE2_q_b[27]_clock_1, , , );
DE2_q_b[27]_clock_0 = KF1_outclk_wire[0];
DE2_q_b[27]_clock_1 = KF1_outclk_wire[0];
DE2_q_b[27]_clock_enable_0 = YD1_W_rf_wren;
DE2_q_b[27]_PORT_B_data_out = MEMORY(DE2_q_b[27]_PORT_A_data_in_reg, , DE2_q_b[27]_PORT_A_address_reg, DE2_q_b[27]_PORT_B_address_reg, DE2_q_b[27]_PORT_A_write_enable_reg, , , DE2_q_b[27]_PORT_B_read_enable_reg, , , DE2_q_b[27]_clock_0, DE2_q_b[27]_clock_1, DE2_q_b[27]_clock_enable_0, , , , , );
DE2_q_b[27] = DE2_q_b[27]_PORT_B_data_out[0];


--DE2_q_b[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE2_q_b[31]_PORT_A_data_in = YD1L917;
DE2_q_b[31]_PORT_A_data_in_reg = DFFE(DE2_q_b[31]_PORT_A_data_in, DE2_q_b[31]_clock_0, , , );
DE2_q_b[31]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE2_q_b[31]_PORT_A_address_reg = DFFE(DE2_q_b[31]_PORT_A_address, DE2_q_b[31]_clock_0, , , );
DE2_q_b[31]_PORT_B_address = BUS(YD1_D_iw[22], YD1_D_iw[23], YD1_D_iw[24], YD1_D_iw[25], YD1_D_iw[26]);
DE2_q_b[31]_PORT_B_address_reg = DFFE(DE2_q_b[31]_PORT_B_address, DE2_q_b[31]_clock_1, , , );
DE2_q_b[31]_PORT_A_write_enable = YD1_W_rf_wren;
DE2_q_b[31]_PORT_A_write_enable_reg = DFFE(DE2_q_b[31]_PORT_A_write_enable, DE2_q_b[31]_clock_0, , , );
DE2_q_b[31]_PORT_B_read_enable = VCC;
DE2_q_b[31]_PORT_B_read_enable_reg = DFFE(DE2_q_b[31]_PORT_B_read_enable, DE2_q_b[31]_clock_1, , , );
DE2_q_b[31]_clock_0 = KF1_outclk_wire[0];
DE2_q_b[31]_clock_1 = KF1_outclk_wire[0];
DE2_q_b[31]_clock_enable_0 = YD1_W_rf_wren;
DE2_q_b[31]_PORT_B_data_out = MEMORY(DE2_q_b[31]_PORT_A_data_in_reg, , DE2_q_b[31]_PORT_A_address_reg, DE2_q_b[31]_PORT_B_address_reg, DE2_q_b[31]_PORT_A_write_enable_reg, , , DE2_q_b[31]_PORT_B_read_enable_reg, , , DE2_q_b[31]_clock_0, DE2_q_b[31]_clock_1, DE2_q_b[31]_clock_enable_0, , , , , );
DE2_q_b[31] = DE2_q_b[31]_PORT_B_data_out[0];


--DE1_q_b[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE1_q_b[31]_PORT_A_data_in = YD1L917;
DE1_q_b[31]_PORT_A_data_in_reg = DFFE(DE1_q_b[31]_PORT_A_data_in, DE1_q_b[31]_clock_0, , , );
DE1_q_b[31]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE1_q_b[31]_PORT_A_address_reg = DFFE(DE1_q_b[31]_PORT_A_address, DE1_q_b[31]_clock_0, , , );
DE1_q_b[31]_PORT_B_address = BUS(YD1_D_iw[27], YD1_D_iw[28], YD1_D_iw[29], YD1_D_iw[30], YD1_D_iw[31]);
DE1_q_b[31]_PORT_B_address_reg = DFFE(DE1_q_b[31]_PORT_B_address, DE1_q_b[31]_clock_1, , , );
DE1_q_b[31]_PORT_A_write_enable = YD1_W_rf_wren;
DE1_q_b[31]_PORT_A_write_enable_reg = DFFE(DE1_q_b[31]_PORT_A_write_enable, DE1_q_b[31]_clock_0, , , );
DE1_q_b[31]_PORT_B_read_enable = VCC;
DE1_q_b[31]_PORT_B_read_enable_reg = DFFE(DE1_q_b[31]_PORT_B_read_enable, DE1_q_b[31]_clock_1, , , );
DE1_q_b[31]_clock_0 = KF1_outclk_wire[0];
DE1_q_b[31]_clock_1 = KF1_outclk_wire[0];
DE1_q_b[31]_clock_enable_0 = YD1_W_rf_wren;
DE1_q_b[31]_PORT_B_data_out = MEMORY(DE1_q_b[31]_PORT_A_data_in_reg, , DE1_q_b[31]_PORT_A_address_reg, DE1_q_b[31]_PORT_B_address_reg, DE1_q_b[31]_PORT_A_write_enable_reg, , , DE1_q_b[31]_PORT_B_read_enable_reg, , , DE1_q_b[31]_clock_0, DE1_q_b[31]_clock_1, DE1_q_b[31]_clock_enable_0, , , , , );
DE1_q_b[31] = DE1_q_b[31]_PORT_B_data_out[0];


--DE2_q_b[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE2_q_b[30]_PORT_A_data_in = YD1L916;
DE2_q_b[30]_PORT_A_data_in_reg = DFFE(DE2_q_b[30]_PORT_A_data_in, DE2_q_b[30]_clock_0, , , );
DE2_q_b[30]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE2_q_b[30]_PORT_A_address_reg = DFFE(DE2_q_b[30]_PORT_A_address, DE2_q_b[30]_clock_0, , , );
DE2_q_b[30]_PORT_B_address = BUS(YD1_D_iw[22], YD1_D_iw[23], YD1_D_iw[24], YD1_D_iw[25], YD1_D_iw[26]);
DE2_q_b[30]_PORT_B_address_reg = DFFE(DE2_q_b[30]_PORT_B_address, DE2_q_b[30]_clock_1, , , );
DE2_q_b[30]_PORT_A_write_enable = YD1_W_rf_wren;
DE2_q_b[30]_PORT_A_write_enable_reg = DFFE(DE2_q_b[30]_PORT_A_write_enable, DE2_q_b[30]_clock_0, , , );
DE2_q_b[30]_PORT_B_read_enable = VCC;
DE2_q_b[30]_PORT_B_read_enable_reg = DFFE(DE2_q_b[30]_PORT_B_read_enable, DE2_q_b[30]_clock_1, , , );
DE2_q_b[30]_clock_0 = KF1_outclk_wire[0];
DE2_q_b[30]_clock_1 = KF1_outclk_wire[0];
DE2_q_b[30]_clock_enable_0 = YD1_W_rf_wren;
DE2_q_b[30]_PORT_B_data_out = MEMORY(DE2_q_b[30]_PORT_A_data_in_reg, , DE2_q_b[30]_PORT_A_address_reg, DE2_q_b[30]_PORT_B_address_reg, DE2_q_b[30]_PORT_A_write_enable_reg, , , DE2_q_b[30]_PORT_B_read_enable_reg, , , DE2_q_b[30]_clock_0, DE2_q_b[30]_clock_1, DE2_q_b[30]_clock_enable_0, , , , , );
DE2_q_b[30] = DE2_q_b[30]_PORT_B_data_out[0];


--DE1_q_b[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DE1_q_b[30]_PORT_A_data_in = YD1L916;
DE1_q_b[30]_PORT_A_data_in_reg = DFFE(DE1_q_b[30]_PORT_A_data_in, DE1_q_b[30]_clock_0, , , );
DE1_q_b[30]_PORT_A_address = BUS(YD1_R_dst_regnum[0], YD1_R_dst_regnum[1], YD1_R_dst_regnum[2], YD1_R_dst_regnum[3], YD1_R_dst_regnum[4]);
DE1_q_b[30]_PORT_A_address_reg = DFFE(DE1_q_b[30]_PORT_A_address, DE1_q_b[30]_clock_0, , , );
DE1_q_b[30]_PORT_B_address = BUS(YD1_D_iw[27], YD1_D_iw[28], YD1_D_iw[29], YD1_D_iw[30], YD1_D_iw[31]);
DE1_q_b[30]_PORT_B_address_reg = DFFE(DE1_q_b[30]_PORT_B_address, DE1_q_b[30]_clock_1, , , );
DE1_q_b[30]_PORT_A_write_enable = YD1_W_rf_wren;
DE1_q_b[30]_PORT_A_write_enable_reg = DFFE(DE1_q_b[30]_PORT_A_write_enable, DE1_q_b[30]_clock_0, , , );
DE1_q_b[30]_PORT_B_read_enable = VCC;
DE1_q_b[30]_PORT_B_read_enable_reg = DFFE(DE1_q_b[30]_PORT_B_read_enable, DE1_q_b[30]_clock_1, , , );
DE1_q_b[30]_clock_0 = KF1_outclk_wire[0];
DE1_q_b[30]_clock_1 = KF1_outclk_wire[0];
DE1_q_b[30]_clock_enable_0 = YD1_W_rf_wren;
DE1_q_b[30]_PORT_B_data_out = MEMORY(DE1_q_b[30]_PORT_A_data_in_reg, , DE1_q_b[30]_PORT_A_address_reg, DE1_q_b[30]_PORT_B_address_reg, DE1_q_b[30]_PORT_A_write_enable_reg, , , DE1_q_b[30]_PORT_B_read_enable_reg, , , DE1_q_b[30]_clock_0, DE1_q_b[30]_clock_1, DE1_q_b[30]_clock_enable_0, , , , , );
DE1_q_b[30] = DE1_q_b[30]_PORT_B_data_out[0];


--UE1_sr[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]
--register power-up is low

UE1_sr[17] = DFFEAS(UE1L65, A1L184,  ,  , UE1L28,  ,  , UE1L29,  );


--RE1_MonAReg[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]
--register power-up is low

RE1_MonAReg[10] = DFFEAS(RE1L3, KF1_outclk_wire[0],  ,  , TE1L49, TE1_jdo[17],  ,  , TE1_take_action_ocimem_a);


--RE1L19 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17
RE1L19_adder_eqn = ( RE1_MonAReg[9] ) + ( GND ) + ( RE1L36 );
RE1L19 = SUM(RE1L19_adder_eqn);

--RE1L20 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~18
RE1L20_adder_eqn = ( RE1_MonAReg[9] ) + ( GND ) + ( RE1L36 );
RE1L20 = CARRY(RE1L20_adder_eqn);


--NC8_mem[3][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][87]
--register power-up is low

NC8_mem[3][87] = DFFEAS(MC8L14, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC8L4, NC8_mem[4][87],  ,  , NC8_mem_used[4]);


--NC8_mem[3][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][19]
--register power-up is low

NC8_mem[3][19] = DFFEAS(XC2L70, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC8L4, NC8_mem[4][19],  ,  , NC8_mem_used[4]);


--JD8_burst_uncompress_address_offset[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]
--register power-up is low

JD8_burst_uncompress_address_offset[0] = DFFEAS(JD8L6, KF1_outclk_wire[0], !BB1_r_sync_rst,  , MC8L2, A1L212,  ,  , !NC8_mem[0][52]);


--NC8_mem[3][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][88]
--register power-up is low

NC8_mem[3][88] = DFFEAS(XC2L95, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC8L4, NC8_mem[4][88],  ,  , NC8_mem_used[4]);


--QD1_ram_block1a0 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QD1_ram_block1a0_PORT_A_data_in = W1_za_data[0];
QD1_ram_block1a0_PORT_A_data_in_reg = DFFE(QD1_ram_block1a0_PORT_A_data_in, QD1_ram_block1a0_clock_0, , , );
QD1_ram_block1a0_PORT_A_address = BUS(NC9_wr_ptr[0], NC9_wr_ptr[1], NC9_wr_ptr[2]);
QD1_ram_block1a0_PORT_A_address_reg = DFFE(QD1_ram_block1a0_PORT_A_address, QD1_ram_block1a0_clock_0, , , );
QD1_ram_block1a0_PORT_B_address = BUS(NC9L10, NC9L11, NC9L12);
QD1_ram_block1a0_PORT_B_address_reg = DFFE(QD1_ram_block1a0_PORT_B_address, QD1_ram_block1a0_clock_0, , , );
QD1_ram_block1a0_PORT_A_write_enable = NC9_write;
QD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(QD1_ram_block1a0_PORT_A_write_enable, QD1_ram_block1a0_clock_0, , , );
QD1_ram_block1a0_PORT_B_read_enable = VCC;
QD1_ram_block1a0_PORT_B_read_enable_reg = DFFE(QD1_ram_block1a0_PORT_B_read_enable, QD1_ram_block1a0_clock_0, , , );
QD1_ram_block1a0_clock_0 = KF1_outclk_wire[0];
QD1_ram_block1a0_PORT_B_data_out = MEMORY(QD1_ram_block1a0_PORT_A_data_in_reg, , QD1_ram_block1a0_PORT_A_address_reg, QD1_ram_block1a0_PORT_B_address_reg, QD1_ram_block1a0_PORT_A_write_enable_reg, , , QD1_ram_block1a0_PORT_B_read_enable_reg, , , QD1_ram_block1a0_clock_0, , , , , , , );
QD1_ram_block1a0 = QD1_ram_block1a0_PORT_B_data_out[0];


--JC2_q_b[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
JC2_q_b[0]_PORT_A_data_in = AC1_wdata[0];
JC2_q_b[0]_PORT_A_data_in_reg = DFFE(JC2_q_b[0]_PORT_A_data_in, JC2_q_b[0]_clock_0, , , );
JC2_q_b[0]_PORT_A_address = BUS(KC4_counter_reg_bit[0], KC4_counter_reg_bit[1], KC4_counter_reg_bit[2], KC4_counter_reg_bit[3], KC4_counter_reg_bit[4], KC4_counter_reg_bit[5]);
JC2_q_b[0]_PORT_A_address_reg = DFFE(JC2_q_b[0]_PORT_A_address, JC2_q_b[0]_clock_0, , , );
JC2_q_b[0]_PORT_B_address = BUS(KC3_counter_reg_bit[0], KC3_counter_reg_bit[1], KC3_counter_reg_bit[2], KC3_counter_reg_bit[3], KC3_counter_reg_bit[4], KC3_counter_reg_bit[5]);
JC2_q_b[0]_PORT_B_address_reg = DFFE(JC2_q_b[0]_PORT_B_address, JC2_q_b[0]_clock_1, , , JC2_q_b[0]_clock_enable_1);
JC2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
JC2_q_b[0]_PORT_A_write_enable_reg = DFFE(JC2_q_b[0]_PORT_A_write_enable, JC2_q_b[0]_clock_0, , , );
JC2_q_b[0]_PORT_B_read_enable = VCC;
JC2_q_b[0]_PORT_B_read_enable_reg = DFFE(JC2_q_b[0]_PORT_B_read_enable, JC2_q_b[0]_clock_1, , , JC2_q_b[0]_clock_enable_1);
JC2_q_b[0]_clock_0 = KF1_outclk_wire[0];
JC2_q_b[0]_clock_1 = KF1_outclk_wire[0];
JC2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
JC2_q_b[0]_clock_enable_1 = U1L85;
JC2_q_b[0]_PORT_B_data_out = MEMORY(JC2_q_b[0]_PORT_A_data_in_reg, , JC2_q_b[0]_PORT_A_address_reg, JC2_q_b[0]_PORT_B_address_reg, JC2_q_b[0]_PORT_A_write_enable_reg, , , JC2_q_b[0]_PORT_B_read_enable_reg, , , JC2_q_b[0]_clock_0, JC2_q_b[0]_clock_1, JC2_q_b[0]_clock_enable_0, JC2_q_b[0]_clock_enable_1, , , , );
JC2_q_b[0] = JC2_q_b[0]_PORT_B_data_out[0];


--QB2_q_b[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB2_q_b[0]_PORT_A_data_in = GB1_data_in_shift_reg[0];
QB2_q_b[0]_PORT_A_data_in_reg = DFFE(QB2_q_b[0]_PORT_A_data_in, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_A_address = BUS(TB2_counter_reg_bit[0], TB2_counter_reg_bit[1], TB2_counter_reg_bit[2], TB2_counter_reg_bit[3], TB2_counter_reg_bit[4], TB2_counter_reg_bit[5], TB2_counter_reg_bit[6]);
QB2_q_b[0]_PORT_A_address_reg = DFFE(QB2_q_b[0]_PORT_A_address, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_B_address = BUS(NB2L24, NB2L25, NB2L26, NB2L27, NB2L28, NB2L29, NB2L30);
QB2_q_b[0]_PORT_B_address_reg = DFFE(QB2_q_b[0]_PORT_B_address, QB2_q_b[0]_clock_1, , , );
QB2_q_b[0]_PORT_A_write_enable = GB1L1;
QB2_q_b[0]_PORT_A_write_enable_reg = DFFE(QB2_q_b[0]_PORT_A_write_enable, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_B_read_enable = VCC;
QB2_q_b[0]_PORT_B_read_enable_reg = DFFE(QB2_q_b[0]_PORT_B_read_enable, QB2_q_b[0]_clock_1, , , );
QB2_q_b[0]_clock_0 = KF1_outclk_wire[0];
QB2_q_b[0]_clock_1 = KF1_outclk_wire[0];
QB2_q_b[0]_clock_enable_0 = GB1L1;
QB2_q_b[0]_PORT_B_data_out = MEMORY(QB2_q_b[0]_PORT_A_data_in_reg, , QB2_q_b[0]_PORT_A_address_reg, QB2_q_b[0]_PORT_B_address_reg, QB2_q_b[0]_PORT_A_write_enable_reg, , , QB2_q_b[0]_PORT_B_read_enable_reg, , , QB2_q_b[0]_clock_0, QB2_q_b[0]_clock_1, QB2_q_b[0]_clock_enable_0, , , , , );
QB2_q_b[0] = QB2_q_b[0]_PORT_B_data_out[0];


--QB1_q_b[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB1_q_b[0]_PORT_A_data_in = GB1_data_in_shift_reg[0];
QB1_q_b[0]_PORT_A_data_in_reg = DFFE(QB1_q_b[0]_PORT_A_data_in, QB1_q_b[0]_clock_0, , , );
QB1_q_b[0]_PORT_A_address = BUS(TB1_counter_reg_bit[0], TB1_counter_reg_bit[1], TB1_counter_reg_bit[2], TB1_counter_reg_bit[3], TB1_counter_reg_bit[4], TB1_counter_reg_bit[5], TB1_counter_reg_bit[6]);
QB1_q_b[0]_PORT_A_address_reg = DFFE(QB1_q_b[0]_PORT_A_address, QB1_q_b[0]_clock_0, , , );
QB1_q_b[0]_PORT_B_address = BUS(NB1L24, NB1L25, NB1L26, NB1L27, NB1L28, NB1L29, NB1L30);
QB1_q_b[0]_PORT_B_address_reg = DFFE(QB1_q_b[0]_PORT_B_address, QB1_q_b[0]_clock_1, , , );
QB1_q_b[0]_PORT_A_write_enable = GB1L4;
QB1_q_b[0]_PORT_A_write_enable_reg = DFFE(QB1_q_b[0]_PORT_A_write_enable, QB1_q_b[0]_clock_0, , , );
QB1_q_b[0]_PORT_B_read_enable = VCC;
QB1_q_b[0]_PORT_B_read_enable_reg = DFFE(QB1_q_b[0]_PORT_B_read_enable, QB1_q_b[0]_clock_1, , , );
QB1_q_b[0]_clock_0 = KF1_outclk_wire[0];
QB1_q_b[0]_clock_1 = KF1_outclk_wire[0];
QB1_q_b[0]_clock_enable_0 = GB1L4;
QB1_q_b[0]_PORT_B_data_out = MEMORY(QB1_q_b[0]_PORT_A_data_in_reg, , QB1_q_b[0]_PORT_A_address_reg, QB1_q_b[0]_PORT_B_address_reg, QB1_q_b[0]_PORT_A_write_enable_reg, , , QB1_q_b[0]_PORT_B_read_enable_reg, , , QB1_q_b[0]_clock_0, QB1_q_b[0]_clock_1, QB1_q_b[0]_clock_enable_0, , , , , );
QB1_q_b[0] = QB1_q_b[0]_PORT_B_data_out[0];


--GB1_right_audio_fifo_read_space[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[0]
--register power-up is low

GB1_right_audio_fifo_read_space[0] = DFFEAS(SB2_counter_reg_bit[0], KF1_outclk_wire[0],  ,  ,  ,  ,  , R1L7,  );


--WB1_shiftreg_data[18] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[18]
--register power-up is low

WB1_shiftreg_data[18] = DFFEAS(WB1L71, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--WB1_shiftreg_data[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[0]
--register power-up is low

WB1_shiftreg_data[0] = DFFEAS(WB1L73, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , WB1_s_serial_protocol.STATE_1_INITIALIZE,  );


--WB1_shiftreg_data[9] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[9]
--register power-up is low

WB1_shiftreg_data[9] = DFFEAS(WB1L74, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--S1_address_reg[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[0]
--register power-up is low

S1_address_reg[0] = DFFEAS(YD1_d_writedata[0], KF1_outclk_wire[0],  ,  , S1L23,  ,  , S1_internal_reset,  );


--WB1_shiftreg_data[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[1]
--register power-up is low

WB1_shiftreg_data[1] = DFFEAS(WB1L75, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--YD1_E_shift_rot_result[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]
--register power-up is low

YD1_E_shift_rot_result[31] = DFFEAS(YD1L507, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1_E_src1[31],  ,  , YD1_E_new_inst);


--CF1_q_a[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CF1_q_a[4]_PORT_A_data_in = RE1L136;
CF1_q_a[4]_PORT_A_data_in_reg = DFFE(CF1_q_a[4]_PORT_A_data_in, CF1_q_a[4]_clock_0, , , CF1_q_a[4]_clock_enable_0);
CF1_q_a[4]_PORT_A_address = BUS(RE1L119, RE1L120, RE1L121, RE1L122, RE1L123, RE1L124, RE1L125, RE1L126);
CF1_q_a[4]_PORT_A_address_reg = DFFE(CF1_q_a[4]_PORT_A_address, CF1_q_a[4]_clock_0, , , CF1_q_a[4]_clock_enable_0);
CF1_q_a[4]_PORT_A_write_enable = RE1L164;
CF1_q_a[4]_PORT_A_write_enable_reg = DFFE(CF1_q_a[4]_PORT_A_write_enable, CF1_q_a[4]_clock_0, , , CF1_q_a[4]_clock_enable_0);
CF1_q_a[4]_PORT_A_read_enable = !RE1L164;
CF1_q_a[4]_PORT_A_read_enable_reg = DFFE(CF1_q_a[4]_PORT_A_read_enable, CF1_q_a[4]_clock_0, , , CF1_q_a[4]_clock_enable_0);
CF1_q_a[4]_PORT_A_byte_mask = RE1L127;
CF1_q_a[4]_PORT_A_byte_mask_reg = DFFE(CF1_q_a[4]_PORT_A_byte_mask, CF1_q_a[4]_clock_0, , , CF1_q_a[4]_clock_enable_0);
CF1_q_a[4]_clock_0 = KF1_outclk_wire[0];
CF1_q_a[4]_clock_enable_0 = RE1_ociram_reset_req;
CF1_q_a[4]_PORT_A_data_out = MEMORY(CF1_q_a[4]_PORT_A_data_in_reg, , CF1_q_a[4]_PORT_A_address_reg, , CF1_q_a[4]_PORT_A_write_enable_reg, CF1_q_a[4]_PORT_A_read_enable_reg, , , CF1_q_a[4]_PORT_A_byte_mask_reg, , CF1_q_a[4]_clock_0, , CF1_q_a[4]_clock_enable_0, , , , , );
CF1_q_a[4] = CF1_q_a[4]_PORT_A_data_out[0];


--U1L2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~1
U1L2_adder_eqn = ( !LC2_counter_reg_bit[4] ) + ( GND ) + ( U1L19 );
U1L2 = SUM(U1L2_adder_eqn);

--U1L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~2
U1L3_adder_eqn = ( !LC2_counter_reg_bit[4] ) + ( GND ) + ( U1L19 );
U1L3 = CARRY(U1L3_adder_eqn);


--U1L6 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~5
U1L6_adder_eqn = ( !LC2_counter_reg_bit[5] ) + ( GND ) + ( U1L3 );
U1L6 = SUM(U1L6_adder_eqn);

--U1L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~6
U1L7_adder_eqn = ( !LC2_counter_reg_bit[5] ) + ( GND ) + ( U1L3 );
U1L7 = CARRY(U1L7_adder_eqn);


--U1L10 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~9
U1L10_adder_eqn = ( !HC2_b_full ) + ( VCC ) + ( U1L7 );
U1L10 = SUM(U1L10_adder_eqn);

--U1L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~10
U1L11_adder_eqn = ( !HC2_b_full ) + ( VCC ) + ( U1L7 );
U1L11 = CARRY(U1L11_adder_eqn);


--U1L14 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~13
U1L14_adder_eqn = ( VCC ) + ( GND ) + ( U1L11 );
U1L14 = SUM(U1L14_adder_eqn);


--U1L18 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~17
U1L18_adder_eqn = ( !LC2_counter_reg_bit[3] ) + ( GND ) + ( U1L27 );
U1L18 = SUM(U1L18_adder_eqn);

--U1L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~18
U1L19_adder_eqn = ( !LC2_counter_reg_bit[3] ) + ( GND ) + ( U1L27 );
U1L19 = CARRY(U1L19_adder_eqn);


--U1L22 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~21
U1L22_adder_eqn = ( !LC2_counter_reg_bit[0] ) + ( !LC2_counter_reg_bit[1] ) + ( !VCC );
U1L22 = SUM(U1L22_adder_eqn);

--U1L23 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~22
U1L23_adder_eqn = ( !LC2_counter_reg_bit[0] ) + ( !LC2_counter_reg_bit[1] ) + ( !VCC );
U1L23 = CARRY(U1L23_adder_eqn);


--U1L26 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~25
U1L26_adder_eqn = ( !LC2_counter_reg_bit[2] ) + ( GND ) + ( U1L23 );
U1L26 = SUM(U1L26_adder_eqn);

--U1L27 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~26
U1L27_adder_eqn = ( !LC2_counter_reg_bit[2] ) + ( GND ) + ( U1L23 );
U1L27 = CARRY(U1L27_adder_eqn);


--UE1_sr[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21]
--register power-up is low

UE1_sr[21] = DFFEAS(UE1L66, A1L184,  ,  , UE1L28,  ,  , UE1L29,  );


--UE1_sr[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20]
--register power-up is low

UE1_sr[20] = DFFEAS(UE1L67, A1L184,  ,  , UE1L28,  ,  , UE1L29,  );


--CF1_q_a[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CF1_q_a[2]_PORT_A_data_in = RE1L134;
CF1_q_a[2]_PORT_A_data_in_reg = DFFE(CF1_q_a[2]_PORT_A_data_in, CF1_q_a[2]_clock_0, , , CF1_q_a[2]_clock_enable_0);
CF1_q_a[2]_PORT_A_address = BUS(RE1L119, RE1L120, RE1L121, RE1L122, RE1L123, RE1L124, RE1L125, RE1L126);
CF1_q_a[2]_PORT_A_address_reg = DFFE(CF1_q_a[2]_PORT_A_address, CF1_q_a[2]_clock_0, , , CF1_q_a[2]_clock_enable_0);
CF1_q_a[2]_PORT_A_write_enable = RE1L164;
CF1_q_a[2]_PORT_A_write_enable_reg = DFFE(CF1_q_a[2]_PORT_A_write_enable, CF1_q_a[2]_clock_0, , , CF1_q_a[2]_clock_enable_0);
CF1_q_a[2]_PORT_A_read_enable = !RE1L164;
CF1_q_a[2]_PORT_A_read_enable_reg = DFFE(CF1_q_a[2]_PORT_A_read_enable, CF1_q_a[2]_clock_0, , , CF1_q_a[2]_clock_enable_0);
CF1_q_a[2]_PORT_A_byte_mask = RE1L127;
CF1_q_a[2]_PORT_A_byte_mask_reg = DFFE(CF1_q_a[2]_PORT_A_byte_mask, CF1_q_a[2]_clock_0, , , CF1_q_a[2]_clock_enable_0);
CF1_q_a[2]_clock_0 = KF1_outclk_wire[0];
CF1_q_a[2]_clock_enable_0 = RE1_ociram_reset_req;
CF1_q_a[2]_PORT_A_data_out = MEMORY(CF1_q_a[2]_PORT_A_data_in_reg, , CF1_q_a[2]_PORT_A_address_reg, , CF1_q_a[2]_PORT_A_write_enable_reg, CF1_q_a[2]_PORT_A_read_enable_reg, , , CF1_q_a[2]_PORT_A_byte_mask_reg, , CF1_q_a[2]_clock_0, , CF1_q_a[2]_clock_enable_0, , , , , );
CF1_q_a[2] = CF1_q_a[2]_PORT_A_data_out[0];


--CF1_q_a[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CF1_q_a[3]_PORT_A_data_in = RE1L135;
CF1_q_a[3]_PORT_A_data_in_reg = DFFE(CF1_q_a[3]_PORT_A_data_in, CF1_q_a[3]_clock_0, , , CF1_q_a[3]_clock_enable_0);
CF1_q_a[3]_PORT_A_address = BUS(RE1L119, RE1L120, RE1L121, RE1L122, RE1L123, RE1L124, RE1L125, RE1L126);
CF1_q_a[3]_PORT_A_address_reg = DFFE(CF1_q_a[3]_PORT_A_address, CF1_q_a[3]_clock_0, , , CF1_q_a[3]_clock_enable_0);
CF1_q_a[3]_PORT_A_write_enable = RE1L164;
CF1_q_a[3]_PORT_A_write_enable_reg = DFFE(CF1_q_a[3]_PORT_A_write_enable, CF1_q_a[3]_clock_0, , , CF1_q_a[3]_clock_enable_0);
CF1_q_a[3]_PORT_A_read_enable = !RE1L164;
CF1_q_a[3]_PORT_A_read_enable_reg = DFFE(CF1_q_a[3]_PORT_A_read_enable, CF1_q_a[3]_clock_0, , , CF1_q_a[3]_clock_enable_0);
CF1_q_a[3]_PORT_A_byte_mask = RE1L127;
CF1_q_a[3]_PORT_A_byte_mask_reg = DFFE(CF1_q_a[3]_PORT_A_byte_mask, CF1_q_a[3]_clock_0, , , CF1_q_a[3]_clock_enable_0);
CF1_q_a[3]_clock_0 = KF1_outclk_wire[0];
CF1_q_a[3]_clock_enable_0 = RE1_ociram_reset_req;
CF1_q_a[3]_PORT_A_data_out = MEMORY(CF1_q_a[3]_PORT_A_data_in_reg, , CF1_q_a[3]_PORT_A_address_reg, , CF1_q_a[3]_PORT_A_write_enable_reg, CF1_q_a[3]_PORT_A_read_enable_reg, , , CF1_q_a[3]_PORT_A_byte_mask_reg, , CF1_q_a[3]_clock_0, , CF1_q_a[3]_clock_enable_0, , , , , );
CF1_q_a[3] = CF1_q_a[3]_PORT_A_data_out[0];


--YD1_av_ld_byte0_data[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]
--register power-up is low

YD1_av_ld_byte0_data[1] = DFFEAS(GD1L65, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L938, YD1_av_ld_byte1_data[1],  ,  , YD1L1051);


--XC1_data_reg[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[2]
--register power-up is low

XC1_data_reg[2] = DFFEAS(XC1L34, KF1_outclk_wire[0], !BB1_r_sync_rst,  , MC8_rp_valid,  ,  , XC1L2,  );


--PC3_av_readdata_pre[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]
--register power-up is low

PC3_av_readdata_pre[2] = DFFEAS(A1L212, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , JC2_q_b[2],  ,  , U1_read_0);


--R1_readdata[2] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[2]
--register power-up is low

R1_readdata[2] = DFFEAS(R1L68, KF1_outclk_wire[0],  ,  , R1L21,  ,  , BB1_r_sync_rst,  );


--S1_readdata[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[2]
--register power-up is low

S1_readdata[2] = DFFEAS(S1L89, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--JC1_q_b[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
JC1_q_b[0]_PORT_A_data_in = YD1_d_writedata[0];
JC1_q_b[0]_PORT_A_data_in_reg = DFFE(JC1_q_b[0]_PORT_A_data_in, JC1_q_b[0]_clock_0, , , );
JC1_q_b[0]_PORT_A_address = BUS(KC2_counter_reg_bit[0], KC2_counter_reg_bit[1], KC2_counter_reg_bit[2], KC2_counter_reg_bit[3], KC2_counter_reg_bit[4], KC2_counter_reg_bit[5]);
JC1_q_b[0]_PORT_A_address_reg = DFFE(JC1_q_b[0]_PORT_A_address, JC1_q_b[0]_clock_0, , , );
JC1_q_b[0]_PORT_B_address = BUS(KC1_counter_reg_bit[0], KC1_counter_reg_bit[1], KC1_counter_reg_bit[2], KC1_counter_reg_bit[3], KC1_counter_reg_bit[4], KC1_counter_reg_bit[5]);
JC1_q_b[0]_PORT_B_address_reg = DFFE(JC1_q_b[0]_PORT_B_address, JC1_q_b[0]_clock_1, , , JC1_q_b[0]_clock_enable_1);
JC1_q_b[0]_PORT_A_write_enable = U1_fifo_wr;
JC1_q_b[0]_PORT_A_write_enable_reg = DFFE(JC1_q_b[0]_PORT_A_write_enable, JC1_q_b[0]_clock_0, , , );
JC1_q_b[0]_PORT_B_read_enable = VCC;
JC1_q_b[0]_PORT_B_read_enable_reg = DFFE(JC1_q_b[0]_PORT_B_read_enable, JC1_q_b[0]_clock_1, , , JC1_q_b[0]_clock_enable_1);
JC1_q_b[0]_clock_0 = KF1_outclk_wire[0];
JC1_q_b[0]_clock_1 = KF1_outclk_wire[0];
JC1_q_b[0]_clock_enable_0 = U1_fifo_wr;
JC1_q_b[0]_clock_enable_1 = U1L82;
JC1_q_b[0]_PORT_B_data_out = MEMORY(JC1_q_b[0]_PORT_A_data_in_reg, , JC1_q_b[0]_PORT_A_address_reg, JC1_q_b[0]_PORT_B_address_reg, JC1_q_b[0]_PORT_A_write_enable_reg, , , JC1_q_b[0]_PORT_B_read_enable_reg, , , JC1_q_b[0]_clock_0, JC1_q_b[0]_clock_1, JC1_q_b[0]_clock_enable_0, JC1_q_b[0]_clock_enable_1, , , , );
JC1_q_b[0] = JC1_q_b[0]_PORT_B_data_out[0];


--AC1_count[6] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]
--register power-up is low

AC1_count[6] = AMPP_FUNCTION(A1L158, AC1_count[5], !A1L150, !A1L156, AC1L57);


--UE1_sr[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]
--register power-up is low

UE1_sr[25] = DFFEAS(UE1L68, A1L184,  ,  , UE1L28,  ,  , UE1L29,  );


--UE1_sr[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5]
--register power-up is low

UE1_sr[5] = DFFEAS(UE1L69, A1L184,  ,  , UE1L25,  ,  , UE1L24,  );


--GE1_break_readreg[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]
--register power-up is low

GE1_break_readreg[3] = DFFEAS(TE1_jdo[3], KF1_outclk_wire[0],  ,  , GE1L18,  ,  , GE1L19,  );


--UE1_sr[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27]
--register power-up is low

UE1_sr[27] = DFFEAS(UE1L70, A1L184,  ,  , UE1L28,  ,  , UE1L29,  );


--UE1_sr[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26]
--register power-up is low

UE1_sr[26] = DFFEAS(UE1L71, A1L184,  ,  , UE1L28,  ,  , UE1L29,  );


--UE1_sr[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28]
--register power-up is low

UE1_sr[28] = DFFEAS(UE1L72, A1L184,  ,  , UE1L28,  ,  , UE1L29,  );


--RE1L23 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21
RE1L23_adder_eqn = ( RE1_MonAReg[5] ) + ( GND ) + ( RE1L16 );
RE1L23 = SUM(RE1L23_adder_eqn);

--RE1L24 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~22
RE1L24_adder_eqn = ( RE1_MonAReg[5] ) + ( GND ) + ( RE1L16 );
RE1L24 = CARRY(RE1L24_adder_eqn);


--RE1L27 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25
RE1L27_adder_eqn = ( RE1_MonAReg[6] ) + ( GND ) + ( RE1L24 );
RE1L27 = SUM(RE1L27_adder_eqn);

--RE1L28 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~26
RE1L28_adder_eqn = ( RE1_MonAReg[6] ) + ( GND ) + ( RE1L24 );
RE1L28 = CARRY(RE1L28_adder_eqn);


--RE1L31 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29
RE1L31_adder_eqn = ( RE1_MonAReg[7] ) + ( GND ) + ( RE1L28 );
RE1L31 = SUM(RE1L31_adder_eqn);

--RE1L32 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~30
RE1L32_adder_eqn = ( RE1_MonAReg[7] ) + ( GND ) + ( RE1L28 );
RE1L32 = CARRY(RE1L32_adder_eqn);


--RE1L35 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33
RE1L35_adder_eqn = ( RE1_MonAReg[8] ) + ( GND ) + ( RE1L32 );
RE1L35 = SUM(RE1L35_adder_eqn);

--RE1L36 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~34
RE1L36_adder_eqn = ( RE1_MonAReg[8] ) + ( GND ) + ( RE1L32 );
RE1L36 = CARRY(RE1L36_adder_eqn);


--WB1_shiftreg_data[23] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[23]
--register power-up is low

WB1_shiftreg_data[23] = DFFEAS(WB1L76, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--WB1_shiftreg_mask[23] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[23]
--register power-up is low

WB1_shiftreg_mask[23] = DFFEAS(WB1L129, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--QB3_q_b[11] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB3_q_b[11]_PORT_A_data_in = YD1_d_writedata[11];
QB3_q_b[11]_PORT_A_data_in_reg = DFFE(QB3_q_b[11]_PORT_A_data_in, QB3_q_b[11]_clock_0, , , );
QB3_q_b[11]_PORT_A_address = BUS(TB3_counter_reg_bit[0], TB3_counter_reg_bit[1], TB3_counter_reg_bit[2], TB3_counter_reg_bit[3], TB3_counter_reg_bit[4], TB3_counter_reg_bit[5], TB3_counter_reg_bit[6]);
QB3_q_b[11]_PORT_A_address_reg = DFFE(QB3_q_b[11]_PORT_A_address, QB3_q_b[11]_clock_0, , , );
QB3_q_b[11]_PORT_B_address = BUS(NB3L22, NB3L23, NB3L24, NB3L25, NB3L26, NB3L27, NB3L28);
QB3_q_b[11]_PORT_B_address_reg = DFFE(QB3_q_b[11]_PORT_B_address, QB3_q_b[11]_clock_1, , , );
QB3_q_b[11]_PORT_A_write_enable = HB1L68;
QB3_q_b[11]_PORT_A_write_enable_reg = DFFE(QB3_q_b[11]_PORT_A_write_enable, QB3_q_b[11]_clock_0, , , );
QB3_q_b[11]_PORT_B_read_enable = VCC;
QB3_q_b[11]_PORT_B_read_enable_reg = DFFE(QB3_q_b[11]_PORT_B_read_enable, QB3_q_b[11]_clock_1, , , );
QB3_q_b[11]_clock_0 = KF1_outclk_wire[0];
QB3_q_b[11]_clock_1 = KF1_outclk_wire[0];
QB3_q_b[11]_clock_enable_0 = HB1L68;
QB3_q_b[11]_PORT_B_data_out = MEMORY(QB3_q_b[11]_PORT_A_data_in_reg, , QB3_q_b[11]_PORT_A_address_reg, QB3_q_b[11]_PORT_B_address_reg, QB3_q_b[11]_PORT_A_write_enable_reg, , , QB3_q_b[11]_PORT_B_read_enable_reg, , , QB3_q_b[11]_clock_0, QB3_q_b[11]_clock_1, QB3_q_b[11]_clock_enable_0, , , , , );
QB3_q_b[11] = QB3_q_b[11]_PORT_B_data_out[0];


--QB4_q_b[11] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB4_q_b[11]_PORT_A_data_in = YD1_d_writedata[11];
QB4_q_b[11]_PORT_A_data_in_reg = DFFE(QB4_q_b[11]_PORT_A_data_in, QB4_q_b[11]_clock_0, , , );
QB4_q_b[11]_PORT_A_address = BUS(TB4_counter_reg_bit[0], TB4_counter_reg_bit[1], TB4_counter_reg_bit[2], TB4_counter_reg_bit[3], TB4_counter_reg_bit[4], TB4_counter_reg_bit[5], TB4_counter_reg_bit[6]);
QB4_q_b[11]_PORT_A_address_reg = DFFE(QB4_q_b[11]_PORT_A_address, QB4_q_b[11]_clock_0, , , );
QB4_q_b[11]_PORT_B_address = BUS(NB4L22, NB4L23, NB4L24, NB4L25, NB4L26, NB4L27, NB4L28);
QB4_q_b[11]_PORT_B_address_reg = DFFE(QB4_q_b[11]_PORT_B_address, QB4_q_b[11]_clock_1, , , );
QB4_q_b[11]_PORT_A_write_enable = HB1L70;
QB4_q_b[11]_PORT_A_write_enable_reg = DFFE(QB4_q_b[11]_PORT_A_write_enable, QB4_q_b[11]_clock_0, , , );
QB4_q_b[11]_PORT_B_read_enable = VCC;
QB4_q_b[11]_PORT_B_read_enable_reg = DFFE(QB4_q_b[11]_PORT_B_read_enable, QB4_q_b[11]_clock_1, , , );
QB4_q_b[11]_clock_0 = KF1_outclk_wire[0];
QB4_q_b[11]_clock_1 = KF1_outclk_wire[0];
QB4_q_b[11]_clock_enable_0 = HB1L70;
QB4_q_b[11]_PORT_B_data_out = MEMORY(QB4_q_b[11]_PORT_A_data_in_reg, , QB4_q_b[11]_PORT_A_address_reg, QB4_q_b[11]_PORT_B_address_reg, QB4_q_b[11]_PORT_A_write_enable_reg, , , QB4_q_b[11]_PORT_B_read_enable_reg, , , QB4_q_b[11]_clock_0, QB4_q_b[11]_clock_1, QB4_q_b[11]_clock_enable_0, , , , , );
QB4_q_b[11] = QB4_q_b[11]_PORT_B_data_out[0];


--HB1_data_out_shift_reg[10] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[10]
--register power-up is low

HB1_data_out_shift_reg[10] = DFFEAS(HB1L96, KF1_outclk_wire[0],  ,  , HB1L83,  ,  , HB1L81,  );


--QD1_ram_block1a3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a3
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QD1_ram_block1a3_PORT_A_data_in = W1_za_data[3];
QD1_ram_block1a3_PORT_A_data_in_reg = DFFE(QD1_ram_block1a3_PORT_A_data_in, QD1_ram_block1a3_clock_0, , , );
QD1_ram_block1a3_PORT_A_address = BUS(NC9_wr_ptr[0], NC9_wr_ptr[1], NC9_wr_ptr[2]);
QD1_ram_block1a3_PORT_A_address_reg = DFFE(QD1_ram_block1a3_PORT_A_address, QD1_ram_block1a3_clock_0, , , );
QD1_ram_block1a3_PORT_B_address = BUS(NC9L10, NC9L11, NC9L12);
QD1_ram_block1a3_PORT_B_address_reg = DFFE(QD1_ram_block1a3_PORT_B_address, QD1_ram_block1a3_clock_0, , , );
QD1_ram_block1a3_PORT_A_write_enable = NC9_write;
QD1_ram_block1a3_PORT_A_write_enable_reg = DFFE(QD1_ram_block1a3_PORT_A_write_enable, QD1_ram_block1a3_clock_0, , , );
QD1_ram_block1a3_PORT_B_read_enable = VCC;
QD1_ram_block1a3_PORT_B_read_enable_reg = DFFE(QD1_ram_block1a3_PORT_B_read_enable, QD1_ram_block1a3_clock_0, , , );
QD1_ram_block1a3_clock_0 = KF1_outclk_wire[0];
QD1_ram_block1a3_PORT_B_data_out = MEMORY(QD1_ram_block1a3_PORT_A_data_in_reg, , QD1_ram_block1a3_PORT_A_address_reg, QD1_ram_block1a3_PORT_B_address_reg, QD1_ram_block1a3_PORT_A_write_enable_reg, , , QD1_ram_block1a3_PORT_B_read_enable_reg, , , QD1_ram_block1a3_clock_0, , , , , , , );
QD1_ram_block1a3 = QD1_ram_block1a3_PORT_B_data_out[0];


--JC2_q_b[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
JC2_q_b[3]_PORT_A_data_in = AC1_wdata[3];
JC2_q_b[3]_PORT_A_data_in_reg = DFFE(JC2_q_b[3]_PORT_A_data_in, JC2_q_b[3]_clock_0, , , );
JC2_q_b[3]_PORT_A_address = BUS(KC4_counter_reg_bit[0], KC4_counter_reg_bit[1], KC4_counter_reg_bit[2], KC4_counter_reg_bit[3], KC4_counter_reg_bit[4], KC4_counter_reg_bit[5]);
JC2_q_b[3]_PORT_A_address_reg = DFFE(JC2_q_b[3]_PORT_A_address, JC2_q_b[3]_clock_0, , , );
JC2_q_b[3]_PORT_B_address = BUS(KC3_counter_reg_bit[0], KC3_counter_reg_bit[1], KC3_counter_reg_bit[2], KC3_counter_reg_bit[3], KC3_counter_reg_bit[4], KC3_counter_reg_bit[5]);
JC2_q_b[3]_PORT_B_address_reg = DFFE(JC2_q_b[3]_PORT_B_address, JC2_q_b[3]_clock_1, , , JC2_q_b[3]_clock_enable_1);
JC2_q_b[3]_PORT_A_write_enable = U1_wr_rfifo;
JC2_q_b[3]_PORT_A_write_enable_reg = DFFE(JC2_q_b[3]_PORT_A_write_enable, JC2_q_b[3]_clock_0, , , );
JC2_q_b[3]_PORT_B_read_enable = VCC;
JC2_q_b[3]_PORT_B_read_enable_reg = DFFE(JC2_q_b[3]_PORT_B_read_enable, JC2_q_b[3]_clock_1, , , JC2_q_b[3]_clock_enable_1);
JC2_q_b[3]_clock_0 = KF1_outclk_wire[0];
JC2_q_b[3]_clock_1 = KF1_outclk_wire[0];
JC2_q_b[3]_clock_enable_0 = U1_wr_rfifo;
JC2_q_b[3]_clock_enable_1 = U1L85;
JC2_q_b[3]_PORT_B_data_out = MEMORY(JC2_q_b[3]_PORT_A_data_in_reg, , JC2_q_b[3]_PORT_A_address_reg, JC2_q_b[3]_PORT_B_address_reg, JC2_q_b[3]_PORT_A_write_enable_reg, , , JC2_q_b[3]_PORT_B_read_enable_reg, , , JC2_q_b[3]_clock_0, JC2_q_b[3]_clock_1, JC2_q_b[3]_clock_enable_0, JC2_q_b[3]_clock_enable_1, , , , );
JC2_q_b[3] = JC2_q_b[3]_PORT_B_data_out[0];


--QB2_q_b[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB2_q_b[3]_PORT_A_data_in = GB1_data_in_shift_reg[3];
QB2_q_b[3]_PORT_A_data_in_reg = DFFE(QB2_q_b[3]_PORT_A_data_in, QB2_q_b[3]_clock_0, , , );
QB2_q_b[3]_PORT_A_address = BUS(TB2_counter_reg_bit[0], TB2_counter_reg_bit[1], TB2_counter_reg_bit[2], TB2_counter_reg_bit[3], TB2_counter_reg_bit[4], TB2_counter_reg_bit[5], TB2_counter_reg_bit[6]);
QB2_q_b[3]_PORT_A_address_reg = DFFE(QB2_q_b[3]_PORT_A_address, QB2_q_b[3]_clock_0, , , );
QB2_q_b[3]_PORT_B_address = BUS(NB2L24, NB2L25, NB2L26, NB2L27, NB2L28, NB2L29, NB2L30);
QB2_q_b[3]_PORT_B_address_reg = DFFE(QB2_q_b[3]_PORT_B_address, QB2_q_b[3]_clock_1, , , );
QB2_q_b[3]_PORT_A_write_enable = GB1L1;
QB2_q_b[3]_PORT_A_write_enable_reg = DFFE(QB2_q_b[3]_PORT_A_write_enable, QB2_q_b[3]_clock_0, , , );
QB2_q_b[3]_PORT_B_read_enable = VCC;
QB2_q_b[3]_PORT_B_read_enable_reg = DFFE(QB2_q_b[3]_PORT_B_read_enable, QB2_q_b[3]_clock_1, , , );
QB2_q_b[3]_clock_0 = KF1_outclk_wire[0];
QB2_q_b[3]_clock_1 = KF1_outclk_wire[0];
QB2_q_b[3]_clock_enable_0 = GB1L1;
QB2_q_b[3]_PORT_B_data_out = MEMORY(QB2_q_b[3]_PORT_A_data_in_reg, , QB2_q_b[3]_PORT_A_address_reg, QB2_q_b[3]_PORT_B_address_reg, QB2_q_b[3]_PORT_A_write_enable_reg, , , QB2_q_b[3]_PORT_B_read_enable_reg, , , QB2_q_b[3]_clock_0, QB2_q_b[3]_clock_1, QB2_q_b[3]_clock_enable_0, , , , , );
QB2_q_b[3] = QB2_q_b[3]_PORT_B_data_out[0];


--QB1_q_b[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB1_q_b[3]_PORT_A_data_in = GB1_data_in_shift_reg[3];
QB1_q_b[3]_PORT_A_data_in_reg = DFFE(QB1_q_b[3]_PORT_A_data_in, QB1_q_b[3]_clock_0, , , );
QB1_q_b[3]_PORT_A_address = BUS(TB1_counter_reg_bit[0], TB1_counter_reg_bit[1], TB1_counter_reg_bit[2], TB1_counter_reg_bit[3], TB1_counter_reg_bit[4], TB1_counter_reg_bit[5], TB1_counter_reg_bit[6]);
QB1_q_b[3]_PORT_A_address_reg = DFFE(QB1_q_b[3]_PORT_A_address, QB1_q_b[3]_clock_0, , , );
QB1_q_b[3]_PORT_B_address = BUS(NB1L24, NB1L25, NB1L26, NB1L27, NB1L28, NB1L29, NB1L30);
QB1_q_b[3]_PORT_B_address_reg = DFFE(QB1_q_b[3]_PORT_B_address, QB1_q_b[3]_clock_1, , , );
QB1_q_b[3]_PORT_A_write_enable = GB1L4;
QB1_q_b[3]_PORT_A_write_enable_reg = DFFE(QB1_q_b[3]_PORT_A_write_enable, QB1_q_b[3]_clock_0, , , );
QB1_q_b[3]_PORT_B_read_enable = VCC;
QB1_q_b[3]_PORT_B_read_enable_reg = DFFE(QB1_q_b[3]_PORT_B_read_enable, QB1_q_b[3]_clock_1, , , );
QB1_q_b[3]_clock_0 = KF1_outclk_wire[0];
QB1_q_b[3]_clock_1 = KF1_outclk_wire[0];
QB1_q_b[3]_clock_enable_0 = GB1L4;
QB1_q_b[3]_PORT_B_data_out = MEMORY(QB1_q_b[3]_PORT_A_data_in_reg, , QB1_q_b[3]_PORT_A_address_reg, QB1_q_b[3]_PORT_B_address_reg, QB1_q_b[3]_PORT_A_write_enable_reg, , , QB1_q_b[3]_PORT_B_read_enable_reg, , , QB1_q_b[3]_clock_0, QB1_q_b[3]_clock_1, QB1_q_b[3]_clock_enable_0, , , , , );
QB1_q_b[3] = QB1_q_b[3]_PORT_B_data_out[0];


--GB1_right_audio_fifo_read_space[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[3]
--register power-up is low

GB1_right_audio_fifo_read_space[3] = DFFEAS(SB2_counter_reg_bit[3], KF1_outclk_wire[0],  ,  ,  ,  ,  , R1L7,  );


--S1_address_reg[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[3]
--register power-up is low

S1_address_reg[3] = DFFEAS(YD1_d_writedata[3], KF1_outclk_wire[0],  ,  , S1L23,  ,  , S1_internal_reset,  );


--WB1_shiftreg_data[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[4]
--register power-up is low

WB1_shiftreg_data[4] = DFFEAS(WB1L77, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--CF1_q_a[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CF1_q_a[11]_PORT_A_data_in = RE1L143;
CF1_q_a[11]_PORT_A_data_in_reg = DFFE(CF1_q_a[11]_PORT_A_data_in, CF1_q_a[11]_clock_0, , , CF1_q_a[11]_clock_enable_0);
CF1_q_a[11]_PORT_A_address = BUS(RE1L119, RE1L120, RE1L121, RE1L122, RE1L123, RE1L124, RE1L125, RE1L126);
CF1_q_a[11]_PORT_A_address_reg = DFFE(CF1_q_a[11]_PORT_A_address, CF1_q_a[11]_clock_0, , , CF1_q_a[11]_clock_enable_0);
CF1_q_a[11]_PORT_A_write_enable = RE1L164;
CF1_q_a[11]_PORT_A_write_enable_reg = DFFE(CF1_q_a[11]_PORT_A_write_enable, CF1_q_a[11]_clock_0, , , CF1_q_a[11]_clock_enable_0);
CF1_q_a[11]_PORT_A_read_enable = !RE1L164;
CF1_q_a[11]_PORT_A_read_enable_reg = DFFE(CF1_q_a[11]_PORT_A_read_enable, CF1_q_a[11]_clock_0, , , CF1_q_a[11]_clock_enable_0);
CF1_q_a[11]_PORT_A_byte_mask = RE1L128;
CF1_q_a[11]_PORT_A_byte_mask_reg = DFFE(CF1_q_a[11]_PORT_A_byte_mask, CF1_q_a[11]_clock_0, , , CF1_q_a[11]_clock_enable_0);
CF1_q_a[11]_clock_0 = KF1_outclk_wire[0];
CF1_q_a[11]_clock_enable_0 = RE1_ociram_reset_req;
CF1_q_a[11]_PORT_A_data_out = MEMORY(CF1_q_a[11]_PORT_A_data_in_reg, , CF1_q_a[11]_PORT_A_address_reg, , CF1_q_a[11]_PORT_A_write_enable_reg, CF1_q_a[11]_PORT_A_read_enable_reg, , , CF1_q_a[11]_PORT_A_byte_mask_reg, , CF1_q_a[11]_clock_0, , CF1_q_a[11]_clock_enable_0, , , , , );
CF1_q_a[11] = CF1_q_a[11]_PORT_A_data_out[0];


--CF1_q_a[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CF1_q_a[12]_PORT_A_data_in = RE1L144;
CF1_q_a[12]_PORT_A_data_in_reg = DFFE(CF1_q_a[12]_PORT_A_data_in, CF1_q_a[12]_clock_0, , , CF1_q_a[12]_clock_enable_0);
CF1_q_a[12]_PORT_A_address = BUS(RE1L119, RE1L120, RE1L121, RE1L122, RE1L123, RE1L124, RE1L125, RE1L126);
CF1_q_a[12]_PORT_A_address_reg = DFFE(CF1_q_a[12]_PORT_A_address, CF1_q_a[12]_clock_0, , , CF1_q_a[12]_clock_enable_0);
CF1_q_a[12]_PORT_A_write_enable = RE1L164;
CF1_q_a[12]_PORT_A_write_enable_reg = DFFE(CF1_q_a[12]_PORT_A_write_enable, CF1_q_a[12]_clock_0, , , CF1_q_a[12]_clock_enable_0);
CF1_q_a[12]_PORT_A_read_enable = !RE1L164;
CF1_q_a[12]_PORT_A_read_enable_reg = DFFE(CF1_q_a[12]_PORT_A_read_enable, CF1_q_a[12]_clock_0, , , CF1_q_a[12]_clock_enable_0);
CF1_q_a[12]_PORT_A_byte_mask = RE1L128;
CF1_q_a[12]_PORT_A_byte_mask_reg = DFFE(CF1_q_a[12]_PORT_A_byte_mask, CF1_q_a[12]_clock_0, , , CF1_q_a[12]_clock_enable_0);
CF1_q_a[12]_clock_0 = KF1_outclk_wire[0];
CF1_q_a[12]_clock_enable_0 = RE1_ociram_reset_req;
CF1_q_a[12]_PORT_A_data_out = MEMORY(CF1_q_a[12]_PORT_A_data_in_reg, , CF1_q_a[12]_PORT_A_address_reg, , CF1_q_a[12]_PORT_A_write_enable_reg, CF1_q_a[12]_PORT_A_read_enable_reg, , , CF1_q_a[12]_PORT_A_byte_mask_reg, , CF1_q_a[12]_clock_0, , CF1_q_a[12]_clock_enable_0, , , , , );
CF1_q_a[12] = CF1_q_a[12]_PORT_A_data_out[0];


--CF1_q_a[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CF1_q_a[13]_PORT_A_data_in = RE1L145;
CF1_q_a[13]_PORT_A_data_in_reg = DFFE(CF1_q_a[13]_PORT_A_data_in, CF1_q_a[13]_clock_0, , , CF1_q_a[13]_clock_enable_0);
CF1_q_a[13]_PORT_A_address = BUS(RE1L119, RE1L120, RE1L121, RE1L122, RE1L123, RE1L124, RE1L125, RE1L126);
CF1_q_a[13]_PORT_A_address_reg = DFFE(CF1_q_a[13]_PORT_A_address, CF1_q_a[13]_clock_0, , , CF1_q_a[13]_clock_enable_0);
CF1_q_a[13]_PORT_A_write_enable = RE1L164;
CF1_q_a[13]_PORT_A_write_enable_reg = DFFE(CF1_q_a[13]_PORT_A_write_enable, CF1_q_a[13]_clock_0, , , CF1_q_a[13]_clock_enable_0);
CF1_q_a[13]_PORT_A_read_enable = !RE1L164;
CF1_q_a[13]_PORT_A_read_enable_reg = DFFE(CF1_q_a[13]_PORT_A_read_enable, CF1_q_a[13]_clock_0, , , CF1_q_a[13]_clock_enable_0);
CF1_q_a[13]_PORT_A_byte_mask = RE1L128;
CF1_q_a[13]_PORT_A_byte_mask_reg = DFFE(CF1_q_a[13]_PORT_A_byte_mask, CF1_q_a[13]_clock_0, , , CF1_q_a[13]_clock_enable_0);
CF1_q_a[13]_clock_0 = KF1_outclk_wire[0];
CF1_q_a[13]_clock_enable_0 = RE1_ociram_reset_req;
CF1_q_a[13]_PORT_A_data_out = MEMORY(CF1_q_a[13]_PORT_A_data_in_reg, , CF1_q_a[13]_PORT_A_address_reg, , CF1_q_a[13]_PORT_A_write_enable_reg, CF1_q_a[13]_PORT_A_read_enable_reg, , , CF1_q_a[13]_PORT_A_byte_mask_reg, , CF1_q_a[13]_clock_0, , CF1_q_a[13]_clock_enable_0, , , , , );
CF1_q_a[13] = CF1_q_a[13]_PORT_A_data_out[0];


--CF1_q_a[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CF1_q_a[14]_PORT_A_data_in = RE1L146;
CF1_q_a[14]_PORT_A_data_in_reg = DFFE(CF1_q_a[14]_PORT_A_data_in, CF1_q_a[14]_clock_0, , , CF1_q_a[14]_clock_enable_0);
CF1_q_a[14]_PORT_A_address = BUS(RE1L119, RE1L120, RE1L121, RE1L122, RE1L123, RE1L124, RE1L125, RE1L126);
CF1_q_a[14]_PORT_A_address_reg = DFFE(CF1_q_a[14]_PORT_A_address, CF1_q_a[14]_clock_0, , , CF1_q_a[14]_clock_enable_0);
CF1_q_a[14]_PORT_A_write_enable = RE1L164;
CF1_q_a[14]_PORT_A_write_enable_reg = DFFE(CF1_q_a[14]_PORT_A_write_enable, CF1_q_a[14]_clock_0, , , CF1_q_a[14]_clock_enable_0);
CF1_q_a[14]_PORT_A_read_enable = !RE1L164;
CF1_q_a[14]_PORT_A_read_enable_reg = DFFE(CF1_q_a[14]_PORT_A_read_enable, CF1_q_a[14]_clock_0, , , CF1_q_a[14]_clock_enable_0);
CF1_q_a[14]_PORT_A_byte_mask = RE1L128;
CF1_q_a[14]_PORT_A_byte_mask_reg = DFFE(CF1_q_a[14]_PORT_A_byte_mask, CF1_q_a[14]_clock_0, , , CF1_q_a[14]_clock_enable_0);
CF1_q_a[14]_clock_0 = KF1_outclk_wire[0];
CF1_q_a[14]_clock_enable_0 = RE1_ociram_reset_req;
CF1_q_a[14]_PORT_A_data_out = MEMORY(CF1_q_a[14]_PORT_A_data_in_reg, , CF1_q_a[14]_PORT_A_address_reg, , CF1_q_a[14]_PORT_A_write_enable_reg, CF1_q_a[14]_PORT_A_read_enable_reg, , , CF1_q_a[14]_PORT_A_byte_mask_reg, , CF1_q_a[14]_clock_0, , CF1_q_a[14]_clock_enable_0, , , , , );
CF1_q_a[14] = CF1_q_a[14]_PORT_A_data_out[0];


--CF1_q_a[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CF1_q_a[15]_PORT_A_data_in = RE1L147;
CF1_q_a[15]_PORT_A_data_in_reg = DFFE(CF1_q_a[15]_PORT_A_data_in, CF1_q_a[15]_clock_0, , , CF1_q_a[15]_clock_enable_0);
CF1_q_a[15]_PORT_A_address = BUS(RE1L119, RE1L120, RE1L121, RE1L122, RE1L123, RE1L124, RE1L125, RE1L126);
CF1_q_a[15]_PORT_A_address_reg = DFFE(CF1_q_a[15]_PORT_A_address, CF1_q_a[15]_clock_0, , , CF1_q_a[15]_clock_enable_0);
CF1_q_a[15]_PORT_A_write_enable = RE1L164;
CF1_q_a[15]_PORT_A_write_enable_reg = DFFE(CF1_q_a[15]_PORT_A_write_enable, CF1_q_a[15]_clock_0, , , CF1_q_a[15]_clock_enable_0);
CF1_q_a[15]_PORT_A_read_enable = !RE1L164;
CF1_q_a[15]_PORT_A_read_enable_reg = DFFE(CF1_q_a[15]_PORT_A_read_enable, CF1_q_a[15]_clock_0, , , CF1_q_a[15]_clock_enable_0);
CF1_q_a[15]_PORT_A_byte_mask = RE1L128;
CF1_q_a[15]_PORT_A_byte_mask_reg = DFFE(CF1_q_a[15]_PORT_A_byte_mask, CF1_q_a[15]_clock_0, , , CF1_q_a[15]_clock_enable_0);
CF1_q_a[15]_clock_0 = KF1_outclk_wire[0];
CF1_q_a[15]_clock_enable_0 = RE1_ociram_reset_req;
CF1_q_a[15]_PORT_A_data_out = MEMORY(CF1_q_a[15]_PORT_A_data_in_reg, , CF1_q_a[15]_PORT_A_address_reg, , CF1_q_a[15]_PORT_A_write_enable_reg, CF1_q_a[15]_PORT_A_read_enable_reg, , , CF1_q_a[15]_PORT_A_byte_mask_reg, , CF1_q_a[15]_clock_0, , CF1_q_a[15]_clock_enable_0, , , , , );
CF1_q_a[15] = CF1_q_a[15]_PORT_A_data_out[0];


--CF1_q_a[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CF1_q_a[16]_PORT_A_data_in = RE1L148;
CF1_q_a[16]_PORT_A_data_in_reg = DFFE(CF1_q_a[16]_PORT_A_data_in, CF1_q_a[16]_clock_0, , , CF1_q_a[16]_clock_enable_0);
CF1_q_a[16]_PORT_A_address = BUS(RE1L119, RE1L120, RE1L121, RE1L122, RE1L123, RE1L124, RE1L125, RE1L126);
CF1_q_a[16]_PORT_A_address_reg = DFFE(CF1_q_a[16]_PORT_A_address, CF1_q_a[16]_clock_0, , , CF1_q_a[16]_clock_enable_0);
CF1_q_a[16]_PORT_A_write_enable = RE1L164;
CF1_q_a[16]_PORT_A_write_enable_reg = DFFE(CF1_q_a[16]_PORT_A_write_enable, CF1_q_a[16]_clock_0, , , CF1_q_a[16]_clock_enable_0);
CF1_q_a[16]_PORT_A_read_enable = !RE1L164;
CF1_q_a[16]_PORT_A_read_enable_reg = DFFE(CF1_q_a[16]_PORT_A_read_enable, CF1_q_a[16]_clock_0, , , CF1_q_a[16]_clock_enable_0);
CF1_q_a[16]_PORT_A_byte_mask = RE1L129;
CF1_q_a[16]_PORT_A_byte_mask_reg = DFFE(CF1_q_a[16]_PORT_A_byte_mask, CF1_q_a[16]_clock_0, , , CF1_q_a[16]_clock_enable_0);
CF1_q_a[16]_clock_0 = KF1_outclk_wire[0];
CF1_q_a[16]_clock_enable_0 = RE1_ociram_reset_req;
CF1_q_a[16]_PORT_A_data_out = MEMORY(CF1_q_a[16]_PORT_A_data_in_reg, , CF1_q_a[16]_PORT_A_address_reg, , CF1_q_a[16]_PORT_A_write_enable_reg, CF1_q_a[16]_PORT_A_read_enable_reg, , , CF1_q_a[16]_PORT_A_byte_mask_reg, , CF1_q_a[16]_clock_0, , CF1_q_a[16]_clock_enable_0, , , , , );
CF1_q_a[16] = CF1_q_a[16]_PORT_A_data_out[0];


--CF1_q_a[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CF1_q_a[5]_PORT_A_data_in = RE1L137;
CF1_q_a[5]_PORT_A_data_in_reg = DFFE(CF1_q_a[5]_PORT_A_data_in, CF1_q_a[5]_clock_0, , , CF1_q_a[5]_clock_enable_0);
CF1_q_a[5]_PORT_A_address = BUS(RE1L119, RE1L120, RE1L121, RE1L122, RE1L123, RE1L124, RE1L125, RE1L126);
CF1_q_a[5]_PORT_A_address_reg = DFFE(CF1_q_a[5]_PORT_A_address, CF1_q_a[5]_clock_0, , , CF1_q_a[5]_clock_enable_0);
CF1_q_a[5]_PORT_A_write_enable = RE1L164;
CF1_q_a[5]_PORT_A_write_enable_reg = DFFE(CF1_q_a[5]_PORT_A_write_enable, CF1_q_a[5]_clock_0, , , CF1_q_a[5]_clock_enable_0);
CF1_q_a[5]_PORT_A_read_enable = !RE1L164;
CF1_q_a[5]_PORT_A_read_enable_reg = DFFE(CF1_q_a[5]_PORT_A_read_enable, CF1_q_a[5]_clock_0, , , CF1_q_a[5]_clock_enable_0);
CF1_q_a[5]_PORT_A_byte_mask = RE1L127;
CF1_q_a[5]_PORT_A_byte_mask_reg = DFFE(CF1_q_a[5]_PORT_A_byte_mask, CF1_q_a[5]_clock_0, , , CF1_q_a[5]_clock_enable_0);
CF1_q_a[5]_clock_0 = KF1_outclk_wire[0];
CF1_q_a[5]_clock_enable_0 = RE1_ociram_reset_req;
CF1_q_a[5]_PORT_A_data_out = MEMORY(CF1_q_a[5]_PORT_A_data_in_reg, , CF1_q_a[5]_PORT_A_address_reg, , CF1_q_a[5]_PORT_A_write_enable_reg, CF1_q_a[5]_PORT_A_read_enable_reg, , , CF1_q_a[5]_PORT_A_byte_mask_reg, , CF1_q_a[5]_clock_0, , CF1_q_a[5]_clock_enable_0, , , , , );
CF1_q_a[5] = CF1_q_a[5]_PORT_A_data_out[0];


--CF1_q_a[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CF1_q_a[8]_PORT_A_data_in = RE1L140;
CF1_q_a[8]_PORT_A_data_in_reg = DFFE(CF1_q_a[8]_PORT_A_data_in, CF1_q_a[8]_clock_0, , , CF1_q_a[8]_clock_enable_0);
CF1_q_a[8]_PORT_A_address = BUS(RE1L119, RE1L120, RE1L121, RE1L122, RE1L123, RE1L124, RE1L125, RE1L126);
CF1_q_a[8]_PORT_A_address_reg = DFFE(CF1_q_a[8]_PORT_A_address, CF1_q_a[8]_clock_0, , , CF1_q_a[8]_clock_enable_0);
CF1_q_a[8]_PORT_A_write_enable = RE1L164;
CF1_q_a[8]_PORT_A_write_enable_reg = DFFE(CF1_q_a[8]_PORT_A_write_enable, CF1_q_a[8]_clock_0, , , CF1_q_a[8]_clock_enable_0);
CF1_q_a[8]_PORT_A_read_enable = !RE1L164;
CF1_q_a[8]_PORT_A_read_enable_reg = DFFE(CF1_q_a[8]_PORT_A_read_enable, CF1_q_a[8]_clock_0, , , CF1_q_a[8]_clock_enable_0);
CF1_q_a[8]_PORT_A_byte_mask = RE1L128;
CF1_q_a[8]_PORT_A_byte_mask_reg = DFFE(CF1_q_a[8]_PORT_A_byte_mask, CF1_q_a[8]_clock_0, , , CF1_q_a[8]_clock_enable_0);
CF1_q_a[8]_clock_0 = KF1_outclk_wire[0];
CF1_q_a[8]_clock_enable_0 = RE1_ociram_reset_req;
CF1_q_a[8]_PORT_A_data_out = MEMORY(CF1_q_a[8]_PORT_A_data_in_reg, , CF1_q_a[8]_PORT_A_address_reg, , CF1_q_a[8]_PORT_A_write_enable_reg, CF1_q_a[8]_PORT_A_read_enable_reg, , , CF1_q_a[8]_PORT_A_byte_mask_reg, , CF1_q_a[8]_clock_0, , CF1_q_a[8]_clock_enable_0, , , , , );
CF1_q_a[8] = CF1_q_a[8]_PORT_A_data_out[0];


--QD1_ram_block1a4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a4
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QD1_ram_block1a4_PORT_A_data_in = W1_za_data[4];
QD1_ram_block1a4_PORT_A_data_in_reg = DFFE(QD1_ram_block1a4_PORT_A_data_in, QD1_ram_block1a4_clock_0, , , );
QD1_ram_block1a4_PORT_A_address = BUS(NC9_wr_ptr[0], NC9_wr_ptr[1], NC9_wr_ptr[2]);
QD1_ram_block1a4_PORT_A_address_reg = DFFE(QD1_ram_block1a4_PORT_A_address, QD1_ram_block1a4_clock_0, , , );
QD1_ram_block1a4_PORT_B_address = BUS(NC9L10, NC9L11, NC9L12);
QD1_ram_block1a4_PORT_B_address_reg = DFFE(QD1_ram_block1a4_PORT_B_address, QD1_ram_block1a4_clock_0, , , );
QD1_ram_block1a4_PORT_A_write_enable = NC9_write;
QD1_ram_block1a4_PORT_A_write_enable_reg = DFFE(QD1_ram_block1a4_PORT_A_write_enable, QD1_ram_block1a4_clock_0, , , );
QD1_ram_block1a4_PORT_B_read_enable = VCC;
QD1_ram_block1a4_PORT_B_read_enable_reg = DFFE(QD1_ram_block1a4_PORT_B_read_enable, QD1_ram_block1a4_clock_0, , , );
QD1_ram_block1a4_clock_0 = KF1_outclk_wire[0];
QD1_ram_block1a4_PORT_B_data_out = MEMORY(QD1_ram_block1a4_PORT_A_data_in_reg, , QD1_ram_block1a4_PORT_A_address_reg, QD1_ram_block1a4_PORT_B_address_reg, QD1_ram_block1a4_PORT_A_write_enable_reg, , , QD1_ram_block1a4_PORT_B_read_enable_reg, , , QD1_ram_block1a4_clock_0, , , , , , , );
QD1_ram_block1a4 = QD1_ram_block1a4_PORT_B_data_out[0];


--JC2_q_b[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
JC2_q_b[4]_PORT_A_data_in = AC1_wdata[4];
JC2_q_b[4]_PORT_A_data_in_reg = DFFE(JC2_q_b[4]_PORT_A_data_in, JC2_q_b[4]_clock_0, , , );
JC2_q_b[4]_PORT_A_address = BUS(KC4_counter_reg_bit[0], KC4_counter_reg_bit[1], KC4_counter_reg_bit[2], KC4_counter_reg_bit[3], KC4_counter_reg_bit[4], KC4_counter_reg_bit[5]);
JC2_q_b[4]_PORT_A_address_reg = DFFE(JC2_q_b[4]_PORT_A_address, JC2_q_b[4]_clock_0, , , );
JC2_q_b[4]_PORT_B_address = BUS(KC3_counter_reg_bit[0], KC3_counter_reg_bit[1], KC3_counter_reg_bit[2], KC3_counter_reg_bit[3], KC3_counter_reg_bit[4], KC3_counter_reg_bit[5]);
JC2_q_b[4]_PORT_B_address_reg = DFFE(JC2_q_b[4]_PORT_B_address, JC2_q_b[4]_clock_1, , , JC2_q_b[4]_clock_enable_1);
JC2_q_b[4]_PORT_A_write_enable = U1_wr_rfifo;
JC2_q_b[4]_PORT_A_write_enable_reg = DFFE(JC2_q_b[4]_PORT_A_write_enable, JC2_q_b[4]_clock_0, , , );
JC2_q_b[4]_PORT_B_read_enable = VCC;
JC2_q_b[4]_PORT_B_read_enable_reg = DFFE(JC2_q_b[4]_PORT_B_read_enable, JC2_q_b[4]_clock_1, , , JC2_q_b[4]_clock_enable_1);
JC2_q_b[4]_clock_0 = KF1_outclk_wire[0];
JC2_q_b[4]_clock_1 = KF1_outclk_wire[0];
JC2_q_b[4]_clock_enable_0 = U1_wr_rfifo;
JC2_q_b[4]_clock_enable_1 = U1L85;
JC2_q_b[4]_PORT_B_data_out = MEMORY(JC2_q_b[4]_PORT_A_data_in_reg, , JC2_q_b[4]_PORT_A_address_reg, JC2_q_b[4]_PORT_B_address_reg, JC2_q_b[4]_PORT_A_write_enable_reg, , , JC2_q_b[4]_PORT_B_read_enable_reg, , , JC2_q_b[4]_clock_0, JC2_q_b[4]_clock_1, JC2_q_b[4]_clock_enable_0, JC2_q_b[4]_clock_enable_1, , , , );
JC2_q_b[4] = JC2_q_b[4]_PORT_B_data_out[0];


--GB1_right_audio_fifo_read_space[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[4]
--register power-up is low

GB1_right_audio_fifo_read_space[4] = DFFEAS(SB2_counter_reg_bit[4], KF1_outclk_wire[0],  ,  ,  ,  ,  , R1L7,  );


--QB1_q_b[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB1_q_b[4]_PORT_A_data_in = GB1_data_in_shift_reg[4];
QB1_q_b[4]_PORT_A_data_in_reg = DFFE(QB1_q_b[4]_PORT_A_data_in, QB1_q_b[4]_clock_0, , , );
QB1_q_b[4]_PORT_A_address = BUS(TB1_counter_reg_bit[0], TB1_counter_reg_bit[1], TB1_counter_reg_bit[2], TB1_counter_reg_bit[3], TB1_counter_reg_bit[4], TB1_counter_reg_bit[5], TB1_counter_reg_bit[6]);
QB1_q_b[4]_PORT_A_address_reg = DFFE(QB1_q_b[4]_PORT_A_address, QB1_q_b[4]_clock_0, , , );
QB1_q_b[4]_PORT_B_address = BUS(NB1L24, NB1L25, NB1L26, NB1L27, NB1L28, NB1L29, NB1L30);
QB1_q_b[4]_PORT_B_address_reg = DFFE(QB1_q_b[4]_PORT_B_address, QB1_q_b[4]_clock_1, , , );
QB1_q_b[4]_PORT_A_write_enable = GB1L4;
QB1_q_b[4]_PORT_A_write_enable_reg = DFFE(QB1_q_b[4]_PORT_A_write_enable, QB1_q_b[4]_clock_0, , , );
QB1_q_b[4]_PORT_B_read_enable = VCC;
QB1_q_b[4]_PORT_B_read_enable_reg = DFFE(QB1_q_b[4]_PORT_B_read_enable, QB1_q_b[4]_clock_1, , , );
QB1_q_b[4]_clock_0 = KF1_outclk_wire[0];
QB1_q_b[4]_clock_1 = KF1_outclk_wire[0];
QB1_q_b[4]_clock_enable_0 = GB1L4;
QB1_q_b[4]_PORT_B_data_out = MEMORY(QB1_q_b[4]_PORT_A_data_in_reg, , QB1_q_b[4]_PORT_A_address_reg, QB1_q_b[4]_PORT_B_address_reg, QB1_q_b[4]_PORT_A_write_enable_reg, , , QB1_q_b[4]_PORT_B_read_enable_reg, , , QB1_q_b[4]_clock_0, QB1_q_b[4]_clock_1, QB1_q_b[4]_clock_enable_0, , , , , );
QB1_q_b[4] = QB1_q_b[4]_PORT_B_data_out[0];


--QB2_q_b[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB2_q_b[4]_PORT_A_data_in = GB1_data_in_shift_reg[4];
QB2_q_b[4]_PORT_A_data_in_reg = DFFE(QB2_q_b[4]_PORT_A_data_in, QB2_q_b[4]_clock_0, , , );
QB2_q_b[4]_PORT_A_address = BUS(TB2_counter_reg_bit[0], TB2_counter_reg_bit[1], TB2_counter_reg_bit[2], TB2_counter_reg_bit[3], TB2_counter_reg_bit[4], TB2_counter_reg_bit[5], TB2_counter_reg_bit[6]);
QB2_q_b[4]_PORT_A_address_reg = DFFE(QB2_q_b[4]_PORT_A_address, QB2_q_b[4]_clock_0, , , );
QB2_q_b[4]_PORT_B_address = BUS(NB2L24, NB2L25, NB2L26, NB2L27, NB2L28, NB2L29, NB2L30);
QB2_q_b[4]_PORT_B_address_reg = DFFE(QB2_q_b[4]_PORT_B_address, QB2_q_b[4]_clock_1, , , );
QB2_q_b[4]_PORT_A_write_enable = GB1L1;
QB2_q_b[4]_PORT_A_write_enable_reg = DFFE(QB2_q_b[4]_PORT_A_write_enable, QB2_q_b[4]_clock_0, , , );
QB2_q_b[4]_PORT_B_read_enable = VCC;
QB2_q_b[4]_PORT_B_read_enable_reg = DFFE(QB2_q_b[4]_PORT_B_read_enable, QB2_q_b[4]_clock_1, , , );
QB2_q_b[4]_clock_0 = KF1_outclk_wire[0];
QB2_q_b[4]_clock_1 = KF1_outclk_wire[0];
QB2_q_b[4]_clock_enable_0 = GB1L1;
QB2_q_b[4]_PORT_B_data_out = MEMORY(QB2_q_b[4]_PORT_A_data_in_reg, , QB2_q_b[4]_PORT_A_address_reg, QB2_q_b[4]_PORT_B_address_reg, QB2_q_b[4]_PORT_A_write_enable_reg, , , QB2_q_b[4]_PORT_B_read_enable_reg, , , QB2_q_b[4]_clock_0, QB2_q_b[4]_clock_1, QB2_q_b[4]_clock_enable_0, , , , , );
QB2_q_b[4] = QB2_q_b[4]_PORT_B_data_out[0];


--S1_address_reg[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[4]
--register power-up is low

S1_address_reg[4] = DFFEAS(YD1_d_writedata[4], KF1_outclk_wire[0],  ,  , S1L23,  ,  , S1_internal_reset,  );


--WB1_shiftreg_data[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[5]
--register power-up is low

WB1_shiftreg_data[5] = DFFEAS(WB1L78, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--BE1_readdata[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]
--register power-up is low

BE1_readdata[31] = DFFEAS(FE1L10, KF1_outclk_wire[0],  ,  ,  , CF1_q_a[31],  ,  , !BE1_address[8]);


--CF1_q_a[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CF1_q_a[10]_PORT_A_data_in = RE1L142;
CF1_q_a[10]_PORT_A_data_in_reg = DFFE(CF1_q_a[10]_PORT_A_data_in, CF1_q_a[10]_clock_0, , , CF1_q_a[10]_clock_enable_0);
CF1_q_a[10]_PORT_A_address = BUS(RE1L119, RE1L120, RE1L121, RE1L122, RE1L123, RE1L124, RE1L125, RE1L126);
CF1_q_a[10]_PORT_A_address_reg = DFFE(CF1_q_a[10]_PORT_A_address, CF1_q_a[10]_clock_0, , , CF1_q_a[10]_clock_enable_0);
CF1_q_a[10]_PORT_A_write_enable = RE1L164;
CF1_q_a[10]_PORT_A_write_enable_reg = DFFE(CF1_q_a[10]_PORT_A_write_enable, CF1_q_a[10]_clock_0, , , CF1_q_a[10]_clock_enable_0);
CF1_q_a[10]_PORT_A_read_enable = !RE1L164;
CF1_q_a[10]_PORT_A_read_enable_reg = DFFE(CF1_q_a[10]_PORT_A_read_enable, CF1_q_a[10]_clock_0, , , CF1_q_a[10]_clock_enable_0);
CF1_q_a[10]_PORT_A_byte_mask = RE1L128;
CF1_q_a[10]_PORT_A_byte_mask_reg = DFFE(CF1_q_a[10]_PORT_A_byte_mask, CF1_q_a[10]_clock_0, , , CF1_q_a[10]_clock_enable_0);
CF1_q_a[10]_clock_0 = KF1_outclk_wire[0];
CF1_q_a[10]_clock_enable_0 = RE1_ociram_reset_req;
CF1_q_a[10]_PORT_A_data_out = MEMORY(CF1_q_a[10]_PORT_A_data_in_reg, , CF1_q_a[10]_PORT_A_address_reg, , CF1_q_a[10]_PORT_A_write_enable_reg, CF1_q_a[10]_PORT_A_read_enable_reg, , , CF1_q_a[10]_PORT_A_byte_mask_reg, , CF1_q_a[10]_clock_0, , CF1_q_a[10]_clock_enable_0, , , , , );
CF1_q_a[10] = CF1_q_a[10]_PORT_A_data_out[0];


--QD1_ram_block1a6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a6
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QD1_ram_block1a6_PORT_A_data_in = W1_za_data[6];
QD1_ram_block1a6_PORT_A_data_in_reg = DFFE(QD1_ram_block1a6_PORT_A_data_in, QD1_ram_block1a6_clock_0, , , );
QD1_ram_block1a6_PORT_A_address = BUS(NC9_wr_ptr[0], NC9_wr_ptr[1], NC9_wr_ptr[2]);
QD1_ram_block1a6_PORT_A_address_reg = DFFE(QD1_ram_block1a6_PORT_A_address, QD1_ram_block1a6_clock_0, , , );
QD1_ram_block1a6_PORT_B_address = BUS(NC9L10, NC9L11, NC9L12);
QD1_ram_block1a6_PORT_B_address_reg = DFFE(QD1_ram_block1a6_PORT_B_address, QD1_ram_block1a6_clock_0, , , );
QD1_ram_block1a6_PORT_A_write_enable = NC9_write;
QD1_ram_block1a6_PORT_A_write_enable_reg = DFFE(QD1_ram_block1a6_PORT_A_write_enable, QD1_ram_block1a6_clock_0, , , );
QD1_ram_block1a6_PORT_B_read_enable = VCC;
QD1_ram_block1a6_PORT_B_read_enable_reg = DFFE(QD1_ram_block1a6_PORT_B_read_enable, QD1_ram_block1a6_clock_0, , , );
QD1_ram_block1a6_clock_0 = KF1_outclk_wire[0];
QD1_ram_block1a6_PORT_B_data_out = MEMORY(QD1_ram_block1a6_PORT_A_data_in_reg, , QD1_ram_block1a6_PORT_A_address_reg, QD1_ram_block1a6_PORT_B_address_reg, QD1_ram_block1a6_PORT_A_write_enable_reg, , , QD1_ram_block1a6_PORT_B_read_enable_reg, , , QD1_ram_block1a6_clock_0, , , , , , , );
QD1_ram_block1a6 = QD1_ram_block1a6_PORT_B_data_out[0];


--JC2_q_b[6] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
JC2_q_b[6]_PORT_A_data_in = AC1_wdata[6];
JC2_q_b[6]_PORT_A_data_in_reg = DFFE(JC2_q_b[6]_PORT_A_data_in, JC2_q_b[6]_clock_0, , , );
JC2_q_b[6]_PORT_A_address = BUS(KC4_counter_reg_bit[0], KC4_counter_reg_bit[1], KC4_counter_reg_bit[2], KC4_counter_reg_bit[3], KC4_counter_reg_bit[4], KC4_counter_reg_bit[5]);
JC2_q_b[6]_PORT_A_address_reg = DFFE(JC2_q_b[6]_PORT_A_address, JC2_q_b[6]_clock_0, , , );
JC2_q_b[6]_PORT_B_address = BUS(KC3_counter_reg_bit[0], KC3_counter_reg_bit[1], KC3_counter_reg_bit[2], KC3_counter_reg_bit[3], KC3_counter_reg_bit[4], KC3_counter_reg_bit[5]);
JC2_q_b[6]_PORT_B_address_reg = DFFE(JC2_q_b[6]_PORT_B_address, JC2_q_b[6]_clock_1, , , JC2_q_b[6]_clock_enable_1);
JC2_q_b[6]_PORT_A_write_enable = U1_wr_rfifo;
JC2_q_b[6]_PORT_A_write_enable_reg = DFFE(JC2_q_b[6]_PORT_A_write_enable, JC2_q_b[6]_clock_0, , , );
JC2_q_b[6]_PORT_B_read_enable = VCC;
JC2_q_b[6]_PORT_B_read_enable_reg = DFFE(JC2_q_b[6]_PORT_B_read_enable, JC2_q_b[6]_clock_1, , , JC2_q_b[6]_clock_enable_1);
JC2_q_b[6]_clock_0 = KF1_outclk_wire[0];
JC2_q_b[6]_clock_1 = KF1_outclk_wire[0];
JC2_q_b[6]_clock_enable_0 = U1_wr_rfifo;
JC2_q_b[6]_clock_enable_1 = U1L85;
JC2_q_b[6]_PORT_B_data_out = MEMORY(JC2_q_b[6]_PORT_A_data_in_reg, , JC2_q_b[6]_PORT_A_address_reg, JC2_q_b[6]_PORT_B_address_reg, JC2_q_b[6]_PORT_A_write_enable_reg, , , JC2_q_b[6]_PORT_B_read_enable_reg, , , JC2_q_b[6]_clock_0, JC2_q_b[6]_clock_1, JC2_q_b[6]_clock_enable_0, JC2_q_b[6]_clock_enable_1, , , , );
JC2_q_b[6] = JC2_q_b[6]_PORT_B_data_out[0];


--GB1_right_audio_fifo_read_space[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6]
--register power-up is low

GB1_right_audio_fifo_read_space[6] = DFFEAS(SB2_counter_reg_bit[6], KF1_outclk_wire[0],  ,  ,  ,  ,  , R1L7,  );


--QB1_q_b[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB1_q_b[6]_PORT_A_data_in = GB1_data_in_shift_reg[6];
QB1_q_b[6]_PORT_A_data_in_reg = DFFE(QB1_q_b[6]_PORT_A_data_in, QB1_q_b[6]_clock_0, , , );
QB1_q_b[6]_PORT_A_address = BUS(TB1_counter_reg_bit[0], TB1_counter_reg_bit[1], TB1_counter_reg_bit[2], TB1_counter_reg_bit[3], TB1_counter_reg_bit[4], TB1_counter_reg_bit[5], TB1_counter_reg_bit[6]);
QB1_q_b[6]_PORT_A_address_reg = DFFE(QB1_q_b[6]_PORT_A_address, QB1_q_b[6]_clock_0, , , );
QB1_q_b[6]_PORT_B_address = BUS(NB1L24, NB1L25, NB1L26, NB1L27, NB1L28, NB1L29, NB1L30);
QB1_q_b[6]_PORT_B_address_reg = DFFE(QB1_q_b[6]_PORT_B_address, QB1_q_b[6]_clock_1, , , );
QB1_q_b[6]_PORT_A_write_enable = GB1L4;
QB1_q_b[6]_PORT_A_write_enable_reg = DFFE(QB1_q_b[6]_PORT_A_write_enable, QB1_q_b[6]_clock_0, , , );
QB1_q_b[6]_PORT_B_read_enable = VCC;
QB1_q_b[6]_PORT_B_read_enable_reg = DFFE(QB1_q_b[6]_PORT_B_read_enable, QB1_q_b[6]_clock_1, , , );
QB1_q_b[6]_clock_0 = KF1_outclk_wire[0];
QB1_q_b[6]_clock_1 = KF1_outclk_wire[0];
QB1_q_b[6]_clock_enable_0 = GB1L4;
QB1_q_b[6]_PORT_B_data_out = MEMORY(QB1_q_b[6]_PORT_A_data_in_reg, , QB1_q_b[6]_PORT_A_address_reg, QB1_q_b[6]_PORT_B_address_reg, QB1_q_b[6]_PORT_A_write_enable_reg, , , QB1_q_b[6]_PORT_B_read_enable_reg, , , QB1_q_b[6]_clock_0, QB1_q_b[6]_clock_1, QB1_q_b[6]_clock_enable_0, , , , , );
QB1_q_b[6] = QB1_q_b[6]_PORT_B_data_out[0];


--QB2_q_b[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB2_q_b[6]_PORT_A_data_in = GB1_data_in_shift_reg[6];
QB2_q_b[6]_PORT_A_data_in_reg = DFFE(QB2_q_b[6]_PORT_A_data_in, QB2_q_b[6]_clock_0, , , );
QB2_q_b[6]_PORT_A_address = BUS(TB2_counter_reg_bit[0], TB2_counter_reg_bit[1], TB2_counter_reg_bit[2], TB2_counter_reg_bit[3], TB2_counter_reg_bit[4], TB2_counter_reg_bit[5], TB2_counter_reg_bit[6]);
QB2_q_b[6]_PORT_A_address_reg = DFFE(QB2_q_b[6]_PORT_A_address, QB2_q_b[6]_clock_0, , , );
QB2_q_b[6]_PORT_B_address = BUS(NB2L24, NB2L25, NB2L26, NB2L27, NB2L28, NB2L29, NB2L30);
QB2_q_b[6]_PORT_B_address_reg = DFFE(QB2_q_b[6]_PORT_B_address, QB2_q_b[6]_clock_1, , , );
QB2_q_b[6]_PORT_A_write_enable = GB1L1;
QB2_q_b[6]_PORT_A_write_enable_reg = DFFE(QB2_q_b[6]_PORT_A_write_enable, QB2_q_b[6]_clock_0, , , );
QB2_q_b[6]_PORT_B_read_enable = VCC;
QB2_q_b[6]_PORT_B_read_enable_reg = DFFE(QB2_q_b[6]_PORT_B_read_enable, QB2_q_b[6]_clock_1, , , );
QB2_q_b[6]_clock_0 = KF1_outclk_wire[0];
QB2_q_b[6]_clock_1 = KF1_outclk_wire[0];
QB2_q_b[6]_clock_enable_0 = GB1L1;
QB2_q_b[6]_PORT_B_data_out = MEMORY(QB2_q_b[6]_PORT_A_data_in_reg, , QB2_q_b[6]_PORT_A_address_reg, QB2_q_b[6]_PORT_B_address_reg, QB2_q_b[6]_PORT_A_write_enable_reg, , , QB2_q_b[6]_PORT_B_read_enable_reg, , , QB2_q_b[6]_clock_0, QB2_q_b[6]_clock_1, QB2_q_b[6]_clock_enable_0, , , , , );
QB2_q_b[6] = QB2_q_b[6]_PORT_B_data_out[0];


--S1_address_reg[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[6]
--register power-up is low

S1_address_reg[6] = DFFEAS(YD1_d_writedata[6], KF1_outclk_wire[0],  ,  , S1L23,  ,  , S1_internal_reset,  );


--WB1_shiftreg_data[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[7]
--register power-up is low

WB1_shiftreg_data[7] = DFFEAS(WB1L79, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--QD1_ram_block1a5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a5
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QD1_ram_block1a5_PORT_A_data_in = W1_za_data[5];
QD1_ram_block1a5_PORT_A_data_in_reg = DFFE(QD1_ram_block1a5_PORT_A_data_in, QD1_ram_block1a5_clock_0, , , );
QD1_ram_block1a5_PORT_A_address = BUS(NC9_wr_ptr[0], NC9_wr_ptr[1], NC9_wr_ptr[2]);
QD1_ram_block1a5_PORT_A_address_reg = DFFE(QD1_ram_block1a5_PORT_A_address, QD1_ram_block1a5_clock_0, , , );
QD1_ram_block1a5_PORT_B_address = BUS(NC9L10, NC9L11, NC9L12);
QD1_ram_block1a5_PORT_B_address_reg = DFFE(QD1_ram_block1a5_PORT_B_address, QD1_ram_block1a5_clock_0, , , );
QD1_ram_block1a5_PORT_A_write_enable = NC9_write;
QD1_ram_block1a5_PORT_A_write_enable_reg = DFFE(QD1_ram_block1a5_PORT_A_write_enable, QD1_ram_block1a5_clock_0, , , );
QD1_ram_block1a5_PORT_B_read_enable = VCC;
QD1_ram_block1a5_PORT_B_read_enable_reg = DFFE(QD1_ram_block1a5_PORT_B_read_enable, QD1_ram_block1a5_clock_0, , , );
QD1_ram_block1a5_clock_0 = KF1_outclk_wire[0];
QD1_ram_block1a5_PORT_B_data_out = MEMORY(QD1_ram_block1a5_PORT_A_data_in_reg, , QD1_ram_block1a5_PORT_A_address_reg, QD1_ram_block1a5_PORT_B_address_reg, QD1_ram_block1a5_PORT_A_write_enable_reg, , , QD1_ram_block1a5_PORT_B_read_enable_reg, , , QD1_ram_block1a5_clock_0, , , , , , , );
QD1_ram_block1a5 = QD1_ram_block1a5_PORT_B_data_out[0];


--JC2_q_b[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
JC2_q_b[5]_PORT_A_data_in = AC1_wdata[5];
JC2_q_b[5]_PORT_A_data_in_reg = DFFE(JC2_q_b[5]_PORT_A_data_in, JC2_q_b[5]_clock_0, , , );
JC2_q_b[5]_PORT_A_address = BUS(KC4_counter_reg_bit[0], KC4_counter_reg_bit[1], KC4_counter_reg_bit[2], KC4_counter_reg_bit[3], KC4_counter_reg_bit[4], KC4_counter_reg_bit[5]);
JC2_q_b[5]_PORT_A_address_reg = DFFE(JC2_q_b[5]_PORT_A_address, JC2_q_b[5]_clock_0, , , );
JC2_q_b[5]_PORT_B_address = BUS(KC3_counter_reg_bit[0], KC3_counter_reg_bit[1], KC3_counter_reg_bit[2], KC3_counter_reg_bit[3], KC3_counter_reg_bit[4], KC3_counter_reg_bit[5]);
JC2_q_b[5]_PORT_B_address_reg = DFFE(JC2_q_b[5]_PORT_B_address, JC2_q_b[5]_clock_1, , , JC2_q_b[5]_clock_enable_1);
JC2_q_b[5]_PORT_A_write_enable = U1_wr_rfifo;
JC2_q_b[5]_PORT_A_write_enable_reg = DFFE(JC2_q_b[5]_PORT_A_write_enable, JC2_q_b[5]_clock_0, , , );
JC2_q_b[5]_PORT_B_read_enable = VCC;
JC2_q_b[5]_PORT_B_read_enable_reg = DFFE(JC2_q_b[5]_PORT_B_read_enable, JC2_q_b[5]_clock_1, , , JC2_q_b[5]_clock_enable_1);
JC2_q_b[5]_clock_0 = KF1_outclk_wire[0];
JC2_q_b[5]_clock_1 = KF1_outclk_wire[0];
JC2_q_b[5]_clock_enable_0 = U1_wr_rfifo;
JC2_q_b[5]_clock_enable_1 = U1L85;
JC2_q_b[5]_PORT_B_data_out = MEMORY(JC2_q_b[5]_PORT_A_data_in_reg, , JC2_q_b[5]_PORT_A_address_reg, JC2_q_b[5]_PORT_B_address_reg, JC2_q_b[5]_PORT_A_write_enable_reg, , , JC2_q_b[5]_PORT_B_read_enable_reg, , , JC2_q_b[5]_clock_0, JC2_q_b[5]_clock_1, JC2_q_b[5]_clock_enable_0, JC2_q_b[5]_clock_enable_1, , , , );
JC2_q_b[5] = JC2_q_b[5]_PORT_B_data_out[0];


--GB1_right_audio_fifo_read_space[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[5]
--register power-up is low

GB1_right_audio_fifo_read_space[5] = DFFEAS(SB2_counter_reg_bit[5], KF1_outclk_wire[0],  ,  ,  ,  ,  , R1L7,  );


--QB1_q_b[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB1_q_b[5]_PORT_A_data_in = GB1_data_in_shift_reg[5];
QB1_q_b[5]_PORT_A_data_in_reg = DFFE(QB1_q_b[5]_PORT_A_data_in, QB1_q_b[5]_clock_0, , , );
QB1_q_b[5]_PORT_A_address = BUS(TB1_counter_reg_bit[0], TB1_counter_reg_bit[1], TB1_counter_reg_bit[2], TB1_counter_reg_bit[3], TB1_counter_reg_bit[4], TB1_counter_reg_bit[5], TB1_counter_reg_bit[6]);
QB1_q_b[5]_PORT_A_address_reg = DFFE(QB1_q_b[5]_PORT_A_address, QB1_q_b[5]_clock_0, , , );
QB1_q_b[5]_PORT_B_address = BUS(NB1L24, NB1L25, NB1L26, NB1L27, NB1L28, NB1L29, NB1L30);
QB1_q_b[5]_PORT_B_address_reg = DFFE(QB1_q_b[5]_PORT_B_address, QB1_q_b[5]_clock_1, , , );
QB1_q_b[5]_PORT_A_write_enable = GB1L4;
QB1_q_b[5]_PORT_A_write_enable_reg = DFFE(QB1_q_b[5]_PORT_A_write_enable, QB1_q_b[5]_clock_0, , , );
QB1_q_b[5]_PORT_B_read_enable = VCC;
QB1_q_b[5]_PORT_B_read_enable_reg = DFFE(QB1_q_b[5]_PORT_B_read_enable, QB1_q_b[5]_clock_1, , , );
QB1_q_b[5]_clock_0 = KF1_outclk_wire[0];
QB1_q_b[5]_clock_1 = KF1_outclk_wire[0];
QB1_q_b[5]_clock_enable_0 = GB1L4;
QB1_q_b[5]_PORT_B_data_out = MEMORY(QB1_q_b[5]_PORT_A_data_in_reg, , QB1_q_b[5]_PORT_A_address_reg, QB1_q_b[5]_PORT_B_address_reg, QB1_q_b[5]_PORT_A_write_enable_reg, , , QB1_q_b[5]_PORT_B_read_enable_reg, , , QB1_q_b[5]_clock_0, QB1_q_b[5]_clock_1, QB1_q_b[5]_clock_enable_0, , , , , );
QB1_q_b[5] = QB1_q_b[5]_PORT_B_data_out[0];


--QB2_q_b[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB2_q_b[5]_PORT_A_data_in = GB1_data_in_shift_reg[5];
QB2_q_b[5]_PORT_A_data_in_reg = DFFE(QB2_q_b[5]_PORT_A_data_in, QB2_q_b[5]_clock_0, , , );
QB2_q_b[5]_PORT_A_address = BUS(TB2_counter_reg_bit[0], TB2_counter_reg_bit[1], TB2_counter_reg_bit[2], TB2_counter_reg_bit[3], TB2_counter_reg_bit[4], TB2_counter_reg_bit[5], TB2_counter_reg_bit[6]);
QB2_q_b[5]_PORT_A_address_reg = DFFE(QB2_q_b[5]_PORT_A_address, QB2_q_b[5]_clock_0, , , );
QB2_q_b[5]_PORT_B_address = BUS(NB2L24, NB2L25, NB2L26, NB2L27, NB2L28, NB2L29, NB2L30);
QB2_q_b[5]_PORT_B_address_reg = DFFE(QB2_q_b[5]_PORT_B_address, QB2_q_b[5]_clock_1, , , );
QB2_q_b[5]_PORT_A_write_enable = GB1L1;
QB2_q_b[5]_PORT_A_write_enable_reg = DFFE(QB2_q_b[5]_PORT_A_write_enable, QB2_q_b[5]_clock_0, , , );
QB2_q_b[5]_PORT_B_read_enable = VCC;
QB2_q_b[5]_PORT_B_read_enable_reg = DFFE(QB2_q_b[5]_PORT_B_read_enable, QB2_q_b[5]_clock_1, , , );
QB2_q_b[5]_clock_0 = KF1_outclk_wire[0];
QB2_q_b[5]_clock_1 = KF1_outclk_wire[0];
QB2_q_b[5]_clock_enable_0 = GB1L1;
QB2_q_b[5]_PORT_B_data_out = MEMORY(QB2_q_b[5]_PORT_A_data_in_reg, , QB2_q_b[5]_PORT_A_address_reg, QB2_q_b[5]_PORT_B_address_reg, QB2_q_b[5]_PORT_A_write_enable_reg, , , QB2_q_b[5]_PORT_B_read_enable_reg, , , QB2_q_b[5]_clock_0, QB2_q_b[5]_clock_1, QB2_q_b[5]_clock_enable_0, , , , , );
QB2_q_b[5] = QB2_q_b[5]_PORT_B_data_out[0];


--S1_address_reg[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[5]
--register power-up is low

S1_address_reg[5] = DFFEAS(YD1_d_writedata[5], KF1_outclk_wire[0],  ,  , S1L23,  ,  , S1_internal_reset,  );


--WB1_shiftreg_data[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[6]
--register power-up is low

WB1_shiftreg_data[6] = DFFEAS(WB1L80, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--CF1_q_a[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CF1_q_a[9]_PORT_A_data_in = RE1L141;
CF1_q_a[9]_PORT_A_data_in_reg = DFFE(CF1_q_a[9]_PORT_A_data_in, CF1_q_a[9]_clock_0, , , CF1_q_a[9]_clock_enable_0);
CF1_q_a[9]_PORT_A_address = BUS(RE1L119, RE1L120, RE1L121, RE1L122, RE1L123, RE1L124, RE1L125, RE1L126);
CF1_q_a[9]_PORT_A_address_reg = DFFE(CF1_q_a[9]_PORT_A_address, CF1_q_a[9]_clock_0, , , CF1_q_a[9]_clock_enable_0);
CF1_q_a[9]_PORT_A_write_enable = RE1L164;
CF1_q_a[9]_PORT_A_write_enable_reg = DFFE(CF1_q_a[9]_PORT_A_write_enable, CF1_q_a[9]_clock_0, , , CF1_q_a[9]_clock_enable_0);
CF1_q_a[9]_PORT_A_read_enable = !RE1L164;
CF1_q_a[9]_PORT_A_read_enable_reg = DFFE(CF1_q_a[9]_PORT_A_read_enable, CF1_q_a[9]_clock_0, , , CF1_q_a[9]_clock_enable_0);
CF1_q_a[9]_PORT_A_byte_mask = RE1L128;
CF1_q_a[9]_PORT_A_byte_mask_reg = DFFE(CF1_q_a[9]_PORT_A_byte_mask, CF1_q_a[9]_clock_0, , , CF1_q_a[9]_clock_enable_0);
CF1_q_a[9]_clock_0 = KF1_outclk_wire[0];
CF1_q_a[9]_clock_enable_0 = RE1_ociram_reset_req;
CF1_q_a[9]_PORT_A_data_out = MEMORY(CF1_q_a[9]_PORT_A_data_in_reg, , CF1_q_a[9]_PORT_A_address_reg, , CF1_q_a[9]_PORT_A_write_enable_reg, CF1_q_a[9]_PORT_A_read_enable_reg, , , CF1_q_a[9]_PORT_A_byte_mask_reg, , CF1_q_a[9]_clock_0, , CF1_q_a[9]_clock_enable_0, , , , , );
CF1_q_a[9] = CF1_q_a[9]_PORT_A_data_out[0];


--CF1_q_a[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CF1_q_a[24]_PORT_A_data_in = RE1L156;
CF1_q_a[24]_PORT_A_data_in_reg = DFFE(CF1_q_a[24]_PORT_A_data_in, CF1_q_a[24]_clock_0, , , CF1_q_a[24]_clock_enable_0);
CF1_q_a[24]_PORT_A_address = BUS(RE1L119, RE1L120, RE1L121, RE1L122, RE1L123, RE1L124, RE1L125, RE1L126);
CF1_q_a[24]_PORT_A_address_reg = DFFE(CF1_q_a[24]_PORT_A_address, CF1_q_a[24]_clock_0, , , CF1_q_a[24]_clock_enable_0);
CF1_q_a[24]_PORT_A_write_enable = RE1L164;
CF1_q_a[24]_PORT_A_write_enable_reg = DFFE(CF1_q_a[24]_PORT_A_write_enable, CF1_q_a[24]_clock_0, , , CF1_q_a[24]_clock_enable_0);
CF1_q_a[24]_PORT_A_read_enable = !RE1L164;
CF1_q_a[24]_PORT_A_read_enable_reg = DFFE(CF1_q_a[24]_PORT_A_read_enable, CF1_q_a[24]_clock_0, , , CF1_q_a[24]_clock_enable_0);
CF1_q_a[24]_PORT_A_byte_mask = RE1L130;
CF1_q_a[24]_PORT_A_byte_mask_reg = DFFE(CF1_q_a[24]_PORT_A_byte_mask, CF1_q_a[24]_clock_0, , , CF1_q_a[24]_clock_enable_0);
CF1_q_a[24]_clock_0 = KF1_outclk_wire[0];
CF1_q_a[24]_clock_enable_0 = RE1_ociram_reset_req;
CF1_q_a[24]_PORT_A_data_out = MEMORY(CF1_q_a[24]_PORT_A_data_in_reg, , CF1_q_a[24]_PORT_A_address_reg, , CF1_q_a[24]_PORT_A_write_enable_reg, CF1_q_a[24]_PORT_A_read_enable_reg, , , CF1_q_a[24]_PORT_A_byte_mask_reg, , CF1_q_a[24]_clock_0, , CF1_q_a[24]_clock_enable_0, , , , , );
CF1_q_a[24] = CF1_q_a[24]_PORT_A_data_out[0];


--HB1_right_channel_fifo_write_space[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[4]
--register power-up is low

HB1_right_channel_fifo_write_space[4] = DFFEAS(HB1L34, KF1_outclk_wire[0],  ,  ,  ,  ,  , !R1L6,  );


--U1L30 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~1
U1L30_adder_eqn = ( !LC1_counter_reg_bit[4] ) + ( GND ) + ( U1L43 );
U1L30 = SUM(U1L30_adder_eqn);

--U1L31 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~2
U1L31_adder_eqn = ( !LC1_counter_reg_bit[4] ) + ( GND ) + ( U1L43 );
U1L31 = CARRY(U1L31_adder_eqn);


--R1_readdata[28] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[28]
--register power-up is low

R1_readdata[28] = DFFEAS(HB1_left_channel_fifo_write_space[4], KF1_outclk_wire[0],  ,  , R1L21,  ,  , R1L51,  );


--CF1_q_a[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CF1_q_a[21]_PORT_A_data_in = RE1L153;
CF1_q_a[21]_PORT_A_data_in_reg = DFFE(CF1_q_a[21]_PORT_A_data_in, CF1_q_a[21]_clock_0, , , CF1_q_a[21]_clock_enable_0);
CF1_q_a[21]_PORT_A_address = BUS(RE1L119, RE1L120, RE1L121, RE1L122, RE1L123, RE1L124, RE1L125, RE1L126);
CF1_q_a[21]_PORT_A_address_reg = DFFE(CF1_q_a[21]_PORT_A_address, CF1_q_a[21]_clock_0, , , CF1_q_a[21]_clock_enable_0);
CF1_q_a[21]_PORT_A_write_enable = RE1L164;
CF1_q_a[21]_PORT_A_write_enable_reg = DFFE(CF1_q_a[21]_PORT_A_write_enable, CF1_q_a[21]_clock_0, , , CF1_q_a[21]_clock_enable_0);
CF1_q_a[21]_PORT_A_read_enable = !RE1L164;
CF1_q_a[21]_PORT_A_read_enable_reg = DFFE(CF1_q_a[21]_PORT_A_read_enable, CF1_q_a[21]_clock_0, , , CF1_q_a[21]_clock_enable_0);
CF1_q_a[21]_PORT_A_byte_mask = RE1L129;
CF1_q_a[21]_PORT_A_byte_mask_reg = DFFE(CF1_q_a[21]_PORT_A_byte_mask, CF1_q_a[21]_clock_0, , , CF1_q_a[21]_clock_enable_0);
CF1_q_a[21]_clock_0 = KF1_outclk_wire[0];
CF1_q_a[21]_clock_enable_0 = RE1_ociram_reset_req;
CF1_q_a[21]_PORT_A_data_out = MEMORY(CF1_q_a[21]_PORT_A_data_in_reg, , CF1_q_a[21]_PORT_A_address_reg, , CF1_q_a[21]_PORT_A_write_enable_reg, CF1_q_a[21]_PORT_A_read_enable_reg, , , CF1_q_a[21]_PORT_A_byte_mask_reg, , CF1_q_a[21]_clock_0, , CF1_q_a[21]_clock_enable_0, , , , , );
CF1_q_a[21] = CF1_q_a[21]_PORT_A_data_out[0];


--CF1_q_a[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CF1_q_a[29]_PORT_A_data_in = RE1L161;
CF1_q_a[29]_PORT_A_data_in_reg = DFFE(CF1_q_a[29]_PORT_A_data_in, CF1_q_a[29]_clock_0, , , CF1_q_a[29]_clock_enable_0);
CF1_q_a[29]_PORT_A_address = BUS(RE1L119, RE1L120, RE1L121, RE1L122, RE1L123, RE1L124, RE1L125, RE1L126);
CF1_q_a[29]_PORT_A_address_reg = DFFE(CF1_q_a[29]_PORT_A_address, CF1_q_a[29]_clock_0, , , CF1_q_a[29]_clock_enable_0);
CF1_q_a[29]_PORT_A_write_enable = RE1L164;
CF1_q_a[29]_PORT_A_write_enable_reg = DFFE(CF1_q_a[29]_PORT_A_write_enable, CF1_q_a[29]_clock_0, , , CF1_q_a[29]_clock_enable_0);
CF1_q_a[29]_PORT_A_read_enable = !RE1L164;
CF1_q_a[29]_PORT_A_read_enable_reg = DFFE(CF1_q_a[29]_PORT_A_read_enable, CF1_q_a[29]_clock_0, , , CF1_q_a[29]_clock_enable_0);
CF1_q_a[29]_PORT_A_byte_mask = RE1L130;
CF1_q_a[29]_PORT_A_byte_mask_reg = DFFE(CF1_q_a[29]_PORT_A_byte_mask, CF1_q_a[29]_clock_0, , , CF1_q_a[29]_clock_enable_0);
CF1_q_a[29]_clock_0 = KF1_outclk_wire[0];
CF1_q_a[29]_clock_enable_0 = RE1_ociram_reset_req;
CF1_q_a[29]_PORT_A_data_out = MEMORY(CF1_q_a[29]_PORT_A_data_in_reg, , CF1_q_a[29]_PORT_A_address_reg, , CF1_q_a[29]_PORT_A_write_enable_reg, CF1_q_a[29]_PORT_A_read_enable_reg, , , CF1_q_a[29]_PORT_A_byte_mask_reg, , CF1_q_a[29]_clock_0, , CF1_q_a[29]_clock_enable_0, , , , , );
CF1_q_a[29] = CF1_q_a[29]_PORT_A_data_out[0];


--QD1_ram_block1a9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a9
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QD1_ram_block1a9_PORT_A_data_in = W1_za_data[9];
QD1_ram_block1a9_PORT_A_data_in_reg = DFFE(QD1_ram_block1a9_PORT_A_data_in, QD1_ram_block1a9_clock_0, , , );
QD1_ram_block1a9_PORT_A_address = BUS(NC9_wr_ptr[0], NC9_wr_ptr[1], NC9_wr_ptr[2]);
QD1_ram_block1a9_PORT_A_address_reg = DFFE(QD1_ram_block1a9_PORT_A_address, QD1_ram_block1a9_clock_0, , , );
QD1_ram_block1a9_PORT_B_address = BUS(NC9L10, NC9L11, NC9L12);
QD1_ram_block1a9_PORT_B_address_reg = DFFE(QD1_ram_block1a9_PORT_B_address, QD1_ram_block1a9_clock_0, , , );
QD1_ram_block1a9_PORT_A_write_enable = NC9_write;
QD1_ram_block1a9_PORT_A_write_enable_reg = DFFE(QD1_ram_block1a9_PORT_A_write_enable, QD1_ram_block1a9_clock_0, , , );
QD1_ram_block1a9_PORT_B_read_enable = VCC;
QD1_ram_block1a9_PORT_B_read_enable_reg = DFFE(QD1_ram_block1a9_PORT_B_read_enable, QD1_ram_block1a9_clock_0, , , );
QD1_ram_block1a9_clock_0 = KF1_outclk_wire[0];
QD1_ram_block1a9_PORT_B_data_out = MEMORY(QD1_ram_block1a9_PORT_A_data_in_reg, , QD1_ram_block1a9_PORT_A_address_reg, QD1_ram_block1a9_PORT_B_address_reg, QD1_ram_block1a9_PORT_A_write_enable_reg, , , QD1_ram_block1a9_PORT_B_read_enable_reg, , , QD1_ram_block1a9_clock_0, , , , , , , );
QD1_ram_block1a9 = QD1_ram_block1a9_PORT_B_data_out[0];


--HB1_left_channel_fifo_write_space[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[1]
--register power-up is low

HB1_left_channel_fifo_write_space[1] = DFFEAS(HB1L2, KF1_outclk_wire[0],  ,  ,  ,  ,  , !R1L6,  );


--HB1_right_channel_fifo_write_space[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[5]
--register power-up is low

HB1_right_channel_fifo_write_space[5] = DFFEAS(HB1L38, KF1_outclk_wire[0],  ,  ,  ,  ,  , !R1L6,  );


--U1L34 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~5
U1L34_adder_eqn = ( !LC1_counter_reg_bit[5] ) + ( GND ) + ( U1L31 );
U1L34 = SUM(U1L34_adder_eqn);

--U1L35 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~6
U1L35_adder_eqn = ( !LC1_counter_reg_bit[5] ) + ( GND ) + ( U1L31 );
U1L35 = CARRY(U1L35_adder_eqn);


--R1_readdata[29] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[29]
--register power-up is low

R1_readdata[29] = DFFEAS(HB1_left_channel_fifo_write_space[5], KF1_outclk_wire[0],  ,  , R1L21,  ,  , R1L51,  );


--CF1_q_a[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CF1_q_a[25]_PORT_A_data_in = RE1L157;
CF1_q_a[25]_PORT_A_data_in_reg = DFFE(CF1_q_a[25]_PORT_A_data_in, CF1_q_a[25]_clock_0, , , CF1_q_a[25]_clock_enable_0);
CF1_q_a[25]_PORT_A_address = BUS(RE1L119, RE1L120, RE1L121, RE1L122, RE1L123, RE1L124, RE1L125, RE1L126);
CF1_q_a[25]_PORT_A_address_reg = DFFE(CF1_q_a[25]_PORT_A_address, CF1_q_a[25]_clock_0, , , CF1_q_a[25]_clock_enable_0);
CF1_q_a[25]_PORT_A_write_enable = RE1L164;
CF1_q_a[25]_PORT_A_write_enable_reg = DFFE(CF1_q_a[25]_PORT_A_write_enable, CF1_q_a[25]_clock_0, , , CF1_q_a[25]_clock_enable_0);
CF1_q_a[25]_PORT_A_read_enable = !RE1L164;
CF1_q_a[25]_PORT_A_read_enable_reg = DFFE(CF1_q_a[25]_PORT_A_read_enable, CF1_q_a[25]_clock_0, , , CF1_q_a[25]_clock_enable_0);
CF1_q_a[25]_PORT_A_byte_mask = RE1L130;
CF1_q_a[25]_PORT_A_byte_mask_reg = DFFE(CF1_q_a[25]_PORT_A_byte_mask, CF1_q_a[25]_clock_0, , , CF1_q_a[25]_clock_enable_0);
CF1_q_a[25]_clock_0 = KF1_outclk_wire[0];
CF1_q_a[25]_clock_enable_0 = RE1_ociram_reset_req;
CF1_q_a[25]_PORT_A_data_out = MEMORY(CF1_q_a[25]_PORT_A_data_in_reg, , CF1_q_a[25]_PORT_A_address_reg, , CF1_q_a[25]_PORT_A_write_enable_reg, CF1_q_a[25]_PORT_A_read_enable_reg, , , CF1_q_a[25]_PORT_A_byte_mask_reg, , CF1_q_a[25]_clock_0, , CF1_q_a[25]_clock_enable_0, , , , , );
CF1_q_a[25] = CF1_q_a[25]_PORT_A_data_out[0];


--QD1_ram_block1a2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a2
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QD1_ram_block1a2_PORT_A_data_in = W1_za_data[2];
QD1_ram_block1a2_PORT_A_data_in_reg = DFFE(QD1_ram_block1a2_PORT_A_data_in, QD1_ram_block1a2_clock_0, , , );
QD1_ram_block1a2_PORT_A_address = BUS(NC9_wr_ptr[0], NC9_wr_ptr[1], NC9_wr_ptr[2]);
QD1_ram_block1a2_PORT_A_address_reg = DFFE(QD1_ram_block1a2_PORT_A_address, QD1_ram_block1a2_clock_0, , , );
QD1_ram_block1a2_PORT_B_address = BUS(NC9L10, NC9L11, NC9L12);
QD1_ram_block1a2_PORT_B_address_reg = DFFE(QD1_ram_block1a2_PORT_B_address, QD1_ram_block1a2_clock_0, , , );
QD1_ram_block1a2_PORT_A_write_enable = NC9_write;
QD1_ram_block1a2_PORT_A_write_enable_reg = DFFE(QD1_ram_block1a2_PORT_A_write_enable, QD1_ram_block1a2_clock_0, , , );
QD1_ram_block1a2_PORT_B_read_enable = VCC;
QD1_ram_block1a2_PORT_B_read_enable_reg = DFFE(QD1_ram_block1a2_PORT_B_read_enable, QD1_ram_block1a2_clock_0, , , );
QD1_ram_block1a2_clock_0 = KF1_outclk_wire[0];
QD1_ram_block1a2_PORT_B_data_out = MEMORY(QD1_ram_block1a2_PORT_A_data_in_reg, , QD1_ram_block1a2_PORT_A_address_reg, QD1_ram_block1a2_PORT_B_address_reg, QD1_ram_block1a2_PORT_A_write_enable_reg, , , QD1_ram_block1a2_PORT_B_read_enable_reg, , , QD1_ram_block1a2_clock_0, , , , , , , );
QD1_ram_block1a2 = QD1_ram_block1a2_PORT_B_data_out[0];


--HB1_right_channel_fifo_write_space[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[2]
--register power-up is low

HB1_right_channel_fifo_write_space[2] = DFFEAS(HB1L42, KF1_outclk_wire[0],  ,  ,  ,  ,  , !R1L6,  );


--U1L38 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~9
U1L38_adder_eqn = ( !LC1_counter_reg_bit[2] ) + ( GND ) + ( U1L51 );
U1L38 = SUM(U1L38_adder_eqn);

--U1L39 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~10
U1L39_adder_eqn = ( !LC1_counter_reg_bit[2] ) + ( GND ) + ( U1L51 );
U1L39 = CARRY(U1L39_adder_eqn);


--CF1_q_a[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CF1_q_a[22]_PORT_A_data_in = RE1L154;
CF1_q_a[22]_PORT_A_data_in_reg = DFFE(CF1_q_a[22]_PORT_A_data_in, CF1_q_a[22]_clock_0, , , CF1_q_a[22]_clock_enable_0);
CF1_q_a[22]_PORT_A_address = BUS(RE1L119, RE1L120, RE1L121, RE1L122, RE1L123, RE1L124, RE1L125, RE1L126);
CF1_q_a[22]_PORT_A_address_reg = DFFE(CF1_q_a[22]_PORT_A_address, CF1_q_a[22]_clock_0, , , CF1_q_a[22]_clock_enable_0);
CF1_q_a[22]_PORT_A_write_enable = RE1L164;
CF1_q_a[22]_PORT_A_write_enable_reg = DFFE(CF1_q_a[22]_PORT_A_write_enable, CF1_q_a[22]_clock_0, , , CF1_q_a[22]_clock_enable_0);
CF1_q_a[22]_PORT_A_read_enable = !RE1L164;
CF1_q_a[22]_PORT_A_read_enable_reg = DFFE(CF1_q_a[22]_PORT_A_read_enable, CF1_q_a[22]_clock_0, , , CF1_q_a[22]_clock_enable_0);
CF1_q_a[22]_PORT_A_byte_mask = RE1L129;
CF1_q_a[22]_PORT_A_byte_mask_reg = DFFE(CF1_q_a[22]_PORT_A_byte_mask, CF1_q_a[22]_clock_0, , , CF1_q_a[22]_clock_enable_0);
CF1_q_a[22]_clock_0 = KF1_outclk_wire[0];
CF1_q_a[22]_clock_enable_0 = RE1_ociram_reset_req;
CF1_q_a[22]_PORT_A_data_out = MEMORY(CF1_q_a[22]_PORT_A_data_in_reg, , CF1_q_a[22]_PORT_A_address_reg, , CF1_q_a[22]_PORT_A_write_enable_reg, CF1_q_a[22]_PORT_A_read_enable_reg, , , CF1_q_a[22]_PORT_A_byte_mask_reg, , CF1_q_a[22]_clock_0, , CF1_q_a[22]_clock_enable_0, , , , , );
CF1_q_a[22] = CF1_q_a[22]_PORT_A_data_out[0];


--HB1_right_channel_fifo_write_space[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[3]
--register power-up is low

HB1_right_channel_fifo_write_space[3] = DFFEAS(HB1L46, KF1_outclk_wire[0],  ,  ,  ,  ,  , !R1L6,  );


--U1L42 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~13
U1L42_adder_eqn = ( !LC1_counter_reg_bit[3] ) + ( GND ) + ( U1L39 );
U1L42 = SUM(U1L42_adder_eqn);

--U1L43 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~14
U1L43_adder_eqn = ( !LC1_counter_reg_bit[3] ) + ( GND ) + ( U1L39 );
U1L43 = CARRY(U1L43_adder_eqn);


--R1_readdata[27] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[27]
--register power-up is low

R1_readdata[27] = DFFEAS(HB1_left_channel_fifo_write_space[3], KF1_outclk_wire[0],  ,  , R1L21,  ,  , R1L51,  );


--CF1_q_a[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CF1_q_a[23]_PORT_A_data_in = RE1L155;
CF1_q_a[23]_PORT_A_data_in_reg = DFFE(CF1_q_a[23]_PORT_A_data_in, CF1_q_a[23]_clock_0, , , CF1_q_a[23]_clock_enable_0);
CF1_q_a[23]_PORT_A_address = BUS(RE1L119, RE1L120, RE1L121, RE1L122, RE1L123, RE1L124, RE1L125, RE1L126);
CF1_q_a[23]_PORT_A_address_reg = DFFE(CF1_q_a[23]_PORT_A_address, CF1_q_a[23]_clock_0, , , CF1_q_a[23]_clock_enable_0);
CF1_q_a[23]_PORT_A_write_enable = RE1L164;
CF1_q_a[23]_PORT_A_write_enable_reg = DFFE(CF1_q_a[23]_PORT_A_write_enable, CF1_q_a[23]_clock_0, , , CF1_q_a[23]_clock_enable_0);
CF1_q_a[23]_PORT_A_read_enable = !RE1L164;
CF1_q_a[23]_PORT_A_read_enable_reg = DFFE(CF1_q_a[23]_PORT_A_read_enable, CF1_q_a[23]_clock_0, , , CF1_q_a[23]_clock_enable_0);
CF1_q_a[23]_PORT_A_byte_mask = RE1L129;
CF1_q_a[23]_PORT_A_byte_mask_reg = DFFE(CF1_q_a[23]_PORT_A_byte_mask, CF1_q_a[23]_clock_0, , , CF1_q_a[23]_clock_enable_0);
CF1_q_a[23]_clock_0 = KF1_outclk_wire[0];
CF1_q_a[23]_clock_enable_0 = RE1_ociram_reset_req;
CF1_q_a[23]_PORT_A_data_out = MEMORY(CF1_q_a[23]_PORT_A_data_in_reg, , CF1_q_a[23]_PORT_A_address_reg, , CF1_q_a[23]_PORT_A_write_enable_reg, CF1_q_a[23]_PORT_A_read_enable_reg, , , CF1_q_a[23]_PORT_A_byte_mask_reg, , CF1_q_a[23]_clock_0, , CF1_q_a[23]_clock_enable_0, , , , , );
CF1_q_a[23] = CF1_q_a[23]_PORT_A_data_out[0];


--HB1_right_channel_fifo_write_space[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[6]
--register power-up is low

HB1_right_channel_fifo_write_space[6] = DFFEAS(HB1L50, KF1_outclk_wire[0],  ,  ,  ,  ,  , !R1L6,  );


--U1L46 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~17
U1L46_adder_eqn = ( !HC1_b_full ) + ( VCC ) + ( U1L35 );
U1L46 = SUM(U1L46_adder_eqn);


--R1_readdata[30] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[30]
--register power-up is low

R1_readdata[30] = DFFEAS(HB1_left_channel_fifo_write_space[6], KF1_outclk_wire[0],  ,  , R1L21,  ,  , R1L51,  );


--CF1_q_a[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CF1_q_a[26]_PORT_A_data_in = RE1L158;
CF1_q_a[26]_PORT_A_data_in_reg = DFFE(CF1_q_a[26]_PORT_A_data_in, CF1_q_a[26]_clock_0, , , CF1_q_a[26]_clock_enable_0);
CF1_q_a[26]_PORT_A_address = BUS(RE1L119, RE1L120, RE1L121, RE1L122, RE1L123, RE1L124, RE1L125, RE1L126);
CF1_q_a[26]_PORT_A_address_reg = DFFE(CF1_q_a[26]_PORT_A_address, CF1_q_a[26]_clock_0, , , CF1_q_a[26]_clock_enable_0);
CF1_q_a[26]_PORT_A_write_enable = RE1L164;
CF1_q_a[26]_PORT_A_write_enable_reg = DFFE(CF1_q_a[26]_PORT_A_write_enable, CF1_q_a[26]_clock_0, , , CF1_q_a[26]_clock_enable_0);
CF1_q_a[26]_PORT_A_read_enable = !RE1L164;
CF1_q_a[26]_PORT_A_read_enable_reg = DFFE(CF1_q_a[26]_PORT_A_read_enable, CF1_q_a[26]_clock_0, , , CF1_q_a[26]_clock_enable_0);
CF1_q_a[26]_PORT_A_byte_mask = RE1L130;
CF1_q_a[26]_PORT_A_byte_mask_reg = DFFE(CF1_q_a[26]_PORT_A_byte_mask, CF1_q_a[26]_clock_0, , , CF1_q_a[26]_clock_enable_0);
CF1_q_a[26]_clock_0 = KF1_outclk_wire[0];
CF1_q_a[26]_clock_enable_0 = RE1_ociram_reset_req;
CF1_q_a[26]_PORT_A_data_out = MEMORY(CF1_q_a[26]_PORT_A_data_in_reg, , CF1_q_a[26]_PORT_A_address_reg, , CF1_q_a[26]_PORT_A_write_enable_reg, CF1_q_a[26]_PORT_A_read_enable_reg, , , CF1_q_a[26]_PORT_A_byte_mask_reg, , CF1_q_a[26]_clock_0, , CF1_q_a[26]_clock_enable_0, , , , , );
CF1_q_a[26] = CF1_q_a[26]_PORT_A_data_out[0];


--QD1_ram_block1a7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a7
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QD1_ram_block1a7_PORT_A_data_in = W1_za_data[7];
QD1_ram_block1a7_PORT_A_data_in_reg = DFFE(QD1_ram_block1a7_PORT_A_data_in, QD1_ram_block1a7_clock_0, , , );
QD1_ram_block1a7_PORT_A_address = BUS(NC9_wr_ptr[0], NC9_wr_ptr[1], NC9_wr_ptr[2]);
QD1_ram_block1a7_PORT_A_address_reg = DFFE(QD1_ram_block1a7_PORT_A_address, QD1_ram_block1a7_clock_0, , , );
QD1_ram_block1a7_PORT_B_address = BUS(NC9L10, NC9L11, NC9L12);
QD1_ram_block1a7_PORT_B_address_reg = DFFE(QD1_ram_block1a7_PORT_B_address, QD1_ram_block1a7_clock_0, , , );
QD1_ram_block1a7_PORT_A_write_enable = NC9_write;
QD1_ram_block1a7_PORT_A_write_enable_reg = DFFE(QD1_ram_block1a7_PORT_A_write_enable, QD1_ram_block1a7_clock_0, , , );
QD1_ram_block1a7_PORT_B_read_enable = VCC;
QD1_ram_block1a7_PORT_B_read_enable_reg = DFFE(QD1_ram_block1a7_PORT_B_read_enable, QD1_ram_block1a7_clock_0, , , );
QD1_ram_block1a7_clock_0 = KF1_outclk_wire[0];
QD1_ram_block1a7_PORT_B_data_out = MEMORY(QD1_ram_block1a7_PORT_A_data_in_reg, , QD1_ram_block1a7_PORT_A_address_reg, QD1_ram_block1a7_PORT_B_address_reg, QD1_ram_block1a7_PORT_A_write_enable_reg, , , QD1_ram_block1a7_PORT_B_read_enable_reg, , , QD1_ram_block1a7_clock_0, , , , , , , );
QD1_ram_block1a7 = QD1_ram_block1a7_PORT_B_data_out[0];


--HB1_right_channel_fifo_write_space[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]
--register power-up is low

HB1_right_channel_fifo_write_space[7] = DFFEAS(HB1L54, KF1_outclk_wire[0],  ,  ,  ,  ,  , !R1L6,  );


--R1_readdata[31] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[31]
--register power-up is low

R1_readdata[31] = DFFEAS(HB1_left_channel_fifo_write_space[7], KF1_outclk_wire[0],  ,  , R1L21,  ,  , R1L51,  );


--CF1_q_a[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CF1_q_a[27]_PORT_A_data_in = RE1L159;
CF1_q_a[27]_PORT_A_data_in_reg = DFFE(CF1_q_a[27]_PORT_A_data_in, CF1_q_a[27]_clock_0, , , CF1_q_a[27]_clock_enable_0);
CF1_q_a[27]_PORT_A_address = BUS(RE1L119, RE1L120, RE1L121, RE1L122, RE1L123, RE1L124, RE1L125, RE1L126);
CF1_q_a[27]_PORT_A_address_reg = DFFE(CF1_q_a[27]_PORT_A_address, CF1_q_a[27]_clock_0, , , CF1_q_a[27]_clock_enable_0);
CF1_q_a[27]_PORT_A_write_enable = RE1L164;
CF1_q_a[27]_PORT_A_write_enable_reg = DFFE(CF1_q_a[27]_PORT_A_write_enable, CF1_q_a[27]_clock_0, , , CF1_q_a[27]_clock_enable_0);
CF1_q_a[27]_PORT_A_read_enable = !RE1L164;
CF1_q_a[27]_PORT_A_read_enable_reg = DFFE(CF1_q_a[27]_PORT_A_read_enable, CF1_q_a[27]_clock_0, , , CF1_q_a[27]_clock_enable_0);
CF1_q_a[27]_PORT_A_byte_mask = RE1L130;
CF1_q_a[27]_PORT_A_byte_mask_reg = DFFE(CF1_q_a[27]_PORT_A_byte_mask, CF1_q_a[27]_clock_0, , , CF1_q_a[27]_clock_enable_0);
CF1_q_a[27]_clock_0 = KF1_outclk_wire[0];
CF1_q_a[27]_clock_enable_0 = RE1_ociram_reset_req;
CF1_q_a[27]_PORT_A_data_out = MEMORY(CF1_q_a[27]_PORT_A_data_in_reg, , CF1_q_a[27]_PORT_A_address_reg, , CF1_q_a[27]_PORT_A_write_enable_reg, CF1_q_a[27]_PORT_A_read_enable_reg, , , CF1_q_a[27]_PORT_A_byte_mask_reg, , CF1_q_a[27]_clock_0, , CF1_q_a[27]_clock_enable_0, , , , , );
CF1_q_a[27] = CF1_q_a[27]_PORT_A_data_out[0];


--YD1_E_shift_rot_result[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]
--register power-up is low

YD1_E_shift_rot_result[30] = DFFEAS(YD1L506, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , YD1_E_src1[30],  ,  , YD1_E_new_inst);


--YD1_W_alu_result[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[27]
--register power-up is low

YD1_W_alu_result[27] = DFFEAS(YD1L379, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L384,  );


--CF1_q_a[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CF1_q_a[30]_PORT_A_data_in = RE1L162;
CF1_q_a[30]_PORT_A_data_in_reg = DFFE(CF1_q_a[30]_PORT_A_data_in, CF1_q_a[30]_clock_0, , , CF1_q_a[30]_clock_enable_0);
CF1_q_a[30]_PORT_A_address = BUS(RE1L119, RE1L120, RE1L121, RE1L122, RE1L123, RE1L124, RE1L125, RE1L126);
CF1_q_a[30]_PORT_A_address_reg = DFFE(CF1_q_a[30]_PORT_A_address, CF1_q_a[30]_clock_0, , , CF1_q_a[30]_clock_enable_0);
CF1_q_a[30]_PORT_A_write_enable = RE1L164;
CF1_q_a[30]_PORT_A_write_enable_reg = DFFE(CF1_q_a[30]_PORT_A_write_enable, CF1_q_a[30]_clock_0, , , CF1_q_a[30]_clock_enable_0);
CF1_q_a[30]_PORT_A_read_enable = !RE1L164;
CF1_q_a[30]_PORT_A_read_enable_reg = DFFE(CF1_q_a[30]_PORT_A_read_enable, CF1_q_a[30]_clock_0, , , CF1_q_a[30]_clock_enable_0);
CF1_q_a[30]_PORT_A_byte_mask = RE1L130;
CF1_q_a[30]_PORT_A_byte_mask_reg = DFFE(CF1_q_a[30]_PORT_A_byte_mask, CF1_q_a[30]_clock_0, , , CF1_q_a[30]_clock_enable_0);
CF1_q_a[30]_clock_0 = KF1_outclk_wire[0];
CF1_q_a[30]_clock_enable_0 = RE1_ociram_reset_req;
CF1_q_a[30]_PORT_A_data_out = MEMORY(CF1_q_a[30]_PORT_A_data_in_reg, , CF1_q_a[30]_PORT_A_address_reg, , CF1_q_a[30]_PORT_A_write_enable_reg, CF1_q_a[30]_PORT_A_read_enable_reg, , , CF1_q_a[30]_PORT_A_byte_mask_reg, , CF1_q_a[30]_clock_0, , CF1_q_a[30]_clock_enable_0, , , , , );
CF1_q_a[30] = CF1_q_a[30]_PORT_A_data_out[0];


--QD1_ram_block1a10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a10
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QD1_ram_block1a10_PORT_A_data_in = W1_za_data[10];
QD1_ram_block1a10_PORT_A_data_in_reg = DFFE(QD1_ram_block1a10_PORT_A_data_in, QD1_ram_block1a10_clock_0, , , );
QD1_ram_block1a10_PORT_A_address = BUS(NC9_wr_ptr[0], NC9_wr_ptr[1], NC9_wr_ptr[2]);
QD1_ram_block1a10_PORT_A_address_reg = DFFE(QD1_ram_block1a10_PORT_A_address, QD1_ram_block1a10_clock_0, , , );
QD1_ram_block1a10_PORT_B_address = BUS(NC9L10, NC9L11, NC9L12);
QD1_ram_block1a10_PORT_B_address_reg = DFFE(QD1_ram_block1a10_PORT_B_address, QD1_ram_block1a10_clock_0, , , );
QD1_ram_block1a10_PORT_A_write_enable = NC9_write;
QD1_ram_block1a10_PORT_A_write_enable_reg = DFFE(QD1_ram_block1a10_PORT_A_write_enable, QD1_ram_block1a10_clock_0, , , );
QD1_ram_block1a10_PORT_B_read_enable = VCC;
QD1_ram_block1a10_PORT_B_read_enable_reg = DFFE(QD1_ram_block1a10_PORT_B_read_enable, QD1_ram_block1a10_clock_0, , , );
QD1_ram_block1a10_clock_0 = KF1_outclk_wire[0];
QD1_ram_block1a10_PORT_B_data_out = MEMORY(QD1_ram_block1a10_PORT_A_data_in_reg, , QD1_ram_block1a10_PORT_A_address_reg, QD1_ram_block1a10_PORT_B_address_reg, QD1_ram_block1a10_PORT_A_write_enable_reg, , , QD1_ram_block1a10_PORT_B_read_enable_reg, , , QD1_ram_block1a10_clock_0, , , , , , , );
QD1_ram_block1a10 = QD1_ram_block1a10_PORT_B_data_out[0];


--HB1_left_channel_fifo_write_space[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[2]
--register power-up is low

HB1_left_channel_fifo_write_space[2] = DFFEAS(HB1L6, KF1_outclk_wire[0],  ,  ,  ,  ,  , !R1L6,  );


--QD1_ram_block1a8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a8
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QD1_ram_block1a8_PORT_A_data_in = W1_za_data[8];
QD1_ram_block1a8_PORT_A_data_in_reg = DFFE(QD1_ram_block1a8_PORT_A_data_in, QD1_ram_block1a8_clock_0, , , );
QD1_ram_block1a8_PORT_A_address = BUS(NC9_wr_ptr[0], NC9_wr_ptr[1], NC9_wr_ptr[2]);
QD1_ram_block1a8_PORT_A_address_reg = DFFE(QD1_ram_block1a8_PORT_A_address, QD1_ram_block1a8_clock_0, , , );
QD1_ram_block1a8_PORT_B_address = BUS(NC9L10, NC9L11, NC9L12);
QD1_ram_block1a8_PORT_B_address_reg = DFFE(QD1_ram_block1a8_PORT_B_address, QD1_ram_block1a8_clock_0, , , );
QD1_ram_block1a8_PORT_A_write_enable = NC9_write;
QD1_ram_block1a8_PORT_A_write_enable_reg = DFFE(QD1_ram_block1a8_PORT_A_write_enable, QD1_ram_block1a8_clock_0, , , );
QD1_ram_block1a8_PORT_B_read_enable = VCC;
QD1_ram_block1a8_PORT_B_read_enable_reg = DFFE(QD1_ram_block1a8_PORT_B_read_enable, QD1_ram_block1a8_clock_0, , , );
QD1_ram_block1a8_clock_0 = KF1_outclk_wire[0];
QD1_ram_block1a8_PORT_B_data_out = MEMORY(QD1_ram_block1a8_PORT_A_data_in_reg, , QD1_ram_block1a8_PORT_A_address_reg, QD1_ram_block1a8_PORT_B_address_reg, QD1_ram_block1a8_PORT_A_write_enable_reg, , , QD1_ram_block1a8_PORT_B_read_enable_reg, , , QD1_ram_block1a8_clock_0, , , , , , , );
QD1_ram_block1a8 = QD1_ram_block1a8_PORT_B_data_out[0];


--HB1_left_channel_fifo_write_space[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[0]
--register power-up is low

HB1_left_channel_fifo_write_space[0] = DFFEAS(HB1L10, KF1_outclk_wire[0],  ,  ,  ,  ,  , !R1L6,  );


--CF1_q_a[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CF1_q_a[28]_PORT_A_data_in = RE1L160;
CF1_q_a[28]_PORT_A_data_in_reg = DFFE(CF1_q_a[28]_PORT_A_data_in, CF1_q_a[28]_clock_0, , , CF1_q_a[28]_clock_enable_0);
CF1_q_a[28]_PORT_A_address = BUS(RE1L119, RE1L120, RE1L121, RE1L122, RE1L123, RE1L124, RE1L125, RE1L126);
CF1_q_a[28]_PORT_A_address_reg = DFFE(CF1_q_a[28]_PORT_A_address, CF1_q_a[28]_clock_0, , , CF1_q_a[28]_clock_enable_0);
CF1_q_a[28]_PORT_A_write_enable = RE1L164;
CF1_q_a[28]_PORT_A_write_enable_reg = DFFE(CF1_q_a[28]_PORT_A_write_enable, CF1_q_a[28]_clock_0, , , CF1_q_a[28]_clock_enable_0);
CF1_q_a[28]_PORT_A_read_enable = !RE1L164;
CF1_q_a[28]_PORT_A_read_enable_reg = DFFE(CF1_q_a[28]_PORT_A_read_enable, CF1_q_a[28]_clock_0, , , CF1_q_a[28]_clock_enable_0);
CF1_q_a[28]_PORT_A_byte_mask = RE1L130;
CF1_q_a[28]_PORT_A_byte_mask_reg = DFFE(CF1_q_a[28]_PORT_A_byte_mask, CF1_q_a[28]_clock_0, , , CF1_q_a[28]_clock_enable_0);
CF1_q_a[28]_clock_0 = KF1_outclk_wire[0];
CF1_q_a[28]_clock_enable_0 = RE1_ociram_reset_req;
CF1_q_a[28]_PORT_A_data_out = MEMORY(CF1_q_a[28]_PORT_A_data_in_reg, , CF1_q_a[28]_PORT_A_address_reg, , CF1_q_a[28]_PORT_A_write_enable_reg, CF1_q_a[28]_PORT_A_read_enable_reg, , , CF1_q_a[28]_PORT_A_byte_mask_reg, , CF1_q_a[28]_clock_0, , CF1_q_a[28]_clock_enable_0, , , , , );
CF1_q_a[28] = CF1_q_a[28]_PORT_A_data_out[0];


--CF1_q_a[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CF1_q_a[17]_PORT_A_data_in = RE1L149;
CF1_q_a[17]_PORT_A_data_in_reg = DFFE(CF1_q_a[17]_PORT_A_data_in, CF1_q_a[17]_clock_0, , , CF1_q_a[17]_clock_enable_0);
CF1_q_a[17]_PORT_A_address = BUS(RE1L119, RE1L120, RE1L121, RE1L122, RE1L123, RE1L124, RE1L125, RE1L126);
CF1_q_a[17]_PORT_A_address_reg = DFFE(CF1_q_a[17]_PORT_A_address, CF1_q_a[17]_clock_0, , , CF1_q_a[17]_clock_enable_0);
CF1_q_a[17]_PORT_A_write_enable = RE1L164;
CF1_q_a[17]_PORT_A_write_enable_reg = DFFE(CF1_q_a[17]_PORT_A_write_enable, CF1_q_a[17]_clock_0, , , CF1_q_a[17]_clock_enable_0);
CF1_q_a[17]_PORT_A_read_enable = !RE1L164;
CF1_q_a[17]_PORT_A_read_enable_reg = DFFE(CF1_q_a[17]_PORT_A_read_enable, CF1_q_a[17]_clock_0, , , CF1_q_a[17]_clock_enable_0);
CF1_q_a[17]_PORT_A_byte_mask = RE1L129;
CF1_q_a[17]_PORT_A_byte_mask_reg = DFFE(CF1_q_a[17]_PORT_A_byte_mask, CF1_q_a[17]_clock_0, , , CF1_q_a[17]_clock_enable_0);
CF1_q_a[17]_clock_0 = KF1_outclk_wire[0];
CF1_q_a[17]_clock_enable_0 = RE1_ociram_reset_req;
CF1_q_a[17]_PORT_A_data_out = MEMORY(CF1_q_a[17]_PORT_A_data_in_reg, , CF1_q_a[17]_PORT_A_address_reg, , CF1_q_a[17]_PORT_A_write_enable_reg, CF1_q_a[17]_PORT_A_read_enable_reg, , , CF1_q_a[17]_PORT_A_byte_mask_reg, , CF1_q_a[17]_clock_0, , CF1_q_a[17]_clock_enable_0, , , , , );
CF1_q_a[17] = CF1_q_a[17]_PORT_A_data_out[0];


--QD1_ram_block1a13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a13
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QD1_ram_block1a13_PORT_A_data_in = W1_za_data[13];
QD1_ram_block1a13_PORT_A_data_in_reg = DFFE(QD1_ram_block1a13_PORT_A_data_in, QD1_ram_block1a13_clock_0, , , );
QD1_ram_block1a13_PORT_A_address = BUS(NC9_wr_ptr[0], NC9_wr_ptr[1], NC9_wr_ptr[2]);
QD1_ram_block1a13_PORT_A_address_reg = DFFE(QD1_ram_block1a13_PORT_A_address, QD1_ram_block1a13_clock_0, , , );
QD1_ram_block1a13_PORT_B_address = BUS(NC9L10, NC9L11, NC9L12);
QD1_ram_block1a13_PORT_B_address_reg = DFFE(QD1_ram_block1a13_PORT_B_address, QD1_ram_block1a13_clock_0, , , );
QD1_ram_block1a13_PORT_A_write_enable = NC9_write;
QD1_ram_block1a13_PORT_A_write_enable_reg = DFFE(QD1_ram_block1a13_PORT_A_write_enable, QD1_ram_block1a13_clock_0, , , );
QD1_ram_block1a13_PORT_B_read_enable = VCC;
QD1_ram_block1a13_PORT_B_read_enable_reg = DFFE(QD1_ram_block1a13_PORT_B_read_enable, QD1_ram_block1a13_clock_0, , , );
QD1_ram_block1a13_clock_0 = KF1_outclk_wire[0];
QD1_ram_block1a13_PORT_B_data_out = MEMORY(QD1_ram_block1a13_PORT_A_data_in_reg, , QD1_ram_block1a13_PORT_A_address_reg, QD1_ram_block1a13_PORT_B_address_reg, QD1_ram_block1a13_PORT_A_write_enable_reg, , , QD1_ram_block1a13_PORT_B_read_enable_reg, , , QD1_ram_block1a13_clock_0, , , , , , , );
QD1_ram_block1a13 = QD1_ram_block1a13_PORT_B_data_out[0];


--GB1_left_audio_fifo_read_space[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5]
--register power-up is low

GB1_left_audio_fifo_read_space[5] = DFFEAS(SB1_counter_reg_bit[5], KF1_outclk_wire[0],  ,  ,  ,  ,  , R1L7,  );


--QB1_q_b[13] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB1_q_b[13]_PORT_A_data_in = GB1_data_in_shift_reg[13];
QB1_q_b[13]_PORT_A_data_in_reg = DFFE(QB1_q_b[13]_PORT_A_data_in, QB1_q_b[13]_clock_0, , , );
QB1_q_b[13]_PORT_A_address = BUS(TB1_counter_reg_bit[0], TB1_counter_reg_bit[1], TB1_counter_reg_bit[2], TB1_counter_reg_bit[3], TB1_counter_reg_bit[4], TB1_counter_reg_bit[5], TB1_counter_reg_bit[6]);
QB1_q_b[13]_PORT_A_address_reg = DFFE(QB1_q_b[13]_PORT_A_address, QB1_q_b[13]_clock_0, , , );
QB1_q_b[13]_PORT_B_address = BUS(NB1L24, NB1L25, NB1L26, NB1L27, NB1L28, NB1L29, NB1L30);
QB1_q_b[13]_PORT_B_address_reg = DFFE(QB1_q_b[13]_PORT_B_address, QB1_q_b[13]_clock_1, , , );
QB1_q_b[13]_PORT_A_write_enable = GB1L4;
QB1_q_b[13]_PORT_A_write_enable_reg = DFFE(QB1_q_b[13]_PORT_A_write_enable, QB1_q_b[13]_clock_0, , , );
QB1_q_b[13]_PORT_B_read_enable = VCC;
QB1_q_b[13]_PORT_B_read_enable_reg = DFFE(QB1_q_b[13]_PORT_B_read_enable, QB1_q_b[13]_clock_1, , , );
QB1_q_b[13]_clock_0 = KF1_outclk_wire[0];
QB1_q_b[13]_clock_1 = KF1_outclk_wire[0];
QB1_q_b[13]_clock_enable_0 = GB1L4;
QB1_q_b[13]_PORT_B_data_out = MEMORY(QB1_q_b[13]_PORT_A_data_in_reg, , QB1_q_b[13]_PORT_A_address_reg, QB1_q_b[13]_PORT_B_address_reg, QB1_q_b[13]_PORT_A_write_enable_reg, , , QB1_q_b[13]_PORT_B_read_enable_reg, , , QB1_q_b[13]_clock_0, QB1_q_b[13]_clock_1, QB1_q_b[13]_clock_enable_0, , , , , );
QB1_q_b[13] = QB1_q_b[13]_PORT_B_data_out[0];


--QB2_q_b[13] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB2_q_b[13]_PORT_A_data_in = GB1_data_in_shift_reg[13];
QB2_q_b[13]_PORT_A_data_in_reg = DFFE(QB2_q_b[13]_PORT_A_data_in, QB2_q_b[13]_clock_0, , , );
QB2_q_b[13]_PORT_A_address = BUS(TB2_counter_reg_bit[0], TB2_counter_reg_bit[1], TB2_counter_reg_bit[2], TB2_counter_reg_bit[3], TB2_counter_reg_bit[4], TB2_counter_reg_bit[5], TB2_counter_reg_bit[6]);
QB2_q_b[13]_PORT_A_address_reg = DFFE(QB2_q_b[13]_PORT_A_address, QB2_q_b[13]_clock_0, , , );
QB2_q_b[13]_PORT_B_address = BUS(NB2L24, NB2L25, NB2L26, NB2L27, NB2L28, NB2L29, NB2L30);
QB2_q_b[13]_PORT_B_address_reg = DFFE(QB2_q_b[13]_PORT_B_address, QB2_q_b[13]_clock_1, , , );
QB2_q_b[13]_PORT_A_write_enable = GB1L1;
QB2_q_b[13]_PORT_A_write_enable_reg = DFFE(QB2_q_b[13]_PORT_A_write_enable, QB2_q_b[13]_clock_0, , , );
QB2_q_b[13]_PORT_B_read_enable = VCC;
QB2_q_b[13]_PORT_B_read_enable_reg = DFFE(QB2_q_b[13]_PORT_B_read_enable, QB2_q_b[13]_clock_1, , , );
QB2_q_b[13]_clock_0 = KF1_outclk_wire[0];
QB2_q_b[13]_clock_1 = KF1_outclk_wire[0];
QB2_q_b[13]_clock_enable_0 = GB1L1;
QB2_q_b[13]_PORT_B_data_out = MEMORY(QB2_q_b[13]_PORT_A_data_in_reg, , QB2_q_b[13]_PORT_A_address_reg, QB2_q_b[13]_PORT_B_address_reg, QB2_q_b[13]_PORT_A_write_enable_reg, , , QB2_q_b[13]_PORT_B_read_enable_reg, , , QB2_q_b[13]_clock_0, QB2_q_b[13]_clock_1, QB2_q_b[13]_clock_enable_0, , , , , );
QB2_q_b[13] = QB2_q_b[13]_PORT_B_data_out[0];


--CF1_q_a[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CF1_q_a[19]_PORT_A_data_in = RE1L151;
CF1_q_a[19]_PORT_A_data_in_reg = DFFE(CF1_q_a[19]_PORT_A_data_in, CF1_q_a[19]_clock_0, , , CF1_q_a[19]_clock_enable_0);
CF1_q_a[19]_PORT_A_address = BUS(RE1L119, RE1L120, RE1L121, RE1L122, RE1L123, RE1L124, RE1L125, RE1L126);
CF1_q_a[19]_PORT_A_address_reg = DFFE(CF1_q_a[19]_PORT_A_address, CF1_q_a[19]_clock_0, , , CF1_q_a[19]_clock_enable_0);
CF1_q_a[19]_PORT_A_write_enable = RE1L164;
CF1_q_a[19]_PORT_A_write_enable_reg = DFFE(CF1_q_a[19]_PORT_A_write_enable, CF1_q_a[19]_clock_0, , , CF1_q_a[19]_clock_enable_0);
CF1_q_a[19]_PORT_A_read_enable = !RE1L164;
CF1_q_a[19]_PORT_A_read_enable_reg = DFFE(CF1_q_a[19]_PORT_A_read_enable, CF1_q_a[19]_clock_0, , , CF1_q_a[19]_clock_enable_0);
CF1_q_a[19]_PORT_A_byte_mask = RE1L129;
CF1_q_a[19]_PORT_A_byte_mask_reg = DFFE(CF1_q_a[19]_PORT_A_byte_mask, CF1_q_a[19]_clock_0, , , CF1_q_a[19]_clock_enable_0);
CF1_q_a[19]_clock_0 = KF1_outclk_wire[0];
CF1_q_a[19]_clock_enable_0 = RE1_ociram_reset_req;
CF1_q_a[19]_PORT_A_data_out = MEMORY(CF1_q_a[19]_PORT_A_data_in_reg, , CF1_q_a[19]_PORT_A_address_reg, , CF1_q_a[19]_PORT_A_write_enable_reg, CF1_q_a[19]_PORT_A_read_enable_reg, , , CF1_q_a[19]_PORT_A_byte_mask_reg, , CF1_q_a[19]_clock_0, , CF1_q_a[19]_clock_enable_0, , , , , );
CF1_q_a[19] = CF1_q_a[19]_PORT_A_data_out[0];


--CF1_q_a[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CF1_q_a[18]_PORT_A_data_in = RE1L150;
CF1_q_a[18]_PORT_A_data_in_reg = DFFE(CF1_q_a[18]_PORT_A_data_in, CF1_q_a[18]_clock_0, , , CF1_q_a[18]_clock_enable_0);
CF1_q_a[18]_PORT_A_address = BUS(RE1L119, RE1L120, RE1L121, RE1L122, RE1L123, RE1L124, RE1L125, RE1L126);
CF1_q_a[18]_PORT_A_address_reg = DFFE(CF1_q_a[18]_PORT_A_address, CF1_q_a[18]_clock_0, , , CF1_q_a[18]_clock_enable_0);
CF1_q_a[18]_PORT_A_write_enable = RE1L164;
CF1_q_a[18]_PORT_A_write_enable_reg = DFFE(CF1_q_a[18]_PORT_A_write_enable, CF1_q_a[18]_clock_0, , , CF1_q_a[18]_clock_enable_0);
CF1_q_a[18]_PORT_A_read_enable = !RE1L164;
CF1_q_a[18]_PORT_A_read_enable_reg = DFFE(CF1_q_a[18]_PORT_A_read_enable, CF1_q_a[18]_clock_0, , , CF1_q_a[18]_clock_enable_0);
CF1_q_a[18]_PORT_A_byte_mask = RE1L129;
CF1_q_a[18]_PORT_A_byte_mask_reg = DFFE(CF1_q_a[18]_PORT_A_byte_mask, CF1_q_a[18]_clock_0, , , CF1_q_a[18]_clock_enable_0);
CF1_q_a[18]_clock_0 = KF1_outclk_wire[0];
CF1_q_a[18]_clock_enable_0 = RE1_ociram_reset_req;
CF1_q_a[18]_PORT_A_data_out = MEMORY(CF1_q_a[18]_PORT_A_data_in_reg, , CF1_q_a[18]_PORT_A_address_reg, , CF1_q_a[18]_PORT_A_write_enable_reg, CF1_q_a[18]_PORT_A_read_enable_reg, , , CF1_q_a[18]_PORT_A_byte_mask_reg, , CF1_q_a[18]_clock_0, , CF1_q_a[18]_clock_enable_0, , , , , );
CF1_q_a[18] = CF1_q_a[18]_PORT_A_data_out[0];


--QD1_ram_block1a14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a14
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QD1_ram_block1a14_PORT_A_data_in = W1_za_data[14];
QD1_ram_block1a14_PORT_A_data_in_reg = DFFE(QD1_ram_block1a14_PORT_A_data_in, QD1_ram_block1a14_clock_0, , , );
QD1_ram_block1a14_PORT_A_address = BUS(NC9_wr_ptr[0], NC9_wr_ptr[1], NC9_wr_ptr[2]);
QD1_ram_block1a14_PORT_A_address_reg = DFFE(QD1_ram_block1a14_PORT_A_address, QD1_ram_block1a14_clock_0, , , );
QD1_ram_block1a14_PORT_B_address = BUS(NC9L10, NC9L11, NC9L12);
QD1_ram_block1a14_PORT_B_address_reg = DFFE(QD1_ram_block1a14_PORT_B_address, QD1_ram_block1a14_clock_0, , , );
QD1_ram_block1a14_PORT_A_write_enable = NC9_write;
QD1_ram_block1a14_PORT_A_write_enable_reg = DFFE(QD1_ram_block1a14_PORT_A_write_enable, QD1_ram_block1a14_clock_0, , , );
QD1_ram_block1a14_PORT_B_read_enable = VCC;
QD1_ram_block1a14_PORT_B_read_enable_reg = DFFE(QD1_ram_block1a14_PORT_B_read_enable, QD1_ram_block1a14_clock_0, , , );
QD1_ram_block1a14_clock_0 = KF1_outclk_wire[0];
QD1_ram_block1a14_PORT_B_data_out = MEMORY(QD1_ram_block1a14_PORT_A_data_in_reg, , QD1_ram_block1a14_PORT_A_address_reg, QD1_ram_block1a14_PORT_B_address_reg, QD1_ram_block1a14_PORT_A_write_enable_reg, , , QD1_ram_block1a14_PORT_B_read_enable_reg, , , QD1_ram_block1a14_clock_0, , , , , , , );
QD1_ram_block1a14 = QD1_ram_block1a14_PORT_B_data_out[0];


--GB1_left_audio_fifo_read_space[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6]
--register power-up is low

GB1_left_audio_fifo_read_space[6] = DFFEAS(SB1_counter_reg_bit[6], KF1_outclk_wire[0],  ,  ,  ,  ,  , R1L7,  );


--QB1_q_b[14] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB1_q_b[14]_PORT_A_data_in = GB1_data_in_shift_reg[14];
QB1_q_b[14]_PORT_A_data_in_reg = DFFE(QB1_q_b[14]_PORT_A_data_in, QB1_q_b[14]_clock_0, , , );
QB1_q_b[14]_PORT_A_address = BUS(TB1_counter_reg_bit[0], TB1_counter_reg_bit[1], TB1_counter_reg_bit[2], TB1_counter_reg_bit[3], TB1_counter_reg_bit[4], TB1_counter_reg_bit[5], TB1_counter_reg_bit[6]);
QB1_q_b[14]_PORT_A_address_reg = DFFE(QB1_q_b[14]_PORT_A_address, QB1_q_b[14]_clock_0, , , );
QB1_q_b[14]_PORT_B_address = BUS(NB1L24, NB1L25, NB1L26, NB1L27, NB1L28, NB1L29, NB1L30);
QB1_q_b[14]_PORT_B_address_reg = DFFE(QB1_q_b[14]_PORT_B_address, QB1_q_b[14]_clock_1, , , );
QB1_q_b[14]_PORT_A_write_enable = GB1L4;
QB1_q_b[14]_PORT_A_write_enable_reg = DFFE(QB1_q_b[14]_PORT_A_write_enable, QB1_q_b[14]_clock_0, , , );
QB1_q_b[14]_PORT_B_read_enable = VCC;
QB1_q_b[14]_PORT_B_read_enable_reg = DFFE(QB1_q_b[14]_PORT_B_read_enable, QB1_q_b[14]_clock_1, , , );
QB1_q_b[14]_clock_0 = KF1_outclk_wire[0];
QB1_q_b[14]_clock_1 = KF1_outclk_wire[0];
QB1_q_b[14]_clock_enable_0 = GB1L4;
QB1_q_b[14]_PORT_B_data_out = MEMORY(QB1_q_b[14]_PORT_A_data_in_reg, , QB1_q_b[14]_PORT_A_address_reg, QB1_q_b[14]_PORT_B_address_reg, QB1_q_b[14]_PORT_A_write_enable_reg, , , QB1_q_b[14]_PORT_B_read_enable_reg, , , QB1_q_b[14]_clock_0, QB1_q_b[14]_clock_1, QB1_q_b[14]_clock_enable_0, , , , , );
QB1_q_b[14] = QB1_q_b[14]_PORT_B_data_out[0];


--QB2_q_b[14] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB2_q_b[14]_PORT_A_data_in = GB1_data_in_shift_reg[14];
QB2_q_b[14]_PORT_A_data_in_reg = DFFE(QB2_q_b[14]_PORT_A_data_in, QB2_q_b[14]_clock_0, , , );
QB2_q_b[14]_PORT_A_address = BUS(TB2_counter_reg_bit[0], TB2_counter_reg_bit[1], TB2_counter_reg_bit[2], TB2_counter_reg_bit[3], TB2_counter_reg_bit[4], TB2_counter_reg_bit[5], TB2_counter_reg_bit[6]);
QB2_q_b[14]_PORT_A_address_reg = DFFE(QB2_q_b[14]_PORT_A_address, QB2_q_b[14]_clock_0, , , );
QB2_q_b[14]_PORT_B_address = BUS(NB2L24, NB2L25, NB2L26, NB2L27, NB2L28, NB2L29, NB2L30);
QB2_q_b[14]_PORT_B_address_reg = DFFE(QB2_q_b[14]_PORT_B_address, QB2_q_b[14]_clock_1, , , );
QB2_q_b[14]_PORT_A_write_enable = GB1L1;
QB2_q_b[14]_PORT_A_write_enable_reg = DFFE(QB2_q_b[14]_PORT_A_write_enable, QB2_q_b[14]_clock_0, , , );
QB2_q_b[14]_PORT_B_read_enable = VCC;
QB2_q_b[14]_PORT_B_read_enable_reg = DFFE(QB2_q_b[14]_PORT_B_read_enable, QB2_q_b[14]_clock_1, , , );
QB2_q_b[14]_clock_0 = KF1_outclk_wire[0];
QB2_q_b[14]_clock_1 = KF1_outclk_wire[0];
QB2_q_b[14]_clock_enable_0 = GB1L1;
QB2_q_b[14]_PORT_B_data_out = MEMORY(QB2_q_b[14]_PORT_A_data_in_reg, , QB2_q_b[14]_PORT_A_address_reg, QB2_q_b[14]_PORT_B_address_reg, QB2_q_b[14]_PORT_A_write_enable_reg, , , QB2_q_b[14]_PORT_B_read_enable_reg, , , QB2_q_b[14]_clock_0, QB2_q_b[14]_clock_1, QB2_q_b[14]_clock_enable_0, , , , , );
QB2_q_b[14] = QB2_q_b[14]_PORT_B_data_out[0];


--CF1_q_a[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CF1_q_a[20]_PORT_A_data_in = RE1L152;
CF1_q_a[20]_PORT_A_data_in_reg = DFFE(CF1_q_a[20]_PORT_A_data_in, CF1_q_a[20]_clock_0, , , CF1_q_a[20]_clock_enable_0);
CF1_q_a[20]_PORT_A_address = BUS(RE1L119, RE1L120, RE1L121, RE1L122, RE1L123, RE1L124, RE1L125, RE1L126);
CF1_q_a[20]_PORT_A_address_reg = DFFE(CF1_q_a[20]_PORT_A_address, CF1_q_a[20]_clock_0, , , CF1_q_a[20]_clock_enable_0);
CF1_q_a[20]_PORT_A_write_enable = RE1L164;
CF1_q_a[20]_PORT_A_write_enable_reg = DFFE(CF1_q_a[20]_PORT_A_write_enable, CF1_q_a[20]_clock_0, , , CF1_q_a[20]_clock_enable_0);
CF1_q_a[20]_PORT_A_read_enable = !RE1L164;
CF1_q_a[20]_PORT_A_read_enable_reg = DFFE(CF1_q_a[20]_PORT_A_read_enable, CF1_q_a[20]_clock_0, , , CF1_q_a[20]_clock_enable_0);
CF1_q_a[20]_PORT_A_byte_mask = RE1L129;
CF1_q_a[20]_PORT_A_byte_mask_reg = DFFE(CF1_q_a[20]_PORT_A_byte_mask, CF1_q_a[20]_clock_0, , , CF1_q_a[20]_clock_enable_0);
CF1_q_a[20]_clock_0 = KF1_outclk_wire[0];
CF1_q_a[20]_clock_enable_0 = RE1_ociram_reset_req;
CF1_q_a[20]_PORT_A_data_out = MEMORY(CF1_q_a[20]_PORT_A_data_in_reg, , CF1_q_a[20]_PORT_A_address_reg, , CF1_q_a[20]_PORT_A_write_enable_reg, CF1_q_a[20]_PORT_A_read_enable_reg, , , CF1_q_a[20]_PORT_A_byte_mask_reg, , CF1_q_a[20]_clock_0, , CF1_q_a[20]_clock_enable_0, , , , , );
CF1_q_a[20] = CF1_q_a[20]_PORT_A_data_out[0];


--QD1_ram_block1a15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a15
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QD1_ram_block1a15_PORT_A_data_in = W1_za_data[15];
QD1_ram_block1a15_PORT_A_data_in_reg = DFFE(QD1_ram_block1a15_PORT_A_data_in, QD1_ram_block1a15_clock_0, , , );
QD1_ram_block1a15_PORT_A_address = BUS(NC9_wr_ptr[0], NC9_wr_ptr[1], NC9_wr_ptr[2]);
QD1_ram_block1a15_PORT_A_address_reg = DFFE(QD1_ram_block1a15_PORT_A_address, QD1_ram_block1a15_clock_0, , , );
QD1_ram_block1a15_PORT_B_address = BUS(NC9L10, NC9L11, NC9L12);
QD1_ram_block1a15_PORT_B_address_reg = DFFE(QD1_ram_block1a15_PORT_B_address, QD1_ram_block1a15_clock_0, , , );
QD1_ram_block1a15_PORT_A_write_enable = NC9_write;
QD1_ram_block1a15_PORT_A_write_enable_reg = DFFE(QD1_ram_block1a15_PORT_A_write_enable, QD1_ram_block1a15_clock_0, , , );
QD1_ram_block1a15_PORT_B_read_enable = VCC;
QD1_ram_block1a15_PORT_B_read_enable_reg = DFFE(QD1_ram_block1a15_PORT_B_read_enable, QD1_ram_block1a15_clock_0, , , );
QD1_ram_block1a15_clock_0 = KF1_outclk_wire[0];
QD1_ram_block1a15_PORT_B_data_out = MEMORY(QD1_ram_block1a15_PORT_A_data_in_reg, , QD1_ram_block1a15_PORT_A_address_reg, QD1_ram_block1a15_PORT_B_address_reg, QD1_ram_block1a15_PORT_A_write_enable_reg, , , QD1_ram_block1a15_PORT_B_read_enable_reg, , , QD1_ram_block1a15_clock_0, , , , , , , );
QD1_ram_block1a15 = QD1_ram_block1a15_PORT_B_data_out[0];


--GB1_left_audio_fifo_read_space[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7]
--register power-up is low

GB1_left_audio_fifo_read_space[7] = DFFEAS(NB1_full_dff, KF1_outclk_wire[0],  ,  ,  ,  ,  , R1L7,  );


--QB1_q_b[15] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB1_q_b[15]_PORT_A_data_in = GB1_data_in_shift_reg[15];
QB1_q_b[15]_PORT_A_data_in_reg = DFFE(QB1_q_b[15]_PORT_A_data_in, QB1_q_b[15]_clock_0, , , );
QB1_q_b[15]_PORT_A_address = BUS(TB1_counter_reg_bit[0], TB1_counter_reg_bit[1], TB1_counter_reg_bit[2], TB1_counter_reg_bit[3], TB1_counter_reg_bit[4], TB1_counter_reg_bit[5], TB1_counter_reg_bit[6]);
QB1_q_b[15]_PORT_A_address_reg = DFFE(QB1_q_b[15]_PORT_A_address, QB1_q_b[15]_clock_0, , , );
QB1_q_b[15]_PORT_B_address = BUS(NB1L24, NB1L25, NB1L26, NB1L27, NB1L28, NB1L29, NB1L30);
QB1_q_b[15]_PORT_B_address_reg = DFFE(QB1_q_b[15]_PORT_B_address, QB1_q_b[15]_clock_1, , , );
QB1_q_b[15]_PORT_A_write_enable = GB1L4;
QB1_q_b[15]_PORT_A_write_enable_reg = DFFE(QB1_q_b[15]_PORT_A_write_enable, QB1_q_b[15]_clock_0, , , );
QB1_q_b[15]_PORT_B_read_enable = VCC;
QB1_q_b[15]_PORT_B_read_enable_reg = DFFE(QB1_q_b[15]_PORT_B_read_enable, QB1_q_b[15]_clock_1, , , );
QB1_q_b[15]_clock_0 = KF1_outclk_wire[0];
QB1_q_b[15]_clock_1 = KF1_outclk_wire[0];
QB1_q_b[15]_clock_enable_0 = GB1L4;
QB1_q_b[15]_PORT_B_data_out = MEMORY(QB1_q_b[15]_PORT_A_data_in_reg, , QB1_q_b[15]_PORT_A_address_reg, QB1_q_b[15]_PORT_B_address_reg, QB1_q_b[15]_PORT_A_write_enable_reg, , , QB1_q_b[15]_PORT_B_read_enable_reg, , , QB1_q_b[15]_clock_0, QB1_q_b[15]_clock_1, QB1_q_b[15]_clock_enable_0, , , , , );
QB1_q_b[15] = QB1_q_b[15]_PORT_B_data_out[0];


--QB2_q_b[15] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB2_q_b[15]_PORT_A_data_in = GB1_data_in_shift_reg[15];
QB2_q_b[15]_PORT_A_data_in_reg = DFFE(QB2_q_b[15]_PORT_A_data_in, QB2_q_b[15]_clock_0, , , );
QB2_q_b[15]_PORT_A_address = BUS(TB2_counter_reg_bit[0], TB2_counter_reg_bit[1], TB2_counter_reg_bit[2], TB2_counter_reg_bit[3], TB2_counter_reg_bit[4], TB2_counter_reg_bit[5], TB2_counter_reg_bit[6]);
QB2_q_b[15]_PORT_A_address_reg = DFFE(QB2_q_b[15]_PORT_A_address, QB2_q_b[15]_clock_0, , , );
QB2_q_b[15]_PORT_B_address = BUS(NB2L24, NB2L25, NB2L26, NB2L27, NB2L28, NB2L29, NB2L30);
QB2_q_b[15]_PORT_B_address_reg = DFFE(QB2_q_b[15]_PORT_B_address, QB2_q_b[15]_clock_1, , , );
QB2_q_b[15]_PORT_A_write_enable = GB1L1;
QB2_q_b[15]_PORT_A_write_enable_reg = DFFE(QB2_q_b[15]_PORT_A_write_enable, QB2_q_b[15]_clock_0, , , );
QB2_q_b[15]_PORT_B_read_enable = VCC;
QB2_q_b[15]_PORT_B_read_enable_reg = DFFE(QB2_q_b[15]_PORT_B_read_enable, QB2_q_b[15]_clock_1, , , );
QB2_q_b[15]_clock_0 = KF1_outclk_wire[0];
QB2_q_b[15]_clock_1 = KF1_outclk_wire[0];
QB2_q_b[15]_clock_enable_0 = GB1L1;
QB2_q_b[15]_PORT_B_data_out = MEMORY(QB2_q_b[15]_PORT_A_data_in_reg, , QB2_q_b[15]_PORT_A_address_reg, QB2_q_b[15]_PORT_B_address_reg, QB2_q_b[15]_PORT_A_write_enable_reg, , , QB2_q_b[15]_PORT_B_read_enable_reg, , , QB2_q_b[15]_clock_0, QB2_q_b[15]_clock_1, QB2_q_b[15]_clock_enable_0, , , , , );
QB2_q_b[15] = QB2_q_b[15]_PORT_B_data_out[0];


--QD1_ram_block1a1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a1
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QD1_ram_block1a1_PORT_A_data_in = W1_za_data[1];
QD1_ram_block1a1_PORT_A_data_in_reg = DFFE(QD1_ram_block1a1_PORT_A_data_in, QD1_ram_block1a1_clock_0, , , );
QD1_ram_block1a1_PORT_A_address = BUS(NC9_wr_ptr[0], NC9_wr_ptr[1], NC9_wr_ptr[2]);
QD1_ram_block1a1_PORT_A_address_reg = DFFE(QD1_ram_block1a1_PORT_A_address, QD1_ram_block1a1_clock_0, , , );
QD1_ram_block1a1_PORT_B_address = BUS(NC9L10, NC9L11, NC9L12);
QD1_ram_block1a1_PORT_B_address_reg = DFFE(QD1_ram_block1a1_PORT_B_address, QD1_ram_block1a1_clock_0, , , );
QD1_ram_block1a1_PORT_A_write_enable = NC9_write;
QD1_ram_block1a1_PORT_A_write_enable_reg = DFFE(QD1_ram_block1a1_PORT_A_write_enable, QD1_ram_block1a1_clock_0, , , );
QD1_ram_block1a1_PORT_B_read_enable = VCC;
QD1_ram_block1a1_PORT_B_read_enable_reg = DFFE(QD1_ram_block1a1_PORT_B_read_enable, QD1_ram_block1a1_clock_0, , , );
QD1_ram_block1a1_clock_0 = KF1_outclk_wire[0];
QD1_ram_block1a1_PORT_B_data_out = MEMORY(QD1_ram_block1a1_PORT_A_data_in_reg, , QD1_ram_block1a1_PORT_A_address_reg, QD1_ram_block1a1_PORT_B_address_reg, QD1_ram_block1a1_PORT_A_write_enable_reg, , , QD1_ram_block1a1_PORT_B_read_enable_reg, , , QD1_ram_block1a1_clock_0, , , , , , , );
QD1_ram_block1a1 = QD1_ram_block1a1_PORT_B_data_out[0];


--U1L50 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~21
U1L50_adder_eqn = ( !LC1_counter_reg_bit[1] ) + ( GND ) + ( U1L55 );
U1L50 = SUM(U1L50_adder_eqn);

--U1L51 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~22
U1L51_adder_eqn = ( !LC1_counter_reg_bit[1] ) + ( GND ) + ( U1L55 );
U1L51 = CARRY(U1L51_adder_eqn);


--HB1_right_channel_fifo_write_space[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[1]
--register power-up is low

HB1_right_channel_fifo_write_space[1] = DFFEAS(HB1L58, KF1_outclk_wire[0],  ,  ,  ,  ,  , !R1L6,  );


--CF1_q_a[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CF1_q_a[7]_PORT_A_data_in = RE1L139;
CF1_q_a[7]_PORT_A_data_in_reg = DFFE(CF1_q_a[7]_PORT_A_data_in, CF1_q_a[7]_clock_0, , , CF1_q_a[7]_clock_enable_0);
CF1_q_a[7]_PORT_A_address = BUS(RE1L119, RE1L120, RE1L121, RE1L122, RE1L123, RE1L124, RE1L125, RE1L126);
CF1_q_a[7]_PORT_A_address_reg = DFFE(CF1_q_a[7]_PORT_A_address, CF1_q_a[7]_clock_0, , , CF1_q_a[7]_clock_enable_0);
CF1_q_a[7]_PORT_A_write_enable = RE1L164;
CF1_q_a[7]_PORT_A_write_enable_reg = DFFE(CF1_q_a[7]_PORT_A_write_enable, CF1_q_a[7]_clock_0, , , CF1_q_a[7]_clock_enable_0);
CF1_q_a[7]_PORT_A_read_enable = !RE1L164;
CF1_q_a[7]_PORT_A_read_enable_reg = DFFE(CF1_q_a[7]_PORT_A_read_enable, CF1_q_a[7]_clock_0, , , CF1_q_a[7]_clock_enable_0);
CF1_q_a[7]_PORT_A_byte_mask = RE1L127;
CF1_q_a[7]_PORT_A_byte_mask_reg = DFFE(CF1_q_a[7]_PORT_A_byte_mask, CF1_q_a[7]_clock_0, , , CF1_q_a[7]_clock_enable_0);
CF1_q_a[7]_clock_0 = KF1_outclk_wire[0];
CF1_q_a[7]_clock_enable_0 = RE1_ociram_reset_req;
CF1_q_a[7]_PORT_A_data_out = MEMORY(CF1_q_a[7]_PORT_A_data_in_reg, , CF1_q_a[7]_PORT_A_address_reg, , CF1_q_a[7]_PORT_A_write_enable_reg, CF1_q_a[7]_PORT_A_read_enable_reg, , , CF1_q_a[7]_PORT_A_byte_mask_reg, , CF1_q_a[7]_clock_0, , CF1_q_a[7]_clock_enable_0, , , , , );
CF1_q_a[7] = CF1_q_a[7]_PORT_A_data_out[0];


--CF1_q_a[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CF1_q_a[6]_PORT_A_data_in = RE1L138;
CF1_q_a[6]_PORT_A_data_in_reg = DFFE(CF1_q_a[6]_PORT_A_data_in, CF1_q_a[6]_clock_0, , , CF1_q_a[6]_clock_enable_0);
CF1_q_a[6]_PORT_A_address = BUS(RE1L119, RE1L120, RE1L121, RE1L122, RE1L123, RE1L124, RE1L125, RE1L126);
CF1_q_a[6]_PORT_A_address_reg = DFFE(CF1_q_a[6]_PORT_A_address, CF1_q_a[6]_clock_0, , , CF1_q_a[6]_clock_enable_0);
CF1_q_a[6]_PORT_A_write_enable = RE1L164;
CF1_q_a[6]_PORT_A_write_enable_reg = DFFE(CF1_q_a[6]_PORT_A_write_enable, CF1_q_a[6]_clock_0, , , CF1_q_a[6]_clock_enable_0);
CF1_q_a[6]_PORT_A_read_enable = !RE1L164;
CF1_q_a[6]_PORT_A_read_enable_reg = DFFE(CF1_q_a[6]_PORT_A_read_enable, CF1_q_a[6]_clock_0, , , CF1_q_a[6]_clock_enable_0);
CF1_q_a[6]_PORT_A_byte_mask = RE1L127;
CF1_q_a[6]_PORT_A_byte_mask_reg = DFFE(CF1_q_a[6]_PORT_A_byte_mask, CF1_q_a[6]_clock_0, , , CF1_q_a[6]_clock_enable_0);
CF1_q_a[6]_clock_0 = KF1_outclk_wire[0];
CF1_q_a[6]_clock_enable_0 = RE1_ociram_reset_req;
CF1_q_a[6]_PORT_A_data_out = MEMORY(CF1_q_a[6]_PORT_A_data_in_reg, , CF1_q_a[6]_PORT_A_address_reg, , CF1_q_a[6]_PORT_A_write_enable_reg, CF1_q_a[6]_PORT_A_read_enable_reg, , , CF1_q_a[6]_PORT_A_byte_mask_reg, , CF1_q_a[6]_clock_0, , CF1_q_a[6]_clock_enable_0, , , , , );
CF1_q_a[6] = CF1_q_a[6]_PORT_A_data_out[0];


--U1L54 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~25
U1L54_adder_eqn = ( !LC1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
U1L54 = SUM(U1L54_adder_eqn);

--U1L55 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~26
U1L55_adder_eqn = ( !LC1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
U1L55 = CARRY(U1L55_adder_eqn);


--HB1_right_channel_fifo_write_space[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[0]
--register power-up is low

HB1_right_channel_fifo_write_space[0] = DFFEAS(HB1L62, KF1_outclk_wire[0],  ,  ,  ,  ,  , !R1L6,  );


--JC2_q_b[7] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
JC2_q_b[7]_PORT_A_data_in = AC1_wdata[7];
JC2_q_b[7]_PORT_A_data_in_reg = DFFE(JC2_q_b[7]_PORT_A_data_in, JC2_q_b[7]_clock_0, , , );
JC2_q_b[7]_PORT_A_address = BUS(KC4_counter_reg_bit[0], KC4_counter_reg_bit[1], KC4_counter_reg_bit[2], KC4_counter_reg_bit[3], KC4_counter_reg_bit[4], KC4_counter_reg_bit[5]);
JC2_q_b[7]_PORT_A_address_reg = DFFE(JC2_q_b[7]_PORT_A_address, JC2_q_b[7]_clock_0, , , );
JC2_q_b[7]_PORT_B_address = BUS(KC3_counter_reg_bit[0], KC3_counter_reg_bit[1], KC3_counter_reg_bit[2], KC3_counter_reg_bit[3], KC3_counter_reg_bit[4], KC3_counter_reg_bit[5]);
JC2_q_b[7]_PORT_B_address_reg = DFFE(JC2_q_b[7]_PORT_B_address, JC2_q_b[7]_clock_1, , , JC2_q_b[7]_clock_enable_1);
JC2_q_b[7]_PORT_A_write_enable = U1_wr_rfifo;
JC2_q_b[7]_PORT_A_write_enable_reg = DFFE(JC2_q_b[7]_PORT_A_write_enable, JC2_q_b[7]_clock_0, , , );
JC2_q_b[7]_PORT_B_read_enable = VCC;
JC2_q_b[7]_PORT_B_read_enable_reg = DFFE(JC2_q_b[7]_PORT_B_read_enable, JC2_q_b[7]_clock_1, , , JC2_q_b[7]_clock_enable_1);
JC2_q_b[7]_clock_0 = KF1_outclk_wire[0];
JC2_q_b[7]_clock_1 = KF1_outclk_wire[0];
JC2_q_b[7]_clock_enable_0 = U1_wr_rfifo;
JC2_q_b[7]_clock_enable_1 = U1L85;
JC2_q_b[7]_PORT_B_data_out = MEMORY(JC2_q_b[7]_PORT_A_data_in_reg, , JC2_q_b[7]_PORT_A_address_reg, JC2_q_b[7]_PORT_B_address_reg, JC2_q_b[7]_PORT_A_write_enable_reg, , , JC2_q_b[7]_PORT_B_read_enable_reg, , , JC2_q_b[7]_clock_0, JC2_q_b[7]_clock_1, JC2_q_b[7]_clock_enable_0, JC2_q_b[7]_clock_enable_1, , , , );
JC2_q_b[7] = JC2_q_b[7]_PORT_B_data_out[0];


--GB1_right_audio_fifo_read_space[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[7]
--register power-up is low

GB1_right_audio_fifo_read_space[7] = DFFEAS(NB2_full_dff, KF1_outclk_wire[0],  ,  ,  ,  ,  , R1L7,  );


--QB1_q_b[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB1_q_b[7]_PORT_A_data_in = GB1_data_in_shift_reg[7];
QB1_q_b[7]_PORT_A_data_in_reg = DFFE(QB1_q_b[7]_PORT_A_data_in, QB1_q_b[7]_clock_0, , , );
QB1_q_b[7]_PORT_A_address = BUS(TB1_counter_reg_bit[0], TB1_counter_reg_bit[1], TB1_counter_reg_bit[2], TB1_counter_reg_bit[3], TB1_counter_reg_bit[4], TB1_counter_reg_bit[5], TB1_counter_reg_bit[6]);
QB1_q_b[7]_PORT_A_address_reg = DFFE(QB1_q_b[7]_PORT_A_address, QB1_q_b[7]_clock_0, , , );
QB1_q_b[7]_PORT_B_address = BUS(NB1L24, NB1L25, NB1L26, NB1L27, NB1L28, NB1L29, NB1L30);
QB1_q_b[7]_PORT_B_address_reg = DFFE(QB1_q_b[7]_PORT_B_address, QB1_q_b[7]_clock_1, , , );
QB1_q_b[7]_PORT_A_write_enable = GB1L4;
QB1_q_b[7]_PORT_A_write_enable_reg = DFFE(QB1_q_b[7]_PORT_A_write_enable, QB1_q_b[7]_clock_0, , , );
QB1_q_b[7]_PORT_B_read_enable = VCC;
QB1_q_b[7]_PORT_B_read_enable_reg = DFFE(QB1_q_b[7]_PORT_B_read_enable, QB1_q_b[7]_clock_1, , , );
QB1_q_b[7]_clock_0 = KF1_outclk_wire[0];
QB1_q_b[7]_clock_1 = KF1_outclk_wire[0];
QB1_q_b[7]_clock_enable_0 = GB1L4;
QB1_q_b[7]_PORT_B_data_out = MEMORY(QB1_q_b[7]_PORT_A_data_in_reg, , QB1_q_b[7]_PORT_A_address_reg, QB1_q_b[7]_PORT_B_address_reg, QB1_q_b[7]_PORT_A_write_enable_reg, , , QB1_q_b[7]_PORT_B_read_enable_reg, , , QB1_q_b[7]_clock_0, QB1_q_b[7]_clock_1, QB1_q_b[7]_clock_enable_0, , , , , );
QB1_q_b[7] = QB1_q_b[7]_PORT_B_data_out[0];


--QB2_q_b[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB2_q_b[7]_PORT_A_data_in = GB1_data_in_shift_reg[7];
QB2_q_b[7]_PORT_A_data_in_reg = DFFE(QB2_q_b[7]_PORT_A_data_in, QB2_q_b[7]_clock_0, , , );
QB2_q_b[7]_PORT_A_address = BUS(TB2_counter_reg_bit[0], TB2_counter_reg_bit[1], TB2_counter_reg_bit[2], TB2_counter_reg_bit[3], TB2_counter_reg_bit[4], TB2_counter_reg_bit[5], TB2_counter_reg_bit[6]);
QB2_q_b[7]_PORT_A_address_reg = DFFE(QB2_q_b[7]_PORT_A_address, QB2_q_b[7]_clock_0, , , );
QB2_q_b[7]_PORT_B_address = BUS(NB2L24, NB2L25, NB2L26, NB2L27, NB2L28, NB2L29, NB2L30);
QB2_q_b[7]_PORT_B_address_reg = DFFE(QB2_q_b[7]_PORT_B_address, QB2_q_b[7]_clock_1, , , );
QB2_q_b[7]_PORT_A_write_enable = GB1L1;
QB2_q_b[7]_PORT_A_write_enable_reg = DFFE(QB2_q_b[7]_PORT_A_write_enable, QB2_q_b[7]_clock_0, , , );
QB2_q_b[7]_PORT_B_read_enable = VCC;
QB2_q_b[7]_PORT_B_read_enable_reg = DFFE(QB2_q_b[7]_PORT_B_read_enable, QB2_q_b[7]_clock_1, , , );
QB2_q_b[7]_clock_0 = KF1_outclk_wire[0];
QB2_q_b[7]_clock_1 = KF1_outclk_wire[0];
QB2_q_b[7]_clock_enable_0 = GB1L1;
QB2_q_b[7]_PORT_B_data_out = MEMORY(QB2_q_b[7]_PORT_A_data_in_reg, , QB2_q_b[7]_PORT_A_address_reg, QB2_q_b[7]_PORT_B_address_reg, QB2_q_b[7]_PORT_A_write_enable_reg, , , QB2_q_b[7]_PORT_B_read_enable_reg, , , QB2_q_b[7]_clock_0, QB2_q_b[7]_clock_1, QB2_q_b[7]_clock_enable_0, , , , , );
QB2_q_b[7] = QB2_q_b[7]_PORT_B_data_out[0];


--WB1_shiftreg_data[8] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[8]
--register power-up is low

WB1_shiftreg_data[8] = DFFEAS(WB1L81, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--S1_address_reg[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[7]
--register power-up is low

S1_address_reg[7] = DFFEAS(YD1_d_writedata[7], KF1_outclk_wire[0],  ,  , S1L23,  ,  , S1_internal_reset,  );


--QB2_q_b[8] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB2_q_b[8]_PORT_A_data_in = GB1_data_in_shift_reg[8];
QB2_q_b[8]_PORT_A_data_in_reg = DFFE(QB2_q_b[8]_PORT_A_data_in, QB2_q_b[8]_clock_0, , , );
QB2_q_b[8]_PORT_A_address = BUS(TB2_counter_reg_bit[0], TB2_counter_reg_bit[1], TB2_counter_reg_bit[2], TB2_counter_reg_bit[3], TB2_counter_reg_bit[4], TB2_counter_reg_bit[5], TB2_counter_reg_bit[6]);
QB2_q_b[8]_PORT_A_address_reg = DFFE(QB2_q_b[8]_PORT_A_address, QB2_q_b[8]_clock_0, , , );
QB2_q_b[8]_PORT_B_address = BUS(NB2L24, NB2L25, NB2L26, NB2L27, NB2L28, NB2L29, NB2L30);
QB2_q_b[8]_PORT_B_address_reg = DFFE(QB2_q_b[8]_PORT_B_address, QB2_q_b[8]_clock_1, , , );
QB2_q_b[8]_PORT_A_write_enable = GB1L1;
QB2_q_b[8]_PORT_A_write_enable_reg = DFFE(QB2_q_b[8]_PORT_A_write_enable, QB2_q_b[8]_clock_0, , , );
QB2_q_b[8]_PORT_B_read_enable = VCC;
QB2_q_b[8]_PORT_B_read_enable_reg = DFFE(QB2_q_b[8]_PORT_B_read_enable, QB2_q_b[8]_clock_1, , , );
QB2_q_b[8]_clock_0 = KF1_outclk_wire[0];
QB2_q_b[8]_clock_1 = KF1_outclk_wire[0];
QB2_q_b[8]_clock_enable_0 = GB1L1;
QB2_q_b[8]_PORT_B_data_out = MEMORY(QB2_q_b[8]_PORT_A_data_in_reg, , QB2_q_b[8]_PORT_A_address_reg, QB2_q_b[8]_PORT_B_address_reg, QB2_q_b[8]_PORT_A_write_enable_reg, , , QB2_q_b[8]_PORT_B_read_enable_reg, , , QB2_q_b[8]_clock_0, QB2_q_b[8]_clock_1, QB2_q_b[8]_clock_enable_0, , , , , );
QB2_q_b[8] = QB2_q_b[8]_PORT_B_data_out[0];


--QB1_q_b[8] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB1_q_b[8]_PORT_A_data_in = GB1_data_in_shift_reg[8];
QB1_q_b[8]_PORT_A_data_in_reg = DFFE(QB1_q_b[8]_PORT_A_data_in, QB1_q_b[8]_clock_0, , , );
QB1_q_b[8]_PORT_A_address = BUS(TB1_counter_reg_bit[0], TB1_counter_reg_bit[1], TB1_counter_reg_bit[2], TB1_counter_reg_bit[3], TB1_counter_reg_bit[4], TB1_counter_reg_bit[5], TB1_counter_reg_bit[6]);
QB1_q_b[8]_PORT_A_address_reg = DFFE(QB1_q_b[8]_PORT_A_address, QB1_q_b[8]_clock_0, , , );
QB1_q_b[8]_PORT_B_address = BUS(NB1L24, NB1L25, NB1L26, NB1L27, NB1L28, NB1L29, NB1L30);
QB1_q_b[8]_PORT_B_address_reg = DFFE(QB1_q_b[8]_PORT_B_address, QB1_q_b[8]_clock_1, , , );
QB1_q_b[8]_PORT_A_write_enable = GB1L4;
QB1_q_b[8]_PORT_A_write_enable_reg = DFFE(QB1_q_b[8]_PORT_A_write_enable, QB1_q_b[8]_clock_0, , , );
QB1_q_b[8]_PORT_B_read_enable = VCC;
QB1_q_b[8]_PORT_B_read_enable_reg = DFFE(QB1_q_b[8]_PORT_B_read_enable, QB1_q_b[8]_clock_1, , , );
QB1_q_b[8]_clock_0 = KF1_outclk_wire[0];
QB1_q_b[8]_clock_1 = KF1_outclk_wire[0];
QB1_q_b[8]_clock_enable_0 = GB1L4;
QB1_q_b[8]_PORT_B_data_out = MEMORY(QB1_q_b[8]_PORT_A_data_in_reg, , QB1_q_b[8]_PORT_A_address_reg, QB1_q_b[8]_PORT_B_address_reg, QB1_q_b[8]_PORT_A_write_enable_reg, , , QB1_q_b[8]_PORT_B_read_enable_reg, , , QB1_q_b[8]_clock_0, QB1_q_b[8]_clock_1, QB1_q_b[8]_clock_enable_0, , , , , );
QB1_q_b[8] = QB1_q_b[8]_PORT_B_data_out[0];


--GB1_left_audio_fifo_read_space[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0]
--register power-up is low

GB1_left_audio_fifo_read_space[0] = DFFEAS(SB1_counter_reg_bit[0], KF1_outclk_wire[0],  ,  ,  ,  ,  , R1L7,  );


--R1_read_interrupt is nios_system:NiosII|nios_system_audio_0:audio_0|read_interrupt
--register power-up is low

R1_read_interrupt = DFFEAS(R1L17, KF1_outclk_wire[0],  ,  ,  ,  ,  , BB1_r_sync_rst,  );


--UB1_auto_init_error is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|auto_init_error
--register power-up is low

UB1_auto_init_error = DFFEAS(UB1L12, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--WB1_shiftreg_data[10] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[10]
--register power-up is low

WB1_shiftreg_data[10] = DFFEAS(WB1L82, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , WB1L55,  );


--QB2_q_b[9] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB2_q_b[9]_PORT_A_data_in = GB1_data_in_shift_reg[9];
QB2_q_b[9]_PORT_A_data_in_reg = DFFE(QB2_q_b[9]_PORT_A_data_in, QB2_q_b[9]_clock_0, , , );
QB2_q_b[9]_PORT_A_address = BUS(TB2_counter_reg_bit[0], TB2_counter_reg_bit[1], TB2_counter_reg_bit[2], TB2_counter_reg_bit[3], TB2_counter_reg_bit[4], TB2_counter_reg_bit[5], TB2_counter_reg_bit[6]);
QB2_q_b[9]_PORT_A_address_reg = DFFE(QB2_q_b[9]_PORT_A_address, QB2_q_b[9]_clock_0, , , );
QB2_q_b[9]_PORT_B_address = BUS(NB2L24, NB2L25, NB2L26, NB2L27, NB2L28, NB2L29, NB2L30);
QB2_q_b[9]_PORT_B_address_reg = DFFE(QB2_q_b[9]_PORT_B_address, QB2_q_b[9]_clock_1, , , );
QB2_q_b[9]_PORT_A_write_enable = GB1L1;
QB2_q_b[9]_PORT_A_write_enable_reg = DFFE(QB2_q_b[9]_PORT_A_write_enable, QB2_q_b[9]_clock_0, , , );
QB2_q_b[9]_PORT_B_read_enable = VCC;
QB2_q_b[9]_PORT_B_read_enable_reg = DFFE(QB2_q_b[9]_PORT_B_read_enable, QB2_q_b[9]_clock_1, , , );
QB2_q_b[9]_clock_0 = KF1_outclk_wire[0];
QB2_q_b[9]_clock_1 = KF1_outclk_wire[0];
QB2_q_b[9]_clock_enable_0 = GB1L1;
QB2_q_b[9]_PORT_B_data_out = MEMORY(QB2_q_b[9]_PORT_A_data_in_reg, , QB2_q_b[9]_PORT_A_address_reg, QB2_q_b[9]_PORT_B_address_reg, QB2_q_b[9]_PORT_A_write_enable_reg, , , QB2_q_b[9]_PORT_B_read_enable_reg, , , QB2_q_b[9]_clock_0, QB2_q_b[9]_clock_1, QB2_q_b[9]_clock_enable_0, , , , , );
QB2_q_b[9] = QB2_q_b[9]_PORT_B_data_out[0];


--QB1_q_b[9] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB1_q_b[9]_PORT_A_data_in = GB1_data_in_shift_reg[9];
QB1_q_b[9]_PORT_A_data_in_reg = DFFE(QB1_q_b[9]_PORT_A_data_in, QB1_q_b[9]_clock_0, , , );
QB1_q_b[9]_PORT_A_address = BUS(TB1_counter_reg_bit[0], TB1_counter_reg_bit[1], TB1_counter_reg_bit[2], TB1_counter_reg_bit[3], TB1_counter_reg_bit[4], TB1_counter_reg_bit[5], TB1_counter_reg_bit[6]);
QB1_q_b[9]_PORT_A_address_reg = DFFE(QB1_q_b[9]_PORT_A_address, QB1_q_b[9]_clock_0, , , );
QB1_q_b[9]_PORT_B_address = BUS(NB1L24, NB1L25, NB1L26, NB1L27, NB1L28, NB1L29, NB1L30);
QB1_q_b[9]_PORT_B_address_reg = DFFE(QB1_q_b[9]_PORT_B_address, QB1_q_b[9]_clock_1, , , );
QB1_q_b[9]_PORT_A_write_enable = GB1L4;
QB1_q_b[9]_PORT_A_write_enable_reg = DFFE(QB1_q_b[9]_PORT_A_write_enable, QB1_q_b[9]_clock_0, , , );
QB1_q_b[9]_PORT_B_read_enable = VCC;
QB1_q_b[9]_PORT_B_read_enable_reg = DFFE(QB1_q_b[9]_PORT_B_read_enable, QB1_q_b[9]_clock_1, , , );
QB1_q_b[9]_clock_0 = KF1_outclk_wire[0];
QB1_q_b[9]_clock_1 = KF1_outclk_wire[0];
QB1_q_b[9]_clock_enable_0 = GB1L4;
QB1_q_b[9]_PORT_B_data_out = MEMORY(QB1_q_b[9]_PORT_A_data_in_reg, , QB1_q_b[9]_PORT_A_address_reg, QB1_q_b[9]_PORT_B_address_reg, QB1_q_b[9]_PORT_A_write_enable_reg, , , QB1_q_b[9]_PORT_B_read_enable_reg, , , QB1_q_b[9]_clock_0, QB1_q_b[9]_clock_1, QB1_q_b[9]_clock_enable_0, , , , , );
QB1_q_b[9] = QB1_q_b[9]_PORT_B_data_out[0];


--GB1_left_audio_fifo_read_space[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1]
--register power-up is low

GB1_left_audio_fifo_read_space[1] = DFFEAS(SB1_counter_reg_bit[1], KF1_outclk_wire[0],  ,  ,  ,  ,  , R1L7,  );


--R1_write_interrupt is nios_system:NiosII|nios_system_audio_0:audio_0|write_interrupt
--register power-up is low

R1_write_interrupt = DFFEAS(R1L74, KF1_outclk_wire[0],  ,  ,  ,  ,  , BB1_r_sync_rst,  );


--GB1_left_audio_fifo_read_space[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[2]
--register power-up is low

GB1_left_audio_fifo_read_space[2] = DFFEAS(SB1_counter_reg_bit[2], KF1_outclk_wire[0],  ,  ,  ,  ,  , R1L7,  );


--QB1_q_b[10] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB1_q_b[10]_PORT_A_data_in = GB1_data_in_shift_reg[10];
QB1_q_b[10]_PORT_A_data_in_reg = DFFE(QB1_q_b[10]_PORT_A_data_in, QB1_q_b[10]_clock_0, , , );
QB1_q_b[10]_PORT_A_address = BUS(TB1_counter_reg_bit[0], TB1_counter_reg_bit[1], TB1_counter_reg_bit[2], TB1_counter_reg_bit[3], TB1_counter_reg_bit[4], TB1_counter_reg_bit[5], TB1_counter_reg_bit[6]);
QB1_q_b[10]_PORT_A_address_reg = DFFE(QB1_q_b[10]_PORT_A_address, QB1_q_b[10]_clock_0, , , );
QB1_q_b[10]_PORT_B_address = BUS(NB1L24, NB1L25, NB1L26, NB1L27, NB1L28, NB1L29, NB1L30);
QB1_q_b[10]_PORT_B_address_reg = DFFE(QB1_q_b[10]_PORT_B_address, QB1_q_b[10]_clock_1, , , );
QB1_q_b[10]_PORT_A_write_enable = GB1L4;
QB1_q_b[10]_PORT_A_write_enable_reg = DFFE(QB1_q_b[10]_PORT_A_write_enable, QB1_q_b[10]_clock_0, , , );
QB1_q_b[10]_PORT_B_read_enable = VCC;
QB1_q_b[10]_PORT_B_read_enable_reg = DFFE(QB1_q_b[10]_PORT_B_read_enable, QB1_q_b[10]_clock_1, , , );
QB1_q_b[10]_clock_0 = KF1_outclk_wire[0];
QB1_q_b[10]_clock_1 = KF1_outclk_wire[0];
QB1_q_b[10]_clock_enable_0 = GB1L4;
QB1_q_b[10]_PORT_B_data_out = MEMORY(QB1_q_b[10]_PORT_A_data_in_reg, , QB1_q_b[10]_PORT_A_address_reg, QB1_q_b[10]_PORT_B_address_reg, QB1_q_b[10]_PORT_A_write_enable_reg, , , QB1_q_b[10]_PORT_B_read_enable_reg, , , QB1_q_b[10]_clock_0, QB1_q_b[10]_clock_1, QB1_q_b[10]_clock_enable_0, , , , , );
QB1_q_b[10] = QB1_q_b[10]_PORT_B_data_out[0];


--QB2_q_b[10] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB2_q_b[10]_PORT_A_data_in = GB1_data_in_shift_reg[10];
QB2_q_b[10]_PORT_A_data_in_reg = DFFE(QB2_q_b[10]_PORT_A_data_in, QB2_q_b[10]_clock_0, , , );
QB2_q_b[10]_PORT_A_address = BUS(TB2_counter_reg_bit[0], TB2_counter_reg_bit[1], TB2_counter_reg_bit[2], TB2_counter_reg_bit[3], TB2_counter_reg_bit[4], TB2_counter_reg_bit[5], TB2_counter_reg_bit[6]);
QB2_q_b[10]_PORT_A_address_reg = DFFE(QB2_q_b[10]_PORT_A_address, QB2_q_b[10]_clock_0, , , );
QB2_q_b[10]_PORT_B_address = BUS(NB2L24, NB2L25, NB2L26, NB2L27, NB2L28, NB2L29, NB2L30);
QB2_q_b[10]_PORT_B_address_reg = DFFE(QB2_q_b[10]_PORT_B_address, QB2_q_b[10]_clock_1, , , );
QB2_q_b[10]_PORT_A_write_enable = GB1L1;
QB2_q_b[10]_PORT_A_write_enable_reg = DFFE(QB2_q_b[10]_PORT_A_write_enable, QB2_q_b[10]_clock_0, , , );
QB2_q_b[10]_PORT_B_read_enable = VCC;
QB2_q_b[10]_PORT_B_read_enable_reg = DFFE(QB2_q_b[10]_PORT_B_read_enable, QB2_q_b[10]_clock_1, , , );
QB2_q_b[10]_clock_0 = KF1_outclk_wire[0];
QB2_q_b[10]_clock_1 = KF1_outclk_wire[0];
QB2_q_b[10]_clock_enable_0 = GB1L1;
QB2_q_b[10]_PORT_B_data_out = MEMORY(QB2_q_b[10]_PORT_A_data_in_reg, , QB2_q_b[10]_PORT_A_address_reg, QB2_q_b[10]_PORT_B_address_reg, QB2_q_b[10]_PORT_A_write_enable_reg, , , QB2_q_b[10]_PORT_B_read_enable_reg, , , QB2_q_b[10]_clock_0, QB2_q_b[10]_clock_1, QB2_q_b[10]_clock_enable_0, , , , , );
QB2_q_b[10] = QB2_q_b[10]_PORT_B_data_out[0];


--QD1_ram_block1a11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a11
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QD1_ram_block1a11_PORT_A_data_in = W1_za_data[11];
QD1_ram_block1a11_PORT_A_data_in_reg = DFFE(QD1_ram_block1a11_PORT_A_data_in, QD1_ram_block1a11_clock_0, , , );
QD1_ram_block1a11_PORT_A_address = BUS(NC9_wr_ptr[0], NC9_wr_ptr[1], NC9_wr_ptr[2]);
QD1_ram_block1a11_PORT_A_address_reg = DFFE(QD1_ram_block1a11_PORT_A_address, QD1_ram_block1a11_clock_0, , , );
QD1_ram_block1a11_PORT_B_address = BUS(NC9L10, NC9L11, NC9L12);
QD1_ram_block1a11_PORT_B_address_reg = DFFE(QD1_ram_block1a11_PORT_B_address, QD1_ram_block1a11_clock_0, , , );
QD1_ram_block1a11_PORT_A_write_enable = NC9_write;
QD1_ram_block1a11_PORT_A_write_enable_reg = DFFE(QD1_ram_block1a11_PORT_A_write_enable, QD1_ram_block1a11_clock_0, , , );
QD1_ram_block1a11_PORT_B_read_enable = VCC;
QD1_ram_block1a11_PORT_B_read_enable_reg = DFFE(QD1_ram_block1a11_PORT_B_read_enable, QD1_ram_block1a11_clock_0, , , );
QD1_ram_block1a11_clock_0 = KF1_outclk_wire[0];
QD1_ram_block1a11_PORT_B_data_out = MEMORY(QD1_ram_block1a11_PORT_A_data_in_reg, , QD1_ram_block1a11_PORT_A_address_reg, QD1_ram_block1a11_PORT_B_address_reg, QD1_ram_block1a11_PORT_A_write_enable_reg, , , QD1_ram_block1a11_PORT_B_read_enable_reg, , , QD1_ram_block1a11_clock_0, , , , , , , );
QD1_ram_block1a11 = QD1_ram_block1a11_PORT_B_data_out[0];


--GB1_left_audio_fifo_read_space[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[3]
--register power-up is low

GB1_left_audio_fifo_read_space[3] = DFFEAS(SB1_counter_reg_bit[3], KF1_outclk_wire[0],  ,  ,  ,  ,  , R1L7,  );


--QB1_q_b[11] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB1_q_b[11]_PORT_A_data_in = GB1_data_in_shift_reg[11];
QB1_q_b[11]_PORT_A_data_in_reg = DFFE(QB1_q_b[11]_PORT_A_data_in, QB1_q_b[11]_clock_0, , , );
QB1_q_b[11]_PORT_A_address = BUS(TB1_counter_reg_bit[0], TB1_counter_reg_bit[1], TB1_counter_reg_bit[2], TB1_counter_reg_bit[3], TB1_counter_reg_bit[4], TB1_counter_reg_bit[5], TB1_counter_reg_bit[6]);
QB1_q_b[11]_PORT_A_address_reg = DFFE(QB1_q_b[11]_PORT_A_address, QB1_q_b[11]_clock_0, , , );
QB1_q_b[11]_PORT_B_address = BUS(NB1L24, NB1L25, NB1L26, NB1L27, NB1L28, NB1L29, NB1L30);
QB1_q_b[11]_PORT_B_address_reg = DFFE(QB1_q_b[11]_PORT_B_address, QB1_q_b[11]_clock_1, , , );
QB1_q_b[11]_PORT_A_write_enable = GB1L4;
QB1_q_b[11]_PORT_A_write_enable_reg = DFFE(QB1_q_b[11]_PORT_A_write_enable, QB1_q_b[11]_clock_0, , , );
QB1_q_b[11]_PORT_B_read_enable = VCC;
QB1_q_b[11]_PORT_B_read_enable_reg = DFFE(QB1_q_b[11]_PORT_B_read_enable, QB1_q_b[11]_clock_1, , , );
QB1_q_b[11]_clock_0 = KF1_outclk_wire[0];
QB1_q_b[11]_clock_1 = KF1_outclk_wire[0];
QB1_q_b[11]_clock_enable_0 = GB1L4;
QB1_q_b[11]_PORT_B_data_out = MEMORY(QB1_q_b[11]_PORT_A_data_in_reg, , QB1_q_b[11]_PORT_A_address_reg, QB1_q_b[11]_PORT_B_address_reg, QB1_q_b[11]_PORT_A_write_enable_reg, , , QB1_q_b[11]_PORT_B_read_enable_reg, , , QB1_q_b[11]_clock_0, QB1_q_b[11]_clock_1, QB1_q_b[11]_clock_enable_0, , , , , );
QB1_q_b[11] = QB1_q_b[11]_PORT_B_data_out[0];


--QB2_q_b[11] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB2_q_b[11]_PORT_A_data_in = GB1_data_in_shift_reg[11];
QB2_q_b[11]_PORT_A_data_in_reg = DFFE(QB2_q_b[11]_PORT_A_data_in, QB2_q_b[11]_clock_0, , , );
QB2_q_b[11]_PORT_A_address = BUS(TB2_counter_reg_bit[0], TB2_counter_reg_bit[1], TB2_counter_reg_bit[2], TB2_counter_reg_bit[3], TB2_counter_reg_bit[4], TB2_counter_reg_bit[5], TB2_counter_reg_bit[6]);
QB2_q_b[11]_PORT_A_address_reg = DFFE(QB2_q_b[11]_PORT_A_address, QB2_q_b[11]_clock_0, , , );
QB2_q_b[11]_PORT_B_address = BUS(NB2L24, NB2L25, NB2L26, NB2L27, NB2L28, NB2L29, NB2L30);
QB2_q_b[11]_PORT_B_address_reg = DFFE(QB2_q_b[11]_PORT_B_address, QB2_q_b[11]_clock_1, , , );
QB2_q_b[11]_PORT_A_write_enable = GB1L1;
QB2_q_b[11]_PORT_A_write_enable_reg = DFFE(QB2_q_b[11]_PORT_A_write_enable, QB2_q_b[11]_clock_0, , , );
QB2_q_b[11]_PORT_B_read_enable = VCC;
QB2_q_b[11]_PORT_B_read_enable_reg = DFFE(QB2_q_b[11]_PORT_B_read_enable, QB2_q_b[11]_clock_1, , , );
QB2_q_b[11]_clock_0 = KF1_outclk_wire[0];
QB2_q_b[11]_clock_1 = KF1_outclk_wire[0];
QB2_q_b[11]_clock_enable_0 = GB1L1;
QB2_q_b[11]_PORT_B_data_out = MEMORY(QB2_q_b[11]_PORT_A_data_in_reg, , QB2_q_b[11]_PORT_A_address_reg, QB2_q_b[11]_PORT_B_address_reg, QB2_q_b[11]_PORT_A_write_enable_reg, , , QB2_q_b[11]_PORT_B_read_enable_reg, , , QB2_q_b[11]_clock_0, QB2_q_b[11]_clock_1, QB2_q_b[11]_clock_enable_0, , , , , );
QB2_q_b[11] = QB2_q_b[11]_PORT_B_data_out[0];


--QD1_ram_block1a12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a12
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QD1_ram_block1a12_PORT_A_data_in = W1_za_data[12];
QD1_ram_block1a12_PORT_A_data_in_reg = DFFE(QD1_ram_block1a12_PORT_A_data_in, QD1_ram_block1a12_clock_0, , , );
QD1_ram_block1a12_PORT_A_address = BUS(NC9_wr_ptr[0], NC9_wr_ptr[1], NC9_wr_ptr[2]);
QD1_ram_block1a12_PORT_A_address_reg = DFFE(QD1_ram_block1a12_PORT_A_address, QD1_ram_block1a12_clock_0, , , );
QD1_ram_block1a12_PORT_B_address = BUS(NC9L10, NC9L11, NC9L12);
QD1_ram_block1a12_PORT_B_address_reg = DFFE(QD1_ram_block1a12_PORT_B_address, QD1_ram_block1a12_clock_0, , , );
QD1_ram_block1a12_PORT_A_write_enable = NC9_write;
QD1_ram_block1a12_PORT_A_write_enable_reg = DFFE(QD1_ram_block1a12_PORT_A_write_enable, QD1_ram_block1a12_clock_0, , , );
QD1_ram_block1a12_PORT_B_read_enable = VCC;
QD1_ram_block1a12_PORT_B_read_enable_reg = DFFE(QD1_ram_block1a12_PORT_B_read_enable, QD1_ram_block1a12_clock_0, , , );
QD1_ram_block1a12_clock_0 = KF1_outclk_wire[0];
QD1_ram_block1a12_PORT_B_data_out = MEMORY(QD1_ram_block1a12_PORT_A_data_in_reg, , QD1_ram_block1a12_PORT_A_address_reg, QD1_ram_block1a12_PORT_B_address_reg, QD1_ram_block1a12_PORT_A_write_enable_reg, , , QD1_ram_block1a12_PORT_B_read_enable_reg, , , QD1_ram_block1a12_clock_0, , , , , , , );
QD1_ram_block1a12 = QD1_ram_block1a12_PORT_B_data_out[0];


--GB1_left_audio_fifo_read_space[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4]
--register power-up is low

GB1_left_audio_fifo_read_space[4] = DFFEAS(SB1_counter_reg_bit[4], KF1_outclk_wire[0],  ,  ,  ,  ,  , R1L7,  );


--QB1_q_b[12] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB1_q_b[12]_PORT_A_data_in = GB1_data_in_shift_reg[12];
QB1_q_b[12]_PORT_A_data_in_reg = DFFE(QB1_q_b[12]_PORT_A_data_in, QB1_q_b[12]_clock_0, , , );
QB1_q_b[12]_PORT_A_address = BUS(TB1_counter_reg_bit[0], TB1_counter_reg_bit[1], TB1_counter_reg_bit[2], TB1_counter_reg_bit[3], TB1_counter_reg_bit[4], TB1_counter_reg_bit[5], TB1_counter_reg_bit[6]);
QB1_q_b[12]_PORT_A_address_reg = DFFE(QB1_q_b[12]_PORT_A_address, QB1_q_b[12]_clock_0, , , );
QB1_q_b[12]_PORT_B_address = BUS(NB1L24, NB1L25, NB1L26, NB1L27, NB1L28, NB1L29, NB1L30);
QB1_q_b[12]_PORT_B_address_reg = DFFE(QB1_q_b[12]_PORT_B_address, QB1_q_b[12]_clock_1, , , );
QB1_q_b[12]_PORT_A_write_enable = GB1L4;
QB1_q_b[12]_PORT_A_write_enable_reg = DFFE(QB1_q_b[12]_PORT_A_write_enable, QB1_q_b[12]_clock_0, , , );
QB1_q_b[12]_PORT_B_read_enable = VCC;
QB1_q_b[12]_PORT_B_read_enable_reg = DFFE(QB1_q_b[12]_PORT_B_read_enable, QB1_q_b[12]_clock_1, , , );
QB1_q_b[12]_clock_0 = KF1_outclk_wire[0];
QB1_q_b[12]_clock_1 = KF1_outclk_wire[0];
QB1_q_b[12]_clock_enable_0 = GB1L4;
QB1_q_b[12]_PORT_B_data_out = MEMORY(QB1_q_b[12]_PORT_A_data_in_reg, , QB1_q_b[12]_PORT_A_address_reg, QB1_q_b[12]_PORT_B_address_reg, QB1_q_b[12]_PORT_A_write_enable_reg, , , QB1_q_b[12]_PORT_B_read_enable_reg, , , QB1_q_b[12]_clock_0, QB1_q_b[12]_clock_1, QB1_q_b[12]_clock_enable_0, , , , , );
QB1_q_b[12] = QB1_q_b[12]_PORT_B_data_out[0];


--QB2_q_b[12] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB2_q_b[12]_PORT_A_data_in = GB1_data_in_shift_reg[12];
QB2_q_b[12]_PORT_A_data_in_reg = DFFE(QB2_q_b[12]_PORT_A_data_in, QB2_q_b[12]_clock_0, , , );
QB2_q_b[12]_PORT_A_address = BUS(TB2_counter_reg_bit[0], TB2_counter_reg_bit[1], TB2_counter_reg_bit[2], TB2_counter_reg_bit[3], TB2_counter_reg_bit[4], TB2_counter_reg_bit[5], TB2_counter_reg_bit[6]);
QB2_q_b[12]_PORT_A_address_reg = DFFE(QB2_q_b[12]_PORT_A_address, QB2_q_b[12]_clock_0, , , );
QB2_q_b[12]_PORT_B_address = BUS(NB2L24, NB2L25, NB2L26, NB2L27, NB2L28, NB2L29, NB2L30);
QB2_q_b[12]_PORT_B_address_reg = DFFE(QB2_q_b[12]_PORT_B_address, QB2_q_b[12]_clock_1, , , );
QB2_q_b[12]_PORT_A_write_enable = GB1L1;
QB2_q_b[12]_PORT_A_write_enable_reg = DFFE(QB2_q_b[12]_PORT_A_write_enable, QB2_q_b[12]_clock_0, , , );
QB2_q_b[12]_PORT_B_read_enable = VCC;
QB2_q_b[12]_PORT_B_read_enable_reg = DFFE(QB2_q_b[12]_PORT_B_read_enable, QB2_q_b[12]_clock_1, , , );
QB2_q_b[12]_clock_0 = KF1_outclk_wire[0];
QB2_q_b[12]_clock_1 = KF1_outclk_wire[0];
QB2_q_b[12]_clock_enable_0 = GB1L1;
QB2_q_b[12]_PORT_B_data_out = MEMORY(QB2_q_b[12]_PORT_A_data_in_reg, , QB2_q_b[12]_PORT_A_address_reg, QB2_q_b[12]_PORT_B_address_reg, QB2_q_b[12]_PORT_A_write_enable_reg, , , QB2_q_b[12]_PORT_B_read_enable_reg, , , QB2_q_b[12]_clock_0, QB2_q_b[12]_clock_1, QB2_q_b[12]_clock_enable_0, , , , , );
QB2_q_b[12] = QB2_q_b[12]_PORT_B_data_out[0];


--YD1L222 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~121
YD1L222_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[30]) ) + ( YD1_E_src1[30] ) + ( YD1L231 );
YD1L222 = SUM(YD1L222_adder_eqn);

--YD1L223 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~122
YD1L223_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[30]) ) + ( YD1_E_src1[30] ) + ( YD1L231 );
YD1L223 = CARRY(YD1L223_adder_eqn);


--YD1_W_alu_result[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[29]
--register power-up is low

YD1_W_alu_result[29] = DFFEAS(YD1L381, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L384,  );


--YD1_W_alu_result[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[28]
--register power-up is low

YD1_W_alu_result[28] = DFFEAS(YD1L380, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L384,  );


--YD1_W_alu_result[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[31]
--register power-up is low

YD1_W_alu_result[31] = DFFEAS(YD1L383, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L384,  );


--YD1_W_alu_result[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[30]
--register power-up is low

YD1_W_alu_result[30] = DFFEAS(YD1L382, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  , YD1L384,  );


--UE1_sr[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]
--register power-up is low

UE1_sr[18] = DFFEAS(UE1L73, A1L184,  ,  , UE1L28,  ,  , UE1L29,  );


--GE1_break_readreg[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]
--register power-up is low

GE1_break_readreg[16] = DFFEAS(TE1_jdo[16], KF1_outclk_wire[0],  ,  , GE1L18,  ,  , GE1L19,  );


--NC8_mem[4][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][87]
--register power-up is low

NC8_mem[4][87] = DFFEAS(MC8L14, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC8L5, NC8_mem[5][87],  ,  , NC8_mem_used[5]);


--NC8_mem[4][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][19]
--register power-up is low

NC8_mem[4][19] = DFFEAS(XC2L70, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC8L5, NC8_mem[5][19],  ,  , NC8_mem_used[5]);


--NC8_mem[4][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][88]
--register power-up is low

NC8_mem[4][88] = DFFEAS(XC2L95, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC8L5, NC8_mem[5][88],  ,  , NC8_mem_used[5]);


--NB2_full_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff
--register power-up is low

NB2_full_dff = DFFEAS(NB2L3, KF1_outclk_wire[0],  ,  ,  ,  ,  , R1L7,  );


--R1_done_adc_channel_sync is nios_system:NiosII|nios_system_audio_0:audio_0|done_adc_channel_sync
--register power-up is low

R1_done_adc_channel_sync = DFFEAS(R1L9, KF1_outclk_wire[0],  ,  ,  ,  ,  , BB1_r_sync_rst,  );


--GB1_data_in_shift_reg[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[0]
--register power-up is low

GB1_data_in_shift_reg[0] = DFFEAS(AUD_ADCDAT, KF1_outclk_wire[0],  ,  , GB1L19,  ,  , R1L7,  );


--TB2_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0]
--register power-up is low

TB2_counter_reg_bit[0] = DFFEAS(TB2_counter_comb_bita0, KF1_outclk_wire[0],  ,  , TB2L1,  ,  , R1L7,  );


--TB2_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[1]
--register power-up is low

TB2_counter_reg_bit[1] = DFFEAS(TB2_counter_comb_bita1, KF1_outclk_wire[0],  ,  , TB2L1,  ,  , R1L7,  );


--TB2_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[2]
--register power-up is low

TB2_counter_reg_bit[2] = DFFEAS(TB2_counter_comb_bita2, KF1_outclk_wire[0],  ,  , TB2L1,  ,  , R1L7,  );


--TB2_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[3]
--register power-up is low

TB2_counter_reg_bit[3] = DFFEAS(TB2_counter_comb_bita3, KF1_outclk_wire[0],  ,  , TB2L1,  ,  , R1L7,  );


--TB2_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[4]
--register power-up is low

TB2_counter_reg_bit[4] = DFFEAS(TB2_counter_comb_bita4, KF1_outclk_wire[0],  ,  , TB2L1,  ,  , R1L7,  );


--TB2_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[5]
--register power-up is low

TB2_counter_reg_bit[5] = DFFEAS(TB2_counter_comb_bita5, KF1_outclk_wire[0],  ,  , TB2L1,  ,  , R1L7,  );


--TB2_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[6]
--register power-up is low

TB2_counter_reg_bit[6] = DFFEAS(TB2_counter_comb_bita6, KF1_outclk_wire[0],  ,  , TB2L1,  ,  , R1L7,  );


--RB2_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0]
--register power-up is low

RB2_counter_reg_bit[0] = DFFEAS(RB2_counter_comb_bita0, KF1_outclk_wire[0],  ,  , RB2L1,  ,  , R1L7,  );


--RB2_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[1]
--register power-up is low

RB2_counter_reg_bit[1] = DFFEAS(RB2_counter_comb_bita1, KF1_outclk_wire[0],  ,  , RB2L1,  ,  , R1L7,  );


--RB2_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2]
--register power-up is low

RB2_counter_reg_bit[2] = DFFEAS(RB2_counter_comb_bita2, KF1_outclk_wire[0],  ,  , RB2L1,  ,  , R1L7,  );


--RB2_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[3]
--register power-up is low

RB2_counter_reg_bit[3] = DFFEAS(RB2_counter_comb_bita3, KF1_outclk_wire[0],  ,  , RB2L1,  ,  , R1L7,  );


--RB2_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[4]
--register power-up is low

RB2_counter_reg_bit[4] = DFFEAS(RB2_counter_comb_bita4, KF1_outclk_wire[0],  ,  , RB2L1,  ,  , R1L7,  );


--RB2_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[5]
--register power-up is low

RB2_counter_reg_bit[5] = DFFEAS(RB2_counter_comb_bita5, KF1_outclk_wire[0],  ,  , RB2L1,  ,  , R1L7,  );


--NB1_full_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff
--register power-up is low

NB1_full_dff = DFFEAS(NB1L3, KF1_outclk_wire[0],  ,  ,  ,  ,  , R1L7,  );


--TB1_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0]
--register power-up is low

TB1_counter_reg_bit[0] = DFFEAS(TB1_counter_comb_bita0, KF1_outclk_wire[0],  ,  , TB1L1,  ,  , R1L7,  );


--TB1_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[1]
--register power-up is low

TB1_counter_reg_bit[1] = DFFEAS(TB1_counter_comb_bita1, KF1_outclk_wire[0],  ,  , TB1L1,  ,  , R1L7,  );


--TB1_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[2]
--register power-up is low

TB1_counter_reg_bit[2] = DFFEAS(TB1_counter_comb_bita2, KF1_outclk_wire[0],  ,  , TB1L1,  ,  , R1L7,  );


--TB1_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[3]
--register power-up is low

TB1_counter_reg_bit[3] = DFFEAS(TB1_counter_comb_bita3, KF1_outclk_wire[0],  ,  , TB1L1,  ,  , R1L7,  );


--TB1_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[4]
--register power-up is low

TB1_counter_reg_bit[4] = DFFEAS(TB1_counter_comb_bita4, KF1_outclk_wire[0],  ,  , TB1L1,  ,  , R1L7,  );


--TB1_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[5]
--register power-up is low

TB1_counter_reg_bit[5] = DFFEAS(TB1_counter_comb_bita5, KF1_outclk_wire[0],  ,  , TB1L1,  ,  , R1L7,  );


--TB1_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[6]
--register power-up is low

TB1_counter_reg_bit[6] = DFFEAS(TB1_counter_comb_bita6, KF1_outclk_wire[0],  ,  , TB1L1,  ,  , R1L7,  );


--RB1_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0]
--register power-up is low

RB1_counter_reg_bit[0] = DFFEAS(RB1_counter_comb_bita0, KF1_outclk_wire[0],  ,  , RB1L1,  ,  , R1L7,  );


--RB1_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[1]
--register power-up is low

RB1_counter_reg_bit[1] = DFFEAS(RB1_counter_comb_bita1, KF1_outclk_wire[0],  ,  , RB1L1,  ,  , R1L7,  );


--RB1_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2]
--register power-up is low

RB1_counter_reg_bit[2] = DFFEAS(RB1_counter_comb_bita2, KF1_outclk_wire[0],  ,  , RB1L1,  ,  , R1L7,  );


--RB1_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[3]
--register power-up is low

RB1_counter_reg_bit[3] = DFFEAS(RB1_counter_comb_bita3, KF1_outclk_wire[0],  ,  , RB1L1,  ,  , R1L7,  );


--RB1_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[4]
--register power-up is low

RB1_counter_reg_bit[4] = DFFEAS(RB1_counter_comb_bita4, KF1_outclk_wire[0],  ,  , RB1L1,  ,  , R1L7,  );


--RB1_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[5]
--register power-up is low

RB1_counter_reg_bit[5] = DFFEAS(RB1_counter_comb_bita5, KF1_outclk_wire[0],  ,  , RB1L1,  ,  , R1L7,  );


--SB2_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0]
--register power-up is low

SB2_counter_reg_bit[0] = DFFEAS(SB2_counter_comb_bita0, KF1_outclk_wire[0],  ,  , SB2L1,  ,  , R1L7,  );


--WB1_shiftreg_data[17] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[17]
--register power-up is low

WB1_shiftreg_data[17] = DFFEAS(WB1L83, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , WB1L55,  );


--WB1_new_data is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|new_data
--register power-up is low

WB1_new_data = DFFEAS(WB1L22, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--S1_external_read_transfer is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|external_read_transfer
--register power-up is low

S1_external_read_transfer = DFFEAS(S1L62, KF1_outclk_wire[0],  ,  , S1L116,  ,  , S1_internal_reset,  );


--S1_data_reg[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[0]
--register power-up is low

S1_data_reg[0] = DFFEAS(YD1_d_writedata[0], KF1_outclk_wire[0],  ,  , S1L43,  ,  , S1_internal_reset,  );


--UB1_data_out[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[1]
--register power-up is low

UB1_data_out[1] = DFFEAS(VB1L1, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--LC1_counter_comb_bita3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3
LC1_counter_comb_bita3_adder_eqn = ( LC1_counter_reg_bit[3] ) + ( !U1_fifo_wr ) + ( LC1L11 );
LC1_counter_comb_bita3 = SUM(LC1_counter_comb_bita3_adder_eqn);

--LC1L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT
LC1L15_adder_eqn = ( LC1_counter_reg_bit[3] ) + ( !U1_fifo_wr ) + ( LC1L11 );
LC1L15 = CARRY(LC1L15_adder_eqn);


--LC1_counter_comb_bita0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0
LC1_counter_comb_bita0_adder_eqn = ( LC1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
LC1_counter_comb_bita0 = SUM(LC1_counter_comb_bita0_adder_eqn);

--LC1L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT
LC1L3_adder_eqn = ( LC1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
LC1L3 = CARRY(LC1L3_adder_eqn);


--LC1_counter_comb_bita2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2
LC1_counter_comb_bita2_adder_eqn = ( LC1_counter_reg_bit[2] ) + ( !U1_fifo_wr ) + ( LC1L7 );
LC1_counter_comb_bita2 = SUM(LC1_counter_comb_bita2_adder_eqn);

--LC1L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT
LC1L11_adder_eqn = ( LC1_counter_reg_bit[2] ) + ( !U1_fifo_wr ) + ( LC1L7 );
LC1L11 = CARRY(LC1L11_adder_eqn);


--LC1_counter_comb_bita1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1
LC1_counter_comb_bita1_adder_eqn = ( LC1_counter_reg_bit[1] ) + ( !U1_fifo_wr ) + ( LC1L3 );
LC1_counter_comb_bita1 = SUM(LC1_counter_comb_bita1_adder_eqn);

--LC1L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT
LC1L7_adder_eqn = ( LC1_counter_reg_bit[1] ) + ( !U1_fifo_wr ) + ( LC1L3 );
LC1L7 = CARRY(LC1L7_adder_eqn);


--LC1_counter_comb_bita5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5
LC1_counter_comb_bita5_adder_eqn = ( LC1_counter_reg_bit[5] ) + ( !U1_fifo_wr ) + ( LC1L19 );
LC1_counter_comb_bita5 = SUM(LC1_counter_comb_bita5_adder_eqn);


--LC1_counter_comb_bita4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4
LC1_counter_comb_bita4_adder_eqn = ( LC1_counter_reg_bit[4] ) + ( !U1_fifo_wr ) + ( LC1L15 );
LC1_counter_comb_bita4 = SUM(LC1_counter_comb_bita4_adder_eqn);

--LC1L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT
LC1L19_adder_eqn = ( LC1_counter_reg_bit[4] ) + ( !U1_fifo_wr ) + ( LC1L15 );
LC1L19 = CARRY(LC1L19_adder_eqn);


--LC2_counter_comb_bita0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0
LC2_counter_comb_bita0_adder_eqn = ( LC2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
LC2_counter_comb_bita0 = SUM(LC2_counter_comb_bita0_adder_eqn);

--LC2L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT
LC2L3_adder_eqn = ( LC2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
LC2L3 = CARRY(LC2L3_adder_eqn);


--EB1L2 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~1
EB1L2_adder_eqn = ( !EB1_internal_counter[5] ) + ( VCC ) + ( EB1L7 );
EB1L2 = SUM(EB1L2_adder_eqn);

--EB1L3 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~2
EB1L3_adder_eqn = ( !EB1_internal_counter[5] ) + ( VCC ) + ( EB1L7 );
EB1L3 = CARRY(EB1L3_adder_eqn);


--EB1L6 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~5
EB1L6_adder_eqn = ( !EB1_internal_counter[4] ) + ( VCC ) + ( EB1L27 );
EB1L6 = SUM(EB1L6_adder_eqn);

--EB1L7 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~6
EB1L7_adder_eqn = ( !EB1_internal_counter[4] ) + ( VCC ) + ( EB1L27 );
EB1L7 = CARRY(EB1L7_adder_eqn);


--EB1L10 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~9
EB1L10_adder_eqn = ( !EB1_internal_counter[9] ) + ( VCC ) + ( EB1L15 );
EB1L10 = SUM(EB1L10_adder_eqn);


--EB1L14 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~13
EB1L14_adder_eqn = ( !EB1_internal_counter[8] ) + ( VCC ) + ( EB1L19 );
EB1L14 = SUM(EB1L14_adder_eqn);

--EB1L15 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~14
EB1L15_adder_eqn = ( !EB1_internal_counter[8] ) + ( VCC ) + ( EB1L19 );
EB1L15 = CARRY(EB1L15_adder_eqn);


--EB1L18 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~17
EB1L18_adder_eqn = ( !EB1_internal_counter[7] ) + ( VCC ) + ( EB1L23 );
EB1L18 = SUM(EB1L18_adder_eqn);

--EB1L19 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~18
EB1L19_adder_eqn = ( !EB1_internal_counter[7] ) + ( VCC ) + ( EB1L23 );
EB1L19 = CARRY(EB1L19_adder_eqn);


--EB1L22 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~21
EB1L22_adder_eqn = ( !EB1_internal_counter[6] ) + ( VCC ) + ( EB1L3 );
EB1L22 = SUM(EB1L22_adder_eqn);

--EB1L23 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~22
EB1L23_adder_eqn = ( !EB1_internal_counter[6] ) + ( VCC ) + ( EB1L3 );
EB1L23 = CARRY(EB1L23_adder_eqn);


--EB1L26 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~25
EB1L26_adder_eqn = ( !EB1_internal_counter[3] ) + ( VCC ) + ( EB1L31 );
EB1L26 = SUM(EB1L26_adder_eqn);

--EB1L27 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~26
EB1L27_adder_eqn = ( !EB1_internal_counter[3] ) + ( VCC ) + ( EB1L31 );
EB1L27 = CARRY(EB1L27_adder_eqn);


--EB1L30 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~29
EB1L30_adder_eqn = ( !EB1_internal_counter[2] ) + ( VCC ) + ( EB1L35 );
EB1L30 = SUM(EB1L30_adder_eqn);

--EB1L31 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~30
EB1L31_adder_eqn = ( !EB1_internal_counter[2] ) + ( VCC ) + ( EB1L35 );
EB1L31 = CARRY(EB1L31_adder_eqn);


--EB1L34 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~33
EB1L34_adder_eqn = ( !EB1_internal_counter[1] ) + ( VCC ) + ( EB1L39 );
EB1L34 = SUM(EB1L34_adder_eqn);

--EB1L35 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~34
EB1L35_adder_eqn = ( !EB1_internal_counter[1] ) + ( VCC ) + ( EB1L39 );
EB1L35 = CARRY(EB1L35_adder_eqn);


--EB1L38 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~37
EB1L38_adder_eqn = ( !EB1_internal_counter[0] ) + ( VCC ) + ( !VCC );
EB1L38 = SUM(EB1L38_adder_eqn);

--EB1L39 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~38
EB1L39_adder_eqn = ( !EB1_internal_counter[0] ) + ( VCC ) + ( !VCC );
EB1L39 = CARRY(EB1L39_adder_eqn);


--UE1_sr[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22]
--register power-up is low

UE1_sr[22] = DFFEAS(UE1L74, A1L184,  ,  , UE1L28,  ,  , UE1L29,  );


--GE1_break_readreg[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]
--register power-up is low

GE1_break_readreg[20] = DFFEAS(TE1_jdo[20], KF1_outclk_wire[0],  ,  , GE1L18,  ,  , GE1L19,  );


--RE1_MonDReg[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]
--register power-up is low

RE1_MonDReg[20] = DFFEAS(TE1_jdo[23], KF1_outclk_wire[0],  ,  , RE1L50, CF1_q_a[20],  , RE1L78, !TE1_take_action_ocimem_b);


--GE1_break_readreg[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]
--register power-up is low

GE1_break_readreg[19] = DFFEAS(TE1_jdo[19], KF1_outclk_wire[0],  ,  , GE1L18,  ,  , GE1L19,  );


--RE1_MonDReg[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]
--register power-up is low

RE1_MonDReg[19] = DFFEAS(TE1_jdo[22], KF1_outclk_wire[0],  ,  , RE1L50, CF1_q_a[19],  , RE1L78, !TE1_take_action_ocimem_b);


--UE1_sr[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19]
--register power-up is low

UE1_sr[19] = DFFEAS(UE1L75, A1L184,  ,  , UE1L28,  ,  , UE1L29,  );


--XC1_data_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[1]
--register power-up is low

XC1_data_reg[1] = DFFEAS(XC1L35, KF1_outclk_wire[0], !BB1_r_sync_rst,  , MC8_rp_valid,  ,  , XC1L2,  );


--PC3_av_readdata_pre[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]
--register power-up is low

PC3_av_readdata_pre[1] = DFFEAS(U1_ien_AE, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  , JC2_q_b[1],  ,  , U1_read_0);


--R1_readdata[1] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[1]
--register power-up is low

R1_readdata[1] = DFFEAS(R1L69, KF1_outclk_wire[0],  ,  , R1L21,  ,  , BB1_r_sync_rst,  );


--S1_readdata[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[1]
--register power-up is low

S1_readdata[1] = DFFEAS(S1L90, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--JC2_q_b[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
JC2_q_b[2]_PORT_A_data_in = AC1_wdata[2];
JC2_q_b[2]_PORT_A_data_in_reg = DFFE(JC2_q_b[2]_PORT_A_data_in, JC2_q_b[2]_clock_0, , , );
JC2_q_b[2]_PORT_A_address = BUS(KC4_counter_reg_bit[0], KC4_counter_reg_bit[1], KC4_counter_reg_bit[2], KC4_counter_reg_bit[3], KC4_counter_reg_bit[4], KC4_counter_reg_bit[5]);
JC2_q_b[2]_PORT_A_address_reg = DFFE(JC2_q_b[2]_PORT_A_address, JC2_q_b[2]_clock_0, , , );
JC2_q_b[2]_PORT_B_address = BUS(KC3_counter_reg_bit[0], KC3_counter_reg_bit[1], KC3_counter_reg_bit[2], KC3_counter_reg_bit[3], KC3_counter_reg_bit[4], KC3_counter_reg_bit[5]);
JC2_q_b[2]_PORT_B_address_reg = DFFE(JC2_q_b[2]_PORT_B_address, JC2_q_b[2]_clock_1, , , JC2_q_b[2]_clock_enable_1);
JC2_q_b[2]_PORT_A_write_enable = U1_wr_rfifo;
JC2_q_b[2]_PORT_A_write_enable_reg = DFFE(JC2_q_b[2]_PORT_A_write_enable, JC2_q_b[2]_clock_0, , , );
JC2_q_b[2]_PORT_B_read_enable = VCC;
JC2_q_b[2]_PORT_B_read_enable_reg = DFFE(JC2_q_b[2]_PORT_B_read_enable, JC2_q_b[2]_clock_1, , , JC2_q_b[2]_clock_enable_1);
JC2_q_b[2]_clock_0 = KF1_outclk_wire[0];
JC2_q_b[2]_clock_1 = KF1_outclk_wire[0];
JC2_q_b[2]_clock_enable_0 = U1_wr_rfifo;
JC2_q_b[2]_clock_enable_1 = U1L85;
JC2_q_b[2]_PORT_B_data_out = MEMORY(JC2_q_b[2]_PORT_A_data_in_reg, , JC2_q_b[2]_PORT_A_address_reg, JC2_q_b[2]_PORT_B_address_reg, JC2_q_b[2]_PORT_A_write_enable_reg, , , JC2_q_b[2]_PORT_B_read_enable_reg, , , JC2_q_b[2]_clock_0, JC2_q_b[2]_clock_1, JC2_q_b[2]_clock_enable_0, JC2_q_b[2]_clock_enable_1, , , , );
JC2_q_b[2] = JC2_q_b[2]_PORT_B_data_out[0];


--QB2_q_b[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB2_q_b[2]_PORT_A_data_in = GB1_data_in_shift_reg[2];
QB2_q_b[2]_PORT_A_data_in_reg = DFFE(QB2_q_b[2]_PORT_A_data_in, QB2_q_b[2]_clock_0, , , );
QB2_q_b[2]_PORT_A_address = BUS(TB2_counter_reg_bit[0], TB2_counter_reg_bit[1], TB2_counter_reg_bit[2], TB2_counter_reg_bit[3], TB2_counter_reg_bit[4], TB2_counter_reg_bit[5], TB2_counter_reg_bit[6]);
QB2_q_b[2]_PORT_A_address_reg = DFFE(QB2_q_b[2]_PORT_A_address, QB2_q_b[2]_clock_0, , , );
QB2_q_b[2]_PORT_B_address = BUS(NB2L24, NB2L25, NB2L26, NB2L27, NB2L28, NB2L29, NB2L30);
QB2_q_b[2]_PORT_B_address_reg = DFFE(QB2_q_b[2]_PORT_B_address, QB2_q_b[2]_clock_1, , , );
QB2_q_b[2]_PORT_A_write_enable = GB1L1;
QB2_q_b[2]_PORT_A_write_enable_reg = DFFE(QB2_q_b[2]_PORT_A_write_enable, QB2_q_b[2]_clock_0, , , );
QB2_q_b[2]_PORT_B_read_enable = VCC;
QB2_q_b[2]_PORT_B_read_enable_reg = DFFE(QB2_q_b[2]_PORT_B_read_enable, QB2_q_b[2]_clock_1, , , );
QB2_q_b[2]_clock_0 = KF1_outclk_wire[0];
QB2_q_b[2]_clock_1 = KF1_outclk_wire[0];
QB2_q_b[2]_clock_enable_0 = GB1L1;
QB2_q_b[2]_PORT_B_data_out = MEMORY(QB2_q_b[2]_PORT_A_data_in_reg, , QB2_q_b[2]_PORT_A_address_reg, QB2_q_b[2]_PORT_B_address_reg, QB2_q_b[2]_PORT_A_write_enable_reg, , , QB2_q_b[2]_PORT_B_read_enable_reg, , , QB2_q_b[2]_clock_0, QB2_q_b[2]_clock_1, QB2_q_b[2]_clock_enable_0, , , , , );
QB2_q_b[2] = QB2_q_b[2]_PORT_B_data_out[0];


--QB1_q_b[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB1_q_b[2]_PORT_A_data_in = GB1_data_in_shift_reg[2];
QB1_q_b[2]_PORT_A_data_in_reg = DFFE(QB1_q_b[2]_PORT_A_data_in, QB1_q_b[2]_clock_0, , , );
QB1_q_b[2]_PORT_A_address = BUS(TB1_counter_reg_bit[0], TB1_counter_reg_bit[1], TB1_counter_reg_bit[2], TB1_counter_reg_bit[3], TB1_counter_reg_bit[4], TB1_counter_reg_bit[5], TB1_counter_reg_bit[6]);
QB1_q_b[2]_PORT_A_address_reg = DFFE(QB1_q_b[2]_PORT_A_address, QB1_q_b[2]_clock_0, , , );
QB1_q_b[2]_PORT_B_address = BUS(NB1L24, NB1L25, NB1L26, NB1L27, NB1L28, NB1L29, NB1L30);
QB1_q_b[2]_PORT_B_address_reg = DFFE(QB1_q_b[2]_PORT_B_address, QB1_q_b[2]_clock_1, , , );
QB1_q_b[2]_PORT_A_write_enable = GB1L4;
QB1_q_b[2]_PORT_A_write_enable_reg = DFFE(QB1_q_b[2]_PORT_A_write_enable, QB1_q_b[2]_clock_0, , , );
QB1_q_b[2]_PORT_B_read_enable = VCC;
QB1_q_b[2]_PORT_B_read_enable_reg = DFFE(QB1_q_b[2]_PORT_B_read_enable, QB1_q_b[2]_clock_1, , , );
QB1_q_b[2]_clock_0 = KF1_outclk_wire[0];
QB1_q_b[2]_clock_1 = KF1_outclk_wire[0];
QB1_q_b[2]_clock_enable_0 = GB1L4;
QB1_q_b[2]_PORT_B_data_out = MEMORY(QB1_q_b[2]_PORT_A_data_in_reg, , QB1_q_b[2]_PORT_A_address_reg, QB1_q_b[2]_PORT_B_address_reg, QB1_q_b[2]_PORT_A_write_enable_reg, , , QB1_q_b[2]_PORT_B_read_enable_reg, , , QB1_q_b[2]_clock_0, QB1_q_b[2]_clock_1, QB1_q_b[2]_clock_enable_0, , , , , );
QB1_q_b[2] = QB1_q_b[2]_PORT_B_data_out[0];


--GB1_right_audio_fifo_read_space[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[2]
--register power-up is low

GB1_right_audio_fifo_read_space[2] = DFFEAS(SB2_counter_reg_bit[2], KF1_outclk_wire[0],  ,  ,  ,  ,  , R1L7,  );


--S1_address_reg[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[2]
--register power-up is low

S1_address_reg[2] = DFFEAS(YD1_d_writedata[2], KF1_outclk_wire[0],  ,  , S1L23,  ,  , S1_internal_reset,  );


--WB1_shiftreg_data[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[3]
--register power-up is low

WB1_shiftreg_data[3] = DFFEAS(WB1L84, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--KC2_counter_comb_bita0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0
KC2_counter_comb_bita0_adder_eqn = ( KC2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
KC2_counter_comb_bita0 = SUM(KC2_counter_comb_bita0_adder_eqn);

--KC2L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT
KC2L3_adder_eqn = ( KC2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
KC2L3 = CARRY(KC2L3_adder_eqn);


--KC2_counter_comb_bita1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1
KC2_counter_comb_bita1_adder_eqn = ( KC2_counter_reg_bit[1] ) + ( GND ) + ( KC2L3 );
KC2_counter_comb_bita1 = SUM(KC2_counter_comb_bita1_adder_eqn);

--KC2L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT
KC2L7_adder_eqn = ( KC2_counter_reg_bit[1] ) + ( GND ) + ( KC2L3 );
KC2L7 = CARRY(KC2L7_adder_eqn);


--KC2_counter_comb_bita2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2
KC2_counter_comb_bita2_adder_eqn = ( KC2_counter_reg_bit[2] ) + ( GND ) + ( KC2L7 );
KC2_counter_comb_bita2 = SUM(KC2_counter_comb_bita2_adder_eqn);

--KC2L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT
KC2L11_adder_eqn = ( KC2_counter_reg_bit[2] ) + ( GND ) + ( KC2L7 );
KC2L11 = CARRY(KC2L11_adder_eqn);


--KC2_counter_comb_bita3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3
KC2_counter_comb_bita3_adder_eqn = ( KC2_counter_reg_bit[3] ) + ( GND ) + ( KC2L11 );
KC2_counter_comb_bita3 = SUM(KC2_counter_comb_bita3_adder_eqn);

--KC2L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT
KC2L15_adder_eqn = ( KC2_counter_reg_bit[3] ) + ( GND ) + ( KC2L11 );
KC2L15 = CARRY(KC2L15_adder_eqn);


--KC2_counter_comb_bita4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4
KC2_counter_comb_bita4_adder_eqn = ( KC2_counter_reg_bit[4] ) + ( GND ) + ( KC2L15 );
KC2_counter_comb_bita4 = SUM(KC2_counter_comb_bita4_adder_eqn);

--KC2L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT
KC2L19_adder_eqn = ( KC2_counter_reg_bit[4] ) + ( GND ) + ( KC2L15 );
KC2L19 = CARRY(KC2L19_adder_eqn);


--KC2_counter_comb_bita5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5
KC2_counter_comb_bita5_adder_eqn = ( KC2_counter_reg_bit[5] ) + ( GND ) + ( KC2L19 );
KC2_counter_comb_bita5 = SUM(KC2_counter_comb_bita5_adder_eqn);


--KC1_counter_comb_bita0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0
KC1_counter_comb_bita0_adder_eqn = ( KC1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
KC1_counter_comb_bita0 = SUM(KC1_counter_comb_bita0_adder_eqn);

--KC1L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT
KC1L3_adder_eqn = ( KC1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
KC1L3 = CARRY(KC1L3_adder_eqn);


--KC1_counter_comb_bita1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1
KC1_counter_comb_bita1_adder_eqn = ( KC1_counter_reg_bit[1] ) + ( GND ) + ( KC1L3 );
KC1_counter_comb_bita1 = SUM(KC1_counter_comb_bita1_adder_eqn);

--KC1L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT
KC1L7_adder_eqn = ( KC1_counter_reg_bit[1] ) + ( GND ) + ( KC1L3 );
KC1L7 = CARRY(KC1L7_adder_eqn);


--KC1_counter_comb_bita2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2
KC1_counter_comb_bita2_adder_eqn = ( KC1_counter_reg_bit[2] ) + ( GND ) + ( KC1L7 );
KC1_counter_comb_bita2 = SUM(KC1_counter_comb_bita2_adder_eqn);

--KC1L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT
KC1L11_adder_eqn = ( KC1_counter_reg_bit[2] ) + ( GND ) + ( KC1L7 );
KC1L11 = CARRY(KC1L11_adder_eqn);


--KC1_counter_comb_bita3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3
KC1_counter_comb_bita3_adder_eqn = ( KC1_counter_reg_bit[3] ) + ( GND ) + ( KC1L11 );
KC1_counter_comb_bita3 = SUM(KC1_counter_comb_bita3_adder_eqn);

--KC1L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT
KC1L15_adder_eqn = ( KC1_counter_reg_bit[3] ) + ( GND ) + ( KC1L11 );
KC1L15 = CARRY(KC1L15_adder_eqn);


--KC1_counter_comb_bita4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4
KC1_counter_comb_bita4_adder_eqn = ( KC1_counter_reg_bit[4] ) + ( GND ) + ( KC1L15 );
KC1_counter_comb_bita4 = SUM(KC1_counter_comb_bita4_adder_eqn);

--KC1L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT
KC1L19_adder_eqn = ( KC1_counter_reg_bit[4] ) + ( GND ) + ( KC1L15 );
KC1L19 = CARRY(KC1L19_adder_eqn);


--KC1_counter_comb_bita5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5
KC1_counter_comb_bita5_adder_eqn = ( KC1_counter_reg_bit[5] ) + ( GND ) + ( KC1L19 );
KC1_counter_comb_bita5 = SUM(KC1_counter_comb_bita5_adder_eqn);


--LC2_counter_comb_bita1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1
LC2_counter_comb_bita1_adder_eqn = ( LC2_counter_reg_bit[1] ) + ( !U1_wr_rfifo ) + ( LC2L3 );
LC2_counter_comb_bita1 = SUM(LC2_counter_comb_bita1_adder_eqn);

--LC2L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT
LC2L7_adder_eqn = ( LC2_counter_reg_bit[1] ) + ( !U1_wr_rfifo ) + ( LC2L3 );
LC2L7 = CARRY(LC2L7_adder_eqn);


--LC2_counter_comb_bita4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4
LC2_counter_comb_bita4_adder_eqn = ( LC2_counter_reg_bit[4] ) + ( !U1_wr_rfifo ) + ( LC2L15 );
LC2_counter_comb_bita4 = SUM(LC2_counter_comb_bita4_adder_eqn);

--LC2L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT
LC2L19_adder_eqn = ( LC2_counter_reg_bit[4] ) + ( !U1_wr_rfifo ) + ( LC2L15 );
LC2L19 = CARRY(LC2L19_adder_eqn);


--LC2_counter_comb_bita3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3
LC2_counter_comb_bita3_adder_eqn = ( LC2_counter_reg_bit[3] ) + ( !U1_wr_rfifo ) + ( LC2L11 );
LC2_counter_comb_bita3 = SUM(LC2_counter_comb_bita3_adder_eqn);

--LC2L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT
LC2L15_adder_eqn = ( LC2_counter_reg_bit[3] ) + ( !U1_wr_rfifo ) + ( LC2L11 );
LC2L15 = CARRY(LC2L15_adder_eqn);


--LC2_counter_comb_bita2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2
LC2_counter_comb_bita2_adder_eqn = ( LC2_counter_reg_bit[2] ) + ( !U1_wr_rfifo ) + ( LC2L7 );
LC2_counter_comb_bita2 = SUM(LC2_counter_comb_bita2_adder_eqn);

--LC2L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT
LC2L11_adder_eqn = ( LC2_counter_reg_bit[2] ) + ( !U1_wr_rfifo ) + ( LC2L7 );
LC2L11 = CARRY(LC2L11_adder_eqn);


--LC2_counter_comb_bita5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5
LC2_counter_comb_bita5_adder_eqn = ( LC2_counter_reg_bit[5] ) + ( !U1_wr_rfifo ) + ( LC2L19 );
LC2_counter_comb_bita5 = SUM(LC2_counter_comb_bita5_adder_eqn);


--JC1_q_b[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
JC1_q_b[1]_PORT_A_data_in = YD1_d_writedata[1];
JC1_q_b[1]_PORT_A_data_in_reg = DFFE(JC1_q_b[1]_PORT_A_data_in, JC1_q_b[1]_clock_0, , , );
JC1_q_b[1]_PORT_A_address = BUS(KC2_counter_reg_bit[0], KC2_counter_reg_bit[1], KC2_counter_reg_bit[2], KC2_counter_reg_bit[3], KC2_counter_reg_bit[4], KC2_counter_reg_bit[5]);
JC1_q_b[1]_PORT_A_address_reg = DFFE(JC1_q_b[1]_PORT_A_address, JC1_q_b[1]_clock_0, , , );
JC1_q_b[1]_PORT_B_address = BUS(KC1_counter_reg_bit[0], KC1_counter_reg_bit[1], KC1_counter_reg_bit[2], KC1_counter_reg_bit[3], KC1_counter_reg_bit[4], KC1_counter_reg_bit[5]);
JC1_q_b[1]_PORT_B_address_reg = DFFE(JC1_q_b[1]_PORT_B_address, JC1_q_b[1]_clock_1, , , JC1_q_b[1]_clock_enable_1);
JC1_q_b[1]_PORT_A_write_enable = U1_fifo_wr;
JC1_q_b[1]_PORT_A_write_enable_reg = DFFE(JC1_q_b[1]_PORT_A_write_enable, JC1_q_b[1]_clock_0, , , );
JC1_q_b[1]_PORT_B_read_enable = VCC;
JC1_q_b[1]_PORT_B_read_enable_reg = DFFE(JC1_q_b[1]_PORT_B_read_enable, JC1_q_b[1]_clock_1, , , JC1_q_b[1]_clock_enable_1);
JC1_q_b[1]_clock_0 = KF1_outclk_wire[0];
JC1_q_b[1]_clock_1 = KF1_outclk_wire[0];
JC1_q_b[1]_clock_enable_0 = U1_fifo_wr;
JC1_q_b[1]_clock_enable_1 = U1L82;
JC1_q_b[1]_PORT_B_data_out = MEMORY(JC1_q_b[1]_PORT_A_data_in_reg, , JC1_q_b[1]_PORT_A_address_reg, JC1_q_b[1]_PORT_B_address_reg, JC1_q_b[1]_PORT_A_write_enable_reg, , , JC1_q_b[1]_PORT_B_read_enable_reg, , , JC1_q_b[1]_clock_0, JC1_q_b[1]_clock_1, JC1_q_b[1]_clock_enable_0, JC1_q_b[1]_clock_enable_1, , , , );
JC1_q_b[1] = JC1_q_b[1]_PORT_B_data_out[0];


--AC1_count[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]
--register power-up is low

AC1_count[5] = AMPP_FUNCTION(A1L158, AC1_count[4], !A1L150, !A1L156, AC1L57);


--GE1_break_readreg[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]
--register power-up is low

GE1_break_readreg[24] = DFFEAS(TE1_jdo[24], KF1_outclk_wire[0],  ,  , GE1L18,  ,  , GE1L19,  );


--RE1_MonDReg[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]
--register power-up is low

RE1_MonDReg[24] = DFFEAS(TE1_jdo[27], KF1_outclk_wire[0],  ,  , RE1L50, CF1_q_a[24],  , RE1L78, !TE1_take_action_ocimem_b);


--UE1_sr[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6]
--register power-up is low

UE1_sr[6] = DFFEAS(UE1L76, A1L184,  ,  , UE1L25,  ,  , UE1L24,  );


--GE1_break_readreg[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]
--register power-up is low

GE1_break_readreg[4] = DFFEAS(TE1_jdo[4], KF1_outclk_wire[0],  ,  , GE1L18,  ,  , GE1L19,  );


--GE1_break_readreg[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]
--register power-up is low

GE1_break_readreg[26] = DFFEAS(TE1_jdo[26], KF1_outclk_wire[0],  ,  , GE1L18,  ,  , GE1L19,  );


--GE1_break_readreg[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]
--register power-up is low

GE1_break_readreg[25] = DFFEAS(TE1_jdo[25], KF1_outclk_wire[0],  ,  , GE1L18,  ,  , GE1L19,  );


--RE1_MonDReg[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]
--register power-up is low

RE1_MonDReg[25] = DFFEAS(TE1_jdo[28], KF1_outclk_wire[0],  ,  , RE1L50, CF1_q_a[25],  , RE1L78, !TE1_take_action_ocimem_b);


--UE1_sr[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29]
--register power-up is low

UE1_sr[29] = DFFEAS(UE1L77, A1L184,  ,  , UE1L28,  ,  , UE1L29,  );


--GE1_break_readreg[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]
--register power-up is low

GE1_break_readreg[27] = DFFEAS(TE1_jdo[27], KF1_outclk_wire[0],  ,  , GE1L18,  ,  , GE1L19,  );


--RE1_MonDReg[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]
--register power-up is low

RE1_MonDReg[27] = DFFEAS(TE1_jdo[30], KF1_outclk_wire[0],  ,  , RE1L50, CF1_q_a[27],  , RE1L78, !TE1_take_action_ocimem_b);


--UE1_sr[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]
--register power-up is low

UE1_sr[30] = DFFEAS(UE1L78, A1L184,  ,  , UE1L28,  ,  , UE1L29,  );


--UE1_sr[32] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32]
--register power-up is low

UE1_sr[32] = DFFEAS(UE1L82, A1L184,  ,  , UE1L28,  ,  , UE1L29,  );


--WB1_shiftreg_data[22] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[22]
--register power-up is low

WB1_shiftreg_data[22] = DFFEAS(WB1L85, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--WB1_shiftreg_mask[22] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[22]
--register power-up is low

WB1_shiftreg_mask[22] = DFFEAS(WB1L130, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--QB3_q_b[10] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB3_q_b[10]_PORT_A_data_in = YD1_d_writedata[10];
QB3_q_b[10]_PORT_A_data_in_reg = DFFE(QB3_q_b[10]_PORT_A_data_in, QB3_q_b[10]_clock_0, , , );
QB3_q_b[10]_PORT_A_address = BUS(TB3_counter_reg_bit[0], TB3_counter_reg_bit[1], TB3_counter_reg_bit[2], TB3_counter_reg_bit[3], TB3_counter_reg_bit[4], TB3_counter_reg_bit[5], TB3_counter_reg_bit[6]);
QB3_q_b[10]_PORT_A_address_reg = DFFE(QB3_q_b[10]_PORT_A_address, QB3_q_b[10]_clock_0, , , );
QB3_q_b[10]_PORT_B_address = BUS(NB3L22, NB3L23, NB3L24, NB3L25, NB3L26, NB3L27, NB3L28);
QB3_q_b[10]_PORT_B_address_reg = DFFE(QB3_q_b[10]_PORT_B_address, QB3_q_b[10]_clock_1, , , );
QB3_q_b[10]_PORT_A_write_enable = HB1L68;
QB3_q_b[10]_PORT_A_write_enable_reg = DFFE(QB3_q_b[10]_PORT_A_write_enable, QB3_q_b[10]_clock_0, , , );
QB3_q_b[10]_PORT_B_read_enable = VCC;
QB3_q_b[10]_PORT_B_read_enable_reg = DFFE(QB3_q_b[10]_PORT_B_read_enable, QB3_q_b[10]_clock_1, , , );
QB3_q_b[10]_clock_0 = KF1_outclk_wire[0];
QB3_q_b[10]_clock_1 = KF1_outclk_wire[0];
QB3_q_b[10]_clock_enable_0 = HB1L68;
QB3_q_b[10]_PORT_B_data_out = MEMORY(QB3_q_b[10]_PORT_A_data_in_reg, , QB3_q_b[10]_PORT_A_address_reg, QB3_q_b[10]_PORT_B_address_reg, QB3_q_b[10]_PORT_A_write_enable_reg, , , QB3_q_b[10]_PORT_B_read_enable_reg, , , QB3_q_b[10]_clock_0, QB3_q_b[10]_clock_1, QB3_q_b[10]_clock_enable_0, , , , , );
QB3_q_b[10] = QB3_q_b[10]_PORT_B_data_out[0];


--QB4_q_b[10] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB4_q_b[10]_PORT_A_data_in = YD1_d_writedata[10];
QB4_q_b[10]_PORT_A_data_in_reg = DFFE(QB4_q_b[10]_PORT_A_data_in, QB4_q_b[10]_clock_0, , , );
QB4_q_b[10]_PORT_A_address = BUS(TB4_counter_reg_bit[0], TB4_counter_reg_bit[1], TB4_counter_reg_bit[2], TB4_counter_reg_bit[3], TB4_counter_reg_bit[4], TB4_counter_reg_bit[5], TB4_counter_reg_bit[6]);
QB4_q_b[10]_PORT_A_address_reg = DFFE(QB4_q_b[10]_PORT_A_address, QB4_q_b[10]_clock_0, , , );
QB4_q_b[10]_PORT_B_address = BUS(NB4L22, NB4L23, NB4L24, NB4L25, NB4L26, NB4L27, NB4L28);
QB4_q_b[10]_PORT_B_address_reg = DFFE(QB4_q_b[10]_PORT_B_address, QB4_q_b[10]_clock_1, , , );
QB4_q_b[10]_PORT_A_write_enable = HB1L70;
QB4_q_b[10]_PORT_A_write_enable_reg = DFFE(QB4_q_b[10]_PORT_A_write_enable, QB4_q_b[10]_clock_0, , , );
QB4_q_b[10]_PORT_B_read_enable = VCC;
QB4_q_b[10]_PORT_B_read_enable_reg = DFFE(QB4_q_b[10]_PORT_B_read_enable, QB4_q_b[10]_clock_1, , , );
QB4_q_b[10]_clock_0 = KF1_outclk_wire[0];
QB4_q_b[10]_clock_1 = KF1_outclk_wire[0];
QB4_q_b[10]_clock_enable_0 = HB1L70;
QB4_q_b[10]_PORT_B_data_out = MEMORY(QB4_q_b[10]_PORT_A_data_in_reg, , QB4_q_b[10]_PORT_A_address_reg, QB4_q_b[10]_PORT_B_address_reg, QB4_q_b[10]_PORT_A_write_enable_reg, , , QB4_q_b[10]_PORT_B_read_enable_reg, , , QB4_q_b[10]_clock_0, QB4_q_b[10]_clock_1, QB4_q_b[10]_clock_enable_0, , , , , );
QB4_q_b[10] = QB4_q_b[10]_PORT_B_data_out[0];


--HB1_data_out_shift_reg[9] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[9]
--register power-up is low

HB1_data_out_shift_reg[9] = DFFEAS(HB1L97, KF1_outclk_wire[0],  ,  , HB1L83,  ,  , HB1L81,  );


--GB1_data_in_shift_reg[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[3]
--register power-up is low

GB1_data_in_shift_reg[3] = DFFEAS(GB1_data_in_shift_reg[2], KF1_outclk_wire[0],  ,  , GB1L19,  ,  , R1L7,  );


--SB2_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3]
--register power-up is low

SB2_counter_reg_bit[3] = DFFEAS(SB2_counter_comb_bita3, KF1_outclk_wire[0],  ,  , SB2L1,  ,  , R1L7,  );


--S1_data_reg[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[3]
--register power-up is low

S1_data_reg[3] = DFFEAS(YD1_d_writedata[3], KF1_outclk_wire[0],  ,  , S1L43,  ,  , S1_internal_reset,  );


--UB1_data_out[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[4]
--register power-up is low

UB1_data_out[4] = DFFEAS(VB1L4, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--RE1_MonDReg[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]
--register power-up is low

RE1_MonDReg[13] = DFFEAS(TE1_jdo[16], KF1_outclk_wire[0],  ,  , RE1L50, CF1_q_a[13],  , RE1L78, !TE1_take_action_ocimem_b);


--RE1_MonDReg[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]
--register power-up is low

RE1_MonDReg[14] = DFFEAS(TE1_jdo[17], KF1_outclk_wire[0],  ,  , RE1L50, CF1_q_a[14],  , RE1L78, !TE1_take_action_ocimem_b);


--RE1_MonDReg[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]
--register power-up is low

RE1_MonDReg[15] = DFFEAS(TE1_jdo[18], KF1_outclk_wire[0],  ,  , RE1L50, CF1_q_a[15],  , RE1L78, !TE1_take_action_ocimem_b);


--SB2_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4]
--register power-up is low

SB2_counter_reg_bit[4] = DFFEAS(SB2_counter_comb_bita4, KF1_outclk_wire[0],  ,  , SB2L1,  ,  , R1L7,  );


--GB1_data_in_shift_reg[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[4]
--register power-up is low

GB1_data_in_shift_reg[4] = DFFEAS(GB1_data_in_shift_reg[3], KF1_outclk_wire[0],  ,  , GB1L19,  ,  , R1L7,  );


--S1_data_reg[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[4]
--register power-up is low

S1_data_reg[4] = DFFEAS(YD1_d_writedata[4], KF1_outclk_wire[0],  ,  , S1L43,  ,  , S1_internal_reset,  );


--UB1_data_out[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[5]
--register power-up is low

UB1_data_out[5] = DFFEAS(VB1L5, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--CF1_q_a[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CF1_q_a[31]_PORT_A_data_in = RE1L163;
CF1_q_a[31]_PORT_A_data_in_reg = DFFE(CF1_q_a[31]_PORT_A_data_in, CF1_q_a[31]_clock_0, , , CF1_q_a[31]_clock_enable_0);
CF1_q_a[31]_PORT_A_address = BUS(RE1L119, RE1L120, RE1L121, RE1L122, RE1L123, RE1L124, RE1L125, RE1L126);
CF1_q_a[31]_PORT_A_address_reg = DFFE(CF1_q_a[31]_PORT_A_address, CF1_q_a[31]_clock_0, , , CF1_q_a[31]_clock_enable_0);
CF1_q_a[31]_PORT_A_write_enable = RE1L164;
CF1_q_a[31]_PORT_A_write_enable_reg = DFFE(CF1_q_a[31]_PORT_A_write_enable, CF1_q_a[31]_clock_0, , , CF1_q_a[31]_clock_enable_0);
CF1_q_a[31]_PORT_A_read_enable = !RE1L164;
CF1_q_a[31]_PORT_A_read_enable_reg = DFFE(CF1_q_a[31]_PORT_A_read_enable, CF1_q_a[31]_clock_0, , , CF1_q_a[31]_clock_enable_0);
CF1_q_a[31]_PORT_A_byte_mask = RE1L130;
CF1_q_a[31]_PORT_A_byte_mask_reg = DFFE(CF1_q_a[31]_PORT_A_byte_mask, CF1_q_a[31]_clock_0, , , CF1_q_a[31]_clock_enable_0);
CF1_q_a[31]_clock_0 = KF1_outclk_wire[0];
CF1_q_a[31]_clock_enable_0 = RE1_ociram_reset_req;
CF1_q_a[31]_PORT_A_data_out = MEMORY(CF1_q_a[31]_PORT_A_data_in_reg, , CF1_q_a[31]_PORT_A_address_reg, , CF1_q_a[31]_PORT_A_write_enable_reg, CF1_q_a[31]_PORT_A_read_enable_reg, , , CF1_q_a[31]_PORT_A_byte_mask_reg, , CF1_q_a[31]_clock_0, , CF1_q_a[31]_clock_enable_0, , , , , );
CF1_q_a[31] = CF1_q_a[31]_PORT_A_data_out[0];


--RE1_MonDReg[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]
--register power-up is low

RE1_MonDReg[10] = DFFEAS(TE1_jdo[13], KF1_outclk_wire[0],  ,  , RE1L50, CF1_q_a[10],  , RE1L78, !TE1_take_action_ocimem_b);


--SB2_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6]
--register power-up is low

SB2_counter_reg_bit[6] = DFFEAS(SB2_counter_comb_bita6, KF1_outclk_wire[0],  ,  , SB2L1,  ,  , R1L7,  );


--GB1_data_in_shift_reg[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[6]
--register power-up is low

GB1_data_in_shift_reg[6] = DFFEAS(GB1_data_in_shift_reg[5], KF1_outclk_wire[0],  ,  , GB1L19,  ,  , R1L7,  );


--S1_data_reg[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[6]
--register power-up is low

S1_data_reg[6] = DFFEAS(YD1_d_writedata[6], KF1_outclk_wire[0],  ,  , S1L43,  ,  , S1_internal_reset,  );


--UB1_data_out[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[7]
--register power-up is low

UB1_data_out[7] = DFFEAS(VB1L7, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--SB2_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5]
--register power-up is low

SB2_counter_reg_bit[5] = DFFEAS(SB2_counter_comb_bita5, KF1_outclk_wire[0],  ,  , SB2L1,  ,  , R1L7,  );


--GB1_data_in_shift_reg[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[5]
--register power-up is low

GB1_data_in_shift_reg[5] = DFFEAS(GB1_data_in_shift_reg[4], KF1_outclk_wire[0],  ,  , GB1L19,  ,  , R1L7,  );


--S1_data_reg[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[5]
--register power-up is low

S1_data_reg[5] = DFFEAS(YD1_d_writedata[5], KF1_outclk_wire[0],  ,  , S1L43,  ,  , S1_internal_reset,  );


--UB1_data_out[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[6]
--register power-up is low

UB1_data_out[6] = DFFEAS(VB1L6, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--HB1L34 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~1
HB1L34_adder_eqn = ( !SB4_counter_reg_bit[4] ) + ( GND ) + ( HB1L47 );
HB1L34 = SUM(HB1L34_adder_eqn);

--HB1L35 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~2
HB1L35_adder_eqn = ( !SB4_counter_reg_bit[4] ) + ( GND ) + ( HB1L47 );
HB1L35 = CARRY(HB1L35_adder_eqn);


--HB1_left_channel_fifo_write_space[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[4]
--register power-up is low

HB1_left_channel_fifo_write_space[4] = DFFEAS(HB1L14, KF1_outclk_wire[0],  ,  ,  ,  ,  , !R1L6,  );


--RE1_MonDReg[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]
--register power-up is low

RE1_MonDReg[21] = DFFEAS(TE1_jdo[24], KF1_outclk_wire[0],  ,  , RE1L50, CF1_q_a[21],  , RE1L78, !TE1_take_action_ocimem_b);


--HB1L2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~1
HB1L2_adder_eqn = ( !SB3_counter_reg_bit[1] ) + ( GND ) + ( HB1L11 );
HB1L2 = SUM(HB1L2_adder_eqn);

--HB1L3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~2
HB1L3_adder_eqn = ( !SB3_counter_reg_bit[1] ) + ( GND ) + ( HB1L11 );
HB1L3 = CARRY(HB1L3_adder_eqn);


--HB1L38 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~5
HB1L38_adder_eqn = ( !SB4_counter_reg_bit[5] ) + ( GND ) + ( HB1L35 );
HB1L38 = SUM(HB1L38_adder_eqn);

--HB1L39 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~6
HB1L39_adder_eqn = ( !SB4_counter_reg_bit[5] ) + ( GND ) + ( HB1L35 );
HB1L39 = CARRY(HB1L39_adder_eqn);


--HB1_left_channel_fifo_write_space[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[5]
--register power-up is low

HB1_left_channel_fifo_write_space[5] = DFFEAS(HB1L18, KF1_outclk_wire[0],  ,  ,  ,  ,  , !R1L6,  );


--HB1L42 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~9
HB1L42_adder_eqn = ( !SB4_counter_reg_bit[2] ) + ( GND ) + ( HB1L59 );
HB1L42 = SUM(HB1L42_adder_eqn);

--HB1L43 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~10
HB1L43_adder_eqn = ( !SB4_counter_reg_bit[2] ) + ( GND ) + ( HB1L59 );
HB1L43 = CARRY(HB1L43_adder_eqn);


--RE1_MonDReg[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]
--register power-up is low

RE1_MonDReg[22] = DFFEAS(TE1_jdo[25], KF1_outclk_wire[0],  ,  , RE1L50, CF1_q_a[22],  , RE1L78, !TE1_take_action_ocimem_b);


--HB1L46 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~13
HB1L46_adder_eqn = ( !SB4_counter_reg_bit[3] ) + ( GND ) + ( HB1L43 );
HB1L46 = SUM(HB1L46_adder_eqn);

--HB1L47 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~14
HB1L47_adder_eqn = ( !SB4_counter_reg_bit[3] ) + ( GND ) + ( HB1L43 );
HB1L47 = CARRY(HB1L47_adder_eqn);


--HB1_left_channel_fifo_write_space[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[3]
--register power-up is low

HB1_left_channel_fifo_write_space[3] = DFFEAS(HB1L22, KF1_outclk_wire[0],  ,  ,  ,  ,  , !R1L6,  );


--RE1_MonDReg[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]
--register power-up is low

RE1_MonDReg[23] = DFFEAS(TE1_jdo[26], KF1_outclk_wire[0],  ,  , RE1L50, CF1_q_a[23],  , RE1L78, !TE1_take_action_ocimem_b);


--HB1L50 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~17
HB1L50_adder_eqn = ( !SB4_counter_reg_bit[6] ) + ( GND ) + ( HB1L39 );
HB1L50 = SUM(HB1L50_adder_eqn);

--HB1L51 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~18
HB1L51_adder_eqn = ( !SB4_counter_reg_bit[6] ) + ( GND ) + ( HB1L39 );
HB1L51 = CARRY(HB1L51_adder_eqn);


--HB1_left_channel_fifo_write_space[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[6]
--register power-up is low

HB1_left_channel_fifo_write_space[6] = DFFEAS(HB1L26, KF1_outclk_wire[0],  ,  ,  ,  ,  , !R1L6,  );


--HB1L54 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~21
HB1L54_adder_eqn = ( !NB4_full_dff ) + ( VCC ) + ( HB1L51 );
HB1L54 = SUM(HB1L54_adder_eqn);


--HB1_left_channel_fifo_write_space[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[7]
--register power-up is low

HB1_left_channel_fifo_write_space[7] = DFFEAS(HB1L30, KF1_outclk_wire[0],  ,  ,  ,  ,  , !R1L6,  );


--YD1L226 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~125
YD1L226_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[27]) ) + ( YD1_E_src1[27] ) + ( YD1L143 );
YD1L226 = SUM(YD1L226_adder_eqn);

--YD1L227 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~126
YD1L227_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[27]) ) + ( YD1_E_src1[27] ) + ( YD1L143 );
YD1L227 = CARRY(YD1L227_adder_eqn);


--RE1_MonDReg[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]
--register power-up is low

RE1_MonDReg[30] = DFFEAS(TE1_jdo[33], KF1_outclk_wire[0],  ,  , RE1L50, CF1_q_a[30],  , RE1L78, !TE1_take_action_ocimem_b);


--HB1L6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~5
HB1L6_adder_eqn = ( !SB3_counter_reg_bit[2] ) + ( GND ) + ( HB1L3 );
HB1L6 = SUM(HB1L6_adder_eqn);

--HB1L7 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~6
HB1L7_adder_eqn = ( !SB3_counter_reg_bit[2] ) + ( GND ) + ( HB1L3 );
HB1L7 = CARRY(HB1L7_adder_eqn);


--HB1L10 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~9
HB1L10_adder_eqn = ( !SB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
HB1L10 = SUM(HB1L10_adder_eqn);

--HB1L11 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~10
HB1L11_adder_eqn = ( !SB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
HB1L11 = CARRY(HB1L11_adder_eqn);


--RE1_MonDReg[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]
--register power-up is low

RE1_MonDReg[28] = DFFEAS(TE1_jdo[31], KF1_outclk_wire[0],  ,  , RE1L50, CF1_q_a[28],  , RE1L78, !TE1_take_action_ocimem_b);


--RE1_MonDReg[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]
--register power-up is low

RE1_MonDReg[17] = DFFEAS(TE1_jdo[20], KF1_outclk_wire[0],  ,  , RE1L50, CF1_q_a[17],  , RE1L78, !TE1_take_action_ocimem_b);


--SB1_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5]
--register power-up is low

SB1_counter_reg_bit[5] = DFFEAS(SB1_counter_comb_bita5, KF1_outclk_wire[0],  ,  , SB1L1,  ,  , R1L7,  );


--GB1_data_in_shift_reg[13] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[13]
--register power-up is low

GB1_data_in_shift_reg[13] = DFFEAS(GB1_data_in_shift_reg[12], KF1_outclk_wire[0],  ,  , GB1L19,  ,  , R1L7,  );


--SB1_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6]
--register power-up is low

SB1_counter_reg_bit[6] = DFFEAS(SB1_counter_comb_bita6, KF1_outclk_wire[0],  ,  , SB1L1,  ,  , R1L7,  );


--GB1_data_in_shift_reg[14] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[14]
--register power-up is low

GB1_data_in_shift_reg[14] = DFFEAS(GB1_data_in_shift_reg[13], KF1_outclk_wire[0],  ,  , GB1L19,  ,  , R1L7,  );


--GB1_data_in_shift_reg[15] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[15]
--register power-up is low

GB1_data_in_shift_reg[15] = DFFEAS(GB1_data_in_shift_reg[14], KF1_outclk_wire[0],  ,  , GB1L19,  ,  , R1L7,  );


--HB1L58 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~25
HB1L58_adder_eqn = ( !SB4_counter_reg_bit[1] ) + ( GND ) + ( HB1L63 );
HB1L58 = SUM(HB1L58_adder_eqn);

--HB1L59 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~26
HB1L59_adder_eqn = ( !SB4_counter_reg_bit[1] ) + ( GND ) + ( HB1L63 );
HB1L59 = CARRY(HB1L59_adder_eqn);


--RE1_MonDReg[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]
--register power-up is low

RE1_MonDReg[7] = DFFEAS(TE1_jdo[10], KF1_outclk_wire[0],  ,  , RE1L50, CF1_q_a[7],  , RE1L78, !TE1_take_action_ocimem_b);


--RE1_MonDReg[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]
--register power-up is low

RE1_MonDReg[6] = DFFEAS(TE1_jdo[9], KF1_outclk_wire[0],  ,  , RE1L50, CF1_q_a[6],  , RE1L78, !TE1_take_action_ocimem_b);


--HB1L62 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~29
HB1L62_adder_eqn = ( !SB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
HB1L62 = SUM(HB1L62_adder_eqn);

--HB1L63 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~30
HB1L63_adder_eqn = ( !SB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
HB1L63 = CARRY(HB1L63_adder_eqn);


--GB1_data_in_shift_reg[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[7]
--register power-up is low

GB1_data_in_shift_reg[7] = DFFEAS(GB1_data_in_shift_reg[6], KF1_outclk_wire[0],  ,  , GB1L19,  ,  , R1L7,  );


--S1_data_reg[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[7]
--register power-up is low

S1_data_reg[7] = DFFEAS(YD1_d_writedata[7], KF1_outclk_wire[0],  ,  , S1L43,  ,  , S1_internal_reset,  );


--UB1_data_out[8] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[8]
--register power-up is low

UB1_data_out[8] = DFFEAS(VB1L8, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--GB1_data_in_shift_reg[8] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[8]
--register power-up is low

GB1_data_in_shift_reg[8] = DFFEAS(GB1_data_in_shift_reg[7], KF1_outclk_wire[0],  ,  , GB1L19,  ,  , R1L7,  );


--SB1_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0]
--register power-up is low

SB1_counter_reg_bit[0] = DFFEAS(SB1_counter_comb_bita0, KF1_outclk_wire[0],  ,  , SB1L1,  ,  , R1L7,  );


--UB1_data_out[10] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[10]
--register power-up is low

UB1_data_out[10] = DFFEAS(YB1L1, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--S1_address_for_transfer[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[0]
--register power-up is low

S1_address_for_transfer[0] = DFFEAS(S1_address_reg[0], KF1_outclk_wire[0],  ,  , S1L116,  ,  , S1L113,  );


--S1_data_reg[8] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[8]
--register power-up is low

S1_data_reg[8] = DFFEAS(S1L53, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--GB1_data_in_shift_reg[9] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[9]
--register power-up is low

GB1_data_in_shift_reg[9] = DFFEAS(GB1_data_in_shift_reg[8], KF1_outclk_wire[0],  ,  , GB1L19,  ,  , R1L7,  );


--SB1_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1]
--register power-up is low

SB1_counter_reg_bit[1] = DFFEAS(SB1_counter_comb_bita1, KF1_outclk_wire[0],  ,  , SB1L1,  ,  , R1L7,  );


--SB1_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2]
--register power-up is low

SB1_counter_reg_bit[2] = DFFEAS(SB1_counter_comb_bita2, KF1_outclk_wire[0],  ,  , SB1L1,  ,  , R1L7,  );


--GB1_data_in_shift_reg[10] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[10]
--register power-up is low

GB1_data_in_shift_reg[10] = DFFEAS(GB1_data_in_shift_reg[9], KF1_outclk_wire[0],  ,  , GB1L19,  ,  , R1L7,  );


--SB1_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3]
--register power-up is low

SB1_counter_reg_bit[3] = DFFEAS(SB1_counter_comb_bita3, KF1_outclk_wire[0],  ,  , SB1L1,  ,  , R1L7,  );


--GB1_data_in_shift_reg[11] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[11]
--register power-up is low

GB1_data_in_shift_reg[11] = DFFEAS(GB1_data_in_shift_reg[10], KF1_outclk_wire[0],  ,  , GB1L19,  ,  , R1L7,  );


--SB1_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4]
--register power-up is low

SB1_counter_reg_bit[4] = DFFEAS(SB1_counter_comb_bita4, KF1_outclk_wire[0],  ,  , SB1L1,  ,  , R1L7,  );


--GB1_data_in_shift_reg[12] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[12]
--register power-up is low

GB1_data_in_shift_reg[12] = DFFEAS(GB1_data_in_shift_reg[11], KF1_outclk_wire[0],  ,  , GB1L19,  ,  , R1L7,  );


--YD1L230 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~129
YD1L230_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[29]) ) + ( YD1_E_src1[29] ) + ( YD1L235 );
YD1L230 = SUM(YD1L230_adder_eqn);

--YD1L231 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~130
YD1L231_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[29]) ) + ( YD1_E_src1[29] ) + ( YD1L235 );
YD1L231 = CARRY(YD1L231_adder_eqn);


--YD1L234 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~133
YD1L234_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[28]) ) + ( YD1_E_src1[28] ) + ( YD1L227 );
YD1L234 = SUM(YD1L234_adder_eqn);

--YD1L235 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~134
YD1L235_adder_eqn = ( !YD1_E_alu_sub $ (!YD1_E_src2[28]) ) + ( YD1_E_src1[28] ) + ( YD1L227 );
YD1L235 = CARRY(YD1L235_adder_eqn);


--GE1_break_readreg[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]
--register power-up is low

GE1_break_readreg[17] = DFFEAS(TE1_jdo[17], KF1_outclk_wire[0],  ,  , GE1L18,  ,  , GE1L19,  );


--NC8_mem[5][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][87]
--register power-up is low

NC8_mem[5][87] = DFFEAS(MC8L14, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC8L6, NC8_mem[6][87],  ,  , NC8_mem_used[6]);


--NC8_mem[5][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][19]
--register power-up is low

NC8_mem[5][19] = DFFEAS(XC2L70, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC8L6, NC8_mem[6][19],  ,  , NC8_mem_used[6]);


--NC8_mem[5][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][88]
--register power-up is low

NC8_mem[5][88] = DFFEAS(XC2L95, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC8L6, NC8_mem[6][88],  ,  , NC8_mem_used[6]);


--KC4_counter_comb_bita0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0
KC4_counter_comb_bita0_adder_eqn = ( KC4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
KC4_counter_comb_bita0 = SUM(KC4_counter_comb_bita0_adder_eqn);

--KC4L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT
KC4L3_adder_eqn = ( KC4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
KC4L3 = CARRY(KC4L3_adder_eqn);


--KC4_counter_comb_bita1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1
KC4_counter_comb_bita1_adder_eqn = ( KC4_counter_reg_bit[1] ) + ( GND ) + ( KC4L3 );
KC4_counter_comb_bita1 = SUM(KC4_counter_comb_bita1_adder_eqn);

--KC4L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT
KC4L7_adder_eqn = ( KC4_counter_reg_bit[1] ) + ( GND ) + ( KC4L3 );
KC4L7 = CARRY(KC4L7_adder_eqn);


--KC4_counter_comb_bita2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2
KC4_counter_comb_bita2_adder_eqn = ( KC4_counter_reg_bit[2] ) + ( GND ) + ( KC4L7 );
KC4_counter_comb_bita2 = SUM(KC4_counter_comb_bita2_adder_eqn);

--KC4L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT
KC4L11_adder_eqn = ( KC4_counter_reg_bit[2] ) + ( GND ) + ( KC4L7 );
KC4L11 = CARRY(KC4L11_adder_eqn);


--KC4_counter_comb_bita3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3
KC4_counter_comb_bita3_adder_eqn = ( KC4_counter_reg_bit[3] ) + ( GND ) + ( KC4L11 );
KC4_counter_comb_bita3 = SUM(KC4_counter_comb_bita3_adder_eqn);

--KC4L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT
KC4L15_adder_eqn = ( KC4_counter_reg_bit[3] ) + ( GND ) + ( KC4L11 );
KC4L15 = CARRY(KC4L15_adder_eqn);


--KC4_counter_comb_bita4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4
KC4_counter_comb_bita4_adder_eqn = ( KC4_counter_reg_bit[4] ) + ( GND ) + ( KC4L15 );
KC4_counter_comb_bita4 = SUM(KC4_counter_comb_bita4_adder_eqn);

--KC4L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT
KC4L19_adder_eqn = ( KC4_counter_reg_bit[4] ) + ( GND ) + ( KC4L15 );
KC4L19 = CARRY(KC4L19_adder_eqn);


--KC4_counter_comb_bita5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5
KC4_counter_comb_bita5_adder_eqn = ( KC4_counter_reg_bit[5] ) + ( GND ) + ( KC4L19 );
KC4_counter_comb_bita5 = SUM(KC4_counter_comb_bita5_adder_eqn);


--KC3_counter_comb_bita0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0
KC3_counter_comb_bita0_adder_eqn = ( KC3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
KC3_counter_comb_bita0 = SUM(KC3_counter_comb_bita0_adder_eqn);

--KC3L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT
KC3L3_adder_eqn = ( KC3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
KC3L3 = CARRY(KC3L3_adder_eqn);


--KC3_counter_comb_bita1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1
KC3_counter_comb_bita1_adder_eqn = ( KC3_counter_reg_bit[1] ) + ( GND ) + ( KC3L3 );
KC3_counter_comb_bita1 = SUM(KC3_counter_comb_bita1_adder_eqn);

--KC3L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT
KC3L7_adder_eqn = ( KC3_counter_reg_bit[1] ) + ( GND ) + ( KC3L3 );
KC3L7 = CARRY(KC3L7_adder_eqn);


--KC3_counter_comb_bita2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2
KC3_counter_comb_bita2_adder_eqn = ( KC3_counter_reg_bit[2] ) + ( GND ) + ( KC3L7 );
KC3_counter_comb_bita2 = SUM(KC3_counter_comb_bita2_adder_eqn);

--KC3L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT
KC3L11_adder_eqn = ( KC3_counter_reg_bit[2] ) + ( GND ) + ( KC3L7 );
KC3L11 = CARRY(KC3L11_adder_eqn);


--KC3_counter_comb_bita3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3
KC3_counter_comb_bita3_adder_eqn = ( KC3_counter_reg_bit[3] ) + ( GND ) + ( KC3L11 );
KC3_counter_comb_bita3 = SUM(KC3_counter_comb_bita3_adder_eqn);

--KC3L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT
KC3L15_adder_eqn = ( KC3_counter_reg_bit[3] ) + ( GND ) + ( KC3L11 );
KC3L15 = CARRY(KC3L15_adder_eqn);


--KC3_counter_comb_bita4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4
KC3_counter_comb_bita4_adder_eqn = ( KC3_counter_reg_bit[4] ) + ( GND ) + ( KC3L15 );
KC3_counter_comb_bita4 = SUM(KC3_counter_comb_bita4_adder_eqn);

--KC3L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT
KC3L19_adder_eqn = ( KC3_counter_reg_bit[4] ) + ( GND ) + ( KC3L15 );
KC3L19 = CARRY(KC3L19_adder_eqn);


--KC3_counter_comb_bita5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5
KC3_counter_comb_bita5_adder_eqn = ( KC3_counter_reg_bit[5] ) + ( GND ) + ( KC3L19 );
KC3_counter_comb_bita5 = SUM(KC3_counter_comb_bita5_adder_eqn);


--SB2_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1]
--register power-up is low

SB2_counter_reg_bit[1] = DFFEAS(SB2_counter_comb_bita1, KF1_outclk_wire[0],  ,  , SB2L1,  ,  , R1L7,  );


--SB2_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2]
--register power-up is low

SB2_counter_reg_bit[2] = DFFEAS(SB2_counter_comb_bita2, KF1_outclk_wire[0],  ,  , SB2L1,  ,  , R1L7,  );


--KB1_counting is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|counting
--register power-up is low

KB1_counting = DFFEAS(KB1L17, KF1_outclk_wire[0],  ,  ,  ,  ,  , R1L7,  );


--TB2_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0
TB2_counter_comb_bita0_adder_eqn = ( TB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
TB2_counter_comb_bita0 = SUM(TB2_counter_comb_bita0_adder_eqn);

--TB2L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0~COUT
TB2L4_adder_eqn = ( TB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
TB2L4 = CARRY(TB2L4_adder_eqn);


--TB2_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1
TB2_counter_comb_bita1_adder_eqn = ( TB2_counter_reg_bit[1] ) + ( GND ) + ( TB2L4 );
TB2_counter_comb_bita1 = SUM(TB2_counter_comb_bita1_adder_eqn);

--TB2L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1~COUT
TB2L8_adder_eqn = ( TB2_counter_reg_bit[1] ) + ( GND ) + ( TB2L4 );
TB2L8 = CARRY(TB2L8_adder_eqn);


--TB2_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2
TB2_counter_comb_bita2_adder_eqn = ( TB2_counter_reg_bit[2] ) + ( GND ) + ( TB2L8 );
TB2_counter_comb_bita2 = SUM(TB2_counter_comb_bita2_adder_eqn);

--TB2L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2~COUT
TB2L12_adder_eqn = ( TB2_counter_reg_bit[2] ) + ( GND ) + ( TB2L8 );
TB2L12 = CARRY(TB2L12_adder_eqn);


--TB2_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3
TB2_counter_comb_bita3_adder_eqn = ( TB2_counter_reg_bit[3] ) + ( GND ) + ( TB2L12 );
TB2_counter_comb_bita3 = SUM(TB2_counter_comb_bita3_adder_eqn);

--TB2L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3~COUT
TB2L16_adder_eqn = ( TB2_counter_reg_bit[3] ) + ( GND ) + ( TB2L12 );
TB2L16 = CARRY(TB2L16_adder_eqn);


--TB2_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4
TB2_counter_comb_bita4_adder_eqn = ( TB2_counter_reg_bit[4] ) + ( GND ) + ( TB2L16 );
TB2_counter_comb_bita4 = SUM(TB2_counter_comb_bita4_adder_eqn);

--TB2L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4~COUT
TB2L20_adder_eqn = ( TB2_counter_reg_bit[4] ) + ( GND ) + ( TB2L16 );
TB2L20 = CARRY(TB2L20_adder_eqn);


--TB2_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5
TB2_counter_comb_bita5_adder_eqn = ( TB2_counter_reg_bit[5] ) + ( GND ) + ( TB2L20 );
TB2_counter_comb_bita5 = SUM(TB2_counter_comb_bita5_adder_eqn);

--TB2L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5~COUT
TB2L24_adder_eqn = ( TB2_counter_reg_bit[5] ) + ( GND ) + ( TB2L20 );
TB2L24 = CARRY(TB2L24_adder_eqn);


--TB2_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita6
TB2_counter_comb_bita6_adder_eqn = ( TB2_counter_reg_bit[6] ) + ( GND ) + ( TB2L24 );
TB2_counter_comb_bita6 = SUM(TB2_counter_comb_bita6_adder_eqn);


--NB2_usedw_is_2_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_2_dff
--register power-up is low

NB2_usedw_is_2_dff = DFFEAS(NB2L39, KF1_outclk_wire[0],  ,  ,  ,  ,  , R1L7,  );


--RB2_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0
RB2_counter_comb_bita0_adder_eqn = ( RB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB2_counter_comb_bita0 = SUM(RB2_counter_comb_bita0_adder_eqn);

--RB2L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0~COUT
RB2L4_adder_eqn = ( RB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB2L4 = CARRY(RB2L4_adder_eqn);


--RB2_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1
RB2_counter_comb_bita1_adder_eqn = ( RB2_counter_reg_bit[1] ) + ( GND ) + ( RB2L4 );
RB2_counter_comb_bita1 = SUM(RB2_counter_comb_bita1_adder_eqn);

--RB2L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1~COUT
RB2L8_adder_eqn = ( RB2_counter_reg_bit[1] ) + ( GND ) + ( RB2L4 );
RB2L8 = CARRY(RB2L8_adder_eqn);


--RB2_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2
RB2_counter_comb_bita2_adder_eqn = ( RB2_counter_reg_bit[2] ) + ( GND ) + ( RB2L8 );
RB2_counter_comb_bita2 = SUM(RB2_counter_comb_bita2_adder_eqn);

--RB2L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2~COUT
RB2L12_adder_eqn = ( RB2_counter_reg_bit[2] ) + ( GND ) + ( RB2L8 );
RB2L12 = CARRY(RB2L12_adder_eqn);


--RB2_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3
RB2_counter_comb_bita3_adder_eqn = ( RB2_counter_reg_bit[3] ) + ( GND ) + ( RB2L12 );
RB2_counter_comb_bita3 = SUM(RB2_counter_comb_bita3_adder_eqn);

--RB2L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3~COUT
RB2L16_adder_eqn = ( RB2_counter_reg_bit[3] ) + ( GND ) + ( RB2L12 );
RB2L16 = CARRY(RB2L16_adder_eqn);


--RB2_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4
RB2_counter_comb_bita4_adder_eqn = ( RB2_counter_reg_bit[4] ) + ( GND ) + ( RB2L16 );
RB2_counter_comb_bita4 = SUM(RB2_counter_comb_bita4_adder_eqn);

--RB2L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4~COUT
RB2L20_adder_eqn = ( RB2_counter_reg_bit[4] ) + ( GND ) + ( RB2L16 );
RB2L20 = CARRY(RB2L20_adder_eqn);


--RB2_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita5
RB2_counter_comb_bita5_adder_eqn = ( RB2_counter_reg_bit[5] ) + ( GND ) + ( RB2L20 );
RB2_counter_comb_bita5 = SUM(RB2_counter_comb_bita5_adder_eqn);


--TB1_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0
TB1_counter_comb_bita0_adder_eqn = ( TB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
TB1_counter_comb_bita0 = SUM(TB1_counter_comb_bita0_adder_eqn);

--TB1L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0~COUT
TB1L4_adder_eqn = ( TB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
TB1L4 = CARRY(TB1L4_adder_eqn);


--TB1_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1
TB1_counter_comb_bita1_adder_eqn = ( TB1_counter_reg_bit[1] ) + ( GND ) + ( TB1L4 );
TB1_counter_comb_bita1 = SUM(TB1_counter_comb_bita1_adder_eqn);

--TB1L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1~COUT
TB1L8_adder_eqn = ( TB1_counter_reg_bit[1] ) + ( GND ) + ( TB1L4 );
TB1L8 = CARRY(TB1L8_adder_eqn);


--TB1_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2
TB1_counter_comb_bita2_adder_eqn = ( TB1_counter_reg_bit[2] ) + ( GND ) + ( TB1L8 );
TB1_counter_comb_bita2 = SUM(TB1_counter_comb_bita2_adder_eqn);

--TB1L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2~COUT
TB1L12_adder_eqn = ( TB1_counter_reg_bit[2] ) + ( GND ) + ( TB1L8 );
TB1L12 = CARRY(TB1L12_adder_eqn);


--TB1_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3
TB1_counter_comb_bita3_adder_eqn = ( TB1_counter_reg_bit[3] ) + ( GND ) + ( TB1L12 );
TB1_counter_comb_bita3 = SUM(TB1_counter_comb_bita3_adder_eqn);

--TB1L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3~COUT
TB1L16_adder_eqn = ( TB1_counter_reg_bit[3] ) + ( GND ) + ( TB1L12 );
TB1L16 = CARRY(TB1L16_adder_eqn);


--TB1_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4
TB1_counter_comb_bita4_adder_eqn = ( TB1_counter_reg_bit[4] ) + ( GND ) + ( TB1L16 );
TB1_counter_comb_bita4 = SUM(TB1_counter_comb_bita4_adder_eqn);

--TB1L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4~COUT
TB1L20_adder_eqn = ( TB1_counter_reg_bit[4] ) + ( GND ) + ( TB1L16 );
TB1L20 = CARRY(TB1L20_adder_eqn);


--TB1_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5
TB1_counter_comb_bita5_adder_eqn = ( TB1_counter_reg_bit[5] ) + ( GND ) + ( TB1L20 );
TB1_counter_comb_bita5 = SUM(TB1_counter_comb_bita5_adder_eqn);

--TB1L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5~COUT
TB1L24_adder_eqn = ( TB1_counter_reg_bit[5] ) + ( GND ) + ( TB1L20 );
TB1L24 = CARRY(TB1L24_adder_eqn);


--TB1_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita6
TB1_counter_comb_bita6_adder_eqn = ( TB1_counter_reg_bit[6] ) + ( GND ) + ( TB1L24 );
TB1_counter_comb_bita6 = SUM(TB1_counter_comb_bita6_adder_eqn);


--NB1_usedw_is_2_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_2_dff
--register power-up is low

NB1_usedw_is_2_dff = DFFEAS(NB1L39, KF1_outclk_wire[0],  ,  ,  ,  ,  , R1L7,  );


--RB1_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0
RB1_counter_comb_bita0_adder_eqn = ( RB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB1_counter_comb_bita0 = SUM(RB1_counter_comb_bita0_adder_eqn);

--RB1L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0~COUT
RB1L4_adder_eqn = ( RB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB1L4 = CARRY(RB1L4_adder_eqn);


--RB1_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1
RB1_counter_comb_bita1_adder_eqn = ( RB1_counter_reg_bit[1] ) + ( GND ) + ( RB1L4 );
RB1_counter_comb_bita1 = SUM(RB1_counter_comb_bita1_adder_eqn);

--RB1L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1~COUT
RB1L8_adder_eqn = ( RB1_counter_reg_bit[1] ) + ( GND ) + ( RB1L4 );
RB1L8 = CARRY(RB1L8_adder_eqn);


--RB1_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2
RB1_counter_comb_bita2_adder_eqn = ( RB1_counter_reg_bit[2] ) + ( GND ) + ( RB1L8 );
RB1_counter_comb_bita2 = SUM(RB1_counter_comb_bita2_adder_eqn);

--RB1L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2~COUT
RB1L12_adder_eqn = ( RB1_counter_reg_bit[2] ) + ( GND ) + ( RB1L8 );
RB1L12 = CARRY(RB1L12_adder_eqn);


--RB1_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3
RB1_counter_comb_bita3_adder_eqn = ( RB1_counter_reg_bit[3] ) + ( GND ) + ( RB1L12 );
RB1_counter_comb_bita3 = SUM(RB1_counter_comb_bita3_adder_eqn);

--RB1L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3~COUT
RB1L16_adder_eqn = ( RB1_counter_reg_bit[3] ) + ( GND ) + ( RB1L12 );
RB1L16 = CARRY(RB1L16_adder_eqn);


--RB1_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4
RB1_counter_comb_bita4_adder_eqn = ( RB1_counter_reg_bit[4] ) + ( GND ) + ( RB1L16 );
RB1_counter_comb_bita4 = SUM(RB1_counter_comb_bita4_adder_eqn);

--RB1L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4~COUT
RB1L20_adder_eqn = ( RB1_counter_reg_bit[4] ) + ( GND ) + ( RB1L16 );
RB1L20 = CARRY(RB1L20_adder_eqn);


--RB1_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita5
RB1_counter_comb_bita5_adder_eqn = ( RB1_counter_reg_bit[5] ) + ( GND ) + ( RB1L20 );
RB1_counter_comb_bita5 = SUM(RB1_counter_comb_bita5_adder_eqn);


--SB2_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0
SB2_counter_comb_bita0_adder_eqn = ( SB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
SB2_counter_comb_bita0 = SUM(SB2_counter_comb_bita0_adder_eqn);

--SB2L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0~COUT
SB2L4_adder_eqn = ( SB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
SB2L4 = CARRY(SB2L4_adder_eqn);


--WB1_shiftreg_data[16] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[16]
--register power-up is low

WB1_shiftreg_data[16] = DFFEAS(WB1L86, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , WB1L55,  );


--UB1_data_out[17] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[17]
--register power-up is low

UB1_data_out[17] = DFFEAS(YB1L2, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--S1_address_for_transfer[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[7]
--register power-up is low

S1_address_for_transfer[7] = DFFEAS(S1_address_reg[7], KF1_outclk_wire[0],  ,  , S1L116,  ,  , S1L113,  );


--S1_address_for_transfer[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[6]
--register power-up is low

S1_address_for_transfer[6] = DFFEAS(S1_address_reg[6], KF1_outclk_wire[0],  ,  , S1L116,  ,  , S1L113,  );


--UE1_sr[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23]
--register power-up is low

UE1_sr[23] = DFFEAS(UE1L84, A1L184,  ,  , UE1L28,  ,  , UE1L29,  );


--GE1_break_readreg[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]
--register power-up is low

GE1_break_readreg[21] = DFFEAS(TE1_jdo[21], KF1_outclk_wire[0],  ,  , GE1L18,  ,  , GE1L19,  );


--GE1_break_readreg[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]
--register power-up is low

GE1_break_readreg[18] = DFFEAS(TE1_jdo[18], KF1_outclk_wire[0],  ,  , GE1L18,  ,  , GE1L19,  );


--JC2_q_b[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
JC2_q_b[1]_PORT_A_data_in = AC1_wdata[1];
JC2_q_b[1]_PORT_A_data_in_reg = DFFE(JC2_q_b[1]_PORT_A_data_in, JC2_q_b[1]_clock_0, , , );
JC2_q_b[1]_PORT_A_address = BUS(KC4_counter_reg_bit[0], KC4_counter_reg_bit[1], KC4_counter_reg_bit[2], KC4_counter_reg_bit[3], KC4_counter_reg_bit[4], KC4_counter_reg_bit[5]);
JC2_q_b[1]_PORT_A_address_reg = DFFE(JC2_q_b[1]_PORT_A_address, JC2_q_b[1]_clock_0, , , );
JC2_q_b[1]_PORT_B_address = BUS(KC3_counter_reg_bit[0], KC3_counter_reg_bit[1], KC3_counter_reg_bit[2], KC3_counter_reg_bit[3], KC3_counter_reg_bit[4], KC3_counter_reg_bit[5]);
JC2_q_b[1]_PORT_B_address_reg = DFFE(JC2_q_b[1]_PORT_B_address, JC2_q_b[1]_clock_1, , , JC2_q_b[1]_clock_enable_1);
JC2_q_b[1]_PORT_A_write_enable = U1_wr_rfifo;
JC2_q_b[1]_PORT_A_write_enable_reg = DFFE(JC2_q_b[1]_PORT_A_write_enable, JC2_q_b[1]_clock_0, , , );
JC2_q_b[1]_PORT_B_read_enable = VCC;
JC2_q_b[1]_PORT_B_read_enable_reg = DFFE(JC2_q_b[1]_PORT_B_read_enable, JC2_q_b[1]_clock_1, , , JC2_q_b[1]_clock_enable_1);
JC2_q_b[1]_clock_0 = KF1_outclk_wire[0];
JC2_q_b[1]_clock_1 = KF1_outclk_wire[0];
JC2_q_b[1]_clock_enable_0 = U1_wr_rfifo;
JC2_q_b[1]_clock_enable_1 = U1L85;
JC2_q_b[1]_PORT_B_data_out = MEMORY(JC2_q_b[1]_PORT_A_data_in_reg, , JC2_q_b[1]_PORT_A_address_reg, JC2_q_b[1]_PORT_B_address_reg, JC2_q_b[1]_PORT_A_write_enable_reg, , , JC2_q_b[1]_PORT_B_read_enable_reg, , , JC2_q_b[1]_clock_0, JC2_q_b[1]_clock_1, JC2_q_b[1]_clock_enable_0, JC2_q_b[1]_clock_enable_1, , , , );
JC2_q_b[1] = JC2_q_b[1]_PORT_B_data_out[0];


--QB2_q_b[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB2_q_b[1]_PORT_A_data_in = GB1_data_in_shift_reg[1];
QB2_q_b[1]_PORT_A_data_in_reg = DFFE(QB2_q_b[1]_PORT_A_data_in, QB2_q_b[1]_clock_0, , , );
QB2_q_b[1]_PORT_A_address = BUS(TB2_counter_reg_bit[0], TB2_counter_reg_bit[1], TB2_counter_reg_bit[2], TB2_counter_reg_bit[3], TB2_counter_reg_bit[4], TB2_counter_reg_bit[5], TB2_counter_reg_bit[6]);
QB2_q_b[1]_PORT_A_address_reg = DFFE(QB2_q_b[1]_PORT_A_address, QB2_q_b[1]_clock_0, , , );
QB2_q_b[1]_PORT_B_address = BUS(NB2L24, NB2L25, NB2L26, NB2L27, NB2L28, NB2L29, NB2L30);
QB2_q_b[1]_PORT_B_address_reg = DFFE(QB2_q_b[1]_PORT_B_address, QB2_q_b[1]_clock_1, , , );
QB2_q_b[1]_PORT_A_write_enable = GB1L1;
QB2_q_b[1]_PORT_A_write_enable_reg = DFFE(QB2_q_b[1]_PORT_A_write_enable, QB2_q_b[1]_clock_0, , , );
QB2_q_b[1]_PORT_B_read_enable = VCC;
QB2_q_b[1]_PORT_B_read_enable_reg = DFFE(QB2_q_b[1]_PORT_B_read_enable, QB2_q_b[1]_clock_1, , , );
QB2_q_b[1]_clock_0 = KF1_outclk_wire[0];
QB2_q_b[1]_clock_1 = KF1_outclk_wire[0];
QB2_q_b[1]_clock_enable_0 = GB1L1;
QB2_q_b[1]_PORT_B_data_out = MEMORY(QB2_q_b[1]_PORT_A_data_in_reg, , QB2_q_b[1]_PORT_A_address_reg, QB2_q_b[1]_PORT_B_address_reg, QB2_q_b[1]_PORT_A_write_enable_reg, , , QB2_q_b[1]_PORT_B_read_enable_reg, , , QB2_q_b[1]_clock_0, QB2_q_b[1]_clock_1, QB2_q_b[1]_clock_enable_0, , , , , );
QB2_q_b[1] = QB2_q_b[1]_PORT_B_data_out[0];


--QB1_q_b[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB1_q_b[1]_PORT_A_data_in = GB1_data_in_shift_reg[1];
QB1_q_b[1]_PORT_A_data_in_reg = DFFE(QB1_q_b[1]_PORT_A_data_in, QB1_q_b[1]_clock_0, , , );
QB1_q_b[1]_PORT_A_address = BUS(TB1_counter_reg_bit[0], TB1_counter_reg_bit[1], TB1_counter_reg_bit[2], TB1_counter_reg_bit[3], TB1_counter_reg_bit[4], TB1_counter_reg_bit[5], TB1_counter_reg_bit[6]);
QB1_q_b[1]_PORT_A_address_reg = DFFE(QB1_q_b[1]_PORT_A_address, QB1_q_b[1]_clock_0, , , );
QB1_q_b[1]_PORT_B_address = BUS(NB1L24, NB1L25, NB1L26, NB1L27, NB1L28, NB1L29, NB1L30);
QB1_q_b[1]_PORT_B_address_reg = DFFE(QB1_q_b[1]_PORT_B_address, QB1_q_b[1]_clock_1, , , );
QB1_q_b[1]_PORT_A_write_enable = GB1L4;
QB1_q_b[1]_PORT_A_write_enable_reg = DFFE(QB1_q_b[1]_PORT_A_write_enable, QB1_q_b[1]_clock_0, , , );
QB1_q_b[1]_PORT_B_read_enable = VCC;
QB1_q_b[1]_PORT_B_read_enable_reg = DFFE(QB1_q_b[1]_PORT_B_read_enable, QB1_q_b[1]_clock_1, , , );
QB1_q_b[1]_clock_0 = KF1_outclk_wire[0];
QB1_q_b[1]_clock_1 = KF1_outclk_wire[0];
QB1_q_b[1]_clock_enable_0 = GB1L4;
QB1_q_b[1]_PORT_B_data_out = MEMORY(QB1_q_b[1]_PORT_A_data_in_reg, , QB1_q_b[1]_PORT_A_address_reg, QB1_q_b[1]_PORT_B_address_reg, QB1_q_b[1]_PORT_A_write_enable_reg, , , QB1_q_b[1]_PORT_B_read_enable_reg, , , QB1_q_b[1]_clock_0, QB1_q_b[1]_clock_1, QB1_q_b[1]_clock_enable_0, , , , , );
QB1_q_b[1] = QB1_q_b[1]_PORT_B_data_out[0];


--GB1_right_audio_fifo_read_space[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[1]
--register power-up is low

GB1_right_audio_fifo_read_space[1] = DFFEAS(SB2_counter_reg_bit[1], KF1_outclk_wire[0],  ,  ,  ,  ,  , R1L7,  );


--S1_address_reg[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[1]
--register power-up is low

S1_address_reg[1] = DFFEAS(YD1_d_writedata[1], KF1_outclk_wire[0],  ,  , S1L23,  ,  , S1_internal_reset,  );


--WB1_shiftreg_data[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[2]
--register power-up is low

WB1_shiftreg_data[2] = DFFEAS(WB1L87, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--GB1_data_in_shift_reg[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[2]
--register power-up is low

GB1_data_in_shift_reg[2] = DFFEAS(GB1_data_in_shift_reg[1], KF1_outclk_wire[0],  ,  , GB1L19,  ,  , R1L7,  );


--S1_data_reg[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[2]
--register power-up is low

S1_data_reg[2] = DFFEAS(YD1_d_writedata[2], KF1_outclk_wire[0],  ,  , S1L43,  ,  , S1_internal_reset,  );


--UB1_data_out[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[3]
--register power-up is low

UB1_data_out[3] = DFFEAS(VB1L3, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--JC1_q_b[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
JC1_q_b[2]_PORT_A_data_in = YD1_d_writedata[2];
JC1_q_b[2]_PORT_A_data_in_reg = DFFE(JC1_q_b[2]_PORT_A_data_in, JC1_q_b[2]_clock_0, , , );
JC1_q_b[2]_PORT_A_address = BUS(KC2_counter_reg_bit[0], KC2_counter_reg_bit[1], KC2_counter_reg_bit[2], KC2_counter_reg_bit[3], KC2_counter_reg_bit[4], KC2_counter_reg_bit[5]);
JC1_q_b[2]_PORT_A_address_reg = DFFE(JC1_q_b[2]_PORT_A_address, JC1_q_b[2]_clock_0, , , );
JC1_q_b[2]_PORT_B_address = BUS(KC1_counter_reg_bit[0], KC1_counter_reg_bit[1], KC1_counter_reg_bit[2], KC1_counter_reg_bit[3], KC1_counter_reg_bit[4], KC1_counter_reg_bit[5]);
JC1_q_b[2]_PORT_B_address_reg = DFFE(JC1_q_b[2]_PORT_B_address, JC1_q_b[2]_clock_1, , , JC1_q_b[2]_clock_enable_1);
JC1_q_b[2]_PORT_A_write_enable = U1_fifo_wr;
JC1_q_b[2]_PORT_A_write_enable_reg = DFFE(JC1_q_b[2]_PORT_A_write_enable, JC1_q_b[2]_clock_0, , , );
JC1_q_b[2]_PORT_B_read_enable = VCC;
JC1_q_b[2]_PORT_B_read_enable_reg = DFFE(JC1_q_b[2]_PORT_B_read_enable, JC1_q_b[2]_clock_1, , , JC1_q_b[2]_clock_enable_1);
JC1_q_b[2]_clock_0 = KF1_outclk_wire[0];
JC1_q_b[2]_clock_1 = KF1_outclk_wire[0];
JC1_q_b[2]_clock_enable_0 = U1_fifo_wr;
JC1_q_b[2]_clock_enable_1 = U1L82;
JC1_q_b[2]_PORT_B_data_out = MEMORY(JC1_q_b[2]_PORT_A_data_in_reg, , JC1_q_b[2]_PORT_A_address_reg, JC1_q_b[2]_PORT_B_address_reg, JC1_q_b[2]_PORT_A_write_enable_reg, , , JC1_q_b[2]_PORT_B_read_enable_reg, , , JC1_q_b[2]_clock_0, JC1_q_b[2]_clock_1, JC1_q_b[2]_clock_enable_0, JC1_q_b[2]_clock_enable_1, , , , );
JC1_q_b[2] = JC1_q_b[2]_PORT_B_data_out[0];


--AC1_count[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]
--register power-up is low

AC1_count[4] = AMPP_FUNCTION(A1L158, AC1_count[3], !A1L150, !A1L156, AC1L57);


--GE1_break_readreg[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]
--register power-up is low

GE1_break_readreg[5] = DFFEAS(TE1_jdo[5], KF1_outclk_wire[0],  ,  , GE1L18,  ,  , GE1L19,  );


--GE1_break_readreg[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]
--register power-up is low

GE1_break_readreg[28] = DFFEAS(TE1_jdo[28], KF1_outclk_wire[0],  ,  , GE1L18,  ,  , GE1L19,  );


--GE1_break_readreg[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]
--register power-up is low

GE1_break_readreg[29] = DFFEAS(TE1_jdo[29], KF1_outclk_wire[0],  ,  , GE1L18,  ,  , GE1L19,  );


--GE1_break_readreg[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]
--register power-up is low

GE1_break_readreg[30] = DFFEAS(TE1_jdo[30], KF1_outclk_wire[0],  ,  , GE1L18,  ,  , GE1L19,  );


--GE1_break_readreg[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]
--register power-up is low

GE1_break_readreg[31] = DFFEAS(TE1_jdo[31], KF1_outclk_wire[0],  ,  , GE1L18,  ,  , GE1L19,  );


--RE1_MonDReg[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]
--register power-up is low

RE1_MonDReg[31] = DFFEAS(TE1_jdo[34], KF1_outclk_wire[0],  ,  , RE1L50, CF1_q_a[31],  , RE1L78, !TE1_take_action_ocimem_b);


--WB1_shiftreg_data[21] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[21]
--register power-up is low

WB1_shiftreg_data[21] = DFFEAS(WB1L88, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--WB1_shiftreg_mask[21] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[21]
--register power-up is low

WB1_shiftreg_mask[21] = DFFEAS(WB1L131, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--QB3_q_b[9] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB3_q_b[9]_PORT_A_data_in = YD1_d_writedata[9];
QB3_q_b[9]_PORT_A_data_in_reg = DFFE(QB3_q_b[9]_PORT_A_data_in, QB3_q_b[9]_clock_0, , , );
QB3_q_b[9]_PORT_A_address = BUS(TB3_counter_reg_bit[0], TB3_counter_reg_bit[1], TB3_counter_reg_bit[2], TB3_counter_reg_bit[3], TB3_counter_reg_bit[4], TB3_counter_reg_bit[5], TB3_counter_reg_bit[6]);
QB3_q_b[9]_PORT_A_address_reg = DFFE(QB3_q_b[9]_PORT_A_address, QB3_q_b[9]_clock_0, , , );
QB3_q_b[9]_PORT_B_address = BUS(NB3L22, NB3L23, NB3L24, NB3L25, NB3L26, NB3L27, NB3L28);
QB3_q_b[9]_PORT_B_address_reg = DFFE(QB3_q_b[9]_PORT_B_address, QB3_q_b[9]_clock_1, , , );
QB3_q_b[9]_PORT_A_write_enable = HB1L68;
QB3_q_b[9]_PORT_A_write_enable_reg = DFFE(QB3_q_b[9]_PORT_A_write_enable, QB3_q_b[9]_clock_0, , , );
QB3_q_b[9]_PORT_B_read_enable = VCC;
QB3_q_b[9]_PORT_B_read_enable_reg = DFFE(QB3_q_b[9]_PORT_B_read_enable, QB3_q_b[9]_clock_1, , , );
QB3_q_b[9]_clock_0 = KF1_outclk_wire[0];
QB3_q_b[9]_clock_1 = KF1_outclk_wire[0];
QB3_q_b[9]_clock_enable_0 = HB1L68;
QB3_q_b[9]_PORT_B_data_out = MEMORY(QB3_q_b[9]_PORT_A_data_in_reg, , QB3_q_b[9]_PORT_A_address_reg, QB3_q_b[9]_PORT_B_address_reg, QB3_q_b[9]_PORT_A_write_enable_reg, , , QB3_q_b[9]_PORT_B_read_enable_reg, , , QB3_q_b[9]_clock_0, QB3_q_b[9]_clock_1, QB3_q_b[9]_clock_enable_0, , , , , );
QB3_q_b[9] = QB3_q_b[9]_PORT_B_data_out[0];


--QB4_q_b[9] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB4_q_b[9]_PORT_A_data_in = YD1_d_writedata[9];
QB4_q_b[9]_PORT_A_data_in_reg = DFFE(QB4_q_b[9]_PORT_A_data_in, QB4_q_b[9]_clock_0, , , );
QB4_q_b[9]_PORT_A_address = BUS(TB4_counter_reg_bit[0], TB4_counter_reg_bit[1], TB4_counter_reg_bit[2], TB4_counter_reg_bit[3], TB4_counter_reg_bit[4], TB4_counter_reg_bit[5], TB4_counter_reg_bit[6]);
QB4_q_b[9]_PORT_A_address_reg = DFFE(QB4_q_b[9]_PORT_A_address, QB4_q_b[9]_clock_0, , , );
QB4_q_b[9]_PORT_B_address = BUS(NB4L22, NB4L23, NB4L24, NB4L25, NB4L26, NB4L27, NB4L28);
QB4_q_b[9]_PORT_B_address_reg = DFFE(QB4_q_b[9]_PORT_B_address, QB4_q_b[9]_clock_1, , , );
QB4_q_b[9]_PORT_A_write_enable = HB1L70;
QB4_q_b[9]_PORT_A_write_enable_reg = DFFE(QB4_q_b[9]_PORT_A_write_enable, QB4_q_b[9]_clock_0, , , );
QB4_q_b[9]_PORT_B_read_enable = VCC;
QB4_q_b[9]_PORT_B_read_enable_reg = DFFE(QB4_q_b[9]_PORT_B_read_enable, QB4_q_b[9]_clock_1, , , );
QB4_q_b[9]_clock_0 = KF1_outclk_wire[0];
QB4_q_b[9]_clock_1 = KF1_outclk_wire[0];
QB4_q_b[9]_clock_enable_0 = HB1L70;
QB4_q_b[9]_PORT_B_data_out = MEMORY(QB4_q_b[9]_PORT_A_data_in_reg, , QB4_q_b[9]_PORT_A_address_reg, QB4_q_b[9]_PORT_B_address_reg, QB4_q_b[9]_PORT_A_write_enable_reg, , , QB4_q_b[9]_PORT_B_read_enable_reg, , , QB4_q_b[9]_clock_0, QB4_q_b[9]_clock_1, QB4_q_b[9]_clock_enable_0, , , , , );
QB4_q_b[9] = QB4_q_b[9]_PORT_B_data_out[0];


--HB1_data_out_shift_reg[8] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[8]
--register power-up is low

HB1_data_out_shift_reg[8] = DFFEAS(HB1L98, KF1_outclk_wire[0],  ,  , HB1L83,  ,  , HB1L81,  );


--SB2_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3
SB2_counter_comb_bita3_adder_eqn = ( SB2_counter_reg_bit[3] ) + ( !GB1L1 ) + ( SB2L12 );
SB2_counter_comb_bita3 = SUM(SB2_counter_comb_bita3_adder_eqn);

--SB2L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3~COUT
SB2L16_adder_eqn = ( SB2_counter_reg_bit[3] ) + ( !GB1L1 ) + ( SB2L12 );
SB2L16 = CARRY(SB2L16_adder_eqn);


--AC1_td_shift[8] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]
--register power-up is low

AC1_td_shift[8] = AMPP_FUNCTION(A1L158, AC1L79, !A1L150, !A1L156, AC1L57);


--SB2_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4
SB2_counter_comb_bita4_adder_eqn = ( SB2_counter_reg_bit[4] ) + ( !GB1L1 ) + ( SB2L16 );
SB2_counter_comb_bita4 = SUM(SB2_counter_comb_bita4_adder_eqn);

--SB2L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4~COUT
SB2L20_adder_eqn = ( SB2_counter_reg_bit[4] ) + ( !GB1L1 ) + ( SB2L16 );
SB2L20 = CARRY(SB2L20_adder_eqn);


--SB2_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita6
SB2_counter_comb_bita6_adder_eqn = ( SB2_counter_reg_bit[6] ) + ( !GB1L1 ) + ( SB2L24 );
SB2_counter_comb_bita6 = SUM(SB2_counter_comb_bita6_adder_eqn);


--SB2_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5
SB2_counter_comb_bita5_adder_eqn = ( SB2_counter_reg_bit[5] ) + ( !GB1L1 ) + ( SB2L20 );
SB2_counter_comb_bita5 = SUM(SB2_counter_comb_bita5_adder_eqn);

--SB2L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5~COUT
SB2L24_adder_eqn = ( SB2_counter_reg_bit[5] ) + ( !GB1L1 ) + ( SB2L20 );
SB2L24 = CARRY(SB2L24_adder_eqn);


--HB1L14 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~13
HB1L14_adder_eqn = ( !SB3_counter_reg_bit[4] ) + ( GND ) + ( HB1L23 );
HB1L14 = SUM(HB1L14_adder_eqn);

--HB1L15 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~14
HB1L15_adder_eqn = ( !SB3_counter_reg_bit[4] ) + ( GND ) + ( HB1L23 );
HB1L15 = CARRY(HB1L15_adder_eqn);


--HB1L18 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~17
HB1L18_adder_eqn = ( !SB3_counter_reg_bit[5] ) + ( GND ) + ( HB1L15 );
HB1L18 = SUM(HB1L18_adder_eqn);

--HB1L19 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~18
HB1L19_adder_eqn = ( !SB3_counter_reg_bit[5] ) + ( GND ) + ( HB1L15 );
HB1L19 = CARRY(HB1L19_adder_eqn);


--HB1L22 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~21
HB1L22_adder_eqn = ( !SB3_counter_reg_bit[3] ) + ( GND ) + ( HB1L7 );
HB1L22 = SUM(HB1L22_adder_eqn);

--HB1L23 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~22
HB1L23_adder_eqn = ( !SB3_counter_reg_bit[3] ) + ( GND ) + ( HB1L7 );
HB1L23 = CARRY(HB1L23_adder_eqn);


--HB1L26 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~25
HB1L26_adder_eqn = ( !SB3_counter_reg_bit[6] ) + ( GND ) + ( HB1L19 );
HB1L26 = SUM(HB1L26_adder_eqn);

--HB1L27 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~26
HB1L27_adder_eqn = ( !SB3_counter_reg_bit[6] ) + ( GND ) + ( HB1L19 );
HB1L27 = CARRY(HB1L27_adder_eqn);


--HB1L30 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~29
HB1L30_adder_eqn = ( !NB3_full_dff ) + ( VCC ) + ( HB1L27 );
HB1L30 = SUM(HB1L30_adder_eqn);


--SB1_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5
SB1_counter_comb_bita5_adder_eqn = ( SB1_counter_reg_bit[5] ) + ( !GB1L4 ) + ( SB1L20 );
SB1_counter_comb_bita5 = SUM(SB1_counter_comb_bita5_adder_eqn);

--SB1L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5~COUT
SB1L24_adder_eqn = ( SB1_counter_reg_bit[5] ) + ( !GB1L4 ) + ( SB1L20 );
SB1L24 = CARRY(SB1L24_adder_eqn);


--SB1_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita6
SB1_counter_comb_bita6_adder_eqn = ( SB1_counter_reg_bit[6] ) + ( !GB1L4 ) + ( SB1L24 );
SB1_counter_comb_bita6 = SUM(SB1_counter_comb_bita6_adder_eqn);


--SB1_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0
SB1_counter_comb_bita0_adder_eqn = ( SB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
SB1_counter_comb_bita0 = SUM(SB1_counter_comb_bita0_adder_eqn);

--SB1L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0~COUT
SB1L4_adder_eqn = ( SB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
SB1L4 = CARRY(SB1L4_adder_eqn);


--SB1_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1
SB1_counter_comb_bita1_adder_eqn = ( SB1_counter_reg_bit[1] ) + ( !GB1L4 ) + ( SB1L4 );
SB1_counter_comb_bita1 = SUM(SB1_counter_comb_bita1_adder_eqn);

--SB1L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1~COUT
SB1L8_adder_eqn = ( SB1_counter_reg_bit[1] ) + ( !GB1L4 ) + ( SB1L4 );
SB1L8 = CARRY(SB1L8_adder_eqn);


--SB1_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2
SB1_counter_comb_bita2_adder_eqn = ( SB1_counter_reg_bit[2] ) + ( !GB1L4 ) + ( SB1L8 );
SB1_counter_comb_bita2 = SUM(SB1_counter_comb_bita2_adder_eqn);

--SB1L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2~COUT
SB1L12_adder_eqn = ( SB1_counter_reg_bit[2] ) + ( !GB1L4 ) + ( SB1L8 );
SB1L12 = CARRY(SB1L12_adder_eqn);


--SB1_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3
SB1_counter_comb_bita3_adder_eqn = ( SB1_counter_reg_bit[3] ) + ( !GB1L4 ) + ( SB1L12 );
SB1_counter_comb_bita3 = SUM(SB1_counter_comb_bita3_adder_eqn);

--SB1L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3~COUT
SB1L16_adder_eqn = ( SB1_counter_reg_bit[3] ) + ( !GB1L4 ) + ( SB1L12 );
SB1L16 = CARRY(SB1L16_adder_eqn);


--SB1_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4
SB1_counter_comb_bita4_adder_eqn = ( SB1_counter_reg_bit[4] ) + ( !GB1L4 ) + ( SB1L16 );
SB1_counter_comb_bita4 = SUM(SB1_counter_comb_bita4_adder_eqn);

--SB1L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4~COUT
SB1L20_adder_eqn = ( SB1_counter_reg_bit[4] ) + ( !GB1L4 ) + ( SB1L16 );
SB1L20 = CARRY(SB1L20_adder_eqn);


--UE1_sr[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16]
--register power-up is low

UE1_sr[16] = DFFEAS(UE1L87, A1L184,  ,  , UE1L28,  ,  , UE1L29,  );


--SB2_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1
SB2_counter_comb_bita1_adder_eqn = ( SB2_counter_reg_bit[1] ) + ( !GB1L1 ) + ( SB2L4 );
SB2_counter_comb_bita1 = SUM(SB2_counter_comb_bita1_adder_eqn);

--SB2L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1~COUT
SB2L8_adder_eqn = ( SB2_counter_reg_bit[1] ) + ( !GB1L1 ) + ( SB2L4 );
SB2L8 = CARRY(SB2L8_adder_eqn);


--SB2_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2
SB2_counter_comb_bita2_adder_eqn = ( SB2_counter_reg_bit[2] ) + ( !GB1L1 ) + ( SB2L8 );
SB2_counter_comb_bita2 = SUM(SB2_counter_comb_bita2_adder_eqn);

--SB2L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2~COUT
SB2L12_adder_eqn = ( SB2_counter_reg_bit[2] ) + ( !GB1L1 ) + ( SB2L8 );
SB2L12 = CARRY(SB2L12_adder_eqn);


--WB1_shiftreg_data[15] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[15]
--register power-up is low

WB1_shiftreg_data[15] = DFFEAS(WB1L89, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , WB1L55,  );


--UB1_data_out[16] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[16]
--register power-up is low

UB1_data_out[16] = DFFEAS(YB1L3, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--S1_address_for_transfer[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[5]
--register power-up is low

S1_address_for_transfer[5] = DFFEAS(S1_address_reg[5], KF1_outclk_wire[0],  ,  , S1L116,  ,  , S1L113,  );


--UE1_sr[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24]
--register power-up is low

UE1_sr[24] = DFFEAS(UE1L88, A1L184,  ,  , UE1L28,  ,  , UE1L29,  );


--GE1_break_readreg[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]
--register power-up is low

GE1_break_readreg[22] = DFFEAS(TE1_jdo[22], KF1_outclk_wire[0],  ,  , GE1L18,  ,  , GE1L19,  );


--GB1_data_in_shift_reg[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[1]
--register power-up is low

GB1_data_in_shift_reg[1] = DFFEAS(GB1_data_in_shift_reg[0], KF1_outclk_wire[0],  ,  , GB1L19,  ,  , R1L7,  );


--S1_data_reg[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[1]
--register power-up is low

S1_data_reg[1] = DFFEAS(YD1_d_writedata[1], KF1_outclk_wire[0],  ,  , S1L43,  ,  , S1_internal_reset,  );


--UB1_data_out[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[2]
--register power-up is low

UB1_data_out[2] = DFFEAS(VB1L2, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--JC1_q_b[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
JC1_q_b[3]_PORT_A_data_in = YD1_d_writedata[3];
JC1_q_b[3]_PORT_A_data_in_reg = DFFE(JC1_q_b[3]_PORT_A_data_in, JC1_q_b[3]_clock_0, , , );
JC1_q_b[3]_PORT_A_address = BUS(KC2_counter_reg_bit[0], KC2_counter_reg_bit[1], KC2_counter_reg_bit[2], KC2_counter_reg_bit[3], KC2_counter_reg_bit[4], KC2_counter_reg_bit[5]);
JC1_q_b[3]_PORT_A_address_reg = DFFE(JC1_q_b[3]_PORT_A_address, JC1_q_b[3]_clock_0, , , );
JC1_q_b[3]_PORT_B_address = BUS(KC1_counter_reg_bit[0], KC1_counter_reg_bit[1], KC1_counter_reg_bit[2], KC1_counter_reg_bit[3], KC1_counter_reg_bit[4], KC1_counter_reg_bit[5]);
JC1_q_b[3]_PORT_B_address_reg = DFFE(JC1_q_b[3]_PORT_B_address, JC1_q_b[3]_clock_1, , , JC1_q_b[3]_clock_enable_1);
JC1_q_b[3]_PORT_A_write_enable = U1_fifo_wr;
JC1_q_b[3]_PORT_A_write_enable_reg = DFFE(JC1_q_b[3]_PORT_A_write_enable, JC1_q_b[3]_clock_0, , , );
JC1_q_b[3]_PORT_B_read_enable = VCC;
JC1_q_b[3]_PORT_B_read_enable_reg = DFFE(JC1_q_b[3]_PORT_B_read_enable, JC1_q_b[3]_clock_1, , , JC1_q_b[3]_clock_enable_1);
JC1_q_b[3]_clock_0 = KF1_outclk_wire[0];
JC1_q_b[3]_clock_1 = KF1_outclk_wire[0];
JC1_q_b[3]_clock_enable_0 = U1_fifo_wr;
JC1_q_b[3]_clock_enable_1 = U1L82;
JC1_q_b[3]_PORT_B_data_out = MEMORY(JC1_q_b[3]_PORT_A_data_in_reg, , JC1_q_b[3]_PORT_A_address_reg, JC1_q_b[3]_PORT_B_address_reg, JC1_q_b[3]_PORT_A_write_enable_reg, , , JC1_q_b[3]_PORT_B_read_enable_reg, , , JC1_q_b[3]_clock_0, JC1_q_b[3]_clock_1, JC1_q_b[3]_clock_enable_0, JC1_q_b[3]_clock_enable_1, , , , );
JC1_q_b[3] = JC1_q_b[3]_PORT_B_data_out[0];


--AC1_count[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]
--register power-up is low

AC1_count[3] = AMPP_FUNCTION(A1L158, AC1_count[2], !A1L150, !A1L156, AC1L57);


--UE1_sr[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8]
--register power-up is low

UE1_sr[8] = DFFEAS(UE1L89, A1L184,  ,  , UE1L25,  ,  , UE1L24,  );


--GE1_break_readreg[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]
--register power-up is low

GE1_break_readreg[6] = DFFEAS(TE1_jdo[6], KF1_outclk_wire[0],  ,  , GE1L18,  ,  , GE1L19,  );


--WB1_shiftreg_data[20] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[20]
--register power-up is low

WB1_shiftreg_data[20] = DFFEAS(WB1L90, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--WB1_shiftreg_mask[20] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[20]
--register power-up is low

WB1_shiftreg_mask[20] = DFFEAS(WB1L132, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--QB3_q_b[8] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB3_q_b[8]_PORT_A_data_in = YD1_d_writedata[8];
QB3_q_b[8]_PORT_A_data_in_reg = DFFE(QB3_q_b[8]_PORT_A_data_in, QB3_q_b[8]_clock_0, , , );
QB3_q_b[8]_PORT_A_address = BUS(TB3_counter_reg_bit[0], TB3_counter_reg_bit[1], TB3_counter_reg_bit[2], TB3_counter_reg_bit[3], TB3_counter_reg_bit[4], TB3_counter_reg_bit[5], TB3_counter_reg_bit[6]);
QB3_q_b[8]_PORT_A_address_reg = DFFE(QB3_q_b[8]_PORT_A_address, QB3_q_b[8]_clock_0, , , );
QB3_q_b[8]_PORT_B_address = BUS(NB3L22, NB3L23, NB3L24, NB3L25, NB3L26, NB3L27, NB3L28);
QB3_q_b[8]_PORT_B_address_reg = DFFE(QB3_q_b[8]_PORT_B_address, QB3_q_b[8]_clock_1, , , );
QB3_q_b[8]_PORT_A_write_enable = HB1L68;
QB3_q_b[8]_PORT_A_write_enable_reg = DFFE(QB3_q_b[8]_PORT_A_write_enable, QB3_q_b[8]_clock_0, , , );
QB3_q_b[8]_PORT_B_read_enable = VCC;
QB3_q_b[8]_PORT_B_read_enable_reg = DFFE(QB3_q_b[8]_PORT_B_read_enable, QB3_q_b[8]_clock_1, , , );
QB3_q_b[8]_clock_0 = KF1_outclk_wire[0];
QB3_q_b[8]_clock_1 = KF1_outclk_wire[0];
QB3_q_b[8]_clock_enable_0 = HB1L68;
QB3_q_b[8]_PORT_B_data_out = MEMORY(QB3_q_b[8]_PORT_A_data_in_reg, , QB3_q_b[8]_PORT_A_address_reg, QB3_q_b[8]_PORT_B_address_reg, QB3_q_b[8]_PORT_A_write_enable_reg, , , QB3_q_b[8]_PORT_B_read_enable_reg, , , QB3_q_b[8]_clock_0, QB3_q_b[8]_clock_1, QB3_q_b[8]_clock_enable_0, , , , , );
QB3_q_b[8] = QB3_q_b[8]_PORT_B_data_out[0];


--QB4_q_b[8] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB4_q_b[8]_PORT_A_data_in = YD1_d_writedata[8];
QB4_q_b[8]_PORT_A_data_in_reg = DFFE(QB4_q_b[8]_PORT_A_data_in, QB4_q_b[8]_clock_0, , , );
QB4_q_b[8]_PORT_A_address = BUS(TB4_counter_reg_bit[0], TB4_counter_reg_bit[1], TB4_counter_reg_bit[2], TB4_counter_reg_bit[3], TB4_counter_reg_bit[4], TB4_counter_reg_bit[5], TB4_counter_reg_bit[6]);
QB4_q_b[8]_PORT_A_address_reg = DFFE(QB4_q_b[8]_PORT_A_address, QB4_q_b[8]_clock_0, , , );
QB4_q_b[8]_PORT_B_address = BUS(NB4L22, NB4L23, NB4L24, NB4L25, NB4L26, NB4L27, NB4L28);
QB4_q_b[8]_PORT_B_address_reg = DFFE(QB4_q_b[8]_PORT_B_address, QB4_q_b[8]_clock_1, , , );
QB4_q_b[8]_PORT_A_write_enable = HB1L70;
QB4_q_b[8]_PORT_A_write_enable_reg = DFFE(QB4_q_b[8]_PORT_A_write_enable, QB4_q_b[8]_clock_0, , , );
QB4_q_b[8]_PORT_B_read_enable = VCC;
QB4_q_b[8]_PORT_B_read_enable_reg = DFFE(QB4_q_b[8]_PORT_B_read_enable, QB4_q_b[8]_clock_1, , , );
QB4_q_b[8]_clock_0 = KF1_outclk_wire[0];
QB4_q_b[8]_clock_1 = KF1_outclk_wire[0];
QB4_q_b[8]_clock_enable_0 = HB1L70;
QB4_q_b[8]_PORT_B_data_out = MEMORY(QB4_q_b[8]_PORT_A_data_in_reg, , QB4_q_b[8]_PORT_A_address_reg, QB4_q_b[8]_PORT_B_address_reg, QB4_q_b[8]_PORT_A_write_enable_reg, , , QB4_q_b[8]_PORT_B_read_enable_reg, , , QB4_q_b[8]_clock_0, QB4_q_b[8]_clock_1, QB4_q_b[8]_clock_enable_0, , , , , );
QB4_q_b[8] = QB4_q_b[8]_PORT_B_data_out[0];


--HB1_data_out_shift_reg[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[7]
--register power-up is low

HB1_data_out_shift_reg[7] = DFFEAS(HB1L99, KF1_outclk_wire[0],  ,  , HB1L83,  ,  , HB1L81,  );


--UE1_sr[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14]
--register power-up is low

UE1_sr[14] = DFFEAS(UE1L90, A1L184,  ,  , UE1L25,  ,  , UE1L24,  );


--UE1_sr[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11]
--register power-up is low

UE1_sr[11] = DFFEAS(UE1L93, A1L184,  ,  , UE1L25,  ,  , UE1L24,  );


--UE1_sr[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13]
--register power-up is low

UE1_sr[13] = DFFEAS(UE1L94, A1L184,  ,  , UE1L25,  ,  , UE1L24,  );


--UE1_sr[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12]
--register power-up is low

UE1_sr[12] = DFFEAS(UE1L95, A1L184,  ,  , UE1L25,  ,  , UE1L24,  );


--UE1_sr[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10]
--register power-up is low

UE1_sr[10] = DFFEAS(UE1L96, A1L184,  ,  , UE1L25,  ,  , UE1L24,  );


--UE1_sr[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9]
--register power-up is low

UE1_sr[9] = DFFEAS(UE1L97, A1L184,  ,  , UE1L25,  ,  , UE1L24,  );


--GE1_break_readreg[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]
--register power-up is low

GE1_break_readreg[15] = DFFEAS(TE1_jdo[15], KF1_outclk_wire[0],  ,  , GE1L18,  ,  , GE1L19,  );


--WB1_shiftreg_data[14] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[14]
--register power-up is low

WB1_shiftreg_data[14] = DFFEAS(WB1L91, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , WB1L55,  );


--UB1_data_out[15] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[15]
--register power-up is low

UB1_data_out[15] = DFFEAS(YB1L4, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--S1_address_for_transfer[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[4]
--register power-up is low

S1_address_for_transfer[4] = DFFEAS(S1_address_reg[4], KF1_outclk_wire[0],  ,  , S1L116,  ,  , S1L113,  );


--GE1_break_readreg[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]
--register power-up is low

GE1_break_readreg[23] = DFFEAS(TE1_jdo[23], KF1_outclk_wire[0],  ,  , GE1L18,  ,  , GE1L19,  );


--JC1_q_b[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
JC1_q_b[4]_PORT_A_data_in = YD1_d_writedata[4];
JC1_q_b[4]_PORT_A_data_in_reg = DFFE(JC1_q_b[4]_PORT_A_data_in, JC1_q_b[4]_clock_0, , , );
JC1_q_b[4]_PORT_A_address = BUS(KC2_counter_reg_bit[0], KC2_counter_reg_bit[1], KC2_counter_reg_bit[2], KC2_counter_reg_bit[3], KC2_counter_reg_bit[4], KC2_counter_reg_bit[5]);
JC1_q_b[4]_PORT_A_address_reg = DFFE(JC1_q_b[4]_PORT_A_address, JC1_q_b[4]_clock_0, , , );
JC1_q_b[4]_PORT_B_address = BUS(KC1_counter_reg_bit[0], KC1_counter_reg_bit[1], KC1_counter_reg_bit[2], KC1_counter_reg_bit[3], KC1_counter_reg_bit[4], KC1_counter_reg_bit[5]);
JC1_q_b[4]_PORT_B_address_reg = DFFE(JC1_q_b[4]_PORT_B_address, JC1_q_b[4]_clock_1, , , JC1_q_b[4]_clock_enable_1);
JC1_q_b[4]_PORT_A_write_enable = U1_fifo_wr;
JC1_q_b[4]_PORT_A_write_enable_reg = DFFE(JC1_q_b[4]_PORT_A_write_enable, JC1_q_b[4]_clock_0, , , );
JC1_q_b[4]_PORT_B_read_enable = VCC;
JC1_q_b[4]_PORT_B_read_enable_reg = DFFE(JC1_q_b[4]_PORT_B_read_enable, JC1_q_b[4]_clock_1, , , JC1_q_b[4]_clock_enable_1);
JC1_q_b[4]_clock_0 = KF1_outclk_wire[0];
JC1_q_b[4]_clock_1 = KF1_outclk_wire[0];
JC1_q_b[4]_clock_enable_0 = U1_fifo_wr;
JC1_q_b[4]_clock_enable_1 = U1L82;
JC1_q_b[4]_PORT_B_data_out = MEMORY(JC1_q_b[4]_PORT_A_data_in_reg, , JC1_q_b[4]_PORT_A_address_reg, JC1_q_b[4]_PORT_B_address_reg, JC1_q_b[4]_PORT_A_write_enable_reg, , , JC1_q_b[4]_PORT_B_read_enable_reg, , , JC1_q_b[4]_clock_0, JC1_q_b[4]_clock_1, JC1_q_b[4]_clock_enable_0, JC1_q_b[4]_clock_enable_1, , , , );
JC1_q_b[4] = JC1_q_b[4]_PORT_B_data_out[0];


--AC1_count[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]
--register power-up is low

AC1_count[2] = AMPP_FUNCTION(A1L158, AC1_count[1], !A1L150, !A1L156, AC1L57);


--GE1_break_readreg[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]
--register power-up is low

GE1_break_readreg[7] = DFFEAS(TE1_jdo[7], KF1_outclk_wire[0],  ,  , GE1L18,  ,  , GE1L19,  );


--WB1_shiftreg_data[19] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[19]
--register power-up is low

WB1_shiftreg_data[19] = DFFEAS(WB1L92, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--WB1_shiftreg_mask[19] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[19]
--register power-up is low

WB1_shiftreg_mask[19] = DFFEAS(WB1L133, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--QB3_q_b[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB3_q_b[7]_PORT_A_data_in = YD1_d_writedata[7];
QB3_q_b[7]_PORT_A_data_in_reg = DFFE(QB3_q_b[7]_PORT_A_data_in, QB3_q_b[7]_clock_0, , , );
QB3_q_b[7]_PORT_A_address = BUS(TB3_counter_reg_bit[0], TB3_counter_reg_bit[1], TB3_counter_reg_bit[2], TB3_counter_reg_bit[3], TB3_counter_reg_bit[4], TB3_counter_reg_bit[5], TB3_counter_reg_bit[6]);
QB3_q_b[7]_PORT_A_address_reg = DFFE(QB3_q_b[7]_PORT_A_address, QB3_q_b[7]_clock_0, , , );
QB3_q_b[7]_PORT_B_address = BUS(NB3L22, NB3L23, NB3L24, NB3L25, NB3L26, NB3L27, NB3L28);
QB3_q_b[7]_PORT_B_address_reg = DFFE(QB3_q_b[7]_PORT_B_address, QB3_q_b[7]_clock_1, , , );
QB3_q_b[7]_PORT_A_write_enable = HB1L68;
QB3_q_b[7]_PORT_A_write_enable_reg = DFFE(QB3_q_b[7]_PORT_A_write_enable, QB3_q_b[7]_clock_0, , , );
QB3_q_b[7]_PORT_B_read_enable = VCC;
QB3_q_b[7]_PORT_B_read_enable_reg = DFFE(QB3_q_b[7]_PORT_B_read_enable, QB3_q_b[7]_clock_1, , , );
QB3_q_b[7]_clock_0 = KF1_outclk_wire[0];
QB3_q_b[7]_clock_1 = KF1_outclk_wire[0];
QB3_q_b[7]_clock_enable_0 = HB1L68;
QB3_q_b[7]_PORT_B_data_out = MEMORY(QB3_q_b[7]_PORT_A_data_in_reg, , QB3_q_b[7]_PORT_A_address_reg, QB3_q_b[7]_PORT_B_address_reg, QB3_q_b[7]_PORT_A_write_enable_reg, , , QB3_q_b[7]_PORT_B_read_enable_reg, , , QB3_q_b[7]_clock_0, QB3_q_b[7]_clock_1, QB3_q_b[7]_clock_enable_0, , , , , );
QB3_q_b[7] = QB3_q_b[7]_PORT_B_data_out[0];


--QB4_q_b[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB4_q_b[7]_PORT_A_data_in = YD1_d_writedata[7];
QB4_q_b[7]_PORT_A_data_in_reg = DFFE(QB4_q_b[7]_PORT_A_data_in, QB4_q_b[7]_clock_0, , , );
QB4_q_b[7]_PORT_A_address = BUS(TB4_counter_reg_bit[0], TB4_counter_reg_bit[1], TB4_counter_reg_bit[2], TB4_counter_reg_bit[3], TB4_counter_reg_bit[4], TB4_counter_reg_bit[5], TB4_counter_reg_bit[6]);
QB4_q_b[7]_PORT_A_address_reg = DFFE(QB4_q_b[7]_PORT_A_address, QB4_q_b[7]_clock_0, , , );
QB4_q_b[7]_PORT_B_address = BUS(NB4L22, NB4L23, NB4L24, NB4L25, NB4L26, NB4L27, NB4L28);
QB4_q_b[7]_PORT_B_address_reg = DFFE(QB4_q_b[7]_PORT_B_address, QB4_q_b[7]_clock_1, , , );
QB4_q_b[7]_PORT_A_write_enable = HB1L70;
QB4_q_b[7]_PORT_A_write_enable_reg = DFFE(QB4_q_b[7]_PORT_A_write_enable, QB4_q_b[7]_clock_0, , , );
QB4_q_b[7]_PORT_B_read_enable = VCC;
QB4_q_b[7]_PORT_B_read_enable_reg = DFFE(QB4_q_b[7]_PORT_B_read_enable, QB4_q_b[7]_clock_1, , , );
QB4_q_b[7]_clock_0 = KF1_outclk_wire[0];
QB4_q_b[7]_clock_1 = KF1_outclk_wire[0];
QB4_q_b[7]_clock_enable_0 = HB1L70;
QB4_q_b[7]_PORT_B_data_out = MEMORY(QB4_q_b[7]_PORT_A_data_in_reg, , QB4_q_b[7]_PORT_A_address_reg, QB4_q_b[7]_PORT_B_address_reg, QB4_q_b[7]_PORT_A_write_enable_reg, , , QB4_q_b[7]_PORT_B_read_enable_reg, , , QB4_q_b[7]_clock_0, QB4_q_b[7]_clock_1, QB4_q_b[7]_clock_enable_0, , , , , );
QB4_q_b[7] = QB4_q_b[7]_PORT_B_data_out[0];


--HB1_data_out_shift_reg[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[6]
--register power-up is low

HB1_data_out_shift_reg[6] = DFFEAS(HB1L100, KF1_outclk_wire[0],  ,  , HB1L83,  ,  , HB1L81,  );


--JC1_q_b[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
JC1_q_b[5]_PORT_A_data_in = YD1_d_writedata[5];
JC1_q_b[5]_PORT_A_data_in_reg = DFFE(JC1_q_b[5]_PORT_A_data_in, JC1_q_b[5]_clock_0, , , );
JC1_q_b[5]_PORT_A_address = BUS(KC2_counter_reg_bit[0], KC2_counter_reg_bit[1], KC2_counter_reg_bit[2], KC2_counter_reg_bit[3], KC2_counter_reg_bit[4], KC2_counter_reg_bit[5]);
JC1_q_b[5]_PORT_A_address_reg = DFFE(JC1_q_b[5]_PORT_A_address, JC1_q_b[5]_clock_0, , , );
JC1_q_b[5]_PORT_B_address = BUS(KC1_counter_reg_bit[0], KC1_counter_reg_bit[1], KC1_counter_reg_bit[2], KC1_counter_reg_bit[3], KC1_counter_reg_bit[4], KC1_counter_reg_bit[5]);
JC1_q_b[5]_PORT_B_address_reg = DFFE(JC1_q_b[5]_PORT_B_address, JC1_q_b[5]_clock_1, , , JC1_q_b[5]_clock_enable_1);
JC1_q_b[5]_PORT_A_write_enable = U1_fifo_wr;
JC1_q_b[5]_PORT_A_write_enable_reg = DFFE(JC1_q_b[5]_PORT_A_write_enable, JC1_q_b[5]_clock_0, , , );
JC1_q_b[5]_PORT_B_read_enable = VCC;
JC1_q_b[5]_PORT_B_read_enable_reg = DFFE(JC1_q_b[5]_PORT_B_read_enable, JC1_q_b[5]_clock_1, , , JC1_q_b[5]_clock_enable_1);
JC1_q_b[5]_clock_0 = KF1_outclk_wire[0];
JC1_q_b[5]_clock_1 = KF1_outclk_wire[0];
JC1_q_b[5]_clock_enable_0 = U1_fifo_wr;
JC1_q_b[5]_clock_enable_1 = U1L82;
JC1_q_b[5]_PORT_B_data_out = MEMORY(JC1_q_b[5]_PORT_A_data_in_reg, , JC1_q_b[5]_PORT_A_address_reg, JC1_q_b[5]_PORT_B_address_reg, JC1_q_b[5]_PORT_A_write_enable_reg, , , JC1_q_b[5]_PORT_B_read_enable_reg, , , JC1_q_b[5]_clock_0, JC1_q_b[5]_clock_1, JC1_q_b[5]_clock_enable_0, JC1_q_b[5]_clock_enable_1, , , , );
JC1_q_b[5] = JC1_q_b[5]_PORT_B_data_out[0];


--GE1_break_readreg[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]
--register power-up is low

GE1_break_readreg[13] = DFFEAS(TE1_jdo[13], KF1_outclk_wire[0],  ,  , GE1L18,  ,  , GE1L19,  );


--GE1_break_readreg[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]
--register power-up is low

GE1_break_readreg[14] = DFFEAS(TE1_jdo[14], KF1_outclk_wire[0],  ,  , GE1L18,  ,  , GE1L19,  );


--GE1_break_readreg[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]
--register power-up is low

GE1_break_readreg[10] = DFFEAS(TE1_jdo[10], KF1_outclk_wire[0],  ,  , GE1L18,  ,  , GE1L19,  );


--JC1_q_b[6] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
JC1_q_b[6]_PORT_A_data_in = YD1_d_writedata[6];
JC1_q_b[6]_PORT_A_data_in_reg = DFFE(JC1_q_b[6]_PORT_A_data_in, JC1_q_b[6]_clock_0, , , );
JC1_q_b[6]_PORT_A_address = BUS(KC2_counter_reg_bit[0], KC2_counter_reg_bit[1], KC2_counter_reg_bit[2], KC2_counter_reg_bit[3], KC2_counter_reg_bit[4], KC2_counter_reg_bit[5]);
JC1_q_b[6]_PORT_A_address_reg = DFFE(JC1_q_b[6]_PORT_A_address, JC1_q_b[6]_clock_0, , , );
JC1_q_b[6]_PORT_B_address = BUS(KC1_counter_reg_bit[0], KC1_counter_reg_bit[1], KC1_counter_reg_bit[2], KC1_counter_reg_bit[3], KC1_counter_reg_bit[4], KC1_counter_reg_bit[5]);
JC1_q_b[6]_PORT_B_address_reg = DFFE(JC1_q_b[6]_PORT_B_address, JC1_q_b[6]_clock_1, , , JC1_q_b[6]_clock_enable_1);
JC1_q_b[6]_PORT_A_write_enable = U1_fifo_wr;
JC1_q_b[6]_PORT_A_write_enable_reg = DFFE(JC1_q_b[6]_PORT_A_write_enable, JC1_q_b[6]_clock_0, , , );
JC1_q_b[6]_PORT_B_read_enable = VCC;
JC1_q_b[6]_PORT_B_read_enable_reg = DFFE(JC1_q_b[6]_PORT_B_read_enable, JC1_q_b[6]_clock_1, , , JC1_q_b[6]_clock_enable_1);
JC1_q_b[6]_clock_0 = KF1_outclk_wire[0];
JC1_q_b[6]_clock_1 = KF1_outclk_wire[0];
JC1_q_b[6]_clock_enable_0 = U1_fifo_wr;
JC1_q_b[6]_clock_enable_1 = U1L82;
JC1_q_b[6]_PORT_B_data_out = MEMORY(JC1_q_b[6]_PORT_A_data_in_reg, , JC1_q_b[6]_PORT_A_address_reg, JC1_q_b[6]_PORT_B_address_reg, JC1_q_b[6]_PORT_A_write_enable_reg, , , JC1_q_b[6]_PORT_B_read_enable_reg, , , JC1_q_b[6]_clock_0, JC1_q_b[6]_clock_1, JC1_q_b[6]_clock_enable_0, JC1_q_b[6]_clock_enable_1, , , , );
JC1_q_b[6] = JC1_q_b[6]_PORT_B_data_out[0];


--GE1_break_readreg[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]
--register power-up is low

GE1_break_readreg[12] = DFFEAS(TE1_jdo[12], KF1_outclk_wire[0],  ,  , GE1L18,  ,  , GE1L19,  );


--GE1_break_readreg[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]
--register power-up is low

GE1_break_readreg[11] = DFFEAS(TE1_jdo[11], KF1_outclk_wire[0],  ,  , GE1L18,  ,  , GE1L19,  );


--GE1_break_readreg[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]
--register power-up is low

GE1_break_readreg[9] = DFFEAS(TE1_jdo[9], KF1_outclk_wire[0],  ,  , GE1L18,  ,  , GE1L19,  );


--GE1_break_readreg[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]
--register power-up is low

GE1_break_readreg[8] = DFFEAS(TE1_jdo[8], KF1_outclk_wire[0],  ,  , GE1L18,  ,  , GE1L19,  );


--WB1_shiftreg_data[13] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[13]
--register power-up is low

WB1_shiftreg_data[13] = DFFEAS(WB1L93, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , WB1L55,  );


--UB1_data_out[14] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[14]
--register power-up is low

UB1_data_out[14] = DFFEAS(VB1L12, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--S1_address_for_transfer[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[3]
--register power-up is low

S1_address_for_transfer[3] = DFFEAS(S1_address_reg[3], KF1_outclk_wire[0],  ,  , S1L116,  ,  , S1L113,  );


--WB1_shiftreg_mask[18] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[18]
--register power-up is low

WB1_shiftreg_mask[18] = DFFEAS(WB1L134, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--QB3_q_b[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB3_q_b[6]_PORT_A_data_in = YD1_d_writedata[6];
QB3_q_b[6]_PORT_A_data_in_reg = DFFE(QB3_q_b[6]_PORT_A_data_in, QB3_q_b[6]_clock_0, , , );
QB3_q_b[6]_PORT_A_address = BUS(TB3_counter_reg_bit[0], TB3_counter_reg_bit[1], TB3_counter_reg_bit[2], TB3_counter_reg_bit[3], TB3_counter_reg_bit[4], TB3_counter_reg_bit[5], TB3_counter_reg_bit[6]);
QB3_q_b[6]_PORT_A_address_reg = DFFE(QB3_q_b[6]_PORT_A_address, QB3_q_b[6]_clock_0, , , );
QB3_q_b[6]_PORT_B_address = BUS(NB3L22, NB3L23, NB3L24, NB3L25, NB3L26, NB3L27, NB3L28);
QB3_q_b[6]_PORT_B_address_reg = DFFE(QB3_q_b[6]_PORT_B_address, QB3_q_b[6]_clock_1, , , );
QB3_q_b[6]_PORT_A_write_enable = HB1L68;
QB3_q_b[6]_PORT_A_write_enable_reg = DFFE(QB3_q_b[6]_PORT_A_write_enable, QB3_q_b[6]_clock_0, , , );
QB3_q_b[6]_PORT_B_read_enable = VCC;
QB3_q_b[6]_PORT_B_read_enable_reg = DFFE(QB3_q_b[6]_PORT_B_read_enable, QB3_q_b[6]_clock_1, , , );
QB3_q_b[6]_clock_0 = KF1_outclk_wire[0];
QB3_q_b[6]_clock_1 = KF1_outclk_wire[0];
QB3_q_b[6]_clock_enable_0 = HB1L68;
QB3_q_b[6]_PORT_B_data_out = MEMORY(QB3_q_b[6]_PORT_A_data_in_reg, , QB3_q_b[6]_PORT_A_address_reg, QB3_q_b[6]_PORT_B_address_reg, QB3_q_b[6]_PORT_A_write_enable_reg, , , QB3_q_b[6]_PORT_B_read_enable_reg, , , QB3_q_b[6]_clock_0, QB3_q_b[6]_clock_1, QB3_q_b[6]_clock_enable_0, , , , , );
QB3_q_b[6] = QB3_q_b[6]_PORT_B_data_out[0];


--QB4_q_b[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB4_q_b[6]_PORT_A_data_in = YD1_d_writedata[6];
QB4_q_b[6]_PORT_A_data_in_reg = DFFE(QB4_q_b[6]_PORT_A_data_in, QB4_q_b[6]_clock_0, , , );
QB4_q_b[6]_PORT_A_address = BUS(TB4_counter_reg_bit[0], TB4_counter_reg_bit[1], TB4_counter_reg_bit[2], TB4_counter_reg_bit[3], TB4_counter_reg_bit[4], TB4_counter_reg_bit[5], TB4_counter_reg_bit[6]);
QB4_q_b[6]_PORT_A_address_reg = DFFE(QB4_q_b[6]_PORT_A_address, QB4_q_b[6]_clock_0, , , );
QB4_q_b[6]_PORT_B_address = BUS(NB4L22, NB4L23, NB4L24, NB4L25, NB4L26, NB4L27, NB4L28);
QB4_q_b[6]_PORT_B_address_reg = DFFE(QB4_q_b[6]_PORT_B_address, QB4_q_b[6]_clock_1, , , );
QB4_q_b[6]_PORT_A_write_enable = HB1L70;
QB4_q_b[6]_PORT_A_write_enable_reg = DFFE(QB4_q_b[6]_PORT_A_write_enable, QB4_q_b[6]_clock_0, , , );
QB4_q_b[6]_PORT_B_read_enable = VCC;
QB4_q_b[6]_PORT_B_read_enable_reg = DFFE(QB4_q_b[6]_PORT_B_read_enable, QB4_q_b[6]_clock_1, , , );
QB4_q_b[6]_clock_0 = KF1_outclk_wire[0];
QB4_q_b[6]_clock_1 = KF1_outclk_wire[0];
QB4_q_b[6]_clock_enable_0 = HB1L70;
QB4_q_b[6]_PORT_B_data_out = MEMORY(QB4_q_b[6]_PORT_A_data_in_reg, , QB4_q_b[6]_PORT_A_address_reg, QB4_q_b[6]_PORT_B_address_reg, QB4_q_b[6]_PORT_A_write_enable_reg, , , QB4_q_b[6]_PORT_B_read_enable_reg, , , QB4_q_b[6]_clock_0, QB4_q_b[6]_clock_1, QB4_q_b[6]_clock_enable_0, , , , , );
QB4_q_b[6] = QB4_q_b[6]_PORT_B_data_out[0];


--HB1_data_out_shift_reg[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[5]
--register power-up is low

HB1_data_out_shift_reg[5] = DFFEAS(HB1L101, KF1_outclk_wire[0],  ,  , HB1L83,  ,  , HB1L81,  );


--WB1_shiftreg_data[12] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[12]
--register power-up is low

WB1_shiftreg_data[12] = DFFEAS(WB1L94, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , WB1L55,  );


--UB1_data_out[13] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[13]
--register power-up is low

UB1_data_out[13] = DFFEAS(VB1L11, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--S1_address_for_transfer[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[2]
--register power-up is low

S1_address_for_transfer[2] = DFFEAS(S1_address_reg[2], KF1_outclk_wire[0],  ,  , S1L116,  ,  , S1L113,  );


--WB1_shiftreg_mask[17] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[17]
--register power-up is low

WB1_shiftreg_mask[17] = DFFEAS(WB1L135, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--QB3_q_b[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB3_q_b[5]_PORT_A_data_in = YD1_d_writedata[5];
QB3_q_b[5]_PORT_A_data_in_reg = DFFE(QB3_q_b[5]_PORT_A_data_in, QB3_q_b[5]_clock_0, , , );
QB3_q_b[5]_PORT_A_address = BUS(TB3_counter_reg_bit[0], TB3_counter_reg_bit[1], TB3_counter_reg_bit[2], TB3_counter_reg_bit[3], TB3_counter_reg_bit[4], TB3_counter_reg_bit[5], TB3_counter_reg_bit[6]);
QB3_q_b[5]_PORT_A_address_reg = DFFE(QB3_q_b[5]_PORT_A_address, QB3_q_b[5]_clock_0, , , );
QB3_q_b[5]_PORT_B_address = BUS(NB3L22, NB3L23, NB3L24, NB3L25, NB3L26, NB3L27, NB3L28);
QB3_q_b[5]_PORT_B_address_reg = DFFE(QB3_q_b[5]_PORT_B_address, QB3_q_b[5]_clock_1, , , );
QB3_q_b[5]_PORT_A_write_enable = HB1L68;
QB3_q_b[5]_PORT_A_write_enable_reg = DFFE(QB3_q_b[5]_PORT_A_write_enable, QB3_q_b[5]_clock_0, , , );
QB3_q_b[5]_PORT_B_read_enable = VCC;
QB3_q_b[5]_PORT_B_read_enable_reg = DFFE(QB3_q_b[5]_PORT_B_read_enable, QB3_q_b[5]_clock_1, , , );
QB3_q_b[5]_clock_0 = KF1_outclk_wire[0];
QB3_q_b[5]_clock_1 = KF1_outclk_wire[0];
QB3_q_b[5]_clock_enable_0 = HB1L68;
QB3_q_b[5]_PORT_B_data_out = MEMORY(QB3_q_b[5]_PORT_A_data_in_reg, , QB3_q_b[5]_PORT_A_address_reg, QB3_q_b[5]_PORT_B_address_reg, QB3_q_b[5]_PORT_A_write_enable_reg, , , QB3_q_b[5]_PORT_B_read_enable_reg, , , QB3_q_b[5]_clock_0, QB3_q_b[5]_clock_1, QB3_q_b[5]_clock_enable_0, , , , , );
QB3_q_b[5] = QB3_q_b[5]_PORT_B_data_out[0];


--QB4_q_b[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB4_q_b[5]_PORT_A_data_in = YD1_d_writedata[5];
QB4_q_b[5]_PORT_A_data_in_reg = DFFE(QB4_q_b[5]_PORT_A_data_in, QB4_q_b[5]_clock_0, , , );
QB4_q_b[5]_PORT_A_address = BUS(TB4_counter_reg_bit[0], TB4_counter_reg_bit[1], TB4_counter_reg_bit[2], TB4_counter_reg_bit[3], TB4_counter_reg_bit[4], TB4_counter_reg_bit[5], TB4_counter_reg_bit[6]);
QB4_q_b[5]_PORT_A_address_reg = DFFE(QB4_q_b[5]_PORT_A_address, QB4_q_b[5]_clock_0, , , );
QB4_q_b[5]_PORT_B_address = BUS(NB4L22, NB4L23, NB4L24, NB4L25, NB4L26, NB4L27, NB4L28);
QB4_q_b[5]_PORT_B_address_reg = DFFE(QB4_q_b[5]_PORT_B_address, QB4_q_b[5]_clock_1, , , );
QB4_q_b[5]_PORT_A_write_enable = HB1L70;
QB4_q_b[5]_PORT_A_write_enable_reg = DFFE(QB4_q_b[5]_PORT_A_write_enable, QB4_q_b[5]_clock_0, , , );
QB4_q_b[5]_PORT_B_read_enable = VCC;
QB4_q_b[5]_PORT_B_read_enable_reg = DFFE(QB4_q_b[5]_PORT_B_read_enable, QB4_q_b[5]_clock_1, , , );
QB4_q_b[5]_clock_0 = KF1_outclk_wire[0];
QB4_q_b[5]_clock_1 = KF1_outclk_wire[0];
QB4_q_b[5]_clock_enable_0 = HB1L70;
QB4_q_b[5]_PORT_B_data_out = MEMORY(QB4_q_b[5]_PORT_A_data_in_reg, , QB4_q_b[5]_PORT_A_address_reg, QB4_q_b[5]_PORT_B_address_reg, QB4_q_b[5]_PORT_A_write_enable_reg, , , QB4_q_b[5]_PORT_B_read_enable_reg, , , QB4_q_b[5]_clock_0, QB4_q_b[5]_clock_1, QB4_q_b[5]_clock_enable_0, , , , , );
QB4_q_b[5] = QB4_q_b[5]_PORT_B_data_out[0];


--HB1_data_out_shift_reg[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[4]
--register power-up is low

HB1_data_out_shift_reg[4] = DFFEAS(HB1L102, KF1_outclk_wire[0],  ,  , HB1L83,  ,  , HB1L81,  );


--WB1_shiftreg_data[11] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[11]
--register power-up is low

WB1_shiftreg_data[11] = DFFEAS(WB1L95, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , WB1L55,  );


--UB1_data_out[12] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[12]
--register power-up is low

UB1_data_out[12] = DFFEAS(VB1L10, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--S1_address_for_transfer[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[1]
--register power-up is low

S1_address_for_transfer[1] = DFFEAS(S1_address_reg[1], KF1_outclk_wire[0],  ,  , S1L116,  ,  , S1L113,  );


--WB1_shiftreg_mask[16] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[16]
--register power-up is low

WB1_shiftreg_mask[16] = DFFEAS(WB1L136, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--QB3_q_b[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB3_q_b[4]_PORT_A_data_in = YD1_d_writedata[4];
QB3_q_b[4]_PORT_A_data_in_reg = DFFE(QB3_q_b[4]_PORT_A_data_in, QB3_q_b[4]_clock_0, , , );
QB3_q_b[4]_PORT_A_address = BUS(TB3_counter_reg_bit[0], TB3_counter_reg_bit[1], TB3_counter_reg_bit[2], TB3_counter_reg_bit[3], TB3_counter_reg_bit[4], TB3_counter_reg_bit[5], TB3_counter_reg_bit[6]);
QB3_q_b[4]_PORT_A_address_reg = DFFE(QB3_q_b[4]_PORT_A_address, QB3_q_b[4]_clock_0, , , );
QB3_q_b[4]_PORT_B_address = BUS(NB3L22, NB3L23, NB3L24, NB3L25, NB3L26, NB3L27, NB3L28);
QB3_q_b[4]_PORT_B_address_reg = DFFE(QB3_q_b[4]_PORT_B_address, QB3_q_b[4]_clock_1, , , );
QB3_q_b[4]_PORT_A_write_enable = HB1L68;
QB3_q_b[4]_PORT_A_write_enable_reg = DFFE(QB3_q_b[4]_PORT_A_write_enable, QB3_q_b[4]_clock_0, , , );
QB3_q_b[4]_PORT_B_read_enable = VCC;
QB3_q_b[4]_PORT_B_read_enable_reg = DFFE(QB3_q_b[4]_PORT_B_read_enable, QB3_q_b[4]_clock_1, , , );
QB3_q_b[4]_clock_0 = KF1_outclk_wire[0];
QB3_q_b[4]_clock_1 = KF1_outclk_wire[0];
QB3_q_b[4]_clock_enable_0 = HB1L68;
QB3_q_b[4]_PORT_B_data_out = MEMORY(QB3_q_b[4]_PORT_A_data_in_reg, , QB3_q_b[4]_PORT_A_address_reg, QB3_q_b[4]_PORT_B_address_reg, QB3_q_b[4]_PORT_A_write_enable_reg, , , QB3_q_b[4]_PORT_B_read_enable_reg, , , QB3_q_b[4]_clock_0, QB3_q_b[4]_clock_1, QB3_q_b[4]_clock_enable_0, , , , , );
QB3_q_b[4] = QB3_q_b[4]_PORT_B_data_out[0];


--QB4_q_b[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB4_q_b[4]_PORT_A_data_in = YD1_d_writedata[4];
QB4_q_b[4]_PORT_A_data_in_reg = DFFE(QB4_q_b[4]_PORT_A_data_in, QB4_q_b[4]_clock_0, , , );
QB4_q_b[4]_PORT_A_address = BUS(TB4_counter_reg_bit[0], TB4_counter_reg_bit[1], TB4_counter_reg_bit[2], TB4_counter_reg_bit[3], TB4_counter_reg_bit[4], TB4_counter_reg_bit[5], TB4_counter_reg_bit[6]);
QB4_q_b[4]_PORT_A_address_reg = DFFE(QB4_q_b[4]_PORT_A_address, QB4_q_b[4]_clock_0, , , );
QB4_q_b[4]_PORT_B_address = BUS(NB4L22, NB4L23, NB4L24, NB4L25, NB4L26, NB4L27, NB4L28);
QB4_q_b[4]_PORT_B_address_reg = DFFE(QB4_q_b[4]_PORT_B_address, QB4_q_b[4]_clock_1, , , );
QB4_q_b[4]_PORT_A_write_enable = HB1L70;
QB4_q_b[4]_PORT_A_write_enable_reg = DFFE(QB4_q_b[4]_PORT_A_write_enable, QB4_q_b[4]_clock_0, , , );
QB4_q_b[4]_PORT_B_read_enable = VCC;
QB4_q_b[4]_PORT_B_read_enable_reg = DFFE(QB4_q_b[4]_PORT_B_read_enable, QB4_q_b[4]_clock_1, , , );
QB4_q_b[4]_clock_0 = KF1_outclk_wire[0];
QB4_q_b[4]_clock_1 = KF1_outclk_wire[0];
QB4_q_b[4]_clock_enable_0 = HB1L70;
QB4_q_b[4]_PORT_B_data_out = MEMORY(QB4_q_b[4]_PORT_A_data_in_reg, , QB4_q_b[4]_PORT_A_address_reg, QB4_q_b[4]_PORT_B_address_reg, QB4_q_b[4]_PORT_A_write_enable_reg, , , QB4_q_b[4]_PORT_B_read_enable_reg, , , QB4_q_b[4]_clock_0, QB4_q_b[4]_clock_1, QB4_q_b[4]_clock_enable_0, , , , , );
QB4_q_b[4] = QB4_q_b[4]_PORT_B_data_out[0];


--HB1_data_out_shift_reg[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[3]
--register power-up is low

HB1_data_out_shift_reg[3] = DFFEAS(HB1L103, KF1_outclk_wire[0],  ,  , HB1L83,  ,  , HB1L81,  );


--UB1_data_out[11] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[11]
--register power-up is low

UB1_data_out[11] = DFFEAS(VB1L9, KF1_outclk_wire[0],  ,  ,  ,  ,  , S1_internal_reset,  );


--WB1_shiftreg_mask[15] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[15]
--register power-up is low

WB1_shiftreg_mask[15] = DFFEAS(WB1L137, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--QB3_q_b[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB3_q_b[3]_PORT_A_data_in = YD1_d_writedata[3];
QB3_q_b[3]_PORT_A_data_in_reg = DFFE(QB3_q_b[3]_PORT_A_data_in, QB3_q_b[3]_clock_0, , , );
QB3_q_b[3]_PORT_A_address = BUS(TB3_counter_reg_bit[0], TB3_counter_reg_bit[1], TB3_counter_reg_bit[2], TB3_counter_reg_bit[3], TB3_counter_reg_bit[4], TB3_counter_reg_bit[5], TB3_counter_reg_bit[6]);
QB3_q_b[3]_PORT_A_address_reg = DFFE(QB3_q_b[3]_PORT_A_address, QB3_q_b[3]_clock_0, , , );
QB3_q_b[3]_PORT_B_address = BUS(NB3L22, NB3L23, NB3L24, NB3L25, NB3L26, NB3L27, NB3L28);
QB3_q_b[3]_PORT_B_address_reg = DFFE(QB3_q_b[3]_PORT_B_address, QB3_q_b[3]_clock_1, , , );
QB3_q_b[3]_PORT_A_write_enable = HB1L68;
QB3_q_b[3]_PORT_A_write_enable_reg = DFFE(QB3_q_b[3]_PORT_A_write_enable, QB3_q_b[3]_clock_0, , , );
QB3_q_b[3]_PORT_B_read_enable = VCC;
QB3_q_b[3]_PORT_B_read_enable_reg = DFFE(QB3_q_b[3]_PORT_B_read_enable, QB3_q_b[3]_clock_1, , , );
QB3_q_b[3]_clock_0 = KF1_outclk_wire[0];
QB3_q_b[3]_clock_1 = KF1_outclk_wire[0];
QB3_q_b[3]_clock_enable_0 = HB1L68;
QB3_q_b[3]_PORT_B_data_out = MEMORY(QB3_q_b[3]_PORT_A_data_in_reg, , QB3_q_b[3]_PORT_A_address_reg, QB3_q_b[3]_PORT_B_address_reg, QB3_q_b[3]_PORT_A_write_enable_reg, , , QB3_q_b[3]_PORT_B_read_enable_reg, , , QB3_q_b[3]_clock_0, QB3_q_b[3]_clock_1, QB3_q_b[3]_clock_enable_0, , , , , );
QB3_q_b[3] = QB3_q_b[3]_PORT_B_data_out[0];


--QB4_q_b[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB4_q_b[3]_PORT_A_data_in = YD1_d_writedata[3];
QB4_q_b[3]_PORT_A_data_in_reg = DFFE(QB4_q_b[3]_PORT_A_data_in, QB4_q_b[3]_clock_0, , , );
QB4_q_b[3]_PORT_A_address = BUS(TB4_counter_reg_bit[0], TB4_counter_reg_bit[1], TB4_counter_reg_bit[2], TB4_counter_reg_bit[3], TB4_counter_reg_bit[4], TB4_counter_reg_bit[5], TB4_counter_reg_bit[6]);
QB4_q_b[3]_PORT_A_address_reg = DFFE(QB4_q_b[3]_PORT_A_address, QB4_q_b[3]_clock_0, , , );
QB4_q_b[3]_PORT_B_address = BUS(NB4L22, NB4L23, NB4L24, NB4L25, NB4L26, NB4L27, NB4L28);
QB4_q_b[3]_PORT_B_address_reg = DFFE(QB4_q_b[3]_PORT_B_address, QB4_q_b[3]_clock_1, , , );
QB4_q_b[3]_PORT_A_write_enable = HB1L70;
QB4_q_b[3]_PORT_A_write_enable_reg = DFFE(QB4_q_b[3]_PORT_A_write_enable, QB4_q_b[3]_clock_0, , , );
QB4_q_b[3]_PORT_B_read_enable = VCC;
QB4_q_b[3]_PORT_B_read_enable_reg = DFFE(QB4_q_b[3]_PORT_B_read_enable, QB4_q_b[3]_clock_1, , , );
QB4_q_b[3]_clock_0 = KF1_outclk_wire[0];
QB4_q_b[3]_clock_1 = KF1_outclk_wire[0];
QB4_q_b[3]_clock_enable_0 = HB1L70;
QB4_q_b[3]_PORT_B_data_out = MEMORY(QB4_q_b[3]_PORT_A_data_in_reg, , QB4_q_b[3]_PORT_A_address_reg, QB4_q_b[3]_PORT_B_address_reg, QB4_q_b[3]_PORT_A_write_enable_reg, , , QB4_q_b[3]_PORT_B_read_enable_reg, , , QB4_q_b[3]_clock_0, QB4_q_b[3]_clock_1, QB4_q_b[3]_clock_enable_0, , , , , );
QB4_q_b[3] = QB4_q_b[3]_PORT_B_data_out[0];


--HB1_data_out_shift_reg[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[2]
--register power-up is low

HB1_data_out_shift_reg[2] = DFFEAS(HB1L104, KF1_outclk_wire[0],  ,  , HB1L83,  ,  , HB1L81,  );


--WB1_shiftreg_mask[14] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[14]
--register power-up is low

WB1_shiftreg_mask[14] = DFFEAS(WB1L138, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--QB3_q_b[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB3_q_b[2]_PORT_A_data_in = YD1_d_writedata[2];
QB3_q_b[2]_PORT_A_data_in_reg = DFFE(QB3_q_b[2]_PORT_A_data_in, QB3_q_b[2]_clock_0, , , );
QB3_q_b[2]_PORT_A_address = BUS(TB3_counter_reg_bit[0], TB3_counter_reg_bit[1], TB3_counter_reg_bit[2], TB3_counter_reg_bit[3], TB3_counter_reg_bit[4], TB3_counter_reg_bit[5], TB3_counter_reg_bit[6]);
QB3_q_b[2]_PORT_A_address_reg = DFFE(QB3_q_b[2]_PORT_A_address, QB3_q_b[2]_clock_0, , , );
QB3_q_b[2]_PORT_B_address = BUS(NB3L22, NB3L23, NB3L24, NB3L25, NB3L26, NB3L27, NB3L28);
QB3_q_b[2]_PORT_B_address_reg = DFFE(QB3_q_b[2]_PORT_B_address, QB3_q_b[2]_clock_1, , , );
QB3_q_b[2]_PORT_A_write_enable = HB1L68;
QB3_q_b[2]_PORT_A_write_enable_reg = DFFE(QB3_q_b[2]_PORT_A_write_enable, QB3_q_b[2]_clock_0, , , );
QB3_q_b[2]_PORT_B_read_enable = VCC;
QB3_q_b[2]_PORT_B_read_enable_reg = DFFE(QB3_q_b[2]_PORT_B_read_enable, QB3_q_b[2]_clock_1, , , );
QB3_q_b[2]_clock_0 = KF1_outclk_wire[0];
QB3_q_b[2]_clock_1 = KF1_outclk_wire[0];
QB3_q_b[2]_clock_enable_0 = HB1L68;
QB3_q_b[2]_PORT_B_data_out = MEMORY(QB3_q_b[2]_PORT_A_data_in_reg, , QB3_q_b[2]_PORT_A_address_reg, QB3_q_b[2]_PORT_B_address_reg, QB3_q_b[2]_PORT_A_write_enable_reg, , , QB3_q_b[2]_PORT_B_read_enable_reg, , , QB3_q_b[2]_clock_0, QB3_q_b[2]_clock_1, QB3_q_b[2]_clock_enable_0, , , , , );
QB3_q_b[2] = QB3_q_b[2]_PORT_B_data_out[0];


--QB4_q_b[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB4_q_b[2]_PORT_A_data_in = YD1_d_writedata[2];
QB4_q_b[2]_PORT_A_data_in_reg = DFFE(QB4_q_b[2]_PORT_A_data_in, QB4_q_b[2]_clock_0, , , );
QB4_q_b[2]_PORT_A_address = BUS(TB4_counter_reg_bit[0], TB4_counter_reg_bit[1], TB4_counter_reg_bit[2], TB4_counter_reg_bit[3], TB4_counter_reg_bit[4], TB4_counter_reg_bit[5], TB4_counter_reg_bit[6]);
QB4_q_b[2]_PORT_A_address_reg = DFFE(QB4_q_b[2]_PORT_A_address, QB4_q_b[2]_clock_0, , , );
QB4_q_b[2]_PORT_B_address = BUS(NB4L22, NB4L23, NB4L24, NB4L25, NB4L26, NB4L27, NB4L28);
QB4_q_b[2]_PORT_B_address_reg = DFFE(QB4_q_b[2]_PORT_B_address, QB4_q_b[2]_clock_1, , , );
QB4_q_b[2]_PORT_A_write_enable = HB1L70;
QB4_q_b[2]_PORT_A_write_enable_reg = DFFE(QB4_q_b[2]_PORT_A_write_enable, QB4_q_b[2]_clock_0, , , );
QB4_q_b[2]_PORT_B_read_enable = VCC;
QB4_q_b[2]_PORT_B_read_enable_reg = DFFE(QB4_q_b[2]_PORT_B_read_enable, QB4_q_b[2]_clock_1, , , );
QB4_q_b[2]_clock_0 = KF1_outclk_wire[0];
QB4_q_b[2]_clock_1 = KF1_outclk_wire[0];
QB4_q_b[2]_clock_enable_0 = HB1L70;
QB4_q_b[2]_PORT_B_data_out = MEMORY(QB4_q_b[2]_PORT_A_data_in_reg, , QB4_q_b[2]_PORT_A_address_reg, QB4_q_b[2]_PORT_B_address_reg, QB4_q_b[2]_PORT_A_write_enable_reg, , , QB4_q_b[2]_PORT_B_read_enable_reg, , , QB4_q_b[2]_clock_0, QB4_q_b[2]_clock_1, QB4_q_b[2]_clock_enable_0, , , , , );
QB4_q_b[2] = QB4_q_b[2]_PORT_B_data_out[0];


--HB1_data_out_shift_reg[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[1]
--register power-up is low

HB1_data_out_shift_reg[1] = DFFEAS(HB1L105, KF1_outclk_wire[0],  ,  , HB1L83,  ,  , HB1L81,  );


--WB1_shiftreg_mask[13] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[13]
--register power-up is low

WB1_shiftreg_mask[13] = DFFEAS(WB1L139, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--QB3_q_b[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB3_q_b[1]_PORT_A_data_in = YD1_d_writedata[1];
QB3_q_b[1]_PORT_A_data_in_reg = DFFE(QB3_q_b[1]_PORT_A_data_in, QB3_q_b[1]_clock_0, , , );
QB3_q_b[1]_PORT_A_address = BUS(TB3_counter_reg_bit[0], TB3_counter_reg_bit[1], TB3_counter_reg_bit[2], TB3_counter_reg_bit[3], TB3_counter_reg_bit[4], TB3_counter_reg_bit[5], TB3_counter_reg_bit[6]);
QB3_q_b[1]_PORT_A_address_reg = DFFE(QB3_q_b[1]_PORT_A_address, QB3_q_b[1]_clock_0, , , );
QB3_q_b[1]_PORT_B_address = BUS(NB3L22, NB3L23, NB3L24, NB3L25, NB3L26, NB3L27, NB3L28);
QB3_q_b[1]_PORT_B_address_reg = DFFE(QB3_q_b[1]_PORT_B_address, QB3_q_b[1]_clock_1, , , );
QB3_q_b[1]_PORT_A_write_enable = HB1L68;
QB3_q_b[1]_PORT_A_write_enable_reg = DFFE(QB3_q_b[1]_PORT_A_write_enable, QB3_q_b[1]_clock_0, , , );
QB3_q_b[1]_PORT_B_read_enable = VCC;
QB3_q_b[1]_PORT_B_read_enable_reg = DFFE(QB3_q_b[1]_PORT_B_read_enable, QB3_q_b[1]_clock_1, , , );
QB3_q_b[1]_clock_0 = KF1_outclk_wire[0];
QB3_q_b[1]_clock_1 = KF1_outclk_wire[0];
QB3_q_b[1]_clock_enable_0 = HB1L68;
QB3_q_b[1]_PORT_B_data_out = MEMORY(QB3_q_b[1]_PORT_A_data_in_reg, , QB3_q_b[1]_PORT_A_address_reg, QB3_q_b[1]_PORT_B_address_reg, QB3_q_b[1]_PORT_A_write_enable_reg, , , QB3_q_b[1]_PORT_B_read_enable_reg, , , QB3_q_b[1]_clock_0, QB3_q_b[1]_clock_1, QB3_q_b[1]_clock_enable_0, , , , , );
QB3_q_b[1] = QB3_q_b[1]_PORT_B_data_out[0];


--QB4_q_b[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB4_q_b[1]_PORT_A_data_in = YD1_d_writedata[1];
QB4_q_b[1]_PORT_A_data_in_reg = DFFE(QB4_q_b[1]_PORT_A_data_in, QB4_q_b[1]_clock_0, , , );
QB4_q_b[1]_PORT_A_address = BUS(TB4_counter_reg_bit[0], TB4_counter_reg_bit[1], TB4_counter_reg_bit[2], TB4_counter_reg_bit[3], TB4_counter_reg_bit[4], TB4_counter_reg_bit[5], TB4_counter_reg_bit[6]);
QB4_q_b[1]_PORT_A_address_reg = DFFE(QB4_q_b[1]_PORT_A_address, QB4_q_b[1]_clock_0, , , );
QB4_q_b[1]_PORT_B_address = BUS(NB4L22, NB4L23, NB4L24, NB4L25, NB4L26, NB4L27, NB4L28);
QB4_q_b[1]_PORT_B_address_reg = DFFE(QB4_q_b[1]_PORT_B_address, QB4_q_b[1]_clock_1, , , );
QB4_q_b[1]_PORT_A_write_enable = HB1L70;
QB4_q_b[1]_PORT_A_write_enable_reg = DFFE(QB4_q_b[1]_PORT_A_write_enable, QB4_q_b[1]_clock_0, , , );
QB4_q_b[1]_PORT_B_read_enable = VCC;
QB4_q_b[1]_PORT_B_read_enable_reg = DFFE(QB4_q_b[1]_PORT_B_read_enable, QB4_q_b[1]_clock_1, , , );
QB4_q_b[1]_clock_0 = KF1_outclk_wire[0];
QB4_q_b[1]_clock_1 = KF1_outclk_wire[0];
QB4_q_b[1]_clock_enable_0 = HB1L70;
QB4_q_b[1]_PORT_B_data_out = MEMORY(QB4_q_b[1]_PORT_A_data_in_reg, , QB4_q_b[1]_PORT_A_address_reg, QB4_q_b[1]_PORT_B_address_reg, QB4_q_b[1]_PORT_A_write_enable_reg, , , QB4_q_b[1]_PORT_B_read_enable_reg, , , QB4_q_b[1]_clock_0, QB4_q_b[1]_clock_1, QB4_q_b[1]_clock_enable_0, , , , , );
QB4_q_b[1] = QB4_q_b[1]_PORT_B_data_out[0];


--WB1_shiftreg_mask[12] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[12]
--register power-up is low

WB1_shiftreg_mask[12] = DFFEAS(WB1L140, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--QB3_q_b[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB3_q_b[0]_PORT_A_data_in = YD1_d_writedata[0];
QB3_q_b[0]_PORT_A_data_in_reg = DFFE(QB3_q_b[0]_PORT_A_data_in, QB3_q_b[0]_clock_0, , , );
QB3_q_b[0]_PORT_A_address = BUS(TB3_counter_reg_bit[0], TB3_counter_reg_bit[1], TB3_counter_reg_bit[2], TB3_counter_reg_bit[3], TB3_counter_reg_bit[4], TB3_counter_reg_bit[5], TB3_counter_reg_bit[6]);
QB3_q_b[0]_PORT_A_address_reg = DFFE(QB3_q_b[0]_PORT_A_address, QB3_q_b[0]_clock_0, , , );
QB3_q_b[0]_PORT_B_address = BUS(NB3L22, NB3L23, NB3L24, NB3L25, NB3L26, NB3L27, NB3L28);
QB3_q_b[0]_PORT_B_address_reg = DFFE(QB3_q_b[0]_PORT_B_address, QB3_q_b[0]_clock_1, , , );
QB3_q_b[0]_PORT_A_write_enable = HB1L68;
QB3_q_b[0]_PORT_A_write_enable_reg = DFFE(QB3_q_b[0]_PORT_A_write_enable, QB3_q_b[0]_clock_0, , , );
QB3_q_b[0]_PORT_B_read_enable = VCC;
QB3_q_b[0]_PORT_B_read_enable_reg = DFFE(QB3_q_b[0]_PORT_B_read_enable, QB3_q_b[0]_clock_1, , , );
QB3_q_b[0]_clock_0 = KF1_outclk_wire[0];
QB3_q_b[0]_clock_1 = KF1_outclk_wire[0];
QB3_q_b[0]_clock_enable_0 = HB1L68;
QB3_q_b[0]_PORT_B_data_out = MEMORY(QB3_q_b[0]_PORT_A_data_in_reg, , QB3_q_b[0]_PORT_A_address_reg, QB3_q_b[0]_PORT_B_address_reg, QB3_q_b[0]_PORT_A_write_enable_reg, , , QB3_q_b[0]_PORT_B_read_enable_reg, , , QB3_q_b[0]_clock_0, QB3_q_b[0]_clock_1, QB3_q_b[0]_clock_enable_0, , , , , );
QB3_q_b[0] = QB3_q_b[0]_PORT_B_data_out[0];


--QB4_q_b[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB4_q_b[0]_PORT_A_data_in = YD1_d_writedata[0];
QB4_q_b[0]_PORT_A_data_in_reg = DFFE(QB4_q_b[0]_PORT_A_data_in, QB4_q_b[0]_clock_0, , , );
QB4_q_b[0]_PORT_A_address = BUS(TB4_counter_reg_bit[0], TB4_counter_reg_bit[1], TB4_counter_reg_bit[2], TB4_counter_reg_bit[3], TB4_counter_reg_bit[4], TB4_counter_reg_bit[5], TB4_counter_reg_bit[6]);
QB4_q_b[0]_PORT_A_address_reg = DFFE(QB4_q_b[0]_PORT_A_address, QB4_q_b[0]_clock_0, , , );
QB4_q_b[0]_PORT_B_address = BUS(NB4L22, NB4L23, NB4L24, NB4L25, NB4L26, NB4L27, NB4L28);
QB4_q_b[0]_PORT_B_address_reg = DFFE(QB4_q_b[0]_PORT_B_address, QB4_q_b[0]_clock_1, , , );
QB4_q_b[0]_PORT_A_write_enable = HB1L70;
QB4_q_b[0]_PORT_A_write_enable_reg = DFFE(QB4_q_b[0]_PORT_A_write_enable, QB4_q_b[0]_clock_0, , , );
QB4_q_b[0]_PORT_B_read_enable = VCC;
QB4_q_b[0]_PORT_B_read_enable_reg = DFFE(QB4_q_b[0]_PORT_B_read_enable, QB4_q_b[0]_clock_1, , , );
QB4_q_b[0]_clock_0 = KF1_outclk_wire[0];
QB4_q_b[0]_clock_1 = KF1_outclk_wire[0];
QB4_q_b[0]_clock_enable_0 = HB1L70;
QB4_q_b[0]_PORT_B_data_out = MEMORY(QB4_q_b[0]_PORT_A_data_in_reg, , QB4_q_b[0]_PORT_A_address_reg, QB4_q_b[0]_PORT_B_address_reg, QB4_q_b[0]_PORT_A_write_enable_reg, , , QB4_q_b[0]_PORT_B_read_enable_reg, , , QB4_q_b[0]_clock_0, QB4_q_b[0]_clock_1, QB4_q_b[0]_clock_enable_0, , , , , );
QB4_q_b[0] = QB4_q_b[0]_PORT_B_data_out[0];


--WB1_shiftreg_mask[11] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[11]
--register power-up is low

WB1_shiftreg_mask[11] = DFFEAS(WB1L141, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--WB1_shiftreg_mask[10] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[10]
--register power-up is low

WB1_shiftreg_mask[10] = DFFEAS(WB1L142, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--WB1_shiftreg_mask[9] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[9]
--register power-up is low

WB1_shiftreg_mask[9] = DFFEAS(WB1L143, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--WB1_shiftreg_mask[8] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[8]
--register power-up is low

WB1_shiftreg_mask[8] = DFFEAS(WB1L144, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--WB1_shiftreg_mask[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[7]
--register power-up is low

WB1_shiftreg_mask[7] = DFFEAS(WB1L145, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--WB1_shiftreg_mask[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[6]
--register power-up is low

WB1_shiftreg_mask[6] = DFFEAS(WB1L146, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--WB1_shiftreg_mask[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[5]
--register power-up is low

WB1_shiftreg_mask[5] = DFFEAS(WB1L147, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--WB1_shiftreg_mask[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[4]
--register power-up is low

WB1_shiftreg_mask[4] = DFFEAS(WB1L148, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--WB1_shiftreg_mask[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[3]
--register power-up is low

WB1_shiftreg_mask[3] = DFFEAS(WB1L149, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--WB1_shiftreg_mask[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[2]
--register power-up is low

WB1_shiftreg_mask[2] = DFFEAS(WB1L150, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--WB1_shiftreg_mask[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[1]
--register power-up is low

WB1_shiftreg_mask[1] = DFFEAS(WB1L151, KF1_outclk_wire[0],  ,  , WB1L118,  ,  , S1_internal_reset,  );


--HB1L106 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~18
HB1L106 = ( !HB1L122 & ( (R1L6 & ((!HB1_read_left_channel & (HB1_data_out_shift_reg[0] & (HB1L82))) # (HB1_read_left_channel & (((QB3_q_b[0])))))) ) ) # ( HB1L122 & ( ((R1L6 & ((!HB1_read_left_channel & (QB4_q_b[0])) # (HB1_read_left_channel & ((QB3_q_b[0])))))) ) );


--RE1L96 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15
RE1L96 = ( !RE1_jtag_ram_rd_d1 & ( (!TE1_take_action_ocimem_b & (!RE1_MonAReg[4] & (RE1_MonAReg[3] & (!RE1_MonAReg[2])))) # (TE1_take_action_ocimem_b & ((((TE1_jdo[21]))))) ) ) # ( RE1_jtag_ram_rd_d1 & ( (((!TE1_take_action_ocimem_b & (CF1_q_a[18])) # (TE1_take_action_ocimem_b & ((TE1_jdo[21]))))) ) );


--RE1L100 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19
RE1L100 = ( !RE1_jtag_ram_rd_d1 & ( (!TE1_take_action_ocimem_b & (RE1_MonAReg[4] & (!RE1_MonAReg[3] & (!RE1_MonAReg[2])))) # (TE1_take_action_ocimem_b & ((((TE1_jdo[32]))))) ) ) # ( RE1_jtag_ram_rd_d1 & ( (((!TE1_take_action_ocimem_b & (CF1_q_a[29])) # (TE1_take_action_ocimem_b & ((TE1_jdo[32]))))) ) );


--RE1L104 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23
RE1L104 = ( !RE1_jtag_ram_rd_d1 & ( (!TE1_take_action_ocimem_b & (!RE1_MonAReg[4] & (!RE1_MonAReg[3] & (!RE1_MonAReg[2])))) # (TE1_take_action_ocimem_b & ((((TE1_jdo[8]))))) ) ) # ( RE1_jtag_ram_rd_d1 & ( (((!TE1_take_action_ocimem_b & (CF1_q_a[5])) # (TE1_take_action_ocimem_b & ((TE1_jdo[8]))))) ) );


--S1L91 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~14
S1L91 = ( !YD1_W_alu_result[3] & ( ((!YD1_W_alu_result[2] & (((S1_control_reg[1])))) # (YD1_W_alu_result[2] & (UB1_auto_init_complete & ((!S1_start_external_transfer))))) ) ) # ( YD1_W_alu_result[3] & ( (((!YD1_W_alu_result[2] & ((S1_address_reg[1]))) # (YD1_W_alu_result[2] & (WB1_shiftreg_data[2])))) ) );


--YD1L391 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[1]~3
YD1L391 = ( !YD1_D_iw[7] & ( (YD1_D_iw[8] & (!YD1_D_iw[6] & (YD1_W_ipending_reg[1] & (!YD1_D_iw[10] & !YD1_D_iw[9])))) ) ) # ( YD1_D_iw[7] & ( (!YD1_D_iw[8] & (YD1_D_iw[6] & (YD1_W_ienable_reg[1] & (!YD1_D_iw[10] & !YD1_D_iw[9])))) ) );


--S1L95 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~18
S1L95 = ( !MC2_m0_read & ( (!YD1_W_alu_result[3] & (YD1_W_alu_result[2] & (((UB1_auto_init_complete & !UB1_auto_init_error)) # (S1L87)))) # (YD1_W_alu_result[3] & ((((S1L87))))) ) ) # ( MC2_m0_read & ( (((S1_readdata[8]))) ) );


--YD1L863 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg_inst_nxt~0
YD1L863 = ( !YD1_R_ctrl_break & ( (!YD1L632 & (YD1_W_bstatus_reg)) # (YD1L632 & ((!YD1_R_ctrl_wrctl_inst & (YD1_W_bstatus_reg)) # (YD1_R_ctrl_wrctl_inst & ((!YD1_D_iw[6] & ((YD1_E_src1[0]))) # (YD1_D_iw[6] & (YD1_W_bstatus_reg)))))) ) ) # ( YD1_R_ctrl_break & ( (((YD1_W_status_reg_pie))) ) );


--YD1L978 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~27
YD1L978 = ( !DF1_address_reg_a[0] & ( ((!PC5_av_readdata_pre[12] & (((DF1_ram_block1a12 & TC3L1)))) # (PC5_av_readdata_pre[12] & (((DF1_ram_block1a12 & TC3L1)) # (TC2L1)))) # (YD1L977) ) ) # ( DF1_address_reg_a[0] & ( ((!PC5_av_readdata_pre[12] & (((DF1_ram_block1a44 & TC3L1)))) # (PC5_av_readdata_pre[12] & (((DF1_ram_block1a44 & TC3L1)) # (TC2L1)))) # (YD1L977) ) );


--YD1L965 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~31
YD1L965 = ( !DF1_address_reg_a[0] & ( ((!PC5_av_readdata_pre[10] & (((DF1_ram_block1a10 & TC3L1)))) # (PC5_av_readdata_pre[10] & (((DF1_ram_block1a10 & TC3L1)) # (TC2L1)))) # (YD1L964) ) ) # ( DF1_address_reg_a[0] & ( ((!PC5_av_readdata_pre[10] & (((DF1_ram_block1a42 & TC3L1)))) # (PC5_av_readdata_pre[10] & (((DF1_ram_block1a42 & TC3L1)) # (TC2L1)))) # (YD1L964) ) );


--YD1L958 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~35
YD1L958 = ( !DF1_address_reg_a[0] & ( ((!PC5_av_readdata_pre[9] & (((DF1_ram_block1a9 & TC3L1)))) # (PC5_av_readdata_pre[9] & (((DF1_ram_block1a9 & TC3L1)) # (TC2L1)))) # (YD1L957) ) ) # ( DF1_address_reg_a[0] & ( ((!PC5_av_readdata_pre[9] & (((DF1_ram_block1a41 & TC3L1)))) # (PC5_av_readdata_pre[9] & (((DF1_ram_block1a41 & TC3L1)) # (TC2L1)))) # (YD1L957) ) );


--YD1L993 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~39
YD1L993 = ( !DF1_address_reg_a[0] & ( ((!PC5_av_readdata_pre[14] & (((DF1_ram_block1a14 & TC3L1)))) # (PC5_av_readdata_pre[14] & (((DF1_ram_block1a14 & TC3L1)) # (TC2L1)))) # (YD1L992) ) ) # ( DF1_address_reg_a[0] & ( ((!PC5_av_readdata_pre[14] & (((DF1_ram_block1a46 & TC3L1)))) # (PC5_av_readdata_pre[14] & (((DF1_ram_block1a46 & TC3L1)) # (TC2L1)))) # (YD1L992) ) );


--YD1L985 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~43
YD1L985 = ( !DF1_address_reg_a[0] & ( ((!PC5_av_readdata_pre[13] & (((DF1_ram_block1a13 & TC3L1)))) # (PC5_av_readdata_pre[13] & (((DF1_ram_block1a13 & TC3L1)) # (TC2L1)))) # (YD1L984) ) ) # ( DF1_address_reg_a[0] & ( ((!PC5_av_readdata_pre[13] & (((DF1_ram_block1a45 & TC3L1)))) # (PC5_av_readdata_pre[13] & (((DF1_ram_block1a45 & TC3L1)) # (TC2L1)))) # (YD1L984) ) );


--YD1L823 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~1
YD1L823 = ( !YD1_D_iw[14] & ( (!YD1_D_iw[13] & (YD1_D_iw[12] & (!YD1_D_iw[16] & (!YD1_D_iw[11] & YD1L590)))) ) ) # ( YD1_D_iw[14] & ( (!YD1_D_iw[13] & (YD1_D_iw[12] & (YD1_D_iw[15] & (!YD1_D_iw[11] & YD1L590)))) ) );


--AC1L45 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1
AC1L45 = AMPP_FUNCTION(!A1L151, !A1L161, !A1L154, !A1L156, !AC1_state, !A1L159, !A1L152);


--YD1L883 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[0]~31
YD1L883 = ( !YD1_R_ctrl_rd_ctl_reg & ( (!YD1_R_ctrl_ld & (((!YD1_R_ctrl_br_cmp & ((YD1_W_alu_result[0]))) # (YD1_R_ctrl_br_cmp & (YD1_W_cmp_result))))) # (YD1_R_ctrl_ld & (((YD1_av_ld_byte0_data[0])))) ) ) # ( YD1_R_ctrl_rd_ctl_reg & ( (!YD1_R_ctrl_ld & (((!YD1_R_ctrl_br_cmp & ((YD1_W_control_rd_data[0]))) # (YD1_R_ctrl_br_cmp & (YD1_W_cmp_result))))) # (YD1_R_ctrl_ld & (((YD1_av_ld_byte0_data[0])))) ) );


--W1L111 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector34~2
W1L111 = ( !W1_refresh_request & ( ((!W1_init_done & ((!W1_m_state.000000001) # ((W1L319 & W1_m_state.100000000)))) # (W1_init_done & (W1L319 & ((W1_m_state.100000000))))) # (W1_m_state.010000000) ) ) # ( W1_refresh_request & ( ((((!W1_m_state.000000001) # (W1_m_state.100000000)) # (W1L109)) # (W1_m_state.010000000)) ) );


--MC8L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|cp_ready~0
MC8L4 = ( !XC2_use_reg & ( ((!XD1_entries[0] & (XD1_entries[1] & ((YD1_d_byteenable[0]) # (YD1_d_byteenable[1]))))) ) ) # ( XC2_use_reg & ( ((!XD1_entries[0] & (XD1_entries[1] & ((XC2_byteen_reg[0]) # (XC2_byteen_reg[1]))))) ) );


--SC1L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~4
SC1L6 = ( !AD1L3 & ( ((XC2_count[0] & (MC8L8 & (!AD1L17 & !AD1L16)))) ) ) # ( AD1L3 & ( (MD2L1 & (((SC1L16 & (!AD1L17 & !AD1L16))))) ) );


--MC8L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|cp_ready~4
MC8L8 = ( !XC2_use_reg & ( ((!NC8_mem_used[7] & ((!XD1L1) # ((!YD1_d_byteenable[1] & !YD1_d_byteenable[0]))))) ) ) # ( XC2_use_reg & ( ((!NC8_mem_used[7] & ((!XD1L1) # ((!XC2_byteen_reg[0] & !XC2_byteen_reg[1]))))) ) );


--W1L339 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~9
W1L339 = ( !XD1_rd_address & ( (W1L334 & (W1L333 & (W1L331 & (!XD1_entry_0[42] $ (W1_active_addr[24]))))) ) ) # ( XD1_rd_address & ( (W1L334 & (W1L333 & (W1L331 & (!XD1_entry_1[42] $ (W1_active_addr[24]))))) ) );


--KEY[1] is KEY[1]
KEY[1] = INPUT();


--KEY[2] is KEY[2]
KEY[2] = INPUT();


--KEY[3] is KEY[3]
KEY[3] = INPUT();


--DRAM_CLK is DRAM_CLK
DRAM_CLK = OUTPUT(KF1_outclk_wire[1]);


--DRAM_CKE is DRAM_CKE
DRAM_CKE = OUTPUT(A1L213);


--DRAM_ADDR[0] is DRAM_ADDR[0]
DRAM_ADDR[0] = OUTPUT(W1_m_addr[0]);


--DRAM_ADDR[1] is DRAM_ADDR[1]
DRAM_ADDR[1] = OUTPUT(W1_m_addr[1]);


--DRAM_ADDR[2] is DRAM_ADDR[2]
DRAM_ADDR[2] = OUTPUT(W1_m_addr[2]);


--DRAM_ADDR[3] is DRAM_ADDR[3]
DRAM_ADDR[3] = OUTPUT(W1_m_addr[3]);


--DRAM_ADDR[4] is DRAM_ADDR[4]
DRAM_ADDR[4] = OUTPUT(W1_m_addr[4]);


--DRAM_ADDR[5] is DRAM_ADDR[5]
DRAM_ADDR[5] = OUTPUT(W1_m_addr[5]);


--DRAM_ADDR[6] is DRAM_ADDR[6]
DRAM_ADDR[6] = OUTPUT(W1_m_addr[6]);


--DRAM_ADDR[7] is DRAM_ADDR[7]
DRAM_ADDR[7] = OUTPUT(W1_m_addr[7]);


--DRAM_ADDR[8] is DRAM_ADDR[8]
DRAM_ADDR[8] = OUTPUT(W1_m_addr[8]);


--DRAM_ADDR[9] is DRAM_ADDR[9]
DRAM_ADDR[9] = OUTPUT(W1_m_addr[9]);


--DRAM_ADDR[10] is DRAM_ADDR[10]
DRAM_ADDR[10] = OUTPUT(W1_m_addr[10]);


--DRAM_ADDR[11] is DRAM_ADDR[11]
DRAM_ADDR[11] = OUTPUT(W1_m_addr[11]);


--DRAM_ADDR[12] is DRAM_ADDR[12]
DRAM_ADDR[12] = OUTPUT(W1_m_addr[12]);


--DRAM_BA[0] is DRAM_BA[0]
DRAM_BA[0] = OUTPUT(W1_m_bank[0]);


--DRAM_BA[1] is DRAM_BA[1]
DRAM_BA[1] = OUTPUT(W1_m_bank[1]);


--DRAM_CS_N is DRAM_CS_N
DRAM_CS_N = OUTPUT(W1L290);


--DRAM_CAS_N is DRAM_CAS_N
DRAM_CAS_N = OUTPUT(W1L286);


--DRAM_RAS_N is DRAM_RAS_N
DRAM_RAS_N = OUTPUT(W1L288);


--DRAM_WE_N is DRAM_WE_N
DRAM_WE_N = OUTPUT(W1L284);


--DRAM_UDQM is DRAM_UDQM
DRAM_UDQM = OUTPUT(W1_m_dqm[1]);


--DRAM_LDQM is DRAM_LDQM
DRAM_LDQM = OUTPUT(W1_m_dqm[0]);


--AUD_DACDAT is AUD_DACDAT
AUD_DACDAT = OUTPUT(HB1_serial_audio_out_data);


--AUD_XCK is AUD_XCK
AUD_XCK = OUTPUT(count[1]);


--FPGA_I2C_SCLK is FPGA_I2C_SCLK
FPGA_I2C_SCLK = OUTPUT(WB1L31);


--LEDR[0] is LEDR[0]
LEDR[0] = OUTPUT(A1L212);


--LEDR[1] is LEDR[1]
LEDR[1] = OUTPUT(A1L213);


--LEDR[2] is LEDR[2]
LEDR[2] = OUTPUT(A1L212);


--LEDR[3] is LEDR[3]
LEDR[3] = OUTPUT(A1L213);


--LEDR[4] is LEDR[4]
LEDR[4] = OUTPUT(A1L212);


--LEDR[5] is LEDR[5]
LEDR[5] = OUTPUT(A1L213);


--LEDR[6] is LEDR[6]
LEDR[6] = OUTPUT(A1L212);


--LEDR[7] is LEDR[7]
LEDR[7] = OUTPUT(A1L213);


--A1L155 is jtag.bp.NiosII_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_rti
A1L155 = INPUT();


--A1L160 is jtag.bp.NiosII_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_tdo
A1L160 = OUTPUT(AC1_adapted_tdo);


--A1L153 is jtag.bp.NiosII_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ir_out_0_
A1L153 = OUTPUT(A1L152);


--A1L185 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms
A1L185 = INPUT();


--A1L181 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr
A1L181 = INPUT();


--A1L178 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs
A1L178 = INPUT();


--A1L170 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr
A1L170 = INPUT();


--A1L174 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr
A1L174 = INPUT();


--A1L172 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr
A1L172 = INPUT();


--A1L180 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs
A1L180 = INPUT();


--A1L169 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir
A1L169 = INPUT();


--A1L179 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir
A1L179 = INPUT();


--A1L171 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir
A1L171 = INPUT();


--A1L175 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir
A1L175 = INPUT();


--A1L173 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir
A1L173 = INPUT();


--A1L183 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir
A1L183 = INPUT();


--A1L162 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr
A1L162 = INPUT();


--A1L187 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdo
A1L187 = OUTPUT(UE1_sr[0]);


--A1L166 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_0_
A1L166 = OUTPUT(UE1_ir_out[0]);


--A1L167 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_1_
A1L167 = OUTPUT(UE1_ir_out[1]);


--GPIO_0[4] is GPIO_0[4]
GPIO_0[4] = BIDIR(A1L87);


--A1L87 is GPIO_0[4]~output
A1L87 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[5] is GPIO_0[5]
GPIO_0[5] = BIDIR(A1L89);


--A1L89 is GPIO_0[5]~output
A1L89 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[6] is GPIO_0[6]
GPIO_0[6] = BIDIR(A1L91);


--A1L91 is GPIO_0[6]~output
A1L91 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[7] is GPIO_0[7]
GPIO_0[7] = BIDIR(A1L93);


--A1L93 is GPIO_0[7]~output
A1L93 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[8] is GPIO_0[8]
GPIO_0[8] = BIDIR(A1L95);


--A1L95 is GPIO_0[8]~output
A1L95 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[9] is GPIO_0[9]
GPIO_0[9] = BIDIR(A1L97);


--A1L97 is GPIO_0[9]~output
A1L97 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[10] is GPIO_0[10]
GPIO_0[10] = BIDIR(A1L99);


--A1L99 is GPIO_0[10]~output
A1L99 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[11] is GPIO_0[11]
GPIO_0[11] = BIDIR(A1L101);


--A1L101 is GPIO_0[11]~output
A1L101 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[12] is GPIO_0[12]
GPIO_0[12] = BIDIR(A1L103);


--A1L103 is GPIO_0[12]~output
A1L103 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[13] is GPIO_0[13]
GPIO_0[13] = BIDIR(A1L105);


--A1L105 is GPIO_0[13]~output
A1L105 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[14] is GPIO_0[14]
GPIO_0[14] = BIDIR(A1L107);


--A1L107 is GPIO_0[14]~output
A1L107 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[15] is GPIO_0[15]
GPIO_0[15] = BIDIR(A1L109);


--A1L109 is GPIO_0[15]~output
A1L109 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[16] is GPIO_0[16]
GPIO_0[16] = BIDIR(A1L111);


--A1L111 is GPIO_0[16]~output
A1L111 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[17] is GPIO_0[17]
GPIO_0[17] = BIDIR(A1L113);


--A1L113 is GPIO_0[17]~output
A1L113 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[18] is GPIO_0[18]
GPIO_0[18] = BIDIR(A1L115);


--A1L115 is GPIO_0[18]~output
A1L115 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[19] is GPIO_0[19]
GPIO_0[19] = BIDIR(A1L117);


--A1L117 is GPIO_0[19]~output
A1L117 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[20] is GPIO_0[20]
GPIO_0[20] = BIDIR(A1L119);


--A1L119 is GPIO_0[20]~output
A1L119 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[21] is GPIO_0[21]
GPIO_0[21] = BIDIR(A1L121);


--A1L121 is GPIO_0[21]~output
A1L121 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[22] is GPIO_0[22]
GPIO_0[22] = BIDIR(A1L123);


--A1L123 is GPIO_0[22]~output
A1L123 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[23] is GPIO_0[23]
GPIO_0[23] = BIDIR(A1L125);


--A1L125 is GPIO_0[23]~output
A1L125 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[24] is GPIO_0[24]
GPIO_0[24] = BIDIR(A1L127);


--A1L127 is GPIO_0[24]~output
A1L127 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[25] is GPIO_0[25]
GPIO_0[25] = BIDIR(A1L129);


--A1L129 is GPIO_0[25]~output
A1L129 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[26] is GPIO_0[26]
GPIO_0[26] = BIDIR(A1L131);


--A1L131 is GPIO_0[26]~output
A1L131 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[27] is GPIO_0[27]
GPIO_0[27] = BIDIR(A1L133);


--A1L133 is GPIO_0[27]~output
A1L133 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[28] is GPIO_0[28]
GPIO_0[28] = BIDIR(A1L135);


--A1L135 is GPIO_0[28]~output
A1L135 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[29] is GPIO_0[29]
GPIO_0[29] = BIDIR(A1L137);


--A1L137 is GPIO_0[29]~output
A1L137 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[30] is GPIO_0[30]
GPIO_0[30] = BIDIR(A1L139);


--A1L139 is GPIO_0[30]~output
A1L139 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[31] is GPIO_0[31]
GPIO_0[31] = BIDIR(A1L141);


--A1L141 is GPIO_0[31]~output
A1L141 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[32] is GPIO_0[32]
GPIO_0[32] = BIDIR(A1L143);


--A1L143 is GPIO_0[32]~output
A1L143 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[33] is GPIO_0[33]
GPIO_0[33] = BIDIR(A1L145);


--A1L145 is GPIO_0[33]~output
A1L145 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[34] is GPIO_0[34]
GPIO_0[34] = BIDIR(A1L147);


--A1L147 is GPIO_0[34]~output
A1L147 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[35] is GPIO_0[35]
GPIO_0[35] = BIDIR(A1L149);


--A1L149 is GPIO_0[35]~output
A1L149 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[0] is DRAM_DQ[0]
DRAM_DQ[0] = BIDIR(A1L39);


--A1L39 is DRAM_DQ[0]~output
A1L39 = OUTPUT_BUFFER.O(.I(W1_m_data[0]), .OE(W1_oe), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[1] is DRAM_DQ[1]
DRAM_DQ[1] = BIDIR(A1L41);


--A1L41 is DRAM_DQ[1]~output
A1L41 = OUTPUT_BUFFER.O(.I(W1_m_data[1]), .OE(W1_oe), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[2] is DRAM_DQ[2]
DRAM_DQ[2] = BIDIR(A1L43);


--A1L43 is DRAM_DQ[2]~output
A1L43 = OUTPUT_BUFFER.O(.I(W1_m_data[2]), .OE(W1_oe), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[3] is DRAM_DQ[3]
DRAM_DQ[3] = BIDIR(A1L45);


--A1L45 is DRAM_DQ[3]~output
A1L45 = OUTPUT_BUFFER.O(.I(W1_m_data[3]), .OE(W1_oe), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[4] is DRAM_DQ[4]
DRAM_DQ[4] = BIDIR(A1L47);


--A1L47 is DRAM_DQ[4]~output
A1L47 = OUTPUT_BUFFER.O(.I(W1_m_data[4]), .OE(W1_oe), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[5] is DRAM_DQ[5]
DRAM_DQ[5] = BIDIR(A1L49);


--A1L49 is DRAM_DQ[5]~output
A1L49 = OUTPUT_BUFFER.O(.I(W1_m_data[5]), .OE(W1_oe), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[6] is DRAM_DQ[6]
DRAM_DQ[6] = BIDIR(A1L51);


--A1L51 is DRAM_DQ[6]~output
A1L51 = OUTPUT_BUFFER.O(.I(W1_m_data[6]), .OE(W1_oe), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[7] is DRAM_DQ[7]
DRAM_DQ[7] = BIDIR(A1L53);


--A1L53 is DRAM_DQ[7]~output
A1L53 = OUTPUT_BUFFER.O(.I(W1_m_data[7]), .OE(W1_oe), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[8] is DRAM_DQ[8]
DRAM_DQ[8] = BIDIR(A1L55);


--A1L55 is DRAM_DQ[8]~output
A1L55 = OUTPUT_BUFFER.O(.I(W1_m_data[8]), .OE(W1_oe), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[9] is DRAM_DQ[9]
DRAM_DQ[9] = BIDIR(A1L57);


--A1L57 is DRAM_DQ[9]~output
A1L57 = OUTPUT_BUFFER.O(.I(W1_m_data[9]), .OE(W1_oe), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[10] is DRAM_DQ[10]
DRAM_DQ[10] = BIDIR(A1L59);


--A1L59 is DRAM_DQ[10]~output
A1L59 = OUTPUT_BUFFER.O(.I(W1_m_data[10]), .OE(W1_oe), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[11] is DRAM_DQ[11]
DRAM_DQ[11] = BIDIR(A1L61);


--A1L61 is DRAM_DQ[11]~output
A1L61 = OUTPUT_BUFFER.O(.I(W1_m_data[11]), .OE(W1_oe), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[12] is DRAM_DQ[12]
DRAM_DQ[12] = BIDIR(A1L63);


--A1L63 is DRAM_DQ[12]~output
A1L63 = OUTPUT_BUFFER.O(.I(W1_m_data[12]), .OE(W1_oe), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[13] is DRAM_DQ[13]
DRAM_DQ[13] = BIDIR(A1L65);


--A1L65 is DRAM_DQ[13]~output
A1L65 = OUTPUT_BUFFER.O(.I(W1_m_data[13]), .OE(W1_oe), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[14] is DRAM_DQ[14]
DRAM_DQ[14] = BIDIR(A1L67);


--A1L67 is DRAM_DQ[14]~output
A1L67 = OUTPUT_BUFFER.O(.I(W1_m_data[14]), .OE(W1_oe), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[15] is DRAM_DQ[15]
DRAM_DQ[15] = BIDIR(A1L69);


--A1L69 is DRAM_DQ[15]~output
A1L69 = OUTPUT_BUFFER.O(.I(W1_m_data[15]), .OE(W1_oe), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--AUD_ADCLRCK is AUD_ADCLRCK
AUD_ADCLRCK = BIDIR(A1L3);


--A1L3 is AUD_ADCLRCK~output
A1L3 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--AUD_BCLK is AUD_BCLK
AUD_BCLK = BIDIR(A1L5);


--A1L5 is AUD_BCLK~output
A1L5 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--AUD_DACLRCK is AUD_DACLRCK
AUD_DACLRCK = BIDIR(A1L8);


--A1L8 is AUD_DACLRCK~output
A1L8 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--FPGA_I2C_SDAT is FPGA_I2C_SDAT
FPGA_I2C_SDAT = BIDIR(A1L76);


--A1L76 is FPGA_I2C_SDAT~output
A1L76 = OUTPUT_BUFFER.O(.I(WB1L32), .OE(WB1L33), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[0] is GPIO_0[0]
GPIO_0[0] = BIDIR(A1L79);


--A1L79 is GPIO_0[0]~output
A1L79 = OUTPUT_BUFFER.O(.I(AUD_BCLK), .OE(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[1] is GPIO_0[1]
GPIO_0[1] = BIDIR(A1L81);


--A1L81 is GPIO_0[1]~output
A1L81 = OUTPUT_BUFFER.O(.I(HB1_serial_audio_out_data), .OE(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[2] is GPIO_0[2]
GPIO_0[2] = BIDIR(A1L83);


--A1L83 is GPIO_0[2]~output
A1L83 = OUTPUT_BUFFER.O(.I(AUD_DACLRCK), .OE(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[3] is GPIO_0[3]
GPIO_0[3] = BIDIR(A1L85);


--A1L85 is GPIO_0[3]~output
A1L85 = OUTPUT_BUFFER.O(.I(Z1_data_out), .OE(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--W1_m_addr[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]
--register power-up is low

W1_m_addr[4] = DFFEAS(W1L142, KF1_outclk_wire[0], !BB1_r_sync_rst,  , W1L274,  ,  ,  ,  );


--W1_m_addr[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]
--register power-up is low

W1_m_addr[5] = DFFEAS(W1L140, KF1_outclk_wire[0], !BB1_r_sync_rst,  , W1L274,  ,  ,  ,  );


--W1_m_addr[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]
--register power-up is low

W1_m_addr[10] = DFFEAS(W1L135, KF1_outclk_wire[0], !BB1_r_sync_rst,  , W1L274,  ,  ,  ,  );


--W1_m_addr[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]
--register power-up is low

W1_m_addr[11] = DFFEAS(W1L134, KF1_outclk_wire[0], !BB1_r_sync_rst,  , W1L274,  ,  ,  ,  );


--W1_m_addr[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[12]
--register power-up is low

W1_m_addr[12] = DFFEAS(W1L133, KF1_outclk_wire[0], !BB1_r_sync_rst,  , W1L274,  ,  ,  ,  );


--W1_m_bank[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]
--register power-up is low

W1_m_bank[0] = DFFEAS(W1L148, KF1_outclk_wire[0], !BB1_r_sync_rst,  , W1L170,  ,  ,  ,  );


--W1_m_bank[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]
--register power-up is low

W1_m_bank[1] = DFFEAS(W1L147, KF1_outclk_wire[0], !BB1_r_sync_rst,  , W1L170,  ,  ,  ,  );


--W1_m_cmd[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]
--register power-up is low

W1_m_cmd[3] = DFFEAS(W1L79, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_m_cmd[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]
--register power-up is low

W1_m_cmd[1] = DFFEAS(W1L81, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_m_cmd[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]
--register power-up is low

W1_m_cmd[2] = DFFEAS(W1L80, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_m_cmd[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]
--register power-up is low

W1_m_cmd[0] = DFFEAS(W1L82, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_m_dqm[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]
--register power-up is low

W1_m_dqm[1] = DFFEAS(W1L165, KF1_outclk_wire[0], !BB1_r_sync_rst,  , W1L170,  ,  ,  ,  );


--W1_m_dqm[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]
--register power-up is low

W1_m_dqm[0] = DFFEAS(W1L166, KF1_outclk_wire[0], !BB1_r_sync_rst,  , W1L170,  ,  ,  ,  );


--count[1] is count[1]
--register power-up is low

count[1] = DFFEAS(A1L15, CLOCK2_50, KEY[0],  ,  ,  ,  ,  ,  );


--WB1_s_serial_protocol.STATE_0_IDLE is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE
--register power-up is low

WB1_s_serial_protocol.STATE_0_IDLE = DFFEAS(WB1L29, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--WB1L31 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|serial_clk~0
WB1L31 = (!WB1_s_serial_protocol.STATE_0_IDLE) # (ZB1_new_clk);


--AC1_adapted_tdo is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo
--register power-up is low

AC1_adapted_tdo = AMPP_FUNCTION(!A1L158, AC1_td_shift[0], !A1L150);


--A1L152 is jtag.bp.NiosII_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ir_in_0_
A1L152 = INPUT();


--UE1_sr[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0]
--register power-up is low

UE1_sr[0] = DFFEAS(UE1L56, A1L184,  ,  ,  ,  ,  ,  ,  );


--UE1_ir_out[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]
--register power-up is low

UE1_ir_out[0] = DFFEAS(WE3_dreg[0], A1L184,  ,  ,  ,  ,  ,  ,  );


--UE1_ir_out[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]
--register power-up is low

UE1_ir_out[1] = DFFEAS(WE2_dreg[0], A1L184,  ,  ,  ,  ,  ,  ,  );


--CLOCK2_50 is CLOCK2_50
CLOCK2_50 = INPUT();


--KEY[0] is KEY[0]
KEY[0] = INPUT();


--W1_active_addr[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[0]
--register power-up is low

W1_active_addr[0] = DFFEAS(XD1L121, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--W1_active_addr[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[11]
--register power-up is low

W1_active_addr[11] = DFFEAS(XD1L132, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--W1_m_state.000001000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000
--register power-up is low

W1_m_state.000001000 = DFFEAS(W1L95, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_m_state.000010000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000
--register power-up is low

W1_m_state.000010000 = DFFEAS(W1L98, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1L169 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|WideOr9~0
W1L169 = (!W1_m_state.000001000 & !W1_m_state.000010000);


--W1_f_pop is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|f_pop
--register power-up is low

W1_f_pop = DFFEAS(W1L132, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XD1_rd_address is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_address
--register power-up is low

XD1_rd_address = DFFEAS(XD1L102, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_active_addr[13] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[13]
--register power-up is low

W1_active_addr[13] = DFFEAS(XD1L134, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--XD1_entry_1[31] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[31]
--register power-up is low

XD1_entry_1[31] = DFFEAS(XC2L83, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[31] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[31]
--register power-up is low

XD1_entry_0[31] = DFFEAS(XC2L83, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--W1L56 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal3~0
W1L56 = !W1_active_addr[13] $ (((!XD1_rd_address & ((!XD1_entry_0[31]))) # (XD1_rd_address & (!XD1_entry_1[31]))));


--XD1_entries[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[1]
--register power-up is low

XD1_entries[1] = DFFEAS(XD1L8, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XD1_entries[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[0]
--register power-up is low

XD1_entries[0] = DFFEAS(XD1L6, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XD1L2 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|Equal1~0
XD1L2 = (!XD1_entries[1] & !XD1_entries[0]);


--W1_active_addr[20] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[20]
--register power-up is low

W1_active_addr[20] = DFFEAS(XD1L141, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--XD1_entry_1[38] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[38]
--register power-up is low

XD1_entry_1[38] = DFFEAS(XC2L90, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[38] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[38]
--register power-up is low

XD1_entry_0[38] = DFFEAS(XC2L90, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--XD1L141 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[38]~0
XD1L141 = (!XD1_rd_address & ((XD1_entry_0[38]))) # (XD1_rd_address & (XD1_entry_1[38]));


--W1_active_addr[21] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[21]
--register power-up is low

W1_active_addr[21] = DFFEAS(XD1L142, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--XD1_entry_1[39] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[39]
--register power-up is low

XD1_entry_1[39] = DFFEAS(XC2L91, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[39] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[39]
--register power-up is low

XD1_entry_0[39] = DFFEAS(XC2L91, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--XD1L142 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[39]~1
XD1L142 = (!XD1_rd_address & ((XD1_entry_0[39]))) # (XD1_rd_address & (XD1_entry_1[39]));


--W1_active_addr[22] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[22]
--register power-up is low

W1_active_addr[22] = DFFEAS(XD1L143, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--XD1_entry_1[40] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[40]
--register power-up is low

XD1_entry_1[40] = DFFEAS(XC2L92, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[40] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[40]
--register power-up is low

XD1_entry_0[40] = DFFEAS(XC2L92, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--W1_active_addr[23] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[23]
--register power-up is low

W1_active_addr[23] = DFFEAS(XD1L144, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--XD1_entry_1[41] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[41]
--register power-up is low

XD1_entry_1[41] = DFFEAS(XC2L93, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[41] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[41]
--register power-up is low

XD1_entry_0[41] = DFFEAS(XC2L93, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--W1L330 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~0
W1L330 = ( W1L337 & ( W1L338 & ( !W1_active_addr[22] $ (((!XD1_rd_address & ((XD1_entry_0[40]))) # (XD1_rd_address & (XD1_entry_1[40])))) ) ) );


--W1_active_addr[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[10]
--register power-up is low

W1_active_addr[10] = DFFEAS(XD1L131, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--XD1_entry_1[28] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[28]
--register power-up is low

XD1_entry_1[28] = DFFEAS(XC2L80, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[28] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[28]
--register power-up is low

XD1_entry_0[28] = DFFEAS(XC2L80, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--XD1L131 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[28]~2
XD1L131 = (!XD1_rd_address & ((XD1_entry_0[28]))) # (XD1_rd_address & (XD1_entry_1[28]));


--W1_active_addr[24] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[24]
--register power-up is low

W1_active_addr[24] = DFFEAS(XD1L145, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--XD1_entry_1[42] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[42]
--register power-up is low

XD1_entry_1[42] = DFFEAS(XC2L94, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[42] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[42]
--register power-up is low

XD1_entry_0[42] = DFFEAS(XC2L94, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--XD1_entry_1[29] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[29]
--register power-up is low

XD1_entry_1[29] = DFFEAS(XC2L81, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[29] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[29]
--register power-up is low

XD1_entry_0[29] = DFFEAS(XC2L81, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--W1_active_addr[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[12]
--register power-up is low

W1_active_addr[12] = DFFEAS(XD1L133, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--XD1_entry_1[30] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[30]
--register power-up is low

XD1_entry_1[30] = DFFEAS(XC2L82, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[30] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[30]
--register power-up is low

XD1_entry_0[30] = DFFEAS(XC2L82, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--W1_active_rnw is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw
--register power-up is low

W1_active_rnw = DFFEAS(XD1L146, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--XD1_entry_1[43] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[43]
--register power-up is low

XD1_entry_1[43] = DFFEAS(MC8L13, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[43] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[43]
--register power-up is low

XD1_entry_0[43] = DFFEAS(MC8L13, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--W1_active_cs_n is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_cs_n
--register power-up is low

W1_active_cs_n = DFFEAS(W1L200, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--W1L331 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~1
W1L331 = ( !W1_active_cs_n & ( !W1_active_rnw $ (((!XD1_rd_address & ((XD1_entry_0[43]))) # (XD1_rd_address & (XD1_entry_1[43])))) ) );


--W1_active_addr[14] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[14]
--register power-up is low

W1_active_addr[14] = DFFEAS(XD1L135, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--XD1_entry_1[32] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[32]
--register power-up is low

XD1_entry_1[32] = DFFEAS(XC2L84, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[32] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[32]
--register power-up is low

XD1_entry_0[32] = DFFEAS(XC2L84, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--W1_active_addr[15] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[15]
--register power-up is low

W1_active_addr[15] = DFFEAS(XD1L136, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--XD1_entry_1[33] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[33]
--register power-up is low

XD1_entry_1[33] = DFFEAS(XC2L85, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[33] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[33]
--register power-up is low

XD1_entry_0[33] = DFFEAS(XC2L85, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--W1_active_addr[16] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[16]
--register power-up is low

W1_active_addr[16] = DFFEAS(XD1L137, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--XD1_entry_1[34] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[34]
--register power-up is low

XD1_entry_1[34] = DFFEAS(XC2L86, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[34] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[34]
--register power-up is low

XD1_entry_0[34] = DFFEAS(XC2L86, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--W1_active_addr[17] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[17]
--register power-up is low

W1_active_addr[17] = DFFEAS(XD1L138, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--XD1_entry_1[35] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[35]
--register power-up is low

XD1_entry_1[35] = DFFEAS(XC2L87, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[35] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[35]
--register power-up is low

XD1_entry_0[35] = DFFEAS(XC2L87, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--W1_active_addr[18] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[18]
--register power-up is low

W1_active_addr[18] = DFFEAS(XD1L139, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--XD1_entry_1[36] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[36]
--register power-up is low

XD1_entry_1[36] = DFFEAS(XC2L88, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[36] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[36]
--register power-up is low

XD1_entry_0[36] = DFFEAS(XC2L88, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--W1L57 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal3~1
W1L57 = !W1_active_addr[18] $ (((!XD1_rd_address & ((!XD1_entry_0[36]))) # (XD1_rd_address & (!XD1_entry_1[36]))));


--W1_active_addr[19] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[19]
--register power-up is low

W1_active_addr[19] = DFFEAS(XD1L140, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--XD1_entry_1[37] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[37]
--register power-up is low

XD1_entry_1[37] = DFFEAS(XC2L89, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[37] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[37]
--register power-up is low

XD1_entry_0[37] = DFFEAS(XC2L89, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--W1L58 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal3~2
W1L58 = !W1_active_addr[19] $ (((!XD1_rd_address & ((!XD1_entry_0[37]))) # (XD1_rd_address & (!XD1_entry_1[37]))));


--W1L332 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~2
W1L332 = ( W1L336 & ( XD1L135 & ( (!W1L57 & (!W1L58 & (W1_active_addr[14] & W1L335))) ) ) ) # ( W1L336 & ( !XD1L135 & ( (!W1L57 & (!W1L58 & (!W1_active_addr[14] & W1L335))) ) ) );


--W1L131 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector41~0
W1L131 = ( W1L332 & ( (!W1L56 & (!XD1L2 & (W1L330 & W1L339))) ) );


--W1_m_state.000000010 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010
--register power-up is low

W1_m_state.000000010 = DFFEAS(W1L88, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1L272 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]~0
W1L272 = (!W1L169 & (W1_f_pop & (W1L131))) # (W1L169 & (((W1_m_state.000000010))));


--XD1_entry_1[18] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[18]
--register power-up is low

XD1_entry_1[18] = DFFEAS(XC2L70, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[18] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[18]
--register power-up is low

XD1_entry_0[18] = DFFEAS(XC2L70, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--XD1L121 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[18]~3
XD1L121 = (!XD1_rd_address & ((XD1_entry_0[18]))) # (XD1_rd_address & (XD1_entry_1[18]));


--W1_i_addr[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]
--register power-up is low

W1_i_addr[12] = DFFEAS(W1_i_state.111, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1L146 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector98~0
W1L146 = ( XD1L121 & ( W1_i_addr[12] & ( (!W1L169 & (((W1L272)) # (W1_active_addr[0]))) # (W1L169 & (((W1_active_addr[11] & W1L272)))) ) ) ) # ( !XD1L121 & ( W1_i_addr[12] & ( (!W1L169 & (W1_active_addr[0] & ((!W1L272)))) # (W1L169 & (((W1_active_addr[11] & W1L272)))) ) ) ) # ( XD1L121 & ( !W1_i_addr[12] & ( (!W1L169 & (((W1L272)) # (W1_active_addr[0]))) # (W1L169 & (((!W1L272) # (W1_active_addr[11])))) ) ) ) # ( !XD1L121 & ( !W1_i_addr[12] & ( (!W1L169 & (W1_active_addr[0] & ((!W1L272)))) # (W1L169 & (((!W1L272) # (W1_active_addr[11])))) ) ) );


--BB1_r_sync_rst is nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst
--register power-up is low

BB1_r_sync_rst = DFFEAS(BB1L1, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--W1_m_state.001000000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000
--register power-up is low

W1_m_state.001000000 = DFFEAS(W1L101, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_m_state.010000000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000
--register power-up is low

W1_m_state.010000000 = DFFEAS(W1L102, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_m_state.100000000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000
--register power-up is low

W1_m_state.100000000 = DFFEAS(W1L103, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_init_done is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done
--register power-up is low

W1_init_done = DFFEAS(W1L260, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_m_state.000000001 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001
--register power-up is low

W1_m_state.000000001 = DFFEAS(W1L87, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_m_state.000000100 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100
--register power-up is low

W1_m_state.000000100 = DFFEAS(W1L89, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_m_state.000100000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000
--register power-up is low

W1_m_state.000100000 = DFFEAS(W1L99, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1L273 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]~1
W1L273 = (!W1_m_state.000000100 & (!W1_m_state.000100000 & ((!W1_init_done) # (W1_m_state.000000001))));


--W1L274 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]~2
W1L274 = (!W1_m_state.010000000 & (!W1_m_state.100000000 & W1L273));


--W1_active_addr[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[1]
--register power-up is low

W1_active_addr[1] = DFFEAS(XD1L122, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--XD1_entry_1[19] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[19]
--register power-up is low

XD1_entry_1[19] = DFFEAS(XC2L71, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[19] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[19]
--register power-up is low

XD1_entry_0[19] = DFFEAS(XC2L71, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--XD1L122 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[19]~4
XD1L122 = (!XD1_rd_address & ((XD1_entry_0[19]))) # (XD1_rd_address & (XD1_entry_1[19]));


--W1L145 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector97~0
W1L145 = ( W1_active_addr[1] & ( XD1L122 & ( (!W1L169) # ((!W1L272 & ((!W1_i_addr[12]))) # (W1L272 & (W1_active_addr[12]))) ) ) ) # ( !W1_active_addr[1] & ( XD1L122 & ( (!W1L169 & (((W1L272)))) # (W1L169 & ((!W1L272 & ((!W1_i_addr[12]))) # (W1L272 & (W1_active_addr[12])))) ) ) ) # ( W1_active_addr[1] & ( !XD1L122 & ( (!W1L169 & (((!W1L272)))) # (W1L169 & ((!W1L272 & ((!W1_i_addr[12]))) # (W1L272 & (W1_active_addr[12])))) ) ) ) # ( !W1_active_addr[1] & ( !XD1L122 & ( (W1L169 & ((!W1L272 & ((!W1_i_addr[12]))) # (W1L272 & (W1_active_addr[12])))) ) ) );


--W1_active_addr[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[2]
--register power-up is low

W1_active_addr[2] = DFFEAS(XD1L123, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--XD1_entry_1[20] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[20]
--register power-up is low

XD1_entry_1[20] = DFFEAS(XC2L72, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[20] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[20]
--register power-up is low

XD1_entry_0[20] = DFFEAS(XC2L72, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--XD1L123 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[20]~5
XD1L123 = (!XD1_rd_address & ((XD1_entry_0[20]))) # (XD1_rd_address & (XD1_entry_1[20]));


--W1L144 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector96~0
W1L144 = ( W1_active_addr[2] & ( XD1L123 & ( (!W1L169) # ((!W1L272 & ((!W1_i_addr[12]))) # (W1L272 & (W1_active_addr[13]))) ) ) ) # ( !W1_active_addr[2] & ( XD1L123 & ( (!W1L169 & (((W1L272)))) # (W1L169 & ((!W1L272 & ((!W1_i_addr[12]))) # (W1L272 & (W1_active_addr[13])))) ) ) ) # ( W1_active_addr[2] & ( !XD1L123 & ( (!W1L169 & (((!W1L272)))) # (W1L169 & ((!W1L272 & ((!W1_i_addr[12]))) # (W1L272 & (W1_active_addr[13])))) ) ) ) # ( !W1_active_addr[2] & ( !XD1L123 & ( (W1L169 & ((!W1L272 & ((!W1_i_addr[12]))) # (W1L272 & (W1_active_addr[13])))) ) ) );


--W1_active_addr[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[3]
--register power-up is low

W1_active_addr[3] = DFFEAS(XD1L124, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--XD1_entry_1[21] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[21]
--register power-up is low

XD1_entry_1[21] = DFFEAS(XC2L73, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[21] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[21]
--register power-up is low

XD1_entry_0[21] = DFFEAS(XC2L73, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--XD1L124 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[21]~6
XD1L124 = (!XD1_rd_address & ((XD1_entry_0[21]))) # (XD1_rd_address & (XD1_entry_1[21]));


--W1L143 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector95~0
W1L143 = ( W1_active_addr[3] & ( XD1L124 & ( (!W1L169) # ((!W1L272 & ((!W1_i_addr[12]))) # (W1L272 & (W1_active_addr[14]))) ) ) ) # ( !W1_active_addr[3] & ( XD1L124 & ( (!W1L169 & (((W1L272)))) # (W1L169 & ((!W1L272 & ((!W1_i_addr[12]))) # (W1L272 & (W1_active_addr[14])))) ) ) ) # ( W1_active_addr[3] & ( !XD1L124 & ( (!W1L169 & (((!W1L272)))) # (W1L169 & ((!W1L272 & ((!W1_i_addr[12]))) # (W1L272 & (W1_active_addr[14])))) ) ) ) # ( !W1_active_addr[3] & ( !XD1L124 & ( (W1L169 & ((!W1L272 & ((!W1_i_addr[12]))) # (W1L272 & (W1_active_addr[14])))) ) ) );


--W1_active_addr[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[4]
--register power-up is low

W1_active_addr[4] = DFFEAS(XD1L125, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--W1L141 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector94~0
W1L141 = (!W1L169 & (W1_f_pop & (W1L131))) # (W1L169 & (((!W1_m_state.000000010))));


--XD1_entry_1[22] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[22]
--register power-up is low

XD1_entry_1[22] = DFFEAS(XC2L74, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[22] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[22]
--register power-up is low

XD1_entry_0[22] = DFFEAS(XC2L74, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--XD1L125 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[22]~7
XD1L125 = (!XD1_rd_address & ((XD1_entry_0[22]))) # (XD1_rd_address & (XD1_entry_1[22]));


--W1L142 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector94~1
W1L142 = ( W1L141 & ( XD1L125 ) ) # ( !W1L141 & ( XD1L125 & ( ((!W1L272 & ((W1_active_addr[4]))) # (W1L272 & (W1_active_addr[15]))) # (W1_m_state.001000000) ) ) ) # ( W1L141 & ( !XD1L125 & ( (!W1L272) # (W1_m_state.001000000) ) ) ) # ( !W1L141 & ( !XD1L125 & ( ((!W1L272 & ((W1_active_addr[4]))) # (W1L272 & (W1_active_addr[15]))) # (W1_m_state.001000000) ) ) );


--W1_active_addr[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[5]
--register power-up is low

W1_active_addr[5] = DFFEAS(XD1L126, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--XD1_entry_1[23] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[23]
--register power-up is low

XD1_entry_1[23] = DFFEAS(XC2L75, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[23] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[23]
--register power-up is low

XD1_entry_0[23] = DFFEAS(XC2L75, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--XD1L126 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[23]~8
XD1L126 = (!XD1_rd_address & ((XD1_entry_0[23]))) # (XD1_rd_address & (XD1_entry_1[23]));


--W1L140 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector93~0
W1L140 = ( W1_active_addr[5] & ( XD1L126 & ( ((!W1L272) # ((W1L141) # (W1_m_state.001000000))) # (W1_active_addr[16]) ) ) ) # ( !W1_active_addr[5] & ( XD1L126 & ( (((W1_active_addr[16] & W1L272)) # (W1L141)) # (W1_m_state.001000000) ) ) ) # ( W1_active_addr[5] & ( !XD1L126 & ( (!W1L272) # (((W1_active_addr[16] & !W1L141)) # (W1_m_state.001000000)) ) ) ) # ( !W1_active_addr[5] & ( !XD1L126 & ( ((!W1L272 & ((W1L141))) # (W1L272 & (W1_active_addr[16] & !W1L141))) # (W1_m_state.001000000) ) ) );


--W1_active_addr[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[6]
--register power-up is low

W1_active_addr[6] = DFFEAS(XD1L127, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--XD1_entry_1[24] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[24]
--register power-up is low

XD1_entry_1[24] = DFFEAS(XC2L76, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[24] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[24]
--register power-up is low

XD1_entry_0[24] = DFFEAS(XC2L76, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--XD1L127 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[24]~9
XD1L127 = (!XD1_rd_address & ((XD1_entry_0[24]))) # (XD1_rd_address & (XD1_entry_1[24]));


--W1L139 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector92~0
W1L139 = ( W1_active_addr[6] & ( XD1L127 & ( (!W1L169) # ((!W1L272 & ((!W1_i_addr[12]))) # (W1L272 & (W1_active_addr[17]))) ) ) ) # ( !W1_active_addr[6] & ( XD1L127 & ( (!W1L169 & (((W1L272)))) # (W1L169 & ((!W1L272 & ((!W1_i_addr[12]))) # (W1L272 & (W1_active_addr[17])))) ) ) ) # ( W1_active_addr[6] & ( !XD1L127 & ( (!W1L169 & (((!W1L272)))) # (W1L169 & ((!W1L272 & ((!W1_i_addr[12]))) # (W1L272 & (W1_active_addr[17])))) ) ) ) # ( !W1_active_addr[6] & ( !XD1L127 & ( (W1L169 & ((!W1L272 & ((!W1_i_addr[12]))) # (W1L272 & (W1_active_addr[17])))) ) ) );


--W1_active_addr[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[7]
--register power-up is low

W1_active_addr[7] = DFFEAS(XD1L128, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--XD1_entry_1[25] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[25]
--register power-up is low

XD1_entry_1[25] = DFFEAS(XC2L77, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[25] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[25]
--register power-up is low

XD1_entry_0[25] = DFFEAS(XC2L77, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--XD1L128 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[25]~10
XD1L128 = (!XD1_rd_address & ((XD1_entry_0[25]))) # (XD1_rd_address & (XD1_entry_1[25]));


--W1L138 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector91~0
W1L138 = ( W1_active_addr[7] & ( XD1L128 & ( (!W1L169) # ((!W1L272 & ((!W1_i_addr[12]))) # (W1L272 & (W1_active_addr[18]))) ) ) ) # ( !W1_active_addr[7] & ( XD1L128 & ( (!W1L169 & (((W1L272)))) # (W1L169 & ((!W1L272 & ((!W1_i_addr[12]))) # (W1L272 & (W1_active_addr[18])))) ) ) ) # ( W1_active_addr[7] & ( !XD1L128 & ( (!W1L169 & (((!W1L272)))) # (W1L169 & ((!W1L272 & ((!W1_i_addr[12]))) # (W1L272 & (W1_active_addr[18])))) ) ) ) # ( !W1_active_addr[7] & ( !XD1L128 & ( (W1L169 & ((!W1L272 & ((!W1_i_addr[12]))) # (W1L272 & (W1_active_addr[18])))) ) ) );


--W1_active_addr[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[8]
--register power-up is low

W1_active_addr[8] = DFFEAS(XD1L129, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--XD1_entry_1[26] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[26]
--register power-up is low

XD1_entry_1[26] = DFFEAS(XC2L78, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[26] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[26]
--register power-up is low

XD1_entry_0[26] = DFFEAS(XC2L78, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--XD1L129 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[26]~11
XD1L129 = (!XD1_rd_address & ((XD1_entry_0[26]))) # (XD1_rd_address & (XD1_entry_1[26]));


--W1L137 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector90~0
W1L137 = ( W1_active_addr[8] & ( XD1L129 & ( (!W1L169) # ((!W1L272 & ((!W1_i_addr[12]))) # (W1L272 & (W1_active_addr[19]))) ) ) ) # ( !W1_active_addr[8] & ( XD1L129 & ( (!W1L169 & (((W1L272)))) # (W1L169 & ((!W1L272 & ((!W1_i_addr[12]))) # (W1L272 & (W1_active_addr[19])))) ) ) ) # ( W1_active_addr[8] & ( !XD1L129 & ( (!W1L169 & (((!W1L272)))) # (W1L169 & ((!W1L272 & ((!W1_i_addr[12]))) # (W1L272 & (W1_active_addr[19])))) ) ) ) # ( !W1_active_addr[8] & ( !XD1L129 & ( (W1L169 & ((!W1L272 & ((!W1_i_addr[12]))) # (W1L272 & (W1_active_addr[19])))) ) ) );


--W1_active_addr[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[9]
--register power-up is low

W1_active_addr[9] = DFFEAS(XD1L130, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--XD1_entry_1[27] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[27]
--register power-up is low

XD1_entry_1[27] = DFFEAS(XC2L79, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[27] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[27]
--register power-up is low

XD1_entry_0[27] = DFFEAS(XC2L79, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--XD1L130 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[27]~12
XD1L130 = (!XD1_rd_address & ((XD1_entry_0[27]))) # (XD1_rd_address & (XD1_entry_1[27]));


--W1L136 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector89~0
W1L136 = ( W1_active_addr[9] & ( XD1L130 & ( (!W1L169) # ((!W1L272 & ((!W1_i_addr[12]))) # (W1L272 & (W1_active_addr[20]))) ) ) ) # ( !W1_active_addr[9] & ( XD1L130 & ( (!W1L169 & (((W1L272)))) # (W1L169 & ((!W1L272 & ((!W1_i_addr[12]))) # (W1L272 & (W1_active_addr[20])))) ) ) ) # ( W1_active_addr[9] & ( !XD1L130 & ( (!W1L169 & (((!W1L272)))) # (W1L169 & ((!W1L272 & ((!W1_i_addr[12]))) # (W1L272 & (W1_active_addr[20])))) ) ) ) # ( !W1_active_addr[9] & ( !XD1L130 & ( (W1L169 & ((!W1L272 & ((!W1_i_addr[12]))) # (W1L272 & (W1_active_addr[20])))) ) ) );


--W1L135 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector88~0
W1L135 = ( W1_m_state.001000000 ) # ( !W1_m_state.001000000 & ( (W1L169 & ((!W1_m_state.000000010 & ((!W1_i_addr[12]))) # (W1_m_state.000000010 & (W1_active_addr[21])))) ) );


--W1L134 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector87~0
W1L134 = ( W1_m_state.001000000 ) # ( !W1_m_state.001000000 & ( (W1L169 & ((!W1_m_state.000000010 & ((!W1_i_addr[12]))) # (W1_m_state.000000010 & (W1_active_addr[22])))) ) );


--W1L133 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector86~0
W1L133 = ( W1_m_state.001000000 ) # ( !W1_m_state.001000000 & ( (W1L169 & ((!W1_m_state.000000010 & ((!W1_i_addr[12]))) # (W1_m_state.000000010 & (W1_active_addr[23])))) ) );


--W1L281 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]~0
W1L281 = (W1_f_pop & (W1L131 & !W1_m_state.000000010));


--W1L148 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector100~0
W1L148 = (!W1L281 & (W1_active_addr[10])) # (W1L281 & ((XD1L131)));


--W1L170 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|WideOr16~0
W1L170 = (!W1L169) # (W1_m_state.000000010);


--XD1L145 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[42]~13
XD1L145 = (!XD1_rd_address & ((XD1_entry_0[42]))) # (XD1_rd_address & (XD1_entry_1[42]));


--W1L147 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector99~0
W1L147 = (!W1L281 & (W1_active_addr[24])) # (W1L281 & ((XD1L145)));


--W1_i_cmd[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]
--register power-up is low

W1_i_cmd[3] = DFFEAS(W1L60, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_refresh_request is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request
--register power-up is low

W1_refresh_request = DFFEAS(W1L373, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_m_next.010000000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000
--register power-up is low

W1_m_next.010000000 = DFFEAS(W1L119, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1L78 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector19~0
W1L78 = ( W1_refresh_request & ( W1_m_next.010000000 & ( (!W1_m_state.001000000 & (!W1_m_state.010000000 & (W1_m_state.000000001 & !W1_m_state.000000100))) ) ) ) # ( !W1_refresh_request & ( W1_m_next.010000000 & ( ((!W1_m_state.010000000 & (W1_m_state.000000001 & !W1_m_state.000000100))) # (W1_m_state.001000000) ) ) ) # ( W1_refresh_request & ( !W1_m_next.010000000 & ( ((!W1_m_state.001000000 & (!W1_m_state.010000000 & W1_m_state.000000001))) # (W1_m_state.000000100) ) ) ) # ( !W1_refresh_request & ( !W1_m_next.010000000 & ( (((!W1_m_state.010000000 & W1_m_state.000000001)) # (W1_m_state.000000100)) # (W1_m_state.001000000) ) ) );


--W1L79 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector19~1
W1L79 = ( W1_refresh_request & ( W1L78 & ( (!W1_active_cs_n & (((W1_i_cmd[3]) # (W1_m_state.000000001)) # (W1_init_done))) ) ) ) # ( !W1_refresh_request & ( W1L78 & ( (!W1_active_cs_n & (((!W1_init_done & W1_i_cmd[3])) # (W1_m_state.000000001))) ) ) ) # ( W1_refresh_request & ( !W1L78 & ( ((W1_i_cmd[3]) # (W1_m_state.000000001)) # (W1_init_done) ) ) ) # ( !W1_refresh_request & ( !W1L78 & ( ((!W1_init_done & W1_i_cmd[3])) # (W1_m_state.000000001) ) ) );


--W1L225 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|always5~0
W1L225 = ( W1L339 & ( W1L332 & ( (!W1_f_pop) # ((!W1L56 & (!XD1L2 & W1L330))) ) ) ) # ( !W1L339 & ( W1L332 & ( !W1_f_pop ) ) ) # ( W1L339 & ( !W1L332 & ( !W1_f_pop ) ) ) # ( !W1L339 & ( !W1L332 & ( !W1_f_pop ) ) );


--W1_i_cmd[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]
--register power-up is low

W1_i_cmd[1] = DFFEAS(W1L62, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1L81 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector21~0
W1L81 = ( W1L225 & ( W1_i_cmd[1] & ( (!W1_m_state.000000001 & (((!W1_init_done)))) # (W1_m_state.000000001 & ((!W1L169) # ((W1_m_state.010000000)))) ) ) ) # ( !W1L225 & ( W1_i_cmd[1] & ( (W1L169 & ((!W1_m_state.000000001 & ((!W1_init_done))) # (W1_m_state.000000001 & (W1_m_state.010000000)))) ) ) ) # ( W1L225 & ( !W1_i_cmd[1] & ( (W1_m_state.000000001 & ((!W1L169) # (W1_m_state.010000000))) ) ) ) # ( !W1L225 & ( !W1_i_cmd[1] & ( (W1L169 & (W1_m_state.010000000 & W1_m_state.000000001)) ) ) );


--W1L168 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|WideOr8~0
W1L168 = (!W1_m_state.000000010 & (!W1_m_state.001000000 & !W1_m_state.010000000));


--W1_i_cmd[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]
--register power-up is low

W1_i_cmd[2] = DFFEAS(W1L61, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1L80 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector20~0
W1L80 = (!W1_m_state.000000001 & (!W1_init_done & ((W1_i_cmd[2])))) # (W1_m_state.000000001 & (((!W1L168))));


--W1_i_cmd[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]
--register power-up is low

W1_i_cmd[0] = DFFEAS(W1L63, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1L82 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector22~0
W1L82 = ( W1L225 & ( W1_i_cmd[0] & ( (!W1_m_state.000000001 & (((!W1_init_done)))) # (W1_m_state.000000001 & (((W1_m_state.001000000)) # (W1_m_state.000010000))) ) ) ) # ( !W1L225 & ( W1_i_cmd[0] & ( (!W1_m_state.000010000 & ((!W1_m_state.000000001 & ((!W1_init_done))) # (W1_m_state.000000001 & (W1_m_state.001000000)))) ) ) ) # ( W1L225 & ( !W1_i_cmd[0] & ( (W1_m_state.000000001 & ((W1_m_state.001000000) # (W1_m_state.000010000))) ) ) ) # ( !W1L225 & ( !W1_i_cmd[0] & ( (!W1_m_state.000010000 & (W1_m_state.001000000 & W1_m_state.000000001)) ) ) );


--XD1_entry_1[17] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[17]
--register power-up is low

XD1_entry_1[17] = DFFEAS(W1L226, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[17] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[17]
--register power-up is low

XD1_entry_0[17] = DFFEAS(W1L226, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--XD1L120 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[17]~14
XD1L120 = (!XD1_rd_address & ((XD1_entry_0[17]))) # (XD1_rd_address & (XD1_entry_1[17]));


--W1_active_dqm[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_dqm[1]
--register power-up is low

W1_active_dqm[1] = DFFEAS(XD1L120, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--W1L165 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector117~0
W1L165 = (!W1L281 & ((W1_active_dqm[1]))) # (W1L281 & (XD1L120));


--XD1_entry_1[16] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[16]
--register power-up is low

XD1_entry_1[16] = DFFEAS(W1L227, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[16] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[16]
--register power-up is low

XD1_entry_0[16] = DFFEAS(W1L227, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--XD1L119 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[16]~15
XD1L119 = (!XD1_rd_address & ((XD1_entry_0[16]))) # (XD1_rd_address & (XD1_entry_1[16]));


--W1_active_dqm[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0]
--register power-up is low

W1_active_dqm[0] = DFFEAS(XD1L119, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--W1L166 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector118~0
W1L166 = (!W1L281 & ((W1_active_dqm[0]))) # (W1L281 & (XD1L119));


--R1_clear_write_fifos is nios_system:NiosII|nios_system_audio_0:audio_0|clear_write_fifos
--register power-up is low

R1_clear_write_fifos = DFFEAS(R1L5, KF1_outclk_wire[0],  ,  , R1L14,  ,  ,  ,  );


--R1L6 is nios_system:NiosII|nios_system_audio_0:audio_0|comb~0
R1L6 = (!BB1_r_sync_rst & !R1_clear_write_fifos);


--count[0] is count[0]
--register power-up is low

count[0] = DFFEAS(A1L13, CLOCK2_50, KEY[0],  ,  ,  ,  ,  ,  );


--A1L15 is count[1]~0
A1L15 = !count[1] $ (!count[0]);


--AD1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal0~0
AD1L1 = ( !YD1_W_alu_result[19] & ( !YD1_W_alu_result[22] & ( (!YD1_W_alu_result[20] & (!YD1_W_alu_result[25] & (!YD1_W_alu_result[21] & !YD1_W_alu_result[18]))) ) ) );


--AD1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal0~1
AD1L2 = (!YD1_W_alu_result[23] & (YD1_W_alu_result[26] & !YD1_W_alu_result[24]));


--AD1L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~0
AD1L4 = ( !YD1_W_alu_result[16] & ( (!YD1_W_alu_result[13] & (!YD1_W_alu_result[14] & (!YD1_W_alu_result[15] & YD1_W_alu_result[17]))) ) );


--AD1L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~0
AD1L7 = ( !YD1_W_alu_result[11] & ( YD1_W_alu_result[12] & ( (!YD1_W_alu_result[7] & (!YD1_W_alu_result[8] & (!YD1_W_alu_result[9] & !YD1_W_alu_result[10]))) ) ) );


--AD1L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal5~0
AD1L10 = ( AD1L4 & ( AD1L7 & ( (YD1_W_alu_result[6] & (!YD1_W_alu_result[5] & (AD1L1 & AD1L2))) ) ) );


--YD1_d_write is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write
--register power-up is low

YD1_d_write = DFFEAS(YD1_E_st_stall, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_write_accepted is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted
--register power-up is low

ZC1_write_accepted = DFFEAS(ZC1L15, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_write~0
ZC1L13 = (YD1_d_write & !ZC1_write_accepted);


--NC2_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

NC2_mem_used[1] = DFFEAS(NC2L8, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC1_rst1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1
--register power-up is low

AC1_rst1 = AMPP_FUNCTION(KF1_outclk_wire[0], GND, !BB1_r_sync_rst);


--YD1_d_read is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read
--register power-up is low

YD1_d_read = DFFEAS(YD1_d_read_nxt, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_read_accepted is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted
--register power-up is low

ZC1_read_accepted = DFFEAS(ZC1L11, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1L28 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|always3~0
S1L28 = ( YD1_d_read & ( ZC1_read_accepted & ( (!NC2_mem_used[1] & (AC1_rst1 & (YD1_d_write & !ZC1_write_accepted))) ) ) ) # ( !YD1_d_read & ( ZC1_read_accepted & ( (!NC2_mem_used[1] & (AC1_rst1 & (YD1_d_write & !ZC1_write_accepted))) ) ) ) # ( YD1_d_read & ( !ZC1_read_accepted & ( (!NC2_mem_used[1] & AC1_rst1) ) ) ) # ( !YD1_d_read & ( !ZC1_read_accepted & ( (!NC2_mem_used[1] & (AC1_rst1 & (YD1_d_write & !ZC1_write_accepted))) ) ) );


--YD1_d_writedata[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0]
--register power-up is low

YD1_d_writedata[0] = DFFEAS(DE2_q_b[0], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_d_byteenable[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[0]
--register power-up is low

YD1_d_byteenable[0] = DFFEAS(YD1L433, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1L64 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|internal_reset~0
S1L64 = (YD1_d_writedata[0] & (YD1_d_byteenable[0] & (!YD1_W_alu_result[2] & !YD1_W_alu_result[3])));


--S1_internal_reset is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|internal_reset
S1_internal_reset = ( S1L28 & ( S1L64 & ( ((!YD1_W_alu_result[4] & (AD1L10 & ZC1L13))) # (BB1_r_sync_rst) ) ) ) # ( !S1L28 & ( S1L64 & ( BB1_r_sync_rst ) ) ) # ( S1L28 & ( !S1L64 & ( BB1_r_sync_rst ) ) ) # ( !S1L28 & ( !S1L64 & ( BB1_r_sync_rst ) ) );


--S1_start_external_transfer is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|start_external_transfer
--register power-up is low

S1_start_external_transfer = DFFEAS(S1L115, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--WB1L7 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|always1~0
WB1L7 = ( UB1_transfer_data & ( (ZB1_middle_of_high_level & (!WB1_transfer_complete & ((!UB1_auto_init_complete) # (S1_start_external_transfer)))) ) ) # ( !UB1_transfer_data & ( (ZB1_middle_of_high_level & (!WB1_transfer_complete & (S1_start_external_transfer & UB1_auto_init_complete))) ) );


--WB1L29 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~11
WB1L29 = ( WB1L7 & ( (!S1_internal_reset & ((!ZB1_middle_of_high_level) # (!WB1_s_serial_protocol.STATE_5_STOP_BIT))) ) ) # ( !WB1L7 & ( (WB1_s_serial_protocol.STATE_0_IDLE & (!S1_internal_reset & ((!ZB1_middle_of_high_level) # (!WB1_s_serial_protocol.STATE_5_STOP_BIT)))) ) );


--A1L158 is jtag.bp.NiosII_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_raw_tck
A1L158 = INPUT();


--A1L150 is jtag.bp.NiosII_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_clr
A1L150 = INPUT();


--A1L177 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr
A1L177 = INPUT();


--A1L188 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1
A1L188 = INPUT();


--A1L163 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena
A1L163 = INPUT();


--SE1L2 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0
SE1L2 = (A1L177 & (!A1L188 & A1L163));


--A1L168 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr
A1L168 = INPUT();


--UE1L54 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5
UE1L54 = (UE1_sr[0] & (((!A1L163) # (!A1L168)) # (A1L188)));


--WE3_dreg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]
--register power-up is low

WE3_dreg[0] = DFFEAS(WE3_din_s1, A1L184,  ,  ,  ,  ,  ,  ,  );


--A1L164 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_
A1L164 = INPUT();


--A1L165 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_
A1L165 = INPUT();


--UE1L55 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6
UE1L55 = ( !A1L164 & ( !A1L165 & ( (!A1L188 & (A1L163 & (A1L168 & WE3_dreg[0]))) ) ) );


--UE1_DRsize.000 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000
--register power-up is low

UE1_DRsize.000 = DFFEAS(VCC, A1L184,  ,  , SE1_virtual_state_uir,  ,  ,  ,  );


--A1L186 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi
A1L186 = INPUT();


--UE1L56 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7
UE1L56 = ( UE1_DRsize.000 & ( A1L186 & ( (!SE1L2 & (((UE1L55)) # (UE1L54))) # (SE1L2 & (((UE1_sr[1])))) ) ) ) # ( !UE1_DRsize.000 & ( A1L186 & ( ((UE1L55) # (UE1L54)) # (SE1L2) ) ) ) # ( UE1_DRsize.000 & ( !A1L186 & ( (!SE1L2 & (((UE1L55)) # (UE1L54))) # (SE1L2 & (((UE1_sr[1])))) ) ) ) # ( !UE1_DRsize.000 & ( !A1L186 & ( (!SE1L2 & ((UE1L55) # (UE1L54))) ) ) );


--A1L184 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck
A1L184 = INPUT();


--WE2_dreg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]
--register power-up is low

WE2_dreg[0] = DFFEAS(WE2_din_s1, A1L184,  ,  ,  ,  ,  ,  ,  );


--W1L222 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw~0
W1L222 = (W1_init_done & ((XD1_entries[0]) # (XD1_entries[1])));


--W1L223 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw~1
W1L223 = (!BB1_r_sync_rst & !W1_refresh_request);


--W1L224 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw~2
W1L224 = ( W1L222 & ( W1L223 & ( (!W1_m_state.000000001) # ((W1L131 & ((!W1L169) # (W1_m_state.100000000)))) ) ) ) # ( !W1L222 & ( W1L223 & ( (W1L131 & (((!W1L169 & W1_m_state.000000001)) # (W1_m_state.100000000))) ) ) );


--XD1L132 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[29]~16
XD1L132 = (!XD1_rd_address & ((XD1_entry_0[29]))) # (XD1_rd_address & (XD1_entry_1[29]));


--XD1L146 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[43]~17
XD1L146 = (!XD1_rd_address & ((XD1_entry_0[43]))) # (XD1_rd_address & (XD1_entry_1[43]));


--W1_m_next.000001000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000
--register power-up is low

W1_m_next.000001000 = DFFEAS(W1L110, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1L90 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector27~0
W1L90 = (W1_m_state.100000000 & ((!XD1L2) # (W1_refresh_request)));


--W1L91 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector27~1
W1L91 = ( W1_refresh_request & ( W1L90 ) ) # ( !W1_refresh_request & ( W1L90 & ( ((!W1L330) # ((!W1L339) # (!W1L332))) # (W1L56) ) ) );


--W1_m_count[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_count[1]
--register power-up is low

W1_m_count[1] = DFFEAS(W1L125, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1L84 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector24~0
W1L84 = (W1_m_state.000000100 & !W1_m_count[1]);


--W1L92 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector27~2
W1L92 = (!W1L91 & ((W1L84) # (W1L90)));


--W1L93 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector27~3
W1L93 = (W1L168 & ((W1L169) # (W1L131)));


--W1L94 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector27~4
W1L94 = ( W1L96 & ( W1L97 & ( (!W1L91 & (!W1L84 & ((!W1L93) # (W1L90)))) ) ) ) # ( !W1L96 & ( W1L97 & ( (!W1L91 & !W1L84) ) ) ) # ( W1L96 & ( !W1L97 & ( (!W1L91 & (!W1L84 & ((W1L93) # (W1L90)))) ) ) ) # ( !W1L96 & ( !W1L97 & ( (W1L90 & (!W1L91 & !W1L84)) ) ) );


--W1L95 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector27~5
W1L95 = ( W1L94 & ( (!W1L92 & ((W1_m_state.000001000))) # (W1L92 & (XD1L146)) ) ) # ( !W1L94 & ( (W1_m_next.000001000 & W1L92) ) );


--W1_m_next.000010000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000
--register power-up is low

W1_m_next.000010000 = DFFEAS(W1L115, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1L98 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector28~0
W1L98 = ( W1_m_next.000010000 & ( (!W1L92 & (((W1_m_state.000010000 & W1L94)))) # (W1L92 & ((!XD1L146) # ((!W1L94)))) ) ) # ( !W1_m_next.000010000 & ( (W1L94 & ((!W1L92 & ((W1_m_state.000010000))) # (W1L92 & (!XD1L146)))) ) );


--W1L100 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector30~0
W1L100 = (W1_init_done & !W1_m_state.000000001);


--W1L88 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector25~0
W1L88 = (!XD1L2 & (W1L100 & !W1_refresh_request));


--W1L132 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector41~1
W1L132 = ( W1L88 ) # ( !W1L88 & ( (W1L131 & (!W1_refresh_request & ((!W1L169) # (W1_m_state.100000000)))) ) );


--XD1L102 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_address~0
XD1L102 = !XD1_rd_address $ (((!W1_f_pop) # (!W1L131)));


--XD1L134 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[31]~18
XD1L134 = (!XD1_rd_address & ((XD1_entry_0[31]))) # (XD1_rd_address & (XD1_entry_1[31]));


--XC2_use_reg is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|use_reg
--register power-up is low

XC2_use_reg = DFFEAS(XC2L97, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC2_address_reg[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[14]
--register power-up is low

XC2_address_reg[14] = DFFEAS(YD1_W_alu_result[14], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  ,  ,  );


--XC2L83 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[32]~0
XC2L83 = (!XC2_use_reg & (YD1_W_alu_result[14])) # (XC2_use_reg & ((XC2_address_reg[14])));


--YC1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|cp_valid~0
YC1L2 = ( ZC1_read_accepted & ( (AC1_rst1 & (YD1_d_write & !ZC1_write_accepted)) ) ) # ( !ZC1_read_accepted & ( (AC1_rst1 & (((YD1_d_write & !ZC1_write_accepted)) # (YD1_d_read))) ) );


--AD1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal0~2
AD1L3 = (!YD1_W_alu_result[17] & (YD1_W_alu_result[16] & (AD1L1 & AD1L2)));


--AD1L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~1
AD1L8 = ( AD1L4 & ( AD1L7 & ( (!YD1_W_alu_result[6] & (!YD1_W_alu_result[5] & (AD1L1 & AD1L2))) ) ) );


--AD1L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal8~0
AD1L12 = (!YD1_W_alu_result[4] & YD1_W_alu_result[6]);


--AD1L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal8~1
AD1L13 = ( AD1L7 & ( AD1L12 & ( (YD1_W_alu_result[5] & (AD1L1 & (AD1L2 & AD1L4))) ) ) );


--AD1L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~1
AD1L5 = (YD1_W_alu_result[11] & !YD1_W_alu_result[12]);


--AD1L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~2
AD1L6 = (AD1L1 & (AD1L2 & (AD1L4 & AD1L5)));


--AD1L16 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[7]~0
AD1L16 = ( AD1L13 & ( AD1L6 ) ) # ( !AD1L13 & ( AD1L6 ) ) # ( AD1L13 & ( !AD1L6 & ( (((YD1_d_read & !ZC1_read_accepted)) # (AD1L8)) # (YD1_W_alu_result[3]) ) ) ) # ( !AD1L13 & ( !AD1L6 & ( AD1L8 ) ) );


--AD1L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~0
AD1L9 = ( AD1L4 & ( AD1L7 & ( (!YD1_W_alu_result[6] & (YD1_W_alu_result[5] & (AD1L1 & AD1L2))) ) ) );


--AD1L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[7]~1
AD1L17 = ( AD1L4 & ( AD1L7 & ( (AD1L1 & (AD1L2 & (!YD1_W_alu_result[6] $ (!YD1_W_alu_result[5])))) ) ) );


--NC8_mem_used[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]
--register power-up is low

NC8_mem_used[7] = DFFEAS(NC8L66, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_d_byteenable[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1]
--register power-up is low

YD1_d_byteenable[1] = DFFEAS(YD1L430, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MC8L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|m0_write~0
MC8L12 = ( XC2_byteen_reg[1] & ( YD1_d_byteenable[1] & ( !NC8_mem_used[7] ) ) ) # ( !XC2_byteen_reg[1] & ( YD1_d_byteenable[1] & ( (!NC8_mem_used[7] & ((!XC2_use_reg) # (XC2_byteen_reg[0]))) ) ) ) # ( XC2_byteen_reg[1] & ( !YD1_d_byteenable[1] & ( (!NC8_mem_used[7] & ((XC2_use_reg) # (YD1_d_byteenable[0]))) ) ) ) # ( !XC2_byteen_reg[1] & ( !YD1_d_byteenable[1] & ( (!NC8_mem_used[7] & ((!XC2_use_reg & (YD1_d_byteenable[0])) # (XC2_use_reg & ((XC2_byteen_reg[0]))))) ) ) );


--MC8L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|m0_write~1
MC8L13 = ( AD1L17 & ( MC8L12 ) ) # ( !AD1L17 & ( MC8L12 & ( (!ZC1L13) # ((!YC1L2) # ((AD1L16) # (AD1L3))) ) ) ) # ( AD1L17 & ( !MC8L12 ) ) # ( !AD1L17 & ( !MC8L12 ) );


--XD1_wr_address is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address
--register power-up is low

XD1_wr_address = DFFEAS(XD1L148, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XD1L1 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|Equal0~0
XD1L1 = (XD1_entries[1] & !XD1_entries[0]);


--ZC1L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read~0
ZC1L12 = (YD1_d_read & !ZC1_read_accepted);


--XD1L3 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|always2~0
XD1L3 = ( !AD1L17 & ( MC8L12 & ( (ZC1L12 & (YC1L2 & (!AD1L3 & !AD1L16))) ) ) );


--XD1L100 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[43]~0
XD1L100 = (XD1_wr_address & (!XD1L1 & ((!MC8L13) # (XD1L3))));


--XD1L54 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[43]~0
XD1L54 = (!XD1_wr_address & (!XD1L1 & ((!MC8L13) # (XD1L3))));


--XD1L8 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[1]~0
XD1L8 = ( MC8L13 & ( XD1L3 & ( (!XD1_entries[1] & (XD1_entries[0] & ((!W1_f_pop) # (!W1L131)))) # (XD1_entries[1] & (!XD1_entries[0] $ (((W1_f_pop & W1L131))))) ) ) ) # ( !MC8L13 & ( XD1L3 & ( (!XD1_entries[1] & (XD1_entries[0] & ((!W1_f_pop) # (!W1L131)))) # (XD1_entries[1] & (!XD1_entries[0] $ (((W1_f_pop & W1L131))))) ) ) ) # ( MC8L13 & ( !XD1L3 & ( !XD1_entries[1] $ (((!W1_f_pop) # ((!W1L131) # (XD1_entries[0])))) ) ) ) # ( !MC8L13 & ( !XD1L3 & ( (!XD1_entries[1] & (XD1_entries[0] & ((!W1_f_pop) # (!W1L131)))) # (XD1_entries[1] & (!XD1_entries[0] $ (((W1_f_pop & W1L131))))) ) ) );


--XD1L6 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[0]~1
XD1L6 = ( MC8L13 & ( XD1L3 & ( (!W1_f_pop & (!XD1_entries[1] & (!XD1_entries[0]))) # (W1_f_pop & (!W1L131 $ (((XD1_entries[0]) # (XD1_entries[1]))))) ) ) ) # ( !MC8L13 & ( XD1L3 & ( (!W1_f_pop & (!XD1_entries[1] & (!XD1_entries[0]))) # (W1_f_pop & (!W1L131 $ (((XD1_entries[0]) # (XD1_entries[1]))))) ) ) ) # ( MC8L13 & ( !XD1L3 & ( !XD1_entries[0] $ (((!W1_f_pop) # (!W1L131))) ) ) ) # ( !MC8L13 & ( !XD1L3 & ( (!W1_f_pop & (!XD1_entries[1] & (!XD1_entries[0]))) # (W1_f_pop & (!W1L131 $ (((XD1_entries[0]) # (XD1_entries[1]))))) ) ) );


--XC2_address_reg[21] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[21]
--register power-up is low

XC2_address_reg[21] = DFFEAS(YD1_W_alu_result[21], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  ,  ,  );


--XC2L90 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[39]~1
XC2L90 = (!XC2_use_reg & (YD1_W_alu_result[21])) # (XC2_use_reg & ((XC2_address_reg[21])));


--XC2_address_reg[22] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[22]
--register power-up is low

XC2_address_reg[22] = DFFEAS(YD1_W_alu_result[22], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  ,  ,  );


--XC2L91 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[40]~2
XC2L91 = (!XC2_use_reg & (YD1_W_alu_result[22])) # (XC2_use_reg & ((XC2_address_reg[22])));


--XD1L143 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[40]~19
XD1L143 = (!XD1_rd_address & ((XD1_entry_0[40]))) # (XD1_rd_address & (XD1_entry_1[40]));


--XC2_address_reg[23] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[23]
--register power-up is low

XC2_address_reg[23] = DFFEAS(YD1_W_alu_result[23], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  ,  ,  );


--XC2L92 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[41]~3
XC2L92 = (!XC2_use_reg & (YD1_W_alu_result[23])) # (XC2_use_reg & ((XC2_address_reg[23])));


--XD1L144 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[41]~20
XD1L144 = (!XD1_rd_address & ((XD1_entry_0[41]))) # (XD1_rd_address & (XD1_entry_1[41]));


--XC2_address_reg[24] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[24]
--register power-up is low

XC2_address_reg[24] = DFFEAS(YD1_W_alu_result[24], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  ,  ,  );


--XC2L93 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[42]~4
XC2L93 = (!XC2_use_reg & (YD1_W_alu_result[24])) # (XC2_use_reg & ((XC2_address_reg[24])));


--XC2_address_reg[11] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[11]
--register power-up is low

XC2_address_reg[11] = DFFEAS(YD1_W_alu_result[11], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  ,  ,  );


--XC2L80 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[29]~5
XC2L80 = (!XC2_use_reg & (YD1_W_alu_result[11])) # (XC2_use_reg & ((XC2_address_reg[11])));


--XC2_address_reg[25] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[25]
--register power-up is low

XC2_address_reg[25] = DFFEAS(YD1_W_alu_result[25], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  ,  ,  );


--XC2L94 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[43]~6
XC2L94 = (!XC2_use_reg & (YD1_W_alu_result[25])) # (XC2_use_reg & ((XC2_address_reg[25])));


--XC2_address_reg[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[12]
--register power-up is low

XC2_address_reg[12] = DFFEAS(YD1_W_alu_result[12], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  ,  ,  );


--XC2L81 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[30]~7
XC2L81 = (!XC2_use_reg & (YD1_W_alu_result[12])) # (XC2_use_reg & ((XC2_address_reg[12])));


--XD1L133 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[30]~21
XD1L133 = (!XD1_rd_address & ((XD1_entry_0[30]))) # (XD1_rd_address & (XD1_entry_1[30]));


--XC2_address_reg[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[13]
--register power-up is low

XC2_address_reg[13] = DFFEAS(YD1_W_alu_result[13], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  ,  ,  );


--XC2L82 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[31]~8
XC2L82 = (!XC2_use_reg & (YD1_W_alu_result[13])) # (XC2_use_reg & ((XC2_address_reg[13])));


--W1L200 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_cs_n~0
W1L200 = ( W1_refresh_request & ( ((!BB1_r_sync_rst & W1L100)) # (W1_active_cs_n) ) ) # ( !W1_refresh_request & ( (W1_active_cs_n & (((!W1L100) # (BB1_r_sync_rst)) # (XD1L2))) ) );


--XD1L135 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[32]~22
XD1L135 = (!XD1_rd_address & ((XD1_entry_0[32]))) # (XD1_rd_address & (XD1_entry_1[32]));


--XC2_address_reg[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[15]
--register power-up is low

XC2_address_reg[15] = DFFEAS(YD1_W_alu_result[15], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  ,  ,  );


--XC2L84 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[33]~9
XC2L84 = (!XC2_use_reg & (YD1_W_alu_result[15])) # (XC2_use_reg & ((XC2_address_reg[15])));


--XD1L136 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[33]~23
XD1L136 = (!XD1_rd_address & ((XD1_entry_0[33]))) # (XD1_rd_address & (XD1_entry_1[33]));


--XC2_address_reg[16] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[16]
--register power-up is low

XC2_address_reg[16] = DFFEAS(YD1_W_alu_result[16], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  ,  ,  );


--XC2L85 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[34]~10
XC2L85 = (!XC2_use_reg & (YD1_W_alu_result[16])) # (XC2_use_reg & ((XC2_address_reg[16])));


--XD1L137 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[34]~24
XD1L137 = (!XD1_rd_address & ((XD1_entry_0[34]))) # (XD1_rd_address & (XD1_entry_1[34]));


--XC2_address_reg[17] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[17]
--register power-up is low

XC2_address_reg[17] = DFFEAS(YD1_W_alu_result[17], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  ,  ,  );


--XC2L86 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[35]~11
XC2L86 = (!XC2_use_reg & (YD1_W_alu_result[17])) # (XC2_use_reg & ((XC2_address_reg[17])));


--XD1L138 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[35]~25
XD1L138 = (!XD1_rd_address & ((XD1_entry_0[35]))) # (XD1_rd_address & (XD1_entry_1[35]));


--XC2_address_reg[18] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[18]
--register power-up is low

XC2_address_reg[18] = DFFEAS(YD1_W_alu_result[18], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  ,  ,  );


--XC2L87 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[36]~12
XC2L87 = (!XC2_use_reg & (YD1_W_alu_result[18])) # (XC2_use_reg & ((XC2_address_reg[18])));


--XD1L139 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[36]~26
XD1L139 = (!XD1_rd_address & ((XD1_entry_0[36]))) # (XD1_rd_address & (XD1_entry_1[36]));


--XC2_address_reg[19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[19]
--register power-up is low

XC2_address_reg[19] = DFFEAS(YD1_W_alu_result[19], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  ,  ,  );


--XC2L88 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[37]~13
XC2L88 = (!XC2_use_reg & (YD1_W_alu_result[19])) # (XC2_use_reg & ((XC2_address_reg[19])));


--XD1L140 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[37]~27
XD1L140 = (!XD1_rd_address & ((XD1_entry_0[37]))) # (XD1_rd_address & (XD1_entry_1[37]));


--XC2_address_reg[20] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[20]
--register power-up is low

XC2_address_reg[20] = DFFEAS(YD1_W_alu_result[20], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  ,  ,  );


--XC2L89 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[38]~14
XC2L89 = (!XC2_use_reg & (YD1_W_alu_result[20])) # (XC2_use_reg & ((XC2_address_reg[20])));


--XC2L70 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[19]~15
XC2L70 = (XC2_use_reg & XC2_address_reg[1]);


--W1_i_state.111 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.111
--register power-up is low

W1_i_state.111 = DFFEAS(W1L71, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BB1_altera_reset_synchronizer_int_chain[4] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]
--register power-up is low

BB1_altera_reset_synchronizer_int_chain[4] = DFFEAS(BB1L8, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--BB1_r_sync_rst_chain[1] is nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst_chain[1]
--register power-up is low

BB1_r_sync_rst_chain[1] = DFFEAS(BB1L17, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--BB1L1 is nios_system:NiosII|altera_reset_controller:rst_controller|WideOr0~0
BB1L1 = ((BB1_r_sync_rst & !BB1_r_sync_rst_chain[1])) # (BB1_altera_reset_synchronizer_int_chain[4]);


--W1L101 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector30~1
W1L101 = (!W1L100 & (W1_m_state.000100000 & ((!W1_m_count[1])))) # (W1L100 & (((W1_m_state.000100000 & !W1_m_count[1])) # (W1_refresh_request)));


--W1L121 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector38~0
W1L121 = ( W1L339 & ( W1L332 & ( (W1_refresh_request & (!W1L56 & (!XD1L2 & W1L330))) ) ) );


--W1L104 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector33~0
W1L104 = (!W1L169 & W1L121);


--W1L85 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector24~1
W1L85 = ( W1_refresh_request & ( (!W1_m_state.100000000 & W1_m_state.000000001) ) ) # ( !W1_refresh_request & ( (!XD1L2 & (!W1_m_state.100000000 & ((W1_m_state.000000001)))) # (XD1L2 & (((W1_m_state.000000001) # (W1_init_done)))) ) );


--W1L86 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector24~2
W1L86 = ( W1L85 & ( (!W1_m_state.000100000 & (((W1L93 & !W1L104)))) # (W1_m_state.000100000 & (!W1_m_count[1] $ (((W1L93 & !W1L104))))) ) ) # ( !W1L85 & ( (W1_m_state.000100000 & !W1_m_count[1]) ) );


--W1L102 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector31~0
W1L102 = (W1_m_next.010000000 & (W1L84 & W1L86));


--W1L103 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector32~0
W1L103 = ( W1_refresh_request & ( (!W1L131 & !W1L169) ) ) # ( !W1_refresh_request & ( (!W1L169 & (((!W1L131) # (W1_m_state.100000000)))) # (W1L169 & (XD1L2 & ((W1_m_state.100000000)))) ) );


--W1_i_state.101 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101
--register power-up is low

W1_i_state.101 = DFFEAS(W1L257, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1L260 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done~0
W1L260 = (W1_i_state.101) # (W1_init_done);


--W1_m_next.000000001 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001
--register power-up is low

W1_m_next.000000001 = DFFEAS(W1L108, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1L87 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector24~3
W1L87 = ( W1L86 & ( W1_m_next.000000001 & ( (W1L84) # (W1_m_state.000000001) ) ) ) # ( !W1L86 & ( W1_m_next.000000001 & ( ((!W1L168) # (W1_m_state.000000001)) # (W1_init_done) ) ) ) # ( W1L86 & ( !W1_m_next.000000001 & ( (W1_m_state.000000001 & !W1L84) ) ) ) # ( !W1L86 & ( !W1_m_next.000000001 & ( ((!W1L168) # (W1_m_state.000000001)) # (W1_init_done) ) ) );


--W1L109 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector34~0
W1L109 = (W1L131 & !W1L169);


--W1L89 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector26~0
W1L89 = ( W1L109 & ( W1_m_count[1] & ( ((!W1L168) # (W1_refresh_request)) # (W1_m_state.000000100) ) ) ) # ( !W1L109 & ( W1_m_count[1] & ( ((!W1L168) # ((W1_m_state.100000000 & W1_refresh_request))) # (W1_m_state.000000100) ) ) ) # ( W1L109 & ( !W1_m_count[1] & ( ((!W1L168) # (W1_refresh_request)) # (W1_m_state.000000100) ) ) ) # ( !W1L109 & ( !W1_m_count[1] & ( (!W1L168) # ((W1_m_state.100000000 & W1_refresh_request)) ) ) );


--W1L319 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next~17
W1L319 = ( W1L332 & ( (!XD1L2 & (((!W1L330) # (!W1L339)) # (W1L56))) ) ) # ( !W1L332 & ( !XD1L2 ) );


--W1L99 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector29~0
W1L99 = ( W1L319 & ( (!W1_m_state.100000000 & (W1_m_state.000100000 & ((W1_m_count[1])))) # (W1_m_state.100000000 & ((!W1_refresh_request) # ((W1_m_state.000100000 & W1_m_count[1])))) ) ) # ( !W1L319 & ( (W1_m_state.000100000 & W1_m_count[1]) ) );


--XC2_address_reg[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[2]
--register power-up is low

XC2_address_reg[2] = DFFEAS(YD1_W_alu_result[2], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  ,  ,  );


--XC2L71 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[20]~16
XC2L71 = (!XC2_use_reg & (YD1_W_alu_result[2])) # (XC2_use_reg & ((XC2_address_reg[2])));


--XC2_address_reg[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[3]
--register power-up is low

XC2_address_reg[3] = DFFEAS(YD1_W_alu_result[3], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  ,  ,  );


--XC2L72 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[21]~17
XC2L72 = (!XC2_use_reg & (YD1_W_alu_result[3])) # (XC2_use_reg & ((XC2_address_reg[3])));


--XC2_address_reg[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[4]
--register power-up is low

XC2_address_reg[4] = DFFEAS(YD1_W_alu_result[4], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  ,  ,  );


--XC2L73 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[22]~18
XC2L73 = (!XC2_use_reg & (YD1_W_alu_result[4])) # (XC2_use_reg & ((XC2_address_reg[4])));


--XC2_address_reg[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[5]
--register power-up is low

XC2_address_reg[5] = DFFEAS(YD1_W_alu_result[5], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  ,  ,  );


--XC2L74 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[23]~19
XC2L74 = (!XC2_use_reg & (YD1_W_alu_result[5])) # (XC2_use_reg & ((XC2_address_reg[5])));


--XC2_address_reg[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[6]
--register power-up is low

XC2_address_reg[6] = DFFEAS(YD1_W_alu_result[6], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  ,  ,  );


--XC2L75 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[24]~20
XC2L75 = (!XC2_use_reg & (YD1_W_alu_result[6])) # (XC2_use_reg & ((XC2_address_reg[6])));


--XC2_address_reg[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[7]
--register power-up is low

XC2_address_reg[7] = DFFEAS(YD1_W_alu_result[7], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  ,  ,  );


--XC2L76 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[25]~21
XC2L76 = (!XC2_use_reg & (YD1_W_alu_result[7])) # (XC2_use_reg & ((XC2_address_reg[7])));


--XC2_address_reg[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[8]
--register power-up is low

XC2_address_reg[8] = DFFEAS(YD1_W_alu_result[8], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  ,  ,  );


--XC2L77 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[26]~22
XC2L77 = (!XC2_use_reg & (YD1_W_alu_result[8])) # (XC2_use_reg & ((XC2_address_reg[8])));


--XC2_address_reg[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[9]
--register power-up is low

XC2_address_reg[9] = DFFEAS(YD1_W_alu_result[9], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  ,  ,  );


--XC2L78 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[27]~23
XC2L78 = (!XC2_use_reg & (YD1_W_alu_result[9])) # (XC2_use_reg & ((XC2_address_reg[9])));


--XC2_address_reg[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[10]
--register power-up is low

XC2_address_reg[10] = DFFEAS(YD1_W_alu_result[10], KF1_outclk_wire[0], !BB1_r_sync_rst,  , XC2L40,  ,  ,  ,  );


--XC2L79 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[28]~24
XC2L79 = (!XC2_use_reg & (YD1_W_alu_result[10])) # (XC2_use_reg & ((XC2_address_reg[10])));


--W1_i_state.000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000
--register power-up is low

W1_i_state.000 = DFFEAS(W1L67, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1L60 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector0~0
W1L60 = (W1_i_state.000 & ((!W1_i_state.101) # (W1_i_cmd[3])));


--W1_ack_refresh_request is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request
--register power-up is low

W1_ack_refresh_request = DFFEAS(W1L83, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_refresh_counter[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]
--register power-up is low

W1_refresh_counter[7] = DFFEAS(W1L356, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_refresh_counter[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]
--register power-up is low

W1_refresh_counter[1] = DFFEAS(W1L6, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_refresh_counter[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]
--register power-up is low

W1_refresh_counter[0] = DFFEAS(W1L363, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_refresh_counter[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]
--register power-up is low

W1_refresh_counter[12] = DFFEAS(W1L364, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_refresh_counter[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]
--register power-up is low

W1_refresh_counter[11] = DFFEAS(W1L365, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_refresh_counter[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]
--register power-up is low

W1_refresh_counter[10] = DFFEAS(W1L366, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_refresh_counter[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]
--register power-up is low

W1_refresh_counter[9] = DFFEAS(W1L367, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_refresh_counter[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]
--register power-up is low

W1_refresh_counter[8] = DFFEAS(W1L358, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1L53 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal0~0
W1L53 = ( W1_refresh_counter[8] & ( (W1_refresh_counter[12] & (!W1_refresh_counter[11] & (!W1_refresh_counter[10] & W1_refresh_counter[9]))) ) );


--W1_refresh_counter[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]
--register power-up is low

W1_refresh_counter[6] = DFFEAS(W1L368, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_refresh_counter[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]
--register power-up is low

W1_refresh_counter[5] = DFFEAS(W1L369, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_refresh_counter[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]
--register power-up is low

W1_refresh_counter[4] = DFFEAS(W1L370, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_refresh_counter[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]
--register power-up is low

W1_refresh_counter[3] = DFFEAS(W1L371, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_refresh_counter[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]
--register power-up is low

W1_refresh_counter[2] = DFFEAS(W1L50, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1L54 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal0~1
W1L54 = ( !W1_refresh_counter[2] & ( (!W1_refresh_counter[6] & (!W1_refresh_counter[5] & (!W1_refresh_counter[4] & W1_refresh_counter[3]))) ) );


--W1L55 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal0~2
W1L55 = ( W1L54 & ( (W1_refresh_counter[7] & (!W1_refresh_counter[1] & (!W1_refresh_counter[0] & W1L53))) ) );


--W1L373 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request~0
W1L373 = (W1_init_done & (!W1_ack_refresh_request & ((W1L55) # (W1_refresh_request))));


--W1L116 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector36~0
W1L116 = ( W1L332 & ( W1L120 & ( ((!W1L56 & (W1L330 & W1L339))) # (XD1L2) ) ) ) # ( !W1L332 & ( W1L120 & ( XD1L2 ) ) );


--W1L117 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector36~1
W1L117 = (!W1_m_state.001000000 & !W1L116);


--W1L118 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector36~2
W1L118 = ( W1L117 & ( (W1_m_next.010000000 & ((!W1L273) # ((!W1L169 & !W1L121)))) ) ) # ( !W1L117 & ( W1_m_next.010000000 ) );


--W1L119 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector36~3
W1L119 = ((W1L100 & W1_refresh_request)) # (W1L118);


--W1_i_state.001 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.001
--register power-up is low

W1_i_state.001 = DFFEAS(W1L68, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_i_state.011 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.011
--register power-up is low

W1_i_state.011 = DFFEAS(W1L70, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1L62 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector2~0
W1L62 = ( !W1_i_state.011 & ( (W1_i_state.000 & (!W1_i_state.001 & ((!W1_i_state.101) # (W1_i_cmd[1])))) ) );


--W1L61 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector1~0
W1L61 = (W1_i_state.000 & (!W1_i_state.011 & ((!W1_i_state.101) # (W1_i_cmd[2]))));


--W1_i_state.010 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.010
--register power-up is low

W1_i_state.010 = DFFEAS(W1L69, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1L63 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector3~0
W1L63 = ( !W1_i_state.010 & ( (W1_i_state.000 & (!W1_i_state.011 & ((!W1_i_state.101) # (W1_i_cmd[0])))) ) );


--W1L226 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|comb~0
W1L226 = (!MC8L13 & ((!XC2_use_reg & ((!YD1_d_byteenable[1]))) # (XC2_use_reg & (!XC2_byteen_reg[1]))));


--W1L227 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|comb~1
W1L227 = (!MC8L13 & ((!XC2_use_reg & (!YD1_d_byteenable[0])) # (XC2_use_reg & ((!XC2_byteen_reg[0])))));


--FB3_cur_test_clk is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:DAC_Left_Right_Clock_Edges|cur_test_clk
--register power-up is low

FB3_cur_test_clk = DFFEAS(AUD_DACLRCK, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB3_empty_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff
--register power-up is low

NB3_empty_dff = DFFEAS(NB3L2, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB4_empty_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff
--register power-up is low

NB4_empty_dff = DFFEAS(NB4L2, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--FB3_last_test_clk is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:DAC_Left_Right_Clock_Edges|last_test_clk
--register power-up is low

FB3_last_test_clk = DFFEAS(FB3_cur_test_clk, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--HB1_read_left_channel is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|read_left_channel
HB1_read_left_channel = ( R1_done_dac_channel_sync & ( (FB3_cur_test_clk & (NB3_empty_dff & (NB4_empty_dff & !FB3_last_test_clk))) ) );


--HB1_left_channel_was_read is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_was_read
--register power-up is low

HB1_left_channel_was_read = DFFEAS(HB1L120, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--HB1L122 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|read_right_channel~0
HB1L122 = (!FB3_cur_test_clk & (FB3_last_test_clk & (R1_done_dac_channel_sync & HB1_left_channel_was_read)));


--HB1L91 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~0
HB1L91 = ( HB1_data_out_shift_reg[14] & ( (!HB1_read_left_channel & (((!HB1L122) # (QB4_q_b[15])))) # (HB1_read_left_channel & (QB3_q_b[15])) ) ) # ( !HB1_data_out_shift_reg[14] & ( (!HB1_read_left_channel & (((QB4_q_b[15] & HB1L122)))) # (HB1_read_left_channel & (QB3_q_b[15])) ) );


--HB1L65 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|always4~0
HB1L65 = (R1_done_dac_channel_sync & (!FB3_cur_test_clk $ (!FB3_last_test_clk)));


--HB1L81 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[8]~1
HB1L81 = (!R1L6) # ((!HB1_read_left_channel & (!HB1L122 & HB1L65)));


--FB1_last_test_clk is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges|last_test_clk
--register power-up is low

FB1_last_test_clk = DFFEAS(FB1_cur_test_clk, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--FB1_cur_test_clk is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges|cur_test_clk
--register power-up is low

FB1_cur_test_clk = DFFEAS(AUD_BCLK, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--HB1L82 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[8]~2
HB1L82 = (!HB1L65 & ((!FB1_last_test_clk) # (FB1_cur_test_clk)));


--HB1L83 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[8]~3
HB1L83 = (!R1L6) # (!HB1L82);


--YD1_d_writedata[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3]
--register power-up is low

YD1_d_writedata[3] = DFFEAS(DE2_q_b[3], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--R1L5 is nios_system:NiosII|nios_system_audio_0:audio_0|clear_write_fifos~0
R1L5 = (!BB1_r_sync_rst & YD1_d_writedata[3]);


--R1L1 is nios_system:NiosII|nios_system_audio_0:audio_0|Equal0~0
R1L1 = (!YD1_W_alu_result[2] & !YD1_W_alu_result[3]);


--NC1_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

NC1_mem_used[1] = DFFEAS(NC1L5, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HB1L66 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~0
HB1L66 = (YD1_W_alu_result[4] & (AD1L10 & (AC1_rst1 & !NC1_mem_used[1])));


--R1L14 is nios_system:NiosII|nios_system_audio_0:audio_0|read_interrupt_en~0
R1L14 = ((R1L1 & (ZC1L13 & HB1L66))) # (BB1_r_sync_rst);


--YD1_R_ctrl_shift_rot is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot
--register power-up is low

YD1_R_ctrl_shift_rot = DFFEAS(YD1L290, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_R_ctrl_logic is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_logic
--register power-up is low

YD1_R_ctrl_logic = DFFEAS(YD1L275, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_R_logic_op[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1]
--register power-up is low

YD1_R_logic_op[1] = DFFEAS(YD1L343, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_R_logic_op[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0]
--register power-up is low

YD1_R_logic_op[0] = DFFEAS(YD1L342, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_E_src1[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4]
--register power-up is low

YD1_E_src1[4] = DFFEAS(YD1L768, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_E_src2[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[4]
--register power-up is low

YD1_E_src2[4] = DFFEAS(YD1L819, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L402 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[4]~0
YD1L402 = (!YD1_E_src1[4] & ((!YD1_R_logic_op[1] & (!YD1_R_logic_op[0] & !YD1_E_src2[4])) # (YD1_R_logic_op[1] & ((YD1_E_src2[4]))))) # (YD1_E_src1[4] & (!YD1_R_logic_op[1] $ (((!YD1_R_logic_op[0]) # (!YD1_E_src2[4])))));


--YD1L356 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[4]~0
YD1L356 = ( YD1L102 & ( (!YD1_R_ctrl_shift_rot & ((!YD1_R_ctrl_logic) # ((YD1L402)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[4])))) ) ) # ( !YD1L102 & ( (!YD1_R_ctrl_shift_rot & (YD1_R_ctrl_logic & ((YD1L402)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[4])))) ) );


--YD1_R_ctrl_rd_ctl_reg is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg
--register power-up is low

YD1_R_ctrl_rd_ctl_reg = DFFEAS(YD1_D_op_rdctl, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_R_ctrl_br_cmp is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp
--register power-up is low

YD1_R_ctrl_br_cmp = DFFEAS(YD1L251, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L384 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result~1
YD1L384 = (YD1_R_ctrl_br_cmp) # (YD1_R_ctrl_rd_ctl_reg);


--YD1_E_src1[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6]
--register power-up is low

YD1_E_src1[6] = DFFEAS(YD1L770, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L404 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[6]~1
YD1L404 = (!YD1_E_src1[6] & ((!YD1_R_logic_op[1] & (!YD1_R_logic_op[0] & !YD1_E_src2[6])) # (YD1_R_logic_op[1] & ((YD1_E_src2[6]))))) # (YD1_E_src1[6] & (!YD1_R_logic_op[1] $ (((!YD1_R_logic_op[0]) # (!YD1_E_src2[6])))));


--YD1L358 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[6]~2
YD1L358 = ( YD1L106 & ( (!YD1_R_ctrl_shift_rot & ((!YD1_R_ctrl_logic) # ((YD1L404)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[6])))) ) ) # ( !YD1L106 & ( (!YD1_R_ctrl_shift_rot & (YD1_R_ctrl_logic & ((YD1L404)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[6])))) ) );


--YD1_E_src1[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5]
--register power-up is low

YD1_E_src1[5] = DFFEAS(YD1L769, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L403 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[5]~2
YD1L403 = (!YD1_E_src2[5] & ((!YD1_R_logic_op[1] & (!YD1_R_logic_op[0] & !YD1_E_src1[5])) # (YD1_R_logic_op[1] & ((YD1_E_src1[5]))))) # (YD1_E_src2[5] & (!YD1_R_logic_op[1] $ (((!YD1_R_logic_op[0]) # (!YD1_E_src1[5])))));


--YD1L357 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[5]~3
YD1L357 = ( YD1L110 & ( (!YD1_R_ctrl_shift_rot & ((!YD1_R_ctrl_logic) # ((YD1L403)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[5])))) ) ) # ( !YD1L110 & ( (!YD1_R_ctrl_shift_rot & (YD1_R_ctrl_logic & ((YD1L403)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[5])))) ) );


--YD1_E_src1[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20]
--register power-up is low

YD1_E_src1[20] = DFFEAS(YD1L784, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L418 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[20]~3
YD1L418 = (!YD1_E_src1[20] & ((!YD1_R_logic_op[1] & (!YD1_R_logic_op[0] & !YD1_E_src2[20])) # (YD1_R_logic_op[1] & ((YD1_E_src2[20]))))) # (YD1_E_src1[20] & (!YD1_R_logic_op[1] $ (((!YD1_R_logic_op[0]) # (!YD1_E_src2[20])))));


--YD1L372 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[20]~4
YD1L372 = ( YD1L114 & ( (!YD1_R_ctrl_shift_rot & ((!YD1_R_ctrl_logic) # ((YD1L418)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[20])))) ) ) # ( !YD1L114 & ( (!YD1_R_ctrl_shift_rot & (YD1_R_ctrl_logic & ((YD1L418)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[20])))) ) );


--YD1_E_src1[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25]
--register power-up is low

YD1_E_src1[25] = DFFEAS(YD1L789, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L423 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[25]~4
YD1L423 = (!YD1_E_src1[25] & ((!YD1_R_logic_op[1] & (!YD1_R_logic_op[0] & !YD1_E_src2[25])) # (YD1_R_logic_op[1] & ((YD1_E_src2[25]))))) # (YD1_E_src1[25] & (!YD1_R_logic_op[1] $ (((!YD1_R_logic_op[0]) # (!YD1_E_src2[25])))));


--YD1L377 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[25]~5
YD1L377 = ( YD1L118 & ( (!YD1_R_ctrl_shift_rot & ((!YD1_R_ctrl_logic) # ((YD1L423)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[25])))) ) ) # ( !YD1L118 & ( (!YD1_R_ctrl_shift_rot & (YD1_R_ctrl_logic & ((YD1L423)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[25])))) ) );


--YD1_E_src1[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21]
--register power-up is low

YD1_E_src1[21] = DFFEAS(YD1L785, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L419 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[21]~5
YD1L419 = (!YD1_E_src2[21] & ((!YD1_R_logic_op[1] & (!YD1_R_logic_op[0] & !YD1_E_src1[21])) # (YD1_R_logic_op[1] & ((YD1_E_src1[21]))))) # (YD1_E_src2[21] & (!YD1_R_logic_op[1] $ (((!YD1_R_logic_op[0]) # (!YD1_E_src1[21])))));


--YD1L373 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[21]~6
YD1L373 = ( YD1L122 & ( (!YD1_R_ctrl_shift_rot & ((!YD1_R_ctrl_logic) # ((YD1L419)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[21])))) ) ) # ( !YD1L122 & ( (!YD1_R_ctrl_shift_rot & (YD1_R_ctrl_logic & ((YD1L419)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[21])))) ) );


--YD1_E_src1[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18]
--register power-up is low

YD1_E_src1[18] = DFFEAS(YD1L782, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L416 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[18]~6
YD1L416 = (!YD1_E_src2[18] & ((!YD1_R_logic_op[1] & (!YD1_R_logic_op[0] & !YD1_E_src1[18])) # (YD1_R_logic_op[1] & ((YD1_E_src1[18]))))) # (YD1_E_src2[18] & (!YD1_R_logic_op[1] $ (((!YD1_R_logic_op[0]) # (!YD1_E_src1[18])))));


--YD1L370 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[18]~7
YD1L370 = ( YD1L126 & ( (!YD1_R_ctrl_shift_rot & ((!YD1_R_ctrl_logic) # ((YD1L416)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[18])))) ) ) # ( !YD1L126 & ( (!YD1_R_ctrl_shift_rot & (YD1_R_ctrl_logic & ((YD1L416)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[18])))) ) );


--YD1_E_src1[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19]
--register power-up is low

YD1_E_src1[19] = DFFEAS(YD1L783, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L417 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[19]~7
YD1L417 = (!YD1_E_src2[19] & ((!YD1_R_logic_op[1] & (!YD1_R_logic_op[0] & !YD1_E_src1[19])) # (YD1_R_logic_op[1] & ((YD1_E_src1[19]))))) # (YD1_E_src2[19] & (!YD1_R_logic_op[1] $ (((!YD1_R_logic_op[0]) # (!YD1_E_src1[19])))));


--YD1L371 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[19]~8
YD1L371 = ( YD1L130 & ( (!YD1_R_ctrl_shift_rot & ((!YD1_R_ctrl_logic) # ((YD1L417)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[19])))) ) ) # ( !YD1L130 & ( (!YD1_R_ctrl_shift_rot & (YD1_R_ctrl_logic & ((YD1L417)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[19])))) ) );


--YD1_E_src1[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22]
--register power-up is low

YD1_E_src1[22] = DFFEAS(YD1L786, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L420 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[22]~8
YD1L420 = (!YD1_E_src2[22] & ((!YD1_R_logic_op[1] & (!YD1_R_logic_op[0] & !YD1_E_src1[22])) # (YD1_R_logic_op[1] & ((YD1_E_src1[22]))))) # (YD1_E_src2[22] & (!YD1_R_logic_op[1] $ (((!YD1_R_logic_op[0]) # (!YD1_E_src1[22])))));


--YD1L374 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[22]~9
YD1L374 = ( YD1L134 & ( (!YD1_R_ctrl_shift_rot & ((!YD1_R_ctrl_logic) # ((YD1L420)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[22])))) ) ) # ( !YD1L134 & ( (!YD1_R_ctrl_shift_rot & (YD1_R_ctrl_logic & ((YD1L420)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[22])))) ) );


--YD1_E_src1[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23]
--register power-up is low

YD1_E_src1[23] = DFFEAS(YD1L787, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L421 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[23]~9
YD1L421 = (!YD1_E_src2[23] & ((!YD1_R_logic_op[1] & (!YD1_R_logic_op[0] & !YD1_E_src1[23])) # (YD1_R_logic_op[1] & ((YD1_E_src1[23]))))) # (YD1_E_src2[23] & (!YD1_R_logic_op[1] $ (((!YD1_R_logic_op[0]) # (!YD1_E_src1[23])))));


--YD1L375 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[23]~10
YD1L375 = ( YD1L138 & ( (!YD1_R_ctrl_shift_rot & ((!YD1_R_ctrl_logic) # ((YD1L421)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[23])))) ) ) # ( !YD1L138 & ( (!YD1_R_ctrl_shift_rot & (YD1_R_ctrl_logic & ((YD1L421)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[23])))) ) );


--YD1_E_src1[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26]
--register power-up is low

YD1_E_src1[26] = DFFEAS(YD1L790, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L424 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[26]~10
YD1L424 = (!YD1_E_src1[26] & ((!YD1_R_logic_op[1] & (!YD1_R_logic_op[0] & !YD1_E_src2[26])) # (YD1_R_logic_op[1] & ((YD1_E_src2[26]))))) # (YD1_E_src1[26] & (!YD1_R_logic_op[1] $ (((!YD1_R_logic_op[0]) # (!YD1_E_src2[26])))));


--YD1L378 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[26]~11
YD1L378 = ( YD1L142 & ( (!YD1_R_ctrl_shift_rot & ((!YD1_R_ctrl_logic) # ((YD1L424)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[26])))) ) ) # ( !YD1L142 & ( (!YD1_R_ctrl_shift_rot & (YD1_R_ctrl_logic & ((YD1L424)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[26])))) ) );


--YD1_E_src1[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[24]
--register power-up is low

YD1_E_src1[24] = DFFEAS(YD1L788, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L422 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[24]~11
YD1L422 = (!YD1_E_src2[24] & ((!YD1_R_logic_op[1] & (!YD1_R_logic_op[0] & !YD1_E_src1[24])) # (YD1_R_logic_op[1] & ((YD1_E_src1[24]))))) # (YD1_E_src2[24] & (!YD1_R_logic_op[1] $ (((!YD1_R_logic_op[0]) # (!YD1_E_src1[24])))));


--YD1L376 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[24]~12
YD1L376 = ( YD1L146 & ( (!YD1_R_ctrl_shift_rot & ((!YD1_R_ctrl_logic) # ((YD1L422)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[24])))) ) ) # ( !YD1L146 & ( (!YD1_R_ctrl_shift_rot & (YD1_R_ctrl_logic & ((YD1L422)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[24])))) ) );


--YD1_E_src1[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[13]
--register power-up is low

YD1_E_src1[13] = DFFEAS(YD1L777, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L411 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[13]~12
YD1L411 = (!YD1_E_src1[13] & ((!YD1_R_logic_op[1] & (!YD1_R_logic_op[0] & !YD1_E_src2[13])) # (YD1_R_logic_op[1] & ((YD1_E_src2[13]))))) # (YD1_E_src1[13] & (!YD1_R_logic_op[1] $ (((!YD1_R_logic_op[0]) # (!YD1_E_src2[13])))));


--YD1L365 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[13]~13
YD1L365 = ( YD1L150 & ( (!YD1_R_ctrl_shift_rot & ((!YD1_R_ctrl_logic) # ((YD1L411)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[13])))) ) ) # ( !YD1L150 & ( (!YD1_R_ctrl_shift_rot & (YD1_R_ctrl_logic & ((YD1L411)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[13])))) ) );


--YD1_E_src1[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[14]
--register power-up is low

YD1_E_src1[14] = DFFEAS(YD1L778, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L412 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[14]~13
YD1L412 = (!YD1_E_src1[14] & ((!YD1_R_logic_op[1] & (!YD1_R_logic_op[0] & !YD1_E_src2[14])) # (YD1_R_logic_op[1] & ((YD1_E_src2[14]))))) # (YD1_E_src1[14] & (!YD1_R_logic_op[1] $ (((!YD1_R_logic_op[0]) # (!YD1_E_src2[14])))));


--YD1L366 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[14]~14
YD1L366 = ( YD1L154 & ( (!YD1_R_ctrl_shift_rot & ((!YD1_R_ctrl_logic) # ((YD1L412)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[14])))) ) ) # ( !YD1L154 & ( (!YD1_R_ctrl_shift_rot & (YD1_R_ctrl_logic & ((YD1L412)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[14])))) ) );


--YD1_E_src1[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15]
--register power-up is low

YD1_E_src1[15] = DFFEAS(YD1L779, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L413 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[15]~14
YD1L413 = (!YD1_E_src1[15] & ((!YD1_R_logic_op[1] & (!YD1_R_logic_op[0] & !YD1_E_src2[15])) # (YD1_R_logic_op[1] & ((YD1_E_src2[15]))))) # (YD1_E_src1[15] & (!YD1_R_logic_op[1] $ (((!YD1_R_logic_op[0]) # (!YD1_E_src2[15])))));


--YD1L367 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[15]~15
YD1L367 = ( YD1L158 & ( (!YD1_R_ctrl_shift_rot & ((!YD1_R_ctrl_logic) # ((YD1L413)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[15])))) ) ) # ( !YD1L158 & ( (!YD1_R_ctrl_shift_rot & (YD1_R_ctrl_logic & ((YD1L413)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[15])))) ) );


--YD1_E_src1[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17]
--register power-up is low

YD1_E_src1[17] = DFFEAS(YD1L781, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L415 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[17]~15
YD1L415 = (!YD1_E_src1[17] & ((!YD1_R_logic_op[1] & (!YD1_R_logic_op[0] & !YD1_E_src2[17])) # (YD1_R_logic_op[1] & ((YD1_E_src2[17]))))) # (YD1_E_src1[17] & (!YD1_R_logic_op[1] $ (((!YD1_R_logic_op[0]) # (!YD1_E_src2[17])))));


--YD1L369 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[17]~16
YD1L369 = ( YD1L162 & ( (!YD1_R_ctrl_shift_rot & ((!YD1_R_ctrl_logic) # ((YD1L415)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[17])))) ) ) # ( !YD1L162 & ( (!YD1_R_ctrl_shift_rot & (YD1_R_ctrl_logic & ((YD1L415)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[17])))) ) );


--YD1_E_src1[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16]
--register power-up is low

YD1_E_src1[16] = DFFEAS(YD1L780, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L414 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[16]~16
YD1L414 = (!YD1_E_src2[16] & ((!YD1_R_logic_op[1] & (!YD1_R_logic_op[0] & !YD1_E_src1[16])) # (YD1_R_logic_op[1] & ((YD1_E_src1[16]))))) # (YD1_E_src2[16] & (!YD1_R_logic_op[1] $ (((!YD1_R_logic_op[0]) # (!YD1_E_src1[16])))));


--YD1L368 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[16]~17
YD1L368 = ( YD1L166 & ( (!YD1_R_ctrl_shift_rot & ((!YD1_R_ctrl_logic) # ((YD1L414)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[16])))) ) ) # ( !YD1L166 & ( (!YD1_R_ctrl_shift_rot & (YD1_R_ctrl_logic & ((YD1L414)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[16])))) ) );


--YD1_E_src1[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7]
--register power-up is low

YD1_E_src1[7] = DFFEAS(YD1L771, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L405 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[7]~17
YD1L405 = (!YD1_E_src1[7] & ((!YD1_R_logic_op[1] & (!YD1_R_logic_op[0] & !YD1_E_src2[7])) # (YD1_R_logic_op[1] & ((YD1_E_src2[7]))))) # (YD1_E_src1[7] & (!YD1_R_logic_op[1] $ (((!YD1_R_logic_op[0]) # (!YD1_E_src2[7])))));


--YD1L359 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[7]~18
YD1L359 = ( YD1L170 & ( (!YD1_R_ctrl_shift_rot & ((!YD1_R_ctrl_logic) # ((YD1L405)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[7])))) ) ) # ( !YD1L170 & ( (!YD1_R_ctrl_shift_rot & (YD1_R_ctrl_logic & ((YD1L405)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[7])))) ) );


--YD1_E_src1[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8]
--register power-up is low

YD1_E_src1[8] = DFFEAS(YD1L772, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L406 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[8]~18
YD1L406 = (!YD1_E_src1[8] & ((!YD1_R_logic_op[1] & (!YD1_R_logic_op[0] & !YD1_E_src2[8])) # (YD1_R_logic_op[1] & ((YD1_E_src2[8]))))) # (YD1_E_src1[8] & (!YD1_R_logic_op[1] $ (((!YD1_R_logic_op[0]) # (!YD1_E_src2[8])))));


--YD1L360 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[8]~19
YD1L360 = ( YD1L174 & ( (!YD1_R_ctrl_shift_rot & ((!YD1_R_ctrl_logic) # ((YD1L406)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[8])))) ) ) # ( !YD1L174 & ( (!YD1_R_ctrl_shift_rot & (YD1_R_ctrl_logic & ((YD1L406)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[8])))) ) );


--YD1_E_src1[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9]
--register power-up is low

YD1_E_src1[9] = DFFEAS(YD1L773, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L407 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[9]~19
YD1L407 = (!YD1_E_src1[9] & ((!YD1_R_logic_op[1] & (!YD1_R_logic_op[0] & !YD1_E_src2[9])) # (YD1_R_logic_op[1] & ((YD1_E_src2[9]))))) # (YD1_E_src1[9] & (!YD1_R_logic_op[1] $ (((!YD1_R_logic_op[0]) # (!YD1_E_src2[9])))));


--YD1L361 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[9]~20
YD1L361 = ( YD1L178 & ( (!YD1_R_ctrl_shift_rot & ((!YD1_R_ctrl_logic) # ((YD1L407)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[9])))) ) ) # ( !YD1L178 & ( (!YD1_R_ctrl_shift_rot & (YD1_R_ctrl_logic & ((YD1L407)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[9])))) ) );


--YD1_E_src1[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10]
--register power-up is low

YD1_E_src1[10] = DFFEAS(YD1L774, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L408 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[10]~20
YD1L408 = (!YD1_E_src1[10] & ((!YD1_R_logic_op[1] & (!YD1_R_logic_op[0] & !YD1_E_src2[10])) # (YD1_R_logic_op[1] & ((YD1_E_src2[10]))))) # (YD1_E_src1[10] & (!YD1_R_logic_op[1] $ (((!YD1_R_logic_op[0]) # (!YD1_E_src2[10])))));


--YD1L362 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[10]~21
YD1L362 = ( YD1L182 & ( (!YD1_R_ctrl_shift_rot & ((!YD1_R_ctrl_logic) # ((YD1L408)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[10])))) ) ) # ( !YD1L182 & ( (!YD1_R_ctrl_shift_rot & (YD1_R_ctrl_logic & ((YD1L408)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[10])))) ) );


--YD1_E_src1[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11]
--register power-up is low

YD1_E_src1[11] = DFFEAS(YD1L775, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L409 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[11]~21
YD1L409 = (!YD1_E_src1[11] & ((!YD1_R_logic_op[1] & (!YD1_R_logic_op[0] & !YD1_E_src2[11])) # (YD1_R_logic_op[1] & ((YD1_E_src2[11]))))) # (YD1_E_src1[11] & (!YD1_R_logic_op[1] $ (((!YD1_R_logic_op[0]) # (!YD1_E_src2[11])))));


--YD1L363 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[11]~22
YD1L363 = ( YD1L186 & ( (!YD1_R_ctrl_shift_rot & ((!YD1_R_ctrl_logic) # ((YD1L409)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[11])))) ) ) # ( !YD1L186 & ( (!YD1_R_ctrl_shift_rot & (YD1_R_ctrl_logic & ((YD1L409)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[11])))) ) );


--YD1_E_src1[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[12]
--register power-up is low

YD1_E_src1[12] = DFFEAS(YD1L776, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L410 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[12]~22
YD1L410 = (!YD1_E_src1[12] & ((!YD1_R_logic_op[1] & (!YD1_R_logic_op[0] & !YD1_E_src2[12])) # (YD1_R_logic_op[1] & ((YD1_E_src2[12]))))) # (YD1_E_src1[12] & (!YD1_R_logic_op[1] $ (((!YD1_R_logic_op[0]) # (!YD1_E_src2[12])))));


--YD1L364 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[12]~23
YD1L364 = ( YD1L190 & ( (!YD1_R_ctrl_shift_rot & ((!YD1_R_ctrl_logic) # ((YD1L410)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[12])))) ) ) # ( !YD1L190 & ( (!YD1_R_ctrl_shift_rot & (YD1_R_ctrl_logic & ((YD1L410)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[12])))) ) );


--YD1_E_new_inst is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst
--register power-up is low

YD1_E_new_inst = DFFEAS(YD1_R_valid, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L1063 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write_nxt~0
YD1L1063 = (YD1_E_new_inst & YD1_R_ctrl_st);


--ZC1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~0
ZC1L1 = (!ZC1_write_accepted & !YD1_d_read);


--PC10_wait_latency_counter[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|wait_latency_counter[0]
--register power-up is low

PC10_wait_latency_counter[0] = DFFEAS(PC10L10, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC11_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

NC11_mem_used[1] = DFFEAS(NC11L7, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MC10L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_s1_agent|m0_write~0
MC10L1 = (!YD1_W_alu_result[4] & (AD1L9 & !NC11_mem_used[1]));


--PC10_wait_latency_counter[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|wait_latency_counter[1]
--register power-up is low

PC10_wait_latency_counter[1] = DFFEAS(PC10L11, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0
SC1L10 = ( MC10L1 & ( !PC10_wait_latency_counter[1] & ( (AC1_rst1 & (!PC10_wait_latency_counter[0] $ (((!ZC1L13) # (!YC1L2))))) ) ) );


--AD1L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal5~1
AD1L11 = (!YD1_W_alu_result[4] & AD1L10);


--S1_s_serial_transfer.STATE_1_PRE_WRITE is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_1_PRE_WRITE
--register power-up is low

S1_s_serial_transfer.STATE_1_PRE_WRITE = DFFEAS(S1L106, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--S1L1 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Equal1~0
S1L1 = (YD1_W_alu_result[2] & YD1_W_alu_result[3]);


--S1L117 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|waitrequest~0
S1L117 = ( !S1_s_serial_transfer.STATE_1_PRE_WRITE & ( S1L1 & ( (!YD1_W_alu_result[4] & (AD1L10 & (ZC1L13 & S1L28))) ) ) );


--S1L118 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|waitrequest~1
S1L118 = ( S1L1 & ( !S1_s_serial_transfer.STATE_6_POST_READ & ( (!YD1_W_alu_result[4] & (AD1L10 & (ZC1L12 & S1L28))) ) ) );


--MC10L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_s1_agent|m0_write~1
MC10L2 = (ZC1L13 & YC1L2);


--PC7_wait_latency_counter[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0]
--register power-up is low

PC7_wait_latency_counter[0] = DFFEAS(PC7L17, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC7_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

NC7_mem_used[1] = DFFEAS(NC7L7, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC7_wait_latency_counter[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[1]
--register power-up is low

PC7_wait_latency_counter[1] = DFFEAS(PC7L18, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC7L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|read_latency_shift_reg~0
PC7L12 = ( !NC7_mem_used[1] & ( !PC7_wait_latency_counter[1] & ( (YD1_W_alu_result[4] & (AD1L9 & (!MC10L2 $ (!PC7_wait_latency_counter[0])))) ) ) );


--SC1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0
SC1L2 = ( S1L118 & ( PC7L12 & ( AC1_rst1 ) ) ) # ( !S1L118 & ( PC7L12 & ( ((!NC2_mem_used[1] & (AD1L11 & !S1L117))) # (AC1_rst1) ) ) ) # ( !S1L118 & ( !PC7L12 & ( (!NC2_mem_used[1] & (AD1L11 & !S1L117)) ) ) );


--NC4_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

NC4_mem_used[1] = DFFEAS(NC4L5, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~0
AD1L14 = (!YD1_W_alu_result[3] & (YD1_d_read & !ZC1_read_accepted));


--PC4_wait_latency_counter[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]
--register power-up is low

PC4_wait_latency_counter[1] = DFFEAS(PC4L10, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC4_wait_latency_counter[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]
--register power-up is low

PC4_wait_latency_counter[0] = DFFEAS(PC4L11, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC4L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_waitrequest_generated~0
PC4L4 = ( PC4_wait_latency_counter[0] & ( MC10L2 & ( (!PC4_wait_latency_counter[1] & ((!AD1L13) # ((!AD1L14) # (NC4_mem_used[1])))) ) ) ) # ( !PC4_wait_latency_counter[0] & ( MC10L2 & ( (AD1L13 & (AD1L14 & (!NC4_mem_used[1] & !PC4_wait_latency_counter[1]))) ) ) ) # ( PC4_wait_latency_counter[0] & ( !MC10L2 & ( !PC4_wait_latency_counter[1] ) ) );


--SC1L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1
SC1L11 = ( AD1L13 & ( (!YD1_W_alu_result[3] & (AC1_rst1 & (YD1_d_read & !ZC1_read_accepted))) ) );


--NC3_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

NC3_mem_used[1] = DFFEAS(NC3L5, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_av_waitrequest is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest
--register power-up is low

U1_av_waitrequest = DFFEAS(U1L64, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~2
SC1L12 = (YD1_W_alu_result[3] & (AD1L13 & (!NC3_mem_used[1] & U1_av_waitrequest)));


--PC9_wait_latency_counter[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]
--register power-up is low

PC9_wait_latency_counter[0] = DFFEAS(PC9L11, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC10_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

NC10_mem_used[1] = DFFEAS(NC10L5, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC9_wait_latency_counter[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]
--register power-up is low

PC9_wait_latency_counter[1] = DFFEAS(PC9L12, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~3
SC1L13 = ( !NC10_mem_used[1] & ( !PC9_wait_latency_counter[1] & ( (AC1_rst1 & (AD1L8 & (!MC10L2 $ (!PC9_wait_latency_counter[0])))) ) ) );


--MD1_top_priority_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]
--register power-up is low

MD1_top_priority_reg[0] = DFFEAS(MD1L6, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1_top_priority_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]
--register power-up is low

MD1_top_priority_reg[1] = DFFEAS(MD1L7, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BD1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~0
BD1L1 = (!YD1_F_pc[10] & (YD1_F_pc[9] & (!YD1_F_pc[12] & !YD1_F_pc[23])));


--YD1_F_pc[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[24]
--register power-up is low

YD1_F_pc[24] = DFFEAS(YD1L721, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1_W_valid,  ,  ,  ,  );


--YD1_F_pc[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[14]
--register power-up is low

YD1_F_pc[14] = DFFEAS(YD1L711, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1_W_valid,  ,  ,  ,  );


--BD1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~1
BD1L2 = ( !YD1_F_pc[20] & ( !YD1_F_pc[19] & ( (!YD1_F_pc[24] & (YD1_F_pc[14] & (!YD1_F_pc[22] & !YD1_F_pc[21]))) ) ) );


--BD1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~2
BD1L3 = ( !YD1_F_pc[13] & ( !YD1_F_pc[11] & ( (!YD1_F_pc[18] & (!YD1_F_pc[17] & (!YD1_F_pc[16] & YD1_F_pc[15]))) ) ) );


--YD1_i_read is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read
--register power-up is low

YD1_i_read = DFFEAS(YD1L1103, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC2_read_accepted is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted
--register power-up is low

ZC2_read_accepted = DFFEAS(ZC2L7, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~0
VC1L15 = (AC1_rst1 & (!YD1_i_read & !ZC2_read_accepted));


--MD1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|grant[0]~0
MD1L1 = ( BD1L3 & ( VC1L15 & ( (MD1_top_priority_reg[0] & ((!MD1_top_priority_reg[1]) # ((BD1L1 & BD1L2)))) ) ) ) # ( !BD1L3 & ( VC1L15 & ( (MD1_top_priority_reg[0] & !MD1_top_priority_reg[1]) ) ) ) # ( BD1L3 & ( !VC1L15 & ( (MD1_top_priority_reg[0] & !MD1_top_priority_reg[1]) ) ) ) # ( !BD1L3 & ( !VC1L15 & ( (MD1_top_priority_reg[0] & !MD1_top_priority_reg[1]) ) ) );


--YC1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|always2~0
YC1L1 = (!YD1_d_write & (((YD1_d_read & !ZC1_read_accepted)))) # (YD1_d_write & ((!ZC1_write_accepted) # ((YD1_d_read & !ZC1_read_accepted))));


--RE1_waitrequest is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest
--register power-up is low

RE1_waitrequest = DFFEAS(RE1L167, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NC5_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

NC5_mem_used[1] = DFFEAS(NC5L11, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~4
SC1L14 = (AC1_rst1 & (!RE1_waitrequest & !NC5_mem_used[1]));


--SC1L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~5
SC1L15 = ( AD1L5 & ( SC1L14 & ( (AD1L1 & (AD1L2 & (AD1L4 & YC1L1))) ) ) );


--SC1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1
SC1L3 = ( MD1L1 & ( SC1L15 & ( (YD1_W_alu_result[4] & (AD1L10 & (AC1_rst1 & !NC1_mem_used[1]))) ) ) ) # ( !MD1L1 & ( SC1L15 ) ) # ( MD1L1 & ( !SC1L15 & ( (YD1_W_alu_result[4] & (AD1L10 & (AC1_rst1 & !NC1_mem_used[1]))) ) ) ) # ( !MD1L1 & ( !SC1L15 & ( (YD1_W_alu_result[4] & (AD1L10 & (AC1_rst1 & !NC1_mem_used[1]))) ) ) );


--SC1L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~2
SC1L4 = ( !SC1L13 & ( !SC1L3 & ( (!SC1L12 & (((!PC4L4) # (!SC1L11)) # (NC4_mem_used[1]))) ) ) );


--XC2_count[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|count[0]
--register power-up is low

XC2_count[0] = DFFEAS(XC2L33, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD2_top_priority_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]
--register power-up is low

MD2_top_priority_reg[0] = DFFEAS(MD2L5, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD2_top_priority_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]
--register power-up is low

MD2_top_priority_reg[1] = DFFEAS(MD2L6, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD2L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|grant[0]~0
MD2L1 = ( MD2_top_priority_reg[0] & ( MD2_top_priority_reg[1] & ( (!VC1L15) # ((BD1L1 & (BD1L2 & BD1L3))) ) ) ) # ( !MD2_top_priority_reg[0] & ( MD2_top_priority_reg[1] ) ) # ( !MD2_top_priority_reg[0] & ( !MD2_top_priority_reg[1] ) );


--NC6_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

NC6_mem_used[1] = DFFEAS(NC6L11, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC6L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator|read_latency_shift_reg~0
PC6L3 = (AC1_rst1 & !NC6_mem_used[1]);


--SC1L16 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~6
SC1L16 = (YC1L1 & PC6L3);


--NC9_out_valid is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_valid
--register power-up is low

NC9_out_valid = DFFEAS(NC9_internal_out_valid, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC9_internal_out_ready,  ,  ,  ,  );


--NC8_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

NC8_mem_used[0] = DFFEAS(NC8L57, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MC8_rp_valid is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|rp_valid
MC8_rp_valid = ((NC8_mem[0][87] & NC8_mem_used[0])) # (NC9_out_valid);


--JD8L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0
JD8L14 = ( JD8_burst_uncompress_address_base[1] & ( JD8_burst_uncompress_address_offset[1] & ( (NC8_mem_used[0] & (!NC8_mem[0][19] & ((NC8_mem[0][87]) # (NC9_out_valid)))) ) ) ) # ( !JD8_burst_uncompress_address_base[1] & ( JD8_burst_uncompress_address_offset[1] & ( (NC8_mem_used[0] & (!NC8_mem[0][19] & ((NC8_mem[0][87]) # (NC9_out_valid)))) ) ) ) # ( JD8_burst_uncompress_address_base[1] & ( !JD8_burst_uncompress_address_offset[1] & ( (NC8_mem_used[0] & (!NC8_mem[0][19] & ((NC8_mem[0][87]) # (NC9_out_valid)))) ) ) ) # ( !JD8_burst_uncompress_address_base[1] & ( !JD8_burst_uncompress_address_offset[1] & ( (!NC8_mem_used[0]) # ((!NC8_mem[0][19]) # ((!NC9_out_valid & !NC8_mem[0][87]))) ) ) );


--NC8_mem[0][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][52]
--register power-up is low

NC8_mem[0][52] = DFFEAS(NC8L11, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|always10~0
XC1L1 = (NC8_mem[0][52] & !NC8_mem[0][88]);


--PC6_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator|read_latency_shift_reg[0]
--register power-up is low

PC6_read_latency_shift_reg[0] = DFFEAS(PC6L4, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC6_mem[0][84] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][84]
--register power-up is low

NC6_mem[0][84] = DFFEAS(NC6L13, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC6L12,  ,  ,  ,  );


--NC6_mem[0][66] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][66]
--register power-up is low

NC6_mem[0][66] = DFFEAS(NC6L14, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC6L12,  ,  ,  ,  );


--TC3L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_005|src0_valid~0
TC3L1 = (PC6_read_latency_shift_reg[0] & ((!NC6_mem[0][84]) # (!NC6_mem[0][66])));


--PC2_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator|read_latency_shift_reg[0]
--register power-up is low

PC2_read_latency_shift_reg[0] = DFFEAS(PC2L3, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|read_latency_shift_reg[0]
--register power-up is low

PC1_read_latency_shift_reg[0] = DFFEAS(PC1L5, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC3_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]
--register power-up is low

PC3_read_latency_shift_reg[0] = DFFEAS(PC3L27, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC4_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]
--register power-up is low

PC4_read_latency_shift_reg[0] = DFFEAS(SC1L17, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC7_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|read_latency_shift_reg[0]
--register power-up is low

PC7_read_latency_shift_reg[0] = DFFEAS(PC7L13, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC9_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg[0]
--register power-up is low

PC9_read_latency_shift_reg[0] = DFFEAS(PC9L7, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GD1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~0
GD1L2 = ( !PC7_read_latency_shift_reg[0] & ( !PC9_read_latency_shift_reg[0] & ( (!PC2_read_latency_shift_reg[0] & (!PC1_read_latency_shift_reg[0] & (!PC3_read_latency_shift_reg[0] & !PC4_read_latency_shift_reg[0]))) ) ) );


--PC10_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|read_latency_shift_reg[0]
--register power-up is low

PC10_read_latency_shift_reg[0] = DFFEAS(PC10L6, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC5_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]
--register power-up is low

PC5_read_latency_shift_reg[0] = DFFEAS(PC5L36, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC5_mem[0][84] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][84]
--register power-up is low

NC5_mem[0][84] = DFFEAS(NC5L13, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC5L12,  ,  ,  ,  );


--NC5_mem[0][66] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]
--register power-up is low

NC5_mem[0][66] = DFFEAS(NC5L14, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC5L12,  ,  ,  ,  );


--TC2L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src0_valid~0
TC2L1 = (PC5_read_latency_shift_reg[0] & ((!NC5_mem[0][84]) # (!NC5_mem[0][66])));


--GD1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~1
GD1L3 = (!PC10_read_latency_shift_reg[0] & !TC2L1);


--GD1L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~2
GD1L4 = (!TC3L1 & (GD1L2 & GD1L3));


--ZC1_end_begintransfer is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer
--register power-up is low

ZC1_end_begintransfer = DFFEAS(ZC1L7, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~1
ZC1L2 = ( ZC1_end_begintransfer & ( (!YD1_d_read & ((!YD1_d_write) # ((!AC1_rst1 & !ZC1_write_accepted)))) ) ) # ( !ZC1_end_begintransfer & ( (!YD1_d_read & ((!YD1_d_write) # (!ZC1_write_accepted))) ) );


--ZC1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~2
ZC1L3 = ( GD1L4 & ( !ZC1L2 & ( (!YD1_d_read) # ((MC8_rp_valid & ((!JD8L14) # (!XC1L1)))) ) ) ) # ( !GD1L4 & ( !ZC1L2 ) );


--ZC1L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~3
ZC1L4 = ( SC1L6 & ( ZC1L3 ) ) # ( !SC1L6 & ( ZC1L3 & ( (!ZC1L1) # (((!SC1L4) # (SC1L2)) # (SC1L10)) ) ) );


--YD1_E_st_stall is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_stall
YD1_E_st_stall = ((YD1_d_write & !ZC1L4)) # (YD1L1063);


--SC1_WideOr0 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0
SC1_WideOr0 = (!SC1L10 & (!SC1L2 & (SC1L4 & !SC1L6)));


--ZC1L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~0
ZC1L15 = ( !ZC1L4 & ( ((AC1_rst1 & (YD1_d_write & !SC1_WideOr0))) # (ZC1_write_accepted) ) );


--NC2_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

NC2_mem_used[0] = DFFEAS(NC2L4, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC2L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[1]~0
NC2L6 = (NC2_mem_used[1] & ((!PC2_read_latency_shift_reg[0]) # (!NC2_mem_used[0])));


--PC1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|read_latency_shift_reg~0
PC1L3 = (AC1_rst1 & (YD1_d_read & !ZC1_read_accepted));


--NC2L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[1]~1
NC2L7 = (!PC2_read_latency_shift_reg[0] & (NC2_mem_used[0] & PC1L3));


--NC2L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[1]~2
NC2L8 = ( NC2L7 & ( ((AD1L11 & (!S1L117 & !S1L118))) # (NC2L6) ) ) # ( !NC2L7 & ( NC2L6 ) );


--GD1_WideOr1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1
GD1_WideOr1 = ( GD1L2 & ( GD1L3 & ( (!TC3L1 & ((!MC8_rp_valid) # ((JD8L14 & XC1L1)))) ) ) );


--ZC1L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~0
ZC1L9 = (YD1_d_read & GD1_WideOr1);


--YD1_R_ctrl_ld is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld
--register power-up is low

YD1_R_ctrl_ld = DFFEAS(YD1L273, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_d_read_nxt is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read_nxt
YD1_d_read_nxt = ((YD1_E_new_inst & YD1_R_ctrl_ld)) # (ZC1L9);


--AD1L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~1
AD1L15 = (!YD1_W_alu_result[3] & (YD1_d_read & (!ZC1_read_accepted & AD1L13)));


--SC1L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~7
SC1L17 = ( !PC4_wait_latency_counter[0] & ( MC10L2 & ( (AC1_rst1 & (AD1L15 & (!NC4_mem_used[1] & !PC4_wait_latency_counter[1]))) ) ) ) # ( PC4_wait_latency_counter[0] & ( !MC10L2 & ( (AC1_rst1 & (AD1L15 & (!NC4_mem_used[1] & !PC4_wait_latency_counter[1]))) ) ) );


--AD1L18 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[7]~2
AD1L18 = ( XC2_count[0] & ( !MC8L4 & ( (!NC8_mem_used[7] & (!AD1L3 & (!AD1L16 & !AD1L17))) ) ) );


--SC1L18 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~8
SC1L18 = ( SC1L16 & ( (AD1L3 & (!AD1L16 & (!AD1L17 & MD2L1))) ) );


--SC1L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~3
SC1L5 = ( !SC1L3 & ( !SC1L18 & ( (!SC1L17 & (!AD1L18 & (!SC1L12 & !SC1L13))) ) ) );


--ZC1L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~1
ZC1L10 = (ZC1_read_accepted & GD1_WideOr1);


--ZC1L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~2
ZC1L11 = ( ZC1L9 & ( ZC1L10 ) ) # ( !ZC1L9 & ( ZC1L10 ) ) # ( ZC1L9 & ( !ZC1L10 & ( (AC1_rst1 & (((!SC1L5) # (SC1L2)) # (SC1L10))) ) ) );


--YD1_D_iw[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4]
--register power-up is low

YD1_D_iw[4] = DFFEAS(YD1L637, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L726,  ,  ,  ,  );


--YD1_D_iw[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1]
--register power-up is low

YD1_D_iw[1] = DFFEAS(YD1L634, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L726,  ,  ,  ,  );


--YD1_D_iw[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3]
--register power-up is low

YD1_D_iw[3] = DFFEAS(YD1L636, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L726,  ,  ,  ,  );


--YD1L277 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~0
YD1L277 = (YD1_D_iw[0] & (!YD1_D_iw[3] & ((YD1_D_iw[2]) # (YD1_D_iw[1]))));


--YD1L278 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1
YD1L278 = (!YD1L277) # (YD1_D_iw[4]);


--YD1L279 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~0
YD1L279 = (YD1_D_iw[0] & (YD1_D_iw[3] & ((YD1_D_iw[2]) # (YD1_D_iw[1]))));


--YD1L280 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~1
YD1L280 = (!YD1_D_iw[4] & YD1L279);


--YD1L433 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en~0
YD1L433 = (!YD1L278 & (((!YD1L194 & !YD1L198)) # (YD1L280))) # (YD1L278 & (((!YD1L280) # (!YD1L198))));


--YD1_E_src1[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[2]
--register power-up is low

YD1_E_src1[2] = DFFEAS(YD1L766, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_E_src2[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2]
--register power-up is low

YD1_E_src2[2] = DFFEAS(YD1L817, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L400 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[2]~23
YD1L400 = (!YD1_E_src1[2] & ((!YD1_E_src2[2] & (!YD1_R_logic_op[1] & !YD1_R_logic_op[0])) # (YD1_E_src2[2] & (YD1_R_logic_op[1])))) # (YD1_E_src1[2] & (!YD1_R_logic_op[1] $ (((!YD1_E_src2[2]) # (!YD1_R_logic_op[0])))));


--YD1L354 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[2]~24
YD1L354 = ( YD1L202 & ( (!YD1_R_ctrl_shift_rot & (((!YD1_R_ctrl_logic) # (YD1L400)))) # (YD1_R_ctrl_shift_rot & (YD1_E_shift_rot_result[2])) ) ) # ( !YD1L202 & ( (!YD1_R_ctrl_shift_rot & (((YD1_R_ctrl_logic & YD1L400)))) # (YD1_R_ctrl_shift_rot & (YD1_E_shift_rot_result[2])) ) );


--YD1_E_src1[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3]
--register power-up is low

YD1_E_src1[3] = DFFEAS(YD1L767, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_E_src2[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3]
--register power-up is low

YD1_E_src2[3] = DFFEAS(YD1L818, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L401 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[3]~24
YD1L401 = (!YD1_E_src1[3] & ((!YD1_R_logic_op[1] & (!YD1_R_logic_op[0] & !YD1_E_src2[3])) # (YD1_R_logic_op[1] & ((YD1_E_src2[3]))))) # (YD1_E_src1[3] & (!YD1_R_logic_op[1] $ (((!YD1_R_logic_op[0]) # (!YD1_E_src2[3])))));


--YD1L355 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[3]~25
YD1L355 = ( YD1L206 & ( (!YD1_R_ctrl_shift_rot & ((!YD1_R_ctrl_logic) # ((YD1L401)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[3])))) ) ) # ( !YD1L206 & ( (!YD1_R_ctrl_shift_rot & (YD1_R_ctrl_logic & ((YD1L401)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[3])))) ) );


--ZB1L58 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_high_level~0
ZB1L58 = (ZB1_clk_counter[6] & (ZB1_clk_counter[4] & (ZB1_clk_counter[3] & ZB1_clk_counter[2])));


--ZB1L59 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_high_level~1
ZB1L59 = (!ZB1_clk_counter[10] & (ZB1_clk_counter[9] & (ZB1_clk_counter[8] & ZB1_clk_counter[7])));


--ZB1L60 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_high_level~2
ZB1L60 = (ZB1_clk_counter[5] & (ZB1_clk_counter[1] & (ZB1L58 & ZB1L59)));


--ZB1L61 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_high_level~3
ZB1L61 = (ZB1_clk_counter[11] & ZB1L60);


--WB1L8 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|always1~1
WB1L8 = ( !WB1_counter[0] & ( WB1_counter[1] & ( (ZB1_middle_of_low_level & (WB1_counter[4] & (WB1_counter[3] & !WB1_counter[2]))) ) ) );


--WB1L6 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|Selector4~0
WB1L6 = (!ZB1_middle_of_high_level & (((WB1_s_serial_protocol.STATE_4_TRANSFER & WB1L8)) # (WB1_s_serial_protocol.STATE_5_STOP_BIT))) # (ZB1_middle_of_high_level & (((WB1_s_serial_protocol.STATE_4_TRANSFER & WB1L8))));


--WB1L154 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|transfer_complete~0
WB1L154 = ( UB1_transfer_data & ( ((WB1_transfer_complete & ((!UB1_auto_init_complete) # (S1_start_external_transfer)))) # (WB1_s_serial_protocol.STATE_5_STOP_BIT) ) ) # ( !UB1_transfer_data & ( ((WB1_transfer_complete & (S1_start_external_transfer & UB1_auto_init_complete))) # (WB1_s_serial_protocol.STATE_5_STOP_BIT) ) );


--S1_s_serial_transfer.STATE_4_PRE_READ is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_4_PRE_READ
--register power-up is low

S1_s_serial_transfer.STATE_4_PRE_READ = DFFEAS(S1L108, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--S1L115 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|start_external_transfer~0
S1L115 = ( S1_s_serial_transfer.STATE_4_PRE_READ & ( (!S1_internal_reset & !WB1_transfer_complete) ) ) # ( !S1_s_serial_transfer.STATE_4_PRE_READ & ( (!S1_internal_reset & (!WB1_transfer_complete & ((S1_s_serial_transfer.STATE_1_PRE_WRITE) # (S1_start_external_transfer)))) ) );


--UB1L7 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|always3~0
UB1L7 = (WB1_transfer_complete & UB1_transfer_data);


--XB1L1 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM|Decoder0~0
XB1L1 = (!UB1_rom_address[1] & !UB1_rom_address[2]);


--UB1_rom_address[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[0]
--register power-up is low

UB1_rom_address[0] = DFFEAS(UB1L41, KF1_outclk_wire[0],  ,  , UB1L38,  ,  ,  ,  );


--UB1L8 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|always3~1
UB1L8 = (!UB1_rom_address[0] & (UB1_rom_address[4] & UB1_rom_address[5]));


--UB1L10 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|auto_init_complete~0
UB1L10 = ( UB1L8 & ( ((UB1_rom_address[3] & (UB1L7 & XB1L1))) # (UB1_auto_init_complete) ) ) # ( !UB1L8 & ( UB1_auto_init_complete ) );


--UB1L6 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|always1~0
UB1L6 = (!WB1_transfer_complete & !UB1_auto_init_complete);


--AC1_state is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state
--register power-up is low

AC1_state = AMPP_FUNCTION(A1L158, AC1L45, !A1L150);


--AC1_user_saw_rvalid is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid
--register power-up is low

AC1_user_saw_rvalid = AMPP_FUNCTION(A1L158, AC1L81, !A1L150);


--A1L159 is jtag.bp.NiosII_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_tdi
A1L159 = INPUT();


--AC1L68 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0
AC1L68 = AMPP_FUNCTION(!A1L152, !AC1_state, !AC1_count[1], !AC1_user_saw_rvalid, !AC1_td_shift[9], !A1L159);


--AC1_tck_t_dav is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav
--register power-up is low

AC1_tck_t_dav = AMPP_FUNCTION(A1L158, AC1L54, !A1L150);


--AC1_td_shift[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]
--register power-up is low

AC1_td_shift[1] = AMPP_FUNCTION(A1L158, AC1L72, !A1L150, AC1L57);


--AC1_count[9] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]
--register power-up is low

AC1_count[9] = AMPP_FUNCTION(A1L158, AC1L15, !A1L150, AC1L57);


--AC1_rvalid is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid
--register power-up is low

AC1_rvalid = AMPP_FUNCTION(KF1_outclk_wire[0], AC1_rvalid0, !BB1_r_sync_rst);


--AC1L69 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1
AC1L69 = AMPP_FUNCTION(!AC1_state, !AC1L68, !AC1_tck_t_dav, !AC1_td_shift[1], !AC1_count[9], !AC1_rvalid);


--A1L156 is jtag.bp.NiosII_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_sdr
A1L156 = INPUT();


--A1L161 is jtag.bp.NiosII_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_usr1
A1L161 = INPUT();


--A1L151 is jtag.bp.NiosII_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ena
A1L151 = INPUT();


--A1L154 is jtag.bp.NiosII_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_cdr
A1L154 = INPUT();


--AC1L57 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2
AC1L57 = AMPP_FUNCTION(!A1L156, !A1L161, !A1L151, !A1L154);


--WE3_din_s1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1
--register power-up is low

WE3_din_s1 = DFFEAS(JE1_monitor_ready, A1L184,  ,  ,  ,  ,  ,  ,  );


--RE1_MonDReg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]
--register power-up is low

RE1_MonDReg[0] = DFFEAS(RE1L84, KF1_outclk_wire[0],  ,  , RE1L50,  ,  ,  ,  );


--UE1L57 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8
UE1L57 = ( RE1_MonDReg[0] & ( (!SE1L2 & ((!A1L165) # ((GE1_break_readreg[0])))) # (SE1L2 & (((UE1_sr[2])))) ) ) # ( !RE1_MonDReg[0] & ( (!SE1L2 & (A1L165 & ((GE1_break_readreg[0])))) # (SE1L2 & (((UE1_sr[2])))) ) );


--UE1L24 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14]~9
UE1L24 = (A1L164 & ((!A1L177) # ((!A1L163) # (A1L188))));


--UE1L25 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14]~10
UE1L25 = (!A1L188 & (A1L163 & ((A1L168) # (A1L177))));


--A1L182 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr
A1L182 = INPUT();


--SE1_virtual_state_uir is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir
SE1_virtual_state_uir = (A1L188 & (A1L163 & A1L182));


--WE2_din_s1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1
--register power-up is low

WE2_din_s1 = DFFEAS(YD1_hbreak_enabled, A1L184,  ,  ,  ,  ,  ,  ,  );


--W1_m_data[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[0]
--register power-up is low

W1_m_data[0] = DFFEAS(W1L164, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_m_data[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[1]
--register power-up is low

W1_m_data[1] = DFFEAS(W1L163, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_m_data[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[2]
--register power-up is low

W1_m_data[2] = DFFEAS(W1L162, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_m_data[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[3]
--register power-up is low

W1_m_data[3] = DFFEAS(W1L161, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_m_data[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[4]
--register power-up is low

W1_m_data[4] = DFFEAS(W1L160, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_m_data[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[5]
--register power-up is low

W1_m_data[5] = DFFEAS(W1L159, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_m_data[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[6]
--register power-up is low

W1_m_data[6] = DFFEAS(W1L158, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_m_data[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[7]
--register power-up is low

W1_m_data[7] = DFFEAS(W1L157, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_m_data[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[8]
--register power-up is low

W1_m_data[8] = DFFEAS(W1L156, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_m_data[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[9]
--register power-up is low

W1_m_data[9] = DFFEAS(W1L155, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_m_data[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[10]
--register power-up is low

W1_m_data[10] = DFFEAS(W1L154, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_m_data[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[11]
--register power-up is low

W1_m_data[11] = DFFEAS(W1L153, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_m_data[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[12]
--register power-up is low

W1_m_data[12] = DFFEAS(W1L152, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_m_data[13] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[13]
--register power-up is low

W1_m_data[13] = DFFEAS(W1L151, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_m_data[14] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[14]
--register power-up is low

W1_m_data[14] = DFFEAS(W1L150, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_m_data[15] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[15]
--register power-up is low

W1_m_data[15] = DFFEAS(W1L149, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB1L32 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|serial_data~1
WB1L32 = (!WB1_s_serial_protocol.STATE_0_IDLE) # (((WB1_s_serial_protocol.STATE_4_TRANSFER & WB1_shiftreg_data[26])) # (WB1_s_serial_protocol.STATE_2_RESTART_BIT));


--WB1L33 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|serial_data~2
WB1L33 = (!WB1_s_serial_protocol.STATE_4_TRANSFER) # (!WB1_shiftreg_mask[26]);


--Z1_data_out is nios_system:NiosII|nios_system_pin:pin|data_out
--register power-up is low

Z1_data_out = DFFEAS(Z1L3, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1L110 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector34~1
W1L110 = (!W1L111 & ((!W1_m_state.000000010 & ((W1_m_next.000001000))) # (W1_m_state.000000010 & (W1_active_rnw))));


--W1L122 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector38~1
W1L122 = (!W1_m_state.000001000 & (((W1_init_done & W1_refresh_request)) # (W1_m_state.000000001)));


--W1L123 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector38~2
W1L123 = ( W1L122 & ( (W1_m_count[1] & ((!W1L117) # ((W1_m_state.000010000 & !W1L121)))) ) ) # ( !W1L122 & ( W1_m_count[1] ) );


--W1_m_count[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_count[0]
--register power-up is low

W1_m_count[0] = DFFEAS(W1L130, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1L124 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector38~3
W1L124 = (W1_m_count[1] & (W1_m_count[0] & ((W1_m_state.000100000) # (W1_m_state.000000100))));


--W1L125 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector38~4
W1L125 = ( W1L124 ) # ( !W1L124 & ( (((W1_m_state.000001000 & W1L121)) # (W1L123)) # (W1_m_state.010000000) ) );


--W1L115 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector35~0
W1L115 = (!W1L111 & ((!W1_m_state.000000010 & ((W1_m_next.000010000))) # (W1_m_state.000000010 & (!W1_active_rnw))));


--AD1L19 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[7]~3
AD1L19 = (!AD1L3 & (!AD1L16 & !AD1L17));


--XC2L97 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|use_reg~0
XC2L97 = ( MC8L8 & ( (!XC2_use_reg & (YC1L2 & (AD1L19))) # (XC2_use_reg & (((!XC2_count[0])))) ) ) # ( !MC8L8 & ( XC2_use_reg ) );


--XC2L40 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[4]~0
XC2L40 = (!XC2_use_reg) # ((!NC8_mem_used[7] & !MC8L4));


--MC8L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|comb~0
MC8L2 = (NC8_mem_used[0] & ((NC8_mem[0][87]) # (NC9_out_valid)));


--NC8_mem_used[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[6]
--register power-up is low

NC8_mem_used[6] = DFFEAS(NC8L67, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC8L59,  ,  ,  ,  );


--NC8L66 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]~0
NC8L66 = ( MC8L2 & ( NC8_mem_used[6] & ( (NC8_mem_used[7] & (AD1L19 & (PC1L3 & MC8L8))) ) ) ) # ( !MC8L2 & ( NC8_mem_used[6] & ( ((AD1L19 & (PC1L3 & MC8L8))) # (NC8_mem_used[7]) ) ) ) # ( MC8L2 & ( !NC8_mem_used[6] & ( (NC8_mem_used[7] & (AD1L19 & (PC1L3 & MC8L8))) ) ) ) # ( !MC8L2 & ( !NC8_mem_used[6] & ( (NC8_mem_used[7] & ((!AD1L19) # ((!PC1L3) # (!MC8L8)))) ) ) );


--YD1_d_byteenable[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[2]
--register power-up is low

YD1_d_byteenable[2] = DFFEAS(YD1L431, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_d_byteenable[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[3]
--register power-up is low

YD1_d_byteenable[3] = DFFEAS(YD1L432, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L430 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[1]~1
YD1L430 = (!YD1L278 & (((YD1L194 & !YD1L198)) # (YD1L280))) # (YD1L278 & (((!YD1L280) # (!YD1L198))));


--XD1L148 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address~0
XD1L148 = !XD1_wr_address $ ((((MC8L13 & !XD1L3)) # (XD1L1)));


--XC2L27 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg~0
XC2L27 = !XC2_address_reg[1] $ (!MC8L8);


--W1_i_next.111 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111
--register power-up is low

W1_i_next.111 = DFFEAS(W1L77, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_i_count[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]
--register power-up is low

W1_i_count[2] = DFFEAS(W1L73, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_i_count[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]
--register power-up is low

W1_i_count[1] = DFFEAS(W1L241, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1L71 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector12~0
W1L71 = (W1_i_state.011 & (W1_i_next.111 & (!W1_i_count[2] & !W1_i_count[1])));


--BB1_altera_reset_synchronizer_int_chain[3] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]
--register power-up is low

BB1_altera_reset_synchronizer_int_chain[3] = DFFEAS(BB1_altera_reset_synchronizer_int_chain[2], KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--BB1_altera_reset_synchronizer_int_chain[2] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]
--register power-up is low

BB1_altera_reset_synchronizer_int_chain[2] = DFFEAS(BB1_altera_reset_synchronizer_int_chain[1], KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--BB1_r_sync_rst_chain[2] is nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst_chain[2]
--register power-up is low

BB1_r_sync_rst_chain[2] = DFFEAS(BB1L18, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--BB1L17 is nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst_chain~0
BB1L17 = (BB1_altera_reset_synchronizer_int_chain[2] & BB1_r_sync_rst_chain[2]);


--W1_i_next.101 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101
--register power-up is low

W1_i_next.101 = DFFEAS(W1L75, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1L257 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101~0
W1L257 = ( W1_i_next.101 & ( ((W1_i_state.011 & (!W1_i_count[2] & !W1_i_count[1]))) # (W1_i_state.101) ) ) # ( !W1_i_next.101 & ( W1_i_state.101 ) );


--W1L105 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector33~1
W1L105 = ( W1_refresh_request & ( (!W1_m_state.001000000 & (!W1_m_state.000000100 & !W1_m_state.000100000)) ) ) # ( !W1_refresh_request & ( (!W1_m_state.001000000 & (W1_m_state.000000001 & (!W1_m_state.000000100 & !W1_m_state.000100000))) ) );


--W1L106 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector33~2
W1L106 = (!W1_m_next.000000001 & ((!W1L169) # ((!W1L105) # (W1_m_state.100000000))));


--W1L107 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector33~3
W1L107 = (!W1_m_state.010000000 & (!W1L106 & ((W1_m_state.000000001) # (W1_init_done))));


--W1L108 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector33~4
W1L108 = ( W1L107 & ( (!W1L104 & ((!W1_m_state.100000000) # ((!W1_refresh_request & !W1L319)))) ) );


--W1_i_next.000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000
--register power-up is low

W1_i_next.000 = DFFEAS(W1L244, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1L67 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector7~0
W1L67 = ( W1_i_count[1] & ( W1_i_next.000 & ( (W1L55) # (W1_i_state.000) ) ) ) # ( !W1_i_count[1] & ( W1_i_next.000 & ( (W1L55) # (W1_i_state.000) ) ) ) # ( W1_i_count[1] & ( !W1_i_next.000 & ( (W1L55) # (W1_i_state.000) ) ) ) # ( !W1_i_count[1] & ( !W1_i_next.000 & ( (!W1_i_state.000 & (W1L55 & ((!W1_i_state.011) # (W1_i_count[2])))) # (W1_i_state.000 & (((!W1_i_state.011) # (W1_i_count[2])))) ) ) );


--W1L83 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector23~0
W1L83 = (!W1_m_state.000000001 & (((!W1_init_done & W1_ack_refresh_request)))) # (W1_m_state.000000001 & (((W1_ack_refresh_request)) # (W1_m_state.010000000)));


--W1L363 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~0
W1L363 = (!W1L55 & W1L10);


--W1L364 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~1
W1L364 = (!W1L14) # (W1L55);


--W1L365 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~2
W1L365 = (!W1L55 & W1L18);


--W1L366 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~3
W1L366 = (!W1L55 & W1L22);


--W1L367 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~4
W1L367 = (!W1L26) # (W1L55);


--W1L368 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~5
W1L368 = (!W1L55 & W1L34);


--W1L369 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~6
W1L369 = (!W1L55 & W1L38);


--W1L370 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~7
W1L370 = (!W1L55 & W1L42);


--W1L371 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~8
W1L371 = (!W1L46) # (W1L55);


--W1L68 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector8~0
W1L68 = (!W1_i_state.000 & W1L55);


--W1L70 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector10~0
W1L70 = ( W1_i_count[2] & ( W1_i_count[1] & ( (((W1_i_state.010) # (W1_i_state.011)) # (W1_i_state.001)) # (W1_i_state.111) ) ) ) # ( !W1_i_count[2] & ( W1_i_count[1] & ( (((W1_i_state.010) # (W1_i_state.011)) # (W1_i_state.001)) # (W1_i_state.111) ) ) ) # ( W1_i_count[2] & ( !W1_i_count[1] & ( (((W1_i_state.010) # (W1_i_state.011)) # (W1_i_state.001)) # (W1_i_state.111) ) ) ) # ( !W1_i_count[2] & ( !W1_i_count[1] & ( ((W1_i_state.010) # (W1_i_state.001)) # (W1_i_state.111) ) ) );


--W1_i_next.010 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.010
--register power-up is low

W1_i_next.010 = DFFEAS(W1L74, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1L69 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector9~0
W1L69 = (W1_i_state.011 & (!W1_i_count[2] & (!W1_i_count[1] & W1_i_next.010)));


--NB3_full_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff
--register power-up is low

NB3_full_dff = DFFEAS(NB3L6, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--HB1L67 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~1
HB1L67 = (!YD1_W_alu_result[2] & (YD1_W_alu_result[3] & !NB3_full_dff));


--HB1L68 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~2
HB1L68 = ( !NC1_mem_used[1] & ( HB1L67 & ( (YD1_W_alu_result[4] & (AD1L10 & (AC1_rst1 & ZC1L13))) ) ) );


--NB3_low_addressa[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]
--register power-up is low

NB3_low_addressa[0] = DFFEAS(NB3L9, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB3_rd_ptr_lsb is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb
--register power-up is low

NB3_rd_ptr_lsb = DFFEAS(NB3L30, KF1_outclk_wire[0],  ,  , NB3L31,  ,  ,  ,  );


--NB3L22 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[0]~0
NB3L22 = (!HB1_read_left_channel & (NB3_low_addressa[0])) # (HB1_read_left_channel & ((!NB3_rd_ptr_lsb)));


--NB3_low_addressa[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]
--register power-up is low

NB3_low_addressa[1] = DFFEAS(NB3L11, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB3L23 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[1]~1
NB3L23 = (!HB1_read_left_channel & ((NB3_low_addressa[1]))) # (HB1_read_left_channel & (RB3_counter_reg_bit[0]));


--NB3_low_addressa[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]
--register power-up is low

NB3_low_addressa[2] = DFFEAS(NB3L13, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB3L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[2]~2
NB3L24 = (!HB1_read_left_channel & ((NB3_low_addressa[2]))) # (HB1_read_left_channel & (RB3_counter_reg_bit[1]));


--NB3_low_addressa[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]
--register power-up is low

NB3_low_addressa[3] = DFFEAS(NB3L15, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB3L25 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[3]~3
NB3L25 = (!HB1_read_left_channel & ((NB3_low_addressa[3]))) # (HB1_read_left_channel & (RB3_counter_reg_bit[2]));


--NB3_low_addressa[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]
--register power-up is low

NB3_low_addressa[4] = DFFEAS(NB3L17, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB3L26 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[4]~4
NB3L26 = (!HB1_read_left_channel & ((NB3_low_addressa[4]))) # (HB1_read_left_channel & (RB3_counter_reg_bit[3]));


--NB3_low_addressa[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]
--register power-up is low

NB3_low_addressa[5] = DFFEAS(NB3L19, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB3L27 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[5]~5
NB3L27 = (!HB1_read_left_channel & ((NB3_low_addressa[5]))) # (HB1_read_left_channel & (RB3_counter_reg_bit[4]));


--NB3_low_addressa[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]
--register power-up is low

NB3_low_addressa[6] = DFFEAS(NB3L21, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB3L28 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[6]~6
NB3L28 = (!HB1_read_left_channel & ((NB3_low_addressa[6]))) # (HB1_read_left_channel & (RB3_counter_reg_bit[5]));


--NB3_usedw_is_1_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_1_dff
--register power-up is low

NB3_usedw_is_1_dff = DFFEAS(NB3L36, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB3_usedw_is_0_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_0_dff
--register power-up is low

NB3_usedw_is_0_dff = DFFEAS(NB3L35, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB3_usedw_is_2_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_2_dff
--register power-up is low

NB3_usedw_is_2_dff = DFFEAS(NB3L39, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB3L2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff~0
NB3L2 = ( NB3_usedw_is_0_dff & ( (R1L6 & ((!HB1_read_left_channel) # (!NB3_usedw_is_1_dff))) ) ) # ( !NB3_usedw_is_0_dff & ( (R1L6 & (HB1_read_left_channel & (!HB1L68 & !NB3_usedw_is_1_dff))) ) );


--NB4_full_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff
--register power-up is low

NB4_full_dff = DFFEAS(NB4L6, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--HB1L69 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~3
HB1L69 = (YD1_W_alu_result[2] & (YD1_W_alu_result[3] & !NB4_full_dff));


--HB1L70 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~4
HB1L70 = ( !NC1_mem_used[1] & ( HB1L69 & ( (YD1_W_alu_result[4] & (AD1L10 & (AC1_rst1 & ZC1L13))) ) ) );


--NB4_usedw_is_1_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_1_dff
--register power-up is low

NB4_usedw_is_1_dff = DFFEAS(NB4L36, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB4_usedw_is_0_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_0_dff
--register power-up is low

NB4_usedw_is_0_dff = DFFEAS(NB4L35, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB4_usedw_is_2_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_2_dff
--register power-up is low

NB4_usedw_is_2_dff = DFFEAS(NB4L39, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB4L2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff~0
NB4L2 = ( NB4_usedw_is_0_dff & ( (R1L6 & ((!HB1L122) # (!NB4_usedw_is_1_dff))) ) ) # ( !NB4_usedw_is_0_dff & ( (R1L6 & (HB1L122 & (!HB1L70 & !NB4_usedw_is_1_dff))) ) );


--R1L11 is nios_system:NiosII|nios_system_audio_0:audio_0|done_dac_channel_sync~0
R1L11 = ((!FB3_cur_test_clk & FB3_last_test_clk)) # (R1_done_dac_channel_sync);


--NB4_low_addressa[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]
--register power-up is low

NB4_low_addressa[0] = DFFEAS(NB4L9, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB4_rd_ptr_lsb is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb
--register power-up is low

NB4_rd_ptr_lsb = DFFEAS(NB4L30, KF1_outclk_wire[0],  ,  , NB4L31,  ,  ,  ,  );


--NB4L22 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[0]~0
NB4L22 = (!HB1L122 & (NB4_low_addressa[0])) # (HB1L122 & ((!NB4_rd_ptr_lsb)));


--NB4_low_addressa[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]
--register power-up is low

NB4_low_addressa[1] = DFFEAS(NB4L11, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB4L23 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[1]~1
NB4L23 = (!HB1L122 & ((NB4_low_addressa[1]))) # (HB1L122 & (RB4_counter_reg_bit[0]));


--NB4_low_addressa[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]
--register power-up is low

NB4_low_addressa[2] = DFFEAS(NB4L13, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB4L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[2]~2
NB4L24 = (!HB1L122 & ((NB4_low_addressa[2]))) # (HB1L122 & (RB4_counter_reg_bit[1]));


--NB4_low_addressa[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]
--register power-up is low

NB4_low_addressa[3] = DFFEAS(NB4L15, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB4L25 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[3]~3
NB4L25 = (!HB1L122 & ((NB4_low_addressa[3]))) # (HB1L122 & (RB4_counter_reg_bit[2]));


--NB4_low_addressa[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]
--register power-up is low

NB4_low_addressa[4] = DFFEAS(NB4L17, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB4L26 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[4]~4
NB4L26 = (!HB1L122 & ((NB4_low_addressa[4]))) # (HB1L122 & (RB4_counter_reg_bit[3]));


--NB4_low_addressa[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]
--register power-up is low

NB4_low_addressa[5] = DFFEAS(NB4L19, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB4L27 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[5]~5
NB4L27 = (!HB1L122 & ((NB4_low_addressa[5]))) # (HB1L122 & (RB4_counter_reg_bit[4]));


--NB4_low_addressa[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]
--register power-up is low

NB4_low_addressa[6] = DFFEAS(NB4L21, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB4L28 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[6]~6
NB4L28 = (!HB1L122 & ((NB4_low_addressa[6]))) # (HB1L122 & (RB4_counter_reg_bit[5]));


--HB1L120 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_was_read~0
HB1L120 = (R1L6 & (((HB1_left_channel_was_read & !HB1L122)) # (HB1_read_left_channel)));


--HB1L92 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~4
HB1L92 = ( HB1_data_out_shift_reg[13] & ( (!HB1_read_left_channel & ((!HB1L122) # ((QB4_q_b[14])))) # (HB1_read_left_channel & (((QB3_q_b[14])))) ) ) # ( !HB1_data_out_shift_reg[13] & ( (!HB1_read_left_channel & (HB1L122 & ((QB4_q_b[14])))) # (HB1_read_left_channel & (((QB3_q_b[14])))) ) );


--NC1_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

NC1_mem_used[0] = DFFEAS(NC1L3, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC1L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem_used[1]~0
NC1L5 = ( !PC1_read_latency_shift_reg[0] & ( NC1_mem_used[0] & ( ((YD1_W_alu_result[4] & (AD1L10 & PC1L3))) # (NC1_mem_used[1]) ) ) ) # ( PC1_read_latency_shift_reg[0] & ( !NC1_mem_used[0] & ( NC1_mem_used[1] ) ) ) # ( !PC1_read_latency_shift_reg[0] & ( !NC1_mem_used[0] & ( NC1_mem_used[1] ) ) );


--YD1_D_iw[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11]
--register power-up is low

YD1_D_iw[11] = DFFEAS(YD1L644, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L726,  ,  ,  ,  );


--YD1_D_iw[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13]
--register power-up is low

YD1_D_iw[13] = DFFEAS(YD1L647, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L726,  ,  ,  ,  );


--YD1_D_iw[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[15]
--register power-up is low

YD1_D_iw[15] = DFFEAS(YD1L650, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L726,  ,  ,  ,  );


--YD1_D_iw[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16]
--register power-up is low

YD1_D_iw[16] = DFFEAS(YD1L652, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L726,  ,  ,  ,  );


--YD1L605 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~0
YD1L605 = ( YD1_D_iw[15] & ( !YD1_D_iw[16] & ( (!YD1_D_iw[11] & (YD1_D_iw[12] & (!YD1_D_iw[13] & YD1_D_iw[14]))) ) ) );


--YD1_D_iw[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5]
--register power-up is low

YD1_D_iw[5] = DFFEAS(YD1L638, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L726,  ,  ,  ,  );


--YD1L590 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~0
YD1L590 = ( YD1_D_iw[4] & ( YD1_D_iw[5] & ( (!YD1_D_iw[0] & (YD1_D_iw[1] & (!YD1_D_iw[2] & YD1_D_iw[3]))) ) ) );


--YD1L606 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~1
YD1L606 = ( !YD1_D_iw[15] & ( !YD1_D_iw[16] & ( (YD1_D_iw[11] & (YD1_D_iw[12] & (!YD1_D_iw[13] & YD1_D_iw[14]))) ) ) );


--YD1L252 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~0
YD1L252 = (!YD1_D_iw[14] & YD1_D_iw[15]);


--YD1L274 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~0
YD1L274 = ( YD1L590 & ( (!YD1_D_iw[11] & (YD1_D_iw[12] & (YD1_D_iw[13] & !YD1_D_iw[16]))) ) );


--YD1_R_ctrl_shift_rot_right is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right
--register power-up is low

YD1_R_ctrl_shift_rot_right = DFFEAS(YD1L288, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L480 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[4]~0
YD1L480 = (!YD1_R_ctrl_shift_rot_right & (YD1_E_shift_rot_result[3])) # (YD1_R_ctrl_shift_rot_right & ((YD1_E_shift_rot_result[5])));


--YD1L345 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[1]~0
YD1L345 = (!YD1L590 & (YD1_D_iw[4])) # (YD1L590 & ((YD1_D_iw[15])));


--YD1L607 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~2
YD1L607 = ( !YD1_D_iw[15] & ( !YD1_D_iw[16] & ( (!YD1_D_iw[11] & (!YD1_D_iw[12] & (!YD1_D_iw[13] & YD1_D_iw[14]))) ) ) );


--YD1L591 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~1
YD1L591 = ( !YD1_D_iw[4] & ( YD1_D_iw[5] & ( (!YD1_D_iw[0] & (!YD1_D_iw[1] & (!YD1_D_iw[2] & YD1_D_iw[3]))) ) ) );


--YD1L592 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~2
YD1L592 = ( !YD1_D_iw[4] & ( !YD1_D_iw[5] & ( (!YD1_D_iw[0] & (!YD1_D_iw[1] & (!YD1_D_iw[2] & YD1_D_iw[3]))) ) ) );


--YD1L593 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~3
YD1L593 = ( !YD1_D_iw[4] & ( !YD1_D_iw[5] & ( (!YD1_D_iw[0] & (YD1_D_iw[1] & (YD1_D_iw[2] & YD1_D_iw[3]))) ) ) );


--YD1L594 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~4
YD1L594 = ( !YD1_D_iw[4] & ( !YD1_D_iw[5] & ( (!YD1_D_iw[0] & (YD1_D_iw[1] & (YD1_D_iw[2] & !YD1_D_iw[3]))) ) ) );


--YD1L595 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~5
YD1L595 = ( YD1_D_iw[4] & ( !YD1_D_iw[5] & ( (!YD1_D_iw[0] & (!YD1_D_iw[1] & (!YD1_D_iw[2] & YD1_D_iw[3]))) ) ) );


--YD1L596 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~6
YD1L596 = ( !YD1_D_iw[4] & ( YD1_D_iw[5] & ( (!YD1_D_iw[0] & (!YD1_D_iw[1] & (!YD1_D_iw[2] & !YD1_D_iw[3]))) ) ) );


--YD1L343 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[1]~0
YD1L343 = (YD1L243) # (YD1L345);


--YD1L344 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[0]~1
YD1L344 = (!YD1L590 & (YD1_D_iw[3])) # (YD1L590 & ((YD1_D_iw[14])));


--YD1L342 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[0]~1
YD1L342 = (YD1L344) # (YD1L243);


--YD1_E_valid_from_R is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R
--register power-up is low

YD1_E_valid_from_R = DFFEAS(YD1L589, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_R_ctrl_br is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br
--register power-up is low

YD1_R_ctrl_br = DFFEAS(YD1L733, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_R_valid is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid
--register power-up is low

YD1_R_valid = DFFEAS(YD1_D_valid, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_R_ctrl_retaddr is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr
--register power-up is low

YD1_R_ctrl_retaddr = DFFEAS(YD1L283, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L796 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~0
YD1L796 = (!YD1_E_valid_from_R & (((YD1_R_valid & YD1_R_ctrl_retaddr)))) # (YD1_E_valid_from_R & (((YD1_R_valid & YD1_R_ctrl_retaddr)) # (YD1_R_ctrl_br)));


--YD1_R_ctrl_jmp_direct is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct
--register power-up is low

YD1_R_ctrl_jmp_direct = DFFEAS(YD1L271, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L797 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~1
YD1L797 = (YD1_E_valid_from_R & YD1_R_ctrl_jmp_direct);


--YD1L768 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[4]~2
YD1L768 = ( DE1_q_b[4] & ( (!YD1L796 & ((!YD1L797) # ((YD1_D_iw[8])))) # (YD1L796 & (((YD1L2)))) ) ) # ( !DE1_q_b[4] & ( (!YD1L796 & (YD1L797 & (YD1_D_iw[8]))) # (YD1L796 & (((YD1L2)))) ) );


--YD1_R_src2_use_imm is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm
--register power-up is low

YD1_R_src2_use_imm = DFFEAS(YD1L822, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_R_ctrl_src_imm5_shift_rot is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot
--register power-up is low

YD1_R_ctrl_src_imm5_shift_rot = DFFEAS(YD1L293, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L820 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo~0
YD1L820 = (!YD1_R_src2_use_imm & !YD1_R_ctrl_src_imm5_shift_rot);


--YD1_R_ctrl_hi_imm16 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16
--register power-up is low

YD1_R_ctrl_hi_imm16 = DFFEAS(YD1L259, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_R_ctrl_force_src2_zero is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero
--register power-up is low

YD1_R_ctrl_force_src2_zero = DFFEAS(YD1L258, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L819 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[4]~1
YD1L819 = ( DE2_q_b[4] & ( (!YD1_R_ctrl_hi_imm16 & (!YD1_R_ctrl_force_src2_zero & ((YD1_D_iw[10]) # (YD1L820)))) ) ) # ( !DE2_q_b[4] & ( (!YD1L820 & (!YD1_R_ctrl_hi_imm16 & (!YD1_R_ctrl_force_src2_zero & YD1_D_iw[10]))) ) );


--YD1_E_alu_sub is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub
--register power-up is low

YD1_E_alu_sub = DFFEAS(YD1L386, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L608 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~3
YD1L608 = ( !YD1_D_iw[15] & ( YD1_D_iw[16] & ( (!YD1_D_iw[11] & (YD1_D_iw[12] & (YD1_D_iw[13] & !YD1_D_iw[14]))) ) ) );


--YD1_D_op_rdctl is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_rdctl
YD1_D_op_rdctl = (YD1L590 & YD1L608);


--YD1L609 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~4
YD1L609 = ( YD1_D_iw[15] & ( !YD1_D_iw[16] & ( (!YD1_D_iw[11] & (!YD1_D_iw[12] & (!YD1_D_iw[13] & !YD1_D_iw[14]))) ) ) );


--YD1L610 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~5
YD1L610 = ( YD1_D_iw[15] & ( YD1_D_iw[16] & ( (!YD1_D_iw[11] & (!YD1_D_iw[12] & (!YD1_D_iw[13] & !YD1_D_iw[14]))) ) ) );


--YD1L249 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~0
YD1L249 = (YD1L590 & (((YD1L610) # (YD1L609)) # (YD1L244)));


--YD1L597 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~7
YD1L597 = ( YD1_D_iw[4] & ( YD1_D_iw[5] & ( (!YD1_D_iw[0] & (!YD1_D_iw[1] & (!YD1_D_iw[2] & !YD1_D_iw[3]))) ) ) );


--YD1L598 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~8
YD1L598 = ( YD1_D_iw[4] & ( !YD1_D_iw[5] & ( (!YD1_D_iw[0] & (!YD1_D_iw[1] & (!YD1_D_iw[2] & !YD1_D_iw[3]))) ) ) );


--YD1L733 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~0
YD1L733 = ( YD1_D_iw[1] & ( YD1_D_iw[2] & ( (!YD1_D_iw[0] & ((!YD1_D_iw[4]) # ((!YD1_D_iw[5]) # (!YD1_D_iw[3])))) ) ) );


--YD1L250 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~1
YD1L250 = (!YD1L592 & (!YD1L598 & !YD1L733));


--YD1L251 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~2
YD1L251 = ( YD1L597 & ( YD1L250 ) ) # ( !YD1L597 & ( YD1L250 & ( (((YD1L249) # (YD1L596)) # (YD1L595)) # (YD1L591) ) ) ) # ( YD1L597 & ( !YD1L250 ) ) # ( !YD1L597 & ( !YD1L250 ) );


--YD1L482 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[6]~1
YD1L482 = (!YD1_R_ctrl_shift_rot_right & (YD1_E_shift_rot_result[5])) # (YD1_R_ctrl_shift_rot_right & ((YD1_E_shift_rot_result[7])));


--YD1L770 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[6]~3
YD1L770 = ( DE1_q_b[6] & ( (!YD1L796 & ((!YD1L797) # ((YD1_D_iw[10])))) # (YD1L796 & (((YD1L6)))) ) ) # ( !DE1_q_b[6] & ( (!YD1L796 & (YD1L797 & (YD1_D_iw[10]))) # (YD1L796 & (((YD1L6)))) ) );


--YD1L556 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]~0
YD1L556 = ((YD1_R_ctrl_force_src2_zero) # (YD1_R_ctrl_hi_imm16)) # (YD1_R_ctrl_src_imm5_shift_rot);


--YD1L481 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[5]~2
YD1L481 = (!YD1_R_ctrl_shift_rot_right & (YD1_E_shift_rot_result[4])) # (YD1_R_ctrl_shift_rot_right & ((YD1_E_shift_rot_result[6])));


--YD1L769 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[5]~4
YD1L769 = ( DE1_q_b[5] & ( (!YD1L796 & ((!YD1L797) # ((YD1_D_iw[9])))) # (YD1L796 & (((YD1L10)))) ) ) # ( !DE1_q_b[5] & ( (!YD1L796 & (YD1L797 & (YD1_D_iw[9]))) # (YD1L796 & (((YD1L10)))) ) );


--YD1L496 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[20]~3
YD1L496 = (!YD1_R_ctrl_shift_rot_right & ((YD1_E_shift_rot_result[19]))) # (YD1_R_ctrl_shift_rot_right & (YD1_E_shift_rot_result[21]));


--YD1L784 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[20]~5
YD1L784 = ( DE1_q_b[20] & ( (!YD1L796 & (((!YD1L797)) # (YD1_D_iw[24]))) # (YD1L796 & (((YD1L14)))) ) ) # ( !DE1_q_b[20] & ( (!YD1L796 & (YD1_D_iw[24] & (YD1L797))) # (YD1L796 & (((YD1L14)))) ) );


--YD1_D_iw[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21]
--register power-up is low

YD1_D_iw[21] = DFFEAS(YD1L661, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L726,  ,  ,  ,  );


--YD1L802 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[4]~0
YD1L802 = ( DE2_q_b[20] & ( (!YD1_R_ctrl_hi_imm16 & ((!YD1_R_src2_use_imm) # ((YD1_D_iw[21])))) # (YD1_R_ctrl_hi_imm16 & (((YD1_D_iw[10])))) ) ) # ( !DE2_q_b[20] & ( (!YD1_R_ctrl_hi_imm16 & (YD1_R_src2_use_imm & ((YD1_D_iw[21])))) # (YD1_R_ctrl_hi_imm16 & (((YD1_D_iw[10])))) ) );


--YD1_R_ctrl_unsigned_lo_imm16 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16
--register power-up is low

YD1_R_ctrl_unsigned_lo_imm16 = DFFEAS(YD1L297, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L814 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1
YD1L814 = (YD1_R_ctrl_unsigned_lo_imm16) # (YD1_R_ctrl_force_src2_zero);


--YD1L501 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[25]~4
YD1L501 = (!YD1_R_ctrl_shift_rot_right & ((YD1_E_shift_rot_result[24]))) # (YD1_R_ctrl_shift_rot_right & (YD1_E_shift_rot_result[26]));


--YD1L789 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[25]~6
YD1L789 = ( DE1_q_b[25] & ( (!YD1L796 & ((!YD1L797) # ((YD1_D_iw[29])))) # (YD1L796 & (((YD1L18)))) ) ) # ( !DE1_q_b[25] & ( (!YD1L796 & (YD1L797 & ((YD1_D_iw[29])))) # (YD1L796 & (((YD1L18)))) ) );


--YD1L807 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[9]~2
YD1L807 = ( DE2_q_b[25] & ( (!YD1_R_ctrl_hi_imm16 & (((!YD1_R_src2_use_imm) # (YD1_D_iw[21])))) # (YD1_R_ctrl_hi_imm16 & (YD1_D_iw[15])) ) ) # ( !DE2_q_b[25] & ( (!YD1_R_ctrl_hi_imm16 & (((YD1_R_src2_use_imm & YD1_D_iw[21])))) # (YD1_R_ctrl_hi_imm16 & (YD1_D_iw[15])) ) );


--YD1L497 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[21]~5
YD1L497 = (!YD1_R_ctrl_shift_rot_right & (YD1_E_shift_rot_result[20])) # (YD1_R_ctrl_shift_rot_right & ((YD1_E_shift_rot_result[22])));


--YD1L803 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[5]~3
YD1L803 = ( DE2_q_b[21] & ( (!YD1_R_ctrl_hi_imm16 & (((!YD1_R_src2_use_imm) # (YD1_D_iw[21])))) # (YD1_R_ctrl_hi_imm16 & (YD1_D_iw[11])) ) ) # ( !DE2_q_b[21] & ( (!YD1_R_ctrl_hi_imm16 & (((YD1_R_src2_use_imm & YD1_D_iw[21])))) # (YD1_R_ctrl_hi_imm16 & (YD1_D_iw[11])) ) );


--YD1L785 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[21]~7
YD1L785 = ( DE1_q_b[21] & ( (!YD1L796 & (((!YD1L797)) # (YD1_D_iw[25]))) # (YD1L796 & (((YD1L22)))) ) ) # ( !DE1_q_b[21] & ( (!YD1L796 & (YD1_D_iw[25] & (YD1L797))) # (YD1L796 & (((YD1L22)))) ) );


--YD1L494 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[18]~6
YD1L494 = (!YD1_R_ctrl_shift_rot_right & (YD1_E_shift_rot_result[17])) # (YD1_R_ctrl_shift_rot_right & ((YD1_E_shift_rot_result[19])));


--YD1L800 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[2]~4
YD1L800 = ( DE2_q_b[18] & ( (!YD1_R_ctrl_hi_imm16 & ((!YD1_R_src2_use_imm) # ((YD1_D_iw[21])))) # (YD1_R_ctrl_hi_imm16 & (((YD1_D_iw[8])))) ) ) # ( !DE2_q_b[18] & ( (!YD1_R_ctrl_hi_imm16 & (YD1_R_src2_use_imm & ((YD1_D_iw[21])))) # (YD1_R_ctrl_hi_imm16 & (((YD1_D_iw[8])))) ) );


--YD1L782 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[18]~8
YD1L782 = ( DE1_q_b[18] & ( (!YD1L796 & (((!YD1L797)) # (YD1_D_iw[22]))) # (YD1L796 & (((YD1L26)))) ) ) # ( !DE1_q_b[18] & ( (!YD1L796 & (YD1_D_iw[22] & (YD1L797))) # (YD1L796 & (((YD1L26)))) ) );


--YD1L495 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[19]~7
YD1L495 = (!YD1_R_ctrl_shift_rot_right & ((YD1_E_shift_rot_result[18]))) # (YD1_R_ctrl_shift_rot_right & (YD1_E_shift_rot_result[20]));


--YD1L801 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[3]~5
YD1L801 = ( DE2_q_b[19] & ( (!YD1_R_ctrl_hi_imm16 & ((!YD1_R_src2_use_imm) # ((YD1_D_iw[21])))) # (YD1_R_ctrl_hi_imm16 & (((YD1_D_iw[9])))) ) ) # ( !DE2_q_b[19] & ( (!YD1_R_ctrl_hi_imm16 & (YD1_R_src2_use_imm & ((YD1_D_iw[21])))) # (YD1_R_ctrl_hi_imm16 & (((YD1_D_iw[9])))) ) );


--YD1L783 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[19]~9
YD1L783 = ( DE1_q_b[19] & ( (!YD1L796 & (((!YD1L797)) # (YD1_D_iw[23]))) # (YD1L796 & (((YD1L30)))) ) ) # ( !DE1_q_b[19] & ( (!YD1L796 & (YD1_D_iw[23] & (YD1L797))) # (YD1L796 & (((YD1L30)))) ) );


--YD1L498 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[22]~8
YD1L498 = (!YD1_R_ctrl_shift_rot_right & (YD1_E_shift_rot_result[21])) # (YD1_R_ctrl_shift_rot_right & ((YD1_E_shift_rot_result[23])));


--YD1L804 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[6]~6
YD1L804 = ( DE2_q_b[22] & ( (!YD1_R_ctrl_hi_imm16 & (((!YD1_R_src2_use_imm) # (YD1_D_iw[21])))) # (YD1_R_ctrl_hi_imm16 & (YD1_D_iw[12])) ) ) # ( !DE2_q_b[22] & ( (!YD1_R_ctrl_hi_imm16 & (((YD1_R_src2_use_imm & YD1_D_iw[21])))) # (YD1_R_ctrl_hi_imm16 & (YD1_D_iw[12])) ) );


--YD1L786 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[22]~10
YD1L786 = ( DE1_q_b[22] & ( (!YD1L796 & (((!YD1L797)) # (YD1_D_iw[26]))) # (YD1L796 & (((YD1L34)))) ) ) # ( !DE1_q_b[22] & ( (!YD1L796 & (YD1_D_iw[26] & (YD1L797))) # (YD1L796 & (((YD1L34)))) ) );


--YD1L499 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[23]~9
YD1L499 = (!YD1_R_ctrl_shift_rot_right & (YD1_E_shift_rot_result[22])) # (YD1_R_ctrl_shift_rot_right & ((YD1_E_shift_rot_result[24])));


--YD1L805 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[7]~7
YD1L805 = ( DE2_q_b[23] & ( (!YD1_R_ctrl_hi_imm16 & (((!YD1_R_src2_use_imm) # (YD1_D_iw[21])))) # (YD1_R_ctrl_hi_imm16 & (YD1_D_iw[13])) ) ) # ( !DE2_q_b[23] & ( (!YD1_R_ctrl_hi_imm16 & (((YD1_R_src2_use_imm & YD1_D_iw[21])))) # (YD1_R_ctrl_hi_imm16 & (YD1_D_iw[13])) ) );


--YD1L787 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[23]~11
YD1L787 = ( DE1_q_b[23] & ( (!YD1L796 & ((!YD1L797) # ((YD1_D_iw[27])))) # (YD1L796 & (((YD1L38)))) ) ) # ( !DE1_q_b[23] & ( (!YD1L796 & (YD1L797 & ((YD1_D_iw[27])))) # (YD1L796 & (((YD1L38)))) ) );


--YD1L502 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[26]~10
YD1L502 = (!YD1_R_ctrl_shift_rot_right & (YD1_E_shift_rot_result[25])) # (YD1_R_ctrl_shift_rot_right & ((YD1_E_shift_rot_result[27])));


--YD1L790 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[26]~12
YD1L790 = ( DE1_q_b[26] & ( (!YD1L796 & ((!YD1L797) # ((YD1_D_iw[30])))) # (YD1L796 & (((YD1L42)))) ) ) # ( !DE1_q_b[26] & ( (!YD1L796 & (YD1L797 & ((YD1_D_iw[30])))) # (YD1L796 & (((YD1L42)))) ) );


--YD1L808 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[10]~8
YD1L808 = ( DE2_q_b[26] & ( (!YD1_R_ctrl_hi_imm16 & (((!YD1_R_src2_use_imm) # (YD1_D_iw[21])))) # (YD1_R_ctrl_hi_imm16 & (YD1_D_iw[16])) ) ) # ( !DE2_q_b[26] & ( (!YD1_R_ctrl_hi_imm16 & (((YD1_R_src2_use_imm & YD1_D_iw[21])))) # (YD1_R_ctrl_hi_imm16 & (YD1_D_iw[16])) ) );


--YD1L500 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[24]~11
YD1L500 = (!YD1_R_ctrl_shift_rot_right & ((YD1_E_shift_rot_result[23]))) # (YD1_R_ctrl_shift_rot_right & (YD1_E_shift_rot_result[25]));


--YD1L806 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[8]~9
YD1L806 = ( DE2_q_b[24] & ( (!YD1_R_ctrl_hi_imm16 & (((!YD1_R_src2_use_imm) # (YD1_D_iw[21])))) # (YD1_R_ctrl_hi_imm16 & (YD1_D_iw[14])) ) ) # ( !DE2_q_b[24] & ( (!YD1_R_ctrl_hi_imm16 & (((YD1_R_src2_use_imm & YD1_D_iw[21])))) # (YD1_R_ctrl_hi_imm16 & (YD1_D_iw[14])) ) );


--YD1L788 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[24]~13
YD1L788 = ( DE1_q_b[24] & ( (!YD1L796 & ((!YD1L797) # ((YD1_D_iw[28])))) # (YD1L796 & (((YD1L46)))) ) ) # ( !DE1_q_b[24] & ( (!YD1L796 & (YD1L797 & ((YD1_D_iw[28])))) # (YD1L796 & (((YD1L46)))) ) );


--YD1L489 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[13]~12
YD1L489 = (!YD1_R_ctrl_shift_rot_right & (YD1_E_shift_rot_result[12])) # (YD1_R_ctrl_shift_rot_right & ((YD1_E_shift_rot_result[14])));


--YD1L777 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[13]~14
YD1L777 = ( DE1_q_b[13] & ( (!YD1L796 & ((!YD1L797) # ((YD1_D_iw[17])))) # (YD1L796 & (((YD1L50)))) ) ) # ( !DE1_q_b[13] & ( (!YD1L796 & (YD1L797 & (YD1_D_iw[17]))) # (YD1L796 & (((YD1L50)))) ) );


--YD1_D_iw[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19]
--register power-up is low

YD1_D_iw[19] = DFFEAS(YD1L657, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L726,  ,  ,  ,  );


--YD1L490 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[14]~13
YD1L490 = (!YD1_R_ctrl_shift_rot_right & (YD1_E_shift_rot_result[13])) # (YD1_R_ctrl_shift_rot_right & ((YD1_E_shift_rot_result[15])));


--YD1_D_iw[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[18]
--register power-up is low

YD1_D_iw[18] = DFFEAS(YD1L655, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L726,  ,  ,  ,  );


--YD1L778 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[14]~15
YD1L778 = ( DE1_q_b[14] & ( (!YD1L796 & ((!YD1L797) # ((YD1_D_iw[18])))) # (YD1L796 & (((YD1L54)))) ) ) # ( !DE1_q_b[14] & ( (!YD1L796 & (YD1L797 & (YD1_D_iw[18]))) # (YD1L796 & (((YD1L54)))) ) );


--YD1_D_iw[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[20]
--register power-up is low

YD1_D_iw[20] = DFFEAS(YD1L659, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L726,  ,  ,  ,  );


--YD1L491 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[15]~14
YD1L491 = (!YD1_R_ctrl_shift_rot_right & (YD1_E_shift_rot_result[14])) # (YD1_R_ctrl_shift_rot_right & ((YD1_E_shift_rot_result[16])));


--YD1L779 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[15]~16
YD1L779 = ( DE1_q_b[15] & ( (!YD1L796 & ((!YD1L797) # ((YD1_D_iw[19])))) # (YD1L796 & (((YD1L58)))) ) ) # ( !DE1_q_b[15] & ( (!YD1L796 & (YD1L797 & (YD1_D_iw[19]))) # (YD1L796 & (((YD1L58)))) ) );


--YD1L493 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[17]~15
YD1L493 = (!YD1_R_ctrl_shift_rot_right & (YD1_E_shift_rot_result[16])) # (YD1_R_ctrl_shift_rot_right & ((YD1_E_shift_rot_result[18])));


--YD1L781 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[17]~17
YD1L781 = ( DE1_q_b[17] & ( (!YD1L796 & ((!YD1L797) # ((YD1_D_iw[21])))) # (YD1L796 & (((YD1L62)))) ) ) # ( !DE1_q_b[17] & ( (!YD1L796 & (YD1L797 & (YD1_D_iw[21]))) # (YD1L796 & (((YD1L62)))) ) );


--YD1L799 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[1]~10
YD1L799 = ( DE2_q_b[17] & ( (!YD1_R_ctrl_hi_imm16 & ((!YD1_R_src2_use_imm) # ((YD1_D_iw[21])))) # (YD1_R_ctrl_hi_imm16 & (((YD1_D_iw[7])))) ) ) # ( !DE2_q_b[17] & ( (!YD1_R_ctrl_hi_imm16 & (YD1_R_src2_use_imm & ((YD1_D_iw[21])))) # (YD1_R_ctrl_hi_imm16 & (((YD1_D_iw[7])))) ) );


--YD1L492 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[16]~16
YD1L492 = (!YD1_R_ctrl_shift_rot_right & (YD1_E_shift_rot_result[15])) # (YD1_R_ctrl_shift_rot_right & ((YD1_E_shift_rot_result[17])));


--YD1L798 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[0]~11
YD1L798 = ( DE2_q_b[16] & ( (!YD1_R_ctrl_hi_imm16 & (((!YD1_R_src2_use_imm) # (YD1_D_iw[21])))) # (YD1_R_ctrl_hi_imm16 & (YD1_D_iw[6])) ) ) # ( !DE2_q_b[16] & ( (!YD1_R_ctrl_hi_imm16 & (((YD1_R_src2_use_imm & YD1_D_iw[21])))) # (YD1_R_ctrl_hi_imm16 & (YD1_D_iw[6])) ) );


--YD1L780 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[16]~18
YD1L780 = ( DE1_q_b[16] & ( (!YD1L796 & ((!YD1L797) # ((YD1_D_iw[20])))) # (YD1L796 & (((YD1L66)))) ) ) # ( !DE1_q_b[16] & ( (!YD1L796 & (YD1L797 & (YD1_D_iw[20]))) # (YD1L796 & (((YD1L66)))) ) );


--YD1L483 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[7]~17
YD1L483 = (!YD1_R_ctrl_shift_rot_right & (YD1_E_shift_rot_result[6])) # (YD1_R_ctrl_shift_rot_right & ((YD1_E_shift_rot_result[8])));


--YD1L771 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[7]~19
YD1L771 = ( DE1_q_b[7] & ( (!YD1L796 & (((!YD1L797)) # (YD1_D_iw[11]))) # (YD1L796 & (((YD1L70)))) ) ) # ( !DE1_q_b[7] & ( (!YD1L796 & (YD1_D_iw[11] & (YD1L797))) # (YD1L796 & (((YD1L70)))) ) );


--YD1L484 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[8]~18
YD1L484 = (!YD1_R_ctrl_shift_rot_right & (YD1_E_shift_rot_result[7])) # (YD1_R_ctrl_shift_rot_right & ((YD1_E_shift_rot_result[9])));


--YD1L772 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[8]~20
YD1L772 = ( DE1_q_b[8] & ( (!YD1L796 & (((!YD1L797)) # (YD1_D_iw[12]))) # (YD1L796 & (((YD1L74)))) ) ) # ( !DE1_q_b[8] & ( (!YD1L796 & (YD1_D_iw[12] & (YD1L797))) # (YD1L796 & (((YD1L74)))) ) );


--YD1L485 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[9]~19
YD1L485 = (!YD1_R_ctrl_shift_rot_right & (YD1_E_shift_rot_result[8])) # (YD1_R_ctrl_shift_rot_right & ((YD1_E_shift_rot_result[10])));


--YD1L773 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[9]~21
YD1L773 = ( DE1_q_b[9] & ( (!YD1L796 & (((!YD1L797)) # (YD1_D_iw[13]))) # (YD1L796 & (((YD1L78)))) ) ) # ( !DE1_q_b[9] & ( (!YD1L796 & (YD1_D_iw[13] & (YD1L797))) # (YD1L796 & (((YD1L78)))) ) );


--YD1L486 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[10]~20
YD1L486 = (!YD1_R_ctrl_shift_rot_right & (YD1_E_shift_rot_result[9])) # (YD1_R_ctrl_shift_rot_right & ((YD1_E_shift_rot_result[11])));


--YD1L774 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[10]~22
YD1L774 = ( DE1_q_b[10] & ( (!YD1L796 & (((!YD1L797)) # (YD1_D_iw[14]))) # (YD1L796 & (((YD1L82)))) ) ) # ( !DE1_q_b[10] & ( (!YD1L796 & (YD1_D_iw[14] & (YD1L797))) # (YD1L796 & (((YD1L82)))) ) );


--YD1L487 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[11]~21
YD1L487 = (!YD1_R_ctrl_shift_rot_right & (YD1_E_shift_rot_result[10])) # (YD1_R_ctrl_shift_rot_right & ((YD1_E_shift_rot_result[12])));


--YD1L775 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[11]~23
YD1L775 = ( DE1_q_b[11] & ( (!YD1L796 & (((!YD1L797)) # (YD1_D_iw[15]))) # (YD1L796 & (((YD1L86)))) ) ) # ( !DE1_q_b[11] & ( (!YD1L796 & (YD1_D_iw[15] & (YD1L797))) # (YD1L796 & (((YD1L86)))) ) );


--YD1L488 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[12]~22
YD1L488 = (!YD1_R_ctrl_shift_rot_right & (YD1_E_shift_rot_result[11])) # (YD1_R_ctrl_shift_rot_right & ((YD1_E_shift_rot_result[13])));


--YD1L776 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[12]~24
YD1L776 = ( DE1_q_b[12] & ( (!YD1L796 & (((!YD1L797)) # (YD1_D_iw[16]))) # (YD1L796 & (((YD1L90)))) ) ) # ( !DE1_q_b[12] & ( (!YD1L796 & (YD1_D_iw[16] & (YD1L797))) # (YD1L796 & (((YD1L90)))) ) );


--YD1L294 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_st~0
YD1L294 = (YD1_D_iw[0] & (!YD1_D_iw[1] & ((!YD1_D_iw[4]) # (!YD1_D_iw[3]))));


--PC10L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|wait_latency_counter~0
PC10L10 = ( PC10_wait_latency_counter[1] & ( (YC1L2 & (!PC10_wait_latency_counter[0] & MC10L1)) ) ) # ( !PC10_wait_latency_counter[1] & ( (!ZC1L13 & (YC1L2 & (!PC10_wait_latency_counter[0] & MC10L1))) ) );


--NC11_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

NC11_mem_used[0] = DFFEAS(NC11L3, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC11L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[1]~0
NC11L5 = (NC11_mem_used[1] & ((!PC10_read_latency_shift_reg[0]) # (!NC11_mem_used[0])));


--NC11L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[1]~1
NC11L6 = ( NC11_mem_used[0] & ( (!YD1_W_alu_result[4] & (AD1L9 & (PC1L3 & !PC10_read_latency_shift_reg[0]))) ) );


--NC11L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[1]~2
NC11L7 = ( NC11L5 & ( NC11L6 ) ) # ( !NC11L5 & ( NC11L6 & ( (!PC10_wait_latency_counter[1] & (!PC10_wait_latency_counter[0] $ (((!MC10L2) # (!MC10L1))))) ) ) ) # ( NC11L5 & ( !NC11L6 ) );


--PC10L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|wait_latency_counter~1
PC10L11 = ( PC10_wait_latency_counter[1] & ( (YC1L2 & (!PC10_wait_latency_counter[0] & MC10L1)) ) ) # ( !PC10_wait_latency_counter[1] & ( (ZC1L13 & (YC1L2 & (PC10_wait_latency_counter[0] & MC10L1))) ) );


--S1L119 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|waitrequest~2
S1L119 = ( S1L1 & ( (!YD1_W_alu_result[4] & (AD1L10 & (ZC1L13 & S1L28))) ) );


--S1_s_serial_transfer.STATE_0_IDLE is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_0_IDLE
--register power-up is low

S1_s_serial_transfer.STATE_0_IDLE = DFFEAS(S1L111, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--S1L106 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~12
S1L106 = ( !S1_s_serial_transfer.STATE_0_IDLE & ( (!S1_internal_reset & (!WB1_transfer_complete & (UB1_auto_init_complete & S1L119))) ) );


--MC2_m0_read is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|m0_read
MC2_m0_read = ((!AD1L10) # ((!ZC1L12) # (!S1L28))) # (YD1_W_alu_result[4]);


--S1L6 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Selector3~0
S1L6 = (WB1_transfer_complete & S1_s_serial_transfer.STATE_5_READ_TRANSFER);


--S1_control_reg[16] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[16]
--register power-up is low

S1_control_reg[16] = DFFEAS(S1L37, KF1_outclk_wire[0],  ,  , S1L36,  ,  ,  ,  );


--S1_control_reg[17] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[17]
--register power-up is low

S1_control_reg[17] = DFFEAS(S1L38, KF1_outclk_wire[0],  ,  , S1L36,  ,  ,  ,  );


--S1L107 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~13
S1L107 = (!WB1_transfer_complete & (UB1_auto_init_complete & (S1L1 & !S1_s_serial_transfer.STATE_0_IDLE)));


--S1L7 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Selector3~1
S1L7 = ( S1_control_reg[17] & ( S1L107 & ( S1L6 ) ) ) # ( !S1_control_reg[17] & ( S1L107 & ( ((!S1L119 & (!MC2_m0_read & !S1_control_reg[16]))) # (S1L6) ) ) ) # ( S1_control_reg[17] & ( !S1L107 & ( S1L6 ) ) ) # ( !S1_control_reg[17] & ( !S1L107 & ( S1L6 ) ) );


--MC7L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|m0_write~0
MC7L1 = (YD1_W_alu_result[4] & (AD1L9 & !NC7_mem_used[1]));


--PC7L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter~0
PC7L17 = ( PC7_wait_latency_counter[1] & ( (YC1L2 & (!PC7_wait_latency_counter[0] & MC7L1)) ) ) # ( !PC7_wait_latency_counter[1] & ( (!ZC1L13 & (YC1L2 & (!PC7_wait_latency_counter[0] & MC7L1))) ) );


--NC7_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

NC7_mem_used[0] = DFFEAS(NC7L3, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC7L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1]~0
NC7L5 = (NC7_mem_used[1] & ((!PC7_read_latency_shift_reg[0]) # (!NC7_mem_used[0])));


--NC7L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1]~1
NC7L6 = ( NC7_mem_used[0] & ( (YD1_W_alu_result[4] & (AD1L9 & (PC1L3 & !PC7_read_latency_shift_reg[0]))) ) );


--NC7L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1]~2
NC7L7 = ( NC7L5 & ( NC7L6 ) ) # ( !NC7L5 & ( NC7L6 & ( (!PC7_wait_latency_counter[1] & (!PC7_wait_latency_counter[0] $ (((!MC10L2) # (!MC7L1))))) ) ) ) # ( NC7L5 & ( !NC7L6 ) );


--PC7L18 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter~1
PC7L18 = ( PC7_wait_latency_counter[1] & ( (YC1L2 & (!PC7_wait_latency_counter[0] & MC7L1)) ) ) # ( !PC7_wait_latency_counter[1] & ( (ZC1L13 & (YC1L2 & (PC7_wait_latency_counter[0] & MC7L1))) ) );


--NC4_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

NC4_mem_used[0] = DFFEAS(NC4L3, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC4L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]~0
NC4L5 = ( NC4_mem_used[0] & ( (!PC4_read_latency_shift_reg[0] & (((PC4L4 & SC1L11)) # (NC4_mem_used[1]))) ) ) # ( !NC4_mem_used[0] & ( NC4_mem_used[1] ) );


--PC4L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter~0
PC4L10 = ( !PC4_wait_latency_counter[1] & ( PC4_wait_latency_counter[0] & ( (ZC1L13 & (YC1L2 & (AD1L15 & !NC4_mem_used[1]))) ) ) ) # ( PC4_wait_latency_counter[1] & ( !PC4_wait_latency_counter[0] & ( (YC1L2 & (AD1L15 & !NC4_mem_used[1])) ) ) );


--PC4L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter~1
PC4L11 = ( !PC4L4 & ( (YC1L2 & (AD1L15 & (!NC4_mem_used[1] & !PC4_wait_latency_counter[0]))) ) );


--SC1L19 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~9
SC1L19 = (YD1_W_alu_result[3] & (AD1L13 & U1_av_waitrequest));


--NC3_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

NC3_mem_used[0] = DFFEAS(NC3L3, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC3L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0
NC3L5 = ( NC3_mem_used[0] & ( (!PC3_read_latency_shift_reg[0] & (((PC1L3 & SC1L19)) # (NC3_mem_used[1]))) ) ) # ( !NC3_mem_used[0] & ( NC3_mem_used[1] ) );


--U1L64 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|always2~0
U1L64 = ( !U1_av_waitrequest & ( (YD1_W_alu_result[3] & (YC1L2 & (AD1L13 & !NC3_mem_used[1]))) ) );


--MC9L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|m0_write~0
MC9L1 = (AD1L8 & !NC10_mem_used[1]);


--PC9L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_waitrequest_generated~0
PC9L4 = ( !PC9_wait_latency_counter[1] & ( !PC9_wait_latency_counter[0] $ (((!AD1L8) # ((!MC10L2) # (NC10_mem_used[1])))) ) );


--PC9L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter~0
PC9L11 = (YC1L2 & (!PC9_wait_latency_counter[0] & (MC9L1 & !PC9L4)));


--NC10_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

NC10_mem_used[0] = DFFEAS(NC10L3, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC10L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]~0
NC10L5 = ( PC9L4 & ( NC10_mem_used[0] & ( (!PC9_read_latency_shift_reg[0] & (((AD1L8 & PC1L3)) # (NC10_mem_used[1]))) ) ) ) # ( !PC9L4 & ( NC10_mem_used[0] & ( (NC10_mem_used[1] & !PC9_read_latency_shift_reg[0]) ) ) ) # ( PC9L4 & ( !NC10_mem_used[0] & ( NC10_mem_used[1] ) ) ) # ( !PC9L4 & ( !NC10_mem_used[0] & ( NC10_mem_used[1] ) ) );


--PC9L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter~1
PC9L12 = ( PC9_wait_latency_counter[1] & ( (YC1L2 & (!PC9_wait_latency_counter[0] & MC9L1)) ) ) # ( !PC9_wait_latency_counter[1] & ( (ZC1L13 & (YC1L2 & (PC9_wait_latency_counter[0] & MC9L1))) ) );


--TC1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0
TC1L1 = (BD1L1 & (BD1L2 & (BD1L3 & VC1L15)));


--SC1_src4_valid is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src4_valid
SC1_src4_valid = ( AD1L5 & ( (AD1L1 & (AD1L2 & (AD1L4 & YC1L2))) ) );


--MD1L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg~0
MD1L6 = ( NC5_mem_used[1] & ( SC1_src4_valid & ( (MD1_top_priority_reg[0] & ((!MD1_top_priority_reg[1]) # (TC1L1))) ) ) ) # ( !NC5_mem_used[1] & ( SC1_src4_valid & ( (!RE1_waitrequest & (((!MD1_top_priority_reg[1]) # (!TC1L1)))) # (RE1_waitrequest & (MD1_top_priority_reg[0] & ((!MD1_top_priority_reg[1]) # (TC1L1)))) ) ) ) # ( NC5_mem_used[1] & ( !SC1_src4_valid & ( (TC1L1) # (MD1_top_priority_reg[0]) ) ) ) # ( !NC5_mem_used[1] & ( !SC1_src4_valid & ( (!TC1L1 & (MD1_top_priority_reg[0])) # (TC1L1 & (((MD1_top_priority_reg[0] & !MD1_top_priority_reg[1])) # (RE1_waitrequest))) ) ) );


--MD1L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg~1
MD1L7 = ( NC5_mem_used[1] & ( SC1_src4_valid & ( (MD1_top_priority_reg[1] & TC1L1) ) ) ) # ( !NC5_mem_used[1] & ( SC1_src4_valid & ( (!RE1_waitrequest & ((!MD1_top_priority_reg[0]) # ((MD1_top_priority_reg[1] & !TC1L1)))) # (RE1_waitrequest & (((MD1_top_priority_reg[1] & TC1L1)))) ) ) ) # ( NC5_mem_used[1] & ( !SC1_src4_valid & ( ((!MD1_top_priority_reg[0] & TC1L1)) # (MD1_top_priority_reg[1]) ) ) ) # ( !NC5_mem_used[1] & ( !SC1_src4_valid & ( (!TC1L1 & (((MD1_top_priority_reg[1])))) # (TC1L1 & (RE1_waitrequest & ((!MD1_top_priority_reg[0]) # (MD1_top_priority_reg[1])))) ) ) );


--YD1_W_cmp_result is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_cmp_result
--register power-up is low

YD1_W_cmp_result = DFFEAS(YD1L387, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_R_ctrl_uncond_cti_non_br is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br
--register power-up is low

YD1_R_ctrl_uncond_cti_non_br = DFFEAS(YD1L296, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_R_ctrl_br_uncond is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond
--register power-up is low

YD1_R_ctrl_br_uncond = DFFEAS(YD1L594, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L725 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt~0
YD1L725 = (!YD1_R_ctrl_uncond_cti_non_br & (!YD1_R_ctrl_br_uncond & ((!YD1_W_cmp_result) # (!YD1_R_ctrl_br))));


--YD1_R_ctrl_exception is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception
--register power-up is low

YD1_R_ctrl_exception = DFFEAS(YD1L254, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_R_ctrl_break is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break
--register power-up is low

YD1_R_ctrl_break = DFFEAS(YD1L253, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L724 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~0
YD1L724 = (!YD1L725 & (!YD1_R_ctrl_exception & !YD1_R_ctrl_break));


--YD1L723 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.01~0
YD1L723 = (!YD1_R_ctrl_exception & YD1_R_ctrl_break);


--YD1L707 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[10]~0
YD1L707 = (!YD1L723 & ((!YD1L724 & ((YD1L90))) # (YD1L724 & (YD1L190))));


--YD1_W_valid is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid
--register power-up is low

YD1_W_valid = DFFEAS(YD1L924, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L706 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[9]~1
YD1L706 = ((!YD1L724 & ((YD1L86))) # (YD1L724 & (YD1L186))) # (YD1L723);


--YD1L709 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[12]~2
YD1L709 = (!YD1L723 & ((!YD1L724 & ((YD1L54))) # (YD1L724 & (YD1L154))));


--YD1L720 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[23]~3
YD1L720 = (!YD1L723 & ((!YD1L724 & ((YD1L18))) # (YD1L724 & (YD1L118))));


--YD1L721 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[24]~4
YD1L721 = ( !YD1_R_ctrl_break & ( (!YD1_R_ctrl_exception & ((!YD1L725 & (!YD1L142)) # (YD1L725 & ((!YD1L42))))) ) );


--YD1L711 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[14]~5
YD1L711 = ( YD1L724 & ( (!YD1_R_ctrl_exception & ((!YD1L166) # (YD1_R_ctrl_break))) ) ) # ( !YD1L724 & ( (!YD1_R_ctrl_exception & ((!YD1L66) # (YD1_R_ctrl_break))) ) );


--YD1L719 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[22]~6
YD1L719 = (!YD1L723 & ((!YD1L724 & ((YD1L46))) # (YD1L724 & (YD1L146))));


--YD1L718 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[21]~7
YD1L718 = (!YD1L723 & ((!YD1L724 & ((YD1L38))) # (YD1L724 & (YD1L138))));


--YD1L717 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[20]~8
YD1L717 = (!YD1L723 & ((!YD1L724 & ((YD1L34))) # (YD1L724 & (YD1L134))));


--YD1L716 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[19]~9
YD1L716 = (!YD1L723 & ((!YD1L724 & ((YD1L22))) # (YD1L724 & (YD1L122))));


--YD1L715 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[18]~10
YD1L715 = (!YD1L723 & ((!YD1L724 & ((YD1L14))) # (YD1L724 & (YD1L114))));


--YD1L714 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[17]~11
YD1L714 = (!YD1L723 & ((!YD1L724 & ((YD1L30))) # (YD1L724 & (YD1L130))));


--YD1L713 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[16]~12
YD1L713 = (!YD1L723 & ((!YD1L724 & ((YD1L26))) # (YD1L724 & (YD1L126))));


--YD1L712 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[15]~13
YD1L712 = ((!YD1L724 & ((YD1L62))) # (YD1L724 & (YD1L162))) # (YD1L723);


--YD1L710 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[13]~14
YD1L710 = (!YD1L723 & ((!YD1L724 & ((YD1L58))) # (YD1L724 & (YD1L158))));


--YD1L708 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[11]~15
YD1L708 = (!YD1L723 & ((!YD1L724 & ((YD1L50))) # (YD1L724 & (YD1L150))));


--TC2L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src1_valid~0
TC2L2 = (PC5_read_latency_shift_reg[0] & (NC5_mem[0][84] & NC5_mem[0][66]));


--TC3L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_005|src1_valid~0
TC3L2 = (PC6_read_latency_shift_reg[0] & (NC6_mem[0][84] & NC6_mem[0][66]));


--YD1L1103 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read_nxt~0
YD1L1103 = (!YD1_W_valid & (((TC3L2) # (TC2L2)) # (YD1_i_read)));


--VC1L16 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~1
VC1L16 = (TC1L1 & (((!MD1_top_priority_reg[0] & !SC1_src4_valid)) # (MD1_top_priority_reg[1])));


--ZC2L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~0
ZC2L2 = (ZC2_read_accepted & (!TC2L2 & !TC3L2));


--VC2L20 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~0
VC2L20 = (VC1L15 & ((!BD1L1) # ((!BD1L2) # (!BD1L3))));


--SC1L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src5_valid~0
SC1L21 = (YC1L2 & (AD1L3 & (!AD1L16 & !AD1L17)));


--VC2L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~1
VC2L21 = (VC2L20 & (((!MD2_top_priority_reg[0] & !SC1L21)) # (MD2_top_priority_reg[1])));


--ZC2L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~1
ZC2L3 = (BD1L1 & (BD1L2 & (BD1L3 & SC1L14)));


--ZC2L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~2
ZC2L4 = (!YD1_i_read & (!TC2L2 & (!TC3L2 & ZC2L3)));


--ZC2L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~3
ZC2L5 = (AC1_rst1 & (!YD1_i_read & (!TC2L2 & !TC3L2)));


--ZC2L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~4
ZC2L6 = (ZC2L5 & ((!BD1L1) # ((!BD1L2) # (!BD1L3))));


--ZC2L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~5
ZC2L7 = ( ZC2L4 & ( ZC2L6 & ( (((!NC6_mem_used[1] & VC2L21)) # (ZC2L2)) # (VC1L16) ) ) ) # ( !ZC2L4 & ( ZC2L6 & ( ((!NC6_mem_used[1] & VC2L21)) # (ZC2L2) ) ) ) # ( ZC2L4 & ( !ZC2L6 & ( (ZC2L2) # (VC1L16) ) ) ) # ( !ZC2L4 & ( !ZC2L6 & ( ZC2L2 ) ) );


--BE1_write is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write
--register power-up is low

BE1_write = DFFEAS(BE1L90, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--BE1_address[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8]
--register power-up is low

BE1_address[8] = DFFEAS(VC1_src_data[46], KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1_jtag_ram_access is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access
--register power-up is low

RE1_jtag_ram_access = DFFEAS(RE1L111, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L166 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0
RE1L166 = (!BE1_address[8] & RE1_jtag_ram_access);


--BE1_read is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read
--register power-up is low

BE1_read = DFFEAS(BE1L55, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1_avalon_ociram_readdata_ready is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready
--register power-up is low

RE1_avalon_ociram_readdata_ready = DFFEAS(RE1L109, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L167 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1
RE1L167 = ( RE1_avalon_ociram_readdata_ready & ( (!RE1_waitrequest) # ((!BE1_write & ((!BE1_read))) # (BE1_write & (RE1L166))) ) ) # ( !RE1_avalon_ociram_readdata_ready & ( (!RE1_waitrequest) # ((!BE1_write) # (RE1L166)) ) );


--MC5L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|local_read~0
MC5L1 = ( SC1_src4_valid & ( (!ZC1L12 & (((MD1_top_priority_reg[1] & TC1L1)))) # (ZC1L12 & ((!MD1_top_priority_reg[0]) # ((MD1_top_priority_reg[1])))) ) ) # ( !SC1_src4_valid & ( (TC1L1 & ((!MD1_top_priority_reg[0]) # (MD1_top_priority_reg[1]))) ) );


--NC5_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

NC5_mem_used[0] = DFFEAS(NC5L9, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC5L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0
NC5L11 = ( NC5_mem_used[0] & ( (!PC5_read_latency_shift_reg[0] & (((!RE1_waitrequest & MC5L1)) # (NC5_mem_used[1]))) ) ) # ( !NC5_mem_used[0] & ( NC5_mem_used[1] ) );


--XC2L33 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|count[0]~0
XC2L33 = ( MC8L8 & ( (!XC2_use_reg & (((YC1L2 & AD1L19)) # (XC2_count[0]))) # (XC2_use_reg & (((!XC2_count[0])))) ) ) # ( !MC8L8 & ( XC2_count[0] ) );


--MD2L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg~0
MD2L5 = ( SC1L21 & ( (!PC6L3 & (MD2_top_priority_reg[0] & ((!MD2_top_priority_reg[1]) # (VC2L20)))) # (PC6L3 & (((!MD2_top_priority_reg[1]) # (!VC2L20)))) ) ) # ( !SC1L21 & ( (!VC2L20 & (MD2_top_priority_reg[0])) # (VC2L20 & ((!PC6L3) # ((MD2_top_priority_reg[0] & !MD2_top_priority_reg[1])))) ) );


--MD2L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg~1
MD2L6 = ( SC1L21 & ( (!PC6L3 & (((MD2_top_priority_reg[1] & VC2L20)))) # (PC6L3 & ((!MD2_top_priority_reg[0]) # ((MD2_top_priority_reg[1] & !VC2L20)))) ) ) # ( !SC1L21 & ( (!VC2L20 & (((MD2_top_priority_reg[1])))) # (VC2L20 & (!PC6L3 & ((!MD2_top_priority_reg[0]) # (MD2_top_priority_reg[1])))) ) );


--MC6L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|local_read~0
MC6L1 = ( SC1L21 & ( (!ZC1L12 & (((MD2_top_priority_reg[1] & VC2L20)))) # (ZC1L12 & ((!MD2_top_priority_reg[0]) # ((MD2_top_priority_reg[1])))) ) ) # ( !SC1L21 & ( (VC2L20 & ((!MD2_top_priority_reg[0]) # (MD2_top_priority_reg[1]))) ) );


--NC6_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

NC6_mem_used[0] = DFFEAS(NC6L9, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC6L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]~0
NC6L11 = ( NC6_mem_used[0] & ( (!PC6_read_latency_shift_reg[0] & (((AC1_rst1 & MC6L1)) # (NC6_mem_used[1]))) ) ) # ( !NC6_mem_used[0] & ( NC6_mem_used[1] ) );


--NC9_internal_out_valid is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid
--register power-up is low

NC9_internal_out_valid = DFFEAS(NC9L9, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC9_internal_out_ready is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready
NC9_internal_out_ready = (!NC9_out_valid) # ((!NC8_mem[0][87]) # (!NC8_mem_used[0]));


--MC8L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|WideOr0~0
MC8L1 = ( YD1_d_byteenable[1] & ( (XC2_use_reg & (!XC2_byteen_reg[0] & !XC2_byteen_reg[1])) ) ) # ( !YD1_d_byteenable[1] & ( (!XC2_use_reg & (!YD1_d_byteenable[0])) # (XC2_use_reg & (((!XC2_byteen_reg[0] & !XC2_byteen_reg[1])))) ) );


--MC8L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|rf_source_data[87]~0
MC8L14 = ( !AD1L16 & ( !AD1L17 & ( (ZC1L12 & (YC1L2 & (MC8L1 & !AD1L3))) ) ) );


--NC8_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

NC8_mem_used[1] = DFFEAS(NC8L68, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC8L59,  ,  ,  ,  );


--MC8L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|comb~1
MC8L3 = (NC8_mem[0][87]) # (NC9_out_valid);


--NC8L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always0~0
NC8L1 = (!NC8_mem_used[0]) # (MC8L3);


--NC8L56 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~1
NC8L56 = (NC8_mem_used[0] & ((!MC8L3) # (NC8_mem_used[1])));


--NC8L57 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~2
NC8L57 = ( MC8L8 & ( NC8L56 ) ) # ( !MC8L8 & ( NC8L56 ) ) # ( MC8L8 & ( !NC8L56 & ( (!AD1L3 & (!AD1L16 & (!AD1L17 & PC1L3))) ) ) );


--NC8_mem[1][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][52]
--register power-up is low

NC8_mem[1][52] = DFFEAS(NC8L17, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC8L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][52]~0
NC8L11 = (!NC8L1 & (NC8_mem[0][52])) # (NC8L1 & (((!NC8_mem_used[1]) # (NC8_mem[1][52]))));


--XC2_endofpacket_reg is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|endofpacket_reg
--register power-up is low

XC2_endofpacket_reg = DFFEAS(XC2L53, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC2L95 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~0
XC2L95 = (XC2_use_reg & (XC2_count[0] & XC2_endofpacket_reg));


--PC6L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator|read_latency_shift_reg~1
PC6L4 = ( PC6L3 & ( SC1L21 & ( (!ZC1L12 & (((MD2_top_priority_reg[1] & VC2L20)))) # (ZC1L12 & ((!MD2_top_priority_reg[0]) # ((MD2_top_priority_reg[1])))) ) ) ) # ( PC6L3 & ( !SC1L21 & ( (VC2L20 & ((!MD2_top_priority_reg[0]) # (MD2_top_priority_reg[1]))) ) ) );


--NC6_mem[1][84] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][84]
--register power-up is low

NC6_mem[1][84] = DFFEAS(NC6L13, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC6L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem~0
NC6L13 = ( SC1L21 & ( NC6_mem[1][84] & ( ((MD2_top_priority_reg[1] & VC2L20)) # (NC6_mem_used[1]) ) ) ) # ( !SC1L21 & ( NC6_mem[1][84] & ( ((VC2L20 & ((!MD2_top_priority_reg[0]) # (MD2_top_priority_reg[1])))) # (NC6_mem_used[1]) ) ) ) # ( SC1L21 & ( !NC6_mem[1][84] & ( (MD2_top_priority_reg[1] & (VC2L20 & !NC6_mem_used[1])) ) ) ) # ( !SC1L21 & ( !NC6_mem[1][84] & ( (VC2L20 & (!NC6_mem_used[1] & ((!MD2_top_priority_reg[0]) # (MD2_top_priority_reg[1])))) ) ) );


--NC6L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]~1
NC6L12 = (!NC6_mem_used[0]) # (PC6_read_latency_shift_reg[0]);


--NC6_mem[1][66] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][66]
--register power-up is low

NC6_mem[1][66] = DFFEAS(NC6L14, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC6L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem~1
NC6L14 = ( VC2L21 & ( NC6_mem[1][66] ) ) # ( !VC2L21 & ( NC6_mem[1][66] & ( ((ZC1L12 & (MD2L1 & SC1L21))) # (NC6_mem_used[1]) ) ) ) # ( VC2L21 & ( !NC6_mem[1][66] & ( !NC6_mem_used[1] ) ) ) # ( !VC2L21 & ( !NC6_mem[1][66] & ( (ZC1L12 & (MD2L1 & (!NC6_mem_used[1] & SC1L21))) ) ) );


--PC2L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator|read_latency_shift_reg~0
PC2L3 = ( PC1L3 & ( (!NC2_mem_used[1] & (AD1L11 & (!S1L117 & !S1L118))) ) );


--PC1L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|read_latency_shift_reg~1
PC1L4 = (YD1_W_alu_result[4] & (AD1L10 & !NC1_mem_used[1]));


--PC1L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|read_latency_shift_reg~2
PC1L5 = (PC1L4 & PC1L3);


--PC3L27 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0
PC3L27 = ( U1_av_waitrequest & ( (YD1_W_alu_result[3] & (AD1L13 & (PC1L3 & !NC3_mem_used[1]))) ) );


--PC7L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|read_latency_shift_reg~1
PC7L13 = (PC1L3 & PC7L12);


--PC9L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg~0
PC9L7 = ( !PC9_wait_latency_counter[1] & ( (PC1L3 & (MC9L1 & (!MC10L2 $ (!PC9_wait_latency_counter[0])))) ) );


--PC10L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|read_latency_shift_reg~0
PC10L5 = ( !NC11_mem_used[1] & ( !PC10_wait_latency_counter[1] & ( (!YD1_W_alu_result[4] & (AD1L9 & (!MC10L2 $ (!PC10_wait_latency_counter[0])))) ) ) );


--PC10L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|read_latency_shift_reg~1
PC10L6 = (PC1L3 & PC10L5);


--PC5L36 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0
PC5L36 = (SC1L14 & MC5L1);


--NC5_mem[1][84] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][84]
--register power-up is low

NC5_mem[1][84] = DFFEAS(NC5L13, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC5L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0
NC5L13 = (!NC5_mem_used[1] & (VC1L16)) # (NC5_mem_used[1] & ((NC5_mem[1][84])));


--NC5L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1
NC5L12 = (!NC5_mem_used[0]) # (PC5_read_latency_shift_reg[0]);


--NC5_mem[1][66] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][66]
--register power-up is low

NC5_mem[1][66] = DFFEAS(NC5L14, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC5L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1
NC5L14 = (!NC5_mem_used[1] & (MC5L1)) # (NC5_mem_used[1] & ((NC5_mem[1][66])));


--ZC1L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~0
ZC1L6 = (!YC1L1 & !ZC1_end_begintransfer);


--ZC1L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~1
ZC1L7 = ( SC1L6 & ( !ZC1L6 & ( !AC1_rst1 ) ) ) # ( !SC1L6 & ( !ZC1L6 & ( (!AC1_rst1) # ((!SC1L10 & (!SC1L2 & SC1L4))) ) ) );


--NC2L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[0]~3
NC2L3 = (NC2_mem_used[0] & ((!PC2_read_latency_shift_reg[0]) # (NC2_mem_used[1])));


--NC2L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[0]~4
NC2L4 = ( PC1L3 & ( NC2L3 ) ) # ( !PC1L3 & ( NC2L3 ) ) # ( PC1L3 & ( !NC2L3 & ( (!NC2_mem_used[1] & (AD1L11 & (!S1L117 & !S1L118))) ) ) );


--YD1L272 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld_signed~0
YD1L272 = ( YD1_D_iw[2] & ( (YD1_D_iw[0] & (YD1_D_iw[1] & ((!YD1_D_iw[4]) # (!YD1_D_iw[3])))) ) );


--YD1_R_wr_dst_reg is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_wr_dst_reg
--register power-up is low

YD1_R_wr_dst_reg = DFFEAS(YD1_D_wr_dst_reg, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_W_rf_wren is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wren
YD1_W_rf_wren = ((YD1_R_wr_dst_reg & YD1_W_valid)) # (BB1_r_sync_rst);


--YD1_W_control_rd_data[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[0]
--register power-up is low

YD1_W_control_rd_data[0] = DFFEAS(YD1L390, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_R_dst_regnum[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]
--register power-up is low

YD1_R_dst_regnum[0] = DFFEAS(YD1L299, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_R_dst_regnum[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]
--register power-up is low

YD1_R_dst_regnum[1] = DFFEAS(YD1L301, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_R_dst_regnum[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[2]
--register power-up is low

YD1_R_dst_regnum[2] = DFFEAS(YD1L303, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_R_dst_regnum[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]
--register power-up is low

YD1_R_dst_regnum[3] = DFFEAS(YD1L305, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_R_dst_regnum[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]
--register power-up is low

YD1_R_dst_regnum[4] = DFFEAS(YD1L307, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_E_src2[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[0]
--register power-up is low

YD1_E_src2[0] = DFFEAS(YD1L815, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_E_src1[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0]
--register power-up is low

YD1_E_src1[0] = DFFEAS(YD1L764, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC5_av_readdata_pre[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]
--register power-up is low

PC5_av_readdata_pre[4] = DFFEAS(BE1_readdata[4], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_W_status_reg_pie is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie
--register power-up is low

YD1_W_status_reg_pie = DFFEAS(YD1L922, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1_E_valid_from_R,  ,  ,  ,  );


--YD1_W_ipending_reg[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[1]
--register power-up is low

YD1_W_ipending_reg[1] = DFFEAS(YD1L882, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_W_ipending_reg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0]
--register power-up is low

YD1_W_ipending_reg[0] = DFFEAS(YD1_W_ipending_reg_nxt[0], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L1104 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|intr_req~0
YD1L1104 = (YD1_W_status_reg_pie & ((YD1_W_ipending_reg[0]) # (YD1_W_ipending_reg[1])));


--YD1_hbreak_enabled is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled
--register power-up is low

YD1_hbreak_enabled = DFFEAS(YD1L1098, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1_E_valid_from_R,  ,  ,  ,  );


--YD1_hbreak_pending is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending
--register power-up is low

YD1_hbreak_pending = DFFEAS(YD1L1100, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JE1_jtag_break is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break
--register power-up is low

JE1_jtag_break = DFFEAS(JE1L4, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--YD1_wait_for_one_post_bret_inst is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst
--register power-up is low

YD1_wait_for_one_post_bret_inst = DFFEAS(YD1L1106, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L1101 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_req~0
YD1L1101 = ( YD1_wait_for_one_post_bret_inst & ( (YD1_W_valid & (!YD1_hbreak_enabled & ((JE1_jtag_break) # (YD1_hbreak_pending)))) ) ) # ( !YD1_wait_for_one_post_bret_inst & ( (!YD1_hbreak_enabled & ((JE1_jtag_break) # (YD1_hbreak_pending))) ) );


--YD1L331 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21]~0
YD1L331 = (!YD1L1104 & !YD1L1101);


--DF1_address_reg_a[0] is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|address_reg_a[0]
--register power-up is low

DF1_address_reg_a[0] = DFFEAS(VC2_src_data[51], KF1_outclk_wire[0],  ,  , !BB1_r_early_rst,  ,  ,  ,  );


--GD1L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0
GD1L12 = (!DF1_address_reg_a[0] & ((DF1_ram_block1a4))) # (DF1_address_reg_a[0] & (DF1_ram_block1a36));


--YD1L637 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~0
YD1L637 = ( GD1L12 & ( (!YD1L331) # (((PC5_av_readdata_pre[4] & TC2L2)) # (TC3L2)) ) ) # ( !GD1L12 & ( (!YD1L331) # ((PC5_av_readdata_pre[4] & TC2L2)) ) );


--YD1L726 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_valid~0
YD1L726 = (!YD1_i_read & ((TC3L2) # (TC2L2)));


--PC5_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]
--register power-up is low

PC5_av_readdata_pre[0] = DFFEAS(BE1_readdata[0], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GD1L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~0
GD1L5 = (!DF1_address_reg_a[0] & ((DF1_ram_block1a0))) # (DF1_address_reg_a[0] & (DF1_ram_block1a32));


--YD1L633 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~1
YD1L633 = ( GD1L5 & ( (!YD1L1104 & (((TC2L2 & PC5_av_readdata_pre[0])) # (TC3L2))) ) ) # ( !GD1L5 & ( (TC2L2 & (!YD1L1104 & PC5_av_readdata_pre[0])) ) );


--PC5_av_readdata_pre[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]
--register power-up is low

PC5_av_readdata_pre[1] = DFFEAS(BE1_readdata[1], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GD1L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~1
GD1L13 = (!DF1_address_reg_a[0] & ((DF1_ram_block1a1))) # (DF1_address_reg_a[0] & (DF1_ram_block1a33));


--YD1L634 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~2
YD1L634 = ( GD1L13 & ( (!YD1L331) # (((TC2L2 & PC5_av_readdata_pre[1])) # (TC3L2)) ) ) # ( !GD1L13 & ( (!YD1L331) # ((TC2L2 & PC5_av_readdata_pre[1])) ) );


--PC5_av_readdata_pre[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]
--register power-up is low

PC5_av_readdata_pre[2] = DFFEAS(BE1_readdata[2], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GD1L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~2
GD1L14 = (!DF1_address_reg_a[0] & ((DF1_ram_block1a2))) # (DF1_address_reg_a[0] & (DF1_ram_block1a34));


--YD1L635 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~3
YD1L635 = ( GD1L14 & ( (!YD1L1104 & (((TC2L2 & PC5_av_readdata_pre[2])) # (TC3L2))) ) ) # ( !GD1L14 & ( (TC2L2 & (!YD1L1104 & PC5_av_readdata_pre[2])) ) );


--PC5_av_readdata_pre[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]
--register power-up is low

PC5_av_readdata_pre[3] = DFFEAS(BE1_readdata[3], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GD1L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~3
GD1L15 = (!DF1_address_reg_a[0] & ((DF1_ram_block1a3))) # (DF1_address_reg_a[0] & (DF1_ram_block1a35));


--YD1L636 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~4
YD1L636 = ( GD1L15 & ( (!YD1L331) # (((TC2L2 & PC5_av_readdata_pre[3])) # (TC3L2)) ) ) # ( !GD1L15 & ( (!YD1L331) # ((TC2L2 & PC5_av_readdata_pre[3])) ) );


--YD1_E_src2[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[1]
--register power-up is low

YD1_E_src2[1] = DFFEAS(YD1L816, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_E_src1[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1]
--register power-up is low

YD1_E_src1[1] = DFFEAS(YD1L765, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L478 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[2]~23
YD1L478 = (!YD1_R_ctrl_shift_rot_right & ((YD1_E_shift_rot_result[1]))) # (YD1_R_ctrl_shift_rot_right & (YD1_E_shift_rot_result[3]));


--YD1L766 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[2]~25
YD1L766 = ( DE1_q_b[2] & ( (!YD1L796 & (((!YD1L797) # (YD1_D_iw[6])))) # (YD1L796 & (YD1L94)) ) ) # ( !DE1_q_b[2] & ( (!YD1L796 & (((YD1L797 & YD1_D_iw[6])))) # (YD1L796 & (YD1L94)) ) );


--YD1L817 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[2]~2
YD1L817 = ( !YD1_R_ctrl_force_src2_zero & ( (!YD1_R_ctrl_hi_imm16 & ((!YD1L820 & (YD1_D_iw[8])) # (YD1L820 & ((DE2_q_b[2]))))) ) );


--YD1L479 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[3]~24
YD1L479 = (!YD1_R_ctrl_shift_rot_right & (YD1_E_shift_rot_result[2])) # (YD1_R_ctrl_shift_rot_right & ((YD1_E_shift_rot_result[4])));


--YD1L767 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[3]~26
YD1L767 = ( DE1_q_b[3] & ( (!YD1L796 & ((!YD1L797) # ((YD1_D_iw[7])))) # (YD1L796 & (((YD1L98)))) ) ) # ( !DE1_q_b[3] & ( (!YD1L796 & (YD1L797 & ((YD1_D_iw[7])))) # (YD1L796 & (((YD1L98)))) ) );


--YD1L818 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[3]~3
YD1L818 = ( YD1_D_iw[9] & ( (!YD1_R_ctrl_hi_imm16 & (!YD1_R_ctrl_force_src2_zero & ((!YD1L820) # (DE2_q_b[3])))) ) ) # ( !YD1_D_iw[9] & ( (DE2_q_b[3] & (YD1L820 & (!YD1_R_ctrl_hi_imm16 & !YD1_R_ctrl_force_src2_zero))) ) );


--WB1L2 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|Selector1~0
WB1L2 = (WB1_s_serial_protocol.STATE_4_TRANSFER & !WB1L8);


--WB1L5 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|Selector3~0
WB1L5 = ( WB1L2 & ( (!ZB1_middle_of_low_level) # ((!WB1_shiftreg_data[26]) # ((!WB1_shiftreg_mask[26]) # (WB1_s_serial_protocol.STATE_3_START_BIT))) ) ) # ( !WB1L2 & ( (ZB1_middle_of_low_level & WB1_s_serial_protocol.STATE_3_START_BIT) ) );


--ZB1L63 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_low_level~0
ZB1L63 = (!ZB1_clk_counter[11] & ZB1L60);


--WB1L1 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|Add0~0
WB1L1 = (WB1_counter[2] & (WB1_counter[0] & WB1_counter[1]));


--WB1L9 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|always4~0
WB1L9 = (ZB1_middle_of_high_level & WB1_s_serial_protocol.STATE_2_RESTART_BIT);


--WB1_s_serial_protocol.STATE_1_INITIALIZE is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE
--register power-up is low

WB1_s_serial_protocol.STATE_1_INITIALIZE = DFFEAS(WB1L30, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--WB1L16 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter~0
WB1L16 = ( !WB1_s_serial_protocol.STATE_1_INITIALIZE & ( (!WB1L9 & (!WB1_counter[4] $ (((!WB1_counter[3]) # (!WB1L1))))) ) );


--WB1L117 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[19]~0
WB1L117 = (!WB1L9 & (!WB1_s_serial_protocol.STATE_1_INITIALIZE & ((!ZB1_middle_of_low_level) # (!WB1_s_serial_protocol.STATE_4_TRANSFER))));


--WB1L118 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[19]~1
WB1L118 = ( S1L64 & ( WB1L117 & ( ((AD1L11 & (ZC1L13 & S1L28))) # (BB1_r_sync_rst) ) ) ) # ( !S1L64 & ( WB1L117 & ( BB1_r_sync_rst ) ) ) # ( S1L64 & ( !WB1L117 ) ) # ( !S1L64 & ( !WB1L117 ) );


--WB1L17 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter~1
WB1L17 = (!WB1_s_serial_protocol.STATE_1_INITIALIZE & ((!WB1_counter[3] $ (!WB1L1)) # (WB1L9)));


--WB1L18 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter~2
WB1L18 = ( !WB1_s_serial_protocol.STATE_1_INITIALIZE & ( (!WB1L9 & (!WB1_counter[2] $ (((!WB1_counter[0]) # (!WB1_counter[1]))))) ) );


--WB1L19 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter~3
WB1L19 = (!WB1_s_serial_protocol.STATE_1_INITIALIZE & ((!WB1_counter[0]) # (WB1L9)));


--WB1L20 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter~4
WB1L20 = (!WB1L9 & (!WB1_s_serial_protocol.STATE_1_INITIALIZE & (!WB1_counter[0] $ (!WB1_counter[1]))));


--S1L108 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~14
S1L108 = ( S1_control_reg[17] & ( S1L107 & ( (!S1_internal_reset & (!S1L119 & !MC2_m0_read)) ) ) ) # ( !S1_control_reg[17] & ( S1L107 & ( (!S1_internal_reset & (!S1L119 & (!MC2_m0_read & S1_control_reg[16]))) ) ) );


--UB1L1 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|Add0~0
UB1L1 = !UB1_rom_address[3] $ (((!UB1_rom_address[0]) # ((!UB1_rom_address[1]) # (!UB1_rom_address[2]))));


--UB1L38 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[3]~0
UB1L38 = ( S1L64 & ( UB1L7 ) ) # ( !S1L64 & ( UB1L7 ) ) # ( S1L64 & ( !UB1L7 & ( ((AD1L11 & (ZC1L13 & S1L28))) # (BB1_r_sync_rst) ) ) ) # ( !S1L64 & ( !UB1L7 & ( BB1_r_sync_rst ) ) );


--UB1L2 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|Add0~1
UB1L2 = !UB1_rom_address[0] $ (!UB1_rom_address[1]);


--UB1L3 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|Add0~2
UB1L3 = !UB1_rom_address[2] $ (((!UB1_rom_address[0]) # (!UB1_rom_address[1])));


--UB1L41 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address~1
UB1L41 = (!S1_internal_reset & !UB1_rom_address[0]);


--UB1L4 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|Add0~3
UB1L4 = ( UB1_rom_address[2] & ( !UB1_rom_address[4] $ (((!UB1_rom_address[3]) # ((!UB1_rom_address[0]) # (!UB1_rom_address[1])))) ) ) # ( !UB1_rom_address[2] & ( UB1_rom_address[4] ) );


--UB1L5 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|Add0~4
UB1L5 = ( UB1_rom_address[1] & ( UB1_rom_address[2] & ( !UB1_rom_address[5] $ (((!UB1_rom_address[3]) # ((!UB1_rom_address[0]) # (!UB1_rom_address[4])))) ) ) ) # ( !UB1_rom_address[1] & ( UB1_rom_address[2] & ( UB1_rom_address[5] ) ) ) # ( UB1_rom_address[1] & ( !UB1_rom_address[2] & ( UB1_rom_address[5] ) ) ) # ( !UB1_rom_address[1] & ( !UB1_rom_address[2] & ( UB1_rom_address[5] ) ) );


--AC1L44 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0
AC1L44 = AMPP_FUNCTION(!A1L156, !A1L161, !A1L151);


--AC1L81 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0
AC1L81 = AMPP_FUNCTION(!A1L152, !AC1_td_shift[0], !AC1_state, !AC1_user_saw_rvalid, !AC1L44, !AC1_count[0]);


--AC1_rdata[7] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]
--register power-up is low

AC1_rdata[7] = AMPP_FUNCTION(KF1_outclk_wire[0], JC1_q_b[7], !BB1_r_sync_rst, AC1L22);


--AC1L70 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3
AC1L70 = AMPP_FUNCTION(!AC1_count[9], !AC1_td_shift[10], !AC1_rdata[7]);


--U1_t_dav is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|t_dav
--register power-up is low

U1_t_dav = DFFEAS(HC2_b_full, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC1_write_stalled is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled
--register power-up is low

AC1_write_stalled = AMPP_FUNCTION(A1L158, AC1L96, !A1L150, AC1L97);


--AC1L71 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4
AC1L71 = AMPP_FUNCTION(!A1L152, !AC1_state, !AC1_count[1], !AC1_user_saw_rvalid, !AC1_td_shift[9]);


--AC1_td_shift[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]
--register power-up is low

AC1_td_shift[2] = AMPP_FUNCTION(A1L158, AC1L73, !A1L150, AC1L57);


--AC1L72 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5
AC1L72 = AMPP_FUNCTION(!A1L152, !AC1_count[9], !A1L156, !AC1_write_stalled, !AC1L71, !AC1_td_shift[2]);


--AC1L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0
AC1L15 = AMPP_FUNCTION(!A1L152, !AC1_state, !A1L159, !A1L156, !AC1_count[8]);


--AC1_rvalid0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0
--register power-up is low

AC1_rvalid0 = AMPP_FUNCTION(KF1_outclk_wire[0], AC1L42, !BB1_r_sync_rst);


--JE1_monitor_ready is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready
--register power-up is low

JE1_monitor_ready = DFFEAS(JE1L10, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1_MonDReg[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]
--register power-up is low

RE1_MonDReg[1] = DFFEAS(RE1L85, KF1_outclk_wire[0],  ,  , RE1L50,  ,  ,  ,  );


--UE1L58 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11
UE1L58 = ( RE1_MonDReg[1] & ( (!SE1L2 & ((!A1L165) # ((GE1_break_readreg[1])))) # (SE1L2 & (((UE1_sr[3])))) ) ) # ( !RE1_MonDReg[1] & ( (!SE1L2 & (A1L165 & ((GE1_break_readreg[1])))) # (SE1L2 & (((UE1_sr[3])))) ) );


--TE1_jdo[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]
--register power-up is low

TE1_jdo[0] = DFFEAS(UE1_sr[0], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--TE1_jdo[36] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]
--register power-up is low

TE1_jdo[36] = DFFEAS(UE1_sr[36], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--TE1_jdo[37] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]
--register power-up is low

TE1_jdo[37] = DFFEAS(UE1_sr[37], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--TE1_ir[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]
--register power-up is low

TE1_ir[1] = DFFEAS(A1L165, KF1_outclk_wire[0],  ,  , TE1_jxuir,  ,  ,  ,  );


--TE1_ir[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]
--register power-up is low

TE1_ir[0] = DFFEAS(A1L164, KF1_outclk_wire[0],  ,  , TE1_jxuir,  ,  ,  ,  );


--TE1_enable_action_strobe is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe
--register power-up is low

TE1_enable_action_strobe = DFFEAS(TE1_update_jdo_strobe, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--GE1L18 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]~0
GE1L18 = (TE1_ir[1] & (!TE1_ir[0] & TE1_enable_action_strobe));


--GE1L19 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]~1
GE1L19 = (!TE1_jdo[36] & (!TE1_jdo[37] & GE1L18));


--TE1_jdo[35] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]
--register power-up is low

TE1_jdo[35] = DFFEAS(UE1_sr[35], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--TE1L49 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0
TE1L49 = (!TE1_ir[1] & (!TE1_ir[0] & TE1_enable_action_strobe));


--TE1_take_action_ocimem_b is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b
TE1_take_action_ocimem_b = (TE1_jdo[35] & TE1L49);


--TE1_jdo[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]
--register power-up is low

TE1_jdo[3] = DFFEAS(UE1_sr[3], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--RE1_jtag_ram_rd_d1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1
--register power-up is low

RE1_jtag_ram_rd_d1 = DFFEAS(RE1_jtag_ram_rd, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L83 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~0
RE1L83 = (!RE1_MonAReg[3] & (RE1_MonAReg[2] & (!RE1_jtag_ram_rd_d1 & !RE1_MonAReg[4])));


--RE1L84 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~1
RE1L84 = ( CF1_q_a[0] & ( (!TE1_take_action_ocimem_b & (((RE1L83) # (RE1_jtag_ram_rd_d1)))) # (TE1_take_action_ocimem_b & (TE1_jdo[3])) ) ) # ( !CF1_q_a[0] & ( (!TE1_take_action_ocimem_b & ((RE1L83))) # (TE1_take_action_ocimem_b & (TE1_jdo[3])) ) );


--RE1_jtag_rd_d1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1
--register power-up is low

RE1_jtag_rd_d1 = DFFEAS(RE1_jtag_rd, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L50 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~2
RE1L50 = (!TE1L49 & ((RE1_jtag_rd_d1))) # (TE1L49 & (TE1_jdo[35]));


--W1L307 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~0
W1L307 = (W1_f_pop & (W1L131 & W1_m_state.000010000));


--XD1_entry_1[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[0]
--register power-up is low

XD1_entry_1[0] = DFFEAS(XC2L54, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[0]
--register power-up is low

XD1_entry_0[0] = DFFEAS(XC2L54, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--XD1L103 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[0]~28
XD1L103 = (!XD1_rd_address & ((XD1_entry_0[0]))) # (XD1_rd_address & (XD1_entry_1[0]));


--W1_active_data[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[0]
--register power-up is low

W1_active_data[0] = DFFEAS(XD1L103, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--W1L171 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|WideOr17~0
W1L171 = (!W1_m_state.000010000 & !W1_m_state.000000010);


--W1L164 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector116~0
W1L164 = ( W1L171 & ( (!W1L307 & (W1_m_data[0])) # (W1L307 & ((XD1L103))) ) ) # ( !W1L171 & ( (!W1L307 & ((W1_active_data[0]))) # (W1L307 & (XD1L103)) ) );


--XD1_entry_1[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[1]
--register power-up is low

XD1_entry_1[1] = DFFEAS(XC2L55, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[1]
--register power-up is low

XD1_entry_0[1] = DFFEAS(XC2L55, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--XD1L104 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[1]~29
XD1L104 = (!XD1_rd_address & ((XD1_entry_0[1]))) # (XD1_rd_address & (XD1_entry_1[1]));


--W1_active_data[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[1]
--register power-up is low

W1_active_data[1] = DFFEAS(XD1L104, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--W1L163 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector115~0
W1L163 = ( W1_active_data[1] & ( (!W1L307 & (((!W1L171)) # (W1_m_data[1]))) # (W1L307 & (((XD1L104)))) ) ) # ( !W1_active_data[1] & ( (!W1L307 & (W1_m_data[1] & (W1L171))) # (W1L307 & (((XD1L104)))) ) );


--XD1_entry_1[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[2]
--register power-up is low

XD1_entry_1[2] = DFFEAS(XC2L56, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[2]
--register power-up is low

XD1_entry_0[2] = DFFEAS(XC2L56, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--XD1L105 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[2]~30
XD1L105 = (!XD1_rd_address & ((XD1_entry_0[2]))) # (XD1_rd_address & (XD1_entry_1[2]));


--W1_active_data[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[2]
--register power-up is low

W1_active_data[2] = DFFEAS(XD1L105, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--W1L162 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector114~0
W1L162 = ( W1_active_data[2] & ( (!W1L307 & (((!W1L171)) # (W1_m_data[2]))) # (W1L307 & (((XD1L105)))) ) ) # ( !W1_active_data[2] & ( (!W1L307 & (W1_m_data[2] & (W1L171))) # (W1L307 & (((XD1L105)))) ) );


--XD1_entry_1[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[3]
--register power-up is low

XD1_entry_1[3] = DFFEAS(XC2L57, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[3]
--register power-up is low

XD1_entry_0[3] = DFFEAS(XC2L57, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--XD1L106 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[3]~31
XD1L106 = (!XD1_rd_address & ((XD1_entry_0[3]))) # (XD1_rd_address & (XD1_entry_1[3]));


--W1_active_data[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[3]
--register power-up is low

W1_active_data[3] = DFFEAS(XD1L106, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--W1L161 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector113~0
W1L161 = ( W1_active_data[3] & ( (!W1L307 & (((!W1L171)) # (W1_m_data[3]))) # (W1L307 & (((XD1L106)))) ) ) # ( !W1_active_data[3] & ( (!W1L307 & (W1_m_data[3] & (W1L171))) # (W1L307 & (((XD1L106)))) ) );


--XD1_entry_1[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[4]
--register power-up is low

XD1_entry_1[4] = DFFEAS(XC2L58, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[4]
--register power-up is low

XD1_entry_0[4] = DFFEAS(XC2L58, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--XD1L107 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[4]~32
XD1L107 = (!XD1_rd_address & ((XD1_entry_0[4]))) # (XD1_rd_address & (XD1_entry_1[4]));


--W1_active_data[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[4]
--register power-up is low

W1_active_data[4] = DFFEAS(XD1L107, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--W1L160 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector112~0
W1L160 = ( W1_active_data[4] & ( (!W1L307 & (((!W1L171)) # (W1_m_data[4]))) # (W1L307 & (((XD1L107)))) ) ) # ( !W1_active_data[4] & ( (!W1L307 & (W1_m_data[4] & (W1L171))) # (W1L307 & (((XD1L107)))) ) );


--XD1_entry_1[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[5]
--register power-up is low

XD1_entry_1[5] = DFFEAS(XC2L59, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[5]
--register power-up is low

XD1_entry_0[5] = DFFEAS(XC2L59, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--XD1L108 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[5]~33
XD1L108 = (!XD1_rd_address & ((XD1_entry_0[5]))) # (XD1_rd_address & (XD1_entry_1[5]));


--W1_active_data[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[5]
--register power-up is low

W1_active_data[5] = DFFEAS(XD1L108, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--W1L159 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector111~0
W1L159 = ( W1_active_data[5] & ( (!W1L307 & (((!W1L171)) # (W1_m_data[5]))) # (W1L307 & (((XD1L108)))) ) ) # ( !W1_active_data[5] & ( (!W1L307 & (W1_m_data[5] & (W1L171))) # (W1L307 & (((XD1L108)))) ) );


--XD1_entry_1[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[6]
--register power-up is low

XD1_entry_1[6] = DFFEAS(XC2L60, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[6]
--register power-up is low

XD1_entry_0[6] = DFFEAS(XC2L60, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--XD1L109 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[6]~34
XD1L109 = (!XD1_rd_address & ((XD1_entry_0[6]))) # (XD1_rd_address & (XD1_entry_1[6]));


--W1_active_data[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[6]
--register power-up is low

W1_active_data[6] = DFFEAS(XD1L109, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--W1L158 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector110~0
W1L158 = ( W1_active_data[6] & ( (!W1L307 & (((!W1L171)) # (W1_m_data[6]))) # (W1L307 & (((XD1L109)))) ) ) # ( !W1_active_data[6] & ( (!W1L307 & (W1_m_data[6] & (W1L171))) # (W1L307 & (((XD1L109)))) ) );


--XD1_entry_1[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[7]
--register power-up is low

XD1_entry_1[7] = DFFEAS(XC2L61, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[7]
--register power-up is low

XD1_entry_0[7] = DFFEAS(XC2L61, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--XD1L110 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[7]~35
XD1L110 = (!XD1_rd_address & ((XD1_entry_0[7]))) # (XD1_rd_address & (XD1_entry_1[7]));


--W1_active_data[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[7]
--register power-up is low

W1_active_data[7] = DFFEAS(XD1L110, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--W1L157 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector109~0
W1L157 = ( W1_active_data[7] & ( (!W1L307 & (((!W1L171)) # (W1_m_data[7]))) # (W1L307 & (((XD1L110)))) ) ) # ( !W1_active_data[7] & ( (!W1L307 & (W1_m_data[7] & (W1L171))) # (W1L307 & (((XD1L110)))) ) );


--XD1_entry_1[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[8]
--register power-up is low

XD1_entry_1[8] = DFFEAS(XC2L62, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[8]
--register power-up is low

XD1_entry_0[8] = DFFEAS(XC2L62, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--XD1L111 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[8]~36
XD1L111 = (!XD1_rd_address & ((XD1_entry_0[8]))) # (XD1_rd_address & (XD1_entry_1[8]));


--W1_active_data[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[8]
--register power-up is low

W1_active_data[8] = DFFEAS(XD1L111, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--W1L156 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector108~0
W1L156 = ( W1_active_data[8] & ( (!W1L307 & (((!W1L171)) # (W1_m_data[8]))) # (W1L307 & (((XD1L111)))) ) ) # ( !W1_active_data[8] & ( (!W1L307 & (W1_m_data[8] & (W1L171))) # (W1L307 & (((XD1L111)))) ) );


--XD1_entry_1[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[9]
--register power-up is low

XD1_entry_1[9] = DFFEAS(XC2L63, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[9]
--register power-up is low

XD1_entry_0[9] = DFFEAS(XC2L63, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--XD1L112 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[9]~37
XD1L112 = (!XD1_rd_address & ((XD1_entry_0[9]))) # (XD1_rd_address & (XD1_entry_1[9]));


--W1_active_data[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[9]
--register power-up is low

W1_active_data[9] = DFFEAS(XD1L112, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--W1L155 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector107~0
W1L155 = ( W1_active_data[9] & ( (!W1L307 & (((!W1L171)) # (W1_m_data[9]))) # (W1L307 & (((XD1L112)))) ) ) # ( !W1_active_data[9] & ( (!W1L307 & (W1_m_data[9] & (W1L171))) # (W1L307 & (((XD1L112)))) ) );


--XD1_entry_1[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[10]
--register power-up is low

XD1_entry_1[10] = DFFEAS(XC2L64, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[10]
--register power-up is low

XD1_entry_0[10] = DFFEAS(XC2L64, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--XD1L113 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[10]~38
XD1L113 = (!XD1_rd_address & ((XD1_entry_0[10]))) # (XD1_rd_address & (XD1_entry_1[10]));


--W1_active_data[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[10]
--register power-up is low

W1_active_data[10] = DFFEAS(XD1L113, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--W1L154 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector106~0
W1L154 = ( W1_active_data[10] & ( (!W1L307 & (((!W1L171)) # (W1_m_data[10]))) # (W1L307 & (((XD1L113)))) ) ) # ( !W1_active_data[10] & ( (!W1L307 & (W1_m_data[10] & (W1L171))) # (W1L307 & (((XD1L113)))) ) );


--XD1_entry_1[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[11]
--register power-up is low

XD1_entry_1[11] = DFFEAS(XC2L65, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[11]
--register power-up is low

XD1_entry_0[11] = DFFEAS(XC2L65, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--XD1L114 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[11]~39
XD1L114 = (!XD1_rd_address & ((XD1_entry_0[11]))) # (XD1_rd_address & (XD1_entry_1[11]));


--W1_active_data[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[11]
--register power-up is low

W1_active_data[11] = DFFEAS(XD1L114, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--W1L153 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector105~0
W1L153 = ( W1_active_data[11] & ( (!W1L307 & (((!W1L171)) # (W1_m_data[11]))) # (W1L307 & (((XD1L114)))) ) ) # ( !W1_active_data[11] & ( (!W1L307 & (W1_m_data[11] & (W1L171))) # (W1L307 & (((XD1L114)))) ) );


--XD1_entry_1[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[12]
--register power-up is low

XD1_entry_1[12] = DFFEAS(XC2L66, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[12]
--register power-up is low

XD1_entry_0[12] = DFFEAS(XC2L66, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--XD1L115 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[12]~40
XD1L115 = (!XD1_rd_address & ((XD1_entry_0[12]))) # (XD1_rd_address & (XD1_entry_1[12]));


--W1_active_data[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[12]
--register power-up is low

W1_active_data[12] = DFFEAS(XD1L115, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--W1L152 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector104~0
W1L152 = ( W1_active_data[12] & ( (!W1L307 & (((!W1L171)) # (W1_m_data[12]))) # (W1L307 & (((XD1L115)))) ) ) # ( !W1_active_data[12] & ( (!W1L307 & (W1_m_data[12] & (W1L171))) # (W1L307 & (((XD1L115)))) ) );


--XD1_entry_1[13] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[13]
--register power-up is low

XD1_entry_1[13] = DFFEAS(XC2L67, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[13] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[13]
--register power-up is low

XD1_entry_0[13] = DFFEAS(XC2L67, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--XD1L116 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[13]~41
XD1L116 = (!XD1_rd_address & ((XD1_entry_0[13]))) # (XD1_rd_address & (XD1_entry_1[13]));


--W1_active_data[13] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[13]
--register power-up is low

W1_active_data[13] = DFFEAS(XD1L116, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--W1L151 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector103~0
W1L151 = ( W1_active_data[13] & ( (!W1L307 & (((!W1L171)) # (W1_m_data[13]))) # (W1L307 & (((XD1L116)))) ) ) # ( !W1_active_data[13] & ( (!W1L307 & (W1_m_data[13] & (W1L171))) # (W1L307 & (((XD1L116)))) ) );


--XD1_entry_1[14] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[14]
--register power-up is low

XD1_entry_1[14] = DFFEAS(XC2L68, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[14] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[14]
--register power-up is low

XD1_entry_0[14] = DFFEAS(XC2L68, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--XD1L117 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[14]~42
XD1L117 = (!XD1_rd_address & ((XD1_entry_0[14]))) # (XD1_rd_address & (XD1_entry_1[14]));


--W1_active_data[14] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[14]
--register power-up is low

W1_active_data[14] = DFFEAS(XD1L117, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--W1L150 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector102~0
W1L150 = ( W1_active_data[14] & ( (!W1L307 & (((!W1L171)) # (W1_m_data[14]))) # (W1L307 & (((XD1L117)))) ) ) # ( !W1_active_data[14] & ( (!W1L307 & (W1_m_data[14] & (W1L171))) # (W1L307 & (((XD1L117)))) ) );


--XD1_entry_1[15] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[15]
--register power-up is low

XD1_entry_1[15] = DFFEAS(XC2L69, KF1_outclk_wire[0],  ,  , XD1L100,  ,  ,  ,  );


--XD1_entry_0[15] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[15]
--register power-up is low

XD1_entry_0[15] = DFFEAS(XC2L69, KF1_outclk_wire[0],  ,  , XD1L54,  ,  ,  ,  );


--XD1L118 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[15]~43
XD1L118 = (!XD1_rd_address & ((XD1_entry_0[15]))) # (XD1_rd_address & (XD1_entry_1[15]));


--W1_active_data[15] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[15]
--register power-up is low

W1_active_data[15] = DFFEAS(XD1L118, KF1_outclk_wire[0],  ,  , W1L224,  ,  ,  ,  );


--W1L149 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector101~0
W1L149 = ( W1_active_data[15] & ( (!W1L307 & (((!W1L171)) # (W1_m_data[15]))) # (W1L307 & (((XD1L118)))) ) ) # ( !W1_active_data[15] & ( (!W1L307 & (W1_m_data[15] & (W1L171))) # (W1L307 & (((XD1L118)))) ) );


--WB1L67 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~0
WB1L67 = (!WB1L9 & (!WB1_s_serial_protocol.STATE_1_INITIALIZE & WB1_shiftreg_data[25]));


--WB1L3 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|Selector1~1
WB1L3 = ( WB1_shiftreg_mask[26] & ( WB1L2 & ( (!ZB1_middle_of_high_level & (((ZB1_middle_of_low_level & WB1_shiftreg_data[26])) # (WB1_s_serial_protocol.STATE_2_RESTART_BIT))) # (ZB1_middle_of_high_level & (ZB1_middle_of_low_level & (WB1_shiftreg_data[26]))) ) ) ) # ( !WB1_shiftreg_mask[26] & ( WB1L2 & ( (!ZB1_middle_of_high_level & WB1_s_serial_protocol.STATE_2_RESTART_BIT) ) ) ) # ( WB1_shiftreg_mask[26] & ( !WB1L2 & ( (!ZB1_middle_of_high_level & WB1_s_serial_protocol.STATE_2_RESTART_BIT) ) ) ) # ( !WB1_shiftreg_mask[26] & ( !WB1L2 & ( (!ZB1_middle_of_high_level & WB1_s_serial_protocol.STATE_2_RESTART_BIT) ) ) );


--WB1L126 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~2
WB1L126 = (!WB1L9 & (!WB1_s_serial_protocol.STATE_1_INITIALIZE & WB1_shiftreg_mask[25]));


--Z1L1 is nios_system:NiosII|nios_system_pin:pin|always0~0
Z1L1 = (R1L1 & (AC1_rst1 & (ZC1L13 & !PC10_wait_latency_counter[0])));


--Z1L3 is nios_system:NiosII|nios_system_pin:pin|data_out~0
Z1L3 = ( Z1L1 & ( (!MC10L1 & (((Z1_data_out)))) # (MC10L1 & ((!PC10_wait_latency_counter[1] & (YD1_d_writedata[0])) # (PC10_wait_latency_counter[1] & ((Z1_data_out))))) ) ) # ( !Z1L1 & ( Z1_data_out ) );


--W1L126 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector39~0
W1L126 = (!W1_m_state.000000100 & ((!W1_m_state.000100000) # ((W1_m_count[1] & !W1_m_count[0])))) # (W1_m_state.000000100 & (((W1_m_count[1] & !W1_m_count[0]))));


--W1L127 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector39~1
W1L127 = (!W1_m_state.000001000 & (!W1_m_state.001000000 & (W1_m_state.000000001 & W1L126)));


--W1L128 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector39~2
W1L128 = (!W1_m_state.000100000 & (W1_m_count[0] & ((!W1_m_state.000000100) # (!W1_m_count[1]))));


--W1L129 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector39~3
W1L129 = ( W1L128 & ( (!W1_refresh_request) # ((!W1L100 & ((!W1L131) # (!W1_m_state.000001000)))) ) );


--W1L130 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector39~4
W1L130 = ( W1L129 ) # ( !W1L129 & ( (W1L127 & (((!W1_m_state.000010000 & !W1L116)) # (W1L121))) ) );


--NC8_mem_used[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[5]
--register power-up is low

NC8_mem_used[5] = DFFEAS(NC8L69, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC8L59,  ,  ,  ,  );


--NC8L67 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~3
NC8L67 = ( NC8_mem_used[5] & ( ((AD1L19 & (PC1L3 & MC8L8))) # (NC8_mem_used[7]) ) ) # ( !NC8_mem_used[5] & ( NC8_mem_used[7] ) );


--NC8L59 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]~4
NC8L59 = ( MC8L8 & ( MC8L2 & ( (((!PC1L3) # (AD1L17)) # (AD1L16)) # (AD1L3) ) ) ) # ( !MC8L8 & ( MC8L2 ) ) # ( MC8L8 & ( !MC8L2 & ( (!AD1L3 & (!AD1L16 & (!AD1L17 & PC1L3))) ) ) );


--YD1L431 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[2]~2
YD1L431 = (!YD1L278 & (((!YD1L194 & YD1L198)) # (YD1L280))) # (YD1L278 & (((!YD1L280) # (YD1L198))));


--YD1L432 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[3]~3
YD1L432 = (!YD1L278 & (((YD1L194 & YD1L198)) # (YD1L280))) # (YD1L278 & (((!YD1L280) # (YD1L198))));


--W1_WideOr6 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|WideOr6
W1_WideOr6 = (!W1_i_state.101 & (W1_i_state.000 & !W1_i_state.011));


--W1_i_refs[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]
--register power-up is low

W1_i_refs[2] = DFFEAS(W1L64, KF1_outclk_wire[0],  ,  , !BB1_r_sync_rst,  ,  ,  ,  );


--W1_i_refs[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]
--register power-up is low

W1_i_refs[1] = DFFEAS(W1L65, KF1_outclk_wire[0],  ,  , !BB1_r_sync_rst,  ,  ,  ,  );


--W1_i_refs[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]
--register power-up is low

W1_i_refs[0] = DFFEAS(W1L66, KF1_outclk_wire[0],  ,  , !BB1_r_sync_rst,  ,  ,  ,  );


--W1L76 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector18~0
W1L76 = (!W1_i_refs[2] & (!W1_i_refs[1] & W1_i_refs[0]));


--W1L77 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector18~1
W1L77 = (!W1_i_state.010 & (W1_i_next.111 & (!W1_WideOr6))) # (W1_i_state.010 & (((W1_i_next.111 & !W1_WideOr6)) # (W1L76)));


--W1_i_count[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]
--register power-up is low

W1_i_count[0] = DFFEAS(W1L239, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1L72 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector13~0
W1L72 = (W1_i_state.011 & ((W1_i_count[0]) # (W1_i_count[1])));


--W1L73 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector13~1
W1L73 = ( W1L72 & ( (W1_i_count[2]) # (W1_i_state.111) ) ) # ( !W1L72 & ( ((W1_i_count[2] & ((!W1_i_state.000) # (W1_i_state.101)))) # (W1_i_state.111) ) );


--W1L238 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]~0
W1L238 = ( W1_i_count[1] & ( (!W1_i_state.101 & W1_i_state.000) ) ) # ( !W1_i_count[1] & ( (!W1_i_state.101 & (W1_i_state.000 & ((!W1_i_state.011) # (W1_i_count[2])))) ) );


--W1L241 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]~1
W1L241 = ( W1L238 & ( (!W1_i_state.011 & (W1_i_state.010)) # (W1_i_state.011 & ((!W1_i_count[1] $ (W1_i_count[0])))) ) ) # ( !W1L238 & ( W1_i_count[1] ) );


--BB1_altera_reset_synchronizer_int_chain[1] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]
--register power-up is low

BB1_altera_reset_synchronizer_int_chain[1] = DFFEAS(BB1_altera_reset_synchronizer_int_chain[0], KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--BB1_r_sync_rst_chain[3] is nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst_chain[3]
--register power-up is low

BB1_r_sync_rst_chain[3] = DFFEAS(BB1_altera_reset_synchronizer_int_chain[2], KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--BB1L18 is nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst_chain~1
BB1L18 = (BB1_altera_reset_synchronizer_int_chain[2] & BB1_r_sync_rst_chain[3]);


--W1L75 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector17~0
W1L75 = ((W1_i_next.101 & !W1_WideOr6)) # (W1_i_state.111);


--W1L244 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000~0
W1L244 = (W1_WideOr6) # (W1_i_next.000);


--W1L74 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector16~0
W1L74 = ( W1L76 & ( ((W1_i_next.010 & !W1_WideOr6)) # (W1_i_state.001) ) ) # ( !W1L76 & ( (((W1_i_next.010 & !W1_WideOr6)) # (W1_i_state.010)) # (W1_i_state.001) ) );


--NB3L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~0
NB3L4 = (SB3_counter_reg_bit[6] & (SB3_counter_reg_bit[5] & (SB3_counter_reg_bit[4] & SB3_counter_reg_bit[3])));


--NB3L5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~1
NB3L5 = (SB3_counter_reg_bit[2] & (SB3_counter_reg_bit[1] & (SB3_counter_reg_bit[0] & NB3L4)));


--NB3L6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~2
NB3L6 = ( NB3L5 & ( (R1L6 & ((!HB1_read_left_channel & ((HB1L68) # (NB3_full_dff))) # (HB1_read_left_channel & (NB3_full_dff & HB1L68)))) ) ) # ( !NB3L5 & ( (R1L6 & (NB3_full_dff & (!HB1_read_left_channel $ (HB1L68)))) ) );


--TB3L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0
TB3L1 = (!R1L6) # ((ZC1L13 & (HB1L66 & HB1L67)));


--NB3L9 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]~0
NB3L9 = (R1L6 & NB3L22);


--NB3L30 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~0
NB3L30 = (R1L6 & !NB3_rd_ptr_lsb);


--NB3L31 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~1
NB3L31 = (!R1L6) # (HB1_read_left_channel);


--RB3L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0
RB3L1 = (!R1L6) # ((HB1_read_left_channel & !NB3_rd_ptr_lsb));


--NB3L11 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]~1
NB3L11 = (R1L6 & NB3L23);


--NB3L13 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]~2
NB3L13 = (R1L6 & NB3L24);


--NB3L15 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]~3
NB3L15 = (R1L6 & NB3L25);


--NB3L17 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]~4
NB3L17 = (R1L6 & NB3L26);


--NB3L19 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]~5
NB3L19 = (R1L6 & NB3L27);


--NB3L21 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]~6
NB3L21 = (R1L6 & NB3L28);


--NB3L36 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_1~0
NB3L36 = ( NB3_usedw_is_0_dff & ( NB3_usedw_is_2_dff & ( (R1L6 & ((!HB1_read_left_channel & (!HB1L68 & NB3_usedw_is_1_dff)) # (HB1_read_left_channel & ((!HB1L68) # (NB3_usedw_is_1_dff))))) ) ) ) # ( !NB3_usedw_is_0_dff & ( NB3_usedw_is_2_dff & ( (R1L6 & ((!HB1_read_left_channel $ (!HB1L68)) # (NB3_usedw_is_1_dff))) ) ) ) # ( NB3_usedw_is_0_dff & ( !NB3_usedw_is_2_dff & ( (R1L6 & (NB3_usedw_is_1_dff & (!HB1_read_left_channel $ (HB1L68)))) ) ) ) # ( !NB3_usedw_is_0_dff & ( !NB3_usedw_is_2_dff & ( (R1L6 & ((!HB1_read_left_channel & ((NB3_usedw_is_1_dff) # (HB1L68))) # (HB1_read_left_channel & (HB1L68 & NB3_usedw_is_1_dff)))) ) ) );


--NB3L35 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_0~0
NB3L35 = ( NB3_usedw_is_0_dff & ( (R1L6 & ((!HB1_read_left_channel) # ((!NB3_usedw_is_1_dff) # (HB1L68)))) ) ) # ( !NB3_usedw_is_0_dff & ( (R1L6 & ((!HB1_read_left_channel & (HB1L68)) # (HB1_read_left_channel & (!HB1L68 & !NB3_usedw_is_1_dff)))) ) );


--NB3L37 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~0
NB3L37 = (!SB3_counter_reg_bit[6] & (!SB3_counter_reg_bit[5] & (!SB3_counter_reg_bit[4] & !SB3_counter_reg_bit[3])));


--NB3L38 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~1
NB3L38 = (!SB3_counter_reg_bit[2] & (SB3_counter_reg_bit[1] & (SB3_counter_reg_bit[0] & NB3L37)));


--NB3L39 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~2
NB3L39 = ( NB3_usedw_is_2_dff & ( NB3L38 & ( (R1L6 & (((!HB1L68) # (NB3_usedw_is_1_dff)) # (HB1_read_left_channel))) ) ) ) # ( !NB3_usedw_is_2_dff & ( NB3L38 & ( (R1L6 & ((!HB1_read_left_channel & (HB1L68 & NB3_usedw_is_1_dff)) # (HB1_read_left_channel & (!HB1L68)))) ) ) ) # ( NB3_usedw_is_2_dff & ( !NB3L38 & ( (R1L6 & ((!HB1_read_left_channel & ((!HB1L68) # (NB3_usedw_is_1_dff))) # (HB1_read_left_channel & (HB1L68)))) ) ) ) # ( !NB3_usedw_is_2_dff & ( !NB3L38 & ( (R1L6 & (!HB1_read_left_channel & (HB1L68 & NB3_usedw_is_1_dff))) ) ) );


--NB4L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~0
NB4L4 = (SB4_counter_reg_bit[6] & (SB4_counter_reg_bit[5] & (SB4_counter_reg_bit[4] & SB4_counter_reg_bit[3])));


--NB4L5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~1
NB4L5 = (SB4_counter_reg_bit[2] & (SB4_counter_reg_bit[1] & (SB4_counter_reg_bit[0] & NB4L4)));


--NB4L6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~2
NB4L6 = ( NB4L5 & ( (R1L6 & ((!HB1L122 & ((HB1L70) # (NB4_full_dff))) # (HB1L122 & (NB4_full_dff & HB1L70)))) ) ) # ( !NB4L5 & ( (R1L6 & (NB4_full_dff & (!HB1L122 $ (HB1L70)))) ) );


--NB4L36 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_1~0
NB4L36 = ( NB4_usedw_is_0_dff & ( NB4_usedw_is_2_dff & ( (R1L6 & ((!HB1L122 & (!HB1L70 & NB4_usedw_is_1_dff)) # (HB1L122 & ((!HB1L70) # (NB4_usedw_is_1_dff))))) ) ) ) # ( !NB4_usedw_is_0_dff & ( NB4_usedw_is_2_dff & ( (R1L6 & ((!HB1L122 $ (!HB1L70)) # (NB4_usedw_is_1_dff))) ) ) ) # ( NB4_usedw_is_0_dff & ( !NB4_usedw_is_2_dff & ( (R1L6 & (NB4_usedw_is_1_dff & (!HB1L122 $ (HB1L70)))) ) ) ) # ( !NB4_usedw_is_0_dff & ( !NB4_usedw_is_2_dff & ( (R1L6 & ((!HB1L122 & ((NB4_usedw_is_1_dff) # (HB1L70))) # (HB1L122 & (HB1L70 & NB4_usedw_is_1_dff)))) ) ) );


--NB4L35 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_0~0
NB4L35 = ( NB4_usedw_is_0_dff & ( (R1L6 & ((!HB1L122) # ((!NB4_usedw_is_1_dff) # (HB1L70)))) ) ) # ( !NB4_usedw_is_0_dff & ( (R1L6 & ((!HB1L122 & (HB1L70)) # (HB1L122 & (!HB1L70 & !NB4_usedw_is_1_dff)))) ) );


--NB4L37 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~0
NB4L37 = (!SB4_counter_reg_bit[6] & (!SB4_counter_reg_bit[5] & (!SB4_counter_reg_bit[4] & !SB4_counter_reg_bit[3])));


--NB4L38 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~1
NB4L38 = (!SB4_counter_reg_bit[2] & (SB4_counter_reg_bit[1] & (SB4_counter_reg_bit[0] & NB4L37)));


--NB4L39 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~2
NB4L39 = ( NB4_usedw_is_2_dff & ( NB4L38 & ( (R1L6 & (((!HB1L70) # (NB4_usedw_is_1_dff)) # (HB1L122))) ) ) ) # ( !NB4_usedw_is_2_dff & ( NB4L38 & ( (R1L6 & ((!HB1L122 & (HB1L70 & NB4_usedw_is_1_dff)) # (HB1L122 & (!HB1L70)))) ) ) ) # ( NB4_usedw_is_2_dff & ( !NB4L38 & ( (R1L6 & ((!HB1L122 & ((!HB1L70) # (NB4_usedw_is_1_dff))) # (HB1L122 & (HB1L70)))) ) ) ) # ( !NB4_usedw_is_2_dff & ( !NB4L38 & ( (R1L6 & (!HB1L122 & (HB1L70 & NB4_usedw_is_1_dff))) ) ) );


--TB4L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0
TB4L1 = (!R1L6) # ((ZC1L13 & (HB1L66 & HB1L69)));


--NB4L9 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]~0
NB4L9 = (R1L6 & NB4L22);


--NB4L30 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~0
NB4L30 = (R1L6 & !NB4_rd_ptr_lsb);


--NB4L31 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~1
NB4L31 = (!R1L6) # (HB1L122);


--RB4L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0
RB4L1 = (!R1L6) # ((HB1L122 & !NB4_rd_ptr_lsb));


--NB4L11 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]~1
NB4L11 = (R1L6 & NB4L23);


--NB4L13 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]~2
NB4L13 = (R1L6 & NB4L24);


--NB4L15 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]~3
NB4L15 = (R1L6 & NB4L25);


--NB4L17 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]~4
NB4L17 = (R1L6 & NB4L26);


--NB4L19 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]~5
NB4L19 = (R1L6 & NB4L27);


--NB4L21 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]~6
NB4L21 = (R1L6 & NB4L28);


--HB1L93 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~5
HB1L93 = ( HB1_data_out_shift_reg[12] & ( (!HB1_read_left_channel & ((!HB1L122) # ((QB4_q_b[13])))) # (HB1_read_left_channel & (((QB3_q_b[13])))) ) ) # ( !HB1_data_out_shift_reg[12] & ( (!HB1_read_left_channel & (HB1L122 & ((QB4_q_b[13])))) # (HB1_read_left_channel & (((QB3_q_b[13])))) ) );


--YD1L889 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]~0
YD1L889 = (!YD1_R_ctrl_ld & (YD1_W_alu_result[3] & (!YD1L384))) # (YD1_R_ctrl_ld & (((YD1_av_ld_byte0_data[3]))));


--NC1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem_used[0]~1
NC1L3 = ( NC1_mem_used[0] & ( ((!PC1_read_latency_shift_reg[0]) # ((ZC1L12 & HB1L66))) # (NC1_mem_used[1]) ) ) # ( !NC1_mem_used[0] & ( (ZC1L12 & HB1L66) ) );


--PC5_av_readdata_pre[11] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11]
--register power-up is low

PC5_av_readdata_pre[11] = DFFEAS(BE1_readdata[11], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L969 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~0
YD1L969 = (!DF1_address_reg_a[0] & ((DF1_ram_block1a11))) # (DF1_address_reg_a[0] & (DF1_ram_block1a43));


--YD1L644 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~5
YD1L644 = ( YD1L969 & ( (!YD1L331) # (((TC2L2 & PC5_av_readdata_pre[11])) # (TC3L2)) ) ) # ( !YD1L969 & ( (!YD1L331) # ((TC2L2 & PC5_av_readdata_pre[11])) ) );


--PC5_av_readdata_pre[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]
--register power-up is low

PC5_av_readdata_pre[12] = DFFEAS(BE1_readdata[12], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FF1L3 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|mux_2hb:mux2|l1_w12_n0_mux_dataout~0
FF1L3 = (!DF1_address_reg_a[0] & ((DF1_ram_block1a12))) # (DF1_address_reg_a[0] & (DF1_ram_block1a44));


--YD1L645 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~6
YD1L645 = ( FF1L3 & ( (!YD1L1104 & (((TC2L2 & PC5_av_readdata_pre[12])) # (TC3L2))) ) ) # ( !FF1L3 & ( (TC2L2 & (!YD1L1104 & PC5_av_readdata_pre[12])) ) );


--PC5_av_readdata_pre[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13]
--register power-up is low

PC5_av_readdata_pre[13] = DFFEAS(BE1_readdata[13], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L646 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~7
YD1L646 = (TC3L2 & ((!DF1_address_reg_a[0] & ((DF1_ram_block1a13))) # (DF1_address_reg_a[0] & (DF1_ram_block1a45))));


--YD1L647 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~8
YD1L647 = (!YD1L331) # (((TC2L2 & PC5_av_readdata_pre[13])) # (YD1L646));


--PC5_av_readdata_pre[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]
--register power-up is low

PC5_av_readdata_pre[14] = DFFEAS(BE1_readdata[14], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L989 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~1
YD1L989 = (!DF1_address_reg_a[0] & ((DF1_ram_block1a14))) # (DF1_address_reg_a[0] & (DF1_ram_block1a46));


--YD1L648 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~9
YD1L648 = ( YD1L989 & ( (((TC2L2 & PC5_av_readdata_pre[14])) # (TC3L2)) # (YD1L1104) ) ) # ( !YD1L989 & ( ((TC2L2 & PC5_av_readdata_pre[14])) # (YD1L1104) ) );


--PC5_av_readdata_pre[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]
--register power-up is low

PC5_av_readdata_pre[15] = DFFEAS(BE1_readdata[15], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L649 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~10
YD1L649 = (TC3L2 & ((!DF1_address_reg_a[0] & ((DF1_ram_block1a15))) # (DF1_address_reg_a[0] & (DF1_ram_block1a47))));


--YD1L650 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~11
YD1L650 = (!YD1L331) # (((TC2L2 & PC5_av_readdata_pre[15])) # (YD1L649));


--PC5_av_readdata_pre[16] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]
--register power-up is low

PC5_av_readdata_pre[16] = DFFEAS(BE1_readdata[16], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L651 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~12
YD1L651 = (TC3L2 & ((!DF1_address_reg_a[0] & ((DF1_ram_block1a16))) # (DF1_address_reg_a[0] & (DF1_ram_block1a48))));


--YD1L652 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~13
YD1L652 = (!YD1L331) # (((TC2L2 & PC5_av_readdata_pre[16])) # (YD1L651));


--PC5_av_readdata_pre[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]
--register power-up is low

PC5_av_readdata_pre[5] = DFFEAS(BE1_readdata[5], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GD1L16 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~4
GD1L16 = (!DF1_address_reg_a[0] & ((DF1_ram_block1a5))) # (DF1_address_reg_a[0] & (DF1_ram_block1a37));


--YD1L638 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~14
YD1L638 = ( GD1L16 & ( (!YD1L331) # (((TC2L2 & PC5_av_readdata_pre[5])) # (TC3L2)) ) ) # ( !GD1L16 & ( (!YD1L331) # ((TC2L2 & PC5_av_readdata_pre[5])) ) );


--YD1L287 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~0
YD1L287 = (YD1_D_iw[12] & (((YD1_D_iw[11] & !YD1_D_iw[16])) # (YD1_D_iw[15])));


--YD1L288 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~1
YD1L288 = (!YD1_D_iw[13] & (YD1_D_iw[14] & (YD1L590 & YD1L287)));


--YD1L281 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem32~0
YD1L281 = (YD1_D_iw[4] & (YD1_D_iw[0] & (YD1_D_iw[2] & !YD1_D_iw[3])));


--YD1_av_ld_aligning_data is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data
--register power-up is low

YD1_av_ld_aligning_data = DFFEAS(YD1L933, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_av_ld_align_cycle[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]
--register power-up is low

YD1_av_ld_align_cycle[1] = DFFEAS(YD1L930, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_av_ld_align_cycle[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]
--register power-up is low

YD1_av_ld_align_cycle[0] = DFFEAS(YD1L929, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L932 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~0
YD1L932 = (YD1_av_ld_align_cycle[1] & (!YD1_av_ld_align_cycle[0] $ (((!YD1L279) # (YD1_D_iw[4])))));


--YD1L933 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~1
YD1L933 = ( YD1L281 & ( (YD1_av_ld_aligning_data & !YD1L932) ) ) # ( !YD1L281 & ( (!YD1_av_ld_aligning_data & (YD1_d_read & (!GD1_WideOr1))) # (YD1_av_ld_aligning_data & (((!YD1L932)))) ) );


--YD1_av_ld_waiting_for_data is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data
--register power-up is low

YD1_av_ld_waiting_for_data = DFFEAS(YD1L1054, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L1053 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~0
YD1L1053 = (!YD1_av_ld_waiting_for_data & (((YD1_E_new_inst & YD1_R_ctrl_ld)))) # (YD1_av_ld_waiting_for_data & (!YD1_d_read));


--YD1L1054 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~1
YD1L1054 = ( YD1_av_ld_waiting_for_data & ( YD1L1053 ) ) # ( !YD1_av_ld_waiting_for_data & ( YD1L1053 ) ) # ( YD1_av_ld_waiting_for_data & ( !YD1L1053 & ( (GD1L4 & ((!MC8_rp_valid) # ((JD8L14 & XC1L1)))) ) ) );


--YD1L585 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~0
YD1L585 = ( YD1L933 & ( YD1L1054 & ( (YD1_R_ctrl_ld & ((YD1_E_valid_from_R) # (YD1_E_new_inst))) ) ) ) # ( !YD1L933 & ( YD1L1054 & ( (YD1_R_ctrl_ld & ((YD1_E_valid_from_R) # (YD1_E_new_inst))) ) ) ) # ( YD1L933 & ( !YD1L1054 & ( (YD1_R_ctrl_ld & (((YD1_E_valid_from_R & !YD1L281)) # (YD1_E_new_inst))) ) ) ) # ( !YD1L933 & ( !YD1L1054 & ( (YD1_E_new_inst & YD1_R_ctrl_ld) ) ) );


--YD1L586 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~1
YD1L586 = (!YD1_E_shift_rot_cnt[3] & (!YD1_E_shift_rot_cnt[2] & (!YD1_E_shift_rot_cnt[1] & !YD1_E_shift_rot_cnt[0])));


--YD1L587 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~2
YD1L587 = ( YD1L586 & ( (YD1_R_ctrl_shift_rot & (YD1_E_valid_from_R & ((YD1_E_shift_rot_cnt[4]) # (YD1_E_new_inst)))) ) ) # ( !YD1L586 & ( (YD1_R_ctrl_shift_rot & YD1_E_valid_from_R) ) );


--YD1L589 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R~0
YD1L589 = ( YD1L585 & ( YD1L587 ) ) # ( !YD1L585 & ( YD1L587 ) ) # ( YD1L585 & ( !YD1L587 ) ) # ( !YD1L585 & ( !YD1L587 & ( (((YD1_d_write & !ZC1L4)) # (YD1_R_valid)) # (YD1L1063) ) ) );


--YD1_D_valid is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid
--register power-up is low

YD1_D_valid = DFFEAS(YD1L726, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L611 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~6
YD1L611 = ( YD1_D_iw[15] & ( YD1_D_iw[16] & ( (!YD1_D_iw[11] & (YD1_D_iw[12] & (YD1_D_iw[13] & YD1_D_iw[14]))) ) ) );


--YD1L612 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~7
YD1L612 = ( YD1_D_iw[15] & ( YD1_D_iw[16] & ( (YD1_D_iw[11] & (YD1_D_iw[12] & (YD1_D_iw[13] & YD1_D_iw[14]))) ) ) );


--YD1L599 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~9
YD1L599 = ( !YD1_D_iw[4] & ( YD1_D_iw[5] & ( (!YD1_D_iw[0] & (!YD1_D_iw[1] & (YD1_D_iw[2] & !YD1_D_iw[3]))) ) ) );


--YD1L600 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~10
YD1L600 = ( !YD1_D_iw[4] & ( YD1_D_iw[5] & ( (!YD1_D_iw[0] & (YD1_D_iw[1] & (!YD1_D_iw[2] & YD1_D_iw[3]))) ) ) );


--YD1L260 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0
YD1L260 = (!YD1L600 & (!YD1L266 & (!YD1L265 & !YD1L264)));


--YD1L613 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~8
YD1L613 = ( YD1_D_iw[15] & ( YD1_D_iw[16] & ( (!YD1_D_iw[11] & (!YD1_D_iw[12] & (YD1_D_iw[13] & !YD1_D_iw[14]))) ) ) );


--YD1L614 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~9
YD1L614 = ( YD1_D_iw[15] & ( YD1_D_iw[16] & ( (YD1_D_iw[11] & (!YD1_D_iw[12] & (YD1_D_iw[13] & !YD1_D_iw[14]))) ) ) );


--YD1L615 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~10
YD1L615 = ( YD1_D_iw[15] & ( YD1_D_iw[16] & ( (YD1_D_iw[11] & (!YD1_D_iw[12] & (YD1_D_iw[13] & YD1_D_iw[14]))) ) ) );


--YD1L601 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~11
YD1L601 = ( !YD1_D_iw[4] & ( !YD1_D_iw[5] & ( (!YD1_D_iw[0] & (!YD1_D_iw[1] & (!YD1_D_iw[2] & !YD1_D_iw[3]))) ) ) );


--YD1L602 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~12
YD1L602 = ( !YD1_D_iw[4] & ( !YD1_D_iw[5] & ( (!YD1_D_iw[0] & (YD1_D_iw[1] & (!YD1_D_iw[2] & !YD1_D_iw[3]))) ) ) );


--YD1L616 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~11
YD1L616 = ( YD1_D_iw[15] & ( !YD1_D_iw[16] & ( (YD1_D_iw[11] & (!YD1_D_iw[12] & (YD1_D_iw[13] & YD1_D_iw[14]))) ) ) );


--YD1L282 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~0
YD1L282 = (!YD1L601 & (!YD1L602 & ((!YD1L590) # (!YD1L284))));


--YD1L283 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~1
YD1L283 = ( YD1L285 & ( YD1L282 & ( ((!YD1L260) # (YD1L599)) # (YD1L590) ) ) ) # ( !YD1L285 & ( YD1L282 & ( ((!YD1L260) # ((YD1L590 & YD1L267))) # (YD1L599) ) ) ) # ( YD1L285 & ( !YD1L282 ) ) # ( !YD1L285 & ( !YD1L282 ) );


--YD1L271 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct~0
YD1L271 = ( !YD1_D_iw[5] & ( (!YD1_D_iw[4] & (!YD1_D_iw[1] & (!YD1_D_iw[2] & !YD1_D_iw[3]))) ) );


--PC5_av_readdata_pre[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]
--register power-up is low

PC5_av_readdata_pre[8] = DFFEAS(BE1_readdata[8], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GD1L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~5
GD1L17 = (!DF1_address_reg_a[0] & ((DF1_ram_block1a8))) # (DF1_address_reg_a[0] & (DF1_ram_block1a40));


--YD1L641 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~15
YD1L641 = ( GD1L17 & ( (!YD1L1104 & (((TC2L2 & PC5_av_readdata_pre[8])) # (TC3L2))) ) ) # ( !GD1L17 & ( (TC2L2 & (!YD1L1104 & PC5_av_readdata_pre[8])) ) );


--YD1L890 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]~1
YD1L890 = (!YD1_R_ctrl_ld & (YD1_W_alu_result[4] & (!YD1L384))) # (YD1_R_ctrl_ld & (((YD1_av_ld_byte0_data[4]))));


--YD1L248 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst~0
YD1L248 = ( YD1_D_iw[5] & ( YD1_D_iw[4] & ( (!YD1_D_iw[1] & (!YD1_D_iw[0] & ((!YD1_D_iw[3]) # (YD1_D_iw[2])))) # (YD1_D_iw[1] & (YD1_D_iw[0] & ((!YD1_D_iw[3]) # (!YD1_D_iw[2])))) ) ) ) # ( !YD1_D_iw[5] & ( YD1_D_iw[4] & ( (!YD1_D_iw[1] & (((!YD1_D_iw[0])))) # (YD1_D_iw[1] & (YD1_D_iw[0] & ((!YD1_D_iw[3]) # (!YD1_D_iw[2])))) ) ) ) # ( YD1_D_iw[5] & ( !YD1_D_iw[4] & ( (!YD1_D_iw[1] & (!YD1_D_iw[0] & ((!YD1_D_iw[2]) # (YD1_D_iw[3])))) # (YD1_D_iw[1] & (((YD1_D_iw[0])))) ) ) ) # ( !YD1_D_iw[5] & ( !YD1_D_iw[4] & ( (!YD1_D_iw[1] & ((!YD1_D_iw[0]) # ((!YD1_D_iw[3] & !YD1_D_iw[2])))) # (YD1_D_iw[1] & (((YD1_D_iw[0])))) ) ) );


--YD1L822 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~0
YD1L822 = ( YD1L351 ) # ( !YD1L351 & ( (((YD1_R_valid & YD1L733)) # (YD1L823)) # (YD1L248) ) );


--YD1L292 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~0
YD1L292 = (!YD1_D_iw[11] & ((!YD1_D_iw[14] & ((!YD1_D_iw[16]))) # (YD1_D_iw[14] & (YD1_D_iw[15]))));


--YD1L293 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~1
YD1L293 = (YD1_D_iw[12] & (!YD1_D_iw[13] & (YD1L590 & YD1L292)));


--YD1L259 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_hi_imm16~0
YD1L259 = ( YD1_D_iw[2] & ( YD1_D_iw[5] & ( (!YD1_D_iw[0] & (!YD1_D_iw[1] & ((YD1_D_iw[3]) # (YD1_D_iw[4])))) ) ) );


--YD1L261 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~1
YD1L261 = ( !YD1L268 & ( (!YD1L611 & (!YD1L612 & (!YD1L270 & !YD1L269))) ) );


--YD1L617 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~12
YD1L617 = ( !YD1_D_iw[15] & ( !YD1_D_iw[16] & ( (YD1_D_iw[11] & (!YD1_D_iw[12] & (YD1_D_iw[13] & !YD1_D_iw[14]))) ) ) );


--YD1L618 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~13
YD1L618 = ( !YD1_D_iw[15] & ( !YD1_D_iw[16] & ( (YD1_D_iw[11] & (!YD1_D_iw[12] & (YD1_D_iw[13] & YD1_D_iw[14]))) ) ) );


--YD1L256 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~0
YD1L256 = ( !YD1L618 & ( (!YD1L613 & (!YD1L614 & (!YD1L615 & !YD1L617))) ) );


--YD1L603 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~13
YD1L603 = ( !YD1_D_iw[4] & ( !YD1_D_iw[5] & ( (YD1_D_iw[0] & (!YD1_D_iw[1] & (!YD1_D_iw[2] & !YD1_D_iw[3]))) ) ) );


--YD1L619 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~14
YD1L619 = ( !YD1_D_iw[15] & ( !YD1_D_iw[16] & ( (YD1_D_iw[11] & (!YD1_D_iw[12] & (!YD1_D_iw[13] & YD1_D_iw[14]))) ) ) );


--YD1L620 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~15
YD1L620 = ( !YD1_D_iw[15] & ( !YD1_D_iw[16] & ( (YD1_D_iw[11] & (!YD1_D_iw[12] & (!YD1_D_iw[13] & !YD1_D_iw[14]))) ) ) );


--YD1L257 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~1
YD1L257 = (!YD1L603 & ((!YD1L590) # ((!YD1L619 & !YD1L620))));


--YD1L258 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~2
YD1L258 = ( YD1L282 & ( YD1L257 & ( (!YD1L260) # ((YD1L590 & ((!YD1L261) # (!YD1L256)))) ) ) ) # ( !YD1L282 & ( YD1L257 ) ) # ( YD1L282 & ( !YD1L257 ) ) # ( !YD1L282 & ( !YD1L257 ) );


--PC5_av_readdata_pre[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]
--register power-up is low

PC5_av_readdata_pre[10] = DFFEAS(BE1_readdata[10], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FF1L2 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|mux_2hb:mux2|l1_w10_n0_mux_dataout~0
FF1L2 = (!DF1_address_reg_a[0] & ((DF1_ram_block1a10))) # (DF1_address_reg_a[0] & (DF1_ram_block1a42));


--YD1L643 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~16
YD1L643 = ( FF1L2 & ( (!YD1L1104 & (((TC2L2 & PC5_av_readdata_pre[10])) # (TC3L2))) ) ) # ( !FF1L2 & ( (TC2L2 & (!YD1L1104 & PC5_av_readdata_pre[10])) ) );


--YD1L604 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~14
YD1L604 = ( YD1_D_iw[4] & ( !YD1_D_iw[5] & ( (!YD1_D_iw[0] & (YD1_D_iw[1] & (YD1_D_iw[2] & !YD1_D_iw[3]))) ) ) );


--YD1L386 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub~0
YD1L386 = ( YD1L245 & ( YD1_R_valid ) ) # ( !YD1L245 & ( (YD1_R_valid & (((YD1L590 & YD1L246)) # (YD1L247))) ) );


--YD1L892 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]~2
YD1L892 = (!YD1_R_ctrl_ld & (YD1_W_alu_result[6] & (!YD1L384))) # (YD1_R_ctrl_ld & (((YD1_av_ld_byte0_data[6]))));


--YD1L891 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[5]~3
YD1L891 = (!YD1_R_ctrl_ld & (YD1_W_alu_result[5] & (!YD1L384))) # (YD1_R_ctrl_ld & (((YD1_av_ld_byte0_data[5]))));


--PC5_av_readdata_pre[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]
--register power-up is low

PC5_av_readdata_pre[9] = DFFEAS(BE1_readdata[9], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FF1L1 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|mux_2hb:mux2|l1_w9_n0_mux_dataout~0
FF1L1 = (!DF1_address_reg_a[0] & ((DF1_ram_block1a9))) # (DF1_address_reg_a[0] & (DF1_ram_block1a41));


--YD1L642 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~17
YD1L642 = ( FF1L1 & ( (!YD1L1104 & (((TC2L2 & PC5_av_readdata_pre[9])) # (TC3L2))) ) ) # ( !FF1L1 & ( (TC2L2 & (!YD1L1104 & PC5_av_readdata_pre[9])) ) );


--PC5_av_readdata_pre[24] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]
--register power-up is low

PC5_av_readdata_pre[24] = DFFEAS(BE1_readdata[24], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GD1L18 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~6
GD1L18 = (!DF1_address_reg_a[0] & ((DF1_ram_block1a24))) # (DF1_address_reg_a[0] & (DF1_ram_block1a56));


--YD1L664 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~18
YD1L664 = ( GD1L18 & ( (!YD1L1104 & (((TC2L2 & PC5_av_readdata_pre[24])) # (TC3L2))) ) ) # ( !GD1L18 & ( (TC2L2 & (!YD1L1104 & PC5_av_readdata_pre[24])) ) );


--YD1_av_ld_byte2_data[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4]
--register power-up is low

YD1_av_ld_byte2_data[4] = DFFEAS(YD1L1029, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L906 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]~4
YD1L906 = (!YD1_R_ctrl_ld & (YD1_W_alu_result[20] & (!YD1L384))) # (YD1_R_ctrl_ld & (((YD1_av_ld_byte2_data[4]))));


--PC5_av_readdata_pre[21] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]
--register power-up is low

PC5_av_readdata_pre[21] = DFFEAS(BE1_readdata[21], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L660 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~19
YD1L660 = (TC3L2 & ((!DF1_address_reg_a[0] & ((DF1_ram_block1a21))) # (DF1_address_reg_a[0] & (DF1_ram_block1a53))));


--YD1L661 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~20
YD1L661 = (!YD1L331) # (((TC2L2 & PC5_av_readdata_pre[21])) # (YD1L660));


--YD1L297 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~0
YD1L297 = (((YD1L276) # (YD1L823)) # (YD1L597)) # (YD1L591);


--PC5_av_readdata_pre[29] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]
--register power-up is low

PC5_av_readdata_pre[29] = DFFEAS(BE1_readdata[29], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GD1L19 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~7
GD1L19 = (!DF1_address_reg_a[0] & ((DF1_ram_block1a29))) # (DF1_address_reg_a[0] & (DF1_ram_block1a61));


--YD1L669 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~21
YD1L669 = ( GD1L19 & ( (!YD1L1104 & (((TC2L2 & PC5_av_readdata_pre[29])) # (TC3L2))) ) ) # ( !GD1L19 & ( (TC2L2 & (!YD1L1104 & PC5_av_readdata_pre[29])) ) );


--YD1L911 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]~5
YD1L911 = (!YD1_R_ctrl_ld & (YD1_W_alu_result[25] & (!YD1L384))) # (YD1_R_ctrl_ld & (((YD1_av_ld_byte3_data[1]))));


--YD1_av_ld_byte2_data[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]
--register power-up is low

YD1_av_ld_byte2_data[5] = DFFEAS(YD1L1033, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L907 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[21]~6
YD1L907 = (!YD1_R_ctrl_ld & (YD1_W_alu_result[21] & (!YD1L384))) # (YD1_R_ctrl_ld & (((YD1_av_ld_byte2_data[5]))));


--PC5_av_readdata_pre[25] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]
--register power-up is low

PC5_av_readdata_pre[25] = DFFEAS(BE1_readdata[25], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GD1L20 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~8
GD1L20 = (!DF1_address_reg_a[0] & ((DF1_ram_block1a25))) # (DF1_address_reg_a[0] & (DF1_ram_block1a57));


--YD1L665 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~22
YD1L665 = ( GD1L20 & ( (!YD1L1104 & (((TC2L2 & PC5_av_readdata_pre[25])) # (TC3L2))) ) ) # ( !GD1L20 & ( (TC2L2 & (!YD1L1104 & PC5_av_readdata_pre[25])) ) );


--YD1_av_ld_byte2_data[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]
--register power-up is low

YD1_av_ld_byte2_data[2] = DFFEAS(YD1L1021, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L904 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[18]~7
YD1L904 = (!YD1_R_ctrl_ld & (YD1_W_alu_result[18] & (!YD1L384))) # (YD1_R_ctrl_ld & (((YD1_av_ld_byte2_data[2]))));


--PC5_av_readdata_pre[22] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]
--register power-up is low

PC5_av_readdata_pre[22] = DFFEAS(BE1_readdata[22], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FF1L4 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|mux_2hb:mux2|l1_w22_n0_mux_dataout~0
FF1L4 = (!DF1_address_reg_a[0] & ((DF1_ram_block1a22))) # (DF1_address_reg_a[0] & (DF1_ram_block1a54));


--YD1L662 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~23
YD1L662 = ( FF1L4 & ( (!YD1L1104 & (((TC2L2 & PC5_av_readdata_pre[22])) # (TC3L2))) ) ) # ( !FF1L4 & ( (TC2L2 & (!YD1L1104 & PC5_av_readdata_pre[22])) ) );


--YD1_av_ld_byte2_data[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3]
--register power-up is low

YD1_av_ld_byte2_data[3] = DFFEAS(YD1L1025, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L905 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[19]~8
YD1L905 = (!YD1_R_ctrl_ld & (YD1_W_alu_result[19] & (!YD1L384))) # (YD1_R_ctrl_ld & (((YD1_av_ld_byte2_data[3]))));


--PC5_av_readdata_pre[23] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]
--register power-up is low

PC5_av_readdata_pre[23] = DFFEAS(BE1_readdata[23], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FF1L5 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|mux_2hb:mux2|l1_w23_n0_mux_dataout~0
FF1L5 = (!DF1_address_reg_a[0] & ((DF1_ram_block1a23))) # (DF1_address_reg_a[0] & (DF1_ram_block1a55));


--YD1L663 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~24
YD1L663 = ( FF1L5 & ( (!YD1L1104 & (((TC2L2 & PC5_av_readdata_pre[23])) # (TC3L2))) ) ) # ( !FF1L5 & ( (TC2L2 & (!YD1L1104 & PC5_av_readdata_pre[23])) ) );


--YD1_av_ld_byte2_data[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]
--register power-up is low

YD1_av_ld_byte2_data[6] = DFFEAS(YD1L1036, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L908 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]~9
YD1L908 = (!YD1_R_ctrl_ld & (YD1_W_alu_result[22] & (!YD1L384))) # (YD1_R_ctrl_ld & (((YD1_av_ld_byte2_data[6]))));


--PC5_av_readdata_pre[26] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]
--register power-up is low

PC5_av_readdata_pre[26] = DFFEAS(BE1_readdata[26], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GD1L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~9
GD1L21 = (!DF1_address_reg_a[0] & ((DF1_ram_block1a26))) # (DF1_address_reg_a[0] & (DF1_ram_block1a58));


--YD1L666 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~25
YD1L666 = ( GD1L21 & ( (!YD1L1104 & (((TC2L2 & PC5_av_readdata_pre[26])) # (TC3L2))) ) ) # ( !GD1L21 & ( (TC2L2 & (!YD1L1104 & PC5_av_readdata_pre[26])) ) );


--YD1_av_ld_byte2_data[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]
--register power-up is low

YD1_av_ld_byte2_data[7] = DFFEAS(YD1L1039, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L909 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]~10
YD1L909 = (!YD1_R_ctrl_ld & (YD1_W_alu_result[23] & (!YD1L384))) # (YD1_R_ctrl_ld & (((YD1_av_ld_byte2_data[7]))));


--PC5_av_readdata_pre[27] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]
--register power-up is low

PC5_av_readdata_pre[27] = DFFEAS(BE1_readdata[27], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GD1L22 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~10
GD1L22 = (!DF1_address_reg_a[0] & ((DF1_ram_block1a27))) # (DF1_address_reg_a[0] & (DF1_ram_block1a59));


--YD1L667 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~26
YD1L667 = ( GD1L22 & ( (!YD1L1104 & (((TC2L2 & PC5_av_readdata_pre[27])) # (TC3L2))) ) ) # ( !GD1L22 & ( (TC2L2 & (!YD1L1104 & PC5_av_readdata_pre[27])) ) );


--YD1L503 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[27]~25
YD1L503 = (!YD1_R_ctrl_shift_rot_right & (YD1_E_shift_rot_result[26])) # (YD1_R_ctrl_shift_rot_right & ((YD1_E_shift_rot_result[28])));


--YD1_E_src1[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27]
--register power-up is low

YD1_E_src1[27] = DFFEAS(YD1L791, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC5_av_readdata_pre[30] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]
--register power-up is low

PC5_av_readdata_pre[30] = DFFEAS(BE1_readdata[30], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GD1L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~11
GD1L23 = (!DF1_address_reg_a[0] & ((DF1_ram_block1a30))) # (DF1_address_reg_a[0] & (DF1_ram_block1a62));


--YD1L670 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~27
YD1L670 = ( GD1L23 & ( (!YD1L1104 & (((TC2L2 & PC5_av_readdata_pre[30])) # (TC3L2))) ) ) # ( !GD1L23 & ( (TC2L2 & (!YD1L1104 & PC5_av_readdata_pre[30])) ) );


--YD1L912 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]~11
YD1L912 = (!YD1_R_ctrl_ld & (YD1_W_alu_result[26] & (!YD1L384))) # (YD1_R_ctrl_ld & (((YD1_av_ld_byte3_data[2]))));


--YD1L910 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]~12
YD1L910 = (!YD1_R_ctrl_ld & (YD1_W_alu_result[24] & (!YD1L384))) # (YD1_R_ctrl_ld & (((YD1_av_ld_byte3_data[0]))));


--PC5_av_readdata_pre[28] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]
--register power-up is low

PC5_av_readdata_pre[28] = DFFEAS(BE1_readdata[28], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GD1L24 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~12
GD1L24 = (!DF1_address_reg_a[0] & ((DF1_ram_block1a28))) # (DF1_address_reg_a[0] & (DF1_ram_block1a60));


--YD1L668 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~28
YD1L668 = ( GD1L24 & ( (!YD1L1104 & (((TC2L2 & PC5_av_readdata_pre[28])) # (TC3L2))) ) ) # ( !GD1L24 & ( (TC2L2 & (!YD1L1104 & PC5_av_readdata_pre[28])) ) );


--PC5_av_readdata_pre[17] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]
--register power-up is low

PC5_av_readdata_pre[17] = DFFEAS(BE1_readdata[17], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L1015 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~0
YD1L1015 = (!DF1_address_reg_a[0] & ((DF1_ram_block1a17))) # (DF1_address_reg_a[0] & (DF1_ram_block1a49));


--YD1L653 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~29
YD1L653 = ( YD1L1015 & ( (((TC2L2 & PC5_av_readdata_pre[17])) # (TC3L2)) # (YD1L1104) ) ) # ( !YD1L1015 & ( ((TC2L2 & PC5_av_readdata_pre[17])) # (YD1L1104) ) );


--YD1_av_ld_byte1_data[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]
--register power-up is low

YD1_av_ld_byte1_data[5] = DFFEAS(YD1L983, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L953,  ,  ,  ,  );


--YD1L899 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]~13
YD1L899 = (!YD1_R_ctrl_ld & (YD1_W_alu_result[13] & (!YD1L384))) # (YD1_R_ctrl_ld & (((YD1_av_ld_byte1_data[5]))));


--PC5_av_readdata_pre[19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]
--register power-up is low

PC5_av_readdata_pre[19] = DFFEAS(BE1_readdata[19], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L656 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~30
YD1L656 = (TC3L2 & ((!DF1_address_reg_a[0] & ((DF1_ram_block1a19))) # (DF1_address_reg_a[0] & (DF1_ram_block1a51))));


--YD1L657 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~31
YD1L657 = (!YD1L331) # (((TC2L2 & PC5_av_readdata_pre[19])) # (YD1L656));


--PC5_av_readdata_pre[18] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]
--register power-up is low

PC5_av_readdata_pre[18] = DFFEAS(BE1_readdata[18], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L654 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~32
YD1L654 = (TC3L2 & ((!DF1_address_reg_a[0] & ((DF1_ram_block1a18))) # (DF1_address_reg_a[0] & (DF1_ram_block1a50))));


--YD1L655 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~33
YD1L655 = ( YD1L654 & ( (!YD1L1104) # (YD1L1101) ) ) # ( !YD1L654 & ( ((TC2L2 & (!YD1L1104 & PC5_av_readdata_pre[18]))) # (YD1L1101) ) );


--YD1_av_ld_byte1_data[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6]
--register power-up is low

YD1_av_ld_byte1_data[6] = DFFEAS(YD1L991, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L953,  ,  ,  ,  );


--YD1L900 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]~14
YD1L900 = (!YD1_R_ctrl_ld & (YD1_W_alu_result[14] & (!YD1L384))) # (YD1_R_ctrl_ld & (((YD1_av_ld_byte1_data[6]))));


--PC5_av_readdata_pre[20] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]
--register power-up is low

PC5_av_readdata_pre[20] = DFFEAS(BE1_readdata[20], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L658 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~34
YD1L658 = (TC3L2 & ((!DF1_address_reg_a[0] & ((DF1_ram_block1a20))) # (DF1_address_reg_a[0] & (DF1_ram_block1a52))));


--YD1L659 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~35
YD1L659 = (!YD1L331) # (((TC2L2 & PC5_av_readdata_pre[20])) # (YD1L658));


--YD1_av_ld_byte1_data[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]
--register power-up is low

YD1_av_ld_byte1_data[7] = DFFEAS(YD1L998, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L953,  ,  ,  ,  );


--YD1L901 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]~15
YD1L901 = (!YD1_R_ctrl_ld & (YD1_W_alu_result[15] & (!YD1L384))) # (YD1_R_ctrl_ld & (((YD1_av_ld_byte1_data[7]))));


--YD1_av_ld_byte2_data[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]
--register power-up is low

YD1_av_ld_byte2_data[1] = DFFEAS(YD1L1017, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L903 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[17]~16
YD1L903 = (!YD1_R_ctrl_ld & (YD1_W_alu_result[17] & (!YD1L384))) # (YD1_R_ctrl_ld & (((YD1_av_ld_byte2_data[1]))));


--PC5_av_readdata_pre[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]
--register power-up is low

PC5_av_readdata_pre[7] = DFFEAS(BE1_readdata[7], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GD1L25 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~13
GD1L25 = (!DF1_address_reg_a[0] & ((DF1_ram_block1a7))) # (DF1_address_reg_a[0] & (DF1_ram_block1a39));


--YD1L640 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~36
YD1L640 = ( GD1L25 & ( (!YD1L1104 & (((TC2L2 & PC5_av_readdata_pre[7])) # (TC3L2))) ) ) # ( !GD1L25 & ( (TC2L2 & (!YD1L1104 & PC5_av_readdata_pre[7])) ) );


--PC5_av_readdata_pre[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]
--register power-up is low

PC5_av_readdata_pre[6] = DFFEAS(BE1_readdata[6], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GD1L26 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~14
GD1L26 = (!DF1_address_reg_a[0] & ((DF1_ram_block1a6))) # (DF1_address_reg_a[0] & (DF1_ram_block1a38));


--YD1L639 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~37
YD1L639 = ( GD1L26 & ( (!YD1L1104 & (((TC2L2 & PC5_av_readdata_pre[6])) # (TC3L2))) ) ) # ( !GD1L26 & ( (TC2L2 & (!YD1L1104 & PC5_av_readdata_pre[6])) ) );


--YD1_av_ld_byte2_data[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]
--register power-up is low

YD1_av_ld_byte2_data[0] = DFFEAS(YD1L1012, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L902 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[16]~17
YD1L902 = (!YD1_R_ctrl_ld & (YD1_W_alu_result[16] & (!YD1L384))) # (YD1_R_ctrl_ld & (((YD1_av_ld_byte2_data[0]))));


--YD1L893 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]~18
YD1L893 = (!YD1_R_ctrl_ld & (YD1_W_alu_result[7] & (!YD1L384))) # (YD1_R_ctrl_ld & (((YD1_av_ld_byte0_data[7]))));


--YD1_av_ld_byte1_data[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]
--register power-up is low

YD1_av_ld_byte1_data[0] = DFFEAS(YD1L954, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L953,  ,  ,  ,  );


--YD1L894 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[8]~19
YD1L894 = (!YD1_R_ctrl_ld & (YD1_W_alu_result[8] & (!YD1L384))) # (YD1_R_ctrl_ld & (((YD1_av_ld_byte1_data[0]))));


--YD1_av_ld_byte1_data[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1]
--register power-up is low

YD1_av_ld_byte1_data[1] = DFFEAS(YD1L956, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L953,  ,  ,  ,  );


--YD1L895 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]~20
YD1L895 = (!YD1_R_ctrl_ld & (YD1_W_alu_result[9] & (!YD1L384))) # (YD1_R_ctrl_ld & (((YD1_av_ld_byte1_data[1]))));


--YD1_av_ld_byte1_data[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2]
--register power-up is low

YD1_av_ld_byte1_data[2] = DFFEAS(YD1L963, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L953,  ,  ,  ,  );


--YD1L896 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[10]~21
YD1L896 = (!YD1_R_ctrl_ld & (YD1_W_alu_result[10] & (!YD1L384))) # (YD1_R_ctrl_ld & (((YD1_av_ld_byte1_data[2]))));


--YD1_av_ld_byte1_data[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]
--register power-up is low

YD1_av_ld_byte1_data[3] = DFFEAS(YD1L971, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L953,  ,  ,  ,  );


--YD1L897 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]~22
YD1L897 = (!YD1_R_ctrl_ld & (YD1_W_alu_result[11] & (!YD1L384))) # (YD1_R_ctrl_ld & (((YD1_av_ld_byte1_data[3]))));


--YD1_av_ld_byte1_data[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]
--register power-up is low

YD1_av_ld_byte1_data[4] = DFFEAS(YD1L976, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L953,  ,  ,  ,  );


--YD1L898 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[12]~23
YD1L898 = (!YD1_R_ctrl_ld & (YD1_W_alu_result[12] & (!YD1L384))) # (YD1_R_ctrl_ld & (((YD1_av_ld_byte1_data[4]))));


--NC11L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[0]~3
NC11L3 = ( PC10_read_latency_shift_reg[0] & ( NC11_mem_used[0] & ( ((AC1_rst1 & (ZC1L12 & PC10L5))) # (NC11_mem_used[1]) ) ) ) # ( !PC10_read_latency_shift_reg[0] & ( NC11_mem_used[0] ) ) # ( PC10_read_latency_shift_reg[0] & ( !NC11_mem_used[0] & ( (AC1_rst1 & (ZC1L12 & PC10L5)) ) ) ) # ( !PC10_read_latency_shift_reg[0] & ( !NC11_mem_used[0] & ( (AC1_rst1 & (ZC1L12 & PC10L5)) ) ) );


--S1_s_serial_transfer.STATE_3_POST_WRITE is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_3_POST_WRITE
--register power-up is low

S1_s_serial_transfer.STATE_3_POST_WRITE = DFFEAS(S1L112, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--S1L109 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~15
S1L109 = (YC1L1 & (!WB1_transfer_complete & (UB1_auto_init_complete & S1L1)));


--S1L110 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~16
S1L110 = (!YD1_W_alu_result[4] & (AD1L10 & (S1L28 & S1L109)));


--S1L111 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~17
S1L111 = ( S1L110 & ( (!S1_internal_reset & (!S1_s_serial_transfer.STATE_6_POST_READ & !S1_s_serial_transfer.STATE_3_POST_WRITE)) ) ) # ( !S1L110 & ( (!S1_internal_reset & (!S1_s_serial_transfer.STATE_6_POST_READ & (S1_s_serial_transfer.STATE_0_IDLE & !S1_s_serial_transfer.STATE_3_POST_WRITE))) ) );


--S1L5 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Selector2~0
S1L5 = ((!WB1_transfer_complete & S1_s_serial_transfer.STATE_5_READ_TRANSFER)) # (S1_s_serial_transfer.STATE_4_PRE_READ);


--S1L37 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg~0
S1L37 = (!S1_internal_reset & YD1_d_writedata[16]);


--S1L29 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|always3~1
S1L29 = (!YD1_W_alu_result[4] & (AD1L10 & (ZC1L13 & S1L28)));


--S1L36 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[17]~1
S1L36 = ( S1L118 & ( YD1_d_byteenable[2] & ( S1_internal_reset ) ) ) # ( !S1L118 & ( YD1_d_byteenable[2] & ( ((R1L1 & (S1L29 & !S1L117))) # (S1_internal_reset) ) ) ) # ( S1L118 & ( !YD1_d_byteenable[2] & ( S1_internal_reset ) ) ) # ( !S1L118 & ( !YD1_d_byteenable[2] & ( S1_internal_reset ) ) );


--S1L38 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg~2
S1L38 = (!S1_internal_reset & YD1_d_writedata[17]);


--NC7L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[0]~3
NC7L3 = ( PC7_read_latency_shift_reg[0] & ( NC7_mem_used[0] & ( ((AC1_rst1 & (ZC1L12 & PC7L12))) # (NC7_mem_used[1]) ) ) ) # ( !PC7_read_latency_shift_reg[0] & ( NC7_mem_used[0] ) ) # ( PC7_read_latency_shift_reg[0] & ( !NC7_mem_used[0] & ( (AC1_rst1 & (ZC1L12 & PC7L12)) ) ) ) # ( !PC7_read_latency_shift_reg[0] & ( !NC7_mem_used[0] & ( (AC1_rst1 & (ZC1L12 & PC7L12)) ) ) );


--NC4L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]~1
NC4L3 = ( NC4_mem_used[0] & ( ((!PC4_read_latency_shift_reg[0]) # ((PC4L4 & SC1L11))) # (NC4_mem_used[1]) ) ) # ( !NC4_mem_used[0] & ( (!NC4_mem_used[1] & (PC4L4 & SC1L11)) ) );


--NC3L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1
NC3L3 = ( NC3_mem_used[0] & ( ((!PC3_read_latency_shift_reg[0]) # ((PC1L3 & SC1L19))) # (NC3_mem_used[1]) ) ) # ( !NC3_mem_used[0] & ( (PC1L3 & (!NC3_mem_used[1] & SC1L19)) ) );


--NC10L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]~1
NC10L3 = ( NC10_mem_used[0] & ( ((!PC9_read_latency_shift_reg[0]) # ((ZC1L12 & SC1L13))) # (NC10_mem_used[1]) ) ) # ( !NC10_mem_used[0] & ( (ZC1L12 & SC1L13) ) );


--YD1_R_compare_op[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[0]
--register power-up is low

YD1_R_compare_op[0] = DFFEAS(YD1L344, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_E_src1[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29]
--register power-up is low

YD1_E_src1[29] = DFFEAS(YD1L793, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L427 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[29]~25
YD1L427 = (!YD1_E_src2[29] & ((!YD1_R_logic_op[1] & (!YD1_R_logic_op[0] & !YD1_E_src1[29])) # (YD1_R_logic_op[1] & ((YD1_E_src1[29]))))) # (YD1_E_src2[29] & (!YD1_R_logic_op[1] $ (((!YD1_R_logic_op[0]) # (!YD1_E_src1[29])))));


--YD1_E_src1[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28]
--register power-up is low

YD1_E_src1[28] = DFFEAS(YD1L792, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L426 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[28]~26
YD1L426 = (!YD1_E_src2[28] & ((!YD1_R_logic_op[1] & (!YD1_R_logic_op[0] & !YD1_E_src1[28])) # (YD1_R_logic_op[1] & ((YD1_E_src1[28]))))) # (YD1_E_src2[28] & (!YD1_R_logic_op[1] $ (((!YD1_R_logic_op[0]) # (!YD1_E_src1[28])))));


--YD1L425 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[27]~27
YD1L425 = (!YD1_E_src2[27] & ((!YD1_R_logic_op[1] & (!YD1_R_logic_op[0] & !YD1_E_src1[27])) # (YD1_R_logic_op[1] & ((YD1_E_src1[27]))))) # (YD1_E_src2[27] & (!YD1_R_logic_op[1] $ (((!YD1_R_logic_op[0]) # (!YD1_E_src1[27])))));


--YD1L399 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[1]~28
YD1L399 = (!YD1_E_src2[1] & ((!YD1_E_src1[1] & (!YD1_R_logic_op[1] & !YD1_R_logic_op[0])) # (YD1_E_src1[1] & (YD1_R_logic_op[1])))) # (YD1_E_src2[1] & (!YD1_R_logic_op[1] $ (((!YD1_E_src1[1]) # (!YD1_R_logic_op[0])))));


--YD1L398 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[0]~29
YD1L398 = (!YD1_E_src2[0] & ((!YD1_E_src1[0] & (!YD1_R_logic_op[1] & !YD1_R_logic_op[0])) # (YD1_E_src1[0] & (YD1_R_logic_op[1])))) # (YD1_E_src2[0] & (!YD1_R_logic_op[1] $ (((!YD1_E_src1[0]) # (!YD1_R_logic_op[0])))));


--YD1_E_src2[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[31]
--register power-up is low

YD1_E_src2[31] = DFFEAS(YD1L813, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_E_src1[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31]
--register power-up is low

YD1_E_src1[31] = DFFEAS(YD1L795, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L429 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[31]~30
YD1L429 = (!YD1_E_src2[31] & ((!YD1_R_logic_op[1] & (!YD1_R_logic_op[0] & !YD1_E_src1[31])) # (YD1_R_logic_op[1] & ((YD1_E_src1[31]))))) # (YD1_E_src2[31] & (!YD1_R_logic_op[1] $ (((!YD1_R_logic_op[0]) # (!YD1_E_src1[31])))));


--YD1_E_src1[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30]
--register power-up is low

YD1_E_src1[30] = DFFEAS(YD1L794, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L428 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[30]~31
YD1L428 = (!YD1_E_src2[30] & ((!YD1_R_logic_op[1] & (!YD1_R_logic_op[0] & !YD1_E_src1[30])) # (YD1_R_logic_op[1] & ((YD1_E_src1[30]))))) # (YD1_E_src2[30] & (!YD1_R_logic_op[1] $ (((!YD1_R_logic_op[0]) # (!YD1_E_src1[30])))));


--YD1L622 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~0
YD1L622 = (!YD1L401 & (!YD1L398 & (!YD1L429 & !YD1L428)));


--YD1L623 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~1
YD1L623 = ( YD1L622 & ( (!YD1L427 & (!YD1L426 & (!YD1L425 & !YD1L399))) ) );


--YD1L624 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~2
YD1L624 = (!YD1L409 & !YD1L410);


--YD1L625 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~3
YD1L625 = ( !YD1L423 & ( !YD1L419 & ( (!YD1L402 & (!YD1L404 & (!YD1L403 & !YD1L418))) ) ) );


--YD1L626 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~4
YD1L626 = ( YD1L624 & ( YD1L625 & ( (!YD1L405 & (!YD1L406 & (!YD1L407 & !YD1L408))) ) ) );


--YD1L627 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~5
YD1L627 = (!YD1L420 & !YD1L421);


--YD1L628 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~6
YD1L628 = ( !YD1L416 & ( !YD1L417 & ( (!YD1L411 & (!YD1L412 & (!YD1L413 & !YD1L415))) ) ) );


--YD1L629 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~7
YD1L629 = ( YD1L627 & ( YD1L628 & ( (!YD1L400 & (!YD1L414 & (!YD1L424 & !YD1L422))) ) ) );


--YD1_R_compare_op[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[1]
--register power-up is low

YD1_R_compare_op[1] = DFFEAS(YD1L345, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L387 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_cmp_result~0
YD1L387 = ( YD1L629 & ( YD1_R_compare_op[1] & ( (!YD1_R_compare_op[0] & (YD1L214)) # (YD1_R_compare_op[0] & (((!YD1L623) # (!YD1L626)))) ) ) ) # ( !YD1L629 & ( YD1_R_compare_op[1] & ( (YD1_R_compare_op[0]) # (YD1L214) ) ) ) # ( YD1L629 & ( !YD1_R_compare_op[1] & ( (!YD1_R_compare_op[0] & (((YD1L623 & YD1L626)))) # (YD1_R_compare_op[0] & (!YD1L214)) ) ) ) # ( !YD1L629 & ( !YD1_R_compare_op[1] & ( (!YD1L214 & YD1_R_compare_op[0]) ) ) );


--YD1L295 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~0
YD1L295 = (!YD1L616 & (!YD1L617 & !YD1L618));


--YD1L296 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~1
YD1L296 = ( YD1L271 ) # ( !YD1L271 & ( (YD1L590 & (((!YD1L295) # (YD1L620)) # (YD1L619))) ) );


--YD1L262 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~2
YD1L262 = ( !YD1L265 & ( !YD1L264 & ( (!YD1L602 & (!YD1L599 & (!YD1L600 & !YD1L266))) ) ) );


--YD1L254 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~0
YD1L254 = (!YD1L262) # ((YD1L590 & ((YD1L255) # (YD1L267))));


--YD1L253 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~1
YD1L253 = ( YD1L590 & ( (!YD1_D_iw[12] & (YD1_D_iw[13] & (YD1_D_iw[16] & YD1L252))) ) );


--YD1L924 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid~0
YD1L924 = ( !YD1L585 & ( !YD1L587 & ( (!YD1L1063 & (YD1_E_valid_from_R & ((!YD1_d_write) # (ZC1L4)))) ) ) );


--MD1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|grant[0]~1
MD1L2 = (!MD1L1 & SC1_src4_valid);


--BE1L90 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0
BE1L90 = ( BE1_write & ( RE1_waitrequest ) ) # ( !BE1_write & ( (ZC1L13 & (!NC5_mem_used[1] & MD1L2)) ) );


--VC1_src_data[46] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[46]
VC1_src_data[46] = (!YD1_W_alu_result[10] & (YD1_F_pc[8] & ((VC1L16)))) # (YD1_W_alu_result[10] & (((YD1_F_pc[8] & VC1L16)) # (MD1L2)));


--TE1_jdo[34] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]
--register power-up is low

TE1_jdo[34] = DFFEAS(UE1_sr[34], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--TE1_jdo[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]
--register power-up is low

TE1_jdo[17] = DFFEAS(UE1_sr[17], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--RE1L111 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0
RE1L111 = ( RE1L2 & ( (TE1L49 & (((!TE1_jdo[34]) # (!TE1_jdo[17])) # (TE1_jdo[35]))) ) ) # ( !RE1L2 & ( (!TE1_jdo[35] & (TE1L49 & (TE1_jdo[34] & !TE1_jdo[17]))) ) );


--BE1L55 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0
BE1L55 = (!BE1_read & (((!NC5_mem_used[1] & MC5L1)))) # (BE1_read & (RE1_waitrequest));


--RE1L109 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0
RE1L109 = ( RE1_avalon_ociram_readdata_ready & ( (RE1_waitrequest & (((!RE1L166 & BE1_read)) # (BE1_write))) ) ) # ( !RE1_avalon_ociram_readdata_ready & ( (RE1_waitrequest & (!BE1_write & (!RE1L166 & BE1_read))) ) );


--NC5L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2
NC5L9 = ( NC5_mem_used[0] & ( ((!PC5_read_latency_shift_reg[0]) # ((!RE1_waitrequest & MC5L1))) # (NC5_mem_used[1]) ) ) # ( !NC5_mem_used[0] & ( (!RE1_waitrequest & (!NC5_mem_used[1] & MC5L1)) ) );


--NC6L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[0]~2
NC6L9 = ((NC6_mem_used[0] & ((!PC6_read_latency_shift_reg[0]) # (NC6_mem_used[1])))) # (PC6L4);


--NC9_empty is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|empty
--register power-up is low

NC9_empty = DFFEAS(NC9L13, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC9_rd_ptr[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[0]
--register power-up is low

NC9_rd_ptr[0] = DFFEAS(NC9L10, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC9_wr_ptr[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]
--register power-up is low

NC9_wr_ptr[0] = DFFEAS(NC9L40, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC9_write,  ,  ,  ,  );


--NC9_wr_ptr[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[1]
--register power-up is low

NC9_wr_ptr[1] = DFFEAS(NC9L1, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC9_write,  ,  ,  ,  );


--NC9_rd_ptr[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[1]
--register power-up is low

NC9_rd_ptr[1] = DFFEAS(NC9L11, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC9_wr_ptr[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[2]
--register power-up is low

NC9_wr_ptr[2] = DFFEAS(NC9L2, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC9_write,  ,  ,  ,  );


--NC9_rd_ptr[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[2]
--register power-up is low

NC9_rd_ptr[2] = DFFEAS(NC9L12, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC9L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~0
NC9L7 = ( NC9_rd_ptr[2] & ( (!NC9_wr_ptr[1] & ((!NC9_rd_ptr[1] & (!NC9_rd_ptr[0] & NC9_wr_ptr[2])) # (NC9_rd_ptr[1] & (NC9_rd_ptr[0] & !NC9_wr_ptr[2])))) # (NC9_wr_ptr[1] & (NC9_wr_ptr[2] & (!NC9_rd_ptr[1] $ (!NC9_rd_ptr[0])))) ) ) # ( !NC9_rd_ptr[2] & ( (!NC9_wr_ptr[1] & ((!NC9_rd_ptr[1] & (!NC9_rd_ptr[0] & !NC9_wr_ptr[2])) # (NC9_rd_ptr[1] & (NC9_rd_ptr[0] & NC9_wr_ptr[2])))) # (NC9_wr_ptr[1] & (!NC9_wr_ptr[2] & (!NC9_rd_ptr[1] $ (!NC9_rd_ptr[0])))) ) );


--NC9L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~1
NC9L8 = ( NC9L7 & ( (NC9_internal_out_valid & (NC9_internal_out_ready & (!NC9_rd_ptr[0] $ (!NC9_wr_ptr[0])))) ) );


--NC9L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~2
NC9L9 = (NC9_empty & !NC9L8);


--NC8_mem_used[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[2]
--register power-up is low

NC8_mem_used[2] = DFFEAS(NC8L70, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC8L59,  ,  ,  ,  );


--NC8L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always1~0
NC8L2 = (!NC8_mem_used[1]) # (MC8L2);


--NC8L68 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~5
NC8L68 = ( NC8_mem_used[2] & ( (!AD1L19) # ((!PC1L3) # ((!MC8L8) # (NC8_mem_used[0]))) ) ) # ( !NC8_mem_used[2] & ( (AD1L19 & (PC1L3 & (MC8L8 & NC8_mem_used[0]))) ) );


--NC8_mem[2][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][52]
--register power-up is low

NC8_mem[2][52] = DFFEAS(NC8L23, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC8L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][52]~1
NC8L17 = (!NC8L2 & (NC8_mem[1][52])) # (NC8L2 & (((!NC8_mem_used[2]) # (NC8_mem[2][52]))));


--XC2L53 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|endofpacket_reg~0
XC2L53 = (!XC2_use_reg) # (XC2_endofpacket_reg);


--YD1L300 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~0
YD1L300 = (!YD1L248 & ((YD1_D_iw[18]))) # (YD1L248 & (YD1_D_iw[23]));


--YD1L301 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~1
YD1L301 = ( YD1L262 & ( YD1L300 & ( (!YD1L590) # (((!YD1L267 & !YD1L263)) # (YD1L601)) ) ) ) # ( !YD1L262 & ( YD1L300 & ( YD1L601 ) ) ) # ( YD1L262 & ( !YD1L300 & ( YD1L601 ) ) ) # ( !YD1L262 & ( !YD1L300 & ( YD1L601 ) ) );


--YD1L298 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~2
YD1L298 = (!YD1L248 & ((YD1_D_iw[17]))) # (YD1L248 & (YD1_D_iw[22]));


--YD1L299 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~3
YD1L299 = ( YD1L262 & ( YD1L298 ) ) # ( !YD1L262 & ( YD1L298 ) ) # ( YD1L262 & ( !YD1L298 & ( ((YD1L590 & ((YD1L263) # (YD1L267)))) # (YD1L601) ) ) ) # ( !YD1L262 & ( !YD1L298 ) );


--YD1L302 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~4
YD1L302 = (!YD1L248 & ((YD1_D_iw[19]))) # (YD1L248 & (YD1_D_iw[24]));


--YD1L303 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~5
YD1L303 = ( YD1L262 & ( YD1L302 ) ) # ( !YD1L262 & ( YD1L302 ) ) # ( YD1L262 & ( !YD1L302 & ( ((YD1L590 & ((YD1L263) # (YD1L267)))) # (YD1L601) ) ) ) # ( !YD1L262 & ( !YD1L302 ) );


--YD1L304 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~6
YD1L304 = (!YD1L248 & ((YD1_D_iw[20]))) # (YD1L248 & (YD1_D_iw[25]));


--YD1L305 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~7
YD1L305 = ( YD1L262 & ( YD1L304 ) ) # ( !YD1L262 & ( YD1L304 ) ) # ( YD1L262 & ( !YD1L304 & ( ((YD1L590 & ((YD1L263) # (YD1L267)))) # (YD1L601) ) ) ) # ( !YD1L262 & ( !YD1L304 ) );


--YD1L306 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~8
YD1L306 = (!YD1L248 & ((YD1_D_iw[21]))) # (YD1L248 & (YD1_D_iw[26]));


--YD1L307 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~9
YD1L307 = ( YD1L262 & ( YD1L306 ) ) # ( !YD1L262 & ( YD1L306 ) ) # ( YD1L262 & ( !YD1L306 & ( ((YD1L590 & ((YD1L263) # (YD1L267)))) # (YD1L601) ) ) ) # ( !YD1L262 & ( !YD1L306 ) );


--YD1L350 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0
YD1L350 = (!YD1L603 & (!YD1L733 & !YD1L351));


--YD1_D_wr_dst_reg is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg
YD1_D_wr_dst_reg = ( YD1L307 & ( YD1L350 ) ) # ( !YD1L307 & ( YD1L350 & ( (((YD1L305) # (YD1L303)) # (YD1L299)) # (YD1L301) ) ) );


--XC1L36 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|out_valid~0
XC1L36 = (MC8_rp_valid & ((!JD8L14) # (!XC1L1)));


--NC9_out_payload[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[0]
--register power-up is low

NC9_out_payload[0] = DFFEAS(QD1_ram_block1a0, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC9_internal_out_ready,  ,  ,  ,  );


--GD1L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~1
GD1L6 = (!NC8_mem[0][52] & (JD8L14 & (NC9_out_payload[0]))) # (NC8_mem[0][52] & (((JD8L14 & NC9_out_payload[0])) # (XC1_data_reg[0])));


--PC4_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0]
--register power-up is low

PC4_av_readdata_pre[0] = DFFEAS(VCC, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC7_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[0]
--register power-up is low

PC7_av_readdata_pre[0] = DFFEAS(AB1_readdata[0], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC9_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[0]
--register power-up is low

PC9_av_readdata_pre[0] = DFFEAS(EB1_readdata[0], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GD1L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~2
GD1L7 = ( PC7_av_readdata_pre[0] & ( PC9_av_readdata_pre[0] & ( (!PC7_read_latency_shift_reg[0] & (!PC9_read_latency_shift_reg[0] & ((!PC4_read_latency_shift_reg[0]) # (!PC4_av_readdata_pre[0])))) ) ) ) # ( !PC7_av_readdata_pre[0] & ( PC9_av_readdata_pre[0] & ( (!PC9_read_latency_shift_reg[0] & ((!PC4_read_latency_shift_reg[0]) # (!PC4_av_readdata_pre[0]))) ) ) ) # ( PC7_av_readdata_pre[0] & ( !PC9_av_readdata_pre[0] & ( (!PC7_read_latency_shift_reg[0] & ((!PC4_read_latency_shift_reg[0]) # (!PC4_av_readdata_pre[0]))) ) ) ) # ( !PC7_av_readdata_pre[0] & ( !PC9_av_readdata_pre[0] & ( (!PC4_read_latency_shift_reg[0]) # (!PC4_av_readdata_pre[0]) ) ) );


--PC10_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|av_readdata_pre[0]
--register power-up is low

PC10_av_readdata_pre[0] = DFFEAS(Z1_readdata[0], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GD1L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~3
GD1L8 = (!PC10_read_latency_shift_reg[0] & (TC2L1 & (PC5_av_readdata_pre[0]))) # (PC10_read_latency_shift_reg[0] & (((TC2L1 & PC5_av_readdata_pre[0])) # (PC10_av_readdata_pre[0])));


--GD1L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~4
GD1L9 = ( GD1L11 & ( (!TC3L1) # ((!DF1_address_reg_a[0] & ((!DF1_ram_block1a0))) # (DF1_address_reg_a[0] & (!DF1_ram_block1a32))) ) );


--GD1L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~5
GD1L10 = ( GD1L9 & ( (!GD1L7) # (((XC1L36 & GD1L6)) # (GD1L8)) ) ) # ( !GD1L9 );


--YD1L1051 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0
YD1L1051 = ( YD1_W_alu_result[1] & ( (YD1_av_ld_aligning_data & ((!YD1_av_ld_align_cycle[1]) # ((YD1_W_alu_result[0] & !YD1_av_ld_align_cycle[0])))) ) ) # ( !YD1_W_alu_result[1] & ( (YD1_W_alu_result[0] & (YD1_av_ld_aligning_data & (!YD1_av_ld_align_cycle[1] & !YD1_av_ld_align_cycle[0]))) ) );


--YD1L938 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]~0
YD1L938 = ( YD1_W_alu_result[1] & ( (!YD1_av_ld_aligning_data) # ((!YD1_av_ld_align_cycle[1]) # ((YD1_W_alu_result[0] & !YD1_av_ld_align_cycle[0]))) ) ) # ( !YD1_W_alu_result[1] & ( (!YD1_av_ld_aligning_data) # ((YD1_W_alu_result[0] & (!YD1_av_ld_align_cycle[1] & !YD1_av_ld_align_cycle[0]))) ) );


--YD1L630 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~0
YD1L630 = ( !YD1_D_iw[10] & ( (!YD1_D_iw[6] & (!YD1_D_iw[8] & (!YD1_D_iw[7] & !YD1_D_iw[9]))) ) );


--YD1L631 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal133~0
YD1L631 = ( !YD1_D_iw[10] & ( (YD1_D_iw[6] & (!YD1_D_iw[8] & (!YD1_D_iw[7] & !YD1_D_iw[9]))) ) );


--YD1_W_bstatus_reg is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg
--register power-up is low

YD1_W_bstatus_reg = DFFEAS(YD1L863, KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1_E_valid_from_R,  ,  ,  ,  );


--YD1L632 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal134~0
YD1L632 = (!YD1_D_iw[8] & (YD1_D_iw[7] & (!YD1_D_iw[9] & !YD1_D_iw[10])));


--YD1_W_ienable_reg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]
--register power-up is low

YD1_W_ienable_reg[0] = DFFEAS(YD1_E_src1[0], KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L876,  ,  ,  ,  );


--YD1L388 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~0
YD1L388 = ( !YD1_D_iw[9] & ( !YD1_D_iw[10] & ( (YD1_W_ipending_reg[0] & (!YD1_D_iw[6] & (YD1_D_iw[8] & !YD1_D_iw[7]))) ) ) );


--YD1L389 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~1
YD1L389 = ( YD1L388 & ( (!YD1_D_iw[6] & (!YD1_W_bstatus_reg & YD1L632)) ) ) # ( !YD1L388 & ( (!YD1L632) # ((!YD1_D_iw[6] & (!YD1_W_bstatus_reg)) # (YD1_D_iw[6] & ((!YD1_W_ienable_reg[0])))) ) );


--YD1L390 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~2
YD1L390 = ( YD1L389 & ( (!YD1L630 & (((YD1_W_estatus_reg & YD1L631)))) # (YD1L630 & (YD1_W_status_reg_pie)) ) ) # ( !YD1L389 & ( (!YD1L630 & (((!YD1L631) # (YD1_W_estatus_reg)))) # (YD1L630 & (YD1_W_status_reg_pie)) ) );


--YD1L352 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[0]~26
YD1L352 = ( YD1_E_shift_rot_result[0] & ( ((!YD1_R_ctrl_logic & (YD1L194)) # (YD1_R_ctrl_logic & ((YD1L398)))) # (YD1_R_ctrl_shift_rot) ) ) # ( !YD1_E_shift_rot_result[0] & ( (!YD1_R_ctrl_shift_rot & ((!YD1_R_ctrl_logic & (YD1L194)) # (YD1_R_ctrl_logic & ((YD1L398))))) ) );


--YD1L815 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[0]~4
YD1L815 = ( !YD1_R_ctrl_force_src2_zero & ( (!YD1_R_ctrl_hi_imm16 & ((!YD1L820 & ((YD1_D_iw[6]))) # (YD1L820 & (DE2_q_b[0])))) ) );


--YD1L764 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[0]~27
YD1L764 = (!YD1L796 & (!YD1L797 & DE1_q_b[0]));


--YD1_R_ctrl_wrctl_inst is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst
--register power-up is low

YD1_R_ctrl_wrctl_inst = DFFEAS(YD1_D_op_wrctl, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L920 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~0
YD1L920 = (!YD1L630 & (((YD1_W_status_reg_pie)))) # (YD1L630 & ((!YD1_R_ctrl_wrctl_inst & ((YD1_W_status_reg_pie))) # (YD1_R_ctrl_wrctl_inst & (YD1_E_src1[0]))));


--YD1L921 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~1
YD1L921 = ( YD1L620 & ( YD1L920 & ( (!YD1L590) # (YD1_W_estatus_reg) ) ) ) # ( !YD1L620 & ( YD1L920 & ( (!YD1L590) # ((!YD1L619) # (YD1_W_bstatus_reg)) ) ) ) # ( YD1L620 & ( !YD1L920 & ( (YD1L590 & YD1_W_estatus_reg) ) ) ) # ( !YD1L620 & ( !YD1L920 & ( (YD1L590 & (YD1_W_bstatus_reg & YD1L619)) ) ) );


--YD1L922 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~2
YD1L922 = (!YD1_R_ctrl_exception & (!YD1_R_ctrl_break & YD1L921));


--YD1_W_ienable_reg[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]
--register power-up is low

YD1_W_ienable_reg[1] = DFFEAS(YD1_E_src1[1], KF1_outclk_wire[0], !BB1_r_sync_rst,  , YD1L876,  ,  ,  ,  );


--FE1_oci_ienable[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]
--register power-up is low

FE1_oci_ienable[1] = DFFEAS(FE1L8, KF1_outclk_wire[0], !BB1_r_sync_rst,  , FE1L13,  ,  ,  ,  );


--U1_fifo_AE is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE
--register power-up is low

U1_fifo_AE = DFFEAS(U1L58, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_ien_AE is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ien_AE
--register power-up is low

U1_ien_AE = DFFEAS(YD1_d_writedata[1], KF1_outclk_wire[0], !BB1_r_sync_rst,  , U1L77,  ,  ,  ,  );


--U1_av_readdata[9] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[9]
U1_av_readdata[9] = (U1_fifo_AE & U1_ien_AE);


--U1_ien_AF is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ien_AF
--register power-up is low

U1_ien_AF = DFFEAS(YD1_d_writedata[0], KF1_outclk_wire[0], !BB1_r_sync_rst,  , U1L77,  ,  ,  ,  );


--U1_pause_irq is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|pause_irq
--register power-up is low

U1_pause_irq = DFFEAS(U1L80, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_fifo_AF is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF
--register power-up is low

U1_fifo_AF = DFFEAS(U1L60, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L66 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[8]~0
U1L66 = (U1_ien_AF & ((U1_fifo_AF) # (U1_pause_irq)));


--YD1L882 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[1]~0
YD1L882 = (YD1_W_ienable_reg[1] & (!FE1_oci_ienable[1] & ((U1L66) # (U1_av_readdata[9]))));


--FE1_oci_ienable[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]
--register power-up is low

FE1_oci_ienable[0] = DFFEAS(FE1L6, KF1_outclk_wire[0], !BB1_r_sync_rst,  , FE1L13,  ,  ,  ,  );


--EB1_timeout_occurred is nios_system:NiosII|nios_system_timer_0:timer_0|timeout_occurred
--register power-up is low

EB1_timeout_occurred = DFFEAS(EB1L79, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EB1_control_register is nios_system:NiosII|nios_system_timer_0:timer_0|control_register
--register power-up is low

EB1_control_register = DFFEAS(EB1L46, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_W_ipending_reg_nxt[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[0]
YD1_W_ipending_reg_nxt[0] = (YD1_W_ienable_reg[0] & (!FE1_oci_ienable[0] & (EB1_timeout_occurred & EB1_control_register)));


--YD1L1098 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~0
YD1L1098 = ((YD1_hbreak_enabled & ((!YD1L590) # (!YD1L619)))) # (YD1_R_ctrl_break);


--YD1L1100 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending_nxt~0
YD1L1100 = (!YD1_hbreak_pending & ((YD1L1101))) # (YD1_hbreak_pending & (!YD1_hbreak_enabled));


--TE1_take_action_ocimem_a is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a
TE1_take_action_ocimem_a = (!TE1_jdo[35] & (TE1L49 & TE1_jdo[34]));


--TE1_jdo[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]
--register power-up is low

TE1_jdo[21] = DFFEAS(UE1_sr[21], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--TE1_jdo[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]
--register power-up is low

TE1_jdo[20] = DFFEAS(UE1_sr[20], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--JE1_break_on_reset is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset
--register power-up is low

JE1_break_on_reset = DFFEAS(JE1L2, KF1_outclk_wire[0],  ,  , TE1_take_action_ocimem_a,  ,  ,  ,  );


--WE1_dreg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]
--register power-up is low

WE1_dreg[0] = DFFEAS(WE1_din_s1, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--JE1L4 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0
JE1L4 = ( JE1_break_on_reset & ( WE1_dreg[0] & ( (!TE1_take_action_ocimem_a) # (((JE1_jtag_break & !TE1_jdo[20])) # (TE1_jdo[21])) ) ) ) # ( !JE1_break_on_reset & ( WE1_dreg[0] & ( (TE1_take_action_ocimem_a & (((JE1_jtag_break & !TE1_jdo[20])) # (TE1_jdo[21]))) ) ) ) # ( JE1_break_on_reset & ( !WE1_dreg[0] & ( (!TE1_take_action_ocimem_a & (JE1_jtag_break)) # (TE1_take_action_ocimem_a & (((JE1_jtag_break & !TE1_jdo[20])) # (TE1_jdo[21]))) ) ) ) # ( !JE1_break_on_reset & ( !WE1_dreg[0] & ( (!TE1_take_action_ocimem_a & (JE1_jtag_break)) # (TE1_take_action_ocimem_a & (((JE1_jtag_break & !TE1_jdo[20])) # (TE1_jdo[21]))) ) ) );


--FE1_oci_single_step_mode is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode
--register power-up is low

FE1_oci_single_step_mode = DFFEAS(FE1L12, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L1106 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst~0
YD1L1106 = (FE1_oci_single_step_mode & (((YD1_wait_for_one_post_bret_inst & !YD1L726)) # (YD1_hbreak_enabled)));


--VC2_src_data[51] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[51]
VC2_src_data[51] = ( VC2L20 & ( SC1L21 & ( (!YD1_W_alu_result[15] & (YD1_F_pc[13] & ((MD2_top_priority_reg[1])))) # (YD1_W_alu_result[15] & ((!MD2_top_priority_reg[0]) # ((YD1_F_pc[13] & MD2_top_priority_reg[1])))) ) ) ) # ( !VC2L20 & ( SC1L21 & ( (YD1_W_alu_result[15] & ((!MD2_top_priority_reg[0]) # (MD2_top_priority_reg[1]))) ) ) ) # ( VC2L20 & ( !SC1L21 & ( (YD1_F_pc[13] & ((!MD2_top_priority_reg[0]) # (MD2_top_priority_reg[1]))) ) ) );


--Y1L1 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|wren~0
Y1L1 = (YD1_d_write & (!ZC1_write_accepted & !NC6_mem_used[1]));


--Y1L2 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|wren~1
Y1L2 = ( MD2L1 & ( Y1L1 & ( (!YC1L2) # ((!AD1L3) # ((AD1L17) # (AD1L16))) ) ) ) # ( !MD2L1 & ( Y1L1 ) ) # ( MD2L1 & ( !Y1L1 ) ) # ( !MD2L1 & ( !Y1L1 ) );


--EF1_eq_node[1] is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|decode_5la:decode3|eq_node[1]
EF1_eq_node[1] = ( SC1L21 & ( EF1L4 & ( !Y1L2 ) ) ) # ( !SC1L21 & ( EF1L4 & ( (!Y1L2 & (YD1_F_pc[13] & VC2L20)) ) ) ) # ( !SC1L21 & ( !EF1L4 & ( (!Y1L2 & (YD1_F_pc[13] & (!MD2_top_priority_reg[0] & VC2L20))) ) ) );


--BB1_r_early_rst is nios_system:NiosII|altera_reset_controller:rst_controller|r_early_rst
--register power-up is low

BB1_r_early_rst = DFFEAS(BB1L9, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--YD1_d_writedata[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4]
--register power-up is low

YD1_d_writedata[4] = DFFEAS(DE2_q_b[4], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC2L22 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~2
VC2L22 = ( MD2L1 & ( YD1_d_writedata[4] & ( (YC1L2 & (AD1L3 & (!AD1L16 & !AD1L17))) ) ) );


--VC2_src_data[38] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[38]
VC2_src_data[38] = ( YD1_F_pc[0] & ( SC1L21 & ( (!YD1_W_alu_result[2] & (((MD2_top_priority_reg[1] & VC2L20)))) # (YD1_W_alu_result[2] & ((!MD2_top_priority_reg[0]) # ((MD2_top_priority_reg[1])))) ) ) ) # ( !YD1_F_pc[0] & ( SC1L21 & ( (YD1_W_alu_result[2] & ((!MD2_top_priority_reg[0]) # ((MD2_top_priority_reg[1] & !VC2L20)))) ) ) ) # ( YD1_F_pc[0] & ( !SC1L21 & ( (VC2L20 & ((!MD2_top_priority_reg[0]) # (MD2_top_priority_reg[1]))) ) ) );


--VC2_src_data[39] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[39]
VC2_src_data[39] = ( YD1_F_pc[1] & ( SC1L21 & ( (!YD1_W_alu_result[3] & (((MD2_top_priority_reg[1] & VC2L20)))) # (YD1_W_alu_result[3] & ((!MD2_top_priority_reg[0]) # ((MD2_top_priority_reg[1])))) ) ) ) # ( !YD1_F_pc[1] & ( SC1L21 & ( (YD1_W_alu_result[3] & ((!MD2_top_priority_reg[0]) # ((MD2_top_priority_reg[1] & !VC2L20)))) ) ) ) # ( YD1_F_pc[1] & ( !SC1L21 & ( (VC2L20 & ((!MD2_top_priority_reg[0]) # (MD2_top_priority_reg[1]))) ) ) );


--VC2_src_data[40] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[40]
VC2_src_data[40] = ( YD1_F_pc[2] & ( SC1L21 & ( (!YD1_W_alu_result[4] & (((MD2_top_priority_reg[1] & VC2L20)))) # (YD1_W_alu_result[4] & ((!MD2_top_priority_reg[0]) # ((MD2_top_priority_reg[1])))) ) ) ) # ( !YD1_F_pc[2] & ( SC1L21 & ( (YD1_W_alu_result[4] & ((!MD2_top_priority_reg[0]) # ((MD2_top_priority_reg[1] & !VC2L20)))) ) ) ) # ( YD1_F_pc[2] & ( !SC1L21 & ( (VC2L20 & ((!MD2_top_priority_reg[0]) # (MD2_top_priority_reg[1]))) ) ) );


--VC2_src_data[41] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[41]
VC2_src_data[41] = ( YD1_F_pc[3] & ( SC1L21 & ( (!YD1_W_alu_result[5] & (((MD2_top_priority_reg[1] & VC2L20)))) # (YD1_W_alu_result[5] & ((!MD2_top_priority_reg[0]) # ((MD2_top_priority_reg[1])))) ) ) ) # ( !YD1_F_pc[3] & ( SC1L21 & ( (YD1_W_alu_result[5] & ((!MD2_top_priority_reg[0]) # ((MD2_top_priority_reg[1] & !VC2L20)))) ) ) ) # ( YD1_F_pc[3] & ( !SC1L21 & ( (VC2L20 & ((!MD2_top_priority_reg[0]) # (MD2_top_priority_reg[1]))) ) ) );


--VC2_src_data[42] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[42]
VC2_src_data[42] = ( YD1_F_pc[4] & ( SC1L21 & ( (!YD1_W_alu_result[6] & (((MD2_top_priority_reg[1] & VC2L20)))) # (YD1_W_alu_result[6] & ((!MD2_top_priority_reg[0]) # ((MD2_top_priority_reg[1])))) ) ) ) # ( !YD1_F_pc[4] & ( SC1L21 & ( (YD1_W_alu_result[6] & ((!MD2_top_priority_reg[0]) # ((MD2_top_priority_reg[1] & !VC2L20)))) ) ) ) # ( YD1_F_pc[4] & ( !SC1L21 & ( (VC2L20 & ((!MD2_top_priority_reg[0]) # (MD2_top_priority_reg[1]))) ) ) );


--VC2_src_data[43] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[43]
VC2_src_data[43] = ( YD1_F_pc[5] & ( SC1L21 & ( (!YD1_W_alu_result[7] & (((MD2_top_priority_reg[1] & VC2L20)))) # (YD1_W_alu_result[7] & ((!MD2_top_priority_reg[0]) # ((MD2_top_priority_reg[1])))) ) ) ) # ( !YD1_F_pc[5] & ( SC1L21 & ( (YD1_W_alu_result[7] & ((!MD2_top_priority_reg[0]) # ((MD2_top_priority_reg[1] & !VC2L20)))) ) ) ) # ( YD1_F_pc[5] & ( !SC1L21 & ( (VC2L20 & ((!MD2_top_priority_reg[0]) # (MD2_top_priority_reg[1]))) ) ) );


--VC2_src_data[44] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[44]
VC2_src_data[44] = ( YD1_F_pc[6] & ( SC1L21 & ( (!YD1_W_alu_result[8] & (((MD2_top_priority_reg[1] & VC2L20)))) # (YD1_W_alu_result[8] & ((!MD2_top_priority_reg[0]) # ((MD2_top_priority_reg[1])))) ) ) ) # ( !YD1_F_pc[6] & ( SC1L21 & ( (YD1_W_alu_result[8] & ((!MD2_top_priority_reg[0]) # ((MD2_top_priority_reg[1] & !VC2L20)))) ) ) ) # ( YD1_F_pc[6] & ( !SC1L21 & ( (VC2L20 & ((!MD2_top_priority_reg[0]) # (MD2_top_priority_reg[1]))) ) ) );


--VC2_src_data[45] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[45]
VC2_src_data[45] = ( YD1_F_pc[7] & ( SC1L21 & ( (!YD1_W_alu_result[9] & (((MD2_top_priority_reg[1] & VC2L20)))) # (YD1_W_alu_result[9] & ((!MD2_top_priority_reg[0]) # ((MD2_top_priority_reg[1])))) ) ) ) # ( !YD1_F_pc[7] & ( SC1L21 & ( (YD1_W_alu_result[9] & ((!MD2_top_priority_reg[0]) # ((MD2_top_priority_reg[1] & !VC2L20)))) ) ) ) # ( YD1_F_pc[7] & ( !SC1L21 & ( (VC2L20 & ((!MD2_top_priority_reg[0]) # (MD2_top_priority_reg[1]))) ) ) );


--VC2_src_data[46] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[46]
VC2_src_data[46] = ( YD1_F_pc[8] & ( SC1L21 & ( (!YD1_W_alu_result[10] & (((MD2_top_priority_reg[1] & VC2L20)))) # (YD1_W_alu_result[10] & ((!MD2_top_priority_reg[0]) # ((MD2_top_priority_reg[1])))) ) ) ) # ( !YD1_F_pc[8] & ( SC1L21 & ( (YD1_W_alu_result[10] & ((!MD2_top_priority_reg[0]) # ((MD2_top_priority_reg[1] & !VC2L20)))) ) ) ) # ( YD1_F_pc[8] & ( !SC1L21 & ( (VC2L20 & ((!MD2_top_priority_reg[0]) # (MD2_top_priority_reg[1]))) ) ) );


--VC2_src_data[47] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[47]
VC2_src_data[47] = ( VC2L20 & ( SC1L21 & ( (!YD1_W_alu_result[11] & (YD1_F_pc[9] & ((MD2_top_priority_reg[1])))) # (YD1_W_alu_result[11] & ((!MD2_top_priority_reg[0]) # ((YD1_F_pc[9] & MD2_top_priority_reg[1])))) ) ) ) # ( !VC2L20 & ( SC1L21 & ( (YD1_W_alu_result[11] & ((!MD2_top_priority_reg[0]) # (MD2_top_priority_reg[1]))) ) ) ) # ( VC2L20 & ( !SC1L21 & ( (YD1_F_pc[9] & ((!MD2_top_priority_reg[0]) # (MD2_top_priority_reg[1]))) ) ) );


--VC2_src_data[48] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[48]
VC2_src_data[48] = ( VC2L20 & ( SC1L21 & ( (!YD1_W_alu_result[12] & (YD1_F_pc[10] & ((MD2_top_priority_reg[1])))) # (YD1_W_alu_result[12] & ((!MD2_top_priority_reg[0]) # ((YD1_F_pc[10] & MD2_top_priority_reg[1])))) ) ) ) # ( !VC2L20 & ( SC1L21 & ( (YD1_W_alu_result[12] & ((!MD2_top_priority_reg[0]) # (MD2_top_priority_reg[1]))) ) ) ) # ( VC2L20 & ( !SC1L21 & ( (YD1_F_pc[10] & ((!MD2_top_priority_reg[0]) # (MD2_top_priority_reg[1]))) ) ) );


--VC2_src_data[49] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[49]
VC2_src_data[49] = ( VC2L20 & ( SC1L21 & ( (!YD1_W_alu_result[13] & (YD1_F_pc[11] & ((MD2_top_priority_reg[1])))) # (YD1_W_alu_result[13] & ((!MD2_top_priority_reg[0]) # ((YD1_F_pc[11] & MD2_top_priority_reg[1])))) ) ) ) # ( !VC2L20 & ( SC1L21 & ( (YD1_W_alu_result[13] & ((!MD2_top_priority_reg[0]) # (MD2_top_priority_reg[1]))) ) ) ) # ( VC2L20 & ( !SC1L21 & ( (YD1_F_pc[11] & ((!MD2_top_priority_reg[0]) # (MD2_top_priority_reg[1]))) ) ) );


--VC2_src_data[50] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[50]
VC2_src_data[50] = ( VC2L20 & ( SC1L21 & ( (!YD1_W_alu_result[14] & (YD1_F_pc[12] & ((MD2_top_priority_reg[1])))) # (YD1_W_alu_result[14] & ((!MD2_top_priority_reg[0]) # ((YD1_F_pc[12] & MD2_top_priority_reg[1])))) ) ) ) # ( !VC2L20 & ( SC1L21 & ( (YD1_W_alu_result[14] & ((!MD2_top_priority_reg[0]) # (MD2_top_priority_reg[1]))) ) ) ) # ( VC2L20 & ( !SC1L21 & ( (YD1_F_pc[12] & ((!MD2_top_priority_reg[0]) # (MD2_top_priority_reg[1]))) ) ) );


--VC2_src_data[32] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[32]
VC2_src_data[32] = ( SC1L21 & ( (!YD1_d_byteenable[0] & (((MD2_top_priority_reg[1] & VC2L20)))) # (YD1_d_byteenable[0] & ((!MD2_top_priority_reg[0]) # ((MD2_top_priority_reg[1])))) ) ) # ( !SC1L21 & ( (VC2L20 & ((!MD2_top_priority_reg[0]) # (MD2_top_priority_reg[1]))) ) );


--EF1_eq_node[0] is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|decode_5la:decode3|eq_node[0]
EF1_eq_node[0] = ( !SC1L21 & ( EF1L4 & ( (!Y1L2 & ((!YD1_F_pc[13]) # (!VC2L20))) ) ) ) # ( SC1L21 & ( !EF1L4 & ( !Y1L2 ) ) ) # ( !SC1L21 & ( !EF1L4 & ( (!Y1L2 & ((!YD1_F_pc[13]) # ((!VC2L20) # (MD2_top_priority_reg[0])))) ) ) );


--BE1_readdata[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0]
--register power-up is low

BE1_readdata[0] = DFFEAS(BE1L51, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC2L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~3
VC2L23 = ( !AD1L17 & ( MD2L1 & ( (YD1_d_writedata[0] & (YC1L2 & (AD1L3 & !AD1L16))) ) ) );


--BE1_readdata[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1]
--register power-up is low

BE1_readdata[1] = DFFEAS(BE1L52, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--YD1_d_writedata[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1]
--register power-up is low

YD1_d_writedata[1] = DFFEAS(DE2_q_b[1], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC2L24 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~4
VC2L24 = ( MD2L1 & ( YD1_d_writedata[1] & ( (YC1L2 & (AD1L3 & (!AD1L16 & !AD1L17))) ) ) );


--YD1_d_writedata[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2]
--register power-up is low

YD1_d_writedata[2] = DFFEAS(DE2_q_b[2], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC2L25 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~5
VC2L25 = ( MD2L1 & ( YD1_d_writedata[2] & ( (YC1L2 & (AD1L3 & (!AD1L16 & !AD1L17))) ) ) );


--VC2L26 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~6
VC2L26 = ( YD1_d_writedata[3] & ( MD2L1 & ( (YC1L2 & (AD1L3 & (!AD1L16 & !AD1L17))) ) ) );


--YD1L816 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[1]~5
YD1L816 = ( DE2_q_b[1] & ( (!YD1_R_ctrl_hi_imm16 & (!YD1_R_ctrl_force_src2_zero & ((YD1_D_iw[7]) # (YD1L820)))) ) ) # ( !DE2_q_b[1] & ( (!YD1L820 & (!YD1_R_ctrl_hi_imm16 & (!YD1_R_ctrl_force_src2_zero & YD1_D_iw[7]))) ) );


--YD1L765 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[1]~28
YD1L765 = (!YD1L796 & (!YD1L797 & DE1_q_b[1]));


--YD1L477 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[1]~26
YD1L477 = (!YD1_R_ctrl_shift_rot_right & ((YD1_E_shift_rot_result[0]))) # (YD1_R_ctrl_shift_rot_right & (YD1_E_shift_rot_result[2]));


--YD1L888 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]~24
YD1L888 = (!YD1_R_ctrl_ld & (YD1_W_alu_result[2] & (!YD1L384))) # (YD1_R_ctrl_ld & (((YD1_av_ld_byte0_data[2]))));


--WB1L4 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|Selector2~0
WB1L4 = (((!ZB1_middle_of_low_level & WB1_s_serial_protocol.STATE_3_START_BIT)) # (WB1_s_serial_protocol.STATE_1_INITIALIZE)) # (WB1L9);


--WB1L30 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~12
WB1L30 = (!WB1_s_serial_protocol.STATE_0_IDLE & (!S1_internal_reset & WB1L7));


--U1_r_val is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|r_val
--register power-up is low

U1_r_val = DFFEAS(U1L82, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC1_r_ena1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1
--register power-up is low

AC1_r_ena1 = AMPP_FUNCTION(KF1_outclk_wire[0], AC1L41, !BB1_r_sync_rst);


--AC1L22 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0
AC1L22 = AMPP_FUNCTION(!U1_r_val, !AC1_r_ena1);


--HC2_b_full is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full
--register power-up is low

HC2_b_full = DFFEAS(HC2L6, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC1L96 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0
AC1L96 = AMPP_FUNCTION(!A1L159, !AC1_tck_t_dav, !AC1_td_shift[10], !AC1_write_stalled);


--AC1L97 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1
AC1L97 = AMPP_FUNCTION(!A1L152, !AC1_state, !AC1_count[1], !A1L156, !A1L161, !A1L151);


--AC1_rdata[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]
--register power-up is low

AC1_rdata[0] = AMPP_FUNCTION(KF1_outclk_wire[0], JC1_q_b[0], !BB1_r_sync_rst, AC1L22);


--AC1_td_shift[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]
--register power-up is low

AC1_td_shift[3] = AMPP_FUNCTION(A1L158, AC1L74, !A1L150, AC1L57);


--AC1L73 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6
AC1L73 = AMPP_FUNCTION(!A1L152, !AC1_count[9], !A1L156, !AC1L71, !AC1_rdata[0], !AC1_td_shift[3]);


--AC1L41 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0
AC1L41 = AMPP_FUNCTION(!AC1_rvalid0, !U1_r_val, !AC1_r_ena1);


--AC1_read_req is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req
--register power-up is low

AC1_read_req = AMPP_FUNCTION(A1L158, AC1_td_shift[9], !A1L150, AC1L97);


--AC1_read1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1
--register power-up is low

AC1_read1 = AMPP_FUNCTION(KF1_outclk_wire[0], AC1_read, !BB1_r_sync_rst);


--AC1_read2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2
--register power-up is low

AC1_read2 = AMPP_FUNCTION(KF1_outclk_wire[0], AC1_read1, !BB1_r_sync_rst);


--AC1_rst2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2
--register power-up is low

AC1_rst2 = AMPP_FUNCTION(KF1_outclk_wire[0], AC1_rst1, !BB1_r_sync_rst);


--AC1L42 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1
AC1L42 = AMPP_FUNCTION(!AC1_user_saw_rvalid, !AC1L41, !AC1_read_req, !AC1_read1, !AC1_read2, !AC1_rst2);


--TE1_jdo[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]
--register power-up is low

TE1_jdo[25] = DFFEAS(UE1_sr[25], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--BE1_writedata[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0]
--register power-up is low

BE1_writedata[0] = DFFEAS(VC1L17, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--BE1_address[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0]
--register power-up is low

BE1_address[0] = DFFEAS(VC1_src_data[38], KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--BE1_address[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3]
--register power-up is low

BE1_address[3] = DFFEAS(VC1_src_data[41], KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--BE1_address[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7]
--register power-up is low

BE1_address[7] = DFFEAS(VC1_src_data[45], KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--BE1_address[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6]
--register power-up is low

BE1_address[6] = DFFEAS(VC1_src_data[44], KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--BE1_address[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5]
--register power-up is low

BE1_address[5] = DFFEAS(VC1_src_data[43], KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--BE1_address[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4]
--register power-up is low

BE1_address[4] = DFFEAS(VC1_src_data[42], KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--FE1L1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0
FE1L1 = ( !BE1_address[4] & ( (BE1_address[8] & (!BE1_address[7] & (!BE1_address[6] & !BE1_address[5]))) ) );


--BE1_address[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2]
--register power-up is low

BE1_address[2] = DFFEAS(VC1_src_data[40], KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--BE1_address[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1]
--register power-up is low

BE1_address[1] = DFFEAS(VC1_src_data[39], KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--FE1L2 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1
FE1L2 = (!BE1_address[2] & !BE1_address[1]);


--FE1L3 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2
FE1L3 = (!BE1_address[3] & (FE1L1 & FE1L2));


--BE1_debugaccess is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess
--register power-up is low

BE1_debugaccess = DFFEAS(VC1L18, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--FE1L14 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0
FE1L14 = (BE1_write & (!BE1_address[0] & (FE1L3 & BE1_debugaccess)));


--JE1L10 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0
JE1L10 = ( FE1L14 & ( (!JE1_monitor_ready & (BE1_writedata[0] & ((!TE1_take_action_ocimem_a) # (!TE1_jdo[25])))) # (JE1_monitor_ready & ((!TE1_take_action_ocimem_a) # ((!TE1_jdo[25])))) ) ) # ( !FE1L14 & ( (JE1_monitor_ready & ((!TE1_take_action_ocimem_a) # (!TE1_jdo[25]))) ) );


--UE1L59 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12
UE1L59 = ( RE1_MonDReg[2] & ( (!SE1L2 & ((!A1L165) # ((GE1_break_readreg[2])))) # (SE1L2 & (((UE1_sr[4])))) ) ) # ( !RE1_MonDReg[2] & ( (!SE1L2 & (A1L165 & ((GE1_break_readreg[2])))) # (SE1L2 & (((UE1_sr[4])))) ) );


--TE1_jdo[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]
--register power-up is low

TE1_jdo[1] = DFFEAS(UE1_sr[1], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--TE1_jdo[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]
--register power-up is low

TE1_jdo[4] = DFFEAS(UE1_sr[4], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--RE1L85 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3
RE1L85 = ( CF1_q_a[1] & ( (!TE1_take_action_ocimem_b & (((RE1L83)) # (RE1_jtag_ram_rd_d1))) # (TE1_take_action_ocimem_b & (((TE1_jdo[4])))) ) ) # ( !CF1_q_a[1] & ( (!TE1_take_action_ocimem_b & (RE1L83)) # (TE1_take_action_ocimem_b & ((TE1_jdo[4]))) ) );


--TE1_update_jdo_strobe is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe
--register power-up is low

TE1_update_jdo_strobe = DFFEAS(TE1L53, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--UE1_sr[36] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]
--register power-up is low

UE1_sr[36] = DFFEAS(UE1L61, A1L184,  ,  , UE1L53,  ,  ,  ,  );


--UE1_sr[37] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]
--register power-up is low

UE1_sr[37] = DFFEAS(UE1L62, A1L184,  ,  , UE1L53,  ,  ,  ,  );


--TE1_jxuir is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir
--register power-up is low

TE1_jxuir = DFFEAS(TE1L45, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--UE1_sr[35] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35]
--register power-up is low

UE1_sr[35] = DFFEAS(UE1L63, A1L184,  ,  ,  ,  ,  ,  ,  );


--RE1_jtag_ram_rd is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd
--register power-up is low

RE1_jtag_ram_rd = DFFEAS(RE1L114, KF1_outclk_wire[0],  ,  , !TE1_take_action_ocimem_b,  ,  ,  ,  );


--TE1_jdo[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]
--register power-up is low

TE1_jdo[27] = DFFEAS(UE1_sr[27], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--TE1_jdo[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]
--register power-up is low

TE1_jdo[26] = DFFEAS(UE1_sr[26], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--TE1_jdo[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]
--register power-up is low

TE1_jdo[28] = DFFEAS(UE1_sr[28], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--RE1_jtag_ram_wr is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr
--register power-up is low

RE1_jtag_ram_wr = DFFEAS(RE1L116, KF1_outclk_wire[0],  ,  , !TE1L50,  ,  ,  ,  );


--RE1L164 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0
RE1L164 = ( RE1_jtag_ram_wr & ( ((BE1_write & (!BE1_address[8] & BE1_debugaccess))) # (RE1_jtag_ram_access) ) ) # ( !RE1_jtag_ram_wr & ( (BE1_write & (!BE1_address[8] & (!RE1_jtag_ram_access & BE1_debugaccess))) ) );


--RE1_ociram_reset_req is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req
RE1_ociram_reset_req = (!BB1_r_early_rst) # (RE1_jtag_ram_access);


--RE1L132 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0
RE1L132 = (!RE1_jtag_ram_access & ((BE1_writedata[0]))) # (RE1_jtag_ram_access & (RE1_MonDReg[0]));


--RE1L119 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0
RE1L119 = (!RE1_jtag_ram_access & ((BE1_address[0]))) # (RE1_jtag_ram_access & (RE1_MonAReg[2]));


--RE1L120 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1
RE1L120 = (!RE1_jtag_ram_access & ((BE1_address[1]))) # (RE1_jtag_ram_access & (RE1_MonAReg[3]));


--RE1L121 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2
RE1L121 = (!RE1_jtag_ram_access & ((BE1_address[2]))) # (RE1_jtag_ram_access & (RE1_MonAReg[4]));


--RE1L122 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3
RE1L122 = (!RE1_jtag_ram_access & ((BE1_address[3]))) # (RE1_jtag_ram_access & (RE1_MonAReg[5]));


--RE1L123 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4
RE1L123 = (!RE1_jtag_ram_access & ((BE1_address[4]))) # (RE1_jtag_ram_access & (RE1_MonAReg[6]));


--RE1L124 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5
RE1L124 = (!RE1_jtag_ram_access & ((BE1_address[5]))) # (RE1_jtag_ram_access & (RE1_MonAReg[7]));


--RE1L125 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6
RE1L125 = (!RE1_jtag_ram_access & ((BE1_address[6]))) # (RE1_jtag_ram_access & (RE1_MonAReg[8]));


--RE1L126 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7
RE1L126 = (!RE1_jtag_ram_access & ((BE1_address[7]))) # (RE1_jtag_ram_access & (RE1_MonAReg[9]));


--BE1_byteenable[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0]
--register power-up is low

BE1_byteenable[0] = DFFEAS(VC1_src_data[32], KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L127 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0
RE1L127 = (BE1_byteenable[0]) # (RE1_jtag_ram_access);


--RE1_jtag_rd is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd
--register power-up is low

RE1_jtag_rd = DFFEAS(TE1L50, KF1_outclk_wire[0],  ,  , !TE1_take_action_ocimem_b,  ,  ,  ,  );


--XC2L54 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[0]~25
XC2L54 = (!XC2_use_reg & (YD1_d_writedata[0])) # (XC2_use_reg & ((XC2_data_reg[0])));


--XC2L55 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[1]~26
XC2L55 = (!XC2_use_reg & (YD1_d_writedata[1])) # (XC2_use_reg & ((XC2_data_reg[1])));


--XC2L56 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[2]~27
XC2L56 = (!XC2_use_reg & (YD1_d_writedata[2])) # (XC2_use_reg & ((XC2_data_reg[2])));


--XC2L57 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[3]~28
XC2L57 = (!XC2_use_reg & (YD1_d_writedata[3])) # (XC2_use_reg & ((XC2_data_reg[3])));


--XC2L58 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[4]~29
XC2L58 = (!XC2_use_reg & (YD1_d_writedata[4])) # (XC2_use_reg & ((XC2_data_reg[4])));


--YD1_d_writedata[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5]
--register power-up is low

YD1_d_writedata[5] = DFFEAS(DE2_q_b[5], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC2L59 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[5]~30
XC2L59 = (!XC2_use_reg & ((YD1_d_writedata[5]))) # (XC2_use_reg & (XC2_data_reg[5]));


--YD1_d_writedata[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6]
--register power-up is low

YD1_d_writedata[6] = DFFEAS(DE2_q_b[6], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC2L60 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[6]~31
XC2L60 = (!XC2_use_reg & ((YD1_d_writedata[6]))) # (XC2_use_reg & (XC2_data_reg[6]));


--YD1_d_writedata[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7]
--register power-up is low

YD1_d_writedata[7] = DFFEAS(DE2_q_b[7], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC2L61 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[7]~32
XC2L61 = (!XC2_use_reg & ((YD1_d_writedata[7]))) # (XC2_use_reg & (XC2_data_reg[7]));


--XC2L62 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[8]~33
XC2L62 = (!XC2_use_reg & ((YD1_d_writedata[8]))) # (XC2_use_reg & (XC2_data_reg[8]));


--XC2L63 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[9]~34
XC2L63 = (!XC2_use_reg & ((YD1_d_writedata[9]))) # (XC2_use_reg & (XC2_data_reg[9]));


--XC2L64 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[10]~35
XC2L64 = (!XC2_use_reg & ((YD1_d_writedata[10]))) # (XC2_use_reg & (XC2_data_reg[10]));


--XC2L65 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[11]~36
XC2L65 = (!XC2_use_reg & ((YD1_d_writedata[11]))) # (XC2_use_reg & (XC2_data_reg[11]));


--XC2L66 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[12]~37
XC2L66 = (!XC2_use_reg & ((YD1_d_writedata[12]))) # (XC2_use_reg & (XC2_data_reg[12]));


--XC2L67 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[13]~38
XC2L67 = (!XC2_use_reg & ((YD1_d_writedata[13]))) # (XC2_use_reg & (XC2_data_reg[13]));


--XC2L68 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[14]~39
XC2L68 = (!XC2_use_reg & (YD1_d_writedata[14])) # (XC2_use_reg & ((XC2_data_reg[14])));


--XC2L69 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[15]~40
XC2L69 = (!XC2_use_reg & (YD1_d_writedata[15])) # (XC2_use_reg & ((XC2_data_reg[15])));


--S1_device_for_transfer[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[1]
--register power-up is low

S1_device_for_transfer[1] = DFFEAS(S1L59, KF1_outclk_wire[0],  ,  , S1L57,  ,  ,  ,  );


--S1_device_for_transfer[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[0]
--register power-up is low

S1_device_for_transfer[0] = DFFEAS(S1L60, KF1_outclk_wire[0],  ,  , S1L57,  ,  ,  ,  );


--S1L3 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Equal5~0
S1L3 = (!S1_device_for_transfer[1] & !S1_device_for_transfer[0]);


--WB1L40 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[4]~1
WB1L40 = (!WB1_s_serial_protocol.STATE_1_INITIALIZE & ((WB1L9))) # (WB1_s_serial_protocol.STATE_1_INITIALIZE & (UB1_auto_init_complete));


--WB1L41 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[4]~2
WB1L41 = (!WB1_s_serial_protocol.STATE_1_INITIALIZE & ((WB1L9))) # (WB1_s_serial_protocol.STATE_1_INITIALIZE & (!UB1_auto_init_complete));


--WB1L68 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~3
WB1L68 = ( UB1_data_out[25] & ( ((!WB1L40 & ((WB1_shiftreg_data[24]))) # (WB1L40 & (!S1L3))) # (WB1L41) ) ) # ( !UB1_data_out[25] & ( (!WB1L40 & (((WB1_shiftreg_data[24] & !WB1L41)))) # (WB1L40 & ((!S1L3) # ((WB1L41)))) ) );


--WB1L127 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~3
WB1L127 = (!WB1L9 & (!WB1_s_serial_protocol.STATE_1_INITIALIZE & WB1_shiftreg_mask[24]));


--NC8_mem_used[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[4]
--register power-up is low

NC8_mem_used[4] = DFFEAS(NC8L71, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC8L59,  ,  ,  ,  );


--NC8L69 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~6
NC8L69 = ( NC8_mem_used[4] & ( ((AD1L19 & (PC1L3 & MC8L8))) # (NC8_mem_used[6]) ) ) # ( !NC8_mem_used[4] & ( (NC8_mem_used[6] & ((!AD1L19) # ((!PC1L3) # (!MC8L8)))) ) );


--W1L64 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector4~0
W1L64 = ( W1_i_refs[0] & ( (!W1_i_state.010 & (W1_i_state.000 & (W1_i_refs[2]))) # (W1_i_state.010 & ((!W1_i_refs[2] $ (!W1_i_refs[1])))) ) ) # ( !W1_i_refs[0] & ( (W1_i_refs[2] & ((W1_i_state.010) # (W1_i_state.000))) ) );


--W1L65 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector5~0
W1L65 = (!W1_i_state.010 & (W1_i_state.000 & (W1_i_refs[1]))) # (W1_i_state.010 & ((!W1_i_refs[1] $ (!W1_i_refs[0]))));


--W1L66 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector6~0
W1L66 = (!W1_i_state.010 & (W1_i_state.000 & W1_i_refs[0])) # (W1_i_state.010 & ((!W1_i_refs[0])));


--W1L239 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]~2
W1L239 = (!W1L238 & (((W1_i_count[0])))) # (W1L238 & ((!W1_i_state.011 & (W1_i_state.010)) # (W1_i_state.011 & ((!W1_i_count[0])))));


--BB1_altera_reset_synchronizer_int_chain[0] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]
--register power-up is low

BB1_altera_reset_synchronizer_int_chain[0] = DFFEAS(GF1_altera_reset_synchronizer_int_chain_out, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--SB3L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|_~0
SB3L1 = ( HB1L67 & ( (!R1L6) # (!HB1_read_left_channel $ (((!ZC1L13) # (!HB1L66)))) ) ) # ( !HB1L67 & ( (!R1L6) # (HB1_read_left_channel) ) );


--SB4L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|_~0
SB4L1 = ( HB1L69 & ( (!R1L6) # (!HB1L122 $ (((!ZC1L13) # (!HB1L66)))) ) ) # ( !HB1L69 & ( (!R1L6) # (HB1L122) ) );


--HB1L94 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~6
HB1L94 = ( HB1_data_out_shift_reg[11] & ( (!HB1_read_left_channel & ((!HB1L122) # ((QB4_q_b[12])))) # (HB1_read_left_channel & (((QB3_q_b[12])))) ) ) # ( !HB1_data_out_shift_reg[11] & ( (!HB1_read_left_channel & (HB1L122 & ((QB4_q_b[12])))) # (HB1_read_left_channel & (((QB3_q_b[12])))) ) );


--PC7_av_readdata_pre[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[3]
--register power-up is low

PC7_av_readdata_pre[3] = DFFEAS(AB1_readdata[3], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC9_out_payload[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[3]
--register power-up is low

NC9_out_payload[3] = DFFEAS(QD1_ram_block1a3, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC9_internal_out_ready,  ,  ,  ,  );


--GD1L27 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~15
GD1L27 = ( NC9_out_payload[3] & ( XC1_data_reg[3] & ( (MC8_rp_valid & ((!NC8_mem[0][52] & ((JD8L14))) # (NC8_mem[0][52] & ((!JD8L14) # (NC8_mem[0][88]))))) ) ) ) # ( !NC9_out_payload[3] & ( XC1_data_reg[3] & ( (MC8_rp_valid & (NC8_mem[0][52] & ((!JD8L14) # (NC8_mem[0][88])))) ) ) ) # ( NC9_out_payload[3] & ( !XC1_data_reg[3] & ( (MC8_rp_valid & (JD8L14 & ((!NC8_mem[0][52]) # (NC8_mem[0][88])))) ) ) );


--S1_readdata[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[3]
--register power-up is low

S1_readdata[3] = DFFEAS(S1L80, KF1_outclk_wire[0],  ,  , S1L72,  ,  ,  ,  );


--GD1L28 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~16
GD1L28 = ( GD1L66 & ( (!TC3L1) # ((!DF1_address_reg_a[0] & ((!DF1_ram_block1a3))) # (DF1_address_reg_a[0] & (!DF1_ram_block1a35))) ) );


--GD1L29 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~17
GD1L29 = ( GD1L27 & ( GD1L28 ) ) # ( !GD1L27 & ( GD1L28 & ( (!PC7_read_latency_shift_reg[0] & (TC2L1 & (PC5_av_readdata_pre[3]))) # (PC7_read_latency_shift_reg[0] & (((TC2L1 & PC5_av_readdata_pre[3])) # (PC7_av_readdata_pre[3]))) ) ) ) # ( GD1L27 & ( !GD1L28 ) ) # ( !GD1L27 & ( !GD1L28 ) );


--VC2L27 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~7
VC2L27 = ( MD2L1 & ( YD1_d_writedata[11] & ( (YC1L2 & (AD1L3 & (!AD1L16 & !AD1L17))) ) ) );


--VC2_src_data[33] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[33]
VC2_src_data[33] = ( SC1L21 & ( (!YD1_d_byteenable[1] & (((MD2_top_priority_reg[1] & VC2L20)))) # (YD1_d_byteenable[1] & ((!MD2_top_priority_reg[0]) # ((MD2_top_priority_reg[1])))) ) ) # ( !SC1L21 & ( (VC2L20 & ((!MD2_top_priority_reg[0]) # (MD2_top_priority_reg[1]))) ) );


--VC2L28 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~8
VC2L28 = ( MD2L1 & ( YD1_d_writedata[12] & ( (YC1L2 & (AD1L3 & (!AD1L16 & !AD1L17))) ) ) );


--VC2L29 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~9
VC2L29 = ( MD2L1 & ( YD1_d_writedata[13] & ( (YC1L2 & (AD1L3 & (!AD1L16 & !AD1L17))) ) ) );


--VC2L30 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~10
VC2L30 = ( MD2L1 & ( YD1_d_writedata[14] & ( (YC1L2 & (AD1L3 & (!AD1L16 & !AD1L17))) ) ) );


--VC2L31 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~11
VC2L31 = ( MD2L1 & ( YD1_d_writedata[15] & ( (YC1L2 & (AD1L3 & (!AD1L16 & !AD1L17))) ) ) );


--VC2L32 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~12
VC2L32 = ( MD2L1 & ( YD1_d_writedata[16] & ( (YC1L2 & (AD1L3 & (!AD1L16 & !AD1L17))) ) ) );


--VC2_src_data[34] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[34]
VC2_src_data[34] = ( SC1L21 & ( (!MD2_top_priority_reg[1] & (!MD2_top_priority_reg[0] & ((YD1_d_byteenable[2])))) # (MD2_top_priority_reg[1] & (((YD1_d_byteenable[2]) # (VC2L20)))) ) ) # ( !SC1L21 & ( (VC2L20 & ((!MD2_top_priority_reg[0]) # (MD2_top_priority_reg[1]))) ) );


--VC2L33 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~13
VC2L33 = ( MD2L1 & ( YD1_d_writedata[5] & ( (YC1L2 & (AD1L3 & (!AD1L16 & !AD1L17))) ) ) );


--YD1L930 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[1]~0
YD1L930 = (!YD1_d_read & ((!YD1_av_ld_align_cycle[1] $ (!YD1_av_ld_align_cycle[0])))) # (YD1_d_read & (GD1_WideOr1 & (!YD1_av_ld_align_cycle[1] $ (!YD1_av_ld_align_cycle[0]))));


--YD1L929 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[0]~1
YD1L929 = (!YD1_av_ld_align_cycle[0] & ((!YD1_d_read) # (GD1_WideOr1)));


--YD1L237 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~0
YD1L237 = !YD1_E_shift_rot_cnt[4] $ (!YD1L586);


--YD1L238 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~1
YD1L238 = !YD1_E_shift_rot_cnt[3] $ ((((YD1_E_shift_rot_cnt[0]) # (YD1_E_shift_rot_cnt[1])) # (YD1_E_shift_rot_cnt[2])));


--YD1L239 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~2
YD1L239 = !YD1_E_shift_rot_cnt[2] $ (((YD1_E_shift_rot_cnt[0]) # (YD1_E_shift_rot_cnt[1])));


--YD1L240 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~3
YD1L240 = !YD1_E_shift_rot_cnt[1] $ (YD1_E_shift_rot_cnt[0]);


--VC2L34 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~14
VC2L34 = ( MD2L1 & ( YD1_d_writedata[8] & ( (YC1L2 & (AD1L3 & (!AD1L16 & !AD1L17))) ) ) );


--YD1L700 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[2]~16
YD1L700 = (!YD1L723 & ((!YD1L724 & ((YD1L2))) # (YD1L724 & (YD1L102))));


--PC7_av_readdata_pre[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[4]
--register power-up is low

PC7_av_readdata_pre[4] = DFFEAS(AB1_readdata[4], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC9_out_payload[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[4]
--register power-up is low

NC9_out_payload[4] = DFFEAS(QD1_ram_block1a4, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC9_internal_out_ready,  ,  ,  ,  );


--GD1L30 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~18
GD1L30 = ( NC9_out_payload[4] & ( XC1_data_reg[4] & ( (MC8_rp_valid & ((!NC8_mem[0][52] & ((JD8L14))) # (NC8_mem[0][52] & ((!JD8L14) # (NC8_mem[0][88]))))) ) ) ) # ( !NC9_out_payload[4] & ( XC1_data_reg[4] & ( (MC8_rp_valid & (NC8_mem[0][52] & ((!JD8L14) # (NC8_mem[0][88])))) ) ) ) # ( NC9_out_payload[4] & ( !XC1_data_reg[4] & ( (MC8_rp_valid & (JD8L14 & ((!NC8_mem[0][52]) # (NC8_mem[0][88])))) ) ) );


--S1_readdata[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[4]
--register power-up is low

S1_readdata[4] = DFFEAS(S1L81, KF1_outclk_wire[0],  ,  , S1L72,  ,  ,  ,  );


--GD1L31 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~19
GD1L31 = ( GD1L70 & ( (!TC3L1) # ((!DF1_address_reg_a[0] & ((!DF1_ram_block1a4))) # (DF1_address_reg_a[0] & (!DF1_ram_block1a36))) ) );


--GD1L32 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~20
GD1L32 = ( GD1L30 & ( GD1L31 ) ) # ( !GD1L30 & ( GD1L31 & ( (!PC7_read_latency_shift_reg[0] & (TC2L1 & (PC5_av_readdata_pre[4]))) # (PC7_read_latency_shift_reg[0] & (((TC2L1 & PC5_av_readdata_pre[4])) # (PC7_av_readdata_pre[4]))) ) ) ) # ( GD1L30 & ( !GD1L31 ) ) # ( !GD1L30 & ( !GD1L31 ) );


--PC5_av_readdata_pre[31] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]
--register power-up is low

PC5_av_readdata_pre[31] = DFFEAS(BE1_readdata[31], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GD1L33 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~21
GD1L33 = (!DF1_address_reg_a[0] & ((DF1_ram_block1a31))) # (DF1_address_reg_a[0] & (DF1_ram_block1a63));


--YD1L671 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~38
YD1L671 = ( GD1L33 & ( (!YD1L1104 & (((TC2L2 & PC5_av_readdata_pre[31])) # (TC3L2))) ) ) # ( !GD1L33 & ( (TC2L2 & (!YD1L1104 & PC5_av_readdata_pre[31])) ) );


--VC2L35 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~15
VC2L35 = ( MD2L1 & ( YD1_d_writedata[10] & ( (YC1L2 & (AD1L3 & (!AD1L16 & !AD1L17))) ) ) );


--YD1L701 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[4]~17
YD1L701 = (!YD1L723 & ((!YD1L724 & ((YD1L6))) # (YD1L724 & (YD1L106))));


--NC9_out_payload[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[6]
--register power-up is low

NC9_out_payload[6] = DFFEAS(QD1_ram_block1a6, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC9_internal_out_ready,  ,  ,  ,  );


--GD1L34 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~22
GD1L34 = (!NC8_mem[0][52] & (JD8L14 & (NC9_out_payload[6]))) # (NC8_mem[0][52] & (((JD8L14 & NC9_out_payload[6])) # (XC1_data_reg[6])));


--PC4_av_readdata_pre[30] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]
--register power-up is low

PC4_av_readdata_pre[30] = DFFEAS(YD1_W_alu_result[2], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GD1L35 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~23
GD1L35 = (PC4_read_latency_shift_reg[0] & PC4_av_readdata_pre[30]);


--PC7_av_readdata_pre[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[6]
--register power-up is low

PC7_av_readdata_pre[6] = DFFEAS(AB1_readdata[6], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GD1L36 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~24
GD1L36 = (!GD1L35 & ((!PC7_read_latency_shift_reg[0]) # (!PC7_av_readdata_pre[6])));


--S1_readdata[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[6]
--register power-up is low

S1_readdata[6] = DFFEAS(S1L82, KF1_outclk_wire[0],  ,  , S1L72,  ,  ,  ,  );


--GD1L37 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~25
GD1L37 = ( GD1L71 & ( (!TC3L1) # ((!DF1_address_reg_a[0] & ((!DF1_ram_block1a6))) # (DF1_address_reg_a[0] & (!DF1_ram_block1a38))) ) );


--GD1L38 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~26
GD1L38 = ( GD1L36 & ( GD1L37 & ( (!XC1L36 & (TC2L1 & (PC5_av_readdata_pre[6]))) # (XC1L36 & (((TC2L1 & PC5_av_readdata_pre[6])) # (GD1L34))) ) ) ) # ( !GD1L36 & ( GD1L37 ) ) # ( GD1L36 & ( !GD1L37 ) ) # ( !GD1L36 & ( !GD1L37 ) );


--PC7_av_readdata_pre[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[5]
--register power-up is low

PC7_av_readdata_pre[5] = DFFEAS(AB1_readdata[5], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC9_out_payload[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[5]
--register power-up is low

NC9_out_payload[5] = DFFEAS(QD1_ram_block1a5, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC9_internal_out_ready,  ,  ,  ,  );


--GD1L39 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~27
GD1L39 = ( NC9_out_payload[5] & ( XC1_data_reg[5] & ( (MC8_rp_valid & ((!NC8_mem[0][52] & ((JD8L14))) # (NC8_mem[0][52] & ((!JD8L14) # (NC8_mem[0][88]))))) ) ) ) # ( !NC9_out_payload[5] & ( XC1_data_reg[5] & ( (MC8_rp_valid & (NC8_mem[0][52] & ((!JD8L14) # (NC8_mem[0][88])))) ) ) ) # ( NC9_out_payload[5] & ( !XC1_data_reg[5] & ( (MC8_rp_valid & (JD8L14 & ((!NC8_mem[0][52]) # (NC8_mem[0][88])))) ) ) );


--S1_readdata[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[5]
--register power-up is low

S1_readdata[5] = DFFEAS(S1L83, KF1_outclk_wire[0],  ,  , S1L72,  ,  ,  ,  );


--GD1L40 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~28
GD1L40 = ( GD1L72 & ( (!TC3L1) # ((!DF1_address_reg_a[0] & ((!DF1_ram_block1a5))) # (DF1_address_reg_a[0] & (!DF1_ram_block1a37))) ) );


--GD1L41 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~29
GD1L41 = ( GD1L39 & ( GD1L40 ) ) # ( !GD1L39 & ( GD1L40 & ( (!PC7_read_latency_shift_reg[0] & (TC2L1 & (PC5_av_readdata_pre[5]))) # (PC7_read_latency_shift_reg[0] & (((TC2L1 & PC5_av_readdata_pre[5])) # (PC7_av_readdata_pre[5]))) ) ) ) # ( GD1L39 & ( !GD1L40 ) ) # ( !GD1L39 & ( !GD1L40 ) );


--VC2L36 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~16
VC2L36 = ( MD2L1 & ( YD1_d_writedata[9] & ( (YC1L2 & (AD1L3 & (!AD1L16 & !AD1L17))) ) ) );


--YD1L722 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt~18
YD1L722 = ((!YD1L724 & ((YD1L10))) # (YD1L724 & (YD1L110))) # (YD1L723);


--YD1_d_writedata[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[24]
--register power-up is low

YD1_d_writedata[24] = DFFEAS(YD1L576, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC2L37 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~17
VC2L37 = ( MD2L1 & ( YD1_d_writedata[24] & ( (YC1L2 & (AD1L3 & (!AD1L16 & !AD1L17))) ) ) );


--VC2_src_data[35] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[35]
VC2_src_data[35] = ( SC1L21 & ( (!MD2_top_priority_reg[1] & (!MD2_top_priority_reg[0] & ((YD1_d_byteenable[3])))) # (MD2_top_priority_reg[1] & (((YD1_d_byteenable[3]) # (VC2L20)))) ) ) # ( !SC1L21 & ( (VC2L20 & ((!MD2_top_priority_reg[0]) # (MD2_top_priority_reg[1]))) ) );


--YD1L727 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|LessThan0~0
YD1L727 = (!YD1_av_ld_align_cycle[1] & (((YD1_W_alu_result[0] & !YD1_av_ld_align_cycle[0])) # (YD1_W_alu_result[1]))) # (YD1_av_ld_align_cycle[1] & (YD1_W_alu_result[0] & (!YD1_av_ld_align_cycle[0] & YD1_W_alu_result[1])));


--YD1_R_ctrl_ld_signed is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed
--register power-up is low

YD1_R_ctrl_ld_signed = DFFEAS(YD1L272, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L925 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_fill_bit~0
YD1L925 = (YD1_R_ctrl_ld_signed & ((!YD1L280 & (YD1_av_ld_byte0_data[7])) # (YD1L280 & ((YD1_av_ld_byte1_data[7])))));


--GD1L42 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~30
GD1L42 = (MC8_rp_valid & !JD8L14);


--YD1L1028 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~1
YD1L1028 = ( DF1_ram_block1a20 & ( YD1L1031 & ( (!YD1_av_ld_aligning_data & (TC3L1 & ((!DF1_address_reg_a[0]) # (DF1_ram_block1a52)))) ) ) ) # ( !DF1_ram_block1a20 & ( YD1L1031 & ( (!YD1_av_ld_aligning_data & (TC3L1 & (DF1_address_reg_a[0] & DF1_ram_block1a52))) ) ) ) # ( DF1_ram_block1a20 & ( !YD1L1031 & ( !YD1_av_ld_aligning_data ) ) ) # ( !DF1_ram_block1a20 & ( !YD1L1031 & ( !YD1_av_ld_aligning_data ) ) );


--YD1L1029 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~2
YD1L1029 = ( YD1_av_ld_byte3_data[4] & ( ((YD1_av_ld_aligning_data & ((YD1L925) # (YD1L727)))) # (YD1L1028) ) ) # ( !YD1_av_ld_byte3_data[4] & ( ((YD1_av_ld_aligning_data & (!YD1L727 & YD1L925))) # (YD1L1028) ) );


--VC2L38 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~18
VC2L38 = ( MD2L1 & ( YD1_d_writedata[21] & ( (YC1L2 & (AD1L3 & (!AD1L16 & !AD1L17))) ) ) );


--YD1_d_writedata[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[29]
--register power-up is low

YD1_d_writedata[29] = DFFEAS(YD1L581, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC2L39 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~19
VC2L39 = ( MD2L1 & ( YD1_d_writedata[29] & ( (YC1L2 & (AD1L3 & (!AD1L16 & !AD1L17))) ) ) );


--NC9_out_payload[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[9]
--register power-up is low

NC9_out_payload[9] = DFFEAS(QD1_ram_block1a9, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC9_internal_out_ready,  ,  ,  ,  );


--GD1L43 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~31
GD1L43 = ( GD1L35 & ( GD1L74 ) ) # ( !GD1L35 & ( GD1L74 ) ) # ( GD1L35 & ( !GD1L74 ) ) # ( !GD1L35 & ( !GD1L74 & ( (!NC9_out_payload[9] & (((TC3L1 & GD1L20)))) # (NC9_out_payload[9] & (((TC3L1 & GD1L20)) # (GD1L42))) ) ) );


--YD1L1032 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~3
YD1L1032 = ( DF1_ram_block1a21 & ( YD1L1035 & ( (!YD1_av_ld_aligning_data & (TC3L1 & ((!DF1_address_reg_a[0]) # (DF1_ram_block1a53)))) ) ) ) # ( !DF1_ram_block1a21 & ( YD1L1035 & ( (!YD1_av_ld_aligning_data & (TC3L1 & (DF1_address_reg_a[0] & DF1_ram_block1a53))) ) ) ) # ( DF1_ram_block1a21 & ( !YD1L1035 & ( !YD1_av_ld_aligning_data ) ) ) # ( !DF1_ram_block1a21 & ( !YD1L1035 & ( !YD1_av_ld_aligning_data ) ) );


--YD1L1033 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~4
YD1L1033 = ( YD1_av_ld_byte3_data[5] & ( ((YD1_av_ld_aligning_data & ((YD1L925) # (YD1L727)))) # (YD1L1032) ) ) # ( !YD1_av_ld_byte3_data[5] & ( ((YD1_av_ld_aligning_data & (!YD1L727 & YD1L925))) # (YD1L1032) ) );


--YD1_d_writedata[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[25]
--register power-up is low

YD1_d_writedata[25] = DFFEAS(YD1L577, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC2L40 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~20
VC2L40 = ( MD2L1 & ( YD1_d_writedata[25] & ( (YC1L2 & (AD1L3 & (!AD1L16 & !AD1L17))) ) ) );


--NC9_out_payload[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[2]
--register power-up is low

NC9_out_payload[2] = DFFEAS(QD1_ram_block1a2, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC9_internal_out_ready,  ,  ,  ,  );


--YD1L1020 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~5
YD1L1020 = ( DF1_ram_block1a18 & ( YD1L1023 & ( (!YD1_av_ld_aligning_data & (TC3L1 & ((!DF1_address_reg_a[0]) # (DF1_ram_block1a50)))) ) ) ) # ( !DF1_ram_block1a18 & ( YD1L1023 & ( (!YD1_av_ld_aligning_data & (TC3L1 & (DF1_address_reg_a[0] & DF1_ram_block1a50))) ) ) ) # ( DF1_ram_block1a18 & ( !YD1L1023 & ( !YD1_av_ld_aligning_data ) ) ) # ( !DF1_ram_block1a18 & ( !YD1L1023 & ( !YD1_av_ld_aligning_data ) ) );


--YD1L1021 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~6
YD1L1021 = ( YD1L1020 ) # ( !YD1L1020 & ( (YD1_av_ld_aligning_data & ((!YD1L727 & ((YD1L925))) # (YD1L727 & (YD1_av_ld_byte3_data[2])))) ) );


--VC2L41 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~21
VC2L41 = ( MD2L1 & ( YD1_d_writedata[22] & ( (YC1L2 & (AD1L3 & (!AD1L16 & !AD1L17))) ) ) );


--YD1L1024 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~7
YD1L1024 = ( DF1_ram_block1a19 & ( YD1L1027 & ( (!YD1_av_ld_aligning_data & (TC3L1 & ((!DF1_address_reg_a[0]) # (DF1_ram_block1a51)))) ) ) ) # ( !DF1_ram_block1a19 & ( YD1L1027 & ( (!YD1_av_ld_aligning_data & (TC3L1 & (DF1_address_reg_a[0] & DF1_ram_block1a51))) ) ) ) # ( DF1_ram_block1a19 & ( !YD1L1027 & ( !YD1_av_ld_aligning_data ) ) ) # ( !DF1_ram_block1a19 & ( !YD1L1027 & ( !YD1_av_ld_aligning_data ) ) );


--YD1L1025 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~8
YD1L1025 = ( YD1_av_ld_byte3_data[3] & ( ((YD1_av_ld_aligning_data & ((YD1L925) # (YD1L727)))) # (YD1L1024) ) ) # ( !YD1_av_ld_byte3_data[3] & ( ((YD1_av_ld_aligning_data & (!YD1L727 & YD1L925))) # (YD1L1024) ) );


--VC2L42 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~22
VC2L42 = ( MD2L1 & ( YD1_d_writedata[23] & ( (YC1L2 & (AD1L3 & (!AD1L16 & !AD1L17))) ) ) );


--YD1L1036 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~9
YD1L1036 = ( FF1L4 & ( YD1L1038 & ( (!YD1_av_ld_aligning_data & (((TC3L1)))) # (YD1_av_ld_aligning_data & (!YD1L727 & (YD1L925))) ) ) ) # ( !FF1L4 & ( YD1L1038 & ( (YD1_av_ld_aligning_data & (!YD1L727 & YD1L925)) ) ) ) # ( FF1L4 & ( !YD1L1038 & ( (!YD1_av_ld_aligning_data) # ((YD1L925) # (YD1L727)) ) ) ) # ( !FF1L4 & ( !YD1L1038 & ( (!YD1_av_ld_aligning_data) # ((YD1L925) # (YD1L727)) ) ) );


--YD1_d_writedata[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[26]
--register power-up is low

YD1_d_writedata[26] = DFFEAS(YD1L578, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC2L43 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~23
VC2L43 = ( MD2L1 & ( YD1_d_writedata[26] & ( (YC1L2 & (AD1L3 & (!AD1L16 & !AD1L17))) ) ) );


--NC9_out_payload[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[7]
--register power-up is low

NC9_out_payload[7] = DFFEAS(QD1_ram_block1a7, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC9_internal_out_ready,  ,  ,  ,  );


--YD1L1039 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~10
YD1L1039 = ( FF1L5 & ( YD1L1041 & ( (!YD1_av_ld_aligning_data & (((TC3L1)))) # (YD1_av_ld_aligning_data & (!YD1L727 & (YD1L925))) ) ) ) # ( !FF1L5 & ( YD1L1041 & ( (YD1_av_ld_aligning_data & (!YD1L727 & YD1L925)) ) ) ) # ( FF1L5 & ( !YD1L1041 & ( (!YD1_av_ld_aligning_data) # ((YD1L925) # (YD1L727)) ) ) ) # ( !FF1L5 & ( !YD1L1041 & ( (!YD1_av_ld_aligning_data) # ((YD1L925) # (YD1L727)) ) ) );


--YD1_d_writedata[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[27]
--register power-up is low

YD1_d_writedata[27] = DFFEAS(YD1L579, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC2L44 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~24
VC2L44 = ( MD2L1 & ( YD1_d_writedata[27] & ( (YC1L2 & (AD1L3 & (!AD1L16 & !AD1L17))) ) ) );


--YD1L504 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[28]~27
YD1L504 = (!YD1_R_ctrl_shift_rot_right & (YD1_E_shift_rot_result[27])) # (YD1_R_ctrl_shift_rot_right & ((YD1_E_shift_rot_result[29])));


--YD1L791 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[27]~29
YD1L791 = (!YD1L796 & (!YD1L797 & DE1_q_b[27]));


--YD1_d_writedata[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[30]
--register power-up is low

YD1_d_writedata[30] = DFFEAS(YD1L582, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC2L45 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~25
VC2L45 = ( MD2L1 & ( YD1_d_writedata[30] & ( (YC1L2 & (AD1L3 & (!AD1L16 & !AD1L17))) ) ) );


--NC9_out_payload[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[10]
--register power-up is low

NC9_out_payload[10] = DFFEAS(QD1_ram_block1a10, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC9_internal_out_ready,  ,  ,  ,  );


--GD1L44 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~32
GD1L44 = ( GD1L35 & ( GD1L75 ) ) # ( !GD1L35 & ( GD1L75 ) ) # ( GD1L35 & ( !GD1L75 ) ) # ( !GD1L35 & ( !GD1L75 & ( (!NC9_out_payload[10] & (((TC3L1 & GD1L21)))) # (NC9_out_payload[10] & (((TC3L1 & GD1L21)) # (GD1L42))) ) ) );


--NC9_out_payload[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[8]
--register power-up is low

NC9_out_payload[8] = DFFEAS(QD1_ram_block1a8, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC9_internal_out_ready,  ,  ,  ,  );


--GD1L45 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~33
GD1L45 = ( GD1L35 & ( GD1L76 ) ) # ( !GD1L35 & ( GD1L76 ) ) # ( GD1L35 & ( !GD1L76 ) ) # ( !GD1L35 & ( !GD1L76 & ( (!NC9_out_payload[8] & (((TC3L1 & GD1L18)))) # (NC9_out_payload[8] & (((TC3L1 & GD1L18)) # (GD1L42))) ) ) );


--YD1_d_writedata[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[28]
--register power-up is low

YD1_d_writedata[28] = DFFEAS(YD1L580, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC2L46 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~26
VC2L46 = ( MD2L1 & ( YD1_d_writedata[28] & ( (YC1L2 & (AD1L3 & (!AD1L16 & !AD1L17))) ) ) );


--VC2L47 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~27
VC2L47 = ( MD2L1 & ( YD1_d_writedata[17] & ( (YC1L2 & (AD1L3 & (!AD1L16 & !AD1L17))) ) ) );


--NC9_out_payload[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[13]
--register power-up is low

NC9_out_payload[13] = DFFEAS(QD1_ram_block1a13, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC9_internal_out_ready,  ,  ,  ,  );


--YD1L982 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~2
YD1L982 = ( XC1_data_reg[13] & ( (XC1L36 & (((JD8L14 & NC9_out_payload[13])) # (NC8_mem[0][52]))) ) ) # ( !XC1_data_reg[13] & ( (JD8L14 & (XC1L36 & NC9_out_payload[13])) ) );


--PC3_av_readdata_pre[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]
--register power-up is low

PC3_av_readdata_pre[13] = DFFEAS(PC3L15, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L983 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~3
YD1L983 = ( YD1L982 & ( YD1L985 & ( (!YD1_av_ld_aligning_data) # ((!YD1L727 & ((YD1L925))) # (YD1L727 & (YD1_av_ld_byte2_data[5]))) ) ) ) # ( !YD1L982 & ( YD1L985 & ( (!YD1_av_ld_aligning_data) # ((!YD1L727 & ((YD1L925))) # (YD1L727 & (YD1_av_ld_byte2_data[5]))) ) ) ) # ( YD1L982 & ( !YD1L985 & ( (!YD1_av_ld_aligning_data) # ((!YD1L727 & ((YD1L925))) # (YD1L727 & (YD1_av_ld_byte2_data[5]))) ) ) ) # ( !YD1L982 & ( !YD1L985 & ( (YD1_av_ld_aligning_data & ((!YD1L727 & ((YD1L925))) # (YD1L727 & (YD1_av_ld_byte2_data[5])))) ) ) );


--YD1L953 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0
YD1L953 = ((!YD1L279) # (YD1L938)) # (YD1_D_iw[4]);


--VC2L48 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~28
VC2L48 = ( MD2L1 & ( YD1_d_writedata[19] & ( (YC1L2 & (AD1L3 & (!AD1L16 & !AD1L17))) ) ) );


--VC2L49 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~29
VC2L49 = ( MD2L1 & ( YD1_d_writedata[18] & ( (YC1L2 & (AD1L3 & (!AD1L16 & !AD1L17))) ) ) );


--NC9_out_payload[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[14]
--register power-up is low

NC9_out_payload[14] = DFFEAS(QD1_ram_block1a14, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC9_internal_out_ready,  ,  ,  ,  );


--YD1L990 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~4
YD1L990 = ( XC1_data_reg[14] & ( (XC1L36 & (((JD8L14 & NC9_out_payload[14])) # (NC8_mem[0][52]))) ) ) # ( !XC1_data_reg[14] & ( (JD8L14 & (XC1L36 & NC9_out_payload[14])) ) );


--PC3_av_readdata_pre[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]
--register power-up is low

PC3_av_readdata_pre[14] = DFFEAS(U1_woverflow, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L991 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~5
YD1L991 = ( YD1L990 & ( YD1L993 & ( (!YD1_av_ld_aligning_data) # ((!YD1L727 & ((YD1L925))) # (YD1L727 & (YD1_av_ld_byte2_data[6]))) ) ) ) # ( !YD1L990 & ( YD1L993 & ( (!YD1_av_ld_aligning_data) # ((!YD1L727 & ((YD1L925))) # (YD1L727 & (YD1_av_ld_byte2_data[6]))) ) ) ) # ( YD1L990 & ( !YD1L993 & ( (!YD1_av_ld_aligning_data) # ((!YD1L727 & ((YD1L925))) # (YD1L727 & (YD1_av_ld_byte2_data[6]))) ) ) ) # ( !YD1L990 & ( !YD1L993 & ( (YD1_av_ld_aligning_data & ((!YD1L727 & ((YD1L925))) # (YD1L727 & (YD1_av_ld_byte2_data[6])))) ) ) );


--VC2L50 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~30
VC2L50 = ( MD2L1 & ( YD1_d_writedata[20] & ( (YC1L2 & (AD1L3 & (!AD1L16 & !AD1L17))) ) ) );


--NC9_out_payload[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[15]
--register power-up is low

NC9_out_payload[15] = DFFEAS(QD1_ram_block1a15, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC9_internal_out_ready,  ,  ,  ,  );


--PC3_av_readdata_pre[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]
--register power-up is low

PC3_av_readdata_pre[15] = DFFEAS(U1_rvalid, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L997 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~6
YD1L997 = ( YD1L999 & ( !YD1L1000 & ( (!TC3L1) # ((!DF1_address_reg_a[0] & ((!DF1_ram_block1a15))) # (DF1_address_reg_a[0] & (!DF1_ram_block1a47))) ) ) );


--YD1L998 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~7
YD1L998 = ( YD1L997 & ( (YD1_av_ld_aligning_data & ((!YD1L727 & ((YD1L925))) # (YD1L727 & (YD1_av_ld_byte2_data[7])))) ) ) # ( !YD1L997 & ( (!YD1_av_ld_aligning_data) # ((!YD1L727 & ((YD1L925))) # (YD1L727 & (YD1_av_ld_byte2_data[7]))) ) );


--NC9_out_payload[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[1]
--register power-up is low

NC9_out_payload[1] = DFFEAS(QD1_ram_block1a1, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC9_internal_out_ready,  ,  ,  ,  );


--YD1L1016 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~11
YD1L1016 = ( YD1L1018 & ( YD1L1019 & ( (!TC3L1) # ((!DF1_address_reg_a[0] & ((!DF1_ram_block1a17))) # (DF1_address_reg_a[0] & (!DF1_ram_block1a49))) ) ) );


--YD1L1017 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~12
YD1L1017 = ( YD1L1016 & ( (YD1_av_ld_aligning_data & ((!YD1L727 & ((YD1L925))) # (YD1L727 & (YD1_av_ld_byte3_data[1])))) ) ) # ( !YD1L1016 & ( (!YD1_av_ld_aligning_data) # ((!YD1L727 & ((YD1L925))) # (YD1L727 & (YD1_av_ld_byte3_data[1]))) ) );


--VC2L51 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~31
VC2L51 = ( MD2L1 & ( YD1_d_writedata[7] & ( (YC1L2 & (AD1L3 & (!AD1L16 & !AD1L17))) ) ) );


--VC2L52 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~32
VC2L52 = ( MD2L1 & ( YD1_d_writedata[6] & ( (YC1L2 & (AD1L3 & (!AD1L16 & !AD1L17))) ) ) );


--YD1L1010 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~13
YD1L1010 = ( S1_readdata[16] & ( (!PC2_read_latency_shift_reg[0] & (!GD1L35 & ((!PC1_read_latency_shift_reg[0]) # (!R1_readdata[16])))) ) ) # ( !S1_readdata[16] & ( (!GD1L35 & ((!PC1_read_latency_shift_reg[0]) # (!R1_readdata[16]))) ) );


--YD1L1011 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~14
YD1L1011 = ( DF1_ram_block1a16 & ( YD1L1014 & ( (!YD1_av_ld_aligning_data & (TC3L1 & ((!DF1_address_reg_a[0]) # (DF1_ram_block1a48)))) ) ) ) # ( !DF1_ram_block1a16 & ( YD1L1014 & ( (!YD1_av_ld_aligning_data & (TC3L1 & (DF1_address_reg_a[0] & DF1_ram_block1a48))) ) ) ) # ( DF1_ram_block1a16 & ( !YD1L1014 & ( !YD1_av_ld_aligning_data ) ) ) # ( !DF1_ram_block1a16 & ( !YD1L1014 & ( !YD1_av_ld_aligning_data ) ) );


--YD1L1012 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~15
YD1L1012 = ( YD1L1011 ) # ( !YD1L1011 & ( (YD1_av_ld_aligning_data & ((!YD1L727 & ((YD1L925))) # (YD1L727 & (YD1_av_ld_byte3_data[0])))) ) );


--YD1L702 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[5]~19
YD1L702 = (!YD1L723 & ((!YD1L724 & ((YD1L70))) # (YD1L724 & (YD1L170))));


--PC7_av_readdata_pre[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[7]
--register power-up is low

PC7_av_readdata_pre[7] = DFFEAS(AB1_readdata[7], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GD1L46 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~34
GD1L46 = ( NC9_out_payload[7] & ( XC1_data_reg[7] & ( (MC8_rp_valid & ((!NC8_mem[0][52] & ((JD8L14))) # (NC8_mem[0][52] & ((!JD8L14) # (NC8_mem[0][88]))))) ) ) ) # ( !NC9_out_payload[7] & ( XC1_data_reg[7] & ( (MC8_rp_valid & (NC8_mem[0][52] & ((!JD8L14) # (NC8_mem[0][88])))) ) ) ) # ( NC9_out_payload[7] & ( !XC1_data_reg[7] & ( (MC8_rp_valid & (JD8L14 & ((!NC8_mem[0][52]) # (NC8_mem[0][88])))) ) ) );


--S1_readdata[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[7]
--register power-up is low

S1_readdata[7] = DFFEAS(S1L86, KF1_outclk_wire[0],  ,  , S1L72,  ,  ,  ,  );


--GD1L47 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~35
GD1L47 = ( GD1L73 & ( (!TC3L1) # ((!DF1_address_reg_a[0] & ((!DF1_ram_block1a7))) # (DF1_address_reg_a[0] & (!DF1_ram_block1a39))) ) );


--GD1L48 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~36
GD1L48 = ( GD1L46 & ( GD1L47 ) ) # ( !GD1L46 & ( GD1L47 & ( (!PC7_read_latency_shift_reg[0] & (TC2L1 & (PC5_av_readdata_pre[7]))) # (PC7_read_latency_shift_reg[0] & (((TC2L1 & PC5_av_readdata_pre[7])) # (PC7_av_readdata_pre[7]))) ) ) ) # ( GD1L46 & ( !GD1L47 ) ) # ( !GD1L46 & ( !GD1L47 ) );


--YD1L703 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[6]~20
YD1L703 = (!YD1L723 & ((!YD1L724 & ((YD1L74))) # (YD1L724 & (YD1L174))));


--GD1L49 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~37
GD1L49 = ( XC1_data_reg[8] & ( (XC1L36 & (((JD8L14 & NC9_out_payload[8])) # (NC8_mem[0][52]))) ) ) # ( !XC1_data_reg[8] & ( (JD8L14 & (XC1L36 & NC9_out_payload[8])) ) );


--PC3_av_readdata_pre[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]
--register power-up is low

PC3_av_readdata_pre[8] = DFFEAS(U1L66, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GD1L50 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~38
GD1L50 = ( DF1_ram_block1a8 & ( GD1L68 & ( (!GD1L35 & ((!TC3L1) # ((DF1_address_reg_a[0] & !DF1_ram_block1a40)))) ) ) ) # ( !DF1_ram_block1a8 & ( GD1L68 & ( (!GD1L35 & ((!TC3L1) # ((!DF1_address_reg_a[0]) # (!DF1_ram_block1a40)))) ) ) );


--YD1L954 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~8
YD1L954 = ( GD1L50 & ( YD1L925 & ( (!YD1_av_ld_aligning_data & (((GD1L49)))) # (YD1_av_ld_aligning_data & ((!YD1L727) # ((YD1_av_ld_byte2_data[0])))) ) ) ) # ( !GD1L50 & ( YD1L925 & ( (!YD1_av_ld_aligning_data) # ((!YD1L727) # (YD1_av_ld_byte2_data[0])) ) ) ) # ( GD1L50 & ( !YD1L925 & ( (!YD1_av_ld_aligning_data & (((GD1L49)))) # (YD1_av_ld_aligning_data & (YD1L727 & (YD1_av_ld_byte2_data[0]))) ) ) ) # ( !GD1L50 & ( !YD1L925 & ( (!YD1_av_ld_aligning_data) # ((YD1L727 & YD1_av_ld_byte2_data[0])) ) ) );


--YD1L704 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[7]~21
YD1L704 = (!YD1L723 & ((!YD1L724 & ((YD1L78))) # (YD1L724 & (YD1L178))));


--YD1L955 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~9
YD1L955 = ( XC1_data_reg[9] & ( (XC1L36 & (((JD8L14 & NC9_out_payload[9])) # (NC8_mem[0][52]))) ) ) # ( !XC1_data_reg[9] & ( (JD8L14 & (XC1L36 & NC9_out_payload[9])) ) );


--PC3_av_readdata_pre[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]
--register power-up is low

PC3_av_readdata_pre[9] = DFFEAS(U1_av_readdata[9], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L956 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~10
YD1L956 = ( YD1L955 & ( YD1L958 & ( (!YD1_av_ld_aligning_data) # ((!YD1L727 & ((YD1L925))) # (YD1L727 & (YD1_av_ld_byte2_data[1]))) ) ) ) # ( !YD1L955 & ( YD1L958 & ( (!YD1_av_ld_aligning_data) # ((!YD1L727 & ((YD1L925))) # (YD1L727 & (YD1_av_ld_byte2_data[1]))) ) ) ) # ( YD1L955 & ( !YD1L958 & ( (!YD1_av_ld_aligning_data) # ((!YD1L727 & ((YD1L925))) # (YD1L727 & (YD1_av_ld_byte2_data[1]))) ) ) ) # ( !YD1L955 & ( !YD1L958 & ( (YD1_av_ld_aligning_data & ((!YD1L727 & ((YD1L925))) # (YD1L727 & (YD1_av_ld_byte2_data[1])))) ) ) );


--YD1L705 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[8]~22
YD1L705 = (!YD1L723 & ((!YD1L724 & ((YD1L82))) # (YD1L724 & (YD1L182))));


--YD1L962 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~11
YD1L962 = ( XC1_data_reg[10] & ( (XC1L36 & (((JD8L14 & NC9_out_payload[10])) # (NC8_mem[0][52]))) ) ) # ( !XC1_data_reg[10] & ( (JD8L14 & (XC1L36 & NC9_out_payload[10])) ) );


--PC3_av_readdata_pre[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]
--register power-up is low

PC3_av_readdata_pre[10] = DFFEAS(U1_ac, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L963 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~12
YD1L963 = ( YD1L962 & ( YD1L965 & ( (!YD1_av_ld_aligning_data) # ((!YD1L727 & ((YD1L925))) # (YD1L727 & (YD1_av_ld_byte2_data[2]))) ) ) ) # ( !YD1L962 & ( YD1L965 & ( (!YD1_av_ld_aligning_data) # ((!YD1L727 & ((YD1L925))) # (YD1L727 & (YD1_av_ld_byte2_data[2]))) ) ) ) # ( YD1L962 & ( !YD1L965 & ( (!YD1_av_ld_aligning_data) # ((!YD1L727 & ((YD1L925))) # (YD1L727 & (YD1_av_ld_byte2_data[2]))) ) ) ) # ( !YD1L962 & ( !YD1L965 & ( (YD1_av_ld_aligning_data & ((!YD1L727 & ((YD1L925))) # (YD1L727 & (YD1_av_ld_byte2_data[2])))) ) ) );


--NC9_out_payload[11] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[11]
--register power-up is low

NC9_out_payload[11] = DFFEAS(QD1_ram_block1a11, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC9_internal_out_ready,  ,  ,  ,  );


--YD1L970 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~13
YD1L970 = ( !YD1L973 & ( !YD1L974 & ( (!TC3L1) # ((!DF1_address_reg_a[0] & ((!DF1_ram_block1a11))) # (DF1_address_reg_a[0] & (!DF1_ram_block1a43))) ) ) );


--YD1L971 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~14
YD1L971 = ( YD1L970 & ( (YD1_av_ld_aligning_data & ((!YD1L727 & ((YD1L925))) # (YD1L727 & (YD1_av_ld_byte2_data[3])))) ) ) # ( !YD1L970 & ( (!YD1_av_ld_aligning_data) # ((!YD1L727 & ((YD1L925))) # (YD1L727 & (YD1_av_ld_byte2_data[3]))) ) );


--NC9_out_payload[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[12]
--register power-up is low

NC9_out_payload[12] = DFFEAS(QD1_ram_block1a12, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC9_internal_out_ready,  ,  ,  ,  );


--YD1L975 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~15
YD1L975 = ( XC1_data_reg[12] & ( (XC1L36 & (((JD8L14 & NC9_out_payload[12])) # (NC8_mem[0][52]))) ) ) # ( !XC1_data_reg[12] & ( (JD8L14 & (XC1L36 & NC9_out_payload[12])) ) );


--PC3_av_readdata_pre[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]
--register power-up is low

PC3_av_readdata_pre[12] = DFFEAS(HC2_b_non_empty, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L976 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~16
YD1L976 = ( YD1L975 & ( YD1L978 & ( (!YD1_av_ld_aligning_data) # ((!YD1L727 & ((YD1L925))) # (YD1L727 & (YD1_av_ld_byte2_data[4]))) ) ) ) # ( !YD1L975 & ( YD1L978 & ( (!YD1_av_ld_aligning_data) # ((!YD1L727 & ((YD1L925))) # (YD1L727 & (YD1_av_ld_byte2_data[4]))) ) ) ) # ( YD1L975 & ( !YD1L978 & ( (!YD1_av_ld_aligning_data) # ((!YD1L727 & ((YD1L925))) # (YD1L727 & (YD1_av_ld_byte2_data[4]))) ) ) ) # ( !YD1L975 & ( !YD1L978 & ( (YD1_av_ld_aligning_data & ((!YD1L727 & ((YD1L925))) # (YD1L727 & (YD1_av_ld_byte2_data[4])))) ) ) );


--S1L112 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~18
S1L112 = (!S1_internal_reset & (WB1_transfer_complete & S1_s_serial_transfer.STATE_2_WRITE_TRANSFER));


--YD1L575 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0
YD1L575 = ((!YD1L277 & !YD1L279)) # (YD1_D_iw[4]);


--YD1L811 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[13]~12
YD1L811 = ( DE2_q_b[29] & ( (!YD1_R_ctrl_hi_imm16 & ((!YD1_R_src2_use_imm) # ((YD1_D_iw[21])))) # (YD1_R_ctrl_hi_imm16 & (((YD1_D_iw[19])))) ) ) # ( !DE2_q_b[29] & ( (!YD1_R_ctrl_hi_imm16 & (YD1_R_src2_use_imm & ((YD1_D_iw[21])))) # (YD1_R_ctrl_hi_imm16 & (((YD1_D_iw[19])))) ) );


--YD1L793 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[29]~30
YD1L793 = (!YD1L796 & (!YD1L797 & DE1_q_b[29]));


--YD1L810 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[12]~13
YD1L810 = ( DE2_q_b[28] & ( (!YD1_R_ctrl_hi_imm16 & ((!YD1_R_src2_use_imm) # ((YD1_D_iw[21])))) # (YD1_R_ctrl_hi_imm16 & (((YD1_D_iw[18])))) ) ) # ( !DE2_q_b[28] & ( (!YD1_R_ctrl_hi_imm16 & (YD1_R_src2_use_imm & ((YD1_D_iw[21])))) # (YD1_R_ctrl_hi_imm16 & (((YD1_D_iw[18])))) ) );


--YD1L792 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[28]~31
YD1L792 = (!YD1L796 & (!YD1L797 & DE1_q_b[28]));


--YD1L809 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[11]~14
YD1L809 = ( DE2_q_b[27] & ( (!YD1_R_ctrl_hi_imm16 & ((!YD1_R_src2_use_imm) # ((YD1_D_iw[21])))) # (YD1_R_ctrl_hi_imm16 & (((YD1_D_iw[17])))) ) ) # ( !DE2_q_b[27] & ( (!YD1_R_ctrl_hi_imm16 & (YD1_R_src2_use_imm & ((YD1_D_iw[21])))) # (YD1_R_ctrl_hi_imm16 & (((YD1_D_iw[17])))) ) );


--YD1L813 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[15]~15
YD1L813 = ( DE2_q_b[31] & ( (!YD1L814 & (((!YD1_R_src2_use_imm & !YD1_R_ctrl_hi_imm16)) # (YD1_D_iw[21]))) ) ) # ( !DE2_q_b[31] & ( (YD1_D_iw[21] & (!YD1L814 & ((YD1_R_ctrl_hi_imm16) # (YD1_R_src2_use_imm)))) ) );


--YD1L795 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[31]~32
YD1L795 = (!YD1L796 & (!YD1L797 & DE1_q_b[31]));


--YD1L812 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[14]~16
YD1L812 = ( DE2_q_b[30] & ( (!YD1_R_ctrl_hi_imm16 & ((!YD1_R_src2_use_imm) # ((YD1_D_iw[21])))) # (YD1_R_ctrl_hi_imm16 & (((YD1_D_iw[20])))) ) ) # ( !DE2_q_b[30] & ( (!YD1_R_ctrl_hi_imm16 & (YD1_R_src2_use_imm & ((YD1_D_iw[21])))) # (YD1_R_ctrl_hi_imm16 & (((YD1_D_iw[20])))) ) );


--YD1L794 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[30]~33
YD1L794 = (!YD1L796 & (!YD1L797 & DE1_q_b[30]));


--UE1_sr[34] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34]
--register power-up is low

UE1_sr[34] = DFFEAS(UE1L64, A1L184,  ,  , UE1L28,  ,  ,  ,  );


--W1_za_valid is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_valid
--register power-up is low

W1_za_valid = DFFEAS(W1_rd_valid[2], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC9_full is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|full
--register power-up is low

NC9_full = DFFEAS(NC9L15, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC9_write is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|write
NC9_write = (W1_za_valid & !NC9_full);


--NC9L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|next_empty~0
NC9L13 = ( NC9_write & ( (!NC9_internal_out_valid) # ((!NC9_internal_out_ready) # (NC9_empty)) ) ) # ( !NC9_write & ( (NC9_empty & !NC9L8) ) );


--NC9L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0
NC9L10 = !NC9_rd_ptr[0] $ (((!NC9_internal_out_valid) # (!NC9_internal_out_ready)));


--NC9L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|Add0~0
NC9L1 = !NC9_wr_ptr[1] $ (!NC9_wr_ptr[0]);


--NC9L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1
NC9L11 = !NC9_rd_ptr[1] $ (((!NC9_internal_out_valid) # ((!NC9_internal_out_ready) # (!NC9_rd_ptr[0]))));


--NC9L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|Add0~1
NC9L2 = !NC9_wr_ptr[2] $ (((!NC9_wr_ptr[1]) # (!NC9_wr_ptr[0])));


--NC9L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2
NC9L12 = ( NC9_rd_ptr[2] & ( (!NC9_internal_out_valid) # ((!NC9_internal_out_ready) # ((!NC9_rd_ptr[1]) # (!NC9_rd_ptr[0]))) ) ) # ( !NC9_rd_ptr[2] & ( (NC9_internal_out_valid & (NC9_internal_out_ready & (NC9_rd_ptr[1] & NC9_rd_ptr[0]))) ) );


--NC8_mem_used[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[3]
--register power-up is low

NC8_mem_used[3] = DFFEAS(NC8L72, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC8L59,  ,  ,  ,  );


--NC8L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always2~0
NC8L3 = (!NC8_mem_used[2]) # (MC8L2);


--NC8L70 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~7
NC8L70 = ( NC8_mem_used[3] & ( (!AD1L19) # ((!PC1L3) # ((!MC8L8) # (NC8_mem_used[1]))) ) ) # ( !NC8_mem_used[3] & ( (AD1L19 & (PC1L3 & (MC8L8 & NC8_mem_used[1]))) ) );


--NC8_mem[3][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][52]
--register power-up is low

NC8_mem[3][52] = DFFEAS(NC8L29, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC8L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][52]~2
NC8L23 = (!NC8L3 & (NC8_mem[2][52])) # (NC8L3 & (((!NC8_mem_used[3]) # (NC8_mem[3][52]))));


--XC1L20 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~0
XC1L20 = ((JD8L14 & NC9_out_payload[0])) # (XC1_data_reg[0]);


--XC1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|always10~1
XC1L2 = (!JD8L14) # (!XC1L1);


--AB1_readdata[0] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[0]
--register power-up is low

AB1_readdata[0] = DFFEAS(AB1_read_mux_out[0], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EB1_readdata[0] is nios_system:NiosII|nios_system_timer_0:timer_0|readdata[0]
--register power-up is low

EB1_readdata[0] = DFFEAS(EB1L72, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Z1_readdata[0] is nios_system:NiosII|nios_system_pin:pin|readdata[0]
Z1_readdata[0] = (R1L1 & Z1_data_out);


--U1_read_0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|read_0
--register power-up is low

U1_read_0 = DFFEAS(U1L73, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--R1_read_interrupt_en is nios_system:NiosII|nios_system_audio_0:audio_0|read_interrupt_en
--register power-up is low

R1_read_interrupt_en = DFFEAS(R1L15, KF1_outclk_wire[0],  ,  , R1L14,  ,  ,  ,  );


--R1L54 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~0
R1L54 = ( GB1_right_audio_fifo_read_space[0] & ( R1_read_interrupt_en & ( (!YD1_W_alu_result[3]) # ((!YD1_W_alu_result[2] & ((QB1_q_b[0]))) # (YD1_W_alu_result[2] & (QB2_q_b[0]))) ) ) ) # ( !GB1_right_audio_fifo_read_space[0] & ( R1_read_interrupt_en & ( (!YD1_W_alu_result[2] & ((!YD1_W_alu_result[3]) # ((QB1_q_b[0])))) # (YD1_W_alu_result[2] & (YD1_W_alu_result[3] & (QB2_q_b[0]))) ) ) ) # ( GB1_right_audio_fifo_read_space[0] & ( !R1_read_interrupt_en & ( (!YD1_W_alu_result[2] & (YD1_W_alu_result[3] & ((QB1_q_b[0])))) # (YD1_W_alu_result[2] & ((!YD1_W_alu_result[3]) # ((QB2_q_b[0])))) ) ) ) # ( !GB1_right_audio_fifo_read_space[0] & ( !R1_read_interrupt_en & ( (YD1_W_alu_result[3] & ((!YD1_W_alu_result[2] & ((QB1_q_b[0]))) # (YD1_W_alu_result[2] & (QB2_q_b[0])))) ) ) );


--R1L21 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[1]~1
R1L21 = ( YC1L1 & ( NC1_mem_used[1] & ( BB1_r_sync_rst ) ) ) # ( !YC1L1 & ( NC1_mem_used[1] & ( BB1_r_sync_rst ) ) ) # ( YC1L1 & ( !NC1_mem_used[1] & ( ((YD1_W_alu_result[4] & (AD1L10 & AC1_rst1))) # (BB1_r_sync_rst) ) ) ) # ( !YC1L1 & ( !NC1_mem_used[1] & ( BB1_r_sync_rst ) ) );


--S1_ack is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|ack
S1_ack = (!WB1_shiftreg_data[18] & (!WB1_shiftreg_data[0] & !WB1_shiftreg_data[9]));


--S1L78 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~0
S1L78 = ( WB1_shiftreg_data[1] & ( (!YD1_W_alu_result[2] & ((!YD1_W_alu_result[3]) # ((S1_address_reg[0])))) # (YD1_W_alu_result[2] & (((!S1_ack)) # (YD1_W_alu_result[3]))) ) ) # ( !WB1_shiftreg_data[1] & ( (!YD1_W_alu_result[2] & (YD1_W_alu_result[3] & ((S1_address_reg[0])))) # (YD1_W_alu_result[2] & (!YD1_W_alu_result[3] & (!S1_ack))) ) );


--S1L79 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~1
S1L79 = ( S1_readdata[0] & ( S1L78 & ( (!R1L1) # ((!AD1L11) # ((!ZC1L12) # (!S1L28))) ) ) ) # ( !S1_readdata[0] & ( S1L78 & ( (!R1L1 & (AD1L11 & (ZC1L12 & S1L28))) ) ) ) # ( S1_readdata[0] & ( !S1L78 & ( (!AD1L11) # ((!ZC1L12) # (!S1L28)) ) ) );


--YD1L353 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[1]~27
YD1L353 = ( YD1L399 & ( (!YD1_R_ctrl_shift_rot & (((YD1_R_ctrl_logic)) # (YD1L198))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[1])))) ) ) # ( !YD1L399 & ( (!YD1_R_ctrl_shift_rot & (YD1L198 & (!YD1_R_ctrl_logic))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[1])))) ) );


--YD1L872 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg_inst_nxt~0
YD1L872 = (!YD1L631 & (((YD1_W_estatus_reg)))) # (YD1L631 & ((!YD1_R_ctrl_wrctl_inst & ((YD1_W_estatus_reg))) # (YD1_R_ctrl_wrctl_inst & (YD1_E_src1[0]))));


--YD1L876 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg_nxt~0
YD1L876 = (YD1_E_valid_from_R & (YD1_D_iw[6] & (YD1L632 & YD1_R_ctrl_wrctl_inst)));


--YD1_R_ctrl_shift_logical is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical
--register power-up is low

YD1_R_ctrl_shift_logical = DFFEAS(YD1L286, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_R_ctrl_rot_right is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right
--register power-up is low

YD1_R_ctrl_rot_right = DFFEAS(YD1_R_ctrl_rot_right_nxt, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L442 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_fill_bit~0
YD1L442 = (!YD1_R_ctrl_shift_logical & ((!YD1_R_ctrl_rot_right & ((YD1_E_shift_rot_result[31]))) # (YD1_R_ctrl_rot_right & (YD1_E_shift_rot_result[0]))));


--YD1L476 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[0]~28
YD1L476 = (!YD1_R_ctrl_shift_rot_right & ((YD1L442))) # (YD1_R_ctrl_shift_rot_right & (YD1_E_shift_rot_result[1]));


--FE1_oci_ienable[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]
--register power-up is low

FE1_oci_ienable[31] = DFFEAS(VCC, KF1_outclk_wire[0], !BB1_r_sync_rst,  , FE1L13,  ,  ,  ,  );


--FE1L10 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0
FE1L10 = (BE1_address[0] & (FE1L3 & FE1_oci_ienable[31]));


--YD1L621 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~16
YD1L621 = ( !YD1_D_iw[15] & ( YD1_D_iw[16] & ( (!YD1_D_iw[11] & (YD1_D_iw[12] & (YD1_D_iw[13] & YD1_D_iw[14]))) ) ) );


--YD1_D_op_wrctl is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_wrctl
YD1_D_op_wrctl = (YD1L590 & YD1L621);


--BE1_writedata[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1]
--register power-up is low

BE1_writedata[1] = DFFEAS(VC1L19, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--FE1L13 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0
FE1L13 = ( FE1L2 & ( BE1_debugaccess & ( (BE1_write & (BE1_address[0] & (!BE1_address[3] & FE1L1))) ) ) );


--HC1_b_full is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full
--register power-up is low

HC1_b_full = DFFEAS(HC1L4, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LC1_counter_reg_bit[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]
--register power-up is low

LC1_counter_reg_bit[3] = DFFEAS(LC1_counter_comb_bita3, KF1_outclk_wire[0], !BB1_r_sync_rst,  , HC1L1,  ,  ,  ,  );


--LC1_counter_reg_bit[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]
--register power-up is low

LC1_counter_reg_bit[0] = DFFEAS(LC1_counter_comb_bita0, KF1_outclk_wire[0], !BB1_r_sync_rst,  , HC1L1,  ,  ,  ,  );


--LC1_counter_reg_bit[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]
--register power-up is low

LC1_counter_reg_bit[2] = DFFEAS(LC1_counter_comb_bita2, KF1_outclk_wire[0], !BB1_r_sync_rst,  , HC1L1,  ,  ,  ,  );


--LC1_counter_reg_bit[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
--register power-up is low

LC1_counter_reg_bit[1] = DFFEAS(LC1_counter_comb_bita1, KF1_outclk_wire[0], !BB1_r_sync_rst,  , HC1L1,  ,  ,  ,  );


--U1L57 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~0
U1L57 = (LC1_counter_reg_bit[3] & (((LC1_counter_reg_bit[1]) # (LC1_counter_reg_bit[2])) # (LC1_counter_reg_bit[0])));


--LC1_counter_reg_bit[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]
--register power-up is low

LC1_counter_reg_bit[5] = DFFEAS(LC1_counter_comb_bita5, KF1_outclk_wire[0], !BB1_r_sync_rst,  , HC1L1,  ,  ,  ,  );


--LC1_counter_reg_bit[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
--register power-up is low

LC1_counter_reg_bit[4] = DFFEAS(LC1_counter_comb_bita4, KF1_outclk_wire[0], !BB1_r_sync_rst,  , HC1L1,  ,  ,  ,  );


--U1L58 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~1
U1L58 = (!HC1_b_full & (!U1L57 & (!LC1_counter_reg_bit[5] & !LC1_counter_reg_bit[4])));


--U1L71 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~0
U1L71 = (YD1_W_alu_result[3] & (AD1L13 & (!NC3_mem_used[1] & !U1_av_waitrequest)));


--U1L77 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~0
U1L77 = (YD1_W_alu_result[2] & (ZC1L13 & (YC1L2 & U1L71)));


--HC2_b_non_empty is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
--register power-up is low

HC2_b_non_empty = DFFEAS(HC2L8, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC1L52Q is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0
--register power-up is low

AC1L52Q = AMPP_FUNCTION(KF1_outclk_wire[0], AC1L51, !BB1_r_sync_rst);


--U1L80 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|pause_irq~0
U1L80 = (!U1_pause_irq & (((HC2_b_non_empty & AC1L52Q)))) # (U1_pause_irq & ((!U1_read_0) # ((HC2_b_non_empty & AC1L52Q))));


--LC2_counter_reg_bit[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]
--register power-up is low

LC2_counter_reg_bit[0] = DFFEAS(LC2_counter_comb_bita0, KF1_outclk_wire[0], !BB1_r_sync_rst,  , HC2L3,  ,  ,  ,  );


--U1L59 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~0
U1L59 = (U1L18 & (((U1L26) # (U1L22)) # (LC2_counter_reg_bit[0])));


--U1L60 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~1
U1L60 = ( !U1L59 & ( (!U1L2 & (!U1L6 & (!U1L10 & !U1L14))) ) );


--EB1L71 is nios_system:NiosII|nios_system_timer_0:timer_0|period_l_wr_strobe~0
EB1L71 = ( !NC10_mem_used[1] & ( !PC9_wait_latency_counter[1] & ( (AC1_rst1 & (ZC1L13 & (AD1L8 & !PC9_wait_latency_counter[0]))) ) ) );


--EB1_delayed_unxcounter_is_zeroxx0 is nios_system:NiosII|nios_system_timer_0:timer_0|delayed_unxcounter_is_zeroxx0
--register power-up is low

EB1_delayed_unxcounter_is_zeroxx0 = DFFEAS(EB1L43, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EB1_internal_counter[5] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[5]
--register power-up is low

EB1_internal_counter[5] = DFFEAS(EB1L61, KF1_outclk_wire[0], !BB1_r_sync_rst,  , EB1L44,  ,  ,  ,  );


--EB1_internal_counter[4] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[4]
--register power-up is low

EB1_internal_counter[4] = DFFEAS(EB1L62, KF1_outclk_wire[0], !BB1_r_sync_rst,  , EB1L44,  ,  ,  ,  );


--EB1_internal_counter[9] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[9]
--register power-up is low

EB1_internal_counter[9] = DFFEAS(EB1L63, KF1_outclk_wire[0], !BB1_r_sync_rst,  , EB1L44,  ,  ,  ,  );


--EB1_internal_counter[8] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[8]
--register power-up is low

EB1_internal_counter[8] = DFFEAS(EB1L64, KF1_outclk_wire[0], !BB1_r_sync_rst,  , EB1L44,  ,  ,  ,  );


--EB1_internal_counter[7] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[7]
--register power-up is low

EB1_internal_counter[7] = DFFEAS(EB1L65, KF1_outclk_wire[0], !BB1_r_sync_rst,  , EB1L44,  ,  ,  ,  );


--EB1_internal_counter[6] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[6]
--register power-up is low

EB1_internal_counter[6] = DFFEAS(EB1L66, KF1_outclk_wire[0], !BB1_r_sync_rst,  , EB1L44,  ,  ,  ,  );


--EB1L41 is nios_system:NiosII|nios_system_timer_0:timer_0|Equal0~0
EB1L41 = (EB1_internal_counter[9] & (EB1_internal_counter[8] & (EB1_internal_counter[7] & EB1_internal_counter[6])));


--EB1_internal_counter[3] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[3]
--register power-up is low

EB1_internal_counter[3] = DFFEAS(EB1L67, KF1_outclk_wire[0], !BB1_r_sync_rst,  , EB1L44,  ,  ,  ,  );


--EB1_internal_counter[2] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[2]
--register power-up is low

EB1_internal_counter[2] = DFFEAS(EB1L68, KF1_outclk_wire[0], !BB1_r_sync_rst,  , EB1L44,  ,  ,  ,  );


--EB1_internal_counter[1] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[1]
--register power-up is low

EB1_internal_counter[1] = DFFEAS(EB1L69, KF1_outclk_wire[0], !BB1_r_sync_rst,  , EB1L44,  ,  ,  ,  );


--EB1_internal_counter[0] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[0]
--register power-up is low

EB1_internal_counter[0] = DFFEAS(EB1L70, KF1_outclk_wire[0], !BB1_r_sync_rst,  , EB1L44,  ,  ,  ,  );


--EB1L42 is nios_system:NiosII|nios_system_timer_0:timer_0|Equal0~1
EB1L42 = (EB1_internal_counter[3] & (EB1_internal_counter[2] & (EB1_internal_counter[1] & EB1_internal_counter[0])));


--EB1L43 is nios_system:NiosII|nios_system_timer_0:timer_0|Equal0~2
EB1L43 = (EB1_internal_counter[5] & (EB1_internal_counter[4] & (EB1L41 & EB1L42)));


--EB1L78 is nios_system:NiosII|nios_system_timer_0:timer_0|timeout_occurred~0
EB1L78 = (!EB1_timeout_occurred & ((!EB1L43) # (EB1_delayed_unxcounter_is_zeroxx0)));


--EB1L79 is nios_system:NiosII|nios_system_timer_0:timer_0|timeout_occurred~1
EB1L79 = ( !EB1L78 & ( (((!EB1L71) # (YD1_W_alu_result[4])) # (YD1_W_alu_result[3])) # (YD1_W_alu_result[2]) ) );


--EB1L46 is nios_system:NiosII|nios_system_timer_0:timer_0|control_register~0
EB1L46 = ( EB1_control_register & ( EB1L71 & ( ((!YD1_W_alu_result[2]) # ((YD1_W_alu_result[4]) # (YD1_W_alu_result[3]))) # (YD1_d_writedata[0]) ) ) ) # ( !EB1_control_register & ( EB1L71 & ( (YD1_d_writedata[0] & (YD1_W_alu_result[2] & (!YD1_W_alu_result[3] & !YD1_W_alu_result[4]))) ) ) ) # ( EB1_control_register & ( !EB1L71 ) );


--TE1_jdo[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]
--register power-up is low

TE1_jdo[19] = DFFEAS(UE1_sr[19], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--TE1_jdo[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]
--register power-up is low

TE1_jdo[18] = DFFEAS(UE1_sr[18], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--JE1L2 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0
JE1L2 = ((JE1_break_on_reset & !TE1_jdo[18])) # (TE1_jdo[19]);


--WE1_din_s1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1
--register power-up is low

WE1_din_s1 = DFFEAS(BB1_r_sync_rst, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--BE1_writedata[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3]
--register power-up is low

BE1_writedata[3] = DFFEAS(VC1L20, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--FE1L12 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0
FE1L12 = (!FE1L14 & (FE1_oci_single_step_mode)) # (FE1L14 & ((BE1_writedata[3])));


--GF2_altera_reset_synchronizer_int_chain_out is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

GF2_altera_reset_synchronizer_int_chain_out = DFFEAS(GF2_altera_reset_synchronizer_int_chain[0], KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--BB1L9 is nios_system:NiosII|altera_reset_controller:rst_controller|always2~0
BB1L9 = (!BB1_r_sync_rst_chain[2]) # (GF2_altera_reset_synchronizer_int_chain_out);


--YD1L698 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[0]~23
YD1L698 = (!YD1L723 & ((!YD1L724 & ((YD1L94))) # (YD1L724 & (YD1L202))));


--YD1L699 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[1]~24
YD1L699 = (!YD1L723 & ((!YD1L724 & ((YD1L98))) # (YD1L724 & (YD1L206))));


--JE1_monitor_error is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error
--register power-up is low

JE1_monitor_error = DFFEAS(JE1L6, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--BE1L51 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~0
BE1L51 = ( FE1L3 & ( JE1_monitor_error & ( (!BE1_address[8] & (CF1_q_a[0])) # (BE1_address[8] & (((!FE1_oci_ienable[0]) # (!BE1_address[0])))) ) ) ) # ( !FE1L3 & ( JE1_monitor_error & ( (!BE1_address[8] & CF1_q_a[0]) ) ) ) # ( FE1L3 & ( !JE1_monitor_error & ( (!BE1_address[8] & (CF1_q_a[0])) # (BE1_address[8] & (((!FE1_oci_ienable[0] & BE1_address[0])))) ) ) ) # ( !FE1L3 & ( !JE1_monitor_error & ( (!BE1_address[8] & CF1_q_a[0]) ) ) );


--BE1L52 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~1
BE1L52 = ( FE1L3 & ( CF1_q_a[1] & ( (!BE1_address[8]) # ((!BE1_address[0] & (JE1_monitor_ready)) # (BE1_address[0] & ((!FE1_oci_ienable[1])))) ) ) ) # ( !FE1L3 & ( CF1_q_a[1] & ( !BE1_address[8] ) ) ) # ( FE1L3 & ( !CF1_q_a[1] & ( (BE1_address[8] & ((!BE1_address[0] & (JE1_monitor_ready)) # (BE1_address[0] & ((!FE1_oci_ienable[1]))))) ) ) );


--JE1_monitor_go is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go
--register power-up is low

JE1_monitor_go = DFFEAS(JE1L8, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--BE1L53 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2
BE1L53 = (FE1L3 & ((!BE1_address[0] & ((JE1_monitor_go))) # (BE1_address[0] & (FE1_oci_ienable[31]))));


--BE1L54 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~3
BE1L54 = (FE1L3 & ((!BE1_address[0] & (FE1_oci_single_step_mode)) # (BE1_address[0] & ((FE1_oci_ienable[31])))));


--YD1_W_control_rd_data[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]
--register power-up is low

YD1_W_control_rd_data[1] = DFFEAS(YD1L391, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L887 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]~25
YD1L887 = ( YD1_av_ld_byte0_data[1] & ( YD1_W_control_rd_data[1] & ( ((!YD1_R_ctrl_br_cmp & ((YD1_W_alu_result[1]) # (YD1_R_ctrl_rd_ctl_reg)))) # (YD1_R_ctrl_ld) ) ) ) # ( !YD1_av_ld_byte0_data[1] & ( YD1_W_control_rd_data[1] & ( (!YD1_R_ctrl_br_cmp & (!YD1_R_ctrl_ld & ((YD1_W_alu_result[1]) # (YD1_R_ctrl_rd_ctl_reg)))) ) ) ) # ( YD1_av_ld_byte0_data[1] & ( !YD1_W_control_rd_data[1] & ( ((!YD1_R_ctrl_rd_ctl_reg & (!YD1_R_ctrl_br_cmp & YD1_W_alu_result[1]))) # (YD1_R_ctrl_ld) ) ) ) # ( !YD1_av_ld_byte0_data[1] & ( !YD1_W_control_rd_data[1] & ( (!YD1_R_ctrl_rd_ctl_reg & (!YD1_R_ctrl_br_cmp & (!YD1_R_ctrl_ld & YD1_W_alu_result[1]))) ) ) );


--PC7_av_readdata_pre[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[2]
--register power-up is low

PC7_av_readdata_pre[2] = DFFEAS(AB1_readdata[2], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GD1L51 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~39
GD1L51 = ( NC9_out_payload[2] & ( XC1_data_reg[2] & ( (MC8_rp_valid & ((!NC8_mem[0][52] & ((JD8L14))) # (NC8_mem[0][52] & ((!JD8L14) # (NC8_mem[0][88]))))) ) ) ) # ( !NC9_out_payload[2] & ( XC1_data_reg[2] & ( (MC8_rp_valid & (NC8_mem[0][52] & ((!JD8L14) # (NC8_mem[0][88])))) ) ) ) # ( NC9_out_payload[2] & ( !XC1_data_reg[2] & ( (MC8_rp_valid & (JD8L14 & ((!NC8_mem[0][52]) # (NC8_mem[0][88])))) ) ) );


--GD1L52 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~40
GD1L52 = ( GD1L69 & ( (!TC3L1) # ((!DF1_address_reg_a[0] & ((!DF1_ram_block1a2))) # (DF1_address_reg_a[0] & (!DF1_ram_block1a34))) ) );


--GD1L53 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~41
GD1L53 = ( GD1L51 & ( GD1L52 ) ) # ( !GD1L51 & ( GD1L52 & ( (!PC7_read_latency_shift_reg[0] & (TC2L1 & (PC5_av_readdata_pre[2]))) # (PC7_read_latency_shift_reg[0] & (((TC2L1 & PC5_av_readdata_pre[2])) # (PC7_av_readdata_pre[2]))) ) ) ) # ( GD1L51 & ( !GD1L52 ) ) # ( !GD1L51 & ( !GD1L52 ) );


--U1_fifo_wr is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr
--register power-up is low

U1_fifo_wr = DFFEAS(U1L75, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1_b_non_empty is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
--register power-up is low

HC1_b_non_empty = DFFEAS(HC1L8, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L82 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|r_val~0
U1L82 = (AC1L41 & HC1_b_non_empty);


--KC2_counter_reg_bit[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]
--register power-up is low

KC2_counter_reg_bit[0] = DFFEAS(KC2_counter_comb_bita0, KF1_outclk_wire[0], !BB1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--KC2_counter_reg_bit[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1]
--register power-up is low

KC2_counter_reg_bit[1] = DFFEAS(KC2_counter_comb_bita1, KF1_outclk_wire[0], !BB1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--KC2_counter_reg_bit[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]
--register power-up is low

KC2_counter_reg_bit[2] = DFFEAS(KC2_counter_comb_bita2, KF1_outclk_wire[0], !BB1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--KC2_counter_reg_bit[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3]
--register power-up is low

KC2_counter_reg_bit[3] = DFFEAS(KC2_counter_comb_bita3, KF1_outclk_wire[0], !BB1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--KC2_counter_reg_bit[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]
--register power-up is low

KC2_counter_reg_bit[4] = DFFEAS(KC2_counter_comb_bita4, KF1_outclk_wire[0], !BB1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--KC2_counter_reg_bit[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]
--register power-up is low

KC2_counter_reg_bit[5] = DFFEAS(KC2_counter_comb_bita5, KF1_outclk_wire[0], !BB1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--KC1_counter_reg_bit[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0]
--register power-up is low

KC1_counter_reg_bit[0] = DFFEAS(KC1_counter_comb_bita0, KF1_outclk_wire[0], !BB1_r_sync_rst,  , U1L82,  ,  ,  ,  );


--KC1_counter_reg_bit[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1]
--register power-up is low

KC1_counter_reg_bit[1] = DFFEAS(KC1_counter_comb_bita1, KF1_outclk_wire[0], !BB1_r_sync_rst,  , U1L82,  ,  ,  ,  );


--KC1_counter_reg_bit[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2]
--register power-up is low

KC1_counter_reg_bit[2] = DFFEAS(KC1_counter_comb_bita2, KF1_outclk_wire[0], !BB1_r_sync_rst,  , U1L82,  ,  ,  ,  );


--KC1_counter_reg_bit[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]
--register power-up is low

KC1_counter_reg_bit[3] = DFFEAS(KC1_counter_comb_bita3, KF1_outclk_wire[0], !BB1_r_sync_rst,  , U1L82,  ,  ,  ,  );


--KC1_counter_reg_bit[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4]
--register power-up is low

KC1_counter_reg_bit[4] = DFFEAS(KC1_counter_comb_bita4, KF1_outclk_wire[0], !BB1_r_sync_rst,  , U1L82,  ,  ,  ,  );


--KC1_counter_reg_bit[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]
--register power-up is low

KC1_counter_reg_bit[5] = DFFEAS(KC1_counter_comb_bita5, KF1_outclk_wire[0], !BB1_r_sync_rst,  , U1L82,  ,  ,  ,  );


--LC2_counter_reg_bit[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
--register power-up is low

LC2_counter_reg_bit[1] = DFFEAS(LC2_counter_comb_bita1, KF1_outclk_wire[0], !BB1_r_sync_rst,  , HC2L3,  ,  ,  ,  );


--U1L72 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1
U1L72 = ( YD1_d_read & ( !ZC1_read_accepted & ( (!YD1_W_alu_result[2] & AC1_rst1) ) ) );


--U1L85 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|rvalid~0
U1L85 = ( HC2_b_non_empty & ( U1L72 & ( (YD1_W_alu_result[3] & (AD1L13 & (!NC3_mem_used[1] & !U1_av_waitrequest))) ) ) );


--AC1L50Q is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0
--register power-up is low

AC1L50Q = AMPP_FUNCTION(KF1_outclk_wire[0], AC1L49, !BB1_r_sync_rst);


--LC2_counter_reg_bit[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
--register power-up is low

LC2_counter_reg_bit[4] = DFFEAS(LC2_counter_comb_bita4, KF1_outclk_wire[0], !BB1_r_sync_rst,  , HC2L3,  ,  ,  ,  );


--LC2_counter_reg_bit[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]
--register power-up is low

LC2_counter_reg_bit[3] = DFFEAS(LC2_counter_comb_bita3, KF1_outclk_wire[0], !BB1_r_sync_rst,  , HC2L3,  ,  ,  ,  );


--LC2_counter_reg_bit[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]
--register power-up is low

LC2_counter_reg_bit[2] = DFFEAS(LC2_counter_comb_bita2, KF1_outclk_wire[0], !BB1_r_sync_rst,  , HC2L3,  ,  ,  ,  );


--LC2_counter_reg_bit[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]
--register power-up is low

LC2_counter_reg_bit[5] = DFFEAS(LC2_counter_comb_bita5, KF1_outclk_wire[0], !BB1_r_sync_rst,  , HC2L3,  ,  ,  ,  );


--HC2L5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0
HC2L5 = ( LC2_counter_reg_bit[5] & ( (HC2_b_non_empty & (LC2_counter_reg_bit[4] & (LC2_counter_reg_bit[3] & LC2_counter_reg_bit[2]))) ) );


--HC2L6 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1
HC2L6 = ( AC1L50Q & ( HC2L5 & ( (!U1L85 & (((LC2_counter_reg_bit[0] & LC2_counter_reg_bit[1])) # (HC2_b_full))) ) ) ) # ( !AC1L50Q & ( HC2L5 & ( (HC2_b_full & !U1L85) ) ) ) # ( AC1L50Q & ( !HC2L5 & ( (HC2_b_full & !U1L85) ) ) ) # ( !AC1L50Q & ( !HC2L5 & ( (HC2_b_full & !U1L85) ) ) );


--AC1_td_shift[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]
--register power-up is low

AC1_td_shift[4] = AMPP_FUNCTION(A1L158, AC1L75, !A1L150, AC1L57);


--AC1_rdata[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]
--register power-up is low

AC1_rdata[1] = AMPP_FUNCTION(KF1_outclk_wire[0], JC1_q_b[1], !BB1_r_sync_rst, AC1L22);


--AC1L74 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7
AC1L74 = AMPP_FUNCTION(!AC1_count[9], !A1L156, !AC1L71, !AC1_td_shift[4], !AC1_rdata[1]);


--AC1_read is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read
--register power-up is low

AC1_read = AMPP_FUNCTION(A1L158, AC1L36, !A1L150, AC1L97);


--VC1L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~2
VC1L17 = (YD1_d_writedata[0] & MD1L2);


--VC1_src_data[38] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[38]
VC1_src_data[38] = (!YD1_W_alu_result[2] & (YD1_F_pc[0] & ((VC1L16)))) # (YD1_W_alu_result[2] & (((YD1_F_pc[0] & VC1L16)) # (MD1L2)));


--VC1_src_data[41] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[41]
VC1_src_data[41] = (!YD1_W_alu_result[5] & (YD1_F_pc[3] & ((VC1L16)))) # (YD1_W_alu_result[5] & (((YD1_F_pc[3] & VC1L16)) # (MD1L2)));


--VC1_src_data[45] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[45]
VC1_src_data[45] = (!YD1_W_alu_result[9] & (YD1_F_pc[7] & ((VC1L16)))) # (YD1_W_alu_result[9] & (((YD1_F_pc[7] & VC1L16)) # (MD1L2)));


--VC1_src_data[44] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[44]
VC1_src_data[44] = (!YD1_W_alu_result[8] & (YD1_F_pc[6] & ((VC1L16)))) # (YD1_W_alu_result[8] & (((YD1_F_pc[6] & VC1L16)) # (MD1L2)));


--VC1_src_data[43] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[43]
VC1_src_data[43] = (!YD1_W_alu_result[7] & (YD1_F_pc[5] & ((VC1L16)))) # (YD1_W_alu_result[7] & (((YD1_F_pc[5] & VC1L16)) # (MD1L2)));


--VC1_src_data[42] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[42]
VC1_src_data[42] = (!YD1_W_alu_result[6] & (YD1_F_pc[4] & ((VC1L16)))) # (YD1_W_alu_result[6] & (((YD1_F_pc[4] & VC1L16)) # (MD1L2)));


--VC1_src_data[40] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[40]
VC1_src_data[40] = (!YD1_W_alu_result[4] & (YD1_F_pc[2] & ((VC1L16)))) # (YD1_W_alu_result[4] & (((YD1_F_pc[2] & VC1L16)) # (MD1L2)));


--VC1_src_data[39] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[39]
VC1_src_data[39] = (!YD1_W_alu_result[3] & (YD1_F_pc[1] & ((VC1L16)))) # (YD1_W_alu_result[3] & (((YD1_F_pc[1] & VC1L16)) # (MD1L2)));


--VC1L18 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~3
VC1L18 = (YD1_hbreak_enabled & MD1L2);


--RE1_MonDReg[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]
--register power-up is low

RE1_MonDReg[3] = DFFEAS(RE1L86, KF1_outclk_wire[0],  ,  , RE1L50,  ,  ,  ,  );


--UE1L60 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13
UE1L60 = ( RE1_MonDReg[3] & ( (!SE1L2 & ((!A1L165) # ((GE1_break_readreg[3])))) # (SE1L2 & (((UE1_sr[5])))) ) ) # ( !RE1_MonDReg[3] & ( (!SE1L2 & (A1L165 & ((GE1_break_readreg[3])))) # (SE1L2 & (((UE1_sr[5])))) ) );


--TE1_jdo[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]
--register power-up is low

TE1_jdo[2] = DFFEAS(UE1_sr[2], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--TE1_jdo[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]
--register power-up is low

TE1_jdo[5] = DFFEAS(UE1_sr[5], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--RE1L78 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~4
RE1L78 = (!TE1_take_action_ocimem_b & !RE1_jtag_ram_rd_d1);


--RE1L133 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1
RE1L133 = (!RE1_jtag_ram_access & ((BE1_writedata[1]))) # (RE1_jtag_ram_access & (RE1_MonDReg[1]));


--TE1_sync2_udr is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr
--register power-up is low

TE1_sync2_udr = DFFEAS(WE4_dreg[0], KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--WE4_dreg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]
--register power-up is low

WE4_dreg[0] = DFFEAS(WE4_din_s1, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--TE1L53 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0
TE1L53 = (!TE1_sync2_udr & WE4_dreg[0]);


--UE1L61 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14
UE1L61 = (A1L177 & (!A1L188 & (A1L163 & UE1_sr[37])));


--UE1L53 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15
UE1L53 = ( A1L164 & ( A1L165 & ( (A1L177 & (!A1L188 & A1L163)) ) ) ) # ( !A1L164 & ( A1L165 & ( (!A1L188 & (A1L163 & ((A1L168) # (A1L177)))) ) ) ) # ( A1L164 & ( !A1L165 & ( (!A1L188 & (A1L163 & ((A1L168) # (A1L177)))) ) ) ) # ( !A1L164 & ( !A1L165 & ( (A1L177 & (!A1L188 & A1L163)) ) ) );


--UE1L62 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16
UE1L62 = (A1L177 & (!A1L188 & (A1L163 & A1L186)));


--TE1_sync2_uir is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir
--register power-up is low

TE1_sync2_uir = DFFEAS(WE5_dreg[0], KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--WE5_dreg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0]
--register power-up is low

WE5_dreg[0] = DFFEAS(WE5_din_s1, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--TE1L45 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0
TE1L45 = (!TE1_sync2_uir & WE5_dreg[0]);


--SE1_virtual_state_cdr is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr
SE1_virtual_state_cdr = (!A1L188 & (A1L163 & A1L168));


--UE1_DRsize.100 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100
--register power-up is low

UE1_DRsize.100 = DFFEAS(UE1L4, A1L184,  ,  , SE1_virtual_state_uir,  ,  ,  ,  );


--UE1L63 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17
UE1L63 = ( UE1L98 & ( (!SE1L2) # ((!UE1_DRsize.100 & ((UE1_sr[36]))) # (UE1_DRsize.100 & (A1L186))) ) ) # ( !UE1L98 & ( (SE1L2 & ((!UE1_DRsize.100 & ((UE1_sr[36]))) # (UE1_DRsize.100 & (A1L186)))) ) );


--TE1L50 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1
TE1L50 = (!TE1_jdo[35] & TE1L49);


--RE1L114 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0
RE1L114 = (TE1L50 & ((!TE1_jdo[34] & ((RE1L2))) # (TE1_jdo[34] & (!TE1_jdo[17]))));


--RE1L116 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0
RE1L116 = (TE1_take_action_ocimem_b & RE1L2);


--TE1_jdo[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]
--register power-up is low

TE1_jdo[29] = DFFEAS(UE1_sr[29], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--TE1_jdo[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]
--register power-up is low

TE1_jdo[30] = DFFEAS(UE1_sr[30], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--TE1_jdo[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]
--register power-up is low

TE1_jdo[31] = DFFEAS(UE1_sr[31], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--TE1_jdo[32] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]
--register power-up is low

TE1_jdo[32] = DFFEAS(UE1_sr[32], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--TE1_jdo[33] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]
--register power-up is low

TE1_jdo[33] = DFFEAS(UE1_sr[33], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--VC1_src_data[32] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[32]
VC1_src_data[32] = ((YD1_d_byteenable[0] & MD1L2)) # (VC1L16);


--YD1_d_writedata[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[31]
--register power-up is low

YD1_d_writedata[31] = DFFEAS(YD1L583, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1L59 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer~0
S1L59 = (!S1_internal_reset & S1_control_reg[17]);


--S1L56 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[0]~1
S1L56 = (!WB1_transfer_complete & ((S1_s_serial_transfer.STATE_4_PRE_READ) # (S1_s_serial_transfer.STATE_1_PRE_WRITE)));


--S1L57 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[0]~2
S1L57 = ( S1L64 & ( S1L56 ) ) # ( !S1L64 & ( S1L56 ) ) # ( S1L64 & ( !S1L56 & ( ((AD1L11 & (ZC1L13 & S1L28))) # (BB1_r_sync_rst) ) ) ) # ( !S1L64 & ( !S1L56 & ( BB1_r_sync_rst ) ) );


--S1L60 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer~3
S1L60 = (!S1_internal_reset & S1_control_reg[16]);


--UB1_data_out[24] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[24]
--register power-up is low

UB1_data_out[24] = DFFEAS(UB1L32, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--WB1L69 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~4
WB1L69 = (!UB1_auto_init_complete & (WB1_s_serial_protocol.STATE_1_INITIALIZE & UB1_data_out[24]));


--WB1L70 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~5
WB1L70 = ( WB1L69 ) # ( !WB1L69 & ( (!WB1L41 & ((!WB1L40 & ((WB1_shiftreg_data[23]))) # (WB1L40 & (S1L3)))) ) );


--WB1L128 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~4
WB1L128 = (!WB1L9 & (!WB1_s_serial_protocol.STATE_1_INITIALIZE & WB1_shiftreg_mask[23]));


--NC8L71 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~8
NC8L71 = ( NC8_mem_used[3] & ( ((AD1L19 & (PC1L3 & MC8L8))) # (NC8_mem_used[5]) ) ) # ( !NC8_mem_used[3] & ( (NC8_mem_used[5] & ((!AD1L19) # ((!PC1L3) # (!MC8L8)))) ) );


--GF1_altera_reset_synchronizer_int_chain_out is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

GF1_altera_reset_synchronizer_int_chain_out = DFFEAS(GF1_altera_reset_synchronizer_int_chain[0], KF1_outclk_wire[0], !BB1L10,  ,  ,  ,  ,  ,  );


--HB1L95 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~7
HB1L95 = ( HB1_data_out_shift_reg[10] & ( (!HB1_read_left_channel & ((!HB1L122) # ((QB4_q_b[11])))) # (HB1_read_left_channel & (((QB3_q_b[11])))) ) ) # ( !HB1_data_out_shift_reg[10] & ( (!HB1_read_left_channel & (HB1L122 & ((QB4_q_b[11])))) # (HB1_read_left_channel & (((QB3_q_b[11])))) ) );


--AB1_readdata[3] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[3]
--register power-up is low

AB1_readdata[3] = DFFEAS(AB1_read_mux_out[3], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC1L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~1
XC1L21 = ((JD8L14 & NC9_out_payload[3])) # (XC1_data_reg[3]);


--R1L55 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~2
R1L55 = ( QB1_q_b[3] & ( GB1_right_audio_fifo_read_space[3] & ( (!YD1_W_alu_result[2] & (((YD1_W_alu_result[3])) # (R1_clear_write_fifos))) # (YD1_W_alu_result[2] & (((!YD1_W_alu_result[3]) # (QB2_q_b[3])))) ) ) ) # ( !QB1_q_b[3] & ( GB1_right_audio_fifo_read_space[3] & ( (!YD1_W_alu_result[2] & (R1_clear_write_fifos & (!YD1_W_alu_result[3]))) # (YD1_W_alu_result[2] & (((!YD1_W_alu_result[3]) # (QB2_q_b[3])))) ) ) ) # ( QB1_q_b[3] & ( !GB1_right_audio_fifo_read_space[3] & ( (!YD1_W_alu_result[2] & (((YD1_W_alu_result[3])) # (R1_clear_write_fifos))) # (YD1_W_alu_result[2] & (((YD1_W_alu_result[3] & QB2_q_b[3])))) ) ) ) # ( !QB1_q_b[3] & ( !GB1_right_audio_fifo_read_space[3] & ( (!YD1_W_alu_result[2] & (R1_clear_write_fifos & (!YD1_W_alu_result[3]))) # (YD1_W_alu_result[2] & (((YD1_W_alu_result[3] & QB2_q_b[3])))) ) ) );


--S1L80 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~2
S1L80 = ( WB1_shiftreg_data[4] & ( (YD1_W_alu_result[3] & (!S1_internal_reset & ((S1_address_reg[3]) # (YD1_W_alu_result[2])))) ) ) # ( !WB1_shiftreg_data[4] & ( (!YD1_W_alu_result[2] & (YD1_W_alu_result[3] & (!S1_internal_reset & S1_address_reg[3]))) ) );


--S1L72 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[5]~3
S1L72 = ( S1L28 & ( S1L64 & ( ((AD1L11 & ((ZC1L12) # (ZC1L13)))) # (BB1_r_sync_rst) ) ) ) # ( !S1L28 & ( S1L64 & ( BB1_r_sync_rst ) ) ) # ( S1L28 & ( !S1L64 & ( ((AD1L11 & ZC1L12)) # (BB1_r_sync_rst) ) ) ) # ( !S1L28 & ( !S1L64 & ( BB1_r_sync_rst ) ) );


--AB1_readdata[4] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[4]
--register power-up is low

AB1_readdata[4] = DFFEAS(AB1_read_mux_out[4], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC1L22 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~2
XC1L22 = ((JD8L14 & NC9_out_payload[4])) # (XC1_data_reg[4]);


--R1L56 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~3
R1L56 = ( QB2_q_b[4] & ( (!YD1_W_alu_result[2] & ((!YD1_W_alu_result[3]) # ((QB1_q_b[4])))) # (YD1_W_alu_result[2] & (((GB1_right_audio_fifo_read_space[4])) # (YD1_W_alu_result[3]))) ) ) # ( !QB2_q_b[4] & ( (!YD1_W_alu_result[2] & (YD1_W_alu_result[3] & ((QB1_q_b[4])))) # (YD1_W_alu_result[2] & (!YD1_W_alu_result[3] & (GB1_right_audio_fifo_read_space[4]))) ) );


--R1L36 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[15]~4
R1L36 = (R1L1) # (BB1_r_sync_rst);


--S1L81 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~4
S1L81 = ( WB1_shiftreg_data[5] & ( (YD1_W_alu_result[3] & (!S1_internal_reset & ((S1_address_reg[4]) # (YD1_W_alu_result[2])))) ) ) # ( !WB1_shiftreg_data[5] & ( (!YD1_W_alu_result[2] & (YD1_W_alu_result[3] & (!S1_internal_reset & S1_address_reg[4]))) ) );


--VC2L53 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~33
VC2L53 = ( MD2L1 & ( YD1_d_writedata[31] & ( (YC1L2 & (AD1L3 & (!AD1L16 & !AD1L17))) ) ) );


--XC1L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~3
XC1L23 = ((JD8L14 & NC9_out_payload[6])) # (XC1_data_reg[6]);


--AB1_readdata[6] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[6]
--register power-up is low

AB1_readdata[6] = DFFEAS(AB1_read_mux_out[6], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--R1L57 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~5
R1L57 = ( QB2_q_b[6] & ( (!YD1_W_alu_result[2] & ((!YD1_W_alu_result[3]) # ((QB1_q_b[6])))) # (YD1_W_alu_result[2] & (((GB1_right_audio_fifo_read_space[6])) # (YD1_W_alu_result[3]))) ) ) # ( !QB2_q_b[6] & ( (!YD1_W_alu_result[2] & (YD1_W_alu_result[3] & ((QB1_q_b[6])))) # (YD1_W_alu_result[2] & (!YD1_W_alu_result[3] & (GB1_right_audio_fifo_read_space[6]))) ) );


--S1L82 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~5
S1L82 = ( WB1_shiftreg_data[7] & ( (YD1_W_alu_result[3] & (!S1_internal_reset & ((S1_address_reg[6]) # (YD1_W_alu_result[2])))) ) ) # ( !WB1_shiftreg_data[7] & ( (!YD1_W_alu_result[2] & (YD1_W_alu_result[3] & (!S1_internal_reset & S1_address_reg[6]))) ) );


--AB1_readdata[5] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[5]
--register power-up is low

AB1_readdata[5] = DFFEAS(AB1_read_mux_out[5], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC1L24 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~4
XC1L24 = ((JD8L14 & NC9_out_payload[5])) # (XC1_data_reg[5]);


--R1L58 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~6
R1L58 = ( QB2_q_b[5] & ( (!YD1_W_alu_result[2] & ((!YD1_W_alu_result[3]) # ((QB1_q_b[5])))) # (YD1_W_alu_result[2] & (((GB1_right_audio_fifo_read_space[5])) # (YD1_W_alu_result[3]))) ) ) # ( !QB2_q_b[5] & ( (!YD1_W_alu_result[2] & (YD1_W_alu_result[3] & ((QB1_q_b[5])))) # (YD1_W_alu_result[2] & (!YD1_W_alu_result[3] & (GB1_right_audio_fifo_read_space[5]))) ) );


--S1L83 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~6
S1L83 = ( WB1_shiftreg_data[6] & ( (YD1_W_alu_result[3] & (!S1_internal_reset & ((S1_address_reg[5]) # (YD1_W_alu_result[2])))) ) ) # ( !WB1_shiftreg_data[6] & ( (!YD1_W_alu_result[2] & (YD1_W_alu_result[3] & (!S1_internal_reset & S1_address_reg[5]))) ) );


--YD1L576 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[24]~1
YD1L576 = ( DE2_q_b[24] & ( (!YD1L278 & (DE2_q_b[0])) # (YD1L278 & (((!YD1L280) # (DE2_q_b[8])))) ) ) # ( !DE2_q_b[24] & ( (!YD1L278 & (DE2_q_b[0])) # (YD1L278 & (((YD1L280 & DE2_q_b[8])))) ) );


--R1L51 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[29]~7
R1L51 = ((!YD1_W_alu_result[2]) # (YD1_W_alu_result[3])) # (BB1_r_sync_rst);


--GD1L54 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~42
GD1L54 = (!PC1_read_latency_shift_reg[0] & (TC2L1 & (PC5_av_readdata_pre[28]))) # (PC1_read_latency_shift_reg[0] & (((TC2L1 & PC5_av_readdata_pre[28])) # (R1_readdata[28])));


--GD1L55 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~43
GD1L55 = ( GD1L54 ) # ( !GD1L54 & ( (!TC3L1 & (((NC9_out_payload[12] & GD1L42)))) # (TC3L1 & (((NC9_out_payload[12] & GD1L42)) # (GD1L24))) ) );


--YD1L581 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[29]~2
YD1L581 = ( DE2_q_b[29] & ( (!YD1L278 & (((DE2_q_b[5])))) # (YD1L278 & ((!YD1L280) # ((DE2_q_b[13])))) ) ) # ( !DE2_q_b[29] & ( (!YD1L278 & (((DE2_q_b[5])))) # (YD1L278 & (YD1L280 & ((DE2_q_b[13])))) ) );


--GD1L56 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~44
GD1L56 = ( GD1L35 & ( GD1L78 ) ) # ( !GD1L35 & ( GD1L78 ) ) # ( GD1L35 & ( !GD1L78 ) ) # ( !GD1L35 & ( !GD1L78 & ( (!NC9_out_payload[13] & (((TC3L1 & GD1L19)))) # (NC9_out_payload[13] & (((TC3L1 & GD1L19)) # (GD1L42))) ) ) );


--YD1L577 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[25]~3
YD1L577 = ( DE2_q_b[1] & ( (!YD1L278) # ((!YD1L280 & ((DE2_q_b[25]))) # (YD1L280 & (DE2_q_b[9]))) ) ) # ( !DE2_q_b[1] & ( (YD1L278 & ((!YD1L280 & ((DE2_q_b[25]))) # (YD1L280 & (DE2_q_b[9])))) ) );


--GD1L57 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~45
GD1L57 = (!PC1_read_latency_shift_reg[0] & (TC2L1 & (PC5_av_readdata_pre[27]))) # (PC1_read_latency_shift_reg[0] & (((TC2L1 & PC5_av_readdata_pre[27])) # (R1_readdata[27])));


--GD1L58 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~46
GD1L58 = ( GD1L57 ) # ( !GD1L57 & ( (!TC3L1 & (((NC9_out_payload[11] & GD1L42)))) # (TC3L1 & (((NC9_out_payload[11] & GD1L42)) # (GD1L22))) ) );


--GD1L59 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~47
GD1L59 = ( GD1L35 & ( GD1L79 ) ) # ( !GD1L35 & ( GD1L79 ) ) # ( GD1L35 & ( !GD1L79 ) ) # ( !GD1L35 & ( !GD1L79 & ( (!NC9_out_payload[14] & (((TC3L1 & GD1L23)))) # (NC9_out_payload[14] & (((TC3L1 & GD1L23)) # (GD1L42))) ) ) );


--YD1L578 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[26]~4
YD1L578 = ( DE2_q_b[26] & ( (!YD1L278 & (((DE2_q_b[2])))) # (YD1L278 & ((!YD1L280) # ((DE2_q_b[10])))) ) ) # ( !DE2_q_b[26] & ( (!YD1L278 & (((DE2_q_b[2])))) # (YD1L278 & (YD1L280 & ((DE2_q_b[10])))) ) );


--GD1L60 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~48
GD1L60 = (!PC1_read_latency_shift_reg[0] & (TC2L1 & (PC5_av_readdata_pre[31]))) # (PC1_read_latency_shift_reg[0] & (((TC2L1 & PC5_av_readdata_pre[31])) # (R1_readdata[31])));


--GD1L61 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~49
GD1L61 = ( GD1L60 ) # ( !GD1L60 & ( (!TC3L1 & (((NC9_out_payload[15] & GD1L42)))) # (TC3L1 & (((NC9_out_payload[15] & GD1L42)) # (GD1L33))) ) );


--YD1L579 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[27]~5
YD1L579 = ( DE2_q_b[27] & ( (!YD1L278 & (((DE2_q_b[3])))) # (YD1L278 & ((!YD1L280) # ((DE2_q_b[11])))) ) ) # ( !DE2_q_b[27] & ( (!YD1L278 & (((DE2_q_b[3])))) # (YD1L278 & (YD1L280 & ((DE2_q_b[11])))) ) );


--YD1L505 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[29]~29
YD1L505 = (!YD1_R_ctrl_shift_rot_right & (YD1_E_shift_rot_result[28])) # (YD1_R_ctrl_shift_rot_right & ((YD1_E_shift_rot_result[30])));


--YD1L913 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]~26
YD1L913 = (!YD1_R_ctrl_ld & (!YD1L384 & ((YD1_W_alu_result[27])))) # (YD1_R_ctrl_ld & (((YD1_av_ld_byte3_data[3]))));


--YD1L582 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[30]~6
YD1L582 = ( DE2_q_b[30] & ( (!YD1L278 & (((DE2_q_b[6])))) # (YD1L278 & ((!YD1L280) # ((DE2_q_b[14])))) ) ) # ( !DE2_q_b[30] & ( (!YD1L278 & (((DE2_q_b[6])))) # (YD1L278 & (YD1L280 & ((DE2_q_b[14])))) ) );


--YD1L580 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[28]~7
YD1L580 = ( DE2_q_b[28] & ( (!YD1L278 & (((DE2_q_b[4])))) # (YD1L278 & ((!YD1L280) # ((DE2_q_b[12])))) ) ) # ( !DE2_q_b[28] & ( (!YD1L278 & (((DE2_q_b[4])))) # (YD1L278 & (YD1L280 & ((DE2_q_b[12])))) ) );


--XC1L25 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~5
XC1L25 = ((JD8L14 & NC9_out_payload[13])) # (XC1_data_reg[13]);


--R1L59 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~8
R1L59 = ( QB2_q_b[13] & ( (!YD1_W_alu_result[2] & ((!YD1_W_alu_result[3]) # ((QB1_q_b[13])))) # (YD1_W_alu_result[2] & (((GB1_left_audio_fifo_read_space[5])) # (YD1_W_alu_result[3]))) ) ) # ( !QB2_q_b[13] & ( (!YD1_W_alu_result[2] & (YD1_W_alu_result[3] & ((QB1_q_b[13])))) # (YD1_W_alu_result[2] & (!YD1_W_alu_result[3] & (GB1_left_audio_fifo_read_space[5]))) ) );


--XC1L26 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~6
XC1L26 = ((JD8L14 & NC9_out_payload[14])) # (XC1_data_reg[14]);


--R1L60 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~9
R1L60 = ( QB2_q_b[14] & ( (!YD1_W_alu_result[2] & ((!YD1_W_alu_result[3]) # ((QB1_q_b[14])))) # (YD1_W_alu_result[2] & (((GB1_left_audio_fifo_read_space[6])) # (YD1_W_alu_result[3]))) ) ) # ( !QB2_q_b[14] & ( (!YD1_W_alu_result[2] & (YD1_W_alu_result[3] & ((QB1_q_b[14])))) # (YD1_W_alu_result[2] & (!YD1_W_alu_result[3] & (GB1_left_audio_fifo_read_space[6]))) ) );


--U1_woverflow is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|woverflow
--register power-up is low

U1_woverflow = DFFEAS(U1L89, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC1L27 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~7
XC1L27 = ((JD8L14 & NC9_out_payload[15])) # (XC1_data_reg[15]);


--R1L61 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~10
R1L61 = ( QB2_q_b[15] & ( (!YD1_W_alu_result[2] & ((!YD1_W_alu_result[3]) # ((QB1_q_b[15])))) # (YD1_W_alu_result[2] & (((GB1_left_audio_fifo_read_space[7])) # (YD1_W_alu_result[3]))) ) ) # ( !QB2_q_b[15] & ( (!YD1_W_alu_result[2] & (YD1_W_alu_result[3] & ((QB1_q_b[15])))) # (YD1_W_alu_result[2] & (!YD1_W_alu_result[3] & (GB1_left_audio_fifo_read_space[7]))) ) );


--U1_rvalid is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|rvalid
--register power-up is low

U1_rvalid = DFFEAS(U1L86, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1L84 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~7
S1L84 = (!YD1_W_alu_result[3] & ((S1_control_reg[17]) # (YD1_W_alu_result[2])));


--S1L85 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~8
S1L85 = (!YD1_W_alu_result[3] & ((S1_control_reg[16]) # (YD1_W_alu_result[2])));


--AB1_readdata[7] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[7]
--register power-up is low

AB1_readdata[7] = DFFEAS(AB1_read_mux_out[7], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC1L28 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~8
XC1L28 = ((JD8L14 & NC9_out_payload[7])) # (XC1_data_reg[7]);


--R1L62 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~11
R1L62 = ( QB2_q_b[7] & ( (!YD1_W_alu_result[2] & ((!YD1_W_alu_result[3]) # ((QB1_q_b[7])))) # (YD1_W_alu_result[2] & (((GB1_right_audio_fifo_read_space[7])) # (YD1_W_alu_result[3]))) ) ) # ( !QB2_q_b[7] & ( (!YD1_W_alu_result[2] & (YD1_W_alu_result[3] & ((QB1_q_b[7])))) # (YD1_W_alu_result[2] & (!YD1_W_alu_result[3] & (GB1_right_audio_fifo_read_space[7]))) ) );


--S1L86 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~9
S1L86 = ( S1_address_reg[7] & ( (YD1_W_alu_result[3] & (!S1_internal_reset & ((!YD1_W_alu_result[2]) # (WB1_shiftreg_data[8])))) ) ) # ( !S1_address_reg[7] & ( (YD1_W_alu_result[2] & (YD1_W_alu_result[3] & (!S1_internal_reset & WB1_shiftreg_data[8]))) ) );


--XC1L29 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~9
XC1L29 = ((JD8L14 & NC9_out_payload[8])) # (XC1_data_reg[8]);


--R1L63 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~12
R1L63 = ( GB1_left_audio_fifo_read_space[0] & ( R1_read_interrupt & ( (!YD1_W_alu_result[3]) # ((!YD1_W_alu_result[2] & ((QB1_q_b[8]))) # (YD1_W_alu_result[2] & (QB2_q_b[8]))) ) ) ) # ( !GB1_left_audio_fifo_read_space[0] & ( R1_read_interrupt & ( (!YD1_W_alu_result[2] & ((!YD1_W_alu_result[3]) # ((QB1_q_b[8])))) # (YD1_W_alu_result[2] & (YD1_W_alu_result[3] & (QB2_q_b[8]))) ) ) ) # ( GB1_left_audio_fifo_read_space[0] & ( !R1_read_interrupt & ( (!YD1_W_alu_result[2] & (YD1_W_alu_result[3] & ((QB1_q_b[8])))) # (YD1_W_alu_result[2] & ((!YD1_W_alu_result[3]) # ((QB2_q_b[8])))) ) ) ) # ( !GB1_left_audio_fifo_read_space[0] & ( !R1_read_interrupt & ( (YD1_W_alu_result[3] & ((!YD1_W_alu_result[2] & ((QB1_q_b[8]))) # (YD1_W_alu_result[2] & (QB2_q_b[8])))) ) ) );


--S1L87 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~10
S1L87 = ( WB1_shiftreg_data[10] & ( (!S1_control_reg[16] & (!S1_control_reg[17] & (!YD1_W_alu_result[2] $ (YD1_W_alu_result[3])))) ) );


--XC1L30 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~10
XC1L30 = ((JD8L14 & NC9_out_payload[9])) # (XC1_data_reg[9]);


--R1L64 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~13
R1L64 = ( GB1_left_audio_fifo_read_space[1] & ( R1_write_interrupt & ( (!YD1_W_alu_result[3]) # ((!YD1_W_alu_result[2] & ((QB1_q_b[9]))) # (YD1_W_alu_result[2] & (QB2_q_b[9]))) ) ) ) # ( !GB1_left_audio_fifo_read_space[1] & ( R1_write_interrupt & ( (!YD1_W_alu_result[2] & ((!YD1_W_alu_result[3]) # ((QB1_q_b[9])))) # (YD1_W_alu_result[2] & (YD1_W_alu_result[3] & (QB2_q_b[9]))) ) ) ) # ( GB1_left_audio_fifo_read_space[1] & ( !R1_write_interrupt & ( (!YD1_W_alu_result[2] & (YD1_W_alu_result[3] & ((QB1_q_b[9])))) # (YD1_W_alu_result[2] & ((!YD1_W_alu_result[3]) # ((QB2_q_b[9])))) ) ) ) # ( !GB1_left_audio_fifo_read_space[1] & ( !R1_write_interrupt & ( (YD1_W_alu_result[3] & ((!YD1_W_alu_result[2] & ((QB1_q_b[9]))) # (YD1_W_alu_result[2] & (QB2_q_b[9])))) ) ) );


--XC1L31 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~11
XC1L31 = ((JD8L14 & NC9_out_payload[10])) # (XC1_data_reg[10]);


--R1L65 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~14
R1L65 = ( QB2_q_b[10] & ( (!YD1_W_alu_result[2] & ((!YD1_W_alu_result[3]) # ((QB1_q_b[10])))) # (YD1_W_alu_result[2] & (((GB1_left_audio_fifo_read_space[2])) # (YD1_W_alu_result[3]))) ) ) # ( !QB2_q_b[10] & ( (!YD1_W_alu_result[2] & (YD1_W_alu_result[3] & ((QB1_q_b[10])))) # (YD1_W_alu_result[2] & (!YD1_W_alu_result[3] & (GB1_left_audio_fifo_read_space[2]))) ) );


--U1_ac is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ac
--register power-up is low

U1_ac = DFFEAS(U1L63, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC1L32 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~12
XC1L32 = ((JD8L14 & NC9_out_payload[11])) # (XC1_data_reg[11]);


--R1L66 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~15
R1L66 = ( QB2_q_b[11] & ( (!YD1_W_alu_result[2] & ((!YD1_W_alu_result[3]) # ((QB1_q_b[11])))) # (YD1_W_alu_result[2] & (((GB1_left_audio_fifo_read_space[3])) # (YD1_W_alu_result[3]))) ) ) # ( !QB2_q_b[11] & ( (!YD1_W_alu_result[2] & (YD1_W_alu_result[3] & ((QB1_q_b[11])))) # (YD1_W_alu_result[2] & (!YD1_W_alu_result[3] & (GB1_left_audio_fifo_read_space[3]))) ) );


--XC1L33 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~13
XC1L33 = ((JD8L14 & NC9_out_payload[12])) # (XC1_data_reg[12]);


--R1L67 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~16
R1L67 = ( QB2_q_b[12] & ( (!YD1_W_alu_result[2] & ((!YD1_W_alu_result[3]) # ((QB1_q_b[12])))) # (YD1_W_alu_result[2] & (((GB1_left_audio_fifo_read_space[4])) # (YD1_W_alu_result[3]))) ) ) # ( !QB2_q_b[12] & ( (!YD1_W_alu_result[2] & (YD1_W_alu_result[3] & ((QB1_q_b[12])))) # (YD1_W_alu_result[2] & (!YD1_W_alu_result[3] & (GB1_left_audio_fifo_read_space[4]))) ) );


--S1L4 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Selector1~0
S1L4 = ((!WB1_transfer_complete & S1_s_serial_transfer.STATE_2_WRITE_TRANSFER)) # (S1_s_serial_transfer.STATE_1_PRE_WRITE);


--YD1_E_invert_arith_src_msb is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb
--register power-up is low

YD1_E_invert_arith_src_msb = DFFEAS(YD1L397, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L915 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]~27
YD1L915 = (!YD1_R_ctrl_ld & (!YD1L384 & ((YD1_W_alu_result[29])))) # (YD1_R_ctrl_ld & (((YD1_av_ld_byte3_data[5]))));


--YD1L914 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[28]~28
YD1L914 = (!YD1_R_ctrl_ld & (!YD1L384 & ((YD1_W_alu_result[28])))) # (YD1_R_ctrl_ld & (((YD1_av_ld_byte3_data[4]))));


--YD1L917 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]~29
YD1L917 = (!YD1_R_ctrl_ld & (!YD1L384 & ((YD1_W_alu_result[31])))) # (YD1_R_ctrl_ld & (((YD1_av_ld_byte3_data[7]))));


--YD1L916 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[30]~30
YD1L916 = (!YD1_R_ctrl_ld & (!YD1L384 & ((YD1_W_alu_result[30])))) # (YD1_R_ctrl_ld & (((YD1_av_ld_byte3_data[6]))));


--UE1L4 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0
UE1L4 = (!A1L164 & !A1L165);


--UE1L64 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18
UE1L64 = (!SE1L2 & (UE1L4 & ((JE1_monitor_error)))) # (SE1L2 & (((UE1_sr[35]))));


--UE1L28 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~19
UE1L28 = ( A1L164 & ( A1L165 & ( (A1L177 & (!A1L188 & A1L163)) ) ) ) # ( !A1L164 & ( A1L165 & ( (!A1L188 & (A1L163 & ((A1L168) # (A1L177)))) ) ) ) # ( A1L164 & ( !A1L165 & ( (!A1L188 & (A1L163 & ((A1L168) # (A1L177)))) ) ) ) # ( !A1L164 & ( !A1L165 & ( (!A1L188 & (A1L163 & ((A1L168) # (A1L177)))) ) ) );


--RE1_MonDReg[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]
--register power-up is low

RE1_MonDReg[16] = DFFEAS(RE1L88, KF1_outclk_wire[0],  ,  , RE1L50,  ,  ,  ,  );


--UE1L65 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~20
UE1L65 = ( RE1_MonDReg[16] & ( (!SE1L2 & ((!A1L165) # ((GE1_break_readreg[16])))) # (SE1L2 & (((UE1_sr[18])))) ) ) # ( !RE1_MonDReg[16] & ( (!SE1L2 & (A1L165 & ((GE1_break_readreg[16])))) # (SE1L2 & (((UE1_sr[18])))) ) );


--UE1L29 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~21
UE1L29 = ( !A1L165 & ( (A1L164 & ((!A1L177) # ((!A1L163) # (A1L188)))) ) );


--W1_rd_valid[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]
--register power-up is low

W1_rd_valid[2] = DFFEAS(W1_rd_valid[1], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC9L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|next_full~0
NC9L14 = ( NC9_rd_ptr[2] & ( NC9_wr_ptr[0] & ( (!NC9_rd_ptr[0] & ((!NC9_wr_ptr[1] & (NC9_rd_ptr[1] & NC9_wr_ptr[2])) # (NC9_wr_ptr[1] & (!NC9_rd_ptr[1] & !NC9_wr_ptr[2])))) ) ) ) # ( !NC9_rd_ptr[2] & ( NC9_wr_ptr[0] & ( (!NC9_rd_ptr[0] & ((!NC9_wr_ptr[1] & (NC9_rd_ptr[1] & !NC9_wr_ptr[2])) # (NC9_wr_ptr[1] & (!NC9_rd_ptr[1] & NC9_wr_ptr[2])))) ) ) ) # ( NC9_rd_ptr[2] & ( !NC9_wr_ptr[0] & ( (NC9_rd_ptr[0] & (NC9_wr_ptr[2] & (!NC9_wr_ptr[1] $ (NC9_rd_ptr[1])))) ) ) ) # ( !NC9_rd_ptr[2] & ( !NC9_wr_ptr[0] & ( (NC9_rd_ptr[0] & (!NC9_wr_ptr[2] & (!NC9_wr_ptr[1] $ (NC9_rd_ptr[1])))) ) ) );


--NC9L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|next_full~1
NC9L15 = ( NC9L14 & ( (!NC9_internal_out_valid & (((NC9_full) # (W1_za_valid)))) # (NC9_internal_out_valid & (!NC9_internal_out_ready & ((NC9_full) # (W1_za_valid)))) ) ) # ( !NC9L14 & ( (NC9_full & ((!NC9_internal_out_valid) # (!NC9_internal_out_ready))) ) );


--NC8L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always3~0
NC8L4 = (!NC8_mem_used[3]) # (MC8L2);


--NC8L72 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~9
NC8L72 = ( NC8_mem_used[4] & ( (!AD1L19) # ((!PC1L3) # ((!MC8L8) # (NC8_mem_used[2]))) ) ) # ( !NC8_mem_used[4] & ( (AD1L19 & (PC1L3 & (MC8L8 & NC8_mem_used[2]))) ) );


--NC8_mem[4][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][52]
--register power-up is low

NC8_mem[4][52] = DFFEAS(NC8L35, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC8L29 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][52]~3
NC8L29 = (!NC8L4 & (((NC8_mem[3][52])))) # (NC8L4 & ((!NC8_mem_used[4]) # ((NC8_mem[4][52]))));


--W1_za_data[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[0]
--register power-up is low

W1_za_data[0] = DFFEAS(DRAM_DQ[0], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SW[0] is SW[0]
SW[0] = INPUT();


--AB1_edge_capture[0] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[0]
--register power-up is low

AB1_edge_capture[0] = DFFEAS(AB1L30, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1_read_mux_out[0] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[0]
AB1_read_mux_out[0] = (!YD1_W_alu_result[2] & (!YD1_W_alu_result[3] & (SW[0]))) # (YD1_W_alu_result[2] & (YD1_W_alu_result[3] & ((AB1_edge_capture[0]))));


--EB1L72 is nios_system:NiosII|nios_system_timer_0:timer_0|read_mux_out[0]~0
EB1L72 = ( EB1_control_register & ( (!YD1_W_alu_result[3] & (!YD1_W_alu_result[4] & ((EB1_timeout_occurred) # (YD1_W_alu_result[2])))) ) ) # ( !EB1_control_register & ( (!YD1_W_alu_result[2] & (!YD1_W_alu_result[3] & (!YD1_W_alu_result[4] & EB1_timeout_occurred))) ) );


--U1_wr_rfifo is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo
U1_wr_rfifo = (!HC2_b_full & AC1L50Q);


--AC1_wdata[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]
--register power-up is low

AC1_wdata[0] = AMPP_FUNCTION(A1L158, A1L159, !A1L150, AC1L97);


--KC4_counter_reg_bit[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]
--register power-up is low

KC4_counter_reg_bit[0] = DFFEAS(KC4_counter_comb_bita0, KF1_outclk_wire[0], !BB1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--KC4_counter_reg_bit[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1]
--register power-up is low

KC4_counter_reg_bit[1] = DFFEAS(KC4_counter_comb_bita1, KF1_outclk_wire[0], !BB1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--KC4_counter_reg_bit[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]
--register power-up is low

KC4_counter_reg_bit[2] = DFFEAS(KC4_counter_comb_bita2, KF1_outclk_wire[0], !BB1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--KC4_counter_reg_bit[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3]
--register power-up is low

KC4_counter_reg_bit[3] = DFFEAS(KC4_counter_comb_bita3, KF1_outclk_wire[0], !BB1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--KC4_counter_reg_bit[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]
--register power-up is low

KC4_counter_reg_bit[4] = DFFEAS(KC4_counter_comb_bita4, KF1_outclk_wire[0], !BB1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--KC4_counter_reg_bit[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]
--register power-up is low

KC4_counter_reg_bit[5] = DFFEAS(KC4_counter_comb_bita5, KF1_outclk_wire[0], !BB1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--KC3_counter_reg_bit[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0]
--register power-up is low

KC3_counter_reg_bit[0] = DFFEAS(KC3_counter_comb_bita0, KF1_outclk_wire[0], !BB1_r_sync_rst,  , U1L85,  ,  ,  ,  );


--KC3_counter_reg_bit[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1]
--register power-up is low

KC3_counter_reg_bit[1] = DFFEAS(KC3_counter_comb_bita1, KF1_outclk_wire[0], !BB1_r_sync_rst,  , U1L85,  ,  ,  ,  );


--KC3_counter_reg_bit[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2]
--register power-up is low

KC3_counter_reg_bit[2] = DFFEAS(KC3_counter_comb_bita2, KF1_outclk_wire[0], !BB1_r_sync_rst,  , U1L85,  ,  ,  ,  );


--KC3_counter_reg_bit[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]
--register power-up is low

KC3_counter_reg_bit[3] = DFFEAS(KC3_counter_comb_bita3, KF1_outclk_wire[0], !BB1_r_sync_rst,  , U1L85,  ,  ,  ,  );


--KC3_counter_reg_bit[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4]
--register power-up is low

KC3_counter_reg_bit[4] = DFFEAS(KC3_counter_comb_bita4, KF1_outclk_wire[0], !BB1_r_sync_rst,  , U1L85,  ,  ,  ,  );


--KC3_counter_reg_bit[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]
--register power-up is low

KC3_counter_reg_bit[5] = DFFEAS(KC3_counter_comb_bita5, KF1_outclk_wire[0], !BB1_r_sync_rst,  , U1L85,  ,  ,  ,  );


--U1L73 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~2
U1L73 = ( U1L72 & ( (YD1_W_alu_result[3] & (AD1L13 & (!NC3_mem_used[1] & !U1_av_waitrequest))) ) );


--FB2_cur_test_clk is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|cur_test_clk
--register power-up is low

FB2_cur_test_clk = DFFEAS(AUD_ADCLRCK, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--FB2_last_test_clk is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|last_test_clk
--register power-up is low

FB2_last_test_clk = DFFEAS(FB2_cur_test_clk, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--GB1L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~0
GB1L1 = (FB2_cur_test_clk & (!NB2_full_dff & (!FB2_last_test_clk & R1_done_adc_channel_sync)));


--GB1L2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~1
GB1L2 = ( !ZC1_read_accepted & ( (AC1_rst1 & YD1_d_read) ) );


--NB2_low_addressa[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]
--register power-up is low

NB2_low_addressa[0] = DFFEAS(NB2L11, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB2_empty_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff
--register power-up is low

NB2_empty_dff = DFFEAS(NB2L7, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--GB1L3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~2
GB1L3 = (YD1_W_alu_result[2] & (YD1_W_alu_result[3] & NB2_empty_dff));


--NB2_rd_ptr_lsb is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb
--register power-up is low

NB2_rd_ptr_lsb = DFFEAS(NB2L32, KF1_outclk_wire[0],  ,  , NB2L33,  ,  ,  ,  );


--NB2L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[0]~0
NB2L24 = ( NB2_rd_ptr_lsb & ( (NB2_low_addressa[0] & ((!PC1L4) # ((!GB1L2) # (!GB1L3)))) ) ) # ( !NB2_rd_ptr_lsb & ( ((PC1L4 & (GB1L2 & GB1L3))) # (NB2_low_addressa[0]) ) );


--NB2_low_addressa[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]
--register power-up is low

NB2_low_addressa[1] = DFFEAS(NB2L13, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB2L25 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[1]~1
NB2L25 = ( NB2_low_addressa[1] & ( (!PC1L4) # ((!GB1L2) # ((!GB1L3) # (RB2_counter_reg_bit[0]))) ) ) # ( !NB2_low_addressa[1] & ( (PC1L4 & (GB1L2 & (GB1L3 & RB2_counter_reg_bit[0]))) ) );


--NB2_low_addressa[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]
--register power-up is low

NB2_low_addressa[2] = DFFEAS(NB2L15, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB2L26 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[2]~2
NB2L26 = ( NB2_low_addressa[2] & ( (!PC1L4) # ((!GB1L2) # ((!GB1L3) # (RB2_counter_reg_bit[1]))) ) ) # ( !NB2_low_addressa[2] & ( (PC1L4 & (GB1L2 & (GB1L3 & RB2_counter_reg_bit[1]))) ) );


--NB2_low_addressa[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]
--register power-up is low

NB2_low_addressa[3] = DFFEAS(NB2L17, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB2L27 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[3]~3
NB2L27 = ( NB2_low_addressa[3] & ( (!PC1L4) # ((!GB1L2) # ((!GB1L3) # (RB2_counter_reg_bit[2]))) ) ) # ( !NB2_low_addressa[3] & ( (PC1L4 & (GB1L2 & (GB1L3 & RB2_counter_reg_bit[2]))) ) );


--NB2_low_addressa[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]
--register power-up is low

NB2_low_addressa[4] = DFFEAS(NB2L19, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB2L28 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[4]~4
NB2L28 = ( NB2_low_addressa[4] & ( (!PC1L4) # ((!GB1L2) # ((!GB1L3) # (RB2_counter_reg_bit[3]))) ) ) # ( !NB2_low_addressa[4] & ( (PC1L4 & (GB1L2 & (GB1L3 & RB2_counter_reg_bit[3]))) ) );


--NB2_low_addressa[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]
--register power-up is low

NB2_low_addressa[5] = DFFEAS(NB2L21, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB2L29 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[5]~5
NB2L29 = ( NB2_low_addressa[5] & ( (!PC1L4) # ((!GB1L2) # ((!GB1L3) # (RB2_counter_reg_bit[4]))) ) ) # ( !NB2_low_addressa[5] & ( (PC1L4 & (GB1L2 & (GB1L3 & RB2_counter_reg_bit[4]))) ) );


--NB2_low_addressa[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]
--register power-up is low

NB2_low_addressa[6] = DFFEAS(NB2L23, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB2L30 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[6]~6
NB2L30 = ( NB2_low_addressa[6] & ( (!PC1L4) # ((!GB1L2) # ((!GB1L3) # (RB2_counter_reg_bit[5]))) ) ) # ( !NB2_low_addressa[6] & ( (PC1L4 & (GB1L2 & (GB1L3 & RB2_counter_reg_bit[5]))) ) );


--GB1L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~3
GB1L4 = (!FB2_cur_test_clk & (FB2_last_test_clk & (R1_done_adc_channel_sync & !NB1_full_dff)));


--NB1_low_addressa[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]
--register power-up is low

NB1_low_addressa[0] = DFFEAS(NB1L11, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB1_empty_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff
--register power-up is low

NB1_empty_dff = DFFEAS(NB1L7, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--GB1L5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~4
GB1L5 = (!YD1_W_alu_result[2] & (YD1_W_alu_result[3] & NB1_empty_dff));


--NB1_rd_ptr_lsb is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb
--register power-up is low

NB1_rd_ptr_lsb = DFFEAS(NB1L32, KF1_outclk_wire[0],  ,  , NB1L33,  ,  ,  ,  );


--NB1L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[0]~0
NB1L24 = ( NB1_rd_ptr_lsb & ( (NB1_low_addressa[0] & ((!PC1L4) # ((!GB1L2) # (!GB1L5)))) ) ) # ( !NB1_rd_ptr_lsb & ( ((PC1L4 & (GB1L2 & GB1L5))) # (NB1_low_addressa[0]) ) );


--NB1_low_addressa[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]
--register power-up is low

NB1_low_addressa[1] = DFFEAS(NB1L13, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB1L25 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[1]~1
NB1L25 = ( NB1_low_addressa[1] & ( (!PC1L4) # ((!GB1L2) # ((!GB1L5) # (RB1_counter_reg_bit[0]))) ) ) # ( !NB1_low_addressa[1] & ( (PC1L4 & (GB1L2 & (GB1L5 & RB1_counter_reg_bit[0]))) ) );


--NB1_low_addressa[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]
--register power-up is low

NB1_low_addressa[2] = DFFEAS(NB1L15, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB1L26 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[2]~2
NB1L26 = ( NB1_low_addressa[2] & ( (!PC1L4) # ((!GB1L2) # ((!GB1L5) # (RB1_counter_reg_bit[1]))) ) ) # ( !NB1_low_addressa[2] & ( (PC1L4 & (GB1L2 & (GB1L5 & RB1_counter_reg_bit[1]))) ) );


--NB1_low_addressa[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]
--register power-up is low

NB1_low_addressa[3] = DFFEAS(NB1L17, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB1L27 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[3]~3
NB1L27 = ( NB1_low_addressa[3] & ( (!PC1L4) # ((!GB1L2) # ((!GB1L5) # (RB1_counter_reg_bit[2]))) ) ) # ( !NB1_low_addressa[3] & ( (PC1L4 & (GB1L2 & (GB1L5 & RB1_counter_reg_bit[2]))) ) );


--NB1_low_addressa[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]
--register power-up is low

NB1_low_addressa[4] = DFFEAS(NB1L19, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB1L28 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[4]~4
NB1L28 = ( NB1_low_addressa[4] & ( (!PC1L4) # ((!GB1L2) # ((!GB1L5) # (RB1_counter_reg_bit[3]))) ) ) # ( !NB1_low_addressa[4] & ( (PC1L4 & (GB1L2 & (GB1L5 & RB1_counter_reg_bit[3]))) ) );


--NB1_low_addressa[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]
--register power-up is low

NB1_low_addressa[5] = DFFEAS(NB1L21, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB1L29 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[5]~5
NB1L29 = ( NB1_low_addressa[5] & ( (!PC1L4) # ((!GB1L2) # ((!GB1L5) # (RB1_counter_reg_bit[4]))) ) ) # ( !NB1_low_addressa[5] & ( (PC1L4 & (GB1L2 & (GB1L5 & RB1_counter_reg_bit[4]))) ) );


--NB1_low_addressa[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]
--register power-up is low

NB1_low_addressa[6] = DFFEAS(NB1L23, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB1L30 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[6]~6
NB1L30 = ( NB1_low_addressa[6] & ( (!PC1L4) # ((!GB1L2) # ((!GB1L5) # (RB1_counter_reg_bit[5]))) ) ) # ( !NB1_low_addressa[6] & ( (PC1L4 & (GB1L2 & (GB1L5 & RB1_counter_reg_bit[5]))) ) );


--R1_clear_read_fifos is nios_system:NiosII|nios_system_audio_0:audio_0|clear_read_fifos
--register power-up is low

R1_clear_read_fifos = DFFEAS(R1L3, KF1_outclk_wire[0],  ,  , R1L14,  ,  ,  ,  );


--R1L7 is nios_system:NiosII|nios_system_audio_0:audio_0|comb~1
R1L7 = (R1_clear_read_fifos) # (BB1_r_sync_rst);


--R1L15 is nios_system:NiosII|nios_system_audio_0:audio_0|read_interrupt_en~1
R1L15 = (!BB1_r_sync_rst & YD1_d_writedata[0]);


--WB1L71 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~6
WB1L71 = (!WB1L9 & (!WB1_s_serial_protocol.STATE_1_INITIALIZE & WB1_shiftreg_data[17]));


--WB1L72 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~7
WB1L72 = (!WB1L9 & ((WB1_new_data))) # (WB1L9 & (!S1_ack));


--WB1L73 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~8
WB1L73 = ( S1L64 & ( WB1L72 & ( (!BB1_r_sync_rst & ((!AD1L11) # ((!ZC1L13) # (!S1L28)))) ) ) ) # ( !S1L64 & ( WB1L72 & ( !BB1_r_sync_rst ) ) );


--WB1L74 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~9
WB1L74 = ( S1_external_read_transfer & ( WB1_shiftreg_data[8] & ( (!WB1_s_serial_protocol.STATE_1_INITIALIZE & (((!WB1L9)))) # (WB1_s_serial_protocol.STATE_1_INITIALIZE & (UB1_auto_init_complete & ((!S1L3)))) ) ) ) # ( !S1_external_read_transfer & ( WB1_shiftreg_data[8] & ( (!WB1L9 & !WB1_s_serial_protocol.STATE_1_INITIALIZE) ) ) ) # ( S1_external_read_transfer & ( !WB1_shiftreg_data[8] & ( (UB1_auto_init_complete & (WB1_s_serial_protocol.STATE_1_INITIALIZE & !S1L3)) ) ) );


--S1L2 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Equal1~1
S1L2 = (!YD1_W_alu_result[2] & YD1_W_alu_result[3]);


--S1L23 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[3]~0
S1L23 = ( S1L118 & ( S1L2 & ( S1_internal_reset ) ) ) # ( !S1L118 & ( S1L2 & ( ((YD1_d_byteenable[0] & (S1L29 & !S1L117))) # (S1_internal_reset) ) ) ) # ( S1L118 & ( !S1L2 & ( S1_internal_reset ) ) ) # ( !S1L118 & ( !S1L2 & ( S1_internal_reset ) ) );


--WB1L75 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~10
WB1L75 = ( S1_data_reg[0] & ( UB1_data_out[1] & ( ((!WB1L9 & WB1_shiftreg_data[0])) # (WB1_s_serial_protocol.STATE_1_INITIALIZE) ) ) ) # ( !S1_data_reg[0] & ( UB1_data_out[1] & ( (!WB1_s_serial_protocol.STATE_1_INITIALIZE & (((!WB1L9 & WB1_shiftreg_data[0])))) # (WB1_s_serial_protocol.STATE_1_INITIALIZE & (!UB1_auto_init_complete)) ) ) ) # ( S1_data_reg[0] & ( !UB1_data_out[1] & ( (!WB1_s_serial_protocol.STATE_1_INITIALIZE & (((!WB1L9 & WB1_shiftreg_data[0])))) # (WB1_s_serial_protocol.STATE_1_INITIALIZE & (UB1_auto_init_complete)) ) ) ) # ( !S1_data_reg[0] & ( !UB1_data_out[1] & ( (!WB1L9 & (!WB1_s_serial_protocol.STATE_1_INITIALIZE & WB1_shiftreg_data[0])) ) ) );


--YD1L286 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~0
YD1L286 = (YD1L590 & ((YD1L291) # (YD1L605)));


--YD1_R_ctrl_rot_right_nxt is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right_nxt
YD1_R_ctrl_rot_right_nxt = (YD1L606 & YD1L590);


--YD1L507 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[31]~30
YD1L507 = (!YD1_R_ctrl_shift_rot_right & ((YD1_E_shift_rot_result[30]))) # (YD1_R_ctrl_shift_rot_right & (YD1L442));


--RE1_MonDReg[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]
--register power-up is low

RE1_MonDReg[4] = DFFEAS(RE1L89, KF1_outclk_wire[0],  ,  , RE1L50,  ,  ,  ,  );


--BE1_writedata[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4]
--register power-up is low

BE1_writedata[4] = DFFEAS(VC1L21, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L136 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~2
RE1L136 = (!RE1_jtag_ram_access & ((BE1_writedata[4]))) # (RE1_jtag_ram_access & (RE1_MonDReg[4]));


--VC1L19 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~4
VC1L19 = (MD1L2 & YD1_d_writedata[1]);


--HC1L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0
HC1L3 = ( HC1_b_non_empty & ( (LC1_counter_reg_bit[3] & (LC1_counter_reg_bit[5] & (LC1_counter_reg_bit[4] & U1_fifo_wr))) ) );


--HC1L4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1
HC1L4 = ( !U1L82 & ( HC1L3 & ( ((LC1_counter_reg_bit[0] & (LC1_counter_reg_bit[2] & LC1_counter_reg_bit[1]))) # (HC1_b_full) ) ) ) # ( !U1L82 & ( !HC1L3 & ( HC1_b_full ) ) );


--HC1L1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0
HC1L1 = !U1_fifo_wr $ (((!AC1L41) # (!HC1_b_non_empty)));


--HC2L1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0
HC2L1 = (!LC2_counter_reg_bit[4] & (!LC2_counter_reg_bit[3] & (!LC2_counter_reg_bit[5] & !U1_wr_rfifo)));


--HC2L2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1
HC2L2 = (!LC2_counter_reg_bit[2] & (LC2_counter_reg_bit[0] & (!LC2_counter_reg_bit[1] & HC2L1)));


--HC2L8 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0
HC2L8 = ( HC2L2 & ( ((!HC2_b_non_empty & ((AC1L50Q))) # (HC2_b_non_empty & (!U1L85))) # (HC2_b_full) ) ) # ( !HC2L2 & ( ((AC1L50Q) # (HC2_b_non_empty)) # (HC2_b_full) ) );


--AC1_jupdate1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1
--register power-up is low

AC1_jupdate1 = AMPP_FUNCTION(KF1_outclk_wire[0], AC1_jupdate, !BB1_r_sync_rst);


--AC1_jupdate2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2
--register power-up is low

AC1_jupdate2 = AMPP_FUNCTION(KF1_outclk_wire[0], AC1_jupdate1, !BB1_r_sync_rst);


--AC1L2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0
AC1L2 = AMPP_FUNCTION(!AC1_jupdate1, !AC1_jupdate2);


--AC1_write1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1
--register power-up is low

AC1_write1 = AMPP_FUNCTION(KF1_outclk_wire[0], AC1_write, !BB1_r_sync_rst);


--AC1_write2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2
--register power-up is low

AC1_write2 = AMPP_FUNCTION(KF1_outclk_wire[0], AC1_write1, !BB1_r_sync_rst);


--AC1L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1
AC1L3 = AMPP_FUNCTION(!AC1_write1, !AC1_write2);


--AC1_write_valid is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid
--register power-up is low

AC1_write_valid = AMPP_FUNCTION(A1L158, AC1_td_shift[10], !A1L150, AC1L97);


--AC1L51 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0
AC1L51 = AMPP_FUNCTION(!U1_t_dav, !AC1_write_stalled, !AC1_rst2, !AC1L2, !AC1L3, !AC1_write_valid);


--HC2L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2
HC2L3 = !U1_wr_rfifo $ (((!U1L71) # ((!HC2_b_non_empty) # (!U1L72))));


--EB1_force_reload is nios_system:NiosII|nios_system_timer_0:timer_0|force_reload
--register power-up is low

EB1_force_reload = DFFEAS(EB1L49, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EB1L61 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~0
EB1L61 = (!EB1L43 & (!EB1_force_reload & !EB1L2));


--EB1L44 is nios_system:NiosII|nios_system_timer_0:timer_0|always0~0
EB1L44 = (EB1_force_reload) # (PC4_av_readdata_pre[0]);


--EB1L62 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~1
EB1L62 = (!EB1L43 & (!EB1_force_reload & !EB1L6));


--EB1L63 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~2
EB1L63 = (!EB1L43 & (!EB1_force_reload & !EB1L10));


--EB1L64 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~3
EB1L64 = (!EB1L43 & (!EB1_force_reload & !EB1L14));


--EB1L65 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~4
EB1L65 = (!EB1L43 & (!EB1_force_reload & !EB1L18));


--EB1L66 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~5
EB1L66 = (!EB1L43 & (!EB1_force_reload & !EB1L22));


--EB1L67 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~6
EB1L67 = (!EB1L43 & (!EB1_force_reload & !EB1L26));


--EB1L68 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~7
EB1L68 = (!EB1L43 & (!EB1_force_reload & !EB1L30));


--EB1L69 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~8
EB1L69 = (!EB1L43 & (!EB1_force_reload & !EB1L34));


--EB1L70 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~9
EB1L70 = (!EB1L43 & (!EB1_force_reload & !EB1L38));


--UE1L66 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22
UE1L66 = ( RE1_MonDReg[20] & ( (!SE1L2 & ((!A1L165) # ((GE1_break_readreg[20])))) # (SE1L2 & (((UE1_sr[22])))) ) ) # ( !RE1_MonDReg[20] & ( (!SE1L2 & (A1L165 & ((GE1_break_readreg[20])))) # (SE1L2 & (((UE1_sr[22])))) ) );


--UE1L67 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23
UE1L67 = ( RE1_MonDReg[19] & ( (!SE1L2 & ((!A1L165) # ((GE1_break_readreg[19])))) # (SE1L2 & (((UE1_sr[21])))) ) ) # ( !RE1_MonDReg[19] & ( (!SE1L2 & (A1L165 & ((GE1_break_readreg[19])))) # (SE1L2 & (((UE1_sr[21])))) ) );


--VC1L20 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~5
VC1L20 = (YD1_d_writedata[3] & MD1L2);


--GF2_altera_reset_synchronizer_int_chain[0] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

GF2_altera_reset_synchronizer_int_chain[0] = DFFEAS(GF2_altera_reset_synchronizer_int_chain[1], KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--JE1L6 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0
JE1L6 = ( JE1_monitor_error & ( (!TE1_take_action_ocimem_a) # (!TE1_jdo[25]) ) ) # ( !JE1_monitor_error & ( (FE1L14 & (BE1_writedata[1] & ((!TE1_take_action_ocimem_a) # (!TE1_jdo[25])))) ) );


--TE1_jdo[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]
--register power-up is low

TE1_jdo[23] = DFFEAS(UE1_sr[23], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--A1L176 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti
A1L176 = INPUT();


--JE1L8 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0
JE1L8 = ( TE1_jdo[23] & ( A1L176 & ( (!TE1_jdo[35] & (TE1L49 & TE1_jdo[34])) ) ) ) # ( TE1_jdo[23] & ( !A1L176 & ( ((!TE1_jdo[35] & (TE1L49 & TE1_jdo[34]))) # (JE1_monitor_go) ) ) ) # ( !TE1_jdo[23] & ( !A1L176 & ( JE1_monitor_go ) ) );


--BE1_writedata[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2]
--register power-up is low

BE1_writedata[2] = DFFEAS(VC1L22, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L134 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~3
RE1L134 = (!RE1_jtag_ram_access & ((BE1_writedata[2]))) # (RE1_jtag_ram_access & (RE1_MonDReg[2]));


--RE1L135 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~4
RE1L135 = (!RE1_jtag_ram_access & (BE1_writedata[3])) # (RE1_jtag_ram_access & ((RE1_MonDReg[3])));


--PC9_av_readdata_pre[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[1]
--register power-up is low

PC9_av_readdata_pre[1] = DFFEAS(EB1_readdata[1], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GD1L62 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~50
GD1L62 = (!NC8_mem[0][52] & (JD8L14 & (NC9_out_payload[1]))) # (NC8_mem[0][52] & (((JD8L14 & NC9_out_payload[1])) # (XC1_data_reg[1])));


--PC7_av_readdata_pre[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[1]
--register power-up is low

PC7_av_readdata_pre[1] = DFFEAS(AB1_readdata[1], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GD1L63 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~51
GD1L63 = (!PC7_read_latency_shift_reg[0] & (TC2L1 & (PC5_av_readdata_pre[1]))) # (PC7_read_latency_shift_reg[0] & (((TC2L1 & PC5_av_readdata_pre[1])) # (PC7_av_readdata_pre[1])));


--GD1L64 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~52
GD1L64 = ( GD1L77 & ( (!TC3L1) # ((!DF1_address_reg_a[0] & ((!DF1_ram_block1a1))) # (DF1_address_reg_a[0] & (!DF1_ram_block1a33))) ) );


--GD1L65 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~53
GD1L65 = ( GD1L63 & ( GD1L64 ) ) # ( !GD1L63 & ( GD1L64 & ( (!PC9_read_latency_shift_reg[0] & (XC1L36 & ((GD1L62)))) # (PC9_read_latency_shift_reg[0] & (((XC1L36 & GD1L62)) # (PC9_av_readdata_pre[1]))) ) ) ) # ( GD1L63 & ( !GD1L64 ) ) # ( !GD1L63 & ( !GD1L64 ) );


--AB1_readdata[2] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[2]
--register power-up is low

AB1_readdata[2] = DFFEAS(AB1_read_mux_out[2], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC1L34 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~14
XC1L34 = ((JD8L14 & NC9_out_payload[2])) # (XC1_data_reg[2]);


--R1L68 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~17
R1L68 = ( QB1_q_b[2] & ( GB1_right_audio_fifo_read_space[2] & ( (!YD1_W_alu_result[2] & (((R1_clear_read_fifos)) # (YD1_W_alu_result[3]))) # (YD1_W_alu_result[2] & ((!YD1_W_alu_result[3]) # ((QB2_q_b[2])))) ) ) ) # ( !QB1_q_b[2] & ( GB1_right_audio_fifo_read_space[2] & ( (!YD1_W_alu_result[2] & (!YD1_W_alu_result[3] & (R1_clear_read_fifos))) # (YD1_W_alu_result[2] & ((!YD1_W_alu_result[3]) # ((QB2_q_b[2])))) ) ) ) # ( QB1_q_b[2] & ( !GB1_right_audio_fifo_read_space[2] & ( (!YD1_W_alu_result[2] & (((R1_clear_read_fifos)) # (YD1_W_alu_result[3]))) # (YD1_W_alu_result[2] & (YD1_W_alu_result[3] & ((QB2_q_b[2])))) ) ) ) # ( !QB1_q_b[2] & ( !GB1_right_audio_fifo_read_space[2] & ( (!YD1_W_alu_result[2] & (!YD1_W_alu_result[3] & (R1_clear_read_fifos))) # (YD1_W_alu_result[2] & (YD1_W_alu_result[3] & ((QB2_q_b[2])))) ) ) );


--S1_control_reg[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[2]
--register power-up is low

S1_control_reg[2] = DFFEAS(S1L39, KF1_outclk_wire[0],  ,  , S1L32,  ,  ,  ,  );


--S1L88 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~11
S1L88 = ( WB1_shiftreg_data[3] & ( (!YD1_W_alu_result[2] & ((!YD1_W_alu_result[3] & (S1_control_reg[2])) # (YD1_W_alu_result[3] & ((S1_address_reg[2]))))) # (YD1_W_alu_result[2] & (YD1_W_alu_result[3])) ) ) # ( !WB1_shiftreg_data[3] & ( (!YD1_W_alu_result[2] & ((!YD1_W_alu_result[3] & (S1_control_reg[2])) # (YD1_W_alu_result[3] & ((S1_address_reg[2]))))) ) );


--S1L89 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~12
S1L89 = ( S1_readdata[2] & ( S1L88 ) ) # ( !S1_readdata[2] & ( S1L88 & ( (!YD1_W_alu_result[4] & (AD1L10 & (ZC1L12 & S1L28))) ) ) ) # ( S1_readdata[2] & ( !S1L88 & ( ((!AD1L10) # ((!ZC1L12) # (!S1L28))) # (YD1_W_alu_result[4]) ) ) );


--U1L75 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr~0
U1L75 = (!YD1_W_alu_result[2] & (ZC1L13 & (U1L64 & !HC1_b_full)));


--HC1L6 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0
HC1L6 = (!LC1_counter_reg_bit[2] & (!LC1_counter_reg_bit[1] & (!LC1_counter_reg_bit[5] & !LC1_counter_reg_bit[4])));


--HC1L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1
HC1L7 = (!LC1_counter_reg_bit[3] & (LC1_counter_reg_bit[0] & (U1L82 & HC1L6)));


--HC1L8 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2
HC1L8 = (((HC1_b_non_empty & !HC1L7)) # (U1_fifo_wr)) # (HC1_b_full);


--AC1L49 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0
AC1L49 = AMPP_FUNCTION(!U1_t_dav, !AC1_write_stalled, !AC1_rst2, !AC1L50Q, !AC1L3, !AC1_write_valid);


--AC1_td_shift[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]
--register power-up is low

AC1_td_shift[5] = AMPP_FUNCTION(A1L158, AC1L76, !A1L150, AC1L57);


--AC1_rdata[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]
--register power-up is low

AC1_rdata[2] = AMPP_FUNCTION(KF1_outclk_wire[0], JC1_q_b[2], !BB1_r_sync_rst, AC1L22);


--AC1L75 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8
AC1L75 = AMPP_FUNCTION(!AC1_count[9], !A1L156, !AC1L71, !AC1_td_shift[5], !AC1_rdata[2]);


--UE1L68 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24
UE1L68 = ( RE1_MonDReg[24] & ( (!SE1L2 & ((!A1L165) # ((GE1_break_readreg[24])))) # (SE1L2 & (((UE1_sr[26])))) ) ) # ( !RE1_MonDReg[24] & ( (!SE1L2 & (A1L165 & ((GE1_break_readreg[24])))) # (SE1L2 & (((UE1_sr[26])))) ) );


--UE1L69 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25
UE1L69 = ( GE1_break_readreg[4] & ( (!SE1L2 & (((RE1_MonDReg[4])) # (A1L165))) # (SE1L2 & (((UE1_sr[6])))) ) ) # ( !GE1_break_readreg[4] & ( (!SE1L2 & (!A1L165 & (RE1_MonDReg[4]))) # (SE1L2 & (((UE1_sr[6])))) ) );


--TE1_jdo[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]
--register power-up is low

TE1_jdo[6] = DFFEAS(UE1_sr[6], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--RE1L86 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5
RE1L86 = ( TE1_jdo[6] & ( (((RE1_jtag_ram_rd_d1 & CF1_q_a[3])) # (RE1L83)) # (TE1_take_action_ocimem_b) ) ) # ( !TE1_jdo[6] & ( (!TE1_take_action_ocimem_b & (((RE1_jtag_ram_rd_d1 & CF1_q_a[3])) # (RE1L83))) ) );


--WE4_din_s1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1
--register power-up is low

WE4_din_s1 = DFFEAS(SE1L3, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--WE5_din_s1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1
--register power-up is low

WE5_din_s1 = DFFEAS(SE1_virtual_state_uir, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1_MonDReg[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]
--register power-up is low

RE1_MonDReg[26] = DFFEAS(RE1L90, KF1_outclk_wire[0],  ,  , RE1L50,  ,  ,  ,  );


--UE1L70 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26
UE1L70 = ( RE1_MonDReg[26] & ( (!SE1L2 & ((!A1L165) # ((GE1_break_readreg[26])))) # (SE1L2 & (((UE1_sr[28])))) ) ) # ( !RE1_MonDReg[26] & ( (!SE1L2 & (A1L165 & ((GE1_break_readreg[26])))) # (SE1L2 & (((UE1_sr[28])))) ) );


--UE1L71 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27
UE1L71 = ( RE1_MonDReg[25] & ( (!SE1L2 & ((!A1L165) # ((GE1_break_readreg[25])))) # (SE1L2 & (((UE1_sr[27])))) ) ) # ( !RE1_MonDReg[25] & ( (!SE1L2 & (A1L165 & ((GE1_break_readreg[25])))) # (SE1L2 & (((UE1_sr[27])))) ) );


--UE1L72 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28
UE1L72 = ( RE1_MonDReg[27] & ( (!SE1L2 & ((!A1L165) # ((GE1_break_readreg[27])))) # (SE1L2 & (((UE1_sr[29])))) ) ) # ( !RE1_MonDReg[27] & ( (!SE1L2 & (A1L165 & ((GE1_break_readreg[27])))) # (SE1L2 & (((UE1_sr[29])))) ) );


--UE1_sr[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31]
--register power-up is low

UE1_sr[31] = DFFEAS(UE1L81, A1L184,  ,  ,  ,  ,  ,  ,  );


--UE1_sr[33] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33]
--register power-up is low

UE1_sr[33] = DFFEAS(UE1L83, A1L184,  ,  , UE1L28,  ,  ,  ,  );


--YD1L583 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[31]~8
YD1L583 = ( DE2_q_b[31] & ( (!YD1L278 & (((DE2_q_b[7])))) # (YD1L278 & ((!YD1L280) # ((DE2_q_b[15])))) ) ) # ( !DE2_q_b[31] & ( (!YD1L278 & (((DE2_q_b[7])))) # (YD1L278 & (YD1L280 & ((DE2_q_b[15])))) ) );


--WB1L76 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~11
WB1L76 = ( WB1_shiftreg_data[22] & ( ((!WB1L41 & ((!WB1L40) # (S1L3)))) # (WB1L69) ) ) # ( !WB1_shiftreg_data[22] & ( ((S1L3 & (WB1L40 & !WB1L41))) # (WB1L69) ) );


--UB1L32 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out~0
UB1L32 = ( !S1_internal_reset & ( !UB1_rom_address[5] & ( (!UB1_rom_address[4] & ((!UB1_rom_address[3]) # ((!UB1_rom_address[1] & !UB1_rom_address[2])))) ) ) );


--WB1L129 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~5
WB1L129 = (!WB1L9 & (!WB1_s_serial_protocol.STATE_1_INITIALIZE & WB1_shiftreg_mask[22]));


--GF1_altera_reset_synchronizer_int_chain[0] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

GF1_altera_reset_synchronizer_int_chain[0] = DFFEAS(GF1_altera_reset_synchronizer_int_chain[1], KF1_outclk_wire[0], !BB1L10,  ,  ,  ,  ,  ,  );


--JE1_resetrequest is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest
--register power-up is low

JE1_resetrequest = DFFEAS(TE1_jdo[22], KF1_outclk_wire[0],  ,  , TE1_take_action_ocimem_a,  ,  ,  ,  );


--BB1L10 is nios_system:NiosII|altera_reset_controller:rst_controller|merged_reset~0
BB1L10 = (!KF1_locked_wire[0]) # (JE1_resetrequest);


--HB1L96 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~8
HB1L96 = ( HB1_data_out_shift_reg[9] & ( (!HB1_read_left_channel & ((!HB1L122) # ((QB4_q_b[10])))) # (HB1_read_left_channel & (((QB3_q_b[10])))) ) ) # ( !HB1_data_out_shift_reg[9] & ( (!HB1_read_left_channel & (HB1L122 & ((QB4_q_b[10])))) # (HB1_read_left_channel & (((QB3_q_b[10])))) ) );


--SW[3] is SW[3]
SW[3] = INPUT();


--AB1_edge_capture[3] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[3]
--register power-up is low

AB1_edge_capture[3] = DFFEAS(AB1L31, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1_read_mux_out[3] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[3]
AB1_read_mux_out[3] = (!YD1_W_alu_result[2] & (!YD1_W_alu_result[3] & (SW[3]))) # (YD1_W_alu_result[2] & (YD1_W_alu_result[3] & ((AB1_edge_capture[3]))));


--W1_za_data[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[3]
--register power-up is low

W1_za_data[3] = DFFEAS(DRAM_DQ[3], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC1_wdata[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]
--register power-up is low

AC1_wdata[3] = AMPP_FUNCTION(A1L158, AC1_td_shift[7], !A1L150, AC1L85);


--WB1L77 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~12
WB1L77 = ( S1_data_reg[3] & ( UB1_data_out[4] & ( ((!WB1L9 & WB1_shiftreg_data[3])) # (WB1_s_serial_protocol.STATE_1_INITIALIZE) ) ) ) # ( !S1_data_reg[3] & ( UB1_data_out[4] & ( (!WB1_s_serial_protocol.STATE_1_INITIALIZE & (((!WB1L9 & WB1_shiftreg_data[3])))) # (WB1_s_serial_protocol.STATE_1_INITIALIZE & (!UB1_auto_init_complete)) ) ) ) # ( S1_data_reg[3] & ( !UB1_data_out[4] & ( (!WB1_s_serial_protocol.STATE_1_INITIALIZE & (((!WB1L9 & WB1_shiftreg_data[3])))) # (WB1_s_serial_protocol.STATE_1_INITIALIZE & (UB1_auto_init_complete)) ) ) ) # ( !S1_data_reg[3] & ( !UB1_data_out[4] & ( (!WB1L9 & (!WB1_s_serial_protocol.STATE_1_INITIALIZE & WB1_shiftreg_data[3])) ) ) );


--RE1_MonDReg[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]
--register power-up is low

RE1_MonDReg[11] = DFFEAS(RE1L91, KF1_outclk_wire[0],  ,  , RE1L50,  ,  ,  ,  );


--BE1_writedata[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11]
--register power-up is low

BE1_writedata[11] = DFFEAS(VC1L23, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L143 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~5
RE1L143 = (!RE1_jtag_ram_access & ((BE1_writedata[11]))) # (RE1_jtag_ram_access & (RE1_MonDReg[11]));


--BE1_byteenable[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1]
--register power-up is low

BE1_byteenable[1] = DFFEAS(VC1_src_data[33], KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L128 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~1
RE1L128 = (BE1_byteenable[1]) # (RE1_jtag_ram_access);


--RE1_MonDReg[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]
--register power-up is low

RE1_MonDReg[12] = DFFEAS(RE1L92, KF1_outclk_wire[0],  ,  , RE1L50,  ,  ,  ,  );


--BE1_writedata[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12]
--register power-up is low

BE1_writedata[12] = DFFEAS(VC1L24, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L144 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~6
RE1L144 = (!RE1_jtag_ram_access & ((BE1_writedata[12]))) # (RE1_jtag_ram_access & (RE1_MonDReg[12]));


--BE1_writedata[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13]
--register power-up is low

BE1_writedata[13] = DFFEAS(VC1L25, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L145 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~7
RE1L145 = (!RE1_jtag_ram_access & ((BE1_writedata[13]))) # (RE1_jtag_ram_access & (RE1_MonDReg[13]));


--BE1_writedata[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14]
--register power-up is low

BE1_writedata[14] = DFFEAS(VC1L26, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L146 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~8
RE1L146 = (!RE1_jtag_ram_access & ((BE1_writedata[14]))) # (RE1_jtag_ram_access & (RE1_MonDReg[14]));


--BE1_writedata[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15]
--register power-up is low

BE1_writedata[15] = DFFEAS(VC1L27, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L147 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~9
RE1L147 = (!RE1_jtag_ram_access & ((BE1_writedata[15]))) # (RE1_jtag_ram_access & (RE1_MonDReg[15]));


--BE1_writedata[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16]
--register power-up is low

BE1_writedata[16] = DFFEAS(VC1L28, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L148 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~10
RE1L148 = (!RE1_jtag_ram_access & ((BE1_writedata[16]))) # (RE1_jtag_ram_access & (RE1_MonDReg[16]));


--BE1_byteenable[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2]
--register power-up is low

BE1_byteenable[2] = DFFEAS(VC1_src_data[34], KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L129 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~2
RE1L129 = (BE1_byteenable[2]) # (RE1_jtag_ram_access);


--RE1_MonDReg[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]
--register power-up is low

RE1_MonDReg[5] = DFFEAS(RE1L104, KF1_outclk_wire[0],  ,  , RE1L50,  ,  ,  ,  );


--BE1_writedata[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5]
--register power-up is low

BE1_writedata[5] = DFFEAS(VC1L29, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L137 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~11
RE1L137 = (!RE1_jtag_ram_access & ((BE1_writedata[5]))) # (RE1_jtag_ram_access & (RE1_MonDReg[5]));


--RE1_MonDReg[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]
--register power-up is low

RE1_MonDReg[8] = DFFEAS(RE1L94, KF1_outclk_wire[0],  ,  , !TE1L50,  ,  ,  ,  );


--BE1_writedata[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8]
--register power-up is low

BE1_writedata[8] = DFFEAS(VC1L30, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L140 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~12
RE1L140 = (!RE1_jtag_ram_access & ((BE1_writedata[8]))) # (RE1_jtag_ram_access & (RE1_MonDReg[8]));


--SW[4] is SW[4]
SW[4] = INPUT();


--AB1_edge_capture[4] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[4]
--register power-up is low

AB1_edge_capture[4] = DFFEAS(AB1L32, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1_read_mux_out[4] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[4]
AB1_read_mux_out[4] = (!YD1_W_alu_result[2] & (!YD1_W_alu_result[3] & (SW[4]))) # (YD1_W_alu_result[2] & (YD1_W_alu_result[3] & ((AB1_edge_capture[4]))));


--W1_za_data[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[4]
--register power-up is low

W1_za_data[4] = DFFEAS(DRAM_DQ[4], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC1_wdata[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]
--register power-up is low

AC1_wdata[4] = AMPP_FUNCTION(A1L158, AC1_td_shift[8], !A1L150, AC1L85);


--WB1L78 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~13
WB1L78 = ( S1_data_reg[4] & ( UB1_data_out[5] & ( ((!WB1L9 & WB1_shiftreg_data[4])) # (WB1_s_serial_protocol.STATE_1_INITIALIZE) ) ) ) # ( !S1_data_reg[4] & ( UB1_data_out[5] & ( (!WB1_s_serial_protocol.STATE_1_INITIALIZE & (((!WB1L9 & WB1_shiftreg_data[4])))) # (WB1_s_serial_protocol.STATE_1_INITIALIZE & (!UB1_auto_init_complete)) ) ) ) # ( S1_data_reg[4] & ( !UB1_data_out[5] & ( (!WB1_s_serial_protocol.STATE_1_INITIALIZE & (((!WB1L9 & WB1_shiftreg_data[4])))) # (WB1_s_serial_protocol.STATE_1_INITIALIZE & (UB1_auto_init_complete)) ) ) ) # ( !S1_data_reg[4] & ( !UB1_data_out[5] & ( (!WB1L9 & (!WB1_s_serial_protocol.STATE_1_INITIALIZE & WB1_shiftreg_data[4])) ) ) );


--BE1_writedata[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10]
--register power-up is low

BE1_writedata[10] = DFFEAS(VC1L31, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L142 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~13
RE1L142 = (!RE1_jtag_ram_access & ((BE1_writedata[10]))) # (RE1_jtag_ram_access & (RE1_MonDReg[10]));


--W1_za_data[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[6]
--register power-up is low

W1_za_data[6] = DFFEAS(DRAM_DQ[6], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SW[6] is SW[6]
SW[6] = INPUT();


--AB1_edge_capture[6] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[6]
--register power-up is low

AB1_edge_capture[6] = DFFEAS(AB1L33, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1_read_mux_out[6] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[6]
AB1_read_mux_out[6] = (!YD1_W_alu_result[2] & (!YD1_W_alu_result[3] & (SW[6]))) # (YD1_W_alu_result[2] & (YD1_W_alu_result[3] & ((AB1_edge_capture[6]))));


--AC1_wdata[6] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]
--register power-up is low

AC1_wdata[6] = AMPP_FUNCTION(A1L158, AC1_td_shift[10], !A1L150, AC1L85);


--WB1L79 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~14
WB1L79 = ( S1_data_reg[6] & ( UB1_data_out[7] & ( ((!WB1L9 & WB1_shiftreg_data[6])) # (WB1_s_serial_protocol.STATE_1_INITIALIZE) ) ) ) # ( !S1_data_reg[6] & ( UB1_data_out[7] & ( (!WB1_s_serial_protocol.STATE_1_INITIALIZE & (((!WB1L9 & WB1_shiftreg_data[6])))) # (WB1_s_serial_protocol.STATE_1_INITIALIZE & (!UB1_auto_init_complete)) ) ) ) # ( S1_data_reg[6] & ( !UB1_data_out[7] & ( (!WB1_s_serial_protocol.STATE_1_INITIALIZE & (((!WB1L9 & WB1_shiftreg_data[6])))) # (WB1_s_serial_protocol.STATE_1_INITIALIZE & (UB1_auto_init_complete)) ) ) ) # ( !S1_data_reg[6] & ( !UB1_data_out[7] & ( (!WB1L9 & (!WB1_s_serial_protocol.STATE_1_INITIALIZE & WB1_shiftreg_data[6])) ) ) );


--SW[5] is SW[5]
SW[5] = INPUT();


--AB1_edge_capture[5] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[5]
--register power-up is low

AB1_edge_capture[5] = DFFEAS(AB1L34, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1_read_mux_out[5] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[5]
AB1_read_mux_out[5] = (!YD1_W_alu_result[2] & (!YD1_W_alu_result[3] & (SW[5]))) # (YD1_W_alu_result[2] & (YD1_W_alu_result[3] & ((AB1_edge_capture[5]))));


--W1_za_data[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[5]
--register power-up is low

W1_za_data[5] = DFFEAS(DRAM_DQ[5], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC1_wdata[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]
--register power-up is low

AC1_wdata[5] = AMPP_FUNCTION(A1L158, AC1_td_shift[9], !A1L150, AC1L85);


--WB1L80 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~15
WB1L80 = ( S1_data_reg[5] & ( UB1_data_out[6] & ( ((!WB1L9 & WB1_shiftreg_data[5])) # (WB1_s_serial_protocol.STATE_1_INITIALIZE) ) ) ) # ( !S1_data_reg[5] & ( UB1_data_out[6] & ( (!WB1_s_serial_protocol.STATE_1_INITIALIZE & (((!WB1L9 & WB1_shiftreg_data[5])))) # (WB1_s_serial_protocol.STATE_1_INITIALIZE & (!UB1_auto_init_complete)) ) ) ) # ( S1_data_reg[5] & ( !UB1_data_out[6] & ( (!WB1_s_serial_protocol.STATE_1_INITIALIZE & (((!WB1L9 & WB1_shiftreg_data[5])))) # (WB1_s_serial_protocol.STATE_1_INITIALIZE & (UB1_auto_init_complete)) ) ) ) # ( !S1_data_reg[5] & ( !UB1_data_out[6] & ( (!WB1L9 & (!WB1_s_serial_protocol.STATE_1_INITIALIZE & WB1_shiftreg_data[5])) ) ) );


--RE1_MonDReg[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]
--register power-up is low

RE1_MonDReg[9] = DFFEAS(RE1L95, KF1_outclk_wire[0],  ,  , RE1L50,  ,  ,  ,  );


--BE1_writedata[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9]
--register power-up is low

BE1_writedata[9] = DFFEAS(VC1L32, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L141 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~14
RE1L141 = (!RE1_jtag_ram_access & ((BE1_writedata[9]))) # (RE1_jtag_ram_access & (RE1_MonDReg[9]));


--BE1_writedata[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24]
--register power-up is low

BE1_writedata[24] = DFFEAS(VC1L33, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L156 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~15
RE1L156 = (!RE1_jtag_ram_access & ((BE1_writedata[24]))) # (RE1_jtag_ram_access & (RE1_MonDReg[24]));


--BE1_byteenable[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3]
--register power-up is low

BE1_byteenable[3] = DFFEAS(VC1_src_data[35], KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L130 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~3
RE1L130 = (BE1_byteenable[3]) # (RE1_jtag_ram_access);


--BE1_writedata[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21]
--register power-up is low

BE1_writedata[21] = DFFEAS(VC1L34, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L153 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~16
RE1L153 = (!RE1_jtag_ram_access & ((BE1_writedata[21]))) # (RE1_jtag_ram_access & (RE1_MonDReg[21]));


--RE1_MonDReg[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]
--register power-up is low

RE1_MonDReg[29] = DFFEAS(RE1L100, KF1_outclk_wire[0],  ,  , RE1L50,  ,  ,  ,  );


--BE1_writedata[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29]
--register power-up is low

BE1_writedata[29] = DFFEAS(VC1L35, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L161 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~17
RE1L161 = (!RE1_jtag_ram_access & ((BE1_writedata[29]))) # (RE1_jtag_ram_access & (RE1_MonDReg[29]));


--W1_za_data[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[9]
--register power-up is low

W1_za_data[9] = DFFEAS(DRAM_DQ[9], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BE1_writedata[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25]
--register power-up is low

BE1_writedata[25] = DFFEAS(VC1L36, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L157 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~18
RE1L157 = (!RE1_jtag_ram_access & ((BE1_writedata[25]))) # (RE1_jtag_ram_access & (RE1_MonDReg[25]));


--W1_za_data[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[2]
--register power-up is low

W1_za_data[2] = DFFEAS(DRAM_DQ[2], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BE1_writedata[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22]
--register power-up is low

BE1_writedata[22] = DFFEAS(VC1L37, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L154 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~19
RE1L154 = (!RE1_jtag_ram_access & ((BE1_writedata[22]))) # (RE1_jtag_ram_access & (RE1_MonDReg[22]));


--BE1_writedata[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23]
--register power-up is low

BE1_writedata[23] = DFFEAS(VC1L38, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L155 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~20
RE1L155 = (!RE1_jtag_ram_access & ((BE1_writedata[23]))) # (RE1_jtag_ram_access & (RE1_MonDReg[23]));


--BE1_writedata[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26]
--register power-up is low

BE1_writedata[26] = DFFEAS(VC1L39, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L158 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~21
RE1L158 = (!RE1_jtag_ram_access & ((BE1_writedata[26]))) # (RE1_jtag_ram_access & (RE1_MonDReg[26]));


--W1_za_data[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[7]
--register power-up is low

W1_za_data[7] = DFFEAS(DRAM_DQ[7], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BE1_writedata[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27]
--register power-up is low

BE1_writedata[27] = DFFEAS(VC1L40, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L159 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~22
RE1L159 = (!RE1_jtag_ram_access & ((BE1_writedata[27]))) # (RE1_jtag_ram_access & (RE1_MonDReg[27]));


--YD1L506 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[30]~31
YD1L506 = (!YD1_R_ctrl_shift_rot_right & ((YD1_E_shift_rot_result[29]))) # (YD1_R_ctrl_shift_rot_right & (YD1_E_shift_rot_result[31]));


--YD1L379 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[27]~28
YD1L379 = ( YD1L226 & ( (!YD1_R_ctrl_shift_rot & ((!YD1_R_ctrl_logic) # ((YD1L425)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[27])))) ) ) # ( !YD1L226 & ( (!YD1_R_ctrl_shift_rot & (YD1_R_ctrl_logic & ((YD1L425)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[27])))) ) );


--BE1_writedata[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30]
--register power-up is low

BE1_writedata[30] = DFFEAS(VC1L41, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L162 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~23
RE1L162 = (!RE1_jtag_ram_access & ((BE1_writedata[30]))) # (RE1_jtag_ram_access & (RE1_MonDReg[30]));


--W1_za_data[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[10]
--register power-up is low

W1_za_data[10] = DFFEAS(DRAM_DQ[10], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_za_data[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[8]
--register power-up is low

W1_za_data[8] = DFFEAS(DRAM_DQ[8], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BE1_writedata[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28]
--register power-up is low

BE1_writedata[28] = DFFEAS(VC1L42, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L160 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~24
RE1L160 = (!RE1_jtag_ram_access & ((BE1_writedata[28]))) # (RE1_jtag_ram_access & (RE1_MonDReg[28]));


--BE1_writedata[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17]
--register power-up is low

BE1_writedata[17] = DFFEAS(VC1L43, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L149 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~25
RE1L149 = (!RE1_jtag_ram_access & ((BE1_writedata[17]))) # (RE1_jtag_ram_access & (RE1_MonDReg[17]));


--W1_za_data[13] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[13]
--register power-up is low

W1_za_data[13] = DFFEAS(DRAM_DQ[13], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BE1_writedata[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19]
--register power-up is low

BE1_writedata[19] = DFFEAS(VC1L44, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L151 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~26
RE1L151 = (!RE1_jtag_ram_access & ((BE1_writedata[19]))) # (RE1_jtag_ram_access & (RE1_MonDReg[19]));


--RE1_MonDReg[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]
--register power-up is low

RE1_MonDReg[18] = DFFEAS(RE1L96, KF1_outclk_wire[0],  ,  , RE1L50,  ,  ,  ,  );


--BE1_writedata[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18]
--register power-up is low

BE1_writedata[18] = DFFEAS(VC1L45, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L150 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~27
RE1L150 = (!RE1_jtag_ram_access & ((BE1_writedata[18]))) # (RE1_jtag_ram_access & (RE1_MonDReg[18]));


--W1_za_data[14] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[14]
--register power-up is low

W1_za_data[14] = DFFEAS(DRAM_DQ[14], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L89 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|woverflow~0
U1L89 = ( U1_woverflow & ( ((!ZC1L13) # ((!U1L64) # (HC1_b_full))) # (YD1_W_alu_result[2]) ) ) # ( !U1_woverflow & ( (!YD1_W_alu_result[2] & (ZC1L13 & (U1L64 & HC1_b_full))) ) );


--BE1_writedata[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20]
--register power-up is low

BE1_writedata[20] = DFFEAS(VC1L46, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L152 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~28
RE1L152 = (!RE1_jtag_ram_access & ((BE1_writedata[20]))) # (RE1_jtag_ram_access & (RE1_MonDReg[20]));


--W1_za_data[15] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[15]
--register power-up is low

W1_za_data[15] = DFFEAS(DRAM_DQ[15], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L86 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|rvalid~1
U1L86 = (!U1L73 & ((U1_rvalid))) # (U1L73 & (HC2_b_non_empty));


--W1_za_data[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[1]
--register power-up is low

W1_za_data[1] = DFFEAS(DRAM_DQ[1], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BE1_writedata[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7]
--register power-up is low

BE1_writedata[7] = DFFEAS(VC1L47, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L139 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~29
RE1L139 = (!RE1_jtag_ram_access & ((BE1_writedata[7]))) # (RE1_jtag_ram_access & (RE1_MonDReg[7]));


--BE1_writedata[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6]
--register power-up is low

BE1_writedata[6] = DFFEAS(VC1L48, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L138 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~30
RE1L138 = (!RE1_jtag_ram_access & ((BE1_writedata[6]))) # (RE1_jtag_ram_access & (RE1_MonDReg[6]));


--SW[7] is SW[7]
SW[7] = INPUT();


--AB1_edge_capture[7] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[7]
--register power-up is low

AB1_edge_capture[7] = DFFEAS(AB1L35, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1_read_mux_out[7] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[7]
AB1_read_mux_out[7] = (!YD1_W_alu_result[2] & (!YD1_W_alu_result[3] & (SW[7]))) # (YD1_W_alu_result[2] & (YD1_W_alu_result[3] & ((AB1_edge_capture[7]))));


--AC1_wdata[7] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]
--register power-up is low

AC1_wdata[7] = AMPP_FUNCTION(A1L158, A1L159, !A1L150, AC1L85);


--WB1L81 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~16
WB1L81 = ( S1_data_reg[7] & ( UB1_data_out[8] & ( ((!WB1L9 & WB1_shiftreg_data[7])) # (WB1_s_serial_protocol.STATE_1_INITIALIZE) ) ) ) # ( !S1_data_reg[7] & ( UB1_data_out[8] & ( (!WB1_s_serial_protocol.STATE_1_INITIALIZE & (((!WB1L9 & WB1_shiftreg_data[7])))) # (WB1_s_serial_protocol.STATE_1_INITIALIZE & (!UB1_auto_init_complete)) ) ) ) # ( S1_data_reg[7] & ( !UB1_data_out[8] & ( (!WB1_s_serial_protocol.STATE_1_INITIALIZE & (((!WB1L9 & WB1_shiftreg_data[7])))) # (WB1_s_serial_protocol.STATE_1_INITIALIZE & (UB1_auto_init_complete)) ) ) ) # ( !S1_data_reg[7] & ( !UB1_data_out[8] & ( (!WB1L9 & (!WB1_s_serial_protocol.STATE_1_INITIALIZE & WB1_shiftreg_data[7])) ) ) );


--R1L16 is nios_system:NiosII|nios_system_audio_0:audio_0|read_interrupt~0
R1L16 = (!GB1_right_audio_fifo_read_space[7] & (!GB1_left_audio_fifo_read_space[7] & ((!GB1_left_audio_fifo_read_space[5]) # (!GB1_left_audio_fifo_read_space[6]))));


--R1L17 is nios_system:NiosII|nios_system_audio_0:audio_0|read_interrupt~1
R1L17 = (R1_read_interrupt_en & ((!R1L16) # ((GB1_right_audio_fifo_read_space[6] & GB1_right_audio_fifo_read_space[5]))));


--UB1L12 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|auto_init_error~0
UB1L12 = ((UB1L7 & !S1_ack)) # (UB1_auto_init_error);


--WB1L53 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[15]~17
WB1L53 = (WB1_s_serial_protocol.STATE_1_INITIALIZE & ((!UB1_auto_init_complete) # (S1L3)));


--WB1L54 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[15]~18
WB1L54 = (UB1_auto_init_complete & WB1_s_serial_protocol.STATE_1_INITIALIZE);


--WB1L82 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~19
WB1L82 = ( WB1L53 & ( WB1L54 & ( S1_data_reg[8] ) ) ) # ( !WB1L53 & ( WB1L54 & ( S1_address_for_transfer[0] ) ) ) # ( WB1L53 & ( !WB1L54 & ( UB1_data_out[10] ) ) ) # ( !WB1L53 & ( !WB1L54 & ( WB1_shiftreg_data[9] ) ) );


--WB1L55 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[15]~20
WB1L55 = ( S1L64 & ( WB1L9 ) ) # ( !S1L64 & ( WB1L9 ) ) # ( S1L64 & ( !WB1L9 & ( ((AD1L11 & (ZC1L13 & S1L28))) # (BB1_r_sync_rst) ) ) ) # ( !S1L64 & ( !WB1L9 & ( BB1_r_sync_rst ) ) );


--R1_write_interrupt_en is nios_system:NiosII|nios_system_audio_0:audio_0|write_interrupt_en
--register power-up is low

R1_write_interrupt_en = DFFEAS(R1L72, KF1_outclk_wire[0],  ,  , R1L14,  ,  ,  ,  );


--R1L73 is nios_system:NiosII|nios_system_audio_0:audio_0|write_interrupt~0
R1L73 = (!HB1_right_channel_fifo_write_space[7] & (!HB1_left_channel_fifo_write_space[7] & ((!HB1_left_channel_fifo_write_space[5]) # (!HB1_left_channel_fifo_write_space[6]))));


--R1L74 is nios_system:NiosII|nios_system_audio_0:audio_0|write_interrupt~1
R1L74 = (R1_write_interrupt_en & ((!R1L73) # ((HB1_right_channel_fifo_write_space[5] & HB1_right_channel_fifo_write_space[6]))));


--U1L62 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ac~0
U1L62 = (!AC1L52Q & !AC1L50Q);


--U1L63 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ac~1
U1L63 = ( U1_ac & ( U1L62 & ( (!YD1_W_alu_result[2]) # ((!ZC1L13) # ((!U1L64) # (!YD1_d_writedata[10]))) ) ) ) # ( U1_ac & ( !U1L62 ) ) # ( !U1_ac & ( !U1L62 ) );


--W1_za_data[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[11]
--register power-up is low

W1_za_data[11] = DFFEAS(DRAM_DQ[11], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_za_data[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[12]
--register power-up is low

W1_za_data[12] = DFFEAS(DRAM_DQ[12], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L396 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~0
YD1L396 = ( YD1L609 & ( (!YD1L590 & (!YD1L592 & !YD1L593)) ) ) # ( !YD1L609 & ( (!YD1L592 & (!YD1L593 & ((!YD1L590) # (!YD1L607)))) ) );


--YD1L397 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~1
YD1L397 = (YD1_R_valid & (((!YD1L396) # (YD1L604)) # (YD1L598)));


--YD1L381 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[29]~29
YD1L381 = ( YD1L230 & ( (!YD1_R_ctrl_shift_rot & ((!YD1_R_ctrl_logic) # ((YD1L427)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[29])))) ) ) # ( !YD1L230 & ( (!YD1_R_ctrl_shift_rot & (YD1_R_ctrl_logic & (YD1L427))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[29])))) ) );


--YD1L380 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[28]~30
YD1L380 = ( YD1L234 & ( (!YD1_R_ctrl_shift_rot & ((!YD1_R_ctrl_logic) # ((YD1L426)))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[28])))) ) ) # ( !YD1L234 & ( (!YD1_R_ctrl_shift_rot & (YD1_R_ctrl_logic & (YD1L426))) # (YD1_R_ctrl_shift_rot & (((YD1_E_shift_rot_result[28])))) ) );


--YD1L383 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[31]~31
YD1L383 = ( YD1_E_shift_rot_result[31] & ( ((!YD1_R_ctrl_logic & ((YD1L218))) # (YD1_R_ctrl_logic & (YD1L429))) # (YD1_R_ctrl_shift_rot) ) ) # ( !YD1_E_shift_rot_result[31] & ( (!YD1_R_ctrl_shift_rot & ((!YD1_R_ctrl_logic & ((YD1L218))) # (YD1_R_ctrl_logic & (YD1L429)))) ) );


--YD1L382 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[30]~32
YD1L382 = ( YD1_E_shift_rot_result[30] & ( ((!YD1_R_ctrl_logic & ((YD1L222))) # (YD1_R_ctrl_logic & (YD1L428))) # (YD1_R_ctrl_shift_rot) ) ) # ( !YD1_E_shift_rot_result[30] & ( (!YD1_R_ctrl_shift_rot & ((!YD1_R_ctrl_logic & ((YD1L222))) # (YD1_R_ctrl_logic & (YD1L428)))) ) );


--UE1L73 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29
UE1L73 = ( RE1_MonDReg[17] & ( (!SE1L2 & ((!A1L165) # ((GE1_break_readreg[17])))) # (SE1L2 & (((UE1_sr[19])))) ) ) # ( !RE1_MonDReg[17] & ( (!SE1L2 & (A1L165 & ((GE1_break_readreg[17])))) # (SE1L2 & (((UE1_sr[19])))) ) );


--TE1_jdo[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]
--register power-up is low

TE1_jdo[16] = DFFEAS(UE1_sr[16], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--RE1L87 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6
RE1L87 = (!RE1_MonAReg[3] & (!RE1_jtag_ram_rd_d1 & (!RE1_MonAReg[2] $ (RE1_MonAReg[4]))));


--RE1L88 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7
RE1L88 = ( RE1L87 & ( (!TE1_take_action_ocimem_b) # (TE1_jdo[19]) ) ) # ( !RE1L87 & ( (!TE1_take_action_ocimem_b & (RE1_jtag_ram_rd_d1 & ((CF1_q_a[16])))) # (TE1_take_action_ocimem_b & (((TE1_jdo[19])))) ) );


--W1_rd_valid[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]
--register power-up is low

W1_rd_valid[1] = DFFEAS(W1_rd_valid[0], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC8L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always4~0
NC8L5 = (!NC8_mem_used[4]) # (MC8L2);


--NC8_mem[5][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][52]
--register power-up is low

NC8_mem[5][52] = DFFEAS(NC8L41, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC8L35 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][52]~4
NC8L35 = (!NC8L5 & (((NC8_mem[4][52])))) # (NC8L5 & ((!NC8_mem_used[5]) # ((NC8_mem[5][52]))));


--AB1_d2_data_in[0] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[0]
--register power-up is low

AB1_d2_data_in[0] = DFFEAS(AB1_d1_data_in[0], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1_d1_data_in[0] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[0]
--register power-up is low

AB1_d1_data_in[0] = DFFEAS(SW[0], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1L28 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture_wr_strobe~0
AB1L28 = (AC1_rst1 & (ZC1L13 & (S1L1 & !PC7_wait_latency_counter[0])));


--AB1L29 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture_wr_strobe~1
AB1L29 = ( AB1L28 & ( (YD1_W_alu_result[4] & (AD1L9 & (!NC7_mem_used[1] & !PC7_wait_latency_counter[1]))) ) );


--AB1L30 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~0
AB1L30 = (!AB1L29 & (((!AB1_d2_data_in[0] & AB1_d1_data_in[0])) # (AB1_edge_capture[0])));


--NB2L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~0
NB2L1 = ( SB2_counter_reg_bit[2] & ( (SB2_counter_reg_bit[3] & (SB2_counter_reg_bit[6] & (SB2_counter_reg_bit[5] & SB2_counter_reg_bit[4]))) ) );


--NB2L2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~1
NB2L2 = ( GB1L1 & ( (!NB2_full_dff & ((!SB2_counter_reg_bit[0]) # ((!SB2_counter_reg_bit[1]) # (!NB2L1)))) ) ) # ( !GB1L1 & ( !NB2_full_dff ) );


--NB2L3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~2
NB2L3 = ( GB1L3 & ( !NB2L2 & ( (!YD1_W_alu_result[4]) # ((!AD1L10) # ((!GB1L2) # (NC1_mem_used[1]))) ) ) ) # ( !GB1L3 & ( !NB2L2 ) );


--R1L9 is nios_system:NiosII|nios_system_audio_0:audio_0|done_adc_channel_sync~0
R1L9 = ((FB2_cur_test_clk & !FB2_last_test_clk)) # (R1_done_adc_channel_sync);


--AUD_ADCDAT is AUD_ADCDAT
AUD_ADCDAT = INPUT();


--GB1L19 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[9]~0
GB1L19 = ((!FB1_last_test_clk & (FB1_cur_test_clk & KB1_counting))) # (R1L7);


--TB2L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0
TB2L1 = (GB1L1) # (R1L7);


--GB1L6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~5
GB1L6 = ( GB1L3 & ( (YD1_W_alu_result[4] & (AD1L10 & (!NC1_mem_used[1] & GB1L2))) ) );


--NB2L11 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]~0
NB2L11 = (!R1L7 & ((!GB1L6 & (NB2_low_addressa[0])) # (GB1L6 & ((!NB2_rd_ptr_lsb)))));


--NB2_usedw_is_1_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_1_dff
--register power-up is low

NB2_usedw_is_1_dff = DFFEAS(NB2L38, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB2_usedw_is_0_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_0_dff
--register power-up is low

NB2_usedw_is_0_dff = DFFEAS(NB2L37, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB2L7 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff~0
NB2L7 = ( NB2_usedw_is_0_dff & ( (!R1L7 & ((!GB1L6) # (!NB2_usedw_is_1_dff))) ) ) # ( !NB2_usedw_is_0_dff & ( (GB1L6 & (!R1L7 & (!GB1L1 & !NB2_usedw_is_1_dff))) ) );


--NB2L32 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~0
NB2L32 = (!NB2_rd_ptr_lsb & !R1L7);


--NB2L33 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~1
NB2L33 = ( GB1L3 & ( R1L7 ) ) # ( !GB1L3 & ( R1L7 ) ) # ( GB1L3 & ( !R1L7 & ( (YD1_W_alu_result[4] & (AD1L10 & (!NC1_mem_used[1] & GB1L2))) ) ) );


--RB2L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0
RB2L1 = ( R1L7 ) # ( !R1L7 & ( (PC1L4 & (GB1L2 & (GB1L3 & !NB2_rd_ptr_lsb))) ) );


--NB2L13 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]~1
NB2L13 = (!R1L7 & ((!GB1L6 & ((NB2_low_addressa[1]))) # (GB1L6 & (RB2_counter_reg_bit[0]))));


--NB2L15 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]~2
NB2L15 = (!R1L7 & ((!GB1L6 & ((NB2_low_addressa[2]))) # (GB1L6 & (RB2_counter_reg_bit[1]))));


--NB2L17 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]~3
NB2L17 = (!R1L7 & ((!GB1L6 & ((NB2_low_addressa[3]))) # (GB1L6 & (RB2_counter_reg_bit[2]))));


--NB2L19 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]~4
NB2L19 = (!R1L7 & ((!GB1L6 & ((NB2_low_addressa[4]))) # (GB1L6 & (RB2_counter_reg_bit[3]))));


--NB2L21 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]~5
NB2L21 = (!R1L7 & ((!GB1L6 & ((NB2_low_addressa[5]))) # (GB1L6 & (RB2_counter_reg_bit[4]))));


--NB2L23 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]~6
NB2L23 = (!R1L7 & ((!GB1L6 & ((NB2_low_addressa[6]))) # (GB1L6 & (RB2_counter_reg_bit[5]))));


--NB1L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~0
NB1L1 = ( SB1_counter_reg_bit[0] & ( (SB1_counter_reg_bit[4] & (SB1_counter_reg_bit[3] & (SB1_counter_reg_bit[2] & SB1_counter_reg_bit[1]))) ) );


--NB1L2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~1
NB1L2 = ( NB1L1 & ( (!NB1_full_dff & ((!SB1_counter_reg_bit[6]) # ((!SB1_counter_reg_bit[5]) # (!GB1L4)))) ) ) # ( !NB1L1 & ( !NB1_full_dff ) );


--NB1L3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~2
NB1L3 = ( GB1L5 & ( !NB1L2 & ( (!YD1_W_alu_result[4]) # ((!AD1L10) # ((!GB1L2) # (NC1_mem_used[1]))) ) ) ) # ( !GB1L5 & ( !NB1L2 ) );


--TB1L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0
TB1L1 = (GB1L4) # (R1L7);


--GB1L7 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~6
GB1L7 = ( GB1L5 & ( (YD1_W_alu_result[4] & (AD1L10 & (!NC1_mem_used[1] & GB1L2))) ) );


--NB1L11 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]~0
NB1L11 = (!R1L7 & ((!GB1L7 & (NB1_low_addressa[0])) # (GB1L7 & ((!NB1_rd_ptr_lsb)))));


--NB1_usedw_is_1_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_1_dff
--register power-up is low

NB1_usedw_is_1_dff = DFFEAS(NB1L38, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB1_usedw_is_0_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_0_dff
--register power-up is low

NB1_usedw_is_0_dff = DFFEAS(NB1L37, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NB1L7 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff~0
NB1L7 = ( NB1_usedw_is_0_dff & ( (!R1L7 & ((!GB1L7) # (!NB1_usedw_is_1_dff))) ) ) # ( !NB1_usedw_is_0_dff & ( (GB1L7 & (!R1L7 & (!GB1L4 & !NB1_usedw_is_1_dff))) ) );


--NB1L32 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~0
NB1L32 = (!NB1_rd_ptr_lsb & !R1L7);


--NB1L33 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~1
NB1L33 = ( GB1L5 & ( R1L7 ) ) # ( !GB1L5 & ( R1L7 ) ) # ( GB1L5 & ( !R1L7 & ( (YD1_W_alu_result[4] & (AD1L10 & (!NC1_mem_used[1] & GB1L2))) ) ) );


--RB1L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0
RB1L1 = ( R1L7 ) # ( !R1L7 & ( (PC1L4 & (GB1L2 & (GB1L5 & !NB1_rd_ptr_lsb))) ) );


--NB1L13 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]~1
NB1L13 = (!R1L7 & ((!GB1L7 & ((NB1_low_addressa[1]))) # (GB1L7 & (RB1_counter_reg_bit[0]))));


--NB1L15 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]~2
NB1L15 = (!R1L7 & ((!GB1L7 & ((NB1_low_addressa[2]))) # (GB1L7 & (RB1_counter_reg_bit[1]))));


--NB1L17 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]~3
NB1L17 = (!R1L7 & ((!GB1L7 & ((NB1_low_addressa[3]))) # (GB1L7 & (RB1_counter_reg_bit[2]))));


--NB1L19 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]~4
NB1L19 = (!R1L7 & ((!GB1L7 & ((NB1_low_addressa[4]))) # (GB1L7 & (RB1_counter_reg_bit[3]))));


--NB1L21 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]~5
NB1L21 = (!R1L7 & ((!GB1L7 & ((NB1_low_addressa[5]))) # (GB1L7 & (RB1_counter_reg_bit[4]))));


--NB1L23 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]~6
NB1L23 = (!R1L7 & ((!GB1L7 & ((NB1_low_addressa[6]))) # (GB1L7 & (RB1_counter_reg_bit[5]))));


--SB2L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|_~0
SB2L1 = ( GB1L1 & ( (!PC1L4) # ((!GB1L2) # ((!GB1L3) # (R1L7))) ) ) # ( !GB1L1 & ( ((PC1L4 & (GB1L2 & GB1L3))) # (R1L7) ) );


--R1L3 is nios_system:NiosII|nios_system_audio_0:audio_0|clear_read_fifos~0
R1L3 = (!BB1_r_sync_rst & YD1_d_writedata[2]);


--WB1L83 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~21
WB1L83 = ( WB1L53 & ( WB1L54 & ( S1_address_for_transfer[6] ) ) ) # ( !WB1L53 & ( WB1L54 & ( S1_address_for_transfer[7] ) ) ) # ( WB1L53 & ( !WB1L54 & ( UB1_data_out[17] ) ) ) # ( !WB1L53 & ( !WB1L54 & ( WB1_shiftreg_data[16] ) ) );


--WB1L22 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|new_data~0
WB1L22 = (!ZB1_middle_of_high_level & (((WB1_new_data)))) # (ZB1_middle_of_high_level & ((!WB1_s_serial_protocol.STATE_4_TRANSFER & ((WB1_new_data))) # (WB1_s_serial_protocol.STATE_4_TRANSFER & (FPGA_I2C_SDAT))));


--S1L62 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|external_read_transfer~0
S1L62 = (!WB1_transfer_complete & !S1_s_serial_transfer.STATE_1_PRE_WRITE);


--S1L116 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|start_external_transfer~1
S1L116 = (((S1_s_serial_transfer.STATE_4_PRE_READ) # (S1_s_serial_transfer.STATE_1_PRE_WRITE)) # (WB1_transfer_complete)) # (S1_internal_reset);


--S1L43 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[0]~0
S1L43 = ( S1L1 & ( S1L118 & ( S1_internal_reset ) ) ) # ( !S1L1 & ( S1L118 & ( S1_internal_reset ) ) ) # ( S1L1 & ( !S1L118 & ( ((YD1_d_byteenable[0] & (S1L29 & S1_s_serial_transfer.STATE_1_PRE_WRITE))) # (S1_internal_reset) ) ) ) # ( !S1L1 & ( !S1L118 & ( S1_internal_reset ) ) );


--TE1_jdo[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]
--register power-up is low

TE1_jdo[7] = DFFEAS(UE1_sr[7], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--RE1L89 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8
RE1L89 = ( TE1_jdo[7] & ( (((RE1_jtag_ram_rd_d1 & CF1_q_a[4])) # (RE1L83)) # (TE1_take_action_ocimem_b) ) ) # ( !TE1_jdo[7] & ( (!TE1_take_action_ocimem_b & (((RE1_jtag_ram_rd_d1 & CF1_q_a[4])) # (RE1L83))) ) );


--VC1L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~6
VC1L21 = (MD1L2 & YD1_d_writedata[4]);


--AC1_jupdate is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate
--register power-up is low

AC1_jupdate = AMPP_FUNCTION(!A1L158, AC1L20, !A1L150);


--AC1_write is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write
--register power-up is low

AC1_write = AMPP_FUNCTION(A1L158, AC1L99, !A1L150, AC1L85);


--EB1L49 is nios_system:NiosII|nios_system_timer_0:timer_0|force_reload~0
EB1L49 = (YD1_W_alu_result[3] & (!YD1_W_alu_result[4] & EB1L71));


--UE1L74 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30
UE1L74 = ( RE1_MonDReg[21] & ( (!SE1L2 & ((!A1L165) # ((GE1_break_readreg[21])))) # (SE1L2 & (((UE1_sr[23])))) ) ) # ( !RE1_MonDReg[21] & ( (!SE1L2 & (A1L165 & ((GE1_break_readreg[21])))) # (SE1L2 & (((UE1_sr[23])))) ) );


--TE1_jdo[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]
--register power-up is low

TE1_jdo[22] = DFFEAS(UE1_sr[22], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--UE1L75 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31
UE1L75 = ( RE1_MonDReg[18] & ( (!SE1L2 & ((!A1L165) # ((GE1_break_readreg[18])))) # (SE1L2 & (((UE1_sr[20])))) ) ) # ( !RE1_MonDReg[18] & ( (!SE1L2 & (A1L165 & ((GE1_break_readreg[18])))) # (SE1L2 & (((UE1_sr[20])))) ) );


--GF2_altera_reset_synchronizer_int_chain[1] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

GF2_altera_reset_synchronizer_int_chain[1] = DFFEAS(GF2L4, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC1L22 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~7
VC1L22 = (MD1L2 & YD1_d_writedata[2]);


--EB1_readdata[1] is nios_system:NiosII|nios_system_timer_0:timer_0|readdata[1]
--register power-up is low

EB1_readdata[1] = DFFEAS(EB1L73, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC1L35 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~15
XC1L35 = ((JD8L14 & NC9_out_payload[1])) # (XC1_data_reg[1]);


--AB1_readdata[1] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[1]
--register power-up is low

AB1_readdata[1] = DFFEAS(AB1_read_mux_out[1], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--R1L69 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~18
R1L69 = ( GB1_right_audio_fifo_read_space[1] & ( R1_write_interrupt_en & ( (!YD1_W_alu_result[3]) # ((!YD1_W_alu_result[2] & ((QB1_q_b[1]))) # (YD1_W_alu_result[2] & (QB2_q_b[1]))) ) ) ) # ( !GB1_right_audio_fifo_read_space[1] & ( R1_write_interrupt_en & ( (!YD1_W_alu_result[2] & ((!YD1_W_alu_result[3]) # ((QB1_q_b[1])))) # (YD1_W_alu_result[2] & (YD1_W_alu_result[3] & (QB2_q_b[1]))) ) ) ) # ( GB1_right_audio_fifo_read_space[1] & ( !R1_write_interrupt_en & ( (!YD1_W_alu_result[2] & (YD1_W_alu_result[3] & ((QB1_q_b[1])))) # (YD1_W_alu_result[2] & ((!YD1_W_alu_result[3]) # ((QB2_q_b[1])))) ) ) ) # ( !GB1_right_audio_fifo_read_space[1] & ( !R1_write_interrupt_en & ( (YD1_W_alu_result[3] & ((!YD1_W_alu_result[2] & ((QB1_q_b[1]))) # (YD1_W_alu_result[2] & (QB2_q_b[1])))) ) ) );


--S1_control_reg[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[1]
--register power-up is low

S1_control_reg[1] = DFFEAS(S1L40, KF1_outclk_wire[0],  ,  , S1L32,  ,  ,  ,  );


--S1L90 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~13
S1L90 = ( S1_readdata[1] & ( S1L91 ) ) # ( !S1_readdata[1] & ( S1L91 & ( (!YD1_W_alu_result[4] & (AD1L10 & (ZC1L12 & S1L28))) ) ) ) # ( S1_readdata[1] & ( !S1L91 & ( ((!AD1L10) # ((!ZC1L12) # (!S1L28))) # (YD1_W_alu_result[4]) ) ) );


--SW[2] is SW[2]
SW[2] = INPUT();


--AB1_edge_capture[2] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[2]
--register power-up is low

AB1_edge_capture[2] = DFFEAS(AB1L36, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1_read_mux_out[2] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[2]
AB1_read_mux_out[2] = (!YD1_W_alu_result[2] & (!YD1_W_alu_result[3] & (SW[2]))) # (YD1_W_alu_result[2] & (YD1_W_alu_result[3] & ((AB1_edge_capture[2]))));


--AC1_wdata[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]
--register power-up is low

AC1_wdata[2] = AMPP_FUNCTION(A1L158, AC1_td_shift[6], !A1L150, AC1L85);


--S1L39 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg~3
S1L39 = (!S1_internal_reset & YD1_d_writedata[2]);


--S1L32 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[1]~4
S1L32 = ( S1L117 & ( S1L118 & ( S1_internal_reset ) ) ) # ( !S1L117 & ( S1L118 & ( S1_internal_reset ) ) ) # ( S1L117 & ( !S1L118 & ( S1_internal_reset ) ) ) # ( !S1L117 & ( !S1L118 & ( ((YD1_d_byteenable[0] & (R1L1 & S1L29))) # (S1_internal_reset) ) ) );


--WB1L84 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~22
WB1L84 = ( S1_data_reg[2] & ( UB1_data_out[3] & ( ((!WB1L9 & WB1_shiftreg_data[2])) # (WB1_s_serial_protocol.STATE_1_INITIALIZE) ) ) ) # ( !S1_data_reg[2] & ( UB1_data_out[3] & ( (!WB1_s_serial_protocol.STATE_1_INITIALIZE & (((!WB1L9 & WB1_shiftreg_data[2])))) # (WB1_s_serial_protocol.STATE_1_INITIALIZE & (!UB1_auto_init_complete)) ) ) ) # ( S1_data_reg[2] & ( !UB1_data_out[3] & ( (!WB1_s_serial_protocol.STATE_1_INITIALIZE & (((!WB1L9 & WB1_shiftreg_data[2])))) # (WB1_s_serial_protocol.STATE_1_INITIALIZE & (UB1_auto_init_complete)) ) ) ) # ( !S1_data_reg[2] & ( !UB1_data_out[3] & ( (!WB1L9 & (!WB1_s_serial_protocol.STATE_1_INITIALIZE & WB1_shiftreg_data[2])) ) ) );


--AC1_rdata[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]
--register power-up is low

AC1_rdata[3] = AMPP_FUNCTION(KF1_outclk_wire[0], JC1_q_b[3], !BB1_r_sync_rst, AC1L22);


--AC1_td_shift[6] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]
--register power-up is low

AC1_td_shift[6] = AMPP_FUNCTION(A1L158, AC1L77, !A1L150, AC1L57);


--AC1L76 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9
AC1L76 = AMPP_FUNCTION(!A1L152, !AC1_count[9], !A1L156, !AC1L71, !AC1_rdata[3], !AC1_td_shift[6]);


--TE1_jdo[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]
--register power-up is low

TE1_jdo[24] = DFFEAS(UE1_sr[24], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--UE1_sr[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7]
--register power-up is low

UE1_sr[7] = DFFEAS(UE1L86, A1L184,  ,  ,  ,  ,  ,  ,  );


--UE1L76 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32
UE1L76 = ( GE1_break_readreg[5] & ( (!SE1L2 & (((RE1_MonDReg[5])) # (A1L165))) # (SE1L2 & (((UE1_sr[7])))) ) ) # ( !GE1_break_readreg[5] & ( (!SE1L2 & (!A1L165 & (RE1_MonDReg[5]))) # (SE1L2 & (((UE1_sr[7])))) ) );


--SE1L3 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0
SE1L3 = (!A1L188 & (A1L163 & A1L182));


--RE1L90 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9
RE1L90 = ( RE1L87 & ( (!TE1_take_action_ocimem_b) # (TE1_jdo[29]) ) ) # ( !RE1L87 & ( (!TE1_take_action_ocimem_b & (RE1_jtag_ram_rd_d1 & ((CF1_q_a[26])))) # (TE1_take_action_ocimem_b & (((TE1_jdo[29])))) ) );


--UE1L77 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~33
UE1L77 = ( GE1_break_readreg[28] & ( (!SE1L2 & (((RE1_MonDReg[28])) # (A1L165))) # (SE1L2 & (((UE1_sr[30])))) ) ) # ( !GE1_break_readreg[28] & ( (!SE1L2 & (!A1L165 & ((RE1_MonDReg[28])))) # (SE1L2 & (((UE1_sr[30])))) ) );


--UE1L78 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34
UE1L78 = ( GE1_break_readreg[29] & ( (!SE1L2 & (((RE1_MonDReg[29])) # (A1L165))) # (SE1L2 & (((UE1_sr[31])))) ) ) # ( !GE1_break_readreg[29] & ( (!SE1L2 & (!A1L165 & ((RE1_MonDReg[29])))) # (SE1L2 & (((UE1_sr[31])))) ) );


--UE1L30 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~35
UE1L30 = ( A1L165 & ( (!A1L188 & (A1L163 & (A1L168 & !A1L164))) ) ) # ( !A1L165 & ( (!A1L188 & (A1L163 & A1L168)) ) );


--UE1L79 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~36
UE1L79 = (!A1L165 & (RE1_MonDReg[30])) # (A1L165 & ((GE1_break_readreg[30])));


--UE1L80 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37
UE1L80 = (!A1L188 & (A1L163 & (A1L168 & !A1L164)));


--UE1L81 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38
UE1L81 = ( UE1L79 & ( UE1L80 & ( (!SE1L2) # (UE1_sr[32]) ) ) ) # ( !UE1L79 & ( UE1L80 & ( (!SE1L2 & (!UE1L30 & (UE1_sr[31]))) # (SE1L2 & (((UE1_sr[32])))) ) ) ) # ( UE1L79 & ( !UE1L80 & ( (!SE1L2 & (!UE1L30 & (UE1_sr[31]))) # (SE1L2 & (((UE1_sr[32])))) ) ) ) # ( !UE1L79 & ( !UE1L80 & ( (!SE1L2 & (!UE1L30 & (UE1_sr[31]))) # (SE1L2 & (((UE1_sr[32])))) ) ) );


--UE1L82 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39
UE1L82 = ( RE1_MonDReg[31] & ( (!SE1L2 & ((!A1L165) # ((GE1_break_readreg[31])))) # (SE1L2 & (((UE1_sr[33])))) ) ) # ( !RE1_MonDReg[31] & ( (!SE1L2 & (A1L165 & ((GE1_break_readreg[31])))) # (SE1L2 & (((UE1_sr[33])))) ) );


--JE1_resetlatch is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch
--register power-up is low

JE1_resetlatch = DFFEAS(JE1L12, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--UE1L83 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40
UE1L83 = (!SE1L2 & (UE1L4 & ((JE1_resetlatch)))) # (SE1L2 & (((UE1_sr[34]))));


--WB1L85 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~23
WB1L85 = (!WB1L9 & (!WB1_s_serial_protocol.STATE_1_INITIALIZE & WB1_shiftreg_data[21]));


--WB1L130 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~6
WB1L130 = (!WB1L9 & (!WB1_s_serial_protocol.STATE_1_INITIALIZE & WB1_shiftreg_mask[21]));


--GF1_altera_reset_synchronizer_int_chain[1] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

GF1_altera_reset_synchronizer_int_chain[1] = DFFEAS(VCC, KF1_outclk_wire[0], !BB1L10,  ,  ,  ,  ,  ,  );


--HB1L97 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~9
HB1L97 = ( HB1_data_out_shift_reg[8] & ( (!HB1_read_left_channel & ((!HB1L122) # ((QB4_q_b[9])))) # (HB1_read_left_channel & (((QB3_q_b[9])))) ) ) # ( !HB1_data_out_shift_reg[8] & ( (!HB1_read_left_channel & (HB1L122 & ((QB4_q_b[9])))) # (HB1_read_left_channel & (((QB3_q_b[9])))) ) );


--AB1_d1_data_in[3] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[3]
--register power-up is low

AB1_d1_data_in[3] = DFFEAS(SW[3], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1_d2_data_in[3] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[3]
--register power-up is low

AB1_d2_data_in[3] = DFFEAS(AB1_d1_data_in[3], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1L31 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~1
AB1L31 = (!AB1L29 & (((AB1_d1_data_in[3] & !AB1_d2_data_in[3])) # (AB1_edge_capture[3])));


--AC1_td_shift[7] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]
--register power-up is low

AC1_td_shift[7] = AMPP_FUNCTION(A1L158, AC1L78, !A1L150, AC1L57);


--AC1L85 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0
AC1L85 = AMPP_FUNCTION(!A1L152, !AC1_state, !A1L156, !A1L161, !A1L151, !AC1_count[8]);


--TE1_jdo[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]
--register power-up is low

TE1_jdo[14] = DFFEAS(UE1_sr[14], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--RE1L91 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~10
RE1L91 = ( TE1_jdo[14] & ( (((RE1_jtag_ram_rd_d1 & CF1_q_a[11])) # (RE1L83)) # (TE1_take_action_ocimem_b) ) ) # ( !TE1_jdo[14] & ( (!TE1_take_action_ocimem_b & (((RE1_jtag_ram_rd_d1 & CF1_q_a[11])) # (RE1L83))) ) );


--VC1L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~8
VC1L23 = (MD1L2 & YD1_d_writedata[11]);


--VC1_src_data[33] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[33]
VC1_src_data[33] = ((YD1_d_byteenable[1] & MD1L2)) # (VC1L16);


--TE1_jdo[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]
--register power-up is low

TE1_jdo[15] = DFFEAS(UE1_sr[15], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--RE1L92 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11
RE1L92 = ( TE1_jdo[15] & ( (((RE1_jtag_ram_rd_d1 & CF1_q_a[12])) # (RE1L83)) # (TE1_take_action_ocimem_b) ) ) # ( !TE1_jdo[15] & ( (!TE1_take_action_ocimem_b & (((RE1_jtag_ram_rd_d1 & CF1_q_a[12])) # (RE1L83))) ) );


--VC1L24 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~9
VC1L24 = (MD1L2 & YD1_d_writedata[12]);


--VC1L25 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~10
VC1L25 = (MD1L2 & YD1_d_writedata[13]);


--VC1L26 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~11
VC1L26 = (MD1L2 & YD1_d_writedata[14]);


--VC1L27 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~12
VC1L27 = (YD1_d_writedata[15] & MD1L2);


--VC1L28 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~13
VC1L28 = (MD1L2 & YD1_d_writedata[16]);


--VC1_src_data[34] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[34]
VC1_src_data[34] = ((YD1_d_byteenable[2] & MD1L2)) # (VC1L16);


--TE1_jdo[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]
--register power-up is low

TE1_jdo[8] = DFFEAS(UE1_sr[8], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--VC1L29 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~14
VC1L29 = (MD1L2 & YD1_d_writedata[5]);


--TE1_jdo[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]
--register power-up is low

TE1_jdo[11] = DFFEAS(UE1_sr[11], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--RE1L93 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12
RE1L93 = (!RE1_jtag_ram_rd_d1 & (RE1_MonAReg[2] & (!RE1_MonAReg[4]))) # (RE1_jtag_ram_rd_d1 & (((CF1_q_a[8]))));


--RE1L94 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13
RE1L94 = ( RE1L93 & ( (!TE1_take_action_ocimem_b & (((RE1_MonDReg[8])) # (RE1_jtag_rd_d1))) # (TE1_take_action_ocimem_b & (((TE1_jdo[11])))) ) ) # ( !RE1L93 & ( (!TE1_take_action_ocimem_b & (!RE1_jtag_rd_d1 & (RE1_MonDReg[8]))) # (TE1_take_action_ocimem_b & (((TE1_jdo[11])))) ) );


--VC1L30 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~15
VC1L30 = (MD1L2 & YD1_d_writedata[8]);


--AB1_d1_data_in[4] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[4]
--register power-up is low

AB1_d1_data_in[4] = DFFEAS(SW[4], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1_d2_data_in[4] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[4]
--register power-up is low

AB1_d2_data_in[4] = DFFEAS(AB1_d1_data_in[4], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1L32 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~2
AB1L32 = (!AB1L29 & (((AB1_d1_data_in[4] & !AB1_d2_data_in[4])) # (AB1_edge_capture[4])));


--BE1_writedata[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31]
--register power-up is low

BE1_writedata[31] = DFFEAS(VC1L49, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--RE1L163 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31
RE1L163 = (!RE1_jtag_ram_access & ((BE1_writedata[31]))) # (RE1_jtag_ram_access & (RE1_MonDReg[31]));


--TE1_jdo[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]
--register power-up is low

TE1_jdo[13] = DFFEAS(UE1_sr[13], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--VC1L31 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~16
VC1L31 = (MD1L2 & YD1_d_writedata[10]);


--AB1_d1_data_in[6] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[6]
--register power-up is low

AB1_d1_data_in[6] = DFFEAS(SW[6], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1_d2_data_in[6] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[6]
--register power-up is low

AB1_d2_data_in[6] = DFFEAS(AB1_d1_data_in[6], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1L33 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~3
AB1L33 = (!AB1L29 & (((AB1_d1_data_in[6] & !AB1_d2_data_in[6])) # (AB1_edge_capture[6])));


--AB1_d1_data_in[5] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[5]
--register power-up is low

AB1_d1_data_in[5] = DFFEAS(SW[5], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1_d2_data_in[5] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[5]
--register power-up is low

AB1_d2_data_in[5] = DFFEAS(AB1_d1_data_in[5], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1L34 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~4
AB1L34 = (!AB1L29 & (((AB1_d1_data_in[5] & !AB1_d2_data_in[5])) # (AB1_edge_capture[5])));


--TE1_jdo[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]
--register power-up is low

TE1_jdo[12] = DFFEAS(UE1_sr[12], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--RE1L95 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14
RE1L95 = ( TE1_jdo[12] & ( (((RE1_jtag_ram_rd_d1 & CF1_q_a[9])) # (RE1L83)) # (TE1_take_action_ocimem_b) ) ) # ( !TE1_jdo[12] & ( (!TE1_take_action_ocimem_b & (((RE1_jtag_ram_rd_d1 & CF1_q_a[9])) # (RE1L83))) ) );


--VC1L32 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~17
VC1L32 = (MD1L2 & YD1_d_writedata[9]);


--VC1L33 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~18
VC1L33 = (MD1L2 & YD1_d_writedata[24]);


--VC1_src_data[35] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[35]
VC1_src_data[35] = ((YD1_d_byteenable[3] & MD1L2)) # (VC1L16);


--VC1L34 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~19
VC1L34 = (MD1L2 & YD1_d_writedata[21]);


--VC1L35 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~20
VC1L35 = (MD1L2 & YD1_d_writedata[29]);


--VC1L36 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~21
VC1L36 = (MD1L2 & YD1_d_writedata[25]);


--VC1L37 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~22
VC1L37 = (MD1L2 & YD1_d_writedata[22]);


--VC1L38 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~23
VC1L38 = (MD1L2 & YD1_d_writedata[23]);


--VC1L39 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~24
VC1L39 = (MD1L2 & YD1_d_writedata[26]);


--VC1L40 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~25
VC1L40 = (MD1L2 & YD1_d_writedata[27]);


--VC1L41 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~26
VC1L41 = (MD1L2 & YD1_d_writedata[30]);


--VC1L42 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~27
VC1L42 = (MD1L2 & YD1_d_writedata[28]);


--VC1L43 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~28
VC1L43 = (MD1L2 & YD1_d_writedata[17]);


--SB1L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|_~0
SB1L1 = ( GB1L4 & ( (!PC1L4) # ((!GB1L2) # ((!GB1L5) # (R1L7))) ) ) # ( !GB1L4 & ( ((PC1L4 & (GB1L2 & GB1L5))) # (R1L7) ) );


--VC1L44 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~29
VC1L44 = (MD1L2 & YD1_d_writedata[19]);


--VC1L45 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~30
VC1L45 = (MD1L2 & YD1_d_writedata[18]);


--VC1L46 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~31
VC1L46 = (MD1L2 & YD1_d_writedata[20]);


--TE1_jdo[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]
--register power-up is low

TE1_jdo[10] = DFFEAS(UE1_sr[10], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--VC1L47 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~32
VC1L47 = (MD1L2 & YD1_d_writedata[7]);


--TE1_jdo[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]
--register power-up is low

TE1_jdo[9] = DFFEAS(UE1_sr[9], KF1_outclk_wire[0],  ,  , TE1_update_jdo_strobe,  ,  ,  ,  );


--VC1L48 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~33
VC1L48 = (MD1L2 & YD1_d_writedata[6]);


--AB1_d1_data_in[7] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[7]
--register power-up is low

AB1_d1_data_in[7] = DFFEAS(SW[7], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1_d2_data_in[7] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[7]
--register power-up is low

AB1_d2_data_in[7] = DFFEAS(AB1_d1_data_in[7], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1L35 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~5
AB1L35 = (!AB1L29 & (((AB1_d1_data_in[7] & !AB1_d2_data_in[7])) # (AB1_edge_capture[7])));


--YB1L1 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0~0
YB1L1 = ( UB1_rom_address[0] & ( UB1_rom_address[4] & ( (!UB1_rom_address[3] & ((!UB1_rom_address[2] $ (!UB1_rom_address[1])) # (UB1_rom_address[5]))) # (UB1_rom_address[3] & (!UB1_rom_address[2] & (!UB1_rom_address[1] & !UB1_rom_address[5]))) ) ) ) # ( !UB1_rom_address[0] & ( UB1_rom_address[4] & ( (!UB1_rom_address[3] & ((!UB1_rom_address[1] & (!UB1_rom_address[2])) # (UB1_rom_address[1] & ((!UB1_rom_address[5]))))) # (UB1_rom_address[3] & (((!UB1_rom_address[5])))) ) ) ) # ( UB1_rom_address[0] & ( !UB1_rom_address[4] & ( (UB1_rom_address[3] & ((!UB1_rom_address[2] & (UB1_rom_address[1])) # (UB1_rom_address[2] & (!UB1_rom_address[1] & UB1_rom_address[5])))) ) ) ) # ( !UB1_rom_address[0] & ( !UB1_rom_address[4] & ( !UB1_rom_address[5] $ (((!UB1_rom_address[3]) # (!UB1_rom_address[2]))) ) ) );


--S1L113 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~19
S1L113 = ( S1L64 & ( WB1_transfer_complete ) ) # ( !S1L64 & ( WB1_transfer_complete ) ) # ( S1L64 & ( !WB1_transfer_complete & ( ((AD1L11 & (ZC1L13 & S1L28))) # (BB1_r_sync_rst) ) ) ) # ( !S1L64 & ( !WB1_transfer_complete & ( BB1_r_sync_rst ) ) );


--S1L52 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg~1
S1L52 = (YD1_d_byteenable[1] & S1L1);


--S1L53 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg~2
S1L53 = ( S1_data_reg[8] & ( S1L52 & ( (!S1L29) # (((YD1_d_writedata[8]) # (S1L118)) # (S1L117)) ) ) ) # ( !S1_data_reg[8] & ( S1L52 & ( (S1L29 & (!S1L117 & (!S1L118 & YD1_d_writedata[8]))) ) ) ) # ( S1_data_reg[8] & ( !S1L52 ) );


--R1L72 is nios_system:NiosII|nios_system_audio_0:audio_0|write_interrupt_en~0
R1L72 = (!BB1_r_sync_rst & YD1_d_writedata[1]);


--W1_rd_valid[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]
--register power-up is low

W1_rd_valid[0] = DFFEAS(W1L59, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC8_mem[6][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][87]
--register power-up is low

NC8_mem[6][87] = DFFEAS(NC8L73, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC8L7,  ,  ,  ,  );


--NC8L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always5~0
NC8L6 = (!NC8_mem_used[5]) # (MC8L2);


--NC8_mem[6][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][19]
--register power-up is low

NC8_mem[6][19] = DFFEAS(NC8L74, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC8L7,  ,  ,  ,  );


--NC8_mem[6][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][52]
--register power-up is low

NC8_mem[6][52] = DFFEAS(NC8L75, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC8L7,  ,  ,  ,  );


--NC8L41 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][52]~5
NC8L41 = (!NC8L6 & (((NC8_mem[5][52])))) # (NC8L6 & ((!NC8_mem_used[6]) # ((NC8_mem[6][52]))));


--NC8_mem[6][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][88]
--register power-up is low

NC8_mem[6][88] = DFFEAS(NC8L76, KF1_outclk_wire[0], !BB1_r_sync_rst,  , NC8L7,  ,  ,  ,  );


--FB2_found_edge is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|found_edge
FB2_found_edge = !FB2_cur_test_clk $ (!FB2_last_test_clk);


--KB1_bit_counter[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[4]
--register power-up is low

KB1_bit_counter[4] = DFFEAS(KB1L14, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--KB1_bit_counter[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[3]
--register power-up is low

KB1_bit_counter[3] = DFFEAS(KB1L9, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--KB1_bit_counter[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[2]
--register power-up is low

KB1_bit_counter[2] = DFFEAS(KB1L7, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--KB1_bit_counter[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[0]
--register power-up is low

KB1_bit_counter[0] = DFFEAS(KB1L3, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--KB1_bit_counter[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[1]
--register power-up is low

KB1_bit_counter[1] = DFFEAS(KB1L5, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--KB1L11 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[4]~0
KB1L11 = (!KB1_bit_counter[3] & (!KB1_bit_counter[2] & (!KB1_bit_counter[0] & !KB1_bit_counter[1])));


--KB1L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[4]~1
KB1L12 = (!KB1_bit_counter[4] & KB1L11);


--KB1L17 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|counting~0
KB1L17 = ( KB1L12 & ( ((KB1_counting & ((!FB1_last_test_clk) # (FB1_cur_test_clk)))) # (FB2_found_edge) ) ) # ( !KB1L12 & ( (KB1_counting) # (FB2_found_edge) ) );


--NB2L38 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_1~0
NB2L38 = ( NB2_usedw_is_0_dff & ( NB2_usedw_is_2_dff & ( (!R1L7 & ((!GB1L6 & (!GB1L1 & NB2_usedw_is_1_dff)) # (GB1L6 & ((!GB1L1) # (NB2_usedw_is_1_dff))))) ) ) ) # ( !NB2_usedw_is_0_dff & ( NB2_usedw_is_2_dff & ( (!R1L7 & ((!GB1L6 $ (!GB1L1)) # (NB2_usedw_is_1_dff))) ) ) ) # ( NB2_usedw_is_0_dff & ( !NB2_usedw_is_2_dff & ( (!R1L7 & (NB2_usedw_is_1_dff & (!GB1L6 $ (GB1L1)))) ) ) ) # ( !NB2_usedw_is_0_dff & ( !NB2_usedw_is_2_dff & ( (!R1L7 & ((!GB1L6 & ((NB2_usedw_is_1_dff) # (GB1L1))) # (GB1L6 & (GB1L1 & NB2_usedw_is_1_dff)))) ) ) );


--NB2L37 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_0~0
NB2L37 = ( NB2_usedw_is_0_dff & ( (!R1L7 & ((!GB1L6) # ((!NB2_usedw_is_1_dff) # (GB1L1)))) ) ) # ( !NB2_usedw_is_0_dff & ( (!R1L7 & ((!GB1L6 & (GB1L1)) # (GB1L6 & (!GB1L1 & !NB2_usedw_is_1_dff)))) ) );


--NB2L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~3
NB2L4 = (!SB2_counter_reg_bit[3] & (!SB2_counter_reg_bit[6] & (!SB2_counter_reg_bit[5] & !SB2_counter_reg_bit[4])));


--NB2L5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~4
NB2L5 = (SB2_counter_reg_bit[0] & (!SB2_counter_reg_bit[2] & (SB2_counter_reg_bit[1] & NB2L4)));


--NB2L39 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~0
NB2L39 = ( NB2L5 & ( (!GB1L6 & ((!GB1L1 & ((NB2_usedw_is_2_dff))) # (GB1L1 & (NB2_usedw_is_1_dff)))) # (GB1L6 & ((!GB1L1) # ((NB2_usedw_is_2_dff)))) ) ) # ( !NB2L5 & ( (!GB1L6 & ((!GB1L1 & ((NB2_usedw_is_2_dff))) # (GB1L1 & (NB2_usedw_is_1_dff)))) # (GB1L6 & (GB1L1 & ((NB2_usedw_is_2_dff)))) ) );


--NB1L38 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_1~0
NB1L38 = ( NB1_usedw_is_0_dff & ( NB1_usedw_is_2_dff & ( (!R1L7 & ((!GB1L7 & (!GB1L4 & NB1_usedw_is_1_dff)) # (GB1L7 & ((!GB1L4) # (NB1_usedw_is_1_dff))))) ) ) ) # ( !NB1_usedw_is_0_dff & ( NB1_usedw_is_2_dff & ( (!R1L7 & ((!GB1L7 $ (!GB1L4)) # (NB1_usedw_is_1_dff))) ) ) ) # ( NB1_usedw_is_0_dff & ( !NB1_usedw_is_2_dff & ( (!R1L7 & (NB1_usedw_is_1_dff & (!GB1L7 $ (GB1L4)))) ) ) ) # ( !NB1_usedw_is_0_dff & ( !NB1_usedw_is_2_dff & ( (!R1L7 & ((!GB1L7 & ((NB1_usedw_is_1_dff) # (GB1L4))) # (GB1L7 & (GB1L4 & NB1_usedw_is_1_dff)))) ) ) );


--NB1L37 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_0~0
NB1L37 = ( NB1_usedw_is_0_dff & ( (!R1L7 & ((!GB1L7) # ((!NB1_usedw_is_1_dff) # (GB1L4)))) ) ) # ( !NB1_usedw_is_0_dff & ( (!R1L7 & ((!GB1L7 & (GB1L4)) # (GB1L7 & (!GB1L4 & !NB1_usedw_is_1_dff)))) ) );


--NB1L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~3
NB1L4 = (!SB1_counter_reg_bit[6] & (!SB1_counter_reg_bit[5] & (!SB1_counter_reg_bit[4] & !SB1_counter_reg_bit[3])));


--NB1L5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~4
NB1L5 = (!SB1_counter_reg_bit[2] & (SB1_counter_reg_bit[1] & (SB1_counter_reg_bit[0] & NB1L4)));


--NB1L39 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~0
NB1L39 = ( NB1L5 & ( (!GB1L7 & ((!GB1L4 & ((NB1_usedw_is_2_dff))) # (GB1L4 & (NB1_usedw_is_1_dff)))) # (GB1L7 & ((!GB1L4) # ((NB1_usedw_is_2_dff)))) ) ) # ( !NB1L5 & ( (!GB1L7 & ((!GB1L4 & ((NB1_usedw_is_2_dff))) # (GB1L4 & (NB1_usedw_is_1_dff)))) # (GB1L7 & (GB1L4 & ((NB1_usedw_is_2_dff)))) ) );


--WB1L86 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~24
WB1L86 = ( WB1L53 & ( WB1L54 & ( S1_address_for_transfer[5] ) ) ) # ( !WB1L53 & ( WB1L54 & ( S1_address_for_transfer[6] ) ) ) # ( WB1L53 & ( !WB1L54 & ( UB1_data_out[16] ) ) ) # ( !WB1L53 & ( !WB1L54 & ( WB1_shiftreg_data[15] ) ) );


--YB1L2 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0~1
YB1L2 = ( UB1_rom_address[1] & ( UB1_rom_address[2] & ( (UB1_rom_address[5] & (!UB1_rom_address[3] $ (!UB1_rom_address[4]))) ) ) ) # ( !UB1_rom_address[1] & ( UB1_rom_address[2] & ( (UB1_rom_address[5] & (!UB1_rom_address[3] $ (!UB1_rom_address[4]))) ) ) ) # ( UB1_rom_address[1] & ( !UB1_rom_address[2] & ( (!UB1_rom_address[3] & (UB1_rom_address[4] & UB1_rom_address[5])) ) ) ) # ( !UB1_rom_address[1] & ( !UB1_rom_address[2] & ( (UB1_rom_address[4] & (UB1_rom_address[5] & ((!UB1_rom_address[3]) # (!UB1_rom_address[0])))) ) ) );


--A1L157 is jtag.bp.NiosII_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_udr
A1L157 = INPUT();


--AC1L20 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0
AC1L20 = AMPP_FUNCTION(!A1L152, !A1L161, !A1L151, !AC1_jupdate, !A1L157);


--UE1L84 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41
UE1L84 = ( GE1_break_readreg[22] & ( (!SE1L2 & (((RE1_MonDReg[22])) # (A1L165))) # (SE1L2 & (((UE1_sr[24])))) ) ) # ( !GE1_break_readreg[22] & ( (!SE1L2 & (!A1L165 & (RE1_MonDReg[22]))) # (SE1L2 & (((UE1_sr[24])))) ) );


--EB1L73 is nios_system:NiosII|nios_system_timer_0:timer_0|read_mux_out[1]~1
EB1L73 = (!YD1_W_alu_result[2] & (!YD1_W_alu_result[3] & (!YD1_W_alu_result[4] & PC4_av_readdata_pre[0])));


--SW[1] is SW[1]
SW[1] = INPUT();


--AB1_edge_capture[1] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[1]
--register power-up is low

AB1_edge_capture[1] = DFFEAS(AB1L37, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1_read_mux_out[1] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[1]
AB1_read_mux_out[1] = (!YD1_W_alu_result[2] & (!YD1_W_alu_result[3] & (SW[1]))) # (YD1_W_alu_result[2] & (YD1_W_alu_result[3] & ((AB1_edge_capture[1]))));


--AC1_wdata[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]
--register power-up is low

AC1_wdata[1] = AMPP_FUNCTION(A1L158, AC1_td_shift[5], !A1L150, AC1L85);


--S1L40 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg~5
S1L40 = (!S1_internal_reset & YD1_d_writedata[1]);


--WB1L87 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~25
WB1L87 = ( S1_data_reg[1] & ( UB1_data_out[2] & ( ((!WB1L9 & WB1_shiftreg_data[1])) # (WB1_s_serial_protocol.STATE_1_INITIALIZE) ) ) ) # ( !S1_data_reg[1] & ( UB1_data_out[2] & ( (!WB1_s_serial_protocol.STATE_1_INITIALIZE & (((!WB1L9 & WB1_shiftreg_data[1])))) # (WB1_s_serial_protocol.STATE_1_INITIALIZE & (!UB1_auto_init_complete)) ) ) ) # ( S1_data_reg[1] & ( !UB1_data_out[2] & ( (!WB1_s_serial_protocol.STATE_1_INITIALIZE & (((!WB1L9 & WB1_shiftreg_data[1])))) # (WB1_s_serial_protocol.STATE_1_INITIALIZE & (UB1_auto_init_complete)) ) ) ) # ( !S1_data_reg[1] & ( !UB1_data_out[2] & ( (!WB1L9 & (!WB1_s_serial_protocol.STATE_1_INITIALIZE & WB1_shiftreg_data[1])) ) ) );


--AB1_d1_data_in[2] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[2]
--register power-up is low

AB1_d1_data_in[2] = DFFEAS(SW[2], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1_d2_data_in[2] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[2]
--register power-up is low

AB1_d2_data_in[2] = DFFEAS(AB1_d1_data_in[2], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1L36 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~6
AB1L36 = (!AB1L29 & (((AB1_d1_data_in[2] & !AB1_d2_data_in[2])) # (AB1_edge_capture[2])));


--AC1_rdata[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]
--register power-up is low

AC1_rdata[4] = AMPP_FUNCTION(KF1_outclk_wire[0], JC1_q_b[4], !BB1_r_sync_rst, AC1L22);


--AC1L77 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10
AC1L77 = AMPP_FUNCTION(!A1L152, !AC1_count[9], !A1L156, !AC1L71, !AC1_td_shift[7], !AC1_rdata[4]);


--UE1L85 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42
UE1L85 = (!A1L165 & (RE1_MonDReg[6])) # (A1L165 & ((GE1_break_readreg[6])));


--UE1L86 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43
UE1L86 = ( UE1_sr[8] & ( UE1L85 & ( ((!SE1_virtual_state_cdr & ((UE1_sr[7]))) # (SE1_virtual_state_cdr & (!A1L164))) # (SE1L2) ) ) ) # ( !UE1_sr[8] & ( UE1L85 & ( (!SE1L2 & ((!SE1_virtual_state_cdr & ((UE1_sr[7]))) # (SE1_virtual_state_cdr & (!A1L164)))) ) ) ) # ( UE1_sr[8] & ( !UE1L85 & ( ((!SE1_virtual_state_cdr & UE1_sr[7])) # (SE1L2) ) ) ) # ( !UE1_sr[8] & ( !UE1L85 & ( (!SE1L2 & (!SE1_virtual_state_cdr & UE1_sr[7])) ) ) );


--JE1L12 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0
JE1L12 = (!TE1_take_action_ocimem_a & (((JE1_resetlatch)) # (WE1_dreg[0]))) # (TE1_take_action_ocimem_a & (((!TE1_jdo[24] & JE1_resetlatch))));


--WB1L88 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~26
WB1L88 = ( WB1_shiftreg_data[20] & ( ((!WB1L41 & ((!WB1L40) # (S1L3)))) # (WB1L69) ) ) # ( !WB1_shiftreg_data[20] & ( ((S1L3 & (WB1L40 & !WB1L41))) # (WB1L69) ) );


--WB1L131 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~7
WB1L131 = (!WB1L9 & (!WB1_s_serial_protocol.STATE_1_INITIALIZE & WB1_shiftreg_mask[20]));


--HB1L98 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~10
HB1L98 = ( HB1_data_out_shift_reg[7] & ( (!HB1_read_left_channel & ((!HB1L122) # ((QB4_q_b[8])))) # (HB1_read_left_channel & (((QB3_q_b[8])))) ) ) # ( !HB1_data_out_shift_reg[7] & ( (!HB1_read_left_channel & (HB1L122 & ((QB4_q_b[8])))) # (HB1_read_left_channel & (((QB3_q_b[8])))) ) );


--AC1_rdata[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]
--register power-up is low

AC1_rdata[5] = AMPP_FUNCTION(KF1_outclk_wire[0], JC1_q_b[5], !BB1_r_sync_rst, AC1L22);


--AC1L78 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11
AC1L78 = AMPP_FUNCTION(!AC1_count[9], !A1L156, !AC1L71, !AC1_td_shift[8], !AC1_rdata[5]);


--UE1_sr[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15]
--register power-up is low

UE1_sr[15] = DFFEAS(UE1L92, A1L184,  ,  ,  ,  ,  ,  ,  );


--AC1_rdata[6] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]
--register power-up is low

AC1_rdata[6] = AMPP_FUNCTION(KF1_outclk_wire[0], JC1_q_b[6], !BB1_r_sync_rst, AC1L22);


--AC1L79 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12
AC1L79 = AMPP_FUNCTION(!AC1_td_shift[9], !AC1_count[9], !AC1_rdata[6]);


--VC1L49 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~34
VC1L49 = (MD1L2 & YD1_d_writedata[31]);


--UE1L87 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44
UE1L87 = ( GE1_break_readreg[15] & ( (!SE1L2 & (((RE1_MonDReg[15])) # (A1L165))) # (SE1L2 & (((UE1_sr[17])))) ) ) # ( !GE1_break_readreg[15] & ( (!SE1L2 & (!A1L165 & ((RE1_MonDReg[15])))) # (SE1L2 & (((UE1_sr[17])))) ) );


--W1L59 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal4~0
W1L59 = (W1_m_cmd[1] & (!W1_m_cmd[2] & !W1_m_cmd[0]));


--NC8_mem[7][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][87]
--register power-up is low

NC8_mem[7][87] = DFFEAS(NC8L73, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC8L73 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem~6
NC8L73 = (!NC8_mem_used[7] & ((MC8L14))) # (NC8_mem_used[7] & (NC8_mem[7][87]));


--NC8L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always6~0
NC8L7 = (!NC8_mem_used[6]) # (MC8L2);


--NC8_mem[7][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][19]
--register power-up is low

NC8_mem[7][19] = DFFEAS(NC8L74, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC8L74 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem~7
NC8L74 = (!NC8_mem_used[7] & (XC2L70)) # (NC8_mem_used[7] & ((NC8_mem[7][19])));


--NC8_mem[7][85] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]
--register power-up is low

NC8_mem[7][85] = DFFEAS(NC8L75, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC8L75 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem~8
NC8L75 = (!NC8_mem_used[7]) # (NC8_mem[7][85]);


--NC8_mem[7][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][88]
--register power-up is low

NC8_mem[7][88] = DFFEAS(NC8L76, KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC8L76 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem~9
NC8L76 = (!NC8_mem_used[7] & (XC2L95)) # (NC8_mem_used[7] & ((NC8_mem[7][88])));


--KB1L13 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[4]~2
KB1L13 = ( KB1L12 & ( (!FB2_found_edge & !R1L7) ) ) # ( !KB1L12 & ( (!FB2_found_edge & (!R1L7 & ((!FB1_last_test_clk) # (FB1_cur_test_clk)))) ) );


--KB1L14 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[4]~3
KB1L14 = ( KB1L11 & ( KB1L13 & ( KB1_bit_counter[4] ) ) ) # ( !KB1L11 & ( KB1L13 & ( KB1_bit_counter[4] ) ) ) # ( KB1L11 & ( !KB1L13 & ( (!R1L7 & (!KB1_bit_counter[4] & (!FB2_cur_test_clk $ (FB2_last_test_clk)))) ) ) ) # ( !KB1L11 & ( !KB1L13 & ( (!R1L7 & (KB1_bit_counter[4] & (!FB2_cur_test_clk $ (FB2_last_test_clk)))) ) ) );


--KB1L15 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[4]~4
KB1L15 = (!KB1_bit_counter[2] & (!KB1_bit_counter[0] & !KB1_bit_counter[1]));


--KB1L9 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[3]~5
KB1L9 = ( KB1L13 & ( KB1_bit_counter[3] ) ) # ( !KB1L13 & ( (!R1L7 & ((!KB1_bit_counter[3] $ (!KB1L15)) # (FB2_found_edge))) ) );


--KB1L7 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[2]~6
KB1L7 = ( KB1_bit_counter[1] & ( KB1L13 & ( KB1_bit_counter[2] ) ) ) # ( !KB1_bit_counter[1] & ( KB1L13 & ( KB1_bit_counter[2] ) ) ) # ( KB1_bit_counter[1] & ( !KB1L13 & ( (!R1L7 & ((KB1_bit_counter[2]) # (FB2_found_edge))) ) ) ) # ( !KB1_bit_counter[1] & ( !KB1L13 & ( (!R1L7 & ((!KB1_bit_counter[2] $ (KB1_bit_counter[0])) # (FB2_found_edge))) ) ) );


--KB1L3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[0]~7
KB1L3 = (!KB1L13 & (!R1L7 & ((!KB1_bit_counter[0]) # (FB2_found_edge)))) # (KB1L13 & (((KB1_bit_counter[0]))));


--KB1L5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[1]~8
KB1L5 = ( KB1L13 & ( KB1_bit_counter[1] ) ) # ( !KB1L13 & ( (!R1L7 & ((!KB1_bit_counter[0] $ (KB1_bit_counter[1])) # (FB2_found_edge))) ) );


--WB1L89 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~27
WB1L89 = ( WB1L53 & ( WB1L54 & ( S1_address_for_transfer[4] ) ) ) # ( !WB1L53 & ( WB1L54 & ( S1_address_for_transfer[5] ) ) ) # ( WB1L53 & ( !WB1L54 & ( UB1_data_out[15] ) ) ) # ( !WB1L53 & ( !WB1L54 & ( WB1_shiftreg_data[14] ) ) );


--YB1L3 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0~2
YB1L3 = ( UB1_rom_address[1] & ( UB1_rom_address[2] & ( (UB1_rom_address[5] & (!UB1_rom_address[3] $ (!UB1_rom_address[4]))) ) ) ) # ( !UB1_rom_address[1] & ( UB1_rom_address[2] & ( (UB1_rom_address[5] & ((!UB1_rom_address[3] & ((UB1_rom_address[4]))) # (UB1_rom_address[3] & (UB1_rom_address[0] & !UB1_rom_address[4])))) ) ) ) # ( UB1_rom_address[1] & ( !UB1_rom_address[2] & ( (UB1_rom_address[5] & ((!UB1_rom_address[3] & ((UB1_rom_address[4]))) # (UB1_rom_address[3] & (UB1_rom_address[0] & !UB1_rom_address[4])))) ) ) ) # ( !UB1_rom_address[1] & ( !UB1_rom_address[2] & ( (UB1_rom_address[4] & (UB1_rom_address[5] & ((!UB1_rom_address[3]) # (!UB1_rom_address[0])))) ) ) );


--UE1L88 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45
UE1L88 = ( GE1_break_readreg[23] & ( (!SE1L2 & (((RE1_MonDReg[23])) # (A1L165))) # (SE1L2 & (((UE1_sr[25])))) ) ) # ( !GE1_break_readreg[23] & ( (!SE1L2 & (!A1L165 & ((RE1_MonDReg[23])))) # (SE1L2 & (((UE1_sr[25])))) ) );


--AB1_d1_data_in[1] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[1]
--register power-up is low

AB1_d1_data_in[1] = DFFEAS(SW[1], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1_d2_data_in[1] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[1]
--register power-up is low

AB1_d2_data_in[1] = DFFEAS(AB1_d1_data_in[1], KF1_outclk_wire[0], !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1L37 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~7
AB1L37 = (!AB1L29 & (((AB1_d1_data_in[1] & !AB1_d2_data_in[1])) # (AB1_edge_capture[1])));


--UE1L89 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46
UE1L89 = ( GE1_break_readreg[7] & ( (!SE1L2 & (((RE1_MonDReg[7])) # (A1L165))) # (SE1L2 & (((UE1_sr[9])))) ) ) # ( !GE1_break_readreg[7] & ( (!SE1L2 & (!A1L165 & (RE1_MonDReg[7]))) # (SE1L2 & (((UE1_sr[9])))) ) );


--WB1L90 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~28
WB1L90 = ( S1_device_for_transfer[0] & ( WB1_shiftreg_data[19] & ( (!WB1_s_serial_protocol.STATE_1_INITIALIZE & (((!WB1L9) # (S1_device_for_transfer[1])))) # (WB1_s_serial_protocol.STATE_1_INITIALIZE & (UB1_auto_init_complete & ((S1_device_for_transfer[1])))) ) ) ) # ( !S1_device_for_transfer[0] & ( WB1_shiftreg_data[19] & ( (!WB1_s_serial_protocol.STATE_1_INITIALIZE) # ((UB1_auto_init_complete & S1_device_for_transfer[1])) ) ) ) # ( S1_device_for_transfer[0] & ( !WB1_shiftreg_data[19] & ( (S1_device_for_transfer[1] & ((!WB1_s_serial_protocol.STATE_1_INITIALIZE & ((WB1L9))) # (WB1_s_serial_protocol.STATE_1_INITIALIZE & (UB1_auto_init_complete)))) ) ) ) # ( !S1_device_for_transfer[0] & ( !WB1_shiftreg_data[19] & ( (!WB1_s_serial_protocol.STATE_1_INITIALIZE & (((WB1L9)))) # (WB1_s_serial_protocol.STATE_1_INITIALIZE & (UB1_auto_init_complete & ((S1_device_for_transfer[1])))) ) ) );


--WB1L132 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~8
WB1L132 = (!WB1L9 & (!WB1_s_serial_protocol.STATE_1_INITIALIZE & WB1_shiftreg_mask[19]));


--HB1L99 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~11
HB1L99 = ( HB1_data_out_shift_reg[6] & ( (!HB1_read_left_channel & ((!HB1L122) # ((QB4_q_b[7])))) # (HB1_read_left_channel & (((QB3_q_b[7])))) ) ) # ( !HB1_data_out_shift_reg[6] & ( (!HB1_read_left_channel & (HB1L122 & ((QB4_q_b[7])))) # (HB1_read_left_channel & (((QB3_q_b[7])))) ) );


--UE1L90 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47
UE1L90 = ( GE1_break_readreg[13] & ( (!SE1L2 & (((RE1_MonDReg[13])) # (A1L165))) # (SE1L2 & (((UE1_sr[15])))) ) ) # ( !GE1_break_readreg[13] & ( (!SE1L2 & (!A1L165 & (RE1_MonDReg[13]))) # (SE1L2 & (((UE1_sr[15])))) ) );


--UE1_DRsize.010 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010
--register power-up is low

UE1_DRsize.010 = DFFEAS(UE1L31, A1L184,  ,  , SE1_virtual_state_uir,  ,  ,  ,  );


--UE1L91 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48
UE1L91 = ( UE1_sr[15] & ( GE1_break_readreg[14] & ( (!SE1_virtual_state_cdr) # ((!A1L164 & ((RE1_MonDReg[14]) # (A1L165)))) ) ) ) # ( !UE1_sr[15] & ( GE1_break_readreg[14] & ( (SE1_virtual_state_cdr & (!A1L164 & ((RE1_MonDReg[14]) # (A1L165)))) ) ) ) # ( UE1_sr[15] & ( !GE1_break_readreg[14] & ( (!SE1_virtual_state_cdr) # ((!A1L164 & (!A1L165 & RE1_MonDReg[14]))) ) ) ) # ( !UE1_sr[15] & ( !GE1_break_readreg[14] & ( (SE1_virtual_state_cdr & (!A1L164 & (!A1L165 & RE1_MonDReg[14]))) ) ) );


--UE1L92 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49
UE1L92 = ( UE1L91 & ( (!SE1L2) # ((!UE1_DRsize.010 & ((UE1_sr[16]))) # (UE1_DRsize.010 & (A1L186))) ) ) # ( !UE1L91 & ( (SE1L2 & ((!UE1_DRsize.010 & ((UE1_sr[16]))) # (UE1_DRsize.010 & (A1L186)))) ) );


--UE1L93 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50
UE1L93 = ( GE1_break_readreg[10] & ( (!SE1L2 & (((RE1_MonDReg[10])) # (A1L165))) # (SE1L2 & (((UE1_sr[12])))) ) ) # ( !GE1_break_readreg[10] & ( (!SE1L2 & (!A1L165 & (RE1_MonDReg[10]))) # (SE1L2 & (((UE1_sr[12])))) ) );


--UE1L94 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51
UE1L94 = ( GE1_break_readreg[12] & ( (!SE1L2 & (((RE1_MonDReg[12])) # (A1L165))) # (SE1L2 & (((UE1_sr[14])))) ) ) # ( !GE1_break_readreg[12] & ( (!SE1L2 & (!A1L165 & (RE1_MonDReg[12]))) # (SE1L2 & (((UE1_sr[14])))) ) );


--UE1L95 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52
UE1L95 = ( GE1_break_readreg[11] & ( (!SE1L2 & (((RE1_MonDReg[11])) # (A1L165))) # (SE1L2 & (((UE1_sr[13])))) ) ) # ( !GE1_break_readreg[11] & ( (!SE1L2 & (!A1L165 & (RE1_MonDReg[11]))) # (SE1L2 & (((UE1_sr[13])))) ) );


--UE1L96 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53
UE1L96 = ( GE1_break_readreg[9] & ( (!SE1L2 & (((RE1_MonDReg[9])) # (A1L165))) # (SE1L2 & (((UE1_sr[11])))) ) ) # ( !GE1_break_readreg[9] & ( (!SE1L2 & (!A1L165 & (RE1_MonDReg[9]))) # (SE1L2 & (((UE1_sr[11])))) ) );


--UE1L97 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54
UE1L97 = ( GE1_break_readreg[8] & ( (!SE1L2 & (((RE1_MonDReg[8])) # (A1L165))) # (SE1L2 & (((UE1_sr[10])))) ) ) # ( !GE1_break_readreg[8] & ( (!SE1L2 & (!A1L165 & (RE1_MonDReg[8]))) # (SE1L2 & (((UE1_sr[10])))) ) );


--WB1L91 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~29
WB1L91 = ( WB1L53 & ( WB1L54 & ( S1_address_for_transfer[3] ) ) ) # ( !WB1L53 & ( WB1L54 & ( S1_address_for_transfer[4] ) ) ) # ( WB1L53 & ( !WB1L54 & ( UB1_data_out[14] ) ) ) # ( !WB1L53 & ( !WB1L54 & ( WB1_shiftreg_data[13] ) ) );


--WB1L92 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~30
WB1L92 = (!WB1_s_serial_protocol.STATE_1_INITIALIZE & ((WB1_shiftreg_data[18]) # (WB1L9)));


--WB1L133 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~9
WB1L133 = (!WB1L9 & (!WB1_s_serial_protocol.STATE_1_INITIALIZE & WB1_shiftreg_mask[18]));


--HB1L100 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~12
HB1L100 = ( HB1_data_out_shift_reg[5] & ( (!HB1_read_left_channel & ((!HB1L122) # ((QB4_q_b[6])))) # (HB1_read_left_channel & (((QB3_q_b[6])))) ) ) # ( !HB1_data_out_shift_reg[5] & ( (!HB1_read_left_channel & (HB1L122 & ((QB4_q_b[6])))) # (HB1_read_left_channel & (((QB3_q_b[6])))) ) );


--UE1L31 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~55
UE1L31 = (A1L164 & A1L165);


--WB1L93 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~31
WB1L93 = ( WB1L53 & ( WB1L54 & ( S1_address_for_transfer[2] ) ) ) # ( !WB1L53 & ( WB1L54 & ( S1_address_for_transfer[3] ) ) ) # ( WB1L53 & ( !WB1L54 & ( UB1_data_out[13] ) ) ) # ( !WB1L53 & ( !WB1L54 & ( WB1_shiftreg_data[12] ) ) );


--WB1L134 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~10
WB1L134 = ((WB1_shiftreg_mask[17]) # (WB1_s_serial_protocol.STATE_1_INITIALIZE)) # (WB1L9);


--HB1L101 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~13
HB1L101 = ( HB1_data_out_shift_reg[4] & ( (!HB1_read_left_channel & ((!HB1L122) # ((QB4_q_b[5])))) # (HB1_read_left_channel & (((QB3_q_b[5])))) ) ) # ( !HB1_data_out_shift_reg[4] & ( (!HB1_read_left_channel & (HB1L122 & ((QB4_q_b[5])))) # (HB1_read_left_channel & (((QB3_q_b[5])))) ) );


--WB1L94 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~32
WB1L94 = ( WB1L53 & ( WB1L54 & ( S1_address_for_transfer[1] ) ) ) # ( !WB1L53 & ( WB1L54 & ( S1_address_for_transfer[2] ) ) ) # ( WB1L53 & ( !WB1L54 & ( UB1_data_out[12] ) ) ) # ( !WB1L53 & ( !WB1L54 & ( WB1_shiftreg_data[11] ) ) );


--WB1L135 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~11
WB1L135 = (!WB1_s_serial_protocol.STATE_1_INITIALIZE & ((WB1_shiftreg_mask[16]) # (WB1L9)));


--HB1L102 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~14
HB1L102 = ( HB1_data_out_shift_reg[3] & ( (!HB1_read_left_channel & ((!HB1L122) # ((QB4_q_b[4])))) # (HB1_read_left_channel & (((QB3_q_b[4])))) ) ) # ( !HB1_data_out_shift_reg[3] & ( (!HB1_read_left_channel & (HB1L122 & ((QB4_q_b[4])))) # (HB1_read_left_channel & (((QB3_q_b[4])))) ) );


--WB1L95 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~33
WB1L95 = ( WB1L53 & ( WB1L54 & ( S1_address_for_transfer[0] ) ) ) # ( !WB1L53 & ( WB1L54 & ( S1_address_for_transfer[1] ) ) ) # ( WB1L53 & ( !WB1L54 & ( UB1_data_out[11] ) ) ) # ( !WB1L53 & ( !WB1L54 & ( WB1_shiftreg_data[10] ) ) );


--WB1L136 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~12
WB1L136 = (!WB1_s_serial_protocol.STATE_1_INITIALIZE & ((WB1_shiftreg_mask[15]) # (WB1L9)));


--HB1L103 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~15
HB1L103 = ( HB1_data_out_shift_reg[2] & ( (!HB1_read_left_channel & ((!HB1L122) # ((QB4_q_b[3])))) # (HB1_read_left_channel & (((QB3_q_b[3])))) ) ) # ( !HB1_data_out_shift_reg[2] & ( (!HB1_read_left_channel & (HB1L122 & ((QB4_q_b[3])))) # (HB1_read_left_channel & (((QB3_q_b[3])))) ) );


--WB1L137 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~13
WB1L137 = (!WB1_s_serial_protocol.STATE_1_INITIALIZE & ((WB1_shiftreg_mask[14]) # (WB1L9)));


--HB1L104 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~16
HB1L104 = ( HB1_data_out_shift_reg[1] & ( (!HB1_read_left_channel & ((!HB1L122) # ((QB4_q_b[2])))) # (HB1_read_left_channel & (((QB3_q_b[2])))) ) ) # ( !HB1_data_out_shift_reg[1] & ( (!HB1_read_left_channel & (HB1L122 & ((QB4_q_b[2])))) # (HB1_read_left_channel & (((QB3_q_b[2])))) ) );


--WB1L138 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~14
WB1L138 = (!WB1_s_serial_protocol.STATE_1_INITIALIZE & ((WB1_shiftreg_mask[13]) # (WB1L9)));


--HB1_data_out_shift_reg[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[0]
--register power-up is low

HB1_data_out_shift_reg[0] = DFFEAS(HB1L106, KF1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--HB1L105 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~17
HB1L105 = ( HB1_data_out_shift_reg[0] & ( (!HB1_read_left_channel & ((!HB1L122) # ((QB4_q_b[1])))) # (HB1_read_left_channel & (((QB3_q_b[1])))) ) ) # ( !HB1_data_out_shift_reg[0] & ( (!HB1_read_left_channel & (HB1L122 & ((QB4_q_b[1])))) # (HB1_read_left_channel & (((QB3_q_b[1])))) ) );


--WB1L139 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~15
WB1L139 = (!WB1_s_serial_protocol.STATE_1_INITIALIZE & ((WB1_shiftreg_mask[12]) # (WB1L9)));


--WB1L140 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~16
WB1L140 = (!WB1_s_serial_protocol.STATE_1_INITIALIZE & ((WB1_shiftreg_mask[11]) # (WB1L9)));


--WB1L141 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~17
WB1L141 = (!WB1_s_serial_protocol.STATE_1_INITIALIZE & ((WB1_shiftreg_mask[10]) # (WB1L9)));


--WB1L142 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~18
WB1L142 = (!WB1_s_serial_protocol.STATE_1_INITIALIZE & ((WB1_shiftreg_mask[9]) # (WB1L9)));


--WB1L143 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~19
WB1L143 = ((!WB1L9 & WB1_shiftreg_mask[8])) # (WB1_s_serial_protocol.STATE_1_INITIALIZE);


--WB1L144 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~20
WB1L144 = (!WB1L9 & (!WB1_s_serial_protocol.STATE_1_INITIALIZE & WB1_shiftreg_mask[7]));


--WB1L145 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~21
WB1L145 = (!WB1L9 & (!WB1_s_serial_protocol.STATE_1_INITIALIZE & WB1_shiftreg_mask[6]));


--WB1L146 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~22
WB1L146 = (!WB1L9 & (!WB1_s_serial_protocol.STATE_1_INITIALIZE & WB1_shiftreg_mask[5]));


--WB1L147 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~23
WB1L147 = (!WB1L9 & (!WB1_s_serial_protocol.STATE_1_INITIALIZE & WB1_shiftreg_mask[4]));


--WB1L148 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~24
WB1L148 = (!WB1L9 & (!WB1_s_serial_protocol.STATE_1_INITIALIZE & WB1_shiftreg_mask[3]));


--WB1L149 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~25
WB1L149 = (!WB1L9 & (!WB1_s_serial_protocol.STATE_1_INITIALIZE & WB1_shiftreg_mask[2]));


--WB1L150 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~26
WB1L150 = (!WB1L9 & (!WB1_s_serial_protocol.STATE_1_INITIALIZE & WB1_shiftreg_mask[1]));


--WB1_shiftreg_mask[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[0]
--register power-up is low

WB1_shiftreg_mask[0] = DFFEAS(WB1L152, KF1_outclk_wire[0],  ,  , WB1L118,  ,  ,  ,  );


--WB1L151 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~27
WB1L151 = (!WB1L9 & (!WB1_s_serial_protocol.STATE_1_INITIALIZE & WB1_shiftreg_mask[0]));


--WB1L152 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~28
WB1L152 = (!S1_internal_reset & ((WB1_s_serial_protocol.STATE_1_INITIALIZE) # (WB1L9)));


--YD1L1013 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~16
YD1L1013 = (!PC3_read_latency_shift_reg[0] & (TC2L1 & (PC5_av_readdata_pre[16]))) # (PC3_read_latency_shift_reg[0] & (((TC2L1 & PC5_av_readdata_pre[16])) # (PC3_av_readdata_pre[16])));


--YD1L1014 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~17
YD1L1014 = (YD1L1010 & (!YD1L1013 & ((!NC9_out_payload[0]) # (!GD1L42))));


--YD1L1030 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~18
YD1L1030 = (!PC1_read_latency_shift_reg[0] & (PC3_read_latency_shift_reg[0] & ((PC3_av_readdata_pre[20])))) # (PC1_read_latency_shift_reg[0] & (((PC3_read_latency_shift_reg[0] & PC3_av_readdata_pre[20])) # (R1_readdata[20])));


--YD1L1031 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~19
YD1L1031 = ( !YD1L1030 & ( (!NC9_out_payload[4] & (((!TC2L1) # (!PC5_av_readdata_pre[20])))) # (NC9_out_payload[4] & (!GD1L42 & ((!TC2L1) # (!PC5_av_readdata_pre[20])))) ) );


--YD1L1034 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~20
YD1L1034 = ( PC3_av_readdata_pre[21] & ( (!PC3_read_latency_shift_reg[0] & (!GD1L35 & ((!PC1_read_latency_shift_reg[0]) # (!R1_readdata[21])))) ) ) # ( !PC3_av_readdata_pre[21] & ( (!GD1L35 & ((!PC1_read_latency_shift_reg[0]) # (!R1_readdata[21]))) ) );


--YD1L1035 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~21
YD1L1035 = ( YD1L1034 & ( (!NC9_out_payload[5] & (((!TC2L1) # (!PC5_av_readdata_pre[21])))) # (NC9_out_payload[5] & (!GD1L42 & ((!TC2L1) # (!PC5_av_readdata_pre[21])))) ) );


--YD1L1022 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~22
YD1L1022 = (!PC1_read_latency_shift_reg[0] & (PC3_read_latency_shift_reg[0] & ((PC3_av_readdata_pre[18])))) # (PC1_read_latency_shift_reg[0] & (((PC3_read_latency_shift_reg[0] & PC3_av_readdata_pre[18])) # (R1_readdata[18])));


--YD1L1023 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~23
YD1L1023 = ( !YD1L1022 & ( (!NC9_out_payload[2] & (((!TC2L1) # (!PC5_av_readdata_pre[18])))) # (NC9_out_payload[2] & (!GD1L42 & ((!TC2L1) # (!PC5_av_readdata_pre[18])))) ) );


--YD1L1026 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~24
YD1L1026 = (!PC1_read_latency_shift_reg[0] & (PC3_read_latency_shift_reg[0] & ((PC3_av_readdata_pre[19])))) # (PC1_read_latency_shift_reg[0] & (((PC3_read_latency_shift_reg[0] & PC3_av_readdata_pre[19])) # (R1_readdata[19])));


--YD1L1027 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~25
YD1L1027 = ( !YD1L1026 & ( (!NC9_out_payload[3] & (((!TC2L1) # (!PC5_av_readdata_pre[19])))) # (NC9_out_payload[3] & (!GD1L42 & ((!TC2L1) # (!PC5_av_readdata_pre[19])))) ) );


--YD1L1037 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~26
YD1L1037 = ( R1_readdata[22] & ( PC3_av_readdata_pre[22] & ( (!PC1_read_latency_shift_reg[0] & (!PC3_read_latency_shift_reg[0] & ((!TC2L1) # (!PC5_av_readdata_pre[22])))) ) ) ) # ( !R1_readdata[22] & ( PC3_av_readdata_pre[22] & ( (!PC3_read_latency_shift_reg[0] & ((!TC2L1) # (!PC5_av_readdata_pre[22]))) ) ) ) # ( R1_readdata[22] & ( !PC3_av_readdata_pre[22] & ( (!PC1_read_latency_shift_reg[0] & ((!TC2L1) # (!PC5_av_readdata_pre[22]))) ) ) ) # ( !R1_readdata[22] & ( !PC3_av_readdata_pre[22] & ( (!TC2L1) # (!PC5_av_readdata_pre[22]) ) ) );


--YD1L1038 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~27
YD1L1038 = ( YD1_av_ld_byte3_data[6] & ( YD1L1037 & ( (!GD1L35 & (!YD1_av_ld_aligning_data & ((!NC9_out_payload[6]) # (!GD1L42)))) ) ) ) # ( !YD1_av_ld_byte3_data[6] & ( YD1L1037 & ( ((!GD1L35 & ((!NC9_out_payload[6]) # (!GD1L42)))) # (YD1_av_ld_aligning_data) ) ) ) # ( !YD1_av_ld_byte3_data[6] & ( !YD1L1037 & ( YD1_av_ld_aligning_data ) ) );


--YD1L1040 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~28
YD1L1040 = ( R1_readdata[23] & ( (!PC1_read_latency_shift_reg[0] & (!GD1L35 & ((!TC2L1) # (!PC5_av_readdata_pre[23])))) ) ) # ( !R1_readdata[23] & ( (!GD1L35 & ((!TC2L1) # (!PC5_av_readdata_pre[23]))) ) );


--YD1L1041 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~29
YD1L1041 = ( YD1L1040 & ( (!YD1_av_ld_aligning_data & (((!NC9_out_payload[7]) # (!GD1L42)))) # (YD1_av_ld_aligning_data & (!YD1_av_ld_byte3_data[7])) ) ) # ( !YD1L1040 & ( (YD1_av_ld_aligning_data & !YD1_av_ld_byte3_data[7]) ) );


--UE1L98 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56
UE1L98 = ( WE2_dreg[0] & ( (!SE1_virtual_state_cdr & (UE1_sr[35])) # (SE1_virtual_state_cdr & ((!A1L164 & ((!A1L165))) # (A1L164 & (UE1_sr[35] & A1L165)))) ) ) # ( !WE2_dreg[0] & ( (UE1_sr[35] & ((!SE1_virtual_state_cdr) # ((A1L164 & A1L165)))) ) );


--W1L333 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~3
W1L333 = ( XD1_entry_1[30] & ( XD1_entry_0[30] & ( (W1_active_addr[12] & ((!W1_active_addr[11] $ (XD1_entry_0[29])) # (XD1_rd_address))) ) ) ) # ( !XD1_entry_1[30] & ( XD1_entry_0[30] & ( (!XD1_rd_address & (W1_active_addr[12] & (!W1_active_addr[11] $ (XD1_entry_0[29])))) # (XD1_rd_address & (((!W1_active_addr[12])))) ) ) ) # ( XD1_entry_1[30] & ( !XD1_entry_0[30] & ( (!XD1_rd_address & (!W1_active_addr[12] & (!W1_active_addr[11] $ (XD1_entry_0[29])))) # (XD1_rd_address & (((W1_active_addr[12])))) ) ) ) # ( !XD1_entry_1[30] & ( !XD1_entry_0[30] & ( (!W1_active_addr[12] & ((!W1_active_addr[11] $ (XD1_entry_0[29])) # (XD1_rd_address))) ) ) );


--W1L334 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~4
W1L334 = ( W1_active_addr[11] & ( XD1_entry_1[29] & ( !W1_active_addr[10] $ (((!XD1_rd_address & ((XD1_entry_0[28]))) # (XD1_rd_address & (XD1_entry_1[28])))) ) ) ) # ( !W1_active_addr[11] & ( XD1_entry_1[29] & ( (!XD1_rd_address & (!W1_active_addr[10] $ (XD1_entry_0[28]))) ) ) ) # ( W1_active_addr[11] & ( !XD1_entry_1[29] & ( (!XD1_rd_address & (!W1_active_addr[10] $ (XD1_entry_0[28]))) ) ) ) # ( !W1_active_addr[11] & ( !XD1_entry_1[29] & ( !W1_active_addr[10] $ (((!XD1_rd_address & ((XD1_entry_0[28]))) # (XD1_rd_address & (XD1_entry_1[28])))) ) ) );


--W1L335 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~5
W1L335 = ( XD1_entry_1[35] & ( XD1_entry_0[35] & ( (W1_active_addr[17] & ((!W1_active_addr[16] $ (XD1_entry_0[34])) # (XD1_rd_address))) ) ) ) # ( !XD1_entry_1[35] & ( XD1_entry_0[35] & ( (!XD1_rd_address & (W1_active_addr[17] & (!W1_active_addr[16] $ (XD1_entry_0[34])))) # (XD1_rd_address & (((!W1_active_addr[17])))) ) ) ) # ( XD1_entry_1[35] & ( !XD1_entry_0[35] & ( (!XD1_rd_address & (!W1_active_addr[17] & (!W1_active_addr[16] $ (XD1_entry_0[34])))) # (XD1_rd_address & (((W1_active_addr[17])))) ) ) ) # ( !XD1_entry_1[35] & ( !XD1_entry_0[35] & ( (!W1_active_addr[17] & ((!W1_active_addr[16] $ (XD1_entry_0[34])) # (XD1_rd_address))) ) ) );


--W1L336 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~6
W1L336 = ( W1_active_addr[16] & ( XD1_entry_1[34] & ( !W1_active_addr[15] $ (((!XD1_rd_address & ((XD1_entry_0[33]))) # (XD1_rd_address & (XD1_entry_1[33])))) ) ) ) # ( !W1_active_addr[16] & ( XD1_entry_1[34] & ( (!XD1_rd_address & (!W1_active_addr[15] $ (XD1_entry_0[33]))) ) ) ) # ( W1_active_addr[16] & ( !XD1_entry_1[34] & ( (!XD1_rd_address & (!W1_active_addr[15] $ (XD1_entry_0[33]))) ) ) ) # ( !W1_active_addr[16] & ( !XD1_entry_1[34] & ( !W1_active_addr[15] $ (((!XD1_rd_address & ((XD1_entry_0[33]))) # (XD1_rd_address & (XD1_entry_1[33])))) ) ) );


--W1L337 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~7
W1L337 = ( W1_active_addr[23] & ( XD1_entry_0[41] & ( !W1_active_addr[21] $ (((!XD1_rd_address & ((XD1_entry_0[39]))) # (XD1_rd_address & (XD1_entry_1[39])))) ) ) ) # ( !W1_active_addr[23] & ( XD1_entry_0[41] & ( (XD1_rd_address & (!W1_active_addr[21] $ (XD1_entry_1[39]))) ) ) ) # ( W1_active_addr[23] & ( !XD1_entry_0[41] & ( (XD1_rd_address & (!W1_active_addr[21] $ (XD1_entry_1[39]))) ) ) ) # ( !W1_active_addr[23] & ( !XD1_entry_0[41] & ( !W1_active_addr[21] $ (((!XD1_rd_address & ((XD1_entry_0[39]))) # (XD1_rd_address & (XD1_entry_1[39])))) ) ) );


--W1L338 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~8
W1L338 = ( W1_active_addr[23] & ( XD1_entry_1[41] & ( !W1_active_addr[20] $ (((!XD1_rd_address & ((XD1_entry_0[38]))) # (XD1_rd_address & (XD1_entry_1[38])))) ) ) ) # ( !W1_active_addr[23] & ( XD1_entry_1[41] & ( (!XD1_rd_address & (!W1_active_addr[20] $ (XD1_entry_0[38]))) ) ) ) # ( W1_active_addr[23] & ( !XD1_entry_1[41] & ( (!XD1_rd_address & (!W1_active_addr[20] $ (XD1_entry_0[38]))) ) ) ) # ( !W1_active_addr[23] & ( !XD1_entry_1[41] & ( !W1_active_addr[20] $ (((!XD1_rd_address & ((XD1_entry_0[38]))) # (XD1_rd_address & (XD1_entry_1[38])))) ) ) );


--W1L96 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector27~6
W1L96 = ( W1_refresh_request & ( (W1L169 & W1_m_state.000000001) ) ) # ( !W1_refresh_request & ( ((XD1L2 & W1_init_done)) # (W1_m_state.000000001) ) );


--W1L97 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector27~7
W1L97 = (W1_m_state.000100000 & !W1_m_count[1]);


--GD1L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~6
GD1L11 = ( R1_readdata[0] & ( S1_readdata[0] & ( (!PC2_read_latency_shift_reg[0] & (!PC1_read_latency_shift_reg[0] & ((!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[0])))) ) ) ) # ( !R1_readdata[0] & ( S1_readdata[0] & ( (!PC2_read_latency_shift_reg[0] & ((!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[0]))) ) ) ) # ( R1_readdata[0] & ( !S1_readdata[0] & ( (!PC1_read_latency_shift_reg[0] & ((!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[0]))) ) ) ) # ( !R1_readdata[0] & ( !S1_readdata[0] & ( (!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[0]) ) ) );


--GD1L66 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~54
GD1L66 = ( R1_readdata[3] & ( S1_readdata[3] & ( (!PC2_read_latency_shift_reg[0] & (!PC1_read_latency_shift_reg[0] & ((!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[3])))) ) ) ) # ( !R1_readdata[3] & ( S1_readdata[3] & ( (!PC2_read_latency_shift_reg[0] & ((!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[3]))) ) ) ) # ( R1_readdata[3] & ( !S1_readdata[3] & ( (!PC1_read_latency_shift_reg[0] & ((!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[3]))) ) ) ) # ( !R1_readdata[3] & ( !S1_readdata[3] & ( (!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[3]) ) ) );


--GD1L67 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~55
GD1L67 = ( R1_readdata[8] & ( S1_readdata[8] & ( (!PC2_read_latency_shift_reg[0] & (!PC1_read_latency_shift_reg[0] & ((!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[8])))) ) ) ) # ( !R1_readdata[8] & ( S1_readdata[8] & ( (!PC2_read_latency_shift_reg[0] & ((!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[8]))) ) ) ) # ( R1_readdata[8] & ( !S1_readdata[8] & ( (!PC1_read_latency_shift_reg[0] & ((!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[8]))) ) ) ) # ( !R1_readdata[8] & ( !S1_readdata[8] & ( (!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[8]) ) ) );


--GD1L68 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~56
GD1L68 = (GD1L67 & ((!TC2L1) # (!PC5_av_readdata_pre[8])));


--GD1L69 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~57
GD1L69 = ( R1_readdata[2] & ( S1_readdata[2] & ( (!PC2_read_latency_shift_reg[0] & (!PC1_read_latency_shift_reg[0] & ((!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[2])))) ) ) ) # ( !R1_readdata[2] & ( S1_readdata[2] & ( (!PC2_read_latency_shift_reg[0] & ((!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[2]))) ) ) ) # ( R1_readdata[2] & ( !S1_readdata[2] & ( (!PC1_read_latency_shift_reg[0] & ((!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[2]))) ) ) ) # ( !R1_readdata[2] & ( !S1_readdata[2] & ( (!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[2]) ) ) );


--GD1L70 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~58
GD1L70 = ( R1_readdata[4] & ( S1_readdata[4] & ( (!PC2_read_latency_shift_reg[0] & (!PC1_read_latency_shift_reg[0] & ((!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[4])))) ) ) ) # ( !R1_readdata[4] & ( S1_readdata[4] & ( (!PC2_read_latency_shift_reg[0] & ((!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[4]))) ) ) ) # ( R1_readdata[4] & ( !S1_readdata[4] & ( (!PC1_read_latency_shift_reg[0] & ((!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[4]))) ) ) ) # ( !R1_readdata[4] & ( !S1_readdata[4] & ( (!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[4]) ) ) );


--GD1L71 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~59
GD1L71 = ( R1_readdata[6] & ( S1_readdata[6] & ( (!PC2_read_latency_shift_reg[0] & (!PC1_read_latency_shift_reg[0] & ((!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[6])))) ) ) ) # ( !R1_readdata[6] & ( S1_readdata[6] & ( (!PC2_read_latency_shift_reg[0] & ((!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[6]))) ) ) ) # ( R1_readdata[6] & ( !S1_readdata[6] & ( (!PC1_read_latency_shift_reg[0] & ((!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[6]))) ) ) ) # ( !R1_readdata[6] & ( !S1_readdata[6] & ( (!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[6]) ) ) );


--GD1L72 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~60
GD1L72 = ( R1_readdata[5] & ( S1_readdata[5] & ( (!PC2_read_latency_shift_reg[0] & (!PC1_read_latency_shift_reg[0] & ((!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[5])))) ) ) ) # ( !R1_readdata[5] & ( S1_readdata[5] & ( (!PC2_read_latency_shift_reg[0] & ((!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[5]))) ) ) ) # ( R1_readdata[5] & ( !S1_readdata[5] & ( (!PC1_read_latency_shift_reg[0] & ((!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[5]))) ) ) ) # ( !R1_readdata[5] & ( !S1_readdata[5] & ( (!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[5]) ) ) );


--GD1L73 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~61
GD1L73 = ( R1_readdata[7] & ( S1_readdata[7] & ( (!PC2_read_latency_shift_reg[0] & (!PC1_read_latency_shift_reg[0] & ((!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[7])))) ) ) ) # ( !R1_readdata[7] & ( S1_readdata[7] & ( (!PC2_read_latency_shift_reg[0] & ((!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[7]))) ) ) ) # ( R1_readdata[7] & ( !S1_readdata[7] & ( (!PC1_read_latency_shift_reg[0] & ((!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[7]))) ) ) ) # ( !R1_readdata[7] & ( !S1_readdata[7] & ( (!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[7]) ) ) );


--YD1L984 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~17
YD1L984 = ( PC3_av_readdata_pre[13] & ( (((PC1_read_latency_shift_reg[0] & R1_readdata[13])) # (GD1L35)) # (PC3_read_latency_shift_reg[0]) ) ) # ( !PC3_av_readdata_pre[13] & ( ((PC1_read_latency_shift_reg[0] & R1_readdata[13])) # (GD1L35) ) );


--YD1L999 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~18
YD1L999 = ( R1_readdata[15] & ( PC3_av_readdata_pre[15] & ( (!PC1_read_latency_shift_reg[0] & (!PC3_read_latency_shift_reg[0] & ((!TC2L1) # (!PC5_av_readdata_pre[15])))) ) ) ) # ( !R1_readdata[15] & ( PC3_av_readdata_pre[15] & ( (!PC3_read_latency_shift_reg[0] & ((!TC2L1) # (!PC5_av_readdata_pre[15]))) ) ) ) # ( R1_readdata[15] & ( !PC3_av_readdata_pre[15] & ( (!PC1_read_latency_shift_reg[0] & ((!TC2L1) # (!PC5_av_readdata_pre[15]))) ) ) ) # ( !R1_readdata[15] & ( !PC3_av_readdata_pre[15] & ( (!TC2L1) # (!PC5_av_readdata_pre[15]) ) ) );


--YD1L1000 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~19
YD1L1000 = ( XC1_data_reg[15] & ( (XC1L36 & (((JD8L14 & NC9_out_payload[15])) # (NC8_mem[0][52]))) ) ) # ( !XC1_data_reg[15] & ( (XC1L36 & (JD8L14 & NC9_out_payload[15])) ) );


--YD1L1018 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~30
YD1L1018 = ( R1_readdata[17] & ( S1_readdata[17] & ( (!PC2_read_latency_shift_reg[0] & (!PC1_read_latency_shift_reg[0] & ((!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[17])))) ) ) ) # ( !R1_readdata[17] & ( S1_readdata[17] & ( (!PC2_read_latency_shift_reg[0] & ((!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[17]))) ) ) ) # ( R1_readdata[17] & ( !S1_readdata[17] & ( (!PC1_read_latency_shift_reg[0] & ((!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[17]))) ) ) ) # ( !R1_readdata[17] & ( !S1_readdata[17] & ( (!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[17]) ) ) );


--YD1L1019 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~31
YD1L1019 = ( !GD1L35 & ( (!NC9_out_payload[1] & (((!TC2L1) # (!PC5_av_readdata_pre[17])))) # (NC9_out_payload[1] & (!GD1L42 & ((!TC2L1) # (!PC5_av_readdata_pre[17])))) ) );


--GD1L74 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~62
GD1L74 = (!TC2L1 & (((PC1_read_latency_shift_reg[0] & R1_readdata[25])))) # (TC2L1 & (((PC1_read_latency_shift_reg[0] & R1_readdata[25])) # (PC5_av_readdata_pre[25])));


--GD1L75 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~63
GD1L75 = (!TC2L1 & (((PC1_read_latency_shift_reg[0] & R1_readdata[26])))) # (TC2L1 & (((PC1_read_latency_shift_reg[0] & R1_readdata[26])) # (PC5_av_readdata_pre[26])));


--GD1L76 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~64
GD1L76 = (!TC2L1 & (((PC1_read_latency_shift_reg[0] & R1_readdata[24])))) # (TC2L1 & (((PC1_read_latency_shift_reg[0] & R1_readdata[24])) # (PC5_av_readdata_pre[24])));


--GD1L77 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~65
GD1L77 = ( R1_readdata[1] & ( S1_readdata[1] & ( (!PC2_read_latency_shift_reg[0] & (!PC1_read_latency_shift_reg[0] & ((!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[1])))) ) ) ) # ( !R1_readdata[1] & ( S1_readdata[1] & ( (!PC2_read_latency_shift_reg[0] & ((!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[1]))) ) ) ) # ( R1_readdata[1] & ( !S1_readdata[1] & ( (!PC1_read_latency_shift_reg[0] & ((!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[1]))) ) ) ) # ( !R1_readdata[1] & ( !S1_readdata[1] & ( (!PC3_read_latency_shift_reg[0]) # (!PC3_av_readdata_pre[1]) ) ) );


--GD1L78 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~66
GD1L78 = (!TC2L1 & (((PC1_read_latency_shift_reg[0] & R1_readdata[29])))) # (TC2L1 & (((PC1_read_latency_shift_reg[0] & R1_readdata[29])) # (PC5_av_readdata_pre[29])));


--GD1L79 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~67
GD1L79 = (!TC2L1 & (((PC1_read_latency_shift_reg[0] & R1_readdata[30])))) # (TC2L1 & (((PC1_read_latency_shift_reg[0] & R1_readdata[30])) # (PC5_av_readdata_pre[30])));


--W1L120 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector36~4
W1L120 = (W1_m_state.100000000 & !W1_refresh_request);


--EF1L4 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|decode_5la:decode3|eq_node[1]~0
EF1L4 = ( VC2L20 & ( (!YD1_W_alu_result[15] & (YD1_F_pc[13] & ((MD2_top_priority_reg[1])))) # (YD1_W_alu_result[15] & ((!MD2_top_priority_reg[0]) # ((YD1_F_pc[13] & MD2_top_priority_reg[1])))) ) ) # ( !VC2L20 & ( (YD1_W_alu_result[15] & ((!MD2_top_priority_reg[0]) # (MD2_top_priority_reg[1]))) ) );


--YD1L957 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~20
YD1L957 = ( PC3_av_readdata_pre[9] & ( (((PC1_read_latency_shift_reg[0] & R1_readdata[9])) # (GD1L35)) # (PC3_read_latency_shift_reg[0]) ) ) # ( !PC3_av_readdata_pre[9] & ( ((PC1_read_latency_shift_reg[0] & R1_readdata[9])) # (GD1L35) ) );


--YD1L964 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~21
YD1L964 = ( PC3_av_readdata_pre[10] & ( (((PC1_read_latency_shift_reg[0] & R1_readdata[10])) # (GD1L35)) # (PC3_read_latency_shift_reg[0]) ) ) # ( !PC3_av_readdata_pre[10] & ( ((PC1_read_latency_shift_reg[0] & R1_readdata[10])) # (GD1L35) ) );


--YD1L972 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~22
YD1L972 = ( PC5_av_readdata_pre[11] & ( R1_readdata[11] & ( (!PC1_read_latency_shift_reg[0] & (!TC2L1 & ((!NC8_mem[0][52]) # (!XC1_data_reg[11])))) ) ) ) # ( !PC5_av_readdata_pre[11] & ( R1_readdata[11] & ( (!PC1_read_latency_shift_reg[0] & ((!NC8_mem[0][52]) # (!XC1_data_reg[11]))) ) ) ) # ( PC5_av_readdata_pre[11] & ( !R1_readdata[11] & ( (!TC2L1 & ((!NC8_mem[0][52]) # (!XC1_data_reg[11]))) ) ) ) # ( !PC5_av_readdata_pre[11] & ( !R1_readdata[11] & ( (!NC8_mem[0][52]) # (!XC1_data_reg[11]) ) ) );


--YD1L973 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~23
YD1L973 = (!PC1_read_latency_shift_reg[0] & (TC2L1 & (PC5_av_readdata_pre[11]))) # (PC1_read_latency_shift_reg[0] & (((TC2L1 & PC5_av_readdata_pre[11])) # (R1_readdata[11])));


--YD1L974 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~24
YD1L974 = (XC1L36 & ((!YD1L972) # ((JD8L14 & NC9_out_payload[11]))));


--YD1L977 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~25
YD1L977 = ( PC3_av_readdata_pre[12] & ( (((PC1_read_latency_shift_reg[0] & R1_readdata[12])) # (GD1L35)) # (PC3_read_latency_shift_reg[0]) ) ) # ( !PC3_av_readdata_pre[12] & ( ((PC1_read_latency_shift_reg[0] & R1_readdata[12])) # (GD1L35) ) );


--YD1L992 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~26
YD1L992 = ( PC3_av_readdata_pre[14] & ( (((PC1_read_latency_shift_reg[0] & R1_readdata[14])) # (GD1L35)) # (PC3_read_latency_shift_reg[0]) ) ) # ( !PC3_av_readdata_pre[14] & ( ((PC1_read_latency_shift_reg[0] & R1_readdata[14])) # (GD1L35) ) );


--VB1L9 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[11]~0
VB1L9 = ( UB1_rom_address[4] & ( UB1_rom_address[0] & ( (!UB1_rom_address[1] & (((UB1_rom_address[3] & !UB1_rom_address[5])))) # (UB1_rom_address[1] & (!UB1_rom_address[3] & ((!UB1_rom_address[2]) # (UB1_rom_address[5])))) ) ) ) # ( !UB1_rom_address[4] & ( UB1_rom_address[0] & ( (!UB1_rom_address[5] & ((!UB1_rom_address[3]) # (!UB1_rom_address[1] $ (UB1_rom_address[2])))) # (UB1_rom_address[5] & (!UB1_rom_address[1])) ) ) ) # ( UB1_rom_address[4] & ( !UB1_rom_address[0] & ( (!UB1_rom_address[3] & (!UB1_rom_address[1] $ (((UB1_rom_address[5]) # (UB1_rom_address[2]))))) # (UB1_rom_address[3] & (UB1_rom_address[1] & ((!UB1_rom_address[5])))) ) ) ) # ( !UB1_rom_address[4] & ( !UB1_rom_address[0] & ( (!UB1_rom_address[3] & (UB1_rom_address[1] & ((UB1_rom_address[5])))) # (UB1_rom_address[3] & (UB1_rom_address[2] & ((!UB1_rom_address[1]) # (!UB1_rom_address[5])))) ) ) );


--VB1L10 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[12]~1
VB1L10 = ( UB1_rom_address[0] & ( UB1_rom_address[1] & ( (!UB1_rom_address[4] & (!UB1_rom_address[3] $ (((UB1_rom_address[5] & UB1_rom_address[2]))))) # (UB1_rom_address[4] & (!UB1_rom_address[2] & ((!UB1_rom_address[5]) # (!UB1_rom_address[3])))) ) ) ) # ( !UB1_rom_address[0] & ( UB1_rom_address[1] & ( (!UB1_rom_address[5] & (((!UB1_rom_address[3]) # (UB1_rom_address[2])))) # (UB1_rom_address[5] & (!UB1_rom_address[4] $ (((!UB1_rom_address[3] & !UB1_rom_address[2]))))) ) ) ) # ( UB1_rom_address[0] & ( !UB1_rom_address[1] & ( (!UB1_rom_address[5] & (((UB1_rom_address[3] & UB1_rom_address[2])) # (UB1_rom_address[4]))) # (UB1_rom_address[5] & (!UB1_rom_address[3] & (!UB1_rom_address[4] $ (!UB1_rom_address[2])))) ) ) ) # ( !UB1_rom_address[0] & ( !UB1_rom_address[1] & ( (!UB1_rom_address[4] & (UB1_rom_address[5] & (!UB1_rom_address[3] & UB1_rom_address[2]))) # (UB1_rom_address[4] & (!UB1_rom_address[5] $ (((!UB1_rom_address[2]))))) ) ) );


--VB1L11 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[13]~2
VB1L11 = ( UB1_rom_address[4] & ( UB1_rom_address[3] & ( (!UB1_rom_address[0] & ((!UB1_rom_address[5]) # ((!UB1_rom_address[1] & !UB1_rom_address[2])))) # (UB1_rom_address[0] & (!UB1_rom_address[5] & (!UB1_rom_address[1] $ (!UB1_rom_address[2])))) ) ) ) # ( !UB1_rom_address[4] & ( UB1_rom_address[3] & ( (!UB1_rom_address[2] & (UB1_rom_address[5] & ((!UB1_rom_address[0]) # (!UB1_rom_address[1])))) # (UB1_rom_address[2] & (UB1_rom_address[0] & (UB1_rom_address[1]))) ) ) ) # ( UB1_rom_address[4] & ( !UB1_rom_address[3] & ( (!UB1_rom_address[2] & ((!UB1_rom_address[5]) # ((!UB1_rom_address[0] & !UB1_rom_address[1])))) # (UB1_rom_address[2] & (((UB1_rom_address[0] & UB1_rom_address[1])) # (UB1_rom_address[5]))) ) ) ) # ( !UB1_rom_address[4] & ( !UB1_rom_address[3] & ( (UB1_rom_address[2] & ((!UB1_rom_address[5]) # ((UB1_rom_address[0] & UB1_rom_address[1])))) ) ) );


--VB1L12 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[14]~3
VB1L12 = ( UB1_rom_address[5] & ( UB1_rom_address[4] & ( (!UB1_rom_address[3] & (!UB1_rom_address[2] & (!UB1_rom_address[1] & !UB1_rom_address[0]))) ) ) ) # ( !UB1_rom_address[5] & ( UB1_rom_address[4] & ( (!UB1_rom_address[3] & (UB1_rom_address[2])) # (UB1_rom_address[3] & ((!UB1_rom_address[2] & (!UB1_rom_address[1] & !UB1_rom_address[0])) # (UB1_rom_address[2] & (UB1_rom_address[1] & UB1_rom_address[0])))) ) ) ) # ( UB1_rom_address[5] & ( !UB1_rom_address[4] & ( (!UB1_rom_address[3]) # ((!UB1_rom_address[2] & ((!UB1_rom_address[1]) # (!UB1_rom_address[0]))) # (UB1_rom_address[2] & (!UB1_rom_address[1] $ (UB1_rom_address[0])))) ) ) ) # ( !UB1_rom_address[5] & ( !UB1_rom_address[4] & ( (UB1_rom_address[3] & (!UB1_rom_address[2] & !UB1_rom_address[1])) ) ) );


--YB1L4 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0~3
YB1L4 = ( UB1_rom_address[5] & ( UB1_rom_address[4] & ( !UB1_rom_address[3] $ (((!UB1_rom_address[2] & (!UB1_rom_address[1] & !UB1_rom_address[0])))) ) ) ) # ( !UB1_rom_address[5] & ( UB1_rom_address[4] & ( (UB1_rom_address[3] & (((UB1_rom_address[0]) # (UB1_rom_address[1])) # (UB1_rom_address[2]))) ) ) ) # ( UB1_rom_address[5] & ( !UB1_rom_address[4] & ( (!UB1_rom_address[3]) # ((!UB1_rom_address[2] & ((!UB1_rom_address[1]) # (!UB1_rom_address[0]))) # (UB1_rom_address[2] & (!UB1_rom_address[1] & !UB1_rom_address[0]))) ) ) );


--VB1L2 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[2]~4
VB1L2 = ( UB1_rom_address[1] & ( UB1_rom_address[0] & ( (!UB1_rom_address[5] & ((!UB1_rom_address[4] & (!UB1_rom_address[3] & !UB1_rom_address[2])) # (UB1_rom_address[4] & (!UB1_rom_address[3] $ (!UB1_rom_address[2]))))) # (UB1_rom_address[5] & (UB1_rom_address[4] & (!UB1_rom_address[3] & !UB1_rom_address[2]))) ) ) ) # ( !UB1_rom_address[1] & ( UB1_rom_address[0] & ( (!UB1_rom_address[5] & (!UB1_rom_address[3] & ((!UB1_rom_address[4]) # (!UB1_rom_address[2])))) ) ) ) # ( UB1_rom_address[1] & ( !UB1_rom_address[0] & ( (!UB1_rom_address[5] & (!UB1_rom_address[4] & (!UB1_rom_address[3] $ (UB1_rom_address[2])))) # (UB1_rom_address[5] & ((!UB1_rom_address[4] & (UB1_rom_address[3] & !UB1_rom_address[2])) # (UB1_rom_address[4] & (!UB1_rom_address[3] & UB1_rom_address[2])))) ) ) ) # ( !UB1_rom_address[1] & ( !UB1_rom_address[0] & ( (!UB1_rom_address[3] & (!UB1_rom_address[4] $ (((!UB1_rom_address[5] & UB1_rom_address[2]))))) ) ) );


--VB1L3 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[3]~5
VB1L3 = ( UB1_rom_address[3] & ( UB1_rom_address[1] & ( (!UB1_rom_address[2] & (UB1_rom_address[0] & (!UB1_rom_address[5] & UB1_rom_address[4]))) # (UB1_rom_address[2] & (!UB1_rom_address[4] & (!UB1_rom_address[0] $ (UB1_rom_address[5])))) ) ) ) # ( !UB1_rom_address[3] & ( UB1_rom_address[1] & ( (!UB1_rom_address[0] & (!UB1_rom_address[2] & ((UB1_rom_address[4]) # (UB1_rom_address[5])))) # (UB1_rom_address[0] & (UB1_rom_address[2] & (UB1_rom_address[5] & UB1_rom_address[4]))) ) ) ) # ( UB1_rom_address[3] & ( !UB1_rom_address[1] & ( (!UB1_rom_address[0] & (!UB1_rom_address[2] $ (((!UB1_rom_address[5]) # (!UB1_rom_address[4]))))) # (UB1_rom_address[0] & (UB1_rom_address[2] & (!UB1_rom_address[5] & !UB1_rom_address[4]))) ) ) ) # ( !UB1_rom_address[3] & ( !UB1_rom_address[1] & ( (!UB1_rom_address[2] & (UB1_rom_address[4] & ((UB1_rom_address[5]) # (UB1_rom_address[0])))) # (UB1_rom_address[2] & ((!UB1_rom_address[5] $ (UB1_rom_address[4])))) ) ) );


--VB1L8 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[8]~6
VB1L8 = ( UB1_rom_address[1] & ( UB1_rom_address[3] & ( (!UB1_rom_address[5] & ((!UB1_rom_address[0] & ((UB1_rom_address[4]))) # (UB1_rom_address[0] & (!UB1_rom_address[2])))) # (UB1_rom_address[5] & (!UB1_rom_address[4] & (!UB1_rom_address[2] $ (UB1_rom_address[0])))) ) ) ) # ( !UB1_rom_address[1] & ( UB1_rom_address[3] & ( (!UB1_rom_address[0] & ((!UB1_rom_address[5] & ((UB1_rom_address[4]))) # (UB1_rom_address[5] & (!UB1_rom_address[2] & !UB1_rom_address[4])))) ) ) ) # ( UB1_rom_address[1] & ( !UB1_rom_address[3] & ( (!UB1_rom_address[5] & (UB1_rom_address[2] & (UB1_rom_address[4] & UB1_rom_address[0]))) # (UB1_rom_address[5] & (!UB1_rom_address[4] & (!UB1_rom_address[2] $ (UB1_rom_address[0])))) ) ) ) # ( !UB1_rom_address[1] & ( !UB1_rom_address[3] & ( (!UB1_rom_address[5] & (UB1_rom_address[2] & (!UB1_rom_address[4] & !UB1_rom_address[0]))) ) ) );


--VB1L6 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[6]~7
VB1L6 = ( UB1_rom_address[1] & ( UB1_rom_address[2] & ( (!UB1_rom_address[4] & (UB1_rom_address[3] & (!UB1_rom_address[5] $ (UB1_rom_address[0])))) # (UB1_rom_address[4] & (!UB1_rom_address[0] & (!UB1_rom_address[5] $ (!UB1_rom_address[3])))) ) ) ) # ( !UB1_rom_address[1] & ( UB1_rom_address[2] & ( (UB1_rom_address[4] & (!UB1_rom_address[0] & (!UB1_rom_address[5] $ (!UB1_rom_address[3])))) ) ) ) # ( UB1_rom_address[1] & ( !UB1_rom_address[2] & ( (!UB1_rom_address[4] & ((!UB1_rom_address[5] & (!UB1_rom_address[3])) # (UB1_rom_address[5] & (UB1_rom_address[3] & !UB1_rom_address[0])))) # (UB1_rom_address[4] & (!UB1_rom_address[5] $ (((!UB1_rom_address[3] & UB1_rom_address[0]))))) ) ) ) # ( !UB1_rom_address[1] & ( !UB1_rom_address[2] & ( (UB1_rom_address[4] & ((!UB1_rom_address[3] & ((UB1_rom_address[0]))) # (UB1_rom_address[3] & (!UB1_rom_address[5] & !UB1_rom_address[0])))) ) ) );


--VB1L7 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[7]~8
VB1L7 = ( UB1_rom_address[2] & ( UB1_rom_address[0] & ( (!UB1_rom_address[5] & (!UB1_rom_address[4] & (!UB1_rom_address[3] $ (!UB1_rom_address[1])))) # (UB1_rom_address[5] & (UB1_rom_address[4] & (!UB1_rom_address[3] & UB1_rom_address[1]))) ) ) ) # ( !UB1_rom_address[2] & ( UB1_rom_address[0] & ( (!UB1_rom_address[5] & ((!UB1_rom_address[4] & ((UB1_rom_address[1]))) # (UB1_rom_address[4] & (UB1_rom_address[3] & !UB1_rom_address[1])))) # (UB1_rom_address[5] & (!UB1_rom_address[3] & (!UB1_rom_address[4] $ (UB1_rom_address[1])))) ) ) ) # ( UB1_rom_address[2] & ( !UB1_rom_address[0] & ( (!UB1_rom_address[5] & (UB1_rom_address[3] & ((UB1_rom_address[1]) # (UB1_rom_address[4])))) # (UB1_rom_address[5] & (UB1_rom_address[4] & (!UB1_rom_address[3]))) ) ) ) # ( !UB1_rom_address[2] & ( !UB1_rom_address[0] & ( (!UB1_rom_address[5] & ((!UB1_rom_address[3] & ((UB1_rom_address[1]))) # (UB1_rom_address[3] & (UB1_rom_address[4])))) # (UB1_rom_address[5] & (!UB1_rom_address[1] & ((UB1_rom_address[3]) # (UB1_rom_address[4])))) ) ) );


--VB1L5 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[5]~9
VB1L5 = ( UB1_rom_address[5] & ( UB1_rom_address[4] & ( (!UB1_rom_address[3] & (UB1_rom_address[2] & ((UB1_rom_address[0])))) # (UB1_rom_address[3] & (!UB1_rom_address[2] & (!UB1_rom_address[1] & !UB1_rom_address[0]))) ) ) ) # ( !UB1_rom_address[5] & ( UB1_rom_address[4] & ( (!UB1_rom_address[3] & (!UB1_rom_address[2] $ (!UB1_rom_address[1] $ (UB1_rom_address[0])))) # (UB1_rom_address[3] & ((!UB1_rom_address[2] & (!UB1_rom_address[1])) # (UB1_rom_address[2] & ((!UB1_rom_address[0]))))) ) ) ) # ( UB1_rom_address[5] & ( !UB1_rom_address[4] & ( (!UB1_rom_address[3] & (!UB1_rom_address[2] & (!UB1_rom_address[1] & !UB1_rom_address[0]))) # (UB1_rom_address[3] & ((!UB1_rom_address[2] & (!UB1_rom_address[1] $ (!UB1_rom_address[0]))) # (UB1_rom_address[2] & (!UB1_rom_address[1] & !UB1_rom_address[0])))) ) ) ) # ( !UB1_rom_address[5] & ( !UB1_rom_address[4] & ( (!UB1_rom_address[2] & (!UB1_rom_address[3])) # (UB1_rom_address[2] & (!UB1_rom_address[0] & (!UB1_rom_address[3] $ (UB1_rom_address[1])))) ) ) );


--VB1L4 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[4]~10
VB1L4 = ( UB1_rom_address[5] & ( UB1_rom_address[4] & ( (!UB1_rom_address[3] & (!UB1_rom_address[0] & (!UB1_rom_address[1] & !UB1_rom_address[2]))) ) ) ) # ( !UB1_rom_address[5] & ( UB1_rom_address[4] & ( (!UB1_rom_address[2] & ((!UB1_rom_address[3] & (!UB1_rom_address[0] & UB1_rom_address[1])) # (UB1_rom_address[3] & (UB1_rom_address[0])))) ) ) ) # ( UB1_rom_address[5] & ( !UB1_rom_address[4] & ( (UB1_rom_address[3] & (UB1_rom_address[2] & (!UB1_rom_address[0] $ (UB1_rom_address[1])))) ) ) ) # ( !UB1_rom_address[5] & ( !UB1_rom_address[4] & ( (!UB1_rom_address[1] & ((!UB1_rom_address[2] & (!UB1_rom_address[3])) # (UB1_rom_address[2] & ((!UB1_rom_address[0]))))) # (UB1_rom_address[1] & (!UB1_rom_address[2] $ (((UB1_rom_address[3] & !UB1_rom_address[0]))))) ) ) );


--VB1L1 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[1]~11
VB1L1 = ( UB1_rom_address[1] & ( UB1_rom_address[0] & ( (!UB1_rom_address[5] & (!UB1_rom_address[3] & ((!UB1_rom_address[4]) # (UB1_rom_address[2])))) # (UB1_rom_address[5] & ((!UB1_rom_address[4] & (UB1_rom_address[3] & !UB1_rom_address[2])) # (UB1_rom_address[4] & (!UB1_rom_address[3])))) ) ) ) # ( !UB1_rom_address[1] & ( UB1_rom_address[0] & ( (!UB1_rom_address[5] & (!UB1_rom_address[4] & (UB1_rom_address[3]))) # (UB1_rom_address[5] & (((!UB1_rom_address[3] & !UB1_rom_address[2])))) ) ) ) # ( UB1_rom_address[1] & ( !UB1_rom_address[0] & ( (!UB1_rom_address[5] & (!UB1_rom_address[4] $ (!UB1_rom_address[3] $ (!UB1_rom_address[2])))) # (UB1_rom_address[5] & (((!UB1_rom_address[3] & UB1_rom_address[2])))) ) ) ) # ( !UB1_rom_address[1] & ( !UB1_rom_address[0] & ( (!UB1_rom_address[3] & (UB1_rom_address[2] & (!UB1_rom_address[5] $ (UB1_rom_address[4])))) # (UB1_rom_address[3] & (((UB1_rom_address[4] & !UB1_rom_address[2])))) ) ) );


--YB1L5 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0~4
YB1L5 = ( UB1_rom_address[5] & ( UB1_rom_address[4] & ( (!UB1_rom_address[3]) # ((!UB1_rom_address[2] & (!UB1_rom_address[1] & !UB1_rom_address[0]))) ) ) ) # ( !UB1_rom_address[5] & ( UB1_rom_address[4] ) ) # ( UB1_rom_address[5] & ( !UB1_rom_address[4] ) ) # ( !UB1_rom_address[5] & ( !UB1_rom_address[4] & ( (UB1_rom_address[3] & ((UB1_rom_address[1]) # (UB1_rom_address[2]))) ) ) );


--YD1L263 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~3
YD1L263 = ( YD1_D_iw[16] & ( !YD1_D_iw[15] & ( (YD1_D_iw[13] & ((!YD1_D_iw[11] & ((!YD1_D_iw[12]))) # (YD1_D_iw[11] & (!YD1_D_iw[14])))) ) ) );


--YD1L255 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~1
YD1L255 = ( YD1_D_iw[16] & ( YD1_D_iw[15] & ( (YD1_D_iw[14] & (YD1_D_iw[13] & (!YD1_D_iw[12] & YD1_D_iw[11]))) ) ) ) # ( YD1_D_iw[16] & ( !YD1_D_iw[15] & ( (YD1_D_iw[13] & ((!YD1_D_iw[12]) # ((!YD1_D_iw[14] & YD1_D_iw[11])))) ) ) );


--YD1L245 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~0
YD1L245 = ( !YD1_D_iw[0] & ( (YD1_D_iw[4] & (!YD1_D_iw[3] & (!YD1_D_iw[2] $ (YD1_D_iw[1])))) ) );


--YD1L246 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~1
YD1L246 = ( !YD1_D_iw[12] & ( YD1_D_iw[11] & ( (YD1_D_iw[16] & (YD1_D_iw[15] & (YD1_D_iw[14] & !YD1_D_iw[13]))) ) ) ) # ( !YD1_D_iw[12] & ( !YD1_D_iw[11] & ( (!YD1_D_iw[13] & (!YD1_D_iw[15] $ (!YD1_D_iw[14]))) ) ) );


--YD1L351 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~1
YD1L351 = ( YD1_D_iw[0] & ( (YD1_D_iw[2] & (!YD1_D_iw[1] & ((!YD1_D_iw[4]) # (!YD1_D_iw[3])))) ) );


--YD1L284 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~2
YD1L284 = ( !YD1_D_iw[12] & ( (YD1_D_iw[14] & (YD1_D_iw[13] & (!YD1_D_iw[16] $ (!YD1_D_iw[15])))) ) );


--YD1L285 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~3
YD1L285 = ( YD1_D_iw[12] & ( YD1_D_iw[11] & ( (YD1_D_iw[16] & (!YD1_D_iw[15] & (!YD1_D_iw[14] & YD1_D_iw[13]))) ) ) ) # ( !YD1_D_iw[12] & ( YD1_D_iw[11] & ( (YD1_D_iw[16] & (YD1_D_iw[13] & ((!YD1_D_iw[14]) # (YD1_D_iw[15])))) ) ) ) # ( !YD1_D_iw[12] & ( !YD1_D_iw[11] & ( (YD1_D_iw[16] & (!YD1_D_iw[14] & YD1_D_iw[13])) ) ) );


--YD1L264 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~4
YD1L264 = ( YD1_D_iw[1] & ( YD1_D_iw[0] & ( (!YD1_D_iw[5] & (YD1_D_iw[4] & (YD1_D_iw[3] & YD1_D_iw[2]))) ) ) ) # ( !YD1_D_iw[1] & ( YD1_D_iw[0] & ( (!YD1_D_iw[5] & (YD1_D_iw[4] & (YD1_D_iw[3] & YD1_D_iw[2]))) # (YD1_D_iw[5] & (!YD1_D_iw[4] & ((!YD1_D_iw[2])))) ) ) ) # ( YD1_D_iw[1] & ( !YD1_D_iw[0] & ( (YD1_D_iw[5] & (!YD1_D_iw[4] & (!YD1_D_iw[3] & !YD1_D_iw[2]))) ) ) );


--YD1L265 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~5
YD1L265 = ( !YD1_D_iw[1] & ( YD1_D_iw[0] & ( (!YD1_D_iw[5] & (!YD1_D_iw[2] & ((YD1_D_iw[3]) # (YD1_D_iw[4])))) ) ) ) # ( YD1_D_iw[1] & ( !YD1_D_iw[0] & ( (!YD1_D_iw[5] & (!YD1_D_iw[2] & ((YD1_D_iw[3]) # (YD1_D_iw[4])))) ) ) );


--YD1L266 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~6
YD1L266 = ( YD1_D_iw[1] & ( YD1_D_iw[0] & ( (YD1_D_iw[5] & (YD1_D_iw[4] & (YD1_D_iw[3] & YD1_D_iw[2]))) ) ) ) # ( !YD1_D_iw[1] & ( YD1_D_iw[0] & ( (YD1_D_iw[5] & (YD1_D_iw[4] & ((!YD1_D_iw[2]) # (YD1_D_iw[3])))) ) ) ) # ( YD1_D_iw[1] & ( !YD1_D_iw[0] & ( (YD1_D_iw[5] & (YD1_D_iw[4] & (YD1_D_iw[3] & YD1_D_iw[2]))) ) ) ) # ( !YD1_D_iw[1] & ( !YD1_D_iw[0] & ( (YD1_D_iw[5] & (YD1_D_iw[4] & (YD1_D_iw[3] & !YD1_D_iw[2]))) ) ) );


--YD1L267 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~7
YD1L267 = ( YD1_D_iw[12] & ( YD1_D_iw[11] & ( (!YD1_D_iw[16] & (((YD1_D_iw[13])))) # (YD1_D_iw[16] & ((!YD1_D_iw[15] & ((!YD1_D_iw[13]) # (YD1_D_iw[14]))) # (YD1_D_iw[15] & ((!YD1_D_iw[14]) # (YD1_D_iw[13]))))) ) ) ) # ( !YD1_D_iw[12] & ( YD1_D_iw[11] & ( (!YD1_D_iw[16] & (YD1_D_iw[15] & ((!YD1_D_iw[14]) # (!YD1_D_iw[13])))) # (YD1_D_iw[16] & (!YD1_D_iw[15] & (!YD1_D_iw[14] & !YD1_D_iw[13]))) ) ) ) # ( YD1_D_iw[12] & ( !YD1_D_iw[11] & ( (!YD1_D_iw[16] & (!YD1_D_iw[15] & (YD1_D_iw[14] & !YD1_D_iw[13]))) # (YD1_D_iw[16] & (!YD1_D_iw[13] $ (((YD1_D_iw[15] & YD1_D_iw[14]))))) ) ) ) # ( !YD1_D_iw[12] & ( !YD1_D_iw[11] & ( (!YD1_D_iw[16] & (!YD1_D_iw[14] & (!YD1_D_iw[15] $ (YD1_D_iw[13])))) # (YD1_D_iw[16] & (YD1_D_iw[15] & (YD1_D_iw[14]))) ) ) );


--YD1L268 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~8
YD1L268 = ( YD1_D_iw[12] & ( YD1_D_iw[11] & ( (YD1_D_iw[16] & (!YD1_D_iw[15] & !YD1_D_iw[13])) ) ) ) # ( !YD1_D_iw[12] & ( YD1_D_iw[11] & ( (!YD1_D_iw[13] & ((!YD1_D_iw[16] & (YD1_D_iw[15] & YD1_D_iw[14])) # (YD1_D_iw[16] & (!YD1_D_iw[15] & !YD1_D_iw[14])))) ) ) ) # ( YD1_D_iw[12] & ( !YD1_D_iw[11] & ( (YD1_D_iw[16] & (!YD1_D_iw[15] & !YD1_D_iw[13])) ) ) );


--YD1L269 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~9
YD1L269 = ( YD1_D_iw[12] & ( YD1_D_iw[11] & ( (!YD1_D_iw[16] & (!YD1_D_iw[15] & (YD1_D_iw[14] & YD1_D_iw[13]))) ) ) ) # ( !YD1_D_iw[12] & ( YD1_D_iw[11] & ( (!YD1_D_iw[16] & (YD1_D_iw[15] & !YD1_D_iw[14])) ) ) ) # ( YD1_D_iw[12] & ( !YD1_D_iw[11] & ( (!YD1_D_iw[16] & (!YD1_D_iw[15] & (YD1_D_iw[14] & !YD1_D_iw[13]))) ) ) ) # ( !YD1_D_iw[12] & ( !YD1_D_iw[11] & ( (!YD1_D_iw[16] & (!YD1_D_iw[14] & (!YD1_D_iw[15] $ (YD1_D_iw[13])))) ) ) );


--YD1L270 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~10
YD1L270 = ( YD1_D_iw[12] & ( YD1_D_iw[11] & ( (YD1_D_iw[16] & ((!YD1_D_iw[15] & (YD1_D_iw[14] & YD1_D_iw[13])) # (YD1_D_iw[15] & (!YD1_D_iw[14])))) ) ) ) # ( YD1_D_iw[12] & ( !YD1_D_iw[11] & ( (YD1_D_iw[16] & (YD1_D_iw[15] & (!YD1_D_iw[14] & !YD1_D_iw[13]))) ) ) ) # ( !YD1_D_iw[12] & ( !YD1_D_iw[11] & ( (YD1_D_iw[16] & (YD1_D_iw[15] & YD1_D_iw[14])) ) ) );


--YD1L273 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld~0
YD1L273 = ( YD1_D_iw[0] & ( (YD1_D_iw[1] & ((!YD1_D_iw[4]) # ((!YD1_D_iw[3] & YD1_D_iw[2])))) ) );


--YD1L241 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~0
YD1L241 = ( YD1_D_iw[1] & ( !YD1_D_iw[0] & ( (!YD1_D_iw[4] & (((YD1_D_iw[2])))) # (YD1_D_iw[4] & (YD1_D_iw[3] & (!YD1_D_iw[5] $ (!YD1_D_iw[2])))) ) ) ) # ( !YD1_D_iw[1] & ( !YD1_D_iw[0] & ( (!YD1_D_iw[2] & ((!YD1_D_iw[5] & ((YD1_D_iw[3]))) # (YD1_D_iw[5] & (!YD1_D_iw[4])))) ) ) );


--YD1L242 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~1
YD1L242 = ( YD1_D_iw[1] & ( !YD1_D_iw[0] & ( (YD1_D_iw[2] & ((!YD1_D_iw[4]) # ((!YD1_D_iw[5] & YD1_D_iw[3])))) ) ) ) # ( !YD1_D_iw[1] & ( !YD1_D_iw[0] & ( (!YD1_D_iw[2] & ((!YD1_D_iw[5] & ((YD1_D_iw[3]))) # (YD1_D_iw[5] & (!YD1_D_iw[4])))) ) ) );


--YD1L243 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~2
YD1L243 = (!YD1L244 & ((YD1L242))) # (YD1L244 & (YD1L241));


--YD1L247 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~2
YD1L247 = ( !YD1_D_iw[0] & ( (!YD1_D_iw[4] & (YD1_D_iw[3] & (!YD1_D_iw[2] $ (YD1_D_iw[1])))) ) );


--YD1L244 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~3
YD1L244 = ( !YD1_D_iw[12] & ( !YD1_D_iw[11] & ( (!YD1_D_iw[13] & ((!YD1_D_iw[16] & ((YD1_D_iw[14]))) # (YD1_D_iw[16] & (!YD1_D_iw[15])))) ) ) );


--YD1L275 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~1
YD1L275 = ( YD1_D_iw[0] & ( YD1L274 ) ) # ( !YD1_D_iw[0] & ( YD1L274 ) ) # ( !YD1_D_iw[0] & ( !YD1L274 & ( (YD1_D_iw[2] & (!YD1_D_iw[1] & ((YD1_D_iw[3]) # (YD1_D_iw[4])))) ) ) );


--YD1L276 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~2
YD1L276 = ( !YD1_D_iw[1] & ( !YD1_D_iw[0] & ( (!YD1_D_iw[5] & (YD1_D_iw[2] & ((YD1_D_iw[3]) # (YD1_D_iw[4])))) ) ) );


--YD1L289 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~0
YD1L289 = ( YD1_D_iw[12] & ( YD1_D_iw[11] & ( (!YD1_D_iw[13] & ((!YD1_D_iw[16]) # ((YD1_D_iw[15] & YD1_D_iw[14])))) ) ) ) # ( YD1_D_iw[12] & ( !YD1_D_iw[11] & ( (!YD1_D_iw[13] & ((!YD1_D_iw[14] & (!YD1_D_iw[16])) # (YD1_D_iw[14] & ((YD1_D_iw[15]))))) ) ) );


--YD1L290 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~1
YD1L290 = (YD1L289 & YD1L590);


--YD1L291 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~2
YD1L291 = ( !YD1_D_iw[13] & ( YD1_D_iw[12] & ( (YD1_D_iw[15] & (!YD1_D_iw[16] & ((!YD1_D_iw[14]) # (YD1_D_iw[11])))) ) ) );


--A1L13 is count[0]~1
A1L13 = !count[0];


--BB1L8 is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]~0
BB1L8 = !BB1_altera_reset_synchronizer_int_chain[3];


--W1L356 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]~9
W1L356 = !W1L2;


--W1L358 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]~12
W1L358 = !W1L30;


--AC1L54 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0
AC1L54 = AMPP_FUNCTION(!U1_t_dav);


--NC9L40 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]~0
NC9L40 = !NC9_wr_ptr[0];


--FE1L8 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~0
FE1L8 = !BE1_writedata[1];


--FE1L6 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~1
FE1L6 = !BE1_writedata[0];


--PC3L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0
PC3L15 = !HC1_b_full;


--AC1L36 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0
AC1L36 = AMPP_FUNCTION(!AC1_read);


--AC1L99 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0
AC1L99 = AMPP_FUNCTION(!AC1_write);


--GF2L4 is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0
GF2L4 = GND;


--A1L212 is ~GND
A1L212 = GND;


--A1L213 is ~VCC
A1L213 = VCC;


--AC1L16 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell
AC1L16 = AMPP_FUNCTION(!AC1_count[9]);


--W1L284 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_wirecell
W1L284 = !W1_m_cmd[0];


--W1L286 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_wirecell
W1L286 = !W1_m_cmd[1];


--W1L288 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_wirecell
W1L288 = !W1_m_cmd[2];


--W1L290 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]~_wirecell
W1L290 = !W1_m_cmd[3];


--YD1L437 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~_wirecell
YD1L437 = !YD1_E_shift_rot_cnt[0];


--RE1L3 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell
RE1L3 = !RE1L2;


