#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ba61a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ba6330 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1bb3d10 .functor NOT 1, L_0x1bdffe0, C4<0>, C4<0>, C4<0>;
L_0x1bdfd40 .functor XOR 1, L_0x1bdfbe0, L_0x1bdfca0, C4<0>, C4<0>;
L_0x1bdfed0 .functor XOR 1, L_0x1bdfd40, L_0x1bdfe00, C4<0>, C4<0>;
v0x1bdb020_0 .net *"_ivl_10", 0 0, L_0x1bdfe00;  1 drivers
v0x1bdb120_0 .net *"_ivl_12", 0 0, L_0x1bdfed0;  1 drivers
v0x1bdb200_0 .net *"_ivl_2", 0 0, L_0x1bdceb0;  1 drivers
v0x1bdb2c0_0 .net *"_ivl_4", 0 0, L_0x1bdfbe0;  1 drivers
v0x1bdb3a0_0 .net *"_ivl_6", 0 0, L_0x1bdfca0;  1 drivers
v0x1bdb4d0_0 .net *"_ivl_8", 0 0, L_0x1bdfd40;  1 drivers
v0x1bdb5b0_0 .net "a", 0 0, v0x1bd7540_0;  1 drivers
v0x1bdb650_0 .net "b", 0 0, v0x1bd75e0_0;  1 drivers
v0x1bdb6f0_0 .net "c", 0 0, v0x1bd7680_0;  1 drivers
v0x1bdb790_0 .var "clk", 0 0;
v0x1bdb830_0 .net "d", 0 0, v0x1bd77c0_0;  1 drivers
v0x1bdb8d0_0 .net "q_dut", 0 0, L_0x1bdf8f0;  1 drivers
v0x1bdb970_0 .net "q_ref", 0 0, L_0x1bb3d80;  1 drivers
v0x1bdba10_0 .var/2u "stats1", 159 0;
v0x1bdbab0_0 .var/2u "strobe", 0 0;
v0x1bdbb50_0 .net "tb_match", 0 0, L_0x1bdffe0;  1 drivers
v0x1bdbc10_0 .net "tb_mismatch", 0 0, L_0x1bb3d10;  1 drivers
v0x1bdbcd0_0 .net "wavedrom_enable", 0 0, v0x1bd78b0_0;  1 drivers
v0x1bdbd70_0 .net "wavedrom_title", 511 0, v0x1bd7950_0;  1 drivers
L_0x1bdceb0 .concat [ 1 0 0 0], L_0x1bb3d80;
L_0x1bdfbe0 .concat [ 1 0 0 0], L_0x1bb3d80;
L_0x1bdfca0 .concat [ 1 0 0 0], L_0x1bdf8f0;
L_0x1bdfe00 .concat [ 1 0 0 0], L_0x1bb3d80;
L_0x1bdffe0 .cmp/eeq 1, L_0x1bdceb0, L_0x1bdfed0;
S_0x1ba64c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1ba6330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1b91ea0 .functor OR 1, v0x1bd7540_0, v0x1bd75e0_0, C4<0>, C4<0>;
L_0x1ba6c20 .functor OR 1, v0x1bd7680_0, v0x1bd77c0_0, C4<0>, C4<0>;
L_0x1bb3d80 .functor AND 1, L_0x1b91ea0, L_0x1ba6c20, C4<1>, C4<1>;
v0x1bb3f80_0 .net *"_ivl_0", 0 0, L_0x1b91ea0;  1 drivers
v0x1bb4020_0 .net *"_ivl_2", 0 0, L_0x1ba6c20;  1 drivers
v0x1b91ff0_0 .net "a", 0 0, v0x1bd7540_0;  alias, 1 drivers
v0x1b92090_0 .net "b", 0 0, v0x1bd75e0_0;  alias, 1 drivers
v0x1bd69c0_0 .net "c", 0 0, v0x1bd7680_0;  alias, 1 drivers
v0x1bd6ad0_0 .net "d", 0 0, v0x1bd77c0_0;  alias, 1 drivers
v0x1bd6b90_0 .net "q", 0 0, L_0x1bb3d80;  alias, 1 drivers
S_0x1bd6cf0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1ba6330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1bd7540_0 .var "a", 0 0;
v0x1bd75e0_0 .var "b", 0 0;
v0x1bd7680_0 .var "c", 0 0;
v0x1bd7720_0 .net "clk", 0 0, v0x1bdb790_0;  1 drivers
v0x1bd77c0_0 .var "d", 0 0;
v0x1bd78b0_0 .var "wavedrom_enable", 0 0;
v0x1bd7950_0 .var "wavedrom_title", 511 0;
E_0x1ba1140/0 .event negedge, v0x1bd7720_0;
E_0x1ba1140/1 .event posedge, v0x1bd7720_0;
E_0x1ba1140 .event/or E_0x1ba1140/0, E_0x1ba1140/1;
E_0x1ba1390 .event posedge, v0x1bd7720_0;
E_0x1b8a9f0 .event negedge, v0x1bd7720_0;
S_0x1bd7040 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1bd6cf0;
 .timescale -12 -12;
v0x1bd7240_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1bd7340 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1bd6cf0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1bd7ab0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1ba6330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1bdc0a0 .functor NOT 1, v0x1bd7540_0, C4<0>, C4<0>, C4<0>;
L_0x1bdc130 .functor NOT 1, v0x1bd75e0_0, C4<0>, C4<0>, C4<0>;
L_0x1bdc1c0 .functor AND 1, L_0x1bdc0a0, L_0x1bdc130, C4<1>, C4<1>;
L_0x1bdc230 .functor NOT 1, v0x1bd7680_0, C4<0>, C4<0>, C4<0>;
L_0x1bdc2d0 .functor AND 1, L_0x1bdc1c0, L_0x1bdc230, C4<1>, C4<1>;
L_0x1bdc3e0 .functor AND 1, L_0x1bdc2d0, v0x1bd77c0_0, C4<1>, C4<1>;
L_0x1bdc4e0 .functor NOT 1, v0x1bd7540_0, C4<0>, C4<0>, C4<0>;
L_0x1bdc550 .functor NOT 1, v0x1bd75e0_0, C4<0>, C4<0>, C4<0>;
L_0x1bdc610 .functor AND 1, L_0x1bdc4e0, L_0x1bdc550, C4<1>, C4<1>;
L_0x1bdc720 .functor AND 1, L_0x1bdc610, v0x1bd7680_0, C4<1>, C4<1>;
L_0x1bdc840 .functor NOT 1, v0x1bd77c0_0, C4<0>, C4<0>, C4<0>;
L_0x1bdc8b0 .functor AND 1, L_0x1bdc720, L_0x1bdc840, C4<1>, C4<1>;
L_0x1bdc9e0 .functor OR 1, L_0x1bdc3e0, L_0x1bdc8b0, C4<0>, C4<0>;
L_0x1bdcaf0 .functor NOT 1, v0x1bd7540_0, C4<0>, C4<0>, C4<0>;
L_0x1bdc970 .functor AND 1, L_0x1bdcaf0, v0x1bd75e0_0, C4<1>, C4<1>;
L_0x1bdcc30 .functor NOT 1, v0x1bd7680_0, C4<0>, C4<0>, C4<0>;
L_0x1bdcd30 .functor AND 1, L_0x1bdc970, L_0x1bdcc30, C4<1>, C4<1>;
L_0x1bdce40 .functor NOT 1, v0x1bd77c0_0, C4<0>, C4<0>, C4<0>;
L_0x1bdcf50 .functor AND 1, L_0x1bdcd30, L_0x1bdce40, C4<1>, C4<1>;
L_0x1bdd060 .functor OR 1, L_0x1bdc9e0, L_0x1bdcf50, C4<0>, C4<0>;
L_0x1bdd220 .functor NOT 1, v0x1bd7540_0, C4<0>, C4<0>, C4<0>;
L_0x1bdd3a0 .functor AND 1, L_0x1bdd220, v0x1bd75e0_0, C4<1>, C4<1>;
L_0x1bdd630 .functor AND 1, L_0x1bdd3a0, v0x1bd7680_0, C4<1>, C4<1>;
L_0x1bdd800 .functor AND 1, L_0x1bdd630, v0x1bd77c0_0, C4<1>, C4<1>;
L_0x1bddaa0 .functor OR 1, L_0x1bdd060, L_0x1bdd800, C4<0>, C4<0>;
L_0x1bddbb0 .functor NOT 1, v0x1bd75e0_0, C4<0>, C4<0>, C4<0>;
L_0x1bddd00 .functor AND 1, v0x1bd7540_0, L_0x1bddbb0, C4<1>, C4<1>;
L_0x1bdddc0 .functor NOT 1, v0x1bd7680_0, C4<0>, C4<0>, C4<0>;
L_0x1bddf20 .functor AND 1, L_0x1bddd00, L_0x1bdddc0, C4<1>, C4<1>;
L_0x1bde030 .functor NOT 1, v0x1bd77c0_0, C4<0>, C4<0>, C4<0>;
L_0x1bde1a0 .functor AND 1, L_0x1bddf20, L_0x1bde030, C4<1>, C4<1>;
L_0x1bde2b0 .functor OR 1, L_0x1bddaa0, L_0x1bde1a0, C4<0>, C4<0>;
L_0x1bde4d0 .functor NOT 1, v0x1bd75e0_0, C4<0>, C4<0>, C4<0>;
L_0x1bde540 .functor AND 1, v0x1bd7540_0, L_0x1bde4d0, C4<1>, C4<1>;
L_0x1bde720 .functor AND 1, L_0x1bde540, v0x1bd7680_0, C4<1>, C4<1>;
L_0x1bde7e0 .functor AND 1, L_0x1bde720, v0x1bd77c0_0, C4<1>, C4<1>;
L_0x1bde9d0 .functor OR 1, L_0x1bde2b0, L_0x1bde7e0, C4<0>, C4<0>;
L_0x1bdeae0 .functor AND 1, v0x1bd7540_0, v0x1bd75e0_0, C4<1>, C4<1>;
L_0x1bdec90 .functor NOT 1, v0x1bd7680_0, C4<0>, C4<0>, C4<0>;
L_0x1bded00 .functor AND 1, L_0x1bdeae0, L_0x1bdec90, C4<1>, C4<1>;
L_0x1bdef60 .functor NOT 1, v0x1bd77c0_0, C4<0>, C4<0>, C4<0>;
L_0x1bdefd0 .functor AND 1, L_0x1bded00, L_0x1bdef60, C4<1>, C4<1>;
L_0x1bdf240 .functor OR 1, L_0x1bde9d0, L_0x1bdefd0, C4<0>, C4<0>;
L_0x1bdf350 .functor AND 1, v0x1bd7540_0, v0x1bd75e0_0, C4<1>, C4<1>;
L_0x1bdf530 .functor AND 1, L_0x1bdf350, v0x1bd7680_0, C4<1>, C4<1>;
L_0x1bdf5f0 .functor NOT 1, v0x1bd77c0_0, C4<0>, C4<0>, C4<0>;
L_0x1bdf7e0 .functor AND 1, L_0x1bdf530, L_0x1bdf5f0, C4<1>, C4<1>;
L_0x1bdf8f0 .functor OR 1, L_0x1bdf240, L_0x1bdf7e0, C4<0>, C4<0>;
v0x1bd7da0_0 .net *"_ivl_0", 0 0, L_0x1bdc0a0;  1 drivers
v0x1bd7e80_0 .net *"_ivl_10", 0 0, L_0x1bdc3e0;  1 drivers
v0x1bd7f60_0 .net *"_ivl_12", 0 0, L_0x1bdc4e0;  1 drivers
v0x1bd8050_0 .net *"_ivl_14", 0 0, L_0x1bdc550;  1 drivers
v0x1bd8130_0 .net *"_ivl_16", 0 0, L_0x1bdc610;  1 drivers
v0x1bd8260_0 .net *"_ivl_18", 0 0, L_0x1bdc720;  1 drivers
v0x1bd8340_0 .net *"_ivl_2", 0 0, L_0x1bdc130;  1 drivers
v0x1bd8420_0 .net *"_ivl_20", 0 0, L_0x1bdc840;  1 drivers
v0x1bd8500_0 .net *"_ivl_22", 0 0, L_0x1bdc8b0;  1 drivers
v0x1bd85e0_0 .net *"_ivl_24", 0 0, L_0x1bdc9e0;  1 drivers
v0x1bd86c0_0 .net *"_ivl_26", 0 0, L_0x1bdcaf0;  1 drivers
v0x1bd87a0_0 .net *"_ivl_28", 0 0, L_0x1bdc970;  1 drivers
v0x1bd8880_0 .net *"_ivl_30", 0 0, L_0x1bdcc30;  1 drivers
v0x1bd8960_0 .net *"_ivl_32", 0 0, L_0x1bdcd30;  1 drivers
v0x1bd8a40_0 .net *"_ivl_34", 0 0, L_0x1bdce40;  1 drivers
v0x1bd8b20_0 .net *"_ivl_36", 0 0, L_0x1bdcf50;  1 drivers
v0x1bd8c00_0 .net *"_ivl_38", 0 0, L_0x1bdd060;  1 drivers
v0x1bd8ce0_0 .net *"_ivl_4", 0 0, L_0x1bdc1c0;  1 drivers
v0x1bd8dc0_0 .net *"_ivl_40", 0 0, L_0x1bdd220;  1 drivers
v0x1bd8ea0_0 .net *"_ivl_42", 0 0, L_0x1bdd3a0;  1 drivers
v0x1bd8f80_0 .net *"_ivl_44", 0 0, L_0x1bdd630;  1 drivers
v0x1bd9060_0 .net *"_ivl_46", 0 0, L_0x1bdd800;  1 drivers
v0x1bd9140_0 .net *"_ivl_48", 0 0, L_0x1bddaa0;  1 drivers
v0x1bd9220_0 .net *"_ivl_50", 0 0, L_0x1bddbb0;  1 drivers
v0x1bd9300_0 .net *"_ivl_52", 0 0, L_0x1bddd00;  1 drivers
v0x1bd93e0_0 .net *"_ivl_54", 0 0, L_0x1bdddc0;  1 drivers
v0x1bd94c0_0 .net *"_ivl_56", 0 0, L_0x1bddf20;  1 drivers
v0x1bd95a0_0 .net *"_ivl_58", 0 0, L_0x1bde030;  1 drivers
v0x1bd9680_0 .net *"_ivl_6", 0 0, L_0x1bdc230;  1 drivers
v0x1bd9760_0 .net *"_ivl_60", 0 0, L_0x1bde1a0;  1 drivers
v0x1bd9840_0 .net *"_ivl_62", 0 0, L_0x1bde2b0;  1 drivers
v0x1bd9920_0 .net *"_ivl_64", 0 0, L_0x1bde4d0;  1 drivers
v0x1bd9a00_0 .net *"_ivl_66", 0 0, L_0x1bde540;  1 drivers
v0x1bd9cf0_0 .net *"_ivl_68", 0 0, L_0x1bde720;  1 drivers
v0x1bd9dd0_0 .net *"_ivl_70", 0 0, L_0x1bde7e0;  1 drivers
v0x1bd9eb0_0 .net *"_ivl_72", 0 0, L_0x1bde9d0;  1 drivers
v0x1bd9f90_0 .net *"_ivl_74", 0 0, L_0x1bdeae0;  1 drivers
v0x1bda070_0 .net *"_ivl_76", 0 0, L_0x1bdec90;  1 drivers
v0x1bda150_0 .net *"_ivl_78", 0 0, L_0x1bded00;  1 drivers
v0x1bda230_0 .net *"_ivl_8", 0 0, L_0x1bdc2d0;  1 drivers
v0x1bda310_0 .net *"_ivl_80", 0 0, L_0x1bdef60;  1 drivers
v0x1bda3f0_0 .net *"_ivl_82", 0 0, L_0x1bdefd0;  1 drivers
v0x1bda4d0_0 .net *"_ivl_84", 0 0, L_0x1bdf240;  1 drivers
v0x1bda5b0_0 .net *"_ivl_86", 0 0, L_0x1bdf350;  1 drivers
v0x1bda690_0 .net *"_ivl_88", 0 0, L_0x1bdf530;  1 drivers
v0x1bda770_0 .net *"_ivl_90", 0 0, L_0x1bdf5f0;  1 drivers
v0x1bda850_0 .net *"_ivl_92", 0 0, L_0x1bdf7e0;  1 drivers
v0x1bda930_0 .net "a", 0 0, v0x1bd7540_0;  alias, 1 drivers
v0x1bda9d0_0 .net "b", 0 0, v0x1bd75e0_0;  alias, 1 drivers
v0x1bdaac0_0 .net "c", 0 0, v0x1bd7680_0;  alias, 1 drivers
v0x1bdabb0_0 .net "d", 0 0, v0x1bd77c0_0;  alias, 1 drivers
v0x1bdaca0_0 .net "q", 0 0, L_0x1bdf8f0;  alias, 1 drivers
S_0x1bdae00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1ba6330;
 .timescale -12 -12;
E_0x1ba0ee0 .event anyedge, v0x1bdbab0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1bdbab0_0;
    %nor/r;
    %assign/vec4 v0x1bdbab0_0, 0;
    %wait E_0x1ba0ee0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1bd6cf0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bd77c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bd7680_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bd75e0_0, 0;
    %assign/vec4 v0x1bd7540_0, 0;
    %wait E_0x1b8a9f0;
    %wait E_0x1ba1390;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bd77c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bd7680_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bd75e0_0, 0;
    %assign/vec4 v0x1bd7540_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ba1140;
    %load/vec4 v0x1bd7540_0;
    %load/vec4 v0x1bd75e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1bd7680_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1bd77c0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bd77c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bd7680_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bd75e0_0, 0;
    %assign/vec4 v0x1bd7540_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1bd7340;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ba1140;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1bd77c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bd7680_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bd75e0_0, 0;
    %assign/vec4 v0x1bd7540_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1ba6330;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bdb790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bdbab0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1ba6330;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1bdb790_0;
    %inv;
    %store/vec4 v0x1bdb790_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1ba6330;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1bd7720_0, v0x1bdbc10_0, v0x1bdb5b0_0, v0x1bdb650_0, v0x1bdb6f0_0, v0x1bdb830_0, v0x1bdb970_0, v0x1bdb8d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1ba6330;
T_7 ;
    %load/vec4 v0x1bdba10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1bdba10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1bdba10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1bdba10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bdba10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1bdba10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bdba10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1ba6330;
T_8 ;
    %wait E_0x1ba1140;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bdba10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bdba10_0, 4, 32;
    %load/vec4 v0x1bdbb50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1bdba10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bdba10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bdba10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bdba10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1bdb970_0;
    %load/vec4 v0x1bdb970_0;
    %load/vec4 v0x1bdb8d0_0;
    %xor;
    %load/vec4 v0x1bdb970_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1bdba10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bdba10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1bdba10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bdba10_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k_zeroshot/human/circuit3/iter0/response0/top_module.sv";
