FIRRTL version 1.2.0
circuit RegularConvFull_SA_Tiled :
  module Im2ColStreamerNCHW : @[src/main/scala/conv/Im2ColStreamerNCHW.scala 23:7]
    input clock : Clock @[src/main/scala/conv/Im2ColStreamerNCHW.scala 23:7]
    input reset : UInt<1> @[src/main/scala/conv/Im2ColStreamerNCHW.scala 23:7]
    input io_in_0 : SInt<8> @[src/main/scala/conv/Im2ColStreamerNCHW.scala 37:14]
    input io_in_1 : SInt<8> @[src/main/scala/conv/Im2ColStreamerNCHW.scala 37:14]
    input io_in_2 : SInt<8> @[src/main/scala/conv/Im2ColStreamerNCHW.scala 37:14]
    input io_in_3 : SInt<8> @[src/main/scala/conv/Im2ColStreamerNCHW.scala 37:14]
    input io_in_4 : SInt<8> @[src/main/scala/conv/Im2ColStreamerNCHW.scala 37:14]
    input io_in_5 : SInt<8> @[src/main/scala/conv/Im2ColStreamerNCHW.scala 37:14]
    input io_in_6 : SInt<8> @[src/main/scala/conv/Im2ColStreamerNCHW.scala 37:14]
    input io_in_7 : SInt<8> @[src/main/scala/conv/Im2ColStreamerNCHW.scala 37:14]
    input io_in_8 : SInt<8> @[src/main/scala/conv/Im2ColStreamerNCHW.scala 37:14]
    input io_in_9 : SInt<8> @[src/main/scala/conv/Im2ColStreamerNCHW.scala 37:14]
    input io_in_10 : SInt<8> @[src/main/scala/conv/Im2ColStreamerNCHW.scala 37:14]
    input io_in_11 : SInt<8> @[src/main/scala/conv/Im2ColStreamerNCHW.scala 37:14]
    input io_in_12 : SInt<8> @[src/main/scala/conv/Im2ColStreamerNCHW.scala 37:14]
    input io_in_13 : SInt<8> @[src/main/scala/conv/Im2ColStreamerNCHW.scala 37:14]
    input io_in_14 : SInt<8> @[src/main/scala/conv/Im2ColStreamerNCHW.scala 37:14]
    input io_in_15 : SInt<8> @[src/main/scala/conv/Im2ColStreamerNCHW.scala 37:14]
    input io_in_16 : SInt<8> @[src/main/scala/conv/Im2ColStreamerNCHW.scala 37:14]
    input io_in_17 : SInt<8> @[src/main/scala/conv/Im2ColStreamerNCHW.scala 37:14]
    input io_in_18 : SInt<8> @[src/main/scala/conv/Im2ColStreamerNCHW.scala 37:14]
    input io_in_19 : SInt<8> @[src/main/scala/conv/Im2ColStreamerNCHW.scala 37:14]
    input io_in_20 : SInt<8> @[src/main/scala/conv/Im2ColStreamerNCHW.scala 37:14]
    input io_in_21 : SInt<8> @[src/main/scala/conv/Im2ColStreamerNCHW.scala 37:14]
    input io_in_22 : SInt<8> @[src/main/scala/conv/Im2ColStreamerNCHW.scala 37:14]
    input io_in_23 : SInt<8> @[src/main/scala/conv/Im2ColStreamerNCHW.scala 37:14]
    input io_in_24 : SInt<8> @[src/main/scala/conv/Im2ColStreamerNCHW.scala 37:14]
    input io_oh : UInt<3> @[src/main/scala/conv/Im2ColStreamerNCHW.scala 37:14]
    input io_ow : UInt<3> @[src/main/scala/conv/Im2ColStreamerNCHW.scala 37:14]
    input io_start : UInt<1> @[src/main/scala/conv/Im2ColStreamerNCHW.scala 37:14]
    output io_a_out : SInt<8> @[src/main/scala/conv/Im2ColStreamerNCHW.scala 37:14]
    output io_valid : UInt<1> @[src/main/scala/conv/Im2ColStreamerNCHW.scala 37:14]
    output io_done : UInt<1> @[src/main/scala/conv/Im2ColStreamerNCHW.scala 37:14]

    reg running : UInt<1>, clock with :
      reset => (UInt<1>("h0"), running) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 54:24]
    reg kIdx : UInt<4>, clock with :
      reset => (UInt<1>("h0"), kIdx) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 55:24]
    node _T = eq(kIdx, UInt<4>("h8")) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 61:16]
    node _kIdx_T = add(kIdx, UInt<1>("h1")) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 64:20]
    node _kIdx_T_1 = tail(_kIdx_T, 1) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 64:20]
    node _GEN_0 = mux(_T, UInt<1>("h0"), running) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 61:31 62:15 54:24]
    node _GEN_1 = mux(_T, kIdx, _kIdx_T_1) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 55:24 61:31 64:12]
    node _GEN_2 = mux(running, _GEN_0, running) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 54:24 60:25]
    node _GEN_3 = mux(running, _GEN_1, kIdx) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 55:24 60:25]
    node _GEN_4 = mux(io_start, UInt<1>("h1"), _GEN_2) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 57:19 58:13]
    node _GEN_5 = mux(io_start, UInt<1>("h0"), _GEN_3) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 57:19 59:10]
    node cIdx = div(kIdx, UInt<4>("h9")) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 70:21]
    node rem = rem(kIdx, UInt<4>("h9")) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 71:21]
    node khIdx = div(rem, UInt<2>("h3")) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 72:20]
    node kwIdx = rem(rem, UInt<2>("h3")) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 73:20]
    node _ih_T = add(io_oh, khIdx) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 75:18]
    node ih = tail(_ih_T, 1) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 75:18]
    node _iw_T = add(io_ow, kwIdx) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 76:18]
    node iw = tail(_iw_T, 1) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 76:18]
    node _addrWide_T = mul(cIdx, UInt<3>("h5")) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 79:24]
    node _addrWide_T_1 = add(_addrWide_T, ih) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 79:30]
    node _addrWide_T_2 = tail(_addrWide_T_1, 1) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 79:30]
    node _addrWide_T_3 = mul(_addrWide_T_2, UInt<3>("h5")) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 79:36]
    node _addrWide_T_4 = add(_addrWide_T_3, iw) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 79:42]
    node addrWide = tail(_addrWide_T_4, 1) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 79:42]
    node addr = bits(addrWide, 4, 0) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 80:22]
    node _io_done_T = eq(kIdx, UInt<4>("h8")) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 83:32]
    node _io_done_T_1 = and(running, _io_done_T) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 83:23]
    node _GEN_6 = validif(eq(UInt<1>("h0"), addr), io_in_0) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 84:{18,18}]
    node _GEN_7 = mux(eq(UInt<1>("h1"), addr), io_in_1, _GEN_6) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 84:{18,18}]
    node _GEN_8 = mux(eq(UInt<2>("h2"), addr), io_in_2, _GEN_7) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 84:{18,18}]
    node _GEN_9 = mux(eq(UInt<2>("h3"), addr), io_in_3, _GEN_8) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 84:{18,18}]
    node _GEN_10 = mux(eq(UInt<3>("h4"), addr), io_in_4, _GEN_9) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 84:{18,18}]
    node _GEN_11 = mux(eq(UInt<3>("h5"), addr), io_in_5, _GEN_10) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 84:{18,18}]
    node _GEN_12 = mux(eq(UInt<3>("h6"), addr), io_in_6, _GEN_11) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 84:{18,18}]
    node _GEN_13 = mux(eq(UInt<3>("h7"), addr), io_in_7, _GEN_12) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 84:{18,18}]
    node _GEN_14 = mux(eq(UInt<4>("h8"), addr), io_in_8, _GEN_13) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 84:{18,18}]
    node _GEN_15 = mux(eq(UInt<4>("h9"), addr), io_in_9, _GEN_14) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 84:{18,18}]
    node _GEN_16 = mux(eq(UInt<4>("ha"), addr), io_in_10, _GEN_15) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 84:{18,18}]
    node _GEN_17 = mux(eq(UInt<4>("hb"), addr), io_in_11, _GEN_16) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 84:{18,18}]
    node _GEN_18 = mux(eq(UInt<4>("hc"), addr), io_in_12, _GEN_17) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 84:{18,18}]
    node _GEN_19 = mux(eq(UInt<4>("hd"), addr), io_in_13, _GEN_18) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 84:{18,18}]
    node _GEN_20 = mux(eq(UInt<4>("he"), addr), io_in_14, _GEN_19) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 84:{18,18}]
    node _GEN_21 = mux(eq(UInt<4>("hf"), addr), io_in_15, _GEN_20) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 84:{18,18}]
    node _GEN_22 = mux(eq(UInt<5>("h10"), addr), io_in_16, _GEN_21) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 84:{18,18}]
    node _GEN_23 = mux(eq(UInt<5>("h11"), addr), io_in_17, _GEN_22) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 84:{18,18}]
    node _GEN_24 = mux(eq(UInt<5>("h12"), addr), io_in_18, _GEN_23) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 84:{18,18}]
    node _GEN_25 = mux(eq(UInt<5>("h13"), addr), io_in_19, _GEN_24) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 84:{18,18}]
    node _GEN_26 = mux(eq(UInt<5>("h14"), addr), io_in_20, _GEN_25) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 84:{18,18}]
    node _GEN_27 = mux(eq(UInt<5>("h15"), addr), io_in_21, _GEN_26) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 84:{18,18}]
    node _GEN_28 = mux(eq(UInt<5>("h16"), addr), io_in_22, _GEN_27) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 84:{18,18}]
    node _GEN_29 = mux(eq(UInt<5>("h17"), addr), io_in_23, _GEN_28) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 84:{18,18}]
    node _GEN_30 = mux(eq(UInt<5>("h18"), addr), io_in_24, _GEN_29) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 84:{18,18}]
    node _io_in_addr = _GEN_30 @[src/main/scala/conv/Im2ColStreamerNCHW.scala 84:18]
    node _io_a_out_T = mux(running, _io_in_addr, asSInt(UInt<1>("h0"))) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 84:18]
    io_a_out <= _io_a_out_T @[src/main/scala/conv/Im2ColStreamerNCHW.scala 84:12]
    io_valid <= running @[src/main/scala/conv/Im2ColStreamerNCHW.scala 82:12]
    io_done <= _io_done_T_1 @[src/main/scala/conv/Im2ColStreamerNCHW.scala 83:12]
    running <= mux(reset, UInt<1>("h0"), _GEN_4) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 54:{24,24}]
    kIdx <= mux(reset, UInt<4>("h0"), _GEN_5) @[src/main/scala/conv/Im2ColStreamerNCHW.scala 55:{24,24}]

  module PEFixed : @[src/main/scala/conv/PEFixed.scala 11:7]
    input clock : Clock @[src/main/scala/conv/PEFixed.scala 11:7]
    input reset : UInt<1> @[src/main/scala/conv/PEFixed.scala 11:7]
    input io_a_in : SInt<8> @[src/main/scala/conv/PEFixed.scala 12:14]
    input io_b_in : SInt<8> @[src/main/scala/conv/PEFixed.scala 12:14]
    input io_psum_in : SInt<32> @[src/main/scala/conv/PEFixed.scala 12:14]
    output io_a_out : SInt<8> @[src/main/scala/conv/PEFixed.scala 12:14]
    output io_b_out : SInt<8> @[src/main/scala/conv/PEFixed.scala 12:14]
    output io_psum_out : SInt<32> @[src/main/scala/conv/PEFixed.scala 12:14]

    node prod = mul(io_a_in, io_b_in) @[src/main/scala/conv/PEFixed.scala 27:30]
    node scaled = shr(prod, 0) @[src/main/scala/conv/PEFixed.scala 39:25]
    node scaledAcc = pad(scaled, 32) @[src/main/scala/conv/PEFixed.scala 42:23 43:13]
    node _io_psum_out_T = add(io_psum_in, scaledAcc) @[src/main/scala/conv/PEFixed.scala 46:29]
    node _io_psum_out_T_1 = tail(_io_psum_out_T, 1) @[src/main/scala/conv/PEFixed.scala 46:29]
    node _io_psum_out_T_2 = asSInt(_io_psum_out_T_1) @[src/main/scala/conv/PEFixed.scala 46:29]
    io_a_out <= io_a_in @[src/main/scala/conv/PEFixed.scala 23:12]
    io_b_out <= io_b_in @[src/main/scala/conv/PEFixed.scala 24:12]
    io_psum_out <= _io_psum_out_T_2 @[src/main/scala/conv/PEFixed.scala 46:15]

  module SystolicArrayMatVecFixed : @[src/main/scala/conv/SystolicArrayMatVecFixed.scala 9:7]
    input clock : Clock @[src/main/scala/conv/SystolicArrayMatVecFixed.scala 9:7]
    input reset : UInt<1> @[src/main/scala/conv/SystolicArrayMatVecFixed.scala 9:7]
    input io_a_in_0_0 : SInt<8> @[src/main/scala/conv/SystolicArrayMatVecFixed.scala 10:14]
    input io_a_in_0_1 : SInt<8> @[src/main/scala/conv/SystolicArrayMatVecFixed.scala 10:14]
    input io_b_in_0 : SInt<8> @[src/main/scala/conv/SystolicArrayMatVecFixed.scala 10:14]
    input io_b_in_1 : SInt<8> @[src/main/scala/conv/SystolicArrayMatVecFixed.scala 10:14]
    input io_psum_in_0 : SInt<32> @[src/main/scala/conv/SystolicArrayMatVecFixed.scala 10:14]
    output io_psum_out_0 : SInt<32> @[src/main/scala/conv/SystolicArrayMatVecFixed.scala 10:14]

    inst pe of PEFixed @[src/main/scala/conv/SystolicArrayMatVecFixed.scala 24:22]
    inst pe_1 of PEFixed @[src/main/scala/conv/SystolicArrayMatVecFixed.scala 24:22]
    node pWire_0_0 = io_psum_in_0 @[src/main/scala/conv/SystolicArrayMatVecFixed.scala 17:19 19:17]
    node pWire_0_1 = pe.io_psum_out @[src/main/scala/conv/SystolicArrayMatVecFixed.scala 17:19 28:23]
    node pWire_0_2 = pe_1.io_psum_out @[src/main/scala/conv/SystolicArrayMatVecFixed.scala 17:19 28:23]
    io_psum_out_0 <= pWire_0_2 @[src/main/scala/conv/SystolicArrayMatVecFixed.scala 30:20]
    pe.clock <= clock
    pe.reset <= reset
    pe.io_a_in <= io_a_in_0_0 @[src/main/scala/conv/SystolicArrayMatVecFixed.scala 25:21]
    pe.io_b_in <= io_b_in_0 @[src/main/scala/conv/SystolicArrayMatVecFixed.scala 26:21]
    pe.io_psum_in <= pWire_0_0 @[src/main/scala/conv/SystolicArrayMatVecFixed.scala 27:21]
    pe_1.clock <= clock
    pe_1.reset <= reset
    pe_1.io_a_in <= io_a_in_0_1 @[src/main/scala/conv/SystolicArrayMatVecFixed.scala 25:21]
    pe_1.io_b_in <= io_b_in_1 @[src/main/scala/conv/SystolicArrayMatVecFixed.scala 26:21]
    pe_1.io_psum_in <= pWire_0_1 @[src/main/scala/conv/SystolicArrayMatVecFixed.scala 27:21]

  module RegularConvFull_SA_KTile : @[src/main/scala/conv/RegularConvFull_SA_KTile.scala 11:7]
    input clock : Clock @[src/main/scala/conv/RegularConvFull_SA_KTile.scala 11:7]
    input reset : UInt<1> @[src/main/scala/conv/RegularConvFull_SA_KTile.scala 11:7]
    input io_start : UInt<1> @[src/main/scala/conv/RegularConvFull_SA_KTile.scala 19:14]
    input io_x_tile_0 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_KTile.scala 19:14]
    input io_x_tile_1 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_KTile.scala 19:14]
    input io_w_tile_0_0 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_KTile.scala 19:14]
    input io_w_tile_0_1 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_KTile.scala 19:14]
    input io_psum_in_0 : SInt<32> @[src/main/scala/conv/RegularConvFull_SA_KTile.scala 19:14]
    output io_psum_out_0 : SInt<32> @[src/main/scala/conv/RegularConvFull_SA_KTile.scala 19:14]
    output io_done : UInt<1> @[src/main/scala/conv/RegularConvFull_SA_KTile.scala 19:14]

    inst sa of SystolicArrayMatVecFixed @[src/main/scala/conv/RegularConvFull_SA_KTile.scala 34:18]
    reg doneReg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), doneReg) @[src/main/scala/conv/RegularConvFull_SA_KTile.scala 46:24]
    node _GEN_0 = mux(io_start, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/conv/RegularConvFull_SA_KTile.scala 49:18 50:13 52:13]
    io_psum_out_0 <= sa.io_psum_out_0 @[src/main/scala/conv/RegularConvFull_SA_KTile.scala 56:20]
    io_done <= doneReg @[src/main/scala/conv/RegularConvFull_SA_KTile.scala 47:11]
    sa.clock <= clock
    sa.reset <= reset
    sa.io_a_in_0_0 <= io_w_tile_0_0 @[src/main/scala/conv/RegularConvFull_SA_KTile.scala 37:24]
    sa.io_a_in_0_1 <= io_w_tile_0_1 @[src/main/scala/conv/RegularConvFull_SA_KTile.scala 37:24]
    sa.io_b_in_0 <= io_x_tile_0 @[src/main/scala/conv/RegularConvFull_SA_KTile.scala 42:19]
    sa.io_b_in_1 <= io_x_tile_1 @[src/main/scala/conv/RegularConvFull_SA_KTile.scala 42:19]
    sa.io_psum_in_0 <= io_psum_in_0 @[src/main/scala/conv/RegularConvFull_SA_KTile.scala 39:22]
    doneReg <= mux(reset, UInt<1>("h0"), _GEN_0) @[src/main/scala/conv/RegularConvFull_SA_KTile.scala 46:{24,24}]

  module RegularConvFull_SA_Tiled : @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 14:7]
    input clock : Clock @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 14:7]
    input reset : UInt<1> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 14:7]
    input io_start : UInt<1> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    input io_x_in_0_0 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    input io_x_in_0_1 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    input io_x_in_0_2 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    input io_x_in_0_3 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    input io_x_in_0_4 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    input io_x_in_0_5 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    input io_x_in_0_6 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    input io_x_in_0_7 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    input io_x_in_0_8 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    input io_x_in_0_9 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    input io_x_in_0_10 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    input io_x_in_0_11 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    input io_x_in_0_12 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    input io_x_in_0_13 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    input io_x_in_0_14 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    input io_x_in_0_15 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    input io_x_in_0_16 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    input io_x_in_0_17 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    input io_x_in_0_18 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    input io_x_in_0_19 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    input io_x_in_0_20 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    input io_x_in_0_21 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    input io_x_in_0_22 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    input io_x_in_0_23 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    input io_x_in_0_24 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    input io_w_in_0_0 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    input io_w_in_0_1 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    input io_w_in_0_2 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    input io_w_in_0_3 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    input io_w_in_0_4 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    input io_w_in_0_5 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    input io_w_in_0_6 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    input io_w_in_0_7 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    input io_w_in_0_8 : SInt<8> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    output io_y_out_0_0 : SInt<32> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    output io_y_out_0_1 : SInt<32> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    output io_y_out_0_2 : SInt<32> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    output io_y_out_0_3 : SInt<32> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    output io_y_out_0_4 : SInt<32> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    output io_y_out_0_5 : SInt<32> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    output io_y_out_0_6 : SInt<32> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    output io_y_out_0_7 : SInt<32> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    output io_y_out_0_8 : SInt<32> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]
    output io_done : UInt<1> @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 39:14]

    inst im2col of Im2ColStreamerNCHW @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 68:22]
    inst core of RegularConvFull_SA_KTile @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 77:20]
    reg yReg_0_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), yReg_0_0) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 61:21]
    reg yReg_0_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), yReg_0_1) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 61:21]
    reg yReg_0_2 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), yReg_0_2) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 61:21]
    reg yReg_0_3 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), yReg_0_3) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 61:21]
    reg yReg_0_4 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), yReg_0_4) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 61:21]
    reg yReg_0_5 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), yReg_0_5) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 61:21]
    reg yReg_0_6 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), yReg_0_6) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 61:21]
    reg yReg_0_7 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), yReg_0_7) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 61:21]
    reg yReg_0_8 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), yReg_0_8) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 61:21]
    reg doneReg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), doneReg) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 64:24]
    reg posReg : UInt<4>, clock with :
      reset => (UInt<1>("h0"), posReg) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 72:23]
    node _im2col_io_oh_T = div(posReg, UInt<2>("h3")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 73:27]
    node _im2col_io_ow_T = rem(posReg, UInt<2>("h3")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 74:27]
    reg psumReg_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), psumReg_0) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 80:24]
    reg buf0_0 : SInt<8>, clock with :
      reset => (UInt<1>("h0"), buf0_0) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 83:21]
    reg buf0_1 : SInt<8>, clock with :
      reset => (UInt<1>("h0"), buf0_1) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 83:21]
    reg buf1_0 : SInt<8>, clock with :
      reset => (UInt<1>("h0"), buf1_0) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 84:21]
    reg buf1_1 : SInt<8>, clock with :
      reset => (UInt<1>("h0"), buf1_1) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 84:21]
    reg bufSel : UInt<1>, clock with :
      reset => (UInt<1>("h0"), bufSel) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 85:23]
    reg gkIdx : UInt<4>, clock with :
      reset => (UInt<1>("h0"), gkIdx) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 88:24]
    reg capIdx : UInt<1>, clock with :
      reset => (UInt<1>("h0"), capIdx) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 89:24]
    reg tileIdx : UInt<3>, clock with :
      reset => (UInt<1>("h0"), tileIdx) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 90:24]
    reg compValid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), compValid) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 93:29]
    reg compBufSel : UInt<1>, clock with :
      reset => (UInt<1>("h0"), compBufSel) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 94:29]
    reg compTileIdx : UInt<3>, clock with :
      reset => (UInt<1>("h0"), compTileIdx) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 95:29]
    reg compLastTile : UInt<1>, clock with :
      reset => (UInt<1>("h0"), compLastTile) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 96:29]
    node _compX_0_T = mux(compBufSel, buf1_0, buf0_0) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 101:20]
    node _compX_1_T = mux(compBufSel, buf1_1, buf0_1) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 101:20]
    node base = mul(compTileIdx, UInt<2>("h2")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 108:30]
    node _idx_T = add(base, UInt<1>("h0")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 109:23]
    node idx = tail(_idx_T, 1) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 109:23]
    node idxTrunc = bits(idx, 3, 0) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 111:25]
    node _wTile_0_0_T = lt(idx, UInt<4>("h9")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 113:30]
    node _GEN_0 = validif(eq(UInt<1>("h0"), idxTrunc), io_w_in_0_0) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 113:{25,25}]
    node _GEN_1 = mux(eq(UInt<1>("h1"), idxTrunc), io_w_in_0_1, _GEN_0) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 113:{25,25}]
    node _GEN_2 = mux(eq(UInt<2>("h2"), idxTrunc), io_w_in_0_2, _GEN_1) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 113:{25,25}]
    node _GEN_3 = mux(eq(UInt<2>("h3"), idxTrunc), io_w_in_0_3, _GEN_2) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 113:{25,25}]
    node _GEN_4 = mux(eq(UInt<3>("h4"), idxTrunc), io_w_in_0_4, _GEN_3) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 113:{25,25}]
    node _GEN_5 = mux(eq(UInt<3>("h5"), idxTrunc), io_w_in_0_5, _GEN_4) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 113:{25,25}]
    node _GEN_6 = mux(eq(UInt<3>("h6"), idxTrunc), io_w_in_0_6, _GEN_5) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 113:{25,25}]
    node _GEN_7 = mux(eq(UInt<3>("h7"), idxTrunc), io_w_in_0_7, _GEN_6) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 113:{25,25}]
    node _GEN_8 = mux(eq(UInt<4>("h8"), idxTrunc), io_w_in_0_8, _GEN_7) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 113:{25,25}]
    node _io_w_in_0_idxTrunc = _GEN_8 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 113:25]
    node _wTile_0_0_T_1 = mux(_wTile_0_0_T, _io_w_in_0_idxTrunc, asSInt(UInt<8>("h0"))) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 113:25]
    node base_1 = mul(compTileIdx, UInt<2>("h2")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 108:30]
    node _idx_T_1 = add(base_1, UInt<1>("h1")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 109:23]
    node idx_1 = tail(_idx_T_1, 1) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 109:23]
    node idxTrunc_1 = bits(idx_1, 3, 0) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 111:25]
    node _wTile_0_1_T = lt(idx_1, UInt<4>("h9")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 113:30]
    node _GEN_9 = validif(eq(UInt<1>("h0"), idxTrunc_1), io_w_in_0_0) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 113:{25,25}]
    node _GEN_10 = mux(eq(UInt<1>("h1"), idxTrunc_1), io_w_in_0_1, _GEN_9) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 113:{25,25}]
    node _GEN_11 = mux(eq(UInt<2>("h2"), idxTrunc_1), io_w_in_0_2, _GEN_10) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 113:{25,25}]
    node _GEN_12 = mux(eq(UInt<2>("h3"), idxTrunc_1), io_w_in_0_3, _GEN_11) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 113:{25,25}]
    node _GEN_13 = mux(eq(UInt<3>("h4"), idxTrunc_1), io_w_in_0_4, _GEN_12) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 113:{25,25}]
    node _GEN_14 = mux(eq(UInt<3>("h5"), idxTrunc_1), io_w_in_0_5, _GEN_13) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 113:{25,25}]
    node _GEN_15 = mux(eq(UInt<3>("h6"), idxTrunc_1), io_w_in_0_6, _GEN_14) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 113:{25,25}]
    node _GEN_16 = mux(eq(UInt<3>("h7"), idxTrunc_1), io_w_in_0_7, _GEN_15) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 113:{25,25}]
    node _GEN_17 = mux(eq(UInt<4>("h8"), idxTrunc_1), io_w_in_0_8, _GEN_16) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 113:{25,25}]
    node _io_w_in_0_idxTrunc_1 = _GEN_17 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 113:25]
    node _wTile_0_1_T_1 = mux(_wTile_0_1_T, _io_w_in_0_idxTrunc_1, asSInt(UInt<8>("h0"))) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 113:25]
    reg state : UInt<3>, clock with :
      reset => (UInt<1>("h0"), state) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 125:22]
    node _T = eq(UInt<3>("h0"), state) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17]
    node _GEN_18 = mux(io_start, UInt<3>("h1"), state) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 125:22 138:{22,30}]
    node _T_1 = eq(UInt<3>("h1"), state) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17]
    node _T_2 = eq(im2col.io_valid, UInt<1>("h0")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 148:12]
    node _GEN_19 = mux(_T_2, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 128:19 148:30 149:25]
    node _GEN_20 = mux(_T_2, UInt<3>("h2"), state) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 148:30 150:15 125:22]
    node _T_3 = eq(UInt<3>("h2"), state) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17]
    node _yReg_0_posReg = core.io_psum_out_0 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 163:{53,53}]
    node _GEN_21 = mux(eq(UInt<1>("h0"), posReg), _yReg_0_posReg, yReg_0_0) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 163:{53,53} 61:21]
    node _GEN_22 = mux(eq(UInt<1>("h1"), posReg), _yReg_0_posReg, yReg_0_1) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 163:{53,53} 61:21]
    node _GEN_23 = mux(eq(UInt<2>("h2"), posReg), _yReg_0_posReg, yReg_0_2) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 163:{53,53} 61:21]
    node _GEN_24 = mux(eq(UInt<2>("h3"), posReg), _yReg_0_posReg, yReg_0_3) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 163:{53,53} 61:21]
    node _GEN_25 = mux(eq(UInt<3>("h4"), posReg), _yReg_0_posReg, yReg_0_4) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 163:{53,53} 61:21]
    node _GEN_26 = mux(eq(UInt<3>("h5"), posReg), _yReg_0_posReg, yReg_0_5) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 163:{53,53} 61:21]
    node _GEN_27 = mux(eq(UInt<3>("h6"), posReg), _yReg_0_posReg, yReg_0_6) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 163:{53,53} 61:21]
    node _GEN_28 = mux(eq(UInt<3>("h7"), posReg), _yReg_0_posReg, yReg_0_7) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 163:{53,53} 61:21]
    node _GEN_29 = mux(eq(UInt<4>("h8"), posReg), _yReg_0_posReg, yReg_0_8) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 163:{53,53} 61:21]
    node _T_4 = eq(posReg, UInt<4>("h8")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 165:23]
    node _posReg_T = add(posReg, UInt<1>("h1")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 168:30]
    node _posReg_T_1 = tail(_posReg_T, 1) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 168:30]
    node _GEN_30 = mux(_T_4, UInt<3>("h4"), UInt<3>("h3")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 165:42 166:19 169:19]
    node _GEN_31 = mux(_T_4, posReg, _posReg_T_1) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 165:42 168:20 72:23]
    node _GEN_32 = mux(compLastTile, _GEN_21, yReg_0_0) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 162:28 61:21]
    node _GEN_33 = mux(compLastTile, _GEN_22, yReg_0_1) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 162:28 61:21]
    node _GEN_34 = mux(compLastTile, _GEN_23, yReg_0_2) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 162:28 61:21]
    node _GEN_35 = mux(compLastTile, _GEN_24, yReg_0_3) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 162:28 61:21]
    node _GEN_36 = mux(compLastTile, _GEN_25, yReg_0_4) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 162:28 61:21]
    node _GEN_37 = mux(compLastTile, _GEN_26, yReg_0_5) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 162:28 61:21]
    node _GEN_38 = mux(compLastTile, _GEN_27, yReg_0_6) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 162:28 61:21]
    node _GEN_39 = mux(compLastTile, _GEN_28, yReg_0_7) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 162:28 61:21]
    node _GEN_40 = mux(compLastTile, _GEN_29, yReg_0_8) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 162:28 61:21]
    node _GEN_41 = mux(compLastTile, _GEN_30, state) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 125:22 162:28]
    node _GEN_42 = mux(compLastTile, _GEN_31, posReg) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 162:28 72:23]
    node _GEN_43 = mux(compValid, core.io_psum_out_0, psumReg_0) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 157:23 159:46 80:24]
    node _GEN_44 = mux(compValid, _GEN_32, yReg_0_0) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 157:23 61:21]
    node _GEN_45 = mux(compValid, _GEN_33, yReg_0_1) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 157:23 61:21]
    node _GEN_46 = mux(compValid, _GEN_34, yReg_0_2) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 157:23 61:21]
    node _GEN_47 = mux(compValid, _GEN_35, yReg_0_3) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 157:23 61:21]
    node _GEN_48 = mux(compValid, _GEN_36, yReg_0_4) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 157:23 61:21]
    node _GEN_49 = mux(compValid, _GEN_37, yReg_0_5) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 157:23 61:21]
    node _GEN_50 = mux(compValid, _GEN_38, yReg_0_6) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 157:23 61:21]
    node _GEN_51 = mux(compValid, _GEN_39, yReg_0_7) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 157:23 61:21]
    node _GEN_52 = mux(compValid, _GEN_40, yReg_0_8) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 157:23 61:21]
    node _GEN_53 = mux(compValid, _GEN_41, state) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 125:22 157:23]
    node _GEN_54 = mux(compValid, _GEN_42, posReg) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 157:23 72:23]
    node _GEN_55 = mux(compValid, UInt<1>("h0"), compValid) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 157:23 172:19 93:29]
    node _T_5 = eq(bufSel, UInt<1>("h0")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 179:14]
    node _buf0_capIdx = im2col.io_a_out @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 179:{38,38}]
    node _GEN_56 = mux(eq(UInt<1>("h0"), capIdx), _buf0_capIdx, buf0_0) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 179:{38,38} 83:21]
    node _GEN_57 = mux(eq(UInt<1>("h1"), capIdx), _buf0_capIdx, buf0_1) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 179:{38,38} 83:21]
    node _buf1_capIdx = im2col.io_a_out @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 179:{75,75}]
    node _GEN_58 = mux(eq(UInt<1>("h0"), capIdx), _buf1_capIdx, buf1_0) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 179:{75,75} 84:21]
    node _GEN_59 = mux(eq(UInt<1>("h1"), capIdx), _buf1_capIdx, buf1_1) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 179:{75,75} 84:21]
    node _GEN_60 = mux(_T_5, _GEN_56, buf0_0) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 179:23 83:21]
    node _GEN_61 = mux(_T_5, _GEN_57, buf0_1) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 179:23 83:21]
    node _GEN_62 = mux(_T_5, buf1_0, _GEN_58) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 179:23 84:21]
    node _GEN_63 = mux(_T_5, buf1_1, _GEN_59) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 179:23 84:21]
    node isLastGlobal = eq(gkIdx, UInt<4>("h8")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 181:35]
    node _isTileEnd_T = eq(capIdx, UInt<1>("h1")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 182:36]
    node isTileEnd = or(_isTileEnd_T, isLastGlobal) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 182:53]
    node _bufSel_T = not(bufSel) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 192:21]
    node _tileIdx_T = add(tileIdx, UInt<1>("h1")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 194:30]
    node _tileIdx_T_1 = tail(_tileIdx_T, 1) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 194:30]
    node _capIdx_T = add(capIdx, UInt<1>("h1")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 196:28]
    node _capIdx_T_1 = tail(_capIdx_T, 1) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 196:28]
    node _GEN_64 = mux(isTileEnd, UInt<1>("h1"), _GEN_55) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 184:25 186:24]
    node _GEN_65 = mux(isTileEnd, bufSel, compBufSel) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 184:25 187:24 94:29]
    node _GEN_66 = mux(isTileEnd, tileIdx, compTileIdx) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 184:25 188:24 95:29]
    node _GEN_67 = mux(isTileEnd, isLastGlobal, compLastTile) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 184:25 189:24 96:29]
    node _GEN_68 = mux(isTileEnd, _bufSel_T, bufSel) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 184:25 192:18 85:23]
    node _GEN_69 = mux(isTileEnd, UInt<1>("h0"), _capIdx_T_1) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 184:25 193:18 196:18]
    node _GEN_70 = mux(isTileEnd, _tileIdx_T_1, tileIdx) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 184:25 194:19 90:24]
    node _gkIdx_T = add(gkIdx, UInt<1>("h1")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 199:24]
    node _gkIdx_T_1 = tail(_gkIdx_T, 1) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 199:24]
    node _GEN_71 = mux(im2col.io_valid, _GEN_60, buf0_0) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 176:29 83:21]
    node _GEN_72 = mux(im2col.io_valid, _GEN_61, buf0_1) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 176:29 83:21]
    node _GEN_73 = mux(im2col.io_valid, _GEN_62, buf1_0) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 176:29 84:21]
    node _GEN_74 = mux(im2col.io_valid, _GEN_63, buf1_1) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 176:29 84:21]
    node _GEN_75 = mux(im2col.io_valid, _GEN_64, _GEN_55) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 176:29]
    node _GEN_76 = mux(im2col.io_valid, _GEN_65, compBufSel) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 176:29 94:29]
    node _GEN_77 = mux(im2col.io_valid, _GEN_66, compTileIdx) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 176:29 95:29]
    node _GEN_78 = mux(im2col.io_valid, _GEN_67, compLastTile) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 176:29 96:29]
    node _GEN_79 = mux(im2col.io_valid, _GEN_68, bufSel) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 176:29 85:23]
    node _GEN_80 = mux(im2col.io_valid, _GEN_69, capIdx) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 176:29 89:24]
    node _GEN_81 = mux(im2col.io_valid, _GEN_70, tileIdx) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 176:29 90:24]
    node _GEN_82 = mux(im2col.io_valid, _gkIdx_T_1, gkIdx) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 176:29 199:15 88:24]
    node _T_6 = eq(UInt<3>("h3"), state) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17]
    node _T_7 = eq(im2col.io_valid, UInt<1>("h0")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 205:12]
    node _GEN_83 = mux(_T_7, UInt<3>("h1"), state) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 205:30 206:15 125:22]
    node _T_8 = eq(UInt<3>("h4"), state) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17]
    node _T_9 = eq(io_start, UInt<1>("h0")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 212:12]
    node _GEN_84 = mux(_T_9, UInt<3>("h0"), state) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 125:22 212:{23,31}]
    node _GEN_85 = mux(_T_8, UInt<1>("h1"), doneReg) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 211:15 64:24]
    node _GEN_86 = mux(_T_8, _GEN_84, state) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 125:22]
    node _GEN_87 = mux(_T_6, _GEN_83, _GEN_86) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17]
    node _GEN_88 = mux(_T_6, doneReg, _GEN_85) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 64:24]
    node _GEN_89 = mux(_T_3, _GEN_43, psumReg_0) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 80:24]
    node _GEN_90 = mux(_T_3, _GEN_44, yReg_0_0) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 61:21]
    node _GEN_91 = mux(_T_3, _GEN_45, yReg_0_1) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 61:21]
    node _GEN_92 = mux(_T_3, _GEN_46, yReg_0_2) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 61:21]
    node _GEN_93 = mux(_T_3, _GEN_47, yReg_0_3) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 61:21]
    node _GEN_94 = mux(_T_3, _GEN_48, yReg_0_4) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 61:21]
    node _GEN_95 = mux(_T_3, _GEN_49, yReg_0_5) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 61:21]
    node _GEN_96 = mux(_T_3, _GEN_50, yReg_0_6) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 61:21]
    node _GEN_97 = mux(_T_3, _GEN_51, yReg_0_7) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 61:21]
    node _GEN_98 = mux(_T_3, _GEN_52, yReg_0_8) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 61:21]
    node _GEN_99 = mux(_T_3, _GEN_53, _GEN_87) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17]
    node _GEN_100 = mux(_T_3, _GEN_54, posReg) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 72:23]
    node _GEN_101 = mux(_T_3, _GEN_75, compValid) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 93:29]
    node _GEN_102 = mux(_T_3, _GEN_71, buf0_0) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 83:21]
    node _GEN_103 = mux(_T_3, _GEN_72, buf0_1) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 83:21]
    node _GEN_104 = mux(_T_3, _GEN_73, buf1_0) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 84:21]
    node _GEN_105 = mux(_T_3, _GEN_74, buf1_1) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 84:21]
    node _GEN_106 = mux(_T_3, _GEN_76, compBufSel) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 94:29]
    node _GEN_107 = mux(_T_3, _GEN_77, compTileIdx) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 95:29]
    node _GEN_108 = mux(_T_3, _GEN_78, compLastTile) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 96:29]
    node _GEN_109 = mux(_T_3, _GEN_79, bufSel) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 85:23]
    node _GEN_110 = mux(_T_3, _GEN_80, capIdx) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 89:24]
    node _GEN_111 = mux(_T_3, _GEN_81, tileIdx) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 90:24]
    node _GEN_112 = mux(_T_3, _GEN_82, gkIdx) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 88:24]
    node _GEN_113 = mux(_T_3, doneReg, _GEN_88) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 64:24]
    node _WIRE_1_0 = asSInt(UInt<32>("h0")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 143:{25,25}]
    node _GEN_114 = mux(_T_1, _WIRE_1_0, _GEN_89) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 143:15]
    node _GEN_115 = mux(_T_1, UInt<1>("h0"), _GEN_112) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 144:13]
    node _GEN_116 = mux(_T_1, UInt<1>("h0"), _GEN_110) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 144:28]
    node _GEN_117 = mux(_T_1, UInt<1>("h0"), _GEN_111) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 144:44]
    node _GEN_118 = mux(_T_1, UInt<1>("h0"), _GEN_109) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 145:14]
    node _GEN_119 = mux(_T_1, UInt<1>("h0"), _GEN_101) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 146:17]
    node _GEN_120 = mux(_T_1, _GEN_19, UInt<1>("h0")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 128:19]
    node _GEN_121 = mux(_T_1, _GEN_20, _GEN_99) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17]
    node _GEN_122 = mux(_T_1, yReg_0_0, _GEN_90) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 61:21]
    node _GEN_123 = mux(_T_1, yReg_0_1, _GEN_91) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 61:21]
    node _GEN_124 = mux(_T_1, yReg_0_2, _GEN_92) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 61:21]
    node _GEN_125 = mux(_T_1, yReg_0_3, _GEN_93) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 61:21]
    node _GEN_126 = mux(_T_1, yReg_0_4, _GEN_94) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 61:21]
    node _GEN_127 = mux(_T_1, yReg_0_5, _GEN_95) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 61:21]
    node _GEN_128 = mux(_T_1, yReg_0_6, _GEN_96) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 61:21]
    node _GEN_129 = mux(_T_1, yReg_0_7, _GEN_97) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 61:21]
    node _GEN_130 = mux(_T_1, yReg_0_8, _GEN_98) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 61:21]
    node _GEN_131 = mux(_T_1, posReg, _GEN_100) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 72:23]
    node _GEN_132 = mux(_T_1, buf0_0, _GEN_102) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 83:21]
    node _GEN_133 = mux(_T_1, buf0_1, _GEN_103) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 83:21]
    node _GEN_134 = mux(_T_1, buf1_0, _GEN_104) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 84:21]
    node _GEN_135 = mux(_T_1, buf1_1, _GEN_105) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 84:21]
    node _GEN_136 = mux(_T_1, compBufSel, _GEN_106) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 94:29]
    node _GEN_137 = mux(_T_1, compTileIdx, _GEN_107) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 95:29]
    node _GEN_138 = mux(_T_1, compLastTile, _GEN_108) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 96:29]
    node _GEN_139 = mux(_T_1, doneReg, _GEN_113) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 64:24]
    node _GEN_140 = mux(_T, UInt<1>("h0"), _GEN_139) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 132:15]
    node _GEN_141 = mux(_T, UInt<1>("h0"), _GEN_131) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 133:14]
    node _WIRE_0 = asSInt(UInt<32>("h0")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 134:{25,25}]
    node _GEN_142 = mux(_T, _WIRE_0, _GEN_114) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 134:15]
    node _GEN_143 = mux(_T, UInt<1>("h0"), _GEN_115) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 135:13]
    node _GEN_144 = mux(_T, UInt<1>("h0"), _GEN_116) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 135:28]
    node _GEN_145 = mux(_T, UInt<1>("h0"), _GEN_117) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 135:44]
    node _GEN_146 = mux(_T, UInt<1>("h0"), _GEN_118) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 136:14]
    node _GEN_147 = mux(_T, UInt<1>("h0"), _GEN_119) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 137:17]
    node _GEN_148 = mux(_T, _GEN_18, _GEN_121) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17]
    node _GEN_149 = mux(_T, UInt<1>("h0"), _GEN_120) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 128:19]
    node _GEN_150 = mux(_T, yReg_0_0, _GEN_122) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 61:21]
    node _GEN_151 = mux(_T, yReg_0_1, _GEN_123) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 61:21]
    node _GEN_152 = mux(_T, yReg_0_2, _GEN_124) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 61:21]
    node _GEN_153 = mux(_T, yReg_0_3, _GEN_125) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 61:21]
    node _GEN_154 = mux(_T, yReg_0_4, _GEN_126) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 61:21]
    node _GEN_155 = mux(_T, yReg_0_5, _GEN_127) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 61:21]
    node _GEN_156 = mux(_T, yReg_0_6, _GEN_128) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 61:21]
    node _GEN_157 = mux(_T, yReg_0_7, _GEN_129) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 61:21]
    node _GEN_158 = mux(_T, yReg_0_8, _GEN_130) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 61:21]
    node _GEN_159 = mux(_T, buf0_0, _GEN_132) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 83:21]
    node _GEN_160 = mux(_T, buf0_1, _GEN_133) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 83:21]
    node _GEN_161 = mux(_T, buf1_0, _GEN_134) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 84:21]
    node _GEN_162 = mux(_T, buf1_1, _GEN_135) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 84:21]
    node _GEN_163 = mux(_T, compBufSel, _GEN_136) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 94:29]
    node _GEN_164 = mux(_T, compTileIdx, _GEN_137) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 95:29]
    node _GEN_165 = mux(_T, compLastTile, _GEN_138) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 130:17 96:29]
    node xFlat_0 = io_x_in_0_0 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 51:19 54:26]
    node xFlat_1 = io_x_in_0_1 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 51:19 54:26]
    node xFlat_2 = io_x_in_0_2 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 51:19 54:26]
    node xFlat_3 = io_x_in_0_3 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 51:19 54:26]
    node xFlat_4 = io_x_in_0_4 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 51:19 54:26]
    node xFlat_5 = io_x_in_0_5 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 51:19 54:26]
    node xFlat_6 = io_x_in_0_6 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 51:19 54:26]
    node xFlat_7 = io_x_in_0_7 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 51:19 54:26]
    node xFlat_8 = io_x_in_0_8 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 51:19 54:26]
    node xFlat_9 = io_x_in_0_9 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 51:19 54:26]
    node xFlat_10 = io_x_in_0_10 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 51:19 54:26]
    node xFlat_11 = io_x_in_0_11 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 51:19 54:26]
    node xFlat_12 = io_x_in_0_12 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 51:19 54:26]
    node xFlat_13 = io_x_in_0_13 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 51:19 54:26]
    node xFlat_14 = io_x_in_0_14 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 51:19 54:26]
    node xFlat_15 = io_x_in_0_15 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 51:19 54:26]
    node xFlat_16 = io_x_in_0_16 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 51:19 54:26]
    node xFlat_17 = io_x_in_0_17 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 51:19 54:26]
    node xFlat_18 = io_x_in_0_18 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 51:19 54:26]
    node xFlat_19 = io_x_in_0_19 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 51:19 54:26]
    node xFlat_20 = io_x_in_0_20 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 51:19 54:26]
    node xFlat_21 = io_x_in_0_21 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 51:19 54:26]
    node xFlat_22 = io_x_in_0_22 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 51:19 54:26]
    node xFlat_23 = io_x_in_0_23 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 51:19 54:26]
    node xFlat_24 = io_x_in_0_24 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 51:19 54:26]
    node yInitRow_0 = asSInt(UInt<32>("h0")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 59:{44,44}]
    node yInitRow_1 = asSInt(UInt<32>("h0")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 59:{44,44}]
    node yInitRow_2 = asSInt(UInt<32>("h0")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 59:{44,44}]
    node yInitRow_3 = asSInt(UInt<32>("h0")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 59:{44,44}]
    node yInitRow_4 = asSInt(UInt<32>("h0")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 59:{44,44}]
    node yInitRow_5 = asSInt(UInt<32>("h0")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 59:{44,44}]
    node yInitRow_6 = asSInt(UInt<32>("h0")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 59:{44,44}]
    node yInitRow_7 = asSInt(UInt<32>("h0")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 59:{44,44}]
    node yInitRow_8 = asSInt(UInt<32>("h0")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 59:{44,44}]
    node yInit_0_0 = yInitRow_0 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 60:{46,46}]
    node yInit_0_1 = yInitRow_1 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 60:{46,46}]
    node yInit_0_2 = yInitRow_2 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 60:{46,46}]
    node yInit_0_3 = yInitRow_3 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 60:{46,46}]
    node yInit_0_4 = yInitRow_4 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 60:{46,46}]
    node yInit_0_5 = yInitRow_5 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 60:{46,46}]
    node yInit_0_6 = yInitRow_6 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 60:{46,46}]
    node yInit_0_7 = yInitRow_7 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 60:{46,46}]
    node yInit_0_8 = yInitRow_8 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 60:{46,46}]
    node _psumReg_WIRE_0 = asSInt(UInt<32>("h0")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 80:{32,32}]
    node _buf0_WIRE_0 = asSInt(UInt<8>("h0")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 83:{29,29}]
    node _buf0_WIRE_1 = asSInt(UInt<8>("h0")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 83:{29,29}]
    node _buf1_WIRE_0 = asSInt(UInt<8>("h0")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 84:{29,29}]
    node _buf1_WIRE_1 = asSInt(UInt<8>("h0")) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 84:{29,29}]
    node compX_0 = _compX_0_T @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 101:14 99:19]
    node compX_1 = _compX_1_T @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 101:14 99:19]
    node wTile_0_0 = _wTile_0_0_T_1 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 105:19 113:19]
    node wTile_0_1 = _wTile_0_1_T_1 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 105:19 113:19]
    io_y_out_0_0 <= yReg_0_0 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 62:12]
    io_y_out_0_1 <= yReg_0_1 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 62:12]
    io_y_out_0_2 <= yReg_0_2 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 62:12]
    io_y_out_0_3 <= yReg_0_3 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 62:12]
    io_y_out_0_4 <= yReg_0_4 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 62:12]
    io_y_out_0_5 <= yReg_0_5 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 62:12]
    io_y_out_0_6 <= yReg_0_6 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 62:12]
    io_y_out_0_7 <= yReg_0_7 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 62:12]
    io_y_out_0_8 <= yReg_0_8 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 62:12]
    io_done <= doneReg @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 65:11]
    yReg_0_0 <= mux(reset, yInit_0_0, _GEN_150) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 61:{21,21}]
    yReg_0_1 <= mux(reset, yInit_0_1, _GEN_151) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 61:{21,21}]
    yReg_0_2 <= mux(reset, yInit_0_2, _GEN_152) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 61:{21,21}]
    yReg_0_3 <= mux(reset, yInit_0_3, _GEN_153) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 61:{21,21}]
    yReg_0_4 <= mux(reset, yInit_0_4, _GEN_154) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 61:{21,21}]
    yReg_0_5 <= mux(reset, yInit_0_5, _GEN_155) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 61:{21,21}]
    yReg_0_6 <= mux(reset, yInit_0_6, _GEN_156) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 61:{21,21}]
    yReg_0_7 <= mux(reset, yInit_0_7, _GEN_157) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 61:{21,21}]
    yReg_0_8 <= mux(reset, yInit_0_8, _GEN_158) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 61:{21,21}]
    doneReg <= mux(reset, UInt<1>("h0"), _GEN_140) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 64:{24,24}]
    im2col.clock <= clock
    im2col.reset <= reset
    im2col.io_in_0 <= xFlat_0 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 69:16]
    im2col.io_in_1 <= xFlat_1 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 69:16]
    im2col.io_in_2 <= xFlat_2 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 69:16]
    im2col.io_in_3 <= xFlat_3 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 69:16]
    im2col.io_in_4 <= xFlat_4 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 69:16]
    im2col.io_in_5 <= xFlat_5 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 69:16]
    im2col.io_in_6 <= xFlat_6 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 69:16]
    im2col.io_in_7 <= xFlat_7 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 69:16]
    im2col.io_in_8 <= xFlat_8 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 69:16]
    im2col.io_in_9 <= xFlat_9 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 69:16]
    im2col.io_in_10 <= xFlat_10 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 69:16]
    im2col.io_in_11 <= xFlat_11 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 69:16]
    im2col.io_in_12 <= xFlat_12 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 69:16]
    im2col.io_in_13 <= xFlat_13 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 69:16]
    im2col.io_in_14 <= xFlat_14 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 69:16]
    im2col.io_in_15 <= xFlat_15 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 69:16]
    im2col.io_in_16 <= xFlat_16 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 69:16]
    im2col.io_in_17 <= xFlat_17 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 69:16]
    im2col.io_in_18 <= xFlat_18 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 69:16]
    im2col.io_in_19 <= xFlat_19 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 69:16]
    im2col.io_in_20 <= xFlat_20 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 69:16]
    im2col.io_in_21 <= xFlat_21 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 69:16]
    im2col.io_in_22 <= xFlat_22 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 69:16]
    im2col.io_in_23 <= xFlat_23 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 69:16]
    im2col.io_in_24 <= xFlat_24 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 69:16]
    im2col.io_oh <= bits(_im2col_io_oh_T, 2, 0) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 73:16]
    im2col.io_ow <= pad(_im2col_io_ow_T, 3) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 74:16]
    im2col.io_start <= _GEN_149
    posReg <= mux(reset, UInt<4>("h0"), _GEN_141) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 72:{23,23}]
    core.clock <= clock
    core.reset <= reset
    core.io_start <= compValid @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 118:19]
    core.io_x_tile_0 <= compX_0 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 119:19]
    core.io_x_tile_1 <= compX_1 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 119:19]
    core.io_w_tile_0_0 <= wTile_0_0 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 120:19]
    core.io_w_tile_0_1 <= wTile_0_1 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 120:19]
    core.io_psum_in_0 <= psumReg_0 @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 121:19]
    psumReg_0 <= mux(reset, _psumReg_WIRE_0, _GEN_142) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 80:{24,24}]
    buf0_0 <= mux(reset, _buf0_WIRE_0, _GEN_159) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 83:{21,21}]
    buf0_1 <= mux(reset, _buf0_WIRE_1, _GEN_160) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 83:{21,21}]
    buf1_0 <= mux(reset, _buf1_WIRE_0, _GEN_161) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 84:{21,21}]
    buf1_1 <= mux(reset, _buf1_WIRE_1, _GEN_162) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 84:{21,21}]
    bufSel <= mux(reset, UInt<1>("h0"), _GEN_146) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 85:{23,23}]
    gkIdx <= mux(reset, UInt<4>("h0"), _GEN_143) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 88:{24,24}]
    capIdx <= mux(reset, UInt<1>("h0"), _GEN_144) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 89:{24,24}]
    tileIdx <= mux(reset, UInt<3>("h0"), _GEN_145) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 90:{24,24}]
    compValid <= mux(reset, UInt<1>("h0"), _GEN_147) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 93:{29,29}]
    compBufSel <= mux(reset, UInt<1>("h0"), _GEN_163) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 94:{29,29}]
    compTileIdx <= mux(reset, UInt<3>("h0"), _GEN_164) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 95:{29,29}]
    compLastTile <= mux(reset, UInt<1>("h0"), _GEN_165) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 96:{29,29}]
    state <= mux(reset, UInt<3>("h0"), _GEN_148) @[src/main/scala/conv/RegularConvFull_SA_Tiled.scala 125:{22,22}]
