INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/project_8/project_8.srcs/sim_1/new/generic_register.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'generic_register'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/project_8/project_8.srcs/sim_1/new/CCR.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'CCR'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/project_8/project_8.srcs/sim_1/new/Generic_ALU.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'Generic_ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/project_8/project_8.srcs/sim_1/new/MCR.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'MCR'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/project_8/project_8.srcs/sim_1/new/MDR.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'MDR'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/project_8/project_8.srcs/sim_1/new/MAR.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'MAR'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/project_8/project_8.srcs/sim_1/new/PC.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'PC'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/project_8/project_8.srcs/sim_1/new/decoder.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/project_8/project_8.srcs/sim_1/new/register_file.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'register_file'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/project_8/project_8.srcs/sim_1/new/LPU.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'LPU'
ERROR: [VRFC 10-3208] cannot update 'in' object 'flags' [E:/CENG342/project_8/project_8.srcs/sim_1/new/LPU.vhd:60]
ERROR: [VRFC 10-1471] type error near a_alu ; current type std_logic_vector; expected type unsigned [E:/CENG342/project_8/project_8.srcs/sim_1/new/LPU.vhd:68]
ERROR: [VRFC 10-3462] indexed name is not a 'unsigned' [E:/CENG342/project_8/project_8.srcs/sim_1/new/LPU.vhd:68]
ERROR: [VRFC 10-1471] type error near alu_out ; current type std_logic_vector; expected type unsigned [E:/CENG342/project_8/project_8.srcs/sim_1/new/LPU.vhd:70]
ERROR: [VRFC 10-3782] unit 'arch' ignored due to previous errors [E:/CENG342/project_8/project_8.srcs/sim_1/new/LPU.vhd:33]
INFO: [VRFC 10-3070] VHDL file 'E:/CENG342/project_8/project_8.srcs/sim_1/new/LPU.vhd' ignored due to errors
