package chipyard

import chipyard.config.WithUniformBusFrequencies
import chipyard.harness._
import chipyard.iobinders._
import org.chipsalliance.cde.config._
import org.chipsalliance.diplomacy.lazymodule._
import testchipip.tsi._
import testchipip.serdes._
import testchipip.util.ClockedIO
import chisel3._
import chisel3.reflect.DataMirror
import freechips.rocketchip.amba.axi4.AXI4Bundle
import freechips.rocketchip.devices.tilelink.{BuiltInErrorDeviceParams, DevNullParams}
import freechips.rocketchip.diplomacy.AddressSet
import freechips.rocketchip.prci.{ClockSinkNode, ClockSinkParameters}
import freechips.rocketchip.subsystem._
import freechips.rocketchip.devices.tilelink.BuiltInZeroDeviceParams
import freechips.rocketchip.subsystem.HasTileLinkLocations
import freechips.rocketchip.subsystem.MBUS
import freechips.rocketchip.util.BooleanToAugmentedBoolean
import fsa.{CanHaveFSADirectAXI4, FSA, WithFpFSA, WithFpFSAMBusInjector, AXI4DirectMemPortKey}
import fsa.tsi.FSASimTSI
import fsa.Configs
import fsa.utils.AXI4WriteTracker
import fsa.FSAParams
import fsa.arithmetic.FPArithmeticImpl


// a custom TSI to drive the simulation
class WithFSASimTSIOverSerialTL extends HarnessBinder({
  case (th: HasHarnessInstantiators, port: SerialTLPort, chipId: Int) if (port.portId == 0) => {
    port.io match {
      case io: HasClockOut =>
      case io: HasClockIn => io.clock_in := th.harnessBinderClock
      case io: CreditedSourceSyncPhitIO => io.clock_in := th.harnessBinderClock; io.reset_in := th.harnessBinderReset
    }

    port.io match {
      case io: DecoupledPhitIO =>
        // If the port is locally synchronous (provides a clock), drive everything with that clock
        // Else, drive everything with the harnes clock
        val clock = port.io match {
          case io: HasClockOut => io.clock_out
          case io: HasClockIn => th.harnessBinderClock
        }
        withClock(clock) {
          val ram = Module(LazyModule(new SerialRAM(port.serdesser, port.params)(port.serdesser.p)).module)
          ram.io.ser.in <> io.out
          io.in <> ram.io.ser.out
          val success = FSASimTSI.connect(ram.io.tsi, clock, th.harnessBinderReset, chipId)
          when(success) { th.success := true.B }
        }
    }
  }
})

// ComposeHarnessBinder seems to be removed... do it manually
class ComposeHarnessBinder[T <: HasHarnessInstantiators, S <: Port[_]]
(fn: => HarnessBinderFunction) extends Config((site, here, up) => {
  case HarnessBinders =>
    val prevFn = up(HarnessBinders)
    val combined: HarnessBinderFunction = new PartialFunction[(HasHarnessInstantiators, Port[_], Int), Unit] {
      override def isDefinedAt(x: (HasHarnessInstantiators, Port[_], Int)): Boolean = prevFn.isDefinedAt(x) || fn.isDefinedAt(x)
      override def apply(x: (HasHarnessInstantiators, Port[_], Int)): Unit = {
        if (prevFn.isDefinedAt(x)) {
          prevFn(x)
        }
        if (fn.isDefinedAt(x)) {
          fn(x)
        }
      }
    }
    combined
})

/*
   Exporting dram data using TSI is too slow, insert this DPI-C block
   to get the data directly from AXI bus
 */
class WithAXI4WriteTracker extends ComposeHarnessBinder({
  case (th: HasHarnessInstantiators, port: AXI4MemPort, _: Int) =>
    val axiTracker = Module(new AXI4WriteTracker(port.edge.bundle))
    axiTracker.io.clock := port.io.clock
    axiTracker.io.aw_fire := port.io.bits.aw.fire
    axiTracker.io.aw_addr := port.io.bits.aw.bits.addr
    axiTracker.io.aw_size := port.io.bits.aw.bits.size
    axiTracker.io.aw_len := port.io.bits.aw.bits.len
    axiTracker.io.w_fire := port.io.bits.w.fire
    axiTracker.io.w_data := port.io.bits.w.bits.data
    axiTracker.io.w_last := port.io.bits.w.bits.last
})


class WithMBusErrorDevice extends Config((site, here, up) => {
  case MemoryBusKey => up(MemoryBusKey).copy(
    errorDevice = Some(BuiltInErrorDeviceParams(
      errorParams = DevNullParams(
        address = Seq(AddressSet(0x4000, 0xfff)),
        maxAtomic = 8,
        maxTransfer = 4096
      )
    ))
  )
})

class WithFbusBeatBytes(n: Int) extends Config((site, here, up) => {
  case FrontBusKey => up(FrontBusKey).copy(
    beatBytes = n
  )
})

class BaseFSAConfig(fsaParams: FSAParams, arithmetic: FPArithmeticImpl) extends Config(
  new WithFSASimTSIOverSerialTL ++
  new WithFpFSA(fsaParams, arithmetic) ++
  /* FSA requires > 0.6*row-bytes bandwidth to avoid being memory bandwidth bottlenecked,
     here we give 1 row-bytes by default.
  */
  new WithNBitMemoryBus(
    (fsaParams.saRows * arithmetic.accType.getWidth / fsaParams.nMemPorts) max 64
  ) ++
  // use 4 bytes by default
  new WithFbusBeatBytes(4) ++
  /*
    In simulation, we use slow TSI to push instructions to the FSA,
    to speed up simulation and make sure the FSA is not bottlenecked by the TSI,
    we use a high clock frequency for the harness binder and the front bus.
    TODO: write a SimXDMA to drive the AXI4 front port directly
  */
  new chipyard.clocking.WithClockGroupsCombinedByName(("uncore",
    Seq("sbus", "mbus", "pbus", "cbus", "obus", "implicit", "clock_tap"),
    Seq("fbus"))) ++
  new WithHarnessBinderClockFreqMHz(1000) ++
  new WithFrontBusFrequency(1000) ++
  new WithUniformBusFrequencies(100) ++
  new WithNMemoryChannels(fsaParams.nMemPorts) ++
  new NoCoresConfig
)

class FSAConfig(
                   fsaParams: FSAParams,
                   arithmetic: FPArithmeticImpl = Configs.fp16MulFp32AddArithmeticImpl
) extends Config(
  // collect simulation results
  new WithAXI4WriteTracker ++
  // inject the FSA into the mbus
  new WithFpFSAMBusInjector ++
  // mbus AXI4 -> TL
  new WithMBusErrorDevice ++
  new BaseFSAConfig(fsaParams, arithmetic)
)


/**
  * Create axi4 IO ports and directly connect them to the FSA memory ports.
  * (without going through the TL mbus)
  *
  * In simulation, we still want the axi ports to be connected to the dramsim
  * by the harness binder, so we resue the `AXI4MemPort` as the port type.
  */
class WithFSADirectAXI4IOBinder extends OverrideLazyIOBinder({
  (system: CanHaveFSADirectAXI4) => {
    implicit val p: Parameters = GetSystemParameters(system)
    val clockSinkNode = ClockSinkNode(Seq(ClockSinkParameters()))
    /* currently we use the same clock as mbus */
    clockSinkNode := system.asInstanceOf[HasTileLinkLocations].locateTLBusWrapper(MBUS).fixedClockNode
    def clockBundle = clockSinkNode.in.head._1
    InModuleBody {
      val ports: Seq[AXI4MemPort] = Option.when(system.fsa_axi4.isDefined) {
        system.fsa_axi4.get.zipWithIndex.map({ case (m, i) =>
          val port = IO(new ClockedIO(DataMirror.internal.chiselTypeClone[AXI4Bundle](m))).suggestName(s"axi4_fsa_${i}")
          port.bits <> m
          port.clock := clockBundle.clock
          AXI4MemPort(
            () => port,
            p(AXI4DirectMemPortKey).get,
            system.fsa.get.memNode.edges.out(i),
            p(MemoryBusKey).dtsFrequency.get.toInt
          )
        }).toSeq
      }.getOrElse(Nil)
      (ports, Nil)
    }
  }
})

class WithFSADirectAXI4(
  params: MasterPortParams,
  useMBusBeatBytes: Boolean
) extends Config((site, here, up) => {
  case AXI4DirectMemPortKey => {
    val fsaParams = site(FSA).get
    val memParams = useMBusBeatBytes.option(params.copy(
      beatBytes = site(MemoryBusKey).beatBytes
    )).getOrElse(params)
    Some(MemoryPortParams(
      master = memParams,
      nMemoryChannels = fsaParams.nMemPorts
    ))
  }
  case BuildSystem => (p: Parameters) => new DigitalTop()(p) with CanHaveFSADirectAXI4
})

class WithMBusZeroDevice extends Config((site, here, up) => {
  case MemoryBusKey => up(MemoryBusKey).copy(
    zeroDevice = Some(BuiltInZeroDeviceParams(
      addr = AddressSet(0x5000, 0xfff)
    ))
  )
})


/**
  * A FSA config which directly connects the FSA to the AXI4 ports.
  * Note: the directly connected AXI4 ports are not reachable by the mbus.
  */
class FSADirectAXI4Config(
                           fsaParams: FSAParams = Configs.fsa4x4,
                           arithmetic: FPArithmeticImpl = Configs.fp16MulFp32AddArithmeticImpl,
                           memParams: MasterPortParams = MasterPortParams(
    base = 0x80000000L,
    size = 0x10000000L,
    beatBytes = 8,
    idBits = 1,
    maxXferBytes = 512
  ),
                           useMBusBeatBytes: Boolean = true
) extends Config(
  // collect simulation results
  new WithAXI4WriteTracker ++
  new WithFSADirectAXI4IOBinder ++
  new WithFSADirectAXI4(memParams, useMBusBeatBytes) ++
  // mbus requires at least 1 slave device
  new WithMBusZeroDevice ++
  new WithNoMemPort ++
  new BaseFSAConfig(fsaParams, arithmetic)
)


class FSA4X4Fp16Config extends FSAConfig(Configs.fsa4x4)
class FSA8X8Fp16Config extends FSAConfig(Configs.fsa8x8)
class FSA16X16Fp16Config extends FSAConfig(Configs.fsa16x16)
class FSA32X32Fp16Config extends FSAConfig(Configs.fsa32x32)
class FSA64X64Fp16Config extends FSAConfig(Configs.fsa64x64)
class FSA128X128Fp16Config extends FSAConfig(Configs.fsa128x128)

class AXI4FSA4X4Fp16Config extends FSADirectAXI4Config(Configs.fsa4x4)
class AXI4FSA8X8Fp16Config extends FSADirectAXI4Config(Configs.fsa8x8)
class AXI4FSA16X16Fp16Config extends FSADirectAXI4Config(Configs.fsa16x16)
class AXI4FSA32X32Fp16Config extends FSADirectAXI4Config(Configs.fsa32x32)
class AXI4FSA64X64Fp16Config extends FSADirectAXI4Config(Configs.fsa64x64)
class AXI4FSA128X128Fp16Config extends FSADirectAXI4Config(Configs.fsa128x128)

class FSA4X4Bf16Config extends FSAConfig(Configs.fsa4x4, Configs.bf16MulFp32AddArithmeticImpl)
class FSA8X8Bf16Config extends FSAConfig(Configs.fsa8x8, Configs.bf16MulFp32AddArithmeticImpl)
class FSA16X16Bf16Config extends FSAConfig(Configs.fsa16x16, Configs.bf16MulFp32AddArithmeticImpl)
class FSA32X32Bf16Config extends FSAConfig(Configs.fsa32x32, Configs.bf16MulFp32AddArithmeticImpl)
class FSA64X64Bf16Config extends FSAConfig(Configs.fsa64x64, Configs.bf16MulFp32AddArithmeticImpl)
class FSA128X128Bf16Config extends FSAConfig(Configs.fsa128x128, Configs.bf16MulFp32AddArithmeticImpl)

class AXI4FSA4X4Bf16Config extends FSADirectAXI4Config(Configs.fsa4x4, Configs.bf16MulFp32AddArithmeticImpl)
class AXI4FSA8X8Bf16Config extends FSADirectAXI4Config(Configs.fsa8x8, Configs.bf16MulFp32AddArithmeticImpl)
class AXI4FSA16X16Bf16Config extends FSADirectAXI4Config(Configs.fsa16x16, Configs.bf16MulFp32AddArithmeticImpl)
class AXI4FSA32X32Bf16Config extends FSADirectAXI4Config(Configs.fsa32x32, Configs.bf16MulFp32AddArithmeticImpl)
class AXI4FSA64X64Bf16Config extends FSADirectAXI4Config(Configs.fsa64x64, Configs.bf16MulFp32AddArithmeticImpl)
class AXI4FSA128X128Bf16Config extends FSADirectAXI4Config(Configs.fsa128x128, Configs.bf16MulFp32AddArithmeticImpl)
// ---------------------------------------------------------------------------------
// RPU: FSA plus a general tiled-GEMM execution plan (roadmap phase 2, Gate B).
// See generators/chipyard/src/main/scala/rpu/GemmExecPlan.scala and rpu/DECISIONS.md.
// ---------------------------------------------------------------------------------
class RpuGemm4X4Fp16Config extends FSAConfig(fsa.RpuConfigs.gemm4x4)
class RpuGemm8X8Fp16Config extends FSAConfig(fsa.RpuConfigs.gemm8x8)
class RpuGemm16X16Fp16Config extends FSAConfig(fsa.RpuConfigs.gemm16x16)
class RpuGemm128X128Fp16Config extends FSAConfig(fsa.RpuConfigs.gemm128x128)
