Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'r1_addr' [/home/denjo/b3exp/cpu/top.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'r2_addr' [/home/denjo/b3exp/cpu/top.v:60]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'write_enable' [/home/denjo/b3exp/cpu/top.v:74]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [/home/denjo/b3exp/cpu/top.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
