#*********************************************************
#  synthesize script for cell: draw_pixel                 *
#*********************************************************
set hdlin_vhdl_93 false
set hdlin_ff_always_async_set_reset true
set hdlin_ff_always_sync_set_reset true
set vhdlout_architecture_name "synthesised"
set vhdlout_use_packages {"ieee.std_logic_1164" "CellsLib.CellsLib_DECL_PACK"}
set company "ontwerp_practicum"
set designer "ajcjanssen"
set target_library  {"/data/public/common/software/opprog/synth_libs/g_digilib5_99.db"}
set link_library [list "*" "/data/public/common/software/opprog/synth_libs/g_digilib5_99.db" "/data/public/common/software/opprog/synth_libs/g_analib8_00.db" "/data/public/common/software/opprog/synth_libs/buffers.db"]
define_design_lib MY_LIB -path /tmp/ajcjanssen/draw_pixel/syn_work
define_design_lib CELLSLIB -path /data/public/common/software/opprog/synth_libs/CellsLib
read_file -format vhdl -work MY_LIB /tmp/ajcjanssen/draw_pixel/VHDL/parameter_def_pkg.vhd
read_file -format vhdl -work MY_LIB {/tmp/ajcjanssen/draw_pixel/VHDL/draw_pixel.vhd /tmp/ajcjanssen/draw_pixel/VHDL/draw_pixel-behaviour.vhd}
set_dont_touch {g_analib8_00/*}
# set_max_fanout 1.8 all_inputs() 
# set_max_area 1000 
set compile_preserve_subdesign_interfaces true
compile_ultra
ungroup -all -flat
report_area
report_fsm
write_file -f ddc draw_pixel -output /tmp/ajcjanssen/draw_pixel/ADB/draw_pixel.ddc
write_file -f vhdl draw_pixel -output /tmp/ajcjanssen/draw_pixel/VHDL/draw_pixel_SYNTH.vhd
quit

----- invoking synthesizer .....


                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

            Version G-2012.06 for suse32 -- May 30, 2012
               Copyright (c) 1988-2012 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
#*********************************************************
#  synthesize script for cell: draw_pixel                 *
#*********************************************************
set hdlin_vhdl_93 false
false
set hdlin_ff_always_async_set_reset true
true
set hdlin_ff_always_sync_set_reset true
true
set vhdlout_architecture_name "synthesised"
synthesised
set vhdlout_use_packages {"ieee.std_logic_1164" "CellsLib.CellsLib_DECL_PACK"}
"ieee.std_logic_1164" "CellsLib.CellsLib_DECL_PACK"
set company "ontwerp_practicum"
ontwerp_practicum
set designer "ajcjanssen"
ajcjanssen
set target_library  {"/data/public/common/software/opprog/synth_libs/g_digilib5_99.db"}
"/data/public/common/software/opprog/synth_libs/g_digilib5_99.db"
set link_library [list "*" "/data/public/common/software/opprog/synth_libs/g_digilib5_99.db" "/data/public/common/software/opprog/synth_libs/g_analib8_00.db" "/data/public/common/software/opprog/synth_libs/buffers.db"]
* /data/public/common/software/opprog/synth_libs/g_digilib5_99.db /data/public/common/software/opprog/synth_libs/g_analib8_00.db /data/public/common/software/opprog/synth_libs/buffers.db
define_design_lib MY_LIB -path /tmp/ajcjanssen/draw_pixel/syn_work
1
define_design_lib CELLSLIB -path /data/public/common/software/opprog/synth_libs/CellsLib
1
read_file -format vhdl -work MY_LIB /tmp/ajcjanssen/draw_pixel/VHDL/parameter_def_pkg.vhd
Loading db file '/data/public/common/software/opprog/synth_libs/g_digilib5_99.db'
Loading db file '/data/public/common/software/opprog/synth_libs/g_analib8_00.db'
Loading db file '/data/public/common/software/opprog/synth_libs/buffers.db'
Loading db file '/data/public/common/software/synopsys/G-2012.06/libraries/syn/gtech.db'
Loading db file '/data/public/common/software/synopsys/G-2012.06/libraries/syn/standard.sldb'
  Loading link library 'g_digilib5_99'
  Loading link library 'g_analib8_00'
  Loading link library 'buffers'
  Loading link library 'gtech'
Loading vhdl file '/tmp/ajcjanssen/draw_pixel/VHDL/parameter_def_pkg.vhd'
Running PRESTO HDLC
Compiling Package Declaration PARAMETER_DEF
Compiling Package Body PARAMETER_DEF
No designs were read
read_file -format vhdl -work MY_LIB {/tmp/ajcjanssen/draw_pixel/VHDL/draw_pixel.vhd /tmp/ajcjanssen/draw_pixel/VHDL/draw_pixel-behaviour.vhd}
Loading vhdl files: '/tmp/ajcjanssen/draw_pixel/VHDL/draw_pixel.vhd' '/tmp/ajcjanssen/draw_pixel/VHDL/draw_pixel-behaviour.vhd' 
Running PRESTO HDLC
-- Compiling Source File /tmp/ajcjanssen/draw_pixel/VHDL/draw_pixel.vhd
Compiling Entity Declaration DRAW_PIXEL
-- Compiling Source File /tmp/ajcjanssen/draw_pixel/VHDL/draw_pixel-behaviour.vhd
Compiling Architecture BEHAVIOUR of DRAW_PIXEL
Warning:  /tmp/ajcjanssen/draw_pixel/VHDL/draw_pixel-behaviour.vhd:5: The architecture behaviour has already been analyzed. It is being replaced. (VHD-4)
Warning:  The entity 'draw_pixel' has multiple architectures defined. The last defined architecture 'behaviour' will be used to build the design by default. (VHD-6)

Inferred memory devices in process
	in routine draw_pixel line 12 in file
		'/tmp/ajcjanssen/draw_pixel/VHDL/draw_pixel-behaviour.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      busy_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred tri-state devices in process
	in routine draw_pixel line 19 in file
		'/tmp/ajcjanssen/draw_pixel/VHDL/draw_pixel-behaviour.vhd'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
|  ramaddr_tri  | Tri-State Buffer |  16   | N  |
=================================================

Inferred tri-state devices in process
	in routine draw_pixel line 20 in file
		'/tmp/ajcjanssen/draw_pixel/VHDL/draw_pixel-behaviour.vhd'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
|  ramdata_tri  | Tri-State Buffer |   4   | N  |
=================================================
Presto compilation completed successfully.
Current design is now '/tmp/ajcjanssen/draw_pixel/VHDL/draw_pixel.db:draw_pixel'
Loaded 1 design.
Current design is 'draw_pixel'.
draw_pixel
set_dont_touch {g_analib8_00/*}
1
# set_max_fanout 1.8 all_inputs() 
# set_max_area 1000 
set compile_preserve_subdesign_interfaces true
true
compile_ultra
Analyzing: "/data/public/common/software/opprog/synth_libs/g_digilib5_99.db"
Library analysis succeeded.
Loading db file '/data/public/common/software/synopsys/G-2012.06/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | G-2012.06-DWBB_201206.0 |     *     |
| Licensed DW Building Blocks        | G-2012.06-DWBB_201206.0 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Loaded alib file './alib-52/g_digilib5_99.db.alib'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'draw_pixel'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     171.0      0.00       0.0       2.6                          
    0:00:01     171.0      0.00       0.0       2.6                          
    0:00:01     171.0      0.00       0.0       2.6                          
    0:00:01     171.0      0.00       0.0       2.6                          
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
    0:00:01     171.0      0.00       0.0       2.6                          
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
    0:00:01     171.0      0.00       0.0       2.6                          



  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     171.0      0.00       0.0       2.6                          
    0:00:01     171.0      0.00       0.0       2.6                          
    0:00:01     171.0      0.00       0.0       2.6                          
    0:00:01     171.0      0.00       0.0       2.6                          
    0:00:01     171.0      0.00       0.0       2.6                          
    0:00:01     171.0      0.00       0.0       2.6                          
    0:00:01     171.0      0.00       0.0       2.6                          
    0:00:01     171.0      0.00       0.0       2.6                          
    0:00:01     171.0      0.00       0.0       2.6                          
    0:00:01     171.0      0.00       0.0       2.6                          
    0:00:01     171.0      0.00       0.0       2.6                          
    0:00:01     171.0      0.00       0.0       2.6                          
    0:00:01     171.0      0.00       0.0       2.6                          

  Beginning Delay Optimization
  ----------------------------
    0:00:01     171.0      0.00       0.0       2.6                          
    0:00:01     171.0      0.00       0.0       2.6                          
    0:00:01     171.0      0.00       0.0       2.6                          
    0:00:01     171.0      0.00       0.0       2.6                          
    0:00:01     171.0      0.00       0.0       2.6                          
    0:00:01     171.0      0.00       0.0       2.6                          
    0:00:01     171.0      0.00       0.0       2.6                          
    0:00:01     171.0      0.00       0.0       2.6                          
    0:00:01     171.0      0.00       0.0       2.6                          
    0:00:01     171.0      0.00       0.0       2.6                          
    0:00:01     171.0      0.00       0.0       2.6                          
    0:00:01     171.0      0.00       0.0       2.6                          


  Beginning Design Rule Fixing  (max_fanout)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     171.0      0.00       0.0       2.6                          
    0:00:01     171.0      0.00       0.0       2.6                          
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
    0:00:01     175.0      0.00       0.0       0.0                          
    0:00:01     175.0      0.00       0.0       0.0                          
    0:00:01     175.0      0.00       0.0       0.0                          
    0:00:01     175.0      0.00       0.0       0.0                          
    0:00:01     175.0      0.00       0.0       0.0                          
    0:00:01     175.0      0.00       0.0       0.0                          

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     175.0      0.00       0.0       0.0                          
    0:00:01     175.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     175.0      0.00       0.0       0.0                          
    0:00:01     175.0      0.00       0.0       0.0                          
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
    0:00:01     175.0      0.00       0.0       0.0                          
    0:00:01     175.0      0.00       0.0       0.0                          
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
    0:00:01     175.0      0.00       0.0       0.0                          
    0:00:01     175.0      0.00       0.0       0.0                          
    0:00:01     175.0      0.00       0.0       0.0                          
    0:00:01     175.0      0.00       0.0       0.0                          
    0:00:01     175.0      0.00       0.0       0.0                          
    0:00:01     175.0      0.00       0.0       0.0                          
    0:00:01     175.0      0.00       0.0       0.0                          
    0:00:01     175.0      0.00       0.0       0.0                          
    0:00:01     175.0      0.00       0.0       0.0                          
    0:00:01     175.0      0.00       0.0       0.0                          
    0:00:01     175.0      0.00       0.0       0.0                          
    0:00:01     175.0      0.00       0.0       0.0                          
    0:00:01     175.0      0.00       0.0       0.0                          
    0:00:01     175.0      0.00       0.0       0.0                          
    0:00:01     175.0      0.00       0.0       0.0                          
    0:00:01     175.0      0.00       0.0       0.0                          
    0:00:01     175.0      0.00       0.0       0.0                          
    0:00:01     175.0      0.00       0.0       0.0                          
    0:00:01     175.0      0.00       0.0       0.0                          
    0:00:01     175.0      0.00       0.0       0.0                          
    0:00:01     175.0      0.00       0.0       0.0                          
Loading db file '/data/public/common/software/opprog/synth_libs/g_digilib5_99.db'
Loading db file '/data/public/common/software/opprog/synth_libs/buffers.db'

  Optimization Complete
  ---------------------
1
ungroup -all -flat
Warning: Design has no hierarchy.  No cells can be ungrouped. (UID-228)
0
report_area
 
****************************************
Report : area
Design : draw_pixel
Version: G-2012.06
Date   : Thu Dec  5 10:13:48 2013
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    g_digilib5_99 (File: /data/public/common/software/opprog/synth_libs/g_digilib5_99.db)

Number of ports:                           46
Number of nets:                            71
Number of cells:                           47
Number of combinational cells:             46
Number of sequential cells:                 1
Number of macros:                           0
Number of buf/inv:                         22
Number of references:                       5

Combinational area:         58.000000
Noncombinational area:     117.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:           175.000000
Total area:                 undefined
1
report_fsm
 
****************************************
Report : FSM
Design : draw_pixel
Version: G-2012.06
Date   : Thu Dec  5 10:13:48 2013
****************************************


Clock             : Unspecified
Asynchronous Reset: Unspecified

Encoding Bit Length: Unspecified
Encoding style     : auto

State Vector: Unspecified


State Encodings and Order: Unspecified
1
write_file -f ddc draw_pixel -output /tmp/ajcjanssen/draw_pixel/ADB/draw_pixel.ddc
Writing ddc file '/tmp/ajcjanssen/draw_pixel/ADB/draw_pixel.ddc'.
1
write_file -f vhdl draw_pixel -output /tmp/ajcjanssen/draw_pixel/VHDL/draw_pixel_SYNTH.vhd
Writing vhdl file '/tmp/ajcjanssen/draw_pixel/VHDL/draw_pixel_SYNTH.vhd'.
1
quit

Thank you...

******* SYNTHESIS DONE ******

|=============================================================
| db_file (re)written:
|-------------------------------------------------------------
| ADB/draw_pixel.ddc
|=============================================================


|=============================================================
| sls_file (re)written:
|-------------------------------------------------------------
| SLS/draw_pixel.sls
|=============================================================


|=============================================================
| vhdl_files (re)written:
|-------------------------------------------------------------
| VHDL/draw_pixel_SYNTH.vhd
|=============================================================


--- parsing /home/ajcjanssen/draw_pixel/SLS/draw_pixel.sls ---

--- parsing done ---


