spin_lock_init	,	F_81
dma_addr_t	,	T_4
to_imxdma_chan	,	F_1
ENOSYS	,	V_125
"Can't register IRQ %d "	,	L_30
local_irq_save	,	F_19
list_splice_tail_init	,	F_45
imxdma_alloc_chan_resources	,	F_52
"unable to register\n"	,	L_32
len	,	V_20
dev	,	V_27
imxdma_control	,	F_44
MX1_IO_ADDRESS	,	F_71
DMA_MEM_TO_DEV	,	V_91
_desc	,	V_142
IMX_DMA_LENGTH_LOOP	,	V_22
"dma_length=%d\n"	,	L_13
KERN_WARNING	,	V_55
for_each_sg	,	F_62
src_sgl	,	V_159
dma_clk	,	V_173
request_irq	,	F_78
"false"	,	L_24
DMA_XSRB	,	V_81
DMA_XSRA	,	V_78
dma_request	,	V_124
node	,	V_8
dma_addr	,	V_149
size	,	V_164
DMA_SLAVE_BUSWIDTH_4_BYTES	,	V_119
imxdma_enable_hw	,	F_18
GFP_KERNEL	,	V_136
imxdma_issue_pending	,	F_68
DMA_RSSR	,	F_46
dst_maxburst	,	V_113
device	,	V_189
dma_async_device_unregister	,	F_90
""	,	L_7
device_prep_dma_cyclic	,	V_195
DMA_TERMINATE_ALL	,	V_105
src_addr_width	,	V_111
imxdma_channel	,	V_1
IMX_DMA_TYPE_LINEAR	,	V_122
MX21_IO_ADDRESS	,	F_72
DMA_CCR	,	F_20
free_irq	,	F_79
imx_dmav1_writel	,	F_6
DMA_WSRA	,	V_80
frame_size	,	V_162
DMA_WSRB	,	V_83
device_node	,	V_190
"%s channel: %d sg=%p sgcount=%d "	,	L_14
" burst"	,	L_6
device_issue_pending	,	V_199
min	,	F_13
sg	,	V_18
EBUSY	,	V_71
config_port	,	V_77
arg	,	V_101
slot_2d	,	V_72
DMA_MEM_TO_MEM	,	V_154
ccr_to_device	,	V_92
__raw_readl	,	F_9
scatterlist	,	V_17
imx_dmav1_readl	,	F_8
d	,	V_16
DMA_CNTR	,	F_16
imxdma_driver	,	V_202
DMA_INTERLEAVE	,	V_185
irq	,	V_39
i	,	V_42
src_addr	,	V_107
kcalloc	,	F_64
dma_async_device_register	,	F_87
del_timer	,	F_25
watchdog	,	V_36
dst_addr_width	,	V_114
jiffies	,	V_59
IMX_DMA_2D_SLOTS	,	V_62
w	,	V_70
x	,	V_66
y	,	V_68
IMXDMA_DESC_MEMCPY	,	V_84
period_len	,	V_151
platform_device	,	V_167
dma_irq_handle_channel	,	F_30
IMX_DMA_CHANNELS	,	V_50
CCR_ACRPT	,	V_33
" %s channel: %d dst 0x%08x, src 0x%08x, "	,	L_1
tx	,	V_131
DMA_DRTOSR	,	V_46
"%s channel %d\n"	,	L_3
dev_dbg	,	F_17
dest	,	V_86
dir	,	V_163
icg	,	V_165
IMX_DMA_MEMSIZE_8	,	V_116
DMA_YSRB	,	V_82
DMA_YSRA	,	V_79
INIT_LIST_HEAD	,	F_60
MX21_DMA_BASE_ADDR	,	V_171
"Can't register ERRIRQ for DMA\n"	,	L_29
__memzero	,	F_54
"DMA"	,	L_27
dst_addr	,	V_112
cpu_is_mx1	,	F_70
IMX_DMA_ERR_TRANSFER	,	V_53
ysr	,	V_67
sgl	,	V_144
ret	,	V_169
DMA_DIMR	,	V_31
count	,	V_64
imxdma_free_chan_resources	,	F_57
imxdma_probe	,	F_69
dma_slave_config	,	V_102
spin_unlock_irqrestore	,	F_38
dma_async_tx_descriptor	,	V_130
init_timer	,	F_82
dst_start	,	V_158
channels	,	V_180
callback_param	,	V_95
copy_align	,	V_200
"channel %d: watchdog timeout!\n"	,	L_4
"Can't register IRQ for DMA\n"	,	L_28
dma_cookie_status	,	F_49
desc	,	V_6
sg_init_table	,	F_65
"DMA timeout on channel %d -%s%s%s%s\n"	,	L_5
next	,	V_96
dma_cookie_complete	,	F_41
private	,	V_133
device_control	,	V_198
printk	,	F_29
chno	,	V_56
tasklet_init	,	F_83
config_mem	,	V_75
dev_err	,	F_39
imxdma_prep_slave_sg	,	F_61
dma_chan	,	V_2
kzalloc	,	F_53
xsr	,	V_65
now	,	V_19
imxdma_err_handler	,	F_28
"%s: channel: %d couldn't issue DMA xfer\n"	,	L_25
device_free_chan_resources	,	V_192
src_maxburst	,	V_109
"for DMA channel %d\n"	,	L_31
imxdma_hw_chain	,	F_10
dma_set_max_seg_size	,	F_86
ld_active	,	V_7
DMA_DBOSR	,	V_48
dma_tx_state	,	V_128
cap_mask	,	V_182
device_prep_interleaved_dma	,	V_197
"total length=%d dev_addr=0x%08x (dev2mem)\n"	,	L_15
length	,	V_21
IMX_DMA_ERR_REQUEST	,	V_52
tx_submit	,	V_137
spin_unlock	,	F_32
MX2x_INT_DMACH0	,	V_186
device_alloc_chan_resources	,	V_191
imxdma_module_init	,	F_91
enabled_2d	,	V_73
ld_queue	,	V_98
IMX_DMA_TYPE_2D	,	V_166
CCR_MSEL_B	,	V_76
src_start	,	V_157
imxdma_prep_dma_memcpy	,	F_66
MX1_DMA_BASE_ADDR	,	V_170
imxdma_disable_hw	,	F_24
xt	,	V_156
dma_cookie_assign	,	F_51
base	,	V_14
"total length=%d dev_addr=0x%08x (mem2dev)\n"	,	L_16
errcode	,	V_44
ENOMEM	,	V_141
page_link	,	V_153
imxdmac	,	V_4
channel	,	V_26
dma_transfer_direction	,	V_146
list_empty	,	F_4
cpu_is_mx21	,	F_21
imxdma_remove	,	F_88
cpu_is_mx27	,	F_11
DMA_CYCLIC	,	V_183
DMA_DSESR	,	V_47
DMA_SLAVE_CONFIG	,	V_106
descs_allocated	,	V_134
tmp	,	V_34
wsr	,	V_69
context	,	V_147
lock	,	V_57
CCR_CEN	,	V_32
"%s channel: %d bad dma mode\n"	,	L_17
word_size	,	V_110
device_tx_status	,	V_193
imxdma_watchdog	,	F_26
dma_address	,	V_25
val	,	V_12
DCR_DRST	,	V_174
cookie	,	V_127
list_for_each_entry_safe	,	F_58
clk_enable	,	F_77
device_prep_slave_sg	,	V_194
DMA_BLR	,	F_47
txstate	,	V_129
IRQ_HANDLED	,	V_49
list_move_tail	,	F_42
sg_list	,	V_143
__func__	,	V_28
" buffer"	,	L_10
cmd	,	V_100
DMA_SUCCESS	,	V_140
hw_chaining	,	V_15
status	,	V_139
"%s channel: %d src=0x%x dst=0x%x len=%d\n"	,	L_20
DMA_SLAVE_BUSWIDTH_2_BYTES	,	V_117
"dma"	,	L_26
IMX_DMA_ERR_BURST	,	V_51
kfree	,	F_59
device_prep_dma_memcpy	,	V_196
flags	,	V_29
dma_async_tx_descriptor_init	,	F_55
IMXDMA_DESC_SLAVE_SG	,	V_87
list_add_tail	,	F_56
dma_parms	,	V_201
DCR_DEN	,	V_178
CCR_RPT	,	V_35
out	,	V_58
local_irq_restore	,	F_23
__raw_writel	,	F_7
" transfer"	,	L_9
dma_tasklet	,	V_38
DMA_DBTOSR	,	V_45
periods	,	V_152
"%s called, disr=0x%08x\n"	,	L_11
imxdma_desc	,	V_5
sg_next	,	F_22
imx_dma_data	,	V_132
platform_driver_probe	,	F_92
IMX_DMA_ERR_BUFFER	,	V_54
" request"	,	L_8
EINVAL	,	V_93
MX1_DMA_INT	,	V_176
DMA_DEV_TO_MEM	,	V_24
IMXDMA_DESC_CYCLIC	,	V_9
__init	,	T_6
MX27_DMA_BASE_ADDR	,	V_172
__exit	,	T_7
per_address	,	V_88
dma_status	,	V_126
IMXDMA_MAX_CHAN_DESCRIPTORS	,	V_135
chan	,	V_3
dma_device	,	V_179
dma_interleaved_template	,	V_155
DMA_DCR	,	V_175
list_first_entry	,	F_5
data	,	V_37
disr	,	V_43
size_t	,	T_5
dmaengine_cfg	,	V_103
imxdma_tx_status	,	F_48
IMXDMA_DESC_INTERLEAVED	,	V_61
DMA_SAR	,	F_15
mode	,	V_104
DMA_SLAVE_BUSWIDTH_1_BYTE	,	V_115
pdev	,	V_168
numf	,	V_161
imxdma_tx_submit	,	F_50
u32	,	T_1
"%s channel: %d buf_len=%d period_len=%d\n"	,	L_19
"   src_sgl=%s dst_sgl=%s numf=%d frame_size=%d\n"	,	L_22
function	,	V_188
IMX_DMA_MEMSIZE_16	,	V_118
tasklet_schedule	,	F_27
"%s: channel: %d couldn't xfer desc\n"	,	L_18
dst_sgl	,	V_160
offset	,	V_13
imxdma_tasklet	,	F_40
dma_cookie_t	,	T_3
IMX_DMA_MEMSIZE_32	,	V_120
imxdma_chan_is_doing_cyclic	,	F_3
mod_timer	,	F_33
PTR_ERR	,	F_76
dma_length	,	V_148
watermark_level	,	V_108
"size 0x%08x\n"	,	L_2
spin_lock_irqsave	,	F_37
dma_cookie_init	,	F_84
DMA_SLAVE	,	V_181
sg_len	,	V_145
platform_set_drvdata	,	F_85
imxdma	,	V_11
ccr_from_device	,	V_89
dma_ctrl_cmd	,	V_99
DMA_DAR	,	F_14
platform_get_drvdata	,	F_89
"%s channel: %d dest=0x%08x src=0x%08x "	,	L_12
slot	,	V_60
dma_cap_set	,	F_80
msecs_to_jiffies	,	F_34
err_mask	,	V_41
spin_lock	,	F_31
buf_len	,	V_150
DMA_CTRL_ACK	,	V_138
IMX_DMA_TYPE_FIFO	,	V_121
clk_get	,	F_74
imxdma_sg_next	,	F_12
imxdma_xfer_desc	,	F_36
direction	,	V_23
ld_free	,	V_97
src	,	V_85
"%s channel: %d src_start=0x%x dst_start=0x%x\n"	,	L_21
irqreturn_t	,	T_2
CCR_REN	,	V_123
dev_warn	,	F_43
dma_irq_handler	,	F_35
sgcount	,	V_90
dev_id	,	V_40
"true"	,	L_23
imxdma_prep_dma_cyclic	,	F_63
container_of	,	F_2
MX27_IO_ADDRESS	,	F_73
slots_2d	,	V_63
IMX_DMA_2D_SLOT_A	,	V_74
imxdma_prep_dma_interleaved	,	F_67
DMA_MEMCPY	,	V_184
callback	,	V_94
MX1_DMA_ERR	,	V_177
err_init	,	V_187
DMA_DISR	,	V_30
imxdma_engine	,	V_10
IS_ERR	,	F_75
