// Seed: 2632643723
module module_0 (
    input tri0 id_0,
    input tri0 id_1
    , id_41,
    input wor id_2,
    output tri0 id_3,
    output wand id_4,
    input tri1 id_5,
    input tri0 id_6,
    input wor id_7,
    input tri id_8,
    output tri0 id_9,
    output tri id_10,
    input supply1 id_11,
    output uwire id_12,
    input tri0 id_13,
    output wor id_14,
    input tri1 id_15,
    input tri0 id_16,
    input wire id_17,
    input uwire id_18,
    output wand id_19,
    input tri1 id_20,
    output wire id_21,
    output supply0 id_22,
    input tri0 id_23,
    input supply1 id_24,
    output uwire id_25,
    input tri1 id_26,
    input supply1 id_27,
    output tri1 id_28,
    input supply0 id_29,
    output supply1 id_30,
    output supply0 id_31,
    input supply0 id_32,
    input uwire id_33,
    input tri id_34
    , id_42,
    input wor id_35,
    input wand id_36,
    input supply0 id_37
    , id_43,
    input wor id_38,
    output wand id_39
);
  wire id_44;
  wire id_45;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input tri0 id_2,
    input wire id_3,
    output wand id_4,
    output supply0 id_5,
    input supply1 id_6,
    input uwire id_7,
    output supply0 id_8,
    output wor id_9,
    input tri0 id_10,
    input uwire id_11
);
  module_0(
      id_10,
      id_10,
      id_2,
      id_5,
      id_9,
      id_11,
      id_3,
      id_7,
      id_11,
      id_8,
      id_9,
      id_1,
      id_5,
      id_7,
      id_5,
      id_0,
      id_6,
      id_0,
      id_2,
      id_9,
      id_2,
      id_9,
      id_4,
      id_10,
      id_7,
      id_5,
      id_11,
      id_7,
      id_4,
      id_0,
      id_8,
      id_9,
      id_6,
      id_1,
      id_1,
      id_2,
      id_1,
      id_3,
      id_1,
      id_8
  );
  wire id_13;
endmodule
