\hypertarget{group__CORTEX__M4__BASE__ADDRESSES}{}\doxysection{Cortex-\/\+M4 Peripherals Base Addresses}
\label{group__CORTEX__M4__BASE__ADDRESSES}\index{Cortex-\/M4 Peripherals Base Addresses@{Cortex-\/M4 Peripherals Base Addresses}}
Collaboration diagram for Cortex-\/\+M4 Peripherals Base Addresses\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__CORTEX__M4__BASE__ADDRESSES}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__CORTEX__M4__BASE__ADDRESSES_gaa0288691785a5f868238e0468b39523d}\label{group__CORTEX__M4__BASE__ADDRESSES_gaa0288691785a5f868238e0468b39523d}} 
\#define \mbox{\hyperlink{group__CORTEX__M4__BASE__ADDRESSES_gaa0288691785a5f868238e0468b39523d}{NVIC\+\_\+\+BASE}}~0x\+E000\+E100\+UL
\begin{DoxyCompactList}\small\item\em Base address of NVIC (Nested Vectored Interrupt Controller) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__CORTEX__M4__BASE__ADDRESSES_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}\label{group__CORTEX__M4__BASE__ADDRESSES_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}} 
\#define \mbox{\hyperlink{group__CORTEX__M4__BASE__ADDRESSES_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}{SCB\+\_\+\+BASE}}~0x\+E000\+ED00\+UL
\begin{DoxyCompactList}\small\item\em Base address of System Control Block (SCB) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__CORTEX__M4__BASE__ADDRESSES_ga1b77fde5300186cbf81428a13b8d97f2}\label{group__CORTEX__M4__BASE__ADDRESSES_ga1b77fde5300186cbf81428a13b8d97f2}} 
\#define \mbox{\hyperlink{group__CORTEX__M4__BASE__ADDRESSES_ga1b77fde5300186cbf81428a13b8d97f2}{STK\+\_\+\+BASE}}~0x\+E000\+E010\+UL
\begin{DoxyCompactList}\small\item\em Base address of Sys\+Tick Timer. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
