

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_112_1'
================================================================
* Date:           Mon Sep  4 23:52:25 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       66|       66|  0.660 us|  0.660 us|   57|   57|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------+-------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                            |                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |          Instance          |          Module         |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------+-------------------------+---------+---------+----------+----------+-----+-----+----------+
        |init_block_AB_proc30_U0     |init_block_AB_proc30     |       16|       16|  0.160 us|  0.160 us|   16|   16|        no|
        |systolic_array_k_12_U0      |systolic_array_k_12      |       63|       63|  0.630 us|  0.630 us|   57|   57|  dataflow|
        |VITIS_LOOP_132_4_proc_U0    |VITIS_LOOP_132_4_proc    |       14|       14|  0.140 us|  0.140 us|   14|   14|        no|
        |VITIS_LOOP_132_4_proc31_U0  |VITIS_LOOP_132_4_proc31  |       14|       14|  0.140 us|  0.140 us|   14|   14|        no|
        |VITIS_LOOP_132_4_proc32_U0  |VITIS_LOOP_132_4_proc32  |       14|       14|  0.140 us|  0.140 us|   14|   14|        no|
        |VITIS_LOOP_132_4_proc33_U0  |VITIS_LOOP_132_4_proc33  |       14|       14|  0.140 us|  0.140 us|   14|   14|        no|
        +----------------------------+-------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|    1980|   1360|    -|
|Instance         |        -|   88|   18081|  22789|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|       5|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   88|   20066|  24222|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   40|      18|     45|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-------------------------+---------+----+-------+-------+-----+
    |          Instance          |          Module         | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +----------------------------+-------------------------+---------+----+-------+-------+-----+
    |VITIS_LOOP_132_4_proc_U0    |VITIS_LOOP_132_4_proc    |        0|   2|    406|    563|    0|
    |VITIS_LOOP_132_4_proc31_U0  |VITIS_LOOP_132_4_proc31  |        0|   2|    406|    563|    0|
    |VITIS_LOOP_132_4_proc32_U0  |VITIS_LOOP_132_4_proc32  |        0|   2|    406|    563|    0|
    |VITIS_LOOP_132_4_proc33_U0  |VITIS_LOOP_132_4_proc33  |        0|   2|    406|    563|    0|
    |init_block_AB_proc30_U0     |init_block_AB_proc30     |        0|   0|     17|    348|    0|
    |systolic_array_k_12_U0      |systolic_array_k_12      |        0|  80|  16440|  20189|    0|
    +----------------------------+-------------------------+---------+----+-------+-------+-----+
    |Total                       |                         |        0|  88|  18081|  22789|    0|
    +----------------------------+-------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------------+---------+----+----+-----+------+-----+---------+
    |          Name         | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------------+---------+----+----+-----+------+-----+---------+
    |block_A_loader_01_U    |        0|  99|   0|    -|     2|   32|       64|
    |block_A_loader_12_U    |        0|  99|   0|    -|     2|   32|       64|
    |block_A_loader_23_U    |        0|  99|   0|    -|     2|   32|       64|
    |block_A_loader_34_U    |        0|  99|   0|    -|     2|   32|       64|
    |block_B_loader_05_U    |        0|  99|   0|    -|     2|   32|       64|
    |block_B_loader_16_U    |        0|  99|   0|    -|     2|   32|       64|
    |block_B_loader_27_U    |        0|  99|   0|    -|     2|   32|       64|
    |block_B_loader_38_U    |        0|  99|   0|    -|     2|   32|       64|
    |block_C_drainer_09_U   |        0|  99|   0|    -|     2|   32|       64|
    |block_C_drainer_110_U  |        0|  99|   0|    -|     2|   32|       64|
    |block_C_drainer_211_U  |        0|  99|   0|    -|     2|   32|       64|
    |block_C_drainer_312_U  |        0|  99|   0|    -|     2|   32|       64|
    |ii_c1_U                |        0|  99|   0|    -|     3|    2|        6|
    |ii_c2_U                |        0|  99|   0|    -|     3|    2|        6|
    |ii_c3_U                |        0|  99|   0|    -|     3|    2|        6|
    |ii_c_U                 |        0|  99|   0|    -|     3|    2|        6|
    |jj_c4_U                |        0|  99|   0|    -|     3|    4|       12|
    |jj_c5_U                |        0|  99|   0|    -|     3|    4|       12|
    |jj_c6_U                |        0|  99|   0|    -|     3|    4|       12|
    |jj_c_U                 |        0|  99|   0|    -|     3|    4|       12|
    +-----------------------+---------+----+----+-----+------+-----+---------+
    |Total                  |        0|1980|   0|    0|    48|  408|      840|
    +-----------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------------------+----------+----+---+----+------------+------------+
    |                Variable Name                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------+----------+----+---+----+------------+------------+
    |VITIS_LOOP_132_4_proc31_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |VITIS_LOOP_132_4_proc32_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |VITIS_LOOP_132_4_proc33_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |VITIS_LOOP_132_4_proc_U0_ap_start            |       and|   0|  0|   2|           1|           1|
    |ap_idle                                      |       and|   0|  0|   2|           1|           1|
    |ap_sync_continue                             |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                                 |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                |       and|   0|  0|   2|           1|           1|
    |init_block_AB_proc30_U0_ap_start             |       and|   0|  0|   2|           1|           1|
    |ap_sync_VITIS_LOOP_132_4_proc31_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_VITIS_LOOP_132_4_proc32_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_VITIS_LOOP_132_4_proc33_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_VITIS_LOOP_132_4_proc_U0_ap_ready    |        or|   0|  0|   2|           1|           1|
    |ap_sync_init_block_AB_proc30_U0_ap_ready     |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                        |          |   0|  0|  28|          14|          14|
    +---------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_VITIS_LOOP_132_4_proc31_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_VITIS_LOOP_132_4_proc32_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_VITIS_LOOP_132_4_proc33_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_VITIS_LOOP_132_4_proc_U0_ap_ready    |   9|          2|    1|          2|
    |ap_sync_reg_init_block_AB_proc30_U0_ap_ready     |   9|          2|    1|          2|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            |  45|         10|    5|         10|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+---+----+-----+-----------+
    |                       Name                      | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_VITIS_LOOP_132_4_proc31_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_VITIS_LOOP_132_4_proc32_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_VITIS_LOOP_132_4_proc33_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_VITIS_LOOP_132_4_proc_U0_ap_ready    |  1|   0|    1|          0|
    |ap_sync_reg_init_block_AB_proc30_U0_ap_ready     |  1|   0|    1|          0|
    +-------------------------------------------------+---+----+-----+-----------+
    |Total                                            |  5|   0|    5|          0|
    +-------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-----------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+--------------+-----+-----+------------+-----------------------------------+--------------+
|A_0_address0  |  out|    6|   ap_memory|                                A_0|         array|
|A_0_ce0       |  out|    1|   ap_memory|                                A_0|         array|
|A_0_d0        |  out|   32|   ap_memory|                                A_0|         array|
|A_0_q0        |   in|   32|   ap_memory|                                A_0|         array|
|A_0_we0       |  out|    1|   ap_memory|                                A_0|         array|
|A_0_address1  |  out|    6|   ap_memory|                                A_0|         array|
|A_0_ce1       |  out|    1|   ap_memory|                                A_0|         array|
|A_0_d1        |  out|   32|   ap_memory|                                A_0|         array|
|A_0_q1        |   in|   32|   ap_memory|                                A_0|         array|
|A_0_we1       |  out|    1|   ap_memory|                                A_0|         array|
|ii            |   in|    2|     ap_none|                                 ii|        scalar|
|ii_ap_vld     |   in|    1|     ap_none|                                 ii|        scalar|
|A_1_address0  |  out|    6|   ap_memory|                                A_1|         array|
|A_1_ce0       |  out|    1|   ap_memory|                                A_1|         array|
|A_1_d0        |  out|   32|   ap_memory|                                A_1|         array|
|A_1_q0        |   in|   32|   ap_memory|                                A_1|         array|
|A_1_we0       |  out|    1|   ap_memory|                                A_1|         array|
|A_1_address1  |  out|    6|   ap_memory|                                A_1|         array|
|A_1_ce1       |  out|    1|   ap_memory|                                A_1|         array|
|A_1_d1        |  out|   32|   ap_memory|                                A_1|         array|
|A_1_q1        |   in|   32|   ap_memory|                                A_1|         array|
|A_1_we1       |  out|    1|   ap_memory|                                A_1|         array|
|A_2_address0  |  out|    6|   ap_memory|                                A_2|         array|
|A_2_ce0       |  out|    1|   ap_memory|                                A_2|         array|
|A_2_d0        |  out|   32|   ap_memory|                                A_2|         array|
|A_2_q0        |   in|   32|   ap_memory|                                A_2|         array|
|A_2_we0       |  out|    1|   ap_memory|                                A_2|         array|
|A_2_address1  |  out|    6|   ap_memory|                                A_2|         array|
|A_2_ce1       |  out|    1|   ap_memory|                                A_2|         array|
|A_2_d1        |  out|   32|   ap_memory|                                A_2|         array|
|A_2_q1        |   in|   32|   ap_memory|                                A_2|         array|
|A_2_we1       |  out|    1|   ap_memory|                                A_2|         array|
|A_3_address0  |  out|    6|   ap_memory|                                A_3|         array|
|A_3_ce0       |  out|    1|   ap_memory|                                A_3|         array|
|A_3_d0        |  out|   32|   ap_memory|                                A_3|         array|
|A_3_q0        |   in|   32|   ap_memory|                                A_3|         array|
|A_3_we0       |  out|    1|   ap_memory|                                A_3|         array|
|A_3_address1  |  out|    6|   ap_memory|                                A_3|         array|
|A_3_ce1       |  out|    1|   ap_memory|                                A_3|         array|
|A_3_d1        |  out|   32|   ap_memory|                                A_3|         array|
|A_3_q1        |   in|   32|   ap_memory|                                A_3|         array|
|A_3_we1       |  out|    1|   ap_memory|                                A_3|         array|
|B_0_address0  |  out|    8|   ap_memory|                                B_0|         array|
|B_0_ce0       |  out|    1|   ap_memory|                                B_0|         array|
|B_0_d0        |  out|   32|   ap_memory|                                B_0|         array|
|B_0_q0        |   in|   32|   ap_memory|                                B_0|         array|
|B_0_we0       |  out|    1|   ap_memory|                                B_0|         array|
|B_0_address1  |  out|    8|   ap_memory|                                B_0|         array|
|B_0_ce1       |  out|    1|   ap_memory|                                B_0|         array|
|B_0_d1        |  out|   32|   ap_memory|                                B_0|         array|
|B_0_q1        |   in|   32|   ap_memory|                                B_0|         array|
|B_0_we1       |  out|    1|   ap_memory|                                B_0|         array|
|jj            |   in|    5|     ap_none|                                 jj|        scalar|
|jj_ap_vld     |   in|    1|     ap_none|                                 jj|        scalar|
|B_1_address0  |  out|    8|   ap_memory|                                B_1|         array|
|B_1_ce0       |  out|    1|   ap_memory|                                B_1|         array|
|B_1_d0        |  out|   32|   ap_memory|                                B_1|         array|
|B_1_q0        |   in|   32|   ap_memory|                                B_1|         array|
|B_1_we0       |  out|    1|   ap_memory|                                B_1|         array|
|B_1_address1  |  out|    8|   ap_memory|                                B_1|         array|
|B_1_ce1       |  out|    1|   ap_memory|                                B_1|         array|
|B_1_d1        |  out|   32|   ap_memory|                                B_1|         array|
|B_1_q1        |   in|   32|   ap_memory|                                B_1|         array|
|B_1_we1       |  out|    1|   ap_memory|                                B_1|         array|
|B_2_address0  |  out|    8|   ap_memory|                                B_2|         array|
|B_2_ce0       |  out|    1|   ap_memory|                                B_2|         array|
|B_2_d0        |  out|   32|   ap_memory|                                B_2|         array|
|B_2_q0        |   in|   32|   ap_memory|                                B_2|         array|
|B_2_we0       |  out|    1|   ap_memory|                                B_2|         array|
|B_2_address1  |  out|    8|   ap_memory|                                B_2|         array|
|B_2_ce1       |  out|    1|   ap_memory|                                B_2|         array|
|B_2_d1        |  out|   32|   ap_memory|                                B_2|         array|
|B_2_q1        |   in|   32|   ap_memory|                                B_2|         array|
|B_2_we1       |  out|    1|   ap_memory|                                B_2|         array|
|B_3_address0  |  out|    8|   ap_memory|                                B_3|         array|
|B_3_ce0       |  out|    1|   ap_memory|                                B_3|         array|
|B_3_d0        |  out|   32|   ap_memory|                                B_3|         array|
|B_3_q0        |   in|   32|   ap_memory|                                B_3|         array|
|B_3_we0       |  out|    1|   ap_memory|                                B_3|         array|
|B_3_address1  |  out|    8|   ap_memory|                                B_3|         array|
|B_3_ce1       |  out|    1|   ap_memory|                                B_3|         array|
|B_3_d1        |  out|   32|   ap_memory|                                B_3|         array|
|B_3_q1        |   in|   32|   ap_memory|                                B_3|         array|
|B_3_we1       |  out|    1|   ap_memory|                                B_3|         array|
|C_3_address0  |  out|    8|   ap_memory|                                C_3|         array|
|C_3_ce0       |  out|    1|   ap_memory|                                C_3|         array|
|C_3_d0        |  out|   32|   ap_memory|                                C_3|         array|
|C_3_q0        |   in|   32|   ap_memory|                                C_3|         array|
|C_3_we0       |  out|    1|   ap_memory|                                C_3|         array|
|C_3_address1  |  out|    8|   ap_memory|                                C_3|         array|
|C_3_ce1       |  out|    1|   ap_memory|                                C_3|         array|
|C_3_d1        |  out|   32|   ap_memory|                                C_3|         array|
|C_3_q1        |   in|   32|   ap_memory|                                C_3|         array|
|C_3_we1       |  out|    1|   ap_memory|                                C_3|         array|
|C_2_address0  |  out|    8|   ap_memory|                                C_2|         array|
|C_2_ce0       |  out|    1|   ap_memory|                                C_2|         array|
|C_2_d0        |  out|   32|   ap_memory|                                C_2|         array|
|C_2_q0        |   in|   32|   ap_memory|                                C_2|         array|
|C_2_we0       |  out|    1|   ap_memory|                                C_2|         array|
|C_2_address1  |  out|    8|   ap_memory|                                C_2|         array|
|C_2_ce1       |  out|    1|   ap_memory|                                C_2|         array|
|C_2_d1        |  out|   32|   ap_memory|                                C_2|         array|
|C_2_q1        |   in|   32|   ap_memory|                                C_2|         array|
|C_2_we1       |  out|    1|   ap_memory|                                C_2|         array|
|C_1_address0  |  out|    8|   ap_memory|                                C_1|         array|
|C_1_ce0       |  out|    1|   ap_memory|                                C_1|         array|
|C_1_d0        |  out|   32|   ap_memory|                                C_1|         array|
|C_1_q0        |   in|   32|   ap_memory|                                C_1|         array|
|C_1_we0       |  out|    1|   ap_memory|                                C_1|         array|
|C_1_address1  |  out|    8|   ap_memory|                                C_1|         array|
|C_1_ce1       |  out|    1|   ap_memory|                                C_1|         array|
|C_1_d1        |  out|   32|   ap_memory|                                C_1|         array|
|C_1_q1        |   in|   32|   ap_memory|                                C_1|         array|
|C_1_we1       |  out|    1|   ap_memory|                                C_1|         array|
|C_0_address0  |  out|    8|   ap_memory|                                C_0|         array|
|C_0_ce0       |  out|    1|   ap_memory|                                C_0|         array|
|C_0_d0        |  out|   32|   ap_memory|                                C_0|         array|
|C_0_q0        |   in|   32|   ap_memory|                                C_0|         array|
|C_0_we0       |  out|    1|   ap_memory|                                C_0|         array|
|C_0_address1  |  out|    8|   ap_memory|                                C_0|         array|
|C_0_ce1       |  out|    1|   ap_memory|                                C_0|         array|
|C_0_d1        |  out|   32|   ap_memory|                                C_0|         array|
|C_0_q1        |   in|   32|   ap_memory|                                C_0|         array|
|C_0_we1       |  out|    1|   ap_memory|                                C_0|         array|
|ap_clk        |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_112_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_112_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_112_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_112_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_112_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_112_1|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_112_1|  return value|
+--------------+-----+-----+------------+-----------------------------------+--------------+

