#pragma once

// GPxDIR GPIOx
#define GPIO_INPUT 0
#define GPIO_OUTPUT 1

// GPxPUD GPIOx
#define EN_PULLUP 0
#define DIS_PULLUP 1

// GPxMUXx GPIOx
#define MUX_GPIO0_GPIO0 0
#define MUX_GPIO0_EPWM1A 1

#define MUX_GPIO1_GPIO1 0
#define MUX_GPIO1_EPWM1B 1
#define MUX_GPIO1_SPISIMOD 2

#define MUX_GPIO2_GPIO2 0
#define MUX_GPIO2_EPWM2A 1

#define MUX_GPIO3_GPIO3 0
#define MUX_GPIO3_EPWM2B 1
#define MUX_GPIO3_SPISOMID 2

#define MUX_GPIO4_GPIO4 0
#define MUX_GPIO4_EPWM3A 1

#define MUX_GPIO5_GPIO5 0
#define MUX_GPIO5_EPWM3B 1
#define MUX_GPIO5_SPICLKD 2
#define MUX_GPIO5_ECAP1 3

#define MUX_GPIO6_GPIO6 0
#define MUX_GPIO6_EPWM4A 1
#define MUX_GPIO6_EPWMSYNCI 2
#define MUX_GPIO6_EPWMSYNCO 3

#define MUX_GPIO7_GPIO7 0
#define MUX_GPIO7_EPWM4B 1
#define MUX_GPIO7_SPISTED 2
#define MUX_GPIO7_ECAP2 3

#define MUX_GPIO8_GPIO8 0
#define MUX_GPIO8_EPWM5A 1
#define MUX_GPIO8_CANTXB 2
#define MUX_GPIO8_ADCSOCAO 3

#define MUX_GPIO9_GPIO9 0
#define MUX_GPIO9_EPWM5B 1
#define MUX_GPIO9_SCITXDB 2
#define MUX_GPIO9_ECAP3 3

#define MUX_GPIO10_GPIO10 0
#define MUX_GPIO10_EPWM6A 1
#define MUX_GPIO10_CANRXB 2
#define MUX_GPIO10_ADCSOCBO 3

#define MUX_GPIO11_GPIO11 0
#define MUX_GPIO11_EPWM6B 1
#define MUX_GPIO11_SCIRXDB 2
#define MUX_GPIO11_ECAP4 3

#define MUX_GPIO12_GPIO12 0
#define MUX_GPIO12_TZ1 1
#define MUX_GPIO12_CANTXB 2
#define MUX_GPIO12_SPISIMOB 3

#define MUX_GPIO13_GPIO13 0
#define MUX_GPIO13_TZ2 1
#define MUX_GPIO13_CANRXB 2
#define MUX_GPIO13_SPISOMIB 3

#define MUX_GPIO14_GPIO14 0
#define MUX_GPIO14_TZ3 1
#define MUX_GPIO14_SCITXDB 2
#define MUX_GPIO14_SPICLKB 3

#define MUX_GPIO15_GPIO15 0
#define MUX_GPIO15_TZ4 1
#define MUX_GPIO15_SCIRXDB 2
#define MUX_GPIO15_SPISTEB 3

#define MUX_GPIO16_GPIO16 0
#define MUX_GPIO16_SPISIMOA 1
#define MUX_GPIO16_TZ5 3

#define MUX_GPIO17_GPIO17 0
#define MUX_GPIO17_SPISOMIA 1
#define MUX_GPIO17_TZ6 3

#define MUX_GPIO18_GPIO18 0
#define MUX_GPIO18_SPICLKA 1
#define MUX_GPIO18_SCITXDB 2

#define MUX_GPIO19_GPIO19 0
#define MUX_GPIO19_SPITEA 1
#define MUX_GPIO19_SCIRXDB 2

#define MUX_GPIO20_GPIO20 0
#define MUX_GPIO20_EQEP1A 1
#define MUX_GPIO20_SPISIMOC 2
#define MUX_GPIO20_CANTXB 3

#define MUX_GPIO21_GPIO21 0
#define MUX_GPIO21_EQEP1B 1
#define MUX_GPIO21_SPISOMIC 2
#define MUX_GPIO21_CANRXB 3

#define MUX_GPIO22_GPIO22 0
#define MUX_GPIO22_EQEP1S 1
#define MUX_GPIO22_SPICLKC 2
#define MUX_GPIO22_SCITXDB 3

#define MUX_GPIO23_GPIO23 0
#define MUX_GPIO23_EQEP1I 1
#define MUX_GPIO23_SPISTEC 2
#define MUX_GPIO23_SCIRXDB 3

#define MUX_GPIO24_GPIO24 0
#define MUX_GPIO24_ECAP1 1
#define MUX_GPIO24_EQEP2A 2
#define MUX_GPIO24_SPISIMOB 3

#define MUX_GPIO25_GPIO25 0
#define MUX_GPIO25_ECAP2 1
#define MUX_GPIO25_EQEP2B 2
#define MUX_GPIO25_SPISOMIB 3

#define MUX_GPIO26_GPIO26 0
#define MUX_GPIO26_ECAP3 1
#define MUX_GPIO26_EQEP2I 2
#define MUX_GPIO26_SPICLKB 3

#define MUX_GPIO27_GPIO27 0
#define MUX_GPIO27_ECAP4 1
#define MUX_GPIO27_EQEP2S 2
#define MUX_GPIO27_SPISTEB 3

#define MUX_GPIO28_GPIO28 0
#define MUX_GPIO28_SCIRXDA 1
#define MUX_GPIO28_TZ5 3

#define MUX_GPIO29_GPIO29 0
#define MUX_GPIO29_SCITXDA 1
#define MUX_GPIO29_TZ6 3

#define MUX_GPIO30_GPIO30 0
#define MUX_GPIO30_CANRXA 1

#define MUX_GPIO31_GPIO31 0
#define MUX_GPIO31_CANTXA 1

#define MUX_GPIO34_GPIO34 0

// GPxQSELx
#define GPXQSELX_SYNC2SYSCLKOUT 0
#define GPXQSELX_USING_3_SAMPLES 1
#define GPXQSELX_USING_6_SAMPLES 2
#define GPXQSELX_ASYNC 3
