#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000266c3f73e60 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000266c3ff09b0_0 .net "PC", 31 0, v00000266c3facc10_0;  1 drivers
v00000266c3ff1db0_0 .var "clk", 0 0;
v00000266c3ff0410_0 .net "clkout", 0 0, L_00000266c403aa10;  1 drivers
v00000266c3ff00f0_0 .net "cycles_consumed", 31 0, v00000266c3fed210_0;  1 drivers
v00000266c3ff1a90_0 .var "rst", 0 0;
S_00000266c3f16490 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000266c3f73e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000266c3f92950 .param/l "RType" 0 4 2, C4<000000>;
P_00000266c3f92988 .param/l "add" 0 4 5, C4<100000>;
P_00000266c3f929c0 .param/l "addi" 0 4 8, C4<001000>;
P_00000266c3f929f8 .param/l "addu" 0 4 5, C4<100001>;
P_00000266c3f92a30 .param/l "and_" 0 4 5, C4<100100>;
P_00000266c3f92a68 .param/l "andi" 0 4 8, C4<001100>;
P_00000266c3f92aa0 .param/l "beq" 0 4 10, C4<000100>;
P_00000266c3f92ad8 .param/l "bne" 0 4 10, C4<000101>;
P_00000266c3f92b10 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_00000266c3f92b48 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000266c3f92b80 .param/l "j" 0 4 12, C4<000010>;
P_00000266c3f92bb8 .param/l "jal" 0 4 12, C4<000011>;
P_00000266c3f92bf0 .param/l "jr" 0 4 6, C4<001000>;
P_00000266c3f92c28 .param/l "lw" 0 4 8, C4<100011>;
P_00000266c3f92c60 .param/l "nor_" 0 4 5, C4<100111>;
P_00000266c3f92c98 .param/l "or_" 0 4 5, C4<100101>;
P_00000266c3f92cd0 .param/l "ori" 0 4 8, C4<001101>;
P_00000266c3f92d08 .param/l "sgt" 0 4 6, C4<101011>;
P_00000266c3f92d40 .param/l "sll" 0 4 6, C4<000000>;
P_00000266c3f92d78 .param/l "slt" 0 4 5, C4<101010>;
P_00000266c3f92db0 .param/l "slti" 0 4 8, C4<101010>;
P_00000266c3f92de8 .param/l "srl" 0 4 6, C4<000010>;
P_00000266c3f92e20 .param/l "sub" 0 4 5, C4<100010>;
P_00000266c3f92e58 .param/l "subu" 0 4 5, C4<100011>;
P_00000266c3f92e90 .param/l "sw" 0 4 8, C4<101011>;
P_00000266c3f92ec8 .param/l "xor_" 0 4 5, C4<100110>;
P_00000266c3f92f00 .param/l "xori" 0 4 8, C4<001110>;
L_00000266c3f571a0 .functor NOT 1, v00000266c3ff1a90_0, C4<0>, C4<0>, C4<0>;
L_00000266c403aa80 .functor NOT 1, v00000266c3ff1a90_0, C4<0>, C4<0>, C4<0>;
L_00000266c403a7e0 .functor NOT 1, v00000266c3ff1a90_0, C4<0>, C4<0>, C4<0>;
L_00000266c403a310 .functor NOT 1, v00000266c3ff1a90_0, C4<0>, C4<0>, C4<0>;
L_00000266c403aee0 .functor NOT 1, v00000266c3ff1a90_0, C4<0>, C4<0>, C4<0>;
L_00000266c403a070 .functor NOT 1, v00000266c3ff1a90_0, C4<0>, C4<0>, C4<0>;
L_00000266c403a930 .functor NOT 1, v00000266c3ff1a90_0, C4<0>, C4<0>, C4<0>;
L_00000266c403a150 .functor NOT 1, v00000266c3ff1a90_0, C4<0>, C4<0>, C4<0>;
L_00000266c403aa10 .functor OR 1, v00000266c3ff1db0_0, v00000266c3f77660_0, C4<0>, C4<0>;
L_00000266c403a700 .functor OR 1, L_00000266c3ff1090, L_00000266c3ff1450, C4<0>, C4<0>;
L_00000266c403a4d0 .functor AND 1, L_00000266c3ff1770, L_00000266c3ff1590, C4<1>, C4<1>;
L_00000266c403a2a0 .functor NOT 1, v00000266c3ff1a90_0, C4<0>, C4<0>, C4<0>;
L_00000266c403a3f0 .functor OR 1, L_00000266c404d0a0, L_00000266c404d500, C4<0>, C4<0>;
L_00000266c403a460 .functor OR 1, L_00000266c403a3f0, L_00000266c404ddc0, C4<0>, C4<0>;
L_00000266c403ad90 .functor OR 1, L_00000266c404d280, L_00000266c404d140, C4<0>, C4<0>;
L_00000266c403af50 .functor AND 1, L_00000266c404de60, L_00000266c403ad90, C4<1>, C4<1>;
L_00000266c403ae00 .functor OR 1, L_00000266c404e720, L_00000266c404e0e0, C4<0>, C4<0>;
L_00000266c403a5b0 .functor AND 1, L_00000266c404d780, L_00000266c403ae00, C4<1>, C4<1>;
L_00000266c403a690 .functor NOT 1, L_00000266c403aa10, C4<0>, C4<0>, C4<0>;
v00000266c3fada70_0 .net "ALUOp", 3 0, v00000266c3f77de0_0;  1 drivers
v00000266c3fadb10_0 .net "ALUResult", 31 0, v00000266c3fe9e70_0;  1 drivers
v00000266c3facdf0_0 .net "ALUSrc", 0 0, v00000266c3f76e40_0;  1 drivers
v00000266c3fac350_0 .net "ALUin2", 31 0, L_00000266c404e680;  1 drivers
v00000266c3fac710_0 .net "MemReadEn", 0 0, v00000266c3f78420_0;  1 drivers
v00000266c3fad390_0 .net "MemWriteEn", 0 0, v00000266c3f76f80_0;  1 drivers
v00000266c3fac030_0 .net "MemtoReg", 0 0, v00000266c3f777a0_0;  1 drivers
v00000266c3fac2b0_0 .net "PC", 31 0, v00000266c3facc10_0;  alias, 1 drivers
v00000266c3fad2f0_0 .net "PCPlus1", 31 0, L_00000266c3ff1310;  1 drivers
v00000266c3fadbb0_0 .net "PCsrc", 1 0, v00000266c3fe9150_0;  1 drivers
v00000266c3fad4d0_0 .net "RegDst", 0 0, v00000266c3f77020_0;  1 drivers
v00000266c3fac3f0_0 .net "RegWriteEn", 0 0, v00000266c3f773e0_0;  1 drivers
v00000266c3fad110_0 .net "WriteRegister", 4 0, L_00000266c404d640;  1 drivers
v00000266c3fac0d0_0 .net *"_ivl_0", 0 0, L_00000266c3f571a0;  1 drivers
L_00000266c3ff2060 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000266c3fad250_0 .net/2u *"_ivl_10", 4 0, L_00000266c3ff2060;  1 drivers
L_00000266c3ff2450 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000266c3fad070_0 .net *"_ivl_101", 15 0, L_00000266c3ff2450;  1 drivers
v00000266c3fad9d0_0 .net *"_ivl_102", 31 0, L_00000266c3ff1e50;  1 drivers
L_00000266c3ff2498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000266c3fad890_0 .net *"_ivl_105", 25 0, L_00000266c3ff2498;  1 drivers
L_00000266c3ff24e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000266c3fad430_0 .net/2u *"_ivl_106", 31 0, L_00000266c3ff24e0;  1 drivers
v00000266c3fadd90_0 .net *"_ivl_108", 0 0, L_00000266c3ff1770;  1 drivers
L_00000266c3ff2528 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000266c3fadc50_0 .net/2u *"_ivl_110", 5 0, L_00000266c3ff2528;  1 drivers
v00000266c3fac210_0 .net *"_ivl_112", 0 0, L_00000266c3ff1590;  1 drivers
v00000266c3fad1b0_0 .net *"_ivl_115", 0 0, L_00000266c403a4d0;  1 drivers
v00000266c3fad570_0 .net *"_ivl_116", 47 0, L_00000266c3ff1630;  1 drivers
L_00000266c3ff2570 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000266c3fadcf0_0 .net *"_ivl_119", 15 0, L_00000266c3ff2570;  1 drivers
L_00000266c3ff20a8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000266c3face90_0 .net/2u *"_ivl_12", 5 0, L_00000266c3ff20a8;  1 drivers
v00000266c3fade30_0 .net *"_ivl_120", 47 0, L_00000266c3ff0870;  1 drivers
L_00000266c3ff25b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000266c3fad610_0 .net *"_ivl_123", 15 0, L_00000266c3ff25b8;  1 drivers
v00000266c3fabf90_0 .net *"_ivl_125", 0 0, L_00000266c3ff0050;  1 drivers
v00000266c3fac5d0_0 .net *"_ivl_126", 31 0, L_00000266c3ff0a50;  1 drivers
v00000266c3faccb0_0 .net *"_ivl_128", 47 0, L_00000266c3ff0230;  1 drivers
v00000266c3fac490_0 .net *"_ivl_130", 47 0, L_00000266c3ff0af0;  1 drivers
v00000266c3facf30_0 .net *"_ivl_132", 47 0, L_00000266c3ff1130;  1 drivers
v00000266c3fac990_0 .net *"_ivl_134", 47 0, L_00000266c3ff11d0;  1 drivers
L_00000266c3ff2600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000266c3fad6b0_0 .net/2u *"_ivl_138", 1 0, L_00000266c3ff2600;  1 drivers
v00000266c3fad750_0 .net *"_ivl_14", 0 0, L_00000266c3ff0550;  1 drivers
v00000266c3fac530_0 .net *"_ivl_140", 0 0, L_00000266c3ff1810;  1 drivers
L_00000266c3ff2648 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000266c3fac850_0 .net/2u *"_ivl_142", 1 0, L_00000266c3ff2648;  1 drivers
v00000266c3fac670_0 .net *"_ivl_144", 0 0, L_00000266c3ff18b0;  1 drivers
L_00000266c3ff2690 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000266c3fac7b0_0 .net/2u *"_ivl_146", 1 0, L_00000266c3ff2690;  1 drivers
v00000266c3fac8f0_0 .net *"_ivl_148", 0 0, L_00000266c404daa0;  1 drivers
L_00000266c3ff26d8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000266c3faca30_0 .net/2u *"_ivl_150", 31 0, L_00000266c3ff26d8;  1 drivers
L_00000266c3ff2720 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000266c3facad0_0 .net/2u *"_ivl_152", 31 0, L_00000266c3ff2720;  1 drivers
v00000266c3facb70_0 .net *"_ivl_154", 31 0, L_00000266c404ea40;  1 drivers
v00000266c3facd50_0 .net *"_ivl_156", 31 0, L_00000266c404eae0;  1 drivers
L_00000266c3ff20f0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000266c3fec740_0 .net/2u *"_ivl_16", 4 0, L_00000266c3ff20f0;  1 drivers
v00000266c3fec9c0_0 .net *"_ivl_160", 0 0, L_00000266c403a2a0;  1 drivers
L_00000266c3ff27b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000266c3feb3e0_0 .net/2u *"_ivl_162", 31 0, L_00000266c3ff27b0;  1 drivers
L_00000266c3ff2888 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000266c3feb840_0 .net/2u *"_ivl_166", 5 0, L_00000266c3ff2888;  1 drivers
v00000266c3fecba0_0 .net *"_ivl_168", 0 0, L_00000266c404d0a0;  1 drivers
L_00000266c3ff28d0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000266c3feb480_0 .net/2u *"_ivl_170", 5 0, L_00000266c3ff28d0;  1 drivers
v00000266c3feca60_0 .net *"_ivl_172", 0 0, L_00000266c404d500;  1 drivers
v00000266c3fecb00_0 .net *"_ivl_175", 0 0, L_00000266c403a3f0;  1 drivers
L_00000266c3ff2918 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000266c3fec4c0_0 .net/2u *"_ivl_176", 5 0, L_00000266c3ff2918;  1 drivers
v00000266c3fecc40_0 .net *"_ivl_178", 0 0, L_00000266c404ddc0;  1 drivers
v00000266c3feb700_0 .net *"_ivl_181", 0 0, L_00000266c403a460;  1 drivers
L_00000266c3ff2960 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000266c3fecce0_0 .net/2u *"_ivl_182", 15 0, L_00000266c3ff2960;  1 drivers
v00000266c3feb0c0_0 .net *"_ivl_184", 31 0, L_00000266c404e220;  1 drivers
v00000266c3fecd80_0 .net *"_ivl_187", 0 0, L_00000266c404e9a0;  1 drivers
v00000266c3fec2e0_0 .net *"_ivl_188", 15 0, L_00000266c404ef40;  1 drivers
v00000266c3fec920_0 .net *"_ivl_19", 4 0, L_00000266c3ff0d70;  1 drivers
v00000266c3feb5c0_0 .net *"_ivl_190", 31 0, L_00000266c404e180;  1 drivers
v00000266c3fec420_0 .net *"_ivl_194", 31 0, L_00000266c404d6e0;  1 drivers
L_00000266c3ff29a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000266c3fec560_0 .net *"_ivl_197", 25 0, L_00000266c3ff29a8;  1 drivers
L_00000266c3ff29f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000266c3feb980_0 .net/2u *"_ivl_198", 31 0, L_00000266c3ff29f0;  1 drivers
L_00000266c3ff2018 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000266c3fece20_0 .net/2u *"_ivl_2", 5 0, L_00000266c3ff2018;  1 drivers
v00000266c3feb520_0 .net *"_ivl_20", 4 0, L_00000266c3ff04b0;  1 drivers
v00000266c3feb8e0_0 .net *"_ivl_200", 0 0, L_00000266c404de60;  1 drivers
L_00000266c3ff2a38 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000266c3fecec0_0 .net/2u *"_ivl_202", 5 0, L_00000266c3ff2a38;  1 drivers
v00000266c3feba20_0 .net *"_ivl_204", 0 0, L_00000266c404d280;  1 drivers
L_00000266c3ff2a80 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000266c3fec100_0 .net/2u *"_ivl_206", 5 0, L_00000266c3ff2a80;  1 drivers
v00000266c3feb020_0 .net *"_ivl_208", 0 0, L_00000266c404d140;  1 drivers
v00000266c3feb340_0 .net *"_ivl_211", 0 0, L_00000266c403ad90;  1 drivers
v00000266c3febca0_0 .net *"_ivl_213", 0 0, L_00000266c403af50;  1 drivers
L_00000266c3ff2ac8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000266c3fec1a0_0 .net/2u *"_ivl_214", 5 0, L_00000266c3ff2ac8;  1 drivers
v00000266c3febac0_0 .net *"_ivl_216", 0 0, L_00000266c404dfa0;  1 drivers
L_00000266c3ff2b10 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000266c3fec880_0 .net/2u *"_ivl_218", 31 0, L_00000266c3ff2b10;  1 drivers
v00000266c3feb200_0 .net *"_ivl_220", 31 0, L_00000266c404e2c0;  1 drivers
v00000266c3feb2a0_0 .net *"_ivl_224", 31 0, L_00000266c404e040;  1 drivers
L_00000266c3ff2b58 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000266c3fec380_0 .net *"_ivl_227", 25 0, L_00000266c3ff2b58;  1 drivers
L_00000266c3ff2ba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000266c3feb660_0 .net/2u *"_ivl_228", 31 0, L_00000266c3ff2ba0;  1 drivers
v00000266c3feb160_0 .net *"_ivl_230", 0 0, L_00000266c404d780;  1 drivers
L_00000266c3ff2be8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000266c3feb7a0_0 .net/2u *"_ivl_232", 5 0, L_00000266c3ff2be8;  1 drivers
v00000266c3febb60_0 .net *"_ivl_234", 0 0, L_00000266c404e720;  1 drivers
L_00000266c3ff2c30 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000266c3febde0_0 .net/2u *"_ivl_236", 5 0, L_00000266c3ff2c30;  1 drivers
v00000266c3febd40_0 .net *"_ivl_238", 0 0, L_00000266c404e0e0;  1 drivers
v00000266c3febc00_0 .net *"_ivl_24", 0 0, L_00000266c403a7e0;  1 drivers
v00000266c3febe80_0 .net *"_ivl_241", 0 0, L_00000266c403ae00;  1 drivers
v00000266c3febf20_0 .net *"_ivl_243", 0 0, L_00000266c403a5b0;  1 drivers
L_00000266c3ff2c78 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000266c3febfc0_0 .net/2u *"_ivl_244", 5 0, L_00000266c3ff2c78;  1 drivers
v00000266c3fec7e0_0 .net *"_ivl_246", 0 0, L_00000266c404eea0;  1 drivers
v00000266c3fec060_0 .net *"_ivl_248", 31 0, L_00000266c404e860;  1 drivers
L_00000266c3ff2138 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000266c3fec6a0_0 .net/2u *"_ivl_26", 4 0, L_00000266c3ff2138;  1 drivers
v00000266c3fec240_0 .net *"_ivl_29", 4 0, L_00000266c3ff0cd0;  1 drivers
v00000266c3fec600_0 .net *"_ivl_32", 0 0, L_00000266c403a310;  1 drivers
L_00000266c3ff2180 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000266c3feda30_0 .net/2u *"_ivl_34", 4 0, L_00000266c3ff2180;  1 drivers
v00000266c3fee610_0 .net *"_ivl_37", 4 0, L_00000266c3ff1ef0;  1 drivers
v00000266c3fee6b0_0 .net *"_ivl_40", 0 0, L_00000266c403aee0;  1 drivers
L_00000266c3ff21c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000266c3fed0d0_0 .net/2u *"_ivl_42", 15 0, L_00000266c3ff21c8;  1 drivers
v00000266c3feed90_0 .net *"_ivl_45", 15 0, L_00000266c3ff0eb0;  1 drivers
v00000266c3feeb10_0 .net *"_ivl_48", 0 0, L_00000266c403a070;  1 drivers
v00000266c3fede90_0 .net *"_ivl_5", 5 0, L_00000266c3ff1bd0;  1 drivers
L_00000266c3ff2210 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000266c3fed3f0_0 .net/2u *"_ivl_50", 36 0, L_00000266c3ff2210;  1 drivers
L_00000266c3ff2258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000266c3feee30_0 .net/2u *"_ivl_52", 31 0, L_00000266c3ff2258;  1 drivers
v00000266c3fedd50_0 .net *"_ivl_55", 4 0, L_00000266c3ff0e10;  1 drivers
v00000266c3fed350_0 .net *"_ivl_56", 36 0, L_00000266c3ff0730;  1 drivers
v00000266c3fee390_0 .net *"_ivl_58", 36 0, L_00000266c3ff1950;  1 drivers
v00000266c3fedc10_0 .net *"_ivl_62", 0 0, L_00000266c403a930;  1 drivers
L_00000266c3ff22a0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000266c3fed490_0 .net/2u *"_ivl_64", 5 0, L_00000266c3ff22a0;  1 drivers
v00000266c3fed530_0 .net *"_ivl_67", 5 0, L_00000266c3ff0f50;  1 drivers
v00000266c3fee930_0 .net *"_ivl_70", 0 0, L_00000266c403a150;  1 drivers
L_00000266c3ff22e8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000266c3fee570_0 .net/2u *"_ivl_72", 57 0, L_00000266c3ff22e8;  1 drivers
L_00000266c3ff2330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000266c3fed710_0 .net/2u *"_ivl_74", 31 0, L_00000266c3ff2330;  1 drivers
v00000266c3fed030_0 .net *"_ivl_77", 25 0, L_00000266c3ff02d0;  1 drivers
v00000266c3fee250_0 .net *"_ivl_78", 57 0, L_00000266c3ff0910;  1 drivers
v00000266c3feea70_0 .net *"_ivl_8", 0 0, L_00000266c403aa80;  1 drivers
v00000266c3fee4d0_0 .net *"_ivl_80", 57 0, L_00000266c3ff07d0;  1 drivers
L_00000266c3ff2378 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000266c3fed170_0 .net/2u *"_ivl_84", 31 0, L_00000266c3ff2378;  1 drivers
L_00000266c3ff23c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000266c3feec50_0 .net/2u *"_ivl_88", 5 0, L_00000266c3ff23c0;  1 drivers
v00000266c3fedcb0_0 .net *"_ivl_90", 0 0, L_00000266c3ff1090;  1 drivers
L_00000266c3ff2408 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000266c3feebb0_0 .net/2u *"_ivl_92", 5 0, L_00000266c3ff2408;  1 drivers
v00000266c3fee7f0_0 .net *"_ivl_94", 0 0, L_00000266c3ff1450;  1 drivers
v00000266c3fed5d0_0 .net *"_ivl_97", 0 0, L_00000266c403a700;  1 drivers
v00000266c3fee110_0 .net *"_ivl_98", 47 0, L_00000266c3ff1d10;  1 drivers
v00000266c3feecf0_0 .net "adderResult", 31 0, L_00000266c3ff1270;  1 drivers
v00000266c3fee750_0 .net "address", 31 0, L_00000266c3ff14f0;  1 drivers
v00000266c3feeed0_0 .net "clk", 0 0, L_00000266c403aa10;  alias, 1 drivers
v00000266c3fed210_0 .var "cycles_consumed", 31 0;
o00000266c3fb1048 .functor BUFZ 1, C4<z>; HiZ drive
v00000266c3fee430_0 .net "excep_flag", 0 0, o00000266c3fb1048;  0 drivers
v00000266c3fee890_0 .net "extImm", 31 0, L_00000266c404db40;  1 drivers
v00000266c3fee9d0_0 .net "funct", 5 0, L_00000266c3ff1c70;  1 drivers
v00000266c3fed2b0_0 .net "hlt", 0 0, v00000266c3f77660_0;  1 drivers
v00000266c3fed670_0 .net "imm", 15 0, L_00000266c3ff0690;  1 drivers
v00000266c3fed7b0_0 .net "immediate", 31 0, L_00000266c404ecc0;  1 drivers
v00000266c3fed850_0 .net "input_clk", 0 0, v00000266c3ff1db0_0;  1 drivers
v00000266c3fee2f0_0 .net "instruction", 31 0, L_00000266c404e7c0;  1 drivers
v00000266c3fed8f0_0 .net "memoryReadData", 31 0, v00000266c3fe9330_0;  1 drivers
v00000266c3fed990_0 .net "nextPC", 31 0, L_00000266c404dc80;  1 drivers
v00000266c3fedad0_0 .net "opcode", 5 0, L_00000266c3ff0c30;  1 drivers
v00000266c3feddf0_0 .net "rd", 4 0, L_00000266c3ff0190;  1 drivers
v00000266c3fedb70_0 .net "readData1", 31 0, L_00000266c403a540;  1 drivers
v00000266c3fedf30_0 .net "readData1_w", 31 0, L_00000266c404d320;  1 drivers
v00000266c3fedfd0_0 .net "readData2", 31 0, L_00000266c403a0e0;  1 drivers
v00000266c3fee070_0 .net "rs", 4 0, L_00000266c3ff05f0;  1 drivers
v00000266c3fee1b0_0 .net "rst", 0 0, v00000266c3ff1a90_0;  1 drivers
v00000266c3ff0370_0 .net "rt", 4 0, L_00000266c3ff16d0;  1 drivers
v00000266c3ff1b30_0 .net "shamt", 31 0, L_00000266c3ff19f0;  1 drivers
v00000266c3ff0ff0_0 .net "wire_instruction", 31 0, L_00000266c403a620;  1 drivers
v00000266c3ff0b90_0 .net "writeData", 31 0, L_00000266c404e900;  1 drivers
v00000266c3ff13b0_0 .net "zero", 0 0, L_00000266c404e360;  1 drivers
L_00000266c3ff1bd0 .part L_00000266c404e7c0, 26, 6;
L_00000266c3ff0c30 .functor MUXZ 6, L_00000266c3ff1bd0, L_00000266c3ff2018, L_00000266c3f571a0, C4<>;
L_00000266c3ff0550 .cmp/eq 6, L_00000266c3ff0c30, L_00000266c3ff20a8;
L_00000266c3ff0d70 .part L_00000266c404e7c0, 11, 5;
L_00000266c3ff04b0 .functor MUXZ 5, L_00000266c3ff0d70, L_00000266c3ff20f0, L_00000266c3ff0550, C4<>;
L_00000266c3ff0190 .functor MUXZ 5, L_00000266c3ff04b0, L_00000266c3ff2060, L_00000266c403aa80, C4<>;
L_00000266c3ff0cd0 .part L_00000266c404e7c0, 21, 5;
L_00000266c3ff05f0 .functor MUXZ 5, L_00000266c3ff0cd0, L_00000266c3ff2138, L_00000266c403a7e0, C4<>;
L_00000266c3ff1ef0 .part L_00000266c404e7c0, 16, 5;
L_00000266c3ff16d0 .functor MUXZ 5, L_00000266c3ff1ef0, L_00000266c3ff2180, L_00000266c403a310, C4<>;
L_00000266c3ff0eb0 .part L_00000266c404e7c0, 0, 16;
L_00000266c3ff0690 .functor MUXZ 16, L_00000266c3ff0eb0, L_00000266c3ff21c8, L_00000266c403aee0, C4<>;
L_00000266c3ff0e10 .part L_00000266c404e7c0, 6, 5;
L_00000266c3ff0730 .concat [ 5 32 0 0], L_00000266c3ff0e10, L_00000266c3ff2258;
L_00000266c3ff1950 .functor MUXZ 37, L_00000266c3ff0730, L_00000266c3ff2210, L_00000266c403a070, C4<>;
L_00000266c3ff19f0 .part L_00000266c3ff1950, 0, 32;
L_00000266c3ff0f50 .part L_00000266c404e7c0, 0, 6;
L_00000266c3ff1c70 .functor MUXZ 6, L_00000266c3ff0f50, L_00000266c3ff22a0, L_00000266c403a930, C4<>;
L_00000266c3ff02d0 .part L_00000266c404e7c0, 0, 26;
L_00000266c3ff0910 .concat [ 26 32 0 0], L_00000266c3ff02d0, L_00000266c3ff2330;
L_00000266c3ff07d0 .functor MUXZ 58, L_00000266c3ff0910, L_00000266c3ff22e8, L_00000266c403a150, C4<>;
L_00000266c3ff14f0 .part L_00000266c3ff07d0, 0, 32;
L_00000266c3ff1310 .arith/sum 32, v00000266c3facc10_0, L_00000266c3ff2378;
L_00000266c3ff1090 .cmp/eq 6, L_00000266c3ff0c30, L_00000266c3ff23c0;
L_00000266c3ff1450 .cmp/eq 6, L_00000266c3ff0c30, L_00000266c3ff2408;
L_00000266c3ff1d10 .concat [ 32 16 0 0], L_00000266c3ff14f0, L_00000266c3ff2450;
L_00000266c3ff1e50 .concat [ 6 26 0 0], L_00000266c3ff0c30, L_00000266c3ff2498;
L_00000266c3ff1770 .cmp/eq 32, L_00000266c3ff1e50, L_00000266c3ff24e0;
L_00000266c3ff1590 .cmp/eq 6, L_00000266c3ff1c70, L_00000266c3ff2528;
L_00000266c3ff1630 .concat [ 32 16 0 0], L_00000266c403a540, L_00000266c3ff2570;
L_00000266c3ff0870 .concat [ 32 16 0 0], v00000266c3facc10_0, L_00000266c3ff25b8;
L_00000266c3ff0050 .part L_00000266c3ff0690, 15, 1;
LS_00000266c3ff0a50_0_0 .concat [ 1 1 1 1], L_00000266c3ff0050, L_00000266c3ff0050, L_00000266c3ff0050, L_00000266c3ff0050;
LS_00000266c3ff0a50_0_4 .concat [ 1 1 1 1], L_00000266c3ff0050, L_00000266c3ff0050, L_00000266c3ff0050, L_00000266c3ff0050;
LS_00000266c3ff0a50_0_8 .concat [ 1 1 1 1], L_00000266c3ff0050, L_00000266c3ff0050, L_00000266c3ff0050, L_00000266c3ff0050;
LS_00000266c3ff0a50_0_12 .concat [ 1 1 1 1], L_00000266c3ff0050, L_00000266c3ff0050, L_00000266c3ff0050, L_00000266c3ff0050;
LS_00000266c3ff0a50_0_16 .concat [ 1 1 1 1], L_00000266c3ff0050, L_00000266c3ff0050, L_00000266c3ff0050, L_00000266c3ff0050;
LS_00000266c3ff0a50_0_20 .concat [ 1 1 1 1], L_00000266c3ff0050, L_00000266c3ff0050, L_00000266c3ff0050, L_00000266c3ff0050;
LS_00000266c3ff0a50_0_24 .concat [ 1 1 1 1], L_00000266c3ff0050, L_00000266c3ff0050, L_00000266c3ff0050, L_00000266c3ff0050;
LS_00000266c3ff0a50_0_28 .concat [ 1 1 1 1], L_00000266c3ff0050, L_00000266c3ff0050, L_00000266c3ff0050, L_00000266c3ff0050;
LS_00000266c3ff0a50_1_0 .concat [ 4 4 4 4], LS_00000266c3ff0a50_0_0, LS_00000266c3ff0a50_0_4, LS_00000266c3ff0a50_0_8, LS_00000266c3ff0a50_0_12;
LS_00000266c3ff0a50_1_4 .concat [ 4 4 4 4], LS_00000266c3ff0a50_0_16, LS_00000266c3ff0a50_0_20, LS_00000266c3ff0a50_0_24, LS_00000266c3ff0a50_0_28;
L_00000266c3ff0a50 .concat [ 16 16 0 0], LS_00000266c3ff0a50_1_0, LS_00000266c3ff0a50_1_4;
L_00000266c3ff0230 .concat [ 16 32 0 0], L_00000266c3ff0690, L_00000266c3ff0a50;
L_00000266c3ff0af0 .arith/sum 48, L_00000266c3ff0870, L_00000266c3ff0230;
L_00000266c3ff1130 .functor MUXZ 48, L_00000266c3ff0af0, L_00000266c3ff1630, L_00000266c403a4d0, C4<>;
L_00000266c3ff11d0 .functor MUXZ 48, L_00000266c3ff1130, L_00000266c3ff1d10, L_00000266c403a700, C4<>;
L_00000266c3ff1270 .part L_00000266c3ff11d0, 0, 32;
L_00000266c3ff1810 .cmp/eq 2, v00000266c3fe9150_0, L_00000266c3ff2600;
L_00000266c3ff18b0 .cmp/eq 2, v00000266c3fe9150_0, L_00000266c3ff2648;
L_00000266c404daa0 .cmp/eq 2, v00000266c3fe9150_0, L_00000266c3ff2690;
L_00000266c404ea40 .functor MUXZ 32, L_00000266c3ff2720, L_00000266c3ff26d8, L_00000266c404daa0, C4<>;
L_00000266c404eae0 .functor MUXZ 32, L_00000266c404ea40, L_00000266c3ff1270, L_00000266c3ff18b0, C4<>;
L_00000266c404dc80 .functor MUXZ 32, L_00000266c404eae0, L_00000266c3ff1310, L_00000266c3ff1810, C4<>;
L_00000266c404e7c0 .functor MUXZ 32, L_00000266c403a620, L_00000266c3ff27b0, L_00000266c403a2a0, C4<>;
L_00000266c404d0a0 .cmp/eq 6, L_00000266c3ff0c30, L_00000266c3ff2888;
L_00000266c404d500 .cmp/eq 6, L_00000266c3ff0c30, L_00000266c3ff28d0;
L_00000266c404ddc0 .cmp/eq 6, L_00000266c3ff0c30, L_00000266c3ff2918;
L_00000266c404e220 .concat [ 16 16 0 0], L_00000266c3ff0690, L_00000266c3ff2960;
L_00000266c404e9a0 .part L_00000266c3ff0690, 15, 1;
LS_00000266c404ef40_0_0 .concat [ 1 1 1 1], L_00000266c404e9a0, L_00000266c404e9a0, L_00000266c404e9a0, L_00000266c404e9a0;
LS_00000266c404ef40_0_4 .concat [ 1 1 1 1], L_00000266c404e9a0, L_00000266c404e9a0, L_00000266c404e9a0, L_00000266c404e9a0;
LS_00000266c404ef40_0_8 .concat [ 1 1 1 1], L_00000266c404e9a0, L_00000266c404e9a0, L_00000266c404e9a0, L_00000266c404e9a0;
LS_00000266c404ef40_0_12 .concat [ 1 1 1 1], L_00000266c404e9a0, L_00000266c404e9a0, L_00000266c404e9a0, L_00000266c404e9a0;
L_00000266c404ef40 .concat [ 4 4 4 4], LS_00000266c404ef40_0_0, LS_00000266c404ef40_0_4, LS_00000266c404ef40_0_8, LS_00000266c404ef40_0_12;
L_00000266c404e180 .concat [ 16 16 0 0], L_00000266c3ff0690, L_00000266c404ef40;
L_00000266c404db40 .functor MUXZ 32, L_00000266c404e180, L_00000266c404e220, L_00000266c403a460, C4<>;
L_00000266c404d6e0 .concat [ 6 26 0 0], L_00000266c3ff0c30, L_00000266c3ff29a8;
L_00000266c404de60 .cmp/eq 32, L_00000266c404d6e0, L_00000266c3ff29f0;
L_00000266c404d280 .cmp/eq 6, L_00000266c3ff1c70, L_00000266c3ff2a38;
L_00000266c404d140 .cmp/eq 6, L_00000266c3ff1c70, L_00000266c3ff2a80;
L_00000266c404dfa0 .cmp/eq 6, L_00000266c3ff0c30, L_00000266c3ff2ac8;
L_00000266c404e2c0 .functor MUXZ 32, L_00000266c404db40, L_00000266c3ff2b10, L_00000266c404dfa0, C4<>;
L_00000266c404ecc0 .functor MUXZ 32, L_00000266c404e2c0, L_00000266c3ff19f0, L_00000266c403af50, C4<>;
L_00000266c404e040 .concat [ 6 26 0 0], L_00000266c3ff0c30, L_00000266c3ff2b58;
L_00000266c404d780 .cmp/eq 32, L_00000266c404e040, L_00000266c3ff2ba0;
L_00000266c404e720 .cmp/eq 6, L_00000266c3ff1c70, L_00000266c3ff2be8;
L_00000266c404e0e0 .cmp/eq 6, L_00000266c3ff1c70, L_00000266c3ff2c30;
L_00000266c404eea0 .cmp/eq 6, L_00000266c3ff0c30, L_00000266c3ff2c78;
L_00000266c404e860 .functor MUXZ 32, L_00000266c403a540, v00000266c3facc10_0, L_00000266c404eea0, C4<>;
L_00000266c404d320 .functor MUXZ 32, L_00000266c404e860, L_00000266c403a0e0, L_00000266c403a5b0, C4<>;
S_00000266c3f16620 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_00000266c3f16490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000266c3f87d20 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000266c403a9a0 .functor NOT 1, v00000266c3f76e40_0, C4<0>, C4<0>, C4<0>;
v00000266c3f77ac0_0 .net *"_ivl_0", 0 0, L_00000266c403a9a0;  1 drivers
v00000266c3f782e0_0 .net "in1", 31 0, L_00000266c403a0e0;  alias, 1 drivers
v00000266c3f76da0_0 .net "in2", 31 0, L_00000266c404ecc0;  alias, 1 drivers
v00000266c3f77ca0_0 .net "out", 31 0, L_00000266c404e680;  alias, 1 drivers
v00000266c3f78060_0 .net "s", 0 0, v00000266c3f76e40_0;  alias, 1 drivers
L_00000266c404e680 .functor MUXZ 32, L_00000266c404ecc0, L_00000266c403a0e0, L_00000266c403a9a0, C4<>;
S_00000266c3fa9c10 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_00000266c3f16490;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000266c3fe80a0 .param/l "RType" 0 4 2, C4<000000>;
P_00000266c3fe80d8 .param/l "add" 0 4 5, C4<100000>;
P_00000266c3fe8110 .param/l "addi" 0 4 8, C4<001000>;
P_00000266c3fe8148 .param/l "addu" 0 4 5, C4<100001>;
P_00000266c3fe8180 .param/l "and_" 0 4 5, C4<100100>;
P_00000266c3fe81b8 .param/l "andi" 0 4 8, C4<001100>;
P_00000266c3fe81f0 .param/l "beq" 0 4 10, C4<000100>;
P_00000266c3fe8228 .param/l "bne" 0 4 10, C4<000101>;
P_00000266c3fe8260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000266c3fe8298 .param/l "j" 0 4 12, C4<000010>;
P_00000266c3fe82d0 .param/l "jal" 0 4 12, C4<000011>;
P_00000266c3fe8308 .param/l "jr" 0 4 6, C4<001000>;
P_00000266c3fe8340 .param/l "lw" 0 4 8, C4<100011>;
P_00000266c3fe8378 .param/l "nor_" 0 4 5, C4<100111>;
P_00000266c3fe83b0 .param/l "or_" 0 4 5, C4<100101>;
P_00000266c3fe83e8 .param/l "ori" 0 4 8, C4<001101>;
P_00000266c3fe8420 .param/l "sgt" 0 4 6, C4<101011>;
P_00000266c3fe8458 .param/l "sll" 0 4 6, C4<000000>;
P_00000266c3fe8490 .param/l "slt" 0 4 5, C4<101010>;
P_00000266c3fe84c8 .param/l "slti" 0 4 8, C4<101010>;
P_00000266c3fe8500 .param/l "srl" 0 4 6, C4<000010>;
P_00000266c3fe8538 .param/l "sub" 0 4 5, C4<100010>;
P_00000266c3fe8570 .param/l "subu" 0 4 5, C4<100011>;
P_00000266c3fe85a8 .param/l "sw" 0 4 8, C4<101011>;
P_00000266c3fe85e0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000266c3fe8618 .param/l "xori" 0 4 8, C4<001110>;
v00000266c3f77de0_0 .var "ALUOp", 3 0;
v00000266c3f76e40_0 .var "ALUSrc", 0 0;
v00000266c3f78420_0 .var "MemReadEn", 0 0;
v00000266c3f76f80_0 .var "MemWriteEn", 0 0;
v00000266c3f777a0_0 .var "MemtoReg", 0 0;
v00000266c3f77020_0 .var "RegDst", 0 0;
v00000266c3f773e0_0 .var "RegWriteEn", 0 0;
v00000266c3f77340_0 .net "funct", 5 0, L_00000266c3ff1c70;  alias, 1 drivers
v00000266c3f77660_0 .var "hlt", 0 0;
v00000266c3f77f20_0 .net "opcode", 5 0, L_00000266c3ff0c30;  alias, 1 drivers
v00000266c3f78380_0 .net "rst", 0 0, v00000266c3ff1a90_0;  alias, 1 drivers
E_00000266c3f878e0 .event anyedge, v00000266c3f78380_0, v00000266c3f77f20_0, v00000266c3f77340_0;
S_00000266c3fa9da0 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_00000266c3f16490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000266c3f87aa0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000266c403a620 .functor BUFZ 32, L_00000266c404eb80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000266c3f77840_0 .net "Data_Out", 31 0, L_00000266c403a620;  alias, 1 drivers
v00000266c3f778e0 .array "InstMem", 0 1023, 31 0;
v00000266c3f77980_0 .net *"_ivl_0", 31 0, L_00000266c404eb80;  1 drivers
v00000266c3f784c0_0 .net *"_ivl_3", 9 0, L_00000266c404ee00;  1 drivers
v00000266c3f78560_0 .net *"_ivl_4", 11 0, L_00000266c404dbe0;  1 drivers
L_00000266c3ff2768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000266c3f556a0_0 .net *"_ivl_7", 1 0, L_00000266c3ff2768;  1 drivers
v00000266c3f568c0_0 .net "addr", 31 0, v00000266c3facc10_0;  alias, 1 drivers
v00000266c3fe9650_0 .var/i "i", 31 0;
L_00000266c404eb80 .array/port v00000266c3f778e0, L_00000266c404dbe0;
L_00000266c404ee00 .part v00000266c3facc10_0, 0, 10;
L_00000266c404dbe0 .concat [ 10 2 0 0], L_00000266c404ee00, L_00000266c3ff2768;
S_00000266c3ec29c0 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_00000266c3f16490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000266c403a540 .functor BUFZ 32, L_00000266c404d5a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000266c403a0e0 .functor BUFZ 32, L_00000266c404df00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000266c3fe87f0_0 .net *"_ivl_0", 31 0, L_00000266c404d5a0;  1 drivers
v00000266c3fea4b0_0 .net *"_ivl_10", 6 0, L_00000266c404dd20;  1 drivers
L_00000266c3ff2840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000266c3fe8bb0_0 .net *"_ivl_13", 1 0, L_00000266c3ff2840;  1 drivers
v00000266c3fe8a70_0 .net *"_ivl_2", 6 0, L_00000266c404e540;  1 drivers
L_00000266c3ff27f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000266c3fe8ed0_0 .net *"_ivl_5", 1 0, L_00000266c3ff27f8;  1 drivers
v00000266c3fe8890_0 .net *"_ivl_8", 31 0, L_00000266c404df00;  1 drivers
v00000266c3fe9790_0 .net "clk", 0 0, L_00000266c403aa10;  alias, 1 drivers
v00000266c3fe9a10_0 .var/i "i", 31 0;
v00000266c3fe8930_0 .net "readData1", 31 0, L_00000266c403a540;  alias, 1 drivers
v00000266c3fe96f0_0 .net "readData2", 31 0, L_00000266c403a0e0;  alias, 1 drivers
v00000266c3fe8f70_0 .net "readRegister1", 4 0, L_00000266c3ff05f0;  alias, 1 drivers
v00000266c3fe9010_0 .net "readRegister2", 4 0, L_00000266c3ff16d0;  alias, 1 drivers
v00000266c3fe9830 .array "registers", 31 0, 31 0;
v00000266c3fe8750_0 .net "rst", 0 0, v00000266c3ff1a90_0;  alias, 1 drivers
v00000266c3fe8c50_0 .net "we", 0 0, v00000266c3f773e0_0;  alias, 1 drivers
v00000266c3fe9ab0_0 .net "writeData", 31 0, L_00000266c404e900;  alias, 1 drivers
v00000266c3fe9510_0 .net "writeRegister", 4 0, L_00000266c404d640;  alias, 1 drivers
E_00000266c3f87f60/0 .event negedge, v00000266c3f78380_0;
E_00000266c3f87f60/1 .event posedge, v00000266c3fe9790_0;
E_00000266c3f87f60 .event/or E_00000266c3f87f60/0, E_00000266c3f87f60/1;
L_00000266c404d5a0 .array/port v00000266c3fe9830, L_00000266c404e540;
L_00000266c404e540 .concat [ 5 2 0 0], L_00000266c3ff05f0, L_00000266c3ff27f8;
L_00000266c404df00 .array/port v00000266c3fe9830, L_00000266c404dd20;
L_00000266c404dd20 .concat [ 5 2 0 0], L_00000266c3ff16d0, L_00000266c3ff2840;
S_00000266c3ec2b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000266c3ec29c0;
 .timescale 0 0;
v00000266c3fea410_0 .var/i "i", 31 0;
S_00000266c3f14b40 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_00000266c3f16490;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000266c3f87860 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000266c403a380 .functor NOT 1, v00000266c3f77020_0, C4<0>, C4<0>, C4<0>;
v00000266c3fe8b10_0 .net *"_ivl_0", 0 0, L_00000266c403a380;  1 drivers
v00000266c3fea370_0 .net "in1", 4 0, L_00000266c3ff16d0;  alias, 1 drivers
v00000266c3fe9b50_0 .net "in2", 4 0, L_00000266c3ff0190;  alias, 1 drivers
v00000266c3fe9bf0_0 .net "out", 4 0, L_00000266c404d640;  alias, 1 drivers
v00000266c3fe89d0_0 .net "s", 0 0, v00000266c3f77020_0;  alias, 1 drivers
L_00000266c404d640 .functor MUXZ 5, L_00000266c3ff0190, L_00000266c3ff16d0, L_00000266c403a380, C4<>;
S_00000266c3f14cd0 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_00000266c3f16490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000266c3f87ae0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000266c403ae70 .functor NOT 1, v00000266c3f777a0_0, C4<0>, C4<0>, C4<0>;
v00000266c3fe98d0_0 .net *"_ivl_0", 0 0, L_00000266c403ae70;  1 drivers
v00000266c3fe95b0_0 .net "in1", 31 0, v00000266c3fe9e70_0;  alias, 1 drivers
v00000266c3fe9290_0 .net "in2", 31 0, v00000266c3fe9330_0;  alias, 1 drivers
v00000266c3fe9c90_0 .net "out", 31 0, L_00000266c404e900;  alias, 1 drivers
v00000266c3fe9970_0 .net "s", 0 0, v00000266c3f777a0_0;  alias, 1 drivers
L_00000266c404e900 .functor MUXZ 32, v00000266c3fe9330_0, v00000266c3fe9e70_0, L_00000266c403ae70, C4<>;
S_00000266c3efddc0 .scope module, "alu" "ALU" 3 88, 9 1 0, S_00000266c3f16490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000266c3efdf50 .param/l "ADD" 0 9 12, C4<0000>;
P_00000266c3efdf88 .param/l "AND" 0 9 12, C4<0010>;
P_00000266c3efdfc0 .param/l "NOR" 0 9 12, C4<0101>;
P_00000266c3efdff8 .param/l "OR" 0 9 12, C4<0011>;
P_00000266c3efe030 .param/l "SGT" 0 9 12, C4<0111>;
P_00000266c3efe068 .param/l "SLL" 0 9 12, C4<1000>;
P_00000266c3efe0a0 .param/l "SLT" 0 9 12, C4<0110>;
P_00000266c3efe0d8 .param/l "SRL" 0 9 12, C4<1001>;
P_00000266c3efe110 .param/l "SUB" 0 9 12, C4<0001>;
P_00000266c3efe148 .param/l "XOR" 0 9 12, C4<0100>;
P_00000266c3efe180 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000266c3efe1b8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000266c3ff2cc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000266c3fe8cf0_0 .net/2u *"_ivl_0", 31 0, L_00000266c3ff2cc0;  1 drivers
v00000266c3fe90b0_0 .net "opSel", 3 0, v00000266c3f77de0_0;  alias, 1 drivers
v00000266c3fe9d30_0 .net "operand1", 31 0, L_00000266c404d320;  alias, 1 drivers
v00000266c3fe9dd0_0 .net "operand2", 31 0, L_00000266c404e680;  alias, 1 drivers
v00000266c3fe9e70_0 .var "result", 31 0;
v00000266c3fe9f10_0 .net "zero", 0 0, L_00000266c404e360;  alias, 1 drivers
E_00000266c3f88160 .event anyedge, v00000266c3f77de0_0, v00000266c3fe9d30_0, v00000266c3f77ca0_0;
L_00000266c404e360 .cmp/eq 32, v00000266c3fe9e70_0, L_00000266c3ff2cc0;
S_00000266c3f45980 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_00000266c3f16490;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_00000266c3fea670 .param/l "RType" 0 4 2, C4<000000>;
P_00000266c3fea6a8 .param/l "add" 0 4 5, C4<100000>;
P_00000266c3fea6e0 .param/l "addi" 0 4 8, C4<001000>;
P_00000266c3fea718 .param/l "addu" 0 4 5, C4<100001>;
P_00000266c3fea750 .param/l "and_" 0 4 5, C4<100100>;
P_00000266c3fea788 .param/l "andi" 0 4 8, C4<001100>;
P_00000266c3fea7c0 .param/l "beq" 0 4 10, C4<000100>;
P_00000266c3fea7f8 .param/l "bne" 0 4 10, C4<000101>;
P_00000266c3fea830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000266c3fea868 .param/l "j" 0 4 12, C4<000010>;
P_00000266c3fea8a0 .param/l "jal" 0 4 12, C4<000011>;
P_00000266c3fea8d8 .param/l "jr" 0 4 6, C4<001000>;
P_00000266c3fea910 .param/l "lw" 0 4 8, C4<100011>;
P_00000266c3fea948 .param/l "nor_" 0 4 5, C4<100111>;
P_00000266c3fea980 .param/l "or_" 0 4 5, C4<100101>;
P_00000266c3fea9b8 .param/l "ori" 0 4 8, C4<001101>;
P_00000266c3fea9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000266c3feaa28 .param/l "sll" 0 4 6, C4<000000>;
P_00000266c3feaa60 .param/l "slt" 0 4 5, C4<101010>;
P_00000266c3feaa98 .param/l "slti" 0 4 8, C4<101010>;
P_00000266c3feaad0 .param/l "srl" 0 4 6, C4<000010>;
P_00000266c3feab08 .param/l "sub" 0 4 5, C4<100010>;
P_00000266c3feab40 .param/l "subu" 0 4 5, C4<100011>;
P_00000266c3feab78 .param/l "sw" 0 4 8, C4<101011>;
P_00000266c3feabb0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000266c3feabe8 .param/l "xori" 0 4 8, C4<001110>;
v00000266c3fe9150_0 .var "PCsrc", 1 0;
v00000266c3fea550_0 .net "excep_flag", 0 0, o00000266c3fb1048;  alias, 0 drivers
v00000266c3fe8d90_0 .net "funct", 5 0, L_00000266c3ff1c70;  alias, 1 drivers
v00000266c3fea050_0 .net "opcode", 5 0, L_00000266c3ff0c30;  alias, 1 drivers
v00000266c3fe8e30_0 .net "operand1", 31 0, L_00000266c403a540;  alias, 1 drivers
v00000266c3fea0f0_0 .net "operand2", 31 0, L_00000266c404e680;  alias, 1 drivers
v00000266c3fea190_0 .net "rst", 0 0, v00000266c3ff1a90_0;  alias, 1 drivers
E_00000266c3f88260/0 .event anyedge, v00000266c3f78380_0, v00000266c3fea550_0, v00000266c3f77f20_0, v00000266c3fe8930_0;
E_00000266c3f88260/1 .event anyedge, v00000266c3f77ca0_0, v00000266c3f77340_0;
E_00000266c3f88260 .event/or E_00000266c3f88260/0, E_00000266c3f88260/1;
S_00000266c3f45b10 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_00000266c3f16490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000266c3fea230 .array "DataMem", 0 1023, 31 0;
v00000266c3fea2d0_0 .net "address", 31 0, v00000266c3fe9e70_0;  alias, 1 drivers
v00000266c3fe93d0_0 .net "clock", 0 0, L_00000266c403a690;  1 drivers
v00000266c3fe86b0_0 .net "data", 31 0, L_00000266c403a0e0;  alias, 1 drivers
v00000266c3fe91f0_0 .var/i "i", 31 0;
v00000266c3fe9330_0 .var "q", 31 0;
v00000266c3fe9470_0 .net "rden", 0 0, v00000266c3f78420_0;  alias, 1 drivers
v00000266c3fad930_0 .net "wren", 0 0, v00000266c3f76f80_0;  alias, 1 drivers
E_00000266c3f881a0 .event posedge, v00000266c3fe93d0_0;
S_00000266c3feac30 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_00000266c3f16490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000266c3f88720 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000266c3fac170_0 .net "PCin", 31 0, L_00000266c404dc80;  alias, 1 drivers
v00000266c3facc10_0 .var "PCout", 31 0;
v00000266c3facfd0_0 .net "clk", 0 0, L_00000266c403aa10;  alias, 1 drivers
v00000266c3fad7f0_0 .net "rst", 0 0, v00000266c3ff1a90_0;  alias, 1 drivers
    .scope S_00000266c3f45980;
T_0 ;
    %wait E_00000266c3f88260;
    %load/vec4 v00000266c3fea190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000266c3fe9150_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000266c3fea550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000266c3fe9150_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000266c3fea050_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v00000266c3fe8e30_0;
    %load/vec4 v00000266c3fea0f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v00000266c3fea050_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v00000266c3fe8e30_0;
    %load/vec4 v00000266c3fea0f0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v00000266c3fea050_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v00000266c3fea050_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v00000266c3fea050_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v00000266c3fe8d90_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000266c3fe9150_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000266c3fe9150_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000266c3feac30;
T_1 ;
    %wait E_00000266c3f87f60;
    %load/vec4 v00000266c3fad7f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000266c3facc10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000266c3fac170_0;
    %assign/vec4 v00000266c3facc10_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000266c3fa9da0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000266c3fe9650_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000266c3fe9650_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000266c3fe9650_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3f778e0, 0, 4;
    %load/vec4 v00000266c3fe9650_0;
    %addi 1, 0, 32;
    %store/vec4 v00000266c3fe9650_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3f778e0, 0, 4;
    %pushi/vec4 536936450, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3f778e0, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3f778e0, 0, 4;
    %pushi/vec4 3471394, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3f778e0, 0, 4;
    %pushi/vec4 65075242, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3f778e0, 0, 4;
    %pushi/vec4 333447185, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3f778e0, 0, 4;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3f778e0, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3f778e0, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3f778e0, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3f778e0, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3f778e0, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3f778e0, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3f778e0, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3f778e0, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3f778e0, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3f778e0, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3f778e0, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3f778e0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3f778e0, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3f778e0, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3f778e0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3f778e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3f778e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3f778e0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3f778e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3f778e0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000266c3fa9c10;
T_3 ;
    %wait E_00000266c3f878e0;
    %load/vec4 v00000266c3f78380_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000266c3f77660_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000266c3f77de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000266c3f76e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000266c3f773e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000266c3f76f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000266c3f777a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000266c3f78420_0, 0;
    %assign/vec4 v00000266c3f77020_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000266c3f77660_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000266c3f77de0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000266c3f76e40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000266c3f773e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000266c3f76f80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000266c3f777a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000266c3f78420_0, 0, 1;
    %store/vec4 v00000266c3f77020_0, 0, 1;
    %load/vec4 v00000266c3f77f20_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000266c3f77660_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000266c3f77020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000266c3f773e0_0, 0;
    %load/vec4 v00000266c3f77340_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000266c3f77de0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000266c3f77de0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000266c3f77de0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000266c3f77de0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000266c3f77de0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000266c3f77de0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000266c3f77de0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000266c3f77de0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000266c3f77de0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000266c3f77de0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000266c3f76e40_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000266c3f77de0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000266c3f76e40_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000266c3f77de0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000266c3f77de0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000266c3f773e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000266c3f77020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000266c3f76e40_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000266c3f773e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000266c3f77020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000266c3f76e40_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000266c3f77de0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000266c3f773e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000266c3f76e40_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000266c3f77de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000266c3f773e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000266c3f76e40_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000266c3f77de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000266c3f773e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000266c3f76e40_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000266c3f77de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000266c3f773e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000266c3f76e40_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000266c3f78420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000266c3f773e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000266c3f76e40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000266c3f777a0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000266c3f76f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000266c3f76e40_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000266c3f77de0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000266c3f77de0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000266c3ec29c0;
T_4 ;
    %wait E_00000266c3f87f60;
    %fork t_1, S_00000266c3ec2b50;
    %jmp t_0;
    .scope S_00000266c3ec2b50;
t_1 ;
    %load/vec4 v00000266c3fe8750_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000266c3fea410_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000266c3fea410_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000266c3fea410_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3fe9830, 0, 4;
    %load/vec4 v00000266c3fea410_0;
    %addi 1, 0, 32;
    %store/vec4 v00000266c3fea410_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000266c3fe8c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000266c3fe9ab0_0;
    %load/vec4 v00000266c3fe9510_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3fe9830, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3fe9830, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000266c3ec29c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000266c3ec29c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000266c3fe9a10_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000266c3fe9a10_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000266c3fe9a10_0;
    %ix/getv/s 4, v00000266c3fe9a10_0;
    %load/vec4a v00000266c3fe9830, 4;
    %ix/getv/s 4, v00000266c3fe9a10_0;
    %load/vec4a v00000266c3fe9830, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000266c3fe9a10_0;
    %addi 1, 0, 32;
    %store/vec4 v00000266c3fe9a10_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000266c3efddc0;
T_6 ;
    %wait E_00000266c3f88160;
    %load/vec4 v00000266c3fe90b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000266c3fe9e70_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000266c3fe9d30_0;
    %load/vec4 v00000266c3fe9dd0_0;
    %add;
    %assign/vec4 v00000266c3fe9e70_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000266c3fe9d30_0;
    %load/vec4 v00000266c3fe9dd0_0;
    %sub;
    %assign/vec4 v00000266c3fe9e70_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000266c3fe9d30_0;
    %load/vec4 v00000266c3fe9dd0_0;
    %and;
    %assign/vec4 v00000266c3fe9e70_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000266c3fe9d30_0;
    %load/vec4 v00000266c3fe9dd0_0;
    %or;
    %assign/vec4 v00000266c3fe9e70_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000266c3fe9d30_0;
    %load/vec4 v00000266c3fe9dd0_0;
    %xor;
    %assign/vec4 v00000266c3fe9e70_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000266c3fe9d30_0;
    %load/vec4 v00000266c3fe9dd0_0;
    %or;
    %inv;
    %assign/vec4 v00000266c3fe9e70_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000266c3fe9d30_0;
    %load/vec4 v00000266c3fe9dd0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000266c3fe9e70_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000266c3fe9dd0_0;
    %load/vec4 v00000266c3fe9d30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000266c3fe9e70_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000266c3fe9d30_0;
    %ix/getv 4, v00000266c3fe9dd0_0;
    %shiftl 4;
    %assign/vec4 v00000266c3fe9e70_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000266c3fe9d30_0;
    %ix/getv 4, v00000266c3fe9dd0_0;
    %shiftr 4;
    %assign/vec4 v00000266c3fe9e70_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000266c3f45b10;
T_7 ;
    %wait E_00000266c3f881a0;
    %load/vec4 v00000266c3fe9470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000266c3fea2d0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000266c3fea230, 4;
    %assign/vec4 v00000266c3fe9330_0, 0;
T_7.0 ;
    %load/vec4 v00000266c3fad930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000266c3fe86b0_0;
    %ix/getv 3, v00000266c3fea2d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3fea230, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000266c3f45b10;
T_8 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3fea230, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3fea230, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3fea230, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3fea230, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3fea230, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3fea230, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3fea230, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3fea230, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3fea230, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266c3fea230, 0, 4;
    %end;
    .thread T_8;
    .scope S_00000266c3f45b10;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000266c3fe91f0_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000266c3fe91f0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000266c3fe91f0_0;
    %load/vec4a v00000266c3fea230, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v00000266c3fe91f0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000266c3fe91f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000266c3fe91f0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000266c3f16490;
T_10 ;
    %wait E_00000266c3f87f60;
    %load/vec4 v00000266c3fee1b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000266c3fed210_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000266c3fed210_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000266c3fed210_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000266c3f73e60;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000266c3ff1db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000266c3ff1a90_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000266c3f73e60;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000266c3ff1db0_0;
    %inv;
    %assign/vec4 v00000266c3ff1db0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000266c3f73e60;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./InsertionSort(SiliCore_version)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000266c3ff1a90_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000266c3ff1a90_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000266c3ff00f0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
