# do final_project.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:15 on Jun 21,2018
# vlog -work work final_project.vo 
# -- Compiling module finalproject
# -- Compiling module hard_block
# 
# Top level modules:
# 	finalproject
# End time: 11:50:15 on Jun 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:15 on Jun 21,2018
# vlog -work work Waveform.vwf.vt 
# -- Compiling module finalproject_vlg_vec_tst
# 
# Top level modules:
# 	finalproject_vlg_vec_tst
# End time: 11:50:15 on Jun 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.final_project_vlg_vec_tst 
# Start time: 11:50:15 on Jun 21,2018
# ** Error: (vsim-3170) Could not find 'final_project_vlg_vec_tst'.
#         Searched libraries:
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/cycloneive
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera_lnsim
#             D:/FPGA_WORK/final_project/simulation/qsim/work
# Error loading design
# End time: 11:50:16 on Jun 21,2018, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
