[connectivity]
sp=multi_kernel_design_accel_1.oc_load_in03_read_pipe0:DDR[0]
sp=multi_kernel_design_accel_1.pw_math_gray47_write_pipe0:DDR[1]
