<root><simulation><result_generated_time />2023-05-16 17:58:57<layer><layer_spec />{'B': 1, 'K': 128, 'C': 64, 'OY': 150, 'OX': 150, 'IY': 299, 'IX': 299, 'FY': 1, 'FX': 1, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />184320000<total_data_size_element />{'W': 8192, 'I': 5721664, 'O': 2880000}<total_data_reuse />{'W': 22500, 'I': 32.214404760573146, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />19/133</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [25, 1, 1], 'O': [800, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 25)], []], [[], [('K', 32)]], [], []]<I />[[[], [('K', 32)]], [[('OY', 25)], []], [], []]<O />[[], [[('OY', 25)], [('K', 32)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2)], [('C', 64), ('K', 2), ('OX', 6), ('OX', 25), ('OY', 6)], []]<I />[[('K', 2), ('C', 64), ('K', 2)], [('OX', 6), ('OX', 25)], [('OY', 6)]]<O />[[('K', 2), ('C', 64)], [('K', 2), ('OX', 6), ('OX', 25)], [('OY', 6)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [25.0, 1, 900, 1], 'I': [32.0, 4.0, 1.0, 1.0], 'O': [1.0, 64, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 65536, 65536], 'I': [512, 1920000, 11520000], 'O': [16, 3840000, 23040000], 'O_partial': [16, 0, 0], 'O_final': [0, 3840000, 23040000]}<actual_mem_utilization_individual />{'W': [0.03, 0.0, 0.0], 'I': [1.0, 0.06, 0.0], 'O': [0.03, 0.11, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.17, 0.0], 'I': [1.0, 0.17, 0.0], 'O': [0.03, 0.17, 0.0]}<effective_mem_size_bit />{'W': [8, 65536, 65536], 'I': [512, 1920000, 11520000], 'O': [16, 1920000, 3840000], 'O_partial': [16, 0, 0], 'O_final': [0, 1920000, 3840000]}<total_unit_count />{'W': [800, 32, 1, 1], 'I': [800, 25, 1, 1], 'O': [800, 800, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [25, 25, 1, 1], 'O': [800, 800, 1, 1]}<duplicate_unit_count />{'W': [25.0, 1.0, 1.0, 1.0], 'I': [32.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[7372800, 7372800], [7372800, 8192], [8192, 0]]<I />[[11443328, 5721664], [5721664, 5721664], [5721664, 0]]<O />[[(181440000, 184320000), (2880000, 0)], [(0, 2880000), (2880000, 0)], [(0, 2880000), (0, 0)]]<O_partial />[[(181440000, 184320000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (2880000, 0)], [(0, 2880000), (2880000, 0)], [(0, 2880000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[921600, 921600], [115200, 128], [32, 0]]<I />[[1430416, 715208], [89401, 89401], [22350, 0]]<O />[[(22680000, 23040000), (360000, 0)], [(0, 45000), (45000, 0)], [(0, 11250), (0, 0)]]<O_partial />[([22680000, 23040000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [360000, 0]), ([0, 45000], [45000, 0]), ([0, 11250], [0, 0])]</mem_access_count_word><mac_count><active />184320000<idle />51609600</mac_count></basic_info><energy><total_energy />405605098.2<mem_energy_breakdown><W />[645.7, 12140.0, 42.6]<I />[741.4, 17718.2, 29767.2]<O />[16141.4, 8918.4, 14983.3]</mem_energy_breakdown><MAC_energy><active_MAC />402923520.0<idle_MAC />2580480.0<total />405504000.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7683<utilization_without_data_loading />0.7812<utilization_spatial />0.7812<utilization_temporal_with_data_loading />0.9834<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />234279<latency_cycle_without_data_loading />230400<ideal_computing_cycle />230400<data_loading><load_cycle_total />3879<load_cycle_individual />{'W': [1, 128, 0], 'I': [25, 3750, 0]}<load_cycle_combined />{'W': 128, 'I': 3750}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-230399], [-230398, -115199], [-230400, -230400]], 'I': [[-230399], [-107880, -92597], [-173250, -187310]], 'O': [[-230400], [-230400, -185400], [-185400, -219150]]}<mem_stall_cycle_shared />{'W': [[-230399], [-230398, 0], [0, 0]], 'I': [[-230399], [-107880, 0], [0, 0]], 'O': [[-230400], [-230400, -185400], [-185400, -219150]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 65536, 65536], 'I': [512, 1920000, 11520000], 'O': [16, 3840000, 23040000], 'O_partial': [16, 0, 0], 'O_final': [0, 3840000, 23040000]}<data_size_each_level_total />{'W': [512, 65536, 65536], 'I': [12800, 1920000, 11520000], 'O': [12800, 3840000, 23040000]}<loop_cycles_each_level />{'W': [2, 230400, 230400], 'I': [256, 38400, 230400], 'O': [128, 38400, 230400]}<top_ir_loop_size />{'W': [1, 900, 1], 'I': [2, 1, 1], 'O': [64, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [256.0, 0.3], [0.3, 0.3]], 'I': [[8.0, 2.0], [50.0, 50.0], [50.0, 50.0]], 'O': [[8.0, 0.1], [100.0, 100.0], [100.0, 100.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [256.0, 256.0], [256.0, 0.3]], 'I': [[8.0, 4.0], [100.0, 50.0], [50.0, 50.0]], 'O': [[8.0, 8.0], [6400.0, 100.0], [100.0, 100.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [256.0, 0.3], [0.3, 0]], 'I': [[8.0, 4.0], [100.0, 50.0], [50.0, 0]], 'O': [[8.0, 0.1], [100.0, 100.0], [100.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [456.0, 150.3], [50.3, 100.0]], 'I': [[8.0, 4.0], [456.0, 150.3], [50.3, 100.0]], 'O': [[8.0, 0.1], [456.0, 150.3], [50.3, 100.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 230400], [2, 2, 115200], [230400, 230400, 1]], 'I': [[1, 1, 230400], [128, 256, 900], [38400, 38400, 6]], 'O': [[1, 1, 230400], [128, 128, 1800], [38400, 38400, 6]]}<trans_time_real />{'W': [[0, 1, 230400], [[0, 2, 115200], [1, 2, 115200]], [[128, 230400, 1], [32, 230400, 1]]], 'I': [[0, 1, 230400], [[8, 256, 900], [25, 256, 900]], [[3750, 38400, 6], [938, 38400, 6]]], 'O': [[0, 1, 230400], [[0, 128, 1800], [25, 128, 1800]], [[7500, 38400, 6], [1875, 38400, 6]]]}<single_stall_cycle />{'W': [[-1], [-2, -1], [-230272, -230368]], 'I': [[-1], [-120, -103], [-34650, -37462]], 'O': [[-1], [-128, -103], [-30900, -36525]]}<single_stall_count />{'W': [230399, 115199, 0], 'I': [230399, 899, 5], 'O': [230400, 1800, 6]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [18750, 0], 'O': [45000, 0]}, 1: {'W': [115199, 0], 'I': [22475, 18750], 'O': [45000, 45000]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-211650, -230400], [-185400, -230400]], 1: [[-92726, -211650], [-185400, -185400]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.9<mem_area_percentage />99.9 %</area></results><elapsed_time_second />2</simulation></root>