{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 28 22:11:48 2013 " "Info: Processing started: Mon Oct 28 22:11:48 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll:pll_inst\|altpll:altpll_component\|_clk0 register uartcom:u\|i_reg1\[22\] register uartcom:u\|i_reg1\[31\] 93.704 ns " "Info: Slack time is 93.704 ns for clock \"pll:pll_inst\|altpll:altpll_component\|_clk0\" between source register \"uartcom:u\|i_reg1\[22\]\" and destination register \"uartcom:u\|i_reg1\[31\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "158.83 MHz 6.296 ns " "Info: Fmax is 158.83 MHz (period= 6.296 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "99.786 ns + Largest register register " "Info: + Largest register to register requirement is 99.786 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "100.000 ns + " "Info: + Setup relationship between source and destination is 100.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 97.642 ns " "Info: + Latch edge is 97.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll_inst\|altpll:altpll_component\|_clk0 100.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"pll:pll_inst\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll_inst\|altpll:altpll_component\|_clk0 100.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"pll:pll_inst\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_inst\|altpll:altpll_component\|_clk0 destination 2.638 ns + Shortest register " "Info: + Shortest clock path from clock \"pll:pll_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll_inst\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 169 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 169; COMB Node = 'pll:pll_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.638 ns uartcom:u\|i_reg1\[31\] 3 REG LCFF_X37_Y14_N31 2 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.638 ns; Loc. = LCFF_X37_Y14_N31; Fanout = 2; REG Node = 'uartcom:u\|i_reg1\[31\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|i_reg1[31] } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.36 % ) " "Info: Total cell delay = 0.537 ns ( 20.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.101 ns ( 79.64 % ) " "Info: Total interconnect delay = 2.101 ns ( 79.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|i_reg1[31] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} uartcom:u|i_reg1[31] {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_inst\|altpll:altpll_component\|_clk0 source 2.638 ns - Longest register " "Info: - Longest clock path from clock \"pll:pll_inst\|altpll:altpll_component\|_clk0\" to source register is 2.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll_inst\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 169 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 169; COMB Node = 'pll:pll_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.638 ns uartcom:u\|i_reg1\[22\] 3 REG LCFF_X37_Y14_N13 3 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.638 ns; Loc. = LCFF_X37_Y14_N13; Fanout = 3; REG Node = 'uartcom:u\|i_reg1\[22\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|i_reg1[22] } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.36 % ) " "Info: Total cell delay = 0.537 ns ( 20.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.101 ns ( 79.64 % ) " "Info: Total interconnect delay = 2.101 ns ( 79.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|i_reg1[22] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} uartcom:u|i_reg1[22] {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|i_reg1[31] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} uartcom:u|i_reg1[31] {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|i_reg1[22] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} uartcom:u|i_reg1[22] {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|i_reg1[31] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} uartcom:u|i_reg1[31] {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|i_reg1[22] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} uartcom:u|i_reg1[22] {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.082 ns - Longest register register " "Info: - Longest register to register delay is 6.082 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uartcom:u\|i_reg1\[22\] 1 REG LCFF_X37_Y14_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y14_N13; Fanout = 3; REG Node = 'uartcom:u\|i_reg1\[22\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { uartcom:u|i_reg1[22] } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.053 ns) + CELL(0.438 ns) 1.491 ns uartcom:u\|Equal6~6 2 COMB LCCOMB_X36_Y15_N24 1 " "Info: 2: + IC(1.053 ns) + CELL(0.438 ns) = 1.491 ns; Loc. = LCCOMB_X36_Y15_N24; Fanout = 1; COMB Node = 'uartcom:u\|Equal6~6'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { uartcom:u|i_reg1[22] uartcom:u|Equal6~6 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.242 ns) 1.984 ns uartcom:u\|Equal6~7 3 COMB LCCOMB_X36_Y15_N26 1 " "Info: 3: + IC(0.251 ns) + CELL(0.242 ns) = 1.984 ns; Loc. = LCCOMB_X36_Y15_N26; Fanout = 1; COMB Node = 'uartcom:u\|Equal6~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.493 ns" { uartcom:u|Equal6~6 uartcom:u|Equal6~7 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.149 ns) 2.377 ns uartcom:u\|Equal6~10 4 COMB LCCOMB_X36_Y15_N4 4 " "Info: 4: + IC(0.244 ns) + CELL(0.149 ns) = 2.377 ns; Loc. = LCCOMB_X36_Y15_N4; Fanout = 4; COMB Node = 'uartcom:u\|Equal6~10'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { uartcom:u|Equal6~7 uartcom:u|Equal6~10 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.393 ns) 3.207 ns uartcom:u\|i_reg1\[0\]~33 5 COMB LCCOMB_X37_Y15_N0 2 " "Info: 5: + IC(0.437 ns) + CELL(0.393 ns) = 3.207 ns; Loc. = LCCOMB_X37_Y15_N0; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[0\]~33'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { uartcom:u|Equal6~10 uartcom:u|i_reg1[0]~33 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.278 ns uartcom:u\|i_reg1\[1\]~36 6 COMB LCCOMB_X37_Y15_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.278 ns; Loc. = LCCOMB_X37_Y15_N2; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[1\]~36'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[0]~33 uartcom:u|i_reg1[1]~36 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.349 ns uartcom:u\|i_reg1\[2\]~38 7 COMB LCCOMB_X37_Y15_N4 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.349 ns; Loc. = LCCOMB_X37_Y15_N4; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[2\]~38'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[1]~36 uartcom:u|i_reg1[2]~38 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.420 ns uartcom:u\|i_reg1\[3\]~40 8 COMB LCCOMB_X37_Y15_N6 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.420 ns; Loc. = LCCOMB_X37_Y15_N6; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[3\]~40'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[2]~38 uartcom:u|i_reg1[3]~40 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.491 ns uartcom:u\|i_reg1\[4\]~42 9 COMB LCCOMB_X37_Y15_N8 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.491 ns; Loc. = LCCOMB_X37_Y15_N8; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[4\]~42'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[3]~40 uartcom:u|i_reg1[4]~42 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.562 ns uartcom:u\|i_reg1\[5\]~44 10 COMB LCCOMB_X37_Y15_N10 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.562 ns; Loc. = LCCOMB_X37_Y15_N10; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[5\]~44'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[4]~42 uartcom:u|i_reg1[5]~44 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.633 ns uartcom:u\|i_reg1\[6\]~46 11 COMB LCCOMB_X37_Y15_N12 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.633 ns; Loc. = LCCOMB_X37_Y15_N12; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[6\]~46'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[5]~44 uartcom:u|i_reg1[6]~46 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.792 ns uartcom:u\|i_reg1\[7\]~48 12 COMB LCCOMB_X37_Y15_N14 2 " "Info: 12: + IC(0.000 ns) + CELL(0.159 ns) = 3.792 ns; Loc. = LCCOMB_X37_Y15_N14; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[7\]~48'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { uartcom:u|i_reg1[6]~46 uartcom:u|i_reg1[7]~48 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.863 ns uartcom:u\|i_reg1\[8\]~50 13 COMB LCCOMB_X37_Y15_N16 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 3.863 ns; Loc. = LCCOMB_X37_Y15_N16; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[8\]~50'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[7]~48 uartcom:u|i_reg1[8]~50 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.934 ns uartcom:u\|i_reg1\[9\]~52 14 COMB LCCOMB_X37_Y15_N18 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.934 ns; Loc. = LCCOMB_X37_Y15_N18; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[9\]~52'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[8]~50 uartcom:u|i_reg1[9]~52 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.005 ns uartcom:u\|i_reg1\[10\]~54 15 COMB LCCOMB_X37_Y15_N20 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.005 ns; Loc. = LCCOMB_X37_Y15_N20; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[10\]~54'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[9]~52 uartcom:u|i_reg1[10]~54 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.076 ns uartcom:u\|i_reg1\[11\]~56 16 COMB LCCOMB_X37_Y15_N22 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 4.076 ns; Loc. = LCCOMB_X37_Y15_N22; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[11\]~56'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[10]~54 uartcom:u|i_reg1[11]~56 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.147 ns uartcom:u\|i_reg1\[12\]~58 17 COMB LCCOMB_X37_Y15_N24 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 4.147 ns; Loc. = LCCOMB_X37_Y15_N24; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[12\]~58'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[11]~56 uartcom:u|i_reg1[12]~58 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.218 ns uartcom:u\|i_reg1\[13\]~60 18 COMB LCCOMB_X37_Y15_N26 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 4.218 ns; Loc. = LCCOMB_X37_Y15_N26; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[13\]~60'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[12]~58 uartcom:u|i_reg1[13]~60 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.289 ns uartcom:u\|i_reg1\[14\]~62 19 COMB LCCOMB_X37_Y15_N28 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 4.289 ns; Loc. = LCCOMB_X37_Y15_N28; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[14\]~62'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[13]~60 uartcom:u|i_reg1[14]~62 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 4.435 ns uartcom:u\|i_reg1\[15\]~64 20 COMB LCCOMB_X37_Y15_N30 2 " "Info: 20: + IC(0.000 ns) + CELL(0.146 ns) = 4.435 ns; Loc. = LCCOMB_X37_Y15_N30; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[15\]~64'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { uartcom:u|i_reg1[14]~62 uartcom:u|i_reg1[15]~64 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.506 ns uartcom:u\|i_reg1\[16\]~66 21 COMB LCCOMB_X37_Y14_N0 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 4.506 ns; Loc. = LCCOMB_X37_Y14_N0; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[16\]~66'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[15]~64 uartcom:u|i_reg1[16]~66 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.577 ns uartcom:u\|i_reg1\[17\]~68 22 COMB LCCOMB_X37_Y14_N2 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 4.577 ns; Loc. = LCCOMB_X37_Y14_N2; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[17\]~68'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[16]~66 uartcom:u|i_reg1[17]~68 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.648 ns uartcom:u\|i_reg1\[18\]~70 23 COMB LCCOMB_X37_Y14_N4 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 4.648 ns; Loc. = LCCOMB_X37_Y14_N4; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[18\]~70'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[17]~68 uartcom:u|i_reg1[18]~70 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.719 ns uartcom:u\|i_reg1\[19\]~72 24 COMB LCCOMB_X37_Y14_N6 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 4.719 ns; Loc. = LCCOMB_X37_Y14_N6; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[19\]~72'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[18]~70 uartcom:u|i_reg1[19]~72 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.790 ns uartcom:u\|i_reg1\[20\]~74 25 COMB LCCOMB_X37_Y14_N8 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 4.790 ns; Loc. = LCCOMB_X37_Y14_N8; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[20\]~74'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[19]~72 uartcom:u|i_reg1[20]~74 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.861 ns uartcom:u\|i_reg1\[21\]~76 26 COMB LCCOMB_X37_Y14_N10 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 4.861 ns; Loc. = LCCOMB_X37_Y14_N10; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[21\]~76'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[20]~74 uartcom:u|i_reg1[21]~76 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.932 ns uartcom:u\|i_reg1\[22\]~78 27 COMB LCCOMB_X37_Y14_N12 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 4.932 ns; Loc. = LCCOMB_X37_Y14_N12; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[22\]~78'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[21]~76 uartcom:u|i_reg1[22]~78 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 5.091 ns uartcom:u\|i_reg1\[23\]~80 28 COMB LCCOMB_X37_Y14_N14 2 " "Info: 28: + IC(0.000 ns) + CELL(0.159 ns) = 5.091 ns; Loc. = LCCOMB_X37_Y14_N14; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[23\]~80'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { uartcom:u|i_reg1[22]~78 uartcom:u|i_reg1[23]~80 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.162 ns uartcom:u\|i_reg1\[24\]~82 29 COMB LCCOMB_X37_Y14_N16 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 5.162 ns; Loc. = LCCOMB_X37_Y14_N16; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[24\]~82'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[23]~80 uartcom:u|i_reg1[24]~82 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.233 ns uartcom:u\|i_reg1\[25\]~84 30 COMB LCCOMB_X37_Y14_N18 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 5.233 ns; Loc. = LCCOMB_X37_Y14_N18; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[25\]~84'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[24]~82 uartcom:u|i_reg1[25]~84 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.304 ns uartcom:u\|i_reg1\[26\]~86 31 COMB LCCOMB_X37_Y14_N20 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 5.304 ns; Loc. = LCCOMB_X37_Y14_N20; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[26\]~86'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[25]~84 uartcom:u|i_reg1[26]~86 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.375 ns uartcom:u\|i_reg1\[27\]~88 32 COMB LCCOMB_X37_Y14_N22 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 5.375 ns; Loc. = LCCOMB_X37_Y14_N22; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[27\]~88'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[26]~86 uartcom:u|i_reg1[27]~88 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.446 ns uartcom:u\|i_reg1\[28\]~90 33 COMB LCCOMB_X37_Y14_N24 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 5.446 ns; Loc. = LCCOMB_X37_Y14_N24; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[28\]~90'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[27]~88 uartcom:u|i_reg1[28]~90 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.517 ns uartcom:u\|i_reg1\[29\]~92 34 COMB LCCOMB_X37_Y14_N26 2 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 5.517 ns; Loc. = LCCOMB_X37_Y14_N26; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[29\]~92'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[28]~90 uartcom:u|i_reg1[29]~92 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.588 ns uartcom:u\|i_reg1\[30\]~94 35 COMB LCCOMB_X37_Y14_N28 1 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 5.588 ns; Loc. = LCCOMB_X37_Y14_N28; Fanout = 1; COMB Node = 'uartcom:u\|i_reg1\[30\]~94'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[29]~92 uartcom:u|i_reg1[30]~94 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.998 ns uartcom:u\|i_reg1\[31\]~95 36 COMB LCCOMB_X37_Y14_N30 1 " "Info: 36: + IC(0.000 ns) + CELL(0.410 ns) = 5.998 ns; Loc. = LCCOMB_X37_Y14_N30; Fanout = 1; COMB Node = 'uartcom:u\|i_reg1\[31\]~95'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { uartcom:u|i_reg1[30]~94 uartcom:u|i_reg1[31]~95 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.082 ns uartcom:u\|i_reg1\[31\] 37 REG LCFF_X37_Y14_N31 2 " "Info: 37: + IC(0.000 ns) + CELL(0.084 ns) = 6.082 ns; Loc. = LCFF_X37_Y14_N31; Fanout = 2; REG Node = 'uartcom:u\|i_reg1\[31\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { uartcom:u|i_reg1[31]~95 uartcom:u|i_reg1[31] } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.097 ns ( 67.36 % ) " "Info: Total cell delay = 4.097 ns ( 67.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.985 ns ( 32.64 % ) " "Info: Total interconnect delay = 1.985 ns ( 32.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.082 ns" { uartcom:u|i_reg1[22] uartcom:u|Equal6~6 uartcom:u|Equal6~7 uartcom:u|Equal6~10 uartcom:u|i_reg1[0]~33 uartcom:u|i_reg1[1]~36 uartcom:u|i_reg1[2]~38 uartcom:u|i_reg1[3]~40 uartcom:u|i_reg1[4]~42 uartcom:u|i_reg1[5]~44 uartcom:u|i_reg1[6]~46 uartcom:u|i_reg1[7]~48 uartcom:u|i_reg1[8]~50 uartcom:u|i_reg1[9]~52 uartcom:u|i_reg1[10]~54 uartcom:u|i_reg1[11]~56 uartcom:u|i_reg1[12]~58 uartcom:u|i_reg1[13]~60 uartcom:u|i_reg1[14]~62 uartcom:u|i_reg1[15]~64 uartcom:u|i_reg1[16]~66 uartcom:u|i_reg1[17]~68 uartcom:u|i_reg1[18]~70 uartcom:u|i_reg1[19]~72 uartcom:u|i_reg1[20]~74 uartcom:u|i_reg1[21]~76 uartcom:u|i_reg1[22]~78 uartcom:u|i_reg1[23]~80 uartcom:u|i_reg1[24]~82 uartcom:u|i_reg1[25]~84 uartcom:u|i_reg1[26]~86 uartcom:u|i_reg1[27]~88 uartcom:u|i_reg1[28]~90 uartcom:u|i_reg1[29]~92 uartcom:u|i_reg1[30]~94 uartcom:u|i_reg1[31]~95 uartcom:u|i_reg1[31] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.082 ns" { uartcom:u|i_reg1[22] {} uartcom:u|Equal6~6 {} uartcom:u|Equal6~7 {} uartcom:u|Equal6~10 {} uartcom:u|i_reg1[0]~33 {} uartcom:u|i_reg1[1]~36 {} uartcom:u|i_reg1[2]~38 {} uartcom:u|i_reg1[3]~40 {} uartcom:u|i_reg1[4]~42 {} uartcom:u|i_reg1[5]~44 {} uartcom:u|i_reg1[6]~46 {} uartcom:u|i_reg1[7]~48 {} uartcom:u|i_reg1[8]~50 {} uartcom:u|i_reg1[9]~52 {} uartcom:u|i_reg1[10]~54 {} uartcom:u|i_reg1[11]~56 {} uartcom:u|i_reg1[12]~58 {} uartcom:u|i_reg1[13]~60 {} uartcom:u|i_reg1[14]~62 {} uartcom:u|i_reg1[15]~64 {} uartcom:u|i_reg1[16]~66 {} uartcom:u|i_reg1[17]~68 {} uartcom:u|i_reg1[18]~70 {} uartcom:u|i_reg1[19]~72 {} uartcom:u|i_reg1[20]~74 {} uartcom:u|i_reg1[21]~76 {} uartcom:u|i_reg1[22]~78 {} uartcom:u|i_reg1[23]~80 {} uartcom:u|i_reg1[24]~82 {} uartcom:u|i_reg1[25]~84 {} uartcom:u|i_reg1[26]~86 {} uartcom:u|i_reg1[27]~88 {} uartcom:u|i_reg1[28]~90 {} uartcom:u|i_reg1[29]~92 {} uartcom:u|i_reg1[30]~94 {} uartcom:u|i_reg1[31]~95 {} uartcom:u|i_reg1[31] {} } { 0.000ns 1.053ns 0.251ns 0.244ns 0.437ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.438ns 0.242ns 0.149ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|i_reg1[31] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} uartcom:u|i_reg1[31] {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|i_reg1[22] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} uartcom:u|i_reg1[22] {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.082 ns" { uartcom:u|i_reg1[22] uartcom:u|Equal6~6 uartcom:u|Equal6~7 uartcom:u|Equal6~10 uartcom:u|i_reg1[0]~33 uartcom:u|i_reg1[1]~36 uartcom:u|i_reg1[2]~38 uartcom:u|i_reg1[3]~40 uartcom:u|i_reg1[4]~42 uartcom:u|i_reg1[5]~44 uartcom:u|i_reg1[6]~46 uartcom:u|i_reg1[7]~48 uartcom:u|i_reg1[8]~50 uartcom:u|i_reg1[9]~52 uartcom:u|i_reg1[10]~54 uartcom:u|i_reg1[11]~56 uartcom:u|i_reg1[12]~58 uartcom:u|i_reg1[13]~60 uartcom:u|i_reg1[14]~62 uartcom:u|i_reg1[15]~64 uartcom:u|i_reg1[16]~66 uartcom:u|i_reg1[17]~68 uartcom:u|i_reg1[18]~70 uartcom:u|i_reg1[19]~72 uartcom:u|i_reg1[20]~74 uartcom:u|i_reg1[21]~76 uartcom:u|i_reg1[22]~78 uartcom:u|i_reg1[23]~80 uartcom:u|i_reg1[24]~82 uartcom:u|i_reg1[25]~84 uartcom:u|i_reg1[26]~86 uartcom:u|i_reg1[27]~88 uartcom:u|i_reg1[28]~90 uartcom:u|i_reg1[29]~92 uartcom:u|i_reg1[30]~94 uartcom:u|i_reg1[31]~95 uartcom:u|i_reg1[31] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.082 ns" { uartcom:u|i_reg1[22] {} uartcom:u|Equal6~6 {} uartcom:u|Equal6~7 {} uartcom:u|Equal6~10 {} uartcom:u|i_reg1[0]~33 {} uartcom:u|i_reg1[1]~36 {} uartcom:u|i_reg1[2]~38 {} uartcom:u|i_reg1[3]~40 {} uartcom:u|i_reg1[4]~42 {} uartcom:u|i_reg1[5]~44 {} uartcom:u|i_reg1[6]~46 {} uartcom:u|i_reg1[7]~48 {} uartcom:u|i_reg1[8]~50 {} uartcom:u|i_reg1[9]~52 {} uartcom:u|i_reg1[10]~54 {} uartcom:u|i_reg1[11]~56 {} uartcom:u|i_reg1[12]~58 {} uartcom:u|i_reg1[13]~60 {} uartcom:u|i_reg1[14]~62 {} uartcom:u|i_reg1[15]~64 {} uartcom:u|i_reg1[16]~66 {} uartcom:u|i_reg1[17]~68 {} uartcom:u|i_reg1[18]~70 {} uartcom:u|i_reg1[19]~72 {} uartcom:u|i_reg1[20]~74 {} uartcom:u|i_reg1[21]~76 {} uartcom:u|i_reg1[22]~78 {} uartcom:u|i_reg1[23]~80 {} uartcom:u|i_reg1[24]~82 {} uartcom:u|i_reg1[25]~84 {} uartcom:u|i_reg1[26]~86 {} uartcom:u|i_reg1[27]~88 {} uartcom:u|i_reg1[28]~90 {} uartcom:u|i_reg1[29]~92 {} uartcom:u|i_reg1[30]~94 {} uartcom:u|i_reg1[31]~95 {} uartcom:u|i_reg1[31] {} } { 0.000ns 1.053ns 0.251ns 0.244ns 0.437ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.438ns 0.242ns 0.149ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock " "Info: No valid register-to-register data paths exist for clock \"clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll:pll_inst\|altpll:altpll_component\|_clk0 register uartcom:u\|led_start_reg register uartcom:u\|led_start_reg 391 ps " "Info: Minimum slack time is 391 ps for clock \"pll:pll_inst\|altpll:altpll_component\|_clk0\" between source register \"uartcom:u\|led_start_reg\" and destination register \"uartcom:u\|led_start_reg\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uartcom:u\|led_start_reg 1 REG LCFF_X41_Y21_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y21_N5; Fanout = 2; REG Node = 'uartcom:u\|led_start_reg'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { uartcom:u|led_start_reg } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns uartcom:u\|led_start_reg~0 2 COMB LCCOMB_X41_Y21_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X41_Y21_N4; Fanout = 1; COMB Node = 'uartcom:u\|led_start_reg~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { uartcom:u|led_start_reg uartcom:u|led_start_reg~0 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns uartcom:u\|led_start_reg 3 REG LCFF_X41_Y21_N5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X41_Y21_N5; Fanout = 2; REG Node = 'uartcom:u\|led_start_reg'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { uartcom:u|led_start_reg~0 uartcom:u|led_start_reg } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { uartcom:u|led_start_reg uartcom:u|led_start_reg~0 uartcom:u|led_start_reg } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { uartcom:u|led_start_reg {} uartcom:u|led_start_reg~0 {} uartcom:u|led_start_reg {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll_inst\|altpll:altpll_component\|_clk0 100.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"pll:pll_inst\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll_inst\|altpll:altpll_component\|_clk0 100.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"pll:pll_inst\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_inst\|altpll:altpll_component\|_clk0 destination 2.651 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll_inst\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 169 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 169; COMB Node = 'pll:pll_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.651 ns uartcom:u\|led_start_reg 3 REG LCFF_X41_Y21_N5 2 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.651 ns; Loc. = LCFF_X41_Y21_N5; Fanout = 2; REG Node = 'uartcom:u\|led_start_reg'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|led_start_reg } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.26 % ) " "Info: Total cell delay = 0.537 ns ( 20.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.114 ns ( 79.74 % ) " "Info: Total interconnect delay = 2.114 ns ( 79.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|led_start_reg } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} uartcom:u|led_start_reg {} } { 0.000ns 1.091ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_inst\|altpll:altpll_component\|_clk0 source 2.651 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:pll_inst\|altpll:altpll_component\|_clk0\" to source register is 2.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll_inst\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 169 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 169; COMB Node = 'pll:pll_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.651 ns uartcom:u\|led_start_reg 3 REG LCFF_X41_Y21_N5 2 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.651 ns; Loc. = LCFF_X41_Y21_N5; Fanout = 2; REG Node = 'uartcom:u\|led_start_reg'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|led_start_reg } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.26 % ) " "Info: Total cell delay = 0.537 ns ( 20.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.114 ns ( 79.74 % ) " "Info: Total interconnect delay = 2.114 ns ( 79.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|led_start_reg } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} uartcom:u|led_start_reg {} } { 0.000ns 1.091ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|led_start_reg } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} uartcom:u|led_start_reg {} } { 0.000ns 1.091ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} uartcom:u|led_start_reg {} } { 0.000ns 1.091ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|led_start_reg } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} uartcom:u|led_start_reg {} } { 0.000ns 1.091ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} uartcom:u|led_start_reg {} } { 0.000ns 1.091ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { uartcom:u|led_start_reg uartcom:u|led_start_reg~0 uartcom:u|led_start_reg } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { uartcom:u|led_start_reg {} uartcom:u|led_start_reg~0 {} uartcom:u|led_start_reg {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|led_start_reg } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} uartcom:u|led_start_reg {} } { 0.000ns 1.091ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} uartcom:u|led_start_reg {} } { 0.000ns 1.091ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "uartcom:u\|d_reg\[1\] rx clock 8.394 ns register " "Info: tsu for register \"uartcom:u\|d_reg\[1\]\" (data pin = \"rx\", clock pin = \"clock\") is 8.394 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.725 ns + Longest pin register " "Info: + Longest pin to register delay is 8.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns rx 1 PIN PIN_C25 15 " "Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C25; Fanout = 15; PIN Node = 'rx'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx } "NODE_NAME" } } { "main.vhd" "" { Text "D:/altera/project/better than other/ARCHER/main.vhd" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.790 ns) + CELL(0.149 ns) 6.821 ns uartcom:u\|i_reg\[3\]~6 2 COMB LCCOMB_X41_Y21_N18 3 " "Info: 2: + IC(5.790 ns) + CELL(0.149 ns) = 6.821 ns; Loc. = LCCOMB_X41_Y21_N18; Fanout = 3; COMB Node = 'uartcom:u\|i_reg\[3\]~6'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.939 ns" { rx uartcom:u|i_reg[3]~6 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.150 ns) 7.431 ns uartcom:u\|d_reg\[0\]~0 3 COMB LCCOMB_X40_Y21_N24 8 " "Info: 3: + IC(0.460 ns) + CELL(0.150 ns) = 7.431 ns; Loc. = LCCOMB_X40_Y21_N24; Fanout = 8; COMB Node = 'uartcom:u\|d_reg\[0\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.610 ns" { uartcom:u|i_reg[3]~6 uartcom:u|d_reg[0]~0 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.660 ns) 8.725 ns uartcom:u\|d_reg\[1\] 4 REG LCFF_X43_Y21_N25 8 " "Info: 4: + IC(0.634 ns) + CELL(0.660 ns) = 8.725 ns; Loc. = LCFF_X43_Y21_N25; Fanout = 8; REG Node = 'uartcom:u\|d_reg\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { uartcom:u|d_reg[0]~0 uartcom:u|d_reg[1] } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.841 ns ( 21.10 % ) " "Info: Total cell delay = 1.841 ns ( 21.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.884 ns ( 78.90 % ) " "Info: Total interconnect delay = 6.884 ns ( 78.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.725 ns" { rx uartcom:u|i_reg[3]~6 uartcom:u|d_reg[0]~0 uartcom:u|d_reg[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.725 ns" { rx {} rx~combout {} uartcom:u|i_reg[3]~6 {} uartcom:u|d_reg[0]~0 {} uartcom:u|d_reg[1] {} } { 0.000ns 0.000ns 5.790ns 0.460ns 0.634ns } { 0.000ns 0.882ns 0.149ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "clock pll:pll_inst\|altpll:altpll_component\|_clk0 -2.358 ns - " "Info: - Offset between input clock \"clock\" and output clock \"pll:pll_inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "main.vhd" "" { Text "D:/altera/project/better than other/ARCHER/main.vhd" 10 0 0 } } { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_inst\|altpll:altpll_component\|_clk0 destination 2.653 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:pll_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll_inst\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 169 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 169; COMB Node = 'pll:pll_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.653 ns uartcom:u\|d_reg\[1\] 3 REG LCFF_X43_Y21_N25 8 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X43_Y21_N25; Fanout = 8; REG Node = 'uartcom:u\|d_reg\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|d_reg[1] } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.24 % ) " "Info: Total cell delay = 0.537 ns ( 20.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.116 ns ( 79.76 % ) " "Info: Total interconnect delay = 2.116 ns ( 79.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|d_reg[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} uartcom:u|d_reg[1] {} } { 0.000ns 1.091ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.725 ns" { rx uartcom:u|i_reg[3]~6 uartcom:u|d_reg[0]~0 uartcom:u|d_reg[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.725 ns" { rx {} rx~combout {} uartcom:u|i_reg[3]~6 {} uartcom:u|d_reg[0]~0 {} uartcom:u|d_reg[1] {} } { 0.000ns 0.000ns 5.790ns 0.460ns 0.634ns } { 0.000ns 0.882ns 0.149ns 0.150ns 0.660ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|d_reg[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} uartcom:u|d_reg[1] {} } { 0.000ns 1.091ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock tx uartcom:u\|tx_reg 5.853 ns register " "Info: tco from clock \"clock\" to destination pin \"tx\" through register \"uartcom:u\|tx_reg\" is 5.853 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clock pll:pll_inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"clock\" and output clock \"pll:pll_inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "main.vhd" "" { Text "D:/altera/project/better than other/ARCHER/main.vhd" 10 0 0 } } { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_inst\|altpll:altpll_component\|_clk0 source 2.654 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll_inst\|altpll:altpll_component\|_clk0\" to source register is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll_inst\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 169 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 169; COMB Node = 'pll:pll_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.654 ns uartcom:u\|tx_reg 3 REG LCFF_X40_Y19_N31 4 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X40_Y19_N31; Fanout = 4; REG Node = 'uartcom:u\|tx_reg'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|tx_reg } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.23 % ) " "Info: Total cell delay = 0.537 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.117 ns ( 79.77 % ) " "Info: Total interconnect delay = 2.117 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|tx_reg } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} uartcom:u|tx_reg {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.307 ns + Longest register pin " "Info: + Longest register to pin delay is 5.307 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uartcom:u\|tx_reg 1 REG LCFF_X40_Y19_N31 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y19_N31; Fanout = 4; REG Node = 'uartcom:u\|tx_reg'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { uartcom:u|tx_reg } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.075 ns) + CELL(3.232 ns) 5.307 ns tx 2 PIN PIN_B25 0 " "Info: 2: + IC(2.075 ns) + CELL(3.232 ns) = 5.307 ns; Loc. = PIN_B25; Fanout = 0; PIN Node = 'tx'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.307 ns" { uartcom:u|tx_reg tx } "NODE_NAME" } } { "main.vhd" "" { Text "D:/altera/project/better than other/ARCHER/main.vhd" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.232 ns ( 60.90 % ) " "Info: Total cell delay = 3.232 ns ( 60.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.075 ns ( 39.10 % ) " "Info: Total interconnect delay = 2.075 ns ( 39.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.307 ns" { uartcom:u|tx_reg tx } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.307 ns" { uartcom:u|tx_reg {} tx {} } { 0.000ns 2.075ns } { 0.000ns 3.232ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|tx_reg } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} uartcom:u|tx_reg {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.307 ns" { uartcom:u|tx_reg tx } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.307 ns" { uartcom:u|tx_reg {} tx {} } { 0.000ns 2.075ns } { 0.000ns 3.232ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "uartcom:u\|led_start_reg rx clock -6.355 ns register " "Info: th for register \"uartcom:u\|led_start_reg\" (data pin = \"rx\", clock pin = \"clock\") is -6.355 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clock pll:pll_inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"clock\" and output clock \"pll:pll_inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "main.vhd" "" { Text "D:/altera/project/better than other/ARCHER/main.vhd" 10 0 0 } } { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_inst\|altpll:altpll_component\|_clk0 destination 2.651 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll_inst\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 169 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 169; COMB Node = 'pll:pll_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.651 ns uartcom:u\|led_start_reg 3 REG LCFF_X41_Y21_N5 2 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.651 ns; Loc. = LCFF_X41_Y21_N5; Fanout = 2; REG Node = 'uartcom:u\|led_start_reg'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|led_start_reg } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.26 % ) " "Info: Total cell delay = 0.537 ns ( 20.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.114 ns ( 79.74 % ) " "Info: Total interconnect delay = 2.114 ns ( 79.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|led_start_reg } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} uartcom:u|led_start_reg {} } { 0.000ns 1.091ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.914 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns rx 1 PIN PIN_C25 15 " "Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C25; Fanout = 15; PIN Node = 'rx'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx } "NODE_NAME" } } { "main.vhd" "" { Text "D:/altera/project/better than other/ARCHER/main.vhd" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.798 ns) + CELL(0.150 ns) 6.830 ns uartcom:u\|led_start_reg~0 2 COMB LCCOMB_X41_Y21_N4 1 " "Info: 2: + IC(5.798 ns) + CELL(0.150 ns) = 6.830 ns; Loc. = LCCOMB_X41_Y21_N4; Fanout = 1; COMB Node = 'uartcom:u\|led_start_reg~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.948 ns" { rx uartcom:u|led_start_reg~0 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.914 ns uartcom:u\|led_start_reg 3 REG LCFF_X41_Y21_N5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.914 ns; Loc. = LCFF_X41_Y21_N5; Fanout = 2; REG Node = 'uartcom:u\|led_start_reg'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { uartcom:u|led_start_reg~0 uartcom:u|led_start_reg } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/better than other/ARCHER/uart.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.116 ns ( 16.14 % ) " "Info: Total cell delay = 1.116 ns ( 16.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.798 ns ( 83.86 % ) " "Info: Total interconnect delay = 5.798 ns ( 83.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.914 ns" { rx uartcom:u|led_start_reg~0 uartcom:u|led_start_reg } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.914 ns" { rx {} rx~combout {} uartcom:u|led_start_reg~0 {} uartcom:u|led_start_reg {} } { 0.000ns 0.000ns 5.798ns 0.000ns } { 0.000ns 0.882ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|led_start_reg } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} uartcom:u|led_start_reg {} } { 0.000ns 1.091ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.914 ns" { rx uartcom:u|led_start_reg~0 uartcom:u|led_start_reg } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.914 ns" { rx {} rx~combout {} uartcom:u|led_start_reg~0 {} uartcom:u|led_start_reg {} } { 0.000ns 0.000ns 5.798ns 0.000ns } { 0.000ns 0.882ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 28 22:11:54 2013 " "Info: Processing ended: Mon Oct 28 22:11:54 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
