<stg><name>RoundRobin_Pipeline_VITIS_LOOP_280_7</name>


<trans_list>

<trans id="42" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %send_fifo_1, i64 666, i64 8, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %receive_fifo_1, i64 666, i64 11, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %send_fifo_1, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %receive_fifo_1, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="9">
<![CDATA[
newFuncRoot:5 %muxLogicData_to_store_ln280 = muxlogic i9 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln280"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="9">
<![CDATA[
newFuncRoot:6 %muxLogicAddr_to_store_ln280 = muxlogic i9 %j

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln280"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:7 %store_ln280 = store i9 0, i9 %j

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.inc48

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="9">
<![CDATA[
for.inc48:0 %MuxLogicAddr_to_j_10 = muxlogic i9 %j

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_j_10"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc48:1 %j_10 = load i9 %j

]]></Node>
<StgValue><ssdm name="j_10"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc48:2 %j_11 = add i9 %j_10, i9 1

]]></Node>
<StgValue><ssdm name="j_11"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc48:3 %icmp_ln280 = icmp_eq  i9 %j_10, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln280"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc48:4 %br_ln280 = br i1 %icmp_ln280, void %for.inc48.split, void %for.inc51.exitStub

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="9">
<![CDATA[
for.inc48.split:7 %muxLogicData_to_store_ln280 = muxlogic i9 %j_11

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln280"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="9">
<![CDATA[
for.inc48.split:8 %muxLogicAddr_to_store_ln280 = muxlogic i9 %j

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln280"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc48.split:9 %store_ln280 = store i9 %j_11, i9 %j

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="128">
<![CDATA[
for.inc48.split:3 %muxLogicCE_to_receive_fifo_1_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_receive_fifo_1_read"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>FIFO_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="1">
<![CDATA[
for.inc48.split:4 %receive_fifo_1_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %receive_fifo_1

]]></Node>
<StgValue><ssdm name="receive_fifo_1_read"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0">
<![CDATA[
for.inc51.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc48.split:0 %specpipeline_ln281 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_26

]]></Node>
<StgValue><ssdm name="specpipeline_ln281"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc48.split:1 %speclooptripcount_ln280 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln280"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc48.split:2 %specloopname_ln280 = specloopname void @_ssdm_op_SpecLoopName, void @empty_47

]]></Node>
<StgValue><ssdm name="specloopname_ln280"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="128">
<![CDATA[
for.inc48.split:5 %muxLogicData_to_write_ln283 = muxlogic i128 %receive_fifo_1_read

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln283"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc48.split:6 %write_ln283 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %send_fifo_1, i128 %receive_fifo_1_read

]]></Node>
<StgValue><ssdm name="write_ln283"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
for.inc48.split:10 %br_ln280 = br void %for.inc48

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="43" name="receive_fifo_1" dir="0" iftype="3">
<core>FIFO_URAM</core><StgValue><ssdm name="receive_fifo_1"/></StgValue>
</port>
<port id="44" name="send_fifo_1" dir="1" iftype="3">
<core>FIFO_BRAM</core><StgValue><ssdm name="send_fifo_1"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="46" from="StgValue_45" to="j" fromId="45" toId="6">
</dataflow>
<dataflow id="48" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="49" from="send_fifo_1" to="specmemcore_ln0" fromId="44" toId="7">
</dataflow>
<dataflow id="51" from="StgValue_50" to="specmemcore_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="53" from="StgValue_52" to="specmemcore_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="55" from="StgValue_54" to="specmemcore_ln0" fromId="54" toId="7">
</dataflow>
<dataflow id="56" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="47" toId="8">
</dataflow>
<dataflow id="57" from="receive_fifo_1" to="specmemcore_ln0" fromId="43" toId="8">
</dataflow>
<dataflow id="58" from="StgValue_50" to="specmemcore_ln0" fromId="50" toId="8">
</dataflow>
<dataflow id="60" from="StgValue_59" to="specmemcore_ln0" fromId="59" toId="8">
</dataflow>
<dataflow id="61" from="StgValue_54" to="specmemcore_ln0" fromId="54" toId="8">
</dataflow>
<dataflow id="63" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="64" from="send_fifo_1" to="specinterface_ln0" fromId="44" toId="9">
</dataflow>
<dataflow id="66" from="empty_1" to="specinterface_ln0" fromId="65" toId="9">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="69" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="71" from="empty_26" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="72" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="73" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="74" from="empty_26" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="75" from="empty_26" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="76" from="empty_26" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="77" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="78" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="79" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="80" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="81" from="empty_26" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="82" from="empty_26" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="84" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="9">
</dataflow>
<dataflow id="85" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="62" toId="10">
</dataflow>
<dataflow id="87" from="receive_fifo_1" to="specinterface_ln0" fromId="43" toId="10">
</dataflow>
<dataflow id="88" from="empty_1" to="specinterface_ln0" fromId="65" toId="10">
</dataflow>
<dataflow id="89" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="90" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="91" from="empty_26" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="92" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="93" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="94" from="empty_26" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="95" from="empty_26" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="96" from="empty_26" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="97" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="98" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="99" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="100" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="101" from="empty_26" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="102" from="empty_26" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="103" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="10">
</dataflow>
<dataflow id="104" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="106" from="StgValue_105" to="muxLogicData_to_store_ln280" fromId="105" toId="11">
</dataflow>
<dataflow id="107" from="j" to="muxLogicAddr_to_store_ln280" fromId="6" toId="12">
</dataflow>
<dataflow id="108" from="StgValue_105" to="store_ln280" fromId="105" toId="13">
</dataflow>
<dataflow id="109" from="j" to="store_ln280" fromId="6" toId="13">
</dataflow>
<dataflow id="110" from="j" to="MuxLogicAddr_to_j_10" fromId="6" toId="15">
</dataflow>
<dataflow id="111" from="j" to="j_10" fromId="6" toId="16">
</dataflow>
<dataflow id="112" from="j_10" to="j_11" fromId="16" toId="17">
</dataflow>
<dataflow id="114" from="StgValue_113" to="j_11" fromId="113" toId="17">
</dataflow>
<dataflow id="115" from="j_10" to="icmp_ln280" fromId="16" toId="18">
</dataflow>
<dataflow id="117" from="StgValue_116" to="icmp_ln280" fromId="116" toId="18">
</dataflow>
<dataflow id="118" from="icmp_ln280" to="br_ln280" fromId="18" toId="19">
</dataflow>
<dataflow id="119" from="j_11" to="muxLogicData_to_store_ln280" fromId="17" toId="20">
</dataflow>
<dataflow id="120" from="j" to="muxLogicAddr_to_store_ln280" fromId="6" toId="21">
</dataflow>
<dataflow id="121" from="j_11" to="store_ln280" fromId="17" toId="22">
</dataflow>
<dataflow id="122" from="j" to="store_ln280" fromId="6" toId="22">
</dataflow>
<dataflow id="124" from="_ssdm_op_Read.ap_fifo.volatile.i128P0A" to="receive_fifo_1_read" fromId="123" toId="24">
</dataflow>
<dataflow id="125" from="receive_fifo_1" to="receive_fifo_1_read" fromId="43" toId="24">
</dataflow>
<dataflow id="127" from="_ssdm_op_SpecPipeline" to="specpipeline_ln281" fromId="126" toId="25">
</dataflow>
<dataflow id="128" from="StgValue_45" to="specpipeline_ln281" fromId="45" toId="25">
</dataflow>
<dataflow id="129" from="StgValue_67" to="specpipeline_ln281" fromId="67" toId="25">
</dataflow>
<dataflow id="130" from="StgValue_67" to="specpipeline_ln281" fromId="67" toId="25">
</dataflow>
<dataflow id="131" from="StgValue_67" to="specpipeline_ln281" fromId="67" toId="25">
</dataflow>
<dataflow id="132" from="empty_26" to="specpipeline_ln281" fromId="70" toId="25">
</dataflow>
<dataflow id="134" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln280" fromId="133" toId="26">
</dataflow>
<dataflow id="136" from="StgValue_135" to="speclooptripcount_ln280" fromId="135" toId="26">
</dataflow>
<dataflow id="137" from="StgValue_135" to="speclooptripcount_ln280" fromId="135" toId="26">
</dataflow>
<dataflow id="138" from="StgValue_135" to="speclooptripcount_ln280" fromId="135" toId="26">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecLoopName" to="specloopname_ln280" fromId="139" toId="27">
</dataflow>
<dataflow id="142" from="empty_47" to="specloopname_ln280" fromId="141" toId="27">
</dataflow>
<dataflow id="143" from="receive_fifo_1_read" to="muxLogicData_to_write_ln283" fromId="24" toId="28">
</dataflow>
<dataflow id="145" from="_ssdm_op_Write.ap_fifo.volatile.i128P0A" to="write_ln283" fromId="144" toId="29">
</dataflow>
<dataflow id="146" from="send_fifo_1" to="write_ln283" fromId="44" toId="29">
</dataflow>
<dataflow id="147" from="receive_fifo_1_read" to="write_ln283" fromId="24" toId="29">
</dataflow>
<dataflow id="148" from="icmp_ln280" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="149" from="icmp_ln280" to="StgValue_3" fromId="18" toId="3">
</dataflow>
</dataflows>


</stg>
