//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-33191640
// Cuda compilation tools, release 12.2, V12.2.140
// Based on NVVM 7.0.1
//

.version 8.2
.target sm_90
.address_size 64

	// .globl	_Z18clusterHist_kernelPjjjS_j
.global .align 4 .b8 _ZZN4cuda3std3__48__detail21__stronger_order_cudaEiiE7__xform[16] = {3, 0, 0, 0, 4, 0, 0, 0, 4, 0, 0, 0, 3};
.extern .shared .align 16 .b8 smem[];

.visible .entry _Z18clusterHist_kernelPjjjS_j(
	.param .u64 _Z18clusterHist_kernelPjjjS_j_param_0,
	.param .u32 _Z18clusterHist_kernelPjjjS_j_param_1,
	.param .u32 _Z18clusterHist_kernelPjjjS_j_param_2,
	.param .u64 _Z18clusterHist_kernelPjjjS_j_param_3,
	.param .u32 _Z18clusterHist_kernelPjjjS_j_param_4
)
{
	.reg .pred 	%p<11>;
	.reg .b32 	%r<78>;
	.reg .b64 	%rd<25>;


	ld.param.u64 	%rd4, [_Z18clusterHist_kernelPjjjS_j_param_0];
	ld.param.u32 	%r14, [_Z18clusterHist_kernelPjjjS_j_param_1];
	ld.param.u32 	%r15, [_Z18clusterHist_kernelPjjjS_j_param_2];
	ld.param.u64 	%rd5, [_Z18clusterHist_kernelPjjjS_j_param_3];
	ld.param.u32 	%r16, [_Z18clusterHist_kernelPjjjS_j_param_4];
	mov.u32 	%r19, %nctaid.y;
	mov.u32 	%r20, %ctaid.z;
	mov.u32 	%r21, %ctaid.y;
	mad.lo.s32 	%r22, %r19, %r20, %r21;
	mov.u32 	%r1, %nctaid.x;
	mov.u32 	%r23, %ctaid.x;
	mad.lo.s32 	%r24, %r22, %r1, %r23;
	mov.u32 	%r25, %ntid.y;
	mov.u32 	%r2, %ntid.x;
	mul.lo.s32 	%r26, %r2, %r25;
	mov.u32 	%r27, %ntid.z;
	mul.lo.s32 	%r28, %r26, %r27;
	mov.u32 	%r29, %tid.z;
	mov.u32 	%r30, %tid.y;
	mad.lo.s32 	%r31, %r25, %r29, %r30;
	mov.u32 	%r77, %tid.x;
	mad.lo.s32 	%r32, %r31, %r2, %r77;
	mad.lo.s32 	%r76, %r28, %r24, %r32;
	mov.b32 %r33, %cluster_ctarank;
	mov.b32 %r34, %cluster_nctaid.x;
	mov.b32 %r35, %cluster_nctaid.y;
	mov.b32 %r36, %cluster_nctaid.z;
	setp.ge.u32 	%p1, %r77, %r15;
	@%p1 bra 	$L__BB0_3;

	mov.u32 	%r75, %r77;

$L__BB0_2:
	shl.b32 	%r37, %r75, 2;
	mov.u32 	%r38, smem;
	add.s32 	%r39, %r38, %r37;
	mov.u32 	%r40, 0;
	st.shared.u32 	[%r39], %r40;
	add.s32 	%r75, %r75, %r2;
	setp.lt.u32 	%p2, %r75, %r15;
	@%p2 bra 	$L__BB0_2;

$L__BB0_3:
	barrier.cluster.arrive;
	barrier.cluster.wait;
	setp.ge.u32 	%p3, %r76, %r16;
	@%p3 bra 	$L__BB0_6;

	mul.lo.s32 	%r7, %r2, %r1;
	add.s32 	%r8, %r14, -1;
	cvta.to.global.u64 	%rd1, %rd5;

$L__BB0_5:
	mul.wide.s32 	%rd6, %r76, 4;
	add.s64 	%rd7, %rd1, %rd6;
	ld.global.u32 	%r41, [%rd7];
	and.b32  	%r42, %r41, 255;
	setp.lt.u32 	%p4, %r42, %r14;
	selp.b32 	%r43, %r42, %r8, %p4;
	div.u32 	%r44, %r43, %r15;
	mul.lo.s32 	%r45, %r44, %r15;
	sub.s32 	%r46, %r43, %r45;
	mov.u32 	%r47, smem;
	{ .reg .b64 %tmp;
	  cvt.u64.u32 	%tmp, %r47;
	  cvta.shared.u64 	%rd8, %tmp; }
	mapa.u64 	%rd9, %rd8, %r44;
	mul.wide.u32 	%rd10, %r46, 4;
	add.s64 	%rd11, %rd9, %rd10;
	red.add.u32 	[%rd11], 1;
	shr.u32 	%r49, %r41, 8;
	and.b32  	%r50, %r49, 255;
	setp.lt.u32 	%p5, %r50, %r14;
	selp.b32 	%r51, %r50, %r8, %p5;
	div.u32 	%r52, %r51, %r15;
	mul.lo.s32 	%r53, %r52, %r15;
	sub.s32 	%r54, %r51, %r53;
	mapa.u64 	%rd12, %rd8, %r52;
	mul.wide.u32 	%rd13, %r54, 4;
	add.s64 	%rd14, %rd12, %rd13;
	red.add.u32 	[%rd14], 1;
	shr.u32 	%r56, %r41, 16;
	and.b32  	%r57, %r56, 255;
	setp.lt.u32 	%p6, %r57, %r14;
	selp.b32 	%r58, %r57, %r8, %p6;
	div.u32 	%r59, %r58, %r15;
	mul.lo.s32 	%r60, %r59, %r15;
	sub.s32 	%r61, %r58, %r60;
	mapa.u64 	%rd15, %rd8, %r59;
	mul.wide.u32 	%rd16, %r61, 4;
	add.s64 	%rd17, %rd15, %rd16;
	red.add.u32 	[%rd17], 1;
	shr.u32 	%r63, %r41, 24;
	setp.lt.u32 	%p7, %r63, %r14;
	selp.b32 	%r64, %r63, %r8, %p7;
	div.u32 	%r65, %r64, %r15;
	mul.lo.s32 	%r66, %r65, %r15;
	sub.s32 	%r67, %r64, %r66;
	mapa.u64 	%rd18, %rd8, %r65;
	mul.wide.u32 	%rd19, %r67, 4;
	add.s64 	%rd20, %rd18, %rd19;
	red.add.u32 	[%rd20], 1;
	add.s32 	%r76, %r76, %r7;
	setp.lt.u32 	%p8, %r76, %r16;
	@%p8 bra 	$L__BB0_5;

$L__BB0_6:
	barrier.cluster.arrive;
	barrier.cluster.wait;
	mov.b32 %r11, %cluster_ctarank;
	@%p1 bra 	$L__BB0_9;

	cvta.to.global.u64 	%rd2, %rd4;
	mul.lo.s32 	%r69, %r11, %r15;
	cvt.u64.u32 	%rd3, %r69;
	mov.u32 	%r71, smem;

$L__BB0_8:
	cvt.s64.s32 	%rd21, %r77;
	add.s64 	%rd22, %rd21, %rd3;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd2, %rd23;
	shl.b32 	%r70, %r77, 2;
	add.s32 	%r72, %r71, %r70;
	ld.shared.u32 	%r73, [%r72];
	red.global.add.u32 	[%rd24], %r73;
	add.s32 	%r77, %r77, %r2;
	setp.lt.u32 	%p10, %r77, %r15;
	@%p10 bra 	$L__BB0_8;

$L__BB0_9:
	ret;

}

