

================================================================
== Vitis HLS Report for 'Linear_layer_qkv_Pipeline_l_bias_i1_l_j1'
================================================================
* Date:           Sun Sep  3 07:19:45 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.098 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9220|     9220|  92.200 us|  92.200 us|  9220|  9220|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_bias_i1_l_j1  |     9218|     9218|         4|          1|          1|  9216|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.77>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j1 = alloca i32 1"   --->   Operation 7 'alloca' 'j1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 8 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v244, void @empty_14, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten13"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i1"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %j1"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body55"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i14 %indvar_flatten13" [kernel.cpp:43]   --->   Operation 15 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.20ns)   --->   "%icmp_ln43 = icmp_eq  i14 %indvar_flatten13_load, i14 9216" [kernel.cpp:43]   --->   Operation 17 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.81ns)   --->   "%add_ln43_1 = add i14 %indvar_flatten13_load, i14 1" [kernel.cpp:43]   --->   Operation 18 'add' 'add_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.inc70, void %for.end72.exitStub" [kernel.cpp:43]   --->   Operation 19 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j1_load = load i10 %j1" [kernel.cpp:44]   --->   Operation 20 'load' 'j1_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i1_load = load i4 %i1" [kernel.cpp:43]   --->   Operation 21 'load' 'i1_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.73ns)   --->   "%add_ln43 = add i4 %i1_load, i4 1" [kernel.cpp:43]   --->   Operation 22 'add' 'add_ln43' <Predicate = (!icmp_ln43)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.77ns)   --->   "%icmp_ln44 = icmp_eq  i10 %j1_load, i10 768" [kernel.cpp:44]   --->   Operation 23 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln43)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.68ns)   --->   "%select_ln43 = select i1 %icmp_ln44, i10 0, i10 %j1_load" [kernel.cpp:43]   --->   Operation 24 'select' 'select_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.02ns)   --->   "%select_ln43_1 = select i1 %icmp_ln44, i4 %add_ln43, i4 %i1_load" [kernel.cpp:43]   --->   Operation 25 'select' 'select_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln44 = add i10 %select_ln43, i10 1" [kernel.cpp:44]   --->   Operation 26 'add' 'add_ln44' <Predicate = (!icmp_ln43)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln44 = store i14 %add_ln43_1, i14 %indvar_flatten13" [kernel.cpp:44]   --->   Operation 27 'store' 'store_ln44' <Predicate = (!icmp_ln43)> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln44 = store i4 %select_ln43_1, i4 %i1" [kernel.cpp:44]   --->   Operation 28 'store' 'store_ln44' <Predicate = (!icmp_ln43)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln44 = store i10 %add_ln44, i10 %j1" [kernel.cpp:44]   --->   Operation 29 'store' 'store_ln44' <Predicate = (!icmp_ln43)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.09>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln43_1, i10 0" [kernel.cpp:46]   --->   Operation 30 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln43_1, i8 0" [kernel.cpp:46]   --->   Operation 31 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i12 %tmp_25" [kernel.cpp:46]   --->   Operation 32 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln46 = sub i14 %tmp_s, i14 %zext_ln46" [kernel.cpp:46]   --->   Operation 33 'sub' 'sub_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%j1_cast = zext i10 %select_ln43" [kernel.cpp:43]   --->   Operation 34 'zext' 'j1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i10 %select_ln43" [kernel.cpp:46]   --->   Operation 35 'zext' 'zext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln46 = add i14 %sub_ln46, i14 %zext_ln46_1" [kernel.cpp:46]   --->   Operation 36 'add' 'add_ln46' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i14 %add_ln46" [kernel.cpp:46]   --->   Operation 37 'zext' 'zext_ln46_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%v3_addr = getelementptr i24 %v3, i64 0, i64 %zext_ln46_2" [kernel.cpp:46]   --->   Operation 38 'getelementptr' 'v3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%v244_addr = getelementptr i24 %v244, i64 0, i64 %j1_cast" [kernel.cpp:45]   --->   Operation 39 'getelementptr' 'v244_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (3.25ns)   --->   "%v20_V = load i10 %v244_addr" [kernel.cpp:45]   --->   Operation 40 'load' 'v20_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 41 [2/2] (3.25ns)   --->   "%v21_V = load i14 %v3_addr" [kernel.cpp:46]   --->   Operation 41 'load' 'v21_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>

State 3 <SV = 2> <Delay = 5.56>
ST_3 : Operation 42 [1/2] (3.25ns)   --->   "%v20_V = load i10 %v244_addr" [kernel.cpp:45]   --->   Operation 42 'load' 'v20_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 43 [1/2] (3.25ns)   --->   "%v21_V = load i14 %v3_addr" [kernel.cpp:46]   --->   Operation 43 'load' 'v21_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_3 : Operation 44 [1/1] (2.31ns)   --->   "%v22_V = add i24 %v21_V, i24 %v20_V"   --->   Operation 44 'add' 'v22_V' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_bias_i1_l_j1_str"   --->   Operation 45 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 46 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 47 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [kernel.cpp:44]   --->   Operation 48 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (3.25ns)   --->   "%store_ln48 = store i24 %v22_V, i14 %v3_addr" [kernel.cpp:48]   --->   Operation 49 'store' 'store_ln48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.body55" [kernel.cpp:44]   --->   Operation 50 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.78ns
The critical path consists of the following:
	'alloca' operation ('j1') [3]  (0 ns)
	'load' operation ('j1_load', kernel.cpp:44) on local variable 'j1' [18]  (0 ns)
	'icmp' operation ('icmp_ln44', kernel.cpp:44) [23]  (1.77 ns)
	'select' operation ('select_ln43', kernel.cpp:43) [24]  (0.687 ns)
	'add' operation ('add_ln44', kernel.cpp:44) [42]  (1.73 ns)
	'store' operation ('store_ln44', kernel.cpp:44) of variable 'add_ln44', kernel.cpp:44 on local variable 'j1' [45]  (1.59 ns)

 <State 2>: 7.1ns
The critical path consists of the following:
	'sub' operation ('sub_ln46', kernel.cpp:46) [29]  (0 ns)
	'add' operation ('add_ln46', kernel.cpp:46) [33]  (3.84 ns)
	'getelementptr' operation ('v3_addr', kernel.cpp:46) [35]  (0 ns)
	'load' operation ('v21.V', kernel.cpp:46) on array 'v3' [39]  (3.25 ns)

 <State 3>: 5.57ns
The critical path consists of the following:
	'load' operation ('v20.V', kernel.cpp:45) on array 'v244' [38]  (3.25 ns)
	'add' operation ('v22.V') [40]  (2.31 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln48', kernel.cpp:48) of variable 'v22.V' on array 'v3' [41]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
