<!-- HTML header for doxygen 1.8.14-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>BT AUDIO SDK: _AON_FAST_REG4X_SWR_CORE_TYPE Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
<link href="my_customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="bbpro-h55px.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">BT AUDIO SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,true,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">_AON_FAST_REG4X_SWR_CORE_TYPE Union Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="rtl87x3d_2io_2rtl8763__syson__reg_8h_source.html">rtl8763_syson_reg.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aca0fe5ad0c9d4dc7ef725c94f2c6460b"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union___a_o_n___f_a_s_t___r_e_g4_x___s_w_r___c_o_r_e___t_y_p_e.html#aca0fe5ad0c9d4dc7ef725c94f2c6460b">d16</a></td></tr>
<tr class="separator:aca0fe5ad0c9d4dc7ef725c94f2c6460b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ba15051610d4292452a77437dbe20ac"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6947644d788334163ca136acb263e453"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g4_x___s_w_r___c_o_r_e___t_y_p_e.html#a6947644d788334163ca136acb263e453">RO_AON_SWR_CORE_FPWM1</a>: 1</td></tr>
<tr class="separator:a6947644d788334163ca136acb263e453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a048178ec5cec333e32476b135e524ec8"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g4_x___s_w_r___c_o_r_e___t_y_p_e.html#a048178ec5cec333e32476b135e524ec8">RO_AON_SWR_CORE_FPWM2</a>: 1</td></tr>
<tr class="separator:a048178ec5cec333e32476b135e524ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dad3645685cefc071c59a2c7146bfa9"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g4_x___s_w_r___c_o_r_e___t_y_p_e.html#a8dad3645685cefc071c59a2c7146bfa9">RO_AON_SWR_CORE_POW_PWM1</a>: 1</td></tr>
<tr class="separator:a8dad3645685cefc071c59a2c7146bfa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5971a96e2cf76f529ce0ae1eb8d5346b"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g4_x___s_w_r___c_o_r_e___t_y_p_e.html#a5971a96e2cf76f529ce0ae1eb8d5346b">RO_AON_SWR_CORE_POW_PWM2</a>: 1</td></tr>
<tr class="separator:a5971a96e2cf76f529ce0ae1eb8d5346b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b395034be0e76caf935c1ab2713ceb0"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g4_x___s_w_r___c_o_r_e___t_y_p_e.html#a0b395034be0e76caf935c1ab2713ceb0">RO_AON_SWR_CORE_POW_PFM1</a>: 1</td></tr>
<tr class="separator:a0b395034be0e76caf935c1ab2713ceb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18e346d3e48126fe720fac03e049fbae"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g4_x___s_w_r___c_o_r_e___t_y_p_e.html#a18e346d3e48126fe720fac03e049fbae">RO_AON_SWR_CORE_POW_PFM2</a>: 1</td></tr>
<tr class="separator:a18e346d3e48126fe720fac03e049fbae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c04c04b11d91db1d7fbeed0e73e61a4"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g4_x___s_w_r___c_o_r_e___t_y_p_e.html#a3c04c04b11d91db1d7fbeed0e73e61a4">SWR_CORE_BYPASS_PWM_SSR1</a>: 1</td></tr>
<tr class="separator:a3c04c04b11d91db1d7fbeed0e73e61a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d01eec8db404e2bb8d5ec0b78908b84"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g4_x___s_w_r___c_o_r_e___t_y_p_e.html#a4d01eec8db404e2bb8d5ec0b78908b84">SWR_CORE_BYPASS_PWM_SSR2</a>: 1</td></tr>
<tr class="separator:a4d01eec8db404e2bb8d5ec0b78908b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb58837442009d45d02183289d185c21"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g4_x___s_w_r___c_o_r_e___t_y_p_e.html#aeb58837442009d45d02183289d185c21">SWR_CORE_X4_PWM_COMP_IB_OUT1</a>: 1</td></tr>
<tr class="separator:aeb58837442009d45d02183289d185c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae89aae269578f3463a0ff32ff99868c5"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g4_x___s_w_r___c_o_r_e___t_y_p_e.html#ae89aae269578f3463a0ff32ff99868c5">SWR_CORE_X4_PWM_COMP_IB_OUT2</a>: 1</td></tr>
<tr class="separator:ae89aae269578f3463a0ff32ff99868c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32214e924aa364f1586d449957871c58"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g4_x___s_w_r___c_o_r_e___t_y_p_e.html#a32214e924aa364f1586d449957871c58">SWR_CORE_TUNE_PWM_C1_OUT1</a>: 3</td></tr>
<tr class="separator:a32214e924aa364f1586d449957871c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf3cd33a3d4dc6d5b2d6b223fa6d34f0"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g4_x___s_w_r___c_o_r_e___t_y_p_e.html#acf3cd33a3d4dc6d5b2d6b223fa6d34f0">SWR_CORE_TUNE_PWM_C2_OUT1</a>: 3</td></tr>
<tr class="separator:acf3cd33a3d4dc6d5b2d6b223fa6d34f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ba15051610d4292452a77437dbe20ac"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3ba15051610d4292452a77437dbe20ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d5c7967bd8ebdf38660f4cdb084dda4"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6947644d788334163ca136acb263e453"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g4_x___s_w_r___c_o_r_e___t_y_p_e.html#a6947644d788334163ca136acb263e453">RO_AON_SWR_CORE_FPWM1</a>: 1</td></tr>
<tr class="separator:a6947644d788334163ca136acb263e453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a048178ec5cec333e32476b135e524ec8"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g4_x___s_w_r___c_o_r_e___t_y_p_e.html#a048178ec5cec333e32476b135e524ec8">RO_AON_SWR_CORE_FPWM2</a>: 1</td></tr>
<tr class="separator:a048178ec5cec333e32476b135e524ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dad3645685cefc071c59a2c7146bfa9"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g4_x___s_w_r___c_o_r_e___t_y_p_e.html#a8dad3645685cefc071c59a2c7146bfa9">RO_AON_SWR_CORE_POW_PWM1</a>: 1</td></tr>
<tr class="separator:a8dad3645685cefc071c59a2c7146bfa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5971a96e2cf76f529ce0ae1eb8d5346b"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g4_x___s_w_r___c_o_r_e___t_y_p_e.html#a5971a96e2cf76f529ce0ae1eb8d5346b">RO_AON_SWR_CORE_POW_PWM2</a>: 1</td></tr>
<tr class="separator:a5971a96e2cf76f529ce0ae1eb8d5346b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b395034be0e76caf935c1ab2713ceb0"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g4_x___s_w_r___c_o_r_e___t_y_p_e.html#a0b395034be0e76caf935c1ab2713ceb0">RO_AON_SWR_CORE_POW_PFM1</a>: 1</td></tr>
<tr class="separator:a0b395034be0e76caf935c1ab2713ceb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18e346d3e48126fe720fac03e049fbae"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g4_x___s_w_r___c_o_r_e___t_y_p_e.html#a18e346d3e48126fe720fac03e049fbae">RO_AON_SWR_CORE_POW_PFM2</a>: 1</td></tr>
<tr class="separator:a18e346d3e48126fe720fac03e049fbae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c04c04b11d91db1d7fbeed0e73e61a4"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g4_x___s_w_r___c_o_r_e___t_y_p_e.html#a3c04c04b11d91db1d7fbeed0e73e61a4">SWR_CORE_BYPASS_PWM_SSR1</a>: 1</td></tr>
<tr class="separator:a3c04c04b11d91db1d7fbeed0e73e61a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d01eec8db404e2bb8d5ec0b78908b84"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g4_x___s_w_r___c_o_r_e___t_y_p_e.html#a4d01eec8db404e2bb8d5ec0b78908b84">SWR_CORE_BYPASS_PWM_SSR2</a>: 1</td></tr>
<tr class="separator:a4d01eec8db404e2bb8d5ec0b78908b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb58837442009d45d02183289d185c21"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g4_x___s_w_r___c_o_r_e___t_y_p_e.html#aeb58837442009d45d02183289d185c21">SWR_CORE_X4_PWM_COMP_IB_OUT1</a>: 1</td></tr>
<tr class="separator:aeb58837442009d45d02183289d185c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae89aae269578f3463a0ff32ff99868c5"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g4_x___s_w_r___c_o_r_e___t_y_p_e.html#ae89aae269578f3463a0ff32ff99868c5">SWR_CORE_X4_PWM_COMP_IB_OUT2</a>: 1</td></tr>
<tr class="separator:ae89aae269578f3463a0ff32ff99868c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32214e924aa364f1586d449957871c58"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g4_x___s_w_r___c_o_r_e___t_y_p_e.html#a32214e924aa364f1586d449957871c58">SWR_CORE_TUNE_PWM_C1_OUT1</a>: 3</td></tr>
<tr class="separator:a32214e924aa364f1586d449957871c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf3cd33a3d4dc6d5b2d6b223fa6d34f0"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g4_x___s_w_r___c_o_r_e___t_y_p_e.html#acf3cd33a3d4dc6d5b2d6b223fa6d34f0">SWR_CORE_TUNE_PWM_C2_OUT1</a>: 3</td></tr>
<tr class="separator:acf3cd33a3d4dc6d5b2d6b223fa6d34f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d5c7967bd8ebdf38660f4cdb084dda4"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4d5c7967bd8ebdf38660f4cdb084dda4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae151f31782bcf711cd6b1dfab808786b"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:acbce75cfb64397415ff39c323b876c7a"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g4_x___s_w_r___c_o_r_e___t_y_p_e.html#acbce75cfb64397415ff39c323b876c7a">SWR_CORE_TUNE_PWM_C2</a>: 3</td></tr>
<tr class="separator:acbce75cfb64397415ff39c323b876c7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2ab622d24df55ac7507082042ea1c90"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g4_x___s_w_r___c_o_r_e___t_y_p_e.html#aa2ab622d24df55ac7507082042ea1c90">SWR_CORE_BYPASS_PWM_RoughSS</a>: 1</td></tr>
<tr class="separator:aa2ab622d24df55ac7507082042ea1c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c828995f04f0cd5261e8355c942ac21"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g4_x___s_w_r___c_o_r_e___t_y_p_e.html#a4c828995f04f0cd5261e8355c942ac21">SWR_CORE_TUNE_PWM_RoughSS</a>: 2</td></tr>
<tr class="separator:a4c828995f04f0cd5261e8355c942ac21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fc17f99aa57fb185c5655d1bdfaa156"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g4_x___s_w_r___c_o_r_e___t_y_p_e.html#a6fc17f99aa57fb185c5655d1bdfaa156">SWR_CORE_TUNE_PWM_VCL</a>: 3</td></tr>
<tr class="separator:a6fc17f99aa57fb185c5655d1bdfaa156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeae625fe375e63ae3d42ea6271e9d7f9"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g4_x___s_w_r___c_o_r_e___t_y_p_e.html#aeae625fe375e63ae3d42ea6271e9d7f9">SWR_CORE_TUNE_PWM_VCH</a>: 3</td></tr>
<tr class="separator:aeae625fe375e63ae3d42ea6271e9d7f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d3e46cc3032f9de9ef39cdccbedfbbd"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g4_x___s_w_r___c_o_r_e___t_y_p_e.html#a1d3e46cc3032f9de9ef39cdccbedfbbd">SWR_CORE_BYPASS_PWM_SSR</a>: 1</td></tr>
<tr class="separator:a1d3e46cc3032f9de9ef39cdccbedfbbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae88d680dac278f44013af5d520853d63"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g4_x___s_w_r___c_o_r_e___t_y_p_e.html#ae88d680dac278f44013af5d520853d63">SWR_CORE_X4_PWM_COMP_IB</a>: 1</td></tr>
<tr class="separator:ae88d680dac278f44013af5d520853d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e100110051bb9ef0f1d75e92d77849d"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g4_x___s_w_r___c_o_r_e___t_y_p_e.html#a6e100110051bb9ef0f1d75e92d77849d">SWR_CORE_REG4X_DUMMY14</a>: 1</td></tr>
<tr class="separator:a6e100110051bb9ef0f1d75e92d77849d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7a1e4d4eea5cb88588ccdf6c1474629"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g4_x___s_w_r___c_o_r_e___t_y_p_e.html#ab7a1e4d4eea5cb88588ccdf6c1474629">SWR_CORE_POW_PWM_CLP</a>: 1</td></tr>
<tr class="separator:ab7a1e4d4eea5cb88588ccdf6c1474629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae151f31782bcf711cd6b1dfab808786b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae151f31782bcf711cd6b1dfab808786b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="aca0fe5ad0c9d4dc7ef725c94f2c6460b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca0fe5ad0c9d4dc7ef725c94f2c6460b">&#9670;&nbsp;</a></span>d16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t d16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6947644d788334163ca136acb263e453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6947644d788334163ca136acb263e453">&#9670;&nbsp;</a></span>RO_AON_SWR_CORE_FPWM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RO_AON_SWR_CORE_FPWM1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a048178ec5cec333e32476b135e524ec8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a048178ec5cec333e32476b135e524ec8">&#9670;&nbsp;</a></span>RO_AON_SWR_CORE_FPWM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RO_AON_SWR_CORE_FPWM2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8dad3645685cefc071c59a2c7146bfa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dad3645685cefc071c59a2c7146bfa9">&#9670;&nbsp;</a></span>RO_AON_SWR_CORE_POW_PWM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RO_AON_SWR_CORE_POW_PWM1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5971a96e2cf76f529ce0ae1eb8d5346b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5971a96e2cf76f529ce0ae1eb8d5346b">&#9670;&nbsp;</a></span>RO_AON_SWR_CORE_POW_PWM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RO_AON_SWR_CORE_POW_PWM2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b395034be0e76caf935c1ab2713ceb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b395034be0e76caf935c1ab2713ceb0">&#9670;&nbsp;</a></span>RO_AON_SWR_CORE_POW_PFM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RO_AON_SWR_CORE_POW_PFM1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18e346d3e48126fe720fac03e049fbae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18e346d3e48126fe720fac03e049fbae">&#9670;&nbsp;</a></span>RO_AON_SWR_CORE_POW_PFM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RO_AON_SWR_CORE_POW_PFM2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c04c04b11d91db1d7fbeed0e73e61a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c04c04b11d91db1d7fbeed0e73e61a4">&#9670;&nbsp;</a></span>SWR_CORE_BYPASS_PWM_SSR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_BYPASS_PWM_SSR1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d01eec8db404e2bb8d5ec0b78908b84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d01eec8db404e2bb8d5ec0b78908b84">&#9670;&nbsp;</a></span>SWR_CORE_BYPASS_PWM_SSR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_BYPASS_PWM_SSR2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb58837442009d45d02183289d185c21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb58837442009d45d02183289d185c21">&#9670;&nbsp;</a></span>SWR_CORE_X4_PWM_COMP_IB_OUT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_X4_PWM_COMP_IB_OUT1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae89aae269578f3463a0ff32ff99868c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae89aae269578f3463a0ff32ff99868c5">&#9670;&nbsp;</a></span>SWR_CORE_X4_PWM_COMP_IB_OUT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_X4_PWM_COMP_IB_OUT2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32214e924aa364f1586d449957871c58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32214e924aa364f1586d449957871c58">&#9670;&nbsp;</a></span>SWR_CORE_TUNE_PWM_C1_OUT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_TUNE_PWM_C1_OUT1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf3cd33a3d4dc6d5b2d6b223fa6d34f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf3cd33a3d4dc6d5b2d6b223fa6d34f0">&#9670;&nbsp;</a></span>SWR_CORE_TUNE_PWM_C2_OUT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_TUNE_PWM_C2_OUT1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ba15051610d4292452a77437dbe20ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ba15051610d4292452a77437dbe20ac">&#9670;&nbsp;</a></span>@1516</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d5c7967bd8ebdf38660f4cdb084dda4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d5c7967bd8ebdf38660f4cdb084dda4">&#9670;&nbsp;</a></span>@3650</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbce75cfb64397415ff39c323b876c7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbce75cfb64397415ff39c323b876c7a">&#9670;&nbsp;</a></span>SWR_CORE_TUNE_PWM_C2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_TUNE_PWM_C2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2ab622d24df55ac7507082042ea1c90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2ab622d24df55ac7507082042ea1c90">&#9670;&nbsp;</a></span>SWR_CORE_BYPASS_PWM_RoughSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_BYPASS_PWM_RoughSS</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c828995f04f0cd5261e8355c942ac21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c828995f04f0cd5261e8355c942ac21">&#9670;&nbsp;</a></span>SWR_CORE_TUNE_PWM_RoughSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_TUNE_PWM_RoughSS</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fc17f99aa57fb185c5655d1bdfaa156"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fc17f99aa57fb185c5655d1bdfaa156">&#9670;&nbsp;</a></span>SWR_CORE_TUNE_PWM_VCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_TUNE_PWM_VCL</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeae625fe375e63ae3d42ea6271e9d7f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeae625fe375e63ae3d42ea6271e9d7f9">&#9670;&nbsp;</a></span>SWR_CORE_TUNE_PWM_VCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_TUNE_PWM_VCH</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d3e46cc3032f9de9ef39cdccbedfbbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d3e46cc3032f9de9ef39cdccbedfbbd">&#9670;&nbsp;</a></span>SWR_CORE_BYPASS_PWM_SSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_BYPASS_PWM_SSR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae88d680dac278f44013af5d520853d63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae88d680dac278f44013af5d520853d63">&#9670;&nbsp;</a></span>SWR_CORE_X4_PWM_COMP_IB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_X4_PWM_COMP_IB</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e100110051bb9ef0f1d75e92d77849d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e100110051bb9ef0f1d75e92d77849d">&#9670;&nbsp;</a></span>SWR_CORE_REG4X_DUMMY14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_REG4X_DUMMY14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7a1e4d4eea5cb88588ccdf6c1474629"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7a1e4d4eea5cb88588ccdf6c1474629">&#9670;&nbsp;</a></span>SWR_CORE_POW_PWM_CLP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_POW_PWM_CLP</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae151f31782bcf711cd6b1dfab808786b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae151f31782bcf711cd6b1dfab808786b">&#9670;&nbsp;</a></span>@4949</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this union was generated from the following files:<ul>
<li>sdk/inc/rtl87x3d/io/<a class="el" href="rtl87x3d_2io_2rtl8763__syson__reg_8h_source.html">rtl8763_syson_reg.h</a></li>
<li>sdk/inc/rtl87x3d/platform/<a class="el" href="rtl87x3d_2platform_2rtl876x__aon__reg_8h_source.html">rtl876x_aon_reg.h</a></li>
</ul>
</div><!-- contents -->

<HR SIZE=5>
<font size="3" color="black">Copyright(c) 2020, <a href=" http://www.realtek.com.tw/"><font size="3" color="#6FB7B7"><b>Realtek Semiconductor Corporation</b></font></a>. All rights reserved.</font> 
