# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../exp6.gen/sources_1/ip/mult_gen/sim/mult_gen.vhd" \

# Do not sort compile order
nosort
