C:/Xilinx92i/verilog/src/glbl.v
F:/ECE/HDL_Design/Projects/Half_Hadder/H_TB.v
