{"Source Block": ["oh/src/mio/hdl/mtx_fifo.v@30:40@HdlIdDef", "   wire [71:0] \t   fifo_packet_out;\n   wire \t   fifo_access_in;\n   wire [71:0] \t   fifo_packet_in;\n   wire [63:0] \t   data_wide;\n   wire [191:0]    packet_wide;   \n   reg [1:0] \t   emesh_cycle;\n   wire [7:0] \t   valid;\n   wire \t   emesh_wait;\n   wire [63:0] \t   fifo_data_in;\n      \n   /*AUTOWIRE*/\n"], "Clone Blocks": [["oh/src/mio/hdl/mtx_fifo.v@29:39", "   wire \t   fifo_access_out;\n   wire [71:0] \t   fifo_packet_out;\n   wire \t   fifo_access_in;\n   wire [71:0] \t   fifo_packet_in;\n   wire [63:0] \t   data_wide;\n   wire [191:0]    packet_wide;   \n   reg [1:0] \t   emesh_cycle;\n   wire [7:0] \t   valid;\n   wire \t   emesh_wait;\n   wire [63:0] \t   fifo_data_in;\n      \n"], ["oh/src/mio/hdl/mtx_fifo.v@28:38", "   //local wires\n   wire \t   fifo_access_out;\n   wire [71:0] \t   fifo_packet_out;\n   wire \t   fifo_access_in;\n   wire [71:0] \t   fifo_packet_in;\n   wire [63:0] \t   data_wide;\n   wire [191:0]    packet_wide;   \n   reg [1:0] \t   emesh_cycle;\n   wire [7:0] \t   valid;\n   wire \t   emesh_wait;\n   wire [63:0] \t   fifo_data_in;\n"], ["oh/src/mio/hdl/mtx_fifo.v@25:35", "    input \t   io_wait // pushback from IO\n    );\n   \n   //local wires\n   wire \t   fifo_access_out;\n   wire [71:0] \t   fifo_packet_out;\n   wire \t   fifo_access_in;\n   wire [71:0] \t   fifo_packet_in;\n   wire [63:0] \t   data_wide;\n   wire [191:0]    packet_wide;   \n   reg [1:0] \t   emesh_cycle;\n"], ["oh/src/mio/hdl/mtx_fifo.v@31:41", "   wire \t   fifo_access_in;\n   wire [71:0] \t   fifo_packet_in;\n   wire [63:0] \t   data_wide;\n   wire [191:0]    packet_wide;   \n   reg [1:0] \t   emesh_cycle;\n   wire [7:0] \t   valid;\n   wire \t   emesh_wait;\n   wire [63:0] \t   fifo_data_in;\n      \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n"], ["oh/src/mio/hdl/mtx_fifo.v@27:37", "   \n   //local wires\n   wire \t   fifo_access_out;\n   wire [71:0] \t   fifo_packet_out;\n   wire \t   fifo_access_in;\n   wire [71:0] \t   fifo_packet_in;\n   wire [63:0] \t   data_wide;\n   wire [191:0]    packet_wide;   \n   reg [1:0] \t   emesh_cycle;\n   wire [7:0] \t   valid;\n   wire \t   emesh_wait;\n"], ["oh/src/mio/hdl/mtx_fifo.v@26:36", "    );\n   \n   //local wires\n   wire \t   fifo_access_out;\n   wire [71:0] \t   fifo_packet_out;\n   wire \t   fifo_access_in;\n   wire [71:0] \t   fifo_packet_in;\n   wire [63:0] \t   data_wide;\n   wire [191:0]    packet_wide;   \n   reg [1:0] \t   emesh_cycle;\n   wire [7:0] \t   valid;\n"], ["oh/src/mio/hdl/mtx_fifo.v@33:43", "   wire [63:0] \t   data_wide;\n   wire [191:0]    packet_wide;   \n   reg [1:0] \t   emesh_cycle;\n   wire [7:0] \t   valid;\n   wire \t   emesh_wait;\n   wire [63:0] \t   fifo_data_in;\n      \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n"], ["oh/src/mio/hdl/mtx_fifo.v@32:42", "   wire [71:0] \t   fifo_packet_in;\n   wire [63:0] \t   data_wide;\n   wire [191:0]    packet_wide;   \n   reg [1:0] \t   emesh_cycle;\n   wire [7:0] \t   valid;\n   wire \t   emesh_wait;\n   wire [63:0] \t   fifo_data_in;\n      \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n"]], "Diff Content": {"Delete": [[35, "   reg [1:0] \t   emesh_cycle;\n"]], "Add": []}}