# hades.models.Design file
#  
[name] ECore
[components]
hades.models.Design ALU 16200 -6600 @N 1001 /home/marcel/studium/WISE1314/Projekt/doc/MK//ALU.hds
hades.models.rtlib.register.RegRE IR 6000 -10800 @N 1001 32 01100011111111111111111111110100_B 1.0E-8 1
hades.models.Design IRdecoder 6000 -7200 @N 1001 /home/marcel/studium/WISE1314/Projekt/doc/MK//irdecoder.hds
hades.models.rtlib.register.RegRE addr 37200 -6600 @N 1001 32 00000000000000000000000000011000_B 1.0E-8 1
hades.models.io.Ipin MemOn 36600 3000 @N 1001 null 1
hades.models.Design jumpunit 22800 -7200 @N 1001 /home/marcel/studium/WISE1314/Projekt/doc/MK//jumpunit.hds
hades.models.io.Ipin clk_man 4800 -15600 @N 1001 null 0
hades.models.rtlib.muxes.TriBuf i9 43200 2400 @N 1001 32 ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ_B 1.0E-8 1
hades.models.Design memory 35400 -1800 @N 1001 /home/marcel/studium/WISE1314/Projekt/doc/MK//ram.hds
hades.models.gates.Mux21 i8 7800 -18000 @N 1001 1.0E-8
hades.models.ecore.ECore i7 15000 -18600 @N 1001
hades.models.rtlib.muxes.TriBuf i6 40800 2400 @N 1001 32 ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ_B 1.0E-8 1
hades.models.io.ClockGen i5 2400 -18600 @N 1001 1.0 0.5 0.0 null
hades.models.string.StringDisplay i15 37200 -15000 @N 1001
hades.models.rtlib.muxes.TriBuf i4 31800 2400 @N 1001 32 ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ_B 1.0E-8 1
hades.models.string.StringDisplay i14 37200 -16200 @N 1001
hades.models.rtlib.muxes.TriBuf i3 29400 2400 @N 1001 32 ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ_B 1.0E-8 1
hades.models.rtlib.muxes.TriBuf i2 27000 2400 @N 1001 32 ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ_B 1.0E-8 1
hades.models.gates.And2 i13 7800 1200 @N 1001 1.0E-8
hades.models.rtlib.io.OpinVector i12 45000 4200 @N 1001 32 1.0E-9 0
hades.models.rtlib.muxes.TriBuf i1 24600 2400 @N 1001 32 ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ_B 1.0E-8 1
hades.models.rtlib.muxes.TriBuf i0 22200 2400 @N 1001 32 ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ_B 1.0E-8 1
hades.models.gates.InvSmall i11 18600 -10200 @XY 1001 5.0E-9
hades.models.io.PowerOnReset i10 4800 -13200 @N 1001 0.005 0.005 null
hades.models.Design PC 30600 -9600 @N 1001 /home/marcel/studium/WISE1314/Projekt/doc/MK//pc.hds
hades.models.io.Ipin clk_sw 8400 -14400 @N 1001 null 0
[end components]
[signals]
hades.signals.SignalStdLogic1164 n39 2 i7 enPc PC enable 2 2 28200 -12600 28200 -5400 2 28200 -5400 30600 -5400 0 
hades.signals.SignalStdLogic1164 n38 2 i7 enReg i11 A 4 2 28800 -12600 28800 -12000 2 28800 -12000 19800 -12000 2 19800 -12000 19800 -10800 2 19800 -10800 18600 -10800 0 
hades.signals.SignalStdLogic1164 n37 2 i7 addrymux0 ALU addrymux0 4 2 18600 -12600 18600 -12000 2 18600 -12000 12600 -12000 2 12600 -12000 12600 3000 2 12600 3000 16200 3000 0 
hades.signals.SignalStdLogic1164 n36 2 i7 addrymux1 ALU addrymux1 4 2 16200 2400 12600 2400 2 12600 2400 12600 -12000 2 12600 -12000 18000 -12000 2 18000 -12000 18000 -12600 0 
hades.signals.SignalStdLogic1164 n35 2 i7 pmux ALU pmux 4 2 19200 -12600 19200 -12000 2 19200 -12000 12600 -12000 2 12600 -12000 12600 1800 2 12600 1800 16200 1800 0 
hades.signals.SignalStdLogic1164 n34 2 i11 Y ALU nWe 3 2 16800 -10800 12600 -10800 2 12600 -10800 12600 -600 2 12600 -600 16200 -600 0 
hades.signals.SignalStdLogic1164 n33 2 i13 Y ALU enableStatus 3 2 11400 2400 12600 2400 2 12600 2400 12600 0 2 12600 0 16200 0 0 
hades.signals.SignalStdLogic1164 n32 2 i7 pcBuf i6 S 6 2 24000 -12600 24000 -12000 2 24000 -12000 21600 -12000 2 21600 -12000 21600 1800 2 21600 1800 40200 1800 2 40200 1800 40200 3000 2 40200 3000 40800 3000 0 
hades.signals.SignalStdLogic1164 n31 2 i7 aluBuf i4 S 6 2 23400 -12600 23400 -12000 2 23400 -12000 21600 -12000 2 21600 -12000 21600 1800 2 21600 1800 31200 1800 2 31200 1800 31200 3000 2 31200 3000 31800 3000 0 
hades.signals.SignalStdLogic1164 n30 2 i7 ryBuf i3 S 6 2 22800 -12600 22800 -12000 2 22800 -12000 21600 -12000 2 21600 -12000 21600 1800 2 21600 1800 28800 1800 2 28800 1800 28800 3000 2 28800 3000 29400 3000 0 
hades.signals.SignalStdLogicVector n49_0 32 12 i9 Y i0 Y i1 Y i2 Y i3 Y i6 Y i4 Y memory data_in IR D i12 A ALU zIn addr D 30 2 35400 -600 33600 -600 2 43800 3600 43800 4200 2 7800 -10800 7800 -11400 2 7800 -11400 4800 -11400 2 4800 -11400 4800 4200 2 22800 3600 22800 4200 2 25200 3600 25200 4200 2 27600 3600 27600 4200 2 30000 3600 30000 4200 2 41400 3600 41400 4200 2 32400 3600 32400 4200 2 16200 -3000 13200 -3000 2 13200 -3000 13200 4200 2 4800 4200 13200 4200 2 32400 4200 30000 4200 2 30000 4200 27600 4200 2 27600 4200 25200 4200 2 13200 4200 22800 4200 2 25200 4200 22800 4200 2 41400 4200 43800 4200 2 41400 4200 43800 4200 2 45000 4200 41400 4200 2 32400 4200 33600 4200 2 41400 4200 33600 4200 2 33600 4200 33600 -600 2 33600 -600 33600 -3600 2 33600 -3600 36000 -3600 2 36000 -3600 36000 -7200 2 36000 -7200 39000 -7200 2 39000 -7200 39000 -6600 10 22800 4200 43800 4200 30000 4200 13200 4200 33600 -600 41400 4200 27600 4200 32400 4200 33600 4200 25200 4200 
hades.signals.SignalStdLogic1164 n29 2 i7 addr14Buf i2 S 6 2 22200 -12600 22200 -12000 2 22200 -12000 21600 -12000 2 21600 -12000 21600 1800 2 21600 1800 26400 1800 2 26400 1800 26400 3000 2 26400 3000 27000 3000 0 
hades.signals.SignalStdLogic1164 n28 2 i7 op2Buf i1 S 4 2 21600 -12600 21600 1800 2 21600 1800 24000 1800 2 24000 1800 24000 3000 2 24000 3000 24600 3000 0 
hades.signals.SignalStdLogic1164 n27 2 i7 addrBuf i0 S 4 2 21000 -12600 21000 -12000 2 21000 -12000 21600 -12000 2 21600 -12000 21600 3000 2 21600 3000 22200 3000 0 
hades.signals.SignalStdLogic1164 n26 2 IRdecoder op2 ALU op2 3 2 16200 1200 12600 1200 2 12600 1200 12600 -3600 2 12600 -3600 10800 -3600 0 
hades.signals.SignalStdLogic1164 n25 3 IRdecoder op1 ALU op1 PC op1 8 2 10800 -4200 12600 -4200 2 12600 -4200 12600 600 2 12600 600 16200 600 2 10800 -4200 12600 -4200 2 12600 -4200 12600 -12000 2 12600 -12000 28200 -12000 2 28200 -12000 28200 -6000 2 28200 -6000 30600 -6000 2 12600 -4200 10800 -4200 
hades.signals.SignalStdLogicVector n24 5 2 IRdecoder jumpOp jumpunit opcode 5 2 10800 -1200 11400 -1200 2 11400 -1200 11400 -7200 2 11400 -7200 22200 -7200 2 22200 -7200 22200 -6600 2 22200 -6600 22800 -6600 0 
hades.signals.SignalStdLogic1164 n23 2 jumpunit result PC jumpunit 3 2 30600 -7200 28200 -7200 2 28200 -7200 28200 -6600 2 28200 -6600 27600 -6600 0 
hades.signals.SignalStdLogicVector n22 24 3 IRdecoder imm24 ALU imm24 PC Imm24 4 2 15600 -1800 16200 -1800 2 10800 -1800 15600 -1800 2 15600 -1800 15600 -9000 2 15600 -9000 30600 -9000 1 15600 -1800 
hades.signals.SignalStdLogicVector n21 32 2 ALU addrOut i0 A 2 2 22800 -600 22800 2400 2 22800 -600 21000 -600 0 
hades.signals.SignalStdLogicVector n20 4 2 IRdecoder source2 ALU addrY 1 2 10800 -4800 16200 -4800 0 
hades.signals.SignalStdLogic1164 n52 3 MemOn Y memory we memory oe 7 2 35400 0 34800 0 2 34800 0 34800 600 2 36600 3000 37200 3000 2 37200 3000 37200 1800 2 37200 1800 34800 1800 2 34800 1800 34800 600 2 34800 600 35400 600 1 34800 600 
hades.signals.SignalStdLogic1164 n51 3 i10 nreset addr NR IR NR 8 2 37200 -4800 36600 -4800 2 36600 -4800 36600 -12000 2 36600 -12000 14400 -12000 2 14400 -12000 14400 -13200 2 14400 -13200 4800 -13200 2 4800 -13200 5400 -13200 2 5400 -13200 5400 -9000 2 5400 -9000 6000 -9000 1 4800 -13200 
hades.signals.SignalStdLogic1164 n50 5 i8 Y addr CLK IR CLK PC clk i7 clk 15 2 37200 -5400 36600 -5400 2 36600 -5400 36600 -12000 2 36600 -12000 14400 -12000 2 14400 -12000 14400 -16800 2 6000 -9600 5400 -9600 2 5400 -9600 5400 -13200 2 5400 -13200 14400 -13200 2 30600 -4800 28200 -4800 2 28200 -4800 28200 -12000 2 28200 -12000 15600 -12000 2 15600 -12000 14400 -12000 2 10200 -16800 14400 -16800 2 15000 -16800 14400 -16800 2 14400 -12000 14400 -13200 2 14400 -16800 14400 -13200 3 14400 -13200 14400 -12000 14400 -16800 
hades.signals.SignalStdLogic1164 n9 2 clk_man Y i8 A0 3 2 4800 -15600 6000 -15600 2 6000 -15600 6000 -16200 2 6000 -16200 7800 -16200 0 
hades.signals.SignalStdLogicVector n8 16 2 IRdecoder imm16 ALU imm16 1 2 16200 -2400 10800 -2400 0 
hades.signals.SignalStdLogicVector n7 32 2 ALU aluOut i4 A 2 2 21000 -3000 32400 -3000 2 32400 -3000 32400 2400 0 
hades.signals.SignalStdLogic1164 n6 2 i5 clk i8 A1 1 2 7800 -17400 4800 -17400 0 
hades.signals.SignalStdLogic1164 n5 2 i7 mmuBuf i9 S 6 2 43200 3000 42600 3000 2 42600 3000 42600 1800 2 42600 1800 21600 1800 2 21600 1800 21600 -12000 2 21600 -12000 33600 -12000 2 33600 -12000 33600 -12600 0 
hades.signals.SignalStdLogic1164 n4 2 ALU V1 jumpunit V 1 2 21000 -4200 22800 -4200 0 
hades.signals.SignalStdLogic1164 n3 2 ALU C1 jumpunit C 1 2 22800 -4800 21000 -4800 0 
hades.signals.SignalStdLogic1164 n2 2 ALU N1 jumpunit N 1 2 21000 -5400 22800 -5400 0 
hades.signals.SignalStdLogic1164 n1 2 ALU Z1 jumpunit Z 1 2 22800 -6000 21000 -6000 0 
hades.signals.SignalStdLogicVector n0 32 2 IR Q IRdecoder IR 4 2 7800 -8400 7800 -7800 2 7800 -7800 5400 -7800 2 5400 -7800 5400 -6600 2 5400 -6600 6000 -6600 0 
hades.signals.SignalStdLogicVector n19 4 2 IRdecoder source ALU addrX 1 2 16200 -5400 10800 -5400 0 
hades.signals.SignalStdLogicVector n18 32 3 ALU ryOut PC RegY i3 A 4 2 30600 -8400 30000 -8400 2 30000 -2400 30000 2400 2 30000 -8400 30000 -2400 2 30000 -2400 21000 -2400 1 30000 -2400 
hades.signals.SignalStdLogicVector n17 4 2 IRdecoder dest ALU addrZ 3 2 10800 -6000 14400 -6000 2 14400 -6000 14400 -4200 2 14400 -4200 16200 -4200 0 
hades.signals.SignalStdLogic1164 n49 2 i7 enMMU addr ENA 4 2 33000 -12600 33000 -12000 2 33000 -12000 36600 -12000 2 36600 -12000 36600 -6000 2 36600 -6000 37200 -6000 0 
hades.signals.SignalStdLogicVector n16 7 2 IRdecoder prefix i7 addr 3 2 10800 -600 12000 -600 2 12000 -600 12000 -16200 2 12000 -16200 15000 -16200 0 
hades.signals.SignalStdLogicVector n48 32 2 addr Q memory addr 4 2 39000 -4200 39000 -2400 2 39000 -2400 34800 -2400 2 34800 -2400 34800 -1200 2 34800 -1200 35400 -1200 0 
hades.signals.SignalStdLogicVector n15 4 2 IRdecoder aluop ALU aluop 3 2 16200 -3600 15000 -3600 2 15000 -3600 15000 -6600 2 15000 -6600 10800 -6600 0 
hades.signals.SignalStdLogicVector n47 32 3 PC out i6 A ALU PC 6 2 41400 2400 41400 -9000 2 35400 -9000 41400 -9000 2 13800 -10200 41400 -10200 2 41400 -10200 41400 -9000 2 13800 -10200 13800 -1200 2 16200 -1200 13800 -1200 1 41400 -9000 
hades.signals.SignalStdLogic1164 n14 2 i7 enIr IR ENA 4 2 6000 -10200 5400 -10200 2 5400 -10200 5400 -12000 2 5400 -12000 27600 -12000 2 27600 -12000 27600 -12600 0 
hades.signals.SignalStdLogicVector n46 32 2 memory data_out i9 A 2 2 43800 2400 43800 -1200 2 43800 -1200 40200 -1200 0 
hades.signals.SignalStdLogic1164 n13 2 clk_sw Y i8 S 2 2 8400 -14400 9000 -14400 2 9000 -14400 9000 -15600 0 
hades.models.string.StringSignal n45 2 i7 State i14 A 4 2 37200 -16200 36600 -16200 2 36600 -16200 36600 -12000 2 36600 -12000 34800 -12000 2 34800 -12000 34800 -12600 0 
hades.models.string.StringSignal n44 2 i7 Substate i15 A 4 2 37200 -15000 36600 -15000 2 36600 -15000 36600 -12000 2 36600 -12000 35400 -12000 2 35400 -12000 35400 -12600 0 
hades.signals.SignalStdLogicVector n11 32 2 ALU op2Out i1 A 2 2 25200 2400 25200 -1200 2 25200 -1200 21000 -1200 0 
hades.signals.SignalStdLogic1164 n43 2 i7 enSup i13 A 6 2 30600 -12600 30600 -12000 2 30600 -12000 12600 -12000 2 12600 -12000 12600 600 2 12600 600 7200 600 2 7200 600 7200 1800 2 7200 1800 7800 1800 0 
hades.signals.SignalStdLogicVector n10 32 2 ALU addr14Out i2 A 2 2 21000 -1800 27600 -1800 2 27600 -1800 27600 2400 0 
hades.signals.SignalStdLogic1164 n42 2 IRdecoder sUp i13 B 5 2 7800 3000 7200 3000 2 7200 3000 7200 600 2 7200 600 12600 600 2 12600 600 12600 -3000 2 12600 -3000 10800 -3000 0 
hades.signals.SignalStdLogic1164 n41 2 i7 enCall PC cpucall 4 2 30000 -12600 30000 -12000 2 30000 -12000 28200 -12000 2 28200 -12000 28200 -6600 2 28200 -6600 30600 -6600 0 
hades.signals.SignalStdLogic1164 n40 2 i7 enJump PC cpuJump 4 2 29400 -12600 29400 -12000 2 29400 -12000 28200 -12000 2 28200 -12000 28200 -7800 2 28200 -7800 30600 -7800 0 
[end signals]
[end]
