library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity tb_counter_control is
-- Testbench SΤ癸~撼s钡梆
end tb_counter_control;

architecture behavioral of tb_counter_control is
    -- じン脓i
    component counter_control
        port(
            clk         : in  std_logic;
            rst         : in  std_logic;
            mode        : in  std_logic;
            upper_limit1 : in unsigned(3 downto 0);
            lower_limit1 : in unsigned(3 downto 0);
            upper_limit2 : in unsigned(3 downto 0);
            lower_limit2 : in unsigned(3 downto 0);
            counter1    : out unsigned(3 downto 0);
            counter2    : out unsigned(3 downto 0)
        );
    end component;

    -- 代刚T腹脓i
    signal clk         : std_logic := '0';
    signal rst         : std_logic := '0';
    signal mode        : std_logic := '1';  -- w][计家Α
    signal upper_limit1 : unsigned(3 downto 0) := "1111"; -- p计竟1W
    signal lower_limit1 : unsigned(3 downto 0) := "0001"; -- p计竟1U
    signal upper_limit2 : unsigned(3 downto 0) := "0110"; -- p计竟2W
    signal lower_limit2 : unsigned(3 downto 0) := "0010"; -- p计竟2U
    signal counter1    : unsigned(3 downto 0);
    signal counter2    : unsigned(3 downto 0);

    -- 莎撺挺āGC10 ns ち传@Ω
    constant clk_period : time := 10 ns;

begin
    -- ㄒてp计竟じン
    uut: counter_control
        port map(
            clk         => clk,
            rst         => rst,
            mode        => mode,
            upper_limit1 => upper_limit1,
            lower_limit1 => lower_limit1,
            upper_limit2 => upper_limit2,
            lower_limit2 => lower_limit2,
            counter1    => counter1,
            counter2    => counter2
        );

    -- 莎撺挺ǖ{
    clk_process: process
    begin
        while true loop
            clk <= '0';
            wait for clk_period / 2;
            clk <= '1';
            wait for clk_period / 2;
        end loop;
    end process;

    -- 代刚y{
    test_process: process
    begin
        -- 飑l]
        rst <= '1';  -- ぃ]
        wait for 20 ns;
        rst <= '0';  -- ]币笆
        wait for 20 ns;
        rst <= '1';  -- 睦癍]

        -- 飑lて家Α哎[计家Α
       mode <= '1'; -- ]w哎[计家Α

-- 单100 nsAち传齑罴萍姚
       wait for 120 ns;
       mode <= '0'; -- э按罴萍姚

-- A单100 nsAち^[计家Α
      wait for 120 ns;
      mode <= '1';


        -- 挡艏依
        wait;
    end process;
end behavioral;

