
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011641                       # Number of seconds simulated
sim_ticks                                 11641387500                       # Number of ticks simulated
final_tick                                11641387500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 108442                       # Simulator instruction rate (inst/s)
host_op_rate                                   217851                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              102731945                       # Simulator tick rate (ticks/s)
host_mem_usage                                 447988                       # Number of bytes of host memory used
host_seconds                                   113.32                       # Real time elapsed on the host
sim_insts                                    12288481                       # Number of instructions simulated
sim_ops                                      24686447                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11641387500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          91072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       33829888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           33920960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        91072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         91072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       737536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          737536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          528592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              530015                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        11524                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              11524                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           7823122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2906001368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2913824490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      7823122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7823122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       63354647                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             63354647                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       63354647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          7823122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2906001368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2977179138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6326.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1379.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    519668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001258367250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          381                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          381                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1041790                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5957                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      530016                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      12435                       # Number of write requests accepted
system.mem_ctrls.readBursts                    530016                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    12435                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               33347008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  574016                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  403264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                33921024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               795840                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   8969                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6109                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             78989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             74760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            110127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            81995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            95104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            41785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               94                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              165                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   11641383000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                530016                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                12435                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  155394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  157792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  127767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   80055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        40453                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    834.273453                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   700.033184                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   321.882560                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1839      4.55%      4.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2637      6.52%     11.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1467      3.63%     14.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1448      3.58%     18.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1493      3.69%     21.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1392      3.44%     25.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1376      3.40%     28.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1352      3.34%     32.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        27449     67.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        40453                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          381                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1367.551181                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    239.316507                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1452.676695                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           195     51.18%     51.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            5      1.31%     52.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.52%     53.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.26%     53.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.26%     53.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.26%     53.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.26%     54.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.26%     54.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.26%     54.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.26%     54.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.52%     55.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.52%     55.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            4      1.05%     56.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559           10      2.62%     59.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687           10      2.62%     62.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815           30      7.87%     70.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943           27      7.09%     77.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           11      2.89%     80.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           51     13.39%     93.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327           15      3.94%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            9      2.36%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           381                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          381                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.538058                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.513478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.924375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              280     73.49%     73.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      1.05%     74.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               93     24.41%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.52%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.26%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           381                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        88256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     33258752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       403264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 7581226.894130961969                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2856940549.397569656372                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 34640544.350920371711                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1424                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       528592                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        12435                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     54546000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  16108486250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 288415467250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38304.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30474.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  23193845.38                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   6393401000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             16163032250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2605235000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12270.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31020.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2864.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        34.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2913.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     68.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.56                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   481368                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5519                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.24                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      21460.71                       # Average gap between requests
system.mem_ctrls.pageHitRate                    92.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 72885120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 38712795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               711122580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               26000820                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         910896480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1210026780                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             22855680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      3877369710                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       126500160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         26874180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             7023417885                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            603.314501                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           8927638250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     10891000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     385320000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     95482250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    329652750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2317464250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   8502577250                       # Time in different power states
system.mem_ctrls_1.actEnergy                215999280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                114806340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              3009145860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                6890400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         911511120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3033325110                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             18411360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2173869420                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        31372320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         24950700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             9540287190                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            819.514615                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           4941600500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      6319000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     385580000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     92443250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     81692250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    6307888000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   4767465000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  11641387500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  570451                       # Number of BP lookups
system.cpu.branchPred.condPredicted            570451                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             18279                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               462738                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   92309                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                559                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          462738                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             296263                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           166475                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3986                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  11641387500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     6803280                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      500225                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1231                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           166                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  11641387500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  11641387500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1131519                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           279                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     11641387500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         23282776                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1185099                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12784062                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      570451                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             388572                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      21993609                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   37052                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  142                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           917                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          506                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1131350                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2830                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           23198828                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.109016                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.626592                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 19281483     83.11%     83.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    93619      0.40%     83.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   334354      1.44%     84.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   139872      0.60%     85.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   346905      1.50%     87.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   123082      0.53%     87.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   186387      0.80%     88.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   120424      0.52%     88.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2572702     11.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             23198828                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.024501                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.549078                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   993037                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              18803770                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2160469                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1223026                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  18526                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               25241111                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  18526                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1465586                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                11858235                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6947                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2792010                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               7057524                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               25135309                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3758                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3026145                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                4797477                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 193683                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            27796177                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              52832662                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19055190                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          24731555                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              27263973                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   532204                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                151                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            111                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7431371                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5085183                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              505649                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            193657                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            56088                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   25058753                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 226                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  26575006                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4712                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          372531                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       600768                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            162                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      23198828                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.145532                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.061003                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            15935802     68.69%     68.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1171520      5.05%     73.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1495019      6.44%     80.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1137211      4.90%     85.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1219148      5.26%     90.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              746608      3.22%     93.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              590653      2.55%     96.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              374671      1.62%     97.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              528196      2.28%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        23198828                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   22606      2.73%      2.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  8196      0.99%      3.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      3.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      3.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   2986      0.36%      4.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      4.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     19      0.00%      4.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                148480     17.91%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     21.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            245389     29.60%     51.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     51.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     51.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     51.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     51.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     51.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            41098      4.96%     56.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     56.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     56.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     56.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     56.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     56.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     56.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     56.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     56.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     56.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     56.54% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1964      0.24%     56.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1124      0.14%     56.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            357175     43.08%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               87      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             15580      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7572504     28.49%     28.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40075      0.15%     28.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1630      0.01%     28.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4282567     16.12%     44.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     44.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     44.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     44.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     44.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     44.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     44.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     44.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  712      0.00%     44.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     44.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81684      0.31%     45.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     45.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1793      0.01%     45.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2960971     11.14%     56.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     56.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     56.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                759      0.00%     56.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     56.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     56.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2310001      8.69%     64.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           30025      0.11%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2080005      7.83%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               857763      3.23%     76.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              350491      1.32%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         5837550     21.97%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         150832      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               26575006                       # Type of FU issued
system.cpu.iq.rate                           1.141402                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      829125                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.031199                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           35661124                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6626716                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6185187                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            41521553                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           18804928                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     18691950                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6226223                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                21162328                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           438222                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        92064                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          140                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        11075                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10011                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       1644173                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  18526                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 7745126                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               2232928                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            25058979                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              3177                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5085183                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               505649                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                146                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 185509                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               1926813                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            140                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          12881                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7644                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                20525                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              26534599                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               6668830                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             40407                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      7169049                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   524480                       # Number of branches executed
system.cpu.iew.exec_stores                     500219                       # Number of stores executed
system.cpu.iew.exec_rate                     1.139666                       # Inst execution rate
system.cpu.iew.wb_sent                       24882031                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      24877137                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  14504280                       # num instructions producing a value
system.cpu.iew.wb_consumers                  23951977                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.068478                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.605557                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          373312                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             18412                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     23139568                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.066850                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.537387                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     18917898     81.76%     81.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       456972      1.97%     83.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       390351      1.69%     85.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       309185      1.34%     86.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       265542      1.15%     87.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       161406      0.70%     88.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        95895      0.41%     89.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       261902      1.13%     90.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2280417      9.86%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     23139568                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12288481                       # Number of instructions committed
system.cpu.commit.committedOps               24686447                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5487693                       # Number of memory references committed
system.cpu.commit.loads                       4993119                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     510551                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   18685366                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10311137                       # Number of committed integer instructions.
system.cpu.commit.function_calls                90884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        12144      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7401573     29.98%     30.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40055      0.16%     30.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.01%     30.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4280154     17.34%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           80746      0.33%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2960724     11.99%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2310000      9.36%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        30000      0.12%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2080000      8.43%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          821881      3.33%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         344092      1.39%     82.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4171238     16.90%     99.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       150482      0.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          24686447                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2280417                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     45918910                       # The number of ROB reads
system.cpu.rob.rob_writes                    50179176                       # The number of ROB writes
system.cpu.timesIdled                             848                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           83948                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12288481                       # Number of Instructions Simulated
system.cpu.committedOps                      24686447                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.894683                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.894683                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.527793                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.527793                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 21898572                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5344878                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  24714902                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 18540699                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2175515                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3599764                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 8206843                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11641387500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.737034                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4671445                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            528336                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.841807                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.737034                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998973                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998973                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10972976                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10972976                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11641387500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      3655859                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3655859                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       491460                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         491460                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      4147319                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4147319                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4147319                       # number of overall hits
system.cpu.dcache.overall_hits::total         4147319                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1071755                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1071755                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         3118                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3118                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data      1074873                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1074873                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1074873                       # number of overall misses
system.cpu.dcache.overall_misses::total       1074873                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  58303845000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  58303845000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    193238927                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    193238927                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  58497083927                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  58497083927                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  58497083927                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  58497083927                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4727614                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4727614                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5222192                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5222192                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5222192                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5222192                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.226701                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.226701                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006304                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006304                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.205828                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.205828                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.205828                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.205828                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54400.348027                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54400.348027                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61975.281270                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61975.281270                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54422.321453                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54422.321453                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54422.321453                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54422.321453                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     10566648                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1038                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            276408                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              10                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.228445                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   103.800000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        11524                       # number of writebacks
system.cpu.dcache.writebacks::total             11524                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       545688                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       545688                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          593                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          593                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       546281                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       546281                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       546281                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       546281                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       526067                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       526067                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2525                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2525                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       528592                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       528592                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       528592                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       528592                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  32612193500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  32612193500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    160009497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    160009497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  32772202997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32772202997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  32772202997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  32772202997                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.111275                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.111275                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005105                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005105                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.101220                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.101220                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.101220                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.101220                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61992.471491                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61992.471491                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63370.097822                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63370.097822                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61999.052193                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61999.052193                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61999.052193                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61999.052193                       # average overall mshr miss latency
system.cpu.dcache.replacements                 528336                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11641387500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.741475                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              289434                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               912                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            317.361842                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.741475                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995589                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995589                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          187                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2264124                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2264124                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11641387500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1129475                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1129475                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1129475                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1129475                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1129475                       # number of overall hits
system.cpu.icache.overall_hits::total         1129475                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1875                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1875                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1875                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1875                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1875                       # number of overall misses
system.cpu.icache.overall_misses::total          1875                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    123781000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    123781000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    123781000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    123781000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    123781000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    123781000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1131350                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1131350                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1131350                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1131350                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1131350                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1131350                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001657                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001657                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001657                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001657                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001657                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001657                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66016.533333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66016.533333                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66016.533333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66016.533333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66016.533333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66016.533333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    15.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          912                       # number of writebacks
system.cpu.icache.writebacks::total               912                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          450                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          450                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          450                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          450                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          450                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          450                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1425                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1425                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1425                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1425                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1425                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1425                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    100199000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    100199000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    100199000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    100199000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    100199000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    100199000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001260                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001260                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001260                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001260                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001260                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001260                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70315.087719                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70315.087719                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70315.087719                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70315.087719                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70315.087719                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70315.087719                       # average overall mshr miss latency
system.cpu.icache.replacements                    912                       # number of replacements
system.membus.snoop_filter.tot_requests       1059265                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       529248                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  11641387500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             527491                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        11524                       # Transaction distribution
system.membus.trans_dist::WritebackClean          912                       # Transaction distribution
system.membus.trans_dist::CleanEvict           516812                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2525                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2525                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1425                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        526067                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1585520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1585520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1589280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       149440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       149440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     34567424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     34567424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34716864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            530017                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000017                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004121                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  530008    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       9      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              530017                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1192262000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              10.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7571496                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy         2746161249                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             23.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
