
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.12-s087_1, built Mon Nov 11 17:32:01 PST 2019
Options:	
Date:		Wed May  8 21:20:41 2024
Host:		islabx5 (x86_64 w/Linux 2.6.32-642.el6.x86_64) (6cores*24cpus*Intel(R) Xeon(R) CPU E5-2630 0 @ 2.30GHz 15360KB)
OS:		CentOS release 6.8 (Final)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lef/tsmc18_6lm_cic.lef ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lef/tpb973gv_6lm.lef ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lef/tpz973gv_6lm_cic.lef ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lef/antenna.lef ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lef/tsmc18_6lm_antenna_cic.lef}
<CMD> set init_verilog CONV_scan.v
<CMD> set init_mmmc_file mmmc.view
<CMD> set init_io_file CONV.io
<CMD> set init_top_cell CHIP
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=05/08 21:22:25, mem=527.3M)
#% End Load MMMC data ... (date=05/08 21:22:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=527.5M, current mem=527.5M)
RC_corner

Loading LEF file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lef/tsmc18_6lm_cic.lef ...
Set DBUPerIGU to M2 pitch 1320.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lef/tsmc18_6lm_cic.lef at line 65026.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lef/tsmc18_6lm_cic.lef at line 65026.

Loading LEF file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lef/tpb973gv_6lm.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lef/tpb973gv_6lm.lef at line 103.

Loading LEF file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lef/tpz973gv_6lm_cic.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lef/tpz973gv_6lm_cic.lef at line 12794.

Loading LEF file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lef/antenna.lef ...
**WARN: (IMPLF-58):	MACRO 'PCI33DGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'PCI33SDGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'PCI66DGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'PCI66SDGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'PDB02DGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'PDB02SDGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'PDB04DGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'PDB04SDGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'PDB08DGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'PDB08SDGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'PDB12DGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'PDB12SDGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'PDB16DGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'PDB16SDGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'PDB24DGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'PDB24SDGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'PDD02DGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'PDD02SDGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'PDD04DGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'PDD04SDGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lef/antenna.lef at line 1836.

Loading LEF file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lef/tsmc18_6lm_antenna_cic.lef ...
**WARN: (IMPLF-119):	LAYER 'METAL1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'VIA12' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'METAL2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'VIA23' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'METAL3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'VIA34' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'METAL4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'VIA45' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'METAL5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
WARNING (LEFPARS-2002): NAMESCASESENSITIVE is a required statement on LEF file with version 5.5 and earlier.
Without NAMESCASESENSITIVE defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lef/tsmc18_6lm_antenna_cic.lef at line 7769.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lef/tsmc18_6lm_antenna_cic.lef at line 7769.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lef/tsmc18_6lm_antenna_cic.lef at line 7769.
**WARN: (IMPLF-61):	596 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Wed May  8 21:22:26 2024
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
Type 'man IMPPP-557' for more detail.
viaInitial ends at Wed May  8 21:22:26 2024

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from mmmc.view
Reading lib_max timing library '/opt/Design_kit/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lib/slow.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /opt/Design_kit/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lib/slow.lib)
Read 470 cells in library 'slow' 
Reading lib_max timing library '/opt/Design_kit/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lib/tpz973gvwc.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS3DGZ'. The cell will only be used for analysis. (File /opt/Design_kit/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lib/tpz973gvwc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS2DGZ'. The cell will only be used for analysis. (File /opt/Design_kit/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lib/tpz973gvwc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS2ANA'. The cell will only be used for analysis. (File /opt/Design_kit/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lib/tpz973gvwc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /opt/Design_kit/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lib/tpz973gvwc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS1ANA'. The cell will only be used for analysis. (File /opt/Design_kit/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lib/tpz973gvwc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD2POC'. The cell will only be used for analysis. (File /opt/Design_kit/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lib/tpz973gvwc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD2DGZ'. The cell will only be used for analysis. (File /opt/Design_kit/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lib/tpz973gvwc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD2ANA'. The cell will only be used for analysis. (File /opt/Design_kit/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lib/tpz973gvwc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /opt/Design_kit/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lib/tpz973gvwc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD1ANA'. The cell will only be used for analysis. (File /opt/Design_kit/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lib/tpz973gvwc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PRCUT'. The cell will only be used for analysis. (File /opt/Design_kit/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lib/tpz973gvwc.lib)
Read 129 cells in library 'tpz973gvwc' 
*** End library_loading (cpu=0.02min, real=0.02min, mem=12.5M, fe_cpu=0.61min, fe_real=1.77min, fe_mem=696.5M) ***
#% Begin Load netlist data ... (date=05/08 21:22:27, mem=548.7M)
*** Begin netlist parsing (mem=696.5M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Pin 'VSS' of cell 'PVSS3DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VSS' of cell 'PVSS1DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'PVDD1DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Created 599 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'CONV_scan.v'

*** Memory Usage v#1 (Current mem = 701.488M, initial mem = 281.531M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=701.5M) ***
#% End Load netlist data ... (date=05/08 21:22:27, total cpu=0:00:00.2, real=0:00:00.0, peak res=561.5M, current mem=561.5M)
Set top cell to CHIP.
**WARN: (IMPTS-282):	Cell 'PRT24DGZ' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'PRT16DGZ' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'PRT12DGZ' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'PRT08DGZ' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'PRO24CDG' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'PRO16CDG' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'PRO12CDG' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'PRO08CDG' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'PDUWDGZ' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'PDUSDGZ' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'PDUDGZ' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'PDT24DGZ' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'PDT16DGZ' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'PDT12DGZ' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'PDT08DGZ' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'PDT04DGZ' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'PDT02DGZ' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'PDO24CDG' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'PDO16CDG' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'PDO12CDG' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Hooked 599 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell CHIP ...
*** Netlist is unique.
** info: there are 664 modules.
** info: there are 13147 stdCell insts.
** info: there are 108 Pad insts.

*** Memory Usage v#1 (Current mem = 745.410M, initial mem = 281.531M) ***
Reading IO assignment file "CONV.io" ...
Adjusting Core to Left to: 0.4600. Core to Bottom to: 0.3600.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 560 (derived)
Vertical Layer M2 offset = 660 (derived)
Generated pitch 0.56 in METAL5 is different from 1.12 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/tsmc018.capTbl ...
Cap table was created using Encounter 04.10-p003_1.
Process name: t018s5mm_rf.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: av_func_mode_max
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/tsmc018.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/FireIce/icecaps_5lm.tch'
 
 Analysis View: av_func_mode_min
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/tsmc018.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/FireIce/icecaps_5lm.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'CONV.sdc' ...
Current (total cpu=0:00:37.4, real=0:01:47, peak res=764.3M, current mem=764.3M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File CONV.sdc, Line 8).

**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File CONV.sdc, Line 10).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONV.sdc, Line 222).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONV.sdc, Line 223).

INFO (CTE): Reading of timing constraints file CONV.sdc completed, with 4 WARNING
WARNING (CTE-25): Line: 12 of File CONV.sdc : Skipped unsupported command: set_max_area


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=783.9M, current mem=783.9M)
Current (total cpu=0:00:37.5, real=0:01:47, peak res=783.9M, current mem=783.9M)
Total number of combinational cells: 266
Total number of sequential cells: 186
Total number of tristate cells: 18
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX1 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX2 CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL
Total number of usable buffers: 18
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVXL INVX4 INVX8
Total number of usable inverters: 18
List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
Total number of unusable inverters: 3
List of identified usable delay cells: DLY2X1 DLY1X1 DLY4X1 DLY3X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-58           596  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-119            9  LAYER '%s' has been found in the databas...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPTS-282           28  Cell '%s' is not a level shifter cell bu...
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPVL-159          940  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPPP-557            5  A single-layer VIARULE GENERATE for turn...
WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
WARNING   TCLNL-330            2  set_input_delay on clock root '%s' is no...
WARNING   TECHLIB-302         12  No function defined for cell '%s'. The c...
*** Message Summary: 1599 warning(s), 0 error(s)

<CMD> setDrawView fplan
<CMD> clearGlobalNets
net ignore based on current view = 0
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site tsm3site -r 1 0.05 121 121 121 121
Adjusting Core to Left to: 121.9000. Core to Bottom to: 121.8800.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 560 (derived)
Vertical Layer M2 offset = 660 (derived)
Generated pitch 0.56 in METAL5 is different from 1.12 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> ::mp::clearAllSeed
<CMD> setPlanDesignMode -effort high -incremental false -boundaryPlace true -fixPlacedMacros false -noColorize false
<CMD> planDesign
Deleted 0 physical inst  (cell - / prefix -).
***** New seed flow = 1. *****  
Ignore PD Guides: numIgnoredGuide = 0 
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#6 (mem=1021.4M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.9 mem=1044.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:02.1 mem=1054.3M) ***
No user-set net weight.
Net fanout histogram:
2		: 6838 (47.7%) nets
3		: 4523 (31.5%) nets
4     -	14	: 2853 (19.9%) nets
15    -	39	: 129 (0.9%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 2 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
#std cell=13147 (0 fixed + 13147 movable) #buf cell=302 #inv cell=2330 #block=0 (0 floating + 0 preplaced)
#ioInst=148 #net=14345 #term=44766 #term/net=3.12, #fixedIo=148, #floatIo=0, #fixedPin=108, #floatPin=0
stdCell: 13147 single + 0 double + 0 multi
Total standard cell length = 71.0939 (mm), area = 0.3583 (mm^2)
Estimated cell power/ground rail width = 0.630 um
Average module density = 0.050.
Density for the design = 0.050.
       = stdcell_area 107718 sites (358313 um^2) / alloc_area 2154798 sites (7167720 um^2).
Pin Density = 0.02078.
            = total # of pins 44766 / total area 2154798.
Fence Initialization: numPrefixFence = 0,  numAutoFence = 0, numPrefixGuide = 0  numAutoGuide = 0 numNoCon = 0 
=== lastAutoLevel = 10 
Iteration  1: Total net bbox = 3.944e+05 (1.84e+05 2.11e+05)
              Est.  stn bbox = 4.462e+05 (2.11e+05 2.36e+05)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 1125.7M
User specified -module_cluster_mode =  0 
Iteration  2: Total net bbox = 3.944e+05 (1.84e+05 2.11e+05)
              Est.  stn bbox = 4.462e+05 (2.11e+05 2.36e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1124.7M
Iteration  3: Total net bbox = 3.949e+05 (1.84e+05 2.11e+05)
              Est.  stn bbox = 4.467e+05 (2.11e+05 2.36e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1147.3M
Iteration  4: Total net bbox = 3.949e+05 (1.84e+05 2.11e+05)
              Est.  stn bbox = 4.467e+05 (2.11e+05 2.36e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1147.3M
Iteration  5: Total net bbox = 5.382e+05 (2.11e+05 3.27e+05)
              Est.  stn bbox = 6.166e+05 (2.45e+05 3.71e+05)
              cpu = 0:00:03.2 real = 0:00:03.0 mem = 1148.4M
Iteration  6: Total net bbox = 5.555e+05 (2.28e+05 3.28e+05)
              Est.  stn bbox = 6.346e+05 (2.62e+05 3.72e+05)
              cpu = 0:01:00 real = 476437:23:59 mem = 1150.3M
Iteration  7: Total net bbox = 7.521e+05 (3.82e+05 3.70e+05)
              Est.  stn bbox = 8.601e+05 (4.40e+05 4.20e+05)
              cpu = 0:00:05.2 real = 0:00:05.0 mem = 1152.7M
Iteration  8: Total net bbox = 7.521e+05 (3.82e+05 3.70e+05)
              Est.  stn bbox = 8.601e+05 (4.40e+05 4.20e+05)
              cpu = 0:00:02.6 real = 0:00:02.0 mem = 1150.9M
Active setup views:
    av_func_mode_max
Iteration  9: Total net bbox = 7.228e+05 (3.67e+05 3.56e+05)
              Est.  stn bbox = 8.332e+05 (4.27e+05 4.07e+05)
              cpu = 0:00:04.1 real = 0:00:04.0 mem = 1156.2M
 RelinkConst: Total constraint = 0, Relinked 0 constraints . 
User specified -fenceSpacing =  -1.0000 
User specified fence spacing: -1.0000 um
*** The nonConstraint instance area ratio is 0.119540 
*** The prefixed-fenceArea/coreBoxArea is 0.000000, The auto-ConstraintArea/coreBoxArea is 0.000000 
Start Auto fence creation, hasNoConInst = 1  .

================== Start Auto-Fence Creation ==================
User define fence spacing: -1.0000 um
Number of Movable Guide      : 0
Number of Movable Region     : 0
Number of Movable Fence      : 0
Number of Movable Soft Guide : 0
Total Movable Objects        : 0 (non-group: 0, group: 0)
Total Prefixed Objects       : 0
Total Partition Cut Objects  : 0



Number of Nested Objects    : 0
Number of Non-Nested Objects: 0
Number of Nested Sets       : 0
Number of Master&Clone Pairs: 0

Fence Spacing: 2.0000 um
Snap Spacing: X(0.6600 um), Y(5.0400 um)
Fence2Core Spaceing: 0.0000 um

==== Design Information ====
Core site: (613800, 613760) - (5970360, 5966240)
Design Whitespace% : 100.00%
Maximum Logical Level: 0
Has Non-constraint Instance: 1
Allow Disjoint Whitespace: 0

==To Place Non-Nested Objects==
Targets: 
Number of Total Targets: 0

================== Finished Auto-Fence Creation ===============
*** Done Auto-Fence Creation, (cpu = 0:00:00.0, mem = 1156.2M, mem_delta = 0.0M) ***
End Auto fence creation 1.
Iteration 10: Total net bbox = 7.228e+05 (3.67e+05 3.56e+05)
              Est.  stn bbox = 8.332e+05 (4.27e+05 4.07e+05)
              cpu = 0:00:20.1 real = 476437:24:10 mem = 1156.2M
*** cost = 7.228e+05 (3.67e+05 3.56e+05) (cpu for global=0:00:20.1) real=476437:24:10***
Solver runtime cpu: 0:00:10.4 real: 0:00:10.4
Core Placement runtime cpu: 0:00:14.2 real: 0:00:16.0
*** Free Virtual Timing Model ...(mem=1117.1M)
checkFence: found no fence violation.
Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....
Checking core/die box is on Grid.....
**WARN: (IMPFP-7236):	DIE's corner: (3291.6200000000 , 3289.6400000000) is NOT on PlacementGrid,  Please use command fpiGetSnapRule to check current Grid settings. And use command fpiSetSnapRule to change which grid to snap to. Command floorplan can be used to fix this issue.
Checking snap rule ......
Checking Row is on grid......
Checking AreaIO row.....
Checking row out of die ...
Checking routing blockage.....
Checking components.....
Checking IO Pads out of die...
Checking constraints (guide/region/fence).....
Checking groups.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 

Reporting Utilizations.....

Core utilization  = 4.998984
Effective Utilizations
Average module density = 0.050.
Density for the design = 0.050.
       = stdcell_area 107718 sites (358313 um^2) / alloc_area 2154798 sites (7167720 um^2).
Pin Density = 0.02078.
            = total # of pins 44766 / total area 2154798.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPFP-7236           1  DIE's corner: %s is NOT on %s,  Please u...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> setMultiCpuUsage -localCpu 10 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
Setting releaseMultiCpuLicenseMode to false.
<CMD> setDistributeHost -local
The timeout for a remote job to respond is 3600 seconds.
Submit command for task runs will be: local
**WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-doCongOpt" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -timingEngine {}
**WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFXL CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 CLKBUFX1 BUFXL BUFX8 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 BUFX1 INVXL INVX8 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVXL CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -fp true -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -maxDensity 0.1 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setPlaceMode -fp true
<CMD> place_design
-place_design_floorplan_mode true          # bool, default=false, user setting
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Total CPU(s) requested: 10
Total CPU(s) enabled with current License(s): 8
Current free CPU(s): 8
Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
Total CPU(s) now enabled: 16
Multithreaded Timing Analysis is initialized with 10 threads

Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1331.37 CPU=0:00:00.3 REAL=0:00:00.0) 
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: Cdb files are: 
 	../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB
 

*summary: 999 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:02.9) ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#6 (mem=1347.5M)" ...
No user-set net weight.
Net fanout histogram:
2		: 6430 (47.5%) nets
3		: 4203 (31.1%) nets
4     -	14	: 2749 (20.3%) nets
15    -	39	: 147 (1.1%) nets
40    -	79	: 1 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 3 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=fp 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=12335 (0 fixed + 12335 movable) #buf cell=0 #inv cell=1820 #block=0 (0 floating + 0 preplaced)
#ioInst=148 #net=13533 #term=43029 #term/net=3.18, #fixedIo=148, #floatIo=0, #fixedPin=108, #floatPin=0
stdCell: 12335 single + 0 double + 0 multi
Total standard cell length = 67.8414 (mm), area = 0.3419 (mm^2)
Average module density = 0.477.
Density for the design = 0.477.
       = stdcell_area 102790 sites (341921 um^2) / alloc_area 215480 sites (716772 um^2).
Pin Density = 0.01997.
            = total # of pins 43029 / total area 2154798.
Enabling multi-CPU acceleration with 10 CPU(s) for placement
=== lastAutoLevel = 10 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 4.092e+05 (1.95e+05 2.14e+05)
              Est.  stn bbox = 4.624e+05 (2.22e+05 2.40e+05)
              cpu = 0:00:00.7 real = 0:00:00.0 mem = 1537.5M
Iteration  2: Total net bbox = 4.092e+05 (1.95e+05 2.14e+05)
              Est.  stn bbox = 4.624e+05 (2.22e+05 2.40e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1537.5M
Iteration  3: Total net bbox = 4.970e+05 (2.44e+05 2.53e+05)
              Est.  stn bbox = 5.896e+05 (2.91e+05 2.99e+05)
              cpu = 0:00:02.0 real = 0:00:01.0 mem = 1688.3M
Iteration  4: Total net bbox = 1.836e+06 (8.90e+05 9.47e+05)
              Est.  stn bbox = 2.089e+06 (1.01e+06 1.08e+06)
              cpu = 0:00:03.9 real = 0:00:00.0 mem = 1688.3M
Iteration  5: Total net bbox = 1.797e+06 (8.90e+05 9.07e+05)
              Est.  stn bbox = 2.061e+06 (1.02e+06 1.04e+06)
              cpu = 0:00:03.9 real = 0:00:01.0 mem = 1688.5M
Iteration  6: Total net bbox = 1.694e+06 (8.41e+05 8.54e+05)
              Est.  stn bbox = 1.958e+06 (9.76e+05 9.83e+05)
              cpu = 0:00:05.2 real = 0:00:01.0 mem = 1939.2M
Iteration  7: Total net bbox = 1.697e+06 (8.43e+05 8.54e+05)
              Est.  stn bbox = 1.962e+06 (9.78e+05 9.83e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1597.1M
Iteration  8: Total net bbox = 1.697e+06 (8.43e+05 8.54e+05)
              Est.  stn bbox = 1.962e+06 (9.78e+05 9.83e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1597.1M
Iteration  9: Total net bbox = 1.657e+06 (8.23e+05 8.34e+05)
              Est.  stn bbox = 1.924e+06 (9.60e+05 9.64e+05)
              cpu = 0:00:05.5 real = 0:00:01.0 mem = 1597.3M
Iteration 10: Total net bbox = 1.657e+06 (8.23e+05 8.34e+05)
              Est.  stn bbox = 1.924e+06 (9.60e+05 9.64e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1597.3M
Iteration 11: Total net bbox = 1.669e+06 (8.28e+05 8.41e+05)
              Est.  stn bbox = 1.937e+06 (9.66e+05 9.71e+05)
              cpu = 0:00:05.6 real = 0:00:02.0 mem = 1599.5M
Iteration 12: Total net bbox = 1.669e+06 (8.28e+05 8.41e+05)
              Est.  stn bbox = 1.937e+06 (9.66e+05 9.71e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1599.5M
Iteration 13: Total net bbox = 1.757e+06 (8.72e+05 8.85e+05)
              Est.  stn bbox = 2.027e+06 (1.01e+06 1.02e+06)
              cpu = 0:00:14.0 real = 0:00:03.0 mem = 1603.1M
Iteration 14: Total net bbox = 1.757e+06 (8.72e+05 8.85e+05)
              Est.  stn bbox = 2.027e+06 (1.01e+06 1.02e+06)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1603.1M
Iteration 15: Total net bbox = 1.770e+06 (8.80e+05 8.90e+05)
              Est.  stn bbox = 2.037e+06 (1.02e+06 1.02e+06)
              cpu = 0:00:13.0 real = 0:00:04.0 mem = 1609.8M
Iteration 16: Total net bbox = 1.770e+06 (8.80e+05 8.90e+05)
              Est.  stn bbox = 2.037e+06 (1.02e+06 1.02e+06)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1609.8M
*** cost = 1.770e+06 (8.80e+05 8.90e+05) (cpu for global=0:00:54.8) real=0:00:15.0***
Placement multithread real runtime: 0:00:15.0 with 10 threads.
Solver runtime cpu: 0:00:49.7 real: 0:00:10.0
Core Placement runtime cpu: 0:00:54.3 real: 0:00:15.0
*** End of Placement (cpu=0:00:55.9, real=0:00:16.0, mem=1584.0M) ***
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 1: 0, real = 0: 0:21, mem = 1584.1M **
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
INFO: Finished place_design in floorplan mode - no legalization done.


*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setDrawView place
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
AAE DB initialization (MEM=1595.64 CPU=0:00:00.3 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=1595.9M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1601.80 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1601.80 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1155
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13533  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13425 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13425 net(s) in layer range [2, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.972812e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         5( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                5( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 42814
[NR-eGR] METAL2  (2V) length: 8.381795e+05um, number of vias: 64984
[NR-eGR] METAL3  (3H) length: 9.134381e+05um, number of vias: 949
[NR-eGR] METAL4  (4V) length: 1.776161e+05um, number of vias: 229
[NR-eGR] METAL5  (5H) length: 6.363984e+04um, number of vias: 0
[NR-eGR] Total length: 1.992874e+06um, number of vias: 108976
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.650853e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.53 sec, Real: 1.18 sec, Curr Mem: 1663.17 MB )
Extraction called for design 'CHIP' of instances=12483 and nets=14206 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1663.172M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (10 T). (MEM=1826.06)
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: Cdb files are: 
 	../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB
 
**WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973gvwc' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'PDO12CDG' does not have characterized noise model(s) for 'tpz973gvwc' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 13536
End delay calculation. (MEM=1945.93 CPU=0:00:05.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1856.39 CPU=0:00:07.5 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:08.5 real=0:00:03.0 totSessionCpu=0:02:38 mem=1954.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -28.028 | -8.427  | -28.028 |
|           TNS (ns):| -9918.6 | -1923.9 | -9918.6 |
|    Violating Paths:|   720   |   348   |   720   |
|          All Paths:|  1454   |   695   |  1107   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    161 (161)     |   -3.266   |    204 (204)     |
|   max_tran     |    105 (1394)    |  -39.643   |    147 (1436)    |
|   max_fanout   |      1 (1)       |    -328    |      2 (2)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.770%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 14.94 sec
Total Real time: 7.0 sec
Total Memory Usage: 1981.582031 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1448.4M, totSessionCpu=0:02:41 **
Executing: place_opt_design -opt
**ERROR: (IMPSP-9537):	'setPlaceMode -place_design_floorplan_mode true' is not supported in place_opt_design. Please use place_design instead.<CMD> setPlaceMode -place_design_floorplan_mode false
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1448.4M, totSessionCpu=0:02:43 **
Executing: place_opt_design -opt
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_design_floorplan_mode false -place_detail_check_route false -place_detail_preserve_routing true -place_detail_remove_affected_routing false -place_detail_swap_eeq_cells false -place_global_clock_gate_aware true -place_global_ignore_scan true -place_global_ignore_spare false -place_global_max_density 0.1 -place_global_module_aware_spare false -place_global_place_io_pins false -place_global_reorder_scan true -powerDriven false -timingDriven true
**INFO: user set opt options
setOptMode -fixCap true -fixFanoutLoad true -fixTran true
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1448.8M, totSessionCpu=0:02:43 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 10 threads.
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1462.5M, totSessionCpu=0:02:49 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1980.54 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1986.71 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1986.71 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1155
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13533  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13425 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13425 net(s) in layer range [2, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.983200e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 42814
[NR-eGR] METAL2  (2V) length: 8.341477e+05um, number of vias: 64920
[NR-eGR] METAL3  (3H) length: 9.228794e+05um, number of vias: 1007
[NR-eGR] METAL4  (4V) length: 1.790697e+05um, number of vias: 254
[NR-eGR] METAL5  (5H) length: 6.679215e+04um, number of vias: 0
[NR-eGR] Total length: 2.002889e+06um, number of vias: 108995
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.741594e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.91 sec, Real: 1.39 sec, Curr Mem: 1874.06 MB )
Extraction called for design 'CHIP' of instances=12483 and nets=14206 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1874.523M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (10 T). (MEM=1985.33)
Total number of fetched objects 13536
End delay calculation. (MEM=1986.27 CPU=0:00:04.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1986.27 CPU=0:00:06.3 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:08.4 real=0:00:02.0 totSessionCpu=0:03:06 mem=1984.8M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -29.482 |
|           TNS (ns):|-10236.4 |
|    Violating Paths:|   720   |
|          All Paths:|  1454   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    165 (165)     |   -3.400   |    208 (208)     |
|   max_tran     |    105 (1063)    |  -40.754   |    147 (1105)    |
|   max_fanout   |      1 (1)       |    -328    |      2 (2)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.770%
------------------------------------------------------------
**optDesign ... cpu = 0:00:24, real = 0:00:15, mem = 1493.1M, totSessionCpu=0:03:07 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2013.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2013.2M) ***
The useful skew maximum allowed delay set by user is: 1
Info: 108 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:08.1/0:05:52.1 (0.5), mem = 2007.2M

Footprint cell information for calculating maxBufDist
*info: There are 17 candidate Buffer cells
*info: There are 15 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:06.8/0:00:06.3 (1.1), totSession cpu/real = 0:03:14.9/0:05:58.4 (0.5), mem = 2066.4M
Begin: GigaOpt high fanout net optimization
Info: 108 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:15.2/0:05:58.6 (0.5), mem = 2062.7M
*** DrvOpt [finish] : cpu/real = 0:00:07.0/0:00:06.2 (1.1), totSession cpu/real = 0:03:22.2/0:06:04.8 (0.6), mem = 2064.8M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 108 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:22.2/0:06:04.8 (0.6), mem = 2064.8M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   206|  1961|   -41.65|   247|   247|    -3.46|     1|     1|     0|     0|   -29.48|-10236.39|       0|       0|       0|   4.77|          |         |
|    43|    44|   -33.01|    42|    42|    -2.43|     0|     0|     0|     0|    -6.83| -2093.14|     108|      34|     107|   4.80| 0:00:02.0|  2754.1M|
|    42|    42|   -33.01|    42|    42|    -2.43|     0|     0|     0|     0|    -6.83| -2092.94|       0|       2|       0|   4.80| 0:00:00.0|  2754.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 42 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    42 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:07.2 real=0:00:02.0 mem=2752.3M) ***

*** DrvOpt [finish] : cpu/real = 0:00:10.5/0:00:04.1 (2.6), totSession cpu/real = 0:03:32.7/0:06:08.9 (0.6), mem = 2083.3M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:50, real = 0:00:33, mem = 1567.3M, totSessionCpu=0:03:33 **

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 108 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:32.9/0:06:09.0 (0.6), mem = 2078.4M
*info: 108 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 671 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -6.833  TNS Slack -2092.936 
+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|          End Point          |
+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
|  -6.833|-2092.936|     4.80%|   0:00:00.0| 2416.2M|av_func_mode_max|  default| CONV/register_reg[2][2]/D   |
|  -4.066|-1007.872|     4.82%|   0:00:04.0| 2907.9M|av_func_mode_max|  default| CONV/register_reg[2][2]/D   |
|  -2.514| -329.808|     4.88%|   0:00:02.0| 2913.7M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
|  -2.514| -329.808|     4.88%|   0:00:00.0| 2915.0M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
|  -2.018| -274.191|     4.86%|   0:00:01.0| 2926.8M|av_func_mode_max|  default| CONV/a_cnt_reg[9]/D         |
|  -1.698| -196.086|     4.87%|   0:00:03.0| 2930.5M|av_func_mode_max|  default| CONV/a_cnt_reg[9]/D         |
|  -1.698| -157.904|     4.89%|   0:00:00.0| 2928.9M|av_func_mode_max|  default| CONV/a_cnt_reg[9]/D         |
|  -1.698| -157.904|     4.89%|   0:00:00.0| 2927.6M|av_func_mode_max|  default| CONV/a_cnt_reg[9]/D         |
|  -1.598| -134.180|     4.89%|   0:00:01.0| 2927.6M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
|  -1.541| -129.315|     4.89%|   0:00:01.0| 2929.3M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
|  -1.541| -126.339|     4.89%|   0:00:00.0| 2928.5M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
|  -1.541| -126.339|     4.89%|   0:00:00.0| 2929.0M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
|  -1.498| -121.603|     4.89%|   0:00:01.0| 2929.0M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
|  -1.498| -109.920|     4.90%|   0:00:00.0| 2930.3M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
|  -1.498| -108.760|     4.90%|   0:00:00.0| 2928.5M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
|  -1.498| -108.760|     4.90%|   0:00:01.0| 2928.7M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
|  -1.463| -105.463|     4.90%|   0:00:00.0| 2928.8M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
|  -1.463| -105.463|     4.90%|   0:00:00.0| 2929.7M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
|  -1.463| -105.463|     4.90%|   0:00:01.0| 2929.8M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
|  -1.463| -105.463|     4.90%|   0:00:00.0| 2930.0M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
|  -1.463| -104.362|     4.90%|   0:00:00.0| 2930.0M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
|  -1.463| -104.334|     4.91%|   0:00:00.0| 2931.0M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
|  -1.463| -104.334|     4.91%|   0:00:01.0| 2931.6M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
|  -1.463| -104.334|     4.91%|   0:00:00.0| 2931.0M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
|  -1.463| -104.074|     4.91%|   0:00:00.0| 2931.0M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
|  -1.444| -102.932|     4.91%|   0:00:01.0| 2934.3M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:01:23 real=0:00:17.0 mem=2926.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:01:23 real=0:00:17.0 mem=2926.1M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -1.444  TNS Slack -102.932 
*** SetupOpt [finish] : cpu/real = 0:01:34.8/0:00:27.9 (3.4), totSession cpu/real = 0:05:07.7/0:06:36.9 (0.8), mem = 2173.6M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -1.444
*** Check timing (0:00:00.0)
Info: 108 io nets excluded
Info: 2 clock nets excluded from IPO operation.

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  av_func_mode_max
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2177.55 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2177.55 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1155
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=14218  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 14105 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14105 net(s) in layer range [2, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.968538e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.57 seconds, mem = 2189.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:03.8, real=0:00:02.0)***
Iteration  8: Total net bbox = 1.529e+06 (7.55e+05 7.74e+05)
              Est.  stn bbox = 1.736e+06 (8.60e+05 8.76e+05)
              cpu = 0:00:39.5 real = 0:00:09.0 mem = 2829.8M
Iteration  9: Total net bbox = 1.621e+06 (8.02e+05 8.19e+05)
              Est.  stn bbox = 1.831e+06 (9.09e+05 9.22e+05)
              cpu = 0:03:40 real = 0:00:50.0 mem = 2860.6M
Iteration 10: Total net bbox = 1.688e+06 (8.41e+05 8.47e+05)
              Est.  stn bbox = 1.896e+06 (9.48e+05 9.48e+05)
              cpu = 0:02:00 real = 0:00:27.0 mem = 2849.0M
Iteration 11: Total net bbox = 1.613e+06 (7.96e+05 8.17e+05)
              Est.  stn bbox = 1.813e+06 (8.98e+05 9.15e+05)
              cpu = 0:00:58.4 real = 0:00:13.0 mem = 2849.8M
Iteration 12: Total net bbox = 1.519e+06 (7.59e+05 7.60e+05)
              Est.  stn bbox = 1.715e+06 (8.59e+05 8.57e+05)
              cpu = 0:00:30.4 real = 0:00:07.0 mem = 2854.2M
Move report: Timing Driven Placement moves 13020 insts, mean move: 116.80 um, max move: 1156.96 um
	Max move on inst (CONV/FE_OFC606_n5104): (945.78, 2559.76) --> (1327.91, 1784.92)

Finished Incremental Placement (cpu=0:08:07, real=0:01:54, mem=2476.5M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:13:18 mem=2486.8M) ***
Total net bbox length = 1.530e+06 (7.667e+05 7.635e+05) (ext = 1.668e+05)
Move report: Detail placement moves 13020 insts, mean move: 2.87 um, max move: 29.27 um
	Max move on inst (CONV/U4802): (1671.54, 2027.97) --> (1644.72, 2025.52)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 2486.3MB
Summary Report:
Instances move: 13020 (out of 13020 movable)
Instances flipped: 0
Mean displacement: 2.87 um
Max displacement: 29.27 um (Instance: CONV/U4802) (1671.54, 2027.97) -> (1644.72, 2025.52)
	Length: 2 sites, height: 1 rows, site name: tsm3site, cell type: INVXL
Total net bbox length = 1.503e+06 (7.389e+05 7.642e+05) (ext = 1.670e+05)
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 2486.3MB
*** Finished refinePlace (0:13:19 mem=2486.3M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2484.38 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2484.38 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1155
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=14218  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 14110 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14110 net(s) in layer range [2, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.624478e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.63 seconds, mem = 2501.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 44188
[NR-eGR] METAL2  (2V) length: 6.427187e+05um, number of vias: 61837
[NR-eGR] METAL3  (3H) length: 7.360921e+05um, number of vias: 1160
[NR-eGR] METAL4  (4V) length: 1.938832e+05um, number of vias: 273
[NR-eGR] METAL5  (5H) length: 6.605370e+04um, number of vias: 0
[NR-eGR] Total length: 1.638748e+06um, number of vias: 107458
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.383278e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.96 seconds, mem = 2490.1M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:08:14, real=0:01:59)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2034.7M)
Extraction called for design 'CHIP' of instances=13168 and nets=14881 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2034.695M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:10:41, real = 0:03:01, mem = 1458.5M, totSessionCpu=0:13:24 **
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (10 T). (MEM=2078.1)
Total number of fetched objects 14221
End delay calculation. (MEM=2073.54 CPU=0:00:04.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2073.54 CPU=0:00:06.2 REAL=0:00:02.0)
*** Timing NOT met, worst failing slack is -1.248
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 108 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:13:33.3/0:08:39.5 (1.6), mem = 2105.1M
*info: 108 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 663 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.248 TNS Slack -90.387 Density 4.91
OptDebug: Start of Optimizer WNS Pass 0: default* WNS -1.248 TNS -90.387; reg2reg* WNS -0.121 TNS -0.353; HEPG WNS -0.121 TNS -0.353; all paths WNS -1.248 TNS -90.387
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|          End Point          |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
|  -0.121|   -1.248|  -0.353|  -90.387|     4.91%|   0:00:00.0| 2459.1M|av_func_mode_max|  reg2reg| CONV/CMF1_reg[33]/D         |
|   0.045|   -1.248|   0.000|  -90.639|     4.91%|   0:00:01.0| 2873.2M|av_func_mode_max|  reg2reg| CONV/CMF0_reg[35]/D         |
|   0.079|   -1.248|   0.000|  -90.639|     4.91%|   0:00:00.0| 2876.8M|              NA|       NA| NA                          |
|   0.079|   -1.248|   0.000|  -90.639|     4.91%|   0:00:00.0| 2868.6M|av_func_mode_max|       NA| NA                          |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.9 real=0:00:01.0 mem=2868.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|          End Point          |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
|  -1.248|   -1.248| -90.639|  -90.639|     4.91%|   0:00:00.0| 2868.6M|av_func_mode_max|  default| CONV/a_cnt_reg[4]/D         |
|  -0.997|   -0.997|-126.196| -126.196|     4.91%|   0:00:01.0| 2893.7M|av_func_mode_max|  default| CONV/CMF1_reg[6]/D          |
|  -0.953|   -0.953|-121.995| -121.995|     4.91%|   0:00:00.0| 2895.9M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
|  -0.931|   -0.931|-118.891| -118.891|     4.91%|   0:00:00.0| 2897.1M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
|  -0.874|   -0.874|-116.818| -116.818|     4.91%|   0:00:00.0| 2897.8M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
|  -0.835|   -0.835|-114.906| -114.906|     4.91%|   0:00:00.0| 2906.8M|av_func_mode_max|  default| CONV/CMF1_reg[6]/D          |
|  -0.807|   -0.807|-108.780| -108.780|     4.92%|   0:00:00.0| 2907.6M|av_func_mode_max|  default| CONV/CMF1_reg[6]/D          |
|  -0.793|   -0.793|-104.478| -104.478|     4.92%|   0:00:01.0| 2908.2M|av_func_mode_max|  default| CONV/a_cnt_reg[6]/D         |
|  -0.763|   -0.763|-104.358| -104.358|     4.92%|   0:00:00.0| 2905.6M|av_func_mode_max|  default| CONV/a_cnt_reg[6]/D         |
|  -0.745|   -0.745|-105.876| -105.876|     4.92%|   0:00:00.0| 2905.9M|av_func_mode_max|  default| CONV/a_cnt_reg[6]/D         |
|  -0.706|   -0.706|-105.730| -105.730|     4.92%|   0:00:00.0| 2905.9M|av_func_mode_max|  default| CONV/a_cnt_reg[4]/D         |
|  -0.705|   -0.705|-101.896| -101.896|     4.92%|   0:00:01.0| 2914.1M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
|  -0.682|   -0.682|-101.800| -101.800|     4.92%|   0:00:00.0| 2915.3M|av_func_mode_max|  default| CONV/a_cnt_reg[6]/D         |
|  -0.642|   -0.642| -84.094|  -84.094|     4.92%|   0:00:01.0| 2930.4M|av_func_mode_max|  default| CONV/CMF0_reg[8]/D          |
|  -0.628|   -0.628| -82.550|  -82.550|     4.92%|   0:00:00.0| 2930.2M|av_func_mode_max|  default| CONV/a_cnt_reg[6]/D         |
|  -0.620|   -0.620| -82.169|  -82.169|     4.92%|   0:00:00.0| 2931.8M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
|  -0.601|   -0.601| -67.872|  -67.872|     4.92%|   0:00:01.0| 2933.3M|av_func_mode_max|  default| CONV/a_cnt_reg[1]/D         |
|  -0.591|   -0.591| -68.499|  -68.499|     4.93%|   0:00:01.0| 2942.0M|av_func_mode_max|  default| CONV/a_cnt_reg[6]/D         |
|  -0.587|   -0.587| -68.138|  -68.138|     4.93%|   0:00:01.0| 2942.4M|av_func_mode_max|  default| CONV/a_cnt_reg[9]/D         |
|  -0.574|   -0.574| -68.189|  -68.189|     4.93%|   0:00:00.0| 2942.3M|av_func_mode_max|  default| CONV/a_cnt_reg[4]/D         |
|  -0.571|   -0.571| -63.577|  -63.577|     4.93%|   0:00:01.0| 2946.6M|av_func_mode_max|  default| CONV/CMF1_reg[0]/D          |
|  -0.545|   -0.545| -62.842|  -62.842|     4.93%|   0:00:00.0| 2948.2M|av_func_mode_max|  default| CONV/CMF0_reg[7]/D          |
|  -0.540|   -0.540| -61.034|  -61.034|     4.93%|   0:00:01.0| 2948.4M|av_func_mode_max|  default| CONV/a_cnt_reg[6]/D         |
|  -0.539|   -0.539| -61.825|  -61.825|     4.93%|   0:00:00.0| 2948.7M|av_func_mode_max|  default| CONV/a_cnt_reg[6]/D         |
|  -0.522|   -0.522| -62.188|  -62.188|     4.93%|   0:00:01.0| 2948.7M|av_func_mode_max|  default| CONV/a_cnt_reg[6]/D         |
|  -0.514|   -0.514| -62.633|  -62.633|     4.93%|   0:00:00.0| 2949.1M|av_func_mode_max|  default| CONV/CMF0_reg[8]/D          |
|  -0.485|   -0.485| -58.005|  -58.005|     4.93%|   0:00:01.0| 2949.2M|av_func_mode_max|  default| CONV/a_cnt_reg[4]/D         |
|  -0.474|   -0.474| -50.495|  -50.495|     4.93%|   0:00:00.0| 2951.7M|av_func_mode_max|  default| CONV/CMF0_reg[6]/D          |
|  -0.454|   -0.454| -52.752|  -52.752|     4.93%|   0:00:00.0| 2959.7M|av_func_mode_max|  default| CONV/CMF0_reg[6]/D          |
|  -0.426|   -0.426| -51.553|  -51.553|     4.93%|   0:00:01.0| 2959.7M|av_func_mode_max|  default| CONV/register_reg[7][17]/D  |
|  -0.415|   -0.415| -46.729|  -46.729|     4.93%|   0:00:00.0| 2960.2M|av_func_mode_max|  default| CONV/CMF0_reg[6]/D          |
|  -0.401|   -0.401| -46.035|  -46.035|     4.93%|   0:00:00.0| 2960.2M|av_func_mode_max|  default| CONV/CMF0_reg[7]/D          |
|  -0.370|   -0.370| -47.262|  -47.262|     4.93%|   0:00:00.0| 2960.2M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
|  -0.351|   -0.351| -47.486|  -47.486|     4.93%|   0:00:01.0| 2961.4M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
|  -0.351|   -0.351| -42.543|  -42.543|     4.94%|   0:00:01.0| 2961.5M|av_func_mode_max|  default| CONV/a_cnt_reg[9]/D         |
|  -0.331|   -0.331| -39.122|  -39.122|     4.94%|   0:00:01.0| 2961.4M|av_func_mode_max|  default| CONV/a_cnt_reg[9]/D         |
|  -0.319|   -0.319| -38.937|  -38.937|     4.94%|   0:00:01.0| 2964.2M|av_func_mode_max|  default| CONV/CMF0_reg[6]/D          |
|  -0.298|   -0.298| -36.122|  -36.122|     4.94%|   0:00:00.0| 2963.9M|av_func_mode_max|  default| CONV/a_cnt_reg[6]/D         |
|  -0.286|   -0.286| -36.004|  -36.004|     4.94%|   0:00:01.0| 2965.2M|av_func_mode_max|  default| CONV/CMF0_reg[12]/D         |
|  -0.273|   -0.273| -33.806|  -33.806|     4.94%|   0:00:01.0| 2965.5M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
|  -0.266|   -0.266| -29.057|  -29.057|     4.94%|   0:00:01.0| 2967.0M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
|  -0.262|   -0.262| -27.198|  -27.198|     4.94%|   0:00:00.0| 2967.8M|av_func_mode_max|  default| CONV/a_cnt_reg[3]/D         |
|  -0.254|   -0.254| -27.321|  -27.321|     4.94%|   0:00:01.0| 2967.1M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
|  -0.236|   -0.236| -27.837|  -27.837|     4.94%|   0:00:00.0| 2967.7M|av_func_mode_max|  default| CONV/a_cnt_reg[9]/D         |
|  -0.235|   -0.235| -26.150|  -26.150|     4.94%|   0:00:01.0| 2967.5M|av_func_mode_max|  default| CONV/a_cnt_reg[4]/D         |
|  -0.228|   -0.228| -25.419|  -25.419|     4.94%|   0:00:01.0| 2967.2M|av_func_mode_max|  default| CONV/a_cnt_reg[1]/D         |
|  -0.224|   -0.224| -18.983|  -18.983|     4.95%|   0:00:00.0| 2970.1M|av_func_mode_max|  default| CONV/a_cnt_reg[2]/D         |
|  -0.207|   -0.207| -17.356|  -17.356|     4.95%|   0:00:01.0| 2969.8M|av_func_mode_max|  default| CONV/a_cnt_reg[7]/D         |
|  -0.195|   -0.195| -16.115|  -16.115|     4.95%|   0:00:01.0| 2970.4M|av_func_mode_max|  default| CONV/a_cnt_reg[9]/D         |
|  -0.193|   -0.193| -15.284|  -15.284|     4.95%|   0:00:01.0| 2979.1M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
|  -0.184|   -0.184| -15.157|  -15.157|     4.95%|   0:00:01.0| 2978.2M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
|  -0.183|   -0.183| -14.931|  -14.931|     4.95%|   0:00:01.0| 2978.0M|av_func_mode_max|  default| CONV/CMF1_reg[15]/D         |
|  -0.167|   -0.167| -12.911|  -12.911|     4.95%|   0:00:01.0| 2979.6M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
|  -0.163|   -0.163| -11.053|  -11.053|     4.95%|   0:00:01.0| 2978.0M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
|  -0.163|   -0.163| -10.809|  -10.809|     4.95%|   0:00:00.0| 2977.4M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
|  -0.167|   -0.167| -10.759|  -10.759|     4.95%|   0:00:00.0| 2977.1M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
|  -0.162|   -0.162| -10.746|  -10.746|     4.95%|   0:00:01.0| 2977.0M|av_func_mode_max|  default| CONV/a_cnt_reg[9]/D         |
|  -0.159|   -0.159|  -9.051|   -9.051|     4.96%|   0:00:01.0| 2978.4M|av_func_mode_max|  default| CONV/a_cnt_reg[6]/D         |
|  -0.148|   -0.148|  -8.939|   -8.939|     4.96%|   0:00:01.0| 2978.9M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
|  -0.143|   -0.143|  -8.651|   -8.651|     4.96%|   0:00:00.0| 2980.9M|av_func_mode_max|  default| CONV/a_cnt_reg[9]/D         |
|  -0.143|   -0.143|  -8.341|   -8.341|     4.96%|   0:00:00.0| 2979.6M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
|  -0.143|   -0.143|  -8.323|   -8.323|     4.96%|   0:00:00.0| 2979.4M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
|  -0.143|   -0.143|  -7.521|   -7.521|     4.96%|   0:00:01.0| 2978.6M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
|  -0.143|   -0.143|  -7.088|   -7.088|     4.96%|   0:00:00.0| 2980.7M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
|  -0.143|   -0.143|  -7.082|   -7.082|     4.96%|   0:00:01.0| 2982.0M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
|  -0.143|   -0.143|  -6.988|   -6.988|     4.96%|   0:00:00.0| 2981.0M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
|  -0.143|   -0.143|  -6.987|   -6.987|     4.96%|   0:00:00.0| 2972.8M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+

*** Finish Core Optimize Step (cpu=0:02:23 real=0:00:34.0 mem=2972.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:25 real=0:00:35.0 mem=2972.8M) ***
OptDebug: End of Optimizer WNS Pass 0: default* WNS -0.143 TNS -6.987; reg2reg* WNS 0.083 TNS 0.000; HEPG WNS 0.083 TNS 0.000; all paths WNS -0.143 TNS -6.987
** GigaOpt Optimizer WNS Slack -0.143 TNS Slack -6.987 Density 4.96
*** Starting refinePlace (0:16:13 mem=2977.7M) ***
Total net bbox length = 1.509e+06 (7.421e+05 7.673e+05) (ext = 1.670e+05)
Move report: Detail placement moves 233 insts, mean move: 1.94 um, max move: 7.68 um
	Max move on inst (CONV/U3799): (2191.20, 1687.84) --> (2188.56, 1692.88)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2982.3MB
Summary Report:
Instances move: 233 (out of 13175 movable)
Instances flipped: 0
Mean displacement: 1.94 um
Max displacement: 7.68 um (Instance: CONV/U3799) (2191.2, 1687.84) -> (2188.56, 1692.88)
	Length: 7 sites, height: 1 rows, site name: tsm3site, cell type: NOR2X4
Total net bbox length = 1.510e+06 (7.425e+05 7.674e+05) (ext = 1.670e+05)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2982.3MB
*** Finished refinePlace (0:16:15 mem=2982.3M) ***
*** maximum move = 7.68 um ***
*** Finished re-routing un-routed nets (2976.8M) ***

*** Finish Physical Update (cpu=0:00:02.2 real=0:00:01.0 mem=2973.9M) ***
** GigaOpt Optimizer WNS Slack -0.143 TNS Slack -6.987 Density 4.97
OptDebug: Start of Optimizer WNS Pass 1: default* WNS -0.143 TNS -6.987; reg2reg* WNS 0.083 TNS 0.000; HEPG WNS 0.083 TNS 0.000; all paths WNS -0.143 TNS -6.987
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|          End Point          |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
|  -0.143|   -0.143|  -6.987|   -6.987|     4.97%|   0:00:00.0| 2967.7M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
|  -0.131|   -0.131|  -5.914|   -5.914|     4.98%|   0:00:03.0| 2971.6M|av_func_mode_max|  default| CONV/a_cnt_reg[8]/D         |
|  -0.130|   -0.130|  -6.147|   -6.147|     4.98%|   0:00:00.0| 2972.0M|av_func_mode_max|  default| CONV/a_cnt_reg[11]/D        |
|  -0.121|   -0.121|  -6.117|   -6.117|     4.98%|   0:00:00.0| 2973.7M|av_func_mode_max|  default| CONV/a_cnt_reg[7]/D         |
|  -0.118|   -0.118|  -5.409|   -5.409|     4.98%|   0:00:01.0| 2973.1M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
|  -0.110|   -0.110|  -5.266|   -5.266|     4.98%|   0:00:00.0| 2973.6M|av_func_mode_max|  default| CONV/a_cnt_reg[8]/D         |
|  -0.108|   -0.108|  -4.893|   -4.893|     4.98%|   0:00:01.0| 2974.5M|av_func_mode_max|  default| CONV/a_cnt_reg[4]/D         |
|  -0.127|   -0.127|  -4.547|   -4.547|     4.98%|   0:00:00.0| 2976.3M|av_func_mode_max|  default| CONV/a_cnt_reg[4]/D         |
|  -0.097|   -0.097|  -4.832|   -4.832|     4.98%|   0:00:01.0| 2976.3M|av_func_mode_max|  default| CONV/a_cnt_reg[4]/D         |
|  -0.094|   -0.094|  -4.530|   -4.530|     4.98%|   0:00:00.0| 2976.1M|av_func_mode_max|  default| CONV/a_cnt_reg[5]/D         |
|  -0.071|   -0.071|  -1.250|   -1.250|     4.98%|   0:00:01.0| 2976.9M|av_func_mode_max|  default| CONV/a_cnt_reg[8]/D         |
|  -0.064|   -0.064|  -1.015|   -1.015|     4.98%|   0:00:01.0| 2977.4M|av_func_mode_max|  default| CONV/a_cnt_reg[8]/D         |
|  -0.064|   -0.064|  -0.930|   -0.930|     4.98%|   0:00:00.0| 2977.4M|av_func_mode_max|  default| CONV/a_cnt_reg[8]/D         |
|  -0.064|   -0.064|  -0.891|   -0.891|     4.98%|   0:00:00.0| 2977.2M|av_func_mode_max|  default| CONV/a_cnt_reg[8]/D         |
|  -0.064|   -0.064|  -0.389|   -0.389|     4.99%|   0:00:02.0| 2977.9M|av_func_mode_max|  default| CONV/a_cnt_reg[8]/D         |
|  -0.064|   -0.064|  -0.355|   -0.355|     4.99%|   0:00:00.0| 2978.1M|av_func_mode_max|  default| CONV/a_cnt_reg[8]/D         |
|  -0.064|   -0.064|  -0.300|   -0.300|     4.99%|   0:00:00.0| 2977.8M|av_func_mode_max|  default| CONV/a_cnt_reg[8]/D         |
|  -0.064|   -0.064|  -0.254|   -0.254|     4.99%|   0:00:00.0| 2977.8M|av_func_mode_max|  default| CONV/a_cnt_reg[8]/D         |
|  -0.056|   -0.056|  -0.310|   -0.310|     4.99%|   0:00:01.0| 2978.3M|av_func_mode_max|  default| CONV/a_cnt_reg[9]/D         |
|  -0.047|   -0.047|  -0.169|   -0.169|     4.99%|   0:00:00.0| 2978.4M|av_func_mode_max|  default| CONV/a_cnt_reg[9]/D         |
|  -0.031|   -0.031|  -0.112|   -0.112|     4.99%|   0:00:01.0| 2978.3M|av_func_mode_max|  default| CONV/a_cnt_reg[8]/D         |
|  -0.031|   -0.031|  -0.094|   -0.094|     4.99%|   0:00:00.0| 2978.3M|av_func_mode_max|  default| CONV/a_cnt_reg[8]/D         |
|  -0.022|   -0.022|  -0.050|   -0.050|     4.99%|   0:00:00.0| 2978.3M|av_func_mode_max|  default| CONV/a_cnt_reg[11]/D        |
|  -0.018|   -0.018|  -0.024|   -0.024|     4.99%|   0:00:01.0| 2978.3M|av_func_mode_max|  default| CONV/a_cnt_reg[8]/D         |
|  -0.012|   -0.012|  -0.021|   -0.021|     4.99%|   0:00:00.0| 2978.3M|av_func_mode_max|  default| CONV/a_cnt_reg[8]/D         |
|  -0.004|   -0.004|  -0.006|   -0.006|     4.99%|   0:00:00.0| 2978.3M|av_func_mode_max|  default| CONV/a_cnt_reg[8]/D         |
|  -0.001|   -0.001|  -0.001|   -0.001|     4.99%|   0:00:00.0| 2978.4M|av_func_mode_max|  default| CONV/a_cnt_reg[5]/D         |
|   0.000|    0.000|   0.000|    0.000|     4.99%|   0:00:01.0| 2982.4M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
|   0.004|    0.004|   0.000|    0.000|     4.99%|   0:00:00.0| 2980.0M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
|   0.010|    0.010|   0.000|    0.000|     4.99%|   0:00:01.0| 2981.9M|av_func_mode_max|  default| CONV/register_reg[7][1]/D   |
|   0.016|    0.016|   0.000|    0.000|     5.00%|   0:00:00.0| 2981.7M|av_func_mode_max|  default| CONV/register_reg[7][1]/D   |
|   0.034|    0.034|   0.000|    0.000|     5.00%|   0:00:01.0| 2981.5M|av_func_mode_max|  default| CONV/CMF1_reg[3]/D          |
|   0.043|    0.043|   0.000|    0.000|     5.00%|   0:00:01.0| 2981.6M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
|   0.052|    0.052|   0.000|    0.000|     5.00%|   0:00:01.0| 2983.3M|av_func_mode_max|  default| CONV/register_reg[8][16]/D  |
|   0.055|    0.055|   0.000|    0.000|     5.00%|   0:00:01.0| 2982.3M|av_func_mode_max|  default| CONV/CMF1_reg[9]/D          |
|   0.055|    0.055|   0.000|    0.000|     5.00%|   0:00:00.0| 2973.5M|av_func_mode_max|  default| CONV/CMF1_reg[9]/D          |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+

*** Finish Core Optimize Step (cpu=0:01:42 real=0:00:19.0 mem=2973.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:42 real=0:00:19.0 mem=2973.5M) ***
OptDebug: End of Optimizer WNS Pass 1: default* WNS 0.055 TNS 0.000; reg2reg* WNS 0.083 TNS 0.000; HEPG WNS 0.083 TNS 0.000; all paths WNS 0.055 TNS 0.000
** GigaOpt Optimizer WNS Slack 0.055 TNS Slack 0.000 Density 5.00
*** Starting refinePlace (0:17:58 mem=2978.7M) ***
Total net bbox length = 1.516e+06 (7.442e+05 7.717e+05) (ext = 1.670e+05)
Move report: Detail placement moves 273 insts, mean move: 1.95 um, max move: 7.02 um
	Max move on inst (CONV/U3707_dup1): (2193.84, 1687.84) --> (2195.82, 1682.80)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:00.0 MEM: 2982.5MB
Summary Report:
Instances move: 273 (out of 13291 movable)
Instances flipped: 13
Mean displacement: 1.95 um
Max displacement: 7.02 um (Instance: CONV/U3707_dup1) (2193.84, 1687.84) -> (2195.82, 1682.8)
	Length: 11 sites, height: 1 rows, site name: tsm3site, cell type: OAI21X4
Total net bbox length = 1.516e+06 (7.446e+05 7.718e+05) (ext = 1.670e+05)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2982.5MB
*** Finished refinePlace (0:17:59 mem=2982.5M) ***
*** maximum move = 7.02 um ***
*** Finished re-routing un-routed nets (2979.8M) ***

*** Finish Physical Update (cpu=0:00:02.2 real=0:00:01.0 mem=2975.2M) ***
** GigaOpt Optimizer WNS Slack 0.055 TNS Slack 0.000 Density 5.00
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:04:14 real=0:00:57.0 mem=2967.0M) ***

*** SetupOpt [finish] : cpu/real = 0:04:26.7/0:01:09.3 (3.8), totSession cpu/real = 0:18:00.0/0:09:48.9 (1.8), mem = 2195.5M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 108 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:18:00.6/0:09:49.4 (1.8), mem = 2453.6M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 5.00
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     5.00%|        -|   0.000|   0.000|   0:00:00.0| 2453.7M|
|     5.00%|        0|   0.000|   0.000|   0:00:00.0| 2461.9M|
|     4.93%|      262|  -0.048|  -0.067|   0:00:03.0| 2870.7M|
|     4.38%|     3881|   0.000|   0.000|   0:00:12.0| 2886.4M|
|     4.32%|      500|   0.000|   0.000|   0:00:04.0| 2887.4M|
|     4.32%|       28|   0.000|   0.000|   0:00:01.0| 2887.4M|
|     4.32%|        2|   0.000|   0.000|   0:00:00.0| 2887.4M|
|     4.32%|        0|   0.000|   0.000|   0:00:00.0| 2887.4M|
|     4.32%|        0|   0.000|   0.000|   0:00:00.0| 2887.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 4.32
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:01:36) (real = 0:00:22.0) **
*** Starting refinePlace (0:19:37 mem=2885.5M) ***
Total net bbox length = 1.522e+06 (7.498e+05 7.723e+05) (ext = 1.674e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2887.8MB
Summary Report:
Instances move: 0 (out of 12989 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.522e+06 (7.498e+05 7.723e+05) (ext = 1.674e+05)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2887.8MB
*** Finished refinePlace (0:19:38 mem=2887.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2883.9M) ***

*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=2881.5M) ***
*** AreaOpt [finish] : cpu/real = 0:01:37.7/0:00:22.9 (4.3), totSession cpu/real = 0:19:38.3/0:10:12.3 (1.9), mem = 2869.7M
End: Area Reclaim Optimization (cpu=0:01:38, real=0:00:23, mem=2208.18M, totSessionCpu=0:19:38).

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'CHIP' of instances=13137 and nets=14851 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2076.582M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2199.87 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2199.87 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1155
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=14187  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 14079 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14079 net(s) in layer range [2, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.647662e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         2( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.51 sec, Real: 0.88 sec, Curr Mem: 2195.99 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (10 T). (MEM=2135.12)
Total number of fetched objects 14190
End delay calculation. (MEM=2128.84 CPU=0:00:04.9 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2128.84 CPU=0:00:06.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:07.8 real=0:00:01.0 totSessionCpu=0:19:49 mem=2126.9M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:17:06, real = 0:04:39, mem = 1634.1M, totSessionCpu=0:19:49 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1454   |   695   |  1107   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     43 (43)      |
|   max_tran     |      0 (0)       |   0.000    |     42 (42)      |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.322%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:17:08, real = 0:04:41, mem = 1631.7M, totSessionCpu=0:19:51 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:17:09, real = 0:04:41, mem = 2086.4M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 4 warning(s), 0 error(s)

<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2093.6M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1454   |   695   |  1107   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     43 (43)      |
|   max_tran     |      0 (0)       |   0.000    |     42 (42)      |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.322%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 3.56 sec
Total Real time: 3.0 sec
Total Memory Usage: 2095.453125 Mbytes
<CMD> createBasicPathGroups -expanded
Created reg2reg path group
Effort level <high> specified for reg2reg path_group
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2097.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.001  |  3.353  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1454   |   695   |  1045   |   62    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     43 (43)      |
|   max_tran     |      0 (0)       |   0.000    |     42 (42)      |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.322%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 3.57 sec
Total Real time: 2.0 sec
Total Memory Usage: 2101.710938 Mbytes
<CMD> saveDesign floorplan.enc
#% Begin save design ... (date=05/08 21:32:35, mem=1579.1M)
% Begin Save ccopt configuration ... (date=05/08 21:32:35, mem=1579.1M)
% End Save ccopt configuration ... (date=05/08 21:32:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1580.0M, current mem=1580.0M)
% Begin Save netlist data ... (date=05/08 21:32:35, mem=1580.0M)
Writing Binary DB to floorplan.enc.dat/vbin/CHIP.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/08 21:32:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=1580.6M, current mem=1580.6M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file floorplan.enc.dat/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/08 21:32:35, mem=1581.3M)
Saving AAE Data ...
% End Save AAE data ... (date=05/08 21:32:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1581.4M, current mem=1581.4M)
% Begin Save clock tree data ... (date=05/08 21:32:35, mem=1581.9M)
% End Save clock tree data ... (date=05/08 21:32:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1581.9M, current mem=1581.9M)
Saving preference file floorplan.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 1 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Saving PG file floorplan.enc.dat/CHIP.pg.gz
Saving property file floorplan.enc.dat/CHIP.prop
Save Adaptive View Pruing View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2146.1M) ***
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=2145.9M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=2144.6M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving rc congestion map floorplan.enc.dat/CHIP.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=05/08 21:32:36, mem=1583.9M)
% End Save power constraints data ... (date=05/08 21:32:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1583.9M, current mem=1583.9M)
RC_corner
RC_corner
RC_corner
Generated self-contained design floorplan.enc.dat
#% End save design ... (date=05/08 21:32:39, total cpu=0:00:03.1, real=0:00:04.0, peak res=1584.9M, current mem=1584.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> refinePlace -checkRoute 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0
*** Starting refinePlace (0:20:14 mem=2151.0M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2153.4MB
Summary Report:
Instances move: 0 (out of 12989 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2153.4MB
*** Finished refinePlace (0:20:15 mem=2153.4M) ***
<CMD> getCTSMode -engine -quiet
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> getCTSMode -engine -quiet
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METAL5 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top METAL1 bottom METAL1 left METAL2 right METAL2} -width {top 5 bottom 5 left 5 right 5} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 4 -use_interleaving_wire_group 1

Loading cell geometries (cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2147.0M)
Ring generation is complete.
vias are now being generated.
addRing created 32 wires.
ViaGen created 128 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL1 |       16       |       NA       |
|  VIA12 |       128      |        0       |
| METAL2 |       16       |       NA       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { padPin } -layerChangeRange { METAL1(1) METAL5(5) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort allGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { METAL1(1) METAL5(5) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { METAL1(1) METAL5(5) }
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Wed May  8 21:34:03 2024 ***
SPECIAL ROUTE ran on directory: /home/mm53/APR_HW
SPECIAL ROUTE ran on machine: islabx5 (Linux 2.6.32-642.el6.x86_64 Xeon 1.20Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectCorePin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 5
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllGeoms set to true
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 5
srouteTopTargetLayerLimit set to 5
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3202.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 5 routing layers, 1 overlap layer
Read in 189 macros, 189 used
Read in 329 components
  181 core components: 0 unplaced, 181 placed, 0 fixed
  144 pad components: 0 unplaced, 0 placed, 144 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 108 logical pins
Read in 108 nets
Read in 2 special nets, 2 routed
Read in 383 terminals
2 nets selected.

Begin power routing ...
  Number of IO ports routed: 126
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3205.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
sroute created 189 wires.
ViaGen created 195 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL1 |       63       |       NA       |
|  VIA12 |       93       |        0       |
| METAL2 |       84       |       NA       |
|  VIA23 |       84       |        0       |
| METAL3 |       33       |       NA       |
|  VIA34 |       18       |        0       |
| METAL4 |        9       |       NA       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL5 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias true -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer METAL4 -direction vertical -width 4 -spacing 0.28 -set_to_set_distance 60 -start_from left -start_offset 50 -stop_offset 50 -switch_layer_over_obs true -merge_stripes_value 0.56 -max_same_layer_jog_length 0.56 -padcore_ring_top_layer_limit METAL5 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL5 -block_ring_bottom_layer_limit METAL1 -use_wire_group 1 -use_interleaving_wire_group 1 -use_wire_group_bits 3 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 2141.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2141.1M)
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_494_0' was increased to (2212.979980 1970.079956) (2214.959961 1975.520020) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_493_0' was increased to (2212.979980 1980.160034) (2214.959961 1985.599976) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_492_0' was increased to (2212.320068 1975.119995) (2214.300049 1980.560059) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_491_0' was increased to (2209.020020 1975.119995) (2212.320068 1980.560059) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_490_0' was increased to (2269.739990 2015.439941) (2272.379883 2020.880005) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_489_0' was increased to (1853.280029 1435.839966) (1855.260010 1441.280029) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_488_0' was increased to (1857.900024 1435.839966) (1861.199951 1441.280029) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_484_0' was increased to (1731.839966 1889.040039) (1741.079956 1894.479980) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_483_0' was increased to (2214.959961 1758.400024) (2224.199951 1763.839966) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_480_0' was increased to (1684.979980 1495.920044) (1690.260010 1501.359985) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_478_0' was increased to (2218.260010 1778.560059) (2221.560059 1784.000000) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_477_0' was increased to (1751.640015 1889.439941) (1753.619995 1894.880005) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_476_0' was increased to (1756.260010 1889.439941) (1759.560059 1894.880005) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_474_0' was increased to (1121.339966 1894.479980) (1123.319946 1899.920044) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_473_0' was increased to (1123.319946 1894.479980) (1126.619995 1899.920044) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_472_0' was increased to (1126.619995 1894.479980) (1129.260010 1899.920044) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_471_0' was increased to (1521.959961 1466.079956) (1526.579956 1471.520020) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_63_0_dup1' was increased to (2144.340088 1677.760010) (2146.979980 1683.199951) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_470_0' was increased to (2275.020020 1949.520020) (2284.260010 1954.959961) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_469_0' was increased to (1283.699951 1864.239990) (1288.979980 1869.680054) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Loading cell geometries (cpu: 0:00:00.3, real: 0:00:01.0, peak mem: 2148.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2148.1M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2148.2M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
Type 'man IMPPP-4055' for more detail.
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL3 at (562.30, 224.96) (562.30, 229.96).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL3 at (562.30, 235.52) (562.30, 240.52).
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2159.0M)
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL3 at (720.90, 230.24) (720.90, 235.24).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL3 at (720.90, 240.80) (720.90, 245.80).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL3 at (729.46, 230.24) (729.46, 235.24).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL3 at (729.46, 240.80) (729.46, 245.80).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL3 at (738.02, 230.24) (738.02, 235.24).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL3 at (738.02, 240.80) (738.02, 245.80).
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2159.1M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2159.1M)
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL3 at (1200.90, 230.24) (1200.90, 235.24).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL3 at (1200.90, 240.80) (1200.90, 245.80).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL3 at (1209.46, 230.24) (1209.46, 235.24).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL3 at (1209.46, 240.80) (1209.46, 245.80).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL3 at (1218.02, 230.24) (1218.02, 235.24).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL3 at (1218.02, 240.80) (1218.02, 245.80).
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2159.1M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2159.1M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2159.1M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2159.1M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2159.1M)
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL3 at (2405.18, 3028.18) (2405.18, 3033.18).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL3 at (2413.74, 3028.18) (2413.74, 3033.18).
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2159.2M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2159.2M)
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL3 at (562.30, 224.96) (562.30, 229.96).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA23 at (562.30, 224.96) (562.30, 229.96).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA12 at (562.30, 224.96) (562.30, 229.96).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL3 at (720.90, 230.24) (720.90, 235.24).
**WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL2 at (416.90, 3022.90) (420.90, 3059.58)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL2 at (416.90, 3022.90) (420.90, 3059.58)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL2 at (556.80, 230.24) (558.02, 266.92)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL2 at (556.80, 230.24) (558.02, 266.92)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL2 at (556.80, 230.24) (558.02, 266.92)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL2 at (556.80, 230.24) (558.02, 266.92)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL2 at (1994.02, 230.24) (1998.02, 266.92)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL2 at (1994.02, 230.24) (1998.02, 266.92)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL2 at (2393.07, 3022.90) (2397.07, 3059.58)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL2 at (2393.07, 3022.90) (2397.07, 3059.58)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL2 at (2401.65, 3022.90) (2405.65, 3059.58)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL2 at (2401.65, 3022.90) (2405.65, 3059.58)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL2 at (2410.22, 3022.90) (2414.22, 3059.58)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL2 at (2410.22, 3022.90) (2414.22, 3059.58)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL3 at (703.98, 267.82) (720.90, 271.82)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL3 & METAL5 at (703.98, 267.82) (720.90, 271.82)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL3 at (1183.98, 267.82) (1200.90, 271.82)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL3 & METAL5 at (1183.98, 267.82) (1200.90, 271.82)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL2 at (558.30, 3028.18) (562.30, 3064.86)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL2 at (721.18, 224.96) (723.35, 261.64)
**WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
addStripe created 287 wires.
ViaGen created 6235 vias, deleted 7 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA12 |      2047      |        7       |
|  VIA23 |      2058      |        0       |
| METAL3 |        2       |       NA       |
|  VIA34 |      2068      |        0       |
| METAL4 |       269      |       NA       |
|  VIA45 |       62       |        0       |
| METAL5 |       16       |       NA       |
+--------+----------------+----------------+
<CMD> getCTSMode -engine -quiet
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL5 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias true -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer METAL5 -direction horizontal -width 4 -spacing 0.28 -set_to_set_distance 60 -start_from bottom -start_offset 50 -stop_offset 100 -switch_layer_over_obs true -merge_stripes_value 0.56 -max_same_layer_jog_length 0.56 -padcore_ring_top_layer_limit METAL5 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL5 -block_ring_bottom_layer_limit METAL1 -use_wire_group 1 -use_interleaving_wire_group 1 -use_wire_group_bits 3 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 2144.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2144.9M)
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_494_0' was increased to (2212.979980 1970.079956) (2214.959961 1975.520020) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_493_0' was increased to (2212.979980 1980.160034) (2214.959961 1985.599976) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_492_0' was increased to (2212.320068 1975.119995) (2214.300049 1980.560059) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_491_0' was increased to (2209.020020 1975.119995) (2212.320068 1980.560059) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_490_0' was increased to (2269.739990 2015.439941) (2272.379883 2020.880005) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_489_0' was increased to (1853.280029 1435.839966) (1855.260010 1441.280029) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_488_0' was increased to (1857.900024 1435.839966) (1861.199951 1441.280029) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_484_0' was increased to (1731.839966 1889.040039) (1741.079956 1894.479980) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_483_0' was increased to (2214.959961 1758.400024) (2224.199951 1763.839966) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_480_0' was increased to (1684.979980 1495.920044) (1690.260010 1501.359985) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_478_0' was increased to (2218.260010 1778.560059) (2221.560059 1784.000000) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_477_0' was increased to (1751.640015 1889.439941) (1753.619995 1894.880005) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_476_0' was increased to (1756.260010 1889.439941) (1759.560059 1894.880005) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_474_0' was increased to (1121.339966 1894.479980) (1123.319946 1899.920044) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_473_0' was increased to (1123.319946 1894.479980) (1126.619995 1899.920044) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_472_0' was increased to (1126.619995 1894.479980) (1129.260010 1899.920044) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_471_0' was increased to (1521.959961 1466.079956) (1526.579956 1471.520020) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_63_0_dup1' was increased to (2144.340088 1677.760010) (2146.979980 1683.199951) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_470_0' was increased to (2275.020020 1949.520020) (2284.260010 1954.959961) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_469_0' was increased to (1283.699951 1864.239990) (1288.979980 1869.680054) because pins or obstructions were outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Loading cell geometries (cpu: 0:00:00.3, real: 0:00:00.0, peak mem: 2144.9M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2144.9M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2146.0M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
Type 'man IMPPP-4055' for more detail.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2156.1M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2156.3M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2156.3M)
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (235.25, 1196.88) (235.25, 1200.88).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (245.81, 1196.88) (245.81, 1200.88).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (235.25, 1205.44) (235.25, 1209.44).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (245.81, 1205.44) (245.81, 1209.44).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (235.25, 1214.00) (235.25, 1218.00).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (245.81, 1214.00) (245.81, 1218.00).
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2156.3M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2156.3M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2156.3M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2156.3M)
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (229.97, 2161.16) (229.97, 2165.16).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (240.53, 2161.16) (240.53, 2165.16).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (229.97, 2169.72) (229.97, 2173.72).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (240.53, 2169.72) (240.53, 2173.72).
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2156.3M)
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (3035.20, 2469.72) (3035.20, 2473.72).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (3035.20, 2478.28) (3035.20, 2482.28).
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2156.3M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2156.4M)
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA34 at (229.97, 2161.16) (229.97, 2165.16).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA34 at (229.97, 2161.16) (229.97, 2165.16).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA23 at (229.97, 2161.16) (229.97, 2165.16).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA12 at (229.97, 2161.16) (229.97, 2165.16).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA34 at (229.97, 2169.72) (229.97, 2173.72).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA34 at (229.97, 2169.72) (229.97, 2173.72).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA23 at (229.97, 2169.72) (229.97, 2173.72).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA12 at (229.97, 2169.72) (229.97, 2173.72).
**WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL1 at (3024.92, 654.89) (3061.60, 658.89)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL3 at (3024.92, 654.89) (3061.60, 658.89)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL1 at (230.25, 716.88) (266.93, 720.88)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL3 at (230.25, 716.88) (266.93, 720.88)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL1 at (230.25, 725.44) (266.93, 729.44)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL3 at (230.25, 725.44) (266.93, 729.44)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL1 at (230.25, 734.00) (266.93, 738.00)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL3 at (230.25, 734.00) (266.93, 738.00)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL1 at (3024.92, 1196.88) (3061.60, 1200.88)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL3 at (3024.92, 1196.88) (3061.60, 1200.88)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL1 at (3024.92, 1205.44) (3061.60, 1209.44)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL3 at (3024.92, 1205.44) (3061.60, 1209.44)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL1 at (3024.92, 1214.00) (3061.60, 1218.00)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL3 at (3024.92, 1214.00) (3061.60, 1218.00)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL1 at (230.25, 2156.88) (266.93, 2157.93)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL1 at (230.25, 2159.50) (266.93, 2160.88)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL3 at (230.25, 2156.88) (266.93, 2157.93)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL3 at (230.25, 2159.50) (266.93, 2160.88)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL1 at (230.25, 2165.44) (266.93, 2166.50)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL1 at (230.25, 2168.07) (266.93, 2169.44)
**WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
addStripe created 276 wires.
ViaGen created 38679 vias, deleted 6 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA23 |      2003      |        6       |
|  VIA34 |      2016      |        0       |
| METAL4 |       14       |       NA       |
|  VIA45 |      34660     |        0       |
| METAL5 |       262      |       NA       |
+--------+----------------+----------------+
<CMD> zoomBox 654.60200 1272.90000 2544.67300 3241.04600
<CMD> zoomBox 1084.30900 2060.83350 2070.93800 3088.21850
<CMD> zoomBox 1214.60550 2299.28000 1927.44550 3041.56600
<CMD> zoomBox 1345.65550 2538.83900 1783.42850 2994.69550
<CMD> zoomBox 1426.57200 2684.64950 1695.42000 2964.60300
<CMD> fit
<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol false -sameCellViol true -padFillerCellsOverlap true -routingBlkgPinOverlap false -routingCellBlkgOverlap false -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2149.2) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 7040
Multi-CPU acceleration using 10 CPU(s).
Saving Drc markers ...
... 1 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:07.4  MEM: 15.9M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> saveDesign powerplan.enc
#% Begin save design ... (date=05/08 21:35:58, mem=1591.2M)
% Begin Save ccopt configuration ... (date=05/08 21:35:58, mem=1591.2M)
% End Save ccopt configuration ... (date=05/08 21:35:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1591.5M, current mem=1591.5M)
% Begin Save netlist data ... (date=05/08 21:35:58, mem=1591.5M)
Writing Binary DB to powerplan.enc.dat/vbin/CHIP.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/08 21:35:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=1591.5M, current mem=1591.4M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file powerplan.enc.dat/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/08 21:35:58, mem=1592.4M)
Saving AAE Data ...
% End Save AAE data ... (date=05/08 21:35:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1592.4M, current mem=1592.4M)
% Begin Save clock tree data ... (date=05/08 21:35:58, mem=1592.4M)
% End Save clock tree data ... (date=05/08 21:35:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1592.4M, current mem=1592.4M)
Saving preference file powerplan.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 1 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file powerplan.enc.dat/CHIP.pg.gz
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file powerplan.enc.dat/CHIP.prop
Save Adaptive View Pruing View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2267.7M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=2213.2M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=2191.9M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving rc congestion map powerplan.enc.dat/CHIP.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=05/08 21:35:59, mem=1593.7M)
% End Save power constraints data ... (date=05/08 21:35:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1593.7M, current mem=1593.7M)
RC_corner
RC_corner
RC_corner
Generated self-contained design powerplan.enc.dat
#% End save design ... (date=05/08 21:36:01, total cpu=0:00:02.7, real=0:00:03.0, peak res=1594.5M, current mem=1594.5M)
*** Message Summary: 0 warning(s), 0 error(s)

**WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-doCongOpt" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX1 BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL DLY1X1 DLY2X1 DLY3X1 DLY4X1 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX8 INVXL} -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort medium -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -maxDensity 0.1 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setPlaceMode -fp false
<CMD> place_design
-place_design_floorplan_mode false         # bool, default=false, user setting
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 100.00% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
<CMD> setPlaceMode -fp false
<CMD> place_design
-place_design_floorplan_mode false         # bool, default=false, user setting
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 100.00% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
**WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-doCongOpt" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFXL CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 CLKBUFX1 BUFXL BUFX8 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 BUFX1 INVXL INVX8 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVXL CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort medium -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -maxDensity 0.15 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setPlaceMode -fp false
<CMD> place_design
-place_design_floorplan_mode false         # bool, default=false, user setting
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 100.00% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
<CMD> specifyScanChain scan1 -start ipad_SCAN_IN/C -stop opad_SCAN_OUT/I
<CMD> scanTrace
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 1 scan chain  (total 348 scan bits).
*** Scan Sanity Check Summary:
*** 1 scan chain  passed sanity check.
<CMD> setPlaceMode -fp false
<CMD> place_design
-place_design_floorplan_mode false         # bool, default=false, user setting
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 1 scan chain  (total 348 scan bits).
*** Scan Sanity Check Summary:
*** 1 scan chain  passed sanity check.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 574 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.2) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.29307 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (10 T). (MEM=2044.52)
Total number of fetched objects 13652
End delay calculation. (MEM=2040.22 CPU=0:00:04.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2040.22 CPU=0:00:04.9 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#6 (mem=1999.5M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.9 mem=2104.6M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:02.2 mem=2114.8M) ***
No user-set net weight.
Net fanout histogram:
2		: 6547 (48.0%) nets
3		: 4210 (30.8%) nets
4     -	14	: 2741 (20.1%) nets
15    -	39	: 147 (1.1%) nets
40    -	79	: 1 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 3 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 1 scan chain  (total 348 scan bits).
*** Scan Sanity Check Summary:
*** 1 scan chain  passed sanity check.
#std cell=12451 (0 fixed + 12451 movable) #buf cell=0 #inv cell=1832 #block=0 (0 floating + 0 preplaced)
#ioInst=148 #net=13644 #term=42998 #term/net=3.15, #fixedIo=148, #floatIo=0, #fixedPin=108, #floatPin=0
stdCell: 12451 single + 0 double + 0 multi
Total standard cell length = 59.9815 (mm), area = 0.3023 (mm^2)
Average module density = 0.281.
Density for the design = 0.281.
       = stdcell_area 90881 sites (302307 um^2) / alloc_area 323195 sites (1075076 um^2).
Pin Density = 0.01995.
            = total # of pins 42998 / total area 2154798.
Enabling multi-CPU acceleration with 10 CPU(s) for placement
=== lastAutoLevel = 10 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 4.398e+05 (2.11e+05 2.29e+05)
              Est.  stn bbox = 4.878e+05 (2.35e+05 2.53e+05)
              cpu = 0:00:00.7 real = 0:00:00.0 mem = 2201.7M
Iteration  2: Total net bbox = 4.398e+05 (2.11e+05 2.29e+05)
              Est.  stn bbox = 4.878e+05 (2.35e+05 2.53e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2201.9M
Iteration  3: Total net bbox = 5.003e+05 (2.41e+05 2.59e+05)
              Est.  stn bbox = 5.909e+05 (2.85e+05 3.06e+05)
              cpu = 0:00:03.5 real = 0:00:01.0 mem = 2353.1M
Active setup views:
    av_func_mode_max
Iteration  4: Total net bbox = 1.390e+06 (8.61e+05 5.29e+05)
              Est.  stn bbox = 1.576e+06 (9.75e+05 6.02e+05)
              cpu = 0:00:07.6 real = 0:00:01.0 mem = 2353.1M
Iteration  5: Total net bbox = 1.521e+06 (7.48e+05 7.73e+05)
              Est.  stn bbox = 1.731e+06 (8.47e+05 8.85e+05)
              cpu = 0:00:08.2 real = 0:00:02.0 mem = 2353.3M
Iteration  6: Total net bbox = 1.456e+06 (7.24e+05 7.32e+05)
              Est.  stn bbox = 1.672e+06 (8.29e+05 8.43e+05)
              cpu = 0:00:09.6 real = 0:00:02.0 mem = 2512.4M
Iteration  7: Total net bbox = 1.460e+06 (7.27e+05 7.33e+05)
              Est.  stn bbox = 1.677e+06 (8.33e+05 8.45e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2173.9M
Iteration  8: Total net bbox = 1.465e+06 (7.30e+05 7.35e+05)
              Est.  stn bbox = 1.682e+06 (8.36e+05 8.47e+05)
              cpu = 0:00:09.8 real = 0:00:05.0 mem = 2272.3M
Iteration  9: Total net bbox = 1.465e+06 (7.30e+05 7.35e+05)
              Est.  stn bbox = 1.682e+06 (8.34e+05 8.48e+05)
              cpu = 0:00:11.1 real = 0:00:03.0 mem = 2309.1M
Iteration 10: Total net bbox = 1.479e+06 (7.36e+05 7.43e+05)
              Est.  stn bbox = 1.697e+06 (8.40e+05 8.57e+05)
              cpu = 0:00:10.4 real = 0:00:07.0 mem = 2276.5M
Iteration 11: Total net bbox = 1.493e+06 (7.44e+05 7.49e+05)
              Est.  stn bbox = 1.712e+06 (8.48e+05 8.64e+05)
              cpu = 0:00:14.1 real = 0:00:03.0 mem = 2312.5M
Iteration 12: Total net bbox = 1.516e+06 (7.55e+05 7.61e+05)
              Est.  stn bbox = 1.735e+06 (8.59e+05 8.76e+05)
              cpu = 0:00:10.2 real = 0:00:06.0 mem = 2277.2M
Iteration 13: Total net bbox = 1.573e+06 (7.83e+05 7.90e+05)
              Est.  stn bbox = 1.792e+06 (8.87e+05 9.06e+05)
              cpu = 0:00:31.0 real = 0:00:09.0 mem = 2314.4M
Iteration 14: Total net bbox = 1.573e+06 (7.83e+05 7.90e+05)
              Est.  stn bbox = 1.792e+06 (8.87e+05 9.06e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2314.4M
Iteration 15: Total net bbox = 1.489e+06 (7.35e+05 7.54e+05)
              Est.  stn bbox = 1.696e+06 (8.31e+05 8.65e+05)
              cpu = 0:01:11 real = 0:00:17.0 mem = 2324.7M
Iteration 16: Total net bbox = 1.489e+06 (7.35e+05 7.54e+05)
              Est.  stn bbox = 1.696e+06 (8.31e+05 8.65e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2324.7M
Iteration 17: Total net bbox = 1.489e+06 (7.35e+05 7.54e+05)
              Est.  stn bbox = 1.696e+06 (8.31e+05 8.65e+05)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 2324.7M
*** cost = 1.489e+06 (7.35e+05 7.54e+05) (cpu for global=0:03:08) real=0:00:58.0***
Placement multithread real runtime: 0:00:58.0 with 10 threads.
Info: 1 clock gating cells identified, 0 (on average) moved 0/8
Solver runtime cpu: 0:02:28 real: 0:00:31.1
Core Placement runtime cpu: 0:02:35 real: 0:00:36.0
**WARN: (IMPSC-1750):	scanReorder is running on autoFlow mode, it probably overwrite other user setting, see the detail in logv.
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 1 scan chain  (total 348 scan bits).
*** Scan Skip Mode Summary:
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 1 scan chain  (total 348 scan bits).
*** Scan Sanity Check Summary:
*** 1 scan chain  passed sanity check.
INFO: Auto effort scan reorder.
*** Summary: Scan Reorder within scan chain
        Total scan reorder time: cpu: 0:00:00.1 , real: 0:00:00.0
Successfully reordered 1 scan chain .
Initial total scan wire length:    46517.106 (floating:    45444.065)
Final   total scan wire length:    19133.388 (floating:    18060.346)
Improvement:    27383.718   percent 58.87 (floating improvement:    27383.718   percent 60.26)
Current max long connection 672.395
*** End of ScanReorder (cpu=0:00:00.1, real=0:00:00.0, mem=2291.8M) ***
Total net length = 1.489e+06 (7.347e+05 7.543e+05) (ext = 0.000e+00)
*** Starting refinePlace (0:24:32 mem=2300.1M) ***
Total net bbox length = 1.496e+06 (7.386e+05 7.576e+05) (ext = 1.541e+05)
Move report: Detail placement moves 12451 insts, mean move: 2.40 um, max move: 49.70 um
	Max move on inst (CONV/r2246/U642): (674.80, 2122.03) --> (671.22, 2075.92)
	Runtime: CPU: 0:00:03.2 REAL: 0:00:01.0 MEM: 2301.1MB
Summary Report:
Instances move: 12451 (out of 12451 movable)
Instances flipped: 0
Mean displacement: 2.40 um
Max displacement: 49.70 um (Instance: CONV/r2246/U642) (674.8, 2122.03) -> (671.22, 2075.92)
	Length: 21 sites, height: 1 rows, site name: tsm3site, cell type: ADDFX2
Total net bbox length = 1.469e+06 (7.113e+05 7.578e+05) (ext = 1.542e+05)
Runtime: CPU: 0:00:03.2 REAL: 0:00:01.0 MEM: 2301.1MB
*** Finished refinePlace (0:24:35 mem=2301.1M) ***
*** End of Placement (cpu=0:03:18, real=0:01:03, mem=2283.3M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 2916 )
Density distribution unevenness ratio = 49.545%
*** Free Virtual Timing Model ...(mem=2268.9M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.29307 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (10 T). (MEM=2169.06)
Total number of fetched objects 13652
End delay calculation. (MEM=2164.46 CPU=0:00:03.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2164.46 CPU=0:00:04.1 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2129.36 MB )
[NR-eGR] Read 88892 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2132.57 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1155
[NR-eGR] #PG Blockages       : 88892
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13649  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13541 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13541 net(s) in layer range [2, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.607382e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         7( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         3( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               10( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.37 seconds, mem = 2184.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 43027
[NR-eGR] METAL2  (2V) length: 6.934172e+05um, number of vias: 62663
[NR-eGR] METAL3  (3H) length: 7.433914e+05um, number of vias: 1067
[NR-eGR] METAL4  (4V) length: 1.325660e+05um, number of vias: 247
[NR-eGR] METAL5  (5H) length: 5.088234e+04um, number of vias: 0
[NR-eGR] Total length: 1.620257e+06um, number of vias: 107004
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.328532e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.86 seconds, mem = 2183.5M
End of congRepair (cpu=0:00:02.3, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 3:35, real = 0: 1:11, mem = 2176.1M **
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
AAE DB initialization (MEM=2077.04 CPU=0:00:00.3 REAL=0:00:00.0) 
Start to check current routing status for nets...
**WARN: (IMPTR-2325):	There are 108 nets connecting a pad term to a fterm without geometry and these nets will not be routed. A pad term is a pin of a pad logically connected to a top level module port (fterm). 
Type 'set trPrintIgnoredPadNets <limit>' prior to trialRoute to have it report each net up to <limit>. 
Review the list of nets and verify they do not require a physical route between the pad pin and fterm. Top level fterms connecting to pad pins typically do not require a physical route because the pad pin will connect to signals external to the design.
Type 'man IMPTR-2325' for more detail.
All nets are already routed correctly.
End to check current routing status for nets (mem=2077.0M)
Extraction called for design 'CHIP' of instances=12599 and nets=14347 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2077.039M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (10 T). (MEM=2188.27)
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: Cdb files are: 
 	../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB
 
**WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973gvwc' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'PDO12CDG' does not have characterized noise model(s) for 'tpz973gvwc' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 13652
End delay calculation. (MEM=2289.92 CPU=0:00:04.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2200.38 CPU=0:00:05.7 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:07.6 real=0:00:02.0 totSessionCpu=0:24:55 mem=2197.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -23.679 | -7.304  | -23.679 | -6.333  |   N/A   |  0.000  |
|           TNS (ns):| -7064.9 |-728.740 | -6760.3 | -99.981 |   N/A   |  0.000  |
|    Violating Paths:|   716   |   318   |   665   |   50    |   N/A   |    0    |
|          All Paths:|  1454   |   695   |  1045   |   62    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    154 (154)     |   -2.676   |    197 (197)     |
|   max_tran     |    148 (2094)    |  -32.845   |    190 (2136)    |
|   max_fanout   |      1 (1)       |    -328    |      2 (2)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.218%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 10.31 sec
Total Real time: 5.0 sec
Total Memory Usage: 2228.710938 Mbytes
<CMD> getCTSMode -engine -quiet
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1644.8M, totSessionCpu=0:24:59 **
Executing: place_opt_design -opt
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_design_floorplan_mode false -place_detail_check_route false -place_detail_preserve_routing true -place_detail_remove_affected_routing false -place_detail_swap_eeq_cells false -place_global_clock_gate_aware true -place_global_cong_effort medium -place_global_ignore_scan true -place_global_ignore_spare false -place_global_max_density 0.15 -place_global_module_aware_spare false -place_global_place_io_pins false -place_global_reorder_scan true -powerDriven false -timingDriven true
**INFO: user set opt options
setOptMode -activeHoldViews { av_func_mode_min } -activeSetupViews { av_func_mode_max } -autoSetupViews { av_func_mode_max} -autoTDGRSetupViews { av_func_mode_max} -drcMargin 0 -fixCap true -fixDrc true -fixFanoutLoad true -fixTran true -optimizeFF true -setupTargetSlack 0
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1642.8M, totSessionCpu=0:24:59 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 10 threads.
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1656.2M, totSessionCpu=0:25:04 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2222.04 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2228.22 MB )
[NR-eGR] Read 88892 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2231.34 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1155
[NR-eGR] #PG Blockages       : 88892
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13649  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13541 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13541 net(s) in layer range [2, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.616797e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         4( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         2( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                7( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 43027
[NR-eGR] METAL2  (2V) length: 6.977572e+05um, number of vias: 62773
[NR-eGR] METAL3  (3H) length: 7.453853e+05um, number of vias: 1078
[NR-eGR] METAL4  (4V) length: 1.350876e+05um, number of vias: 264
[NR-eGR] METAL5  (5H) length: 5.156202e+04um, number of vias: 0
[NR-eGR] Total length: 1.629792e+06um, number of vias: 107142
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.392418e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.41 sec, Real: 1.16 sec, Curr Mem: 2109.66 MB )
Extraction called for design 'CHIP' of instances=12599 and nets=14347 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2109.992M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (10 T). (MEM=2219.58)
Total number of fetched objects 13652
End delay calculation. (MEM=2220.17 CPU=0:00:04.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2220.17 CPU=0:00:06.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:07.7 real=0:00:01.0 totSessionCpu=0:25:19 mem=2218.1M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -24.494 |
|           TNS (ns):| -7320.6 |
|    Violating Paths:|   716   |
|          All Paths:|  1454   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    154 (154)     |   -2.792   |    197 (197)     |
|   max_tran     |    147 (1836)    |  -33.473   |    189 (1878)    |
|   max_fanout   |      1 (1)       |    -328    |      2 (2)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.218%
------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:13, mem = 1670.6M, totSessionCpu=0:25:20 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2246.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2246.5M) ***
The useful skew maximum allowed delay set by user is: 1
Info: 108 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:25:21.5/0:18:45.7 (1.4), mem = 2240.2M

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:07.1/0:00:06.7 (1.1), totSession cpu/real = 0:25:28.6/0:18:52.4 (1.3), mem = 2300.0M
Begin: GigaOpt high fanout net optimization
Info: 108 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:25:28.9/0:18:52.7 (1.3), mem = 2294.7M
*** DrvOpt [finish] : cpu/real = 0:00:07.9/0:00:07.3 (1.1), totSession cpu/real = 0:25:36.8/0:18:59.9 (1.3), mem = 2296.3M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 108 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:25:36.9/0:19:00.0 (1.3), mem = 2296.3M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   222|  2152|   -34.37|   247|   247|    -2.85|     1|     1|     0|     0|   -24.49| -7320.55|       0|       0|       0|   4.22|          |         |
|    42|    42|   -33.01|    42|    42|    -2.43|     0|     0|     0|     0|    -3.58| -1193.70|     184|       6|      30|   4.26| 0:00:01.0|  2995.0M|
|    42|    42|   -33.01|    42|    42|    -2.43|     0|     0|     0|     0|    -3.58| -1193.70|       0|       0|       0|   4.26| 0:00:00.0|  2995.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 42 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    42 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:06.0 real=0:00:02.0 mem=2993.1M) ***

*** DrvOpt [finish] : cpu/real = 0:00:09.3/0:00:04.1 (2.3), totSession cpu/real = 0:25:46.2/0:19:04.1 (1.4), mem = 2328.3M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:47, real = 0:00:32, mem = 1735.1M, totSessionCpu=0:25:46 **

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 108 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:25:46.4/0:19:04.2 (1.4), mem = 2319.8M
*info: 108 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 698 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -3.577  TNS Slack -1193.699 
+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|          End Point          |
+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
|  -3.577|-1193.699|     4.26%|   0:00:00.0| 2655.6M|av_func_mode_max|  default| CONV/register_reg[7][8]/D   |
|  -3.542| -917.036|     4.34%|   0:00:04.0| 3113.4M|av_func_mode_max|  default| CONV/register_reg[8][16]/RN |
|  -2.244| -200.851|     4.39%|   0:00:02.0| 3124.2M|av_func_mode_max|  default| CONV/CMF0_reg[8]/D          |
|  -2.244| -200.851|     4.39%|   0:00:00.0| 3125.2M|av_func_mode_max|  default| CONV/CMF0_reg[8]/D          |
|  -1.212|  -97.880|     4.39%|   0:00:02.0| 3137.2M|av_func_mode_max|  default| CONV/CMF0_reg[7]/D          |
|  -0.867|  -64.621|     4.40%|   0:00:01.0| 3140.5M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
|  -0.800|  -48.170|     4.41%|   0:00:01.0| 3139.4M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
|  -0.800|  -48.170|     4.41%|   0:00:00.0| 3139.7M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
|  -0.675|  -39.493|     4.42%|   0:00:01.0| 3139.7M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
|  -0.582|  -34.332|     4.42%|   0:00:00.0| 3139.2M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
|  -0.582|  -33.470|     4.42%|   0:00:00.0| 3139.8M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
|  -0.582|  -33.470|     4.42%|   0:00:00.0| 3140.1M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
|  -0.582|  -31.944|     4.42%|   0:00:01.0| 3140.1M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
|  -0.582|  -31.327|     4.42%|   0:00:00.0| 3140.6M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
|  -0.582|  -30.950|     4.42%|   0:00:00.0| 3140.1M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
|  -0.582|  -30.950|     4.42%|   0:00:00.0| 3140.5M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
|  -0.582|  -30.730|     4.43%|   0:00:01.0| 3140.5M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
|  -0.582|  -30.672|     4.43%|   0:00:00.0| 3141.1M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
|  -0.582|  -30.835|     4.43%|   0:00:00.0| 3141.3M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
|  -0.582|  -30.835|     4.43%|   0:00:00.0| 3141.3M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
|  -0.582|  -30.208|     4.43%|   0:00:00.0| 3141.3M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
|  -0.582|  -30.208|     4.43%|   0:00:00.0| 3141.3M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
|  -0.582|  -30.176|     4.43%|   0:00:00.0| 3141.4M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
|  -0.582|  -30.176|     4.43%|   0:00:00.0| 3140.5M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
|  -0.582|  -29.587|     4.43%|   0:00:01.0| 3140.6M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
|  -0.582|  -29.690|     4.43%|   0:00:00.0| 3143.4M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:01:08 real=0:00:14.0 mem=3135.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:01:08 real=0:00:14.0 mem=3135.2M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -0.582  TNS Slack -29.690 
*** SetupOpt [finish] : cpu/real = 0:01:19.6/0:00:25.0 (3.2), totSession cpu/real = 0:27:05.9/0:19:29.2 (1.4), mem = 2389.0M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.582
*** Check timing (0:00:00.0)
Info: 108 io nets excluded
Info: 2 clock nets excluded from IPO operation.

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  av_func_mode_max
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2374.18 MB )
[NR-eGR] Read 88892 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2377.31 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1155
[NR-eGR] #PG Blockages       : 88892
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=14360  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 14250 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14250 net(s) in layer range [2, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.604922e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         5( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total                9( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.49 seconds, mem = 2383.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:04.1, real=0:00:01.0)***
Iteration  8: Total net bbox = 1.310e+06 (6.53e+05 6.57e+05)
              Est.  stn bbox = 1.489e+06 (7.39e+05 7.50e+05)
              cpu = 0:01:08 real = 0:00:13.0 mem = 3040.8M
Iteration  9: Total net bbox = 1.371e+06 (6.81e+05 6.90e+05)
              Est.  stn bbox = 1.553e+06 (7.69e+05 7.84e+05)
              cpu = 0:02:44 real = 0:00:36.0 mem = 3071.7M
Iteration 10: Total net bbox = 1.440e+06 (7.19e+05 7.20e+05)
              Est.  stn bbox = 1.617e+06 (8.06e+05 8.12e+05)
              cpu = 0:02:40 real = 0:00:35.0 mem = 3060.3M
Iteration 11: Total net bbox = 1.415e+06 (7.06e+05 7.09e+05)
              Est.  stn bbox = 1.589e+06 (7.90e+05 7.99e+05)
              cpu = 0:01:02 real = 0:00:13.0 mem = 3061.1M
Iteration 12: Total net bbox = 1.324e+06 (6.66e+05 6.58e+05)
              Est.  stn bbox = 1.494e+06 (7.48e+05 7.46e+05)
              cpu = 0:00:29.5 real = 0:00:06.0 mem = 3066.1M
Move report: Timing Driven Placement moves 13162 insts, mean move: 114.25 um, max move: 712.32 um
	Max move on inst (CONV/r2252/U53): (1999.80, 1607.20) --> (1969.59, 2289.32)

Finished Incremental Placement (cpu=0:08:22, real=0:01:55, mem=2684.9M)
**WARN: (IMPSC-1750):	scanReorder is running on autoFlow mode, it probably overwrite other user setting, see the detail in logv.
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 1 scan chain  (total 348 scan bits).
*** Scan Sanity Check Summary:
*** 1 scan chain  passed sanity check.
INFO: Auto effort scan reorder.
*** Summary: Scan Reorder within scan chain
        Total scan reorder time: cpu: 0:00:00.1 , real: 0:00:00.0
Successfully reordered 1 scan chain .
Initial total scan wire length:    25402.972 (floating:    17848.760)
Final   total scan wire length:    23253.799 (floating:    15699.586)
Improvement:     2149.173   percent  8.46 (floating improvement:     2149.173   percent 12.04)
Current max long connection 803.663
*** End of ScanReorder (cpu=0:00:00.1, real=0:00:00.0, mem=2685.0M) ***
Total net length = 3.042e+06 (1.481e+06 1.561e+06) (ext = 0.000e+00)
*** Starting refinePlace (0:35:31 mem=2695.3M) ***
Total net bbox length = 1.335e+06 (6.747e+05 6.604e+05) (ext = 1.639e+05)
Move report: Detail placement moves 13162 insts, mean move: 2.84 um, max move: 23.82 um
	Max move on inst (CONV/r2241/FE_OFC2095_n4908): (2256.05, 1142.00) --> (2276.34, 1138.48)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2696.3MB
Summary Report:
Instances move: 13162 (out of 13162 movable)
Instances flipped: 0
Mean displacement: 2.84 um
Max displacement: 23.82 um (Instance: CONV/r2241/FE_OFC2095_n4908) (2256.05, 1142) -> (2276.34, 1138.48)
	Length: 2 sites, height: 1 rows, site name: tsm3site, cell type: INVX1
Total net bbox length = 1.309e+06 (6.483e+05 6.610e+05) (ext = 1.639e+05)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2696.3MB
*** Finished refinePlace (0:35:33 mem=2696.3M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2693.70 MB )
[NR-eGR] Read 88892 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2696.82 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1155
[NR-eGR] #PG Blockages       : 88892
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=14360  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 14252 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14252 net(s) in layer range [2, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.413019e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         3( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total                8( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.39 seconds, mem = 2708.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 44449
[NR-eGR] METAL2  (2V) length: 5.775314e+05um, number of vias: 63454
[NR-eGR] METAL3  (3H) length: 6.540217e+05um, number of vias: 1131
[NR-eGR] METAL4  (4V) length: 1.413990e+05um, number of vias: 269
[NR-eGR] METAL5  (5H) length: 5.443320e+04um, number of vias: 0
[NR-eGR] Total length: 1.427385e+06um, number of vias: 109303
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.218930e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.88 seconds, mem = 2702.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:08:28, real=0:01:58)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2250.2M)
Extraction called for design 'CHIP' of instances=13310 and nets=15054 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2250.195M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:10:37, real = 0:02:57, mem = 1614.0M, totSessionCpu=0:35:36 **
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (10 T). (MEM=2301.53)
Total number of fetched objects 14363
End delay calculation. (MEM=2296.98 CPU=0:00:04.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2296.98 CPU=0:00:05.7 REAL=0:00:01.0)
*** Timing NOT met, worst failing slack is -0.475
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 108 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:35:45.3/0:21:31.5 (1.7), mem = 2326.7M
*info: 108 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 694 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.475 TNS Slack -21.689 Density 4.43
OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -0.475 TNS -19.442; reg2reg* WNS -0.325 TNS -2.422; HEPG WNS -0.325 TNS -2.422; all paths WNS -0.475 TNS -21.689
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|          End Point          |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
|  -0.325|   -0.475|  -2.422|  -21.689|     4.43%|   0:00:00.0| 2681.7M|av_func_mode_max|  reg2reg| CONV/CMF1_reg[32]/D         |
|  -0.205|   -0.475|  -1.710|  -20.978|     4.43%|   0:00:00.0| 3085.8M|av_func_mode_max|  reg2reg| CONV/CMF1_reg[32]/D         |
|  -0.178|   -0.475|  -1.142|  -20.410|     4.43%|   0:00:00.0| 3091.4M|av_func_mode_max|  reg2reg| CONV/CMF1_reg[32]/D         |
|  -0.144|   -0.475|  -0.963|  -20.232|     4.43%|   0:00:01.0| 3092.4M|av_func_mode_max|  reg2reg| CONV/CMF1_reg[35]/D         |
|  -0.107|   -0.475|  -0.734|  -20.279|     4.43%|   0:00:00.0| 3097.7M|av_func_mode_max|  reg2reg| CONV/CMF1_reg[34]/D         |
|  -0.073|   -0.475|  -0.474|  -20.034|     4.43%|   0:00:00.0| 3120.4M|av_func_mode_max|  reg2reg| CONV/CMF0_reg[35]/D         |
|  -0.043|   -0.475|  -0.243|  -20.037|     4.43%|   0:00:01.0| 3127.5M|av_func_mode_max|  reg2reg| CONV/CMF1_reg[35]/D         |
|  -0.016|   -0.475|  -0.027|  -20.269|     4.44%|   0:00:00.0| 3140.8M|av_func_mode_max|  reg2reg| CONV/CMF0_reg[35]/D         |
|  -0.016|   -0.475|  -0.018|  -20.266|     4.44%|   0:00:00.0| 3140.1M|av_func_mode_max|  reg2reg| CONV/CMF0_reg[35]/D         |
|   0.015|   -0.475|   0.000|  -20.264|     4.44%|   0:00:01.0| 3140.1M|av_func_mode_max|  reg2reg| CONV/CMF1_reg[35]/D         |
|   0.051|   -0.475|   0.000|  -20.245|     4.44%|   0:00:00.0| 3142.4M|av_func_mode_max|  reg2reg| CONV/CMF0_reg[35]/D         |
|   0.079|   -0.475|   0.000|  -20.364|     4.44%|   0:00:00.0| 3142.4M|              NA|       NA| NA                          |
|   0.079|   -0.475|   0.000|  -20.364|     4.44%|   0:00:00.0| 3134.2M|av_func_mode_max|       NA| NA                          |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+

*** Finish Core Optimize Step (cpu=0:00:13.1 real=0:00:03.0 mem=3134.2M) ***
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|          End Point          |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
|  -0.475|   -0.475| -20.364|  -20.364|     4.44%|   0:00:00.0| 3134.2M|av_func_mode_max|   in2reg| CONV/CMF0_reg[3]/D          |
|  -0.400|   -0.400| -17.670|  -17.670|     4.44%|   0:00:01.0| 3142.8M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
|  -0.359|   -0.359| -11.792|  -11.792|     4.44%|   0:00:00.0| 3144.3M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
|  -0.338|   -0.338|  -9.175|   -9.175|     4.44%|   0:00:00.0| 3144.6M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[6]/D         |
|  -0.281|   -0.281|  -8.969|   -8.969|     4.44%|   0:00:00.0| 3144.5M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[6]/D         |
|  -0.260|   -0.260|  -9.651|   -9.651|     4.44%|   0:00:00.0| 3153.6M|av_func_mode_max|   in2reg| CONV/CMF1_reg[1]/D          |
|  -0.232|   -0.232|  -9.856|   -9.856|     4.44%|   0:00:00.0| 3154.0M|av_func_mode_max|   in2reg| CONV/CMF0_reg[6]/D          |
|  -0.211|   -0.211|  -9.346|   -9.346|     4.44%|   0:00:01.0| 3154.8M|av_func_mode_max|   in2reg| CONV/CMF0_reg[0]/D          |
|  -0.208|   -0.208|  -4.448|   -4.448|     4.45%|   0:00:00.0| 3154.2M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[8]/D         |
|  -0.181|   -0.181|  -4.202|   -4.202|     4.45%|   0:00:00.0| 3154.7M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[8]/D         |
|  -0.151|   -0.151|  -3.089|   -3.089|     4.45%|   0:00:00.0| 3163.2M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[6]/D         |
|  -0.127|   -0.127|  -2.346|   -2.346|     4.45%|   0:00:00.0| 3172.6M|av_func_mode_max|   in2reg| CONV/register_reg[4][13]/D  |
|  -0.099|   -0.099|  -1.845|   -1.845|     4.45%|   0:00:00.0| 3172.6M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
|  -0.091|   -0.091|  -1.290|   -1.290|     4.45%|   0:00:02.0| 3188.7M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[2]/D         |
|  -0.064|   -0.064|  -0.760|   -0.760|     4.45%|   0:00:01.0| 3192.2M|av_func_mode_max|   in2reg| CONV/CMF0_reg[8]/D          |
|  -0.043|   -0.043|  -0.450|   -0.450|     4.45%|   0:00:00.0| 3190.8M|av_func_mode_max|   in2reg| CONV/r_cnt_reg[3]/D         |
|  -0.018|   -0.018|  -0.100|   -0.100|     4.46%|   0:00:01.0| 3190.9M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[4]/D         |
|  -0.006|   -0.006|  -0.012|   -0.012|     4.46%|   0:00:01.0| 3192.6M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
|   0.009|    0.009|   0.000|    0.000|     4.46%|   0:00:01.0| 3195.0M|av_func_mode_max|   in2reg| CONV/CMF0_reg[8]/D          |
|   0.014|    0.014|   0.000|    0.000|     4.46%|   0:00:00.0| 3196.7M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
|   0.035|    0.035|   0.000|    0.000|     4.46%|   0:00:01.0| 3199.8M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[8]/D         |
|   0.054|    0.054|   0.000|    0.000|     4.46%|   0:00:01.0| 3200.3M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
|   0.054|    0.054|   0.000|    0.000|     4.46%|   0:00:00.0| 3192.1M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+

*** Finish Core Optimize Step (cpu=0:00:35.9 real=0:00:10.0 mem=3192.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:49.0 real=0:00:13.0 mem=3192.1M) ***
OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS 0.054 TNS 0.000; reg2reg* WNS 0.079 TNS 0.000; HEPG WNS 0.079 TNS 0.000; all paths WNS 0.054 TNS 0.000
** GigaOpt Optimizer WNS Slack 0.054 TNS Slack 0.000 Density 4.46
*** Starting refinePlace (0:36:50 mem=3198.8M) ***
Total net bbox length = 1.313e+06 (6.500e+05 6.632e+05) (ext = 1.640e+05)
Move report: Detail placement moves 157 insts, mean move: 1.70 um, max move: 5.04 um
	Max move on inst (CONV/FE_RC_607_0): (1600.50, 1521.52) --> (1600.50, 1516.48)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 3204.9MB
Summary Report:
Instances move: 157 (out of 13245 movable)
Instances flipped: 0
Mean displacement: 1.70 um
Max displacement: 5.04 um (Instance: CONV/FE_RC_607_0) (1600.5, 1521.52) -> (1600.5, 1516.48)
	Length: 10 sites, height: 1 rows, site name: tsm3site, cell type: NAND3X4
Total net bbox length = 1.313e+06 (6.502e+05 6.633e+05) (ext = 1.640e+05)
Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 3204.9MB
*** Finished refinePlace (0:36:52 mem=3204.9M) ***
*** maximum move = 5.04 um ***
*** Finished re-routing un-routed nets (3199.6M) ***

*** Finish Physical Update (cpu=0:00:02.7 real=0:00:01.0 mem=3194.7M) ***
** GigaOpt Optimizer WNS Slack 0.054 TNS Slack 0.000 Density 4.46
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:54.4 real=0:00:15.0 mem=3186.5M) ***

*** SetupOpt [finish] : cpu/real = 0:01:07.8/0:00:28.1 (2.4), totSession cpu/real = 0:36:53.1/0:21:59.5 (1.7), mem = 2426.8M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 108 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:36:53.7/0:22:00.0 (1.7), mem = 2684.8M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 4.46
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     4.46%|        -|   0.000|   0.000|   0:00:00.0| 2685.7M|
|     4.46%|        0|   0.000|   0.000|   0:00:00.0| 2694.6M|
|     4.41%|      209|   0.000|   0.000|   0:00:03.0| 3102.9M|
|     4.18%|     1828|   0.000|   0.000|   0:00:10.0| 3109.8M|
|     4.16%|      171|   0.000|   0.000|   0:00:02.0| 3109.8M|
|     4.16%|       11|   0.000|   0.000|   0:00:01.0| 3109.8M|
|     4.16%|        1|   0.000|   0.000|   0:00:00.0| 3109.8M|
|     4.16%|        0|   0.000|   0.000|   0:00:00.0| 3109.8M|
|     4.16%|        0|   0.000|   0.000|   0:00:00.0| 3109.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 4.16
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:01:10) (real = 0:00:17.0) **
*** Starting refinePlace (0:38:04 mem=3106.5M) ***
Total net bbox length = 1.315e+06 (6.515e+05 6.630e+05) (ext = 1.640e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 3108.9MB
Summary Report:
Instances move: 0 (out of 13010 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.315e+06 (6.515e+05 6.630e+05) (ext = 1.640e+05)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 3108.9MB
*** Finished refinePlace (0:38:04 mem=3108.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3107.5M) ***

*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=3107.5M) ***
*** AreaOpt [finish] : cpu/real = 0:01:11.0/0:00:18.2 (3.9), totSession cpu/real = 0:38:04.6/0:22:18.2 (1.7), mem = 3094.2M
End: Area Reclaim Optimization (cpu=0:01:11, real=0:00:18, mem=2433.95M, totSessionCpu=0:38:05).

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'CHIP' of instances=13158 and nets=14908 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 2299.176M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2410.14 MB )
[NR-eGR] Read 88892 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2413.30 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1155
[NR-eGR] #PG Blockages       : 88892
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=14208  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 14100 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14100 net(s) in layer range [2, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.422878e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         5( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                6( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.49 sec, Real: 0.93 sec, Curr Mem: 2405.66 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (10 T). (MEM=2345.51)
Total number of fetched objects 14211
End delay calculation. (MEM=2339.23 CPU=0:00:04.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2339.23 CPU=0:00:06.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:07.8 real=0:00:01.0 totSessionCpu=0:38:16 mem=2336.9M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:13:16, real = 0:03:49, mem = 1768.7M, totSessionCpu=0:38:16 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.003  |  2.873  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1454   |   695   |  1045   |   62    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     43 (43)      |
|   max_tran     |      0 (0)       |   0.000    |     42 (42)      |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.162%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:13:19, real = 0:03:51, mem = 1766.9M, totSessionCpu=0:38:18 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:13:19, real = 0:03:52, mem = 2294.9M **
*** Finished GigaPlace ***
<CMD> checkPlace CHIP.checkPlace
Begin checking placement ... (start mem=2295.0M, init mem=2304.9M)
*info: Placed = 13010         
*info: Unplaced = 0           
Placement Density:4.16%(298305/7167720)
Placement Density (including fixed std cells):4.16%(298305/7167720)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2296.6M)
<CMD> setDrawView place
<CMD> fit
<CMD> getCTSMode -engine -quiet
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2295.7M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.003  |  2.873  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1454   |   695   |  1045   |   62    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     43 (43)      |
|   max_tran     |      0 (0)       |   0.000    |     42 (42)      |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.162%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 3.72 sec
Total Real time: 2.0 sec
Total Memory Usage: 2304.804688 Mbytes
<CMD> refinePlace -checkRoute 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0
*** Starting refinePlace (0:38:33 mem=2305.7M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2308.1MB
Summary Report:
Instances move: 0 (out of 13010 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2308.1MB
*** Finished refinePlace (0:38:34 mem=2308.1M) ***
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { corePin } -layerChangeRange { METAL1(1) METAL5(5) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { METAL1(1) METAL5(5) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { METAL1(1) METAL5(5) }
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Wed May  8 21:44:44 2024 ***
SPECIAL ROUTE ran on directory: /home/mm53/APR_HW
SPECIAL ROUTE ran on machine: islabx5 (Linux 2.6.32-642.el6.x86_64 Xeon 1.20Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 5
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 5
srouteTopTargetLayerLimit set to 5
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3345.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 5 routing layers, 1 overlap layer
Read in 486 macros, 183 used
Read in 13158 components
  13010 core components: 0 unplaced, 13010 placed, 0 fixed
  144 pad components: 0 unplaced, 0 placed, 144 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 108 logical pins
Read in 108 nets
Read in 2 special nets, 2 routed
Read in 26041 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 1064
  Number of Followpin connections: 532
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 3347.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 2 via definition ...

sroute post-processing starts at Wed May  8 21:44:45 2024
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Wed May  8 21:44:45 2024

sroute post-processing starts at Wed May  8 21:44:45 2024
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Wed May  8 21:44:45 2024
sroute created 1650 wires.
ViaGen created 1101 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL1 |      1644      |       NA       |
|  VIA12 |      1073      |        0       |
| METAL2 |        6       |       NA       |
|  VIA23 |       14       |        0       |
|  VIA34 |       14       |        0       |
+--------+----------------+----------------+
<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol false -sameCellViol true -padFillerCellsOverlap true -routingBlkgPinOverlap false -routingCellBlkgOverlap false -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2290.5) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 7040
Multi-CPU acceleration using 10 CPU(s).
Saving Drc markers ...
... 1 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
VG: elapsed time: 2.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:09.4  MEM: 104.9M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> verifyConnectivity -nets {VDD VSS} -type special -noSoftPGConnect -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed May  8 21:45:30 2024

Design Name: CHIP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (3291.6200, 3289.6400)
Error Limit = 1000; Warning Limit = 50
Check specified nets
Use 10 pthreads

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed May  8 21:45:30 2024
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.4  MEM: 0.031M)

<CMD> addIoFiller -cell PFILLER20 -prefix IOFILLER
Added 74 of filler cell 'PFILLER20' on top side.
Added 74 of filler cell 'PFILLER20' on left side.
Added 74 of filler cell 'PFILLER20' on bottom side.
Added 74 of filler cell 'PFILLER20' on right side.
<CMD> addIoFiller -cell PFILLER10 -prefix IOFILLER
Added 0 of filler cell 'PFILLER10' on top side.
Added 0 of filler cell 'PFILLER10' on left side.
Added 0 of filler cell 'PFILLER10' on bottom side.
Added 0 of filler cell 'PFILLER10' on right side.
<CMD> addIoFiller -cell PFILLER5 -prefix IOFILLER
Added 37 of filler cell 'PFILLER5' on top side.
Added 37 of filler cell 'PFILLER5' on left side.
Added 37 of filler cell 'PFILLER5' on bottom side.
Added 37 of filler cell 'PFILLER5' on right side.
<CMD> addIoFiller -cell PFILLER1 -prefix IOFILLER
Added 148 of filler cell 'PFILLER1' on top side.
Added 148 of filler cell 'PFILLER1' on left side.
Added 148 of filler cell 'PFILLER1' on bottom side.
Added 148 of filler cell 'PFILLER1' on right side.
<CMD> addIoFiller -cell PFILLER05 -prefix IOFILLER
Added 37 of filler cell 'PFILLER05' on top side.
Added 37 of filler cell 'PFILLER05' on left side.
Added 37 of filler cell 'PFILLER05' on bottom side.
Added 37 of filler cell 'PFILLER05' on right side.
<CMD> addIoFiller -cell PFILLER0005 -prefix IOFILLER -fillAnyGap
Added 2024 of filler cell 'PFILLER0005' on top side.
Added 1628 of filler cell 'PFILLER0005' on left side.
Added 2024 of filler cell 'PFILLER0005' on bottom side.
Added 1628 of filler cell 'PFILLER0005' on right side.
<CMD> redraw
<CMD> saveDesign place_IoFiller.enc
#% Begin save design ... (date=05/08 21:46:18, mem=1693.2M)
% Begin Save ccopt configuration ... (date=05/08 21:46:18, mem=1693.2M)
% End Save ccopt configuration ... (date=05/08 21:46:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1693.3M, current mem=1693.3M)
% Begin Save netlist data ... (date=05/08 21:46:18, mem=1693.3M)
Writing Binary DB to place_IoFiller.enc.dat/vbin/CHIP.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/08 21:46:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1693.3M, current mem=1693.3M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file place_IoFiller.enc.dat/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/08 21:46:18, mem=1693.6M)
Saving AAE Data ...
% End Save AAE data ... (date=05/08 21:46:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1693.6M, current mem=1693.6M)
% Begin Save clock tree data ... (date=05/08 21:46:18, mem=1693.5M)
% End Save clock tree data ... (date=05/08 21:46:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1693.5M, current mem=1693.5M)
Saving preference file place_IoFiller.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 1 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving property file place_IoFiller.enc.dat/CHIP.prop
Saving PG file place_IoFiller.enc.dat/CHIP.pg.gz
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2366.6M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:01.0 mem=2348.2M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=2326.9M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving rc congestion map place_IoFiller.enc.dat/CHIP.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=05/08 21:46:19, mem=1693.8M)
% End Save power constraints data ... (date=05/08 21:46:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1693.8M, current mem=1693.8M)
RC_corner
RC_corner
RC_corner
Generated self-contained design place_IoFiller.enc.dat
#% End save design ... (date=05/08 21:46:21, total cpu=0:00:03.0, real=0:00:03.0, peak res=1693.9M, current mem=1693.9M)
<CMD> set dbgLefDefOutVersion 5.8
<CMD> global dbgLefDefOutVersion
<CMD> set dbgLefDefOutVersion 5.8
<CMD> defOut -floorplan -netlist CHIP.def
Writing DEF file 'CHIP.def', current time is Wed May  8 21:46:31 2024 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'CHIP.def' is written, current time is Wed May  8 21:46:31 2024 ...
<CMD> set dbgLefDefOutVersion 5.8
<CMD> set dbgLefDefOutVersion 5.8
<CMD> createRouteBlk -box 0 0 185 3289.64 -layer 5 -name IORouteblk_W
<CMD> createRouteBlk -box 0 0 3291.62 185 -layer 5 -name IORouteblk_S
<CMD> createRouteBlk -box 0 3104.64 3291.62 3289.64 -layer 5 -name IORouteblk_N
<CMD> createRouteBlk -box 3106.62 0 3291.62 3289.64 -layer 5 -name IORouteblk_E
<CMD> setDrawView place
<CMD> redraw
<CMD> setLayerPreference node_blockage -isVisible 1
<CMD> setLayerPreference node_blockage -isVisible 0
<CMD> saveDesign place_CUPPad.enc
#% Begin save design ... (date=05/08 21:47:33, mem=1695.0M)
% Begin Save ccopt configuration ... (date=05/08 21:47:33, mem=1695.0M)
% End Save ccopt configuration ... (date=05/08 21:47:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1695.0M, current mem=1695.0M)
% Begin Save netlist data ... (date=05/08 21:47:33, mem=1695.0M)
Writing Binary DB to place_CUPPad.enc.dat/vbin/CHIP.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/08 21:47:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=1695.0M, current mem=1695.0M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file place_CUPPad.enc.dat/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/08 21:47:33, mem=1695.0M)
Saving AAE Data ...
% End Save AAE data ... (date=05/08 21:47:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1695.0M, current mem=1695.0M)
% Begin Save clock tree data ... (date=05/08 21:47:34, mem=1695.0M)
% End Save clock tree data ... (date=05/08 21:47:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1695.0M, current mem=1695.0M)
Saving preference file place_CUPPad.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 1 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file place_CUPPad.enc.dat/CHIP.pg.gz
Saving property file place_CUPPad.enc.dat/CHIP.prop
** Saving stdCellPlacement_binary (version# 2) ...
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2381.8M) ***
Save Adaptive View Pruing View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=2353.1M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2331.9M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving rc congestion map place_CUPPad.enc.dat/CHIP.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=05/08 21:47:35, mem=1695.1M)
% End Save power constraints data ... (date=05/08 21:47:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1695.1M, current mem=1695.1M)
RC_corner
RC_corner
RC_corner
Generated self-contained design place_CUPPad.enc.dat
#% End save design ... (date=05/08 21:47:37, total cpu=0:00:02.8, real=0:00:04.0, peak res=1695.2M, current mem=1695.2M)
<CMD> ccopt_design -cts
#% Begin ccopt_design (date=05/08 21:47:58, mem=1695.2M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): func_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 348 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/func_mode was created. It contains 348 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2164.9M, init mem=2175.6M)
*info: Placed = 13010         
*info: Unplaced = 0           
Placement Density:4.16%(298305/7167720)
Placement Density (including fixed std cells):4.16%(298305/7167720)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2162.7M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.3 real=0:00:00.3)
External - Set all clocks to propagated mode...
Innovus will update I/O latencies
External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.3 real=0:00:00.3)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.3 real=0:00:00.3)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 pin insertion delay advances (0 of 348 clock tree sinks)
Found 0 pin insertion delay delays (0 of 348 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2172.08 MB )
[NR-eGR] Read 90027 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2174.89 MB )
[NR-eGR] #Routing Blockages  : 4
[NR-eGR] #Instance Blockages : 26619
[NR-eGR] #PG Blockages       : 90027
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=14208  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 14100 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14100 net(s) in layer range [2, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.422878e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         5( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)        17( 0.01%)   ( 0.01%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               23( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 44140
[NR-eGR] METAL2  (2V) length: 5.835729e+05um, number of vias: 63342
[NR-eGR] METAL3  (3H) length: 6.609626e+05um, number of vias: 1181
[NR-eGR] METAL4  (4V) length: 1.394556e+05um, number of vias: 268
[NR-eGR] METAL5  (5H) length: 5.337435e+04um, number of vias: 0
[NR-eGR] Total length: 1.437366e+06um, number of vias: 108931
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.219460e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.47 sec, Real: 1.21 sec, Curr Mem: 2184.95 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:02.5 real=0:00:01.3)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.7 real=0:00:00.4)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one key
source_driver is set for at least one key
target_insertion_delay is set for at least one key
target_max_trans_sdc is set for at least one key
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  source_driver: BUFX4/A BUFX4/Y (default: )
For power domain auto-default:
  Buffers:     {CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX1}
  Inverters:   {CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX1}
  Unblocked area available for placement of any clock cells in power_domain auto-default: 7167684.384um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: METAL4/METAL3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner Delay_Corner_max:setup, late and power domain auto-default:
  Slew time target (leaf):    0.500ns
  Slew time target (trunk):   0.500ns
  Slew time target (top):     0.500ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.187ns
  Buffer max distance: 3181.176um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=3181.176um, saturatedSlew=0.441ns, speed=7176.124um per ns, cellArea=25.096um^2 per 1000um}
  Inverter  : {lib_cell:CLKINVX8, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=1750.515um, saturatedSlew=0.444ns, speed=4698.108um per ns, cellArea=11.401um^2 per 1000um}


Logic Sizing Table:

-----------------------------------------------------------------
Cell      Instance count    Source         Eligible library cells
-----------------------------------------------------------------
PDIDGZ          1           library set    {PDIDGZ}
-----------------------------------------------------------------


**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree clk has 1 max_capacitance violation and 1 slew violation.
Clock tree balancer configuration for skew_group clk/func_mode:
  Sources:                     pin clk
  Total number of sinks:       348
  Delay constrained sinks:     348
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner Delay_Corner_max:setup.late:
  Skew target:                 0.187ns
  Insertion delay target:      1.000ns

Clock Tree Violations Report
============================

The clock tree has violations that CCOpt may not be able to correct due to the design settings.
A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
Consider reviewing your design and relaunching CCOpt.


Max Capacitance Violations
--------------------------

Did not meet the max_capacitance constraint of 1.246pF below the root driver for clock_tree clk at (249.775,3206.410), in power domain auto-default, which drives a net clk which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 2.681pF.

Max Slew Violations
-------------------

Found 2 slew violations below the root driver for clock_tree clk at (249.775,3206.410), in power domain auto-default, which drives a net clk which has internal don't touch reasons: {is_pad_net} with half corner Delay_Corner_max:setup.late. The worst violation was at the pin clk with a slew time target of 0.500ns. Achieved a slew time of 8.524ns.



**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/func_mode with 348 clock sinks

Via Selection for Estimated Routes (rule default):

--------------------------------------------------------------------
Layer            Via Cell    Res.     Cap.     RC       Top of Stack
Range                        (Ohm)    (fF)     (fs)     Only
--------------------------------------------------------------------
METAL1-METAL2    via1        6.400    0.033    0.214    false
METAL2-METAL3    via2        6.400    0.028    0.181    false
METAL2-METAL3    via2ts      6.400    0.037    0.236    true
METAL3-METAL4    via3        6.400    0.028    0.179    false
METAL3-METAL4    via3ts      6.400    0.040    0.255    true
METAL4-METAL5    via4        2.540    0.038    0.097    false
METAL4-METAL5    via4ts      2.540    0.046    0.118    true
--------------------------------------------------------------------

Have 10 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.5 real=0:00:02.5)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:06.9 real=0:00:04.4)
Synthesizing clock trees...
  Preparing To Balance...
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5550.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=4051.195um, total=4051.195um
    Clock DAG library cell distribution before merging {count}:
     Logics: PDIDGZ: 1 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock logic merging summary:
    
    -----------------------------------------------------------
    Description                           Number of occurrences
    -----------------------------------------------------------
    Total clock logics                              1
    Globally unique logic expressions               1
    Potentially mergeable clock logics              0
    Actually merged clock logics                    0
    -----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                   1
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5550.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=4051.195um, total=4051.195um
    Clock DAG library cell distribution before clustering {count}:
     Logics: PDIDGZ: 1 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=5, i=0, icg=0, nicg=0, l=1, total=6
      cell areas       : b=292.723um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5842.723um^2
      hp wire lengths  : top=0.000um, trunk=3168.505um, leaf=4216.620um, total=7385.125um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX12: 4 
     Logics: PDIDGZ: 1 
    Bottom-up phase done. (took cpu=0:00:00.4 real=0:00:00.4)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
*** Starting refinePlace (0:39:35 mem=2325.9M) ***
Total net bbox length = 1.318e+06 (6.533e+05 6.645e+05) (ext = 1.647e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2330.8MB
Summary Report:
Instances move: 0 (out of 13015 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.318e+06 (6.533e+05 6.645e+05) (ext = 1.647e+05)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2330.8MB
*** Finished refinePlace (0:39:35 mem=2330.8M) ***
    Moved 0, flipped 0 and cell swapped 0 of 354 clock instance(s) during refinement.
    The largest move was 0 microns for .
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.2 real=0:00:01.0)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
    Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:01.5 real=0:00:01.2)
    Clock DAG stats after 'Clustering':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=1, total=6
      cell areas       : b=292.723um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5842.723um^2
      cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.786pF
      sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
      wire capacitance : top=0.000pF, trunk=0.385pF, leaf=1.414pF, total=1.799pF
      wire lengths     : top=0.000um, trunk=3201.000um, leaf=11362.227um, total=14563.227um
      hp wire lengths  : top=0.000um, trunk=3168.505um, leaf=4216.620um, total=7385.125um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
      Capacitance          : {count=1, worst=[1.435pF]} avg=1.435pF sd=0.000pF sum=1.435pF
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.500ns count=3 avg=2.979ns sd=4.802ns min=0.123ns max=8.524ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
      Leaf  : target=0.500ns count=4 avg=0.417ns sd=0.035ns min=0.373ns max=0.447ns {0 <= 0.300ns, 1 <= 0.400ns, 3 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX12: 4 
     Logics: PDIDGZ: 1 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/func_mode: insertion delay [min=1.730, max=1.865, avg=1.823, sd=0.024], skew [0.135 vs 0.187], 100% {1.730, 1.865} (wid=0.107 ws=0.105) (gid=1.790 gs=0.082)
    Skew group summary after 'Clustering':
      skew_group clk/func_mode: insertion delay [min=1.730, max=1.865, avg=1.823, sd=0.024], skew [0.135 vs 0.187], 100% {1.730, 1.865} (wid=0.107 ws=0.105) (gid=1.790 gs=0.082)
    Legalizer API calls during this step: 62 succeeded with high effort: 62 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:01.9 real=0:00:01.7)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         7 (unrouted=7, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 14906 (unrouted=807, trialRouted=14099, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=700, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 7 nets for routing of which 6 have one or more fixed wires.
(ccopt eGR): Start to route 7 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2361.63 MB )
[NR-eGR] Read 90027 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2364.45 MB )
[NR-eGR] #Routing Blockages  : 4
[NR-eGR] #Instance Blockages : 26619
[NR-eGR] #PG Blockages       : 90027
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=14213  numIgnoredNets=14206
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 6 clock nets ( 6 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 6 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 6 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.487808e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 4 nets and layer range [3, 5]
[NR-eGR] Layer group 2: route 4 net(s) in layer range [3, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.637936e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 4 nets and layer range [2, 5]
[NR-eGR] Layer group 3: route 4 net(s) in layer range [2, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.657464e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         2( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 44151
[NR-eGR] METAL2  (2V) length: 5.806056e+05um, number of vias: 63131
[NR-eGR] METAL3  (3H) length: 6.623397e+05um, number of vias: 1413
[NR-eGR] METAL4  (4V) length: 1.432773e+05um, number of vias: 317
[NR-eGR] METAL5  (5H) length: 5.343942e+04um, number of vias: 0
[NR-eGR] Total length: 1.439662e+06um, number of vias: 109012
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.449108e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 359
[NR-eGR] METAL2  (2V) length: 1.951200e+03um, number of vias: 420
[NR-eGR] METAL3  (3H) length: 6.596310e+03um, number of vias: 260
[NR-eGR] METAL4  (4V) length: 5.176920e+03um, number of vias: 51
[NR-eGR] METAL5  (5H) length: 7.666500e+02um, number of vias: 0
[NR-eGR] Total length: 1.449108e+04um, number of vias: 1090
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.449108e+04um, number of vias: 1090
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.51 sec, Real: 1.47 sec, Curr Mem: 2355.23 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/.rgf1HyvSf
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.6 real=0:00:01.6)
    Routing using eGR only done.
Net route status summary:
  Clock:         7 (unrouted=1, trialRouted=0, noStatus=0, routed=6, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 14906 (unrouted=807, trialRouted=14099, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=700, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2363.16 MB )
[NR-eGR] Read 90027 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2365.98 MB )
[NR-eGR] #Routing Blockages  : 4
[NR-eGR] #Instance Blockages : 26619
[NR-eGR] #PG Blockages       : 90027
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 1119
[NR-eGR] Read numTotalNets=14213  numIgnoredNets=6
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 14099 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14099 net(s) in layer range [2, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.410923e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         2( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)        17( 0.01%)   ( 0.01%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               20( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.49 seconds, mem = 2375.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 44151
[NR-eGR] METAL2  (2V) length: 5.814294e+05um, number of vias: 63148
[NR-eGR] METAL3  (3H) length: 6.578537e+05um, number of vias: 1428
[NR-eGR] METAL4  (4V) length: 1.423905e+05um, number of vias: 355
[NR-eGR] METAL5  (5H) length: 5.795967e+04um, number of vias: 0
[NR-eGR] Total length: 1.439633e+06um, number of vias: 109082
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.96 seconds, mem = 2371.1M
End of congRepair (cpu=0:00:02.5, real=0:00:01.0)
    Congestion Repair done. (took cpu=0:00:02.6 real=0:00:01.4)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:05.0 real=0:00:03.3)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'CHIP' of instances=21651 and nets=14913 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 2371.316M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
  Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
  Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=5, i=0, icg=0, nicg=0, l=1, total=6
    cell areas       : b=292.723um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5842.723um^2
    cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.786pF
    sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
    wire capacitance : top=0.000pF, trunk=0.382pF, leaf=1.414pF, total=1.797pF
    wire lengths     : top=0.000um, trunk=3201.000um, leaf=11362.227um, total=14563.227um
    hp wire lengths  : top=0.000um, trunk=3168.505um, leaf=4216.620um, total=7385.125um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
    Capacitance          : {count=1, worst=[1.435pF]} avg=1.435pF sd=0.000pF sum=1.435pF
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.500ns count=3 avg=2.978ns sd=4.803ns min=0.123ns max=8.524ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
    Leaf  : target=0.500ns count=4 avg=0.417ns sd=0.035ns min=0.373ns max=0.447ns {0 <= 0.300ns, 1 <= 0.400ns, 3 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX20: 1 CLKBUFX12: 4 
   Logics: PDIDGZ: 1 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/func_mode: insertion delay [min=1.729, max=1.864, avg=1.822, sd=0.024], skew [0.135 vs 0.187], 100% {1.729, 1.864} (wid=0.107 ws=0.105) (gid=1.790 gs=0.082)
  Skew group summary after clustering cong repair call:
    skew_group clk/func_mode: insertion delay [min=1.729, max=1.864, avg=1.822, sd=0.024], skew [0.135 vs 0.187], 100% {1.729, 1.864} (wid=0.107 ws=0.105) (gid=1.790 gs=0.082)
  CongRepair After Initial Clustering done. (took cpu=0:00:05.3 real=0:00:03.6)
  Stage::Clustering done. (took cpu=0:00:07.2 real=0:00:05.2)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% .**WARN: (IMPCCOPT-2348):	Unfixable transition violation found at clk driving net clk. CCOpt is unable to add buffers due to a dont_touch constraint on a verilog module or module port.
..100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=1, total=6
      cell areas       : b=292.723um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5842.723um^2
      cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.786pF
      sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
      wire capacitance : top=0.000pF, trunk=0.382pF, leaf=1.414pF, total=1.797pF
      wire lengths     : top=0.000um, trunk=3201.000um, leaf=11362.227um, total=14563.227um
      hp wire lengths  : top=0.000um, trunk=3168.505um, leaf=4216.620um, total=7385.125um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
      Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.500ns count=3 avg=2.978ns sd=4.803ns min=0.123ns max=8.524ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
      Leaf  : target=0.500ns count=4 avg=0.417ns sd=0.035ns min=0.373ns max=0.447ns {0 <= 0.300ns, 1 <= 0.400ns, 3 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX12: 4 
     Logics: PDIDGZ: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/func_mode: insertion delay [min=1.729, max=1.864], skew [0.135 vs 0.187]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/func_mode: insertion delay [min=1.729, max=1.864], skew [0.135 vs 0.187]
    BalancingStep Fixing clock tree slew time and max cap violations has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 1.095 -> 1.864}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=1, total=6
      cell areas       : b=292.723um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5842.723um^2
      cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.786pF
      sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
      wire capacitance : top=0.000pF, trunk=0.382pF, leaf=1.414pF, total=1.797pF
      wire lengths     : top=0.000um, trunk=3201.000um, leaf=11362.227um, total=14563.227um
      hp wire lengths  : top=0.000um, trunk=3168.505um, leaf=4216.620um, total=7385.125um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.500ns count=3 avg=2.978ns sd=4.803ns min=0.123ns max=8.524ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
      Leaf  : target=0.500ns count=4 avg=0.417ns sd=0.035ns min=0.373ns max=0.447ns {0 <= 0.300ns, 1 <= 0.400ns, 3 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX12: 4 
     Logics: PDIDGZ: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/func_mode: insertion delay [min=1.729, max=1.864, avg=1.822, sd=0.024], skew [0.135 vs 0.187], 100% {1.729, 1.864} (wid=0.107 ws=0.105) (gid=1.790 gs=0.082)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/func_mode: insertion delay [min=1.729, max=1.864, avg=1.822, sd=0.024], skew [0.135 vs 0.187], 100% {1.729, 1.864} (wid=0.107 ws=0.105) (gid=1.790 gs=0.082)
    BalancingStep Fixing clock tree slew time and max cap violations - detailed pass has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 1.095 -> 1.864}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=1, total=6
      cell areas       : b=292.723um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5842.723um^2
      cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.786pF
      sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
      wire capacitance : top=0.000pF, trunk=0.382pF, leaf=1.414pF, total=1.797pF
      wire lengths     : top=0.000um, trunk=3201.000um, leaf=11362.227um, total=14563.227um
      hp wire lengths  : top=0.000um, trunk=3168.505um, leaf=4216.620um, total=7385.125um
    Clock DAG net violations after 'Removing unnecessary root buffering':
      Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.500ns count=3 avg=2.978ns sd=4.803ns min=0.123ns max=8.524ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
      Leaf  : target=0.500ns count=4 avg=0.417ns sd=0.035ns min=0.373ns max=0.447ns {0 <= 0.300ns, 1 <= 0.400ns, 3 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX12: 4 
     Logics: PDIDGZ: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/func_mode: insertion delay [min=1.729, max=1.864], skew [0.135 vs 0.187]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/func_mode: insertion delay [min=1.729, max=1.864], skew [0.135 vs 0.187]
    BalancingStep Removing unnecessary root buffering has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 1.095 -> 1.864}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=1, total=6
      cell areas       : b=292.723um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5842.723um^2
      cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.786pF
      sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
      wire capacitance : top=0.000pF, trunk=0.382pF, leaf=1.414pF, total=1.797pF
      wire lengths     : top=0.000um, trunk=3201.000um, leaf=11362.227um, total=14563.227um
      hp wire lengths  : top=0.000um, trunk=3168.505um, leaf=4216.620um, total=7385.125um
    Clock DAG net violations after 'Removing unconstrained drivers':
      Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.500ns count=3 avg=2.978ns sd=4.803ns min=0.123ns max=8.524ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
      Leaf  : target=0.500ns count=4 avg=0.417ns sd=0.035ns min=0.373ns max=0.447ns {0 <= 0.300ns, 1 <= 0.400ns, 3 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX12: 4 
     Logics: PDIDGZ: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/func_mode: insertion delay [min=1.729, max=1.864], skew [0.135 vs 0.187]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/func_mode: insertion delay [min=1.729, max=1.864], skew [0.135 vs 0.187]
    BalancingStep Removing unconstrained drivers has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 1.095 -> 1.864}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  
  Slew violating nets across all clock trees:
  ===========================================
  
  Target and measured clock slews (in ns):
  
  ---------------------------------------------------------------------------------------------------
  Half corner                    Slew target    Slew achieved    Net    Comment
  ---------------------------------------------------------------------------------------------------
  Delay_Corner_max:setup.late       0.500           8.524        clk    Marked as don't touch by user
  ---------------------------------------------------------------------------------------------------
  
  Found a net with slew violations that have been marked as don't touch. 
  CCOpt will not be able to fix these violations directly.
  Consider removing the don't touch flag: {dbSet [dbGetNetByName net].isDontTouch 0}.
  
  
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=1, total=6
      cell areas       : b=292.723um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5842.723um^2
      cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.786pF
      sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
      wire capacitance : top=0.000pF, trunk=0.382pF, leaf=1.414pF, total=1.797pF
      wire lengths     : top=0.000um, trunk=3201.000um, leaf=11362.227um, total=14563.227um
      hp wire lengths  : top=0.000um, trunk=3168.505um, leaf=4216.620um, total=7385.125um
    Clock DAG net violations after 'Reducing insertion delay 1':
      Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.500ns count=3 avg=2.978ns sd=4.803ns min=0.123ns max=8.524ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
      Leaf  : target=0.500ns count=4 avg=0.417ns sd=0.035ns min=0.373ns max=0.447ns {0 <= 0.300ns, 1 <= 0.400ns, 3 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX12: 4 
     Logics: PDIDGZ: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/func_mode: insertion delay [min=1.729, max=1.864], skew [0.135 vs 0.187]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/func_mode: insertion delay [min=1.729, max=1.864], skew [0.135 vs 0.187]
    BalancingStep Reducing insertion delay 1 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 1.095 -> 1.864}Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
      cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
      cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
      sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
      wire capacitance : top=0.000pF, trunk=0.379pF, leaf=1.481pF, total=1.860pF
      wire lengths     : top=0.000um, trunk=3161.988um, leaf=11958.378um, total=15120.367um
      hp wire lengths  : top=0.000um, trunk=3034.765um, leaf=4450.980um, total=7485.745um
    Clock DAG net violations after 'Removing longest path buffering':
      Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.500ns count=2 avg=4.497ns sd=5.695ns min=0.470ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
      Leaf  : target=0.500ns count=4 avg=0.333ns sd=0.059ns min=0.283ns max=0.418ns {1 <= 0.300ns, 2 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX20: 4 
     Logics: PDIDGZ: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/func_mode: insertion delay [min=1.623, max=1.759], skew [0.136 vs 0.187]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/func_mode: insertion delay [min=1.623, max=1.759], skew [0.136 vs 0.187]
    BalancingStep Removing longest path buffering has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 1.095 -> 1.759}Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.6 real=0:00:00.6)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
      cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
      cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
      sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
      wire capacitance : top=0.000pF, trunk=0.369pF, leaf=1.446pF, total=1.816pF
      wire lengths     : top=0.000um, trunk=3105.380um, leaf=11610.750um, total=14716.130um
      hp wire lengths  : top=0.000um, trunk=3117.265um, leaf=4244.550um, total=7361.815um
    Clock DAG net violations after 'Reducing insertion delay 2':
      Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.500ns count=2 avg=4.493ns sd=5.700ns min=0.462ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
      Leaf  : target=0.500ns count=4 avg=0.296ns sd=0.018ns min=0.279ns max=0.317ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX20: 4 
     Logics: PDIDGZ: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/func_mode: insertion delay [min=1.628, max=1.718, avg=1.701, sd=0.014], skew [0.090 vs 0.187], 100% {1.628, 1.718} (wid=0.132 ws=0.099) (gid=1.644 gs=0.063)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/func_mode: insertion delay [min=1.628, max=1.718, avg=1.701, sd=0.014], skew [0.090 vs 0.187], 100% {1.628, 1.718} (wid=0.132 ws=0.099) (gid=1.644 gs=0.063)
    BalancingStep Reducing insertion delay 2 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 1.095 -> 1.718}Legalizer API calls during this step: 258 succeeded with high effort: 258 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:03.2 real=0:00:03.2)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:03.9 real=0:00:03.9)
  CCOpt::Phase::Construction done. (took cpu=0:00:11.2 real=0:00:09.1)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
      cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
      cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
      sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
      wire capacitance : top=0.000pF, trunk=0.369pF, leaf=1.446pF, total=1.816pF
      wire lengths     : top=0.000um, trunk=3105.380um, leaf=11610.750um, total=14716.130um
      hp wire lengths  : top=0.000um, trunk=3117.265um, leaf=4244.550um, total=7361.815um
    Clock DAG net violations after 'Improving clock tree routing':
      Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.500ns count=2 avg=4.493ns sd=5.700ns min=0.462ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
      Leaf  : target=0.500ns count=4 avg=0.296ns sd=0.018ns min=0.279ns max=0.317ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX20: 4 
     Logics: PDIDGZ: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/func_mode: insertion delay [min=1.628, max=1.718], skew [0.090 vs 0.187]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/func_mode: insertion delay [min=1.628, max=1.718], skew [0.090 vs 0.187]
    BalancingStep Improving clock tree routing has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 1.095 -> 1.718}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
      cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
      cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
      sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
      wire capacitance : top=0.000pF, trunk=0.369pF, leaf=1.446pF, total=1.816pF
      wire lengths     : top=0.000um, trunk=3105.380um, leaf=11610.750um, total=14716.130um
      hp wire lengths  : top=0.000um, trunk=3117.265um, leaf=4244.550um, total=7361.815um
    Clock DAG net violations after 'Reducing clock tree power 1':
      Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.500ns count=2 avg=4.493ns sd=5.700ns min=0.462ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
      Leaf  : target=0.500ns count=4 avg=0.296ns sd=0.018ns min=0.279ns max=0.317ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX20: 4 
     Logics: PDIDGZ: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/func_mode: insertion delay [min=1.628, max=1.718], skew [0.090 vs 0.187]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/func_mode: insertion delay [min=1.628, max=1.718], skew [0.090 vs 0.187]
    BalancingStep Reducing clock tree power 1 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 1.095 -> 1.718}Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
      cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
      cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
      sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
      wire capacitance : top=0.000pF, trunk=0.369pF, leaf=1.446pF, total=1.816pF
      wire lengths     : top=0.000um, trunk=3105.380um, leaf=11610.750um, total=14716.130um
      hp wire lengths  : top=0.000um, trunk=3117.265um, leaf=4244.550um, total=7361.815um
    Clock DAG net violations after 'Reducing clock tree power 2':
      Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.500ns count=2 avg=4.493ns sd=5.700ns min=0.462ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
      Leaf  : target=0.500ns count=4 avg=0.296ns sd=0.018ns min=0.279ns max=0.317ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX20: 4 
     Logics: PDIDGZ: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/func_mode: insertion delay [min=1.628, max=1.718, avg=1.701, sd=0.014], skew [0.090 vs 0.187], 100% {1.628, 1.718} (wid=0.132 ws=0.099) (gid=1.644 gs=0.063)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/func_mode: insertion delay [min=1.628, max=1.718, avg=1.701, sd=0.014], skew [0.090 vs 0.187], 100% {1.628, 1.718} (wid=0.132 ws=0.099) (gid=1.644 gs=0.063)
    BalancingStep Reducing clock tree power 2 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 1.095 -> 1.718}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/func_mode from 1.095ns to 1.717ns.
      
      Slackened skew group targets:
      
      -------------------------------------------------------------
      Skew group       Desired    Slackened    Desired    Slackened
                       Target     Target       Target     Target
                       Max ID     Max ID       Skew       Skew
      -------------------------------------------------------------
      clk/func_mode     1.095       1.717         -           -
      -------------------------------------------------------------
      
      
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 7 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
          cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
          cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
          sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
          wire capacitance : top=0.000pF, trunk=0.369pF, leaf=1.446pF, total=1.816pF
          wire lengths     : top=0.000um, trunk=3105.380um, leaf=11610.750um, total=14716.130um
          hp wire lengths  : top=0.000um, trunk=3117.265um, leaf=4244.550um, total=7361.815um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew':
          Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.500ns count=2 avg=4.493ns sd=5.700ns min=0.462ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
          Leaf  : target=0.500ns count=4 avg=0.296ns sd=0.018ns min=0.279ns max=0.317ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX20: 4 
         Logics: PDIDGZ: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
          cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
          cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
          sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
          wire capacitance : top=0.000pF, trunk=0.369pF, leaf=1.446pF, total=1.816pF
          wire lengths     : top=0.000um, trunk=3105.380um, leaf=11610.750um, total=14716.130um
          hp wire lengths  : top=0.000um, trunk=3117.265um, leaf=4244.550um, total=7361.815um
        Clock DAG net violations after 'Approximately balancing fragments bottom up':
          Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.500ns count=2 avg=4.493ns sd=5.700ns min=0.462ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
          Leaf  : target=0.500ns count=4 avg=0.296ns sd=0.018ns min=0.279ns max=0.317ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX20: 4 
         Logics: PDIDGZ: 1 
        Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
          cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
          cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
          sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
          wire capacitance : top=0.000pF, trunk=0.369pF, leaf=1.446pF, total=1.816pF
          wire lengths     : top=0.000um, trunk=3105.380um, leaf=11610.750um, total=14716.130um
          hp wire lengths  : top=0.000um, trunk=3117.265um, leaf=4244.550um, total=7361.815um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
          Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.500ns count=2 avg=4.493ns sd=5.700ns min=0.462ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
          Leaf  : target=0.500ns count=4 avg=0.296ns sd=0.018ns min=0.279ns max=0.317ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX20: 4 
         Logics: PDIDGZ: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
      cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
      cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
      sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
      wire capacitance : top=0.000pF, trunk=0.369pF, leaf=1.446pF, total=1.816pF
      wire lengths     : top=0.000um, trunk=3105.380um, leaf=11610.750um, total=14716.130um
      hp wire lengths  : top=0.000um, trunk=3117.265um, leaf=4244.550um, total=7361.815um
    Clock DAG net violations after 'Approximately balancing fragments step':
      Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.500ns count=2 avg=4.493ns sd=5.700ns min=0.462ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
      Leaf  : target=0.500ns count=4 avg=0.296ns sd=0.018ns min=0.279ns max=0.317ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX20: 4 
     Logics: PDIDGZ: 1 
    Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
    cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
    cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
    sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
    wire capacitance : top=0.000pF, trunk=0.369pF, leaf=1.446pF, total=1.816pF
    wire lengths     : top=0.000um, trunk=3105.380um, leaf=11610.750um, total=14716.130um
    hp wire lengths  : top=0.000um, trunk=3117.265um, leaf=4244.550um, total=7361.815um
  Clock DAG net violations after Approximately balancing fragments:
    Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.500ns count=2 avg=4.493ns sd=5.700ns min=0.462ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
    Leaf  : target=0.500ns count=4 avg=0.296ns sd=0.018ns min=0.279ns max=0.317ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX20: 4 
   Logics: PDIDGZ: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/func_mode: insertion delay [min=1.628, max=1.718], skew [0.090 vs 0.187]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/func_mode: insertion delay [min=1.628, max=1.718], skew [0.090 vs 0.187]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
      cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
      cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
      sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
      wire capacitance : top=0.000pF, trunk=0.369pF, leaf=1.446pF, total=1.816pF
      wire lengths     : top=0.000um, trunk=3105.380um, leaf=11610.750um, total=14716.130um
      hp wire lengths  : top=0.000um, trunk=3117.265um, leaf=4244.550um, total=7361.815um
    Clock DAG net violations after 'Improving fragments clock skew':
      Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.500ns count=2 avg=4.493ns sd=5.700ns min=0.462ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
      Leaf  : target=0.500ns count=4 avg=0.296ns sd=0.018ns min=0.279ns max=0.317ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX20: 4 
     Logics: PDIDGZ: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/func_mode: insertion delay [min=1.628, max=1.718], skew [0.090 vs 0.187]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/func_mode: insertion delay [min=1.628, max=1.718], skew [0.090 vs 0.187]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
          cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
          cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
          sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
          wire capacitance : top=0.000pF, trunk=0.369pF, leaf=1.446pF, total=1.816pF
          wire lengths     : top=0.000um, trunk=3105.380um, leaf=11610.750um, total=14716.130um
          hp wire lengths  : top=0.000um, trunk=3117.265um, leaf=4244.550um, total=7361.815um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
          Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.500ns count=2 avg=4.493ns sd=5.700ns min=0.462ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
          Leaf  : target=0.500ns count=4 avg=0.296ns sd=0.018ns min=0.279ns max=0.317ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX20: 4 
         Logics: PDIDGZ: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
      cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
      cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
      sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
      wire capacitance : top=0.000pF, trunk=0.369pF, leaf=1.446pF, total=1.816pF
      wire lengths     : top=0.000um, trunk=3105.380um, leaf=11610.750um, total=14716.130um
      hp wire lengths  : top=0.000um, trunk=3117.265um, leaf=4244.550um, total=7361.815um
    Clock DAG net violations after 'Approximately balancing step':
      Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.500ns count=2 avg=4.493ns sd=5.700ns min=0.462ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
      Leaf  : target=0.500ns count=4 avg=0.296ns sd=0.018ns min=0.279ns max=0.317ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX20: 4 
     Logics: PDIDGZ: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/func_mode: insertion delay [min=1.628, max=1.718], skew [0.090 vs 0.187]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/func_mode: insertion delay [min=1.628, max=1.718], skew [0.090 vs 0.187]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
      cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
      cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
      sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
      wire capacitance : top=0.000pF, trunk=0.369pF, leaf=1.446pF, total=1.816pF
      wire lengths     : top=0.000um, trunk=3105.380um, leaf=11610.750um, total=14716.130um
      hp wire lengths  : top=0.000um, trunk=3117.265um, leaf=4244.550um, total=7361.815um
    Clock DAG net violations after 'Fixing clock tree overload':
      Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.500ns count=2 avg=4.493ns sd=5.700ns min=0.462ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
      Leaf  : target=0.500ns count=4 avg=0.296ns sd=0.018ns min=0.279ns max=0.317ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX20: 4 
     Logics: PDIDGZ: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/func_mode: insertion delay [min=1.628, max=1.718], skew [0.090 vs 0.187]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/func_mode: insertion delay [min=1.628, max=1.718], skew [0.090 vs 0.187]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
      cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
      cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
      sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
      wire capacitance : top=0.000pF, trunk=0.369pF, leaf=1.446pF, total=1.816pF
      wire lengths     : top=0.000um, trunk=3105.380um, leaf=11610.750um, total=14716.130um
      hp wire lengths  : top=0.000um, trunk=3117.265um, leaf=4244.550um, total=7361.815um
    Clock DAG net violations after 'Approximately balancing paths':
      Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.500ns count=2 avg=4.493ns sd=5.700ns min=0.462ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
      Leaf  : target=0.500ns count=4 avg=0.296ns sd=0.018ns min=0.279ns max=0.317ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX20: 4 
     Logics: PDIDGZ: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/func_mode: insertion delay [min=1.628, max=1.718, avg=1.701, sd=0.014], skew [0.090 vs 0.187], 100% {1.628, 1.718} (wid=0.132 ws=0.099) (gid=1.644 gs=0.063)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/func_mode: insertion delay [min=1.628, max=1.718, avg=1.701, sd=0.014], skew [0.090 vs 0.187], 100% {1.628, 1.718} (wid=0.132 ws=0.099) (gid=1.644 gs=0.063)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
    Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Tried: 7 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
      cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
      cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
      sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
      wire capacitance : top=0.000pF, trunk=0.369pF, leaf=1.446pF, total=1.816pF
      wire lengths     : top=0.000um, trunk=3105.380um, leaf=11610.750um, total=14716.130um
      hp wire lengths  : top=0.000um, trunk=3117.265um, leaf=4244.550um, total=7361.815um
    Clock DAG net violations after 'Merging balancing drivers for power':
      Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.500ns count=2 avg=4.493ns sd=5.700ns min=0.462ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
      Leaf  : target=0.500ns count=4 avg=0.296ns sd=0.018ns min=0.279ns max=0.317ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX20: 4 
     Logics: PDIDGZ: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/func_mode: insertion delay [min=1.627, max=1.717], skew [0.090 vs 0.187]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/func_mode: insertion delay [min=1.627, max=1.717], skew [0.090 vs 0.187]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
      cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
      cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
      sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
      wire capacitance : top=0.000pF, trunk=0.369pF, leaf=1.446pF, total=1.816pF
      wire lengths     : top=0.000um, trunk=3105.380um, leaf=11610.750um, total=14716.130um
      hp wire lengths  : top=0.000um, trunk=3117.265um, leaf=4244.550um, total=7361.815um
    Clock DAG net violations after 'Improving clock skew':
      Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.500ns count=2 avg=4.493ns sd=5.700ns min=0.462ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
      Leaf  : target=0.500ns count=4 avg=0.296ns sd=0.018ns min=0.279ns max=0.317ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX20: 4 
     Logics: PDIDGZ: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/func_mode: insertion delay [min=1.627, max=1.717, avg=1.701, sd=0.014], skew [0.090 vs 0.187], 100% {1.627, 1.717} (wid=0.132 ws=0.099) (gid=1.645 gs=0.064)
    Skew group summary after 'Improving clock skew':
      skew_group clk/func_mode: insertion delay [min=1.627, max=1.717, avg=1.701, sd=0.014], skew [0.090 vs 0.187], 100% {1.627, 1.717} (wid=0.132 ws=0.099) (gid=1.645 gs=0.064)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=3.700pF fall=3.700pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
      cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
      cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
      sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
      wire capacitance : top=0.000pF, trunk=0.369pF, leaf=1.446pF, total=1.816pF
      wire lengths     : top=0.000um, trunk=3105.380um, leaf=11610.750um, total=14716.130um
      hp wire lengths  : top=0.000um, trunk=3117.265um, leaf=4244.550um, total=7361.815um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.500ns count=2 avg=4.493ns sd=5.700ns min=0.462ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
      Leaf  : target=0.500ns count=4 avg=0.296ns sd=0.018ns min=0.279ns max=0.317ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX20: 4 
     Logics: PDIDGZ: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/func_mode: insertion delay [min=1.627, max=1.717, avg=1.701, sd=0.014], skew [0.090 vs 0.187], 100% {1.627, 1.717} (wid=0.132 ws=0.099) (gid=1.645 gs=0.064)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/func_mode: insertion delay [min=1.627, max=1.717, avg=1.701, sd=0.014], skew [0.090 vs 0.187], 100% {1.627, 1.717} (wid=0.132 ws=0.099) (gid=1.645 gs=0.064)
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
      cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
      cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
      sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
      wire capacitance : top=0.000pF, trunk=0.369pF, leaf=1.446pF, total=1.816pF
      wire lengths     : top=0.000um, trunk=3105.380um, leaf=11610.750um, total=14716.130um
      hp wire lengths  : top=0.000um, trunk=3117.265um, leaf=4244.550um, total=7361.815um
    Clock DAG net violations after 'Improving insertion delay':
      Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.500ns count=2 avg=4.493ns sd=5.700ns min=0.462ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
      Leaf  : target=0.500ns count=4 avg=0.296ns sd=0.018ns min=0.279ns max=0.317ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX20: 4 
     Logics: PDIDGZ: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/func_mode: insertion delay [min=1.627, max=1.717, avg=1.701, sd=0.014], skew [0.090 vs 0.187], 100% {1.627, 1.717} (wid=0.132 ws=0.099) (gid=1.645 gs=0.064)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/func_mode: insertion delay [min=1.627, max=1.717, avg=1.701, sd=0.014], skew [0.090 vs 0.187], 100% {1.627, 1.717} (wid=0.132 ws=0.099) (gid=1.645 gs=0.064)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=6, filtered=6, permitted=4, cannotCompute=0, computed=4, moveTooSmall=0, resolved=3, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=1
        Max accepted move=17.820um, total accepted move=17.820um, average move=17.820um
        Move for wirelength. considered=6, filtered=6, permitted=4, cannotCompute=0, computed=4, moveTooSmall=0, resolved=3, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=6, filtered=6, permitted=4, cannotCompute=0, computed=4, moveTooSmall=1, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - branch...
        Move for wirelength. considered=6, filtered=6, permitted=4, cannotCompute=0, computed=4, moveTooSmall=0, resolved=2, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=2
        Max accepted move=5.280um, total accepted move=7.260um, average move=3.630um
        Move for wirelength. considered=6, filtered=6, permitted=4, cannotCompute=0, computed=4, moveTooSmall=0, resolved=1, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
        cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
        cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
        sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
        wire capacitance : top=0.000pF, trunk=0.367pF, leaf=1.439pF, total=1.806pF
        wire lengths     : top=0.000um, trunk=3076.340um, leaf=11559.080um, total=14635.420um
        hp wire lengths  : top=0.000um, trunk=3086.245um, leaf=4229.220um, total=7315.465um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.500ns count=2 avg=4.492ns sd=5.702ns min=0.460ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
        Leaf  : target=0.500ns count=4 avg=0.295ns sd=0.009ns min=0.283ns max=0.304ns {3 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX20: 4 
       Logics: PDIDGZ: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/func_mode: insertion delay [min=1.623, max=1.718, avg=1.697, sd=0.016], skew [0.095 vs 0.187], 100% {1.623, 1.718} (wid=0.127 ws=0.109) (gid=1.646 gs=0.064)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/func_mode: insertion delay [min=1.623, max=1.718, avg=1.697, sd=0.016], skew [0.095 vs 0.187], 100% {1.623, 1.718} (wid=0.127 ws=0.109) (gid=1.646 gs=0.064)
      Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.3 real=0:00:00.3)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 7 , Succeeded = 0 , Wirelength increased = 4 , CannotMove = 3 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
      cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
      cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
      sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
      wire capacitance : top=0.000pF, trunk=0.367pF, leaf=1.439pF, total=1.806pF
      wire lengths     : top=0.000um, trunk=3076.340um, leaf=11559.080um, total=14635.420um
      hp wire lengths  : top=0.000um, trunk=3086.245um, leaf=4229.220um, total=7315.465um
    Clock DAG net violations after 'Wire Opt OverFix':
      Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.500ns count=2 avg=4.492ns sd=5.702ns min=0.460ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
      Leaf  : target=0.500ns count=4 avg=0.295ns sd=0.009ns min=0.283ns max=0.304ns {3 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX20: 4 
     Logics: PDIDGZ: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/func_mode: insertion delay [min=1.623, max=1.718, avg=1.697, sd=0.016], skew [0.095 vs 0.187], 100% {1.623, 1.718} (wid=0.127 ws=0.109) (gid=1.646 gs=0.064)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/func_mode: insertion delay [min=1.623, max=1.718, avg=1.697, sd=0.016], skew [0.095 vs 0.187], 100% {1.623, 1.718} (wid=0.127 ws=0.109) (gid=1.646 gs=0.064)
    Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.4 real=0:00:00.4)
  Total capacitance is (rise=5.506pF fall=5.506pF), of which (rise=1.806pF fall=1.806pF) is wire, and (rise=3.700pF fall=3.700pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:39:47 mem=2371.9M) ***
Total net bbox length = 1.318e+06 (6.532e+05 6.645e+05) (ext = 1.646e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2371.9MB
Summary Report:
Instances move: 0 (out of 13014 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.318e+06 (6.532e+05 6.645e+05) (ext = 1.646e+05)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2371.9MB
*** Finished refinePlace (0:39:47 mem=2371.9M) ***
  Moved 0, flipped 0 and cell swapped 0 of 353 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Updating netlist done. (took cpu=0:00:00.4 real=0:00:00.3)
  CCOpt::Phase::Implementation done. (took cpu=0:00:01.4 real=0:00:01.3)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         6 (unrouted=6, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 14906 (unrouted=807, trialRouted=14099, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=700, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 6 nets for routing of which 5 have one or more fixed wires.
(ccopt eGR): Start to route 6 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2378.34 MB )
[NR-eGR] Read 90027 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2381.15 MB )
[NR-eGR] #Routing Blockages  : 4
[NR-eGR] #Instance Blockages : 26619
[NR-eGR] #PG Blockages       : 90027
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=14212  numIgnoredNets=14206
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 5 clock nets ( 5 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.478232e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 4 nets and layer range [3, 5]
[NR-eGR] Layer group 2: route 4 net(s) in layer range [3, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.643984e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 4 nets and layer range [2, 5]
[NR-eGR] Layer group 3: route 4 net(s) in layer range [2, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.683168e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 44149
[NR-eGR] METAL2  (2V) length: 5.813325e+05um, number of vias: 63146
[NR-eGR] METAL3  (3H) length: 6.575976e+05um, number of vias: 1423
[NR-eGR] METAL4  (4V) length: 1.424135e+05um, number of vias: 357
[NR-eGR] METAL5  (5H) length: 5.812209e+04um, number of vias: 0
[NR-eGR] Total length: 1.439466e+06um, number of vias: 109075
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.432344e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 357
[NR-eGR] METAL2  (2V) length: 1.854320e+03um, number of vias: 418
[NR-eGR] METAL3  (3H) length: 6.340170e+03um, number of vias: 255
[NR-eGR] METAL4  (4V) length: 5.199880e+03um, number of vias: 53
[NR-eGR] METAL5  (5H) length: 9.290700e+02um, number of vias: 0
[NR-eGR] Total length: 1.432344e+04um, number of vias: 1083
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.432344e+04um, number of vias: 1083
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.33 sec, Real: 1.30 sec, Curr Mem: 2368.65 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/.rgf7m9yt1
        Early Global Route - eGR->NR step done. (took cpu=0:00:01.4 real=0:00:01.4)
Set FIXED routing status on 5 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:         6 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 14906 (unrouted=807, trialRouted=14099, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=700, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.4 real=0:00:01.4)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'CHIP' of instances=21650 and nets=14912 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2369.148M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
        Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
          cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
          cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
          sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
          wire capacitance : top=0.000pF, trunk=0.333pF, leaf=1.492pF, total=1.825pF
          wire lengths     : top=0.000um, trunk=3081.620um, leaf=11241.820um, total=14323.440um
          hp wire lengths  : top=0.000um, trunk=3086.245um, leaf=4229.220um, total=7315.465um
        Clock DAG net violations eGRPC initial state:
          Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
          Remaining Transition : {count=1, worst=[0.065ns]} avg=0.065ns sd=0.000ns sum=0.065ns
          Capacitance          : {count=1, worst=[1.435pF]} avg=1.435pF sd=0.000pF sum=1.435pF
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.500ns count=2 avg=4.544ns sd=5.628ns min=0.565ns max=8.524ns {0 <= 0.525ns, 0 <= 0.550ns, 1 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
          Leaf  : target=0.500ns count=4 avg=0.293ns sd=0.017ns min=0.271ns max=0.308ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX20: 4 
         Logics: PDIDGZ: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/func_mode: insertion delay [min=1.827, max=1.910, avg=1.890, sd=0.016], skew [0.083 vs 0.187], 100% {1.827, 1.910} (wid=0.295 ws=0.097) (gid=1.660 gs=0.058)
        Skew group summary eGRPC initial state:
          skew_group clk/func_mode: insertion delay [min=1.827, max=1.910, avg=1.890, sd=0.016], skew [0.083 vs 0.187], 100% {1.827, 1.910} (wid=0.295 ws=0.097) (gid=1.660 gs=0.058)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
          cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
          cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
          sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
          wire capacitance : top=0.000pF, trunk=0.333pF, leaf=1.492pF, total=1.825pF
          wire lengths     : top=0.000um, trunk=3081.620um, leaf=11241.820um, total=14323.440um
          hp wire lengths  : top=0.000um, trunk=3086.245um, leaf=4229.220um, total=7315.465um
        Clock DAG net violations eGRPC after moving buffers:
          Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
          Remaining Transition : {count=1, worst=[0.065ns]} avg=0.065ns sd=0.000ns sum=0.065ns
          Capacitance          : {count=1, worst=[1.435pF]} avg=1.435pF sd=0.000pF sum=1.435pF
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.500ns count=2 avg=4.544ns sd=5.628ns min=0.565ns max=8.524ns {0 <= 0.525ns, 0 <= 0.550ns, 1 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
          Leaf  : target=0.500ns count=4 avg=0.293ns sd=0.017ns min=0.271ns max=0.308ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CLKBUFX20: 4 
         Logics: PDIDGZ: 1 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group clk/func_mode: insertion delay [min=1.827, max=1.910, avg=1.890, sd=0.016], skew [0.083 vs 0.187], 100% {1.827, 1.910} (wid=0.295 ws=0.097) (gid=1.660 gs=0.058)
        Skew group summary eGRPC after moving buffers:
          skew_group clk/func_mode: insertion delay [min=1.827, max=1.910, avg=1.890, sd=0.016], skew [0.083 vs 0.187], 100% {1.827, 1.910} (wid=0.295 ws=0.097) (gid=1.660 gs=0.058)
        Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          BalancingStep Artificially removing long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
          {clk/func_mode,WC: 1.718 -> 1.910}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ..**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
.60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 2, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 2, numSkippedDueToCloseToSkewTarget = 2
        CCOpt-eGRPC Downsizing: considered: 2, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
          cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
          cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
          sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
          wire capacitance : top=0.000pF, trunk=0.333pF, leaf=1.492pF, total=1.825pF
          wire lengths     : top=0.000um, trunk=3081.620um, leaf=11241.820um, total=14323.440um
          hp wire lengths  : top=0.000um, trunk=3086.245um, leaf=4229.220um, total=7315.465um
        Clock DAG net violations eGRPC after downsizing:
          Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
          Remaining Transition : {count=1, worst=[0.065ns]} avg=0.065ns sd=0.000ns sum=0.065ns
          Capacitance          : {count=1, worst=[1.435pF]} avg=1.435pF sd=0.000pF sum=1.435pF
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.500ns count=2 avg=4.544ns sd=5.628ns min=0.565ns max=8.524ns {0 <= 0.525ns, 0 <= 0.550ns, 1 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
          Leaf  : target=0.500ns count=4 avg=0.293ns sd=0.017ns min=0.271ns max=0.308ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CLKBUFX20: 4 
         Logics: PDIDGZ: 1 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group clk/func_mode: insertion delay [min=1.827, max=1.910, avg=1.890, sd=0.016], skew [0.083 vs 0.187], 100% {1.827, 1.910} (wid=0.295 ws=0.097) (gid=1.660 gs=0.058)
        Skew group summary eGRPC after downsizing:
          skew_group clk/func_mode: insertion delay [min=1.827, max=1.910, avg=1.890, sd=0.016], skew [0.083 vs 0.187], 100% {1.827, 1.910} (wid=0.295 ws=0.097) (gid=1.660 gs=0.058)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.1 real=0:00:00.1)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 6, tested: 6, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 2, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
        -------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                0
        trunk              0            0           0            0                    0                0
        leaf               0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        Total              0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
          cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
          cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
          sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
          wire capacitance : top=0.000pF, trunk=0.333pF, leaf=1.492pF, total=1.825pF
          wire lengths     : top=0.000um, trunk=3081.620um, leaf=11241.820um, total=14323.440um
          hp wire lengths  : top=0.000um, trunk=3086.245um, leaf=4229.220um, total=7315.465um
        Clock DAG net violations eGRPC after DRV fixing:
          Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
          Remaining Transition : {count=1, worst=[0.065ns]} avg=0.065ns sd=0.000ns sum=0.065ns
          Capacitance          : {count=1, worst=[1.435pF]} avg=1.435pF sd=0.000pF sum=1.435pF
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.500ns count=2 avg=4.544ns sd=5.628ns min=0.565ns max=8.524ns {0 <= 0.525ns, 0 <= 0.550ns, 1 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
          Leaf  : target=0.500ns count=4 avg=0.293ns sd=0.017ns min=0.271ns max=0.308ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CLKBUFX20: 4 
         Logics: PDIDGZ: 1 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group clk/func_mode: insertion delay [min=1.827, max=1.910, avg=1.890, sd=0.016], skew [0.083 vs 0.187], 100% {1.827, 1.910} (wid=0.295 ws=0.097) (gid=1.660 gs=0.058)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk/func_mode: insertion delay [min=1.827, max=1.910, avg=1.890, sd=0.016], skew [0.083 vs 0.187], 100% {1.827, 1.910} (wid=0.295 ws=0.097) (gid=1.660 gs=0.058)
        Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 3 insts, 5 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
          cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
          cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
          sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
          wire capacitance : top=0.000pF, trunk=0.333pF, leaf=1.492pF, total=1.825pF
          wire lengths     : top=0.000um, trunk=3081.620um, leaf=11241.820um, total=14323.440um
          hp wire lengths  : top=0.000um, trunk=3086.245um, leaf=4229.220um, total=7315.465um
        Clock DAG net violations before routing clock trees:
          Unfixable Transition : {count=1, worst=[8.023ns]} avg=8.023ns sd=0.000ns sum=8.023ns
          Remaining Transition : {count=1, worst=[0.065ns]} avg=0.065ns sd=0.000ns sum=0.065ns
          Capacitance          : {count=1, worst=[1.435pF]} avg=1.435pF sd=0.000pF sum=1.435pF
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.500ns count=2 avg=4.544ns sd=5.627ns min=0.565ns max=8.523ns {0 <= 0.525ns, 0 <= 0.550ns, 1 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
          Leaf  : target=0.500ns count=4 avg=0.293ns sd=0.017ns min=0.271ns max=0.308ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX20: 4 
         Logics: PDIDGZ: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/func_mode: insertion delay [min=1.827, max=1.910, avg=1.890, sd=0.016], skew [0.083 vs 0.187], 100% {1.827, 1.910} (wid=0.295 ws=0.097) (gid=1.660 gs=0.058)
        Skew group summary before routing clock trees:
          skew_group clk/func_mode: insertion delay [min=1.827, max=1.910, avg=1.890, sd=0.016], skew [0.083 vs 0.187], 100% {1.827, 1.910} (wid=0.295 ws=0.097) (gid=1.660 gs=0.058)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:39:49 mem=2328.3M) ***
Total net bbox length = 1.318e+06 (6.532e+05 6.645e+05) (ext = 1.646e+05)
Move report: Detail placement moves 1 insts, mean move: 5.04 um, max move: 5.04 um
	Max move on inst (CONV/r2232/U417): (1278.42, 1839.04) --> (1278.42, 1834.00)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2331.6MB
Summary Report:
Instances move: 1 (out of 13014 movable)
Instances flipped: 0
Mean displacement: 5.04 um
Max displacement: 5.04 um (Instance: CONV/r2232/U417) (1278.42, 1839.04) -> (1278.42, 1834)
	Length: 4 sites, height: 1 rows, site name: tsm3site, cell type: OR2X2
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 1.318e+06 (6.532e+05 6.646e+05) (ext = 1.646e+05)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2331.6MB
*** Finished refinePlace (0:39:50 mem=2331.6M) ***
  Moved 0, flipped 0 and cell swapped 0 of 353 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.8 real=0:00:00.5)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:03.0 real=0:00:02.7)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 14906 (unrouted=807, trialRouted=14099, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=700, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 6 nets for routing of which 5 have one or more fixed wires.
(ccopt eGR): Start to route 6 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2333.54 MB )
[NR-eGR] Read 90027 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2336.36 MB )
[NR-eGR] #Routing Blockages  : 4
[NR-eGR] #Instance Blockages : 26619
[NR-eGR] #PG Blockages       : 90027
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=14212  numIgnoredNets=14206
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 5 clock nets ( 5 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.478232e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 4 nets and layer range [3, 5]
[NR-eGR] Layer group 2: route 4 net(s) in layer range [3, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.643984e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 4 nets and layer range [2, 5]
[NR-eGR] Layer group 3: route 4 net(s) in layer range [2, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.683168e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 44149
[NR-eGR] METAL2  (2V) length: 5.813325e+05um, number of vias: 63146
[NR-eGR] METAL3  (3H) length: 6.575976e+05um, number of vias: 1423
[NR-eGR] METAL4  (4V) length: 1.424135e+05um, number of vias: 357
[NR-eGR] METAL5  (5H) length: 5.812209e+04um, number of vias: 0
[NR-eGR] Total length: 1.439466e+06um, number of vias: 109075
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.432344e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 357
[NR-eGR] METAL2  (2V) length: 1.854320e+03um, number of vias: 418
[NR-eGR] METAL3  (3H) length: 6.340170e+03um, number of vias: 255
[NR-eGR] METAL4  (4V) length: 5.199880e+03um, number of vias: 53
[NR-eGR] METAL5  (5H) length: 9.290700e+02um, number of vias: 0
[NR-eGR] Total length: 1.432344e+04um, number of vias: 1083
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.432344e+04um, number of vias: 1083
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.36 sec, Real: 1.32 sec, Curr Mem: 2328.47 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/.rgfIY2vJT
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.4 real=0:00:01.4)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 6 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 5 nets.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=05/08 21:48:19, mem=1747.1M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Wed May  8 21:48:19 2024
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/busy of net busy because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ready of net ready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[11] of net iaddr[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[10] of net iaddr[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[9] of net iaddr[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[8] of net iaddr[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[7] of net iaddr[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[6] of net iaddr[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[5] of net iaddr[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[4] of net iaddr[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[3] of net iaddr[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[2] of net iaddr[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[1] of net iaddr[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[0] of net iaddr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[19] of net idata[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[18] of net idata[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[17] of net idata[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[16] of net idata[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=14912)
#WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN busy in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[10] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[11] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[4] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[5] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[6] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[7] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[8] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[9] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_wr[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_wr[10] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_wr[11] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_wr[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER METAL5. This will cause routability problems for NanoRoute.
#NanoRoute Version 19.12-s087_1 NR191024-1807/19_12-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 10 threads.
#Start routing data preparation on Wed May  8 21:48:19 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.620.
#Voltage range [0.000 - 1.620] has 14489 nets.
#Voltage range [0.000 - 0.000] has 277 nets.
#Voltage range [1.620 - 1.620] has 146 nets.
# METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# METAL2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1781.26 (MB), peak = 2119.70 (MB)
#Merging special wires: starts on Wed May  8 21:48:20 2024 with memory = 1782.57 (MB), peak = 2119.70 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB --1.12 [10]--
#reading routing guides ......
#
#Finished routing data preparation on Wed May  8 21:48:20 2024
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:01
#Increased memory = 17.62 (MB)
#Total memory = 1783.55 (MB)
#Peak memory = 2119.70 (MB)
#
#
#Start global routing on Wed May  8 21:48:20 2024
#
#
#Start global routing initialization on Wed May  8 21:48:20 2024
#
#Number of eco nets is 0
#
#Start global routing data preparation on Wed May  8 21:48:20 2024
#
#Start routing resource analysis on Wed May  8 21:48:20 2024
#
#Routing resource analysis is done on Wed May  8 21:48:20 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  METAL1         H        4491        1383      153664    23.89%
#  METAL2         V        3817        1170      153664    23.70%
#  METAL3         H        4620        1254      153664    22.39%
#  METAL4         V        2469        2518      153664    43.17%
#  METAL5         H        2891        2983      153664    42.78%
#  --------------------------------------------------------------
#  Total                  18289      33.92%      768320    31.19%
#
#  6 nets (0.04%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed May  8 21:48:20 2024
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1798.93 (MB), peak = 2119.70 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Wed May  8 21:48:20 2024
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1799.73 (MB), peak = 2119.70 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1804.04 (MB), peak = 2119.70 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1804.13 (MB), peak = 2119.70 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 808 (skipped).
#Total number of selected nets for routing = 5.
#Total number of unselected nets (but routable) for routing = 14099 (skipped).
#Total number of nets in the design = 14912.
#
#14099 skipped nets do not have any wires.
#5 routable nets have only global wires.
#5 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  5               0  
#------------------------------------------------
#        Total                  5               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  5           14099  
#------------------------------------------------
#        Total                  5           14099  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  METAL1        0(0.00%)   (0.00%)
#  METAL2        0(0.00%)   (0.00%)
#  METAL3        0(0.00%)   (0.00%)
#  METAL4        0(0.00%)   (0.00%)
#  METAL5        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 14213 um.
#Total half perimeter of net bounding box = 7320 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 1823 um.
#Total wire length on LAYER METAL3 = 6300 um.
#Total wire length on LAYER METAL4 = 5166 um.
#Total wire length on LAYER METAL5 = 924 um.
#Total number of vias = 967
#Up-Via Summary (total 967):
#           
#-----------------------
# METAL1            356
# METAL2            332
# METAL3            237
# METAL4             42
#-----------------------
#                   967 
#
#Total number of involved priority nets 5
#Maximum src to sink distance for priority net 3030.5
#Average of max src_to_sink distance for priority net 1273.1
#Average of ave src_to_sink distance for priority net 902.9
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 26.13 (MB)
#Total memory = 1809.70 (MB)
#Peak memory = 2119.70 (MB)
#
#Finished global routing on Wed May  8 21:48:21 2024
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1786.08 (MB), peak = 2119.70 (MB)
#Start Track Assignment.
#Done with 253 horizontal wires in 4 hboxes and 283 vertical wires in 4 hboxes.
#Done with 252 horizontal wires in 4 hboxes and 278 vertical wires in 4 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 14619 um.
#Total half perimeter of net bounding box = 7320 um.
#Total wire length on LAYER METAL1 = 405 um.
#Total wire length on LAYER METAL2 = 1795 um.
#Total wire length on LAYER METAL3 = 6262 um.
#Total wire length on LAYER METAL4 = 5194 um.
#Total wire length on LAYER METAL5 = 963 um.
#Total number of vias = 967
#Up-Via Summary (total 967):
#           
#-----------------------
# METAL1            356
# METAL2            332
# METAL3            237
# METAL4             42
#-----------------------
#                   967 
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1798.40 (MB), peak = 2119.70 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:02
#Increased memory = 32.55 (MB)
#Total memory = 1798.41 (MB)
#Peak memory = 2119.70 (MB)
#Using multithreading with 10 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1959.79 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 2050.54 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 2050.82 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:01, memory = 2056.36 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:01, memory = 2056.39 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:01, memory = 2058.59 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:01, memory = 2057.60 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:01, memory = 2057.60 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:01, memory = 2059.09 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:01, memory = 2057.83 (MB)
# ECO: 2.6% of the total area was rechecked for DRC, and 4.5% required routing.
#   number of violations = 0
#cpu time = 00:00:11, elapsed time = 00:00:01, memory = 2057.86 (MB), peak = 2119.70 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 14819 um.
#Total half perimeter of net bounding box = 7320 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 379 um.
#Total wire length on LAYER METAL3 = 6985 um.
#Total wire length on LAYER METAL4 = 6576 um.
#Total wire length on LAYER METAL5 = 879 um.
#Total number of vias = 1158
#Up-Via Summary (total 1158):
#           
#-----------------------
# METAL1            357
# METAL2            366
# METAL3            398
# METAL4             37
#-----------------------
#                  1158 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:12
#Elapsed time = 00:00:01
#Increased memory = -2.22 (MB)
#Total memory = 1796.20 (MB)
#Peak memory = 2119.70 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:01
#Increased memory = -2.19 (MB)
#Total memory = 1796.21 (MB)
#Peak memory = 2119.70 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:04
#Increased memory = 51.16 (MB)
#Total memory = 1798.36 (MB)
#Peak memory = 2119.70 (MB)
#Number of warnings = 44
#Total number of warnings = 92
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed May  8 21:48:23 2024
#
% End globalDetailRoute (date=05/08 21:48:23, total cpu=0:00:17.8, real=0:00:04.0, peak res=1780.1M, current mem=1780.1M)
        NanoRoute done. (took cpu=0:00:17.8 real=0:00:04.1)
      Clock detailed routing done.
Checking guided vs. routed lengths for 6 nets...

      
      Guided max path lengths
      =======================
      
      ----------------------------------------
      From (um)    To (um)     Number of paths
      ----------------------------------------
      below           0.000           1
         0.000      500.000           0
       500.000     1000.000           4
      1000.000     1500.000           0
      1500.000     2000.000           0
      2000.000     2500.000           0
      2500.000     3000.000           0
      3000.000     3500.000           1
      ----------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below       0.000            2
       0.000      1.000            2
       1.000      2.000            1
       2.000      3.000            0
       3.000      4.000            0
       4.000      5.000            0
       5.000      6.000            1
      -------------------------------------
      

    Top 5 notable deviations of routed length from guided length
    =============================================================

    Net CONV/CTS_2 (89 terminals)
    Guided length:  max path =   864.560um, total =  3027.760um
    Routed length:  max path =   864.560um, total =  3196.905um
    Deviation:      max path =     0.000%,  total =     5.586%

    Net CONV/CTS_1 (97 terminals)
    Guided length:  max path =   612.821um, total =  3234.722um
    Routed length:  max path =   646.360um, total =  3323.090um
    Deviation:      max path =     5.473%,  total =     2.732%

    Net CONV/CTS_4 (81 terminals)
    Guided length:  max path =   836.360um, total =  2435.239um
    Routed length:  max path =   849.620um, total =  2527.955um
    Deviation:      max path =     1.585%,  total =     3.807%

    Net CONV/CTS_5 (85 terminals)
    Guided length:  max path =   942.741um, total =  2861.359um
    Routed length:  max path =   947.580um, total =  2965.275um
    Deviation:      max path =     0.513%,  total =     3.632%

    Net i_clk (5 terminals)
    Guided length:  max path =  3022.880um, total =  3076.340um
    Routed length:  max path =  3023.660um, total =  3085.975um
    Deviation:      max path =     0.026%,  total =     0.313%

Set FIXED routing status on 5 net(s)
Set FIXED placed status on 4 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2346.08 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2355.72 MB )
[NR-eGR] Read 90027 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2358.54 MB )
[NR-eGR] #Routing Blockages  : 4
[NR-eGR] #Instance Blockages : 26619
[NR-eGR] #PG Blockages       : 90027
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 1247
[NR-eGR] Read numTotalNets=14212  numIgnoredNets=5
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 14099 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14099 net(s) in layer range [2, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.410842e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)        36( 0.02%)   ( 0.02%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               40( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 44149
[NR-eGR] METAL2  (2V) length: 5.837762e+05um, number of vias: 63079
[NR-eGR] METAL3  (3H) length: 6.587218e+05um, number of vias: 1577
[NR-eGR] METAL4  (4V) length: 1.398257e+05um, number of vias: 339
[NR-eGR] METAL5  (5H) length: 5.751642e+04um, number of vias: 0
[NR-eGR] Total length: 1.439840e+06um, number of vias: 109144
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.22 sec, Real: 1.04 sec, Curr Mem: 2347.98 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:02.3 real=0:00:01.1)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         6 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 14906 (unrouted=807, trialRouted=14099, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=700, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:21.6 real=0:00:06.7)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'CHIP' of instances=21650 and nets=14912 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2348.441M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
  Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
  Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
    cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
    cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
    sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
    wire capacitance : top=0.000pF, trunk=0.333pF, leaf=1.513pF, total=1.845pF
    wire lengths     : top=0.000um, trunk=3082.400um, leaf=11736.640um, total=14819.040um
    hp wire lengths  : top=0.000um, trunk=3086.245um, leaf=4229.220um, total=7315.465um
  Clock DAG net violations after routing clock trees:
    Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
    Remaining Transition : {count=1, worst=[0.047ns]} avg=0.047ns sd=0.000ns sum=0.047ns
    Capacitance          : {count=1, worst=[1.435pF]} avg=1.435pF sd=0.000pF sum=1.435pF
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.500ns count=2 avg=4.535ns sd=5.640ns min=0.547ns max=8.524ns {0 <= 0.525ns, 1 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
    Leaf  : target=0.500ns count=4 avg=0.295ns sd=0.017ns min=0.272ns max=0.309ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX20: 4 
   Logics: PDIDGZ: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/func_mode: insertion delay [min=1.808, max=1.902, avg=1.883, sd=0.015], skew [0.095 vs 0.187], 100% {1.808, 1.902} (wid=0.287 ws=0.094) (gid=1.662 gs=0.061)
  Skew group summary after routing clock trees:
    skew_group clk/func_mode: insertion delay [min=1.808, max=1.902, avg=1.883, sd=0.015], skew [0.095 vs 0.187], 100% {1.808, 1.902} (wid=0.287 ws=0.094) (gid=1.662 gs=0.061)
  CCOpt::Phase::Routing done. (took cpu=0:00:21.9 real=0:00:07.0)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 6, tested: 6, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 2, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
      cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
      cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
      sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
      wire capacitance : top=0.000pF, trunk=0.333pF, leaf=1.513pF, total=1.845pF
      wire lengths     : top=0.000um, trunk=3082.400um, leaf=11736.640um, total=14819.040um
      hp wire lengths  : top=0.000um, trunk=3086.245um, leaf=4229.220um, total=7315.465um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
      Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
      Remaining Transition : {count=1, worst=[0.047ns]} avg=0.047ns sd=0.000ns sum=0.047ns
      Capacitance          : {count=1, worst=[1.435pF]} avg=1.435pF sd=0.000pF sum=1.435pF
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.500ns count=2 avg=4.535ns sd=5.640ns min=0.547ns max=8.524ns {0 <= 0.525ns, 1 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
      Leaf  : target=0.500ns count=4 avg=0.295ns sd=0.017ns min=0.272ns max=0.309ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CLKBUFX20: 4 
     Logics: PDIDGZ: 1 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group clk/func_mode: insertion delay [min=1.808, max=1.902, avg=1.883, sd=0.015], skew [0.095 vs 0.187], 100% {1.808, 1.902} (wid=0.287 ws=0.094) (gid=1.662 gs=0.061)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk/func_mode: insertion delay [min=1.808, max=1.902, avg=1.883, sd=0.015], skew [0.095 vs 0.187], 100% {1.808, 1.902} (wid=0.287 ws=0.094) (gid=1.662 gs=0.061)
    Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/func_mode from 1.095ns to 1.902ns.
      
      Slackened skew group targets:
      
      -------------------------------------------------------------
      Skew group       Desired    Slackened    Desired    Slackened
                       Target     Target       Target     Target
                       Max ID     Max ID       Skew       Skew
      -------------------------------------------------------------
      clk/func_mode     1.095       1.902         -           -
      -------------------------------------------------------------
      
      
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 6, tested: 6, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 2, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
      cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
      cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
      sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
      wire capacitance : top=0.000pF, trunk=0.333pF, leaf=1.513pF, total=1.845pF
      wire lengths     : top=0.000um, trunk=3082.400um, leaf=11736.640um, total=14819.040um
      hp wire lengths  : top=0.000um, trunk=3086.245um, leaf=4229.220um, total=7315.465um
    Clock DAG net violations PostConditioning after DRV fixing:
      Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
      Remaining Transition : {count=1, worst=[0.047ns]} avg=0.047ns sd=0.000ns sum=0.047ns
      Capacitance          : {count=1, worst=[1.435pF]} avg=1.435pF sd=0.000pF sum=1.435pF
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.500ns count=2 avg=4.535ns sd=5.640ns min=0.547ns max=8.524ns {0 <= 0.525ns, 1 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
      Leaf  : target=0.500ns count=4 avg=0.295ns sd=0.017ns min=0.272ns max=0.309ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CLKBUFX20: 4 
     Logics: PDIDGZ: 1 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group clk/func_mode: insertion delay [min=1.808, max=1.902, avg=1.883, sd=0.015], skew [0.095 vs 0.187], 100% {1.808, 1.902} (wid=0.287 ws=0.094) (gid=1.662 gs=0.061)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk/func_mode: insertion delay [min=1.808, max=1.902, avg=1.883, sd=0.015], skew [0.095 vs 0.187], 100% {1.808, 1.902} (wid=0.287 ws=0.094) (gid=1.662 gs=0.061)
    Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ..**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
.40% ..**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
.60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 6, nets tested: 6, nets violation detected: 2, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 2, nets unsuccessful: 2, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
      cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
      cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
      sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
      wire capacitance : top=0.000pF, trunk=0.333pF, leaf=1.513pF, total=1.845pF
      wire lengths     : top=0.000um, trunk=3082.400um, leaf=11736.640um, total=14819.040um
      hp wire lengths  : top=0.000um, trunk=3086.245um, leaf=4229.220um, total=7315.465um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
      Remaining Transition : {count=1, worst=[0.047ns]} avg=0.047ns sd=0.000ns sum=0.047ns
      Capacitance          : {count=1, worst=[1.435pF]} avg=1.435pF sd=0.000pF sum=1.435pF
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.500ns count=2 avg=4.535ns sd=5.640ns min=0.547ns max=8.524ns {0 <= 0.525ns, 1 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
      Leaf  : target=0.500ns count=4 avg=0.295ns sd=0.017ns min=0.272ns max=0.309ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX20: 4 
     Logics: PDIDGZ: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/func_mode: insertion delay [min=1.808, max=1.902, avg=1.883, sd=0.015], skew [0.095 vs 0.187], 100% {1.808, 1.902} (wid=0.287 ws=0.094) (gid=1.662 gs=0.061)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/func_mode: insertion delay [min=1.808, max=1.902, avg=1.883, sd=0.015], skew [0.095 vs 0.187], 100% {1.808, 1.902} (wid=0.287 ws=0.094) (gid=1.662 gs=0.061)
    Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
      cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
      cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
      sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
      wire capacitance : top=0.000pF, trunk=0.333pF, leaf=1.513pF, total=1.845pF
      wire lengths     : top=0.000um, trunk=3082.400um, leaf=11736.640um, total=14819.040um
      hp wire lengths  : top=0.000um, trunk=3086.245um, leaf=4229.220um, total=7315.465um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing:
      Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
      Remaining Transition : {count=1, worst=[0.047ns]} avg=0.047ns sd=0.000ns sum=0.047ns
      Capacitance          : {count=1, worst=[1.435pF]} avg=1.435pF sd=0.000pF sum=1.435pF
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.500ns count=2 avg=4.535ns sd=5.640ns min=0.547ns max=8.524ns {0 <= 0.525ns, 1 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
      Leaf  : target=0.500ns count=4 avg=0.295ns sd=0.017ns min=0.272ns max=0.309ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CLKBUFX20: 4 
     Logics: PDIDGZ: 1 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group clk/func_mode: insertion delay [min=1.808, max=1.902, avg=1.883, sd=0.015], skew [0.095 vs 0.187], 100% {1.808, 1.902} (wid=0.287 ws=0.094) (gid=1.662 gs=0.061)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk/func_mode: insertion delay [min=1.808, max=1.902, avg=1.883, sd=0.015], skew [0.095 vs 0.187], 100% {1.808, 1.902} (wid=0.287 ws=0.094) (gid=1.662 gs=0.061)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:40:13 mem=2359.4M) ***
Total net bbox length = 1.318e+06 (6.532e+05 6.646e+05) (ext = 1.646e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2361.2MB
Summary Report:
Instances move: 0 (out of 13014 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.318e+06 (6.532e+05 6.646e+05) (ext = 1.646e+05)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2361.2MB
*** Finished refinePlace (0:40:13 mem=2361.2M) ***
    Moved 0, flipped 0 and cell swapped 0 of 353 clock instance(s) during refinement.
    The largest move was 0 microns for .
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.8 real=0:00:00.5)
    Set dirty flag on 1 insts, 1 nets
  PostConditioning done.
Net route status summary:
  Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 14906 (unrouted=807, trialRouted=14099, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=700, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
  Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
    cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
    cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
    sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
    wire capacitance : top=0.000pF, trunk=0.333pF, leaf=1.513pF, total=1.845pF
    wire lengths     : top=0.000um, trunk=3082.400um, leaf=11736.640um, total=14819.040um
    hp wire lengths  : top=0.000um, trunk=3086.245um, leaf=4229.220um, total=7315.465um
  Clock DAG net violations after post-conditioning:
    Unfixable Transition : {count=1, worst=[8.023ns]} avg=8.023ns sd=0.000ns sum=8.023ns
    Remaining Transition : {count=1, worst=[0.047ns]} avg=0.047ns sd=0.000ns sum=0.047ns
    Capacitance          : {count=1, worst=[1.435pF]} avg=1.435pF sd=0.000pF sum=1.435pF
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.500ns count=2 avg=4.535ns sd=5.640ns min=0.547ns max=8.523ns {0 <= 0.525ns, 1 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
    Leaf  : target=0.500ns count=4 avg=0.295ns sd=0.017ns min=0.272ns max=0.309ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX20: 4 
   Logics: PDIDGZ: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/func_mode: insertion delay [min=1.808, max=1.902, avg=1.883, sd=0.015], skew [0.095 vs 0.187], 100% {1.808, 1.902} (wid=0.287 ws=0.094) (gid=1.662 gs=0.061)
  Skew group summary after post-conditioning:
    skew_group clk/func_mode: insertion delay [min=1.808, max=1.902, avg=1.883, sd=0.015], skew [0.095 vs 0.187], 100% {1.808, 1.902} (wid=0.287 ws=0.094) (gid=1.662 gs=0.061)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.7 real=0:00:01.2)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                         4       319.334       0.122
  Inverters                       0         0.000       0.000
  Integrated Clock Gates          0         0.000       0.000
  Non-Integrated Clock Gates      0         0.000       0.000
  Clock Logic                     1      5550.000       2.681
  All                             5      5869.334       2.803
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      3082.400
  Leaf      11736.640
  Total     14819.040
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       3086.245
  Leaf        4229.220
  Total       7315.465
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    2.803    0.333    3.136
  Leaf     0.897    1.513    2.409
  Total    3.700    1.845    5.545
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   348     0.897     0.003       0.001      0.002    0.006
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  --------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  --------------------------------------------------------------------------------------------
  Unfixable Transition    ns         1       8.023       0.000      8.023    [8.023]
  Remaining Transition    ns         1       0.047       0.000      0.047    [0.047]
  Capacitance             pF         1       1.435       0.000      1.435    [1.435]
  --------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.500       2       4.535       5.640      0.547    8.523                                      -                                       {0 <= 0.525ns, 1 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
  Leaf        0.500       4       0.295       0.017      0.272    0.309    {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}                                      -
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ------------------------------------------
  Name         Type      Inst     Inst Area 
                         Count    (um^2)
  ------------------------------------------
  CLKBUFX20    buffer      4        319.334
  PDIDGZ       logic       1       5550.000
  ------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                    Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Delay_Corner_max:setup.late    clk/func_mode    1.808     1.902     0.095       0.187         0.094           0.080           1.883        0.015     100% {1.808, 1.902}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                    Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Delay_Corner_max:setup.late    clk/func_mode    1.808     1.902     0.095       0.187         0.094           0.080           1.883        0.015     100% {1.808, 1.902}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 6 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 6 violating pins:
  =====================================================================
  
  Target and measured clock slews (in ns):
  
  ------------------------------------------------------------------------------------------------------------------
  Half corner                  Violation  Slew    Slew      Dont   Ideal  Target          Pin
                               amount     target  achieved  touch  net?   source          
                                                            net?                          
  ------------------------------------------------------------------------------------------------------------------
  Delay_Corner_max:setup.late    8.023    0.500    8.523    Y      N      auto extracted  ipad_clk/PAD
  Delay_Corner_max:setup.late    8.023    0.500    8.523    Y      N      auto extracted  clk
  Delay_Corner_max:setup.late    0.047    0.500    0.547    N      N      auto extracted  CONV/CTS_ccl_a_buf_00012/A
  Delay_Corner_max:setup.late    0.047    0.500    0.547    N      N      auto extracted  CONV/CTS_ccl_a_buf_00006/A
  Delay_Corner_max:setup.late    0.047    0.500    0.547    N      N      auto extracted  CONV/CTS_ccl_a_buf_00010/A
  Delay_Corner_max:setup.late    0.046    0.500    0.546    N      N      auto extracted  CONV/CTS_ccl_a_buf_00008/A
  ------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 2 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (10 T). (MEM=2697.55)
Total number of fetched objects 14215
End delay calculation. (MEM=2719.65 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2719.65 CPU=0:00:02.4 REAL=0:00:00.0)
	Clock: clk, View: av_func_mode_max, Ideal Latency: 1, Propagated Latency: 2.56222
	 Executing: set_clock_latency -source -early -max -rise -1.56222 [get_pins clk]
	Clock: clk, View: av_func_mode_max, Ideal Latency: 1, Propagated Latency: 2.56222
	 Executing: set_clock_latency -source -late -max -rise -1.56222 [get_pins clk]
	Clock: clk, View: av_func_mode_max, Ideal Latency: 1, Propagated Latency: 2.74154
	 Executing: set_clock_latency -source -early -max -fall -1.74154 [get_pins clk]
	Clock: clk, View: av_func_mode_max, Ideal Latency: 1, Propagated Latency: 2.74154
	 Executing: set_clock_latency -source -late -max -fall -1.74154 [get_pins clk]
	Clock: clk, View: av_func_mode_min, Ideal Latency: 1, Propagated Latency: 2.56222
	 Executing: set_clock_latency -source -early -max -rise -1.56222 [get_pins clk]
	Clock: clk, View: av_func_mode_min, Ideal Latency: 1, Propagated Latency: 2.56222
	 Executing: set_clock_latency -source -late -max -rise -1.56222 [get_pins clk]
	Clock: clk, View: av_func_mode_min, Ideal Latency: 1, Propagated Latency: 2.74154
	 Executing: set_clock_latency -source -early -max -fall -1.74154 [get_pins clk]
	Clock: clk, View: av_func_mode_min, Ideal Latency: 1, Propagated Latency: 2.74154
	 Executing: set_clock_latency -source -late -max -fall -1.74154 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:05.6 real=0:00:01.5)
Clock DAG stats after update timingGraph:
  cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
  cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
  cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
  sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
  wire capacitance : top=0.000pF, trunk=0.333pF, leaf=1.513pF, total=1.845pF
  wire lengths     : top=0.000um, trunk=3082.400um, leaf=11736.640um, total=14819.040um
  hp wire lengths  : top=0.000um, trunk=3086.245um, leaf=4229.220um, total=7315.465um
Clock DAG net violations after update timingGraph:
  Unfixable Transition : {count=1, worst=[8.023ns]} avg=8.023ns sd=0.000ns sum=8.023ns
  Remaining Transition : {count=1, worst=[0.047ns]} avg=0.047ns sd=0.000ns sum=0.047ns
  Capacitance          : {count=1, worst=[1.435pF]} avg=1.435pF sd=0.000pF sum=1.435pF
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.500ns count=2 avg=4.535ns sd=5.640ns min=0.547ns max=8.523ns {0 <= 0.525ns, 1 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
  Leaf  : target=0.500ns count=4 avg=0.295ns sd=0.017ns min=0.272ns max=0.309ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX20: 4 
 Logics: PDIDGZ: 1 
Primary reporting skew groups after update timingGraph:
  skew_group clk/func_mode: insertion delay [min=1.808, max=1.902, avg=1.883, sd=0.015], skew [0.095 vs 0.187], 100% {1.808, 1.902} (wid=0.287 ws=0.094) (gid=1.662 gs=0.061)
Skew group summary after update timingGraph:
  skew_group clk/func_mode: insertion delay [min=1.808, max=1.902, avg=1.883, sd=0.015], skew [0.095 vs 0.187], 100% {1.808, 1.902} (wid=0.287 ws=0.094) (gid=1.662 gs=0.061)
Logging CTS constraint violations...
  Clock tree clk has 1 max_capacitance violation and 2 slew violations.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 1.246pF below the root driver for clock_tree clk at (249.775,3206.410), in power domain auto-default. Achieved capacitance of 2.681pF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below the root driver for clock_tree clk at (249.775,3206.410), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin clk with a slew time target of 0.500ns. Achieved a slew time of 8.523ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 4 slew violations below cell ipad_clk (a lib_cell PDIDGZ) at (234.775,3104.640), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CONV/CTS_ccl_a_buf_00006/A with a slew time target of 0.500ns. Achieved a slew time of 0.547ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 1.000ns (+/- 0.094ns) for skew group clk/func_mode. Achieved longest insertion delay of 1.902ns.
Type 'man IMPCCOPT-1026' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:05.6 real=0:00:01.6)
Runtime done. (took cpu=0:00:53.3 real=0:00:28.8)
Runtime Summary
===============
Clock Runtime:  (37%) Core CTS          10.41 (Init 3.36, Construction 4.62, Implementation 1.04, eGRPC 0.56, PostConditioning 0.67, Other 0.15)
Clock Runtime:  (42%) CTS services      11.71 (RefinePlace 2.29, EarlyGlobalClock 4.72, NanoRoute 4.10, ExtractRC 0.59, TimingAnalysis 0.00)
Clock Runtime:  (20%) Other CTS          5.58 (Init 1.54, CongRepair/EGR-DP 2.50, TimingUpdate 1.54, Other 0.00)
Clock Runtime: (100%) Total             27.69

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSC-1750):	scanReorder is running on autoFlow mode, it probably overwrite other user setting, see the detail in logv.
DBG: sciUnitLenDelay = 0.123450
Set analysis mode to hold.
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (10 T). (MEM=2348.38)
Total number of fetched objects 14215
End delay calculation. (MEM=2339.6 CPU=0:00:04.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2339.6 CPU=0:00:06.1 REAL=0:00:01.0)
DBG: scgNrActiveHoldView = 1
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 1 scan chain  (total 348 scan bits).
*** Scan Sanity Check Summary:
*** 1 scan chain  passed sanity check.
INFO: Auto effort scan reorder.
Timing report in all chain: 
                          before  WNS 0.000000 	TNS 0.000000
                          after   WNS 0.000000 	TNS 0.000000
*** Summary: Scan Reorder within scan chain
        Total scan reorder time: cpu: 0:00:00.0 , real: 0:00:00.0
Successfully reordered 1 scan chain .
Initial total scan wire length:    22442.650 (floating:    16125.015)
Final   total scan wire length:    22442.650 (floating:    16125.015)
Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
Current max long connection 798.195
Restore timing analysis mode.
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (10 T). (MEM=2331.61)
Total number of fetched objects 14215
End delay calculation. (MEM=2354.72 CPU=0:00:04.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2354.72 CPU=0:00:06.1 REAL=0:00:02.0)
*** End of ScanReorder (cpu=0:00:16.6, real=0:00:04.0, mem=2365.0M) ***
Total net length = 1.332e+06 (6.593e+05 6.731e+05) (ext = 5.000e-04)
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSC-1750           1  scanReorder is running on autoFlow mode,...
WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
WARNING   IMPCCOPT-1059        2  Slackened off %s from %s to %s.          
WARNING   IMPCCOPT-2348        1  Unfixable transition violation found at ...
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2171       11  Unable to get/extract RC parasitics for ...
WARNING   IMPCCOPT-2169       11  Cannot extract parasitics for %s net '%s...
WARNING   IMPCCOPT-1182        1  The clock_gating_cells property has no u...
WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
WARNING   IMPCCOPT-1007        2  Did not meet the max transition constrai...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 41 warning(s), 0 error(s)

#% End ccopt_design (date=05/08 21:48:31, total cpu=0:01:10, real=0:00:33.0, peak res=1794.2M, current mem=1794.2M)
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2358.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.142  | -0.056  | -0.142  |  2.940  |   N/A   |  0.000  |
|           TNS (ns):| -8.583  | -0.361  | -8.353  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|   160   |   12    |   154   |    0    |   N/A   |    0    |
|          All Paths:|  1454   |   695   |  1045   |   62    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     43 (43)      |
|   max_tran     |      0 (0)       |   0.000    |     43 (43)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.166%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 2.66 sec
Total Real time: 2.0 sec
Total Memory Usage: 2386.957031 Mbytes
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1795.8M, totSessionCpu=0:40:42 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:08, real = 0:00:07, mem = 1812.5M, totSessionCpu=0:40:50 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2351.4M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.142  |
|           TNS (ns):| -8.583  |
|    Violating Paths:|   160   |
|          All Paths:|  1454   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     43 (43)      |
|   max_tran     |      0 (0)       |   0.000    |     43 (43)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.166%
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:08, mem = 1807.3M, totSessionCpu=0:40:54 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 2392.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2392.9M) ***
*** Starting optimizing excluded clock nets MEM= 2392.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2392.9M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 108 io nets excluded
Info: 5 nets with fixed/cover wires excluded.
Info: 6 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:40:54.8/0:28:29.9 (1.4), mem = 2392.9M
*** DrvOpt [finish] : cpu/real = 0:00:16.2/0:00:15.3 (1.1), totSession cpu/real = 0:41:11.0/0:28:45.2 (1.4), mem = 2455.5M
End: GigaOpt high fanout net optimization
*** Timing NOT met, worst failing slack is -0.142
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 108 io nets excluded
Info: 5 nets with fixed/cover wires excluded.
Info: 6 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:41:12.0/0:28:45.9 (1.4), mem = 2450.6M
*info: 108 io nets excluded
*info: 6 clock nets excluded
*info: 2 special nets excluded.
*info: 700 no-driver nets excluded.
*info: 5 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.142 TNS Slack -8.583 Density 4.17
OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -0.142 TNS -8.353; reg2reg* WNS -0.056 TNS -0.361; HEPG WNS -0.056 TNS -0.361; all paths WNS -0.142 TNS -8.583
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|          End Point          |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
|  -0.056|   -0.142|  -0.361|   -8.583|     4.17%|   0:00:00.0| 2794.3M|av_func_mode_max|  reg2reg| CONV/CMF0_reg[29]/D         |
|   0.000|   -0.152|   0.000|   -8.890|     4.17%|   0:00:02.0| 3260.3M|av_func_mode_max|       NA| NA                          |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.2 real=0:00:02.0 mem=3260.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:11.2 real=0:00:02.0 mem=3260.3M) ***
OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -0.152 TNS -8.890; reg2reg* WNS 0.001 TNS 0.000; HEPG WNS 0.001 TNS 0.000; all paths WNS -0.152 TNS -8.890
** GigaOpt Optimizer WNS Slack -0.152 TNS Slack -8.890 Density 4.17
*** Starting refinePlace (0:41:40 mem=3259.7M) ***
Total net bbox length = 1.319e+06 (6.540e+05 6.646e+05) (ext = 1.646e+05)
Density distribution unevenness ratio = 56.701%
Move report: Detail placement moves 11 insts, mean move: 3.20 um, max move: 5.04 um
	Max move on inst (CONV/r2228/FE_OCPC2301_n211): (633.60, 1390.48) --> (633.60, 1385.44)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 3262.3MB
Summary Report:
Instances move: 11 (out of 13023 movable)
Instances flipped: 0
Mean displacement: 3.20 um
Max displacement: 5.04 um (Instance: CONV/r2228/FE_OCPC2301_n211) (633.6, 1390.48) -> (633.6, 1385.44)
	Length: 7 sites, height: 1 rows, site name: tsm3site, cell type: CLKBUFX8
Total net bbox length = 1.319e+06 (6.540e+05 6.646e+05) (ext = 1.646e+05)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 3262.3MB
*** Finished refinePlace (0:41:41 mem=3262.3M) ***
*** maximum move = 5.04 um ***
*** Finished re-routing un-routed nets (3257.8M) ***

*** Finish Physical Update (cpu=0:00:01.6 real=0:00:01.0 mem=3257.3M) ***
** GigaOpt Optimizer WNS Slack -0.152 TNS Slack -8.890 Density 4.17
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:15.2 real=0:00:04.0 mem=3249.1M) ***

*** SetupOpt [finish] : cpu/real = 0:00:29.9/0:00:18.8 (1.6), totSession cpu/real = 0:41:41.9/0:29:04.7 (1.4), mem = 2469.8M
End: GigaOpt Optimization in TNS mode
Begin: GigaOpt Optimization in WNS mode
Info: 108 io nets excluded
Info: 5 nets with fixed/cover wires excluded.
Info: 6 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:41:42.0/0:29:04.8 (1.4), mem = 2467.8M
*info: 108 io nets excluded
*info: 6 clock nets excluded
*info: 2 special nets excluded.
*info: 700 no-driver nets excluded.
*info: 5 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.152 TNS Slack -8.890 Density 4.17
OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -0.152 TNS -8.890; reg2reg* WNS 0.001 TNS 0.000; HEPG WNS 0.001 TNS 0.000; all paths WNS -0.152 TNS -8.890
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|          End Point          |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
|   0.001|   -0.152|   0.000|   -8.890|     4.17%|   0:00:00.0| 2804.8M|av_func_mode_max|  reg2reg| CONV/CMF1_reg[35]/D         |
|   0.011|   -0.152|   0.000|   -9.467|     4.18%|   0:00:01.0| 3271.1M|av_func_mode_max|  reg2reg| CONV/CMF0_reg[29]/D         |
|   0.038|   -0.152|   0.000|   -9.417|     4.18%|   0:00:01.0| 3272.8M|av_func_mode_max|  reg2reg| CONV/CMF1_reg[35]/D         |
|   0.040|   -0.324|   0.000|  -10.172|     4.19%|   0:00:01.0| 3280.5M|av_func_mode_max|  reg2reg| CONV/CMF1_reg[30]/D         |
|   0.067|   -0.324|   0.000|  -10.172|     4.19%|   0:00:00.0| 3277.6M|av_func_mode_max|  reg2reg| CONV/CMF1_reg[32]/D         |
|   0.067|   -0.324|   0.000|  -10.172|     4.19%|   0:00:00.0| 3269.4M|av_func_mode_max|  reg2reg| CONV/CMF1_reg[32]/D         |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+

*** Finish Core Optimize Step (cpu=0:00:15.9 real=0:00:03.0 mem=3269.4M) ***
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|          End Point          |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
|  -0.324|   -0.324| -10.172|  -10.172|     4.19%|   0:00:00.0| 3269.4M|av_func_mode_max|   in2reg| CONV/register_reg[7][9]/D   |
|  -0.212|   -0.212|  -8.609|   -8.609|     4.19%|   0:00:01.0| 3278.3M|av_func_mode_max|   in2reg| CONV/register_reg[7][9]/D   |
|  -0.164|   -0.164|  -8.434|   -8.434|     4.19%|   0:00:00.0| 3278.3M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[6]/D         |
|  -0.123|   -0.123|  -4.520|   -4.520|     4.19%|   0:00:00.0| 3278.9M|av_func_mode_max|   in2reg| CONV/CMF1_reg[19]/D         |
|  -0.095|   -0.095|  -3.322|   -3.322|     4.20%|   0:00:00.0| 3282.3M|av_func_mode_max|   in2reg| CONV/CMF1_reg[4]/D          |
|  -0.091|   -0.091|  -2.533|   -2.533|     4.20%|   0:00:01.0| 3283.4M|av_func_mode_max|   in2reg| CONV/CMF1_reg[0]/D          |
|  -0.080|   -0.080|  -2.193|   -2.193|     4.20%|   0:00:00.0| 3284.1M|av_func_mode_max|   in2reg| CONV/CMF1_reg[1]/D          |
|  -0.062|   -0.062|  -1.621|   -1.621|     4.20%|   0:00:01.0| 3288.7M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
|  -0.048|   -0.048|  -0.840|   -0.840|     4.20%|   0:00:00.0| 3298.8M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
|  -0.035|   -0.035|  -0.356|   -0.356|     4.20%|   0:00:04.0| 3310.8M|av_func_mode_max|   in2reg| CONV/CMF0_reg[15]/D         |
|  -0.028|   -0.028|  -0.108|   -0.108|     4.21%|   0:00:01.0| 3307.3M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
|  -0.020|   -0.020|  -0.043|   -0.043|     4.21%|   0:00:02.0| 3314.3M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
|  -0.008|   -0.008|  -0.008|   -0.008|     4.21%|   0:00:01.0| 3312.1M|av_func_mode_max|   in2reg| CONV/CMF0_reg[9]/D          |
|  -0.003|   -0.003|  -0.003|   -0.003|     4.21%|   0:00:01.0| 3316.1M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
|   0.006|    0.006|   0.000|    0.000|     4.21%|   0:00:00.0| 3315.2M|av_func_mode_max|   in2reg| CONV/CMF0_reg[9]/D          |
|   0.013|    0.013|   0.000|    0.000|     4.21%|   0:00:01.0| 3315.3M|av_func_mode_max|   in2reg| CONV/CMF0_reg[9]/D          |
|   0.014|    0.014|   0.000|    0.000|     4.21%|   0:00:00.0| 3314.9M|av_func_mode_max|   in2reg| CONV/CMF0_reg[9]/D          |
|   0.021|    0.021|   0.000|    0.000|     4.21%|   0:00:00.0| 3315.3M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[8]/D         |
|   0.025|    0.025|   0.000|    0.000|     4.21%|   0:00:01.0| 3315.9M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
|   0.029|    0.029|   0.000|    0.000|     4.21%|   0:00:00.0| 3315.6M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
|   0.029|    0.029|   0.000|    0.000|     4.21%|   0:00:01.0| 3315.7M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
|   0.038|    0.038|   0.000|    0.000|     4.22%|   0:00:00.0| 3315.7M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
|   0.041|    0.041|   0.000|    0.000|     4.22%|   0:00:01.0| 3315.5M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
|   0.051|    0.051|   0.000|    0.000|     4.22%|   0:00:00.0| 3315.1M|av_func_mode_max|   in2reg| CONV/CMF0_reg[9]/D          |
|   0.052|    0.052|   0.000|    0.000|     4.22%|   0:00:02.0| 3318.4M|av_func_mode_max|   in2reg| CONV/CMF0_reg[9]/D          |
|   0.052|    0.052|   0.000|    0.000|     4.22%|   0:00:01.0| 3315.2M|av_func_mode_max|   in2reg| CONV/CMF0_reg[9]/D          |
|   0.052|    0.052|   0.000|    0.000|     4.22%|   0:00:00.0| 3306.6M|av_func_mode_max|   in2reg| CONV/CMF0_reg[9]/D          |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+

*** Finish Core Optimize Step (cpu=0:01:14 real=0:00:19.0 mem=3306.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:30 real=0:00:22.0 mem=3306.6M) ***
OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS 0.052 TNS 0.000; reg2reg* WNS 0.067 TNS 0.000; HEPG WNS 0.067 TNS 0.000; all paths WNS 0.052 TNS 0.000
** GigaOpt Optimizer WNS Slack 0.052 TNS Slack 0.000 Density 4.22
*** Starting refinePlace (0:43:24 mem=3306.9M) ***
Total net bbox length = 1.324e+06 (6.567e+05 6.677e+05) (ext = 1.633e+05)
Density distribution unevenness ratio = 56.688%
Move report: Detail placement moves 209 insts, mean move: 1.81 um, max move: 7.02 um
	Max move on inst (CONV/FE_OCPC2341_n5341): (1691.58, 2055.76) --> (1689.60, 2060.80)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 3312.2MB
Summary Report:
Instances move: 209 (out of 13137 movable)
Instances flipped: 0
Mean displacement: 1.81 um
Max displacement: 7.02 um (Instance: CONV/FE_OCPC2341_n5341) (1691.58, 2055.76) -> (1689.6, 2060.8)
	Length: 4 sites, height: 1 rows, site name: tsm3site, cell type: BUFX3
Total net bbox length = 1.325e+06 (6.570e+05 6.678e+05) (ext = 1.633e+05)
Runtime: CPU: 0:00:01.0 REAL: 0:00:00.0 MEM: 3312.2MB
*** Finished refinePlace (0:43:25 mem=3312.2M) ***
*** maximum move = 7.02 um ***
*** Finished re-routing un-routed nets (3309.6M) ***

*** Finish Physical Update (cpu=0:00:01.9 real=0:00:01.0 mem=3306.6M) ***
** GigaOpt Optimizer WNS Slack 0.052 TNS Slack 0.000 Density 4.23
OptDebug: Start of Optimizer WNS Pass 1: in2out in2reg reg2out default* WNS 0.052 TNS 0.000; reg2reg* WNS 0.067 TNS 0.000; HEPG WNS 0.067 TNS 0.000; all paths WNS 0.052 TNS 0.000
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|          End Point          |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
|   0.052|    0.052|   0.000|    0.000|     4.23%|   0:00:00.0| 3300.9M|av_func_mode_max|   in2reg| CONV/CMF0_reg[9]/D          |
|   0.066|    0.066|   0.000|    0.000|     4.23%|   0:00:01.0| 3316.9M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
|   0.066|    0.066|   0.000|    0.000|     4.23%|   0:00:00.0| 3308.7M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.4 real=0:00:01.0 mem=3308.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.4 real=0:00:01.0 mem=3308.7M) ***
OptDebug: End of Optimizer WNS Pass 1: in2out in2reg reg2out default* WNS 0.066 TNS 0.000; reg2reg* WNS 0.067 TNS 0.000; HEPG WNS 0.067 TNS 0.000; all paths WNS 0.066 TNS 0.000
** GigaOpt Optimizer WNS Slack 0.066 TNS Slack 0.000 Density 4.23
*** Starting refinePlace (0:43:33 mem=3314.3M) ***
Total net bbox length = 1.325e+06 (6.571e+05 6.678e+05) (ext = 1.633e+05)
Density distribution unevenness ratio = 56.685%
Move report: Detail placement moves 2 insts, mean move: 2.64 um, max move: 3.30 um
	Max move on inst (CONV/FE_OFC2064_n4720): (1464.54, 1501.36) --> (1461.24, 1501.36)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 3317.7MB
Summary Report:
Instances move: 2 (out of 13138 movable)
Instances flipped: 15
Mean displacement: 2.64 um
Max displacement: 3.30 um (Instance: CONV/FE_OFC2064_n4720) (1464.54, 1501.36) -> (1461.24, 1501.36)
	Length: 6 sites, height: 1 rows, site name: tsm3site, cell type: CLKINVX8
Total net bbox length = 1.325e+06 (6.571e+05 6.678e+05) (ext = 1.633e+05)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 3317.0MB
*** Finished refinePlace (0:43:33 mem=3317.0M) ***
*** maximum move = 3.30 um ***
*** Finished re-routing un-routed nets (3314.9M) ***

*** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=3313.7M) ***
** GigaOpt Optimizer WNS Slack 0.066 TNS Slack 0.000 Density 4.23
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:41 real=0:00:26.0 mem=3305.5M) ***

*** SetupOpt [finish] : cpu/real = 0:01:52.1/0:00:37.5 (3.0), totSession cpu/real = 0:43:34.1/0:29:42.4 (1.5), mem = 2502.2M
End: GigaOpt Optimization in WNS mode
Info: 108 io nets excluded
Info: 5 nets with fixed/cover wires excluded.
Info: 6 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:43:38.4/0:29:46.6 (1.5), mem = 2756.6M
Usable buffer cells for single buffer setup transform:
CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20 
Number of usable buffer cells above: 17
Reclaim Optimization WNS Slack 0.066  TNS Slack 0.000 Density 4.23
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     4.23%|        -|   0.066|   0.000|   0:00:00.0| 2763.2M|
|     4.23%|       20|   0.066|   0.000|   0:00:00.0| 3174.7M|
|     4.23%|        1|   0.066|   0.000|   0:00:01.0| 3174.7M|
|     4.23%|        0|   0.066|   0.000|   0:00:00.0| 3174.7M|
|     4.22%|       34|   0.056|   0.000|   0:00:01.0| 3180.1M|
|     4.18%|      339|   0.061|   0.000|   0:00:04.0| 3184.3M|
|     4.18%|       22|   0.061|   0.000|   0:00:01.0| 3184.3M|
|     4.18%|        3|   0.061|   0.000|   0:00:00.0| 3184.3M|
|     4.18%|        1|   0.061|   0.000|   0:00:00.0| 3184.3M|
|     4.18%|        0|   0.061|   0.000|   0:00:00.0| 3184.3M|
|     4.18%|        0|   0.061|   0.000|   0:00:00.0| 3184.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.061  TNS Slack 0.000 Density 4.18
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:35.7) (real = 0:00:12.0) **
*** Starting refinePlace (0:44:11 mem=3182.3M) ***
Total net bbox length = 1.324e+06 (6.569e+05 6.671e+05) (ext = 1.633e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 3184.6MB
Summary Report:
Instances move: 0 (out of 13099 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.324e+06 (6.569e+05 6.671e+05) (ext = 1.633e+05)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 3184.6MB
*** Finished refinePlace (0:44:11 mem=3184.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3183.0M) ***

*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=3182.6M) ***
*** AreaOpt [finish] : cpu/real = 0:00:33.4/0:00:09.7 (3.4), totSession cpu/real = 0:44:11.8/0:29:56.3 (1.5), mem = 3167.1M
End: Area Reclaim Optimization (cpu=0:00:37, real=0:00:13, mem=2509.09M, totSessionCpu=0:44:12).
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2508.64 MB )
[NR-eGR] Read 90027 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2511.45 MB )
[NR-eGR] #Routing Blockages  : 4
[NR-eGR] #Instance Blockages : 26619
[NR-eGR] #PG Blockages       : 90027
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 1247
[NR-eGR] Read numTotalNets=14301  numIgnoredNets=5
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 14188 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14188 net(s) in layer range [2, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.416043e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         6( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)        35( 0.02%)   ( 0.02%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               41( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 44322
[NR-eGR] METAL2  (2V) length: 5.861249e+05um, number of vias: 63318
[NR-eGR] METAL3  (3H) length: 6.611696e+05um, number of vias: 1561
[NR-eGR] METAL4  (4V) length: 1.399078e+05um, number of vias: 327
[NR-eGR] METAL5  (5H) length: 5.799048e+04um, number of vias: 0
[NR-eGR] Total length: 1.445193e+06um, number of vias: 109528
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.56 sec, Real: 1.37 sec, Curr Mem: 2365.40 MB )
Extraction called for design 'CHIP' of instances=21739 and nets=15002 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2366.238M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (10 T). (MEM=2441.52)
Total number of fetched objects 14304
End delay calculation. (MEM=2434.92 CPU=0:00:04.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2434.92 CPU=0:00:06.3 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
Info: 108 io nets excluded
Info: 5 nets with fixed/cover wires excluded.
Info: 6 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (6.3), totSession cpu/real = 0:44:23.9/0:30:00.4 (1.5), mem = 2432.7M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    42|    42|   -33.01|    44|    44|    -2.43|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0|   4.18|          |         |
|    42|    42|   -33.01|    42|    42|    -2.43|     0|     0|     0|     0|     0.03|     0.00|       2|       0|       0|   4.18| 0:00:00.0|  3141.8M|
|    42|    42|   -33.01|    42|    42|    -2.43|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0|   4.18| 0:00:00.0|  3142.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 42 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    42 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=3140.6M) ***

*** Starting refinePlace (0:44:31 mem=3145.0M) ***
Total net bbox length = 1.324e+06 (6.569e+05 6.671e+05) (ext = 1.633e+05)
Move report: Detail placement moves 2 insts, mean move: 0.66 um, max move: 0.66 um
	Max move on inst (CONV/FE_OFC2373_CMF0_8): (1284.36, 1405.60) --> (1285.02, 1405.60)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3147.6MB
Summary Report:
Instances move: 2 (out of 13101 movable)
Instances flipped: 0
Mean displacement: 0.66 um
Max displacement: 0.66 um (Instance: CONV/FE_OFC2373_CMF0_8) (1284.36, 1405.6) -> (1285.02, 1405.6)
	Length: 5 sites, height: 1 rows, site name: tsm3site, cell type: BUFX4
Total net bbox length = 1.324e+06 (6.569e+05 6.671e+05) (ext = 1.633e+05)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3147.6MB
*** Finished refinePlace (0:44:31 mem=3147.6M) ***
*** maximum move = 0.66 um ***
*** Finished re-routing un-routed nets (3144.8M) ***

*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=3145.7M) ***
*** DrvOpt [finish] : cpu/real = 0:00:07.9/0:00:05.4 (1.5), totSession cpu/real = 0:44:31.8/0:30:05.8 (1.5), mem = 2479.9M
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.762%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'CHIP' of instances=21741 and nets=15004 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2351.797M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2361.50 MB )
[NR-eGR] Read 90027 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2364.31 MB )
[NR-eGR] #Routing Blockages  : 4
[NR-eGR] #Instance Blockages : 26619
[NR-eGR] #PG Blockages       : 90027
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 1247
[NR-eGR] Read numTotalNets=14303  numIgnoredNets=5
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 14190 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14190 net(s) in layer range [2, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.416028e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         6( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)        35( 0.02%)   ( 0.02%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               41( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.53 sec, Real: 0.96 sec, Curr Mem: 2354.41 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (10 T). (MEM=2464.45)
Total number of fetched objects 14306
End delay calculation. (MEM=2460.39 CPU=0:00:04.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2460.39 CPU=0:00:05.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:07.7 real=0:00:02.0 totSessionCpu=0:44:42 mem=2457.9M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:59, real = 0:01:48, mem = 1890.2M, totSessionCpu=0:44:42 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.032  |  0.035  |  0.032  |  4.024  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1454   |   695   |  1045   |   62    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     43 (43)      |
|   max_tran     |      0 (0)       |   0.000    |     43 (43)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.178%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:04:01, real = 0:01:50, mem = 1889.7M, totSessionCpu=0:44:43 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2416.4M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.032  |  0.035  |  0.032  |  4.024  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1454   |   695   |  1045   |   62    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     43 (43)      |
|   max_tran     |      0 (0)       |   0.000    |     43 (43)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.178%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 3.78 sec
Total Real time: 3.0 sec
Total Memory Usage: 2425.902344 Mbytes
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2298.8M)
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (10 T). (MEM=2394.57)
Total number of fetched objects 14306
End delay calculation. (MEM=2393.88 CPU=0:00:04.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2393.88 CPU=0:00:06.7 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:08.7 real=0:00:02.0 totSessionCpu=0:45:01 mem=2390.7M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_func_mode_min 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.105  |  0.581  |  0.105  |  3.131  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1454   |   695   |  1045   |   62    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 4.178%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 10.12 sec
Total Real time: 2.0 sec
Total Memory Usage: 2284.011719 Mbytes
<CMD> saveDesign cts.enc
#% Begin save design ... (date=05/08 21:52:00, mem=1709.4M)
% Begin Save ccopt configuration ... (date=05/08 21:52:00, mem=1709.4M)
% End Save ccopt configuration ... (date=05/08 21:52:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=1710.6M, current mem=1710.6M)
% Begin Save netlist data ... (date=05/08 21:52:00, mem=1710.6M)
Writing Binary DB to cts.enc.dat/vbin/CHIP.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/08 21:52:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=1711.6M, current mem=1711.6M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file cts.enc.dat/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/08 21:52:00, mem=1714.1M)
Saving AAE Data ...
% End Save AAE data ... (date=05/08 21:52:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1714.1M, current mem=1714.1M)
% Begin Save clock tree data ... (date=05/08 21:52:00, mem=1712.0M)
% End Save clock tree data ... (date=05/08 21:52:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1712.0M, current mem=1712.0M)
Saving preference file cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 1 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving PG file cts.enc.dat/CHIP.pg.gz
Saving property file cts.enc.dat/CHIP.prop
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2455.7M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=2368.0M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=2346.7M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file cts.enc.dat/CHIP.apa ...
#
Saving rc congestion map cts.enc.dat/CHIP.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=05/08 21:52:02, mem=1713.0M)
% End Save power constraints data ... (date=05/08 21:52:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1713.0M, current mem=1713.0M)
RC_corner
RC_corner
RC_corner
Generated self-contained design cts.enc.dat
#% End save design ... (date=05/08 21:52:04, total cpu=0:00:03.7, real=0:00:04.0, peak res=1714.1M, current mem=1713.4M)
*** Message Summary: 0 warning(s), 0 error(s)

**WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-doCongOpt" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX1 BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL DLY1X1 DLY2X1 DLY3X1 DLY4X1 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX8 INVXL} -maxAllowedDelay 1
<CMD> setTieHiLoMode -reset
<CMD> setTieHiLoMode -cell {  TIEHI TIELO } -maxDistance 100 -maxFanOut 20 -honorDontTouch false -createHierPort false
<CMD> addTieHiLo -cell {TIEHI TIELO} -prefix LTIE
Options: Max Distance = 100.000 microns, Max Fan-out = 20.
INFO: Total Number of Tie Cells (TIEHI) placed: 0  
INFO: Total Number of Tie Cells (TIELO) placed: 0  
<CMD> saveDesign cts_hilo.enc
#% Begin save design ... (date=05/08 21:52:49, mem=1712.7M)
% Begin Save ccopt configuration ... (date=05/08 21:52:49, mem=1712.7M)
% End Save ccopt configuration ... (date=05/08 21:52:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=1713.2M, current mem=1713.2M)
% Begin Save netlist data ... (date=05/08 21:52:49, mem=1713.2M)
Writing Binary DB to cts_hilo.enc.dat/vbin/CHIP.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/08 21:52:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=1713.2M, current mem=1713.2M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file cts_hilo.enc.dat/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/08 21:52:49, mem=1715.5M)
Saving AAE Data ...
% End Save AAE data ... (date=05/08 21:52:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1715.5M, current mem=1715.5M)
% Begin Save clock tree data ... (date=05/08 21:52:49, mem=1713.5M)
% End Save clock tree data ... (date=05/08 21:52:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1713.5M, current mem=1713.5M)
Saving preference file cts_hilo.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 1 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file cts_hilo.enc.dat/CHIP.pg.gz
Saving property file cts_hilo.enc.dat/CHIP.prop
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2394.9M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=2377.2M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=2356.0M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file cts_hilo.enc.dat/CHIP.apa ...
#
Saving rc congestion map cts_hilo.enc.dat/CHIP.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=05/08 21:52:51, mem=1713.7M)
% End Save power constraints data ... (date=05/08 21:52:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1713.7M, current mem=1713.7M)
RC_corner
RC_corner
RC_corner
Generated self-contained design cts_hilo.enc.dat
#% End save design ... (date=05/08 21:52:53, total cpu=0:00:03.4, real=0:00:04.0, peak res=1715.5M, current mem=1714.1M)
*** Message Summary: 0 warning(s), 0 error(s)

*** Setting net attribute for specified net group...
*** setAttribute -net {@clock}  -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CONV/CTS_2 -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CONV/CTS_1 -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CONV/CTS_5 -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CONV/CTS_4 -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net i_clk -weight 10 -preferred_extra_space 1
*** Total 6 nets has been processed.
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
<CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail -viaOpt -wireOpt
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1728.04 (MB), peak = 2271.87 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2318.6M, init mem=2328.8M)
*info: Placed = 13105          (Fixed = 4)
*info: Unplaced = 0           
Placement Density:4.18%(299436/7167720)
Placement Density (including fixed std cells):4.18%(299436/7167720)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2319.6M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (5) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2319.6M) ***

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeAntennaCellName "ANTENNA"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeInsertAntennaDiode true
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Wed May  8 21:53:33 2024
#
#Generating timing data, please wait...
#14306 total nets, 5 already routed, 5 will ignore in trialRoute
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1696.57 (MB), peak = 2271.87 (MB)
#Reporting timing...
#Normalized TNS: 0.00 -> 0.00, r2r 0.00 -> 0.00, unit 1000.00, clk period 10.00
#Stage 1: cpu time = 00:00:11, elapsed time = 00:00:03, memory = 1910.43 (MB), peak = 2271.87 (MB)
#Library Standard Delay: 52.40ps
#Slack threshold: 104.80ps
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1910.61 (MB), peak = 2271.87 (MB)
#Stage 3: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1908.71 (MB), peak = 2271.87 (MB)
#Default setup view is reset to av_func_mode_max.
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1913.38 (MB), peak = 2271.87 (MB)
#Current view: av_func_mode_max 
#Current enabled view: av_func_mode_max 
CHIP
#Generating timing data took: cpu time = 00:00:19, elapsed time = 00:00:11, memory = 1596.96 (MB), peak = 2271.87 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/busy of net busy because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ready of net ready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[11] of net iaddr[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[10] of net iaddr[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[9] of net iaddr[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[8] of net iaddr[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[7] of net iaddr[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[6] of net iaddr[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[5] of net iaddr[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[4] of net iaddr[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[3] of net iaddr[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[2] of net iaddr[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[1] of net iaddr[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[0] of net iaddr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[19] of net idata[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[18] of net idata[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[17] of net idata[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[16] of net idata[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=15004)
#WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN busy in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[10] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[11] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[4] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[5] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[6] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[7] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[8] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[9] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_wr[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_wr[10] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_wr[11] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_wr[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER METAL5. This will cause routability problems for NanoRoute.
#NanoRoute Version 19.12-s087_1 NR191024-1807/19_12-UB
#Start routing data preparation on Wed May  8 21:53:45 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.620.
#Voltage range [0.000 - 1.620] has 15002 nets.
#Voltage range [1.620 - 1.620] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# METAL2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1644.77 (MB), peak = 2271.87 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1648.37 (MB), peak = 2271.87 (MB)
#Using multithreading with 10 threads.
#Merging special wires: starts on Wed May  8 21:53:46 2024 with memory = 1649.66 (MB), peak = 2271.87 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.2 GB --1.09 [10]--
#
#Finished routing data preparation on Wed May  8 21:53:46 2024
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.13 (MB)
#Total memory = 1650.51 (MB)
#Peak memory = 2271.87 (MB)
#
#
#Start global routing on Wed May  8 21:53:46 2024
#
#
#Start global routing initialization on Wed May  8 21:53:46 2024
#
#Number of eco nets is 2
#
#Start global routing data preparation on Wed May  8 21:53:46 2024
#
#Start routing resource analysis on Wed May  8 21:53:46 2024
#
#Routing resource analysis is done on Wed May  8 21:53:46 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  METAL1         H        4491        1383      153664    23.91%
#  METAL2         V        3817        1170      153664    23.70%
#  METAL3         H        4620        1254      153664    22.39%
#  METAL4         V        2469        2518      153664    43.17%
#  METAL5         H        2891        2983      153664    42.78%
#  --------------------------------------------------------------
#  Total                  18289      33.92%      768320    31.19%
#
#  6 nets (0.04%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed May  8 21:53:46 2024
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1665.84 (MB), peak = 2271.87 (MB)
#
#
#Global routing initialization is done on Wed May  8 21:53:46 2024
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1665.84 (MB), peak = 2271.87 (MB)
#
#Route nets in 1/2 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1667.12 (MB), peak = 2271.87 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1667.12 (MB), peak = 2271.87 (MB)
#
#Route nets in 2/2 round...
#start global routing iteration 3...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1710.19 (MB), peak = 2271.87 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1714.82 (MB), peak = 2271.87 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 809 (skipped).
#Total number of routable nets = 14195.
#Total number of nets in the design = 15004.
#
#14192 routable nets have only global wires.
#3 routable nets have only detail routed wires.
#2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#3 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  2           14190  
#------------------------------------------------
#        Total                  2           14190  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  5           14190  
#------------------------------------------------
#        Total                  5           14190  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  METAL1        0(0.00%)   (0.00%)
#  METAL2        1(0.00%)   (0.00%)
#  METAL3        0(0.00%)   (0.00%)
#  METAL4        0(0.00%)   (0.00%)
#  METAL5        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |   METAL1(H)   |          0.52 |          0.52 |
[hotspot] |   METAL2(V)   |          0.52 |          3.93 |
[hotspot] |   METAL3(H)   |          0.52 |         13.90 |
[hotspot] |   METAL4(V)   |          0.26 |          8.92 |
[hotspot] |   METAL5(H)   |          0.26 |          0.26 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    |(METAL1     0.52 |(METAL3    13.90 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          2.89 |         34.10 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 2.89/34.10 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   483.84  2983.68   564.48  3064.32 |        1.84   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |    80.64   161.28   161.28   241.91 |        1.05   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |    80.64   241.91   161.28   322.56 |        1.05   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |  3104.64   241.91  3185.28   322.56 |        1.05   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |    80.64   403.19   161.28   483.84 |        1.05   |
[hotspot] +-----+-------------------------------------+---------------+
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1428870 um.
#Total half perimeter of net bounding box = 1360260 um.
#Total wire length on LAYER METAL1 = 70283 um.
#Total wire length on LAYER METAL2 = 670833 um.
#Total wire length on LAYER METAL3 = 637652 um.
#Total wire length on LAYER METAL4 = 47753 um.
#Total wire length on LAYER METAL5 = 2349 um.
#Total number of vias = 79038
#Up-Via Summary (total 79038):
#           
#-----------------------
# METAL1          49107
# METAL2          29291
# METAL3            587
# METAL4             53
#-----------------------
#                 79038 
#
#Total number of involved regular nets 5127
#Maximum src to sink distance  3127.7
#Average of max src_to_sink distance  202.3
#Average of ave src_to_sink distance  150.4
#Total number of involved priority nets 2
#Maximum src to sink distance for priority net 952.0
#Average of max src_to_sink distance for priority net 802.0
#Average of ave src_to_sink distance for priority net 484.9
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:05
#Increased memory = 62.69 (MB)
#Total memory = 1713.20 (MB)
#Peak memory = 2271.87 (MB)
#
#Finished global routing on Wed May  8 21:53:51 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1664.24 (MB), peak = 2271.87 (MB)
#Start Track Assignment.
#Done with 21323 horizontal wires in 4 hboxes and 23433 vertical wires in 4 hboxes.
#Done with 3534 horizontal wires in 4 hboxes and 4936 vertical wires in 4 hboxes.
#Done with 4 horizontal wires in 4 hboxes and 4 vertical wires in 4 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# METAL1     68609.60 	  0.02%  	  0.00% 	  0.02%
# METAL2    672386.43 	  0.02%  	  0.00% 	  0.00%
# METAL3    628495.33 	  0.02%  	  0.00% 	  0.00%
# METAL4     41184.36 	  0.00%  	  0.00% 	  0.00%
# METAL5      1479.30 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All     1412155.03  	  0.02% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1462612 um.
#Total half perimeter of net bounding box = 1360260 um.
#Total wire length on LAYER METAL1 = 91239 um.
#Total wire length on LAYER METAL2 = 669656 um.
#Total wire length on LAYER METAL3 = 651554 um.
#Total wire length on LAYER METAL4 = 47799 um.
#Total wire length on LAYER METAL5 = 2364 um.
#Total number of vias = 79038
#Up-Via Summary (total 79038):
#           
#-----------------------
# METAL1          49107
# METAL2          29291
# METAL3            587
# METAL4             53
#-----------------------
#                 79038 
#
#cpu time = 00:00:05, elapsed time = 00:00:04, memory = 1682.51 (MB), peak = 2271.87 (MB)
#
#number of short segments in preferred routing layers
#	METAL3    Total 
#	2         2         
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC_corner /opt/Design_kit/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/FireIce/icecaps_5lm.tch 25.000000 (real) 
#METAL_1 -> METAL1 (1)
#METAL_2 -> METAL2 (2)
#METAL_3 -> METAL3 (3)
#METAL_4 -> METAL4 (4)
#METAL_5 -> METAL5 (5)
#SADV_On
# Corner(s) : 
#RC_corner [25.00]
#ERROR (NREX-87) Failed to read tech file .
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1666.43 (MB), peak = 2271.87 (MB)
#* Importing design timing data...
#Extracting RC...
#
#Start tQuantus RC extraction...
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC_corner /opt/Design_kit/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/FireIce/icecaps_5lm.tch 25.000000 (real) 
#METAL_1 -> METAL1 (1)
#METAL_2 -> METAL2 (2)
#METAL_3 -> METAL3 (3)
#METAL_4 -> METAL4 (4)
#METAL_5 -> METAL5 (5)
#SADV_On
# Corner(s) : 
#RC_corner [25.00]
#ERROR: Inconsistent techfiles provided for Multi-Corner run.
#ERROR (NREX-87) Failed to read tech file .
#RC Extraction Completed...
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC_corner /opt/Design_kit/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/FireIce/icecaps_5lm.tch 25.000000 (real) 
#METAL_1 -> METAL1 (1)
#METAL_2 -> METAL2 (2)
#METAL_3 -> METAL3 (3)
#METAL_4 -> METAL4 (4)
#METAL_5 -> METAL5 (5)
#SADV_On
# Corner(s) : 
#RC_corner [25.00]
#ERROR: Inconsistent techfiles provided for Multi-Corner run.
#ERROR (NREX-87) Failed to read tech file .
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
#Skip timing driven track assignment.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1666.51 (MB), peak = 2271.87 (MB)
#
#Cpu time = 00:00:36
#Elapsed time = 00:00:23
#Increased memory = -78.76 (MB)
#Total memory = 1636.70 (MB)
#Peak memory = 2271.87 (MB)
#WARNING (NRIF-19) Failed to complete globalDetailRoute on Wed May  8 21:53:55 2024
#
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Default setup view is reset to av_func_mode_max.
#routeDesign: cpu time = 00:00:37, elapsed time = 00:00:23, memory = 1609.10 (MB), peak = 2271.87 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
WARNING   IMPESI-3086          2  The cell '%s' does not have characterize...
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 6 warning(s), 0 error(s)

1
<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol false -sameCellViol true -padFillerCellsOverlap true -routingBlkgPinOverlap false -routingCellBlkgOverlap false -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2161.4) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 7040
Multi-CPU acceleration using 10 CPU(s).
Saving Drc markers ...
... 1 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
VG: elapsed time: 2.00
Begin Summary ...
  Cells       : 0
  SameNet     : 3
  Wiring      : 5
  Antenna     : 0
  Short       : 2
  Overlap     : 0
End Summary

  Verification Complete : 10 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:10.7  MEM: 10.3M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol true -padFillerCellsOverlap true -routingBlkgPinOverlap false -routingCellBlkgOverlap false -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2161.4) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 7040
Multi-CPU acceleration using 10 CPU(s).
Saving Drc markers ...
... 1 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
VG: elapsed time: 28.00
Begin Summary ...
  Cells       : 0
  SameNet     : 3
  Wiring      : 5
  Antenna     : 0
  Short       : 2
  Overlap     : 0
End Summary

  Verification Complete : 10 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:03:20  MEM: 10641.2M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
**WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-doCongOpt" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> getNanoRouteMode -quiet -routeWithTimingDriven
<CMD> setSIMode -acceptableWNS same -fixDRC 1 -fixHoldIncludeXtalkSetup 0
**WARN: (IMPTCM-70):	Option "-fixDRC" for command setSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
This setSIMode -acceptableWNS option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
**INFO: Noisy slews have been enabled for DRV max transition reporting only. Delay calculation will continue to use base slews for timing analysis commands such as reportTranViolation, report_constraint, reportDelayCalculation, report_timing etc.  DRV violations will be reported by timeDesign under the './timingReports/<design name>.SI_Glitches.rpt' file only and the number of max tran violations due to noisy slews will be listed in the timeDesign summary report
This setSIMode -fixHoldIncludeXTalkSetup option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
<CMD> setOptMode -fixCap false -fixTran false -fixFanoutLoad false
<CMD> setDelayCalMode -engine default -siAware true
<CMD> optDesign -postRoute -incr
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1610.1M, totSessionCpu=0:49:44 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 10 threads.
**WARN :: 'setOptMode -fixSISlew false' has been set. 'setSIMode -report_si_slew_max_transition false' is set now
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1640.7M, totSessionCpu=0:49:45 **
**INFO: DRVs not fixed with -incr option
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2182.0M, init mem=2182.3M)
*info: Placed = 13105          (Fixed = 4)
*info: Unplaced = 0           
Placement Density:4.18%(299436/7167720)
Placement Density (including fixed std cells):4.18%(299436/7167720)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2174.0M)

**ERROR: (IMPOPT-6080):	AAE-SI Optimization can only be turned on when the timing analysis mode is set to OCV.

Info: Destroy the CCOpt slew target map.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setOptMode -fixCap false -fixTran false -fixFanoutLoad false
<CMD> setDelayCalMode -engine default -siAware true
<CMD> optDesign -postRoute -incr
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1598.5M, totSessionCpu=0:49:50 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 10 threads.
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1634.7M, totSessionCpu=0:49:56 **
**INFO: DRVs not fixed with -incr option
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2186.8M, init mem=2186.8M)
*info: Placed = 13105          (Fixed = 4)
*info: Unplaced = 0           
Placement Density:4.18%(299436/7167720)
Placement Density (including fixed std cells):4.18%(299436/7167720)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2179.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'CHIP' of instances=21741 and nets=15004 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2179.8M)
Extracted 10.0023% (CPU Time= 0:00:00.5  MEM= 2262.4M)
Extracted 20.0029% (CPU Time= 0:00:00.7  MEM= 2262.4M)
Extracted 30.002% (CPU Time= 0:00:00.8  MEM= 2262.4M)
Extracted 40.0026% (CPU Time= 0:00:00.9  MEM= 2262.4M)
Extracted 50.0033% (CPU Time= 0:00:01.0  MEM= 2262.4M)
Extracted 60.0023% (CPU Time= 0:00:01.2  MEM= 2262.4M)
Extracted 70.0029% (CPU Time= 0:00:01.3  MEM= 2262.4M)
Extracted 80.002% (CPU Time= 0:00:01.4  MEM= 2262.4M)
Extracted 90.0026% (CPU Time= 0:00:01.6  MEM= 2262.4M)
Extracted 100% (CPU Time= 0:00:02.0  MEM= 2266.4M)
Number of Extracted Resistors     : 170791
Number of Extracted Ground Cap.   : 84865
Number of Extracted Coupling Cap. : 191640
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC_corner
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2178.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.1  Real Time: 0:00:03.0  MEM: 2175.965M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=2197.23 CPU=0:00:00.3 REAL=0:00:00.0) 
AAE_INFO: Number of noise libraries( CDBs ) loaded = 1
AAE_INFO: Cdb files are: 
 	../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB
 
**INFO: Starting Blocking QThread with 10 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 10 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Multithreaded Timing Analysis is initialized with 10 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (10 T). (MEM=-120.801)
**WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973gvwc' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'PDO12CDG' does not have characterized noise model(s) for 'tpz973gvwc' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 14306
End delay calculation. (MEM=-22.1641 CPU=0:00:04.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=-102.328 CPU=0:00:05.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:06.7 real=0:00:01.0 totSessionCpu=0:03:53 mem=3.3M)
Done building cte hold timing graph (HoldAware) cpu=0:00:08.1 real=0:00:02.0 totSessionCpu=0:03:53 mem=3.3M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:08.3/0:00:01.8 (4.6), mem = 36.8M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (10 T). (MEM=2337.07)
**WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973gvwc' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'PDO12CDG' does not have characterized noise model(s) for 'tpz973gvwc' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 14306
AAE_INFO-618: Total number of nets in the design is 15004,  96.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2433.45 CPU=0:00:08.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2343.91 CPU=0:00:09.8 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2361.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2361.9M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (10 T). (MEM=2364.69)
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 14306. 
Total number of fetched objects 14306
AAE_INFO-618: Total number of nets in the design is 15004,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2368.8 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2368.8 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:15.1 real=0:00:04.0 totSessionCpu=0:50:24 mem=2365.9M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  1.279  |  1.548  |  1.279  |  4.474  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1454   |   695   |  1045   |   62    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     43 (43)      |
|   max_tran     |      0 (0)       |   0.000    |     43 (43)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.178%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:35, real = 0:00:17, mem = 1804.8M, totSessionCpu=0:50:25 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Default Rule : ""
Non Default Rules :
Worst Slack : 1.548 ns

Start Layer Assignment ...
WNS(1.548ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 15004.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 1.280 ns

Start Layer Assignment ...
WNS(1.280ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 15004.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  1.279  |  1.548  |  1.279  |  4.474  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1454   |   695   |  1045   |   62    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     43 (43)      |
|   max_tran     |      0 (0)       |   0.000    |     43 (43)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.178%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:44, real = 0:00:24, mem = 1817.6M, totSessionCpu=0:50:34 **
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:50:34 mem=2405.4M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2412.1MB
Summary Report:
Instances move: 0 (out of 13101 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2412.1MB
*** Finished refinePlace (0:50:35 mem=2412.1M) ***
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeAntennaCellName "ANTENNA"
#setNanoRouteMode -routeInsertAntennaDiode true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Wed May  8 21:56:54 2024
#
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/busy of net busy because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ready of net ready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[11] of net iaddr[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[10] of net iaddr[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[9] of net iaddr[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[8] of net iaddr[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[7] of net iaddr[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[6] of net iaddr[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[5] of net iaddr[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[4] of net iaddr[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[3] of net iaddr[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[2] of net iaddr[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[1] of net iaddr[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[0] of net iaddr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[19] of net idata[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[18] of net idata[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[17] of net idata[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[16] of net idata[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=15004)
#WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN busy in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[10] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[11] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[4] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[5] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[6] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[7] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[8] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[9] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_wr[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_wr[10] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_wr[11] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_wr[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER METAL5. This will cause routability problems for NanoRoute.
#NanoRoute Version 19.12-s087_1 NR191024-1807/19_12-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 10 threads.
#Start routing data preparation on Wed May  8 21:56:54 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.620.
#Voltage range [0.000 - 1.620] has 15002 nets.
#Voltage range [1.620 - 1.620] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# METAL2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
#Using user defined Ggrids in DB.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1834.87 (MB), peak = 2271.87 (MB)
#Merging special wires: starts on Wed May  8 21:56:55 2024 with memory = 1836.16 (MB), peak = 2271.87 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.2 GB --1.11 [10]--
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed May  8 21:56:55 2024
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.58 (MB)
#Total memory = 1837.02 (MB)
#Peak memory = 2271.87 (MB)
#
#
#Start global routing on Wed May  8 21:56:55 2024
#
#
#Start global routing initialization on Wed May  8 21:56:55 2024
#
#WARNING (NRGR-24) Design is already global routed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1837.14 (MB), peak = 2271.87 (MB)
#Start Track Assignment.
#Done with 788 horizontal wires in 4 hboxes and 992 vertical wires in 4 hboxes.
#Done with 212 horizontal wires in 4 hboxes and 427 vertical wires in 4 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1463097 um.
#Total half perimeter of net bounding box = 1360260 um.
#Total wire length on LAYER METAL1 = 94963 um.
#Total wire length on LAYER METAL2 = 669934 um.
#Total wire length on LAYER METAL3 = 648059 um.
#Total wire length on LAYER METAL4 = 47777 um.
#Total wire length on LAYER METAL5 = 2364 um.
#Total number of vias = 79038
#Up-Via Summary (total 79038):
#           
#-----------------------
# METAL1          49107
# METAL2          29291
# METAL3            587
# METAL4             53
#-----------------------
#                 79038 
#
#cpu time = 00:00:05, elapsed time = 00:00:04, memory = 1857.79 (MB), peak = 2271.87 (MB)
#
#number of short segments in preferred routing layers
#	METAL3    Total 
#	2         2         
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:05
#Increased memory = 28.69 (MB)
#Total memory = 1858.13 (MB)
#Peak memory = 2271.87 (MB)
#Using multithreading with 10 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 13 violations
#    elapsed time = 00:00:01, memory = 2075.74 (MB)
#    completing 20% with 45 violations
#    elapsed time = 00:00:02, memory = 2118.25 (MB)
#    completing 30% with 46 violations
#    elapsed time = 00:00:03, memory = 2111.40 (MB)
#    completing 40% with 43 violations
#    elapsed time = 00:00:04, memory = 2136.34 (MB)
#    completing 50% with 43 violations
#    elapsed time = 00:00:05, memory = 2126.63 (MB)
#    completing 60% with 48 violations
#    elapsed time = 00:00:06, memory = 2142.79 (MB)
#    completing 70% with 51 violations
#    elapsed time = 00:00:08, memory = 2135.78 (MB)
#    completing 80% with 50 violations
#    elapsed time = 00:00:08, memory = 2129.58 (MB)
#    completing 90% with 18 violations
#    elapsed time = 00:00:09, memory = 2164.49 (MB)
#    completing 100% with 13 violations
#    elapsed time = 00:00:10, memory = 2154.52 (MB)
# ECO: 31.6% of the total area was rechecked for DRC, and 35.3% required routing.
#   number of violations = 13
#
#    By Layer and Type :
#	         MetSpc    Short     Loop      Mar   Totals
#	METAL1        1        4        1        0        6
#	METAL2        3        3        0        1        7
#	Totals        4        7        1        1       13
#780 out of 21741 instances (3.6%) need to be verified(marked ipoed), dirty area = 0.2%.
#7.2% of the total area is being checked for drcs
#7.2% of the total area was checked
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short     Loop      Mar   Totals
#	METAL1        1        4        2        0        7
#	METAL2        3        3        0        1        7
#	Totals        4        7        2        1       14
#cpu time = 00:01:48, elapsed time = 00:00:11, memory = 2157.14 (MB), peak = 2271.87 (MB)
#start 1st optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	METAL1        1        0        1
#	METAL2        0        1        1
#	Totals        1        1        2
#    number of process antenna violations = 1709
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 2166.95 (MB), peak = 2271.87 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	METAL1        0        0
#	METAL2        1        1
#	Totals        1        1
#    number of process antenna violations = 1709
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 2171.57 (MB), peak = 2271.87 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 1709
#cpu time = 00:00:05, elapsed time = 00:00:01, memory = 2170.34 (MB), peak = 2271.87 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1451595 um.
#Total half perimeter of net bounding box = 1360260 um.
#Total wire length on LAYER METAL1 = 155699 um.
#Total wire length on LAYER METAL2 = 677841 um.
#Total wire length on LAYER METAL3 = 565786 um.
#Total wire length on LAYER METAL4 = 50007 um.
#Total wire length on LAYER METAL5 = 2262 um.
#Total number of vias = 76096
#Up-Via Summary (total 76096):
#           
#-----------------------
# METAL1          47484
# METAL2          27742
# METAL3            819
# METAL4             51
#-----------------------
#                 76096 
#
#Total number of DRC violations = 0
#Cpu time = 00:02:00
#Elapsed time = 00:00:12
#Increased memory = 8.35 (MB)
#Total memory = 1866.48 (MB)
#Peak memory = 2271.87 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1924.62 (MB), peak = 2271.87 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1452179 um.
#Total half perimeter of net bounding box = 1360260 um.
#Total wire length on LAYER METAL1 = 155699 um.
#Total wire length on LAYER METAL2 = 676315 um.
#Total wire length on LAYER METAL3 = 566101 um.
#Total wire length on LAYER METAL4 = 51613 um.
#Total wire length on LAYER METAL5 = 2451 um.
#Total number of vias = 78025
#Up-Via Summary (total 78025):
#           
#-----------------------
# METAL1          47483
# METAL2          29206
# METAL3           1263
# METAL4             73
#-----------------------
#                 78025 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 4
#
#
# start diode insertion for process antenna violation fix ...
# output diode eco list to '.nano_eco_diode.list1'.
#
# ** Added 4 diode instances.
# Distance statistics from ideal location:
#     Max (X+Y): 5.498 microns
#    Mean (X+Y): 2.647 microns
#
# 4 diode(s) added
# 0 old filler cell(s) deleted
# 0 new filler cell(s) added
#
#cpu time = 00:00:10, elapsed time = 00:00:03, memory = 1864.70 (MB), peak = 2271.87 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1452191 um.
#Total half perimeter of net bounding box = 1360262 um.
#Total wire length on LAYER METAL1 = 155701 um.
#Total wire length on LAYER METAL2 = 676321 um.
#Total wire length on LAYER METAL3 = 566105 um.
#Total wire length on LAYER METAL4 = 51613 um.
#Total wire length on LAYER METAL5 = 2451 um.
#Total number of vias = 78032
#Up-Via Summary (total 78032):
#           
#-----------------------
# METAL1          47486
# METAL2          29210
# METAL3           1263
# METAL4             73
#-----------------------
#                 78032 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1452191 um.
#Total half perimeter of net bounding box = 1360262 um.
#Total wire length on LAYER METAL1 = 155701 um.
#Total wire length on LAYER METAL2 = 676321 um.
#Total wire length on LAYER METAL3 = 566105 um.
#Total wire length on LAYER METAL4 = 51613 um.
#Total wire length on LAYER METAL5 = 2451 um.
#Total number of vias = 78032
#Up-Via Summary (total 78032):
#           
#-----------------------
# METAL1          47486
# METAL2          29210
# METAL3           1263
# METAL4             73
#-----------------------
#                 78032 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed May  8 21:57:16 2024
#
#
#Start Post Route Wire Spread.
#Done with 6361 horizontal wires in 7 hboxes and 8581 vertical wires in 7 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1474277 um.
#Total half perimeter of net bounding box = 1360262 um.
#Total wire length on LAYER METAL1 = 158095 um.
#Total wire length on LAYER METAL2 = 689793 um.
#Total wire length on LAYER METAL3 = 572164 um.
#Total wire length on LAYER METAL4 = 51773 um.
#Total wire length on LAYER METAL5 = 2452 um.
#Total number of vias = 78032
#Up-Via Summary (total 78032):
#           
#-----------------------
# METAL1          47486
# METAL2          29210
# METAL3           1263
# METAL4             73
#-----------------------
#                 78032 
#
#   number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:02, memory = 1893.70 (MB), peak = 2271.87 (MB)
#CELL_VIEW CHIP,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 14
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1474277 um.
#Total half perimeter of net bounding box = 1360262 um.
#Total wire length on LAYER METAL1 = 158095 um.
#Total wire length on LAYER METAL2 = 689793 um.
#Total wire length on LAYER METAL3 = 572164 um.
#Total wire length on LAYER METAL4 = 51773 um.
#Total wire length on LAYER METAL5 = 2452 um.
#Total number of vias = 78032
#Up-Via Summary (total 78032):
#           
#-----------------------
# METAL1          47486
# METAL2          29210
# METAL3           1263
# METAL4             73
#-----------------------
#                 78032 
#
#detailRoute Statistics:
#Cpu time = 00:02:20
#Elapsed time = 00:00:18
#Increased memory = 1.71 (MB)
#Total memory = 1859.85 (MB)
#Peak memory = 2271.87 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:02:28
#Elapsed time = 00:00:24
#Increased memory = -14.04 (MB)
#Total memory = 1806.54 (MB)
#Peak memory = 2271.87 (MB)
#Number of warnings = 44
#Total number of warnings = 186
#Number of fails = 0
#Total number of fails = 3
#Complete globalDetailRoute on Wed May  8 21:57:18 2024
#
**optDesign ... cpu = 0:03:12, real = 0:00:49, mem = 1749.0M, totSessionCpu=0:53:02 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
Extraction called for design 'CHIP' of instances=21745 and nets=15004 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2338.3M)
Extracted 10.0014% (CPU Time= 0:00:00.8  MEM= 2409.9M)
Extracted 20.0014% (CPU Time= 0:00:01.1  MEM= 2409.9M)
Extracted 30.0014% (CPU Time= 0:00:01.2  MEM= 2409.9M)
Extracted 40.0014% (CPU Time= 0:00:01.6  MEM= 2409.9M)
Extracted 50.0014% (CPU Time= 0:00:01.7  MEM= 2409.9M)
Extracted 60.0014% (CPU Time= 0:00:01.9  MEM= 2409.9M)
Extracted 70.0014% (CPU Time= 0:00:02.2  MEM= 2410.2M)
Extracted 80.0014% (CPU Time= 0:00:02.4  MEM= 2414.7M)
Extracted 90.0014% (CPU Time= 0:00:02.7  MEM= 2415.6M)
Extracted 100% (CPU Time= 0:00:03.2  MEM= 2416.5M)
Number of Extracted Resistors     : 237158
Number of Extracted Ground Cap.   : 241792
Number of Extracted Coupling Cap. : 365412
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC_corner
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2336.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.4  Real Time: 0:00:05.0  MEM: 2334.809M)
**optDesign ... cpu = 0:03:17, real = 0:00:54, mem = 1748.4M, totSessionCpu=0:53:07 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (10 T). (MEM=2500.29)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 10 threads acquired from CTE.
Total number of fetched objects 14306
AAE_INFO-618: Total number of nets in the design is 15004,  96.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2520.16 CPU=0:00:08.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2520.16 CPU=0:00:09.1 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2516.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2516.0M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (10 T). (MEM=2520.6)
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 14306. 
Total number of fetched objects 14306
AAE_INFO-618: Total number of nets in the design is 15004,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2525.27 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2525.27 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:16.1 real=0:00:04.0 totSessionCpu=0:53:23 mem=2527.5M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  1.194  |  1.605  |  1.194  |  4.451  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1454   |   695   |  1045   |   62    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     43 (43)      |
|   max_tran     |      0 (0)       |   0.000    |     43 (43)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.178%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:03:34, real = 0:00:58, mem = 1968.1M, totSessionCpu=0:53:24 **
**optDesign ... cpu = 0:03:34, real = 0:00:58, mem = 1968.1M, totSessionCpu=0:53:24 **
Executing marking Critical Nets1
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:03:34, real = 0:00:58, mem = 1968.1M, totSessionCpu=0:53:24 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=2555.10M, totSessionCpu=0:53:24).
**optDesign ... cpu = 0:03:34, real = 0:00:58, mem = 1968.1M, totSessionCpu=0:53:24 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:35, real = 0:00:59, mem = 1968.6M, totSessionCpu=0:53:25 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  1.194  |  1.605  |  1.194  |  4.451  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1454   |   695   |  1045   |   62    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     43 (43)      |
|   max_tran     |      0 (0)       |   0.000    |     43 (43)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.178%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:03:37, real = 0:01:01, mem = 1970.2M, totSessionCpu=0:53:27 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol true -padFillerCellsOverlap true -routingBlkgPinOverlap false -routingCellBlkgOverlap false -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2532.9) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 7040
Multi-CPU acceleration using 10 CPU(s).
Saving Drc markers ...
... 15 markers are saved ...
... 0 geometry drc markers are saved ...
... 14 antenna drc markers are saved ...
VG: elapsed time: 26.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:03:19  MEM: 10780.7M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'CHIP' of instances=21745 and nets=15004 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2516.3M)
Extracted 10.0014% (CPU Time= 0:00:00.8  MEM= 2598.3M)
Extracted 20.0014% (CPU Time= 0:00:01.1  MEM= 2598.3M)
Extracted 30.0014% (CPU Time= 0:00:01.3  MEM= 2599.0M)
Extracted 40.0014% (CPU Time= 0:00:01.6  MEM= 2600.4M)
Extracted 50.0014% (CPU Time= 0:00:01.8  MEM= 2601.0M)
Extracted 60.0014% (CPU Time= 0:00:02.0  MEM= 2602.1M)
Extracted 70.0014% (CPU Time= 0:00:02.3  MEM= 2602.6M)
Extracted 80.0014% (CPU Time= 0:00:02.4  MEM= 2607.1M)
Extracted 90.0014% (CPU Time= 0:00:02.8  MEM= 2608.0M)
Extracted 100% (CPU Time= 0:00:03.5  MEM= 2608.9M)
Number of Extracted Resistors     : 237158
Number of Extracted Ground Cap.   : 241792
Number of Extracted Coupling Cap. : 365412
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC_corner
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2512.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.7  Real Time: 0:00:05.0  MEM: 2512.012M)
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (10 T). (MEM=2488.17)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 10 threads acquired from CTE.
Total number of fetched objects 14306
AAE_INFO-618: Total number of nets in the design is 15004,  96.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2511.62 CPU=0:00:08.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2511.62 CPU=0:00:10.1 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2510.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2510.8M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (10 T). (MEM=2514.45)
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 14306. 
Total number of fetched objects 14306
AAE_INFO-618: Total number of nets in the design is 15004,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2518.51 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2518.51 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:15.6 real=0:00:04.0 totSessionCpu=0:57:11 mem=2520.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  1.194  |  1.605  |  1.194  |  4.451  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1454   |   695   |  1045   |   62    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     43 (43)      |
|   max_tran     |      0 (0)       |   0.000    |     43 (43)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.178%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 22.87 sec
Total Real time: 12.0 sec
Total Memory Usage: 2549.867188 Mbytes
Reset AAE Options
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix CHIP_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'CHIP' of instances=21745 and nets=15004 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2536.4M)
Extracted 10.0014% (CPU Time= 0:00:00.8  MEM= 2618.6M)
Extracted 20.0014% (CPU Time= 0:00:01.1  MEM= 2618.6M)
Extracted 30.0014% (CPU Time= 0:00:01.3  MEM= 2618.6M)
Extracted 40.0014% (CPU Time= 0:00:01.6  MEM= 2618.6M)
Extracted 50.0014% (CPU Time= 0:00:01.8  MEM= 2619.1M)
Extracted 60.0014% (CPU Time= 0:00:02.0  MEM= 2620.3M)
Extracted 70.0014% (CPU Time= 0:00:02.3  MEM= 2620.7M)
Extracted 80.0014% (CPU Time= 0:00:02.5  MEM= 2625.2M)
Extracted 90.0014% (CPU Time= 0:00:02.8  MEM= 2626.1M)
Extracted 100% (CPU Time= 0:00:03.5  MEM= 2627.1M)
Number of Extracted Resistors     : 237158
Number of Extracted Ground Cap.   : 241792
Number of Extracted Coupling Cap. : 365412
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC_corner
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2534.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.7  Real Time: 0:00:04.0  MEM: 2532.277M)
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (10 T). (MEM=2492.44)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 10 threads acquired from CTE.
Total number of fetched objects 14306
AAE_INFO-618: Total number of nets in the design is 15004,  96.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2517.92 CPU=0:00:08.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2517.92 CPU=0:00:09.0 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2526.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2526.1M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (10 T). (MEM=2530.7)
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 14306. 
Total number of fetched objects 14306
AAE_INFO-618: Total number of nets in the design is 15004,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2531.71 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2531.71 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:13.5 real=0:00:03.0 totSessionCpu=0:57:34 mem=2523.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_func_mode_min 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.086  |  2.144  |  0.086  |  4.674  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1454   |   695   |  1045   |   62    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 4.178%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 19.44 sec
Total Real time: 8.0 sec
Total Memory Usage: 2341.609375 Mbytes
Reset AAE Options
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=05/08 21:59:23, mem=1784.4M)
% Begin Save ccopt configuration ... (date=05/08 21:59:23, mem=1784.4M)
% End Save ccopt configuration ... (date=05/08 21:59:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=1785.1M, current mem=1785.1M)
% Begin Save netlist data ... (date=05/08 21:59:23, mem=1785.1M)
Writing Binary DB to route.enc.dat/vbin/CHIP.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/08 21:59:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=1786.7M, current mem=1786.7M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file route.enc.dat/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/08 21:59:23, mem=1787.3M)
Saving AAE Data ...
% End Save AAE data ... (date=05/08 21:59:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1787.3M, current mem=1787.3M)
% Begin Save clock tree data ... (date=05/08 21:59:24, mem=1788.7M)
% End Save clock tree data ... (date=05/08 21:59:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1788.7M, current mem=1788.7M)
Saving preference file route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 15 markers are saved ...
... 0 geometry drc markers are saved ...
... 14 antenna drc markers are saved ...
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file route.enc.dat/CHIP.pg.gz
Saving property file route.enc.dat/CHIP.prop
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2511.8M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=2434.1M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=2412.8M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file route.enc.dat/CHIP.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=05/08 21:59:25, mem=1788.9M)
% End Save power constraints data ... (date=05/08 21:59:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1788.9M, current mem=1788.9M)
RC_corner
RC_corner
RC_corner
Generated self-contained design route.enc.dat
#% End save design ... (date=05/08 21:59:27, total cpu=0:00:04.0, real=0:00:05.0, peak res=1788.9M, current mem=1786.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILL1 FILL16 FILL2 FILL32 FILL4 FILL64 FILL8 -prefix FILLER
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 27400 filler insts (cell FILL64 / prefix FILLER).
*INFO:   Added 3935 filler insts (cell FILL32 / prefix FILLER).
*INFO:   Added 5317 filler insts (cell FILL16 / prefix FILLER).
*INFO:   Added 6699 filler insts (cell FILL8 / prefix FILLER).
*INFO:   Added 6876 filler insts (cell FILL4 / prefix FILLER).
*INFO:   Added 6225 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 6634 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 63086 filler insts added - prefix FILLER (CPU: 0:00:08.8).
For 63086 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol true -padFillerCellsOverlap true -routingBlkgPinOverlap false -routingCellBlkgOverlap false -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2415.9) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 7040
Multi-CPU acceleration using 10 CPU(s).
Saving Drc markers ...
... 15 markers are saved ...
... 0 geometry drc markers are saved ...
... 14 antenna drc markers are saved ...
VG: elapsed time: 27.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:03:22  MEM: 10678.8M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> saveDesign Corefiller.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=05/08 22:00:41, mem=1822.5M)
% Begin Save ccopt configuration ... (date=05/08 22:00:41, mem=1822.5M)
% End Save ccopt configuration ... (date=05/08 22:00:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=1822.5M, current mem=1820.6M)
% Begin Save netlist data ... (date=05/08 22:00:41, mem=1820.6M)
Writing Binary DB to Corefiller.enc.dat/vbin/CHIP.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/08 22:00:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=1820.6M, current mem=1820.5M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file Corefiller.enc.dat/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/08 22:00:41, mem=1821.0M)
Saving AAE Data ...
% End Save AAE data ... (date=05/08 22:00:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1821.0M, current mem=1821.0M)
% Begin Save clock tree data ... (date=05/08 22:00:41, mem=1821.1M)
% End Save clock tree data ... (date=05/08 22:00:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1821.1M, current mem=1821.1M)
Saving preference file Corefiller.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 15 markers are saved ...
... 0 geometry drc markers are saved ...
... 14 antenna drc markers are saved ...
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file Corefiller.enc.dat/CHIP.pg.gz
Saving property file Corefiller.enc.dat/CHIP.prop
** Saving stdCellPlacement_binary (version# 2) ...
*** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=2494.4M) ***
Save Adaptive View Pruing View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=2475.5M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:00.0 mem=2454.1M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file Corefiller.enc.dat/CHIP.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=05/08 22:00:43, mem=1820.6M)
% End Save power constraints data ... (date=05/08 22:00:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1820.6M, current mem=1820.6M)
RC_corner
RC_corner
RC_corner
Generated self-contained design Corefiller.enc.dat
#% End save design ... (date=05/08 22:00:45, total cpu=0:00:04.2, real=0:00:04.0, peak res=1822.5M, current mem=1821.0M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setMetalFill -layer METAL1 -opcActiveSpacing 0.230 -maxDensity 50
<CMD> setMetalFill -layer METAL2 -opcActiveSpacing 0.280 -maxDensity 50
<CMD> setMetalFill -layer METAL3 -opcActiveSpacing 0.280 -maxDensity 50
<CMD> setMetalFill -layer METAL4 -opcActiveSpacing 0.280 -maxDensity 50
<CMD> setMetalFill -layer METAL5 -opcActiveSpacing 0.280 -maxDensity 50
<CMD> verifyConnectivity -type all -noSoftPGConnect -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed May  8 22:01:27 2024

Design Name: CHIP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (3291.6200, 3289.6400)
Error Limit = 1000; Warning Limit = 50
Check all nets
Use 10 pthreads

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed May  8 22:01:28 2024
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.9  MEM: 0.734M)

<CMD> verifyProcessAntenna -report CHIP.antenna.rpt -error 1000

******* START VERIFY ANTENNA ********
Report File: CHIP.antenna.rpt
LEF Macro File: CHIP.antenna.lef
5000 nets processed: 14 violations
10000 nets processed: 14 violations
15000 nets processed: 14 violations
Verification Complete: 14 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:01.1  MEM: 0.000M)

<CMD> setNanoRouteMode -quiet -routeWithEco 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail -viaOpt -wireOpt
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1835.91 (MB), peak = 2271.87 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2426.7M, init mem=2444.5M)
*info: Placed = 76195          (Fixed = 4)
*info: Unplaced = 0           
Placement Density:100.00%(7167720/7167720)
Placement Density (including fixed std cells):100.00%(7167720/7167720)
Finished checkPlace (total: cpu=0:00:00.8, real=0:00:00.0; vio checks: cpu=0:00:00.6, real=0:00:00.0; mem=2435.7M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2432.1M) ***

globalDetailRoute

#WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeAntennaCellName "ANTENNA"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeInsertAntennaDiode true
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Wed May  8 22:02:09 2024
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/busy of net busy because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ready of net ready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[11] of net iaddr[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[10] of net iaddr[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[9] of net iaddr[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[8] of net iaddr[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[7] of net iaddr[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[6] of net iaddr[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[5] of net iaddr[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[4] of net iaddr[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[3] of net iaddr[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[2] of net iaddr[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[1] of net iaddr[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[0] of net iaddr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[19] of net idata[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[18] of net idata[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[17] of net idata[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[16] of net idata[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=15004)
#WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN busy in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[10] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[11] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[4] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[5] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[6] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[7] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[8] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[9] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_wr[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_wr[10] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_wr[11] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_wr[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER METAL5. This will cause routability problems for NanoRoute.
#NanoRoute Version 19.12-s087_1 NR191024-1807/19_12-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 10 threads.
#Start routing data preparation on Wed May  8 22:02:11 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.620.
#Voltage range [0.000 - 1.620] has 15002 nets.
#Voltage range [1.620 - 1.620] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# METAL2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1868.00 (MB), peak = 2271.87 (MB)
#Merging special wires: starts on Wed May  8 22:02:11 2024 with memory = 1869.29 (MB), peak = 2271.87 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.2 GB --1.11 [10]--
#
#Finished routing data preparation on Wed May  8 22:02:12 2024
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 9.80 (MB)
#Total memory = 1870.11 (MB)
#Peak memory = 2271.87 (MB)
#
#
#Start global routing on Wed May  8 22:02:12 2024
#
#
#Start global routing initialization on Wed May  8 22:02:12 2024
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 9.81 (MB)
#Total memory = 1870.11 (MB)
#Peak memory = 2271.87 (MB)
#Using multithreading with 10 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1873.40 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1873.41 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1873.43 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1873.43 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1873.45 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1873.46 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1873.46 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1873.46 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1873.46 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1873.48 (MB)
#   number of violations = 0
#63086 out of 84831 instances (74.4%) need to be verified(marked ipoed), dirty area = 73.5%.
#   number of violations = 2
#
#    By Layer and Type :
#	           Loop   Totals
#	METAL1        2        2
#	Totals        2        2
#cpu time = 00:00:54, elapsed time = 00:00:06, memory = 2119.57 (MB), peak = 2271.87 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 91
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2146.10 (MB), peak = 2271.87 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1474276 um.
#Total half perimeter of net bounding box = 1360262 um.
#Total wire length on LAYER METAL1 = 158094 um.
#Total wire length on LAYER METAL2 = 689793 um.
#Total wire length on LAYER METAL3 = 572164 um.
#Total wire length on LAYER METAL4 = 51773 um.
#Total wire length on LAYER METAL5 = 2452 um.
#Total number of vias = 78032
#Up-Via Summary (total 78032):
#           
#-----------------------
# METAL1          47486
# METAL2          29210
# METAL3           1263
# METAL4             73
#-----------------------
#                 78032 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:56
#Elapsed time = 00:00:06
#Increased memory = 21.95 (MB)
#Total memory = 1892.06 (MB)
#Peak memory = 2271.87 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1907.10 (MB), peak = 2271.87 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1474291 um.
#Total half perimeter of net bounding box = 1360262 um.
#Total wire length on LAYER METAL1 = 158094 um.
#Total wire length on LAYER METAL2 = 689738 um.
#Total wire length on LAYER METAL3 = 572179 um.
#Total wire length on LAYER METAL4 = 51828 um.
#Total wire length on LAYER METAL5 = 2452 um.
#Total number of vias = 78076
#Up-Via Summary (total 78076):
#           
#-----------------------
# METAL1          47486
# METAL2          29246
# METAL3           1271
# METAL4             73
#-----------------------
#                 78076 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 1
#
#
# start diode insertion for process antenna violation fix ...
# output diode eco list to '.nano_eco_diode.list2'.
#
# ** No diode (tried 1) instance could be added.
#
# can't find diode within 100um of (1844.08 1081.09)
# 0 diode(s) added
# 1 diode(s) can't find location
# 0 old filler cell(s) deleted
# 0 new filler cell(s) added
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1897.45 (MB), peak = 2271.87 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1474291 um.
#Total half perimeter of net bounding box = 1360262 um.
#Total wire length on LAYER METAL1 = 158094 um.
#Total wire length on LAYER METAL2 = 689738 um.
#Total wire length on LAYER METAL3 = 572179 um.
#Total wire length on LAYER METAL4 = 51828 um.
#Total wire length on LAYER METAL5 = 2452 um.
#Total number of vias = 78076
#Up-Via Summary (total 78076):
#           
#-----------------------
# METAL1          47486
# METAL2          29246
# METAL3           1271
# METAL4             73
#-----------------------
#                 78076 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#
#
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1474291 um.
#Total half perimeter of net bounding box = 1360262 um.
#Total wire length on LAYER METAL1 = 158094 um.
#Total wire length on LAYER METAL2 = 689738 um.
#Total wire length on LAYER METAL3 = 572179 um.
#Total wire length on LAYER METAL4 = 51828 um.
#Total wire length on LAYER METAL5 = 2452 um.
#Total number of vias = 78076
#Up-Via Summary (total 78076):
#           
#-----------------------
# METAL1          47486
# METAL2          29246
# METAL3           1271
# METAL4             73
#-----------------------
#                 78076 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#
#Start routing data preparation on Wed May  8 22:02:19 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.620.
#Voltage range [0.000 - 1.620] has 15002 nets.
#Voltage range [1.620 - 1.620] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1887.70 (MB), peak = 2271.87 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:46, elapsed time = 00:00:05, memory = 2121.64 (MB), peak = 2271.87 (MB)
#CELL_VIEW CHIP,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed May  8 22:02:24 2024
#
#
#Start Post Route Wire Spread.
#Done with 991 horizontal wires in 7 hboxes and 1490 vertical wires in 7 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1476590 um.
#Total half perimeter of net bounding box = 1360262 um.
#Total wire length on LAYER METAL1 = 158094 um.
#Total wire length on LAYER METAL2 = 691415 um.
#Total wire length on LAYER METAL3 = 572793 um.
#Total wire length on LAYER METAL4 = 51834 um.
#Total wire length on LAYER METAL5 = 2452 um.
#Total number of vias = 78076
#Up-Via Summary (total 78076):
#           
#-----------------------
# METAL1          47486
# METAL2          29246
# METAL3           1271
# METAL4             73
#-----------------------
#                 78076 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:47, elapsed time = 00:00:05, memory = 2071.36 (MB), peak = 2271.87 (MB)
#CELL_VIEW CHIP,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#   number of violations = 0
#cpu time = 00:00:51, elapsed time = 00:00:07, memory = 1894.80 (MB), peak = 2271.87 (MB)
#CELL_VIEW CHIP,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1476590 um.
#Total half perimeter of net bounding box = 1360262 um.
#Total wire length on LAYER METAL1 = 158094 um.
#Total wire length on LAYER METAL2 = 691415 um.
#Total wire length on LAYER METAL3 = 572793 um.
#Total wire length on LAYER METAL4 = 51834 um.
#Total wire length on LAYER METAL5 = 2452 um.
#Total number of vias = 78076
#Up-Via Summary (total 78076):
#           
#-----------------------
# METAL1          47486
# METAL2          29246
# METAL3           1271
# METAL4             73
#-----------------------
#                 78076 
#
#detailRoute Statistics:
#Cpu time = 00:02:37
#Elapsed time = 00:00:19
#Increased memory = 22.02 (MB)
#Total memory = 1892.12 (MB)
#Peak memory = 2271.87 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:02:41
#Elapsed time = 00:00:22
#Increased memory = 15.30 (MB)
#Total memory = 1842.75 (MB)
#Peak memory = 2271.87 (MB)
#Number of warnings = 45
#Total number of warnings = 234
#Number of fails = 0
#Total number of fails = 3
#Complete globalDetailRoute on Wed May  8 22:02:31 2024
#
#Default setup view is reset to av_func_mode_max.

detailRoute

#WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeAntennaCellName "ANTENNA"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeInsertAntennaDiode true
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start detailRoute on Wed May  8 22:02:31 2024
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/busy of net busy because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ready of net ready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[11] of net iaddr[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[10] of net iaddr[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[9] of net iaddr[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[8] of net iaddr[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[7] of net iaddr[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[6] of net iaddr[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[5] of net iaddr[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[4] of net iaddr[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[3] of net iaddr[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[2] of net iaddr[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[1] of net iaddr[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[0] of net iaddr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[19] of net idata[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[18] of net idata[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[17] of net idata[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[16] of net idata[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=15004)
#WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN busy in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[10] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[11] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[4] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[5] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[6] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[7] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[8] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[9] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_wr[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_wr[10] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_wr[11] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_wr[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER METAL5. This will cause routability problems for NanoRoute.
#NanoRoute Version 19.12-s087_1 NR191024-1807/19_12-UB
#Merging special wires: starts on Wed May  8 22:02:32 2024 with memory = 1849.11 (MB), peak = 2271.87 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.2 GB --1.14 [10]--
#Start routing data preparation on Wed May  8 22:02:32 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.620.
#Voltage range [0.000 - 1.620] has 15002 nets.
#Voltage range [1.620 - 1.620] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# METAL2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1858.23 (MB), peak = 2271.87 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed May  8 22:02:34 2024
#
#
#Start Post Route Wire Spread.
#Done with 441 horizontal wires in 7 hboxes and 127 vertical wires in 7 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1476618 um.
#Total half perimeter of net bounding box = 1360262 um.
#Total wire length on LAYER METAL1 = 158094 um.
#Total wire length on LAYER METAL2 = 691438 um.
#Total wire length on LAYER METAL3 = 572799 um.
#Total wire length on LAYER METAL4 = 51834 um.
#Total wire length on LAYER METAL5 = 2452 um.
#Total number of vias = 78076
#Up-Via Summary (total 78076):
#           
#-----------------------
# METAL1          47486
# METAL2          29246
# METAL3           1271
# METAL4             73
#-----------------------
#                 78076 
#
#   number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:02, memory = 1903.13 (MB), peak = 2271.87 (MB)
#CELL_VIEW CHIP,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1476618 um.
#Total half perimeter of net bounding box = 1360262 um.
#Total wire length on LAYER METAL1 = 158094 um.
#Total wire length on LAYER METAL2 = 691438 um.
#Total wire length on LAYER METAL3 = 572799 um.
#Total wire length on LAYER METAL4 = 51834 um.
#Total wire length on LAYER METAL5 = 2452 um.
#Total number of vias = 78076
#Up-Via Summary (total 78076):
#           
#-----------------------
# METAL1          47486
# METAL2          29246
# METAL3           1271
# METAL4             73
#-----------------------
#                 78076 
#
#
#detailRoute statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:04
#Increased memory = -10.53 (MB)
#Total memory = 1814.32 (MB)
#Peak memory = 2271.87 (MB)
#Number of warnings = 44
#Total number of warnings = 278
#Number of fails = 0
#Total number of fails = 3
#Complete detailRoute on Wed May  8 22:02:36 2024
#
#routeDesign: cpu time = 00:02:51, elapsed time = 00:00:27, memory = 1803.48 (MB), peak = 2271.87 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> verifyProcessAntenna -report CHIP.antenna.rpt -error 1000

******* START VERIFY ANTENNA ********
Report File: CHIP.antenna.rpt
LEF Macro File: CHIP.antenna.lef
5000 nets processed: 1 violations
10000 nets processed: 1 violations
15000 nets processed: 1 violations
Verification Complete: 1 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:01.2  MEM: -2.336M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol true -padFillerCellsOverlap true -routingBlkgPinOverlap false -routingCellBlkgOverlap false -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2396.5) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 7040
Multi-CPU acceleration using 10 CPU(s).
Saving Drc markers ...
... 2 markers are saved ...
... 0 geometry drc markers are saved ...
... 1 antenna drc markers are saved ...
VG: elapsed time: 27.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:03:24  MEM: 10641.7M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
**WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-doCongOpt" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFXL CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 CLKBUFX1 BUFXL BUFX8 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 BUFX1 INVXL INVX8 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVXL CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
<CMD> setTieHiLoMode -reset
<CMD> setTieHiLoMode -cell {{TIEHI TIELO}} -maxDistance 100 -maxFanOut 20 -honorDontTouch false -createHierPort false
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail -viaOpt -wireOpt
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1813.21 (MB), peak = 2271.87 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2396.7M, init mem=2408.8M)
*info: Placed = 76195          (Fixed = 4)
*info: Unplaced = 0           
Placement Density:100.00%(7167720/7167720)
Placement Density (including fixed std cells):100.00%(7167720/7167720)
Finished checkPlace (total: cpu=0:00:00.8, real=0:00:00.0; vio checks: cpu=0:00:00.6, real=0:00:00.0; mem=2403.8M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2402.5M) ***

globalDetailRoute

#WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeAntennaCellName "ANTENNA"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeInsertAntennaDiode true
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Wed May  8 22:04:06 2024
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/busy of net busy because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ready of net ready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[11] of net iaddr[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[10] of net iaddr[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[9] of net iaddr[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[8] of net iaddr[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[7] of net iaddr[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[6] of net iaddr[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[5] of net iaddr[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[4] of net iaddr[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[3] of net iaddr[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[2] of net iaddr[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[1] of net iaddr[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[0] of net iaddr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[19] of net idata[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[18] of net idata[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[17] of net idata[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[16] of net idata[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=15004)
#WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN busy in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[10] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[11] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[4] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[5] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[6] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[7] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[8] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[9] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_wr[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_wr[10] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_wr[11] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_wr[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER METAL5. This will cause routability problems for NanoRoute.
#NanoRoute Version 19.12-s087_1 NR191024-1807/19_12-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 10 threads.
#Start routing data preparation on Wed May  8 22:04:07 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.620.
#Voltage range [0.000 - 1.620] has 15002 nets.
#Voltage range [1.620 - 1.620] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# METAL2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1860.93 (MB), peak = 2271.87 (MB)
#Merging special wires: starts on Wed May  8 22:04:08 2024 with memory = 1862.21 (MB), peak = 2271.87 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.2 GB --1.11 [10]--
#
#Finished routing data preparation on Wed May  8 22:04:08 2024
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 9.71 (MB)
#Total memory = 1862.94 (MB)
#Peak memory = 2271.87 (MB)
#
#
#Start global routing on Wed May  8 22:04:08 2024
#
#
#Start global routing initialization on Wed May  8 22:04:08 2024
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 9.62 (MB)
#Total memory = 1862.85 (MB)
#Peak memory = 2271.87 (MB)
#Using multithreading with 10 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1866.44 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1866.46 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1866.46 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1866.47 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1866.49 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1866.50 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1866.50 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1866.52 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1866.54 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1866.54 (MB)
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1866.59 (MB), peak = 2271.87 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1476618 um.
#Total half perimeter of net bounding box = 1360262 um.
#Total wire length on LAYER METAL1 = 158094 um.
#Total wire length on LAYER METAL2 = 691438 um.
#Total wire length on LAYER METAL3 = 572799 um.
#Total wire length on LAYER METAL4 = 51834 um.
#Total wire length on LAYER METAL5 = 2452 um.
#Total number of vias = 78076
#Up-Via Summary (total 78076):
#           
#-----------------------
# METAL1          47486
# METAL2          29246
# METAL3           1271
# METAL4             73
#-----------------------
#                 78076 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:00
#Increased memory = 2.03 (MB)
#Total memory = 1864.88 (MB)
#Peak memory = 2271.87 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1870.13 (MB), peak = 2271.87 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1476618 um.
#Total half perimeter of net bounding box = 1360262 um.
#Total wire length on LAYER METAL1 = 158094 um.
#Total wire length on LAYER METAL2 = 691438 um.
#Total wire length on LAYER METAL3 = 572799 um.
#Total wire length on LAYER METAL4 = 51834 um.
#Total wire length on LAYER METAL5 = 2452 um.
#Total number of vias = 78076
#Up-Via Summary (total 78076):
#           
#-----------------------
# METAL1          47486
# METAL2          29246
# METAL3           1271
# METAL4             73
#-----------------------
#                 78076 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 1
#
#
# start diode insertion for process antenna violation fix ...
# output diode eco list to '.nano_eco_diode.list3'.
#
# ** No diode (tried 1) instance could be added.
#
# can't find diode within 100um of (1844.08 1081.09)
# 0 diode(s) added
# 1 diode(s) can't find location
# 0 old filler cell(s) deleted
# 0 new filler cell(s) added
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1876.53 (MB), peak = 2271.87 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1476618 um.
#Total half perimeter of net bounding box = 1360262 um.
#Total wire length on LAYER METAL1 = 158094 um.
#Total wire length on LAYER METAL2 = 691438 um.
#Total wire length on LAYER METAL3 = 572799 um.
#Total wire length on LAYER METAL4 = 51834 um.
#Total wire length on LAYER METAL5 = 2452 um.
#Total number of vias = 78076
#Up-Via Summary (total 78076):
#           
#-----------------------
# METAL1          47486
# METAL2          29246
# METAL3           1271
# METAL4             73
#-----------------------
#                 78076 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#
#
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1476618 um.
#Total half perimeter of net bounding box = 1360262 um.
#Total wire length on LAYER METAL1 = 158094 um.
#Total wire length on LAYER METAL2 = 691438 um.
#Total wire length on LAYER METAL3 = 572799 um.
#Total wire length on LAYER METAL4 = 51834 um.
#Total wire length on LAYER METAL5 = 2452 um.
#Total number of vias = 78076
#Up-Via Summary (total 78076):
#           
#-----------------------
# METAL1          47486
# METAL2          29246
# METAL3           1271
# METAL4             73
#-----------------------
#                 78076 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#
#Start routing data preparation on Wed May  8 22:04:10 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.620.
#Voltage range [0.000 - 1.620] has 15002 nets.
#Voltage range [1.620 - 1.620] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1873.42 (MB), peak = 2271.87 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:43, elapsed time = 00:00:04, memory = 2092.02 (MB), peak = 2271.87 (MB)
#CELL_VIEW CHIP,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed May  8 22:04:15 2024
#
#
#Start Post Route Wire Spread.
#Done with 436 horizontal wires in 7 hboxes and 109 vertical wires in 7 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1476619 um.
#Total half perimeter of net bounding box = 1360262 um.
#Total wire length on LAYER METAL1 = 158094 um.
#Total wire length on LAYER METAL2 = 691439 um.
#Total wire length on LAYER METAL3 = 572799 um.
#Total wire length on LAYER METAL4 = 51834 um.
#Total wire length on LAYER METAL5 = 2452 um.
#Total number of vias = 78076
#Up-Via Summary (total 78076):
#           
#-----------------------
# METAL1          47486
# METAL2          29246
# METAL3           1271
# METAL4             73
#-----------------------
#                 78076 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:42, elapsed time = 00:00:04, memory = 2057.38 (MB), peak = 2271.87 (MB)
#CELL_VIEW CHIP,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#   number of violations = 0
#cpu time = 00:00:46, elapsed time = 00:00:06, memory = 1889.77 (MB), peak = 2271.87 (MB)
#CELL_VIEW CHIP,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1476619 um.
#Total half perimeter of net bounding box = 1360262 um.
#Total wire length on LAYER METAL1 = 158094 um.
#Total wire length on LAYER METAL2 = 691439 um.
#Total wire length on LAYER METAL3 = 572799 um.
#Total wire length on LAYER METAL4 = 51834 um.
#Total wire length on LAYER METAL5 = 2452 um.
#Total number of vias = 78076
#Up-Via Summary (total 78076):
#           
#-----------------------
# METAL1          47486
# METAL2          29246
# METAL3           1271
# METAL4             73
#-----------------------
#                 78076 
#
#detailRoute Statistics:
#Cpu time = 00:01:35
#Elapsed time = 00:00:13
#Increased memory = 24.49 (MB)
#Total memory = 1887.34 (MB)
#Peak memory = 2271.87 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:01:40
#Elapsed time = 00:00:16
#Increased memory = 35.05 (MB)
#Total memory = 1839.65 (MB)
#Peak memory = 2271.87 (MB)
#Number of warnings = 45
#Total number of warnings = 326
#Number of fails = 0
#Total number of fails = 3
#Complete globalDetailRoute on Wed May  8 22:04:22 2024
#
#Default setup view is reset to av_func_mode_max.

detailRoute

#WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeAntennaCellName "ANTENNA"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeInsertAntennaDiode true
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start detailRoute on Wed May  8 22:04:22 2024
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/busy of net busy because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ready of net ready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[11] of net iaddr[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[10] of net iaddr[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[9] of net iaddr[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[8] of net iaddr[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[7] of net iaddr[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[6] of net iaddr[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[5] of net iaddr[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[4] of net iaddr[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[3] of net iaddr[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[2] of net iaddr[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[1] of net iaddr[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[0] of net iaddr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[19] of net idata[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[18] of net idata[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[17] of net idata[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[16] of net idata[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=15004)
#WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN busy in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[10] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[11] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[4] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[5] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[6] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[7] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[8] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[9] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_wr[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_wr[10] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_wr[11] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_wr[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER METAL5. This will cause routability problems for NanoRoute.
#NanoRoute Version 19.12-s087_1 NR191024-1807/19_12-UB
#Merging special wires: starts on Wed May  8 22:04:23 2024 with memory = 1860.44 (MB), peak = 2271.87 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.2 GB --1.13 [10]--
#Start routing data preparation on Wed May  8 22:04:23 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.620.
#Voltage range [0.000 - 1.620] has 15002 nets.
#Voltage range [1.620 - 1.620] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# METAL2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1869.57 (MB), peak = 2271.87 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed May  8 22:04:24 2024
#
#
#Start Post Route Wire Spread.
#Done with 436 horizontal wires in 7 hboxes and 107 vertical wires in 7 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1476619 um.
#Total half perimeter of net bounding box = 1360262 um.
#Total wire length on LAYER METAL1 = 158094 um.
#Total wire length on LAYER METAL2 = 691439 um.
#Total wire length on LAYER METAL3 = 572799 um.
#Total wire length on LAYER METAL4 = 51834 um.
#Total wire length on LAYER METAL5 = 2452 um.
#Total number of vias = 78076
#Up-Via Summary (total 78076):
#           
#-----------------------
# METAL1          47486
# METAL2          29246
# METAL3           1271
# METAL4             73
#-----------------------
#                 78076 
#
#   number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:02, memory = 1916.39 (MB), peak = 2271.87 (MB)
#CELL_VIEW CHIP,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1476619 um.
#Total half perimeter of net bounding box = 1360262 um.
#Total wire length on LAYER METAL1 = 158094 um.
#Total wire length on LAYER METAL2 = 691439 um.
#Total wire length on LAYER METAL3 = 572799 um.
#Total wire length on LAYER METAL4 = 51834 um.
#Total wire length on LAYER METAL5 = 2452 um.
#Total number of vias = 78076
#Up-Via Summary (total 78076):
#           
#-----------------------
# METAL1          47486
# METAL2          29246
# METAL3           1271
# METAL4             73
#-----------------------
#                 78076 
#
#
#detailRoute statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:04
#Increased memory = -0.59 (MB)
#Total memory = 1829.91 (MB)
#Peak memory = 2271.87 (MB)
#Number of warnings = 44
#Total number of warnings = 370
#Number of fails = 0
#Total number of fails = 3
#Complete detailRoute on Wed May  8 22:04:27 2024
#
#routeDesign: cpu time = 00:01:50, elapsed time = 00:00:21, memory = 1817.57 (MB), peak = 2271.87 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> verifyProcessAntenna -report CHIP.antenna.rpt -error 1000

******* START VERIFY ANTENNA ********
Report File: CHIP.antenna.rpt
LEF Macro File: CHIP.antenna.lef
5000 nets processed: 1 violations
10000 nets processed: 1 violations
15000 nets processed: 1 violations
Verification Complete: 1 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:01.2  MEM: -3.250M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol true -padFillerCellsOverlap true -routingBlkgPinOverlap false -routingCellBlkgOverlap false -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2410.6) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 7040
Multi-CPU acceleration using 10 CPU(s).
Saving Drc markers ...
... 2 markers are saved ...
... 0 geometry drc markers are saved ...
... 1 antenna drc markers are saved ...
VG: elapsed time: 27.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:03:18  MEM: 10610.5M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
**WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-doCongOpt" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -routeWithEco false
**WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX1 BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL DLY1X1 DLY2X1 DLY3X1 DLY4X1 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX8 INVXL} -maxAllowedDelay 1
<CMD> setTieHiLoMode -reset
<CMD> setTieHiLoMode -cell {{TIEHI TIELO}} -maxDistance 100 -maxFanOut 20 -honorDontTouch false -createHierPort false
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail -viaOpt -wireOpt
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1826.99 (MB), peak = 2271.87 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2410.8M, init mem=2422.3M)
*info: Placed = 76195          (Fixed = 4)
*info: Unplaced = 0           
Placement Density:100.00%(7167720/7167720)
Placement Density (including fixed std cells):100.00%(7167720/7167720)
Finished checkPlace (total: cpu=0:00:00.8, real=0:00:01.0; vio checks: cpu=0:00:00.6, real=0:00:00.0; mem=2414.8M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2414.5M) ***

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeAntennaCellName "ANTENNA"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeInsertAntennaDiode true
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithEco false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Wed May  8 22:06:07 2024
#
#Warning: design is detail-routed. Trial route is skipped!
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/busy of net busy because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ready of net ready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[11] of net iaddr[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[10] of net iaddr[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[9] of net iaddr[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[8] of net iaddr[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[7] of net iaddr[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[6] of net iaddr[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[5] of net iaddr[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[4] of net iaddr[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[3] of net iaddr[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[2] of net iaddr[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[1] of net iaddr[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[0] of net iaddr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[19] of net idata[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[18] of net idata[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[17] of net idata[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[16] of net idata[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=15004)
#WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN busy in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[10] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[11] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[4] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[5] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[6] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[7] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[8] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[9] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_wr[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_wr[10] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_wr[11] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_wr[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER METAL5. This will cause routability problems for NanoRoute.
#NanoRoute Version 19.12-s087_1 NR191024-1807/19_12-UB
#Using multithreading with 10 threads.
#Start routing data preparation on Wed May  8 22:06:08 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.620.
#Voltage range [0.000 - 1.620] has 15002 nets.
#Voltage range [1.620 - 1.620] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# METAL2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1872.86 (MB), peak = 2271.87 (MB)
#Merging special wires: starts on Wed May  8 22:06:09 2024 with memory = 1874.14 (MB), peak = 2271.87 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.2 GB --1.11 [10]--
#
#Finished routing data preparation on Wed May  8 22:06:09 2024
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 9.84 (MB)
#Total memory = 1874.97 (MB)
#Peak memory = 2271.87 (MB)
#
#
#Start global routing on Wed May  8 22:06:09 2024
#
#
#Start global routing initialization on Wed May  8 22:06:09 2024
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 9.68 (MB)
#Total memory = 1874.82 (MB)
#Peak memory = 2271.87 (MB)
#Using multithreading with 10 threads.
#Start reading timing information from file .timing_file_29307.tif.gz ...
#WARNING (NRCM-25) File .timing_file_29307.tif.gz does not exist.
#WARNING (NRDB-187) Cannot open file .timing_file_29307.tif.gz.
#WARNING (NRDB-121) No slack were found on nets, SI driven not effective.
#
#Start Detail Routing..
#start initial detail routing ...
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1878.02 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1878.04 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1878.05 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1878.07 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1878.08 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1878.08 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1878.08 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1878.08 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1878.10 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1878.10 (MB)
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1878.14 (MB), peak = 2271.87 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1476619 um.
#Total half perimeter of net bounding box = 1360262 um.
#Total wire length on LAYER METAL1 = 158094 um.
#Total wire length on LAYER METAL2 = 691439 um.
#Total wire length on LAYER METAL3 = 572799 um.
#Total wire length on LAYER METAL4 = 51834 um.
#Total wire length on LAYER METAL5 = 2452 um.
#Total number of vias = 78076
#Up-Via Summary (total 78076):
#           
#-----------------------
# METAL1          47486
# METAL2          29246
# METAL3           1271
# METAL4             73
#-----------------------
#                 78076 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 1.89 (MB)
#Total memory = 1876.71 (MB)
#Peak memory = 2271.87 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1881.35 (MB), peak = 2271.87 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1476619 um.
#Total half perimeter of net bounding box = 1360262 um.
#Total wire length on LAYER METAL1 = 158094 um.
#Total wire length on LAYER METAL2 = 691439 um.
#Total wire length on LAYER METAL3 = 572799 um.
#Total wire length on LAYER METAL4 = 51834 um.
#Total wire length on LAYER METAL5 = 2452 um.
#Total number of vias = 78076
#Up-Via Summary (total 78076):
#           
#-----------------------
# METAL1          47486
# METAL2          29246
# METAL3           1271
# METAL4             73
#-----------------------
#                 78076 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 1
#
#
# start diode insertion for process antenna violation fix ...
# output diode eco list to '.nano_eco_diode.list4'.
#
# ** No diode (tried 1) instance could be added.
#
# can't find diode within 100um of (1844.08 1081.09)
# 0 diode(s) added
# 1 diode(s) can't find location
# 0 old filler cell(s) deleted
# 0 new filler cell(s) added
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1890.40 (MB), peak = 2271.87 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1476619 um.
#Total half perimeter of net bounding box = 1360262 um.
#Total wire length on LAYER METAL1 = 158094 um.
#Total wire length on LAYER METAL2 = 691439 um.
#Total wire length on LAYER METAL3 = 572799 um.
#Total wire length on LAYER METAL4 = 51834 um.
#Total wire length on LAYER METAL5 = 2452 um.
#Total number of vias = 78076
#Up-Via Summary (total 78076):
#           
#-----------------------
# METAL1          47486
# METAL2          29246
# METAL3           1271
# METAL4             73
#-----------------------
#                 78076 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#
#
#start delete and reroute for process antenna violation fix ...
#cpu time = 00:00:09, elapsed time = 00:00:03, memory = 1907.90 (MB), peak = 2271.87 (MB)
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1476476 um.
#Total half perimeter of net bounding box = 1360262 um.
#Total wire length on LAYER METAL1 = 158087 um.
#Total wire length on LAYER METAL2 = 691425 um.
#Total wire length on LAYER METAL3 = 572725 um.
#Total wire length on LAYER METAL4 = 51787 um.
#Total wire length on LAYER METAL5 = 2452 um.
#Total number of vias = 78053
#Up-Via Summary (total 78053):
#           
#-----------------------
# METAL1          47486
# METAL2          29229
# METAL3           1265
# METAL4             73
#-----------------------
#                 78053 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1476476 um.
#Total half perimeter of net bounding box = 1360262 um.
#Total wire length on LAYER METAL1 = 158087 um.
#Total wire length on LAYER METAL2 = 691425 um.
#Total wire length on LAYER METAL3 = 572725 um.
#Total wire length on LAYER METAL4 = 51787 um.
#Total wire length on LAYER METAL5 = 2452 um.
#Total number of vias = 78053
#Up-Via Summary (total 78053):
#           
#-----------------------
# METAL1          47486
# METAL2          29229
# METAL3           1265
# METAL4             73
#-----------------------
#                 78053 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:45, elapsed time = 00:00:05, memory = 2091.79 (MB), peak = 2271.87 (MB)
#CELL_VIEW CHIP,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed May  8 22:06:20 2024
#
#
#Start Post Route Wire Spread.
#Done with 455 horizontal wires in 7 hboxes and 149 vertical wires in 7 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1476537 um.
#Total half perimeter of net bounding box = 1360262 um.
#Total wire length on LAYER METAL1 = 158087 um.
#Total wire length on LAYER METAL2 = 691467 um.
#Total wire length on LAYER METAL3 = 572744 um.
#Total wire length on LAYER METAL4 = 51787 um.
#Total wire length on LAYER METAL5 = 2452 um.
#Total number of vias = 78053
#Up-Via Summary (total 78053):
#           
#-----------------------
# METAL1          47486
# METAL2          29229
# METAL3           1265
# METAL4             73
#-----------------------
#                 78053 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:42, elapsed time = 00:00:04, memory = 2081.42 (MB), peak = 2271.87 (MB)
#CELL_VIEW CHIP,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:47, elapsed time = 00:00:06, memory = 1903.26 (MB), peak = 2271.87 (MB)
#CELL_VIEW CHIP,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1476537 um.
#Total half perimeter of net bounding box = 1360262 um.
#Total wire length on LAYER METAL1 = 158087 um.
#Total wire length on LAYER METAL2 = 691467 um.
#Total wire length on LAYER METAL3 = 572744 um.
#Total wire length on LAYER METAL4 = 51787 um.
#Total wire length on LAYER METAL5 = 2452 um.
#Total number of vias = 78053
#Up-Via Summary (total 78053):
#           
#-----------------------
# METAL1          47486
# METAL2          29229
# METAL3           1265
# METAL4             73
#-----------------------
#                 78053 
#
#detailRoute Statistics:
#Cpu time = 00:01:47
#Elapsed time = 00:00:16
#Increased memory = 25.66 (MB)
#Total memory = 1900.48 (MB)
#Peak memory = 2271.87 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:52
#Elapsed time = 00:00:19
#Increased memory = 38.46 (MB)
#Total memory = 1854.91 (MB)
#Peak memory = 2271.87 (MB)
#Number of warnings = 47
#Total number of warnings = 420
#Number of fails = 0
#Total number of fails = 3
#Complete globalDetailRoute on Wed May  8 22:06:26 2024
#
#Default setup view is reset to av_func_mode_max.

detailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeAntennaCellName "ANTENNA"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeInsertAntennaDiode true
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithEco false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start detailRoute on Wed May  8 22:06:27 2024
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/busy of net busy because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ready of net ready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[11] of net iaddr[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[10] of net iaddr[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[9] of net iaddr[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[8] of net iaddr[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[7] of net iaddr[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[6] of net iaddr[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[5] of net iaddr[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[4] of net iaddr[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[3] of net iaddr[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[2] of net iaddr[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[1] of net iaddr[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[0] of net iaddr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[19] of net idata[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[18] of net idata[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[17] of net idata[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[16] of net idata[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=15004)
#WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN busy in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[10] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[11] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[4] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[5] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[6] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[7] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[8] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_rd[9] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_wr[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_wr[10] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_wr[11] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN caddr_wr[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER METAL5. This will cause routability problems for NanoRoute.
#NanoRoute Version 19.12-s087_1 NR191024-1807/19_12-UB
#Merging special wires: starts on Wed May  8 22:06:28 2024 with memory = 1871.50 (MB), peak = 2271.87 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.2 GB --1.16 [10]--
#Start routing data preparation on Wed May  8 22:06:28 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.620.
#Voltage range [0.000 - 1.620] has 15002 nets.
#Voltage range [1.620 - 1.620] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# METAL2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1880.67 (MB), peak = 2271.87 (MB)
#Start reading timing information from file .timing_file_29307.tif.gz ...
#WARNING (NRCM-25) File .timing_file_29307.tif.gz does not exist.
#WARNING (NRDB-187) Cannot open file .timing_file_29307.tif.gz.
#WARNING (NRDB-121) No slack were found on nets, SI driven not effective.
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed May  8 22:06:29 2024
#
#
#Start Post Route Wire Spread.
#Done with 436 horizontal wires in 7 hboxes and 114 vertical wires in 7 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1476547 um.
#Total half perimeter of net bounding box = 1360262 um.
#Total wire length on LAYER METAL1 = 158087 um.
#Total wire length on LAYER METAL2 = 691476 um.
#Total wire length on LAYER METAL3 = 572744 um.
#Total wire length on LAYER METAL4 = 51787 um.
#Total wire length on LAYER METAL5 = 2452 um.
#Total number of vias = 78053
#Up-Via Summary (total 78053):
#           
#-----------------------
# METAL1          47486
# METAL2          29229
# METAL3           1265
# METAL4             73
#-----------------------
#                 78053 
#
#   number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:02, memory = 1930.59 (MB), peak = 2271.87 (MB)
#CELL_VIEW CHIP,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1476547 um.
#Total half perimeter of net bounding box = 1360262 um.
#Total wire length on LAYER METAL1 = 158087 um.
#Total wire length on LAYER METAL2 = 691476 um.
#Total wire length on LAYER METAL3 = 572744 um.
#Total wire length on LAYER METAL4 = 51787 um.
#Total wire length on LAYER METAL5 = 2452 um.
#Total number of vias = 78053
#Up-Via Summary (total 78053):
#           
#-----------------------
# METAL1          47486
# METAL2          29229
# METAL3           1265
# METAL4             73
#-----------------------
#                 78053 
#
#
#detailRoute statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:05
#Increased memory = -0.49 (MB)
#Total memory = 1843.69 (MB)
#Peak memory = 2271.87 (MB)
#Number of warnings = 46
#Total number of warnings = 466
#Number of fails = 0
#Total number of fails = 3
#Complete detailRoute on Wed May  8 22:06:32 2024
#
#routeDesign: cpu time = 00:02:02, elapsed time = 00:00:25, memory = 1831.36 (MB), peak = 2271.87 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol true -padFillerCellsOverlap true -routingBlkgPinOverlap false -routingCellBlkgOverlap false -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2427.3) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 7040
Multi-CPU acceleration using 10 CPU(s).
Saving Drc markers ...
... 1 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
VG: elapsed time: 25.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:03:22  MEM: 10548.7M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> verifyConnectivity -type all -noSoftPGConnect -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed May  8 22:07:11 2024

Design Name: CHIP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (3291.6200, 3289.6400)
Error Limit = 1000; Warning Limit = 50
Check all nets
Use 10 pthreads

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed May  8 22:07:11 2024
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.9  MEM: -0.578M)

<CMD> getCTSMode -engine -quiet
<CMD> addMetalFill -layer { METAL1 METAL2 METAL3 METAL4 METAL5 } -timingAware sta -slackThreshold 0.4
   _____________________________________________________________
  /  Design State
 +--------------------------------------------------------------
 | unconnected nets:      699
 | signal nets: 
 |    routed nets:    14190 (99.3% routed)
 |     total nets:    14297
 | clock nets: 
 |    routed nets:        5 (83.3% routed)
 |     total nets:        6
 +--------------------------------------------------------------
#################################################################################
# Design Stage: PostRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
   _____________________________________________________________
  /  Design State
 +--------------------------------------------------------------
 | unconnected nets:      699
 | signal nets: 
 |    routed nets:    14190 (99.3% routed)
 |     total nets:    14297
 | clock nets: 
 |    routed nets:        5 (83.3% routed)
 |     total nets:        6
 +--------------------------------------------------------------
#################################################################################
# Design Stage: PostRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Extraction called for design 'CHIP' of instances=84831 and nets=15004 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2428.1M)
Extracted 10.0012% (CPU Time= 0:00:00.9  MEM= 2500.1M)
Extracted 20.0011% (CPU Time= 0:00:01.1  MEM= 2500.1M)
Extracted 30.0009% (CPU Time= 0:00:01.3  MEM= 2500.1M)
Extracted 40.0008% (CPU Time= 0:00:01.6  MEM= 2500.1M)
Extracted 50.0013% (CPU Time= 0:00:01.7  MEM= 2500.1M)
Extracted 60.0012% (CPU Time= 0:00:01.9  MEM= 2500.1M)
Extracted 70.0011% (CPU Time= 0:00:02.2  MEM= 2500.1M)
Extracted 80.0009% (CPU Time= 0:00:02.3  MEM= 2504.1M)
Extracted 90.0008% (CPU Time= 0:00:02.7  MEM= 2504.1M)
Extracted 100% (CPU Time= 0:00:03.3  MEM= 2504.1M)
Number of Extracted Resistors     : 239837
Number of Extracted Ground Cap.   : 244478
Number of Extracted Coupling Cap. : 367536
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC_corner
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2421.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.5  Real Time: 0:00:05.0  MEM: 2420.441M)
Starting delay calculation for Setup views
AAE DB initialization (MEM=2435.91 CPU=0:00:00.1 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (10 T). (MEM=2601.53)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: Number of noise libraries( CDBs ) loaded = 1
AAE_INFO: Cdb files are: 
 	../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB
 
**WARN: (IMPESI-3083):	CDB cell ANTENNA does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB.
**WARN: (IMPESI-3083):	CDB cell FILL1 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB.
**WARN: (IMPESI-3083):	CDB cell FILL16 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB.
**WARN: (IMPESI-3083):	CDB cell FILL2 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB.
**WARN: (IMPESI-3083):	CDB cell FILL32 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB.
**WARN: (IMPESI-3083):	CDB cell FILL4 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB.
**WARN: (IMPESI-3083):	CDB cell FILL64 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB.
**WARN: (IMPESI-3083):	CDB cell FILL8 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB.
**WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973gvwc' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'PDO12CDG' does not have characterized noise model(s) for 'tpz973gvwc' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 14306
AAE_INFO-618: Total number of nets in the design is 15004,  96.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2713.97 CPU=0:00:08.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2624.43 CPU=0:00:09.4 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2624.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2624.0M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (10 T). (MEM=2627.08)
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 14306. 
Total number of fetched objects 14306
AAE_INFO-618: Total number of nets in the design is 15004,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2631.1 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2631.1 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:13.8 real=0:00:04.0 totSessionCpu=1:19:10 mem=2631.4M)
Critical nets number = 0.
**WARN: (from .metalfill_29307.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.1'!
**WARN: (from .metalfill_29307.conf) Unknown option '0'!
**WARN: (from .metalfill_29307.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.1'!
**WARN: (from .metalfill_29307.conf) Unknown option '2'!
**WARN: (from .metalfill_29307.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
**WARN: (from .metalfill_29307.conf) Unknown option '0'!
**WARN: (from .metalfill_29307.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
**WARN: (from .metalfill_29307.conf) Unknown option '2'!
**WARN: '0.0' is not an integer!
**WARN: (from .metalfill_29307.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
**WARN: (from .metalfill_29307.conf) Unknown option '0'!
**WARN: (from .metalfill_29307.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
**WARN: (from .metalfill_29307.conf) Unknown option '2'!
**WARN: '0.0' is not an integer!
**WARN: (from .metalfill_29307.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.4'!
**WARN: (from .metalfill_29307.conf) Unknown option '0'!
**WARN: (from .metalfill_29307.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.4'!
**WARN: (from .metalfill_29307.conf) Unknown option '2'!
**WARN: '0.0' is not an integer!
**WARN: (from .metalfill_29307.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.5'!
**WARN: (from .metalfill_29307.conf) Unknown option '0'!
**WARN: (from .metalfill_29307.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.5'!
**WARN: (from .metalfill_29307.conf) Unknown option '2'!
**WARN: '0.0' is not an integer!
************************
Timing Aware sta
P/G Nets: 2
Non-Critical Signal Nets: 14954
Critical Signal Nets: 42
Clock Nets:6
************************
Multi-CPU acceleration using 10 CPU(s).
Density calculation ...... Slot :   0 of  17 Thread : 0
Density calculation ...... Slot :  10 of  17 Thread : 0

Density calculation ...... Slot :   1 of  17 Thread : 1
Density calculation ...... Slot :  11 of  17 Thread : 1

Density calculation ...... Slot :   2 of  17 Thread : 2
Density calculation ...... Slot :  12 of  17 Thread : 2

Density calculation ...... Slot :   4 of  17 Thread : 4
Density calculation ...... Slot :  14 of  17 Thread : 4

Density calculation ...... Slot :   3 of  17 Thread : 3
Density calculation ...... Slot :  13 of  17 Thread : 3

Density calculation ...... Slot :   5 of  17 Thread : 5
Density calculation ...... Slot :  15 of  17 Thread : 5

Density calculation ...... Slot :   6 of  17 Thread : 6
Density calculation ...... Slot :  16 of  17 Thread : 6

Density calculation ...... Slot :   7 of  17 Thread : 7

Density calculation ...... Slot :   8 of  17 Thread : 8

Density calculation ...... Slot :   9 of  17 Thread : 9

Multi-CPU acceleration using 10 CPU(s).
Density calculation ...... Slot :   0 of  17 Thread : 0
Density calculation ...... Slot :  10 of  17 Thread : 0

Density calculation ...... Slot :   1 of  17 Thread : 1
Density calculation ...... Slot :  11 of  17 Thread : 1

Density calculation ...... Slot :   2 of  17 Thread : 2
Density calculation ...... Slot :  12 of  17 Thread : 2

Density calculation ...... Slot :   4 of  17 Thread : 4
Density calculation ...... Slot :  14 of  17 Thread : 4

Density calculation ...... Slot :   3 of  17 Thread : 3
Density calculation ...... Slot :  13 of  17 Thread : 3

Density calculation ...... Slot :   5 of  17 Thread : 5
Density calculation ...... Slot :  15 of  17 Thread : 5

Density calculation ...... Slot :   6 of  17 Thread : 6
Density calculation ...... Slot :  16 of  17 Thread : 6

Density calculation ...... Slot :   7 of  17 Thread : 7

Density calculation ...... Slot :   9 of  17 Thread : 9

Density calculation ...... Slot :   8 of  17 Thread : 8

End of Density Calculation : cpu time : 0:00:01.7, real time : 0:00:03.0, peak mem : 2858.56 megs
Multi-CPU acceleration using 10 CPU(s).
Thread/Slave: 3  process data during iteration  1  in region 0 of 9

Thread/Slave: 1  process data during iteration  1  in region 0 of 9

Thread/Slave: 2  process data during iteration  1  in region 0 of 9

Thread/Slave: 0  process data during iteration  1  in region 0 of 9

Multi-CPU acceleration using 10 CPU(s).
Thread/Slave: 1  process data during iteration  1  in region 2 of 9

Thread/Slave: 0  process data during iteration  1  in region 2 of 9

Multi-CPU acceleration using 10 CPU(s).
Thread/Slave: 1  process data during iteration  1  in region 4 of 9

Thread/Slave: 0  process data during iteration  1  in region 4 of 9

Multi-CPU acceleration using 10 CPU(s).
Thread/Slave: 0  process data during iteration  1  in region 6 of 9

End metal filling: cpu:  0:00:09.9,  real:  0:00:12.0,  peak mem:  3124.83  megs.
<CMD> saveDesign metalfill.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=05/08 22:08:26, mem=2118.2M)
% Begin Save ccopt configuration ... (date=05/08 22:08:26, mem=2118.2M)
% End Save ccopt configuration ... (date=05/08 22:08:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=2118.2M, current mem=2117.1M)
% Begin Save netlist data ... (date=05/08 22:08:26, mem=2117.1M)
Writing Binary DB to metalfill.enc.dat/vbin/CHIP.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/08 22:08:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=2119.2M, current mem=2119.2M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file metalfill.enc.dat/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/08 22:08:26, mem=2119.8M)
Saving AAE Data ...
% End Save AAE data ... (date=05/08 22:08:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2119.8M, current mem=2119.8M)
% Begin Save clock tree data ... (date=05/08 22:08:26, mem=2119.8M)
% End Save clock tree data ... (date=05/08 22:08:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2119.8M, current mem=2119.8M)
Saving preference file metalfill.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 1 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file metalfill.enc.dat/CHIP.pg.gz
Saving property file metalfill.enc.dat/CHIP.prop
** Saving stdCellPlacement_binary (version# 2) ...
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2779.7M) ***
Save Adaptive View Pruing View Names to Binary file
*** Completed savePGFile (cpu=0:00:00.6 real=0:00:00.0 mem=2814.2M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.9 real=0:00:00.0 mem=2770.8M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file metalfill.enc.dat/CHIP.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=05/08 22:08:28, mem=2122.5M)
% End Save power constraints data ... (date=05/08 22:08:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=2122.5M, current mem=2122.5M)
RC_corner
RC_corner
RC_corner
Generated self-contained design metalfill.enc.dat
#% End save design ... (date=05/08 22:08:30, total cpu=0:00:04.6, real=0:00:04.0, peak res=2122.6M, current mem=2122.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol true -padFillerCellsOverlap true -routingBlkgPinOverlap false -routingCellBlkgOverlap false -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2730.6) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 7040
Multi-CPU acceleration using 10 CPU(s).
Saving Drc markers ...
... 1 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
VG: elapsed time: 14.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:01:48  MEM: 3548.3M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> verifyConnectivity -type all -noSoftPGConnect -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed May  8 22:09:21 2024

Design Name: CHIP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (3291.6200, 3289.6400)
Error Limit = 1000; Warning Limit = 50
Check all nets
Use 10 pthreads

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed May  8 22:09:22 2024
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.9  MEM: 0.094M)

<CMD> verifyProcessAntenna -report CHIP.antenna.rpt -error 1000

******* START VERIFY ANTENNA ********
Report File: CHIP.antenna.rpt
LEF Macro File: CHIP.antenna.lef
5000 nets processed: 0 violations
10000 nets processed: 0 violations
15000 nets processed: 0 violations
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:01.3  MEM: 0.000M)

<CMD> saveNetlist CHIP.v
Writing Netlist "CHIP.v" ...
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'CHIP' of instances=84831 and nets=15005 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2722.2M)
Extracted 10.0012% (CPU Time= 0:00:01.7  MEM= 2794.1M)
Extracted 20.0011% (CPU Time= 0:00:02.2  MEM= 2795.9M)
Extracted 30.0009% (CPU Time= 0:00:02.7  MEM= 2798.0M)
Extracted 40.0008% (CPU Time= 0:00:03.3  MEM= 2799.4M)
Extracted 50.0013% (CPU Time= 0:00:03.7  MEM= 2800.1M)
Extracted 60.0012% (CPU Time= 0:00:04.3  MEM= 2801.2M)
Extracted 70.0011% (CPU Time= 0:00:04.8  MEM= 2801.7M)
Extracted 80.0009% (CPU Time= 0:00:05.4  MEM= 2806.1M)
Extracted 90.0008% (CPU Time= 0:00:06.0  MEM= 2807.1M)
Extracted 100% (CPU Time= 0:00:07.6  MEM= 2808.0M)
Number of Extracted Resistors     : 239837
Number of Extracted Ground Cap.   : 244478
Number of Extracted Coupling Cap. : 348304
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC_corner
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2719.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.0  Real Time: 0:00:09.0  MEM: 2717.980M)
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (10 T). (MEM=2685.45)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 10 threads acquired from CTE.
Total number of fetched objects 14306
AAE_INFO-618: Total number of nets in the design is 15005,  96.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2704.22 CPU=0:00:07.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2704.22 CPU=0:00:09.0 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2700.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2700.7M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (10 T). (MEM=2705.32)
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 14306. 
Total number of fetched objects 14306
AAE_INFO-618: Total number of nets in the design is 15005,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2709.5 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2709.5 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:14.0 real=0:00:04.0 totSessionCpu=1:22:02 mem=2713.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  1.197  |  1.537  |  1.197  |  4.327  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1454   |   695   |  1045   |   62    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     43 (43)      |
|   max_tran     |      0 (0)       |   0.000    |     43 (43)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.178%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 26.44 sec
Total Real time: 16.0 sec
Total Memory Usage: 2741.617188 Mbytes
Reset AAE Options
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix CHIP_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'CHIP' of instances=84831 and nets=15005 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2729.5M)
Extracted 10.0012% (CPU Time= 0:00:01.4  MEM= 2813.5M)
Extracted 20.0011% (CPU Time= 0:00:01.9  MEM= 2816.1M)
Extracted 30.0009% (CPU Time= 0:00:02.3  MEM= 2818.1M)
Extracted 40.0008% (CPU Time= 0:00:02.8  MEM= 2819.6M)
Extracted 50.0013% (CPU Time= 0:00:03.2  MEM= 2820.2M)
Extracted 60.0012% (CPU Time= 0:00:03.7  MEM= 2821.4M)
Extracted 70.0011% (CPU Time= 0:00:04.1  MEM= 2821.9M)
Extracted 80.0009% (CPU Time= 0:00:04.6  MEM= 2826.3M)
Extracted 90.0008% (CPU Time= 0:00:05.2  MEM= 2827.2M)
Extracted 100% (CPU Time= 0:00:06.8  MEM= 2828.2M)
Number of Extracted Resistors     : 239837
Number of Extracted Ground Cap.   : 244478
Number of Extracted Coupling Cap. : 348304
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC_corner
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2728.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.2  Real Time: 0:00:08.0  MEM: 2724.910M)
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (10 T). (MEM=2689.9)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 10 threads acquired from CTE.
Total number of fetched objects 14306
AAE_INFO-618: Total number of nets in the design is 15005,  96.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2712.4 CPU=0:00:07.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2712.4 CPU=0:00:08.7 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2709.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2709.3M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (10 T). (MEM=2713.46)
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 14306. 
Total number of fetched objects 14306
AAE_INFO-618: Total number of nets in the design is 15005,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2714.46 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2714.46 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:13.5 real=0:00:03.0 totSessionCpu=1:22:30 mem=2718.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_func_mode_min 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.072  |  2.145  |  0.072  |  4.700  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1454   |   695   |  1045   |   62    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 4.178%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 23.6 sec
Total Real time: 13.0 sec
Total Memory Usage: 2536.085938 Mbytes
Reset AAE Options
<CMD> setAnalysisMode -analysisType bcwc
Deleting AAE DB due to SOCV option changes -------------------------------
<CMD> write_sdf -max_view av_func_mode_max -min_view av_func_mode_min -edges noedge  -splitsetuphold -remashold -splitrecrem -min_period_edges none  CHIP.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
AAE DB initialization (MEM=2522.66 CPU=0:00:00.1 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (10 T). (MEM=2649.31)
AAE_INFO: Number of noise libraries( CDBs ) loaded = 1
AAE_INFO: Cdb files are: 
 	../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB
 
**WARN: (IMPESI-3083):	CDB cell ANTENNA does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB.
**WARN: (IMPESI-3083):	CDB cell FILL1 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB.
**WARN: (IMPESI-3083):	CDB cell FILL16 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB.
**WARN: (IMPESI-3083):	CDB cell FILL2 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB.
**WARN: (IMPESI-3083):	CDB cell FILL32 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB.
**WARN: (IMPESI-3083):	CDB cell FILL4 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB.
**WARN: (IMPESI-3083):	CDB cell FILL64 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB.
**WARN: (IMPESI-3083):	CDB cell FILL8 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB.
**WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973gvwc' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'PDO12CDG' does not have characterized noise model(s) for 'tpz973gvwc' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 14306
AAE_INFO-618: Total number of nets in the design is 15005,  96.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2777.18 CPU=0:00:06.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2687.64 CPU=0:00:08.3 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2684.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2684.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (10 T). (MEM=2680.83)
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 105. 
Total number of fetched objects 14306
AAE_INFO-618: Total number of nets in the design is 15005,  0.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2689.77 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2689.77 CPU=0:00:00.9 REAL=0:00:01.0)
<CMD> set dbgLefDefOutVersion 5.8
<CMD> global dbgLefDefOutVersion
<CMD> set dbgLefDefOutVersion 5.8
<CMD> defOut -floorplan -netlist -scanChain -routing CHIP.def
Writing DEF file 'CHIP.def', current time is Wed May  8 22:12:11 2024 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 1 scan chain  (total 348 scan bits).
*** Scan Sanity Check Summary:
*** 1 scan chain  passed sanity check.
DEF file 'CHIP.def' is written, current time is Wed May  8 22:12:12 2024 ...
<CMD> set dbgLefDefOutVersion 5.8
<CMD> set dbgLefDefOutVersion 5.8
<CMD> addInst -physical -cell PAD60GU -inst BPad_west1 -loc 0 234.72 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_west1' is placed at (0, 469440) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_west2 -loc 0 314.44 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_west2' is placed at (0, 628880) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_west3 -loc 0 394.16 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_west3' is placed at (0, 788320) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_west4 -loc 0 473.88 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_west4' is placed at (0, 947760) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_west5 -loc 0 553.6 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_west5' is placed at (0, 1107200) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_west6 -loc 0 633.32 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_west6' is placed at (0, 1266640) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_west7 -loc 0 713.04 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_west7' is placed at (0, 1426080) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_west8 -loc 0 792.76 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_west8' is placed at (0, 1585520) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_west9 -loc 0 872.48 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_west9' is placed at (0, 1744960) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_west10 -loc 0 952.2 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_west10' is placed at (0, 1904400) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_west11 -loc 0 1031.92 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_west11' is placed at (0, 2063840) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_west12 -loc 0 1111.64 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_west12' is placed at (0, 2223280) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_west13 -loc 0 1191.36 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_west13' is placed at (0, 2382720) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_west14 -loc 0 1271.08 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_west14' is placed at (0, 2542160) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_west15 -loc 0 1350.8 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_west15' is placed at (0, 2701600) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_west16 -loc 0 1430.52 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_west16' is placed at (0, 2861040) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_west17 -loc 0 1510.24 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_west17' is placed at (0, 3020480) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_west18 -loc 0 1589.96 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_west18' is placed at (0, 3179920) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_west19 -loc 0 1669.68 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_west19' is placed at (0, 3339360) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_west20 -loc 0 1749.4 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_west20' is placed at (0, 3498800) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_west21 -loc 0 1829.12 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_west21' is placed at (0, 3658240) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_west22 -loc 0 1908.84 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_west22' is placed at (0, 3817680) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_west23 -loc 0 1988.56 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_west23' is placed at (0, 3977120) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_west24 -loc 0 2068.28 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_west24' is placed at (0, 4136560) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_west25 -loc 0 2148 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_west25' is placed at (0, 4296000) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_west26 -loc 0 2227.72 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_west26' is placed at (0, 4455440) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_west27 -loc 0 2307.44 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_west27' is placed at (0, 4614880) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_west28 -loc 0 2387.16 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_west28' is placed at (0, 4774320) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_west29 -loc 0 2466.88 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_west29' is placed at (0, 4933760) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_west30 -loc 0 2546.6 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_west30' is placed at (0, 5093200) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_west31 -loc 0 2626.32 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_west31' is placed at (0, 5252640) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_west32 -loc 0 2706.04 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_west32' is placed at (0, 5412080) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_west33 -loc 0 2785.76 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_west33' is placed at (0, 5571520) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_west34 -loc 0 2865.48 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_west34' is placed at (0, 5730960) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_west35 -loc 0 2945.2 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_west35' is placed at (0, 5890400) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_west36 -loc 0 3024.92 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_west36' is placed at (0, 6049840) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_east1 -loc 3119.39 234.72 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_east1' is placed at (6238780, 469440) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_east2 -loc 3204.39 314.44 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_east2' is placed at (6408780, 628880) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_east3 -loc 3119.39 394.16 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_east3' is placed at (6238780, 788320) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_east4 -loc 3204.39 473.88 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_east4' is placed at (6408780, 947760) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_east5 -loc 3119.39 553.6 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_east5' is placed at (6238780, 1107200) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_east6 -loc 3204.39 633.32 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_east6' is placed at (6408780, 1266640) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_east7 -loc 3119.39 713.04 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_east7' is placed at (6238780, 1426080) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_east8 -loc 3204.39 792.76 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_east8' is placed at (6408780, 1585520) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_east9 -loc 3119.39 872.48 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_east9' is placed at (6238780, 1744960) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_east10 -loc 3204.39 952.2 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_east10' is placed at (6408780, 1904400) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_east11 -loc 3119.39 1031.92 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_east11' is placed at (6238780, 2063840) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_east12 -loc 3204.39 1111.64 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_east12' is placed at (6408780, 2223280) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_east13 -loc 3119.39 1191.36 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_east13' is placed at (6238780, 2382720) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_east14 -loc 3204.39 1271.08 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_east14' is placed at (6408780, 2542160) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_east15 -loc 3119.39 1350.8 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_east15' is placed at (6238780, 2701600) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_east16 -loc 3204.39 1430.52 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_east16' is placed at (6408780, 2861040) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_east17 -loc 3119.39 1510.24 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_east17' is placed at (6238780, 3020480) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_east18 -loc 3204.39 1589.96 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_east18' is placed at (6408780, 3179920) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_east19 -loc 3119.39 1669.68 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_east19' is placed at (6238780, 3339360) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_east20 -loc 3204.39 1749.4 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_east20' is placed at (6408780, 3498800) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_east21 -loc 3119.39 1829.12 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_east21' is placed at (6238780, 3658240) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_east22 -loc 3204.39 1908.84 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_east22' is placed at (6408780, 3817680) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_east23 -loc 3119.39 1988.56 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_east23' is placed at (6238780, 3977120) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_east24 -loc 3204.39 2068.28 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_east24' is placed at (6408780, 4136560) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_east25 -loc 3119.39 2148 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_east25' is placed at (6238780, 4296000) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_east26 -loc 3204.39 2227.72 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_east26' is placed at (6408780, 4455440) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_east27 -loc 3119.39 2307.44 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_east27' is placed at (6238780, 4614880) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_east28 -loc 3204.39 2387.16 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_east28' is placed at (6408780, 4774320) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_east29 -loc 3119.39 2466.88 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_east29' is placed at (6238780, 4933760) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_east30 -loc 3204.39 2546.6 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_east30' is placed at (6408780, 5093200) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_east31 -loc 3119.39 2626.32 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_east31' is placed at (6238780, 5252640) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_east32 -loc 3204.39 2706.04 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_east32' is placed at (6408780, 5412080) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_east33 -loc 3119.39 2785.76 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_east33' is placed at (6238780, 5571520) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_east34 -loc 3204.39 2865.48 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_east34' is placed at (6408780, 5730960) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_east35 -loc 3119.39 2945.2 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_east35' is placed at (6238780, 5890400) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_east36 -loc 3204.39 3024.92 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_east36' is placed at (6408780, 6049840) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_south1 -loc 234.775 0 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_south1' is placed at (469550, 0) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_south2 -loc 314.55 0 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_south2' is placed at (629100, 0) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_south3 -loc 394.325 0 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_south3' is placed at (788650, 0) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_south4 -loc 474.1 0 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_south4' is placed at (948200, 0) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_south5 -loc 553.875 0 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_south5' is placed at (1107750, 0) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_south6 -loc 633.65 0 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_south6' is placed at (1267300, 0) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_south7 -loc 713.425 0 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_south7' is placed at (1426850, 0) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_south8 -loc 793.2 0 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_south8' is placed at (1586400, 0) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_south9 -loc 872.975 0 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_south9' is placed at (1745950, 0) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_south10 -loc 952.75 0 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_south10' is placed at (1905500, 0) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_south11 -loc 1032.525 0 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_south11' is placed at (2065050, 0) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_south12 -loc 1112.3 0 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_south12' is placed at (2224600, 0) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_south13 -loc 1192.075 0 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_south13' is placed at (2384150, 0) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_south14 -loc 1271.845 0 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_south14' is placed at (2543690, 0) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_south15 -loc 1351.615 0 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_south15' is placed at (2703230, 0) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_south16 -loc 1431.385 0 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_south16' is placed at (2862770, 0) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_south17 -loc 1511.155 0 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_south17' is placed at (3022310, 0) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_south18 -loc 1590.925 0 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_south18' is placed at (3181850, 0) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_south19 -loc 1670.695 0 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_south19' is placed at (3341390, 0) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_south20 -loc 1750.465 0 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_south20' is placed at (3500930, 0) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_south21 -loc 1830.235 0 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_south21' is placed at (3660470, 0) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_south22 -loc 1910.005 0 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_south22' is placed at (3820010, 0) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_south23 -loc 1989.775 0 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_south23' is placed at (3979550, 0) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_south24 -loc 2069.545 0 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_south24' is placed at (4139090, 0) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_south25 -loc 2149.32 0 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_south25' is placed at (4298640, 0) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_south26 -loc 2229.095 0 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_south26' is placed at (4458190, 0) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_south27 -loc 2308.87 0 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_south27' is placed at (4617740, 0) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_south28 -loc 2388.645 0 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_south28' is placed at (4777290, 0) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_south29 -loc 2468.42 0 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_south29' is placed at (4936840, 0) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_south30 -loc 2548.195 0 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_south30' is placed at (5096390, 0) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_south31 -loc 2627.97 0 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_south31' is placed at (5255940, 0) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_south32 -loc 2707.745 0 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_south32' is placed at (5415490, 0) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_south33 -loc 2787.52 0 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_south33' is placed at (5575040, 0) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_south34 -loc 2867.295 0 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_south34' is placed at (5734590, 0) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_south35 -loc 2947.07 0 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_south35' is placed at (5894140, 0) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_south36 -loc 3026.845 0 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_south36' is placed at (6053690, 0) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_north1 -loc 234.775 3202.41 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_north1' is placed at (469550, 6404820) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_north2 -loc 314.55 3117.41 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_north2' is placed at (629100, 6234820) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_north3 -loc 394.325 3202.41 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_north3' is placed at (788650, 6404820) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_north4 -loc 474.1 3117.41 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_north4' is placed at (948200, 6234820) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_north5 -loc 553.875 3202.41 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_north5' is placed at (1107750, 6404820) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_north6 -loc 633.65 3117.41 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_north6' is placed at (1267300, 6234820) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_north7 -loc 713.425 3202.41 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_north7' is placed at (1426850, 6404820) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_north8 -loc 793.2 3117.41 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_north8' is placed at (1586400, 6234820) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_north9 -loc 872.975 3202.41 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_north9' is placed at (1745950, 6404820) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_north10 -loc 952.75 3117.41 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_north10' is placed at (1905500, 6234820) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_north11 -loc 1032.525 3202.41 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_north11' is placed at (2065050, 6404820) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_north12 -loc 1112.3 3117.41 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_north12' is placed at (2224600, 6234820) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_north13 -loc 1192.075 3202.41 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_north13' is placed at (2384150, 6404820) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_north14 -loc 1271.845 3117.41 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_north14' is placed at (2543690, 6234820) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_north15 -loc 1351.615 3202.41 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_north15' is placed at (2703230, 6404820) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_north16 -loc 1431.385 3117.41 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_north16' is placed at (2862770, 6234820) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_north17 -loc 1511.155 3202.41 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_north17' is placed at (3022310, 6404820) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_north18 -loc 1590.925 3117.41 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_north18' is placed at (3181850, 6234820) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_north19 -loc 1670.695 3202.41 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_north19' is placed at (3341390, 6404820) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_north20 -loc 1750.465 3117.41 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_north20' is placed at (3500930, 6234820) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_north21 -loc 1830.235 3202.41 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_north21' is placed at (3660470, 6404820) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_north22 -loc 1910.005 3117.41 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_north22' is placed at (3820010, 6234820) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_north23 -loc 1989.775 3202.41 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_north23' is placed at (3979550, 6404820) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_north24 -loc 2069.545 3117.41 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_north24' is placed at (4139090, 6234820) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_north25 -loc 2149.32 3202.41 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_north25' is placed at (4298640, 6404820) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_north26 -loc 2229.095 3117.41 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_north26' is placed at (4458190, 6234820) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_north27 -loc 2308.87 3202.41 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_north27' is placed at (4617740, 6404820) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_north28 -loc 2388.645 3117.41 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_north28' is placed at (4777290, 6234820) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_north29 -loc 2468.42 3202.41 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_north29' is placed at (4936840, 6404820) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_north30 -loc 2548.195 3117.41 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_north30' is placed at (5096390, 6234820) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_north31 -loc 2627.97 3202.41 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_north31' is placed at (5255940, 6404820) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_north32 -loc 2707.745 3117.41 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_north32' is placed at (5415490, 6234820) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_north33 -loc 2787.52 3202.41 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_north33' is placed at (5575040, 6404820) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_north34 -loc 2867.295 3117.41 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_north34' is placed at (5734590, 6234820) which is outside of core box.
<CMD> addInst -physical -cell PAD60GU -inst BPad_north35 -loc 2947.07 3202.41 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_north35' is placed at (5894140, 6404820) which is outside of core box.
<CMD> addInst -physical -cell PAD60NU -inst BPad_north36 -loc 3026.845 3117.41 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_north36' is placed at (6053690, 6234820) which is outside of core box.
<CMD> setDrawView place
<CMD> redraw
<CMD> zoomBox 20.61500 1338.35550 1181.35550 2547.04400
<CMD> pan -269.70750 1341.71450
<CMD> zoomBox -200.58250 1606.54200 638.05250 2479.81950
<CMD> zoomBox -181.63750 1701.91700 531.20250 2444.20300
<CMD> zoomBox -136.24000 1849.82750 378.78700 2386.12950
<CMD> pan -17.28550 2045.45950
<CMD> setLayerPreference block -isVisible 0
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> zoomBox -101.63200 1657.12000 270.47550 2044.59850
<CMD> zoomBox -81.31350 1684.30700 234.97800 2013.66400
<CMD> zoomBox -48.83400 1727.13400 179.68700 1965.09500
<CMD> add_text -layer METAL5 -label IOVSS -pt 66 1843 -height 10
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> add_text -layer METAL5 -label IOVDD -pt 66 1682 -height 10
<CMD> zoomBox -59.65400 1624.02650 256.63900 1953.38500
<CMD> getOpCond -min
min: slow
<CMD> getOpCond -max
max: slow
**WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-doCongOpt" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -routeAntennaCellName {}
**WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFXL CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 CLKBUFX1 BUFXL BUFX8 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 BUFX1 INVXL INVX8 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVXL CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
<CMD> setStreamOutMode -specifyViaName default -SEvianames false -virtualConnection false -uniquifyCellNamesPrefix false -snapToMGrid false -textSize 1 -version 3
<CMD> setTieHiLoMode -reset
<CMD> setTieHiLoMode -cell {{TIEHI TIELO}} -maxDistance 100 -maxFanOut 20 -honorDontTouch false -createHierPort false
<CMD> streamOut CHIP.gds -mapFile streamOut.map -libName DesignLib -merge { ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_io.gds } -outputMacros -units 1000 -mode ALL
Finding the highest version number among the merge files
Merge file: ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_io.gds has version number: 5

Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 0.5 ******
**WARN: (IMPOGDS-250):	Specified unit is smaller than the one in db. You may have rounding problems
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 5)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    16                            METAL1
    18                            METAL2
    28                            METAL3
    31                            METAL4
    33                            METAL5
    17                             VIA12
    27                             VIA23
    29                             VIA34
    32                             VIA45
    40                            METAL1
    41                            METAL2
    42                            METAL3
    43                            METAL4
    44                            METAL5


Stream Out Information Processed for GDS version 5:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          84975

Ports/Pins                             0

Nets                              159077
    metal layer METAL1             30285
    metal layer METAL2             88477
    metal layer METAL3             39051
    metal layer METAL4              1219
    metal layer METAL5                45

    Via Instances                  78053

Special Nets                        2434
    metal layer METAL1              1723
    metal layer METAL2               106
    metal layer METAL3                35
    metal layer METAL4               292
    metal layer METAL5               278

    Via Instances                  46325

Metal Fills                       609516
    metal layer METAL1            145600
    metal layer METAL2            187945
    metal layer METAL3            198610
    metal layer METAL4             38150
    metal layer METAL5             39211

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                               14305
    metal layer METAL1              4384
    metal layer METAL2              7185
    metal layer METAL3              2620
    metal layer METAL4               116


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Merging with GDS libraries
Scanning GDS file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_io.gds to register cell name ......
Merging GDS file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_io.gds ......
	****** Merge file: ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_io.gds has version number: 5.
	****** Merge file: ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_io.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
**WARN: (IMPOGDS-217):	Master cell: FILL1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: AND3X4 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: FILL2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: FILL4 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: OAI21XL not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: ANTENNA not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: NOR2BX2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: CMPR22X1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: XNOR2X2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: OAI22XL not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: OAI21X4 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: FILL16 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: CMPR32X1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: XNOR3X2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: OAI22X4 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: FILL8 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: CMPR42X1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: NAND2X1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: NOR2X1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: NOR4X1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (EMS-27):	Message (IMPOGDS-217) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPOGDS-218):	Number of master cells not found after merging: 192

Output for cells
**WARN: The GDSII cell 'PAD60NU' is empty.
**WARN: The GDSII cell 'PAD60GU' is empty.
**WARN: (IMPOGDS-1176):	There are 2 empty cells. Check innovus.log# for the details.
  It is probably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> streamOut CHIP.gds -mapFile streamOut.map -libName DesignLib -merge { ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_io.gds ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_core.gds } -outputMacros -units 1000 -mode ALL
Finding the highest version number among the merge files
Merge file: ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_io.gds has version number: 5
Merge file: ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_core.gds has version number: 5

Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 0.5 ******
**WARN: (IMPOGDS-250):	Specified unit is smaller than the one in db. You may have rounding problems
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 5)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    16                            METAL1
    18                            METAL2
    28                            METAL3
    31                            METAL4
    33                            METAL5
    17                             VIA12
    27                             VIA23
    29                             VIA34
    32                             VIA45
    40                            METAL1
    41                            METAL2
    42                            METAL3
    43                            METAL4
    44                            METAL5


Stream Out Information Processed for GDS version 5:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          84975

Ports/Pins                             0

Nets                              159077
    metal layer METAL1             30285
    metal layer METAL2             88477
    metal layer METAL3             39051
    metal layer METAL4              1219
    metal layer METAL5                45

    Via Instances                  78053

Special Nets                        2434
    metal layer METAL1              1723
    metal layer METAL2               106
    metal layer METAL3                35
    metal layer METAL4               292
    metal layer METAL5               278

    Via Instances                  46325

Metal Fills                       609516
    metal layer METAL1            145600
    metal layer METAL2            187945
    metal layer METAL3            198610
    metal layer METAL4             38150
    metal layer METAL5             39211

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                               14305
    metal layer METAL1              4384
    metal layer METAL2              7185
    metal layer METAL3              2620
    metal layer METAL4               116


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Merging with GDS libraries
Scanning GDS file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_io.gds to register cell name ......
Scanning GDS file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_core.gds to register cell name ......
Merging GDS file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_io.gds ......
	****** Merge file: ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_io.gds has version number: 5.
	****** Merge file: ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_io.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
Merging GDS file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_core.gds ......
	****** Merge file: ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_core.gds has version number: 5.
	****** Merge file: ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_core.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
**WARN: (IMPOGDS-217):	Master cell: PAD60NU not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: PAD60GU not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-218):	Number of master cells not found after merging: 2

Output for cells
**WARN: The GDSII cell 'PAD60NU' is empty.
**WARN: The GDSII cell 'PAD60GU' is empty.
**WARN: (IMPOGDS-1176):	There are 4 empty cells. Check innovus.log# for the details.
  It is probably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> streamOut CHIP.gds -mapFile streamOut.map -libName DesignLib -merge { ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_io.gds ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_core.gds ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tpb973gv.gds } -outputMacros -units 1000 -mode ALL
Finding the highest version number among the merge files
Merge file: ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_io.gds has version number: 5
Merge file: ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_core.gds has version number: 5
Merge file: ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tpb973gv.gds has version number: 5

Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 0.5 ******
**WARN: (IMPOGDS-250):	Specified unit is smaller than the one in db. You may have rounding problems
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 5)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    16                            METAL1
    18                            METAL2
    28                            METAL3
    31                            METAL4
    33                            METAL5
    17                             VIA12
    27                             VIA23
    29                             VIA34
    32                             VIA45
    40                            METAL1
    41                            METAL2
    42                            METAL3
    43                            METAL4
    44                            METAL5


Stream Out Information Processed for GDS version 5:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          84975

Ports/Pins                             0

Nets                              159077
    metal layer METAL1             30285
    metal layer METAL2             88477
    metal layer METAL3             39051
    metal layer METAL4              1219
    metal layer METAL5                45

    Via Instances                  78053

Special Nets                        2434
    metal layer METAL1              1723
    metal layer METAL2               106
    metal layer METAL3                35
    metal layer METAL4               292
    metal layer METAL5               278

    Via Instances                  46325

Metal Fills                       609516
    metal layer METAL1            145600
    metal layer METAL2            187945
    metal layer METAL3            198610
    metal layer METAL4             38150
    metal layer METAL5             39211

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                               14305
    metal layer METAL1              4384
    metal layer METAL2              7185
    metal layer METAL3              2620
    metal layer METAL4               116


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Merging with GDS libraries
Scanning GDS file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_io.gds to register cell name ......
Scanning GDS file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_core.gds to register cell name ......
Scanning GDS file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tpb973gv.gds to register cell name ......
Merging GDS file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_io.gds ......
	****** Merge file: ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_io.gds has version number: 5.
	****** Merge file: ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_io.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
Merging GDS file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_core.gds ......
	****** Merge file: ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_core.gds has version number: 5.
	****** Merge file: ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_core.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
Merging GDS file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tpb973gv.gds ......
	****** Merge file: ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tpb973gv.gds has version number: 5.
	****** Merge file: ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tpb973gv.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
Output for cells
**WARN: (IMPOGDS-1176):	There are 4 empty cells. Check innovus.log# for the details.
  It is probably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveDesign final.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=05/08 22:15:42, mem=2134.2M)
% Begin Save ccopt configuration ... (date=05/08 22:15:42, mem=2134.2M)
% End Save ccopt configuration ... (date=05/08 22:15:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=2134.2M, current mem=2130.5M)
% Begin Save netlist data ... (date=05/08 22:15:42, mem=2130.5M)
Writing Binary DB to final.enc.dat/vbin/CHIP.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/08 22:15:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=2131.9M, current mem=2131.9M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file final.enc.dat/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/08 22:15:42, mem=2132.5M)
Saving AAE Data ...
% End Save AAE data ... (date=05/08 22:15:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=2132.5M, current mem=2132.5M)
% Begin Save clock tree data ... (date=05/08 22:15:42, mem=2132.5M)
% End Save clock tree data ... (date=05/08 22:15:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=2132.5M, current mem=2132.5M)
Saving preference file final.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 1 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file final.enc.dat/CHIP.pg.gz
Saving property file final.enc.dat/CHIP.prop
** Saving stdCellPlacement_binary (version# 2) ...
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2802.0M) ***
Save Adaptive View Pruing View Names to Binary file
*** Completed savePGFile (cpu=0:00:00.5 real=0:00:00.0 mem=2836.5M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.9 real=0:00:00.0 mem=2793.1M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file final.enc.dat/CHIP.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=05/08 22:15:44, mem=2134.8M)
% End Save power constraints data ... (date=05/08 22:15:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=2134.8M, current mem=2134.8M)
RC_corner
RC_corner
RC_corner
Generated self-contained design final.enc.dat
#% End save design ... (date=05/08 22:15:46, total cpu=0:00:04.3, real=0:00:04.0, peak res=2134.9M, current mem=2134.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> fit
<CMD> fit

--------------------------------------------------------------------------------
Exiting Innovus on Wed May  8 22:26:07 2024
  Total CPU time:     1:27:21
  Total real time:    1:05:30
  Peak memory (main): 2300.55MB


*** Memory Usage v#1 (Current mem = 2872.801M, initial mem = 281.531M) ***
*** Message Summary: 15927 warning(s), 5 error(s)

--- Ending "Innovus" (totcpu=1:24:41, real=1:05:26, mem=2872.8M) ---
