{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 08 10:33:43 2010 " "Info: Processing started: Wed Dec 08 10:33:43 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD -c DE2_CCD " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD -c DE2_CCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Info: Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/VGA_Controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_ccd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file de2_ccd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_CCD " "Info: Found entity 1: DE2_CCD" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 45 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_ccd_config.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Info: Found entity 1: I2C_CCD_Config" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/I2C_CCD_Config.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Info: Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/I2C_Controller.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_buffer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Info: Found entity 1: Line_Buffer" {  } { { "Line_Buffer.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Line_Buffer.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info: Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Reset_Delay.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Info: Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/SEG7_LUT.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut_8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Info: Found entity 1: SEG7_LUT_8" {  } { { "SEG7_LUT_8.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/SEG7_LUT_8.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/command.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Info: Found entity 1: command" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/command.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/control_interface.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Info: Found entity 1: control_interface" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/control_interface.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(26) " "Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdr_data_path.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Info: Found entity 1: sdr_data_path" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/sdr_data_path.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_control_4port.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Info: Found entity 1: Sdram_Control_4Port" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_FIFO " "Info: Found entity 1: Sdram_FIFO" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_FIFO.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL " "Info: Found entity 1: Sdram_PLL" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_PLL.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw2rgb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Info: Found entity 1: RAW2RGB" {  } { { "RAW2RGB.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/RAW2RGB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccd_capture.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Info: Found entity 1: CCD_Capture" {  } { { "CCD_Capture.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/CCD_Capture.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "VGA_DATA_REQ.v " "Warning: Can't analyze file -- file VGA_DATA_REQ.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mirror_col.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mirror_col.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mirror_Col " "Info: Found entity 1: Mirror_Col" {  } { { "Mirror_Col.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Mirror_Col.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Info: Found entity 1: mem" {  } { { "mem.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/mem.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final bresenham.v(23) " "Warning (10463): Verilog HDL Declaration warning at bresenham.v(23): \"final\" is SystemVerilog-2005 keyword" {  } { { "bresenham.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/bresenham.v" 23 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bresenham.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bresenham.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpu_func_draw_line " "Info: Found entity 1: gpu_func_draw_line" {  } { { "bresenham.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/bresenham.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GREEN_GT_RED_match DE2_CCD.v(457) " "Warning (10236): Verilog HDL Implicit Net warning at DE2_CCD.v(457): created implicit net for \"GREEN_GT_RED_match\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 457 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GREEN_GT_BLUE_match DE2_CCD.v(459) " "Warning (10236): Verilog HDL Implicit Net warning at DE2_CCD.v(459): created implicit net for \"GREEN_GT_BLUE_match\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 459 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "trigger bresenham.v(37) " "Warning (10236): Verilog HDL Implicit Net warning at bresenham.v(37): created implicit net for \"trigger\"" {  } { { "bresenham.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/bresenham.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col.v(57) " "Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col.v(57): instance has no name" {  } { { "Mirror_Col.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Mirror_Col.v" 57 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col.v(65) " "Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col.v(65): instance has no name" {  } { { "Mirror_Col.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Mirror_Col.v" 65 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col.v(73) " "Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col.v(73): instance has no name" {  } { { "Mirror_Col.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Mirror_Col.v" 73 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_CCD " "Info: Elaborating entity \"DE2_CCD\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GREEN_GT_RED_match DE2_CCD.v(457) " "Warning (10036): Verilog HDL or VHDL warning at DE2_CCD.v(457): object \"GREEN_GT_RED_match\" assigned a value but never read" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 457 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GREEN_GT_BLUE_match DE2_CCD.v(459) " "Warning (10036): Verilog HDL or VHDL warning at DE2_CCD.v(459): object \"GREEN_GT_BLUE_match\" assigned a value but never read" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 459 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "red_present DE2_CCD.v(401) " "Warning (10036): Verilog HDL or VHDL warning at DE2_CCD.v(401): object \"red_present\" assigned a value but never read" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 401 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green_present DE2_CCD.v(401) " "Warning (10036): Verilog HDL or VHDL warning at DE2_CCD.v(401): object \"green_present\" assigned a value but never read" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 401 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "yellow_present DE2_CCD.v(401) " "Warning (10036): Verilog HDL or VHDL warning at DE2_CCD.v(401): object \"yellow_present\" assigned a value but never read" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 401 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "red_paint DE2_CCD.v(402) " "Warning (10036): Verilog HDL or VHDL warning at DE2_CCD.v(402): object \"red_paint\" assigned a value but never read" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 402 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green_paint DE2_CCD.v(403) " "Warning (10036): Verilog HDL or VHDL warning at DE2_CCD.v(403): object \"green_paint\" assigned a value but never read" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 403 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue_paint DE2_CCD.v(403) " "Warning (10036): Verilog HDL or VHDL warning at DE2_CCD.v(403): object \"blue_paint\" assigned a value but never read" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 403 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 DE2_CCD.v(389) " "Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(389): truncated value with size 11 to match size of target (9)" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DE2_CCD.v(571) " "Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(571): truncated value with size 32 to match size of target (10)" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 10 DE2_CCD.v(578) " "Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(578): truncated value with size 22 to match size of target (10)" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 9 DE2_CCD.v(579) " "Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(579): truncated value with size 22 to match size of target (9)" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DE2_CCD.v(591) " "Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(591): truncated value with size 32 to match size of target (3)" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DE2_CCD.v(594) " "Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(594): truncated value with size 32 to match size of target (3)" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..10\] DE2_CCD.v(193) " "Warning (10034): Output port \"LEDR\[17..10\]\" at DE2_CCD.v(193) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE2_CCD.v(215) " "Warning (10034): Output port \"FL_ADDR\" at DE2_CCD.v(215) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 215 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR DE2_CCD.v(222) " "Warning (10034): Output port \"SRAM_ADDR\" at DE2_CCD.v(222) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR DE2_CCD.v(230) " "Warning (10034): Output port \"OTG_ADDR\" at DE2_CCD.v(230) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 230 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE2_CCD.v(195) " "Warning (10034): Output port \"UART_TXD\" at DE2_CCD.v(195) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE2_CCD.v(198) " "Warning (10034): Output port \"IRDA_TXD\" at DE2_CCD.v(198) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 198 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE2_CCD.v(216) " "Warning (10034): Output port \"FL_WE_N\" at DE2_CCD.v(216) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE2_CCD.v(217) " "Warning (10034): Output port \"FL_RST_N\" at DE2_CCD.v(217) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 217 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE2_CCD.v(218) " "Warning (10034): Output port \"FL_OE_N\" at DE2_CCD.v(218) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 218 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE2_CCD.v(219) " "Warning (10034): Output port \"FL_CE_N\" at DE2_CCD.v(219) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 219 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N DE2_CCD.v(223) " "Warning (10034): Output port \"SRAM_UB_N\" at DE2_CCD.v(223) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 223 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N DE2_CCD.v(224) " "Warning (10034): Output port \"SRAM_LB_N\" at DE2_CCD.v(224) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 224 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N DE2_CCD.v(225) " "Warning (10034): Output port \"SRAM_WE_N\" at DE2_CCD.v(225) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 225 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N DE2_CCD.v(226) " "Warning (10034): Output port \"SRAM_CE_N\" at DE2_CCD.v(226) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 226 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N DE2_CCD.v(227) " "Warning (10034): Output port \"SRAM_OE_N\" at DE2_CCD.v(227) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 227 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N DE2_CCD.v(231) " "Warning (10034): Output port \"OTG_CS_N\" at DE2_CCD.v(231) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 231 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N DE2_CCD.v(232) " "Warning (10034): Output port \"OTG_RD_N\" at DE2_CCD.v(232) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 232 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N DE2_CCD.v(233) " "Warning (10034): Output port \"OTG_WR_N\" at DE2_CCD.v(233) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 233 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N DE2_CCD.v(234) " "Warning (10034): Output port \"OTG_RST_N\" at DE2_CCD.v(234) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 234 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_FSPEED DE2_CCD.v(235) " "Warning (10034): Output port \"OTG_FSPEED\" at DE2_CCD.v(235) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 235 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_LSPEED DE2_CCD.v(236) " "Warning (10034): Output port \"OTG_LSPEED\" at DE2_CCD.v(236) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 236 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK0_N DE2_CCD.v(241) " "Warning (10034): Output port \"OTG_DACK0_N\" at DE2_CCD.v(241) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 241 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK1_N DE2_CCD.v(242) " "Warning (10034): Output port \"OTG_DACK1_N\" at DE2_CCD.v(242) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 242 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW DE2_CCD.v(247) " "Warning (10034): Output port \"LCD_RW\" at DE2_CCD.v(247) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 247 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN DE2_CCD.v(248) " "Warning (10034): Output port \"LCD_EN\" at DE2_CCD.v(248) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 248 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS DE2_CCD.v(249) " "Warning (10034): Output port \"LCD_RS\" at DE2_CCD.v(249) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 249 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE2_CCD.v(254) " "Warning (10034): Output port \"SD_CLK\" at DE2_CCD.v(254) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 254 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO DE2_CCD.v(265) " "Warning (10034): Output port \"TDO\" at DE2_CCD.v(265) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 265 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE2_CCD.v(257) " "Warning (10034): Output port \"I2C_SCLK\" at DE2_CCD.v(257) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 257 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CMD DE2_CCD.v(277) " "Warning (10034): Output port \"ENET_CMD\" at DE2_CCD.v(277) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 277 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CS_N DE2_CCD.v(278) " "Warning (10034): Output port \"ENET_CS_N\" at DE2_CCD.v(278) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 278 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_WR_N DE2_CCD.v(279) " "Warning (10034): Output port \"ENET_WR_N\" at DE2_CCD.v(279) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 279 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RD_N DE2_CCD.v(280) " "Warning (10034): Output port \"ENET_RD_N\" at DE2_CCD.v(280) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 280 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RST_N DE2_CCD.v(281) " "Warning (10034): Output port \"ENET_RST_N\" at DE2_CCD.v(281) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 281 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CLK DE2_CCD.v(283) " "Warning (10034): Output port \"ENET_CLK\" at DE2_CCD.v(283) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 283 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE2_CCD.v(288) " "Warning (10034): Output port \"AUD_DACDAT\" at DE2_CCD.v(288) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 288 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE2_CCD.v(290) " "Warning (10034): Output port \"AUD_XCK\" at DE2_CCD.v(290) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 290 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:pixel_addr " "Info: Elaborating entity \"mem\" for hierarchy \"mem:pixel_addr\"" {  } { { "DE2_CCD.v" "pixel_addr" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 648 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem:pixel_addr\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"mem:pixel_addr\|altsyncram:altsyncram_component\"" {  } { { "mem.v" "altsyncram_component" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/mem.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:pixel_addr\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"mem:pixel_addr\|altsyncram:altsyncram_component\"" {  } { { "mem.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/mem.v" 88 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:pixel_addr\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"mem:pixel_addr\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 131072 " "Info: Parameter \"numwords_a\" = \"131072\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 131072 " "Info: Parameter \"numwords_b\" = \"131072\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Info: Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Info: Parameter \"widthad_a\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 17 " "Info: Parameter \"widthad_b\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Info: Parameter \"width_a\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Info: Parameter \"width_b\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mem.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/mem.v" 88 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jjo1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jjo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jjo1 " "Info: Found entity 1: altsyncram_jjo1" {  } { { "db/altsyncram_jjo1.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/altsyncram_jjo1.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jjo1 mem:pixel_addr\|altsyncram:altsyncram_component\|altsyncram_jjo1:auto_generated " "Info: Elaborating entity \"altsyncram_jjo1\" for hierarchy \"mem:pixel_addr\|altsyncram:altsyncram_component\|altsyncram_jjo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_opa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_opa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_opa " "Info: Found entity 1: decode_opa" {  } { { "db/decode_opa.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/decode_opa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_opa mem:pixel_addr\|altsyncram:altsyncram_component\|altsyncram_jjo1:auto_generated\|decode_opa:decode2 " "Info: Elaborating entity \"decode_opa\" for hierarchy \"mem:pixel_addr\|altsyncram:altsyncram_component\|altsyncram_jjo1:auto_generated\|decode_opa:decode2\"" {  } { { "db/altsyncram_jjo1.tdf" "decode2" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/altsyncram_jjo1.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2kb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_2kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2kb " "Info: Found entity 1: mux_2kb" {  } { { "db/mux_2kb.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/mux_2kb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2kb mem:pixel_addr\|altsyncram:altsyncram_component\|altsyncram_jjo1:auto_generated\|mux_2kb:mux3 " "Info: Elaborating entity \"mux_2kb\" for hierarchy \"mem:pixel_addr\|altsyncram:altsyncram_component\|altsyncram_jjo1:auto_generated\|mux_2kb:mux3\"" {  } { { "db/altsyncram_jjo1.tdf" "mux3" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/altsyncram_jjo1.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpu_func_draw_line gpu_func_draw_line:line_drawing " "Info: Elaborating entity \"gpu_func_draw_line\" for hierarchy \"gpu_func_draw_line:line_drawing\"" {  } { { "DE2_CCD.v" "line_drawing" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 661 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 bresenham.v(62) " "Warning (10230): Verilog HDL assignment warning at bresenham.v(62): truncated value with size 11 to match size of target (10)" {  } { { "bresenham.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/bresenham.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 bresenham.v(63) " "Warning (10230): Verilog HDL assignment warning at bresenham.v(63): truncated value with size 10 to match size of target (9)" {  } { { "bresenham.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/bresenham.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Info: Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "DE2_CCD.v" "u1" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 696 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mRed_EN VGA_Controller.v(62) " "Warning (10036): Verilog HDL or VHDL warning at VGA_Controller.v(62): object \"mRed_EN\" assigned a value but never read" {  } { { "VGA_Controller.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/VGA_Controller.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mGreen_EN VGA_Controller.v(63) " "Warning (10036): Verilog HDL or VHDL warning at VGA_Controller.v(63): object \"mGreen_EN\" assigned a value but never read" {  } { { "VGA_Controller.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/VGA_Controller.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mBlue_EN VGA_Controller.v(64) " "Warning (10036): Verilog HDL or VHDL warning at VGA_Controller.v(64): object \"mBlue_EN\" assigned a value but never read" {  } { { "VGA_Controller.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/VGA_Controller.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(66) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(66): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/VGA_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(67) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(67): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/VGA_Controller.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(162) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(162): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/VGA_Controller.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(188) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(188): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/VGA_Controller.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u2 " "Info: Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u2\"" {  } { { "DE2_CCD.v" "u2" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 702 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Reset_Delay.v(22) " "Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(22): truncated value with size 32 to match size of target (22)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Reset_Delay.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture CCD_Capture:u3 " "Info: Elaborating entity \"CCD_Capture\" for hierarchy \"CCD_Capture:u3\"" {  } { { "DE2_CCD.v" "u3" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 715 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CCD_Capture.v(79) " "Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(79): truncated value with size 32 to match size of target (11)" {  } { { "CCD_Capture.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/CCD_Capture.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CCD_Capture.v(83) " "Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(83): truncated value with size 32 to match size of target (11)" {  } { { "CCD_Capture.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/CCD_Capture.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB RAW2RGB:u4 " "Info: Elaborating entity \"RAW2RGB\" for hierarchy \"RAW2RGB:u4\"" {  } { { "DE2_CCD.v" "u4" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 726 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer RAW2RGB:u4\|Line_Buffer:u0 " "Info: Elaborating entity \"Line_Buffer\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\"" {  } { { "RAW2RGB.v" "u0" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/RAW2RGB.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component " "Info: Elaborating entity \"altshift_taps\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\"" {  } { { "Line_Buffer.v" "altshift_taps_component" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Line_Buffer.v" 64 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component " "Info: Elaborated megafunction instantiation \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\"" {  } { { "Line_Buffer.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Line_Buffer.v" 64 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component " "Info: Instantiated megafunction \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Info: Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Info: Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1280 " "Info: Parameter \"tap_distance\" = \"1280\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 10 " "Info: Parameter \"width\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Line_Buffer.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Line_Buffer.v" 64 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_gkn.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/shift_taps_gkn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_gkn " "Info: Found entity 1: shift_taps_gkn" {  } { { "db/shift_taps_gkn.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/shift_taps_gkn.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_gkn RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_gkn:auto_generated " "Info: Elaborating entity \"shift_taps_gkn\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_gkn:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4m81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4m81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4m81 " "Info: Found entity 1: altsyncram_4m81" {  } { { "db/altsyncram_4m81.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/altsyncram_4m81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4m81 RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_gkn:auto_generated\|altsyncram_4m81:altsyncram2 " "Info: Elaborating entity \"altsyncram_4m81\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_gkn:auto_generated\|altsyncram_4m81:altsyncram2\"" {  } { { "db/shift_taps_gkn.tdf" "altsyncram2" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/shift_taps_gkn.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3rf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_3rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3rf " "Info: Found entity 1: cntr_3rf" {  } { { "db/cntr_3rf.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/cntr_3rf.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3rf RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_gkn:auto_generated\|cntr_3rf:cntr1 " "Info: Elaborating entity \"cntr_3rf\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_gkn:auto_generated\|cntr_3rf:cntr1\"" {  } { { "db/shift_taps_gkn.tdf" "cntr1" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/shift_taps_gkn.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mdc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_mdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mdc " "Info: Found entity 1: cmpr_mdc" {  } { { "db/cmpr_mdc.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/cmpr_mdc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_mdc RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_gkn:auto_generated\|cntr_3rf:cntr1\|cmpr_mdc:cmpr5 " "Info: Elaborating entity \"cmpr_mdc\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_gkn:auto_generated\|cntr_3rf:cntr1\|cmpr_mdc:cmpr5\"" {  } { { "db/cntr_3rf.tdf" "cmpr5" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/cntr_3rf.tdf" 93 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:u5 " "Info: Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:u5\"" {  } { { "DE2_CCD.v" "u5" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 732 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:u5\|SEG7_LUT:u0 " "Info: Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:u5\|SEG7_LUT:u0\"" {  } { { "SEG7_LUT_8.v" "u0" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/SEG7_LUT_8.v" 5 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:u6 " "Info: Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:u6\"" {  } { { "DE2_CCD.v" "u6" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 781 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control_4Port.v(368) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(368): truncated value with size 32 to match size of target (10)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(412) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(412): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(413) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(413): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(414) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(414): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(415) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(415): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(416) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(416): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(417) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(417): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control_4Port.v(406) " "Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(406): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control_4Port.v(406) " "Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(406): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control_4Port.v(406) " "Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(406): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control_4Port.v(406) " "Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(406): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control_4Port.v(406) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_PLL Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1 " "Info: Elaborating entity \"Sdram_PLL\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "sdram_pll1" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 193 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "altpll_component" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_PLL.v" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_PLL.v" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Info: Instantiated megafunction \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Info: Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Info: Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Info: Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Info: Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_PLL.v" 83 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:u6\|control_interface:control1 " "Info: Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:u6\|control_interface:control1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "control1" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 212 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(120) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/control_interface.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(125) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/control_interface.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(150) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/control_interface.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:u6\|command:command1 " "Info: Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:u6\|command:command1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "command1" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 238 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(239) " "Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(239) " "Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(239) " "Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:u6\|sdr_data_path:data_path1 " "Info: Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:u6\|sdr_data_path:data_path1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "data_path1" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 247 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(26) " "Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_FIFO Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1 " "Info: Elaborating entity \"Sdram_FIFO\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "write_fifo1" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 260 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCBX_DCFIFO_CBX_DCFIFO_NO_SYNCHRO_REGISTERS" "" "Warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "dcfifo_component" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } }  } 0 0 "Warning message" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "dcfifo_component" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Info: Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Info: Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Info: Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Info: Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 " "Warning: Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/dcfifo_m2o1.tdf" 176 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_m2o1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_m2o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_m2o1 " "Info: Found entity 1: dcfifo_m2o1" {  } { { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/dcfifo_m2o1.tdf" 46 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_m2o1 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated " "Info: Elaborating entity \"dcfifo_m2o1\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_kdb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_kdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_kdb " "Info: Found entity 1: a_gray2bin_kdb" {  } { { "db/a_gray2bin_kdb.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/a_gray2bin_kdb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_kdb Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_gray2bin_kdb:rdptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_kdb\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_gray2bin_kdb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_m2o1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/dcfifo_m2o1.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_o96.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_o96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_o96 " "Info: Found entity 1: a_graycounter_o96" {  } { { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/a_graycounter_o96.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_o96 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_o96\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\"" {  } { { "db/dcfifo_m2o1.tdf" "rdptr_g1p" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/dcfifo_m2o1.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fgc " "Info: Found entity 1: a_graycounter_fgc" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/a_graycounter_fgc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fgc Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_fgc\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\"" {  } { { "db/dcfifo_m2o1.tdf" "wrptr_g1p" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/dcfifo_m2o1.tdf" 66 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_egc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_egc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_egc " "Info: Found entity 1: a_graycounter_egc" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/a_graycounter_egc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_egc Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_egc\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\"" {  } { { "db/dcfifo_m2o1.tdf" "wrptr_gp" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/dcfifo_m2o1.tdf" 67 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1l81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1l81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1l81 " "Info: Found entity 1: altsyncram_1l81" {  } { { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/altsyncram_1l81.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1l81 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram " "Info: Elaborating entity \"altsyncram_1l81\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\"" {  } { { "db/dcfifo_m2o1.tdf" "fifo_ram" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/dcfifo_m2o1.tdf" 68 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_drg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_drg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_drg1 " "Info: Found entity 1: altsyncram_drg1" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/altsyncram_drg1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_drg1 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14 " "Info: Elaborating entity \"altsyncram_drg1\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\"" {  } { { "db/altsyncram_1l81.tdf" "altsyncram14" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/altsyncram_1l81.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ngh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ngh " "Info: Found entity 1: dffpipe_ngh" {  } { { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/dffpipe_ngh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ngh Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr " "Info: Elaborating entity \"dffpipe_ngh\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\"" {  } { { "db/dcfifo_m2o1.tdf" "rdaclr" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/dcfifo_m2o1.tdf" 75 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kec.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_kec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kec " "Info: Found entity 1: dffpipe_kec" {  } { { "db/dffpipe_kec.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/dffpipe_kec.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kec Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_kec:rs_brp " "Info: Elaborating entity \"dffpipe_kec\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_kec:rs_brp\"" {  } { { "db/dcfifo_m2o1.tdf" "rs_brp" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/dcfifo_m2o1.tdf" 76 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_rdb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_rdb " "Info: Found entity 1: alt_synch_pipe_rdb" {  } { { "db/alt_synch_pipe_rdb.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_synch_pipe_rdb.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_rdb Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_rdb\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp\"" {  } { { "db/dcfifo_m2o1.tdf" "rs_dgwp" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/dcfifo_m2o1.tdf" 78 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Info: Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp\|dffpipe_pe9:dffpipe18 " "Info: Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp\|dffpipe_pe9:dffpipe18\"" {  } { { "db/alt_synch_pipe_rdb.tdf" "dffpipe18" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_synch_pipe_rdb.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Info: Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_oe9:ws_brp " "Info: Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_oe9:ws_brp\"" {  } { { "db/dcfifo_m2o1.tdf" "ws_brp" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/dcfifo_m2o1.tdf" 79 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Info: Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_m2o1.tdf" "ws_dgrp" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/dcfifo_m2o1.tdf" 81 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Info: Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22 " "Info: Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe22" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_536.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_536.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_536 " "Info: Found entity 1: cmpr_536" {  } { { "db/cmpr_536.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/cmpr_536.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_536 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|cmpr_536:rdempty_eq_comp " "Info: Elaborating entity \"cmpr_536\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|cmpr_536:rdempty_eq_comp\"" {  } { { "db/dcfifo_m2o1.tdf" "rdempty_eq_comp" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/dcfifo_m2o1.tdf" 88 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CCD_Config I2C_CCD_Config:u7 " "Info: Elaborating entity \"I2C_CCD_Config\" for hierarchy \"I2C_CCD_Config:u7\"" {  } { { "DE2_CCD.v" "u7" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 789 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_CCD_Config.v(43) " "Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(43): truncated value with size 32 to match size of target (16)" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/I2C_CCD_Config.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_CCD_Config.v(91) " "Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(91): truncated value with size 32 to match size of target (6)" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/I2C_CCD_Config.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_CCD_Config:u7\|I2C_Controller:u0 " "Info: Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_CCD_Config:u7\|I2C_Controller:u0\"" {  } { { "I2C_CCD_Config.v" "u0" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/I2C_CCD_Config.v" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mirror_Col Mirror_Col:u8 " "Info: Elaborating entity \"Mirror_Col\" for hierarchy \"Mirror_Col:u8\"" {  } { { "DE2_CCD.v" "u8" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 802 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "stack_ram.v 1 1 " "Warning: Using design file stack_ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Stack_RAM " "Info: Found entity 1: Stack_RAM" {  } { { "stack_ram.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/stack_ram.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stack_RAM Mirror_Col:u8\|Stack_RAM:comb_62 " "Info: Elaborating entity \"Stack_RAM\" for hierarchy \"Mirror_Col:u8\|Stack_RAM:comb_62\"" {  } { { "Mirror_Col.v" "comb_62" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Mirror_Col.v" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\"" {  } { { "stack_ram.v" "altsyncram_component" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/stack_ram.v" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\"" {  } { { "stack_ram.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/stack_ram.v" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 640 " "Info: Parameter \"numwords_a\" = \"640\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 640 " "Info: Parameter \"numwords_b\" = \"640\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Info: Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Info: Parameter \"widthad_b\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Info: Parameter \"width_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Info: Parameter \"width_b\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "stack_ram.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/stack_ram.v" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9cn1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9cn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9cn1 " "Info: Found entity 1: altsyncram_9cn1" {  } { { "db/altsyncram_9cn1.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/altsyncram_9cn1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9cn1 Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_9cn1:auto_generated " "Info: Elaborating entity \"altsyncram_9cn1\" for hierarchy \"Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_9cn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/altsyncram_drg1.tdf" 510 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 302 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 781 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/altsyncram_drg1.tdf" 510 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 289 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 781 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "DE2_CCD.v" "Div0" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 578 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "DE2_CCD.v" "Div1" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 579 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 578 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Info: Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 22 " "Info: Parameter \"LPM_WIDTHN\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Info: Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 578 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qfm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_qfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qfm " "Info: Found entity 1: lpm_divide_qfm" {  } { { "db/lpm_divide_qfm.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/lpm_divide_qfm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_4nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_4nh " "Info: Found entity 1: sign_div_unsign_4nh" {  } { { "db/sign_div_unsign_4nh.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/sign_div_unsign_4nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_a5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a5f " "Info: Found entity 1: alt_u_div_a5f" {  } { { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 579 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Info: Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 22 " "Info: Parameter \"LPM_WIDTHN\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Info: Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 579 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "Warning: 12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[11\] " "Warning: Inserted always-enabled tri-state buffer between \"GPIO_1\[11\]\" and its non-tri-state driver." {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[14\] " "Warning: Inserted always-enabled tri-state buffer between \"GPIO_1\[14\]\" and its non-tri-state driver." {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT3 " "Warning: Bidir \"SD_DAT3\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 252 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Warning: Bidir \"SD_CMD\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 253 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "Warning: Bidir \"GPIO_0\[0\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "Warning: Bidir \"GPIO_0\[1\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "Warning: Bidir \"GPIO_0\[2\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "Warning: Bidir \"GPIO_0\[3\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "Warning: Bidir \"GPIO_0\[4\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "Warning: Bidir \"GPIO_0\[5\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "Warning: Bidir \"GPIO_0\[6\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Warning: Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "Warning: Bidir \"GPIO_0\[8\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "Warning: Bidir \"GPIO_0\[9\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "Warning: Bidir \"GPIO_0\[10\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "Warning: Bidir \"GPIO_0\[11\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "Warning: Bidir \"GPIO_0\[12\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Warning: Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "Warning: Bidir \"GPIO_0\[14\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Warning: Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Warning: Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Warning: Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "Warning: Bidir \"GPIO_0\[18\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Warning: Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Warning: Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "Warning: Bidir \"GPIO_0\[21\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Warning: Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Warning: Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Warning: Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Warning: Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Warning: Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Warning: Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Warning: Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Warning: Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Warning: Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Warning: Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "Warning: Bidir \"GPIO_0\[32\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "Warning: Bidir \"GPIO_0\[33\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "Warning: Bidir \"GPIO_0\[34\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "Warning: Bidir \"GPIO_0\[35\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Warning: Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Warning: Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Warning: Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Warning: Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Warning: Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Warning: Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Warning: Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Warning: Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Warning: Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Warning: Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Warning: Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Warning: Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Warning: Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Warning: Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Warning: Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Warning: Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "Warning: Bidir \"GPIO_1\[32\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "Warning: Bidir \"GPIO_1\[33\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "Warning: Bidir \"GPIO_1\[34\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "Warning: Bidir \"GPIO_1\[35\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Warning: Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Warning: Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Warning: Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Warning: Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Warning: Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Warning: Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Warning: Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Warning: Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Warning: Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Warning: Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Warning: Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Warning: Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Warning: Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_OPNDRN_REMOVED_HDR" "" "Warning: Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WOPT_MLS_OPNDRN_REMOVED" "I2C_CCD_Config:u7\|I2C_Controller:u0\|I2C_SDAT I2C_CCD_Config:u7\|I2C_Controller:u0\|Selector4 " "Warning: Converted the fanout from the open-drain buffer \"I2C_CCD_Config:u7\|I2C_Controller:u0\|I2C_SDAT\" to the node \"I2C_CCD_Config:u7\|I2C_Controller:u0\|Selector4\" into a wire" {  } { { "I2C_Controller.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/I2C_Controller.v" 61 -1 0 } }  } 0 0 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "I2C_Controller.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/I2C_Controller.v" 72 -1 0 } } { "I2C_Controller.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/I2C_Controller.v" 68 -1 0 } } { "I2C_Controller.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/I2C_Controller.v" 63 -1 0 } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/a_graycounter_egc.tdf" 37 2 0 } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/a_graycounter_o96.tdf" 37 2 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "GPIO_1\[11\]~synth " "Warning: Node \"GPIO_1\[11\]~synth\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO_1\[14\]~synth " "Warning: Node \"GPIO_1\[14\]~synth\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[10\] GND " "Warning (13410): Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[11\] GND " "Warning (13410): Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[12\] GND " "Warning (13410): Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[13\] GND " "Warning (13410): Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[14\] GND " "Warning (13410): Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[15\] GND " "Warning (13410): Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[16\] GND " "Warning (13410): Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[17\] GND " "Warning (13410): Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "UART_TXD GND " "Warning (13410): Pin \"UART_TXD\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IRDA_TXD GND " "Warning (13410): Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CKE VCC " "Warning (13410): Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Warning (13410): Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Warning (13410): Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Warning (13410): Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Warning (13410): Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Warning (13410): Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Warning (13410): Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Warning (13410): Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Warning (13410): Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Warning (13410): Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Warning (13410): Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Warning (13410): Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Warning (13410): Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Warning (13410): Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Warning (13410): Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Warning (13410): Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Warning (13410): Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Warning (13410): Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Warning (13410): Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Warning (13410): Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Warning (13410): Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Warning (13410): Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Warning (13410): Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_WE_N GND " "Warning (13410): Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_RST_N GND " "Warning (13410): Pin \"FL_RST_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_OE_N GND " "Warning (13410): Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_CE_N GND " "Warning (13410): Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Warning (13410): Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Warning (13410): Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Warning (13410): Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Warning (13410): Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Warning (13410): Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Warning (13410): Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Warning (13410): Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Warning (13410): Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Warning (13410): Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Warning (13410): Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Warning (13410): Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Warning (13410): Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Warning (13410): Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Warning (13410): Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Warning (13410): Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Warning (13410): Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Warning (13410): Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Warning (13410): Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_UB_N GND " "Warning (13410): Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_LB_N GND " "Warning (13410): Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_WE_N GND " "Warning (13410): Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_CE_N GND " "Warning (13410): Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_OE_N GND " "Warning (13410): Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Warning (13410): Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Warning (13410): Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_CS_N GND " "Warning (13410): Pin \"OTG_CS_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_RD_N GND " "Warning (13410): Pin \"OTG_RD_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_WR_N GND " "Warning (13410): Pin \"OTG_WR_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_RST_N GND " "Warning (13410): Pin \"OTG_RST_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_FSPEED GND " "Warning (13410): Pin \"OTG_FSPEED\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_LSPEED GND " "Warning (13410): Pin \"OTG_LSPEED\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_DACK0_N GND " "Warning (13410): Pin \"OTG_DACK0_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_DACK1_N GND " "Warning (13410): Pin \"OTG_DACK1_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_ON VCC " "Warning (13410): Pin \"LCD_ON\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_BLON VCC " "Warning (13410): Pin \"LCD_BLON\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 247 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_EN GND " "Warning (13410): Pin \"LCD_EN\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RS GND " "Warning (13410): Pin \"LCD_RS\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SD_CLK GND " "Warning (13410): Pin \"SD_CLK\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TDO GND " "Warning (13410): Pin \"TDO\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "I2C_SCLK GND " "Warning (13410): Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_SYNC GND " "Warning (13410): Pin \"VGA_SYNC\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET_CMD GND " "Warning (13410): Pin \"ENET_CMD\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET_CS_N GND " "Warning (13410): Pin \"ENET_CS_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET_WR_N GND " "Warning (13410): Pin \"ENET_WR_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET_RD_N GND " "Warning (13410): Pin \"ENET_RD_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 280 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET_RST_N GND " "Warning (13410): Pin \"ENET_RST_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET_CLK GND " "Warning (13410): Pin \"ENET_CLK\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AUD_DACDAT GND " "Warning (13410): Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AUD_XCK GND " "Warning (13410): Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 290 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TD_RESET VCC " "Warning (13410): Pin \"TD_RESET\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 295 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 22 " "Info: 22 registers lost all their fanouts during netlist optimizations. The first 22 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|mDATAOUT\[15\] " "Info: Register \"Sdram_Control_4Port:u6\|mDATAOUT\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe21a\[9\] " "Info: Register \"Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe21a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_oe9:ws_brp\|dffe21a\[9\] " "Info: Register \"Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_oe9:ws_brp\|dffe21a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe21a\[9\] " "Info: Register \"Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe21a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_oe9:ws_brp\|dffe21a\[9\] " "Info: Register \"Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_oe9:ws_brp\|dffe21a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_kec:rs_bwp\|dffe17a\[9\] " "Info: Register \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_kec:rs_bwp\|dffe17a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_kec:rs_brp\|dffe17a\[9\] " "Info: Register \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_kec:rs_brp\|dffe17a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_kec:rs_bwp\|dffe17a\[9\] " "Info: Register \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_kec:rs_bwp\|dffe17a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_kec:rs_brp\|dffe17a\[9\] " "Info: Register \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_kec:rs_brp\|dffe17a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "I2C_CCD_Config:u7\|mI2C_DATA\[15\] " "Info: Register \"I2C_CCD_Config:u7\|mI2C_DATA\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "I2C_CCD_Config:u7\|mI2C_DATA\[14\] " "Info: Register \"I2C_CCD_Config:u7\|mI2C_DATA\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "color_sel~3 " "Info: Register \"color_sel~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "color_sel~4 " "Info: Register \"color_sel~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~4 " "Info: Register \"state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "I2C_CCD_Config:u7\|mSetup_ST~9 " "Info: Register \"I2C_CCD_Config:u7\|mSetup_ST~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "I2C_CCD_Config:u7\|mSetup_ST~10 " "Info: Register \"I2C_CCD_Config:u7\|mSetup_ST~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "gpu_func_draw_line:line_drawing\|state~2 " "Info: Register \"gpu_func_draw_line:line_drawing\|state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "gpu_func_draw_line:line_drawing\|state~3 " "Info: Register \"gpu_func_draw_line:line_drawing\|state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "gpu_func_draw_line:line_drawing\|state~4 " "Info: Register \"gpu_func_draw_line:line_drawing\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "color_sel.11 " "Info: Register \"color_sel.11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Y_Cont\[9\] " "Info: Register \"CCD_Capture:u3\|Y_Cont\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Y_Cont\[10\] " "Info: Register \"CCD_Capture:u3\|Y_Cont\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "27 " "Warning: Design contains 27 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "Warning (15610): No output dependent on input pin \"CLOCK_27\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 175 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "Warning (15610): No output dependent on input pin \"EXT_CLOCK\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 177 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 181 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "Warning (15610): No output dependent on input pin \"SW\[17\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 181 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "Warning (15610): No output dependent on input pin \"UART_RXD\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 196 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "Warning (15610): No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 199 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT0 " "Warning (15610): No output dependent on input pin \"OTG_INT0\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 237 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT1 " "Warning (15610): No output dependent on input pin \"OTG_INT1\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 238 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ0 " "Warning (15610): No output dependent on input pin \"OTG_DREQ0\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 239 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ1 " "Warning (15610): No output dependent on input pin \"OTG_DREQ1\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 240 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "Warning (15610): No output dependent on input pin \"TDI\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 262 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "Warning (15610): No output dependent on input pin \"TCK\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 263 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "Warning (15610): No output dependent on input pin \"TCS\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 264 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "Warning (15610): No output dependent on input pin \"PS2_DAT\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 259 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "Warning (15610): No output dependent on input pin \"PS2_CLK\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 260 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_INT " "Warning (15610): No output dependent on input pin \"ENET_INT\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 282 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "Warning (15610): No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 286 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 292 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 292 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 292 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 292 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 292 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 292 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 292 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 292 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "Warning (15610): No output dependent on input pin \"TD_HS\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 293 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "Warning (15610): No output dependent on input pin \"TD_VS\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 294 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3562 " "Info: Implemented 3562 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Info: Implemented 48 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "218 " "Info: Implemented 218 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "159 " "Info: Implemented 159 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2960 " "Info: Implemented 2960 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Info: Implemented 176 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 300 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 300 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "282 " "Info: Peak virtual memory: 282 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 08 10:34:40 2010 " "Info: Processing ended: Wed Dec 08 10:34:40 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Info: Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Info: Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 08 10:34:42 2010 " "Info: Processing started: Wed Dec 08 10:34:42 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_CCD -c DE2_CCD " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_CCD -c DE2_CCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_CCD EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"DE2_CCD\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1 2 1 -108 -3000 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of -108 degrees (-3000 ps) for Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 533 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 23321 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 23322 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CCD_MCLK " "Info: Destination node CCD_MCLK" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 664 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCD_MCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5957 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Info: Destination node I2C_CCD_Config:u7\|mI2C_CTRL_CLK" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/I2C_CCD_Config.v" 18 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u7|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 1107 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 176 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5967 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "GPIO_1\[10\]~30  " "Info: Promoted node GPIO_1\[10\]~30 " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5753 4858 5830 0}  }  } }  } 0 0 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "GPIO_1\[10\] Global Clock " "Info: Pin GPIO_1\[10\] drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5753 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 533 3 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 2486 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_1) " "Info: Automatically promoted node Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 533 3 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 2486 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CCD_MCLK  " "Info: Automatically promoted node CCD_MCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK " "Info: Destination node VGA_CLK" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { VGA_CLK } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 267 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 6019 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO_1\[11\] " "Info: Destination node GPIO_1\[11\]" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5234 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CCD_MCLK~0 " "Info: Destination node CCD_MCLK~0" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 664 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCD_MCLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 18711 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 664 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCD_MCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5957 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK  " "Info: Automatically promoted node I2C_CCD_Config:u7\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u7\|I2C_Controller:u0\|I2C_SCLK~1 " "Info: Destination node I2C_CCD_Config:u7\|I2C_Controller:u0\|I2C_SCLK~1" {  } { { "I2C_Controller.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/I2C_Controller.v" 62 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u7|I2C_Controller:u0|I2C_SCLK~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 17360 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK~0 " "Info: Destination node I2C_CCD_Config:u7\|mI2C_CTRL_CLK~0" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/I2C_CCD_Config.v" 18 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u7|mI2C_CTRL_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 17616 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/I2C_CCD_Config.v" 18 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u7|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 1107 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY\[1\] (placed in PIN N23 (LVDS126p, DPCLK7/DQS0R/CQ1R)) " "Info: Automatically promoted node KEY\[1\] (placed in PIN N23 (LVDS126p, DPCLK7/DQS0R/CQ1R))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flag " "Info: Destination node flag" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 413 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5922 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.init1 " "Info: Destination node state.init1" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 416 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.init1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5960 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wr_addr\[13\]~2 " "Info: Destination node wr_addr\[13\]~2" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 469 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr_addr[13]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 17776 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "we~2 " "Info: Destination node we~2" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 409 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { we~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 17784 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yadd\[1\] " "Info: Destination node yadd\[1\]" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 469 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { yadd[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5284 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yadd\[2\] " "Info: Destination node yadd\[2\]" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 469 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { yadd[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5285 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yadd\[3\] " "Info: Destination node yadd\[3\]" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 469 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { yadd[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5286 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yadd\[4\] " "Info: Destination node yadd\[4\]" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 469 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { yadd[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5287 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yadd\[5\] " "Info: Destination node yadd\[5\]" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 469 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { yadd[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5288 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yadd\[6\] " "Info: Destination node yadd\[6\]" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 469 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { yadd[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5289 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { KEY[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 179 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5495 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_0  " "Info: Automatically promoted node Reset_Delay:u2\|oRST_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|WR_MASK\[1\]~0 " "Info: Destination node Sdram_Control_4Port:u6\|WR_MASK\[1\]~0" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 491 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|WR_MASK[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 17473 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_0~0 " "Info: Destination node Reset_Delay:u2\|oRST_0~0" {  } { { "Reset_Delay.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Reset_Delay.v" 4 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 17658 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD1_ADDR\[11\]~17 " "Info: Destination node Sdram_Control_4Port:u6\|rRD1_ADDR\[11\]~17" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 426 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|rRD1_ADDR[11]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 17967 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD1_ADDR\[11\]~21 " "Info: Destination node Sdram_Control_4Port:u6\|rRD1_ADDR\[11\]~21" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 426 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|rRD1_ADDR[11]~21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 17972 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rWR2_ADDR\[18\]~19 " "Info: Destination node Sdram_Control_4Port:u6\|rWR2_ADDR\[18\]~19" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 426 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|rWR2_ADDR[18]~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 17979 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rWR2_ADDR\[18\]~20 " "Info: Destination node Sdram_Control_4Port:u6\|rWR2_ADDR\[18\]~20" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 426 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|rWR2_ADDR[18]~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 17980 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[14\]~17 " "Info: Destination node Sdram_Control_4Port:u6\|rRD2_ADDR\[14\]~17" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 426 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|rRD2_ADDR[14]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 17983 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[14\]~20 " "Info: Destination node Sdram_Control_4Port:u6\|rRD2_ADDR\[14\]~20" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 426 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|rRD2_ADDR[14]~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 17989 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rWR1_ADDR\[13\]~17 " "Info: Destination node Sdram_Control_4Port:u6\|rWR1_ADDR\[13\]~17" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 426 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|rWR1_ADDR[13]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 17992 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rWR1_ADDR\[13\]~20 " "Info: Destination node Sdram_Control_4Port:u6\|rWR1_ADDR\[13\]~20" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 426 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|rWR1_ADDR[13]~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 17997 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Reset_Delay.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Reset_Delay.v" 4 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 4116 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_1  " "Info: Automatically promoted node Reset_Delay:u2\|oRST_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_1~0 " "Info: Destination node Reset_Delay:u2\|oRST_1~0" {  } { { "Reset_Delay.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Reset_Delay.v" 5 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 16451 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Reset_Delay.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Reset_Delay.v" 5 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 4118 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_2  " "Info: Automatically promoted node Reset_Delay:u2\|oRST_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_2~0 " "Info: Destination node Reset_Delay:u2\|oRST_2~0" {  } { { "Reset_Delay.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Reset_Delay.v" 6 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 16621 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Reset_Delay.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Reset_Delay.v" 6 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 4109 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]  " "Info: Automatically promoted node Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/dffpipe_ngh.tdf" 32 9 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 8052 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]  " "Info: Automatically promoted node Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/dffpipe_ngh.tdf" 32 9 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 6906 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]  " "Info: Automatically promoted node Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/dffpipe_ngh.tdf" 32 9 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 1421 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]  " "Info: Automatically promoted node Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/dffpipe_ngh.tdf" 32 9 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 9198 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "12 I/O " "Extra Info: Packed 12 registers into blocks of type I/O" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Info: Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:29 " "Info: Fitter placement operations ending: elapsed time is 00:00:29" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "60.238 ns register register " "Info: Estimated most critical path is register to register delay of 60.238 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[4\] 1 REG LAB_X36_Y16 76 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X36_Y16; Fanout = 76; REG Node = 'counter\[4\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[4] } "NODE_NAME" } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 469 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.149 ns) 1.081 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[0\]~23 2 COMB LAB_X34_Y16 2 " "Info: 2: + IC(0.932 ns) + CELL(0.149 ns) = 1.081 ns; Loc. = LAB_X34_Y16; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[0\]~23'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { counter[4] lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[0]~23 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.150 ns) 2.394 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[0\]~24 3 COMB LAB_X36_Y15 2 " "Info: 3: + IC(1.163 ns) + CELL(0.150 ns) = 2.394 ns; Loc. = LAB_X36_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[0\]~24'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[0]~23 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[0]~24 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 2.959 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|selnose\[23\]~1 4 COMB LAB_X36_Y15 1 " "Info: 4: + IC(0.145 ns) + CELL(0.420 ns) = 2.959 ns; Loc. = LAB_X36_Y15; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|selnose\[23\]~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[0]~24 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|selnose[23]~1 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 145 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.420 ns) 3.715 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[11\]~27 5 COMB LAB_X37_Y15 3 " "Info: 5: + IC(0.336 ns) + CELL(0.420 ns) = 3.715 ns; Loc. = LAB_X37_Y15; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[11\]~27'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|selnose[23]~1 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[11]~27 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 4.526 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_2_result_int\[1\]~3 6 COMB LAB_X37_Y15 2 " "Info: 6: + IC(0.397 ns) + CELL(0.414 ns) = 4.526 ns; Loc. = LAB_X37_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_2_result_int\[1\]~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[11]~27 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_2_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.597 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_2_result_int\[2\]~5 7 COMB LAB_X37_Y15 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.597 ns; Loc. = LAB_X37_Y15; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_2_result_int\[2\]~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_2_result_int[1]~3 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_2_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.007 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_2_result_int\[3\]~6 8 COMB LAB_X37_Y15 3 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 5.007 ns; Loc. = LAB_X37_Y15; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_2_result_int\[3\]~6'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_2_result_int[2]~5 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_2_result_int[3]~6 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 5.572 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[22\]~30 9 COMB LAB_X37_Y15 3 " "Info: 9: + IC(0.415 ns) + CELL(0.150 ns) = 5.572 ns; Loc. = LAB_X37_Y15; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[22\]~30'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_2_result_int[3]~6 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[22]~30 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 6.383 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_3_result_int\[1\]~3 10 COMB LAB_X37_Y15 2 " "Info: 10: + IC(0.397 ns) + CELL(0.414 ns) = 6.383 ns; Loc. = LAB_X37_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_3_result_int\[1\]~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[22]~30 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.454 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_3_result_int\[2\]~5 11 COMB LAB_X37_Y15 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 6.454 ns; Loc. = LAB_X37_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_3_result_int\[2\]~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[1]~3 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.525 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_3_result_int\[3\]~7 12 COMB LAB_X37_Y15 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 6.525 ns; Loc. = LAB_X37_Y15; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_3_result_int\[3\]~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[2]~5 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.935 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_3_result_int\[4\]~8 13 COMB LAB_X37_Y15 4 " "Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 6.935 ns; Loc. = LAB_X37_Y15; Fanout = 4; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_3_result_int\[4\]~8'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[3]~7 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[4]~8 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 7.691 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[33\]~34 14 COMB LAB_X36_Y15 3 " "Info: 14: + IC(0.606 ns) + CELL(0.150 ns) = 7.691 ns; Loc. = LAB_X36_Y15; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[33\]~34'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[4]~8 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[33]~34 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 8.502 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_4_result_int\[1\]~3 15 COMB LAB_X36_Y15 2 " "Info: 15: + IC(0.397 ns) + CELL(0.414 ns) = 8.502 ns; Loc. = LAB_X36_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_4_result_int\[1\]~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[33]~34 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 106 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.573 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_4_result_int\[2\]~5 16 COMB LAB_X36_Y15 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 8.573 ns; Loc. = LAB_X36_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_4_result_int\[2\]~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[1]~3 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 106 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.644 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_4_result_int\[3\]~7 17 COMB LAB_X36_Y15 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 8.644 ns; Loc. = LAB_X36_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_4_result_int\[3\]~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[2]~5 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 106 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.715 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_4_result_int\[4\]~9 18 COMB LAB_X36_Y15 1 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 8.715 ns; Loc. = LAB_X36_Y15; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_4_result_int\[4\]~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[3]~7 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 106 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.125 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_4_result_int\[5\]~10 19 COMB LAB_X36_Y15 5 " "Info: 19: + IC(0.000 ns) + CELL(0.410 ns) = 9.125 ns; Loc. = LAB_X36_Y15; Fanout = 5; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_4_result_int\[5\]~10'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[4]~9 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[5]~10 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 106 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 9.690 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[44\]~39 20 COMB LAB_X36_Y15 3 " "Info: 20: + IC(0.415 ns) + CELL(0.150 ns) = 9.690 ns; Loc. = LAB_X36_Y15; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[44\]~39'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[5]~10 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[44]~39 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 10.692 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_5_result_int\[1\]~3 21 COMB LAB_X35_Y15 2 " "Info: 21: + IC(0.588 ns) + CELL(0.414 ns) = 10.692 ns; Loc. = LAB_X35_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_5_result_int\[1\]~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[44]~39 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 111 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.763 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_5_result_int\[2\]~5 22 COMB LAB_X35_Y15 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 10.763 ns; Loc. = LAB_X35_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_5_result_int\[2\]~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[1]~3 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 111 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.834 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_5_result_int\[3\]~7 23 COMB LAB_X35_Y15 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 10.834 ns; Loc. = LAB_X35_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_5_result_int\[3\]~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[2]~5 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 111 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.905 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_5_result_int\[4\]~9 24 COMB LAB_X35_Y15 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 10.905 ns; Loc. = LAB_X35_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_5_result_int\[4\]~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[3]~7 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 111 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.976 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_5_result_int\[5\]~11 25 COMB LAB_X35_Y15 1 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 10.976 ns; Loc. = LAB_X35_Y15; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_5_result_int\[5\]~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[4]~9 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 111 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.386 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_5_result_int\[6\]~12 26 COMB LAB_X35_Y15 6 " "Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 11.386 ns; Loc. = LAB_X35_Y15; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_5_result_int\[6\]~12'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[5]~11 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[6]~12 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 111 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 11.951 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[55\]~45 27 COMB LAB_X35_Y15 3 " "Info: 27: + IC(0.415 ns) + CELL(0.150 ns) = 11.951 ns; Loc. = LAB_X35_Y15; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[55\]~45'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[6]~12 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[55]~45 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 12.953 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_6_result_int\[1\]~3 28 COMB LAB_X34_Y15 2 " "Info: 28: + IC(0.588 ns) + CELL(0.414 ns) = 12.953 ns; Loc. = LAB_X34_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_6_result_int\[1\]~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[55]~45 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 116 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.024 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_6_result_int\[2\]~5 29 COMB LAB_X34_Y15 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 13.024 ns; Loc. = LAB_X34_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_6_result_int\[2\]~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[1]~3 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 116 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.095 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_6_result_int\[3\]~7 30 COMB LAB_X34_Y15 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 13.095 ns; Loc. = LAB_X34_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_6_result_int\[3\]~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[2]~5 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 116 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.166 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_6_result_int\[4\]~9 31 COMB LAB_X34_Y15 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 13.166 ns; Loc. = LAB_X34_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_6_result_int\[4\]~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[3]~7 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 116 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.237 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_6_result_int\[5\]~11 32 COMB LAB_X34_Y15 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 13.237 ns; Loc. = LAB_X34_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_6_result_int\[5\]~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[4]~9 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 116 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.308 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_6_result_int\[6\]~13 33 COMB LAB_X34_Y15 1 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 13.308 ns; Loc. = LAB_X34_Y15; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_6_result_int\[6\]~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[5]~11 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 116 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 13.718 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_6_result_int\[7\]~14 34 COMB LAB_X34_Y15 7 " "Info: 34: + IC(0.000 ns) + CELL(0.410 ns) = 13.718 ns; Loc. = LAB_X34_Y15; Fanout = 7; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_6_result_int\[7\]~14'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[6]~13 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[7]~14 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 116 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 14.283 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[66\]~52 35 COMB LAB_X34_Y15 3 " "Info: 35: + IC(0.415 ns) + CELL(0.150 ns) = 14.283 ns; Loc. = LAB_X34_Y15; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[66\]~52'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[7]~14 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[66]~52 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 15.285 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_7_result_int\[1\]~3 36 COMB LAB_X33_Y15 2 " "Info: 36: + IC(0.588 ns) + CELL(0.414 ns) = 15.285 ns; Loc. = LAB_X33_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_7_result_int\[1\]~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[66]~52 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 121 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.356 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_7_result_int\[2\]~5 37 COMB LAB_X33_Y15 2 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 15.356 ns; Loc. = LAB_X33_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_7_result_int\[2\]~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[1]~3 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 121 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.427 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_7_result_int\[3\]~7 38 COMB LAB_X33_Y15 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 15.427 ns; Loc. = LAB_X33_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_7_result_int\[3\]~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[2]~5 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 121 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.498 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_7_result_int\[4\]~9 39 COMB LAB_X33_Y15 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 15.498 ns; Loc. = LAB_X33_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_7_result_int\[4\]~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[3]~7 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 121 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.569 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_7_result_int\[5\]~11 40 COMB LAB_X33_Y15 2 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 15.569 ns; Loc. = LAB_X33_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_7_result_int\[5\]~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[4]~9 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 121 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.640 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_7_result_int\[6\]~13 41 COMB LAB_X33_Y15 2 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 15.640 ns; Loc. = LAB_X33_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_7_result_int\[6\]~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[5]~11 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 121 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.711 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_7_result_int\[7\]~15 42 COMB LAB_X33_Y15 1 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 15.711 ns; Loc. = LAB_X33_Y15; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_7_result_int\[7\]~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[6]~13 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 121 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 16.121 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_7_result_int\[8\]~16 43 COMB LAB_X33_Y15 8 " "Info: 43: + IC(0.000 ns) + CELL(0.410 ns) = 16.121 ns; Loc. = LAB_X33_Y15; Fanout = 8; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_7_result_int\[8\]~16'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[7]~15 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[8]~16 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 121 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 16.686 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[77\]~60 44 COMB LAB_X33_Y15 3 " "Info: 44: + IC(0.415 ns) + CELL(0.150 ns) = 16.686 ns; Loc. = LAB_X33_Y15; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[77\]~60'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[8]~16 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[77]~60 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.610 ns) + CELL(0.414 ns) 17.710 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_8_result_int\[1\]~3 45 COMB LAB_X32_Y15 2 " "Info: 45: + IC(0.610 ns) + CELL(0.414 ns) = 17.710 ns; Loc. = LAB_X32_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_8_result_int\[1\]~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[77]~60 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 126 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.781 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_8_result_int\[2\]~5 46 COMB LAB_X32_Y15 2 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 17.781 ns; Loc. = LAB_X32_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_8_result_int\[2\]~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[1]~3 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 126 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.852 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_8_result_int\[3\]~7 47 COMB LAB_X32_Y15 2 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 17.852 ns; Loc. = LAB_X32_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_8_result_int\[3\]~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[2]~5 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 126 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.923 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_8_result_int\[4\]~9 48 COMB LAB_X32_Y15 2 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 17.923 ns; Loc. = LAB_X32_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_8_result_int\[4\]~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[3]~7 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 126 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.994 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_8_result_int\[5\]~11 49 COMB LAB_X32_Y15 2 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 17.994 ns; Loc. = LAB_X32_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_8_result_int\[5\]~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[4]~9 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 126 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.065 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_8_result_int\[6\]~13 50 COMB LAB_X32_Y15 2 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 18.065 ns; Loc. = LAB_X32_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_8_result_int\[6\]~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[5]~11 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 126 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.136 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_8_result_int\[7\]~15 51 COMB LAB_X32_Y15 2 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 18.136 ns; Loc. = LAB_X32_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_8_result_int\[7\]~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[6]~13 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 126 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.207 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_8_result_int\[8\]~17 52 COMB LAB_X32_Y15 1 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 18.207 ns; Loc. = LAB_X32_Y15; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_8_result_int\[8\]~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[7]~15 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 126 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 18.617 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_8_result_int\[9\]~18 53 COMB LAB_X32_Y15 9 " "Info: 53: + IC(0.000 ns) + CELL(0.410 ns) = 18.617 ns; Loc. = LAB_X32_Y15; Fanout = 9; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_8_result_int\[9\]~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[8]~17 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[9]~18 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 126 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.150 ns) 19.665 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[90\]~67 54 COMB LAB_X28_Y15 3 " "Info: 54: + IC(0.898 ns) + CELL(0.150 ns) = 19.665 ns; Loc. = LAB_X28_Y15; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[90\]~67'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[9]~18 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[90]~67 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.414 ns) 20.937 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_9_result_int\[3\]~7 55 COMB LAB_X31_Y15 2 " "Info: 55: + IC(0.858 ns) + CELL(0.414 ns) = 20.937 ns; Loc. = LAB_X31_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_9_result_int\[3\]~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[90]~67 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 131 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.008 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_9_result_int\[4\]~9 56 COMB LAB_X31_Y15 2 " "Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 21.008 ns; Loc. = LAB_X31_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_9_result_int\[4\]~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[3]~7 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 131 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.079 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_9_result_int\[5\]~11 57 COMB LAB_X31_Y15 2 " "Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 21.079 ns; Loc. = LAB_X31_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_9_result_int\[5\]~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[4]~9 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 131 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.150 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_9_result_int\[6\]~13 58 COMB LAB_X31_Y15 2 " "Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 21.150 ns; Loc. = LAB_X31_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_9_result_int\[6\]~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[5]~11 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 131 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.221 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_9_result_int\[7\]~15 59 COMB LAB_X31_Y15 2 " "Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 21.221 ns; Loc. = LAB_X31_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_9_result_int\[7\]~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[6]~13 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 131 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.292 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_9_result_int\[8\]~17 60 COMB LAB_X31_Y15 2 " "Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 21.292 ns; Loc. = LAB_X31_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_9_result_int\[8\]~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[7]~15 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 131 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.363 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_9_result_int\[9\]~19 61 COMB LAB_X31_Y15 1 " "Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 21.363 ns; Loc. = LAB_X31_Y15; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_9_result_int\[9\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[8]~17 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 131 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 21.773 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_9_result_int\[10\]~20 62 COMB LAB_X31_Y15 12 " "Info: 62: + IC(0.000 ns) + CELL(0.410 ns) = 21.773 ns; Loc. = LAB_X31_Y15; Fanout = 12; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_9_result_int\[10\]~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[9]~19 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[10]~20 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 131 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.150 ns) 22.799 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[100\]~80 63 COMB LAB_X28_Y15 3 " "Info: 63: + IC(0.876 ns) + CELL(0.150 ns) = 22.799 ns; Loc. = LAB_X28_Y15; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[100\]~80'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[10]~20 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[100]~80 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 23.801 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[2\]~5 64 COMB LAB_X29_Y15 2 " "Info: 64: + IC(0.588 ns) + CELL(0.414 ns) = 23.801 ns; Loc. = LAB_X29_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[2\]~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[100]~80 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.872 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[3\]~7 65 COMB LAB_X29_Y15 2 " "Info: 65: + IC(0.000 ns) + CELL(0.071 ns) = 23.872 ns; Loc. = LAB_X29_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[3\]~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[2]~5 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.943 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[4\]~9 66 COMB LAB_X29_Y15 2 " "Info: 66: + IC(0.000 ns) + CELL(0.071 ns) = 23.943 ns; Loc. = LAB_X29_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[4\]~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[3]~7 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.014 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[5\]~11 67 COMB LAB_X29_Y15 2 " "Info: 67: + IC(0.000 ns) + CELL(0.071 ns) = 24.014 ns; Loc. = LAB_X29_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[5\]~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[4]~9 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.085 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[6\]~13 68 COMB LAB_X29_Y15 2 " "Info: 68: + IC(0.000 ns) + CELL(0.071 ns) = 24.085 ns; Loc. = LAB_X29_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[6\]~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[5]~11 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.156 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[7\]~15 69 COMB LAB_X29_Y15 2 " "Info: 69: + IC(0.000 ns) + CELL(0.071 ns) = 24.156 ns; Loc. = LAB_X29_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[7\]~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[6]~13 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.227 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[8\]~17 70 COMB LAB_X29_Y15 2 " "Info: 70: + IC(0.000 ns) + CELL(0.071 ns) = 24.227 ns; Loc. = LAB_X29_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[8\]~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[7]~15 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.298 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[9\]~19 71 COMB LAB_X29_Y15 1 " "Info: 71: + IC(0.000 ns) + CELL(0.071 ns) = 24.298 ns; Loc. = LAB_X29_Y15; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[9\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[8]~17 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.369 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[10\]~21 72 COMB LAB_X29_Y15 1 " "Info: 72: + IC(0.000 ns) + CELL(0.071 ns) = 24.369 ns; Loc. = LAB_X29_Y15; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[10\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[9]~19 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 24.779 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[11\]~22 73 COMB LAB_X29_Y15 12 " "Info: 73: + IC(0.000 ns) + CELL(0.410 ns) = 24.779 ns; Loc. = LAB_X29_Y15; Fanout = 12; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[11\]~22'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[10]~21 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.150 ns) 25.821 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[110\]~91 74 COMB LAB_X28_Y16 3 " "Info: 74: + IC(0.892 ns) + CELL(0.150 ns) = 25.821 ns; Loc. = LAB_X28_Y16; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[110\]~91'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[11]~22 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[110]~91 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.414 ns) 27.109 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[1\]~3 75 COMB LAB_X27_Y15 2 " "Info: 75: + IC(0.874 ns) + CELL(0.414 ns) = 27.109 ns; Loc. = LAB_X27_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[1\]~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[110]~91 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.180 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[2\]~5 76 COMB LAB_X27_Y15 2 " "Info: 76: + IC(0.000 ns) + CELL(0.071 ns) = 27.180 ns; Loc. = LAB_X27_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[2\]~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[1]~3 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.251 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[3\]~7 77 COMB LAB_X27_Y15 2 " "Info: 77: + IC(0.000 ns) + CELL(0.071 ns) = 27.251 ns; Loc. = LAB_X27_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[3\]~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[2]~5 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.322 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[4\]~9 78 COMB LAB_X27_Y15 2 " "Info: 78: + IC(0.000 ns) + CELL(0.071 ns) = 27.322 ns; Loc. = LAB_X27_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[4\]~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[3]~7 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.393 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[5\]~11 79 COMB LAB_X27_Y15 2 " "Info: 79: + IC(0.000 ns) + CELL(0.071 ns) = 27.393 ns; Loc. = LAB_X27_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[5\]~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[4]~9 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.464 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[6\]~13 80 COMB LAB_X27_Y15 2 " "Info: 80: + IC(0.000 ns) + CELL(0.071 ns) = 27.464 ns; Loc. = LAB_X27_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[6\]~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[5]~11 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.535 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[7\]~15 81 COMB LAB_X27_Y15 2 " "Info: 81: + IC(0.000 ns) + CELL(0.071 ns) = 27.535 ns; Loc. = LAB_X27_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[7\]~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[6]~13 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.606 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[8\]~17 82 COMB LAB_X27_Y15 2 " "Info: 82: + IC(0.000 ns) + CELL(0.071 ns) = 27.606 ns; Loc. = LAB_X27_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[8\]~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[7]~15 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.677 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[9\]~19 83 COMB LAB_X27_Y15 1 " "Info: 83: + IC(0.000 ns) + CELL(0.071 ns) = 27.677 ns; Loc. = LAB_X27_Y15; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[9\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[8]~17 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.748 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[10\]~21 84 COMB LAB_X27_Y15 1 " "Info: 84: + IC(0.000 ns) + CELL(0.071 ns) = 27.748 ns; Loc. = LAB_X27_Y15; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[10\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[9]~19 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 28.158 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[11\]~22 85 COMB LAB_X27_Y15 12 " "Info: 85: + IC(0.000 ns) + CELL(0.410 ns) = 28.158 ns; Loc. = LAB_X27_Y15; Fanout = 12; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[11\]~22'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[10]~21 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.150 ns) 29.210 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[121\]~92 86 COMB LAB_X28_Y17 3 " "Info: 86: + IC(0.902 ns) + CELL(0.150 ns) = 29.210 ns; Loc. = LAB_X28_Y17; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[121\]~92'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[11]~22 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[121]~92 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.414 ns) 30.498 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[1\]~3 87 COMB LAB_X27_Y16 2 " "Info: 87: + IC(0.874 ns) + CELL(0.414 ns) = 30.498 ns; Loc. = LAB_X27_Y16; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[1\]~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[121]~92 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.569 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[2\]~5 88 COMB LAB_X27_Y16 2 " "Info: 88: + IC(0.000 ns) + CELL(0.071 ns) = 30.569 ns; Loc. = LAB_X27_Y16; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[2\]~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[1]~3 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.640 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[3\]~7 89 COMB LAB_X27_Y16 2 " "Info: 89: + IC(0.000 ns) + CELL(0.071 ns) = 30.640 ns; Loc. = LAB_X27_Y16; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[3\]~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[2]~5 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.711 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[4\]~9 90 COMB LAB_X27_Y16 2 " "Info: 90: + IC(0.000 ns) + CELL(0.071 ns) = 30.711 ns; Loc. = LAB_X27_Y16; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[4\]~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[3]~7 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.782 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[5\]~11 91 COMB LAB_X27_Y16 2 " "Info: 91: + IC(0.000 ns) + CELL(0.071 ns) = 30.782 ns; Loc. = LAB_X27_Y16; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[5\]~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[4]~9 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.853 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[6\]~13 92 COMB LAB_X27_Y16 2 " "Info: 92: + IC(0.000 ns) + CELL(0.071 ns) = 30.853 ns; Loc. = LAB_X27_Y16; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[6\]~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[5]~11 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.924 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[7\]~15 93 COMB LAB_X27_Y16 2 " "Info: 93: + IC(0.000 ns) + CELL(0.071 ns) = 30.924 ns; Loc. = LAB_X27_Y16; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[7\]~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[6]~13 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.995 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[8\]~17 94 COMB LAB_X27_Y16 2 " "Info: 94: + IC(0.000 ns) + CELL(0.071 ns) = 30.995 ns; Loc. = LAB_X27_Y16; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[8\]~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[7]~15 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.066 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[9\]~19 95 COMB LAB_X27_Y16 1 " "Info: 95: + IC(0.000 ns) + CELL(0.071 ns) = 31.066 ns; Loc. = LAB_X27_Y16; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[9\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[8]~17 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.137 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[10\]~21 96 COMB LAB_X27_Y16 1 " "Info: 96: + IC(0.000 ns) + CELL(0.071 ns) = 31.137 ns; Loc. = LAB_X27_Y16; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[10\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[9]~19 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 31.547 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[11\]~22 97 COMB LAB_X27_Y16 13 " "Info: 97: + IC(0.000 ns) + CELL(0.410 ns) = 31.547 ns; Loc. = LAB_X27_Y16; Fanout = 13; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[11\]~22'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[10]~21 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.150 ns) 32.588 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[133\]~102 98 COMB LAB_X28_Y17 3 " "Info: 98: + IC(0.891 ns) + CELL(0.150 ns) = 32.588 ns; Loc. = LAB_X28_Y17; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[133\]~102'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[11]~22 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[133]~102 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.414 ns) 33.876 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[2\]~5 99 COMB LAB_X29_Y16 2 " "Info: 99: + IC(0.874 ns) + CELL(0.414 ns) = 33.876 ns; Loc. = LAB_X29_Y16; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[2\]~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[133]~102 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.947 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[3\]~7 100 COMB LAB_X29_Y16 2 " "Info: 100: + IC(0.000 ns) + CELL(0.071 ns) = 33.947 ns; Loc. = LAB_X29_Y16; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[3\]~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[2]~5 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.018 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[4\]~9 101 COMB LAB_X29_Y16 2 " "Info: 101: + IC(0.000 ns) + CELL(0.071 ns) = 34.018 ns; Loc. = LAB_X29_Y16; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[4\]~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[3]~7 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.089 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[5\]~11 102 COMB LAB_X29_Y16 2 " "Info: 102: + IC(0.000 ns) + CELL(0.071 ns) = 34.089 ns; Loc. = LAB_X29_Y16; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[5\]~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[4]~9 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.160 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[6\]~13 103 COMB LAB_X29_Y16 2 " "Info: 103: + IC(0.000 ns) + CELL(0.071 ns) = 34.160 ns; Loc. = LAB_X29_Y16; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[6\]~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[5]~11 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.231 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[7\]~15 104 COMB LAB_X29_Y16 2 " "Info: 104: + IC(0.000 ns) + CELL(0.071 ns) = 34.231 ns; Loc. = LAB_X29_Y16; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[7\]~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[6]~13 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.302 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[8\]~17 105 COMB LAB_X29_Y16 2 " "Info: 105: + IC(0.000 ns) + CELL(0.071 ns) = 34.302 ns; Loc. = LAB_X29_Y16; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[8\]~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[7]~15 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.373 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[9\]~19 106 COMB LAB_X29_Y16 1 " "Info: 106: + IC(0.000 ns) + CELL(0.071 ns) = 34.373 ns; Loc. = LAB_X29_Y16; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[9\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[8]~17 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.444 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[10\]~21 107 COMB LAB_X29_Y16 1 " "Info: 107: + IC(0.000 ns) + CELL(0.071 ns) = 34.444 ns; Loc. = LAB_X29_Y16; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[10\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[9]~19 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 34.854 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[11\]~22 108 COMB LAB_X29_Y16 13 " "Info: 108: + IC(0.000 ns) + CELL(0.410 ns) = 34.854 ns; Loc. = LAB_X29_Y16; Fanout = 13; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[11\]~22'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[10]~21 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.150 ns) 35.896 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[145\]~112 109 COMB LAB_X28_Y17 3 " "Info: 109: + IC(0.892 ns) + CELL(0.150 ns) = 35.896 ns; Loc. = LAB_X28_Y17; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[145\]~112'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[11]~22 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[145]~112 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 36.898 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[3\]~7 110 COMB LAB_X29_Y17 2 " "Info: 110: + IC(0.588 ns) + CELL(0.414 ns) = 36.898 ns; Loc. = LAB_X29_Y17; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[3\]~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[145]~112 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.969 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[4\]~9 111 COMB LAB_X29_Y17 2 " "Info: 111: + IC(0.000 ns) + CELL(0.071 ns) = 36.969 ns; Loc. = LAB_X29_Y17; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[4\]~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[3]~7 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.040 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[5\]~11 112 COMB LAB_X29_Y17 2 " "Info: 112: + IC(0.000 ns) + CELL(0.071 ns) = 37.040 ns; Loc. = LAB_X29_Y17; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[5\]~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[4]~9 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.111 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[6\]~13 113 COMB LAB_X29_Y17 2 " "Info: 113: + IC(0.000 ns) + CELL(0.071 ns) = 37.111 ns; Loc. = LAB_X29_Y17; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[6\]~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[5]~11 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.182 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[7\]~15 114 COMB LAB_X29_Y17 2 " "Info: 114: + IC(0.000 ns) + CELL(0.071 ns) = 37.182 ns; Loc. = LAB_X29_Y17; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[7\]~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[6]~13 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.253 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[8\]~17 115 COMB LAB_X29_Y17 2 " "Info: 115: + IC(0.000 ns) + CELL(0.071 ns) = 37.253 ns; Loc. = LAB_X29_Y17; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[8\]~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[7]~15 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.324 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[9\]~19 116 COMB LAB_X29_Y17 1 " "Info: 116: + IC(0.000 ns) + CELL(0.071 ns) = 37.324 ns; Loc. = LAB_X29_Y17; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[9\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[8]~17 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.395 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[10\]~21 117 COMB LAB_X29_Y17 1 " "Info: 117: + IC(0.000 ns) + CELL(0.071 ns) = 37.395 ns; Loc. = LAB_X29_Y17; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[10\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[9]~19 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 37.805 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[11\]~22 118 COMB LAB_X29_Y17 13 " "Info: 118: + IC(0.000 ns) + CELL(0.410 ns) = 37.805 ns; Loc. = LAB_X29_Y17; Fanout = 13; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[11\]~22'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[10]~21 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.150 ns) 38.847 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[159\]~130 119 COMB LAB_X28_Y16 3 " "Info: 119: + IC(0.892 ns) + CELL(0.150 ns) = 38.847 ns; Loc. = LAB_X28_Y16; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[159\]~130'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[11]~22 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[159]~130 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.414 ns) 40.135 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_15_result_int\[6\]~13 120 COMB LAB_X27_Y17 2 " "Info: 120: + IC(0.874 ns) + CELL(0.414 ns) = 40.135 ns; Loc. = LAB_X27_Y17; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_15_result_int\[6\]~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[159]~130 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.206 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_15_result_int\[7\]~15 121 COMB LAB_X27_Y17 2 " "Info: 121: + IC(0.000 ns) + CELL(0.071 ns) = 40.206 ns; Loc. = LAB_X27_Y17; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_15_result_int\[7\]~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[6]~13 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.277 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_15_result_int\[8\]~17 122 COMB LAB_X27_Y17 2 " "Info: 122: + IC(0.000 ns) + CELL(0.071 ns) = 40.277 ns; Loc. = LAB_X27_Y17; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_15_result_int\[8\]~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[7]~15 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.348 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_15_result_int\[9\]~19 123 COMB LAB_X27_Y17 1 " "Info: 123: + IC(0.000 ns) + CELL(0.071 ns) = 40.348 ns; Loc. = LAB_X27_Y17; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_15_result_int\[9\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[8]~17 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.419 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_15_result_int\[10\]~21 124 COMB LAB_X27_Y17 1 " "Info: 124: + IC(0.000 ns) + CELL(0.071 ns) = 40.419 ns; Loc. = LAB_X27_Y17; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_15_result_int\[10\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[9]~19 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 40.829 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_15_result_int\[11\]~22 125 COMB LAB_X27_Y17 13 " "Info: 125: + IC(0.000 ns) + CELL(0.410 ns) = 40.829 ns; Loc. = LAB_X27_Y17; Fanout = 13; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_15_result_int\[11\]~22'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[10]~21 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.150 ns) 42.153 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[170\]~141 126 COMB LAB_X24_Y19 3 " "Info: 126: + IC(1.174 ns) + CELL(0.150 ns) = 42.153 ns; Loc. = LAB_X24_Y19; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[170\]~141'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[11]~22 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[170]~141 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.414 ns) 43.425 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_16_result_int\[6\]~13 127 COMB LAB_X28_Y19 2 " "Info: 127: + IC(0.858 ns) + CELL(0.414 ns) = 43.425 ns; Loc. = LAB_X28_Y19; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_16_result_int\[6\]~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[170]~141 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 43.496 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_16_result_int\[7\]~15 128 COMB LAB_X28_Y19 2 " "Info: 128: + IC(0.000 ns) + CELL(0.071 ns) = 43.496 ns; Loc. = LAB_X28_Y19; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_16_result_int\[7\]~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[6]~13 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 43.567 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_16_result_int\[8\]~17 129 COMB LAB_X28_Y19 2 " "Info: 129: + IC(0.000 ns) + CELL(0.071 ns) = 43.567 ns; Loc. = LAB_X28_Y19; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_16_result_int\[8\]~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[7]~15 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 43.638 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_16_result_int\[9\]~19 130 COMB LAB_X28_Y19 1 " "Info: 130: + IC(0.000 ns) + CELL(0.071 ns) = 43.638 ns; Loc. = LAB_X28_Y19; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_16_result_int\[9\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[8]~17 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 43.709 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_16_result_int\[10\]~21 131 COMB LAB_X28_Y19 1 " "Info: 131: + IC(0.000 ns) + CELL(0.071 ns) = 43.709 ns; Loc. = LAB_X28_Y19; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_16_result_int\[10\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[9]~19 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 44.119 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_16_result_int\[11\]~22 132 COMB LAB_X28_Y19 13 " "Info: 132: + IC(0.000 ns) + CELL(0.410 ns) = 44.119 ns; Loc. = LAB_X28_Y19; Fanout = 13; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_16_result_int\[11\]~22'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[10]~21 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 44.875 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[176\]~147 133 COMB LAB_X29_Y19 3 " "Info: 133: + IC(0.606 ns) + CELL(0.150 ns) = 44.875 ns; Loc. = LAB_X29_Y19; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[176\]~147'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[11]~22 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[176]~147 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.414 ns) 46.145 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_17_result_int\[1\]~3 134 COMB LAB_X27_Y19 2 " "Info: 134: + IC(0.856 ns) + CELL(0.414 ns) = 46.145 ns; Loc. = LAB_X27_Y19; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_17_result_int\[1\]~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[176]~147 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.216 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_17_result_int\[2\]~5 135 COMB LAB_X27_Y19 2 " "Info: 135: + IC(0.000 ns) + CELL(0.071 ns) = 46.216 ns; Loc. = LAB_X27_Y19; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_17_result_int\[2\]~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[1]~3 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.287 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_17_result_int\[3\]~7 136 COMB LAB_X27_Y19 2 " "Info: 136: + IC(0.000 ns) + CELL(0.071 ns) = 46.287 ns; Loc. = LAB_X27_Y19; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_17_result_int\[3\]~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[2]~5 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.358 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_17_result_int\[4\]~9 137 COMB LAB_X27_Y19 2 " "Info: 137: + IC(0.000 ns) + CELL(0.071 ns) = 46.358 ns; Loc. = LAB_X27_Y19; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_17_result_int\[4\]~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[3]~7 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.429 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_17_result_int\[5\]~11 138 COMB LAB_X27_Y19 2 " "Info: 138: + IC(0.000 ns) + CELL(0.071 ns) = 46.429 ns; Loc. = LAB_X27_Y19; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_17_result_int\[5\]~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[4]~9 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.500 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_17_result_int\[6\]~13 139 COMB LAB_X27_Y19 2 " "Info: 139: + IC(0.000 ns) + CELL(0.071 ns) = 46.500 ns; Loc. = LAB_X27_Y19; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_17_result_int\[6\]~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[5]~11 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.571 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_17_result_int\[7\]~15 140 COMB LAB_X27_Y19 2 " "Info: 140: + IC(0.000 ns) + CELL(0.071 ns) = 46.571 ns; Loc. = LAB_X27_Y19; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_17_result_int\[7\]~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[6]~13 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.642 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_17_result_int\[8\]~17 141 COMB LAB_X27_Y19 2 " "Info: 141: + IC(0.000 ns) + CELL(0.071 ns) = 46.642 ns; Loc. = LAB_X27_Y19; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_17_result_int\[8\]~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[7]~15 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.713 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_17_result_int\[9\]~19 142 COMB LAB_X27_Y19 1 " "Info: 142: + IC(0.000 ns) + CELL(0.071 ns) = 46.713 ns; Loc. = LAB_X27_Y19; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_17_result_int\[9\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[8]~17 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.784 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_17_result_int\[10\]~21 143 COMB LAB_X27_Y19 1 " "Info: 143: + IC(0.000 ns) + CELL(0.071 ns) = 46.784 ns; Loc. = LAB_X27_Y19; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_17_result_int\[10\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[9]~19 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 47.194 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_17_result_int\[11\]~22 144 COMB LAB_X27_Y19 13 " "Info: 144: + IC(0.000 ns) + CELL(0.410 ns) = 47.194 ns; Loc. = LAB_X27_Y19; Fanout = 13; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_17_result_int\[11\]~22'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[10]~21 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.150 ns) 48.508 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[191\]~154 145 COMB LAB_X24_Y18 3 " "Info: 145: + IC(1.164 ns) + CELL(0.150 ns) = 48.508 ns; Loc. = LAB_X24_Y18; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[191\]~154'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[11]~22 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[191]~154 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.414 ns) 49.795 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_18_result_int\[5\]~11 146 COMB LAB_X25_Y19 2 " "Info: 146: + IC(0.873 ns) + CELL(0.414 ns) = 49.795 ns; Loc. = LAB_X25_Y19; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_18_result_int\[5\]~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[191]~154 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 49.866 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_18_result_int\[6\]~13 147 COMB LAB_X25_Y19 2 " "Info: 147: + IC(0.000 ns) + CELL(0.071 ns) = 49.866 ns; Loc. = LAB_X25_Y19; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_18_result_int\[6\]~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[5]~11 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 49.937 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_18_result_int\[7\]~15 148 COMB LAB_X25_Y19 2 " "Info: 148: + IC(0.000 ns) + CELL(0.071 ns) = 49.937 ns; Loc. = LAB_X25_Y19; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_18_result_int\[7\]~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[6]~13 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 50.008 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_18_result_int\[8\]~17 149 COMB LAB_X25_Y19 2 " "Info: 149: + IC(0.000 ns) + CELL(0.071 ns) = 50.008 ns; Loc. = LAB_X25_Y19; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_18_result_int\[8\]~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[7]~15 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 50.079 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_18_result_int\[9\]~19 150 COMB LAB_X25_Y19 1 " "Info: 150: + IC(0.000 ns) + CELL(0.071 ns) = 50.079 ns; Loc. = LAB_X25_Y19; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_18_result_int\[9\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[8]~17 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 50.150 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_18_result_int\[10\]~21 151 COMB LAB_X25_Y19 1 " "Info: 151: + IC(0.000 ns) + CELL(0.071 ns) = 50.150 ns; Loc. = LAB_X25_Y19; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_18_result_int\[10\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[9]~19 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 50.560 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_18_result_int\[11\]~22 152 COMB LAB_X25_Y19 13 " "Info: 152: + IC(0.000 ns) + CELL(0.410 ns) = 50.560 ns; Loc. = LAB_X25_Y19; Fanout = 13; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_18_result_int\[11\]~22'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[10]~21 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.150 ns) 51.601 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[202\]~165 153 COMB LAB_X24_Y18 3 " "Info: 153: + IC(0.891 ns) + CELL(0.150 ns) = 51.601 ns; Loc. = LAB_X24_Y18; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[202\]~165'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[11]~22 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[202]~165 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.414 ns) 52.888 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[5\]~11 154 COMB LAB_X23_Y19 2 " "Info: 154: + IC(0.873 ns) + CELL(0.414 ns) = 52.888 ns; Loc. = LAB_X23_Y19; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[5\]~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[202]~165 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 52.959 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[6\]~13 155 COMB LAB_X23_Y19 2 " "Info: 155: + IC(0.000 ns) + CELL(0.071 ns) = 52.959 ns; Loc. = LAB_X23_Y19; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[6\]~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[5]~11 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 53.030 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[7\]~15 156 COMB LAB_X23_Y19 2 " "Info: 156: + IC(0.000 ns) + CELL(0.071 ns) = 53.030 ns; Loc. = LAB_X23_Y19; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[7\]~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[6]~13 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 53.101 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[8\]~17 157 COMB LAB_X23_Y19 2 " "Info: 157: + IC(0.000 ns) + CELL(0.071 ns) = 53.101 ns; Loc. = LAB_X23_Y19; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[8\]~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[7]~15 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 53.172 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[9\]~19 158 COMB LAB_X23_Y19 1 " "Info: 158: + IC(0.000 ns) + CELL(0.071 ns) = 53.172 ns; Loc. = LAB_X23_Y19; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[9\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[8]~17 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 53.243 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[10\]~21 159 COMB LAB_X23_Y19 1 " "Info: 159: + IC(0.000 ns) + CELL(0.071 ns) = 53.243 ns; Loc. = LAB_X23_Y19; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[10\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[9]~19 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 53.653 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[11\]~22 160 COMB LAB_X23_Y19 13 " "Info: 160: + IC(0.000 ns) + CELL(0.410 ns) = 53.653 ns; Loc. = LAB_X23_Y19; Fanout = 13; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[11\]~22'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[10]~21 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.150 ns) 54.694 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[209\]~181 161 COMB LAB_X24_Y18 3 " "Info: 161: + IC(0.891 ns) + CELL(0.150 ns) = 54.694 ns; Loc. = LAB_X24_Y18; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[209\]~181'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[11]~22 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[209]~181 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 55.696 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[1\]~3 162 COMB LAB_X23_Y18 2 " "Info: 162: + IC(0.588 ns) + CELL(0.414 ns) = 55.696 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[1\]~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[209]~181 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.767 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[2\]~5 163 COMB LAB_X23_Y18 2 " "Info: 163: + IC(0.000 ns) + CELL(0.071 ns) = 55.767 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[2\]~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[1]~3 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.838 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[3\]~7 164 COMB LAB_X23_Y18 2 " "Info: 164: + IC(0.000 ns) + CELL(0.071 ns) = 55.838 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[3\]~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[2]~5 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.909 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[4\]~9 165 COMB LAB_X23_Y18 2 " "Info: 165: + IC(0.000 ns) + CELL(0.071 ns) = 55.909 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[4\]~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[3]~7 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.980 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[5\]~11 166 COMB LAB_X23_Y18 2 " "Info: 166: + IC(0.000 ns) + CELL(0.071 ns) = 55.980 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[5\]~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[4]~9 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.051 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[6\]~13 167 COMB LAB_X23_Y18 2 " "Info: 167: + IC(0.000 ns) + CELL(0.071 ns) = 56.051 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[6\]~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[5]~11 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.122 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[7\]~15 168 COMB LAB_X23_Y18 2 " "Info: 168: + IC(0.000 ns) + CELL(0.071 ns) = 56.122 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[7\]~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[6]~13 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.193 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[8\]~17 169 COMB LAB_X23_Y18 2 " "Info: 169: + IC(0.000 ns) + CELL(0.071 ns) = 56.193 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[8\]~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[7]~15 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.264 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[9\]~19 170 COMB LAB_X23_Y18 1 " "Info: 170: + IC(0.000 ns) + CELL(0.071 ns) = 56.264 ns; Loc. = LAB_X23_Y18; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[9\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[8]~17 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.335 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[10\]~21 171 COMB LAB_X23_Y18 1 " "Info: 171: + IC(0.000 ns) + CELL(0.071 ns) = 56.335 ns; Loc. = LAB_X23_Y18; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[10\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[9]~19 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 56.745 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[11\]~22 172 COMB LAB_X23_Y18 12 " "Info: 172: + IC(0.000 ns) + CELL(0.410 ns) = 56.745 ns; Loc. = LAB_X23_Y18; Fanout = 12; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[11\]~22'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[10]~21 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.150 ns) 57.769 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[220\]~191 173 COMB LAB_X25_Y18 1 " "Info: 173: + IC(0.874 ns) + CELL(0.150 ns) = 57.769 ns; Loc. = LAB_X25_Y18; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[220\]~191'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[11]~22 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[220]~191 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 58.580 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_21_result_int\[1\]~3 174 COMB LAB_X25_Y18 1 " "Info: 174: + IC(0.397 ns) + CELL(0.414 ns) = 58.580 ns; Loc. = LAB_X25_Y18; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_21_result_int\[1\]~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[220]~191 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 58.651 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_21_result_int\[2\]~5 175 COMB LAB_X25_Y18 1 " "Info: 175: + IC(0.000 ns) + CELL(0.071 ns) = 58.651 ns; Loc. = LAB_X25_Y18; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_21_result_int\[2\]~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[1]~3 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 58.722 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_21_result_int\[3\]~7 176 COMB LAB_X25_Y18 1 " "Info: 176: + IC(0.000 ns) + CELL(0.071 ns) = 58.722 ns; Loc. = LAB_X25_Y18; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_21_result_int\[3\]~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[2]~5 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 58.793 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_21_result_int\[4\]~9 177 COMB LAB_X25_Y18 1 " "Info: 177: + IC(0.000 ns) + CELL(0.071 ns) = 58.793 ns; Loc. = LAB_X25_Y18; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_21_result_int\[4\]~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[3]~7 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 58.864 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_21_result_int\[5\]~11 178 COMB LAB_X25_Y18 1 " "Info: 178: + IC(0.000 ns) + CELL(0.071 ns) = 58.864 ns; Loc. = LAB_X25_Y18; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_21_result_int\[5\]~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[4]~9 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 58.935 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_21_result_int\[6\]~13 179 COMB LAB_X25_Y18 1 " "Info: 179: + IC(0.000 ns) + CELL(0.071 ns) = 58.935 ns; Loc. = LAB_X25_Y18; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_21_result_int\[6\]~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[5]~11 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 59.006 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_21_result_int\[7\]~15 180 COMB LAB_X25_Y18 1 " "Info: 180: + IC(0.000 ns) + CELL(0.071 ns) = 59.006 ns; Loc. = LAB_X25_Y18; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_21_result_int\[7\]~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[6]~13 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 59.077 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_21_result_int\[8\]~17 181 COMB LAB_X25_Y18 1 " "Info: 181: + IC(0.000 ns) + CELL(0.071 ns) = 59.077 ns; Loc. = LAB_X25_Y18; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_21_result_int\[8\]~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[7]~15 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 59.148 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_21_result_int\[9\]~19 182 COMB LAB_X25_Y18 1 " "Info: 182: + IC(0.000 ns) + CELL(0.071 ns) = 59.148 ns; Loc. = LAB_X25_Y18; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_21_result_int\[9\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[8]~17 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 59.219 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_21_result_int\[10\]~21 183 COMB LAB_X25_Y18 1 " "Info: 183: + IC(0.000 ns) + CELL(0.071 ns) = 59.219 ns; Loc. = LAB_X25_Y18; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_21_result_int\[10\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[9]~19 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 59.629 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_21_result_int\[11\]~22 184 COMB LAB_X25_Y18 1 " "Info: 184: + IC(0.000 ns) + CELL(0.410 ns) = 59.629 ns; Loc. = LAB_X25_Y18; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_21_result_int\[11\]~22'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[10]~21 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.398 ns) 60.154 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_21_result_int\[11\]~22_wirecell 185 COMB LAB_X25_Y18 1 " "Info: 185: + IC(0.127 ns) + CELL(0.398 ns) = 60.154 ns; Loc. = LAB_X25_Y18; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_21_result_int\[11\]~22_wirecell'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[11]~22 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[11]~22_wirecell } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 60.238 ns Xaddr_center\[0\] 186 REG LAB_X25_Y18 9 " "Info: 186: + IC(0.000 ns) + CELL(0.084 ns) = 60.238 ns; Loc. = LAB_X25_Y18; Fanout = 9; REG Node = 'Xaddr_center\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[11]~22_wirecell Xaddr_center[0] } "NODE_NAME" } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 469 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "29.471 ns ( 48.92 % ) " "Info: Total cell delay = 29.471 ns ( 48.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "30.767 ns ( 51.08 % ) " "Info: Total interconnect delay = 30.767 ns ( 51.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "60.238 ns" { counter[4] lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[0]~23 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[0]~24 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|selnose[23]~1 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[11]~27 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_2_result_int[1]~3 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_2_result_int[2]~5 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_2_result_int[3]~6 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[22]~30 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[1]~3 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[2]~5 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[3]~7 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[4]~8 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[33]~34 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[1]~3 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[2]~5 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[3]~7 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[4]~9 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[5]~10 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[44]~39 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[1]~3 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[2]~5 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[3]~7 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[4]~9 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[5]~11 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[6]~12 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[55]~45 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[1]~3 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[2]~5 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[3]~7 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[4]~9 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[5]~11 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[6]~13 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[7]~14 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[66]~52 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[1]~3 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[2]~5 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[3]~7 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[4]~9 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[5]~11 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[6]~13 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[7]~15 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[8]~16 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[77]~60 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[1]~3 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[2]~5 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[3]~7 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[4]~9 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[5]~11 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[6]~13 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[7]~15 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[8]~17 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[9]~18 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[90]~67 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[3]~7 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[4]~9 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[5]~11 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[6]~13 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[7]~15 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[8]~17 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[9]~19 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[10]~20 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[100]~80 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[2]~5 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[3]~7 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[4]~9 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[5]~11 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[6]~13 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[7]~15 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[8]~17 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[9]~19 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[10]~21 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[11]~22 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[110]~91 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[1]~3 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[2]~5 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[3]~7 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[4]~9 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[5]~11 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[6]~13 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[7]~15 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[8]~17 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[9]~19 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[10]~21 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[11]~22 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[121]~92 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[1]~3 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[2]~5 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[3]~7 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[4]~9 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[5]~11 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[6]~13 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[7]~15 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[8]~17 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[9]~19 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[10]~21 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[11]~22 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[133]~102 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[2]~5 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[3]~7 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[4]~9 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[5]~11 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[6]~13 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[7]~15 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[8]~17 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[9]~19 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[10]~21 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[11]~22 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[145]~112 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[3]~7 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[4]~9 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[5]~11 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[6]~13 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[7]~15 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[8]~17 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[9]~19 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[10]~21 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[11]~22 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[159]~130 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[6]~13 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[7]~15 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[8]~17 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[9]~19 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[10]~21 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[11]~22 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[170]~141 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[6]~13 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[7]~15 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[8]~17 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[9]~19 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[10]~21 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[11]~22 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[176]~147 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[1]~3 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[2]~5 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[3]~7 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[4]~9 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[5]~11 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[6]~13 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[7]~15 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[8]~17 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[9]~19 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[10]~21 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[11]~22 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[191]~154 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[5]~11 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[6]~13 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[7]~15 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[8]~17 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[9]~19 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[10]~21 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[11]~22 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[202]~165 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[5]~11 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[6]~13 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[7]~15 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[8]~17 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[9]~19 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[10]~21 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[11]~22 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[209]~181 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[1]~3 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[2]~5 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[3]~7 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[4]~9 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[5]~11 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[6]~13 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[7]~15 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[8]~17 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[9]~19 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[10]~21 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[11]~22 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[220]~191 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[1]~3 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[2]~5 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[3]~7 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[4]~9 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[5]~11 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[6]~13 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[7]~15 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[8]~17 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[9]~19 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[10]~21 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[11]~22 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[11]~22_wirecell Xaddr_center[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X22_Y12 X32_Y23 " "Info: Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Info: Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "377 " "Warning: Found 377 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Info: Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Info: Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Info: Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Info: Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Info: Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Info: Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Info: Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Info: Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Info: Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Info: Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Info: Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Info: Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Info: Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Info: Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Info: Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Info: Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Info: Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Info: Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Info: Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Info: Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Info: Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Info: Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Info: Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Info: Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Info: Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Info: Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Info: Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Info: Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Info: Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Info: Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Info: Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Info: Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Info: Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Info: Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Info: Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Info: Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Info: Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Info: Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Info: Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Info: Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Info: Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Info: Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info: Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info: Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info: Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info: Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info: Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info: Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info: Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Info: Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info: Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info: Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info: Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info: Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info: Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info: Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Info: Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Info: Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Info: Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Info: Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Info: Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Info: Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Info: Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Info: Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Info: Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Info: Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Info: Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Info: Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Info: Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRDA_TXD 0 " "Info: Pin \"IRDA_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Info: Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Info: Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Info: Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Info: Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Info: Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Info: Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Info: Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Info: Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Info: Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Info: Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Info: Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Info: Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Info: Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Info: Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Info: Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Info: Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Info: Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Info: Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Info: Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Info: Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Info: Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Info: Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Info: Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Info: Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Info: Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Info: Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Info: Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Info: Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Info: Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Info: Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Info: Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Info: Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Info: Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Info: Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Info: Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Info: Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Info: Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Info: Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Info: Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Info: Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Info: Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Info: Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Info: Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Info: Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Info: Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Info: Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Info: Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Info: Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Info: Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Info: Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Info: Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Info: Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Info: Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Info: Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Info: Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Info: Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Info: Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Info: Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Info: Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Info: Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Info: Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Info: Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Info: Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Info: Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Info: Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Info: Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Info: Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Info: Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Info: Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Info: Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Info: Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[0\] 0 " "Info: Pin \"OTG_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[1\] 0 " "Info: Pin \"OTG_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_CS_N 0 " "Info: Pin \"OTG_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RD_N 0 " "Info: Pin \"OTG_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_WR_N 0 " "Info: Pin \"OTG_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RST_N 0 " "Info: Pin \"OTG_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_FSPEED 0 " "Info: Pin \"OTG_FSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_LSPEED 0 " "Info: Pin \"OTG_LSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DACK0_N 0 " "Info: Pin \"OTG_DACK0_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DACK1_N 0 " "Info: Pin \"OTG_DACK1_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Info: Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Info: Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Info: Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Info: Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Info: Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CLK 0 " "Info: Pin \"SD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TDO 0 " "Info: Pin \"TDO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Info: Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Info: Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Info: Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Info: Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Info: Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Info: Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Info: Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Info: Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Info: Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Info: Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Info: Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Info: Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Info: Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Info: Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Info: Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Info: Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Info: Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Info: Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Info: Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Info: Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Info: Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Info: Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Info: Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Info: Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Info: Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Info: Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Info: Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Info: Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Info: Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Info: Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Info: Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Info: Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Info: Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Info: Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Info: Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Info: Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CMD 0 " "Info: Pin \"ENET_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CS_N 0 " "Info: Pin \"ENET_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_WR_N 0 " "Info: Pin \"ENET_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RD_N 0 " "Info: Pin \"ENET_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RST_N 0 " "Info: Pin \"ENET_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CLK 0 " "Info: Pin \"ENET_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Info: Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Info: Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TD_RESET 0 " "Info: Pin \"TD_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT3 0 " "Info: Pin \"SD_DAT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CMD 0 " "Info: Pin \"SD_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Info: Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Info: Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Info: Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Info: Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Info: Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Info: Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Info: Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Info: Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Info: Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Info: Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Info: Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Info: Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Info: Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Info: Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Info: Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Info: Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Info: Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Info: Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Info: Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Info: Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Info: Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Info: Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Info: Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Info: Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Info: Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Info: Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Info: Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Info: Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Info: Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Info: Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Info: Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Info: Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Info: Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Info: Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Info: Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Info: Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Info: Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Info: Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Info: Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Info: Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Info: Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Info: Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Info: Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Info: Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Info: Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Info: Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Info: Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Info: Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Info: Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Info: Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Info: Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Info: Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Info: Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Info: Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Info: Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Info: Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Info: Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Info: Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Info: Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Info: Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Info: Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Info: Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Info: Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Info: Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Info: Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Info: Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Info: Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Info: Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Info: Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Info: Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Info: Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Info: Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Info: Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Info: Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Info: Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Info: Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Info: Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Info: Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Info: Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Info: Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Info: Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Info: Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Info: Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Info: Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Info: Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Info: Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Info: Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Info: Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Info: Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Info: Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Info: Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Info: Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Info: Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Info: Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Info: Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Info: Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[0\] 0 " "Info: Pin \"OTG_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[1\] 0 " "Info: Pin \"OTG_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[2\] 0 " "Info: Pin \"OTG_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[3\] 0 " "Info: Pin \"OTG_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[4\] 0 " "Info: Pin \"OTG_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[5\] 0 " "Info: Pin \"OTG_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[6\] 0 " "Info: Pin \"OTG_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[7\] 0 " "Info: Pin \"OTG_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[8\] 0 " "Info: Pin \"OTG_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[9\] 0 " "Info: Pin \"OTG_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[10\] 0 " "Info: Pin \"OTG_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[11\] 0 " "Info: Pin \"OTG_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[12\] 0 " "Info: Pin \"OTG_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[13\] 0 " "Info: Pin \"OTG_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[14\] 0 " "Info: Pin \"OTG_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[15\] 0 " "Info: Pin \"OTG_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Info: Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Info: Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Info: Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Info: Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Info: Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Info: Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Info: Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Info: Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT 0 " "Info: Pin \"SD_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Info: Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[0\] 0 " "Info: Pin \"ENET_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[1\] 0 " "Info: Pin \"ENET_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[2\] 0 " "Info: Pin \"ENET_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[3\] 0 " "Info: Pin \"ENET_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[4\] 0 " "Info: Pin \"ENET_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[5\] 0 " "Info: Pin \"ENET_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[6\] 0 " "Info: Pin \"ENET_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[7\] 0 " "Info: Pin \"ENET_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[8\] 0 " "Info: Pin \"ENET_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[9\] 0 " "Info: Pin \"ENET_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[10\] 0 " "Info: Pin \"ENET_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[11\] 0 " "Info: Pin \"ENET_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[12\] 0 " "Info: Pin \"ENET_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[13\] 0 " "Info: Pin \"ENET_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[14\] 0 " "Info: Pin \"ENET_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[15\] 0 " "Info: Pin \"ENET_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Info: Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Info: Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Info: Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Info: Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Info: Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Info: Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Info: Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Info: Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Info: Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Info: Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Info: Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Info: Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Info: Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Info: Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Info: Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Info: Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Info: Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Info: Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Info: Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "142 " "Warning: Following 142 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently disabled " "Info: Pin SD_DAT3 has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SD_DAT3 } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 252 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 6009 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Info: Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 253 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 6010 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Info: Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5707 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Info: Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5708 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Info: Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5709 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Info: Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5710 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Info: Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5711 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Info: Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5712 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Info: Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5713 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Info: Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5714 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Info: Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5715 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Info: Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5716 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Info: Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5717 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Info: Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5718 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Info: Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5719 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Info: Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5720 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Info: Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5721 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Info: Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5722 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Info: Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5723 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Info: Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5724 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Info: Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5725 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Info: Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5726 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Info: Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5727 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Info: Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5728 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Info: Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5729 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Info: Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5730 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Info: Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5731 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Info: Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5732 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Info: Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5733 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Info: Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5734 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Info: Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5735 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Info: Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5736 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Info: Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5737 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Info: Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5738 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Info: Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5739 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Info: Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5740 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Info: Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[34] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5741 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Info: Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[35] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 297 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5742 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Info: Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5756 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Info: Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5757 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Info: Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5758 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Info: Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5759 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Info: Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5760 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Info: Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5761 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Info: Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5762 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Info: Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5763 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Info: Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5764 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Info: Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5765 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Info: Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5766 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Info: Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5767 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Info: Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5768 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Info: Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5769 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Info: Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5770 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Info: Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5771 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Info: Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5772 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Info: Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5773 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Info: Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5774 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Info: Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5775 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Info: Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 214 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5486 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Info: Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 214 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5487 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Info: Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 214 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5488 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Info: Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 214 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5489 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Info: Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 214 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5490 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Info: Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 214 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5491 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Info: Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 214 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5492 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Info: Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 214 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5493 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Info: Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 221 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5470 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Info: Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 221 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5471 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Info: Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 221 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5472 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Info: Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 221 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5473 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Info: Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 221 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5474 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Info: Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 221 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5475 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Info: Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 221 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5476 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Info: Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 221 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5477 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Info: Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 221 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5478 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Info: Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 221 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5479 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Info: Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 221 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5480 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Info: Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 221 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5481 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Info: Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 221 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5482 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Info: Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 221 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5483 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Info: Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 221 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5484 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Info: Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 221 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5485 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Info: Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 229 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5454 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Info: Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 229 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5455 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Info: Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 229 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5456 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Info: Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 229 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5457 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Info: Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 229 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5458 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Info: Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 229 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5459 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Info: Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 229 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5460 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Info: Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 229 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5461 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Info: Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 229 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5462 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Info: Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 229 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5463 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Info: Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 229 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5464 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Info: Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 229 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5465 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Info: Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 229 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5466 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Info: Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 229 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5467 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Info: Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 229 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5468 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Info: Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 229 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5469 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Info: Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 244 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5446 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Info: Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 244 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5447 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Info: Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 244 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5448 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Info: Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 244 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5449 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Info: Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 244 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5450 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Info: Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 244 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5451 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Info: Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 244 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5452 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Info: Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 244 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5453 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT a permanently disabled " "Info: Pin SD_DAT has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SD_DAT } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 251 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5965 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Info: Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 256 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5964 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[0\] a permanently disabled " "Info: Pin ENET_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ENET_DATA[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 276 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5430 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[1\] a permanently disabled " "Info: Pin ENET_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ENET_DATA[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 276 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5431 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[2\] a permanently disabled " "Info: Pin ENET_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ENET_DATA[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 276 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5432 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[3\] a permanently disabled " "Info: Pin ENET_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ENET_DATA[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 276 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5433 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[4\] a permanently disabled " "Info: Pin ENET_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ENET_DATA[4] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 276 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5434 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[5\] a permanently disabled " "Info: Pin ENET_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ENET_DATA[5] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 276 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5435 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[6\] a permanently disabled " "Info: Pin ENET_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ENET_DATA[6] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 276 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5436 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[7\] a permanently disabled " "Info: Pin ENET_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ENET_DATA[7] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 276 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5437 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[8\] a permanently disabled " "Info: Pin ENET_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ENET_DATA[8] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 276 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5438 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[9\] a permanently disabled " "Info: Pin ENET_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ENET_DATA[9] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 276 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5439 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[10\] a permanently disabled " "Info: Pin ENET_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ENET_DATA[10] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 276 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5440 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[11\] a permanently disabled " "Info: Pin ENET_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ENET_DATA[11] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 276 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5441 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[12\] a permanently disabled " "Info: Pin ENET_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ENET_DATA[12] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 276 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5442 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[13\] a permanently disabled " "Info: Pin ENET_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ENET_DATA[13] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 276 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5443 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[14\] a permanently disabled " "Info: Pin ENET_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ENET_DATA[14] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 276 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5444 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[15\] a permanently disabled " "Info: Pin ENET_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ENET_DATA[15] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 276 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5445 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Info: Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 285 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5963 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Info: Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 287 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5962 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Info: Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 289 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5951 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Info: Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5743 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Info: Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5744 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Info: Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5745 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Info: Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5746 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Info: Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5747 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Info: Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5748 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Info: Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5749 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Info: Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5750 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Info: Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5751 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Info: Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5752 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Info: Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5753 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently enabled " "Info: Pin GPIO_1\[11\] has a permanently enabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5234 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Info: Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5754 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Info: Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5755 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently enabled " "Info: Pin GPIO_1\[14\] has a permanently enabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/" 0 { } { { 0 { 0 ""} 0 5236 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.fit.smsg " "Info: Generated suppressed messages file C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Info: Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 08 10:36:10 2010 " "Info: Processing ended: Wed Dec 08 10:36:10 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:28 " "Info: Elapsed time: 00:01:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Info: Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 08 10:36:12 2010 " "Info: Processing started: Wed Dec 08 10:36:12 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_CCD -c DE2_CCD " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_CCD -c DE2_CCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "288 " "Info: Peak virtual memory: 288 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 08 10:36:32 2010 " "Info: Processing ended: Wed Dec 08 10:36:32 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Info: Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 08 10:36:33 2010 " "Info: Processing started: Wed Dec 08 10:36:33 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE2_CCD -c DE2_CCD --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_CCD -c DE2_CCD --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Info: Detected ripple clock \"I2C_CCD_Config:u7\|mI2C_CTRL_CLK\" as buffer" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/I2C_CCD_Config.v" 18 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_CCD_Config:u7\|mI2C_CTRL_CLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CCD_MCLK " "Info: Detected ripple clock \"CCD_MCLK\" as buffer" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 664 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CCD_MCLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 register Reset_Delay:u2\|oRST_0 register Sdram_Control_4Port:u6\|mWR 2.985 ns " "Info: Slack time is 2.985 ns for clock \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\" between source register \"Reset_Delay:u2\|oRST_0\" and destination register \"Sdram_Control_4Port:u6\|mWR\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.396 ns + Largest register register " "Info: + Largest register to register requirement is 7.396 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "7.642 ns + " "Info: + Setup relationship between source and destination is 7.642 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 7.642 ns " "Info: + Latch edge is 7.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 10.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.032 ns + Largest " "Info: + Largest clock skew is -0.032 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 destination 2.631 ns + Shortest register " "Info: + Shortest clock path from clock \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\" to destination register is 2.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 660 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 660; COMB Node = 'Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.537 ns) 2.631 ns Sdram_Control_4Port:u6\|mWR 3 REG LCFF_X16_Y12_N13 4 " "Info: 3: + IC(1.003 ns) + CELL(0.537 ns) = 2.631 ns; Loc. = LCFF_X16_Y12_N13; Fanout = 4; REG Node = 'Sdram_Control_4Port:u6\|mWR'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u6|mWR } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.41 % ) " "Info: Total cell delay = 0.537 ns ( 20.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.094 ns ( 79.59 % ) " "Info: Total interconnect delay = 2.094 ns ( 79.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u6|mWR } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u6|mWR {} } { 0.000ns 1.091ns 1.003ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.663 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 41 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 2.663 ns Reset_Delay:u2\|oRST_0 3 REG LCFF_X19_Y12_N21 11 " "Info: 3: + IC(1.009 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X19_Y12_N21; Fanout = 11; REG Node = 'Reset_Delay:u2\|oRST_0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { CLOCK_50~clkctrl Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "Reset_Delay.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Reset_Delay.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.68 % ) " "Info: Total cell delay = 1.536 ns ( 57.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.127 ns ( 42.32 % ) " "Info: Total interconnect delay = 1.127 ns ( 42.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { CLOCK_50 CLOCK_50~clkctrl Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Reset_Delay:u2|oRST_0 {} } { 0.000ns 0.000ns 0.118ns 1.009ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u6|mWR } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u6|mWR {} } { 0.000ns 1.091ns 1.003ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { CLOCK_50 CLOCK_50~clkctrl Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Reset_Delay:u2|oRST_0 {} } { 0.000ns 0.000ns 0.118ns 1.009ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Reset_Delay.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Reset_Delay.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 134 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u6|mWR } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u6|mWR {} } { 0.000ns 1.091ns 1.003ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { CLOCK_50 CLOCK_50~clkctrl Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Reset_Delay:u2|oRST_0 {} } { 0.000ns 0.000ns 0.118ns 1.009ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.411 ns - Longest register register " "Info: - Longest register to register delay is 4.411 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reset_Delay:u2\|oRST_0 1 REG LCFF_X19_Y12_N21 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y12_N21; Fanout = 11; REG Node = 'Reset_Delay:u2\|oRST_0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "Reset_Delay.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Reset_Delay.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.150 ns) 0.908 ns Sdram_Control_4Port:u6\|WR_MASK\[1\]~0 2 COMB LCCOMB_X16_Y12_N24 1 " "Info: 2: + IC(0.758 ns) + CELL(0.150 ns) = 0.908 ns; Loc. = LCCOMB_X16_Y12_N24; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6\|WR_MASK\[1\]~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.908 ns" { Reset_Delay:u2|oRST_0 Sdram_Control_4Port:u6|WR_MASK[1]~0 } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 491 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.242 ns) 1.403 ns Sdram_Control_4Port:u6\|WR_MASK\[1\]~1 3 COMB LCCOMB_X16_Y12_N4 1 " "Info: 3: + IC(0.253 ns) + CELL(0.242 ns) = 1.403 ns; Loc. = LCCOMB_X16_Y12_N4; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6\|WR_MASK\[1\]~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { Sdram_Control_4Port:u6|WR_MASK[1]~0 Sdram_Control_4Port:u6|WR_MASK[1]~1 } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 491 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.791 ns) + CELL(0.245 ns) 2.439 ns Sdram_Control_4Port:u6\|WR_MASK\[1\]~2 4 COMB LCCOMB_X15_Y13_N26 3 " "Info: 4: + IC(0.791 ns) + CELL(0.245 ns) = 2.439 ns; Loc. = LCCOMB_X15_Y13_N26; Fanout = 3; COMB Node = 'Sdram_Control_4Port:u6\|WR_MASK\[1\]~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { Sdram_Control_4Port:u6|WR_MASK[1]~1 Sdram_Control_4Port:u6|WR_MASK[1]~2 } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 491 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.275 ns) 3.515 ns Sdram_Control_4Port:u6\|WR_MASK\[1\]~3 5 COMB LCCOMB_X16_Y12_N10 3 " "Info: 5: + IC(0.801 ns) + CELL(0.275 ns) = 3.515 ns; Loc. = LCCOMB_X16_Y12_N10; Fanout = 3; COMB Node = 'Sdram_Control_4Port:u6\|WR_MASK\[1\]~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.076 ns" { Sdram_Control_4Port:u6|WR_MASK[1]~2 Sdram_Control_4Port:u6|WR_MASK[1]~3 } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 491 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.660 ns) 4.411 ns Sdram_Control_4Port:u6\|mWR 6 REG LCFF_X16_Y12_N13 4 " "Info: 6: + IC(0.236 ns) + CELL(0.660 ns) = 4.411 ns; Loc. = LCFF_X16_Y12_N13; Fanout = 4; REG Node = 'Sdram_Control_4Port:u6\|mWR'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { Sdram_Control_4Port:u6|WR_MASK[1]~3 Sdram_Control_4Port:u6|mWR } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.572 ns ( 35.64 % ) " "Info: Total cell delay = 1.572 ns ( 35.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.839 ns ( 64.36 % ) " "Info: Total interconnect delay = 2.839 ns ( 64.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.411 ns" { Reset_Delay:u2|oRST_0 Sdram_Control_4Port:u6|WR_MASK[1]~0 Sdram_Control_4Port:u6|WR_MASK[1]~1 Sdram_Control_4Port:u6|WR_MASK[1]~2 Sdram_Control_4Port:u6|WR_MASK[1]~3 Sdram_Control_4Port:u6|mWR } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.411 ns" { Reset_Delay:u2|oRST_0 {} Sdram_Control_4Port:u6|WR_MASK[1]~0 {} Sdram_Control_4Port:u6|WR_MASK[1]~1 {} Sdram_Control_4Port:u6|WR_MASK[1]~2 {} Sdram_Control_4Port:u6|WR_MASK[1]~3 {} Sdram_Control_4Port:u6|mWR {} } { 0.000ns 0.758ns 0.253ns 0.791ns 0.801ns 0.236ns } { 0.000ns 0.150ns 0.242ns 0.245ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u6|mWR } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u6|mWR {} } { 0.000ns 1.091ns 1.003ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { CLOCK_50 CLOCK_50~clkctrl Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Reset_Delay:u2|oRST_0 {} } { 0.000ns 0.000ns 0.118ns 1.009ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.411 ns" { Reset_Delay:u2|oRST_0 Sdram_Control_4Port:u6|WR_MASK[1]~0 Sdram_Control_4Port:u6|WR_MASK[1]~1 Sdram_Control_4Port:u6|WR_MASK[1]~2 Sdram_Control_4Port:u6|WR_MASK[1]~3 Sdram_Control_4Port:u6|mWR } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.411 ns" { Reset_Delay:u2|oRST_0 {} Sdram_Control_4Port:u6|WR_MASK[1]~0 {} Sdram_Control_4Port:u6|WR_MASK[1]~1 {} Sdram_Control_4Port:u6|WR_MASK[1]~2 {} Sdram_Control_4Port:u6|WR_MASK[1]~3 {} Sdram_Control_4Port:u6|mWR {} } { 0.000ns 0.758ns 0.253ns 0.791ns 0.801ns 0.236ns } { 0.000ns 0.150ns 0.242ns 0.245ns 0.275ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "GPIO_1\[10\] register Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[2\] register Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\] 34.41 ns " "Info: Slack time is 34.41 ns for clock \"GPIO_1\[10\]\" between source register \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[2\]\" and destination register \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "178.89 MHz 5.59 ns " "Info: Fmax is 178.89 MHz (period= 5.59 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.786 ns + Largest register register " "Info: + Largest register to register requirement is 39.786 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.000 ns + " "Info: + Setup relationship between source and destination is 40.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 40.000 ns " "Info: + Latch edge is 40.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination GPIO_1\[10\] 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"GPIO_1\[10\]\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source GPIO_1\[10\] 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"GPIO_1\[10\]\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[10\] destination 3.462 ns + Shortest register " "Info: + Shortest clock path from clock \"GPIO_1\[10\]\" to destination register is 3.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO_1\[10\] 1 CLK PIN_N24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N24; Fanout = 1; CLK Node = 'GPIO_1\[10\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns GPIO_1\[10\]~30 2 COMB IOC_X65_Y20_N3 1 " "Info: 2: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = IOC_X65_Y20_N3; Fanout = 1; COMB Node = 'GPIO_1\[10\]~30'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { GPIO_1[10] GPIO_1[10]~30 } "NODE_NAME" } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.000 ns) 1.915 ns GPIO_1\[10\]~30clkctrl 3 COMB CLKCTRL_G7 881 " "Info: 3: + IC(1.073 ns) + CELL(0.000 ns) = 1.915 ns; Loc. = CLKCTRL_G7; Fanout = 881; COMB Node = 'GPIO_1\[10\]~30clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { GPIO_1[10]~30 GPIO_1[10]~30clkctrl } "NODE_NAME" } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 3.462 ns Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\] 4 REG LCFF_X10_Y7_N17 4 " "Info: 4: + IC(1.010 ns) + CELL(0.537 ns) = 3.462 ns; Loc. = LCFF_X10_Y7_N17; Fanout = 4; REG Node = 'Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { GPIO_1[10]~30clkctrl Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/a_graycounter_egc.tdf" 32 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 39.83 % ) " "Info: Total cell delay = 1.379 ns ( 39.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.083 ns ( 60.17 % ) " "Info: Total interconnect delay = 2.083 ns ( 60.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.462 ns" { GPIO_1[10] GPIO_1[10]~30 GPIO_1[10]~30clkctrl Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.462 ns" { GPIO_1[10] {} GPIO_1[10]~30 {} GPIO_1[10]~30clkctrl {} Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] {} } { 0.000ns 0.000ns 1.073ns 1.010ns } { 0.000ns 0.842ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[10\] source 3.462 ns - Longest register " "Info: - Longest clock path from clock \"GPIO_1\[10\]\" to source register is 3.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO_1\[10\] 1 CLK PIN_N24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N24; Fanout = 1; CLK Node = 'GPIO_1\[10\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns GPIO_1\[10\]~30 2 COMB IOC_X65_Y20_N3 1 " "Info: 2: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = IOC_X65_Y20_N3; Fanout = 1; COMB Node = 'GPIO_1\[10\]~30'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { GPIO_1[10] GPIO_1[10]~30 } "NODE_NAME" } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.000 ns) 1.915 ns GPIO_1\[10\]~30clkctrl 3 COMB CLKCTRL_G7 881 " "Info: 3: + IC(1.073 ns) + CELL(0.000 ns) = 1.915 ns; Loc. = CLKCTRL_G7; Fanout = 881; COMB Node = 'GPIO_1\[10\]~30clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { GPIO_1[10]~30 GPIO_1[10]~30clkctrl } "NODE_NAME" } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 3.462 ns Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[2\] 4 REG LCFF_X11_Y7_N25 10 " "Info: 4: + IC(1.010 ns) + CELL(0.537 ns) = 3.462 ns; Loc. = LCFF_X11_Y7_N25; Fanout = 10; REG Node = 'Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { GPIO_1[10]~30clkctrl Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/a_graycounter_egc.tdf" 32 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 39.83 % ) " "Info: Total cell delay = 1.379 ns ( 39.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.083 ns ( 60.17 % ) " "Info: Total interconnect delay = 2.083 ns ( 60.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.462 ns" { GPIO_1[10] GPIO_1[10]~30 GPIO_1[10]~30clkctrl Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.462 ns" { GPIO_1[10] {} GPIO_1[10]~30 {} GPIO_1[10]~30clkctrl {} Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] {} } { 0.000ns 0.000ns 1.073ns 1.010ns } { 0.000ns 0.842ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.462 ns" { GPIO_1[10] GPIO_1[10]~30 GPIO_1[10]~30clkctrl Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.462 ns" { GPIO_1[10] {} GPIO_1[10]~30 {} GPIO_1[10]~30clkctrl {} Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] {} } { 0.000ns 0.000ns 1.073ns 1.010ns } { 0.000ns 0.842ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.462 ns" { GPIO_1[10] GPIO_1[10]~30 GPIO_1[10]~30clkctrl Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.462 ns" { GPIO_1[10] {} GPIO_1[10]~30 {} GPIO_1[10]~30clkctrl {} Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] {} } { 0.000ns 0.000ns 1.073ns 1.010ns } { 0.000ns 0.842ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/a_graycounter_egc.tdf" 32 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/a_graycounter_egc.tdf" 32 12 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.462 ns" { GPIO_1[10] GPIO_1[10]~30 GPIO_1[10]~30clkctrl Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.462 ns" { GPIO_1[10] {} GPIO_1[10]~30 {} GPIO_1[10]~30clkctrl {} Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] {} } { 0.000ns 0.000ns 1.073ns 1.010ns } { 0.000ns 0.842ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.462 ns" { GPIO_1[10] GPIO_1[10]~30 GPIO_1[10]~30clkctrl Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.462 ns" { GPIO_1[10] {} GPIO_1[10]~30 {} GPIO_1[10]~30clkctrl {} Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] {} } { 0.000ns 0.000ns 1.073ns 1.010ns } { 0.000ns 0.842ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.376 ns - Longest register register " "Info: - Longest register to register delay is 5.376 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[2\] 1 REG LCFF_X11_Y7_N25 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y7_N25; Fanout = 10; REG Node = 'Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/a_graycounter_egc.tdf" 32 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.438 ns) 1.220 ns Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|cmpr_536:wrfull_eq_comp\|aneb_result_wire\[0\]~4 2 COMB LCCOMB_X14_Y7_N10 1 " "Info: 2: + IC(0.782 ns) + CELL(0.438 ns) = 1.220 ns; Loc. = LCCOMB_X14_Y7_N10; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|cmpr_536:wrfull_eq_comp\|aneb_result_wire\[0\]~4'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.220 ns" { Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~4 } "NODE_NAME" } } { "db/cmpr_536.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/cmpr_536.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.242 ns) 2.157 ns Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|cmpr_536:wrfull_eq_comp\|aneb_result_wire\[0\]~5 3 COMB LCCOMB_X11_Y7_N0 2 " "Info: 3: + IC(0.695 ns) + CELL(0.242 ns) = 2.157 ns; Loc. = LCCOMB_X11_Y7_N0; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|cmpr_536:wrfull_eq_comp\|aneb_result_wire\[0\]~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.937 ns" { Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~4 Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~5 } "NODE_NAME" } } { "db/cmpr_536.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/cmpr_536.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.393 ns) 2.818 ns Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|valid_wrreq~0 4 COMB LCCOMB_X11_Y7_N22 45 " "Info: 4: + IC(0.268 ns) + CELL(0.393 ns) = 2.818 ns; Loc. = LCCOMB_X11_Y7_N22; Fanout = 45; COMB Node = 'Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|valid_wrreq~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~5 Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_wrreq~0 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/dcfifo_m2o1.tdf" 96 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.150 ns) 3.461 ns Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|_~0 5 COMB LCCOMB_X10_Y7_N8 4 " "Info: 5: + IC(0.493 ns) + CELL(0.150 ns) = 3.461 ns; Loc. = LCCOMB_X10_Y7_N8; Fanout = 4; COMB Node = 'Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|_~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_wrreq~0 Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|_~0 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/dcfifo_m2o1.tdf" 67 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.275 ns) 4.025 ns Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|cntr_cout\[5\]~0 6 COMB LCCOMB_X10_Y7_N14 3 " "Info: 6: + IC(0.289 ns) + CELL(0.275 ns) = 4.025 ns; Loc. = LCCOMB_X10_Y7_N14; Fanout = 3; COMB Node = 'Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|cntr_cout\[5\]~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|_~0 Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|cntr_cout[5]~0 } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/a_graycounter_egc.tdf" 43 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.275 ns) 4.587 ns Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|_~1 7 COMB LCCOMB_X10_Y7_N4 2 " "Info: 7: + IC(0.287 ns) + CELL(0.275 ns) = 4.587 ns; Loc. = LCCOMB_X10_Y7_N4; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|_~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.562 ns" { Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|cntr_cout[5]~0 Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|_~1 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/dcfifo_m2o1.tdf" 67 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.419 ns) 5.292 ns Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\]~3 8 COMB LCCOMB_X10_Y7_N16 1 " "Info: 8: + IC(0.286 ns) + CELL(0.419 ns) = 5.292 ns; Loc. = LCCOMB_X10_Y7_N16; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\]~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|_~1 Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~3 } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/a_graycounter_egc.tdf" 32 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.376 ns Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\] 9 REG LCFF_X10_Y7_N17 4 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 5.376 ns; Loc. = LCFF_X10_Y7_N17; Fanout = 4; REG Node = 'Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~3 Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/a_graycounter_egc.tdf" 32 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.276 ns ( 42.34 % ) " "Info: Total cell delay = 2.276 ns ( 42.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.100 ns ( 57.66 % ) " "Info: Total interconnect delay = 3.100 ns ( 57.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.376 ns" { Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~4 Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~5 Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_wrreq~0 Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|_~0 Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|cntr_cout[5]~0 Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|_~1 Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~3 Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.376 ns" { Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] {} Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~4 {} Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~5 {} Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_wrreq~0 {} Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|_~0 {} Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|cntr_cout[5]~0 {} Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|_~1 {} Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~3 {} Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] {} } { 0.000ns 0.782ns 0.695ns 0.268ns 0.493ns 0.289ns 0.287ns 0.286ns 0.000ns } { 0.000ns 0.438ns 0.242ns 0.393ns 0.150ns 0.275ns 0.275ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.462 ns" { GPIO_1[10] GPIO_1[10]~30 GPIO_1[10]~30clkctrl Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.462 ns" { GPIO_1[10] {} GPIO_1[10]~30 {} GPIO_1[10]~30clkctrl {} Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] {} } { 0.000ns 0.000ns 1.073ns 1.010ns } { 0.000ns 0.842ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.462 ns" { GPIO_1[10] GPIO_1[10]~30 GPIO_1[10]~30clkctrl Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.462 ns" { GPIO_1[10] {} GPIO_1[10]~30 {} GPIO_1[10]~30clkctrl {} Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] {} } { 0.000ns 0.000ns 1.073ns 1.010ns } { 0.000ns 0.842ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.376 ns" { Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~4 Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~5 Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_wrreq~0 Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|_~0 Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|cntr_cout[5]~0 Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|_~1 Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~3 Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.376 ns" { Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] {} Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~4 {} Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~5 {} Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_wrreq~0 {} Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|_~0 {} Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|cntr_cout[5]~0 {} Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|_~1 {} Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~3 {} Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] {} } { 0.000ns 0.782ns 0.695ns 0.268ns 0.493ns 0.289ns 0.287ns 0.286ns 0.000ns } { 0.000ns 0.438ns 0.242ns 0.393ns 0.150ns 0.275ns 0.275ns 0.419ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "GPIO_1\[30\] " "Info: No valid register-to-register data paths exist for clock \"GPIO_1\[30\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "GPIO_1\[31\] " "Info: No valid register-to-register data paths exist for clock \"GPIO_1\[31\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "GPIO_1\[11\] " "Info: No valid register-to-register data paths exist for clock \"GPIO_1\[11\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register counter\[6\] register Yaddr_center\[0\] -36.634 ns " "Info: Slack time is -36.634 ns for clock \"CLOCK_50\" between source register \"counter\[6\]\" and destination register \"Yaddr_center\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "17.66 MHz 56.634 ns " "Info: Fmax is 17.66 MHz (period= 56.634 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.790 ns + Largest register register " "Info: + Largest register to register requirement is 19.790 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns + Largest " "Info: + Largest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 4.303 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 4.303 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns CCD_MCLK 2 REG LCFF_X1_Y18_N21 4 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 4; REG Node = 'CCD_MCLK'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 CCD_MCLK } "NODE_NAME" } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.000 ns) 2.749 ns CCD_MCLK~clkctrl 3 COMB CLKCTRL_G1 2227 " "Info: 3: + IC(0.632 ns) + CELL(0.000 ns) = 2.749 ns; Loc. = CLKCTRL_G1; Fanout = 2227; COMB Node = 'CCD_MCLK~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { CCD_MCLK CCD_MCLK~clkctrl } "NODE_NAME" } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 4.303 ns Yaddr_center\[0\] 4 REG LCFF_X37_Y22_N1 10 " "Info: 4: + IC(1.017 ns) + CELL(0.537 ns) = 4.303 ns; Loc. = LCFF_X37_Y22_N1; Fanout = 10; REG Node = 'Yaddr_center\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { CCD_MCLK~clkctrl Yaddr_center[0] } "NODE_NAME" } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 469 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.99 % ) " "Info: Total cell delay = 2.323 ns ( 53.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.980 ns ( 46.01 % ) " "Info: Total interconnect delay = 1.980 ns ( 46.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.303 ns" { CLOCK_50 CCD_MCLK CCD_MCLK~clkctrl Yaddr_center[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.303 ns" { CLOCK_50 {} CLOCK_50~combout {} CCD_MCLK {} CCD_MCLK~clkctrl {} Yaddr_center[0] {} } { 0.000ns 0.000ns 0.331ns 0.632ns 1.017ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 4.299 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 4.299 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns CCD_MCLK 2 REG LCFF_X1_Y18_N21 4 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 4; REG Node = 'CCD_MCLK'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 CCD_MCLK } "NODE_NAME" } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.000 ns) 2.749 ns CCD_MCLK~clkctrl 3 COMB CLKCTRL_G1 2227 " "Info: 3: + IC(0.632 ns) + CELL(0.000 ns) = 2.749 ns; Loc. = CLKCTRL_G1; Fanout = 2227; COMB Node = 'CCD_MCLK~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { CCD_MCLK CCD_MCLK~clkctrl } "NODE_NAME" } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 4.299 ns counter\[6\] 4 REG LCFF_X33_Y16_N7 65 " "Info: 4: + IC(1.013 ns) + CELL(0.537 ns) = 4.299 ns; Loc. = LCFF_X33_Y16_N7; Fanout = 65; REG Node = 'counter\[6\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { CCD_MCLK~clkctrl counter[6] } "NODE_NAME" } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 469 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.04 % ) " "Info: Total cell delay = 2.323 ns ( 54.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.976 ns ( 45.96 % ) " "Info: Total interconnect delay = 1.976 ns ( 45.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.299 ns" { CLOCK_50 CCD_MCLK CCD_MCLK~clkctrl counter[6] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.299 ns" { CLOCK_50 {} CLOCK_50~combout {} CCD_MCLK {} CCD_MCLK~clkctrl {} counter[6] {} } { 0.000ns 0.000ns 0.331ns 0.632ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.303 ns" { CLOCK_50 CCD_MCLK CCD_MCLK~clkctrl Yaddr_center[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.303 ns" { CLOCK_50 {} CLOCK_50~combout {} CCD_MCLK {} CCD_MCLK~clkctrl {} Yaddr_center[0] {} } { 0.000ns 0.000ns 0.331ns 0.632ns 1.017ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.299 ns" { CLOCK_50 CCD_MCLK CCD_MCLK~clkctrl counter[6] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.299 ns" { CLOCK_50 {} CLOCK_50~combout {} CCD_MCLK {} CCD_MCLK~clkctrl {} counter[6] {} } { 0.000ns 0.000ns 0.331ns 0.632ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 469 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 469 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.303 ns" { CLOCK_50 CCD_MCLK CCD_MCLK~clkctrl Yaddr_center[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.303 ns" { CLOCK_50 {} CLOCK_50~combout {} CCD_MCLK {} CCD_MCLK~clkctrl {} Yaddr_center[0] {} } { 0.000ns 0.000ns 0.331ns 0.632ns 1.017ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.299 ns" { CLOCK_50 CCD_MCLK CCD_MCLK~clkctrl counter[6] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.299 ns" { CLOCK_50 {} CLOCK_50~combout {} CCD_MCLK {} CCD_MCLK~clkctrl {} counter[6] {} } { 0.000ns 0.000ns 0.331ns 0.632ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "56.424 ns - Longest register register " "Info: - Longest register to register delay is 56.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[6\] 1 REG LCFF_X33_Y16_N7 65 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y16_N7; Fanout = 65; REG Node = 'counter\[6\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[6] } "NODE_NAME" } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 469 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.371 ns) 0.905 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|selnose\[115\]~0 2 COMB LCCOMB_X34_Y16_N12 18 " "Info: 2: + IC(0.534 ns) + CELL(0.371 ns) = 0.905 ns; Loc. = LCCOMB_X34_Y16_N12; Fanout = 18; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|selnose\[115\]~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { counter[6] lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|selnose[115]~0 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 145 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.408 ns) 1.596 ns lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[0\]~26 3 COMB LCCOMB_X34_Y16_N16 4 " "Info: 3: + IC(0.283 ns) + CELL(0.408 ns) = 1.596 ns; Loc. = LCCOMB_X34_Y16_N16; Fanout = 4; COMB Node = 'lpm_divide:Div0\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[0\]~26'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.691 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|selnose[115]~0 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[0]~26 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.275 ns) 2.568 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|selnose\[23\]~0 4 COMB LCCOMB_X36_Y16_N26 1 " "Info: 4: + IC(0.697 ns) + CELL(0.275 ns) = 2.568 ns; Loc. = LCCOMB_X36_Y16_N26; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|selnose\[23\]~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[0]~26 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|selnose[23]~0 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 145 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 2.966 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[11\]~23 5 COMB LCCOMB_X36_Y16_N12 3 " "Info: 5: + IC(0.248 ns) + CELL(0.150 ns) = 2.966 ns; Loc. = LCCOMB_X36_Y16_N12; Fanout = 3; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[11\]~23'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|selnose[23]~0 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[11]~23 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.414 ns) 3.652 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_2_result_int\[1\]~3 6 COMB LCCOMB_X36_Y16_N18 2 " "Info: 6: + IC(0.272 ns) + CELL(0.414 ns) = 3.652 ns; Loc. = LCCOMB_X36_Y16_N18; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_2_result_int\[1\]~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[11]~23 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_2_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.723 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_2_result_int\[2\]~5 7 COMB LCCOMB_X36_Y16_N20 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.723 ns; Loc. = LCCOMB_X36_Y16_N20; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_2_result_int\[2\]~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_2_result_int[1]~3 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_2_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.133 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_2_result_int\[3\]~6 8 COMB LCCOMB_X36_Y16_N22 3 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 4.133 ns; Loc. = LCCOMB_X36_Y16_N22; Fanout = 3; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_2_result_int\[3\]~6'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_2_result_int[2]~5 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_2_result_int[3]~6 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 4.543 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[22\]~26 9 COMB LCCOMB_X36_Y16_N0 3 " "Info: 9: + IC(0.260 ns) + CELL(0.150 ns) = 4.543 ns; Loc. = LCCOMB_X36_Y16_N0; Fanout = 3; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[22\]~26'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_2_result_int[3]~6 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[22]~26 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.393 ns) 5.186 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_3_result_int\[1\]~3 10 COMB LCCOMB_X36_Y16_N4 2 " "Info: 10: + IC(0.250 ns) + CELL(0.393 ns) = 5.186 ns; Loc. = LCCOMB_X36_Y16_N4; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_3_result_int\[1\]~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[22]~26 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.257 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_3_result_int\[2\]~5 11 COMB LCCOMB_X36_Y16_N6 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 5.257 ns; Loc. = LCCOMB_X36_Y16_N6; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_3_result_int\[2\]~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[1]~3 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.328 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_3_result_int\[3\]~7 12 COMB LCCOMB_X36_Y16_N8 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 5.328 ns; Loc. = LCCOMB_X36_Y16_N8; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_3_result_int\[3\]~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[2]~5 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.738 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_3_result_int\[4\]~8 13 COMB LCCOMB_X36_Y16_N10 4 " "Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 5.738 ns; Loc. = LCCOMB_X36_Y16_N10; Fanout = 4; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_3_result_int\[4\]~8'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[4]~8 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.275 ns) 6.486 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[33\]~30 14 COMB LCCOMB_X35_Y16_N4 3 " "Info: 14: + IC(0.473 ns) + CELL(0.275 ns) = 6.486 ns; Loc. = LCCOMB_X35_Y16_N4; Fanout = 3; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[33\]~30'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[4]~8 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[33]~30 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.393 ns) 7.137 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_4_result_int\[1\]~3 15 COMB LCCOMB_X35_Y16_N18 2 " "Info: 15: + IC(0.258 ns) + CELL(0.393 ns) = 7.137 ns; Loc. = LCCOMB_X35_Y16_N18; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_4_result_int\[1\]~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[33]~30 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 106 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.208 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_4_result_int\[2\]~5 16 COMB LCCOMB_X35_Y16_N20 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 7.208 ns; Loc. = LCCOMB_X35_Y16_N20; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_4_result_int\[2\]~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[1]~3 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 106 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.279 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_4_result_int\[3\]~7 17 COMB LCCOMB_X35_Y16_N22 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 7.279 ns; Loc. = LCCOMB_X35_Y16_N22; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_4_result_int\[3\]~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[2]~5 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 106 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.350 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_4_result_int\[4\]~9 18 COMB LCCOMB_X35_Y16_N24 1 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 7.350 ns; Loc. = LCCOMB_X35_Y16_N24; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_4_result_int\[4\]~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 106 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.760 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_4_result_int\[5\]~10 19 COMB LCCOMB_X35_Y16_N26 5 " "Info: 19: + IC(0.000 ns) + CELL(0.410 ns) = 7.760 ns; Loc. = LCCOMB_X35_Y16_N26; Fanout = 5; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_4_result_int\[5\]~10'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[5]~10 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 106 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.478 ns) + CELL(0.275 ns) 8.513 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[45\]~34 20 COMB LCCOMB_X34_Y16_N0 3 " "Info: 20: + IC(0.478 ns) + CELL(0.275 ns) = 8.513 ns; Loc. = LCCOMB_X34_Y16_N0; Fanout = 3; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[45\]~34'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[5]~10 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[45]~34 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.393 ns) 9.164 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_5_result_int\[2\]~5 21 COMB LCCOMB_X34_Y16_N22 2 " "Info: 21: + IC(0.258 ns) + CELL(0.393 ns) = 9.164 ns; Loc. = LCCOMB_X34_Y16_N22; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_5_result_int\[2\]~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[45]~34 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 111 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.235 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_5_result_int\[3\]~7 22 COMB LCCOMB_X34_Y16_N24 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 9.235 ns; Loc. = LCCOMB_X34_Y16_N24; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_5_result_int\[3\]~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[2]~5 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 111 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.306 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_5_result_int\[4\]~9 23 COMB LCCOMB_X34_Y16_N26 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 9.306 ns; Loc. = LCCOMB_X34_Y16_N26; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_5_result_int\[4\]~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 111 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.377 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_5_result_int\[5\]~11 24 COMB LCCOMB_X34_Y16_N28 1 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 9.377 ns; Loc. = LCCOMB_X34_Y16_N28; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_5_result_int\[5\]~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 111 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.787 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_5_result_int\[6\]~12 25 COMB LCCOMB_X34_Y16_N30 6 " "Info: 25: + IC(0.000 ns) + CELL(0.410 ns) = 9.787 ns; Loc. = LCCOMB_X34_Y16_N30; Fanout = 6; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_5_result_int\[6\]~12'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[6]~12 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 111 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 10.187 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[55\]~41 26 COMB LCCOMB_X34_Y16_N4 3 " "Info: 26: + IC(0.250 ns) + CELL(0.150 ns) = 10.187 ns; Loc. = LCCOMB_X34_Y16_N4; Fanout = 3; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[55\]~41'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[6]~12 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[55]~41 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.414 ns) 11.060 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_6_result_int\[1\]~3 27 COMB LCCOMB_X33_Y16_N2 2 " "Info: 27: + IC(0.459 ns) + CELL(0.414 ns) = 11.060 ns; Loc. = LCCOMB_X33_Y16_N2; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_6_result_int\[1\]~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[55]~41 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 116 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.131 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_6_result_int\[2\]~5 28 COMB LCCOMB_X33_Y16_N4 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 11.131 ns; Loc. = LCCOMB_X33_Y16_N4; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_6_result_int\[2\]~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[1]~3 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 116 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.202 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_6_result_int\[3\]~7 29 COMB LCCOMB_X33_Y16_N6 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 11.202 ns; Loc. = LCCOMB_X33_Y16_N6; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_6_result_int\[3\]~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[2]~5 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 116 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.273 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_6_result_int\[4\]~9 30 COMB LCCOMB_X33_Y16_N8 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 11.273 ns; Loc. = LCCOMB_X33_Y16_N8; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_6_result_int\[4\]~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 116 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.344 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_6_result_int\[5\]~11 31 COMB LCCOMB_X33_Y16_N10 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 11.344 ns; Loc. = LCCOMB_X33_Y16_N10; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_6_result_int\[5\]~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 116 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.415 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_6_result_int\[6\]~13 32 COMB LCCOMB_X33_Y16_N12 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 11.415 ns; Loc. = LCCOMB_X33_Y16_N12; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_6_result_int\[6\]~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 116 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.825 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_6_result_int\[7\]~14 33 COMB LCCOMB_X33_Y16_N14 7 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 11.825 ns; Loc. = LCCOMB_X33_Y16_N14; Fanout = 7; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_6_result_int\[7\]~14'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[7]~14 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 116 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.275 ns) 12.595 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[67\]~47 34 COMB LCCOMB_X32_Y16_N10 3 " "Info: 34: + IC(0.495 ns) + CELL(0.275 ns) = 12.595 ns; Loc. = LCCOMB_X32_Y16_N10; Fanout = 3; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[67\]~47'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[7]~14 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[67]~47 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.414 ns) 13.297 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_7_result_int\[2\]~5 35 COMB LCCOMB_X32_Y16_N18 2 " "Info: 35: + IC(0.288 ns) + CELL(0.414 ns) = 13.297 ns; Loc. = LCCOMB_X32_Y16_N18; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_7_result_int\[2\]~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[67]~47 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 121 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.368 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_7_result_int\[3\]~7 36 COMB LCCOMB_X32_Y16_N20 2 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 13.368 ns; Loc. = LCCOMB_X32_Y16_N20; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_7_result_int\[3\]~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[2]~5 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 121 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.439 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_7_result_int\[4\]~9 37 COMB LCCOMB_X32_Y16_N22 2 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 13.439 ns; Loc. = LCCOMB_X32_Y16_N22; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_7_result_int\[4\]~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 121 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.510 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_7_result_int\[5\]~11 38 COMB LCCOMB_X32_Y16_N24 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 13.510 ns; Loc. = LCCOMB_X32_Y16_N24; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_7_result_int\[5\]~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 121 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.581 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_7_result_int\[6\]~13 39 COMB LCCOMB_X32_Y16_N26 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 13.581 ns; Loc. = LCCOMB_X32_Y16_N26; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_7_result_int\[6\]~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 121 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.652 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_7_result_int\[7\]~15 40 COMB LCCOMB_X32_Y16_N28 1 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 13.652 ns; Loc. = LCCOMB_X32_Y16_N28; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_7_result_int\[7\]~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 121 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 14.062 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_7_result_int\[8\]~16 41 COMB LCCOMB_X32_Y16_N30 8 " "Info: 41: + IC(0.000 ns) + CELL(0.410 ns) = 14.062 ns; Loc. = LCCOMB_X32_Y16_N30; Fanout = 8; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_7_result_int\[8\]~16'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[8]~16 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 121 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.150 ns) 15.169 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[79\]~54 42 COMB LCCOMB_X33_Y18_N28 3 " "Info: 42: + IC(0.957 ns) + CELL(0.150 ns) = 15.169 ns; Loc. = LCCOMB_X33_Y18_N28; Fanout = 3; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[79\]~54'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[8]~16 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[79]~54 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.393 ns) 16.019 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_8_result_int\[3\]~7 43 COMB LCCOMB_X32_Y18_N12 2 " "Info: 43: + IC(0.457 ns) + CELL(0.393 ns) = 16.019 ns; Loc. = LCCOMB_X32_Y18_N12; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_8_result_int\[3\]~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[79]~54 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 126 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 16.178 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_8_result_int\[4\]~9 44 COMB LCCOMB_X32_Y18_N14 2 " "Info: 44: + IC(0.000 ns) + CELL(0.159 ns) = 16.178 ns; Loc. = LCCOMB_X32_Y18_N14; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_8_result_int\[4\]~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 126 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.249 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_8_result_int\[5\]~11 45 COMB LCCOMB_X32_Y18_N16 2 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 16.249 ns; Loc. = LCCOMB_X32_Y18_N16; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_8_result_int\[5\]~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 126 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.320 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_8_result_int\[6\]~13 46 COMB LCCOMB_X32_Y18_N18 2 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 16.320 ns; Loc. = LCCOMB_X32_Y18_N18; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_8_result_int\[6\]~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 126 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.391 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_8_result_int\[7\]~15 47 COMB LCCOMB_X32_Y18_N20 2 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 16.391 ns; Loc. = LCCOMB_X32_Y18_N20; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_8_result_int\[7\]~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 126 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.462 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_8_result_int\[8\]~17 48 COMB LCCOMB_X32_Y18_N22 1 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 16.462 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_8_result_int\[8\]~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 126 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 16.872 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_8_result_int\[9\]~18 49 COMB LCCOMB_X32_Y18_N24 9 " "Info: 49: + IC(0.000 ns) + CELL(0.410 ns) = 16.872 ns; Loc. = LCCOMB_X32_Y18_N24; Fanout = 9; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_8_result_int\[9\]~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[9]~18 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 126 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.513 ns) + CELL(0.150 ns) 17.535 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[88\]~65 50 COMB LCCOMB_X33_Y18_N24 3 " "Info: 50: + IC(0.513 ns) + CELL(0.150 ns) = 17.535 ns; Loc. = LCCOMB_X33_Y18_N24; Fanout = 3; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[88\]~65'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[9]~18 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[88]~65 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.393 ns) 18.397 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_9_result_int\[1\]~3 51 COMB LCCOMB_X34_Y18_N6 2 " "Info: 51: + IC(0.469 ns) + CELL(0.393 ns) = 18.397 ns; Loc. = LCCOMB_X34_Y18_N6; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_9_result_int\[1\]~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[88]~65 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 131 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.468 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_9_result_int\[2\]~5 52 COMB LCCOMB_X34_Y18_N8 2 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 18.468 ns; Loc. = LCCOMB_X34_Y18_N8; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_9_result_int\[2\]~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[1]~3 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 131 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.539 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_9_result_int\[3\]~7 53 COMB LCCOMB_X34_Y18_N10 2 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 18.539 ns; Loc. = LCCOMB_X34_Y18_N10; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_9_result_int\[3\]~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[2]~5 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 131 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.610 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_9_result_int\[4\]~9 54 COMB LCCOMB_X34_Y18_N12 2 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 18.610 ns; Loc. = LCCOMB_X34_Y18_N12; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_9_result_int\[4\]~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 131 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 18.769 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_9_result_int\[5\]~11 55 COMB LCCOMB_X34_Y18_N14 2 " "Info: 55: + IC(0.000 ns) + CELL(0.159 ns) = 18.769 ns; Loc. = LCCOMB_X34_Y18_N14; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_9_result_int\[5\]~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 131 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.840 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_9_result_int\[6\]~13 56 COMB LCCOMB_X34_Y18_N16 2 " "Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 18.840 ns; Loc. = LCCOMB_X34_Y18_N16; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_9_result_int\[6\]~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 131 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.911 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_9_result_int\[7\]~15 57 COMB LCCOMB_X34_Y18_N18 2 " "Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 18.911 ns; Loc. = LCCOMB_X34_Y18_N18; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_9_result_int\[7\]~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 131 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.982 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_9_result_int\[8\]~17 58 COMB LCCOMB_X34_Y18_N20 2 " "Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 18.982 ns; Loc. = LCCOMB_X34_Y18_N20; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_9_result_int\[8\]~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 131 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.053 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_9_result_int\[9\]~19 59 COMB LCCOMB_X34_Y18_N22 1 " "Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 19.053 ns; Loc. = LCCOMB_X34_Y18_N22; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_9_result_int\[9\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 131 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 19.463 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_9_result_int\[10\]~20 60 COMB LCCOMB_X34_Y18_N24 12 " "Info: 60: + IC(0.000 ns) + CELL(0.410 ns) = 19.463 ns; Loc. = LCCOMB_X34_Y18_N24; Fanout = 12; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_9_result_int\[10\]~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[10]~20 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 131 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.271 ns) 20.524 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[99\]~77 61 COMB LCCOMB_X33_Y19_N16 3 " "Info: 61: + IC(0.790 ns) + CELL(0.271 ns) = 20.524 ns; Loc. = LCCOMB_X33_Y19_N16; Fanout = 3; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[99\]~77'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[10]~20 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[99]~77 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.479 ns) + CELL(0.393 ns) 21.396 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[1\]~3 62 COMB LCCOMB_X34_Y19_N8 2 " "Info: 62: + IC(0.479 ns) + CELL(0.393 ns) = 21.396 ns; Loc. = LCCOMB_X34_Y19_N8; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[1\]~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[99]~77 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.467 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[2\]~5 63 COMB LCCOMB_X34_Y19_N10 2 " "Info: 63: + IC(0.000 ns) + CELL(0.071 ns) = 21.467 ns; Loc. = LCCOMB_X34_Y19_N10; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[2\]~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[1]~3 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.538 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[3\]~7 64 COMB LCCOMB_X34_Y19_N12 2 " "Info: 64: + IC(0.000 ns) + CELL(0.071 ns) = 21.538 ns; Loc. = LCCOMB_X34_Y19_N12; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[3\]~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[2]~5 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 21.697 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[4\]~9 65 COMB LCCOMB_X34_Y19_N14 2 " "Info: 65: + IC(0.000 ns) + CELL(0.159 ns) = 21.697 ns; Loc. = LCCOMB_X34_Y19_N14; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[4\]~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.768 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[5\]~11 66 COMB LCCOMB_X34_Y19_N16 2 " "Info: 66: + IC(0.000 ns) + CELL(0.071 ns) = 21.768 ns; Loc. = LCCOMB_X34_Y19_N16; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[5\]~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.839 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[6\]~13 67 COMB LCCOMB_X34_Y19_N18 2 " "Info: 67: + IC(0.000 ns) + CELL(0.071 ns) = 21.839 ns; Loc. = LCCOMB_X34_Y19_N18; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[6\]~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.910 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[7\]~15 68 COMB LCCOMB_X34_Y19_N20 2 " "Info: 68: + IC(0.000 ns) + CELL(0.071 ns) = 21.910 ns; Loc. = LCCOMB_X34_Y19_N20; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[7\]~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.981 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[8\]~17 69 COMB LCCOMB_X34_Y19_N22 2 " "Info: 69: + IC(0.000 ns) + CELL(0.071 ns) = 21.981 ns; Loc. = LCCOMB_X34_Y19_N22; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[8\]~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.052 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[9\]~19 70 COMB LCCOMB_X34_Y19_N24 1 " "Info: 70: + IC(0.000 ns) + CELL(0.071 ns) = 22.052 ns; Loc. = LCCOMB_X34_Y19_N24; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[9\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.123 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[10\]~21 71 COMB LCCOMB_X34_Y19_N26 1 " "Info: 71: + IC(0.000 ns) + CELL(0.071 ns) = 22.123 ns; Loc. = LCCOMB_X34_Y19_N26; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[10\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 22.533 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[11\]~22 72 COMB LCCOMB_X34_Y19_N28 12 " "Info: 72: + IC(0.000 ns) + CELL(0.410 ns) = 22.533 ns; Loc. = LCCOMB_X34_Y19_N28; Fanout = 12; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_10_result_int\[11\]~22'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[10]~21 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.275 ns) 23.589 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[112\]~85 73 COMB LCCOMB_X33_Y18_N20 3 " "Info: 73: + IC(0.781 ns) + CELL(0.275 ns) = 23.589 ns; Loc. = LCCOMB_X33_Y18_N20; Fanout = 3; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[112\]~85'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[11]~22 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[112]~85 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.393 ns) 24.862 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[3\]~7 74 COMB LCCOMB_X32_Y19_N12 2 " "Info: 74: + IC(0.880 ns) + CELL(0.393 ns) = 24.862 ns; Loc. = LCCOMB_X32_Y19_N12; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[3\]~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[112]~85 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 25.021 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[4\]~9 75 COMB LCCOMB_X32_Y19_N14 2 " "Info: 75: + IC(0.000 ns) + CELL(0.159 ns) = 25.021 ns; Loc. = LCCOMB_X32_Y19_N14; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[4\]~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.092 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[5\]~11 76 COMB LCCOMB_X32_Y19_N16 2 " "Info: 76: + IC(0.000 ns) + CELL(0.071 ns) = 25.092 ns; Loc. = LCCOMB_X32_Y19_N16; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[5\]~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.163 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[6\]~13 77 COMB LCCOMB_X32_Y19_N18 2 " "Info: 77: + IC(0.000 ns) + CELL(0.071 ns) = 25.163 ns; Loc. = LCCOMB_X32_Y19_N18; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[6\]~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.234 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[7\]~15 78 COMB LCCOMB_X32_Y19_N20 2 " "Info: 78: + IC(0.000 ns) + CELL(0.071 ns) = 25.234 ns; Loc. = LCCOMB_X32_Y19_N20; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[7\]~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.305 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[8\]~17 79 COMB LCCOMB_X32_Y19_N22 2 " "Info: 79: + IC(0.000 ns) + CELL(0.071 ns) = 25.305 ns; Loc. = LCCOMB_X32_Y19_N22; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[8\]~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.376 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[9\]~19 80 COMB LCCOMB_X32_Y19_N24 1 " "Info: 80: + IC(0.000 ns) + CELL(0.071 ns) = 25.376 ns; Loc. = LCCOMB_X32_Y19_N24; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[9\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.447 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[10\]~21 81 COMB LCCOMB_X32_Y19_N26 1 " "Info: 81: + IC(0.000 ns) + CELL(0.071 ns) = 25.447 ns; Loc. = LCCOMB_X32_Y19_N26; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[10\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 25.857 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[11\]~22 82 COMB LCCOMB_X32_Y19_N28 12 " "Info: 82: + IC(0.000 ns) + CELL(0.410 ns) = 25.857 ns; Loc. = LCCOMB_X32_Y19_N28; Fanout = 12; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_11_result_int\[11\]~22'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[10]~21 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.150 ns) 27.037 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[124\]~95 83 COMB LCCOMB_X33_Y18_N6 3 " "Info: 83: + IC(1.030 ns) + CELL(0.150 ns) = 27.037 ns; Loc. = LCCOMB_X33_Y18_N6; Fanout = 3; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[124\]~95'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[11]~22 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[124]~95 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.393 ns) 28.319 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[4\]~9 84 COMB LCCOMB_X32_Y20_N8 2 " "Info: 84: + IC(0.889 ns) + CELL(0.393 ns) = 28.319 ns; Loc. = LCCOMB_X32_Y20_N8; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[4\]~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[124]~95 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 28.390 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[5\]~11 85 COMB LCCOMB_X32_Y20_N10 2 " "Info: 85: + IC(0.000 ns) + CELL(0.071 ns) = 28.390 ns; Loc. = LCCOMB_X32_Y20_N10; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[5\]~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 28.461 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[6\]~13 86 COMB LCCOMB_X32_Y20_N12 2 " "Info: 86: + IC(0.000 ns) + CELL(0.071 ns) = 28.461 ns; Loc. = LCCOMB_X32_Y20_N12; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[6\]~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 28.620 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[7\]~15 87 COMB LCCOMB_X32_Y20_N14 2 " "Info: 87: + IC(0.000 ns) + CELL(0.159 ns) = 28.620 ns; Loc. = LCCOMB_X32_Y20_N14; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[7\]~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 28.691 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[8\]~17 88 COMB LCCOMB_X32_Y20_N16 2 " "Info: 88: + IC(0.000 ns) + CELL(0.071 ns) = 28.691 ns; Loc. = LCCOMB_X32_Y20_N16; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[8\]~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 28.762 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[9\]~19 89 COMB LCCOMB_X32_Y20_N18 1 " "Info: 89: + IC(0.000 ns) + CELL(0.071 ns) = 28.762 ns; Loc. = LCCOMB_X32_Y20_N18; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[9\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 28.833 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[10\]~21 90 COMB LCCOMB_X32_Y20_N20 1 " "Info: 90: + IC(0.000 ns) + CELL(0.071 ns) = 28.833 ns; Loc. = LCCOMB_X32_Y20_N20; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[10\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 29.243 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[11\]~22 91 COMB LCCOMB_X32_Y20_N22 12 " "Info: 91: + IC(0.000 ns) + CELL(0.410 ns) = 29.243 ns; Loc. = LCCOMB_X32_Y20_N22; Fanout = 12; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_12_result_int\[11\]~22'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[10]~21 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.150 ns) 30.394 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[134\]~107 92 COMB LCCOMB_X33_Y19_N0 3 " "Info: 92: + IC(1.001 ns) + CELL(0.150 ns) = 30.394 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 3; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[134\]~107'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[11]~22 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[134]~107 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.414 ns) 31.502 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[3\]~7 93 COMB LCCOMB_X34_Y20_N10 2 " "Info: 93: + IC(0.694 ns) + CELL(0.414 ns) = 31.502 ns; Loc. = LCCOMB_X34_Y20_N10; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[3\]~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[134]~107 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.573 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[4\]~9 94 COMB LCCOMB_X34_Y20_N12 2 " "Info: 94: + IC(0.000 ns) + CELL(0.071 ns) = 31.573 ns; Loc. = LCCOMB_X34_Y20_N12; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[4\]~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 31.732 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[5\]~11 95 COMB LCCOMB_X34_Y20_N14 2 " "Info: 95: + IC(0.000 ns) + CELL(0.159 ns) = 31.732 ns; Loc. = LCCOMB_X34_Y20_N14; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[5\]~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.803 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[6\]~13 96 COMB LCCOMB_X34_Y20_N16 2 " "Info: 96: + IC(0.000 ns) + CELL(0.071 ns) = 31.803 ns; Loc. = LCCOMB_X34_Y20_N16; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[6\]~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.874 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[7\]~15 97 COMB LCCOMB_X34_Y20_N18 2 " "Info: 97: + IC(0.000 ns) + CELL(0.071 ns) = 31.874 ns; Loc. = LCCOMB_X34_Y20_N18; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[7\]~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.945 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[8\]~17 98 COMB LCCOMB_X34_Y20_N20 2 " "Info: 98: + IC(0.000 ns) + CELL(0.071 ns) = 31.945 ns; Loc. = LCCOMB_X34_Y20_N20; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[8\]~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 32.016 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[9\]~19 99 COMB LCCOMB_X34_Y20_N22 1 " "Info: 99: + IC(0.000 ns) + CELL(0.071 ns) = 32.016 ns; Loc. = LCCOMB_X34_Y20_N22; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[9\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 32.087 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[10\]~21 100 COMB LCCOMB_X34_Y20_N24 1 " "Info: 100: + IC(0.000 ns) + CELL(0.071 ns) = 32.087 ns; Loc. = LCCOMB_X34_Y20_N24; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[10\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 32.497 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[11\]~22 101 COMB LCCOMB_X34_Y20_N26 13 " "Info: 101: + IC(0.000 ns) + CELL(0.410 ns) = 32.497 ns; Loc. = LCCOMB_X34_Y20_N26; Fanout = 13; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_13_result_int\[11\]~22'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[10]~21 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.275 ns) 33.301 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[144\]~109 102 COMB LCCOMB_X33_Y20_N14 3 " "Info: 102: + IC(0.529 ns) + CELL(0.275 ns) = 33.301 ns; Loc. = LCCOMB_X33_Y20_N14; Fanout = 3; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[144\]~109'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[11]~22 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[144]~109 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.393 ns) 34.453 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[2\]~5 103 COMB LCCOMB_X34_Y21_N12 2 " "Info: 103: + IC(0.759 ns) + CELL(0.393 ns) = 34.453 ns; Loc. = LCCOMB_X34_Y21_N12; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[2\]~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[144]~109 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 34.612 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[3\]~7 104 COMB LCCOMB_X34_Y21_N14 2 " "Info: 104: + IC(0.000 ns) + CELL(0.159 ns) = 34.612 ns; Loc. = LCCOMB_X34_Y21_N14; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[3\]~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[2]~5 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.683 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[4\]~9 105 COMB LCCOMB_X34_Y21_N16 2 " "Info: 105: + IC(0.000 ns) + CELL(0.071 ns) = 34.683 ns; Loc. = LCCOMB_X34_Y21_N16; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[4\]~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.754 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[5\]~11 106 COMB LCCOMB_X34_Y21_N18 2 " "Info: 106: + IC(0.000 ns) + CELL(0.071 ns) = 34.754 ns; Loc. = LCCOMB_X34_Y21_N18; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[5\]~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.825 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[6\]~13 107 COMB LCCOMB_X34_Y21_N20 2 " "Info: 107: + IC(0.000 ns) + CELL(0.071 ns) = 34.825 ns; Loc. = LCCOMB_X34_Y21_N20; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[6\]~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.896 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[7\]~15 108 COMB LCCOMB_X34_Y21_N22 2 " "Info: 108: + IC(0.000 ns) + CELL(0.071 ns) = 34.896 ns; Loc. = LCCOMB_X34_Y21_N22; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[7\]~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.967 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[8\]~17 109 COMB LCCOMB_X34_Y21_N24 2 " "Info: 109: + IC(0.000 ns) + CELL(0.071 ns) = 34.967 ns; Loc. = LCCOMB_X34_Y21_N24; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[8\]~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.038 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[9\]~19 110 COMB LCCOMB_X34_Y21_N26 1 " "Info: 110: + IC(0.000 ns) + CELL(0.071 ns) = 35.038 ns; Loc. = LCCOMB_X34_Y21_N26; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[9\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.109 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[10\]~21 111 COMB LCCOMB_X34_Y21_N28 1 " "Info: 111: + IC(0.000 ns) + CELL(0.071 ns) = 35.109 ns; Loc. = LCCOMB_X34_Y21_N28; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[10\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 35.519 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[11\]~22 112 COMB LCCOMB_X34_Y21_N30 13 " "Info: 112: + IC(0.000 ns) + CELL(0.410 ns) = 35.519 ns; Loc. = LCCOMB_X34_Y21_N30; Fanout = 13; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_14_result_int\[11\]~22'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[10]~21 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.150 ns) 36.682 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[158\]~127 113 COMB LCCOMB_X32_Y22_N16 3 " "Info: 113: + IC(1.013 ns) + CELL(0.150 ns) = 36.682 ns; Loc. = LCCOMB_X32_Y22_N16; Fanout = 3; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[158\]~127'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[11]~22 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[158]~127 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.414 ns) 37.817 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_15_result_int\[5\]~11 114 COMB LCCOMB_X33_Y21_N12 2 " "Info: 114: + IC(0.721 ns) + CELL(0.414 ns) = 37.817 ns; Loc. = LCCOMB_X33_Y21_N12; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_15_result_int\[5\]~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[158]~127 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 37.976 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_15_result_int\[6\]~13 115 COMB LCCOMB_X33_Y21_N14 2 " "Info: 115: + IC(0.000 ns) + CELL(0.159 ns) = 37.976 ns; Loc. = LCCOMB_X33_Y21_N14; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_15_result_int\[6\]~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 38.047 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_15_result_int\[7\]~15 116 COMB LCCOMB_X33_Y21_N16 2 " "Info: 116: + IC(0.000 ns) + CELL(0.071 ns) = 38.047 ns; Loc. = LCCOMB_X33_Y21_N16; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_15_result_int\[7\]~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 38.118 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_15_result_int\[8\]~17 117 COMB LCCOMB_X33_Y21_N18 2 " "Info: 117: + IC(0.000 ns) + CELL(0.071 ns) = 38.118 ns; Loc. = LCCOMB_X33_Y21_N18; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_15_result_int\[8\]~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 38.189 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_15_result_int\[9\]~19 118 COMB LCCOMB_X33_Y21_N20 1 " "Info: 118: + IC(0.000 ns) + CELL(0.071 ns) = 38.189 ns; Loc. = LCCOMB_X33_Y21_N20; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_15_result_int\[9\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 38.260 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_15_result_int\[10\]~21 119 COMB LCCOMB_X33_Y21_N22 1 " "Info: 119: + IC(0.000 ns) + CELL(0.071 ns) = 38.260 ns; Loc. = LCCOMB_X33_Y21_N22; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_15_result_int\[10\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 38.670 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_15_result_int\[11\]~22 120 COMB LCCOMB_X33_Y21_N24 13 " "Info: 120: + IC(0.000 ns) + CELL(0.410 ns) = 38.670 ns; Loc. = LCCOMB_X33_Y21_N24; Fanout = 13; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_15_result_int\[11\]~22'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[10]~21 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.150 ns) 39.797 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[166\]~131 121 COMB LCCOMB_X32_Y22_N10 3 " "Info: 121: + IC(0.977 ns) + CELL(0.150 ns) = 39.797 ns; Loc. = LCCOMB_X32_Y22_N10; Fanout = 3; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[166\]~131'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[11]~22 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[166]~131 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.393 ns) 40.944 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_16_result_int\[2\]~5 122 COMB LCCOMB_X31_Y21_N8 2 " "Info: 122: + IC(0.754 ns) + CELL(0.393 ns) = 40.944 ns; Loc. = LCCOMB_X31_Y21_N8; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_16_result_int\[2\]~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[166]~131 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.015 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_16_result_int\[3\]~7 123 COMB LCCOMB_X31_Y21_N10 2 " "Info: 123: + IC(0.000 ns) + CELL(0.071 ns) = 41.015 ns; Loc. = LCCOMB_X31_Y21_N10; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_16_result_int\[3\]~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[2]~5 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.086 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_16_result_int\[4\]~9 124 COMB LCCOMB_X31_Y21_N12 2 " "Info: 124: + IC(0.000 ns) + CELL(0.071 ns) = 41.086 ns; Loc. = LCCOMB_X31_Y21_N12; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_16_result_int\[4\]~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 41.245 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_16_result_int\[5\]~11 125 COMB LCCOMB_X31_Y21_N14 2 " "Info: 125: + IC(0.000 ns) + CELL(0.159 ns) = 41.245 ns; Loc. = LCCOMB_X31_Y21_N14; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_16_result_int\[5\]~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.316 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_16_result_int\[6\]~13 126 COMB LCCOMB_X31_Y21_N16 2 " "Info: 126: + IC(0.000 ns) + CELL(0.071 ns) = 41.316 ns; Loc. = LCCOMB_X31_Y21_N16; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_16_result_int\[6\]~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.387 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_16_result_int\[7\]~15 127 COMB LCCOMB_X31_Y21_N18 2 " "Info: 127: + IC(0.000 ns) + CELL(0.071 ns) = 41.387 ns; Loc. = LCCOMB_X31_Y21_N18; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_16_result_int\[7\]~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.458 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_16_result_int\[8\]~17 128 COMB LCCOMB_X31_Y21_N20 2 " "Info: 128: + IC(0.000 ns) + CELL(0.071 ns) = 41.458 ns; Loc. = LCCOMB_X31_Y21_N20; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_16_result_int\[8\]~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.529 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_16_result_int\[9\]~19 129 COMB LCCOMB_X31_Y21_N22 1 " "Info: 129: + IC(0.000 ns) + CELL(0.071 ns) = 41.529 ns; Loc. = LCCOMB_X31_Y21_N22; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_16_result_int\[9\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.600 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_16_result_int\[10\]~21 130 COMB LCCOMB_X31_Y21_N24 1 " "Info: 130: + IC(0.000 ns) + CELL(0.071 ns) = 41.600 ns; Loc. = LCCOMB_X31_Y21_N24; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_16_result_int\[10\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 42.010 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_16_result_int\[11\]~22 131 COMB LCCOMB_X31_Y21_N26 13 " "Info: 131: + IC(0.000 ns) + CELL(0.410 ns) = 42.010 ns; Loc. = LCCOMB_X31_Y21_N26; Fanout = 13; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_16_result_int\[11\]~22'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[10]~21 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.150 ns) 43.149 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[180\]~139 132 COMB LCCOMB_X34_Y22_N20 3 " "Info: 132: + IC(0.989 ns) + CELL(0.150 ns) = 43.149 ns; Loc. = LCCOMB_X34_Y22_N20; Fanout = 3; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[180\]~139'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[11]~22 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[180]~139 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.393 ns) 44.239 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_17_result_int\[5\]~11 133 COMB LCCOMB_X31_Y22_N16 2 " "Info: 133: + IC(0.697 ns) + CELL(0.393 ns) = 44.239 ns; Loc. = LCCOMB_X31_Y22_N16; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_17_result_int\[5\]~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[180]~139 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.310 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_17_result_int\[6\]~13 134 COMB LCCOMB_X31_Y22_N18 2 " "Info: 134: + IC(0.000 ns) + CELL(0.071 ns) = 44.310 ns; Loc. = LCCOMB_X31_Y22_N18; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_17_result_int\[6\]~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.381 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_17_result_int\[7\]~15 135 COMB LCCOMB_X31_Y22_N20 2 " "Info: 135: + IC(0.000 ns) + CELL(0.071 ns) = 44.381 ns; Loc. = LCCOMB_X31_Y22_N20; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_17_result_int\[7\]~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.452 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_17_result_int\[8\]~17 136 COMB LCCOMB_X31_Y22_N22 2 " "Info: 136: + IC(0.000 ns) + CELL(0.071 ns) = 44.452 ns; Loc. = LCCOMB_X31_Y22_N22; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_17_result_int\[8\]~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.523 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_17_result_int\[9\]~19 137 COMB LCCOMB_X31_Y22_N24 1 " "Info: 137: + IC(0.000 ns) + CELL(0.071 ns) = 44.523 ns; Loc. = LCCOMB_X31_Y22_N24; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_17_result_int\[9\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.594 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_17_result_int\[10\]~21 138 COMB LCCOMB_X31_Y22_N26 1 " "Info: 138: + IC(0.000 ns) + CELL(0.071 ns) = 44.594 ns; Loc. = LCCOMB_X31_Y22_N26; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_17_result_int\[10\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 45.004 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_17_result_int\[11\]~22 139 COMB LCCOMB_X31_Y22_N28 13 " "Info: 139: + IC(0.000 ns) + CELL(0.410 ns) = 45.004 ns; Loc. = LCCOMB_X31_Y22_N28; Fanout = 13; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_17_result_int\[11\]~22'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[10]~21 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.514 ns) + CELL(0.150 ns) 45.668 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[189\]~152 140 COMB LCCOMB_X32_Y22_N4 3 " "Info: 140: + IC(0.514 ns) + CELL(0.150 ns) = 45.668 ns; Loc. = LCCOMB_X32_Y22_N4; Fanout = 3; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[189\]~152'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[11]~22 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[189]~152 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.485 ns) 46.835 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_18_result_int\[3\]~7 141 COMB LCCOMB_X30_Y22_N14 2 " "Info: 141: + IC(0.682 ns) + CELL(0.485 ns) = 46.835 ns; Loc. = LCCOMB_X30_Y22_N14; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_18_result_int\[3\]~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[189]~152 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.906 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_18_result_int\[4\]~9 142 COMB LCCOMB_X30_Y22_N16 2 " "Info: 142: + IC(0.000 ns) + CELL(0.071 ns) = 46.906 ns; Loc. = LCCOMB_X30_Y22_N16; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_18_result_int\[4\]~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.977 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_18_result_int\[5\]~11 143 COMB LCCOMB_X30_Y22_N18 2 " "Info: 143: + IC(0.000 ns) + CELL(0.071 ns) = 46.977 ns; Loc. = LCCOMB_X30_Y22_N18; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_18_result_int\[5\]~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 47.048 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_18_result_int\[6\]~13 144 COMB LCCOMB_X30_Y22_N20 2 " "Info: 144: + IC(0.000 ns) + CELL(0.071 ns) = 47.048 ns; Loc. = LCCOMB_X30_Y22_N20; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_18_result_int\[6\]~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 47.119 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_18_result_int\[7\]~15 145 COMB LCCOMB_X30_Y22_N22 2 " "Info: 145: + IC(0.000 ns) + CELL(0.071 ns) = 47.119 ns; Loc. = LCCOMB_X30_Y22_N22; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_18_result_int\[7\]~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 47.190 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_18_result_int\[8\]~17 146 COMB LCCOMB_X30_Y22_N24 2 " "Info: 146: + IC(0.000 ns) + CELL(0.071 ns) = 47.190 ns; Loc. = LCCOMB_X30_Y22_N24; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_18_result_int\[8\]~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 47.261 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_18_result_int\[9\]~19 147 COMB LCCOMB_X30_Y22_N26 1 " "Info: 147: + IC(0.000 ns) + CELL(0.071 ns) = 47.261 ns; Loc. = LCCOMB_X30_Y22_N26; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_18_result_int\[9\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 47.332 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_18_result_int\[10\]~21 148 COMB LCCOMB_X30_Y22_N28 1 " "Info: 148: + IC(0.000 ns) + CELL(0.071 ns) = 47.332 ns; Loc. = LCCOMB_X30_Y22_N28; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_18_result_int\[10\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 47.742 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_18_result_int\[11\]~22 149 COMB LCCOMB_X30_Y22_N30 13 " "Info: 149: + IC(0.000 ns) + CELL(0.410 ns) = 47.742 ns; Loc. = LCCOMB_X30_Y22_N30; Fanout = 13; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_18_result_int\[11\]~22'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[10]~21 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.150 ns) 48.618 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[198\]~165 150 COMB LCCOMB_X33_Y22_N6 3 " "Info: 150: + IC(0.726 ns) + CELL(0.150 ns) = 48.618 ns; Loc. = LCCOMB_X33_Y22_N6; Fanout = 3; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[198\]~165'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[11]~22 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[198]~165 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.414 ns) 49.299 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[1\]~3 151 COMB LCCOMB_X33_Y22_N10 2 " "Info: 151: + IC(0.267 ns) + CELL(0.414 ns) = 49.299 ns; Loc. = LCCOMB_X33_Y22_N10; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[1\]~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[198]~165 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 49.370 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[2\]~5 152 COMB LCCOMB_X33_Y22_N12 2 " "Info: 152: + IC(0.000 ns) + CELL(0.071 ns) = 49.370 ns; Loc. = LCCOMB_X33_Y22_N12; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[2\]~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[1]~3 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 49.529 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[3\]~7 153 COMB LCCOMB_X33_Y22_N14 2 " "Info: 153: + IC(0.000 ns) + CELL(0.159 ns) = 49.529 ns; Loc. = LCCOMB_X33_Y22_N14; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[3\]~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[2]~5 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 49.600 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[4\]~9 154 COMB LCCOMB_X33_Y22_N16 2 " "Info: 154: + IC(0.000 ns) + CELL(0.071 ns) = 49.600 ns; Loc. = LCCOMB_X33_Y22_N16; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[4\]~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 49.671 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[5\]~11 155 COMB LCCOMB_X33_Y22_N18 2 " "Info: 155: + IC(0.000 ns) + CELL(0.071 ns) = 49.671 ns; Loc. = LCCOMB_X33_Y22_N18; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[5\]~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 49.742 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[6\]~13 156 COMB LCCOMB_X33_Y22_N20 2 " "Info: 156: + IC(0.000 ns) + CELL(0.071 ns) = 49.742 ns; Loc. = LCCOMB_X33_Y22_N20; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[6\]~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 49.813 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[7\]~15 157 COMB LCCOMB_X33_Y22_N22 2 " "Info: 157: + IC(0.000 ns) + CELL(0.071 ns) = 49.813 ns; Loc. = LCCOMB_X33_Y22_N22; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[7\]~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 49.884 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[8\]~17 158 COMB LCCOMB_X33_Y22_N24 2 " "Info: 158: + IC(0.000 ns) + CELL(0.071 ns) = 49.884 ns; Loc. = LCCOMB_X33_Y22_N24; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[8\]~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 49.955 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[9\]~19 159 COMB LCCOMB_X33_Y22_N26 1 " "Info: 159: + IC(0.000 ns) + CELL(0.071 ns) = 49.955 ns; Loc. = LCCOMB_X33_Y22_N26; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[9\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 50.026 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[10\]~21 160 COMB LCCOMB_X33_Y22_N28 1 " "Info: 160: + IC(0.000 ns) + CELL(0.071 ns) = 50.026 ns; Loc. = LCCOMB_X33_Y22_N28; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[10\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 50.436 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[11\]~22 161 COMB LCCOMB_X33_Y22_N30 13 " "Info: 161: + IC(0.000 ns) + CELL(0.410 ns) = 50.436 ns; Loc. = LCCOMB_X33_Y22_N30; Fanout = 13; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[11\]~22'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[10]~21 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.275 ns) 51.219 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[209\]~177 162 COMB LCCOMB_X34_Y22_N30 3 " "Info: 162: + IC(0.508 ns) + CELL(0.275 ns) = 51.219 ns; Loc. = LCCOMB_X34_Y22_N30; Fanout = 3; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[209\]~177'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.783 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[11]~22 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[209]~177 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.414 ns) 52.049 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[1\]~3 163 COMB LCCOMB_X35_Y22_N8 2 " "Info: 163: + IC(0.416 ns) + CELL(0.414 ns) = 52.049 ns; Loc. = LCCOMB_X35_Y22_N8; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[1\]~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[209]~177 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 52.120 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[2\]~5 164 COMB LCCOMB_X35_Y22_N10 2 " "Info: 164: + IC(0.000 ns) + CELL(0.071 ns) = 52.120 ns; Loc. = LCCOMB_X35_Y22_N10; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[2\]~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[1]~3 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 52.191 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[3\]~7 165 COMB LCCOMB_X35_Y22_N12 2 " "Info: 165: + IC(0.000 ns) + CELL(0.071 ns) = 52.191 ns; Loc. = LCCOMB_X35_Y22_N12; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[3\]~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[2]~5 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 52.350 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[4\]~9 166 COMB LCCOMB_X35_Y22_N14 2 " "Info: 166: + IC(0.000 ns) + CELL(0.159 ns) = 52.350 ns; Loc. = LCCOMB_X35_Y22_N14; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[4\]~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 52.421 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[5\]~11 167 COMB LCCOMB_X35_Y22_N16 2 " "Info: 167: + IC(0.000 ns) + CELL(0.071 ns) = 52.421 ns; Loc. = LCCOMB_X35_Y22_N16; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[5\]~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 52.492 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[6\]~13 168 COMB LCCOMB_X35_Y22_N18 2 " "Info: 168: + IC(0.000 ns) + CELL(0.071 ns) = 52.492 ns; Loc. = LCCOMB_X35_Y22_N18; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[6\]~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 52.563 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[7\]~15 169 COMB LCCOMB_X35_Y22_N20 2 " "Info: 169: + IC(0.000 ns) + CELL(0.071 ns) = 52.563 ns; Loc. = LCCOMB_X35_Y22_N20; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[7\]~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 52.634 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[8\]~17 170 COMB LCCOMB_X35_Y22_N22 2 " "Info: 170: + IC(0.000 ns) + CELL(0.071 ns) = 52.634 ns; Loc. = LCCOMB_X35_Y22_N22; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[8\]~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 52.705 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[9\]~19 171 COMB LCCOMB_X35_Y22_N24 1 " "Info: 171: + IC(0.000 ns) + CELL(0.071 ns) = 52.705 ns; Loc. = LCCOMB_X35_Y22_N24; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[9\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 52.776 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[10\]~21 172 COMB LCCOMB_X35_Y22_N26 1 " "Info: 172: + IC(0.000 ns) + CELL(0.071 ns) = 52.776 ns; Loc. = LCCOMB_X35_Y22_N26; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[10\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 53.186 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[11\]~22 173 COMB LCCOMB_X35_Y22_N28 12 " "Info: 173: + IC(0.000 ns) + CELL(0.410 ns) = 53.186 ns; Loc. = LCCOMB_X35_Y22_N28; Fanout = 12; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_20_result_int\[11\]~22'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[10]~21 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.150 ns) 54.040 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[226\]~181 174 COMB LCCOMB_X32_Y22_N2 1 " "Info: 174: + IC(0.704 ns) + CELL(0.150 ns) = 54.040 ns; Loc. = LCCOMB_X32_Y22_N2; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|StageOut\[226\]~181'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[11]~22 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[226]~181 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 148 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.393 ns) 55.135 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_21_result_int\[7\]~15 175 COMB LCCOMB_X36_Y22_N16 1 " "Info: 175: + IC(0.702 ns) + CELL(0.393 ns) = 55.135 ns; Loc. = LCCOMB_X36_Y22_N16; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_21_result_int\[7\]~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.095 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[226]~181 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.206 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_21_result_int\[8\]~17 176 COMB LCCOMB_X36_Y22_N18 1 " "Info: 176: + IC(0.000 ns) + CELL(0.071 ns) = 55.206 ns; Loc. = LCCOMB_X36_Y22_N18; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_21_result_int\[8\]~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.277 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_21_result_int\[9\]~19 177 COMB LCCOMB_X36_Y22_N20 1 " "Info: 177: + IC(0.000 ns) + CELL(0.071 ns) = 55.277 ns; Loc. = LCCOMB_X36_Y22_N20; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_21_result_int\[9\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.348 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_21_result_int\[10\]~21 178 COMB LCCOMB_X36_Y22_N22 1 " "Info: 178: + IC(0.000 ns) + CELL(0.071 ns) = 55.348 ns; Loc. = LCCOMB_X36_Y22_N22; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_21_result_int\[10\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 55.758 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_21_result_int\[11\]~22 179 COMB LCCOMB_X36_Y22_N24 1 " "Info: 179: + IC(0.000 ns) + CELL(0.410 ns) = 55.758 ns; Loc. = LCCOMB_X36_Y22_N24; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_21_result_int\[11\]~22'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[10]~21 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.150 ns) 56.340 ns lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_21_result_int\[11\]~22_wirecell 180 COMB LCCOMB_X37_Y22_N0 1 " "Info: 180: + IC(0.432 ns) + CELL(0.150 ns) = 56.340 ns; Loc. = LCCOMB_X37_Y22_N0; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_21_result_int\[11\]~22_wirecell'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[11]~22 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[11]~22_wirecell } "NODE_NAME" } } { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/alt_u_div_a5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 56.424 ns Yaddr_center\[0\] 181 REG LCFF_X37_Y22_N1 10 " "Info: 181: + IC(0.000 ns) + CELL(0.084 ns) = 56.424 ns; Loc. = LCFF_X37_Y22_N1; Fanout = 10; REG Node = 'Yaddr_center\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[11]~22_wirecell Yaddr_center[0] } "NODE_NAME" } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 469 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "30.591 ns ( 54.22 % ) " "Info: Total cell delay = 30.591 ns ( 54.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "25.833 ns ( 45.78 % ) " "Info: Total interconnect delay = 25.833 ns ( 45.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "56.424 ns" { counter[6] lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|selnose[115]~0 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[0]~26 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|selnose[23]~0 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[11]~23 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_2_result_int[1]~3 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_2_result_int[2]~5 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_2_result_int[3]~6 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[22]~26 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[1]~3 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[2]~5 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[4]~8 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[33]~30 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[1]~3 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[2]~5 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[5]~10 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[45]~34 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[2]~5 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[6]~12 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[55]~41 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[1]~3 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[2]~5 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[7]~14 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[67]~47 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[2]~5 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[8]~16 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[79]~54 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[9]~18 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[88]~65 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[1]~3 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[2]~5 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[10]~20 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[99]~77 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[1]~3 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[2]~5 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[10]~21 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[11]~22 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[112]~85 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[10]~21 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[11]~22 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[124]~95 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[10]~21 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[11]~22 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[134]~107 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[10]~21 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[11]~22 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[144]~109 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[2]~5 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[10]~21 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[11]~22 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[158]~127 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[10]~21 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[11]~22 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[166]~131 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[2]~5 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[10]~21 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[11]~22 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[180]~139 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[10]~21 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[11]~22 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[189]~152 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[10]~21 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[11]~22 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[198]~165 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[1]~3 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[2]~5 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[10]~21 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[11]~22 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[209]~177 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[1]~3 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[2]~5 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[10]~21 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[11]~22 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[226]~181 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[10]~21 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[11]~22 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[11]~22_wirecell Yaddr_center[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "56.424 ns" { counter[6] {} lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|selnose[115]~0 {} lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[0]~26 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|selnose[23]~0 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[11]~23 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_2_result_int[1]~3 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_2_result_int[2]~5 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_2_result_int[3]~6 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[22]~26 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[1]~3 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[2]~5 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[3]~7 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[4]~8 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[33]~30 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[1]~3 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[2]~5 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[3]~7 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[4]~9 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[5]~10 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[45]~34 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[2]~5 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[3]~7 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[4]~9 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[5]~11 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[6]~12 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[55]~41 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[1]~3 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[2]~5 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[3]~7 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[4]~9 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[5]~11 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[6]~13 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[7]~14 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[67]~47 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[2]~5 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[3]~7 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[4]~9 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[5]~11 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[6]~13 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[7]~15 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[8]~16 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[79]~54 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[3]~7 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[4]~9 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[5]~11 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[6]~13 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[7]~15 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[8]~17 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[9]~18 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[88]~65 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[1]~3 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[2]~5 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[3]~7 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[4]~9 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[5]~11 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[6]~13 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[7]~15 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[8]~17 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[9]~19 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[10]~20 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[99]~77 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[1]~3 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[2]~5 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[3]~7 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[4]~9 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[5]~11 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[6]~13 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[7]~15 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[8]~17 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[9]~19 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[10]~21 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[11]~22 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[112]~85 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[3]~7 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[4]~9 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[5]~11 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[6]~13 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[7]~15 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[8]~17 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[9]~19 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[10]~21 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[11]~22 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[124]~95 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[4]~9 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[5]~11 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[6]~13 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[7]~15 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[8]~17 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[9]~19 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[10]~21 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[11]~22 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[134]~107 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[3]~7 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[4]~9 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[5]~11 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[6]~13 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[7]~15 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[8]~17 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[9]~19 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[10]~21 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[11]~22 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[144]~109 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[2]~5 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[3]~7 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[4]~9 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[5]~11 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[6]~13 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[7]~15 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[8]~17 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[9]~19 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[10]~21 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[11]~22 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[158]~127 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[5]~11 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[6]~13 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[7]~15 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[8]~17 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[9]~19 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[10]~21 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[11]~22 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[166]~131 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[2]~5 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[3]~7 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[4]~9 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[5]~11 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[6]~13 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[7]~15 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[8]~17 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[9]~19 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[10]~21 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[11]~22 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[180]~139 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[5]~11 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[6]~13 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[7]~15 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[8]~17 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[9]~19 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[10]~21 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[11]~22 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[189]~152 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[3]~7 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[4]~9 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[5]~11 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[6]~13 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[7]~15 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[8]~17 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[9]~19 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[10]~21 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[11]~22 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[198]~165 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[1]~3 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[2]~5 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[3]~7 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[4]~9 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[5]~11 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[6]~13 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[7]~15 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[8]~17 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[9]~19 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[10]~21 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[11]~22 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[209]~177 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[1]~3 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[2]~5 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[3]~7 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[4]~9 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[5]~11 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[6]~13 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[7]~15 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[8]~17 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[9]~19 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[10]~21 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[11]~22 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[226]~181 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[7]~15 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[8]~17 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[9]~19 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[10]~21 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[11]~22 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[11]~22_wirecell {} Yaddr_center[0] {} } { 0.000ns 0.534ns 0.283ns 0.697ns 0.248ns 0.272ns 0.000ns 0.000ns 0.260ns 0.250ns 0.000ns 0.000ns 0.000ns 0.473ns 0.258ns 0.000ns 0.000ns 0.000ns 0.000ns 0.478ns 0.258ns 0.000ns 0.000ns 0.000ns 0.000ns 0.250ns 0.459ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.495ns 0.288ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.957ns 0.457ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.513ns 0.469ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.790ns 0.479ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.781ns 0.880ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.030ns 0.889ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.001ns 0.694ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.529ns 0.759ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.013ns 0.721ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.977ns 0.754ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.989ns 0.697ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.514ns 0.682ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.726ns 0.267ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.508ns 0.416ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.704ns 0.702ns 0.000ns 0.000ns 0.000ns 0.000ns 0.432ns 0.000ns } { 0.000ns 0.371ns 0.408ns 0.275ns 0.150ns 0.414ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.303 ns" { CLOCK_50 CCD_MCLK CCD_MCLK~clkctrl Yaddr_center[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.303 ns" { CLOCK_50 {} CLOCK_50~combout {} CCD_MCLK {} CCD_MCLK~clkctrl {} Yaddr_center[0] {} } { 0.000ns 0.000ns 0.331ns 0.632ns 1.017ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.299 ns" { CLOCK_50 CCD_MCLK CCD_MCLK~clkctrl counter[6] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.299 ns" { CLOCK_50 {} CLOCK_50~combout {} CCD_MCLK {} CCD_MCLK~clkctrl {} counter[6] {} } { 0.000ns 0.000ns 0.331ns 0.632ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "56.424 ns" { counter[6] lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|selnose[115]~0 lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[0]~26 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|selnose[23]~0 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[11]~23 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_2_result_int[1]~3 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_2_result_int[2]~5 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_2_result_int[3]~6 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[22]~26 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[1]~3 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[2]~5 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[4]~8 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[33]~30 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[1]~3 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[2]~5 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[5]~10 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[45]~34 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[2]~5 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[6]~12 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[55]~41 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[1]~3 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[2]~5 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[7]~14 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[67]~47 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[2]~5 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[8]~16 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[79]~54 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[9]~18 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[88]~65 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[1]~3 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[2]~5 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[10]~20 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[99]~77 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[1]~3 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[2]~5 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[10]~21 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[11]~22 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[112]~85 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[10]~21 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[11]~22 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[124]~95 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[10]~21 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[11]~22 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[134]~107 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[10]~21 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[11]~22 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[144]~109 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[2]~5 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[10]~21 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[11]~22 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[158]~127 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[10]~21 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[11]~22 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[166]~131 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[2]~5 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[10]~21 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[11]~22 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[180]~139 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[10]~21 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[11]~22 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[189]~152 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[10]~21 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[11]~22 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[198]~165 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[1]~3 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[2]~5 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[10]~21 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[11]~22 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[209]~177 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[1]~3 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[2]~5 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[3]~7 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[4]~9 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[5]~11 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[6]~13 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[10]~21 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[11]~22 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[226]~181 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[7]~15 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[8]~17 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[9]~19 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[10]~21 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[11]~22 lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[11]~22_wirecell Yaddr_center[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "56.424 ns" { counter[6] {} lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|selnose[115]~0 {} lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[0]~26 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|selnose[23]~0 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[11]~23 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_2_result_int[1]~3 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_2_result_int[2]~5 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_2_result_int[3]~6 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[22]~26 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[1]~3 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[2]~5 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[3]~7 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_3_result_int[4]~8 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[33]~30 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[1]~3 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[2]~5 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[3]~7 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[4]~9 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_4_result_int[5]~10 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[45]~34 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[2]~5 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[3]~7 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[4]~9 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[5]~11 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_5_result_int[6]~12 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[55]~41 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[1]~3 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[2]~5 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[3]~7 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[4]~9 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[5]~11 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[6]~13 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_6_result_int[7]~14 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[67]~47 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[2]~5 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[3]~7 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[4]~9 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[5]~11 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[6]~13 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[7]~15 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_7_result_int[8]~16 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[79]~54 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[3]~7 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[4]~9 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[5]~11 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[6]~13 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[7]~15 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[8]~17 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_8_result_int[9]~18 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[88]~65 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[1]~3 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[2]~5 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[3]~7 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[4]~9 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[5]~11 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[6]~13 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[7]~15 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[8]~17 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[9]~19 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_9_result_int[10]~20 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[99]~77 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[1]~3 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[2]~5 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[3]~7 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[4]~9 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[5]~11 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[6]~13 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[7]~15 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[8]~17 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[9]~19 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[10]~21 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_10_result_int[11]~22 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[112]~85 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[3]~7 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[4]~9 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[5]~11 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[6]~13 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[7]~15 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[8]~17 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[9]~19 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[10]~21 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_11_result_int[11]~22 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[124]~95 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[4]~9 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[5]~11 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[6]~13 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[7]~15 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[8]~17 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[9]~19 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[10]~21 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_12_result_int[11]~22 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[134]~107 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[3]~7 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[4]~9 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[5]~11 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[6]~13 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[7]~15 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[8]~17 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[9]~19 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[10]~21 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_13_result_int[11]~22 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[144]~109 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[2]~5 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[3]~7 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[4]~9 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[5]~11 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[6]~13 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[7]~15 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[8]~17 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[9]~19 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[10]~21 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_14_result_int[11]~22 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[158]~127 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[5]~11 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[6]~13 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[7]~15 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[8]~17 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[9]~19 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[10]~21 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_15_result_int[11]~22 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[166]~131 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[2]~5 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[3]~7 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[4]~9 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[5]~11 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[6]~13 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[7]~15 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[8]~17 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[9]~19 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[10]~21 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_16_result_int[11]~22 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[180]~139 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[5]~11 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[6]~13 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[7]~15 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[8]~17 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[9]~19 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[10]~21 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_17_result_int[11]~22 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[189]~152 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[3]~7 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[4]~9 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[5]~11 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[6]~13 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[7]~15 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[8]~17 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[9]~19 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[10]~21 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_18_result_int[11]~22 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[198]~165 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[1]~3 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[2]~5 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[3]~7 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[4]~9 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[5]~11 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[6]~13 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[7]~15 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[8]~17 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[9]~19 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[10]~21 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[11]~22 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[209]~177 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[1]~3 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[2]~5 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[3]~7 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[4]~9 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[5]~11 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[6]~13 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[7]~15 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[8]~17 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[9]~19 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[10]~21 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_20_result_int[11]~22 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|StageOut[226]~181 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[7]~15 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[8]~17 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[9]~19 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[10]~21 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[11]~22 {} lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_21_result_int[11]~22_wirecell {} Yaddr_center[0] {} } { 0.000ns 0.534ns 0.283ns 0.697ns 0.248ns 0.272ns 0.000ns 0.000ns 0.260ns 0.250ns 0.000ns 0.000ns 0.000ns 0.473ns 0.258ns 0.000ns 0.000ns 0.000ns 0.000ns 0.478ns 0.258ns 0.000ns 0.000ns 0.000ns 0.000ns 0.250ns 0.459ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.495ns 0.288ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.957ns 0.457ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.513ns 0.469ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.790ns 0.479ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.781ns 0.880ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.030ns 0.889ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.001ns 0.694ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.529ns 0.759ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.013ns 0.721ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.977ns 0.754ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.989ns 0.697ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.514ns 0.682ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.726ns 0.267ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.508ns 0.416ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.704ns 0.702ns 0.000ns 0.000ns 0.000ns 0.000ns 0.432ns 0.000ns } { 0.000ns 0.371ns 0.408ns 0.275ns 0.150ns 0.414ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'CLOCK_50' 413 " "Warning: Can't achieve timing requirement Clock Setup: 'CLOCK_50' along 413 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 register Sdram_Control_4Port:u6\|command:command1\|rw_flag register Sdram_Control_4Port:u6\|command:command1\|rw_flag 391 ps " "Info: Minimum slack time is 391 ps for clock \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\" between source register \"Sdram_Control_4Port:u6\|command:command1\|rw_flag\" and destination register \"Sdram_Control_4Port:u6\|command:command1\|rw_flag\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sdram_Control_4Port:u6\|command:command1\|rw_flag 1 REG LCFF_X8_Y12_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y12_N31; Fanout = 3; REG Node = 'Sdram_Control_4Port:u6\|command:command1\|rw_flag'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|command:command1|rw_flag } "NODE_NAME" } } { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/command.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns Sdram_Control_4Port:u6\|command:command1\|rw_flag~1 2 COMB LCCOMB_X8_Y12_N30 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X8_Y12_N30; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6\|command:command1\|rw_flag~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { Sdram_Control_4Port:u6|command:command1|rw_flag Sdram_Control_4Port:u6|command:command1|rw_flag~1 } "NODE_NAME" } } { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/command.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns Sdram_Control_4Port:u6\|command:command1\|rw_flag 3 REG LCFF_X8_Y12_N31 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X8_Y12_N31; Fanout = 3; REG Node = 'Sdram_Control_4Port:u6\|command:command1\|rw_flag'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Sdram_Control_4Port:u6|command:command1|rw_flag~1 Sdram_Control_4Port:u6|command:command1|rw_flag } "NODE_NAME" } } { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/command.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Sdram_Control_4Port:u6|command:command1|rw_flag Sdram_Control_4Port:u6|command:command1|rw_flag~1 Sdram_Control_4Port:u6|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Sdram_Control_4Port:u6|command:command1|rw_flag {} Sdram_Control_4Port:u6|command:command1|rw_flag~1 {} Sdram_Control_4Port:u6|command:command1|rw_flag {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 10.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 10.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 destination 2.641 ns + Longest register " "Info: + Longest clock path from clock \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\" to destination register is 2.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 660 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 660; COMB Node = 'Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.641 ns Sdram_Control_4Port:u6\|command:command1\|rw_flag 3 REG LCFF_X8_Y12_N31 3 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.641 ns; Loc. = LCFF_X8_Y12_N31; Fanout = 3; REG Node = 'Sdram_Control_4Port:u6\|command:command1\|rw_flag'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u6|command:command1|rw_flag } "NODE_NAME" } } { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/command.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.33 % ) " "Info: Total cell delay = 0.537 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.104 ns ( 79.67 % ) " "Info: Total interconnect delay = 2.104 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u6|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u6|command:command1|rw_flag {} } { 0.000ns 1.091ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 source 2.641 ns - Shortest register " "Info: - Shortest clock path from clock \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\" to source register is 2.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 660 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 660; COMB Node = 'Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.641 ns Sdram_Control_4Port:u6\|command:command1\|rw_flag 3 REG LCFF_X8_Y12_N31 3 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.641 ns; Loc. = LCFF_X8_Y12_N31; Fanout = 3; REG Node = 'Sdram_Control_4Port:u6\|command:command1\|rw_flag'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u6|command:command1|rw_flag } "NODE_NAME" } } { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/command.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.33 % ) " "Info: Total cell delay = 0.537 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.104 ns ( 79.67 % ) " "Info: Total interconnect delay = 2.104 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u6|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u6|command:command1|rw_flag {} } { 0.000ns 1.091ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u6|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u6|command:command1|rw_flag {} } { 0.000ns 1.091ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/command.v" 78 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/command.v" 78 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u6|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u6|command:command1|rw_flag {} } { 0.000ns 1.091ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Sdram_Control_4Port:u6|command:command1|rw_flag Sdram_Control_4Port:u6|command:command1|rw_flag~1 Sdram_Control_4Port:u6|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Sdram_Control_4Port:u6|command:command1|rw_flag {} Sdram_Control_4Port:u6|command:command1|rw_flag~1 {} Sdram_Control_4Port:u6|command:command1|rw_flag {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u6|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u6|command:command1|rw_flag {} } { 0.000ns 1.091ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "GPIO_1\[10\] register Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\] register Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"GPIO_1\[10\]\" between source register \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\]\" and destination register \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\] 1 REG LCFF_X12_Y8_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y8_N27; Fanout = 4; REG Node = 'Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/a_graycounter_egc.tdf" 32 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\]~3 2 COMB LCCOMB_X12_Y8_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X12_Y8_N26; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\]~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~3 } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/a_graycounter_egc.tdf" 32 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\] 3 REG LCFF_X12_Y8_N27 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X12_Y8_N27; Fanout = 4; REG Node = 'Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~3 Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/a_graycounter_egc.tdf" 32 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~3 Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] {} Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~3 {} Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination GPIO_1\[10\] 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"GPIO_1\[10\]\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source GPIO_1\[10\] 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"GPIO_1\[10\]\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[10\] destination 3.455 ns + Longest register " "Info: + Longest clock path from clock \"GPIO_1\[10\]\" to destination register is 3.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO_1\[10\] 1 CLK PIN_N24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N24; Fanout = 1; CLK Node = 'GPIO_1\[10\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns GPIO_1\[10\]~30 2 COMB IOC_X65_Y20_N3 1 " "Info: 2: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = IOC_X65_Y20_N3; Fanout = 1; COMB Node = 'GPIO_1\[10\]~30'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { GPIO_1[10] GPIO_1[10]~30 } "NODE_NAME" } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.000 ns) 1.915 ns GPIO_1\[10\]~30clkctrl 3 COMB CLKCTRL_G7 881 " "Info: 3: + IC(1.073 ns) + CELL(0.000 ns) = 1.915 ns; Loc. = CLKCTRL_G7; Fanout = 881; COMB Node = 'GPIO_1\[10\]~30clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { GPIO_1[10]~30 GPIO_1[10]~30clkctrl } "NODE_NAME" } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.537 ns) 3.455 ns Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\] 4 REG LCFF_X12_Y8_N27 4 " "Info: 4: + IC(1.003 ns) + CELL(0.537 ns) = 3.455 ns; Loc. = LCFF_X12_Y8_N27; Fanout = 4; REG Node = 'Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { GPIO_1[10]~30clkctrl Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/a_graycounter_egc.tdf" 32 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 39.91 % ) " "Info: Total cell delay = 1.379 ns ( 39.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.076 ns ( 60.09 % ) " "Info: Total interconnect delay = 2.076 ns ( 60.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.455 ns" { GPIO_1[10] GPIO_1[10]~30 GPIO_1[10]~30clkctrl Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.455 ns" { GPIO_1[10] {} GPIO_1[10]~30 {} GPIO_1[10]~30clkctrl {} Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] {} } { 0.000ns 0.000ns 1.073ns 1.003ns } { 0.000ns 0.842ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[10\] source 3.455 ns - Shortest register " "Info: - Shortest clock path from clock \"GPIO_1\[10\]\" to source register is 3.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO_1\[10\] 1 CLK PIN_N24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N24; Fanout = 1; CLK Node = 'GPIO_1\[10\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns GPIO_1\[10\]~30 2 COMB IOC_X65_Y20_N3 1 " "Info: 2: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = IOC_X65_Y20_N3; Fanout = 1; COMB Node = 'GPIO_1\[10\]~30'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { GPIO_1[10] GPIO_1[10]~30 } "NODE_NAME" } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.000 ns) 1.915 ns GPIO_1\[10\]~30clkctrl 3 COMB CLKCTRL_G7 881 " "Info: 3: + IC(1.073 ns) + CELL(0.000 ns) = 1.915 ns; Loc. = CLKCTRL_G7; Fanout = 881; COMB Node = 'GPIO_1\[10\]~30clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { GPIO_1[10]~30 GPIO_1[10]~30clkctrl } "NODE_NAME" } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 298 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.537 ns) 3.455 ns Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\] 4 REG LCFF_X12_Y8_N27 4 " "Info: 4: + IC(1.003 ns) + CELL(0.537 ns) = 3.455 ns; Loc. = LCFF_X12_Y8_N27; Fanout = 4; REG Node = 'Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { GPIO_1[10]~30clkctrl Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/a_graycounter_egc.tdf" 32 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 39.91 % ) " "Info: Total cell delay = 1.379 ns ( 39.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.076 ns ( 60.09 % ) " "Info: Total interconnect delay = 2.076 ns ( 60.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.455 ns" { GPIO_1[10] GPIO_1[10]~30 GPIO_1[10]~30clkctrl Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.455 ns" { GPIO_1[10] {} GPIO_1[10]~30 {} GPIO_1[10]~30clkctrl {} Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] {} } { 0.000ns 0.000ns 1.073ns 1.003ns } { 0.000ns 0.842ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.455 ns" { GPIO_1[10] GPIO_1[10]~30 GPIO_1[10]~30clkctrl Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.455 ns" { GPIO_1[10] {} GPIO_1[10]~30 {} GPIO_1[10]~30clkctrl {} Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] {} } { 0.000ns 0.000ns 1.073ns 1.003ns } { 0.000ns 0.842ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/a_graycounter_egc.tdf" 32 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/db/a_graycounter_egc.tdf" 32 12 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.455 ns" { GPIO_1[10] GPIO_1[10]~30 GPIO_1[10]~30clkctrl Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.455 ns" { GPIO_1[10] {} GPIO_1[10]~30 {} GPIO_1[10]~30clkctrl {} Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] {} } { 0.000ns 0.000ns 1.073ns 1.003ns } { 0.000ns 0.842ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~3 Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] {} Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~3 {} Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.455 ns" { GPIO_1[10] GPIO_1[10]~30 GPIO_1[10]~30clkctrl Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.455 ns" { GPIO_1[10] {} GPIO_1[10]~30 {} GPIO_1[10]~30clkctrl {} Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] {} } { 0.000ns 0.000ns 1.073ns 1.003ns } { 0.000ns 0.842ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register I2C_CCD_Config:u7\|I2C_Controller:u0\|SCLK register I2C_CCD_Config:u7\|I2C_Controller:u0\|SCLK 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_50\" between source register \"I2C_CCD_Config:u7\|I2C_Controller:u0\|SCLK\" and destination register \"I2C_CCD_Config:u7\|I2C_Controller:u0\|SCLK\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2C_CCD_Config:u7\|I2C_Controller:u0\|SCLK 1 REG LCFF_X2_Y18_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y18_N17; Fanout = 3; REG Node = 'I2C_CCD_Config:u7\|I2C_Controller:u0\|SCLK'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u7|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/I2C_Controller.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns I2C_CCD_Config:u7\|I2C_Controller:u0\|SCLK~4 2 COMB LCCOMB_X2_Y18_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X2_Y18_N16; Fanout = 1; COMB Node = 'I2C_CCD_Config:u7\|I2C_Controller:u0\|SCLK~4'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { I2C_CCD_Config:u7|I2C_Controller:u0|SCLK I2C_CCD_Config:u7|I2C_Controller:u0|SCLK~4 } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/I2C_Controller.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns I2C_CCD_Config:u7\|I2C_Controller:u0\|SCLK 3 REG LCFF_X2_Y18_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X2_Y18_N17; Fanout = 3; REG Node = 'I2C_CCD_Config:u7\|I2C_Controller:u0\|SCLK'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { I2C_CCD_Config:u7|I2C_Controller:u0|SCLK~4 I2C_CCD_Config:u7|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/I2C_Controller.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { I2C_CCD_Config:u7|I2C_Controller:u0|SCLK I2C_CCD_Config:u7|I2C_Controller:u0|SCLK~4 I2C_CCD_Config:u7|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { I2C_CCD_Config:u7|I2C_Controller:u0|SCLK {} I2C_CCD_Config:u7|I2C_Controller:u0|SCLK~4 {} I2C_CCD_Config:u7|I2C_Controller:u0|SCLK {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 4.315 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 4.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns I2C_CCD_Config:u7\|mI2C_CTRL_CLK 2 REG LCFF_X1_Y18_N13 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 3; REG Node = 'I2C_CCD_Config:u7\|mI2C_CTRL_CLK'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 I2C_CCD_Config:u7|mI2C_CTRL_CLK } "NODE_NAME" } } { "I2C_CCD_Config.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/I2C_CCD_Config.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns I2C_CCD_Config:u7\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G0 50 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 50; COMB Node = 'I2C_CCD_Config:u7\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { I2C_CCD_Config:u7|mI2C_CTRL_CLK I2C_CCD_Config:u7|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "I2C_CCD_Config.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/I2C_CCD_Config.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 4.315 ns I2C_CCD_Config:u7\|I2C_Controller:u0\|SCLK 4 REG LCFF_X2_Y18_N17 3 " "Info: 4: + IC(1.028 ns) + CELL(0.537 ns) = 4.315 ns; Loc. = LCFF_X2_Y18_N17; Fanout = 3; REG Node = 'I2C_CCD_Config:u7\|I2C_Controller:u0\|SCLK'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { I2C_CCD_Config:u7|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u7|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/I2C_Controller.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.84 % ) " "Info: Total cell delay = 2.323 ns ( 53.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.992 ns ( 46.16 % ) " "Info: Total interconnect delay = 1.992 ns ( 46.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.315 ns" { CLOCK_50 I2C_CCD_Config:u7|mI2C_CTRL_CLK I2C_CCD_Config:u7|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u7|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.315 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_CCD_Config:u7|mI2C_CTRL_CLK {} I2C_CCD_Config:u7|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u7|I2C_Controller:u0|SCLK {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.028ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 4.315 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 4.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns I2C_CCD_Config:u7\|mI2C_CTRL_CLK 2 REG LCFF_X1_Y18_N13 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 3; REG Node = 'I2C_CCD_Config:u7\|mI2C_CTRL_CLK'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 I2C_CCD_Config:u7|mI2C_CTRL_CLK } "NODE_NAME" } } { "I2C_CCD_Config.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/I2C_CCD_Config.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns I2C_CCD_Config:u7\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G0 50 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 50; COMB Node = 'I2C_CCD_Config:u7\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { I2C_CCD_Config:u7|mI2C_CTRL_CLK I2C_CCD_Config:u7|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "I2C_CCD_Config.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/I2C_CCD_Config.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 4.315 ns I2C_CCD_Config:u7\|I2C_Controller:u0\|SCLK 4 REG LCFF_X2_Y18_N17 3 " "Info: 4: + IC(1.028 ns) + CELL(0.537 ns) = 4.315 ns; Loc. = LCFF_X2_Y18_N17; Fanout = 3; REG Node = 'I2C_CCD_Config:u7\|I2C_Controller:u0\|SCLK'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { I2C_CCD_Config:u7|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u7|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/I2C_Controller.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.84 % ) " "Info: Total cell delay = 2.323 ns ( 53.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.992 ns ( 46.16 % ) " "Info: Total interconnect delay = 1.992 ns ( 46.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.315 ns" { CLOCK_50 I2C_CCD_Config:u7|mI2C_CTRL_CLK I2C_CCD_Config:u7|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u7|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.315 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_CCD_Config:u7|mI2C_CTRL_CLK {} I2C_CCD_Config:u7|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u7|I2C_Controller:u0|SCLK {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.028ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.315 ns" { CLOCK_50 I2C_CCD_Config:u7|mI2C_CTRL_CLK I2C_CCD_Config:u7|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u7|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.315 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_CCD_Config:u7|mI2C_CTRL_CLK {} I2C_CCD_Config:u7|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u7|I2C_Controller:u0|SCLK {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.028ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "I2C_Controller.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/I2C_Controller.v" 72 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "I2C_Controller.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/I2C_Controller.v" 72 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.315 ns" { CLOCK_50 I2C_CCD_Config:u7|mI2C_CTRL_CLK I2C_CCD_Config:u7|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u7|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.315 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_CCD_Config:u7|mI2C_CTRL_CLK {} I2C_CCD_Config:u7|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u7|I2C_Controller:u0|SCLK {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.028ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { I2C_CCD_Config:u7|I2C_Controller:u0|SCLK I2C_CCD_Config:u7|I2C_Controller:u0|SCLK~4 I2C_CCD_Config:u7|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { I2C_CCD_Config:u7|I2C_Controller:u0|SCLK {} I2C_CCD_Config:u7|I2C_Controller:u0|SCLK~4 {} I2C_CCD_Config:u7|I2C_Controller:u0|SCLK {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.315 ns" { CLOCK_50 I2C_CCD_Config:u7|mI2C_CTRL_CLK I2C_CCD_Config:u7|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u7|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.315 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_CCD_Config:u7|mI2C_CTRL_CLK {} I2C_CCD_Config:u7|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u7|I2C_Controller:u0|SCLK {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.028ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Sdram_Control_4Port:u6\|mDATAOUT\[11\] DRAM_DQ\[11\] CLOCK_50 6.788 ns register " "Info: tsu for register \"Sdram_Control_4Port:u6\|mDATAOUT\[11\]\" (data pin = \"DRAM_DQ\[11\]\", clock pin = \"CLOCK_50\") is 6.788 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.116 ns + Longest pin register " "Info: + Longest pin to register delay is 7.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DRAM_DQ\[11\] 1 PIN PIN_AA4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AA4; Fanout = 1; PIN Node = 'DRAM_DQ\[11\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns DRAM_DQ\[11\]~11 2 COMB IOC_X0_Y5_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = IOC_X0_Y5_N0; Fanout = 1; COMB Node = 'DRAM_DQ\[11\]~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { DRAM_DQ[11] DRAM_DQ[11]~11 } "NODE_NAME" } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.888 ns) + CELL(0.366 ns) 7.116 ns Sdram_Control_4Port:u6\|mDATAOUT\[11\] 3 REG LCFF_X25_Y13_N3 2 " "Info: 3: + IC(5.888 ns) + CELL(0.366 ns) = 7.116 ns; Loc. = LCFF_X25_Y13_N3; Fanout = 2; REG Node = 'Sdram_Control_4Port:u6\|mDATAOUT\[11\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.254 ns" { DRAM_DQ[11]~11 Sdram_Control_4Port:u6|mDATAOUT[11] } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 304 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.228 ns ( 17.26 % ) " "Info: Total cell delay = 1.228 ns ( 17.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.888 ns ( 82.74 % ) " "Info: Total interconnect delay = 5.888 ns ( 82.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.116 ns" { DRAM_DQ[11] DRAM_DQ[11]~11 Sdram_Control_4Port:u6|mDATAOUT[11] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.116 ns" { DRAM_DQ[11] {} DRAM_DQ[11]~11 {} Sdram_Control_4Port:u6|mDATAOUT[11] {} } { 0.000ns 0.000ns 5.888ns } { 0.000ns 0.862ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 304 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 -2.358 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 176 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 destination 2.650 ns - Shortest register " "Info: - Shortest clock path from clock \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\" to destination register is 2.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 660 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 660; COMB Node = 'Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.650 ns Sdram_Control_4Port:u6\|mDATAOUT\[11\] 3 REG LCFF_X25_Y13_N3 2 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.650 ns; Loc. = LCFF_X25_Y13_N3; Fanout = 2; REG Node = 'Sdram_Control_4Port:u6\|mDATAOUT\[11\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u6|mDATAOUT[11] } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/Sdram_Control_4Port/Sdram_Control_4Port.v" 304 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.26 % ) " "Info: Total cell delay = 0.537 ns ( 20.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.113 ns ( 79.74 % ) " "Info: Total interconnect delay = 2.113 ns ( 79.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u6|mDATAOUT[11] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u6|mDATAOUT[11] {} } { 0.000ns 1.091ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.116 ns" { DRAM_DQ[11] DRAM_DQ[11]~11 Sdram_Control_4Port:u6|mDATAOUT[11] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.116 ns" { DRAM_DQ[11] {} DRAM_DQ[11]~11 {} Sdram_Control_4Port:u6|mDATAOUT[11] {} } { 0.000ns 0.000ns 5.888ns } { 0.000ns 0.862ns 0.366ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u6|mDATAOUT[11] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u6|mDATAOUT[11] {} } { 0.000ns 1.091ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 VGA_G\[7\] VGA_Controller:u1\|H_Cont\[5\] 14.488 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"VGA_G\[7\]\" through register \"VGA_Controller:u1\|H_Cont\[5\]\" is 14.488 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 4.332 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 4.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns CCD_MCLK 2 REG LCFF_X1_Y18_N21 4 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 4; REG Node = 'CCD_MCLK'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 CCD_MCLK } "NODE_NAME" } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.000 ns) 2.749 ns CCD_MCLK~clkctrl 3 COMB CLKCTRL_G1 2227 " "Info: 3: + IC(0.632 ns) + CELL(0.000 ns) = 2.749 ns; Loc. = CLKCTRL_G1; Fanout = 2227; COMB Node = 'CCD_MCLK~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { CCD_MCLK CCD_MCLK~clkctrl } "NODE_NAME" } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.537 ns) 4.332 ns VGA_Controller:u1\|H_Cont\[5\] 4 REG LCFF_X30_Y19_N19 11 " "Info: 4: + IC(1.046 ns) + CELL(0.537 ns) = 4.332 ns; Loc. = LCFF_X30_Y19_N19; Fanout = 11; REG Node = 'VGA_Controller:u1\|H_Cont\[5\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { CCD_MCLK~clkctrl VGA_Controller:u1|H_Cont[5] } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/VGA_Controller.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.62 % ) " "Info: Total cell delay = 2.323 ns ( 53.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.009 ns ( 46.38 % ) " "Info: Total interconnect delay = 2.009 ns ( 46.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.332 ns" { CLOCK_50 CCD_MCLK CCD_MCLK~clkctrl VGA_Controller:u1|H_Cont[5] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.332 ns" { CLOCK_50 {} CLOCK_50~combout {} CCD_MCLK {} CCD_MCLK~clkctrl {} VGA_Controller:u1|H_Cont[5] {} } { 0.000ns 0.000ns 0.331ns 0.632ns 1.046ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_Controller.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/VGA_Controller.v" 161 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.906 ns + Longest register pin " "Info: + Longest register to pin delay is 9.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:u1\|H_Cont\[5\] 1 REG LCFF_X30_Y19_N19 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y19_N19; Fanout = 11; REG Node = 'VGA_Controller:u1\|H_Cont\[5\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:u1|H_Cont[5] } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/VGA_Controller.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(0.438 ns) 1.534 ns VGA_Controller:u1\|Add0~0 2 COMB LCCOMB_X30_Y18_N0 6 " "Info: 2: + IC(1.096 ns) + CELL(0.438 ns) = 1.534 ns; Loc. = LCCOMB_X30_Y18_N0; Fanout = 6; COMB Node = 'VGA_Controller:u1\|Add0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { VGA_Controller:u1|H_Cont[5] VGA_Controller:u1|Add0~0 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/VGA_Controller.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.420 ns) 2.732 ns VGA_Controller:u1\|LessThan1~0 3 COMB LCCOMB_X30_Y20_N30 1 " "Info: 3: + IC(0.778 ns) + CELL(0.420 ns) = 2.732 ns; Loc. = LCCOMB_X30_Y20_N30; Fanout = 1; COMB Node = 'VGA_Controller:u1\|LessThan1~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { VGA_Controller:u1|Add0~0 VGA_Controller:u1|LessThan1~0 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/VGA_Controller.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.388 ns) 3.374 ns VGA_Controller:u1\|oVGA_R~2 4 COMB LCCOMB_X30_Y20_N4 31 " "Info: 4: + IC(0.254 ns) + CELL(0.388 ns) = 3.374 ns; Loc. = LCCOMB_X30_Y20_N4; Fanout = 31; COMB Node = 'VGA_Controller:u1\|oVGA_R~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { VGA_Controller:u1|LessThan1~0 VGA_Controller:u1|oVGA_R~2 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/VGA_Controller.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 3.900 ns VGA_Controller:u1\|oVGA_G\[4\]~5 5 COMB LCCOMB_X30_Y20_N6 6 " "Info: 5: + IC(0.251 ns) + CELL(0.275 ns) = 3.900 ns; Loc. = LCCOMB_X30_Y20_N6; Fanout = 6; COMB Node = 'VGA_Controller:u1\|oVGA_G\[4\]~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { VGA_Controller:u1|oVGA_R~2 VGA_Controller:u1|oVGA_G[4]~5 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/VGA_Controller.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.420 ns) 5.343 ns VGA_Controller:u1\|oVGA_G\[7\]~9 6 COMB LCCOMB_X27_Y22_N12 1 " "Info: 6: + IC(1.023 ns) + CELL(0.420 ns) = 5.343 ns; Loc. = LCCOMB_X27_Y22_N12; Fanout = 1; COMB Node = 'VGA_Controller:u1\|oVGA_G\[7\]~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { VGA_Controller:u1|oVGA_G[4]~5 VGA_Controller:u1|oVGA_G[7]~9 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/VGA_Controller.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.785 ns) + CELL(2.778 ns) 9.906 ns VGA_G\[7\] 7 PIN PIN_D11 0 " "Info: 7: + IC(1.785 ns) + CELL(2.778 ns) = 9.906 ns; Loc. = PIN_D11; Fanout = 0; PIN Node = 'VGA_G\[7\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.563 ns" { VGA_Controller:u1|oVGA_G[7]~9 VGA_G[7] } "NODE_NAME" } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 273 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.719 ns ( 47.64 % ) " "Info: Total cell delay = 4.719 ns ( 47.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.187 ns ( 52.36 % ) " "Info: Total interconnect delay = 5.187 ns ( 52.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.906 ns" { VGA_Controller:u1|H_Cont[5] VGA_Controller:u1|Add0~0 VGA_Controller:u1|LessThan1~0 VGA_Controller:u1|oVGA_R~2 VGA_Controller:u1|oVGA_G[4]~5 VGA_Controller:u1|oVGA_G[7]~9 VGA_G[7] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.906 ns" { VGA_Controller:u1|H_Cont[5] {} VGA_Controller:u1|Add0~0 {} VGA_Controller:u1|LessThan1~0 {} VGA_Controller:u1|oVGA_R~2 {} VGA_Controller:u1|oVGA_G[4]~5 {} VGA_Controller:u1|oVGA_G[7]~9 {} VGA_G[7] {} } { 0.000ns 1.096ns 0.778ns 0.254ns 0.251ns 1.023ns 1.785ns } { 0.000ns 0.438ns 0.420ns 0.388ns 0.275ns 0.420ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.332 ns" { CLOCK_50 CCD_MCLK CCD_MCLK~clkctrl VGA_Controller:u1|H_Cont[5] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.332 ns" { CLOCK_50 {} CLOCK_50~combout {} CCD_MCLK {} CCD_MCLK~clkctrl {} VGA_Controller:u1|H_Cont[5] {} } { 0.000ns 0.000ns 0.331ns 0.632ns 1.046ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.906 ns" { VGA_Controller:u1|H_Cont[5] VGA_Controller:u1|Add0~0 VGA_Controller:u1|LessThan1~0 VGA_Controller:u1|oVGA_R~2 VGA_Controller:u1|oVGA_G[4]~5 VGA_Controller:u1|oVGA_G[7]~9 VGA_G[7] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.906 ns" { VGA_Controller:u1|H_Cont[5] {} VGA_Controller:u1|Add0~0 {} VGA_Controller:u1|LessThan1~0 {} VGA_Controller:u1|oVGA_R~2 {} VGA_Controller:u1|oVGA_G[4]~5 {} VGA_Controller:u1|oVGA_G[7]~9 {} VGA_G[7] {} } { 0.000ns 1.096ns 0.778ns 0.254ns 0.251ns 1.023ns 1.785ns } { 0.000ns 0.438ns 0.420ns 0.388ns 0.275ns 0.420ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "I2C_CCD_Config:u7\|mI2C_DATA\[4\] SW\[12\] CLOCK_50 2.416 ns register " "Info: th for register \"I2C_CCD_Config:u7\|mI2C_DATA\[4\]\" (data pin = \"SW\[12\]\", clock pin = \"CLOCK_50\") is 2.416 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 4.323 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 4.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns I2C_CCD_Config:u7\|mI2C_CTRL_CLK 2 REG LCFF_X1_Y18_N13 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 3; REG Node = 'I2C_CCD_Config:u7\|mI2C_CTRL_CLK'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 I2C_CCD_Config:u7|mI2C_CTRL_CLK } "NODE_NAME" } } { "I2C_CCD_Config.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/I2C_CCD_Config.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns I2C_CCD_Config:u7\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G0 50 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 50; COMB Node = 'I2C_CCD_Config:u7\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { I2C_CCD_Config:u7|mI2C_CTRL_CLK I2C_CCD_Config:u7|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "I2C_CCD_Config.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/I2C_CCD_Config.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 4.323 ns I2C_CCD_Config:u7\|mI2C_DATA\[4\] 4 REG LCFF_X7_Y18_N29 1 " "Info: 4: + IC(1.036 ns) + CELL(0.537 ns) = 4.323 ns; Loc. = LCFF_X7_Y18_N29; Fanout = 1; REG Node = 'I2C_CCD_Config:u7\|mI2C_DATA\[4\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { I2C_CCD_Config:u7|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u7|mI2C_DATA[4] } "NODE_NAME" } } { "I2C_CCD_Config.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/I2C_CCD_Config.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.74 % ) " "Info: Total cell delay = 2.323 ns ( 53.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 46.26 % ) " "Info: Total interconnect delay = 2.000 ns ( 46.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.323 ns" { CLOCK_50 I2C_CCD_Config:u7|mI2C_CTRL_CLK I2C_CCD_Config:u7|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u7|mI2C_DATA[4] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.323 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_CCD_Config:u7|mI2C_CTRL_CLK {} I2C_CCD_Config:u7|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u7|mI2C_DATA[4] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.036ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/I2C_CCD_Config.v" 72 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.173 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.173 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[12\] 1 PIN PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; PIN Node = 'SW\[12\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } } { "DE2_CCD.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/DE2_CCD.v" 181 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.366 ns) 2.173 ns I2C_CCD_Config:u7\|mI2C_DATA\[4\] 2 REG LCFF_X7_Y18_N29 1 " "Info: 2: + IC(0.808 ns) + CELL(0.366 ns) = 2.173 ns; Loc. = LCFF_X7_Y18_N29; Fanout = 1; REG Node = 'I2C_CCD_Config:u7\|mI2C_DATA\[4\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.174 ns" { SW[12] I2C_CCD_Config:u7|mI2C_DATA[4] } "NODE_NAME" } } { "I2C_CCD_Config.v" "" { Text "C:/Users/dj238/Desktop/swap/final_project/DE2_CCD_M4K_12.2_DanJi/I2C_CCD_Config.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.365 ns ( 62.82 % ) " "Info: Total cell delay = 1.365 ns ( 62.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.808 ns ( 37.18 % ) " "Info: Total interconnect delay = 0.808 ns ( 37.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.173 ns" { SW[12] I2C_CCD_Config:u7|mI2C_DATA[4] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.173 ns" { SW[12] {} SW[12]~combout {} I2C_CCD_Config:u7|mI2C_DATA[4] {} } { 0.000ns 0.000ns 0.808ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.323 ns" { CLOCK_50 I2C_CCD_Config:u7|mI2C_CTRL_CLK I2C_CCD_Config:u7|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u7|mI2C_DATA[4] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.323 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_CCD_Config:u7|mI2C_CTRL_CLK {} I2C_CCD_Config:u7|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u7|mI2C_DATA[4] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.036ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.173 ns" { SW[12] I2C_CCD_Config:u7|mI2C_DATA[4] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.173 ns" { SW[12] {} SW[12]~combout {} I2C_CCD_Config:u7|mI2C_DATA[4] {} } { 0.000ns 0.000ns 0.808ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 08 10:36:54 2010 " "Info: Processing ended: Wed Dec 08 10:36:54 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Info: Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 309 s " "Info: Quartus II Full Compilation was successful. 0 errors, 309 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
