
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//fincore_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401798 <.init>:
  401798:	stp	x29, x30, [sp, #-16]!
  40179c:	mov	x29, sp
  4017a0:	bl	4025b8 <ferror@plt+0x9c8>
  4017a4:	ldp	x29, x30, [sp], #16
  4017a8:	ret

Disassembly of section .plt:

00000000004017b0 <memcpy@plt-0x20>:
  4017b0:	stp	x16, x30, [sp, #-16]!
  4017b4:	adrp	x16, 415000 <ferror@plt+0x13410>
  4017b8:	ldr	x17, [x16, #4088]
  4017bc:	add	x16, x16, #0xff8
  4017c0:	br	x17
  4017c4:	nop
  4017c8:	nop
  4017cc:	nop

00000000004017d0 <memcpy@plt>:
  4017d0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4017d4:	ldr	x17, [x16]
  4017d8:	add	x16, x16, #0x0
  4017dc:	br	x17

00000000004017e0 <scols_column_set_json_type@plt>:
  4017e0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4017e4:	ldr	x17, [x16, #8]
  4017e8:	add	x16, x16, #0x8
  4017ec:	br	x17

00000000004017f0 <_exit@plt>:
  4017f0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4017f4:	ldr	x17, [x16, #16]
  4017f8:	add	x16, x16, #0x10
  4017fc:	br	x17

0000000000401800 <strtoul@plt>:
  401800:	adrp	x16, 416000 <ferror@plt+0x14410>
  401804:	ldr	x17, [x16, #24]
  401808:	add	x16, x16, #0x18
  40180c:	br	x17

0000000000401810 <strlen@plt>:
  401810:	adrp	x16, 416000 <ferror@plt+0x14410>
  401814:	ldr	x17, [x16, #32]
  401818:	add	x16, x16, #0x20
  40181c:	br	x17

0000000000401820 <fputs@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x14410>
  401824:	ldr	x17, [x16, #40]
  401828:	add	x16, x16, #0x28
  40182c:	br	x17

0000000000401830 <scols_line_set_data@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x14410>
  401834:	ldr	x17, [x16, #48]
  401838:	add	x16, x16, #0x30
  40183c:	br	x17

0000000000401840 <exit@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x14410>
  401844:	ldr	x17, [x16, #56]
  401848:	add	x16, x16, #0x38
  40184c:	br	x17

0000000000401850 <dup@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x14410>
  401854:	ldr	x17, [x16, #64]
  401858:	add	x16, x16, #0x40
  40185c:	br	x17

0000000000401860 <scols_line_refer_data@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x14410>
  401864:	ldr	x17, [x16, #72]
  401868:	add	x16, x16, #0x48
  40186c:	br	x17

0000000000401870 <scols_table_set_name@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x14410>
  401874:	ldr	x17, [x16, #80]
  401878:	add	x16, x16, #0x50
  40187c:	br	x17

0000000000401880 <strtod@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x14410>
  401884:	ldr	x17, [x16, #88]
  401888:	add	x16, x16, #0x58
  40188c:	br	x17

0000000000401890 <scols_table_enable_noheadings@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x14410>
  401894:	ldr	x17, [x16, #96]
  401898:	add	x16, x16, #0x60
  40189c:	br	x17

00000000004018a0 <scols_table_new_column@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4018a4:	ldr	x17, [x16, #104]
  4018a8:	add	x16, x16, #0x68
  4018ac:	br	x17

00000000004018b0 <__cxa_atexit@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4018b4:	ldr	x17, [x16, #112]
  4018b8:	add	x16, x16, #0x70
  4018bc:	br	x17

00000000004018c0 <fputc@plt>:
  4018c0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4018c4:	ldr	x17, [x16, #120]
  4018c8:	add	x16, x16, #0x78
  4018cc:	br	x17

00000000004018d0 <scols_table_enable_raw@plt>:
  4018d0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4018d4:	ldr	x17, [x16, #128]
  4018d8:	add	x16, x16, #0x80
  4018dc:	br	x17

00000000004018e0 <snprintf@plt>:
  4018e0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4018e4:	ldr	x17, [x16, #136]
  4018e8:	add	x16, x16, #0x88
  4018ec:	br	x17

00000000004018f0 <localeconv@plt>:
  4018f0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4018f4:	ldr	x17, [x16, #144]
  4018f8:	add	x16, x16, #0x90
  4018fc:	br	x17

0000000000401900 <fileno@plt>:
  401900:	adrp	x16, 416000 <ferror@plt+0x14410>
  401904:	ldr	x17, [x16, #152]
  401908:	add	x16, x16, #0x98
  40190c:	br	x17

0000000000401910 <malloc@plt>:
  401910:	adrp	x16, 416000 <ferror@plt+0x14410>
  401914:	ldr	x17, [x16, #160]
  401918:	add	x16, x16, #0xa0
  40191c:	br	x17

0000000000401920 <open@plt>:
  401920:	adrp	x16, 416000 <ferror@plt+0x14410>
  401924:	ldr	x17, [x16, #168]
  401928:	add	x16, x16, #0xa8
  40192c:	br	x17

0000000000401930 <__strtol_internal@plt>:
  401930:	adrp	x16, 416000 <ferror@plt+0x14410>
  401934:	ldr	x17, [x16, #176]
  401938:	add	x16, x16, #0xb0
  40193c:	br	x17

0000000000401940 <strncmp@plt>:
  401940:	adrp	x16, 416000 <ferror@plt+0x14410>
  401944:	ldr	x17, [x16, #184]
  401948:	add	x16, x16, #0xb8
  40194c:	br	x17

0000000000401950 <bindtextdomain@plt>:
  401950:	adrp	x16, 416000 <ferror@plt+0x14410>
  401954:	ldr	x17, [x16, #192]
  401958:	add	x16, x16, #0xc0
  40195c:	br	x17

0000000000401960 <__libc_start_main@plt>:
  401960:	adrp	x16, 416000 <ferror@plt+0x14410>
  401964:	ldr	x17, [x16, #200]
  401968:	add	x16, x16, #0xc8
  40196c:	br	x17

0000000000401970 <fgetc@plt>:
  401970:	adrp	x16, 416000 <ferror@plt+0x14410>
  401974:	ldr	x17, [x16, #208]
  401978:	add	x16, x16, #0xd0
  40197c:	br	x17

0000000000401980 <scols_new_table@plt>:
  401980:	adrp	x16, 416000 <ferror@plt+0x14410>
  401984:	ldr	x17, [x16, #216]
  401988:	add	x16, x16, #0xd8
  40198c:	br	x17

0000000000401990 <mincore@plt>:
  401990:	adrp	x16, 416000 <ferror@plt+0x14410>
  401994:	ldr	x17, [x16, #224]
  401998:	add	x16, x16, #0xe0
  40199c:	br	x17

00000000004019a0 <__strtoul_internal@plt>:
  4019a0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4019a4:	ldr	x17, [x16, #232]
  4019a8:	add	x16, x16, #0xe8
  4019ac:	br	x17

00000000004019b0 <getpagesize@plt>:
  4019b0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4019b4:	ldr	x17, [x16, #240]
  4019b8:	add	x16, x16, #0xf0
  4019bc:	br	x17

00000000004019c0 <strdup@plt>:
  4019c0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4019c4:	ldr	x17, [x16, #248]
  4019c8:	add	x16, x16, #0xf8
  4019cc:	br	x17

00000000004019d0 <scols_table_new_line@plt>:
  4019d0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4019d4:	ldr	x17, [x16, #256]
  4019d8:	add	x16, x16, #0x100
  4019dc:	br	x17

00000000004019e0 <scols_unref_table@plt>:
  4019e0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4019e4:	ldr	x17, [x16, #264]
  4019e8:	add	x16, x16, #0x108
  4019ec:	br	x17

00000000004019f0 <close@plt>:
  4019f0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4019f4:	ldr	x17, [x16, #272]
  4019f8:	add	x16, x16, #0x110
  4019fc:	br	x17

0000000000401a00 <__gmon_start__@plt>:
  401a00:	adrp	x16, 416000 <ferror@plt+0x14410>
  401a04:	ldr	x17, [x16, #280]
  401a08:	add	x16, x16, #0x118
  401a0c:	br	x17

0000000000401a10 <abort@plt>:
  401a10:	adrp	x16, 416000 <ferror@plt+0x14410>
  401a14:	ldr	x17, [x16, #288]
  401a18:	add	x16, x16, #0x120
  401a1c:	br	x17

0000000000401a20 <textdomain@plt>:
  401a20:	adrp	x16, 416000 <ferror@plt+0x14410>
  401a24:	ldr	x17, [x16, #296]
  401a28:	add	x16, x16, #0x128
  401a2c:	br	x17

0000000000401a30 <getopt_long@plt>:
  401a30:	adrp	x16, 416000 <ferror@plt+0x14410>
  401a34:	ldr	x17, [x16, #304]
  401a38:	add	x16, x16, #0x130
  401a3c:	br	x17

0000000000401a40 <strcmp@plt>:
  401a40:	adrp	x16, 416000 <ferror@plt+0x14410>
  401a44:	ldr	x17, [x16, #312]
  401a48:	add	x16, x16, #0x138
  401a4c:	br	x17

0000000000401a50 <warn@plt>:
  401a50:	adrp	x16, 416000 <ferror@plt+0x14410>
  401a54:	ldr	x17, [x16, #320]
  401a58:	add	x16, x16, #0x140
  401a5c:	br	x17

0000000000401a60 <__ctype_b_loc@plt>:
  401a60:	adrp	x16, 416000 <ferror@plt+0x14410>
  401a64:	ldr	x17, [x16, #328]
  401a68:	add	x16, x16, #0x148
  401a6c:	br	x17

0000000000401a70 <mmap@plt>:
  401a70:	adrp	x16, 416000 <ferror@plt+0x14410>
  401a74:	ldr	x17, [x16, #336]
  401a78:	add	x16, x16, #0x150
  401a7c:	br	x17

0000000000401a80 <strtol@plt>:
  401a80:	adrp	x16, 416000 <ferror@plt+0x14410>
  401a84:	ldr	x17, [x16, #344]
  401a88:	add	x16, x16, #0x158
  401a8c:	br	x17

0000000000401a90 <free@plt>:
  401a90:	adrp	x16, 416000 <ferror@plt+0x14410>
  401a94:	ldr	x17, [x16, #352]
  401a98:	add	x16, x16, #0x160
  401a9c:	br	x17

0000000000401aa0 <scols_table_enable_json@plt>:
  401aa0:	adrp	x16, 416000 <ferror@plt+0x14410>
  401aa4:	ldr	x17, [x16, #360]
  401aa8:	add	x16, x16, #0x168
  401aac:	br	x17

0000000000401ab0 <strncasecmp@plt>:
  401ab0:	adrp	x16, 416000 <ferror@plt+0x14410>
  401ab4:	ldr	x17, [x16, #368]
  401ab8:	add	x16, x16, #0x170
  401abc:	br	x17

0000000000401ac0 <vasprintf@plt>:
  401ac0:	adrp	x16, 416000 <ferror@plt+0x14410>
  401ac4:	ldr	x17, [x16, #376]
  401ac8:	add	x16, x16, #0x178
  401acc:	br	x17

0000000000401ad0 <strndup@plt>:
  401ad0:	adrp	x16, 416000 <ferror@plt+0x14410>
  401ad4:	ldr	x17, [x16, #384]
  401ad8:	add	x16, x16, #0x180
  401adc:	br	x17

0000000000401ae0 <strspn@plt>:
  401ae0:	adrp	x16, 416000 <ferror@plt+0x14410>
  401ae4:	ldr	x17, [x16, #392]
  401ae8:	add	x16, x16, #0x188
  401aec:	br	x17

0000000000401af0 <strchr@plt>:
  401af0:	adrp	x16, 416000 <ferror@plt+0x14410>
  401af4:	ldr	x17, [x16, #400]
  401af8:	add	x16, x16, #0x190
  401afc:	br	x17

0000000000401b00 <munmap@plt>:
  401b00:	adrp	x16, 416000 <ferror@plt+0x14410>
  401b04:	ldr	x17, [x16, #408]
  401b08:	add	x16, x16, #0x198
  401b0c:	br	x17

0000000000401b10 <fflush@plt>:
  401b10:	adrp	x16, 416000 <ferror@plt+0x14410>
  401b14:	ldr	x17, [x16, #416]
  401b18:	add	x16, x16, #0x1a0
  401b1c:	br	x17

0000000000401b20 <scols_print_table@plt>:
  401b20:	adrp	x16, 416000 <ferror@plt+0x14410>
  401b24:	ldr	x17, [x16, #424]
  401b28:	add	x16, x16, #0x1a8
  401b2c:	br	x17

0000000000401b30 <warnx@plt>:
  401b30:	adrp	x16, 416000 <ferror@plt+0x14410>
  401b34:	ldr	x17, [x16, #432]
  401b38:	add	x16, x16, #0x1b0
  401b3c:	br	x17

0000000000401b40 <__fxstat@plt>:
  401b40:	adrp	x16, 416000 <ferror@plt+0x14410>
  401b44:	ldr	x17, [x16, #440]
  401b48:	add	x16, x16, #0x1b8
  401b4c:	br	x17

0000000000401b50 <dcgettext@plt>:
  401b50:	adrp	x16, 416000 <ferror@plt+0x14410>
  401b54:	ldr	x17, [x16, #448]
  401b58:	add	x16, x16, #0x1c0
  401b5c:	br	x17

0000000000401b60 <errx@plt>:
  401b60:	adrp	x16, 416000 <ferror@plt+0x14410>
  401b64:	ldr	x17, [x16, #456]
  401b68:	add	x16, x16, #0x1c8
  401b6c:	br	x17

0000000000401b70 <strcspn@plt>:
  401b70:	adrp	x16, 416000 <ferror@plt+0x14410>
  401b74:	ldr	x17, [x16, #464]
  401b78:	add	x16, x16, #0x1d0
  401b7c:	br	x17

0000000000401b80 <printf@plt>:
  401b80:	adrp	x16, 416000 <ferror@plt+0x14410>
  401b84:	ldr	x17, [x16, #472]
  401b88:	add	x16, x16, #0x1d8
  401b8c:	br	x17

0000000000401b90 <__assert_fail@plt>:
  401b90:	adrp	x16, 416000 <ferror@plt+0x14410>
  401b94:	ldr	x17, [x16, #480]
  401b98:	add	x16, x16, #0x1e0
  401b9c:	br	x17

0000000000401ba0 <__errno_location@plt>:
  401ba0:	adrp	x16, 416000 <ferror@plt+0x14410>
  401ba4:	ldr	x17, [x16, #488]
  401ba8:	add	x16, x16, #0x1e8
  401bac:	br	x17

0000000000401bb0 <fprintf@plt>:
  401bb0:	adrp	x16, 416000 <ferror@plt+0x14410>
  401bb4:	ldr	x17, [x16, #496]
  401bb8:	add	x16, x16, #0x1f0
  401bbc:	br	x17

0000000000401bc0 <scols_init_debug@plt>:
  401bc0:	adrp	x16, 416000 <ferror@plt+0x14410>
  401bc4:	ldr	x17, [x16, #504]
  401bc8:	add	x16, x16, #0x1f8
  401bcc:	br	x17

0000000000401bd0 <err@plt>:
  401bd0:	adrp	x16, 416000 <ferror@plt+0x14410>
  401bd4:	ldr	x17, [x16, #512]
  401bd8:	add	x16, x16, #0x200
  401bdc:	br	x17

0000000000401be0 <setlocale@plt>:
  401be0:	adrp	x16, 416000 <ferror@plt+0x14410>
  401be4:	ldr	x17, [x16, #520]
  401be8:	add	x16, x16, #0x208
  401bec:	br	x17

0000000000401bf0 <ferror@plt>:
  401bf0:	adrp	x16, 416000 <ferror@plt+0x14410>
  401bf4:	ldr	x17, [x16, #528]
  401bf8:	add	x16, x16, #0x210
  401bfc:	br	x17

Disassembly of section .text:

0000000000401c00 <.text>:
  401c00:	stp	x29, x30, [sp, #-320]!
  401c04:	mov	x29, sp
  401c08:	stp	x19, x20, [sp, #16]
  401c0c:	mov	w19, w0
  401c10:	mov	x20, x1
  401c14:	mov	w0, #0x6                   	// #6
  401c18:	adrp	x1, 404000 <ferror@plt+0x2410>
  401c1c:	add	x1, x1, #0x5b8
  401c20:	stp	x21, x22, [sp, #32]
  401c24:	adrp	x21, 404000 <ferror@plt+0x2410>
  401c28:	stp	x23, x24, [sp, #48]
  401c2c:	add	x21, x21, #0x578
  401c30:	mov	w22, #0x0                   	// #0
  401c34:	stp	x25, x26, [sp, #64]
  401c38:	mov	w23, #0x0                   	// #0
  401c3c:	adrp	x25, 404000 <ferror@plt+0x2410>
  401c40:	stp	x27, x28, [sp, #80]
  401c44:	add	x25, x25, #0x7e0
  401c48:	mov	w26, #0x0                   	// #0
  401c4c:	stp	xzr, xzr, [sp, #176]
  401c50:	bl	401be0 <setlocale@plt>
  401c54:	adrp	x1, 404000 <ferror@plt+0x2410>
  401c58:	add	x1, x1, #0x560
  401c5c:	mov	x0, x21
  401c60:	bl	401950 <bindtextdomain@plt>
  401c64:	mov	w27, #0x0                   	// #0
  401c68:	mov	x0, x21
  401c6c:	adrp	x21, 404000 <ferror@plt+0x2410>
  401c70:	bl	401a20 <textdomain@plt>
  401c74:	add	x21, x21, #0x9d0
  401c78:	adrp	x0, 402000 <ferror@plt+0x410>
  401c7c:	add	x28, x21, #0x90
  401c80:	add	x0, x0, #0x868
  401c84:	mov	x24, #0x0                   	// #0
  401c88:	bl	404478 <ferror@plt+0x2888>
  401c8c:	b	401ca4 <ferror@plt+0xb4>
  401c90:	cmp	w0, #0x56
  401c94:	b.eq	401e6c <ferror@plt+0x27c>  // b.none
  401c98:	cmp	w0, #0x62
  401c9c:	b.ne	401e4c <ferror@plt+0x25c>  // b.any
  401ca0:	mov	w27, #0x1                   	// #1
  401ca4:	mov	x3, x28
  401ca8:	mov	x2, x25
  401cac:	mov	x1, x20
  401cb0:	mov	w0, w19
  401cb4:	mov	x4, #0x0                   	// #0
  401cb8:	bl	401a30 <getopt_long@plt>
  401cbc:	cmn	w0, #0x1
  401cc0:	b.eq	401d08 <ferror@plt+0x118>  // b.none
  401cc4:	nop
  401cc8:	cmp	w0, #0x68
  401ccc:	b.eq	4022e8 <ferror@plt+0x6f8>  // b.none
  401cd0:	b.le	401c90 <ferror@plt+0xa0>
  401cd4:	cmp	w0, #0x6f
  401cd8:	b.eq	401e9c <ferror@plt+0x2ac>  // b.none
  401cdc:	cmp	w0, #0x72
  401ce0:	b.ne	401e5c <ferror@plt+0x26c>  // b.any
  401ce4:	mov	x3, x28
  401ce8:	mov	x2, x25
  401cec:	mov	x1, x20
  401cf0:	mov	w0, w19
  401cf4:	mov	x4, #0x0                   	// #0
  401cf8:	mov	w23, #0x1                   	// #1
  401cfc:	bl	401a30 <getopt_long@plt>
  401d00:	cmn	w0, #0x1
  401d04:	b.ne	401cc8 <ferror@plt+0xd8>  // b.any
  401d08:	adrp	x0, 416000 <ferror@plt+0x14410>
  401d0c:	ldr	w0, [x0, #608]
  401d10:	cmp	w0, w19
  401d14:	b.eq	402538 <ferror@plt+0x948>  // b.none
  401d18:	adrp	x25, 416000 <ferror@plt+0x14410>
  401d1c:	ldr	x0, [x25, #640]
  401d20:	cbnz	x0, 401d48 <ferror@plt+0x158>
  401d24:	adrp	x0, 416000 <ferror@plt+0x14410>
  401d28:	add	x1, x0, #0x228
  401d2c:	mov	x2, #0x1                   	// #1
  401d30:	mov	x3, #0x3                   	// #3
  401d34:	movk	x2, #0x2, lsl #32
  401d38:	str	x3, [x0, #552]
  401d3c:	mov	x0, #0x4                   	// #4
  401d40:	str	x0, [x25, #640]
  401d44:	str	x2, [x1, #8]
  401d48:	cbz	x24, 401d70 <ferror@plt+0x180>
  401d4c:	adrp	x4, 402000 <ferror@plt+0x410>
  401d50:	adrp	x1, 416000 <ferror@plt+0x14410>
  401d54:	mov	x0, x24
  401d58:	add	x4, x4, #0x678
  401d5c:	add	x1, x1, #0x228
  401d60:	add	x3, x25, #0x280
  401d64:	mov	x2, #0x8                   	// #8
  401d68:	bl	403be8 <ferror@plt+0x1ff8>
  401d6c:	tbnz	w0, #31, 402290 <ferror@plt+0x6a0>
  401d70:	mov	w0, #0x0                   	// #0
  401d74:	bl	401bc0 <scols_init_debug@plt>
  401d78:	bl	401980 <scols_new_table@plt>
  401d7c:	mov	x24, x0
  401d80:	cbz	x0, 40251c <ferror@plt+0x92c>
  401d84:	mov	w1, w26
  401d88:	bl	401890 <scols_table_enable_noheadings@plt>
  401d8c:	mov	w1, w23
  401d90:	mov	x0, x24
  401d94:	bl	4018d0 <scols_table_enable_raw@plt>
  401d98:	mov	w1, w22
  401d9c:	mov	x0, x24
  401da0:	bl	401aa0 <scols_table_enable_json@plt>
  401da4:	ldrb	w0, [sp, #184]
  401da8:	bfxil	w0, w27, #0, #1
  401dac:	bfi	w0, w26, #1, #1
  401db0:	bfi	w0, w23, #2, #1
  401db4:	bfi	w0, w22, #3, #1
  401db8:	strb	w0, [sp, #184]
  401dbc:	and	w26, w0, #0xff
  401dc0:	and	w22, w0, #0x8
  401dc4:	tbnz	w0, #3, 40227c <ferror@plt+0x68c>
  401dc8:	ldr	x0, [x25, #640]
  401dcc:	and	w23, w26, #0x1
  401dd0:	mov	x27, #0x0                   	// #0
  401dd4:	cbnz	x0, 401dec <ferror@plt+0x1fc>
  401dd8:	b	401ec0 <ferror@plt+0x2d0>
  401ddc:	ldr	x0, [x25, #640]
  401de0:	add	x27, x27, #0x1
  401de4:	cmp	x0, x27
  401de8:	b.ls	401ec0 <ferror@plt+0x2d0>  // b.plast
  401dec:	mov	w0, w27
  401df0:	bl	4027c0 <ferror@plt+0xbd0>
  401df4:	mov	w1, w0
  401df8:	mov	x0, x24
  401dfc:	sbfiz	x1, x1, #5, #32
  401e00:	add	x3, x21, x1
  401e04:	ldr	x1, [x21, x1]
  401e08:	ldr	w2, [x3, #16]
  401e0c:	ldr	d0, [x3, #8]
  401e10:	bl	4018a0 <scols_table_new_column@plt>
  401e14:	mov	x28, x0
  401e18:	cbz	x0, 4024c4 <ferror@plt+0x8d4>
  401e1c:	cbz	w22, 401ddc <ferror@plt+0x1ec>
  401e20:	mov	w0, w27
  401e24:	bl	4027c0 <ferror@plt+0xbd0>
  401e28:	cmp	w0, #0x2
  401e2c:	b.eq	401ea8 <ferror@plt+0x2b8>  // b.none
  401e30:	and	w0, w0, #0xfffffffd
  401e34:	cmp	w0, #0x1
  401e38:	b.eq	401eb8 <ferror@plt+0x2c8>  // b.none
  401e3c:	mov	x0, x28
  401e40:	mov	w1, #0x1                   	// #1
  401e44:	bl	4017e0 <scols_column_set_json_type@plt>
  401e48:	b	401ddc <ferror@plt+0x1ec>
  401e4c:	cmp	w0, #0x4a
  401e50:	b.ne	4022b0 <ferror@plt+0x6c0>  // b.any
  401e54:	mov	w22, #0x1                   	// #1
  401e58:	b	401ca4 <ferror@plt+0xb4>
  401e5c:	cmp	w0, #0x6e
  401e60:	b.ne	4022b0 <ferror@plt+0x6c0>  // b.any
  401e64:	mov	w26, #0x1                   	// #1
  401e68:	b	401ca4 <ferror@plt+0xb4>
  401e6c:	mov	w2, #0x5                   	// #5
  401e70:	adrp	x1, 404000 <ferror@plt+0x2410>
  401e74:	mov	x0, #0x0                   	// #0
  401e78:	add	x1, x1, #0x588
  401e7c:	bl	401b50 <dcgettext@plt>
  401e80:	adrp	x1, 416000 <ferror@plt+0x14410>
  401e84:	adrp	x2, 404000 <ferror@plt+0x2410>
  401e88:	add	x2, x2, #0x598
  401e8c:	ldr	x1, [x1, #624]
  401e90:	bl	401b80 <printf@plt>
  401e94:	mov	w0, #0x0                   	// #0
  401e98:	bl	401840 <exit@plt>
  401e9c:	adrp	x0, 416000 <ferror@plt+0x14410>
  401ea0:	ldr	x24, [x0, #600]
  401ea4:	b	401ca4 <ferror@plt+0xb4>
  401ea8:	mov	x0, x28
  401eac:	mov	w1, #0x0                   	// #0
  401eb0:	bl	4017e0 <scols_column_set_json_type@plt>
  401eb4:	b	401ddc <ferror@plt+0x1ec>
  401eb8:	cbz	w23, 401ddc <ferror@plt+0x1ec>
  401ebc:	b	401e3c <ferror@plt+0x24c>
  401ec0:	adrp	x0, 416000 <ferror@plt+0x14410>
  401ec4:	ldr	w21, [x0, #608]
  401ec8:	cmp	w19, w21
  401ecc:	b.le	40229c <ferror@plt+0x6ac>
  401ed0:	bl	4019b0 <getpagesize@plt>
  401ed4:	and	w1, w26, #0x1
  401ed8:	stp	wzr, w1, [sp, #144]
  401edc:	sxtw	x1, w0
  401ee0:	sbfiz	x0, x0, #15, #32
  401ee4:	stp	x1, x0, [sp, #120]
  401ee8:	mov	w1, #0x0                   	// #0
  401eec:	ldr	x26, [x20, w21, sxtw #3]
  401ef0:	mov	x0, x26
  401ef4:	bl	401920 <open@plt>
  401ef8:	mov	w21, w0
  401efc:	tbnz	w0, #31, 402084 <ferror@plt+0x494>
  401f00:	mov	w1, w0
  401f04:	add	x2, sp, #0xc0
  401f08:	mov	w0, #0x0                   	// #0
  401f0c:	bl	401b40 <__fxstat@plt>
  401f10:	tbnz	w0, #31, 402244 <ferror@plt+0x654>
  401f14:	ldr	w0, [sp, #208]
  401f18:	and	w0, w0, #0xf000
  401f1c:	cmp	w0, #0x4, lsl #12
  401f20:	b.eq	4020ec <ferror@plt+0x4fc>  // b.none
  401f24:	ldr	x23, [sp, #240]
  401f28:	cmp	x23, #0x0
  401f2c:	cbnz	x23, 402120 <ferror@plt+0x530>
  401f30:	mov	w0, w21
  401f34:	bl	4019f0 <close@plt>
  401f38:	ldr	x2, [sp, #240]
  401f3c:	mov	x0, x24
  401f40:	mov	x1, #0x0                   	// #0
  401f44:	mov	x28, x2
  401f48:	bl	4019d0 <scols_table_new_line@plt>
  401f4c:	mov	x21, x0
  401f50:	cbz	x0, 402500 <ferror@plt+0x910>
  401f54:	ldr	x0, [x25, #640]
  401f58:	add	x27, x25, #0x280
  401f5c:	cbz	x0, 401fe0 <ferror@plt+0x3f0>
  401f60:	ldr	x0, [sp, #120]
  401f64:	mov	x22, #0x0                   	// #0
  401f68:	mul	x0, x23, x0
  401f6c:	str	x0, [sp, #104]
  401f70:	adrp	x0, 404000 <ferror@plt+0x2410>
  401f74:	add	x0, x0, #0x8e8
  401f78:	str	x0, [sp, #112]
  401f7c:	mov	w0, w22
  401f80:	bl	4027c0 <ferror@plt+0xbd0>
  401f84:	cmp	w0, #0x2
  401f88:	b.eq	402070 <ferror@plt+0x480>  // b.none
  401f8c:	b.gt	402028 <ferror@plt+0x438>
  401f90:	cbz	w0, 402048 <ferror@plt+0x458>
  401f94:	cmp	w0, #0x1
  401f98:	b.ne	401fe0 <ferror@plt+0x3f0>  // b.any
  401f9c:	ldr	w0, [sp, #148]
  401fa0:	cbz	w0, 40210c <ferror@plt+0x51c>
  401fa4:	adrp	x1, 404000 <ferror@plt+0x2410>
  401fa8:	mov	x2, x28
  401fac:	add	x1, x1, #0x8e0
  401fb0:	add	x0, sp, #0xa0
  401fb4:	bl	402738 <ferror@plt+0xb48>
  401fb8:	ldr	x2, [sp, #160]
  401fbc:	mov	x1, x22
  401fc0:	mov	x0, x21
  401fc4:	bl	401860 <scols_line_refer_data@plt>
  401fc8:	cbnz	w0, 4024e0 <ferror@plt+0x8f0>
  401fcc:	ldr	x0, [x27]
  401fd0:	add	x22, x22, #0x1
  401fd4:	cmp	x22, x0
  401fd8:	b.cc	401f7c <ferror@plt+0x38c>  // b.lo, b.ul, b.last
  401fdc:	nop
  401fe0:	adrp	x0, 416000 <ferror@plt+0x14410>
  401fe4:	ldr	w21, [x0, #608]
  401fe8:	add	w21, w21, #0x1
  401fec:	str	w21, [x0, #608]
  401ff0:	cmp	w21, w19
  401ff4:	b.lt	401ee8 <ferror@plt+0x2f8>  // b.tstop
  401ff8:	mov	x0, x24
  401ffc:	bl	401b20 <scols_print_table@plt>
  402000:	mov	x0, x24
  402004:	bl	4019e0 <scols_unref_table@plt>
  402008:	ldr	w0, [sp, #144]
  40200c:	ldp	x19, x20, [sp, #16]
  402010:	ldp	x21, x22, [sp, #32]
  402014:	ldp	x23, x24, [sp, #48]
  402018:	ldp	x25, x26, [sp, #64]
  40201c:	ldp	x27, x28, [sp, #80]
  402020:	ldp	x29, x30, [sp], #320
  402024:	ret
  402028:	cmp	w0, #0x3
  40202c:	b.ne	401fe0 <ferror@plt+0x3f0>  // b.any
  402030:	ldr	w0, [sp, #148]
  402034:	cbz	w0, 4020f8 <ferror@plt+0x508>
  402038:	ldp	x2, x1, [sp, #104]
  40203c:	add	x0, sp, #0xa0
  402040:	bl	402738 <ferror@plt+0xb48>
  402044:	b	401fb8 <ferror@plt+0x3c8>
  402048:	mov	x2, x23
  40204c:	add	x0, sp, #0xa0
  402050:	adrp	x1, 404000 <ferror@plt+0x2410>
  402054:	add	x1, x1, #0x8e0
  402058:	bl	402738 <ferror@plt+0xb48>
  40205c:	ldr	x2, [sp, #160]
  402060:	mov	x1, x22
  402064:	mov	x0, x21
  402068:	bl	401860 <scols_line_refer_data@plt>
  40206c:	b	401fc8 <ferror@plt+0x3d8>
  402070:	mov	x2, x26
  402074:	mov	x1, x22
  402078:	mov	x0, x21
  40207c:	bl	401830 <scols_line_set_data@plt>
  402080:	b	401fc8 <ferror@plt+0x3d8>
  402084:	mov	w2, #0x5                   	// #5
  402088:	adrp	x1, 404000 <ferror@plt+0x2410>
  40208c:	mov	x0, #0x0                   	// #0
  402090:	add	x1, x1, #0x858
  402094:	bl	401b50 <dcgettext@plt>
  402098:	mov	x23, #0x0                   	// #0
  40209c:	mov	x1, x26
  4020a0:	bl	401a50 <warn@plt>
  4020a4:	bl	401ba0 <__errno_location@plt>
  4020a8:	ldr	w22, [x0]
  4020ac:	neg	w22, w22
  4020b0:	cbz	w22, 401f38 <ferror@plt+0x348>
  4020b4:	ldr	w0, [sp, #144]
  4020b8:	cmp	w22, #0x1
  4020bc:	csinc	w0, w0, wzr, eq  // eq = none
  4020c0:	str	w0, [sp, #144]
  4020c4:	b	401fe0 <ferror@plt+0x3f0>
  4020c8:	mov	w2, #0x5                   	// #5
  4020cc:	adrp	x1, 404000 <ferror@plt+0x2410>
  4020d0:	mov	x0, #0x0                   	// #0
  4020d4:	add	x1, x1, #0x888
  4020d8:	bl	401b50 <dcgettext@plt>
  4020dc:	mov	w2, #0x1                   	// #1
  4020e0:	mov	x1, x26
  4020e4:	str	w2, [sp, #144]
  4020e8:	bl	401a50 <warn@plt>
  4020ec:	mov	w0, w21
  4020f0:	bl	4019f0 <close@plt>
  4020f4:	b	401fe0 <ferror@plt+0x3f0>
  4020f8:	ldr	x1, [sp, #104]
  4020fc:	mov	w0, #0x0                   	// #0
  402100:	bl	403910 <ferror@plt+0x1d20>
  402104:	str	x0, [sp, #160]
  402108:	b	401fb8 <ferror@plt+0x3c8>
  40210c:	mov	x1, x28
  402110:	mov	w0, #0x0                   	// #0
  402114:	bl	403910 <ferror@plt+0x1d20>
  402118:	str	x0, [sp, #160]
  40211c:	b	401fb8 <ferror@plt+0x3c8>
  402120:	b.le	4022a4 <ferror@plt+0x6b4>
  402124:	adrp	x1, 416000 <ferror@plt+0x14410>
  402128:	adrp	x0, 404000 <ferror@plt+0x2410>
  40212c:	add	x1, x1, #0x288
  402130:	add	x0, x0, #0x8a0
  402134:	mov	x27, #0x0                   	// #0
  402138:	mov	x22, #0x0                   	// #0
  40213c:	str	x1, [sp, #136]
  402140:	str	x0, [sp, #152]
  402144:	nop
  402148:	ldr	x0, [sp, #128]
  40214c:	sub	x6, x23, x22
  402150:	mov	x5, x22
  402154:	mov	w4, w21
  402158:	cmp	x0, x6
  40215c:	mov	w3, #0x2                   	// #2
  402160:	csel	x28, x0, x6, le
  402164:	mov	w2, #0x0                   	// #0
  402168:	mov	x1, x28
  40216c:	mov	x0, #0x0                   	// #0
  402170:	bl	401a70 <mmap@plt>
  402174:	cmn	x0, #0x1
  402178:	b.eq	4020c8 <ferror@plt+0x4d8>  // b.none
  40217c:	ldr	x4, [sp, #120]
  402180:	mov	x1, x28
  402184:	ldr	x2, [sp, #136]
  402188:	str	x0, [sp, #104]
  40218c:	udiv	x3, x28, x4
  402190:	msub	x5, x3, x4, x28
  402194:	cmp	x5, #0x0
  402198:	cinc	w3, w3, ne  // ne = any
  40219c:	str	w3, [sp, #112]
  4021a0:	bl	401990 <mincore@plt>
  4021a4:	ldr	x4, [sp, #104]
  4021a8:	tbnz	w0, #31, 402204 <ferror@plt+0x614>
  4021ac:	ldr	w3, [sp, #112]
  4021b0:	adrp	x2, 416000 <ferror@plt+0x14410>
  4021b4:	add	x2, x2, #0x287
  4021b8:	cmp	w3, #0x0
  4021bc:	sxtw	x1, w3
  4021c0:	b.le	4021e4 <ferror@plt+0x5f4>
  4021c4:	nop
  4021c8:	ldrb	w3, [x2, x1]
  4021cc:	tbz	w3, #0, 4021d8 <ferror@plt+0x5e8>
  4021d0:	add	x27, x27, #0x1
  4021d4:	strb	wzr, [x2, x1]
  4021d8:	sub	x1, x1, #0x1
  4021dc:	cmp	w1, #0x0
  4021e0:	b.gt	4021c8 <ferror@plt+0x5d8>
  4021e4:	mov	x0, x4
  4021e8:	add	x22, x22, x28
  4021ec:	mov	x1, x28
  4021f0:	bl	401b00 <munmap@plt>
  4021f4:	cmp	x23, x22
  4021f8:	b.gt	402148 <ferror@plt+0x558>
  4021fc:	mov	w22, #0x0                   	// #0
  402200:	b	402234 <ferror@plt+0x644>
  402204:	ldr	x1, [sp, #152]
  402208:	mov	w2, #0x5                   	// #5
  40220c:	mov	x0, #0x0                   	// #0
  402210:	str	x4, [sp, #104]
  402214:	bl	401b50 <dcgettext@plt>
  402218:	mov	x1, x26
  40221c:	bl	401a50 <warn@plt>
  402220:	bl	401ba0 <__errno_location@plt>
  402224:	ldr	w0, [x0]
  402228:	ldr	x4, [sp, #104]
  40222c:	cbz	w0, 4021e4 <ferror@plt+0x5f4>
  402230:	neg	w22, w0
  402234:	mov	x23, x27
  402238:	mov	w0, w21
  40223c:	bl	4019f0 <close@plt>
  402240:	b	4020b0 <ferror@plt+0x4c0>
  402244:	mov	w2, #0x5                   	// #5
  402248:	adrp	x1, 404000 <ferror@plt+0x2410>
  40224c:	mov	x0, #0x0                   	// #0
  402250:	add	x1, x1, #0x870
  402254:	bl	401b50 <dcgettext@plt>
  402258:	mov	x23, #0x0                   	// #0
  40225c:	mov	x1, x26
  402260:	bl	401a50 <warn@plt>
  402264:	mov	w0, w21
  402268:	bl	4019f0 <close@plt>
  40226c:	bl	401ba0 <__errno_location@plt>
  402270:	ldr	w22, [x0]
  402274:	neg	w22, w22
  402278:	b	4020b0 <ferror@plt+0x4c0>
  40227c:	mov	x0, x24
  402280:	adrp	x1, 404000 <ferror@plt+0x2410>
  402284:	add	x1, x1, #0x828
  402288:	bl	401870 <scols_table_set_name@plt>
  40228c:	b	401dc8 <ferror@plt+0x1d8>
  402290:	mov	w0, #0x1                   	// #1
  402294:	str	w0, [sp, #144]
  402298:	b	402008 <ferror@plt+0x418>
  40229c:	str	wzr, [sp, #144]
  4022a0:	b	401ff8 <ferror@plt+0x408>
  4022a4:	mov	x27, #0x0                   	// #0
  4022a8:	mov	w22, #0x0                   	// #0
  4022ac:	b	402234 <ferror@plt+0x644>
  4022b0:	adrp	x0, 416000 <ferror@plt+0x14410>
  4022b4:	adrp	x1, 404000 <ferror@plt+0x2410>
  4022b8:	add	x1, x1, #0x7b8
  4022bc:	mov	w2, #0x5                   	// #5
  4022c0:	ldr	x19, [x0, #592]
  4022c4:	mov	x0, #0x0                   	// #0
  4022c8:	bl	401b50 <dcgettext@plt>
  4022cc:	mov	x1, x0
  4022d0:	adrp	x2, 416000 <ferror@plt+0x14410>
  4022d4:	mov	x0, x19
  4022d8:	ldr	x2, [x2, #624]
  4022dc:	bl	401bb0 <fprintf@plt>
  4022e0:	mov	w0, #0x1                   	// #1
  4022e4:	bl	401840 <exit@plt>
  4022e8:	adrp	x3, 416000 <ferror@plt+0x14410>
  4022ec:	mov	w2, #0x5                   	// #5
  4022f0:	adrp	x1, 404000 <ferror@plt+0x2410>
  4022f4:	mov	x0, #0x0                   	// #0
  4022f8:	ldr	x19, [x3, #616]
  4022fc:	add	x1, x1, #0x5b0
  402300:	bl	401b50 <dcgettext@plt>
  402304:	mov	x22, #0x0                   	// #0
  402308:	mov	x1, x19
  40230c:	bl	401820 <fputs@plt>
  402310:	mov	w2, #0x5                   	// #5
  402314:	adrp	x1, 404000 <ferror@plt+0x2410>
  402318:	mov	x0, #0x0                   	// #0
  40231c:	add	x1, x1, #0x5c0
  402320:	bl	401b50 <dcgettext@plt>
  402324:	mov	x1, x0
  402328:	adrp	x2, 416000 <ferror@plt+0x14410>
  40232c:	mov	x0, x19
  402330:	ldr	x2, [x2, #624]
  402334:	bl	401bb0 <fprintf@plt>
  402338:	mov	w2, #0x5                   	// #5
  40233c:	adrp	x1, 404000 <ferror@plt+0x2410>
  402340:	mov	x0, #0x0                   	// #0
  402344:	add	x1, x1, #0x5d8
  402348:	bl	401b50 <dcgettext@plt>
  40234c:	mov	x1, x19
  402350:	bl	401820 <fputs@plt>
  402354:	mov	w2, #0x5                   	// #5
  402358:	adrp	x1, 404000 <ferror@plt+0x2410>
  40235c:	mov	x0, #0x0                   	// #0
  402360:	add	x1, x1, #0x5e8
  402364:	bl	401b50 <dcgettext@plt>
  402368:	mov	x1, x19
  40236c:	bl	401820 <fputs@plt>
  402370:	mov	w2, #0x5                   	// #5
  402374:	adrp	x1, 404000 <ferror@plt+0x2410>
  402378:	mov	x0, #0x0                   	// #0
  40237c:	add	x1, x1, #0x618
  402380:	bl	401b50 <dcgettext@plt>
  402384:	mov	x1, x19
  402388:	bl	401820 <fputs@plt>
  40238c:	mov	w2, #0x5                   	// #5
  402390:	adrp	x1, 404000 <ferror@plt+0x2410>
  402394:	mov	x0, #0x0                   	// #0
  402398:	add	x1, x1, #0x670
  40239c:	bl	401b50 <dcgettext@plt>
  4023a0:	mov	x1, x19
  4023a4:	bl	401820 <fputs@plt>
  4023a8:	mov	w2, #0x5                   	// #5
  4023ac:	adrp	x1, 404000 <ferror@plt+0x2410>
  4023b0:	mov	x0, #0x0                   	// #0
  4023b4:	add	x1, x1, #0x6a0
  4023b8:	bl	401b50 <dcgettext@plt>
  4023bc:	mov	x1, x19
  4023c0:	bl	401820 <fputs@plt>
  4023c4:	mov	w2, #0x5                   	// #5
  4023c8:	adrp	x1, 404000 <ferror@plt+0x2410>
  4023cc:	mov	x0, #0x0                   	// #0
  4023d0:	add	x1, x1, #0x6c8
  4023d4:	bl	401b50 <dcgettext@plt>
  4023d8:	mov	x1, x19
  4023dc:	bl	401820 <fputs@plt>
  4023e0:	mov	x1, x19
  4023e4:	mov	w0, #0xa                   	// #10
  4023e8:	bl	4018c0 <fputc@plt>
  4023ec:	mov	w2, #0x5                   	// #5
  4023f0:	adrp	x1, 404000 <ferror@plt+0x2410>
  4023f4:	mov	x0, #0x0                   	// #0
  4023f8:	add	x1, x1, #0x6f8
  4023fc:	bl	401b50 <dcgettext@plt>
  402400:	mov	x20, x0
  402404:	mov	w2, #0x5                   	// #5
  402408:	adrp	x1, 404000 <ferror@plt+0x2410>
  40240c:	mov	x0, #0x0                   	// #0
  402410:	add	x1, x1, #0x710
  402414:	bl	401b50 <dcgettext@plt>
  402418:	mov	x4, x0
  40241c:	adrp	x3, 404000 <ferror@plt+0x2410>
  402420:	add	x3, x3, #0x720
  402424:	mov	x2, x20
  402428:	adrp	x1, 404000 <ferror@plt+0x2410>
  40242c:	adrp	x0, 404000 <ferror@plt+0x2410>
  402430:	add	x1, x1, #0x730
  402434:	add	x0, x0, #0x740
  402438:	adrp	x20, 404000 <ferror@plt+0x2410>
  40243c:	bl	401b80 <printf@plt>
  402440:	add	x20, x20, #0x778
  402444:	mov	w2, #0x5                   	// #5
  402448:	adrp	x1, 404000 <ferror@plt+0x2410>
  40244c:	mov	x0, #0x0                   	// #0
  402450:	add	x1, x1, #0x758
  402454:	bl	401b50 <dcgettext@plt>
  402458:	mov	x1, x0
  40245c:	mov	x0, x19
  402460:	bl	401bb0 <fprintf@plt>
  402464:	ldr	x1, [x21, #24]
  402468:	mov	w2, #0x5                   	// #5
  40246c:	ldr	x23, [x21]
  402470:	mov	x0, #0x0                   	// #0
  402474:	bl	401b50 <dcgettext@plt>
  402478:	add	x22, x22, #0x1
  40247c:	mov	x3, x0
  402480:	mov	x2, x23
  402484:	mov	x1, x20
  402488:	mov	x0, x19
  40248c:	bl	401bb0 <fprintf@plt>
  402490:	add	x21, x21, #0x20
  402494:	cmp	x22, #0x4
  402498:	b.ne	402464 <ferror@plt+0x874>  // b.any
  40249c:	mov	w2, #0x5                   	// #5
  4024a0:	adrp	x1, 404000 <ferror@plt+0x2410>
  4024a4:	mov	x0, #0x0                   	// #0
  4024a8:	add	x1, x1, #0x788
  4024ac:	bl	401b50 <dcgettext@plt>
  4024b0:	adrp	x1, 404000 <ferror@plt+0x2410>
  4024b4:	add	x1, x1, #0x7a8
  4024b8:	bl	401b80 <printf@plt>
  4024bc:	mov	w0, #0x0                   	// #0
  4024c0:	bl	401840 <exit@plt>
  4024c4:	mov	w2, #0x5                   	// #5
  4024c8:	adrp	x1, 404000 <ferror@plt+0x2410>
  4024cc:	add	x1, x1, #0x830
  4024d0:	bl	401b50 <dcgettext@plt>
  4024d4:	mov	x1, x0
  4024d8:	mov	w0, #0x1                   	// #1
  4024dc:	bl	401bd0 <err@plt>
  4024e0:	mov	w2, #0x5                   	// #5
  4024e4:	adrp	x1, 404000 <ferror@plt+0x2410>
  4024e8:	mov	x0, #0x0                   	// #0
  4024ec:	add	x1, x1, #0x8f0
  4024f0:	bl	401b50 <dcgettext@plt>
  4024f4:	mov	x1, x0
  4024f8:	mov	w0, #0x1                   	// #1
  4024fc:	bl	401bd0 <err@plt>
  402500:	mov	w2, #0x5                   	// #5
  402504:	adrp	x1, 404000 <ferror@plt+0x2410>
  402508:	add	x1, x1, #0x8c0
  40250c:	bl	401b50 <dcgettext@plt>
  402510:	mov	x1, x0
  402514:	mov	w0, #0x1                   	// #1
  402518:	bl	401bd0 <err@plt>
  40251c:	mov	w2, #0x5                   	// #5
  402520:	adrp	x1, 404000 <ferror@plt+0x2410>
  402524:	add	x1, x1, #0x808
  402528:	bl	401b50 <dcgettext@plt>
  40252c:	mov	x1, x0
  402530:	mov	w0, #0x1                   	// #1
  402534:	bl	401bd0 <err@plt>
  402538:	adrp	x1, 404000 <ferror@plt+0x2410>
  40253c:	add	x1, x1, #0x7f0
  402540:	mov	w2, #0x5                   	// #5
  402544:	mov	x0, #0x0                   	// #0
  402548:	bl	401b50 <dcgettext@plt>
  40254c:	bl	401b30 <warnx@plt>
  402550:	adrp	x0, 416000 <ferror@plt+0x14410>
  402554:	adrp	x1, 404000 <ferror@plt+0x2410>
  402558:	mov	w2, #0x5                   	// #5
  40255c:	add	x1, x1, #0x7b8
  402560:	ldr	x19, [x0, #592]
  402564:	b	4022c4 <ferror@plt+0x6d4>
  402568:	mov	x29, #0x0                   	// #0
  40256c:	mov	x30, #0x0                   	// #0
  402570:	mov	x5, x0
  402574:	ldr	x1, [sp]
  402578:	add	x2, sp, #0x8
  40257c:	mov	x6, sp
  402580:	movz	x0, #0x0, lsl #48
  402584:	movk	x0, #0x0, lsl #32
  402588:	movk	x0, #0x40, lsl #16
  40258c:	movk	x0, #0x1c00
  402590:	movz	x3, #0x0, lsl #48
  402594:	movk	x3, #0x0, lsl #32
  402598:	movk	x3, #0x40, lsl #16
  40259c:	movk	x3, #0x43f0
  4025a0:	movz	x4, #0x0, lsl #48
  4025a4:	movk	x4, #0x0, lsl #32
  4025a8:	movk	x4, #0x40, lsl #16
  4025ac:	movk	x4, #0x4470
  4025b0:	bl	401960 <__libc_start_main@plt>
  4025b4:	bl	401a10 <abort@plt>
  4025b8:	adrp	x0, 415000 <ferror@plt+0x13410>
  4025bc:	ldr	x0, [x0, #4064]
  4025c0:	cbz	x0, 4025c8 <ferror@plt+0x9d8>
  4025c4:	b	401a00 <__gmon_start__@plt>
  4025c8:	ret
  4025cc:	nop
  4025d0:	adrp	x0, 416000 <ferror@plt+0x14410>
  4025d4:	add	x0, x0, #0x250
  4025d8:	adrp	x1, 416000 <ferror@plt+0x14410>
  4025dc:	add	x1, x1, #0x250
  4025e0:	cmp	x1, x0
  4025e4:	b.eq	4025fc <ferror@plt+0xa0c>  // b.none
  4025e8:	adrp	x1, 404000 <ferror@plt+0x2410>
  4025ec:	ldr	x1, [x1, #1184]
  4025f0:	cbz	x1, 4025fc <ferror@plt+0xa0c>
  4025f4:	mov	x16, x1
  4025f8:	br	x16
  4025fc:	ret
  402600:	adrp	x0, 416000 <ferror@plt+0x14410>
  402604:	add	x0, x0, #0x250
  402608:	adrp	x1, 416000 <ferror@plt+0x14410>
  40260c:	add	x1, x1, #0x250
  402610:	sub	x1, x1, x0
  402614:	lsr	x2, x1, #63
  402618:	add	x1, x2, x1, asr #3
  40261c:	cmp	xzr, x1, asr #1
  402620:	asr	x1, x1, #1
  402624:	b.eq	40263c <ferror@plt+0xa4c>  // b.none
  402628:	adrp	x2, 404000 <ferror@plt+0x2410>
  40262c:	ldr	x2, [x2, #1192]
  402630:	cbz	x2, 40263c <ferror@plt+0xa4c>
  402634:	mov	x16, x2
  402638:	br	x16
  40263c:	ret
  402640:	stp	x29, x30, [sp, #-32]!
  402644:	mov	x29, sp
  402648:	str	x19, [sp, #16]
  40264c:	adrp	x19, 416000 <ferror@plt+0x14410>
  402650:	ldrb	w0, [x19, #632]
  402654:	cbnz	w0, 402664 <ferror@plt+0xa74>
  402658:	bl	4025d0 <ferror@plt+0x9e0>
  40265c:	mov	w0, #0x1                   	// #1
  402660:	strb	w0, [x19, #632]
  402664:	ldr	x19, [sp, #16]
  402668:	ldp	x29, x30, [sp], #32
  40266c:	ret
  402670:	b	402600 <ferror@plt+0xa10>
  402674:	nop
  402678:	stp	x29, x30, [sp, #-64]!
  40267c:	mov	x29, sp
  402680:	stp	x19, x20, [sp, #16]
  402684:	adrp	x20, 404000 <ferror@plt+0x2410>
  402688:	add	x20, x20, #0x4b0
  40268c:	stp	x21, x22, [sp, #32]
  402690:	mov	x21, x1
  402694:	mov	x22, x0
  402698:	mov	x2, x21
  40269c:	mov	x1, x20
  4026a0:	mov	x0, x22
  4026a4:	mov	x19, #0x0                   	// #0
  4026a8:	str	x23, [sp, #48]
  4026ac:	adrp	x23, 404000 <ferror@plt+0x2410>
  4026b0:	add	x23, x23, #0x9d0
  4026b4:	bl	401ab0 <strncasecmp@plt>
  4026b8:	cbnz	w0, 4026c4 <ferror@plt+0xad4>
  4026bc:	ldrsb	w0, [x20, x21]
  4026c0:	cbz	w0, 40272c <ferror@plt+0xb3c>
  4026c4:	add	x19, x19, #0x1
  4026c8:	cmp	x19, #0x4
  4026cc:	b.eq	4026f8 <ferror@plt+0xb08>  // b.none
  4026d0:	lsl	x0, x19, #5
  4026d4:	mov	x2, x21
  4026d8:	ldr	x20, [x0, x23]
  4026dc:	mov	x0, x22
  4026e0:	mov	x1, x20
  4026e4:	bl	401ab0 <strncasecmp@plt>
  4026e8:	cbz	w0, 4026bc <ferror@plt+0xacc>
  4026ec:	add	x19, x19, #0x1
  4026f0:	cmp	x19, #0x4
  4026f4:	b.ne	4026d0 <ferror@plt+0xae0>  // b.any
  4026f8:	mov	w2, #0x5                   	// #5
  4026fc:	adrp	x1, 404000 <ferror@plt+0x2410>
  402700:	mov	x0, #0x0                   	// #0
  402704:	add	x1, x1, #0x4b8
  402708:	bl	401b50 <dcgettext@plt>
  40270c:	mov	x1, x22
  402710:	bl	401b30 <warnx@plt>
  402714:	mov	w0, #0xffffffff            	// #-1
  402718:	ldp	x19, x20, [sp, #16]
  40271c:	ldp	x21, x22, [sp, #32]
  402720:	ldr	x23, [sp, #48]
  402724:	ldp	x29, x30, [sp], #64
  402728:	ret
  40272c:	mov	w0, w19
  402730:	b	402718 <ferror@plt+0xb28>
  402734:	nop
  402738:	stp	x29, x30, [sp, #-256]!
  40273c:	mov	w9, #0xffffffd0            	// #-48
  402740:	mov	w8, #0xffffff80            	// #-128
  402744:	mov	x29, sp
  402748:	add	x10, sp, #0xd0
  40274c:	add	x11, sp, #0x100
  402750:	stp	x11, x11, [sp, #48]
  402754:	str	x10, [sp, #64]
  402758:	stp	w9, w8, [sp, #72]
  40275c:	ldp	x10, x11, [sp, #48]
  402760:	stp	x10, x11, [sp, #16]
  402764:	ldp	x8, x9, [sp, #64]
  402768:	stp	x8, x9, [sp, #32]
  40276c:	str	q0, [sp, #80]
  402770:	str	q1, [sp, #96]
  402774:	str	q2, [sp, #112]
  402778:	str	q3, [sp, #128]
  40277c:	str	q4, [sp, #144]
  402780:	str	q5, [sp, #160]
  402784:	str	q6, [sp, #176]
  402788:	str	q7, [sp, #192]
  40278c:	stp	x2, x3, [sp, #208]
  402790:	add	x2, sp, #0x10
  402794:	stp	x4, x5, [sp, #224]
  402798:	stp	x6, x7, [sp, #240]
  40279c:	bl	401ac0 <vasprintf@plt>
  4027a0:	tbnz	w0, #31, 4027ac <ferror@plt+0xbbc>
  4027a4:	ldp	x29, x30, [sp], #256
  4027a8:	ret
  4027ac:	adrp	x1, 404000 <ferror@plt+0x2410>
  4027b0:	mov	w0, #0x1                   	// #1
  4027b4:	add	x1, x1, #0x4d0
  4027b8:	bl	401bd0 <err@plt>
  4027bc:	nop
  4027c0:	stp	x29, x30, [sp, #-16]!
  4027c4:	mov	x29, sp
  4027c8:	tbnz	w0, #31, 4027fc <ferror@plt+0xc0c>
  4027cc:	adrp	x2, 416000 <ferror@plt+0x14410>
  4027d0:	sxtw	x1, w0
  4027d4:	ldr	x2, [x2, #640]
  4027d8:	cmp	x2, w0, sxtw
  4027dc:	b.ls	402844 <ferror@plt+0xc54>  // b.plast
  4027e0:	adrp	x0, 416000 <ferror@plt+0x14410>
  4027e4:	add	x0, x0, #0x228
  4027e8:	ldr	w0, [x0, x1, lsl #2]
  4027ec:	cmp	w0, #0x3
  4027f0:	b.gt	402820 <ferror@plt+0xc30>
  4027f4:	ldp	x29, x30, [sp], #16
  4027f8:	ret
  4027fc:	adrp	x3, 404000 <ferror@plt+0x2410>
  402800:	add	x3, x3, #0x9d0
  402804:	adrp	x1, 404000 <ferror@plt+0x2410>
  402808:	adrp	x0, 404000 <ferror@plt+0x2410>
  40280c:	add	x3, x3, #0x80
  402810:	add	x1, x1, #0x4e8
  402814:	add	x0, x0, #0x500
  402818:	mov	w2, #0x62                  	// #98
  40281c:	bl	401b90 <__assert_fail@plt>
  402820:	adrp	x3, 404000 <ferror@plt+0x2410>
  402824:	add	x3, x3, #0x9d0
  402828:	adrp	x1, 404000 <ferror@plt+0x2410>
  40282c:	adrp	x0, 404000 <ferror@plt+0x2410>
  402830:	add	x3, x3, #0x80
  402834:	add	x1, x1, #0x4e8
  402838:	add	x0, x0, #0x528
  40283c:	mov	w2, #0x64                  	// #100
  402840:	bl	401b90 <__assert_fail@plt>
  402844:	adrp	x3, 404000 <ferror@plt+0x2410>
  402848:	add	x3, x3, #0x9d0
  40284c:	adrp	x1, 404000 <ferror@plt+0x2410>
  402850:	adrp	x0, 404000 <ferror@plt+0x2410>
  402854:	add	x3, x3, #0x80
  402858:	add	x1, x1, #0x4e8
  40285c:	add	x0, x0, #0x510
  402860:	mov	w2, #0x63                  	// #99
  402864:	bl	401b90 <__assert_fail@plt>
  402868:	stp	x29, x30, [sp, #-32]!
  40286c:	adrp	x0, 416000 <ferror@plt+0x14410>
  402870:	mov	x29, sp
  402874:	stp	x19, x20, [sp, #16]
  402878:	ldr	x20, [x0, #616]
  40287c:	bl	401ba0 <__errno_location@plt>
  402880:	mov	x19, x0
  402884:	mov	x0, x20
  402888:	str	wzr, [x19]
  40288c:	bl	401bf0 <ferror@plt>
  402890:	cbz	w0, 402930 <ferror@plt+0xd40>
  402894:	ldr	w0, [x19]
  402898:	cmp	w0, #0x9
  40289c:	b.ne	4028e0 <ferror@plt+0xcf0>  // b.any
  4028a0:	adrp	x0, 416000 <ferror@plt+0x14410>
  4028a4:	ldr	x20, [x0, #592]
  4028a8:	str	wzr, [x19]
  4028ac:	mov	x0, x20
  4028b0:	bl	401bf0 <ferror@plt>
  4028b4:	cbnz	w0, 4028c8 <ferror@plt+0xcd8>
  4028b8:	mov	x0, x20
  4028bc:	bl	401b10 <fflush@plt>
  4028c0:	cbz	w0, 402910 <ferror@plt+0xd20>
  4028c4:	nop
  4028c8:	ldr	w0, [x19]
  4028cc:	cmp	w0, #0x9
  4028d0:	b.ne	402908 <ferror@plt+0xd18>  // b.any
  4028d4:	ldp	x19, x20, [sp, #16]
  4028d8:	ldp	x29, x30, [sp], #32
  4028dc:	ret
  4028e0:	cmp	w0, #0x20
  4028e4:	b.eq	4028a0 <ferror@plt+0xcb0>  // b.none
  4028e8:	adrp	x1, 404000 <ferror@plt+0x2410>
  4028ec:	mov	w2, #0x5                   	// #5
  4028f0:	add	x1, x1, #0x550
  4028f4:	cbz	w0, 40295c <ferror@plt+0xd6c>
  4028f8:	mov	x0, #0x0                   	// #0
  4028fc:	bl	401b50 <dcgettext@plt>
  402900:	bl	401a50 <warn@plt>
  402904:	nop
  402908:	mov	w0, #0x1                   	// #1
  40290c:	bl	4017f0 <_exit@plt>
  402910:	mov	x0, x20
  402914:	bl	401900 <fileno@plt>
  402918:	tbnz	w0, #31, 4028c8 <ferror@plt+0xcd8>
  40291c:	bl	401850 <dup@plt>
  402920:	tbnz	w0, #31, 4028c8 <ferror@plt+0xcd8>
  402924:	bl	4019f0 <close@plt>
  402928:	cbz	w0, 4028d4 <ferror@plt+0xce4>
  40292c:	b	4028c8 <ferror@plt+0xcd8>
  402930:	mov	x0, x20
  402934:	bl	401b10 <fflush@plt>
  402938:	cbnz	w0, 402894 <ferror@plt+0xca4>
  40293c:	mov	x0, x20
  402940:	bl	401900 <fileno@plt>
  402944:	tbnz	w0, #31, 402894 <ferror@plt+0xca4>
  402948:	bl	401850 <dup@plt>
  40294c:	tbnz	w0, #31, 402894 <ferror@plt+0xca4>
  402950:	bl	4019f0 <close@plt>
  402954:	cbz	w0, 4028a0 <ferror@plt+0xcb0>
  402958:	b	402894 <ferror@plt+0xca4>
  40295c:	mov	x0, #0x0                   	// #0
  402960:	bl	401b50 <dcgettext@plt>
  402964:	bl	401b30 <warnx@plt>
  402968:	b	402908 <ferror@plt+0xd18>
  40296c:	nop
  402970:	str	xzr, [x1]
  402974:	mov	x2, x0
  402978:	cbz	x0, 4029f0 <ferror@plt+0xe00>
  40297c:	ldrsb	w3, [x0]
  402980:	cmp	w3, #0x2f
  402984:	b.ne	4029dc <ferror@plt+0xdec>  // b.any
  402988:	ldrsb	w3, [x2, #1]
  40298c:	mov	x0, x2
  402990:	add	x2, x2, #0x1
  402994:	cmp	w3, #0x2f
  402998:	b.eq	402988 <ferror@plt+0xd98>  // b.none
  40299c:	mov	x3, #0x1                   	// #1
  4029a0:	str	x3, [x1]
  4029a4:	ldrsb	w3, [x0, #1]
  4029a8:	cmp	w3, #0x2f
  4029ac:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  4029b0:	b.eq	4029d8 <ferror@plt+0xde8>  // b.none
  4029b4:	sub	x2, x2, #0x1
  4029b8:	mov	x3, #0x2                   	// #2
  4029bc:	nop
  4029c0:	str	x3, [x1]
  4029c4:	ldrsb	w4, [x2, x3]
  4029c8:	add	x3, x3, #0x1
  4029cc:	cmp	w4, #0x2f
  4029d0:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  4029d4:	b.ne	4029c0 <ferror@plt+0xdd0>  // b.any
  4029d8:	ret
  4029dc:	mov	x0, #0x0                   	// #0
  4029e0:	cbz	w3, 4029d8 <ferror@plt+0xde8>
  4029e4:	mov	x0, x2
  4029e8:	add	x2, x2, #0x1
  4029ec:	b	40299c <ferror@plt+0xdac>
  4029f0:	mov	x0, #0x0                   	// #0
  4029f4:	ret
  4029f8:	stp	x29, x30, [sp, #-48]!
  4029fc:	mov	x29, sp
  402a00:	stp	x19, x20, [sp, #16]
  402a04:	mov	x20, x0
  402a08:	mov	w19, #0x0                   	// #0
  402a0c:	str	x21, [sp, #32]
  402a10:	mov	x21, x1
  402a14:	ldrsb	w1, [x0]
  402a18:	mov	x0, #0x0                   	// #0
  402a1c:	cbz	w1, 402a44 <ferror@plt+0xe54>
  402a20:	cmp	w1, #0x5c
  402a24:	b.eq	402a54 <ferror@plt+0xe64>  // b.none
  402a28:	mov	x0, x21
  402a2c:	bl	401af0 <strchr@plt>
  402a30:	cbnz	x0, 402a80 <ferror@plt+0xe90>
  402a34:	add	w19, w19, #0x1
  402a38:	sxtw	x0, w19
  402a3c:	ldrsb	w1, [x20, w19, sxtw]
  402a40:	cbnz	w1, 402a20 <ferror@plt+0xe30>
  402a44:	ldp	x19, x20, [sp, #16]
  402a48:	ldr	x21, [sp, #32]
  402a4c:	ldp	x29, x30, [sp], #48
  402a50:	ret
  402a54:	add	w0, w19, #0x1
  402a58:	ldrsb	w0, [x20, w0, sxtw]
  402a5c:	cbz	w0, 402a80 <ferror@plt+0xe90>
  402a60:	add	w19, w19, #0x2
  402a64:	sxtw	x0, w19
  402a68:	ldrsb	w1, [x20, w19, sxtw]
  402a6c:	cbnz	w1, 402a20 <ferror@plt+0xe30>
  402a70:	ldp	x19, x20, [sp, #16]
  402a74:	ldr	x21, [sp, #32]
  402a78:	ldp	x29, x30, [sp], #48
  402a7c:	ret
  402a80:	sxtw	x0, w19
  402a84:	ldp	x19, x20, [sp, #16]
  402a88:	ldr	x21, [sp, #32]
  402a8c:	ldp	x29, x30, [sp], #48
  402a90:	ret
  402a94:	nop
  402a98:	stp	x29, x30, [sp, #-80]!
  402a9c:	mov	x29, sp
  402aa0:	stp	x19, x20, [sp, #16]
  402aa4:	mov	x19, x0
  402aa8:	stp	x21, x22, [sp, #32]
  402aac:	mov	x22, x1
  402ab0:	mov	w21, w2
  402ab4:	str	x23, [sp, #48]
  402ab8:	adrp	x23, 416000 <ferror@plt+0x14410>
  402abc:	str	xzr, [sp, #72]
  402ac0:	bl	401ba0 <__errno_location@plt>
  402ac4:	str	wzr, [x0]
  402ac8:	cbz	x19, 402adc <ferror@plt+0xeec>
  402acc:	mov	x20, x0
  402ad0:	ldrsb	w0, [x19]
  402ad4:	adrp	x23, 416000 <ferror@plt+0x14410>
  402ad8:	cbnz	w0, 402af4 <ferror@plt+0xf04>
  402adc:	ldr	w0, [x23, #584]
  402ae0:	adrp	x1, 404000 <ferror@plt+0x2410>
  402ae4:	mov	x3, x19
  402ae8:	mov	x2, x22
  402aec:	add	x1, x1, #0xb60
  402af0:	bl	401b60 <errx@plt>
  402af4:	add	x1, sp, #0x48
  402af8:	mov	w2, w21
  402afc:	mov	x0, x19
  402b00:	mov	w3, #0x0                   	// #0
  402b04:	bl	4019a0 <__strtoul_internal@plt>
  402b08:	ldr	w1, [x20]
  402b0c:	cbnz	w1, 402b3c <ferror@plt+0xf4c>
  402b10:	ldr	x1, [sp, #72]
  402b14:	cmp	x1, x19
  402b18:	b.eq	402adc <ferror@plt+0xeec>  // b.none
  402b1c:	cbz	x1, 402b28 <ferror@plt+0xf38>
  402b20:	ldrsb	w1, [x1]
  402b24:	cbnz	w1, 402adc <ferror@plt+0xeec>
  402b28:	ldp	x19, x20, [sp, #16]
  402b2c:	ldp	x21, x22, [sp, #32]
  402b30:	ldr	x23, [sp, #48]
  402b34:	ldp	x29, x30, [sp], #80
  402b38:	ret
  402b3c:	ldr	w0, [x23, #584]
  402b40:	cmp	w1, #0x22
  402b44:	b.ne	402adc <ferror@plt+0xeec>  // b.any
  402b48:	adrp	x1, 404000 <ferror@plt+0x2410>
  402b4c:	mov	x3, x19
  402b50:	mov	x2, x22
  402b54:	add	x1, x1, #0xb60
  402b58:	bl	401bd0 <err@plt>
  402b5c:	nop
  402b60:	stp	x29, x30, [sp, #-32]!
  402b64:	mov	x29, sp
  402b68:	stp	x19, x20, [sp, #16]
  402b6c:	mov	x19, x1
  402b70:	mov	x20, x0
  402b74:	bl	401ba0 <__errno_location@plt>
  402b78:	mov	x4, x0
  402b7c:	adrp	x0, 416000 <ferror@plt+0x14410>
  402b80:	mov	w5, #0x22                  	// #34
  402b84:	adrp	x1, 404000 <ferror@plt+0x2410>
  402b88:	mov	x3, x20
  402b8c:	ldr	w0, [x0, #584]
  402b90:	mov	x2, x19
  402b94:	str	w5, [x4]
  402b98:	add	x1, x1, #0xb60
  402b9c:	bl	401bd0 <err@plt>
  402ba0:	stp	x29, x30, [sp, #-32]!
  402ba4:	mov	x29, sp
  402ba8:	stp	x19, x20, [sp, #16]
  402bac:	mov	x20, x1
  402bb0:	mov	x19, x0
  402bb4:	bl	402a98 <ferror@plt+0xea8>
  402bb8:	mov	x1, #0xffffffff            	// #4294967295
  402bbc:	cmp	x0, x1
  402bc0:	b.hi	402bd0 <ferror@plt+0xfe0>  // b.pmore
  402bc4:	ldp	x19, x20, [sp, #16]
  402bc8:	ldp	x29, x30, [sp], #32
  402bcc:	ret
  402bd0:	mov	x1, x20
  402bd4:	mov	x0, x19
  402bd8:	bl	402b60 <ferror@plt+0xf70>
  402bdc:	nop
  402be0:	adrp	x1, 416000 <ferror@plt+0x14410>
  402be4:	str	w0, [x1, #584]
  402be8:	ret
  402bec:	nop
  402bf0:	stp	x29, x30, [sp, #-128]!
  402bf4:	mov	x29, sp
  402bf8:	stp	x19, x20, [sp, #16]
  402bfc:	mov	x20, x0
  402c00:	stp	x21, x22, [sp, #32]
  402c04:	mov	x22, x1
  402c08:	stp	x23, x24, [sp, #48]
  402c0c:	mov	x23, x2
  402c10:	str	xzr, [x1]
  402c14:	bl	401ba0 <__errno_location@plt>
  402c18:	mov	x21, x0
  402c1c:	cbz	x20, 402eb0 <ferror@plt+0x12c0>
  402c20:	ldrsb	w19, [x20]
  402c24:	cbz	w19, 402eb0 <ferror@plt+0x12c0>
  402c28:	bl	401a60 <__ctype_b_loc@plt>
  402c2c:	mov	x24, x0
  402c30:	mov	x2, x20
  402c34:	ldr	x0, [x0]
  402c38:	b	402c40 <ferror@plt+0x1050>
  402c3c:	ldrsb	w19, [x2, #1]!
  402c40:	ubfiz	x1, x19, #1, #8
  402c44:	ldrh	w1, [x0, x1]
  402c48:	tbnz	w1, #13, 402c3c <ferror@plt+0x104c>
  402c4c:	cmp	w19, #0x2d
  402c50:	b.eq	402eb0 <ferror@plt+0x12c0>  // b.none
  402c54:	stp	x25, x26, [sp, #64]
  402c58:	mov	x0, x20
  402c5c:	mov	w3, #0x0                   	// #0
  402c60:	stp	x27, x28, [sp, #80]
  402c64:	add	x27, sp, #0x78
  402c68:	mov	x1, x27
  402c6c:	str	wzr, [x21]
  402c70:	mov	w2, #0x0                   	// #0
  402c74:	str	xzr, [sp, #120]
  402c78:	bl	4019a0 <__strtoul_internal@plt>
  402c7c:	mov	x25, x0
  402c80:	ldr	x28, [sp, #120]
  402c84:	ldr	w0, [x21]
  402c88:	cmp	x28, x20
  402c8c:	b.eq	402ea0 <ferror@plt+0x12b0>  // b.none
  402c90:	cbnz	w0, 402ed0 <ferror@plt+0x12e0>
  402c94:	cbz	x28, 402f44 <ferror@plt+0x1354>
  402c98:	ldrsb	w0, [x28]
  402c9c:	mov	w20, #0x0                   	// #0
  402ca0:	mov	x26, #0x0                   	// #0
  402ca4:	cbz	w0, 402f44 <ferror@plt+0x1354>
  402ca8:	ldrsb	w0, [x28, #1]
  402cac:	cmp	w0, #0x69
  402cb0:	b.eq	402d5c <ferror@plt+0x116c>  // b.none
  402cb4:	and	w1, w0, #0xffffffdf
  402cb8:	cmp	w1, #0x42
  402cbc:	b.ne	402f34 <ferror@plt+0x1344>  // b.any
  402cc0:	ldrsb	w0, [x28, #2]
  402cc4:	cbz	w0, 402f7c <ferror@plt+0x138c>
  402cc8:	bl	4018f0 <localeconv@plt>
  402ccc:	cbz	x0, 402ea8 <ferror@plt+0x12b8>
  402cd0:	ldr	x1, [x0]
  402cd4:	cbz	x1, 402ea8 <ferror@plt+0x12b8>
  402cd8:	mov	x0, x1
  402cdc:	str	x1, [sp, #104]
  402ce0:	bl	401810 <strlen@plt>
  402ce4:	mov	x19, x0
  402ce8:	cbnz	x26, 402ea8 <ferror@plt+0x12b8>
  402cec:	ldrsb	w0, [x28]
  402cf0:	cbz	w0, 402ea8 <ferror@plt+0x12b8>
  402cf4:	ldr	x1, [sp, #104]
  402cf8:	mov	x2, x19
  402cfc:	mov	x0, x1
  402d00:	mov	x1, x28
  402d04:	bl	401940 <strncmp@plt>
  402d08:	cbnz	w0, 402ea8 <ferror@plt+0x12b8>
  402d0c:	ldrsb	w4, [x28, x19]
  402d10:	add	x1, x28, x19
  402d14:	cmp	w4, #0x30
  402d18:	b.ne	402f58 <ferror@plt+0x1368>  // b.any
  402d1c:	add	w0, w20, #0x1
  402d20:	mov	x19, x1
  402d24:	nop
  402d28:	sub	w3, w19, w1
  402d2c:	ldrsb	w4, [x19, #1]!
  402d30:	add	w20, w3, w0
  402d34:	cmp	w4, #0x30
  402d38:	b.eq	402d28 <ferror@plt+0x1138>  // b.none
  402d3c:	ldr	x0, [x24]
  402d40:	ldrh	w0, [x0, w4, sxtw #1]
  402d44:	tbnz	w0, #11, 402ee4 <ferror@plt+0x12f4>
  402d48:	mov	x28, x19
  402d4c:	str	x19, [sp, #120]
  402d50:	ldrsb	w0, [x28, #1]
  402d54:	cmp	w0, #0x69
  402d58:	b.ne	402cb4 <ferror@plt+0x10c4>  // b.any
  402d5c:	ldrsb	w0, [x28, #2]
  402d60:	and	w0, w0, #0xffffffdf
  402d64:	cmp	w0, #0x42
  402d68:	b.ne	402cc8 <ferror@plt+0x10d8>  // b.any
  402d6c:	ldrsb	w0, [x28, #3]
  402d70:	cbnz	w0, 402cc8 <ferror@plt+0x10d8>
  402d74:	mov	x19, #0x400                 	// #1024
  402d78:	ldrsb	w27, [x28]
  402d7c:	adrp	x24, 404000 <ferror@plt+0x2410>
  402d80:	add	x24, x24, #0xb70
  402d84:	mov	x0, x24
  402d88:	mov	w1, w27
  402d8c:	bl	401af0 <strchr@plt>
  402d90:	cbz	x0, 402f84 <ferror@plt+0x1394>
  402d94:	sub	x1, x0, x24
  402d98:	add	w1, w1, #0x1
  402d9c:	cbz	w1, 402fa0 <ferror@plt+0x13b0>
  402da0:	sxtw	x2, w19
  402da4:	umulh	x0, x25, x2
  402da8:	cbnz	x0, 402f70 <ferror@plt+0x1380>
  402dac:	sub	w0, w1, #0x2
  402db0:	b	402dc0 <ferror@plt+0x11d0>
  402db4:	umulh	x3, x25, x2
  402db8:	sub	w0, w0, #0x1
  402dbc:	cbnz	x3, 402f70 <ferror@plt+0x1380>
  402dc0:	mul	x25, x25, x2
  402dc4:	cmn	w0, #0x1
  402dc8:	b.ne	402db4 <ferror@plt+0x11c4>  // b.any
  402dcc:	mov	w0, #0x0                   	// #0
  402dd0:	cbz	x23, 402dd8 <ferror@plt+0x11e8>
  402dd4:	str	w1, [x23]
  402dd8:	cmp	x26, #0x0
  402ddc:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  402de0:	b.eq	402e8c <ferror@plt+0x129c>  // b.none
  402de4:	sub	w1, w1, #0x2
  402de8:	mov	x5, #0x1                   	// #1
  402dec:	b	402dfc <ferror@plt+0x120c>
  402df0:	umulh	x2, x5, x19
  402df4:	sub	w1, w1, #0x1
  402df8:	cbnz	x2, 402e08 <ferror@plt+0x1218>
  402dfc:	mul	x5, x5, x19
  402e00:	cmn	w1, #0x1
  402e04:	b.ne	402df0 <ferror@plt+0x1200>  // b.any
  402e08:	cmp	x26, #0xa
  402e0c:	mov	x1, #0xa                   	// #10
  402e10:	b.ls	402e28 <ferror@plt+0x1238>  // b.plast
  402e14:	nop
  402e18:	add	x1, x1, x1, lsl #2
  402e1c:	cmp	x26, x1, lsl #1
  402e20:	lsl	x1, x1, #1
  402e24:	b.hi	402e18 <ferror@plt+0x1228>  // b.pmore
  402e28:	cbz	w20, 402e44 <ferror@plt+0x1254>
  402e2c:	mov	w2, #0x0                   	// #0
  402e30:	add	x1, x1, x1, lsl #2
  402e34:	add	w2, w2, #0x1
  402e38:	cmp	w20, w2
  402e3c:	lsl	x1, x1, #1
  402e40:	b.ne	402e30 <ferror@plt+0x1240>  // b.any
  402e44:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  402e48:	mov	x4, #0x1                   	// #1
  402e4c:	movk	x8, #0xcccd
  402e50:	umulh	x6, x26, x8
  402e54:	add	x7, x4, x4, lsl #2
  402e58:	mov	x3, x4
  402e5c:	cmp	x26, #0x9
  402e60:	lsl	x4, x7, #1
  402e64:	lsr	x2, x6, #3
  402e68:	add	x2, x2, x2, lsl #2
  402e6c:	sub	x2, x26, x2, lsl #1
  402e70:	lsr	x26, x6, #3
  402e74:	cbz	x2, 402e88 <ferror@plt+0x1298>
  402e78:	udiv	x3, x1, x3
  402e7c:	udiv	x2, x3, x2
  402e80:	udiv	x2, x5, x2
  402e84:	add	x25, x25, x2
  402e88:	b.hi	402e50 <ferror@plt+0x1260>  // b.pmore
  402e8c:	str	x25, [x22]
  402e90:	tbnz	w0, #31, 402f60 <ferror@plt+0x1370>
  402e94:	ldp	x25, x26, [sp, #64]
  402e98:	ldp	x27, x28, [sp, #80]
  402e9c:	b	402ebc <ferror@plt+0x12cc>
  402ea0:	cbnz	w0, 402edc <ferror@plt+0x12ec>
  402ea4:	nop
  402ea8:	ldp	x25, x26, [sp, #64]
  402eac:	ldp	x27, x28, [sp, #80]
  402eb0:	mov	w1, #0x16                  	// #22
  402eb4:	mov	w0, #0xffffffea            	// #-22
  402eb8:	str	w1, [x21]
  402ebc:	ldp	x19, x20, [sp, #16]
  402ec0:	ldp	x21, x22, [sp, #32]
  402ec4:	ldp	x23, x24, [sp, #48]
  402ec8:	ldp	x29, x30, [sp], #128
  402ecc:	ret
  402ed0:	sub	x1, x25, #0x1
  402ed4:	cmn	x1, #0x3
  402ed8:	b.ls	402c94 <ferror@plt+0x10a4>  // b.plast
  402edc:	neg	w0, w0
  402ee0:	b	402e90 <ferror@plt+0x12a0>
  402ee4:	str	wzr, [x21]
  402ee8:	mov	x1, x27
  402eec:	mov	x0, x19
  402ef0:	mov	w3, #0x0                   	// #0
  402ef4:	mov	w2, #0x0                   	// #0
  402ef8:	str	xzr, [sp, #120]
  402efc:	bl	4019a0 <__strtoul_internal@plt>
  402f00:	mov	x26, x0
  402f04:	ldr	x28, [sp, #120]
  402f08:	ldr	w0, [x21]
  402f0c:	cmp	x28, x19
  402f10:	b.eq	402ea0 <ferror@plt+0x12b0>  // b.none
  402f14:	cbz	w0, 402f3c <ferror@plt+0x134c>
  402f18:	sub	x1, x26, #0x1
  402f1c:	cmn	x1, #0x3
  402f20:	b.hi	402edc <ferror@plt+0x12ec>  // b.pmore
  402f24:	cbz	x28, 402ea8 <ferror@plt+0x12b8>
  402f28:	ldrsb	w0, [x28]
  402f2c:	cbnz	w0, 402ca8 <ferror@plt+0x10b8>
  402f30:	b	402ea8 <ferror@plt+0x12b8>
  402f34:	cbnz	w0, 402cc8 <ferror@plt+0x10d8>
  402f38:	b	402d74 <ferror@plt+0x1184>
  402f3c:	cbnz	x26, 402f24 <ferror@plt+0x1334>
  402f40:	b	402ca8 <ferror@plt+0x10b8>
  402f44:	mov	w0, #0x0                   	// #0
  402f48:	ldp	x27, x28, [sp, #80]
  402f4c:	str	x25, [x22]
  402f50:	ldp	x25, x26, [sp, #64]
  402f54:	b	402ebc <ferror@plt+0x12cc>
  402f58:	mov	x19, x1
  402f5c:	b	402d3c <ferror@plt+0x114c>
  402f60:	neg	w1, w0
  402f64:	ldp	x25, x26, [sp, #64]
  402f68:	ldp	x27, x28, [sp, #80]
  402f6c:	b	402eb8 <ferror@plt+0x12c8>
  402f70:	mov	w0, #0xffffffde            	// #-34
  402f74:	cbnz	x23, 402dd4 <ferror@plt+0x11e4>
  402f78:	b	402dd8 <ferror@plt+0x11e8>
  402f7c:	mov	x19, #0x3e8                 	// #1000
  402f80:	b	402d78 <ferror@plt+0x1188>
  402f84:	adrp	x1, 404000 <ferror@plt+0x2410>
  402f88:	add	x24, x1, #0xb80
  402f8c:	mov	x0, x24
  402f90:	mov	w1, w27
  402f94:	bl	401af0 <strchr@plt>
  402f98:	cbnz	x0, 402d94 <ferror@plt+0x11a4>
  402f9c:	b	402ea8 <ferror@plt+0x12b8>
  402fa0:	mov	w0, #0x0                   	// #0
  402fa4:	cbnz	x23, 402dd4 <ferror@plt+0x11e4>
  402fa8:	ldp	x27, x28, [sp, #80]
  402fac:	str	x25, [x22]
  402fb0:	ldp	x25, x26, [sp, #64]
  402fb4:	b	402ebc <ferror@plt+0x12cc>
  402fb8:	mov	x2, #0x0                   	// #0
  402fbc:	b	402bf0 <ferror@plt+0x1000>
  402fc0:	stp	x29, x30, [sp, #-48]!
  402fc4:	mov	x29, sp
  402fc8:	stp	x21, x22, [sp, #32]
  402fcc:	mov	x22, x1
  402fd0:	cbz	x0, 403030 <ferror@plt+0x1440>
  402fd4:	mov	x21, x0
  402fd8:	stp	x19, x20, [sp, #16]
  402fdc:	mov	x20, x0
  402fe0:	b	402ffc <ferror@plt+0x140c>
  402fe4:	bl	401a60 <__ctype_b_loc@plt>
  402fe8:	ubfiz	x19, x19, #1, #8
  402fec:	ldr	x2, [x0]
  402ff0:	ldrh	w2, [x2, x19]
  402ff4:	tbz	w2, #11, 403004 <ferror@plt+0x1414>
  402ff8:	add	x20, x20, #0x1
  402ffc:	ldrsb	w19, [x20]
  403000:	cbnz	w19, 402fe4 <ferror@plt+0x13f4>
  403004:	cbz	x22, 40300c <ferror@plt+0x141c>
  403008:	str	x20, [x22]
  40300c:	cmp	x20, x21
  403010:	b.ls	403048 <ferror@plt+0x1458>  // b.plast
  403014:	ldrsb	w1, [x20]
  403018:	mov	w0, #0x1                   	// #1
  40301c:	ldp	x19, x20, [sp, #16]
  403020:	cbnz	w1, 403038 <ferror@plt+0x1448>
  403024:	ldp	x21, x22, [sp, #32]
  403028:	ldp	x29, x30, [sp], #48
  40302c:	ret
  403030:	cbz	x1, 403038 <ferror@plt+0x1448>
  403034:	str	xzr, [x1]
  403038:	mov	w0, #0x0                   	// #0
  40303c:	ldp	x21, x22, [sp, #32]
  403040:	ldp	x29, x30, [sp], #48
  403044:	ret
  403048:	mov	w0, #0x0                   	// #0
  40304c:	ldp	x19, x20, [sp, #16]
  403050:	b	40303c <ferror@plt+0x144c>
  403054:	nop
  403058:	stp	x29, x30, [sp, #-48]!
  40305c:	mov	x29, sp
  403060:	stp	x21, x22, [sp, #32]
  403064:	mov	x22, x1
  403068:	cbz	x0, 4030c8 <ferror@plt+0x14d8>
  40306c:	mov	x21, x0
  403070:	stp	x19, x20, [sp, #16]
  403074:	mov	x20, x0
  403078:	b	403094 <ferror@plt+0x14a4>
  40307c:	bl	401a60 <__ctype_b_loc@plt>
  403080:	ubfiz	x19, x19, #1, #8
  403084:	ldr	x2, [x0]
  403088:	ldrh	w2, [x2, x19]
  40308c:	tbz	w2, #12, 40309c <ferror@plt+0x14ac>
  403090:	add	x20, x20, #0x1
  403094:	ldrsb	w19, [x20]
  403098:	cbnz	w19, 40307c <ferror@plt+0x148c>
  40309c:	cbz	x22, 4030a4 <ferror@plt+0x14b4>
  4030a0:	str	x20, [x22]
  4030a4:	cmp	x20, x21
  4030a8:	b.ls	4030e0 <ferror@plt+0x14f0>  // b.plast
  4030ac:	ldrsb	w1, [x20]
  4030b0:	mov	w0, #0x1                   	// #1
  4030b4:	ldp	x19, x20, [sp, #16]
  4030b8:	cbnz	w1, 4030d0 <ferror@plt+0x14e0>
  4030bc:	ldp	x21, x22, [sp, #32]
  4030c0:	ldp	x29, x30, [sp], #48
  4030c4:	ret
  4030c8:	cbz	x1, 4030d0 <ferror@plt+0x14e0>
  4030cc:	str	xzr, [x1]
  4030d0:	mov	w0, #0x0                   	// #0
  4030d4:	ldp	x21, x22, [sp, #32]
  4030d8:	ldp	x29, x30, [sp], #48
  4030dc:	ret
  4030e0:	mov	w0, #0x0                   	// #0
  4030e4:	ldp	x19, x20, [sp, #16]
  4030e8:	b	4030d4 <ferror@plt+0x14e4>
  4030ec:	nop
  4030f0:	stp	x29, x30, [sp, #-128]!
  4030f4:	mov	x29, sp
  4030f8:	stp	x19, x20, [sp, #16]
  4030fc:	mov	x20, x0
  403100:	mov	w0, #0xffffffd0            	// #-48
  403104:	stp	x21, x22, [sp, #32]
  403108:	mov	x21, x1
  40310c:	add	x22, sp, #0x80
  403110:	add	x1, sp, #0x50
  403114:	stp	x22, x22, [sp, #48]
  403118:	str	x1, [sp, #64]
  40311c:	stp	w0, wzr, [sp, #72]
  403120:	stp	x2, x3, [sp, #80]
  403124:	stp	x4, x5, [sp, #96]
  403128:	stp	x6, x7, [sp, #112]
  40312c:	b	403178 <ferror@plt+0x1588>
  403130:	ldr	x1, [x2]
  403134:	add	x0, x2, #0xf
  403138:	and	x0, x0, #0xfffffffffffffff8
  40313c:	str	x0, [sp, #48]
  403140:	cbz	x1, 4031b8 <ferror@plt+0x15c8>
  403144:	ldr	x2, [sp, #48]
  403148:	add	x0, x2, #0xf
  40314c:	and	x0, x0, #0xfffffffffffffff8
  403150:	str	x0, [sp, #48]
  403154:	ldr	x19, [x2]
  403158:	cbz	x19, 4031b8 <ferror@plt+0x15c8>
  40315c:	mov	x0, x20
  403160:	bl	401a40 <strcmp@plt>
  403164:	cbz	w0, 4031d4 <ferror@plt+0x15e4>
  403168:	mov	x1, x19
  40316c:	mov	x0, x20
  403170:	bl	401a40 <strcmp@plt>
  403174:	cbz	w0, 4031d8 <ferror@plt+0x15e8>
  403178:	ldr	w3, [sp, #72]
  40317c:	ldr	x2, [sp, #48]
  403180:	tbz	w3, #31, 403130 <ferror@plt+0x1540>
  403184:	add	w0, w3, #0x8
  403188:	str	w0, [sp, #72]
  40318c:	cmp	w0, #0x0
  403190:	b.gt	403130 <ferror@plt+0x1540>
  403194:	ldr	x1, [x22, w3, sxtw]
  403198:	cbz	x1, 4031b8 <ferror@plt+0x15c8>
  40319c:	cbz	w0, 403148 <ferror@plt+0x1558>
  4031a0:	add	w3, w3, #0x10
  4031a4:	str	w3, [sp, #72]
  4031a8:	cmp	w3, #0x0
  4031ac:	b.gt	403148 <ferror@plt+0x1558>
  4031b0:	add	x2, x22, w0, sxtw
  4031b4:	b	403154 <ferror@plt+0x1564>
  4031b8:	adrp	x0, 416000 <ferror@plt+0x14410>
  4031bc:	adrp	x1, 404000 <ferror@plt+0x2410>
  4031c0:	mov	x3, x20
  4031c4:	mov	x2, x21
  4031c8:	ldr	w0, [x0, #584]
  4031cc:	add	x1, x1, #0xb60
  4031d0:	bl	401b60 <errx@plt>
  4031d4:	mov	w0, #0x1                   	// #1
  4031d8:	ldp	x19, x20, [sp, #16]
  4031dc:	ldp	x21, x22, [sp, #32]
  4031e0:	ldp	x29, x30, [sp], #128
  4031e4:	ret
  4031e8:	cbz	x1, 403214 <ferror@plt+0x1624>
  4031ec:	add	x3, x0, x1
  4031f0:	sxtb	w2, w2
  4031f4:	b	403208 <ferror@plt+0x1618>
  4031f8:	b.eq	403218 <ferror@plt+0x1628>  // b.none
  4031fc:	add	x0, x0, #0x1
  403200:	cmp	x3, x0
  403204:	b.eq	403214 <ferror@plt+0x1624>  // b.none
  403208:	ldrsb	w1, [x0]
  40320c:	cmp	w2, w1
  403210:	cbnz	w1, 4031f8 <ferror@plt+0x1608>
  403214:	mov	x0, #0x0                   	// #0
  403218:	ret
  40321c:	nop
  403220:	stp	x29, x30, [sp, #-32]!
  403224:	mov	w2, #0xa                   	// #10
  403228:	mov	x29, sp
  40322c:	stp	x19, x20, [sp, #16]
  403230:	mov	x20, x1
  403234:	mov	x19, x0
  403238:	bl	402ba0 <ferror@plt+0xfb0>
  40323c:	mov	w1, #0xffff                	// #65535
  403240:	cmp	w0, w1
  403244:	b.hi	403254 <ferror@plt+0x1664>  // b.pmore
  403248:	ldp	x19, x20, [sp, #16]
  40324c:	ldp	x29, x30, [sp], #32
  403250:	ret
  403254:	mov	x1, x20
  403258:	mov	x0, x19
  40325c:	bl	402b60 <ferror@plt+0xf70>
  403260:	stp	x29, x30, [sp, #-32]!
  403264:	mov	w2, #0x10                  	// #16
  403268:	mov	x29, sp
  40326c:	stp	x19, x20, [sp, #16]
  403270:	mov	x20, x1
  403274:	mov	x19, x0
  403278:	bl	402ba0 <ferror@plt+0xfb0>
  40327c:	mov	w1, #0xffff                	// #65535
  403280:	cmp	w0, w1
  403284:	b.hi	403294 <ferror@plt+0x16a4>  // b.pmore
  403288:	ldp	x19, x20, [sp, #16]
  40328c:	ldp	x29, x30, [sp], #32
  403290:	ret
  403294:	mov	x1, x20
  403298:	mov	x0, x19
  40329c:	bl	402b60 <ferror@plt+0xf70>
  4032a0:	mov	w2, #0xa                   	// #10
  4032a4:	b	402ba0 <ferror@plt+0xfb0>
  4032a8:	mov	w2, #0x10                  	// #16
  4032ac:	b	402ba0 <ferror@plt+0xfb0>
  4032b0:	stp	x29, x30, [sp, #-64]!
  4032b4:	mov	x29, sp
  4032b8:	stp	x19, x20, [sp, #16]
  4032bc:	mov	x19, x0
  4032c0:	stp	x21, x22, [sp, #32]
  4032c4:	mov	x21, x1
  4032c8:	adrp	x22, 416000 <ferror@plt+0x14410>
  4032cc:	str	xzr, [sp, #56]
  4032d0:	bl	401ba0 <__errno_location@plt>
  4032d4:	str	wzr, [x0]
  4032d8:	cbz	x19, 4032ec <ferror@plt+0x16fc>
  4032dc:	mov	x20, x0
  4032e0:	ldrsb	w0, [x19]
  4032e4:	adrp	x22, 416000 <ferror@plt+0x14410>
  4032e8:	cbnz	w0, 403304 <ferror@plt+0x1714>
  4032ec:	ldr	w0, [x22, #584]
  4032f0:	adrp	x1, 404000 <ferror@plt+0x2410>
  4032f4:	mov	x3, x19
  4032f8:	mov	x2, x21
  4032fc:	add	x1, x1, #0xb60
  403300:	bl	401b60 <errx@plt>
  403304:	add	x1, sp, #0x38
  403308:	mov	x0, x19
  40330c:	mov	w3, #0x0                   	// #0
  403310:	mov	w2, #0xa                   	// #10
  403314:	bl	401930 <__strtol_internal@plt>
  403318:	ldr	w1, [x20]
  40331c:	cbnz	w1, 403348 <ferror@plt+0x1758>
  403320:	ldr	x1, [sp, #56]
  403324:	cmp	x1, x19
  403328:	b.eq	4032ec <ferror@plt+0x16fc>  // b.none
  40332c:	cbz	x1, 403338 <ferror@plt+0x1748>
  403330:	ldrsb	w1, [x1]
  403334:	cbnz	w1, 4032ec <ferror@plt+0x16fc>
  403338:	ldp	x19, x20, [sp, #16]
  40333c:	ldp	x21, x22, [sp, #32]
  403340:	ldp	x29, x30, [sp], #64
  403344:	ret
  403348:	ldr	w0, [x22, #584]
  40334c:	cmp	w1, #0x22
  403350:	b.ne	4032ec <ferror@plt+0x16fc>  // b.any
  403354:	adrp	x1, 404000 <ferror@plt+0x2410>
  403358:	mov	x3, x19
  40335c:	mov	x2, x21
  403360:	add	x1, x1, #0xb60
  403364:	bl	401bd0 <err@plt>
  403368:	stp	x29, x30, [sp, #-32]!
  40336c:	mov	x29, sp
  403370:	stp	x19, x20, [sp, #16]
  403374:	mov	x19, x1
  403378:	mov	x20, x0
  40337c:	bl	4032b0 <ferror@plt+0x16c0>
  403380:	mov	x2, #0x80000000            	// #2147483648
  403384:	add	x2, x0, x2
  403388:	mov	x1, #0xffffffff            	// #4294967295
  40338c:	cmp	x2, x1
  403390:	b.hi	4033a0 <ferror@plt+0x17b0>  // b.pmore
  403394:	ldp	x19, x20, [sp, #16]
  403398:	ldp	x29, x30, [sp], #32
  40339c:	ret
  4033a0:	bl	401ba0 <__errno_location@plt>
  4033a4:	mov	x4, x0
  4033a8:	adrp	x0, 416000 <ferror@plt+0x14410>
  4033ac:	mov	w5, #0x22                  	// #34
  4033b0:	adrp	x1, 404000 <ferror@plt+0x2410>
  4033b4:	mov	x3, x20
  4033b8:	ldr	w0, [x0, #584]
  4033bc:	mov	x2, x19
  4033c0:	str	w5, [x4]
  4033c4:	add	x1, x1, #0xb60
  4033c8:	bl	401bd0 <err@plt>
  4033cc:	nop
  4033d0:	stp	x29, x30, [sp, #-32]!
  4033d4:	mov	x29, sp
  4033d8:	stp	x19, x20, [sp, #16]
  4033dc:	mov	x19, x1
  4033e0:	mov	x20, x0
  4033e4:	bl	403368 <ferror@plt+0x1778>
  4033e8:	add	w2, w0, #0x8, lsl #12
  4033ec:	mov	w1, #0xffff                	// #65535
  4033f0:	cmp	w2, w1
  4033f4:	b.hi	403404 <ferror@plt+0x1814>  // b.pmore
  4033f8:	ldp	x19, x20, [sp, #16]
  4033fc:	ldp	x29, x30, [sp], #32
  403400:	ret
  403404:	bl	401ba0 <__errno_location@plt>
  403408:	mov	x4, x0
  40340c:	adrp	x0, 416000 <ferror@plt+0x14410>
  403410:	mov	w5, #0x22                  	// #34
  403414:	adrp	x1, 404000 <ferror@plt+0x2410>
  403418:	mov	x3, x20
  40341c:	ldr	w0, [x0, #584]
  403420:	mov	x2, x19
  403424:	str	w5, [x4]
  403428:	add	x1, x1, #0xb60
  40342c:	bl	401bd0 <err@plt>
  403430:	mov	w2, #0xa                   	// #10
  403434:	b	402a98 <ferror@plt+0xea8>
  403438:	mov	w2, #0x10                  	// #16
  40343c:	b	402a98 <ferror@plt+0xea8>
  403440:	stp	x29, x30, [sp, #-64]!
  403444:	mov	x29, sp
  403448:	stp	x19, x20, [sp, #16]
  40344c:	mov	x19, x0
  403450:	stp	x21, x22, [sp, #32]
  403454:	mov	x21, x1
  403458:	adrp	x22, 416000 <ferror@plt+0x14410>
  40345c:	str	xzr, [sp, #56]
  403460:	bl	401ba0 <__errno_location@plt>
  403464:	str	wzr, [x0]
  403468:	cbz	x19, 40347c <ferror@plt+0x188c>
  40346c:	mov	x20, x0
  403470:	ldrsb	w0, [x19]
  403474:	adrp	x22, 416000 <ferror@plt+0x14410>
  403478:	cbnz	w0, 403494 <ferror@plt+0x18a4>
  40347c:	ldr	w0, [x22, #584]
  403480:	adrp	x1, 404000 <ferror@plt+0x2410>
  403484:	mov	x3, x19
  403488:	mov	x2, x21
  40348c:	add	x1, x1, #0xb60
  403490:	bl	401b60 <errx@plt>
  403494:	mov	x0, x19
  403498:	add	x1, sp, #0x38
  40349c:	bl	401880 <strtod@plt>
  4034a0:	ldr	w0, [x20]
  4034a4:	cbnz	w0, 4034d0 <ferror@plt+0x18e0>
  4034a8:	ldr	x0, [sp, #56]
  4034ac:	cmp	x0, x19
  4034b0:	b.eq	40347c <ferror@plt+0x188c>  // b.none
  4034b4:	cbz	x0, 4034c0 <ferror@plt+0x18d0>
  4034b8:	ldrsb	w0, [x0]
  4034bc:	cbnz	w0, 40347c <ferror@plt+0x188c>
  4034c0:	ldp	x19, x20, [sp, #16]
  4034c4:	ldp	x21, x22, [sp, #32]
  4034c8:	ldp	x29, x30, [sp], #64
  4034cc:	ret
  4034d0:	cmp	w0, #0x22
  4034d4:	ldr	w0, [x22, #584]
  4034d8:	b.ne	40347c <ferror@plt+0x188c>  // b.any
  4034dc:	adrp	x1, 404000 <ferror@plt+0x2410>
  4034e0:	mov	x3, x19
  4034e4:	mov	x2, x21
  4034e8:	add	x1, x1, #0xb60
  4034ec:	bl	401bd0 <err@plt>
  4034f0:	stp	x29, x30, [sp, #-64]!
  4034f4:	mov	x29, sp
  4034f8:	stp	x19, x20, [sp, #16]
  4034fc:	mov	x19, x0
  403500:	stp	x21, x22, [sp, #32]
  403504:	mov	x21, x1
  403508:	adrp	x22, 416000 <ferror@plt+0x14410>
  40350c:	str	xzr, [sp, #56]
  403510:	bl	401ba0 <__errno_location@plt>
  403514:	str	wzr, [x0]
  403518:	cbz	x19, 40352c <ferror@plt+0x193c>
  40351c:	mov	x20, x0
  403520:	ldrsb	w0, [x19]
  403524:	adrp	x22, 416000 <ferror@plt+0x14410>
  403528:	cbnz	w0, 403544 <ferror@plt+0x1954>
  40352c:	ldr	w0, [x22, #584]
  403530:	adrp	x1, 404000 <ferror@plt+0x2410>
  403534:	mov	x3, x19
  403538:	mov	x2, x21
  40353c:	add	x1, x1, #0xb60
  403540:	bl	401b60 <errx@plt>
  403544:	add	x1, sp, #0x38
  403548:	mov	x0, x19
  40354c:	mov	w2, #0xa                   	// #10
  403550:	bl	401a80 <strtol@plt>
  403554:	ldr	w1, [x20]
  403558:	cbnz	w1, 403584 <ferror@plt+0x1994>
  40355c:	ldr	x1, [sp, #56]
  403560:	cmp	x1, x19
  403564:	b.eq	40352c <ferror@plt+0x193c>  // b.none
  403568:	cbz	x1, 403574 <ferror@plt+0x1984>
  40356c:	ldrsb	w1, [x1]
  403570:	cbnz	w1, 40352c <ferror@plt+0x193c>
  403574:	ldp	x19, x20, [sp, #16]
  403578:	ldp	x21, x22, [sp, #32]
  40357c:	ldp	x29, x30, [sp], #64
  403580:	ret
  403584:	ldr	w0, [x22, #584]
  403588:	cmp	w1, #0x22
  40358c:	b.ne	40352c <ferror@plt+0x193c>  // b.any
  403590:	adrp	x1, 404000 <ferror@plt+0x2410>
  403594:	mov	x3, x19
  403598:	mov	x2, x21
  40359c:	add	x1, x1, #0xb60
  4035a0:	bl	401bd0 <err@plt>
  4035a4:	nop
  4035a8:	stp	x29, x30, [sp, #-64]!
  4035ac:	mov	x29, sp
  4035b0:	stp	x19, x20, [sp, #16]
  4035b4:	mov	x19, x0
  4035b8:	stp	x21, x22, [sp, #32]
  4035bc:	mov	x21, x1
  4035c0:	adrp	x22, 416000 <ferror@plt+0x14410>
  4035c4:	str	xzr, [sp, #56]
  4035c8:	bl	401ba0 <__errno_location@plt>
  4035cc:	str	wzr, [x0]
  4035d0:	cbz	x19, 4035e4 <ferror@plt+0x19f4>
  4035d4:	mov	x20, x0
  4035d8:	ldrsb	w0, [x19]
  4035dc:	adrp	x22, 416000 <ferror@plt+0x14410>
  4035e0:	cbnz	w0, 4035fc <ferror@plt+0x1a0c>
  4035e4:	ldr	w0, [x22, #584]
  4035e8:	adrp	x1, 404000 <ferror@plt+0x2410>
  4035ec:	mov	x3, x19
  4035f0:	mov	x2, x21
  4035f4:	add	x1, x1, #0xb60
  4035f8:	bl	401b60 <errx@plt>
  4035fc:	add	x1, sp, #0x38
  403600:	mov	x0, x19
  403604:	mov	w2, #0xa                   	// #10
  403608:	bl	401800 <strtoul@plt>
  40360c:	ldr	w1, [x20]
  403610:	cbnz	w1, 40363c <ferror@plt+0x1a4c>
  403614:	ldr	x1, [sp, #56]
  403618:	cmp	x1, x19
  40361c:	b.eq	4035e4 <ferror@plt+0x19f4>  // b.none
  403620:	cbz	x1, 40362c <ferror@plt+0x1a3c>
  403624:	ldrsb	w1, [x1]
  403628:	cbnz	w1, 4035e4 <ferror@plt+0x19f4>
  40362c:	ldp	x19, x20, [sp, #16]
  403630:	ldp	x21, x22, [sp, #32]
  403634:	ldp	x29, x30, [sp], #64
  403638:	ret
  40363c:	ldr	w0, [x22, #584]
  403640:	cmp	w1, #0x22
  403644:	b.ne	4035e4 <ferror@plt+0x19f4>  // b.any
  403648:	adrp	x1, 404000 <ferror@plt+0x2410>
  40364c:	mov	x3, x19
  403650:	mov	x2, x21
  403654:	add	x1, x1, #0xb60
  403658:	bl	401bd0 <err@plt>
  40365c:	nop
  403660:	stp	x29, x30, [sp, #-48]!
  403664:	mov	x29, sp
  403668:	stp	x19, x20, [sp, #16]
  40366c:	mov	x19, x1
  403670:	mov	x20, x0
  403674:	add	x1, sp, #0x28
  403678:	bl	402fb8 <ferror@plt+0x13c8>
  40367c:	cbz	w0, 4036b4 <ferror@plt+0x1ac4>
  403680:	bl	401ba0 <__errno_location@plt>
  403684:	ldr	w1, [x0]
  403688:	adrp	x2, 416000 <ferror@plt+0x14410>
  40368c:	mov	x3, x20
  403690:	ldr	w0, [x2, #584]
  403694:	mov	x2, x19
  403698:	cbz	w1, 4036a8 <ferror@plt+0x1ab8>
  40369c:	adrp	x1, 404000 <ferror@plt+0x2410>
  4036a0:	add	x1, x1, #0xb60
  4036a4:	bl	401bd0 <err@plt>
  4036a8:	adrp	x1, 404000 <ferror@plt+0x2410>
  4036ac:	add	x1, x1, #0xb60
  4036b0:	bl	401b60 <errx@plt>
  4036b4:	ldp	x19, x20, [sp, #16]
  4036b8:	ldr	x0, [sp, #40]
  4036bc:	ldp	x29, x30, [sp], #48
  4036c0:	ret
  4036c4:	nop
  4036c8:	stp	x29, x30, [sp, #-32]!
  4036cc:	mov	x29, sp
  4036d0:	str	x19, [sp, #16]
  4036d4:	mov	x19, x1
  4036d8:	mov	x1, x2
  4036dc:	bl	403440 <ferror@plt+0x1850>
  4036e0:	fcvtzs	d2, d0
  4036e4:	mov	x0, #0x848000000000        	// #145685290680320
  4036e8:	movk	x0, #0x412e, lsl #48
  4036ec:	fmov	d1, x0
  4036f0:	scvtf	d3, d2
  4036f4:	fsub	d0, d0, d3
  4036f8:	fmul	d0, d0, d1
  4036fc:	fcvtzs	d0, d0
  403700:	stp	d2, d0, [x19]
  403704:	ldr	x19, [sp, #16]
  403708:	ldp	x29, x30, [sp], #32
  40370c:	ret
  403710:	mov	w2, w0
  403714:	mov	x0, x1
  403718:	and	w1, w2, #0xf000
  40371c:	add	x14, x0, #0x1
  403720:	cmp	w1, #0x4, lsl #12
  403724:	add	x13, x0, #0x2
  403728:	add	x12, x0, #0x3
  40372c:	add	x11, x0, #0x4
  403730:	add	x10, x0, #0x5
  403734:	add	x9, x0, #0x6
  403738:	add	x8, x0, #0x7
  40373c:	add	x7, x0, #0x8
  403740:	add	x6, x0, #0x9
  403744:	b.eq	4038b0 <ferror@plt+0x1cc0>  // b.none
  403748:	cmp	w1, #0xa, lsl #12
  40374c:	b.eq	4037a4 <ferror@plt+0x1bb4>  // b.none
  403750:	cmp	w1, #0x2, lsl #12
  403754:	b.eq	4038d0 <ferror@plt+0x1ce0>  // b.none
  403758:	cmp	w1, #0x6, lsl #12
  40375c:	b.eq	4038c0 <ferror@plt+0x1cd0>  // b.none
  403760:	cmp	w1, #0xc, lsl #12
  403764:	b.eq	4038e0 <ferror@plt+0x1cf0>  // b.none
  403768:	cmp	w1, #0x1, lsl #12
  40376c:	b.eq	4038f0 <ferror@plt+0x1d00>  // b.none
  403770:	cmp	w1, #0x8, lsl #12
  403774:	b.eq	403900 <ferror@plt+0x1d10>  // b.none
  403778:	mov	x4, x6
  40377c:	mov	x6, x7
  403780:	mov	x7, x8
  403784:	mov	x8, x9
  403788:	mov	x9, x10
  40378c:	mov	x10, x11
  403790:	mov	x11, x12
  403794:	mov	x12, x13
  403798:	mov	x13, x14
  40379c:	mov	x14, x0
  4037a0:	b	4037b0 <ferror@plt+0x1bc0>
  4037a4:	mov	x4, x0
  4037a8:	mov	w1, #0x6c                  	// #108
  4037ac:	strb	w1, [x4], #10
  4037b0:	tst	x2, #0x100
  4037b4:	mov	w5, #0x2d                  	// #45
  4037b8:	mov	w3, #0x72                  	// #114
  4037bc:	csel	w3, w3, w5, ne  // ne = any
  4037c0:	tst	x2, #0x80
  4037c4:	strb	w3, [x14]
  4037c8:	mov	w3, #0x77                  	// #119
  4037cc:	csel	w3, w3, w5, ne  // ne = any
  4037d0:	strb	w3, [x13]
  4037d4:	and	w1, w2, #0x40
  4037d8:	tbz	w2, #11, 403878 <ferror@plt+0x1c88>
  4037dc:	cmp	w1, #0x0
  4037e0:	mov	w3, #0x53                  	// #83
  4037e4:	mov	w1, #0x73                  	// #115
  4037e8:	csel	w1, w1, w3, ne  // ne = any
  4037ec:	tst	x2, #0x20
  4037f0:	strb	w1, [x12]
  4037f4:	mov	w5, #0x2d                  	// #45
  4037f8:	mov	w3, #0x72                  	// #114
  4037fc:	csel	w3, w3, w5, ne  // ne = any
  403800:	tst	x2, #0x10
  403804:	strb	w3, [x11]
  403808:	mov	w3, #0x77                  	// #119
  40380c:	csel	w3, w3, w5, ne  // ne = any
  403810:	strb	w3, [x10]
  403814:	and	w1, w2, #0x8
  403818:	tbz	w2, #10, 4038a0 <ferror@plt+0x1cb0>
  40381c:	cmp	w1, #0x0
  403820:	mov	w3, #0x53                  	// #83
  403824:	mov	w1, #0x73                  	// #115
  403828:	csel	w1, w1, w3, ne  // ne = any
  40382c:	tst	x2, #0x4
  403830:	strb	w1, [x9]
  403834:	mov	w5, #0x2d                  	// #45
  403838:	mov	w3, #0x72                  	// #114
  40383c:	csel	w3, w3, w5, ne  // ne = any
  403840:	tst	x2, #0x2
  403844:	strb	w3, [x8]
  403848:	mov	w3, #0x77                  	// #119
  40384c:	csel	w3, w3, w5, ne  // ne = any
  403850:	strb	w3, [x7]
  403854:	and	w1, w2, #0x1
  403858:	tbz	w2, #9, 403888 <ferror@plt+0x1c98>
  40385c:	cmp	w1, #0x0
  403860:	mov	w2, #0x54                  	// #84
  403864:	mov	w1, #0x74                  	// #116
  403868:	csel	w1, w1, w2, ne  // ne = any
  40386c:	strb	w1, [x6]
  403870:	strb	wzr, [x4]
  403874:	ret
  403878:	cmp	w1, #0x0
  40387c:	mov	w1, #0x78                  	// #120
  403880:	csel	w1, w1, w5, ne  // ne = any
  403884:	b	4037ec <ferror@plt+0x1bfc>
  403888:	cmp	w1, #0x0
  40388c:	mov	w1, #0x78                  	// #120
  403890:	csel	w1, w1, w5, ne  // ne = any
  403894:	strb	w1, [x6]
  403898:	strb	wzr, [x4]
  40389c:	ret
  4038a0:	cmp	w1, #0x0
  4038a4:	mov	w1, #0x78                  	// #120
  4038a8:	csel	w1, w1, w5, ne  // ne = any
  4038ac:	b	40382c <ferror@plt+0x1c3c>
  4038b0:	mov	x4, x0
  4038b4:	mov	w1, #0x64                  	// #100
  4038b8:	strb	w1, [x4], #10
  4038bc:	b	4037b0 <ferror@plt+0x1bc0>
  4038c0:	mov	x4, x0
  4038c4:	mov	w1, #0x62                  	// #98
  4038c8:	strb	w1, [x4], #10
  4038cc:	b	4037b0 <ferror@plt+0x1bc0>
  4038d0:	mov	x4, x0
  4038d4:	mov	w1, #0x63                  	// #99
  4038d8:	strb	w1, [x4], #10
  4038dc:	b	4037b0 <ferror@plt+0x1bc0>
  4038e0:	mov	x4, x0
  4038e4:	mov	w1, #0x73                  	// #115
  4038e8:	strb	w1, [x4], #10
  4038ec:	b	4037b0 <ferror@plt+0x1bc0>
  4038f0:	mov	x4, x0
  4038f4:	mov	w1, #0x70                  	// #112
  4038f8:	strb	w1, [x4], #10
  4038fc:	b	4037b0 <ferror@plt+0x1bc0>
  403900:	mov	x4, x0
  403904:	mov	w1, #0x2d                  	// #45
  403908:	strb	w1, [x4], #10
  40390c:	b	4037b0 <ferror@plt+0x1bc0>
  403910:	stp	x29, x30, [sp, #-96]!
  403914:	mov	x29, sp
  403918:	stp	x19, x20, [sp, #16]
  40391c:	stp	x21, x22, [sp, #32]
  403920:	add	x21, sp, #0x38
  403924:	mov	x4, x21
  403928:	tbz	w0, #1, 403938 <ferror@plt+0x1d48>
  40392c:	add	x4, x21, #0x1
  403930:	mov	w2, #0x20                  	// #32
  403934:	strb	w2, [sp, #56]
  403938:	mov	w2, #0xa                   	// #10
  40393c:	mov	x5, #0x1                   	// #1
  403940:	lsl	x3, x5, x2
  403944:	cmp	x1, x3
  403948:	b.cc	403a5c <ferror@plt+0x1e6c>  // b.lo, b.ul, b.last
  40394c:	add	w2, w2, #0xa
  403950:	cmp	w2, #0x46
  403954:	b.ne	403940 <ferror@plt+0x1d50>  // b.any
  403958:	mov	w19, #0x3c                  	// #60
  40395c:	mov	w8, #0xcccd                	// #52429
  403960:	adrp	x6, 404000 <ferror@plt+0x2410>
  403964:	movk	w8, #0xcccc, lsl #16
  403968:	add	x6, x6, #0xb98
  40396c:	mov	x5, #0xffffffffffffffff    	// #-1
  403970:	and	w7, w0, #0x1
  403974:	umull	x8, w19, w8
  403978:	lsl	x5, x5, x19
  40397c:	lsr	x19, x1, x19
  403980:	bic	x5, x1, x5
  403984:	mov	w3, w19
  403988:	lsr	x8, x8, #35
  40398c:	ldrsb	w1, [x6, w8, sxtw]
  403990:	strb	w1, [x4]
  403994:	cmp	w1, #0x42
  403998:	add	x1, x4, #0x1
  40399c:	csel	w7, w7, wzr, ne  // ne = any
  4039a0:	cbz	w7, 4039b0 <ferror@plt+0x1dc0>
  4039a4:	add	x1, x4, #0x3
  4039a8:	mov	w6, #0x4269                	// #17001
  4039ac:	sturh	w6, [x4, #1]
  4039b0:	strb	wzr, [x1]
  4039b4:	cbz	x5, 403a70 <ferror@plt+0x1e80>
  4039b8:	sub	w2, w2, #0x14
  4039bc:	lsr	x2, x5, x2
  4039c0:	tbz	w0, #2, 403aa4 <ferror@plt+0x1eb4>
  4039c4:	add	x2, x2, #0x5
  4039c8:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4039cc:	movk	x0, #0xcccd
  4039d0:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  4039d4:	movk	x4, #0x1999, lsl #48
  4039d8:	umulh	x20, x2, x0
  4039dc:	lsr	x20, x20, #3
  4039e0:	mul	x1, x20, x0
  4039e4:	umulh	x0, x20, x0
  4039e8:	ror	x1, x1, #1
  4039ec:	lsr	x0, x0, #3
  4039f0:	cmp	x1, x4
  4039f4:	csel	x20, x20, x0, hi  // hi = pmore
  4039f8:	cbz	x20, 403a70 <ferror@plt+0x1e80>
  4039fc:	bl	4018f0 <localeconv@plt>
  403a00:	cbz	x0, 403ad4 <ferror@plt+0x1ee4>
  403a04:	ldr	x4, [x0]
  403a08:	cbz	x4, 403ad4 <ferror@plt+0x1ee4>
  403a0c:	ldrsb	w1, [x4]
  403a10:	adrp	x0, 404000 <ferror@plt+0x2410>
  403a14:	add	x0, x0, #0xb90
  403a18:	cmp	w1, #0x0
  403a1c:	csel	x4, x0, x4, eq  // eq = none
  403a20:	mov	x6, x21
  403a24:	mov	x5, x20
  403a28:	mov	w3, w19
  403a2c:	adrp	x2, 404000 <ferror@plt+0x2410>
  403a30:	add	x2, x2, #0xba0
  403a34:	add	x22, sp, #0x40
  403a38:	mov	x1, #0x20                  	// #32
  403a3c:	mov	x0, x22
  403a40:	bl	4018e0 <snprintf@plt>
  403a44:	mov	x0, x22
  403a48:	bl	4019c0 <strdup@plt>
  403a4c:	ldp	x19, x20, [sp, #16]
  403a50:	ldp	x21, x22, [sp, #32]
  403a54:	ldp	x29, x30, [sp], #96
  403a58:	ret
  403a5c:	subs	w19, w2, #0xa
  403a60:	b.ne	40395c <ferror@plt+0x1d6c>  // b.any
  403a64:	mov	w3, w1
  403a68:	mov	w0, #0x42                  	// #66
  403a6c:	strh	w0, [x4]
  403a70:	mov	x4, x21
  403a74:	adrp	x2, 404000 <ferror@plt+0x2410>
  403a78:	add	x2, x2, #0xbb0
  403a7c:	add	x22, sp, #0x40
  403a80:	mov	x1, #0x20                  	// #32
  403a84:	mov	x0, x22
  403a88:	bl	4018e0 <snprintf@plt>
  403a8c:	mov	x0, x22
  403a90:	bl	4019c0 <strdup@plt>
  403a94:	ldp	x19, x20, [sp, #16]
  403a98:	ldp	x21, x22, [sp, #32]
  403a9c:	ldp	x29, x30, [sp], #96
  403aa0:	ret
  403aa4:	add	x2, x2, #0x32
  403aa8:	mov	x5, #0xf5c3                	// #62915
  403aac:	movk	x5, #0x5c28, lsl #16
  403ab0:	lsr	x20, x2, #2
  403ab4:	movk	x5, #0xc28f, lsl #32
  403ab8:	movk	x5, #0x28f5, lsl #48
  403abc:	umulh	x20, x20, x5
  403ac0:	lsr	x20, x20, #2
  403ac4:	cmp	x20, #0xa
  403ac8:	b.ne	4039f8 <ferror@plt+0x1e08>  // b.any
  403acc:	add	w3, w19, #0x1
  403ad0:	b	403a70 <ferror@plt+0x1e80>
  403ad4:	adrp	x4, 404000 <ferror@plt+0x2410>
  403ad8:	add	x4, x4, #0xb90
  403adc:	b	403a20 <ferror@plt+0x1e30>
  403ae0:	cbz	x0, 403bdc <ferror@plt+0x1fec>
  403ae4:	stp	x29, x30, [sp, #-64]!
  403ae8:	mov	x29, sp
  403aec:	stp	x19, x20, [sp, #16]
  403af0:	mov	x20, x0
  403af4:	ldrsb	w4, [x0]
  403af8:	cbz	w4, 403bcc <ferror@plt+0x1fdc>
  403afc:	cmp	x1, #0x0
  403b00:	stp	x21, x22, [sp, #32]
  403b04:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403b08:	stp	x23, x24, [sp, #48]
  403b0c:	mov	x21, x2
  403b10:	mov	x23, x1
  403b14:	mov	x22, x3
  403b18:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  403b1c:	b.eq	403bc4 <ferror@plt+0x1fd4>  // b.none
  403b20:	mov	x19, #0x0                   	// #0
  403b24:	nop
  403b28:	cmp	w4, #0x2c
  403b2c:	ldrsb	w4, [x20, #1]
  403b30:	b.eq	403b5c <ferror@plt+0x1f6c>  // b.none
  403b34:	cbz	w4, 403b64 <ferror@plt+0x1f74>
  403b38:	add	x20, x20, #0x1
  403b3c:	cmp	x21, x19
  403b40:	b.hi	403b28 <ferror@plt+0x1f38>  // b.pmore
  403b44:	mov	w0, #0xfffffffe            	// #-2
  403b48:	ldp	x19, x20, [sp, #16]
  403b4c:	ldp	x21, x22, [sp, #32]
  403b50:	ldp	x23, x24, [sp, #48]
  403b54:	ldp	x29, x30, [sp], #64
  403b58:	ret
  403b5c:	mov	x24, x20
  403b60:	cbnz	w4, 403b68 <ferror@plt+0x1f78>
  403b64:	add	x24, x20, #0x1
  403b68:	cmp	x0, x24
  403b6c:	b.cs	403bc4 <ferror@plt+0x1fd4>  // b.hs, b.nlast
  403b70:	sub	x1, x24, x0
  403b74:	blr	x22
  403b78:	cmn	w0, #0x1
  403b7c:	b.eq	403bc4 <ferror@plt+0x1fd4>  // b.none
  403b80:	str	w0, [x23, x19, lsl #2]
  403b84:	add	x19, x19, #0x1
  403b88:	ldrsb	w0, [x24]
  403b8c:	cbz	w0, 403bac <ferror@plt+0x1fbc>
  403b90:	mov	x0, x20
  403b94:	ldrsb	w4, [x0, #1]!
  403b98:	cbz	w4, 403bac <ferror@plt+0x1fbc>
  403b9c:	cmp	x21, x19
  403ba0:	b.ls	403b44 <ferror@plt+0x1f54>  // b.plast
  403ba4:	mov	x20, x0
  403ba8:	b	403b28 <ferror@plt+0x1f38>
  403bac:	mov	w0, w19
  403bb0:	ldp	x19, x20, [sp, #16]
  403bb4:	ldp	x21, x22, [sp, #32]
  403bb8:	ldp	x23, x24, [sp, #48]
  403bbc:	ldp	x29, x30, [sp], #64
  403bc0:	ret
  403bc4:	ldp	x21, x22, [sp, #32]
  403bc8:	ldp	x23, x24, [sp, #48]
  403bcc:	mov	w0, #0xffffffff            	// #-1
  403bd0:	ldp	x19, x20, [sp, #16]
  403bd4:	ldp	x29, x30, [sp], #64
  403bd8:	ret
  403bdc:	mov	w0, #0xffffffff            	// #-1
  403be0:	ret
  403be4:	nop
  403be8:	cbz	x0, 403c64 <ferror@plt+0x2074>
  403bec:	stp	x29, x30, [sp, #-32]!
  403bf0:	mov	x29, sp
  403bf4:	str	x19, [sp, #16]
  403bf8:	mov	x19, x3
  403bfc:	mov	x3, x4
  403c00:	cmp	x19, #0x0
  403c04:	ldrsb	w4, [x0]
  403c08:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  403c0c:	b.eq	403c5c <ferror@plt+0x206c>  // b.none
  403c10:	ldr	x5, [x19]
  403c14:	cmp	x5, x2
  403c18:	b.hi	403c5c <ferror@plt+0x206c>  // b.pmore
  403c1c:	cmp	w4, #0x2b
  403c20:	b.eq	403c4c <ferror@plt+0x205c>  // b.none
  403c24:	str	xzr, [x19]
  403c28:	bl	403ae0 <ferror@plt+0x1ef0>
  403c2c:	cmp	w0, #0x0
  403c30:	b.le	403c40 <ferror@plt+0x2050>
  403c34:	ldr	x1, [x19]
  403c38:	add	x1, x1, w0, sxtw
  403c3c:	str	x1, [x19]
  403c40:	ldr	x19, [sp, #16]
  403c44:	ldp	x29, x30, [sp], #32
  403c48:	ret
  403c4c:	add	x0, x0, #0x1
  403c50:	add	x1, x1, x5, lsl #2
  403c54:	sub	x2, x2, x5
  403c58:	b	403c28 <ferror@plt+0x2038>
  403c5c:	mov	w0, #0xffffffff            	// #-1
  403c60:	b	403c40 <ferror@plt+0x2050>
  403c64:	mov	w0, #0xffffffff            	// #-1
  403c68:	ret
  403c6c:	nop
  403c70:	cmp	x2, #0x0
  403c74:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403c78:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403c7c:	b.eq	403d58 <ferror@plt+0x2168>  // b.none
  403c80:	stp	x29, x30, [sp, #-64]!
  403c84:	mov	x29, sp
  403c88:	stp	x19, x20, [sp, #16]
  403c8c:	mov	x20, x2
  403c90:	mov	x19, x0
  403c94:	stp	x21, x22, [sp, #32]
  403c98:	mov	w21, #0x1                   	// #1
  403c9c:	str	x23, [sp, #48]
  403ca0:	mov	x23, x1
  403ca4:	ldrsb	w3, [x0]
  403ca8:	cbz	w3, 403d40 <ferror@plt+0x2150>
  403cac:	nop
  403cb0:	cmp	w3, #0x2c
  403cb4:	ldrsb	w3, [x19, #1]
  403cb8:	b.eq	403cd0 <ferror@plt+0x20e0>  // b.none
  403cbc:	cbz	w3, 403d1c <ferror@plt+0x212c>
  403cc0:	add	x19, x19, #0x1
  403cc4:	cmp	w3, #0x2c
  403cc8:	ldrsb	w3, [x19, #1]
  403ccc:	b.ne	403cbc <ferror@plt+0x20cc>  // b.any
  403cd0:	mov	x22, x19
  403cd4:	cbz	w3, 403d1c <ferror@plt+0x212c>
  403cd8:	cmp	x0, x22
  403cdc:	b.cs	403d28 <ferror@plt+0x2138>  // b.hs, b.nlast
  403ce0:	sub	x1, x22, x0
  403ce4:	blr	x20
  403ce8:	tbnz	w0, #31, 403d2c <ferror@plt+0x213c>
  403cec:	asr	w2, w0, #3
  403cf0:	and	w0, w0, #0x7
  403cf4:	lsl	w0, w21, w0
  403cf8:	ldrb	w1, [x23, w2, sxtw]
  403cfc:	orr	w0, w0, w1
  403d00:	strb	w0, [x23, w2, sxtw]
  403d04:	ldrsb	w0, [x22]
  403d08:	cbz	w0, 403d40 <ferror@plt+0x2150>
  403d0c:	ldrsb	w3, [x19, #1]!
  403d10:	cbz	w3, 403d40 <ferror@plt+0x2150>
  403d14:	mov	x0, x19
  403d18:	b	403cb0 <ferror@plt+0x20c0>
  403d1c:	add	x22, x19, #0x1
  403d20:	cmp	x0, x22
  403d24:	b.cc	403ce0 <ferror@plt+0x20f0>  // b.lo, b.ul, b.last
  403d28:	mov	w0, #0xffffffff            	// #-1
  403d2c:	ldp	x19, x20, [sp, #16]
  403d30:	ldp	x21, x22, [sp, #32]
  403d34:	ldr	x23, [sp, #48]
  403d38:	ldp	x29, x30, [sp], #64
  403d3c:	ret
  403d40:	mov	w0, #0x0                   	// #0
  403d44:	ldp	x19, x20, [sp, #16]
  403d48:	ldp	x21, x22, [sp, #32]
  403d4c:	ldr	x23, [sp, #48]
  403d50:	ldp	x29, x30, [sp], #64
  403d54:	ret
  403d58:	mov	w0, #0xffffffea            	// #-22
  403d5c:	ret
  403d60:	cmp	x2, #0x0
  403d64:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403d68:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403d6c:	b.eq	403e2c <ferror@plt+0x223c>  // b.none
  403d70:	stp	x29, x30, [sp, #-48]!
  403d74:	mov	x29, sp
  403d78:	stp	x19, x20, [sp, #16]
  403d7c:	mov	x19, x0
  403d80:	stp	x21, x22, [sp, #32]
  403d84:	mov	x21, x2
  403d88:	mov	x22, x1
  403d8c:	ldrsb	w3, [x0]
  403d90:	cbz	w3, 403e18 <ferror@plt+0x2228>
  403d94:	nop
  403d98:	cmp	w3, #0x2c
  403d9c:	ldrsb	w3, [x19, #1]
  403da0:	b.eq	403db8 <ferror@plt+0x21c8>  // b.none
  403da4:	cbz	w3, 403df8 <ferror@plt+0x2208>
  403da8:	add	x19, x19, #0x1
  403dac:	cmp	w3, #0x2c
  403db0:	ldrsb	w3, [x19, #1]
  403db4:	b.ne	403da4 <ferror@plt+0x21b4>  // b.any
  403db8:	mov	x20, x19
  403dbc:	cbz	w3, 403df8 <ferror@plt+0x2208>
  403dc0:	cmp	x0, x20
  403dc4:	b.cs	403e04 <ferror@plt+0x2214>  // b.hs, b.nlast
  403dc8:	sub	x1, x20, x0
  403dcc:	blr	x21
  403dd0:	tbnz	x0, #63, 403e08 <ferror@plt+0x2218>
  403dd4:	ldr	x2, [x22]
  403dd8:	orr	x0, x2, x0
  403ddc:	str	x0, [x22]
  403de0:	ldrsb	w0, [x20]
  403de4:	cbz	w0, 403e18 <ferror@plt+0x2228>
  403de8:	ldrsb	w3, [x19, #1]!
  403dec:	cbz	w3, 403e18 <ferror@plt+0x2228>
  403df0:	mov	x0, x19
  403df4:	b	403d98 <ferror@plt+0x21a8>
  403df8:	add	x20, x19, #0x1
  403dfc:	cmp	x0, x20
  403e00:	b.cc	403dc8 <ferror@plt+0x21d8>  // b.lo, b.ul, b.last
  403e04:	mov	w0, #0xffffffff            	// #-1
  403e08:	ldp	x19, x20, [sp, #16]
  403e0c:	ldp	x21, x22, [sp, #32]
  403e10:	ldp	x29, x30, [sp], #48
  403e14:	ret
  403e18:	mov	w0, #0x0                   	// #0
  403e1c:	ldp	x19, x20, [sp, #16]
  403e20:	ldp	x21, x22, [sp, #32]
  403e24:	ldp	x29, x30, [sp], #48
  403e28:	ret
  403e2c:	mov	w0, #0xffffffea            	// #-22
  403e30:	ret
  403e34:	nop
  403e38:	stp	x29, x30, [sp, #-80]!
  403e3c:	mov	x29, sp
  403e40:	str	xzr, [sp, #72]
  403e44:	cbz	x0, 403ed8 <ferror@plt+0x22e8>
  403e48:	stp	x19, x20, [sp, #16]
  403e4c:	mov	x19, x0
  403e50:	mov	x20, x2
  403e54:	stp	x21, x22, [sp, #32]
  403e58:	mov	w21, w3
  403e5c:	stp	x23, x24, [sp, #48]
  403e60:	mov	x23, x1
  403e64:	str	w3, [x1]
  403e68:	str	w3, [x2]
  403e6c:	bl	401ba0 <__errno_location@plt>
  403e70:	str	wzr, [x0]
  403e74:	mov	x22, x0
  403e78:	ldrsb	w0, [x19]
  403e7c:	cmp	w0, #0x3a
  403e80:	b.eq	403ee4 <ferror@plt+0x22f4>  // b.none
  403e84:	add	x24, sp, #0x48
  403e88:	mov	x0, x19
  403e8c:	mov	x1, x24
  403e90:	mov	w2, #0xa                   	// #10
  403e94:	bl	401a80 <strtol@plt>
  403e98:	str	w0, [x23]
  403e9c:	str	w0, [x20]
  403ea0:	ldr	w0, [x22]
  403ea4:	cbnz	w0, 403f1c <ferror@plt+0x232c>
  403ea8:	ldr	x2, [sp, #72]
  403eac:	cmp	x2, #0x0
  403eb0:	ccmp	x2, x19, #0x4, ne  // ne = any
  403eb4:	b.eq	403f1c <ferror@plt+0x232c>  // b.none
  403eb8:	ldrsb	w3, [x2]
  403ebc:	cmp	w3, #0x3a
  403ec0:	b.eq	403f30 <ferror@plt+0x2340>  // b.none
  403ec4:	cmp	w3, #0x2d
  403ec8:	b.eq	403f4c <ferror@plt+0x235c>  // b.none
  403ecc:	ldp	x19, x20, [sp, #16]
  403ed0:	ldp	x21, x22, [sp, #32]
  403ed4:	ldp	x23, x24, [sp, #48]
  403ed8:	mov	w0, #0x0                   	// #0
  403edc:	ldp	x29, x30, [sp], #80
  403ee0:	ret
  403ee4:	add	x19, x19, #0x1
  403ee8:	add	x1, sp, #0x48
  403eec:	mov	x0, x19
  403ef0:	mov	w2, #0xa                   	// #10
  403ef4:	bl	401a80 <strtol@plt>
  403ef8:	str	w0, [x20]
  403efc:	ldr	w0, [x22]
  403f00:	cbnz	w0, 403f1c <ferror@plt+0x232c>
  403f04:	ldr	x0, [sp, #72]
  403f08:	cbz	x0, 403f1c <ferror@plt+0x232c>
  403f0c:	ldrsb	w1, [x0]
  403f10:	cmp	w1, #0x0
  403f14:	ccmp	x0, x19, #0x4, eq  // eq = none
  403f18:	b.ne	403ecc <ferror@plt+0x22dc>  // b.any
  403f1c:	mov	w0, #0xffffffff            	// #-1
  403f20:	ldp	x19, x20, [sp, #16]
  403f24:	ldp	x21, x22, [sp, #32]
  403f28:	ldp	x23, x24, [sp, #48]
  403f2c:	b	403edc <ferror@plt+0x22ec>
  403f30:	ldrsb	w1, [x2, #1]
  403f34:	cbnz	w1, 403f4c <ferror@plt+0x235c>
  403f38:	ldp	x23, x24, [sp, #48]
  403f3c:	str	w21, [x20]
  403f40:	ldp	x19, x20, [sp, #16]
  403f44:	ldp	x21, x22, [sp, #32]
  403f48:	b	403edc <ferror@plt+0x22ec>
  403f4c:	str	wzr, [x22]
  403f50:	add	x19, x2, #0x1
  403f54:	mov	x1, x24
  403f58:	mov	x0, x19
  403f5c:	mov	w2, #0xa                   	// #10
  403f60:	str	xzr, [sp, #72]
  403f64:	bl	401a80 <strtol@plt>
  403f68:	str	w0, [x20]
  403f6c:	ldr	w0, [x22]
  403f70:	cbz	w0, 403f04 <ferror@plt+0x2314>
  403f74:	b	403f1c <ferror@plt+0x232c>
  403f78:	cmp	x1, #0x0
  403f7c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403f80:	b.eq	404054 <ferror@plt+0x2464>  // b.none
  403f84:	stp	x29, x30, [sp, #-80]!
  403f88:	mov	x29, sp
  403f8c:	stp	x19, x20, [sp, #16]
  403f90:	mov	x19, x1
  403f94:	stp	x21, x22, [sp, #32]
  403f98:	add	x22, sp, #0x48
  403f9c:	str	x23, [sp, #48]
  403fa0:	add	x23, sp, #0x40
  403fa4:	b	403fc8 <ferror@plt+0x23d8>
  403fa8:	cmp	x20, #0x0
  403fac:	add	x19, x3, x4
  403fb0:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  403fb4:	ccmp	x21, x4, #0x0, ne  // ne = any
  403fb8:	b.ne	40403c <ferror@plt+0x244c>  // b.any
  403fbc:	bl	401940 <strncmp@plt>
  403fc0:	cbnz	w0, 40403c <ferror@plt+0x244c>
  403fc4:	add	x0, x20, x21
  403fc8:	mov	x1, x23
  403fcc:	bl	402970 <ferror@plt+0xd80>
  403fd0:	mov	x1, x22
  403fd4:	mov	x20, x0
  403fd8:	mov	x0, x19
  403fdc:	bl	402970 <ferror@plt+0xd80>
  403fe0:	ldp	x21, x4, [sp, #64]
  403fe4:	mov	x3, x0
  403fe8:	mov	x1, x3
  403fec:	mov	x0, x20
  403ff0:	mov	x2, x21
  403ff4:	adds	x5, x21, x4
  403ff8:	b.eq	404024 <ferror@plt+0x2434>  // b.none
  403ffc:	cmp	x5, #0x1
  404000:	b.ne	403fa8 <ferror@plt+0x23b8>  // b.any
  404004:	cbz	x20, 404014 <ferror@plt+0x2424>
  404008:	ldrsb	w5, [x20]
  40400c:	cmp	w5, #0x2f
  404010:	b.eq	404024 <ferror@plt+0x2434>  // b.none
  404014:	cbz	x3, 40403c <ferror@plt+0x244c>
  404018:	ldrsb	w5, [x3]
  40401c:	cmp	w5, #0x2f
  404020:	b.ne	403fa8 <ferror@plt+0x23b8>  // b.any
  404024:	mov	w0, #0x1                   	// #1
  404028:	ldp	x19, x20, [sp, #16]
  40402c:	ldp	x21, x22, [sp, #32]
  404030:	ldr	x23, [sp, #48]
  404034:	ldp	x29, x30, [sp], #80
  404038:	ret
  40403c:	mov	w0, #0x0                   	// #0
  404040:	ldp	x19, x20, [sp, #16]
  404044:	ldp	x21, x22, [sp, #32]
  404048:	ldr	x23, [sp, #48]
  40404c:	ldp	x29, x30, [sp], #80
  404050:	ret
  404054:	mov	w0, #0x0                   	// #0
  404058:	ret
  40405c:	nop
  404060:	stp	x29, x30, [sp, #-64]!
  404064:	mov	x29, sp
  404068:	stp	x19, x20, [sp, #16]
  40406c:	mov	x19, x1
  404070:	orr	x1, x0, x1
  404074:	cbz	x1, 4040f4 <ferror@plt+0x2504>
  404078:	stp	x21, x22, [sp, #32]
  40407c:	mov	x20, x0
  404080:	mov	x21, x2
  404084:	cbz	x0, 404108 <ferror@plt+0x2518>
  404088:	cbz	x19, 404120 <ferror@plt+0x2530>
  40408c:	stp	x23, x24, [sp, #48]
  404090:	bl	401810 <strlen@plt>
  404094:	mov	x23, x0
  404098:	mvn	x0, x0
  40409c:	mov	x22, #0x0                   	// #0
  4040a0:	cmp	x21, x0
  4040a4:	b.hi	4040dc <ferror@plt+0x24ec>  // b.pmore
  4040a8:	add	x24, x21, x23
  4040ac:	add	x0, x24, #0x1
  4040b0:	bl	401910 <malloc@plt>
  4040b4:	mov	x22, x0
  4040b8:	cbz	x0, 4040dc <ferror@plt+0x24ec>
  4040bc:	mov	x1, x20
  4040c0:	mov	x2, x23
  4040c4:	bl	4017d0 <memcpy@plt>
  4040c8:	mov	x2, x21
  4040cc:	mov	x1, x19
  4040d0:	add	x0, x22, x23
  4040d4:	bl	4017d0 <memcpy@plt>
  4040d8:	strb	wzr, [x22, x24]
  4040dc:	mov	x0, x22
  4040e0:	ldp	x19, x20, [sp, #16]
  4040e4:	ldp	x21, x22, [sp, #32]
  4040e8:	ldp	x23, x24, [sp, #48]
  4040ec:	ldp	x29, x30, [sp], #64
  4040f0:	ret
  4040f4:	ldp	x19, x20, [sp, #16]
  4040f8:	adrp	x0, 404000 <ferror@plt+0x2410>
  4040fc:	ldp	x29, x30, [sp], #64
  404100:	add	x0, x0, #0x5b8
  404104:	b	4019c0 <strdup@plt>
  404108:	mov	x0, x19
  40410c:	mov	x1, x2
  404110:	ldp	x19, x20, [sp, #16]
  404114:	ldp	x21, x22, [sp, #32]
  404118:	ldp	x29, x30, [sp], #64
  40411c:	b	401ad0 <strndup@plt>
  404120:	ldp	x19, x20, [sp, #16]
  404124:	ldp	x21, x22, [sp, #32]
  404128:	ldp	x29, x30, [sp], #64
  40412c:	b	4019c0 <strdup@plt>
  404130:	stp	x29, x30, [sp, #-32]!
  404134:	mov	x2, #0x0                   	// #0
  404138:	mov	x29, sp
  40413c:	stp	x19, x20, [sp, #16]
  404140:	mov	x20, x0
  404144:	mov	x19, x1
  404148:	cbz	x1, 404158 <ferror@plt+0x2568>
  40414c:	mov	x0, x1
  404150:	bl	401810 <strlen@plt>
  404154:	mov	x2, x0
  404158:	mov	x1, x19
  40415c:	mov	x0, x20
  404160:	ldp	x19, x20, [sp, #16]
  404164:	ldp	x29, x30, [sp], #32
  404168:	b	404060 <ferror@plt+0x2470>
  40416c:	nop
  404170:	stp	x29, x30, [sp, #-288]!
  404174:	mov	w9, #0xffffffd0            	// #-48
  404178:	mov	w8, #0xffffff80            	// #-128
  40417c:	mov	x29, sp
  404180:	add	x10, sp, #0xf0
  404184:	add	x11, sp, #0x120
  404188:	stp	x11, x11, [sp, #80]
  40418c:	str	x10, [sp, #96]
  404190:	stp	w9, w8, [sp, #104]
  404194:	ldp	x10, x11, [sp, #80]
  404198:	str	x19, [sp, #16]
  40419c:	ldp	x8, x9, [sp, #96]
  4041a0:	mov	x19, x0
  4041a4:	add	x0, sp, #0x48
  4041a8:	stp	x10, x11, [sp, #32]
  4041ac:	stp	x8, x9, [sp, #48]
  4041b0:	str	q0, [sp, #112]
  4041b4:	str	q1, [sp, #128]
  4041b8:	str	q2, [sp, #144]
  4041bc:	str	q3, [sp, #160]
  4041c0:	str	q4, [sp, #176]
  4041c4:	str	q5, [sp, #192]
  4041c8:	str	q6, [sp, #208]
  4041cc:	str	q7, [sp, #224]
  4041d0:	stp	x2, x3, [sp, #240]
  4041d4:	add	x2, sp, #0x20
  4041d8:	stp	x4, x5, [sp, #256]
  4041dc:	stp	x6, x7, [sp, #272]
  4041e0:	bl	401ac0 <vasprintf@plt>
  4041e4:	tbnz	w0, #31, 404214 <ferror@plt+0x2624>
  4041e8:	ldr	x1, [sp, #72]
  4041ec:	sxtw	x2, w0
  4041f0:	mov	x0, x19
  4041f4:	bl	404060 <ferror@plt+0x2470>
  4041f8:	mov	x19, x0
  4041fc:	ldr	x0, [sp, #72]
  404200:	bl	401a90 <free@plt>
  404204:	mov	x0, x19
  404208:	ldr	x19, [sp, #16]
  40420c:	ldp	x29, x30, [sp], #288
  404210:	ret
  404214:	mov	x19, #0x0                   	// #0
  404218:	mov	x0, x19
  40421c:	ldr	x19, [sp, #16]
  404220:	ldp	x29, x30, [sp], #288
  404224:	ret
  404228:	stp	x29, x30, [sp, #-80]!
  40422c:	mov	x29, sp
  404230:	stp	x21, x22, [sp, #32]
  404234:	ldr	x21, [x0]
  404238:	stp	x19, x20, [sp, #16]
  40423c:	mov	x19, x0
  404240:	ldrsb	w0, [x21]
  404244:	cbz	w0, 404388 <ferror@plt+0x2798>
  404248:	mov	x0, x21
  40424c:	mov	x22, x2
  404250:	stp	x23, x24, [sp, #48]
  404254:	mov	x24, x1
  404258:	mov	w23, w3
  40425c:	mov	x1, x2
  404260:	bl	401ae0 <strspn@plt>
  404264:	add	x20, x21, x0
  404268:	ldrsb	w21, [x21, x0]
  40426c:	cbz	w21, 40434c <ferror@plt+0x275c>
  404270:	cbz	w23, 4042f4 <ferror@plt+0x2704>
  404274:	adrp	x0, 404000 <ferror@plt+0x2410>
  404278:	mov	w1, w21
  40427c:	add	x0, x0, #0xbb8
  404280:	bl	401af0 <strchr@plt>
  404284:	cbz	x0, 404324 <ferror@plt+0x2734>
  404288:	add	x1, sp, #0x48
  40428c:	add	x23, x20, #0x1
  404290:	mov	x0, x23
  404294:	strb	w21, [sp, #72]
  404298:	strb	wzr, [sp, #73]
  40429c:	bl	4029f8 <ferror@plt+0xe08>
  4042a0:	add	x1, x20, x0
  4042a4:	str	x0, [x24]
  4042a8:	ldrsb	w1, [x1, #1]
  4042ac:	cmp	w1, #0x0
  4042b0:	ccmp	w21, w1, #0x0, ne  // ne = any
  4042b4:	b.ne	40434c <ferror@plt+0x275c>  // b.any
  4042b8:	add	x0, x0, #0x2
  4042bc:	add	x21, x20, x0
  4042c0:	ldrsb	w1, [x20, x0]
  4042c4:	cbz	w1, 4042d4 <ferror@plt+0x26e4>
  4042c8:	mov	x0, x22
  4042cc:	bl	401af0 <strchr@plt>
  4042d0:	cbz	x0, 40434c <ferror@plt+0x275c>
  4042d4:	mov	x20, x23
  4042d8:	ldp	x23, x24, [sp, #48]
  4042dc:	str	x21, [x19]
  4042e0:	mov	x0, x20
  4042e4:	ldp	x19, x20, [sp, #16]
  4042e8:	ldp	x21, x22, [sp, #32]
  4042ec:	ldp	x29, x30, [sp], #80
  4042f0:	ret
  4042f4:	mov	x1, x22
  4042f8:	mov	x0, x20
  4042fc:	bl	401b70 <strcspn@plt>
  404300:	str	x0, [x24]
  404304:	add	x0, x20, x0
  404308:	ldp	x23, x24, [sp, #48]
  40430c:	str	x0, [x19]
  404310:	mov	x0, x20
  404314:	ldp	x19, x20, [sp, #16]
  404318:	ldp	x21, x22, [sp, #32]
  40431c:	ldp	x29, x30, [sp], #80
  404320:	ret
  404324:	mov	x1, x22
  404328:	mov	x0, x20
  40432c:	bl	4029f8 <ferror@plt+0xe08>
  404330:	str	x0, [x24]
  404334:	add	x21, x20, x0
  404338:	ldrsb	w1, [x20, x0]
  40433c:	cbz	w1, 40436c <ferror@plt+0x277c>
  404340:	mov	x0, x22
  404344:	bl	401af0 <strchr@plt>
  404348:	cbnz	x0, 40436c <ferror@plt+0x277c>
  40434c:	ldp	x23, x24, [sp, #48]
  404350:	str	x20, [x19]
  404354:	mov	x20, #0x0                   	// #0
  404358:	mov	x0, x20
  40435c:	ldp	x19, x20, [sp, #16]
  404360:	ldp	x21, x22, [sp, #32]
  404364:	ldp	x29, x30, [sp], #80
  404368:	ret
  40436c:	ldp	x23, x24, [sp, #48]
  404370:	str	x21, [x19]
  404374:	mov	x0, x20
  404378:	ldp	x19, x20, [sp, #16]
  40437c:	ldp	x21, x22, [sp, #32]
  404380:	ldp	x29, x30, [sp], #80
  404384:	ret
  404388:	mov	x20, #0x0                   	// #0
  40438c:	mov	x0, x20
  404390:	ldp	x19, x20, [sp, #16]
  404394:	ldp	x21, x22, [sp, #32]
  404398:	ldp	x29, x30, [sp], #80
  40439c:	ret
  4043a0:	stp	x29, x30, [sp, #-32]!
  4043a4:	mov	x29, sp
  4043a8:	str	x19, [sp, #16]
  4043ac:	mov	x19, x0
  4043b0:	b	4043bc <ferror@plt+0x27cc>
  4043b4:	cmp	w0, #0xa
  4043b8:	b.eq	4043dc <ferror@plt+0x27ec>  // b.none
  4043bc:	mov	x0, x19
  4043c0:	bl	401970 <fgetc@plt>
  4043c4:	cmn	w0, #0x1
  4043c8:	b.ne	4043b4 <ferror@plt+0x27c4>  // b.any
  4043cc:	mov	w0, #0x1                   	// #1
  4043d0:	ldr	x19, [sp, #16]
  4043d4:	ldp	x29, x30, [sp], #32
  4043d8:	ret
  4043dc:	mov	w0, #0x0                   	// #0
  4043e0:	ldr	x19, [sp, #16]
  4043e4:	ldp	x29, x30, [sp], #32
  4043e8:	ret
  4043ec:	nop
  4043f0:	stp	x29, x30, [sp, #-64]!
  4043f4:	mov	x29, sp
  4043f8:	stp	x19, x20, [sp, #16]
  4043fc:	adrp	x20, 415000 <ferror@plt+0x13410>
  404400:	add	x20, x20, #0xde0
  404404:	stp	x21, x22, [sp, #32]
  404408:	adrp	x21, 415000 <ferror@plt+0x13410>
  40440c:	add	x21, x21, #0xdd8
  404410:	sub	x20, x20, x21
  404414:	mov	w22, w0
  404418:	stp	x23, x24, [sp, #48]
  40441c:	mov	x23, x1
  404420:	mov	x24, x2
  404424:	bl	401798 <memcpy@plt-0x38>
  404428:	cmp	xzr, x20, asr #3
  40442c:	b.eq	404458 <ferror@plt+0x2868>  // b.none
  404430:	asr	x20, x20, #3
  404434:	mov	x19, #0x0                   	// #0
  404438:	ldr	x3, [x21, x19, lsl #3]
  40443c:	mov	x2, x24
  404440:	add	x19, x19, #0x1
  404444:	mov	x1, x23
  404448:	mov	w0, w22
  40444c:	blr	x3
  404450:	cmp	x20, x19
  404454:	b.ne	404438 <ferror@plt+0x2848>  // b.any
  404458:	ldp	x19, x20, [sp, #16]
  40445c:	ldp	x21, x22, [sp, #32]
  404460:	ldp	x23, x24, [sp, #48]
  404464:	ldp	x29, x30, [sp], #64
  404468:	ret
  40446c:	nop
  404470:	ret
  404474:	nop
  404478:	adrp	x2, 416000 <ferror@plt+0x14410>
  40447c:	mov	x1, #0x0                   	// #0
  404480:	ldr	x2, [x2, #544]
  404484:	b	4018b0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404488 <.fini>:
  404488:	stp	x29, x30, [sp, #-16]!
  40448c:	mov	x29, sp
  404490:	ldp	x29, x30, [sp], #16
  404494:	ret
