Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Dec 12 15:24:04 2024
| Host         : DESKTOP-339EFSV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   24          inf        0.000                      0                   24           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss0/outputBuffer/genblk1[1].ffN/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.381ns  (logic 3.986ns (62.463%)  route 2.395ns (37.537%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  ss0/outputBuffer/genblk1[1].ffN/Q_reg/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ss0/outputBuffer/genblk1[1].ffN/Q_reg/Q
                         net (fo=2, routed)           2.395     2.851    data_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.381 r  data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.381    data[1]
    E19                                                               r  data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss0/outputBuffer/genblk1[7].ffN/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.891ns  (logic 3.957ns (67.168%)  route 1.934ns (32.832%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  ss0/outputBuffer/genblk1[7].ffN/Q_reg/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ss0/outputBuffer/genblk1[7].ffN/Q_reg/Q
                         net (fo=2, routed)           1.934     2.390    data_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501     5.891 r  data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.891    data[7]
    V14                                                               r  data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss0/outputBuffer/genblk1[6].ffN/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.889ns  (logic 3.962ns (67.284%)  route 1.927ns (32.716%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  ss0/outputBuffer/genblk1[6].ffN/Q_reg/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ss0/outputBuffer/genblk1[6].ffN/Q_reg/Q
                         net (fo=2, routed)           1.927     2.383    data_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     5.889 r  data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.889    data[6]
    U14                                                               r  data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss0/outputBuffer/genblk1[0].ffN/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.863ns  (logic 3.961ns (67.558%)  route 1.902ns (32.442%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  ss0/outputBuffer/genblk1[0].ffN/Q_reg/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ss0/outputBuffer/genblk1[0].ffN/Q_reg/Q
                         net (fo=2, routed)           1.902     2.358    data_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     5.863 r  data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.863    data[0]
    U16                                                               r  data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss0/outputBuffer/genblk1[5].ffN/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.846ns  (logic 3.970ns (67.919%)  route 1.875ns (32.081%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  ss0/outputBuffer/genblk1[5].ffN/Q_reg/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ss0/outputBuffer/genblk1[5].ffN/Q_reg/Q
                         net (fo=2, routed)           1.875     2.331    data_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514     5.846 r  data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.846    data[5]
    U15                                                               r  data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss0/outputBuffer/genblk1[3].ffN/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.675ns  (logic 3.965ns (69.865%)  route 1.710ns (30.135%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  ss0/outputBuffer/genblk1[3].ffN/Q_reg/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ss0/outputBuffer/genblk1[3].ffN/Q_reg/Q
                         net (fo=2, routed)           1.710     2.166    data_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     5.675 r  data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.675    data[3]
    V19                                                               r  data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss0/outputBuffer/genblk1[4].ffN/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.648ns  (logic 3.965ns (70.199%)  route 1.683ns (29.801%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  ss0/outputBuffer/genblk1[4].ffN/Q_reg/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ss0/outputBuffer/genblk1[4].ffN/Q_reg/Q
                         net (fo=2, routed)           1.683     2.139    data_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     5.648 r  data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.648    data[4]
    W18                                                               r  data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss0/outputBuffer/genblk1[2].ffN/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.642ns  (logic 3.957ns (70.140%)  route 1.685ns (29.860%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  ss0/outputBuffer/genblk1[2].ffN/Q_reg/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ss0/outputBuffer/genblk1[2].ffN/Q_reg/Q
                         net (fo=2, routed)           1.685     2.141    data_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     5.642 r  data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.642    data[2]
    U19                                                               r  data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit
                            (input port)
  Destination:            ss0/shiftReg/genblk1[0].reg0/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.052ns  (logic 1.456ns (35.939%)  route 2.596ns (64.061%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  bit (IN)
                         net (fo=0)                   0.000     0.000    bit
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  bit_IBUF_inst/O
                         net (fo=1, routed)           2.596     4.052    ss0/shiftReg/genblk1[0].reg0/Qnext
    SLICE_X32Y28         FDRE                                         r  ss0/shiftReg/genblk1[0].reg0/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out
                            (input port)
  Destination:            ss0/outputBuffer/genblk1[7].ffN/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.354ns  (logic 1.575ns (46.959%)  route 1.779ns (53.041%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  data_out (IN)
                         net (fo=0)                   0.000     0.000    data_out
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  data_out_IBUF_inst/O
                         net (fo=8, routed)           1.779     3.230    ss0/outputBuffer/genblk1[7].ffN/mux/data_out_IBUF
    SLICE_X0Y8           LUT3 (Prop_lut3_I2_O)        0.124     3.354 r  ss0/outputBuffer/genblk1[7].ffN/mux/S/O
                         net (fo=1, routed)           0.000     3.354    ss0/outputBuffer/genblk1[7].ffN/Qnext
    SLICE_X0Y8           FDRE                                         r  ss0/outputBuffer/genblk1[7].ffN/Q_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss0/shiftReg/genblk1[2].regN/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ss0/shiftReg/genblk1[3].regN/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.421%)  route 0.133ns (48.579%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE                         0.000     0.000 r  ss0/shiftReg/genblk1[2].regN/Q_reg/C
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ss0/shiftReg/genblk1[2].regN/Q_reg/Q
                         net (fo=2, routed)           0.133     0.274    ss0/shiftReg/genblk1[3].regN/Q_reg_0[0]
    SLICE_X0Y10          FDRE                                         r  ss0/shiftReg/genblk1[3].regN/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss0/shiftReg/genblk1[5].regN/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ss0/outputBuffer/genblk1[2].ffN/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  ss0/shiftReg/genblk1[5].regN/Q_reg/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ss0/shiftReg/genblk1[5].regN/Q_reg/Q
                         net (fo=2, routed)           0.110     0.251    ss0/outputBuffer/genblk1[2].ffN/mux/shift_bus[0]
    SLICE_X0Y18          LUT3 (Prop_lut3_I1_O)        0.045     0.296 r  ss0/outputBuffer/genblk1[2].ffN/mux/S/O
                         net (fo=1, routed)           0.000     0.296    ss0/outputBuffer/genblk1[2].ffN/Qnext
    SLICE_X0Y18          FDRE                                         r  ss0/outputBuffer/genblk1[2].ffN/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss0/shiftReg/genblk1[6].regN/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ss0/outputBuffer/genblk1[1].ffN/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.227ns (73.837%)  route 0.080ns (26.163%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  ss0/shiftReg/genblk1[6].regN/Q_reg/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ss0/shiftReg/genblk1[6].regN/Q_reg/Q
                         net (fo=2, routed)           0.080     0.208    ss0/outputBuffer/genblk1[1].ffN/mux/shift_bus[0]
    SLICE_X0Y18          LUT3 (Prop_lut3_I1_O)        0.099     0.307 r  ss0/outputBuffer/genblk1[1].ffN/mux/S/O
                         net (fo=1, routed)           0.000     0.307    ss0/outputBuffer/genblk1[1].ffN/Qnext
    SLICE_X0Y18          FDRE                                         r  ss0/outputBuffer/genblk1[1].ffN/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss0/shiftReg/genblk1[4].regN/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ss0/shiftReg/genblk1[5].regN/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.128ns (40.905%)  route 0.185ns (59.095%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  ss0/shiftReg/genblk1[4].regN/Q_reg/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ss0/shiftReg/genblk1[4].regN/Q_reg/Q
                         net (fo=2, routed)           0.185     0.313    ss0/shiftReg/genblk1[5].regN/Q_reg_0[0]
    SLICE_X1Y18          FDRE                                         r  ss0/shiftReg/genblk1[5].regN/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss0/shiftReg/genblk1[1].regN/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ss0/shiftReg/genblk1[2].regN/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.686%)  route 0.182ns (56.314%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE                         0.000     0.000 r  ss0/shiftReg/genblk1[1].regN/Q_reg/C
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ss0/shiftReg/genblk1[1].regN/Q_reg/Q
                         net (fo=2, routed)           0.182     0.323    ss0/shiftReg/genblk1[2].regN/Q_reg_0[0]
    SLICE_X1Y8           FDRE                                         r  ss0/shiftReg/genblk1[2].regN/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss0/shiftReg/genblk1[5].regN/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ss0/shiftReg/genblk1[6].regN/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.141ns (42.957%)  route 0.187ns (57.043%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  ss0/shiftReg/genblk1[5].regN/Q_reg/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ss0/shiftReg/genblk1[5].regN/Q_reg/Q
                         net (fo=2, routed)           0.187     0.328    ss0/shiftReg/genblk1[6].regN/Q_reg_0[0]
    SLICE_X0Y18          FDRE                                         r  ss0/shiftReg/genblk1[6].regN/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss0/shiftReg/genblk1[2].regN/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ss0/outputBuffer/genblk1[5].ffN/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.186ns (55.498%)  route 0.149ns (44.502%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE                         0.000     0.000 r  ss0/shiftReg/genblk1[2].regN/Q_reg/C
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ss0/shiftReg/genblk1[2].regN/Q_reg/Q
                         net (fo=2, routed)           0.149     0.290    ss0/outputBuffer/genblk1[5].ffN/mux/shift_bus[0]
    SLICE_X0Y8           LUT3 (Prop_lut3_I1_O)        0.045     0.335 r  ss0/outputBuffer/genblk1[5].ffN/mux/S/O
                         net (fo=1, routed)           0.000     0.335    ss0/outputBuffer/genblk1[5].ffN/Qnext
    SLICE_X0Y8           FDRE                                         r  ss0/outputBuffer/genblk1[5].ffN/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss0/shiftReg/genblk1[3].regN/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ss0/shiftReg/genblk1[4].regN/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.141ns (39.811%)  route 0.213ns (60.189%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  ss0/shiftReg/genblk1[3].regN/Q_reg/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ss0/shiftReg/genblk1[3].regN/Q_reg/Q
                         net (fo=2, routed)           0.213     0.354    ss0/shiftReg/genblk1[4].regN/Q_reg_0[0]
    SLICE_X0Y17          FDRE                                         r  ss0/shiftReg/genblk1[4].regN/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss0/outputBuffer/genblk1[7].ffN/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ss0/outputBuffer/genblk1[7].ffN/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.186ns (51.481%)  route 0.175ns (48.519%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  ss0/outputBuffer/genblk1[7].ffN/Q_reg/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ss0/outputBuffer/genblk1[7].ffN/Q_reg/Q
                         net (fo=2, routed)           0.175     0.316    ss0/outputBuffer/genblk1[7].ffN/mux/output_word[0]
    SLICE_X0Y8           LUT3 (Prop_lut3_I0_O)        0.045     0.361 r  ss0/outputBuffer/genblk1[7].ffN/mux/S/O
                         net (fo=1, routed)           0.000     0.361    ss0/outputBuffer/genblk1[7].ffN/Qnext
    SLICE_X0Y8           FDRE                                         r  ss0/outputBuffer/genblk1[7].ffN/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss0/shiftReg/genblk1[1].regN/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ss0/outputBuffer/genblk1[6].ffN/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.273%)  route 0.184ns (49.727%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE                         0.000     0.000 r  ss0/shiftReg/genblk1[1].regN/Q_reg/C
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ss0/shiftReg/genblk1[1].regN/Q_reg/Q
                         net (fo=2, routed)           0.184     0.325    ss0/outputBuffer/genblk1[6].ffN/mux/shift_bus[0]
    SLICE_X0Y8           LUT3 (Prop_lut3_I1_O)        0.045     0.370 r  ss0/outputBuffer/genblk1[6].ffN/mux/S/O
                         net (fo=1, routed)           0.000     0.370    ss0/outputBuffer/genblk1[6].ffN/Qnext
    SLICE_X0Y8           FDRE                                         r  ss0/outputBuffer/genblk1[6].ffN/Q_reg/D
  -------------------------------------------------------------------    -------------------





