Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /mnt/stor/vivado/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 8f88604f81a041f78584eab53f9a25aa --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exercise_16_behav xil_defaultlib.exercise_16 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/atuser/git/CMPE260/hw10/hw10.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/atuser/git/CMPE260/hw10/hw10.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.exercise_2_26
Compiling module xil_defaultlib.exercise_16
WARNING: [XSIM 43-3373] "/home/atuser/git/CMPE260/hw10/exercise_16.v" Line 27. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot exercise_16_behav
