{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "cores/nco.qsys cores/nco.BAK.qsys " "Backing up file \"cores/nco.qsys\" to \"cores/nco.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1582991922885 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "cores/nco/synthesis/nco.v cores/nco.BAK.v " "Backing up file \"cores/nco/synthesis/nco.v\" to \"cores/nco.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1582991922886 ""}
{ "Info" "IIPMAN_IPRGEN_START" "altera_nco_ii cores/nco.qsys " "Started upgrading IP component altera_nco_ii with file \"cores/nco.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1582991922887 ""}
{ "Info" "" "" "2020.02.29.10:58:47 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2020.02.29.10:58:47 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1582991927677 ""}
{ "Info" "" "" "2020.02.29.10:58:47 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2020.02.29.10:58:47 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1582991927687 ""}
{ "Info" "nco_generation.rpt" "" "2020.02.29.10:58:52 Info: Saving generation log to D:/cinnabon_fpga/cores/nco" {  } {  } 0 0 "2020.02.29.10:58:52 Info: Saving generation log to D:/cinnabon_fpga/cores/nco" 0 0 "Shell" 0 -1 1582991932710 ""}
{ "Info" "" "" "2020.02.29.10:58:52 Info: Starting: Create simulation model" {  } {  } 0 0 "2020.02.29.10:58:52 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1582991932710 ""}
{ "Info" "" "" "2020.02.29.10:58:52 Info: qsys-generate D:\\cinnabon_fpga\\cores\\nco.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\\cinnabon_fpga\\cores\\nco\\simulation --family=\"Cyclone IV GX\" --part=EP4CGX150DF31C7" {  } {  } 0 0 "2020.02.29.10:58:52 Info: qsys-generate D:\\cinnabon_fpga\\cores\\nco.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\\cinnabon_fpga\\cores\\nco\\simulation --family=\"Cyclone IV GX\" --part=EP4CGX150DF31C7" 0 0 "Shell" 0 -1 1582991932716 ""}
{ "Info" "nco.qsys" "" "2020.02.29.10:58:52 Info: Loading cores" {  } {  } 0 0 "2020.02.29.10:58:52 Info: Loading cores" 0 0 "Shell" 0 -1 1582991932744 ""}
{ "Info" "" "" "2020.02.29.10:58:53 Info: Reading input file" {  } {  } 0 0 "2020.02.29.10:58:53 Info: Reading input file" 0 0 "Shell" 0 -1 1582991933148 ""}
{ "Info" "" "" "2020.02.29.10:58:53 Info: Adding nco_ii_0 \[altera_nco_ii 19.1\]" {  } {  } 0 0 "2020.02.29.10:58:53 Info: Adding nco_ii_0 \[altera_nco_ii 19.1\]" 0 0 "Shell" 0 -1 1582991933149 ""}
{ "Info" "" "" "2020.02.29.10:58:53 Info: Parameterizing module nco_ii_0" {  } {  } 0 0 "2020.02.29.10:58:53 Info: Parameterizing module nco_ii_0" 0 0 "Shell" 0 -1 1582991933150 ""}
{ "Info" "" "" "2020.02.29.10:58:53 Info: Building connections" {  } {  } 0 0 "2020.02.29.10:58:53 Info: Building connections" 0 0 "Shell" 0 -1 1582991933151 ""}
{ "Info" "" "" "2020.02.29.10:58:53 Info: Parameterizing connections" {  } {  } 0 0 "2020.02.29.10:58:53 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1582991933151 ""}
{ "Info" "" "" "2020.02.29.10:58:53 Info: Validating" {  } {  } 0 0 "2020.02.29.10:58:53 Info: Validating" 0 0 "Shell" 0 -1 1582991933151 ""}
{ "Info" "" "" "2020.02.29.10:58:53 Info: Done reading input file" {  } {  } 0 0 "2020.02.29.10:58:53 Info: Done reading input file" 0 0 "Shell" 0 -1 1582991933167 ""}
{ "Info" "" "" "2020.02.29.10:58:53 Info: nco: Generating nco \"nco\" for SIM_VERILOG" {  } {  } 0 0 "2020.02.29.10:58:53 Info: nco: Generating nco \"nco\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1582991933719 ""}
{ "Info" "" "" "2020.02.29.10:58:54 Info: nco_ii_0: \"nco\" instantiated altera_nco_ii \"nco_ii_0\"" {  } {  } 0 0 "2020.02.29.10:58:54 Info: nco_ii_0: \"nco\" instantiated altera_nco_ii \"nco_ii_0\"" 0 0 "Shell" 0 -1 1582991934726 ""}
{ "Info" "" "" "2020.02.29.10:58:54 Info: nco: Done \"nco\" with 2 modules, 28 files" {  } {  } 0 0 "2020.02.29.10:58:54 Info: nco: Done \"nco\" with 2 modules, 28 files" 0 0 "Shell" 0 -1 1582991934734 ""}
{ "Info" "" "" "2020.02.29.10:58:54 Info: qsys-generate succeeded." {  } {  } 0 0 "2020.02.29.10:58:54 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1582991934754 ""}
{ "Info" "" "" "2020.02.29.10:58:54 Info: Finished: Create simulation model" {  } {  } 0 0 "2020.02.29.10:58:54 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1582991934754 ""}
{ "Info" "" "" "2020.02.29.10:58:54 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2020.02.29.10:58:54 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1582991934755 ""}
{ "Info" " --use-relative-paths=true" "" "2020.02.29.10:58:54 Info: sim-script-gen --spd=D:\\cinnabon_fpga\\cores\\nco\\nco.spd --output-directory=D:/cinnabon_fpga/cores/nco/simulation" {  } {  } 0 0 "2020.02.29.10:58:54 Info: sim-script-gen --spd=D:\\cinnabon_fpga\\cores\\nco\\nco.spd --output-directory=D:/cinnabon_fpga/cores/nco/simulation" 0 0 "Shell" 0 -1 1582991934755 ""}
{ "Info" " --use-relative-paths=true" "" "2020.02.29.10:58:54 Info: Doing: ip-make-simscript --spd=D:\\cinnabon_fpga\\cores\\nco\\nco.spd --output-directory=D:/cinnabon_fpga/cores/nco/simulation" {  } {  } 0 0 "2020.02.29.10:58:54 Info: Doing: ip-make-simscript --spd=D:\\cinnabon_fpga\\cores\\nco\\nco.spd --output-directory=D:/cinnabon_fpga/cores/nco/simulation" 0 0 "Shell" 0 -1 1582991934759 ""}
{ "Info" " directory:" "" "2020.02.29.10:58:55 Info: Generating the following file(s) for MODELSIM simulator in D:/cinnabon_fpga/cores/nco/simulation" {  } {  } 0 0 "2020.02.29.10:58:55 Info: Generating the following file(s) for MODELSIM simulator in D:/cinnabon_fpga/cores/nco/simulation" 0 0 "Shell" 0 -1 1582991935419 ""}
{ "Info" "msim_setup.tcl" "" "2020.02.29.10:58:55 Info:     mentor" {  } {  } 0 0 "2020.02.29.10:58:55 Info:     mentor" 0 0 "Shell" 0 -1 1582991935430 ""}
{ "Info" " directory:" "" "2020.02.29.10:58:55 Info: Generating the following file(s) for VCS simulator in D:/cinnabon_fpga/cores/nco/simulation" {  } {  } 0 0 "2020.02.29.10:58:55 Info: Generating the following file(s) for VCS simulator in D:/cinnabon_fpga/cores/nco/simulation" 0 0 "Shell" 0 -1 1582991935435 ""}
{ "Info" "vcs_setup.sh" "" "2020.02.29.10:58:55 Info:     synopsys/vcs" {  } {  } 0 0 "2020.02.29.10:58:55 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1582991935445 ""}
{ "Info" " directory:" "" "2020.02.29.10:58:55 Info: Generating the following file(s) for VCSMX simulator in D:/cinnabon_fpga/cores/nco/simulation" {  } {  } 0 0 "2020.02.29.10:58:55 Info: Generating the following file(s) for VCSMX simulator in D:/cinnabon_fpga/cores/nco/simulation" 0 0 "Shell" 0 -1 1582991935448 ""}
{ "Info" "synopsys_sim.setup" "" "2020.02.29.10:58:55 Info:     synopsys/vcsmx" {  } {  } 0 0 "2020.02.29.10:58:55 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1582991935448 ""}
{ "Info" "vcsmx_setup.sh" "" "2020.02.29.10:58:55 Info:     synopsys/vcsmx" {  } {  } 0 0 "2020.02.29.10:58:55 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1582991935458 ""}
{ "Info" " directory:" "" "2020.02.29.10:58:55 Info: Generating the following file(s) for NCSIM simulator in D:/cinnabon_fpga/cores/nco/simulation" {  } {  } 0 0 "2020.02.29.10:58:55 Info: Generating the following file(s) for NCSIM simulator in D:/cinnabon_fpga/cores/nco/simulation" 0 0 "Shell" 0 -1 1582991935462 ""}
{ "Info" "cds.lib" "" "2020.02.29.10:58:55 Info:     cadence" {  } {  } 0 0 "2020.02.29.10:58:55 Info:     cadence" 0 0 "Shell" 0 -1 1582991935463 ""}
{ "Info" "hdl.var" "" "2020.02.29.10:58:55 Info:     cadence" {  } {  } 0 0 "2020.02.29.10:58:55 Info:     cadence" 0 0 "Shell" 0 -1 1582991935463 ""}
{ "Info" "ncsim_setup.sh" "" "2020.02.29.10:58:55 Info:     cadence" {  } {  } 0 0 "2020.02.29.10:58:55 Info:     cadence" 0 0 "Shell" 0 -1 1582991935472 ""}
{ "Info" " directory" "" "2020.02.29.10:58:55 Info:     1 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2020.02.29.10:58:55 Info:     1 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1582991935473 ""}
{ "Info" " directory:" "" "2020.02.29.10:58:55 Info: Generating the following file(s) for RIVIERA simulator in D:/cinnabon_fpga/cores/nco/simulation" {  } {  } 0 0 "2020.02.29.10:58:55 Info: Generating the following file(s) for RIVIERA simulator in D:/cinnabon_fpga/cores/nco/simulation" 0 0 "Shell" 0 -1 1582991935477 ""}
{ "Info" "rivierapro_setup.tcl" "" "2020.02.29.10:58:55 Info:     aldec" {  } {  } 0 0 "2020.02.29.10:58:55 Info:     aldec" 0 0 "Shell" 0 -1 1582991935484 ""}
{ "Info" "." "" "2020.02.29.10:58:55 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/cinnabon_fpga/cores/nco/simulation" {  } {  } 0 0 "2020.02.29.10:58:55 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/cinnabon_fpga/cores/nco/simulation" 0 0 "Shell" 0 -1 1582991935485 ""}
{ "Info" "" "" "2020.02.29.10:58:55 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2020.02.29.10:58:55 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1582991935485 ""}
{ "Info" "" "" "2020.02.29.10:58:55 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2020.02.29.10:58:55 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1582991935485 ""}
{ "Info" "" "" "2020.02.29.10:58:55 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2020.02.29.10:58:55 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1582991935485 ""}
{ "Info" "" "" "2020.02.29.10:58:55 Info: qsys-generate D:\\cinnabon_fpga\\cores\\nco.qsys --block-symbol-file --output-directory=D:\\cinnabon_fpga\\cores\\nco --family=\"Cyclone IV GX\" --part=EP4CGX150DF31C7" {  } {  } 0 0 "2020.02.29.10:58:55 Info: qsys-generate D:\\cinnabon_fpga\\cores\\nco.qsys --block-symbol-file --output-directory=D:\\cinnabon_fpga\\cores\\nco --family=\"Cyclone IV GX\" --part=EP4CGX150DF31C7" 0 0 "Shell" 0 -1 1582991935486 ""}
{ "Info" "nco.qsys" "" "2020.02.29.10:58:55 Info: Loading cores" {  } {  } 0 0 "2020.02.29.10:58:55 Info: Loading cores" 0 0 "Shell" 0 -1 1582991935489 ""}
{ "Info" "" "" "2020.02.29.10:58:55 Info: Reading input file" {  } {  } 0 0 "2020.02.29.10:58:55 Info: Reading input file" 0 0 "Shell" 0 -1 1582991935890 ""}
{ "Info" "" "" "2020.02.29.10:58:55 Info: Adding nco_ii_0 \[altera_nco_ii 19.1\]" {  } {  } 0 0 "2020.02.29.10:58:55 Info: Adding nco_ii_0 \[altera_nco_ii 19.1\]" 0 0 "Shell" 0 -1 1582991935891 ""}
{ "Info" "" "" "2020.02.29.10:58:55 Info: Parameterizing module nco_ii_0" {  } {  } 0 0 "2020.02.29.10:58:55 Info: Parameterizing module nco_ii_0" 0 0 "Shell" 0 -1 1582991935892 ""}
{ "Info" "" "" "2020.02.29.10:58:55 Info: Building connections" {  } {  } 0 0 "2020.02.29.10:58:55 Info: Building connections" 0 0 "Shell" 0 -1 1582991935892 ""}
{ "Info" "" "" "2020.02.29.10:58:55 Info: Parameterizing connections" {  } {  } 0 0 "2020.02.29.10:58:55 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1582991935893 ""}
{ "Info" "" "" "2020.02.29.10:58:55 Info: Validating" {  } {  } 0 0 "2020.02.29.10:58:55 Info: Validating" 0 0 "Shell" 0 -1 1582991935893 ""}
{ "Info" "" "" "2020.02.29.10:58:55 Info: Done reading input file" {  } {  } 0 0 "2020.02.29.10:58:55 Info: Done reading input file" 0 0 "Shell" 0 -1 1582991935904 ""}
{ "Info" "" "" "2020.02.29.10:58:56 Info: qsys-generate succeeded." {  } {  } 0 0 "2020.02.29.10:58:56 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1582991936710 ""}
{ "Info" "" "" "2020.02.29.10:58:56 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2020.02.29.10:58:56 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1582991936710 ""}
{ "Info" "" "" "2020.02.29.10:58:56 Info:" {  } {  } 0 0 "2020.02.29.10:58:56 Info:" 0 0 "Shell" 0 -1 1582991936710 ""}
{ "Info" "" "" "2020.02.29.10:58:56 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2020.02.29.10:58:56 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1582991936711 ""}
{ "Info" "" "" "2020.02.29.10:58:56 Info: qsys-generate D:\\cinnabon_fpga\\cores\\nco.qsys --synthesis=VERILOG --output-directory=D:\\cinnabon_fpga\\cores\\nco\\synthesis --family=\"Cyclone IV GX\" --part=EP4CGX150DF31C7" {  } {  } 0 0 "2020.02.29.10:58:56 Info: qsys-generate D:\\cinnabon_fpga\\cores\\nco.qsys --synthesis=VERILOG --output-directory=D:\\cinnabon_fpga\\cores\\nco\\synthesis --family=\"Cyclone IV GX\" --part=EP4CGX150DF31C7" 0 0 "Shell" 0 -1 1582991936711 ""}
{ "Info" "nco.qsys" "" "2020.02.29.10:58:56 Info: Loading cores" {  } {  } 0 0 "2020.02.29.10:58:56 Info: Loading cores" 0 0 "Shell" 0 -1 1582991936713 ""}
{ "Info" "" "" "2020.02.29.10:58:57 Info: Reading input file" {  } {  } 0 0 "2020.02.29.10:58:57 Info: Reading input file" 0 0 "Shell" 0 -1 1582991937122 ""}
{ "Info" "" "" "2020.02.29.10:58:57 Info: Adding nco_ii_0 \[altera_nco_ii 19.1\]" {  } {  } 0 0 "2020.02.29.10:58:57 Info: Adding nco_ii_0 \[altera_nco_ii 19.1\]" 0 0 "Shell" 0 -1 1582991937125 ""}
{ "Info" "" "" "2020.02.29.10:58:57 Info: Parameterizing module nco_ii_0" {  } {  } 0 0 "2020.02.29.10:58:57 Info: Parameterizing module nco_ii_0" 0 0 "Shell" 0 -1 1582991937125 ""}
{ "Info" "" "" "2020.02.29.10:58:57 Info: Building connections" {  } {  } 0 0 "2020.02.29.10:58:57 Info: Building connections" 0 0 "Shell" 0 -1 1582991937126 ""}
{ "Info" "" "" "2020.02.29.10:58:57 Info: Parameterizing connections" {  } {  } 0 0 "2020.02.29.10:58:57 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1582991937126 ""}
{ "Info" "" "" "2020.02.29.10:58:57 Info: Validating" {  } {  } 0 0 "2020.02.29.10:58:57 Info: Validating" 0 0 "Shell" 0 -1 1582991937127 ""}
{ "Info" "" "" "2020.02.29.10:58:57 Info: Done reading input file" {  } {  } 0 0 "2020.02.29.10:58:57 Info: Done reading input file" 0 0 "Shell" 0 -1 1582991937138 ""}
{ "Info" "" "" "2020.02.29.10:58:57 Info: nco: Generating nco \"nco\" for QUARTUS_SYNTH" {  } {  } 0 0 "2020.02.29.10:58:57 Info: nco: Generating nco \"nco\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1582991937643 ""}
{ "Info" "" "" "2020.02.29.10:58:58 Info: nco_ii_0: \"nco\" instantiated altera_nco_ii \"nco_ii_0\"" {  } {  } 0 0 "2020.02.29.10:58:58 Info: nco_ii_0: \"nco\" instantiated altera_nco_ii \"nco_ii_0\"" 0 0 "Shell" 0 -1 1582991938483 ""}
{ "Info" "" "" "2020.02.29.10:58:58 Info: nco: Done \"nco\" with 2 modules, 18 files" {  } {  } 0 0 "2020.02.29.10:58:58 Info: nco: Done \"nco\" with 2 modules, 18 files" 0 0 "Shell" 0 -1 1582991938488 ""}
{ "Info" "" "" "2020.02.29.10:58:58 Info: qsys-generate succeeded." {  } {  } 0 0 "2020.02.29.10:58:58 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1582991938516 ""}
{ "Info" "" "" "2020.02.29.10:58:58 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2020.02.29.10:58:58 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1582991938516 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "altera_nco_ii cores/nco.qsys " "Completed upgrading IP component altera_nco_ii with file \"cores/nco.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1582991938779 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/intelfpga_lite/19.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script d:/intelfpga_lite/19.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1582991939313 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582991939313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 29 10:58:59 2020 " "Processing ended: Sat Feb 29 10:58:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582991939313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582991939313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582991939313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1582991939313 ""}
