Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: ExponentialFunction.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ExponentialFunction.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ExponentialFunction"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : ExponentialFunction
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Training_Program\Lab\Lab1\ExponentialFuntion.v" into library work
Parsing module <ExponentialFunction>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ExponentialFunction>.
WARNING:HDLCompiler:413 - "D:\Training_Program\Lab\Lab1\ExponentialFuntion.v" Line 109: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\Training_Program\Lab\Lab1\ExponentialFuntion.v" Line 111: Result of 32-bit expression is truncated to fit in 2-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ExponentialFunction>.
    Related source file is "D:\Training_Program\Lab\Lab1\ExponentialFuntion.v".
        IDLE = 2'b00
        PROCESS = 2'b01
        FINISH = 2'b10
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <stop>.
    Found 2-bit register for signal <current_state>.
    Found 2-bit register for signal <cnt>.
    Found 4-bit register for signal <P1>.
    Found 4-bit register for signal <P>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 7                                              |
    | Clock              | ACLK (rising_edge)                             |
    | Reset              | ARESETN (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit subtractor for signal <GND_1_o_GND_1_o_sub_11_OUT<1:0>> created at line 109.
    Found 2-bit subtractor for signal <GND_1_o_GND_1_o_sub_12_OUT<1:0>> created at line 111.
    Found 4x2-bit multiplier for signal <n0042> created at line 124.
WARNING:Xst:737 - Found 1-bit latch for signal <selA>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ExponentialFunction> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 4x2-bit multiplier                                    : 1
# Adders/Subtractors                                   : 1
 2-bit subtractor                                      : 1
# Registers                                            : 5
 1-bit register                                        : 2
 2-bit register                                        : 1
 4-bit register                                        : 2
# Latches                                              : 1
 1-bit latch                                           : 1
# Multiplexers                                         : 2
 2-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 4x2-bit multiplier                                    : 1
# Adders/Subtractors                                   : 1
 2-bit subtractor                                      : 1
# Registers                                            : 12
 Flip-Flops                                            : 12
# Multiplexers                                         : 3
 1-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <current_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
WARNING:Xst:1294 - Latch <selA> is equivalent to a wire in block <ExponentialFunction>.

Optimizing unit <ExponentialFunction> ...
INFO:Xst:2261 - The FF/Latch <current_state_FSM_FFd1> in Unit <ExponentialFunction> is equivalent to the following FF/Latch, which will be removed : <done_reg> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ExponentialFunction, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 13
 Flip-Flops                                            : 13

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ExponentialFunction.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 12
#      INV                         : 1
#      LUT2                        : 1
#      LUT3                        : 4
#      LUT5                        : 3
#      LUT6                        : 3
# FlipFlops/Latches                : 13
#      FD                          : 2
#      FDC                         : 3
#      FDE                         : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 6
#      OBUF                        : 5

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              13  out of  54576     0%  
 Number of Slice LUTs:                   12  out of  27288     0%  
    Number used as Logic:                12  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     15
   Number with an unused Flip Flop:       2  out of     15    13%  
   Number with an unused LUT:             3  out of     15    20%  
   Number of fully used LUT-FF pairs:    10  out of     15    66%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    218     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ACLK                               | BUFGP                  | 13    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.513ns (Maximum Frequency: 397.852MHz)
   Minimum input arrival time before clock: 3.087ns
   Maximum output required time after clock: 3.732ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ACLK'
  Clock period: 2.513ns (frequency: 397.852MHz)
  Total number of paths / destination ports: 47 / 21
-------------------------------------------------------------------------
Delay:               2.513ns (Levels of Logic = 1)
  Source:            current_state_FSM_FFd2 (FF)
  Destination:       P1_0 (FF)
  Source Clock:      ACLK rising
  Destination Clock: ACLK rising

  Data Path: current_state_FSM_FFd2 to P1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   0.857  current_state_FSM_FFd2 (current_state_FSM_FFd2)
     LUT2:I1->O            4   0.205   0.683  _n0086_inv1 (_n0086_inv)
     FDE:CE                    0.322          P1_0
    ----------------------------------------
    Total                      2.513ns (0.974ns logic, 1.539ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ACLK'
  Total number of paths / destination ports: 16 / 12
-------------------------------------------------------------------------
Offset:              3.087ns (Levels of Logic = 2)
  Source:            ARESETN (PAD)
  Destination:       current_state_FSM_FFd1 (FF)
  Destination Clock: ACLK rising

  Data Path: ARESETN to current_state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  ARESETN_IBUF (ARESETN_IBUF)
     INV:I->O              3   0.206   0.650  ARESETN_inv1_INV_0 (ARESETN_inv)
     FDC:CLR                   0.430          current_state_FSM_FFd2
    ----------------------------------------
    Total                      3.087ns (1.858ns logic, 1.229ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ACLK'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.732ns (Levels of Logic = 1)
  Source:            current_state_FSM_FFd1 (FF)
  Destination:       done (PAD)
  Source Clock:      ACLK rising

  Data Path: current_state_FSM_FFd1 to done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   0.714  current_state_FSM_FFd1 (current_state_FSM_FFd1)
     OBUF:I->O                 2.571          done_OBUF (done)
    ----------------------------------------
    Total                      3.732ns (3.018ns logic, 0.714ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ACLK           |    2.513|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.75 secs
 
--> 

Total memory usage is 4486272 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    2 (   0 filtered)

