$date
	Tue Apr 08 13:51:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module comp_test $end
$var wire 1 ! z $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module uut $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#10000
1!
0#
0%
0"
0$
#20000
0!
1#
1%
#30000
0#
0%
1"
1$
#40000
1!
1#
1%
