|mem_ctrl
clk => clk.IN3
rst => cpu_mem_write_en.OUTPUTSELECT
rst => cpu_mem_data_in[0].OUTPUTSELECT
rst => cpu_mem_data_in[1].OUTPUTSELECT
rst => cpu_mem_data_in[2].OUTPUTSELECT
rst => cpu_mem_data_in[3].OUTPUTSELECT
rst => cpu_mem_data_in[4].OUTPUTSELECT
rst => cpu_mem_data_in[5].OUTPUTSELECT
rst => cpu_mem_data_in[6].OUTPUTSELECT
rst => cpu_mem_data_in[7].OUTPUTSELECT
rst => cpu_mem_addr[0].OUTPUTSELECT
rst => cpu_mem_addr[1].OUTPUTSELECT
rst => cpu_mem_addr[2].OUTPUTSELECT
rst => cpu_mem_addr[3].OUTPUTSELECT
rst => cpu_mem_addr[4].OUTPUTSELECT
rst => cpu_mem_addr[5].OUTPUTSELECT
rst => cpu_mem_addr[6].OUTPUTSELECT
rst => cpu_mem_addr[7].OUTPUTSELECT
rst => cpu_mem_addr[8].OUTPUTSELECT
rst => cpu_mem_addr[9].OUTPUTSELECT
rst => cpu_mem_addr[10].OUTPUTSELECT
rst => cpu_mem_addr[11].OUTPUTSELECT
rst => cpu_mem_addr[12].OUTPUTSELECT
rst => cpu_mem_addr[13].OUTPUTSELECT
rst => cpu_mem_addr[14].OUTPUTSELECT
rst => cpu_mem_addr[15].OUTPUTSELECT
rst => vram_mem_cpu_write_en.OUTPUTSELECT
rst => vram_mem_cpu_data_in[0].OUTPUTSELECT
rst => vram_mem_cpu_data_in[1].OUTPUTSELECT
rst => vram_mem_cpu_data_in[2].OUTPUTSELECT
rst => vram_mem_cpu_data_in[3].OUTPUTSELECT
rst => vram_mem_cpu_data_in[4].OUTPUTSELECT
rst => vram_mem_cpu_data_in[5].OUTPUTSELECT
rst => vram_mem_cpu_data_in[6].OUTPUTSELECT
rst => vram_mem_cpu_data_in[7].OUTPUTSELECT
rst => vram_mem_cpu_addr[0].OUTPUTSELECT
rst => vram_mem_cpu_addr[1].OUTPUTSELECT
rst => vram_mem_cpu_addr[2].OUTPUTSELECT
rst => vram_mem_cpu_addr[3].OUTPUTSELECT
rst => vram_mem_cpu_addr[4].OUTPUTSELECT
rst => vram_mem_cpu_addr[5].OUTPUTSELECT
rst => vram_mem_cpu_addr[6].OUTPUTSELECT
rst => vram_mem_cpu_addr[7].OUTPUTSELECT
rst => vram_mem_cpu_addr[8].OUTPUTSELECT
rst => vram_mem_cpu_addr[9].OUTPUTSELECT
rst => vram_mem_cpu_addr[10].OUTPUTSELECT
rst => vram_mem_cpu_addr[11].OUTPUTSELECT
rst => vram_mem_cpu_addr[12].OUTPUTSELECT
rst => vram_mem_cpu_addr[13].OUTPUTSELECT
rst => vram_mem_cpu_addr[14].OUTPUTSELECT
rst => vram_mem_cpu_addr[15].OUTPUTSELECT
rst => spram_mem_cpu_write_en.OUTPUTSELECT
rst => spram_mem_cpu_data_in[0].OUTPUTSELECT
rst => spram_mem_cpu_data_in[1].OUTPUTSELECT
rst => spram_mem_cpu_data_in[2].OUTPUTSELECT
rst => spram_mem_cpu_data_in[3].OUTPUTSELECT
rst => spram_mem_cpu_data_in[4].OUTPUTSELECT
rst => spram_mem_cpu_data_in[5].OUTPUTSELECT
rst => spram_mem_cpu_data_in[6].OUTPUTSELECT
rst => spram_mem_cpu_data_in[7].OUTPUTSELECT
rst => spram_mem_cpu_addr[0].OUTPUTSELECT
rst => spram_mem_cpu_addr[1].OUTPUTSELECT
rst => spram_mem_cpu_addr[2].OUTPUTSELECT
rst => spram_mem_cpu_addr[3].OUTPUTSELECT
rst => spram_mem_cpu_addr[4].OUTPUTSELECT
rst => spram_mem_cpu_addr[5].OUTPUTSELECT
rst => spram_mem_cpu_addr[6].OUTPUTSELECT
rst => spram_mem_cpu_addr[7].OUTPUTSELECT
rst => state_reg.state_read_spram.OUTPUTSELECT
rst => state_reg.state_read_vram.OUTPUTSELECT
rst => state_reg.state_read_cpu_mem.OUTPUTSELECT
rst => state_reg.state_write_spram.OUTPUTSELECT
rst => state_reg.state_write_vram.OUTPUTSELECT
rst => state_reg.state_write_cpu_mem.OUTPUTSELECT
rst => state_reg.state_idle.OUTPUTSELECT
rst => vram_cpu_addr[0].ACLR
rst => vram_cpu_addr[1].ACLR
rst => vram_cpu_addr[2].ACLR
rst => vram_cpu_addr[3].ACLR
rst => vram_cpu_addr[4].ACLR
rst => vram_cpu_addr[5].ACLR
rst => vram_cpu_addr[6].ACLR
rst => vram_cpu_addr[7].ACLR
rst => vram_cpu_addr[8].ACLR
rst => vram_cpu_addr[9].ACLR
rst => vram_cpu_addr[10].ACLR
rst => vram_cpu_addr[11].ACLR
rst => vram_cpu_addr[12].ACLR
rst => vram_cpu_addr[13].ACLR
rst => vram_cpu_addr[14].ACLR
rst => vram_cpu_addr[15].ACLR
rst => ppu_status_read~reg0.ACLR
rst => spram_cpu_addr[0]~reg0.ACLR
rst => spram_cpu_addr[1]~reg0.ACLR
rst => spram_cpu_addr[2]~reg0.ACLR
rst => spram_cpu_addr[3]~reg0.ACLR
rst => spram_cpu_addr[4]~reg0.ACLR
rst => spram_cpu_addr[5]~reg0.ACLR
rst => spram_cpu_addr[6]~reg0.ACLR
rst => spram_cpu_addr[7]~reg0.ACLR
rst => ppu_ctrl2[0]~reg0.ACLR
rst => ppu_ctrl2[1]~reg0.ACLR
rst => ppu_ctrl2[2]~reg0.ACLR
rst => ppu_ctrl2[3]~reg0.ACLR
rst => ppu_ctrl2[4]~reg0.ACLR
rst => ppu_ctrl2[5]~reg0.ACLR
rst => ppu_ctrl2[6]~reg0.ACLR
rst => ppu_ctrl2[7]~reg0.ACLR
rst => ppu_ctrl1[0]~reg0.ACLR
rst => ppu_ctrl1[1]~reg0.ACLR
rst => ppu_ctrl1[2]~reg0.ACLR
rst => ppu_ctrl1[3]~reg0.ACLR
rst => ppu_ctrl1[4]~reg0.ACLR
rst => ppu_ctrl1[5]~reg0.ACLR
rst => ppu_ctrl1[6]~reg0.ACLR
rst => ppu_ctrl1[7]~reg0.ACLR
rst => cpu_data_out[0]~reg0.ACLR
rst => cpu_data_out[1]~reg0.ACLR
rst => cpu_data_out[2]~reg0.ACLR
rst => cpu_data_out[3]~reg0.ACLR
rst => cpu_data_out[4]~reg0.ACLR
rst => cpu_data_out[5]~reg0.ACLR
rst => cpu_data_out[6]~reg0.ACLR
rst => cpu_data_out[7]~reg0.ACLR
rst => ppu_scroll_addr[15]~reg0.ENA
rst => ppu_scroll_addr[14]~reg0.ENA
rst => ppu_scroll_addr[13]~reg0.ENA
rst => ppu_scroll_addr[12]~reg0.ENA
rst => ppu_scroll_addr[11]~reg0.ENA
rst => ppu_scroll_addr[10]~reg0.ENA
rst => ppu_scroll_addr[9]~reg0.ENA
rst => ppu_scroll_addr[8]~reg0.ENA
rst => ppu_scroll_addr[7]~reg0.ENA
rst => ppu_scroll_addr[6]~reg0.ENA
rst => ppu_scroll_addr[5]~reg0.ENA
rst => ppu_scroll_addr[4]~reg0.ENA
rst => ppu_scroll_addr[3]~reg0.ENA
rst => ppu_scroll_addr[2]~reg0.ENA
rst => ppu_scroll_addr[1]~reg0.ENA
rst => ppu_scroll_addr[0]~reg0.ENA
cpu_addr[0] => cpu_addr[0].IN1
cpu_addr[1] => cpu_addr[1].IN1
cpu_addr[2] => cpu_addr[2].IN1
cpu_addr[3] => cpu_addr[3].IN1
cpu_addr[4] => cpu_addr[4].IN1
cpu_addr[5] => cpu_addr[5].IN1
cpu_addr[6] => cpu_addr[6].IN1
cpu_addr[7] => cpu_addr[7].IN1
cpu_addr[8] => cpu_addr[8].IN1
cpu_addr[9] => cpu_addr[9].IN1
cpu_addr[10] => cpu_addr[10].IN1
cpu_addr[11] => cpu_addr[11].IN1
cpu_addr[12] => cpu_addr[12].IN1
cpu_addr[13] => cpu_addr[13].IN1
cpu_addr[14] => cpu_addr[14].IN1
cpu_addr[15] => cpu_addr[15].IN1
cpu_data_in[0] => ppu_ctrl1.DATAB
cpu_data_in[0] => ppu_ctrl2.DATAB
cpu_data_in[0] => spram_cpu_addr.DATAB
cpu_data_in[0] => spram_mem_cpu_data_in.DATAB
cpu_data_in[0] => ppu_scroll_addr.DATAB
cpu_data_in[0] => vram_cpu_addr.DATAB
cpu_data_in[0] => vram_mem_cpu_data_in.DATAB
cpu_data_in[0] => cpu_mem_data_in.DATAB
cpu_data_in[1] => ppu_ctrl1.DATAB
cpu_data_in[1] => ppu_ctrl2.DATAB
cpu_data_in[1] => spram_cpu_addr.DATAB
cpu_data_in[1] => spram_mem_cpu_data_in.DATAB
cpu_data_in[1] => ppu_scroll_addr.DATAB
cpu_data_in[1] => vram_cpu_addr.DATAB
cpu_data_in[1] => vram_mem_cpu_data_in.DATAB
cpu_data_in[1] => cpu_mem_data_in.DATAB
cpu_data_in[2] => ppu_ctrl1.DATAB
cpu_data_in[2] => ppu_ctrl2.DATAB
cpu_data_in[2] => spram_cpu_addr.DATAB
cpu_data_in[2] => spram_mem_cpu_data_in.DATAB
cpu_data_in[2] => ppu_scroll_addr.DATAB
cpu_data_in[2] => vram_cpu_addr.DATAB
cpu_data_in[2] => vram_mem_cpu_data_in.DATAB
cpu_data_in[2] => cpu_mem_data_in.DATAB
cpu_data_in[3] => ppu_ctrl1.DATAB
cpu_data_in[3] => ppu_ctrl2.DATAB
cpu_data_in[3] => spram_cpu_addr.DATAB
cpu_data_in[3] => spram_mem_cpu_data_in.DATAB
cpu_data_in[3] => ppu_scroll_addr.DATAB
cpu_data_in[3] => vram_cpu_addr.DATAB
cpu_data_in[3] => vram_mem_cpu_data_in.DATAB
cpu_data_in[3] => cpu_mem_data_in.DATAB
cpu_data_in[4] => ppu_ctrl1.DATAB
cpu_data_in[4] => ppu_ctrl2.DATAB
cpu_data_in[4] => spram_cpu_addr.DATAB
cpu_data_in[4] => spram_mem_cpu_data_in.DATAB
cpu_data_in[4] => ppu_scroll_addr.DATAB
cpu_data_in[4] => vram_cpu_addr.DATAB
cpu_data_in[4] => vram_mem_cpu_data_in.DATAB
cpu_data_in[4] => cpu_mem_data_in.DATAB
cpu_data_in[5] => ppu_ctrl1.DATAB
cpu_data_in[5] => ppu_ctrl2.DATAB
cpu_data_in[5] => spram_cpu_addr.DATAB
cpu_data_in[5] => spram_mem_cpu_data_in.DATAB
cpu_data_in[5] => ppu_scroll_addr.DATAB
cpu_data_in[5] => vram_cpu_addr.DATAB
cpu_data_in[5] => vram_mem_cpu_data_in.DATAB
cpu_data_in[5] => cpu_mem_data_in.DATAB
cpu_data_in[6] => ppu_ctrl1.DATAB
cpu_data_in[6] => ppu_ctrl2.DATAB
cpu_data_in[6] => spram_cpu_addr.DATAB
cpu_data_in[6] => spram_mem_cpu_data_in.DATAB
cpu_data_in[6] => ppu_scroll_addr.DATAB
cpu_data_in[6] => vram_cpu_addr.DATAB
cpu_data_in[6] => vram_mem_cpu_data_in.DATAB
cpu_data_in[6] => cpu_mem_data_in.DATAB
cpu_data_in[7] => ppu_ctrl1.DATAB
cpu_data_in[7] => ppu_ctrl2.DATAB
cpu_data_in[7] => spram_cpu_addr.DATAB
cpu_data_in[7] => spram_mem_cpu_data_in.DATAB
cpu_data_in[7] => ppu_scroll_addr.DATAB
cpu_data_in[7] => vram_cpu_addr.DATAB
cpu_data_in[7] => vram_mem_cpu_data_in.DATAB
cpu_data_in[7] => cpu_mem_data_in.DATAB
cpu_data_out[0] <= cpu_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_out[1] <= cpu_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_out[2] <= cpu_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_out[3] <= cpu_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_out[4] <= cpu_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_out[5] <= cpu_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_out[6] <= cpu_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_out[7] <= cpu_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_write_en => always0.IN0
cpu_write_en => ppu_ctrl1.OUTPUTSELECT
cpu_write_en => ppu_ctrl1.OUTPUTSELECT
cpu_write_en => ppu_ctrl1.OUTPUTSELECT
cpu_write_en => ppu_ctrl1.OUTPUTSELECT
cpu_write_en => ppu_ctrl1.OUTPUTSELECT
cpu_write_en => ppu_ctrl1.OUTPUTSELECT
cpu_write_en => ppu_ctrl1.OUTPUTSELECT
cpu_write_en => ppu_ctrl1.OUTPUTSELECT
cpu_write_en => cpu_data_out.OUTPUTSELECT
cpu_write_en => cpu_data_out.OUTPUTSELECT
cpu_write_en => cpu_data_out.OUTPUTSELECT
cpu_write_en => cpu_data_out.OUTPUTSELECT
cpu_write_en => cpu_data_out.OUTPUTSELECT
cpu_write_en => cpu_data_out.OUTPUTSELECT
cpu_write_en => cpu_data_out.OUTPUTSELECT
cpu_write_en => cpu_data_out.OUTPUTSELECT
cpu_write_en => ppu_ctrl2.OUTPUTSELECT
cpu_write_en => ppu_ctrl2.OUTPUTSELECT
cpu_write_en => ppu_ctrl2.OUTPUTSELECT
cpu_write_en => ppu_ctrl2.OUTPUTSELECT
cpu_write_en => ppu_ctrl2.OUTPUTSELECT
cpu_write_en => ppu_ctrl2.OUTPUTSELECT
cpu_write_en => ppu_ctrl2.OUTPUTSELECT
cpu_write_en => ppu_ctrl2.OUTPUTSELECT
cpu_write_en => cpu_data_out.OUTPUTSELECT
cpu_write_en => cpu_data_out.OUTPUTSELECT
cpu_write_en => cpu_data_out.OUTPUTSELECT
cpu_write_en => cpu_data_out.OUTPUTSELECT
cpu_write_en => cpu_data_out.OUTPUTSELECT
cpu_write_en => cpu_data_out.OUTPUTSELECT
cpu_write_en => cpu_data_out.OUTPUTSELECT
cpu_write_en => cpu_data_out.OUTPUTSELECT
cpu_write_en => spram_cpu_addr.OUTPUTSELECT
cpu_write_en => spram_cpu_addr.OUTPUTSELECT
cpu_write_en => spram_cpu_addr.OUTPUTSELECT
cpu_write_en => spram_cpu_addr.OUTPUTSELECT
cpu_write_en => spram_cpu_addr.OUTPUTSELECT
cpu_write_en => spram_cpu_addr.OUTPUTSELECT
cpu_write_en => spram_cpu_addr.OUTPUTSELECT
cpu_write_en => spram_cpu_addr.OUTPUTSELECT
cpu_write_en => cpu_data_out.OUTPUTSELECT
cpu_write_en => cpu_data_out.OUTPUTSELECT
cpu_write_en => cpu_data_out.OUTPUTSELECT
cpu_write_en => cpu_data_out.OUTPUTSELECT
cpu_write_en => cpu_data_out.OUTPUTSELECT
cpu_write_en => cpu_data_out.OUTPUTSELECT
cpu_write_en => cpu_data_out.OUTPUTSELECT
cpu_write_en => cpu_data_out.OUTPUTSELECT
cpu_write_en => spram_mem_cpu_data_in.OUTPUTSELECT
cpu_write_en => spram_mem_cpu_data_in.OUTPUTSELECT
cpu_write_en => spram_mem_cpu_data_in.OUTPUTSELECT
cpu_write_en => spram_mem_cpu_data_in.OUTPUTSELECT
cpu_write_en => spram_mem_cpu_data_in.OUTPUTSELECT
cpu_write_en => spram_mem_cpu_data_in.OUTPUTSELECT
cpu_write_en => spram_mem_cpu_data_in.OUTPUTSELECT
cpu_write_en => spram_mem_cpu_data_in.OUTPUTSELECT
cpu_write_en => ppu_scroll_addr.OUTPUTSELECT
cpu_write_en => ppu_scroll_addr.OUTPUTSELECT
cpu_write_en => ppu_scroll_addr.OUTPUTSELECT
cpu_write_en => ppu_scroll_addr.OUTPUTSELECT
cpu_write_en => ppu_scroll_addr.OUTPUTSELECT
cpu_write_en => ppu_scroll_addr.OUTPUTSELECT
cpu_write_en => ppu_scroll_addr.OUTPUTSELECT
cpu_write_en => ppu_scroll_addr.OUTPUTSELECT
cpu_write_en => ppu_scroll_addr.OUTPUTSELECT
cpu_write_en => ppu_scroll_addr.OUTPUTSELECT
cpu_write_en => ppu_scroll_addr.OUTPUTSELECT
cpu_write_en => ppu_scroll_addr.OUTPUTSELECT
cpu_write_en => ppu_scroll_addr.OUTPUTSELECT
cpu_write_en => ppu_scroll_addr.OUTPUTSELECT
cpu_write_en => ppu_scroll_addr.OUTPUTSELECT
cpu_write_en => ppu_scroll_addr.OUTPUTSELECT
cpu_write_en => vram_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_mem_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_mem_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_mem_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_mem_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_mem_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_mem_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_mem_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_mem_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_mem_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_mem_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_mem_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_mem_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_mem_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_mem_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_mem_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_mem_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_mem_cpu_data_in.OUTPUTSELECT
cpu_write_en => vram_mem_cpu_data_in.OUTPUTSELECT
cpu_write_en => vram_mem_cpu_data_in.OUTPUTSELECT
cpu_write_en => vram_mem_cpu_data_in.OUTPUTSELECT
cpu_write_en => vram_mem_cpu_data_in.OUTPUTSELECT
cpu_write_en => vram_mem_cpu_data_in.OUTPUTSELECT
cpu_write_en => vram_mem_cpu_data_in.OUTPUTSELECT
cpu_write_en => vram_mem_cpu_data_in.OUTPUTSELECT
cpu_write_en => vram_mem_cpu_write_en.OUTPUTSELECT
cpu_write_en => state_reg.OUTPUTSELECT
cpu_write_en => state_reg.OUTPUTSELECT
cpu_write_en => state_reg.OUTPUTSELECT
cpu_write_en => state_reg.OUTPUTSELECT
cpu_write_en => state_reg.OUTPUTSELECT
cpu_write_en => state_reg.OUTPUTSELECT
cpu_write_en => state_reg.OUTPUTSELECT
cpu_write_en => cpu_mem_data_in.OUTPUTSELECT
cpu_write_en => cpu_mem_data_in.OUTPUTSELECT
cpu_write_en => cpu_mem_data_in.OUTPUTSELECT
cpu_write_en => cpu_mem_data_in.OUTPUTSELECT
cpu_write_en => cpu_mem_data_in.OUTPUTSELECT
cpu_write_en => cpu_mem_data_in.OUTPUTSELECT
cpu_write_en => cpu_mem_data_in.OUTPUTSELECT
cpu_write_en => cpu_mem_data_in.OUTPUTSELECT
cpu_write_en => spram_mem_cpu_write_en.DATAB
cpu_write_en => state_reg.DATAB
cpu_write_en => cpu_mem_write_en.DATAA
cpu_write_en => state_reg.DATAA
cpu_write_en => cpu_data_out.OUTPUTSELECT
cpu_write_en => cpu_data_out.OUTPUTSELECT
cpu_write_en => cpu_data_out.OUTPUTSELECT
cpu_write_en => cpu_data_out.OUTPUTSELECT
cpu_write_en => cpu_data_out.OUTPUTSELECT
cpu_write_en => cpu_data_out.OUTPUTSELECT
cpu_write_en => cpu_data_out.OUTPUTSELECT
cpu_write_en => cpu_data_out.OUTPUTSELECT
cpu_write_en => vram_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_cpu_addr.OUTPUTSELECT
cpu_write_en => vram_cpu_addr.OUTPUTSELECT
cpu_write_en => state_reg.DATAA
cpu_write_en => state_reg.DATAB
cpu_write_en => ppu_status_read.DATAB
cpu_read_en => always0.IN1
cpu_read_en => vram_mem_cpu_addr.OUTPUTSELECT
cpu_read_en => vram_mem_cpu_addr.OUTPUTSELECT
cpu_read_en => vram_mem_cpu_addr.OUTPUTSELECT
cpu_read_en => vram_mem_cpu_addr.OUTPUTSELECT
cpu_read_en => vram_mem_cpu_addr.OUTPUTSELECT
cpu_read_en => vram_mem_cpu_addr.OUTPUTSELECT
cpu_read_en => vram_mem_cpu_addr.OUTPUTSELECT
cpu_read_en => vram_mem_cpu_addr.OUTPUTSELECT
cpu_read_en => vram_mem_cpu_addr.OUTPUTSELECT
cpu_read_en => vram_mem_cpu_addr.OUTPUTSELECT
cpu_read_en => vram_mem_cpu_addr.OUTPUTSELECT
cpu_read_en => vram_mem_cpu_addr.OUTPUTSELECT
cpu_read_en => vram_mem_cpu_addr.OUTPUTSELECT
cpu_read_en => vram_mem_cpu_addr.OUTPUTSELECT
cpu_read_en => vram_mem_cpu_addr.OUTPUTSELECT
cpu_read_en => vram_mem_cpu_addr.OUTPUTSELECT
cpu_read_en => vram_mem_cpu_write_en.OUTPUTSELECT
cpu_read_en => state_reg.OUTPUTSELECT
cpu_read_en => state_reg.OUTPUTSELECT
cpu_read_en => state_reg.OUTPUTSELECT
cpu_read_en => state_reg.OUTPUTSELECT
cpu_read_en => state_reg.OUTPUTSELECT
cpu_read_en => state_reg.OUTPUTSELECT
cpu_read_en => state_reg.OUTPUTSELECT
busy <= busy.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl1[0] <= ppu_ctrl1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl1[1] <= ppu_ctrl1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl1[2] <= ppu_ctrl1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl1[3] <= ppu_ctrl1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl1[4] <= ppu_ctrl1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl1[5] <= ppu_ctrl1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl1[6] <= ppu_ctrl1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl1[7] <= ppu_ctrl1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl2[0] <= ppu_ctrl2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl2[1] <= ppu_ctrl2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl2[2] <= ppu_ctrl2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl2[3] <= ppu_ctrl2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl2[4] <= ppu_ctrl2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl2[5] <= ppu_ctrl2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl2[6] <= ppu_ctrl2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl2[7] <= ppu_ctrl2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_status[0] => cpu_data_out.DATAB
ppu_status[1] => cpu_data_out.DATAB
ppu_status[2] => cpu_data_out.DATAB
ppu_status[3] => cpu_data_out.DATAB
ppu_status[4] => cpu_data_out.DATAB
ppu_status[5] => cpu_data_out.DATAB
ppu_status[6] => cpu_data_out.DATAB
ppu_status[7] => cpu_data_out.DATAB
ppu_scroll_addr[0] <= ppu_scroll_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_scroll_addr[1] <= ppu_scroll_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_scroll_addr[2] <= ppu_scroll_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_scroll_addr[3] <= ppu_scroll_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_scroll_addr[4] <= ppu_scroll_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_scroll_addr[5] <= ppu_scroll_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_scroll_addr[6] <= ppu_scroll_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_scroll_addr[7] <= ppu_scroll_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_scroll_addr[8] <= ppu_scroll_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_scroll_addr[9] <= ppu_scroll_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_scroll_addr[10] <= ppu_scroll_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_scroll_addr[11] <= ppu_scroll_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_scroll_addr[12] <= ppu_scroll_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_scroll_addr[13] <= ppu_scroll_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_scroll_addr[14] <= ppu_scroll_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_scroll_addr[15] <= ppu_scroll_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_ppu_addr[0] => vram_ppu_addr[0].IN1
vram_ppu_addr[1] => vram_ppu_addr[1].IN1
vram_ppu_addr[2] => vram_ppu_addr[2].IN1
vram_ppu_addr[3] => vram_ppu_addr[3].IN1
vram_ppu_addr[4] => vram_ppu_addr[4].IN1
vram_ppu_addr[5] => vram_ppu_addr[5].IN1
vram_ppu_addr[6] => vram_ppu_addr[6].IN1
vram_ppu_addr[7] => vram_ppu_addr[7].IN1
vram_ppu_addr[8] => vram_ppu_addr[8].IN1
vram_ppu_addr[9] => vram_ppu_addr[9].IN1
vram_ppu_addr[10] => vram_ppu_addr[10].IN1
vram_ppu_addr[11] => vram_ppu_addr[11].IN1
vram_ppu_addr[12] => vram_ppu_addr[12].IN1
vram_ppu_addr[13] => vram_ppu_addr[13].IN1
vram_ppu_addr[14] => vram_ppu_addr[14].IN1
vram_ppu_addr[15] => vram_ppu_addr[15].IN1
vram_ppu_data[0] <= generic_ram:vram_mem.port6
vram_ppu_data[1] <= generic_ram:vram_mem.port6
vram_ppu_data[2] <= generic_ram:vram_mem.port6
vram_ppu_data[3] <= generic_ram:vram_mem.port6
vram_ppu_data[4] <= generic_ram:vram_mem.port6
vram_ppu_data[5] <= generic_ram:vram_mem.port6
vram_ppu_data[6] <= generic_ram:vram_mem.port6
vram_ppu_data[7] <= generic_ram:vram_mem.port6
spram_ppu_addr[0] => spram_ppu_addr[0].IN1
spram_ppu_addr[1] => spram_ppu_addr[1].IN1
spram_ppu_addr[2] => spram_ppu_addr[2].IN1
spram_ppu_addr[3] => spram_ppu_addr[3].IN1
spram_ppu_addr[4] => spram_ppu_addr[4].IN1
spram_ppu_addr[5] => spram_ppu_addr[5].IN1
spram_ppu_addr[6] => spram_ppu_addr[6].IN1
spram_ppu_addr[7] => spram_ppu_addr[7].IN1
spram_ppu_data[0] <= generic_ram:spram_mem.port6
spram_ppu_data[1] <= generic_ram:spram_mem.port6
spram_ppu_data[2] <= generic_ram:spram_mem.port6
spram_ppu_data[3] <= generic_ram:spram_mem.port6
spram_ppu_data[4] <= generic_ram:spram_mem.port6
spram_ppu_data[5] <= generic_ram:spram_mem.port6
spram_ppu_data[6] <= generic_ram:spram_mem.port6
spram_ppu_data[7] <= generic_ram:spram_mem.port6
spram_cpu_addr[0] <= spram_cpu_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spram_cpu_addr[1] <= spram_cpu_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spram_cpu_addr[2] <= spram_cpu_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spram_cpu_addr[3] <= spram_cpu_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spram_cpu_addr[4] <= spram_cpu_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spram_cpu_addr[5] <= spram_cpu_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spram_cpu_addr[6] <= spram_cpu_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spram_cpu_addr[7] <= spram_cpu_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_status_read <= ppu_status_read~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mem_ctrl|ppu_mem_decode:read_decode
addr_in[0] => LessThan0.IN32
addr_in[0] => LessThan1.IN32
addr_in[0] => LessThan2.IN32
addr_in[0] => addr_out[0].DATAIN
addr_in[1] => LessThan0.IN31
addr_in[1] => LessThan1.IN31
addr_in[1] => LessThan2.IN31
addr_in[1] => addr_out[1].DATAIN
addr_in[2] => LessThan0.IN30
addr_in[2] => LessThan1.IN30
addr_in[2] => LessThan2.IN30
addr_in[2] => addr_out[2].DATAIN
addr_in[3] => LessThan0.IN29
addr_in[3] => LessThan1.IN29
addr_in[3] => LessThan2.IN29
addr_in[3] => addr_out[3].DATAIN
addr_in[4] => LessThan0.IN28
addr_in[4] => LessThan1.IN28
addr_in[4] => LessThan2.IN28
addr_in[4] => addr_out[4].DATAIN
addr_in[5] => LessThan0.IN27
addr_in[5] => LessThan1.IN27
addr_in[5] => LessThan2.IN27
addr_in[5] => addr_out.DATAA
addr_in[6] => LessThan0.IN26
addr_in[6] => LessThan1.IN26
addr_in[6] => LessThan2.IN26
addr_in[6] => addr_out.DATAA
addr_in[7] => LessThan0.IN25
addr_in[7] => LessThan1.IN25
addr_in[7] => LessThan2.IN25
addr_in[7] => addr_out.DATAA
addr_in[8] => LessThan0.IN24
addr_in[8] => LessThan1.IN24
addr_in[8] => Add0.IN16
addr_in[8] => LessThan2.IN24
addr_in[8] => addr_out.DATAA
addr_in[9] => LessThan0.IN23
addr_in[9] => LessThan1.IN23
addr_in[9] => Add0.IN15
addr_in[9] => LessThan2.IN23
addr_in[9] => addr_out.DATAA
addr_in[10] => LessThan0.IN22
addr_in[10] => LessThan1.IN22
addr_in[10] => Add0.IN14
addr_in[10] => LessThan2.IN22
addr_in[10] => addr_out.DATAA
addr_in[11] => LessThan0.IN21
addr_in[11] => LessThan1.IN21
addr_in[11] => Add0.IN13
addr_in[11] => LessThan2.IN21
addr_in[11] => addr_out.DATAA
addr_in[12] => LessThan0.IN20
addr_in[12] => LessThan1.IN20
addr_in[12] => Add0.IN12
addr_in[12] => LessThan2.IN20
addr_in[12] => Add1.IN8
addr_in[12] => addr_out.DATAA
addr_in[13] => LessThan0.IN19
addr_in[13] => LessThan1.IN19
addr_in[13] => Add0.IN11
addr_in[13] => LessThan2.IN19
addr_in[13] => Add1.IN7
addr_in[13] => addr_out.DATAA
addr_in[14] => ~NO_FANOUT~
addr_in[15] => ~NO_FANOUT~
addr_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
addr_out[1] <= addr_in[1].DB_MAX_OUTPUT_PORT_TYPE
addr_out[2] <= addr_in[2].DB_MAX_OUTPUT_PORT_TYPE
addr_out[3] <= addr_in[3].DB_MAX_OUTPUT_PORT_TYPE
addr_out[4] <= addr_in[4].DB_MAX_OUTPUT_PORT_TYPE
addr_out[5] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[6] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[7] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[8] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[9] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[10] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[11] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[12] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[13] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[14] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[15] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE


|mem_ctrl|ppu_mem_decode:write_decode
addr_in[0] => LessThan0.IN32
addr_in[0] => LessThan1.IN32
addr_in[0] => LessThan2.IN32
addr_in[0] => addr_out[0].DATAIN
addr_in[1] => LessThan0.IN31
addr_in[1] => LessThan1.IN31
addr_in[1] => LessThan2.IN31
addr_in[1] => addr_out[1].DATAIN
addr_in[2] => LessThan0.IN30
addr_in[2] => LessThan1.IN30
addr_in[2] => LessThan2.IN30
addr_in[2] => addr_out[2].DATAIN
addr_in[3] => LessThan0.IN29
addr_in[3] => LessThan1.IN29
addr_in[3] => LessThan2.IN29
addr_in[3] => addr_out[3].DATAIN
addr_in[4] => LessThan0.IN28
addr_in[4] => LessThan1.IN28
addr_in[4] => LessThan2.IN28
addr_in[4] => addr_out[4].DATAIN
addr_in[5] => LessThan0.IN27
addr_in[5] => LessThan1.IN27
addr_in[5] => LessThan2.IN27
addr_in[5] => addr_out.DATAA
addr_in[6] => LessThan0.IN26
addr_in[6] => LessThan1.IN26
addr_in[6] => LessThan2.IN26
addr_in[6] => addr_out.DATAA
addr_in[7] => LessThan0.IN25
addr_in[7] => LessThan1.IN25
addr_in[7] => LessThan2.IN25
addr_in[7] => addr_out.DATAA
addr_in[8] => LessThan0.IN24
addr_in[8] => LessThan1.IN24
addr_in[8] => Add0.IN16
addr_in[8] => LessThan2.IN24
addr_in[8] => addr_out.DATAA
addr_in[9] => LessThan0.IN23
addr_in[9] => LessThan1.IN23
addr_in[9] => Add0.IN15
addr_in[9] => LessThan2.IN23
addr_in[9] => addr_out.DATAA
addr_in[10] => LessThan0.IN22
addr_in[10] => LessThan1.IN22
addr_in[10] => Add0.IN14
addr_in[10] => LessThan2.IN22
addr_in[10] => addr_out.DATAA
addr_in[11] => LessThan0.IN21
addr_in[11] => LessThan1.IN21
addr_in[11] => Add0.IN13
addr_in[11] => LessThan2.IN21
addr_in[11] => addr_out.DATAA
addr_in[12] => LessThan0.IN20
addr_in[12] => LessThan1.IN20
addr_in[12] => Add0.IN12
addr_in[12] => LessThan2.IN20
addr_in[12] => Add1.IN8
addr_in[12] => addr_out.DATAA
addr_in[13] => LessThan0.IN19
addr_in[13] => LessThan1.IN19
addr_in[13] => Add0.IN11
addr_in[13] => LessThan2.IN19
addr_in[13] => Add1.IN7
addr_in[13] => addr_out.DATAA
addr_in[14] => ~NO_FANOUT~
addr_in[15] => ~NO_FANOUT~
addr_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
addr_out[1] <= addr_in[1].DB_MAX_OUTPUT_PORT_TYPE
addr_out[2] <= addr_in[2].DB_MAX_OUTPUT_PORT_TYPE
addr_out[3] <= addr_in[3].DB_MAX_OUTPUT_PORT_TYPE
addr_out[4] <= addr_in[4].DB_MAX_OUTPUT_PORT_TYPE
addr_out[5] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[6] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[7] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[8] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[9] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[10] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[11] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[12] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[13] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[14] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[15] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE


|mem_ctrl|cpu_mem_decode:cpu_decode
addr_in[0] => LessThan0.IN32
addr_in[0] => LessThan1.IN32
addr_in[0] => LessThan2.IN32
addr_in[0] => LessThan3.IN32
addr_in[0] => LessThan4.IN32
addr_in[0] => LessThan5.IN32
addr_in[0] => addr_out[0].DATAIN
addr_in[1] => LessThan0.IN31
addr_in[1] => LessThan1.IN31
addr_in[1] => LessThan2.IN31
addr_in[1] => LessThan3.IN31
addr_in[1] => LessThan4.IN31
addr_in[1] => LessThan5.IN31
addr_in[1] => addr_out[1].DATAIN
addr_in[2] => LessThan0.IN30
addr_in[2] => LessThan1.IN30
addr_in[2] => LessThan2.IN30
addr_in[2] => LessThan3.IN30
addr_in[2] => LessThan4.IN30
addr_in[2] => LessThan5.IN30
addr_in[2] => addr_out[2].DATAIN
addr_in[3] => LessThan0.IN29
addr_in[3] => LessThan1.IN29
addr_in[3] => LessThan2.IN29
addr_in[3] => LessThan3.IN29
addr_in[3] => addr_out.DATAA
addr_in[3] => addr_out.DATAB
addr_in[3] => LessThan4.IN29
addr_in[3] => LessThan5.IN29
addr_in[3] => addr_out.DATAA
addr_in[4] => LessThan0.IN28
addr_in[4] => LessThan1.IN28
addr_in[4] => LessThan2.IN28
addr_in[4] => LessThan3.IN28
addr_in[4] => addr_out.DATAA
addr_in[4] => addr_out.DATAB
addr_in[4] => LessThan4.IN28
addr_in[4] => LessThan5.IN28
addr_in[4] => addr_out.DATAA
addr_in[5] => LessThan0.IN27
addr_in[5] => LessThan1.IN27
addr_in[5] => LessThan2.IN27
addr_in[5] => LessThan3.IN27
addr_in[5] => addr_out.DATAA
addr_in[5] => addr_out.DATAB
addr_in[5] => LessThan4.IN27
addr_in[5] => Add0.IN22
addr_in[5] => LessThan5.IN27
addr_in[5] => addr_out.DATAA
addr_in[6] => LessThan0.IN26
addr_in[6] => LessThan1.IN26
addr_in[6] => LessThan2.IN26
addr_in[6] => LessThan3.IN26
addr_in[6] => addr_out.DATAA
addr_in[6] => addr_out.DATAB
addr_in[6] => LessThan4.IN26
addr_in[6] => Add0.IN21
addr_in[6] => LessThan5.IN26
addr_in[6] => addr_out.DATAA
addr_in[7] => LessThan0.IN25
addr_in[7] => LessThan1.IN25
addr_in[7] => LessThan2.IN25
addr_in[7] => LessThan3.IN25
addr_in[7] => addr_out.DATAA
addr_in[7] => addr_out.DATAB
addr_in[7] => LessThan4.IN25
addr_in[7] => Add0.IN20
addr_in[7] => LessThan5.IN25
addr_in[7] => addr_out.DATAA
addr_in[8] => LessThan0.IN24
addr_in[8] => LessThan1.IN24
addr_in[8] => LessThan2.IN24
addr_in[8] => LessThan3.IN24
addr_in[8] => addr_out.DATAA
addr_in[8] => addr_out.DATAB
addr_in[8] => LessThan4.IN24
addr_in[8] => Add0.IN19
addr_in[8] => LessThan5.IN24
addr_in[8] => addr_out.DATAA
addr_in[9] => LessThan0.IN23
addr_in[9] => LessThan1.IN23
addr_in[9] => LessThan2.IN23
addr_in[9] => LessThan3.IN23
addr_in[9] => addr_out.DATAA
addr_in[9] => addr_out.DATAB
addr_in[9] => LessThan4.IN23
addr_in[9] => Add0.IN18
addr_in[9] => LessThan5.IN23
addr_in[9] => addr_out.DATAA
addr_in[10] => LessThan0.IN22
addr_in[10] => LessThan1.IN22
addr_in[10] => LessThan2.IN22
addr_in[10] => LessThan3.IN22
addr_in[10] => addr_out.DATAA
addr_in[10] => addr_out.DATAB
addr_in[10] => LessThan4.IN22
addr_in[10] => Add0.IN17
addr_in[10] => LessThan5.IN22
addr_in[10] => addr_out.DATAA
addr_in[11] => LessThan0.IN21
addr_in[11] => LessThan1.IN21
addr_in[11] => LessThan2.IN21
addr_in[11] => LessThan3.IN21
addr_in[11] => addr_out.DATAA
addr_in[11] => addr_out.DATAB
addr_in[11] => LessThan4.IN21
addr_in[11] => Add0.IN16
addr_in[11] => LessThan5.IN21
addr_in[11] => Add2.IN10
addr_in[11] => addr_out.DATAA
addr_in[12] => LessThan0.IN20
addr_in[12] => LessThan1.IN20
addr_in[12] => LessThan2.IN20
addr_in[12] => LessThan3.IN20
addr_in[12] => addr_out.DATAA
addr_in[12] => addr_out.DATAB
addr_in[12] => LessThan4.IN20
addr_in[12] => Add0.IN15
addr_in[12] => LessThan5.IN20
addr_in[12] => Add2.IN9
addr_in[12] => addr_out.DATAA
addr_in[13] => LessThan0.IN19
addr_in[13] => LessThan1.IN19
addr_in[13] => LessThan2.IN19
addr_in[13] => LessThan3.IN19
addr_in[13] => addr_out.DATAA
addr_in[13] => addr_out.DATAB
addr_in[13] => LessThan4.IN19
addr_in[13] => Add0.IN14
addr_in[13] => LessThan5.IN19
addr_in[13] => Add2.IN8
addr_in[13] => addr_out.DATAA
addr_in[14] => LessThan0.IN18
addr_in[14] => LessThan1.IN18
addr_in[14] => LessThan2.IN18
addr_in[14] => LessThan3.IN18
addr_in[14] => addr_out.DATAA
addr_in[14] => addr_out.DATAB
addr_in[14] => LessThan4.IN18
addr_in[14] => Add0.IN13
addr_in[14] => LessThan5.IN18
addr_in[14] => Add2.IN7
addr_in[14] => addr_out.DATAA
addr_in[15] => LessThan0.IN17
addr_in[15] => LessThan1.IN17
addr_in[15] => LessThan2.IN17
addr_in[15] => LessThan3.IN17
addr_in[15] => addr_out.DATAA
addr_in[15] => addr_out.DATAB
addr_in[15] => LessThan4.IN17
addr_in[15] => Add0.IN12
addr_in[15] => LessThan5.IN17
addr_in[15] => Add2.IN6
addr_in[15] => addr_out.DATAA
addr_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
addr_out[1] <= addr_in[1].DB_MAX_OUTPUT_PORT_TYPE
addr_out[2] <= addr_in[2].DB_MAX_OUTPUT_PORT_TYPE
addr_out[3] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[4] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[5] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[6] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[7] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[8] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[9] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[10] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[11] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[12] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[13] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[14] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[15] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_valid <= always0.DB_MAX_OUTPUT_PORT_TYPE


|mem_ctrl|generic_ram:cpu_mem
clk => mem_arr.we_a.CLK
clk => mem_arr.waddr_a[15].CLK
clk => mem_arr.waddr_a[14].CLK
clk => mem_arr.waddr_a[13].CLK
clk => mem_arr.waddr_a[12].CLK
clk => mem_arr.waddr_a[11].CLK
clk => mem_arr.waddr_a[10].CLK
clk => mem_arr.waddr_a[9].CLK
clk => mem_arr.waddr_a[8].CLK
clk => mem_arr.waddr_a[7].CLK
clk => mem_arr.waddr_a[6].CLK
clk => mem_arr.waddr_a[5].CLK
clk => mem_arr.waddr_a[4].CLK
clk => mem_arr.waddr_a[3].CLK
clk => mem_arr.waddr_a[2].CLK
clk => mem_arr.waddr_a[1].CLK
clk => mem_arr.waddr_a[0].CLK
clk => mem_arr.data_a[7].CLK
clk => mem_arr.data_a[6].CLK
clk => mem_arr.data_a[5].CLK
clk => mem_arr.data_a[4].CLK
clk => mem_arr.data_a[3].CLK
clk => mem_arr.data_a[2].CLK
clk => mem_arr.data_a[1].CLK
clk => mem_arr.data_a[0].CLK
clk => data_out_2[0]~reg0.CLK
clk => data_out_2[1]~reg0.CLK
clk => data_out_2[2]~reg0.CLK
clk => data_out_2[3]~reg0.CLK
clk => data_out_2[4]~reg0.CLK
clk => data_out_2[5]~reg0.CLK
clk => data_out_2[6]~reg0.CLK
clk => data_out_2[7]~reg0.CLK
clk => data_out_1[0]~reg0.CLK
clk => data_out_1[1]~reg0.CLK
clk => data_out_1[2]~reg0.CLK
clk => data_out_1[3]~reg0.CLK
clk => data_out_1[4]~reg0.CLK
clk => data_out_1[5]~reg0.CLK
clk => data_out_1[6]~reg0.CLK
clk => data_out_1[7]~reg0.CLK
clk => mem_arr.CLK0
addr_1[0] => mem_arr.waddr_a[0].DATAIN
addr_1[0] => mem_arr.WADDR
addr_1[0] => mem_arr.RADDR
addr_1[1] => mem_arr.waddr_a[1].DATAIN
addr_1[1] => mem_arr.WADDR1
addr_1[1] => mem_arr.RADDR1
addr_1[2] => mem_arr.waddr_a[2].DATAIN
addr_1[2] => mem_arr.WADDR2
addr_1[2] => mem_arr.RADDR2
addr_1[3] => mem_arr.waddr_a[3].DATAIN
addr_1[3] => mem_arr.WADDR3
addr_1[3] => mem_arr.RADDR3
addr_1[4] => mem_arr.waddr_a[4].DATAIN
addr_1[4] => mem_arr.WADDR4
addr_1[4] => mem_arr.RADDR4
addr_1[5] => mem_arr.waddr_a[5].DATAIN
addr_1[5] => mem_arr.WADDR5
addr_1[5] => mem_arr.RADDR5
addr_1[6] => mem_arr.waddr_a[6].DATAIN
addr_1[6] => mem_arr.WADDR6
addr_1[6] => mem_arr.RADDR6
addr_1[7] => mem_arr.waddr_a[7].DATAIN
addr_1[7] => mem_arr.WADDR7
addr_1[7] => mem_arr.RADDR7
addr_1[8] => mem_arr.waddr_a[8].DATAIN
addr_1[8] => mem_arr.WADDR8
addr_1[8] => mem_arr.RADDR8
addr_1[9] => mem_arr.waddr_a[9].DATAIN
addr_1[9] => mem_arr.WADDR9
addr_1[9] => mem_arr.RADDR9
addr_1[10] => mem_arr.waddr_a[10].DATAIN
addr_1[10] => mem_arr.WADDR10
addr_1[10] => mem_arr.RADDR10
addr_1[11] => mem_arr.waddr_a[11].DATAIN
addr_1[11] => mem_arr.WADDR11
addr_1[11] => mem_arr.RADDR11
addr_1[12] => mem_arr.waddr_a[12].DATAIN
addr_1[12] => mem_arr.WADDR12
addr_1[12] => mem_arr.RADDR12
addr_1[13] => mem_arr.waddr_a[13].DATAIN
addr_1[13] => mem_arr.WADDR13
addr_1[13] => mem_arr.RADDR13
addr_1[14] => mem_arr.waddr_a[14].DATAIN
addr_1[14] => mem_arr.WADDR14
addr_1[14] => mem_arr.RADDR14
addr_1[15] => mem_arr.waddr_a[15].DATAIN
addr_1[15] => mem_arr.WADDR15
addr_1[15] => mem_arr.RADDR15
data_in_1[0] => mem_arr.data_a[0].DATAIN
data_in_1[0] => mem_arr.DATAIN
data_in_1[1] => mem_arr.data_a[1].DATAIN
data_in_1[1] => mem_arr.DATAIN1
data_in_1[2] => mem_arr.data_a[2].DATAIN
data_in_1[2] => mem_arr.DATAIN2
data_in_1[3] => mem_arr.data_a[3].DATAIN
data_in_1[3] => mem_arr.DATAIN3
data_in_1[4] => mem_arr.data_a[4].DATAIN
data_in_1[4] => mem_arr.DATAIN4
data_in_1[5] => mem_arr.data_a[5].DATAIN
data_in_1[5] => mem_arr.DATAIN5
data_in_1[6] => mem_arr.data_a[6].DATAIN
data_in_1[6] => mem_arr.DATAIN6
data_in_1[7] => mem_arr.data_a[7].DATAIN
data_in_1[7] => mem_arr.DATAIN7
data_out_1[0] <= data_out_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[1] <= data_out_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[2] <= data_out_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[3] <= data_out_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[4] <= data_out_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[5] <= data_out_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[6] <= data_out_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[7] <= data_out_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_en => mem_arr.we_a.DATAIN
write_en => mem_arr.WE
addr_2[0] => mem_arr.PORTBRADDR
addr_2[1] => mem_arr.PORTBRADDR1
addr_2[2] => mem_arr.PORTBRADDR2
addr_2[3] => mem_arr.PORTBRADDR3
addr_2[4] => mem_arr.PORTBRADDR4
addr_2[5] => mem_arr.PORTBRADDR5
addr_2[6] => mem_arr.PORTBRADDR6
addr_2[7] => mem_arr.PORTBRADDR7
addr_2[8] => mem_arr.PORTBRADDR8
addr_2[9] => mem_arr.PORTBRADDR9
addr_2[10] => mem_arr.PORTBRADDR10
addr_2[11] => mem_arr.PORTBRADDR11
addr_2[12] => mem_arr.PORTBRADDR12
addr_2[13] => mem_arr.PORTBRADDR13
addr_2[14] => mem_arr.PORTBRADDR14
addr_2[15] => mem_arr.PORTBRADDR15
data_out_2[0] <= data_out_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[1] <= data_out_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[2] <= data_out_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[3] <= data_out_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[4] <= data_out_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[5] <= data_out_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[6] <= data_out_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[7] <= data_out_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mem_ctrl|generic_ram:spram_mem
clk => mem_arr.we_a.CLK
clk => mem_arr.waddr_a[7].CLK
clk => mem_arr.waddr_a[6].CLK
clk => mem_arr.waddr_a[5].CLK
clk => mem_arr.waddr_a[4].CLK
clk => mem_arr.waddr_a[3].CLK
clk => mem_arr.waddr_a[2].CLK
clk => mem_arr.waddr_a[1].CLK
clk => mem_arr.waddr_a[0].CLK
clk => mem_arr.data_a[7].CLK
clk => mem_arr.data_a[6].CLK
clk => mem_arr.data_a[5].CLK
clk => mem_arr.data_a[4].CLK
clk => mem_arr.data_a[3].CLK
clk => mem_arr.data_a[2].CLK
clk => mem_arr.data_a[1].CLK
clk => mem_arr.data_a[0].CLK
clk => data_out_2[0]~reg0.CLK
clk => data_out_2[1]~reg0.CLK
clk => data_out_2[2]~reg0.CLK
clk => data_out_2[3]~reg0.CLK
clk => data_out_2[4]~reg0.CLK
clk => data_out_2[5]~reg0.CLK
clk => data_out_2[6]~reg0.CLK
clk => data_out_2[7]~reg0.CLK
clk => data_out_1[0]~reg0.CLK
clk => data_out_1[1]~reg0.CLK
clk => data_out_1[2]~reg0.CLK
clk => data_out_1[3]~reg0.CLK
clk => data_out_1[4]~reg0.CLK
clk => data_out_1[5]~reg0.CLK
clk => data_out_1[6]~reg0.CLK
clk => data_out_1[7]~reg0.CLK
clk => mem_arr.CLK0
addr_1[0] => mem_arr.waddr_a[0].DATAIN
addr_1[0] => mem_arr.WADDR
addr_1[0] => mem_arr.RADDR
addr_1[1] => mem_arr.waddr_a[1].DATAIN
addr_1[1] => mem_arr.WADDR1
addr_1[1] => mem_arr.RADDR1
addr_1[2] => mem_arr.waddr_a[2].DATAIN
addr_1[2] => mem_arr.WADDR2
addr_1[2] => mem_arr.RADDR2
addr_1[3] => mem_arr.waddr_a[3].DATAIN
addr_1[3] => mem_arr.WADDR3
addr_1[3] => mem_arr.RADDR3
addr_1[4] => mem_arr.waddr_a[4].DATAIN
addr_1[4] => mem_arr.WADDR4
addr_1[4] => mem_arr.RADDR4
addr_1[5] => mem_arr.waddr_a[5].DATAIN
addr_1[5] => mem_arr.WADDR5
addr_1[5] => mem_arr.RADDR5
addr_1[6] => mem_arr.waddr_a[6].DATAIN
addr_1[6] => mem_arr.WADDR6
addr_1[6] => mem_arr.RADDR6
addr_1[7] => mem_arr.waddr_a[7].DATAIN
addr_1[7] => mem_arr.WADDR7
addr_1[7] => mem_arr.RADDR7
data_in_1[0] => mem_arr.data_a[0].DATAIN
data_in_1[0] => mem_arr.DATAIN
data_in_1[1] => mem_arr.data_a[1].DATAIN
data_in_1[1] => mem_arr.DATAIN1
data_in_1[2] => mem_arr.data_a[2].DATAIN
data_in_1[2] => mem_arr.DATAIN2
data_in_1[3] => mem_arr.data_a[3].DATAIN
data_in_1[3] => mem_arr.DATAIN3
data_in_1[4] => mem_arr.data_a[4].DATAIN
data_in_1[4] => mem_arr.DATAIN4
data_in_1[5] => mem_arr.data_a[5].DATAIN
data_in_1[5] => mem_arr.DATAIN5
data_in_1[6] => mem_arr.data_a[6].DATAIN
data_in_1[6] => mem_arr.DATAIN6
data_in_1[7] => mem_arr.data_a[7].DATAIN
data_in_1[7] => mem_arr.DATAIN7
data_out_1[0] <= data_out_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[1] <= data_out_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[2] <= data_out_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[3] <= data_out_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[4] <= data_out_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[5] <= data_out_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[6] <= data_out_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[7] <= data_out_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_en => mem_arr.we_a.DATAIN
write_en => mem_arr.WE
addr_2[0] => mem_arr.PORTBRADDR
addr_2[1] => mem_arr.PORTBRADDR1
addr_2[2] => mem_arr.PORTBRADDR2
addr_2[3] => mem_arr.PORTBRADDR3
addr_2[4] => mem_arr.PORTBRADDR4
addr_2[5] => mem_arr.PORTBRADDR5
addr_2[6] => mem_arr.PORTBRADDR6
addr_2[7] => mem_arr.PORTBRADDR7
data_out_2[0] <= data_out_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[1] <= data_out_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[2] <= data_out_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[3] <= data_out_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[4] <= data_out_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[5] <= data_out_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[6] <= data_out_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[7] <= data_out_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mem_ctrl|generic_ram:vram_mem
clk => mem_arr.we_a.CLK
clk => mem_arr.waddr_a[13].CLK
clk => mem_arr.waddr_a[12].CLK
clk => mem_arr.waddr_a[11].CLK
clk => mem_arr.waddr_a[10].CLK
clk => mem_arr.waddr_a[9].CLK
clk => mem_arr.waddr_a[8].CLK
clk => mem_arr.waddr_a[7].CLK
clk => mem_arr.waddr_a[6].CLK
clk => mem_arr.waddr_a[5].CLK
clk => mem_arr.waddr_a[4].CLK
clk => mem_arr.waddr_a[3].CLK
clk => mem_arr.waddr_a[2].CLK
clk => mem_arr.waddr_a[1].CLK
clk => mem_arr.waddr_a[0].CLK
clk => mem_arr.data_a[7].CLK
clk => mem_arr.data_a[6].CLK
clk => mem_arr.data_a[5].CLK
clk => mem_arr.data_a[4].CLK
clk => mem_arr.data_a[3].CLK
clk => mem_arr.data_a[2].CLK
clk => mem_arr.data_a[1].CLK
clk => mem_arr.data_a[0].CLK
clk => data_out_2[0]~reg0.CLK
clk => data_out_2[1]~reg0.CLK
clk => data_out_2[2]~reg0.CLK
clk => data_out_2[3]~reg0.CLK
clk => data_out_2[4]~reg0.CLK
clk => data_out_2[5]~reg0.CLK
clk => data_out_2[6]~reg0.CLK
clk => data_out_2[7]~reg0.CLK
clk => data_out_1[0]~reg0.CLK
clk => data_out_1[1]~reg0.CLK
clk => data_out_1[2]~reg0.CLK
clk => data_out_1[3]~reg0.CLK
clk => data_out_1[4]~reg0.CLK
clk => data_out_1[5]~reg0.CLK
clk => data_out_1[6]~reg0.CLK
clk => data_out_1[7]~reg0.CLK
clk => mem_arr.CLK0
addr_1[0] => mem_arr.waddr_a[0].DATAIN
addr_1[0] => mem_arr.WADDR
addr_1[0] => mem_arr.RADDR
addr_1[1] => mem_arr.waddr_a[1].DATAIN
addr_1[1] => mem_arr.WADDR1
addr_1[1] => mem_arr.RADDR1
addr_1[2] => mem_arr.waddr_a[2].DATAIN
addr_1[2] => mem_arr.WADDR2
addr_1[2] => mem_arr.RADDR2
addr_1[3] => mem_arr.waddr_a[3].DATAIN
addr_1[3] => mem_arr.WADDR3
addr_1[3] => mem_arr.RADDR3
addr_1[4] => mem_arr.waddr_a[4].DATAIN
addr_1[4] => mem_arr.WADDR4
addr_1[4] => mem_arr.RADDR4
addr_1[5] => mem_arr.waddr_a[5].DATAIN
addr_1[5] => mem_arr.WADDR5
addr_1[5] => mem_arr.RADDR5
addr_1[6] => mem_arr.waddr_a[6].DATAIN
addr_1[6] => mem_arr.WADDR6
addr_1[6] => mem_arr.RADDR6
addr_1[7] => mem_arr.waddr_a[7].DATAIN
addr_1[7] => mem_arr.WADDR7
addr_1[7] => mem_arr.RADDR7
addr_1[8] => mem_arr.waddr_a[8].DATAIN
addr_1[8] => mem_arr.WADDR8
addr_1[8] => mem_arr.RADDR8
addr_1[9] => mem_arr.waddr_a[9].DATAIN
addr_1[9] => mem_arr.WADDR9
addr_1[9] => mem_arr.RADDR9
addr_1[10] => mem_arr.waddr_a[10].DATAIN
addr_1[10] => mem_arr.WADDR10
addr_1[10] => mem_arr.RADDR10
addr_1[11] => mem_arr.waddr_a[11].DATAIN
addr_1[11] => mem_arr.WADDR11
addr_1[11] => mem_arr.RADDR11
addr_1[12] => mem_arr.waddr_a[12].DATAIN
addr_1[12] => mem_arr.WADDR12
addr_1[12] => mem_arr.RADDR12
addr_1[13] => mem_arr.waddr_a[13].DATAIN
addr_1[13] => mem_arr.WADDR13
addr_1[13] => mem_arr.RADDR13
addr_1[14] => ~NO_FANOUT~
addr_1[15] => ~NO_FANOUT~
data_in_1[0] => mem_arr.data_a[0].DATAIN
data_in_1[0] => mem_arr.DATAIN
data_in_1[1] => mem_arr.data_a[1].DATAIN
data_in_1[1] => mem_arr.DATAIN1
data_in_1[2] => mem_arr.data_a[2].DATAIN
data_in_1[2] => mem_arr.DATAIN2
data_in_1[3] => mem_arr.data_a[3].DATAIN
data_in_1[3] => mem_arr.DATAIN3
data_in_1[4] => mem_arr.data_a[4].DATAIN
data_in_1[4] => mem_arr.DATAIN4
data_in_1[5] => mem_arr.data_a[5].DATAIN
data_in_1[5] => mem_arr.DATAIN5
data_in_1[6] => mem_arr.data_a[6].DATAIN
data_in_1[6] => mem_arr.DATAIN6
data_in_1[7] => mem_arr.data_a[7].DATAIN
data_in_1[7] => mem_arr.DATAIN7
data_out_1[0] <= data_out_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[1] <= data_out_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[2] <= data_out_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[3] <= data_out_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[4] <= data_out_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[5] <= data_out_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[6] <= data_out_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[7] <= data_out_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_en => mem_arr.we_a.DATAIN
write_en => mem_arr.WE
addr_2[0] => mem_arr.PORTBRADDR
addr_2[1] => mem_arr.PORTBRADDR1
addr_2[2] => mem_arr.PORTBRADDR2
addr_2[3] => mem_arr.PORTBRADDR3
addr_2[4] => mem_arr.PORTBRADDR4
addr_2[5] => mem_arr.PORTBRADDR5
addr_2[6] => mem_arr.PORTBRADDR6
addr_2[7] => mem_arr.PORTBRADDR7
addr_2[8] => mem_arr.PORTBRADDR8
addr_2[9] => mem_arr.PORTBRADDR9
addr_2[10] => mem_arr.PORTBRADDR10
addr_2[11] => mem_arr.PORTBRADDR11
addr_2[12] => mem_arr.PORTBRADDR12
addr_2[13] => mem_arr.PORTBRADDR13
addr_2[14] => ~NO_FANOUT~
addr_2[15] => ~NO_FANOUT~
data_out_2[0] <= data_out_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[1] <= data_out_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[2] <= data_out_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[3] <= data_out_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[4] <= data_out_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[5] <= data_out_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[6] <= data_out_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[7] <= data_out_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


