
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003604                       # Number of seconds simulated
sim_ticks                                  3603812412                       # Number of ticks simulated
final_tick                               533168192349                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 156681                       # Simulator instruction rate (inst/s)
host_op_rate                                   198591                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 279074                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890688                       # Number of bytes of host memory used
host_seconds                                 12913.46                       # Real time elapsed on the host
sim_insts                                  2023297714                       # Number of instructions simulated
sim_ops                                    2564492080                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       237568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       120192                       # Number of bytes read from this memory
system.physmem.bytes_read::total               360704                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       144768                       # Number of bytes written to this memory
system.physmem.bytes_written::total            144768                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1856                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          939                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2818                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1131                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1131                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       355179                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     65921300                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       461733                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     33351347                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               100089560                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       355179                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       461733                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             816913                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          40170792                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               40170792                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          40170792                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       355179                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     65921300                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       461733                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     33351347                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              140260353                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8642237                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3113996                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2557035                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202997                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1267445                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1204976                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          315281                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8835                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3203133                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17059496                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3113996                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1520257                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3663298                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1086216                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        738147                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1565471                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        79691                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8484720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.471859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.331092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4821422     56.82%     56.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          366043      4.31%     61.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318386      3.75%     64.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342788      4.04%     68.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          301890      3.56%     72.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155192      1.83%     74.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          102243      1.21%     75.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          269170      3.17%     78.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1807586     21.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8484720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360323                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.973968                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3372772                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       694392                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3481737                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56510                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        879300                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507267                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          927                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20233561                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6321                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        879300                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3540069                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         336115                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        80851                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3366960                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       281417                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19547507                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          504                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        177512                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76378                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27138035                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91117950                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91117950                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10331055                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3334                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1737                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           744634                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1942600                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007732                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25850                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       271315                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18429413                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3330                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14777609                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29282                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6154080                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18805421                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          134                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8484720                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.741673                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.911120                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3067940     36.16%     36.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1799026     21.20%     57.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1171254     13.80%     71.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       761755      8.98%     80.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       761627      8.98%     89.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       442306      5.21%     94.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338777      3.99%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        76170      0.90%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65865      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8484720                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108193     68.68%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         22056     14.00%     82.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        27284     17.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12143333     82.17%     82.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200324      1.36%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1579103     10.69%     94.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       853252      5.77%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14777609                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.709929                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             157538                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010661                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38226756                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24586951                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14359641                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14935147                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26481                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       713397                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          129                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227832                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           68                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        879300                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         259997                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16283                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18432743                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        29368                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1942600                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007732                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1732                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11352                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          746                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          129                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122363                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115317                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237680                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14516845                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1485467                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       260762                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2313415                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057521                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            827948                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.679755                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14374381                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14359641                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9358927                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26127431                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.661565                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358203                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6193859                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205141                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7605420                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.609290                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.170391                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3079793     40.49%     40.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2043575     26.87%     67.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837631     11.01%     78.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       427823      5.63%     84.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       365529      4.81%     88.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       177704      2.34%     91.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       199900      2.63%     93.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       100735      1.32%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       372730      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7605420                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       372730                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25665876                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37746587                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3970                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 157517                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.864224                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.864224                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.157108                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.157108                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65552829                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19682323                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18986451                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8642237                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3139956                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2556685                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       211173                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1339796                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1235366                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          322771                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9396                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3470330                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17153674                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3139956                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1558137                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3603776                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1081262                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        550859                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1696394                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        85248                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8491570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.489080                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.299869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4887794     57.56%     57.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          194091      2.29%     59.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          253460      2.98%     62.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          381606      4.49%     67.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          369901      4.36%     71.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          280417      3.30%     74.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          167497      1.97%     76.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          250736      2.95%     79.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1706068     20.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8491570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363327                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.984865                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3584855                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       539940                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3472944                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        27433                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        866397                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       530171                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          194                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20526072                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1065                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        866397                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3776049                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          98547                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       165187                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3304723                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       280661                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19922063                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           75                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        120555                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        88698                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27764893                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     92779107                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     92779107                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17214970                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10549875                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4181                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2368                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           799272                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1848512                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       975587                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18896                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       388676                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18507332                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3997                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14886107                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27674                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6043784                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18404339                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          637                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8491570                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.753045                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.892737                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2946556     34.70%     34.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1867594     21.99%     56.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1227374     14.45%     71.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       814503      9.59%     80.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       761696      8.97%     89.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       409307      4.82%     94.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       299713      3.53%     98.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        89957      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74870      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8491570                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          72990     69.76%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14940     14.28%     84.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16704     15.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12390411     83.23%     83.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       209998      1.41%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1681      0.01%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1470983      9.88%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       813034      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14886107                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.722483                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             104634                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007029                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38396089                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24555194                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14467021                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14990741                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        50177                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       712253                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          229                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           85                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       247310                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            8                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        866397                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          56664                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9658                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18511334                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       127640                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1848512                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       975587                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2317                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7294                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           85                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       129107                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119131                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       248238                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14600553                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1383908                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       285551                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2180112                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2044506                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            796204                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.689441                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14471121                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14467021                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9295028                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26105691                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.673990                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356054                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10081908                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12391975                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6119359                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3360                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       214442                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7625173                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.625140                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.146178                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2941675     38.58%     38.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2193605     28.77%     67.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       802898     10.53%     77.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       461113      6.05%     83.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       386841      5.07%     89.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       201678      2.64%     91.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       182177      2.39%     94.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        81069      1.06%     95.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       374117      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7625173                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10081908                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12391975                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1864533                       # Number of memory references committed
system.switch_cpus1.commit.loads              1136259                       # Number of loads committed
system.switch_cpus1.commit.membars               1680                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1777517                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11169609                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       252907                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       374117                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25762390                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37889541                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3174                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 150667                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10081908                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12391975                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10081908                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.857203                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.857203                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.166585                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.166585                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65703254                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19989185                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18947503                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3360                       # number of misc regfile writes
system.l20.replacements                          1866                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          598653                       # Total number of references to valid blocks.
system.l20.sampled_refs                         10058                       # Sample count of references to valid blocks.
system.l20.avg_refs                         59.520084                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           23.334012                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.975739                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   948.373247                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7210.317001                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002848                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001218                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.115768                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.880166                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         8036                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   8036                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1813                       # number of Writeback hits
system.l20.Writeback_hits::total                 1813                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         8036                       # number of demand (read+write) hits
system.l20.demand_hits::total                    8036                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         8036                       # number of overall hits
system.l20.overall_hits::total                   8036                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1856                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1866                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1856                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1866                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1856                       # number of overall misses
system.l20.overall_misses::total                 1866                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst       709890                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    170895802                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      171605692                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst       709890                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    170895802                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       171605692                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst       709890                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    170895802                       # number of overall miss cycles
system.l20.overall_miss_latency::total      171605692                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         9892                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               9902                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1813                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1813                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         9892                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                9902                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         9892                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               9902                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.187626                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.188447                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.187626                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.188447                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.187626                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.188447                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst        70989                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 92077.479526                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 91964.465166                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst        70989                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 92077.479526                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 91964.465166                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst        70989                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 92077.479526                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 91964.465166                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 497                       # number of writebacks
system.l20.writebacks::total                      497                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1856                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1866                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1856                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1866                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1856                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1866                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       635887                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    157123631                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    157759518                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       635887                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    157123631                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    157759518                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       635887                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    157123631                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    157759518                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.187626                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.188447                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.187626                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.188447                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.187626                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.188447                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 63588.700000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 84657.128772                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 84544.221865                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 63588.700000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 84657.128772                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 84544.221865                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 63588.700000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 84657.128772                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 84544.221865                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           952                       # number of replacements
system.l21.tagsinuse                      8191.922124                       # Cycle average of tags in use
system.l21.total_refs                          497993                       # Total number of references to valid blocks.
system.l21.sampled_refs                          9144                       # Sample count of references to valid blocks.
system.l21.avg_refs                         54.461177                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          532.249901                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.968809                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   496.042322                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7150.661092                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.064972                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001583                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.060552                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.872883                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999990                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         4195                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4195                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2472                       # number of Writeback hits
system.l21.Writeback_hits::total                 2472                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         4195                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4195                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         4195                       # number of overall hits
system.l21.overall_hits::total                   4195                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          938                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  951                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          939                       # number of demand (read+write) misses
system.l21.demand_misses::total                   952                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          939                       # number of overall misses
system.l21.overall_misses::total                  952                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1400578                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     78113564                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       79514142                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data        40648                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total        40648                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1400578                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     78154212                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        79554790                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1400578                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     78154212                       # number of overall miss cycles
system.l21.overall_miss_latency::total       79554790                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5133                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5146                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2472                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2472                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5134                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5147                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5134                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5147                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.182739                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.184804                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.182898                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.184962                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.182898                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.184962                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 107736.769231                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 83276.720682                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 83611.085174                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data        40648                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total        40648                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 107736.769231                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 83231.322684                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 83565.955882                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 107736.769231                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 83231.322684                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 83565.955882                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 634                       # number of writebacks
system.l21.writebacks::total                      634                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          938                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             951                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          939                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              952                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          939                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             952                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1298461                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     70783201                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     72081662                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data        33068                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total        33068                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1298461                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     70816269                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     72114730                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1298461                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     70816269                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     72114730                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.182739                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.184804                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.182898                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.184962                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.182898                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.184962                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 99881.615385                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 75461.834755                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 75795.648791                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        33068                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total        33068                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 99881.615385                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 75416.686901                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 75750.766807                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 99881.615385                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 75416.686901                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 75750.766807                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.975719                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001573121                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1821042.038182                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.975719                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015987                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881371                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1565460                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1565460                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1565460                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1565460                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1565460                       # number of overall hits
system.cpu0.icache.overall_hits::total        1565460                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       855471                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       855471                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       855471                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       855471                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       855471                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       855471                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1565471                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1565471                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1565471                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1565471                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1565471                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1565471                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 77770.090909                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 77770.090909                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 77770.090909                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 77770.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 77770.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 77770.090909                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       719890                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       719890                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       719890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       719890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       719890                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       719890                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        71989                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total        71989                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst        71989                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total        71989                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst        71989                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total        71989                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9892                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174468852                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10148                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17192.437130                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.059743                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.940257                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898671                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101329                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167090                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167090                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776687                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776687                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1655                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1655                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1943777                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1943777                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1943777                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1943777                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38228                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38228                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data            5                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38233                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38233                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38233                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38233                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1364353851                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1364353851                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       739221                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       739221                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1365093072                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1365093072                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1365093072                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1365093072                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1205318                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1205318                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1655                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1655                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1982010                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1982010                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1982010                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1982010                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031716                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031716                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019290                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019290                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019290                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019290                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 35689.909255                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 35689.909255                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 147844.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 147844.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 35704.576465                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35704.576465                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 35704.576465                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35704.576465                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1813                       # number of writebacks
system.cpu0.dcache.writebacks::total             1813                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28336                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28336                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28341                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28341                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28341                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28341                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9892                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9892                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9892                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9892                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9892                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9892                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    240212013                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    240212013                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    240212013                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    240212013                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    240212013                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    240212013                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008207                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008207                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004991                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004991                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004991                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004991                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 24283.462697                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24283.462697                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 24283.462697                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24283.462697                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 24283.462697                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24283.462697                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.968778                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004919798                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2026047.979839                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.968778                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020783                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794822                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1696377                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1696377                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1696377                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1696377                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1696377                       # number of overall hits
system.cpu1.icache.overall_hits::total        1696377                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1840577                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1840577                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1840577                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1840577                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1840577                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1840577                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1696394                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1696394                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1696394                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1696394                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1696394                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1696394                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000010                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000010                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 108269.235294                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 108269.235294                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 108269.235294                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 108269.235294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 108269.235294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 108269.235294                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1423724                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1423724                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1423724                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1423724                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1423724                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1423724                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 109517.230769                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 109517.230769                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 109517.230769                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 109517.230769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 109517.230769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 109517.230769                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5134                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               158250951                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5390                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              29360.102226                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.263825                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.736175                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.883843                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.116157                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1053880                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1053880                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       724467                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        724467                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1763                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1763                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1680                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1680                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1778347                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1778347                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1778347                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1778347                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        12864                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        12864                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          341                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          341                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13205                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13205                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13205                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13205                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    531331595                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    531331595                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     27223134                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     27223134                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    558554729                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    558554729                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    558554729                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    558554729                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1066744                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1066744                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       724808                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       724808                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1680                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1680                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1791552                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1791552                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1791552                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1791552                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012059                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012059                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000470                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000470                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007371                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007371                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007371                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007371                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 41303.762049                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41303.762049                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 79833.237537                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79833.237537                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 42298.729951                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 42298.729951                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 42298.729951                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 42298.729951                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        34483                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        34483                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2472                       # number of writebacks
system.cpu1.dcache.writebacks::total             2472                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7731                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7731                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          340                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          340                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8071                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8071                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8071                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8071                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5133                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5133                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5134                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5134                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5134                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5134                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    113021192                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    113021192                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data        41648                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total        41648                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    113062840                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    113062840                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    113062840                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    113062840                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004812                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004812                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002866                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002866                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002866                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002866                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22018.545100                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22018.545100                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        41648                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        41648                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 22022.368524                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22022.368524                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 22022.368524                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22022.368524                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
