Structural simulation of standard combinational circuits (ISCAS) at the gate level with implementation of an automatic D-test vector generation algorithm for ISCAS standard combinational circuits
