# DRAM controller for Arty A7-35T FPGA board
Detailed explanations (in Japanese):
- [1] https://www.acri.c.titech.ac.jp/wordpress/archives/6048
- [2] https://www.acri.c.titech.ac.jp/wordpress/archives/6767
- [3] https://www.acri.c.titech.ac.jp/wordpress/archives/7284
- [4] https://www.acri.c.titech.ac.jp/wordpress/archives/8036
- [5] https://www.acri.c.titech.ac.jp/wordpress/archives/8070
