Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Fri May 25 18:53:24 2018
| Host         : 014 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file showCPU_timing_summary_routed.rpt -rpx showCPU_timing_summary_routed.rpx
| Design       : showCPU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: clock_100Mhz (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: Debounce/delay1_reg/C (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: Debounce/delay2_reg/C (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: Debounce/delay3_reg/C (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/ControlUnit/ALUOp_reg[0]/G (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/ControlUnit/ALUOp_reg[1]/G (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/ControlUnit/ALUOp_reg[2]/G (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/ControlUnit/ALUSrcA_reg/G (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/ControlUnit/ALUSrcB_reg/G (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/ControlUnit/ExtSel_reg/G (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/InsMEM/IDataOut_reg[0]/G (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/InsMEM/IDataOut_reg[10]/G (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/InsMEM/IDataOut_reg[11]/G (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/InsMEM/IDataOut_reg[12]/G (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/InsMEM/IDataOut_reg[13]/G (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/InsMEM/IDataOut_reg[14]/G (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/InsMEM/IDataOut_reg[15]/G (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/InsMEM/IDataOut_reg[16]/G (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/InsMEM/IDataOut_reg[17]/G (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/InsMEM/IDataOut_reg[18]/G (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/InsMEM/IDataOut_reg[19]/G (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/InsMEM/IDataOut_reg[1]/G (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/InsMEM/IDataOut_reg[20]/G (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/InsMEM/IDataOut_reg[21]/G (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/InsMEM/IDataOut_reg[22]/G (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/InsMEM/IDataOut_reg[23]/G (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/InsMEM/IDataOut_reg[24]/G (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/InsMEM/IDataOut_reg[25]/G (HIGH)

 There are 297 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/InsMEM/IDataOut_reg[26]/G (HIGH)

 There are 297 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/InsMEM/IDataOut_reg[27]/G (HIGH)

 There are 297 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/InsMEM/IDataOut_reg[28]/G (HIGH)

 There are 297 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/InsMEM/IDataOut_reg[29]/G (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/InsMEM/IDataOut_reg[2]/G (HIGH)

 There are 297 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/InsMEM/IDataOut_reg[30]/G (HIGH)

 There are 297 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/InsMEM/IDataOut_reg[31]/G (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/InsMEM/IDataOut_reg[3]/G (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/InsMEM/IDataOut_reg[4]/G (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/InsMEM/IDataOut_reg[5]/G (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/InsMEM/IDataOut_reg[6]/G (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/InsMEM/IDataOut_reg[7]/G (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/InsMEM/IDataOut_reg[8]/G (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/InsMEM/IDataOut_reg[9]/G (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r1_0_31_0_5/RAMA/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r1_0_31_0_5/RAMA_D1/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r1_0_31_0_5/RAMB/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r1_0_31_0_5/RAMB_D1/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r1_0_31_0_5/RAMC/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r1_0_31_0_5/RAMC_D1/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r1_0_31_12_17/RAMA/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r1_0_31_12_17/RAMA_D1/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r1_0_31_12_17/RAMB/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r1_0_31_12_17/RAMB_D1/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r1_0_31_12_17/RAMC/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r1_0_31_12_17/RAMC_D1/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r1_0_31_18_23/RAMA/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r1_0_31_18_23/RAMA_D1/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r1_0_31_18_23/RAMB/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r1_0_31_18_23/RAMB_D1/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r1_0_31_18_23/RAMC/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r1_0_31_18_23/RAMC_D1/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r1_0_31_24_29/RAMA/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r1_0_31_24_29/RAMA_D1/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r1_0_31_24_29/RAMB/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r1_0_31_24_29/RAMB_D1/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r1_0_31_24_29/RAMC/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r1_0_31_24_29/RAMC_D1/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r1_0_31_30_31/RAMA/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r1_0_31_30_31/RAMA_D1/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r1_0_31_6_11/RAMA/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r1_0_31_6_11/RAMA_D1/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r1_0_31_6_11/RAMB/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r1_0_31_6_11/RAMB_D1/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r1_0_31_6_11/RAMC/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r1_0_31_6_11/RAMC_D1/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r2_0_31_0_5/RAMA/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r2_0_31_0_5/RAMA_D1/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r2_0_31_0_5/RAMB/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r2_0_31_0_5/RAMB_D1/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r2_0_31_0_5/RAMC/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r2_0_31_0_5/RAMC_D1/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r2_0_31_12_17/RAMA/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r2_0_31_12_17/RAMA_D1/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r2_0_31_12_17/RAMB/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r2_0_31_12_17/RAMB_D1/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r2_0_31_12_17/RAMC/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r2_0_31_12_17/RAMC_D1/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r2_0_31_18_23/RAMA/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r2_0_31_18_23/RAMA_D1/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r2_0_31_18_23/RAMB/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r2_0_31_18_23/RAMB_D1/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r2_0_31_18_23/RAMC/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r2_0_31_18_23/RAMC_D1/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r2_0_31_24_29/RAMA/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r2_0_31_24_29/RAMA_D1/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r2_0_31_24_29/RAMB/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r2_0_31_24_29/RAMB_D1/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r2_0_31_24_29/RAMC/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r2_0_31_24_29/RAMC_D1/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r2_0_31_30_31/RAMA/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r2_0_31_30_31/RAMA_D1/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r2_0_31_6_11/RAMA/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r2_0_31_6_11/RAMA_D1/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r2_0_31_6_11/RAMB/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r2_0_31_6_11/RAMB_D1/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r2_0_31_6_11/RAMC/CLK (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: SingleCycleCPUBasys/RegisterFile/regFile_reg_r2_0_31_6_11/RAMC_D1/CLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1004 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


