# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do CVM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying d:/quatrtus/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/colleage/fpga/CVM/RTL {D:/colleage/fpga/CVM/RTL/CVM.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:42:59 on Nov 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/colleage/fpga/CVM/RTL" D:/colleage/fpga/CVM/RTL/CVM.v 
# -- Compiling module CVM
# 
# Top level modules:
# 	CVM
# End time: 22:42:59 on Nov 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/colleage/fpga/CVM/Quartus_prj/../Sim {D:/colleage/fpga/CVM/Quartus_prj/../Sim/tb_CVM.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:42:59 on Nov 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/colleage/fpga/CVM/Quartus_prj/../Sim" D:/colleage/fpga/CVM/Quartus_prj/../Sim/tb_CVM.v 
# -- Compiling module tb_CVM
# 
# Top level modules:
# 	tb_CVM
# End time: 22:42:59 on Nov 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_CVM
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_CVM 
# Start time: 22:42:59 on Nov 11,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "CVM(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tb_CVM(fast)
# Loading work.CVM(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
# @time    0ns: coin=00 st_cur=000 st_next=000 cola=0 return_coins=000
# @time   60ns: coin=01 st_cur=000 st_next=001 cola=0 return_coins=000
# @time   80ns: coin=10 st_cur=001 st_next=010 cola=0 return_coins=000
# @time  100ns: coin=00 st_cur=010 st_next=010 cola=0 return_coins=000
# @time  120ns: coin=10 st_cur=010 st_next=111 cola=0 return_coins=000
# @time  140ns: coin=10 st_cur=000 st_next=111 cola=1 return_coins=001
# @time  160ns: coin=01 st_cur=000 st_next=001 cola=1 return_coins=001
# @time  180ns: coin=00 st_cur=001 st_next=001 cola=0 return_coins=000
# @time  200ns: coin=01 st_cur=001 st_next=011 cola=0 return_coins=000
# @time  220ns: coin=00 st_cur=011 st_next=011 cola=0 return_coins=000
# @time  240ns: coin=10 st_cur=011 st_next=110 cola=0 return_coins=000
# @time  260ns: coin=00 st_cur=000 st_next=000 cola=1 return_coins=000
# @time  280ns: coin=01 st_cur=000 st_next=001 cola=0 return_coins=000
# @time  300ns: coin=01 st_cur=001 st_next=001 cola=0 return_coins=000
# @time  320ns: coin=00 st_cur=001 st_next=001 cola=0 return_coins=000
# @time  340ns: coin=01 st_cur=001 st_next=011 cola=0 return_coins=000
# @time  360ns: coin=00 st_cur=011 st_next=011 cola=0 return_coins=000
# @time  420ns: coin=10 st_cur=011 st_next=110 cola=0 return_coins=000
# @time  440ns: coin=00 st_cur=000 st_next=000 cola=1 return_coins=000
# @time  460ns: coin=00 st_cur=000 st_next=000 cola=0 return_coins=000
# @time  520ns: coin=01 st_cur=000 st_next=001 cola=0 return_coins=000
# @time  540ns: coin=01 st_cur=001 st_next=001 cola=0 return_coins=000
# @time  560ns: coin=10 st_cur=001 st_next=010 cola=0 return_coins=000
# @time  580ns: coin=10 st_cur=010 st_next=010 cola=0 return_coins=000
# @time  600ns: coin=01 st_cur=010 st_next=110 cola=0 return_coins=000
# @time  620ns: coin=01 st_cur=000 st_next=110 cola=1 return_coins=000
# @time  680ns: coin=10 st_cur=000 st_next=011 cola=1 return_coins=000
# @time  700ns: coin=01 st_cur=011 st_next=010 cola=0 return_coins=000
# @time  720ns: coin=00 st_cur=010 st_next=010 cola=0 return_coins=000
# @time  800ns: coin=01 st_cur=010 st_next=110 cola=0 return_coins=000
# @time  820ns: coin=00 st_cur=000 st_next=000 cola=1 return_coins=000
# @time  840ns: coin=00 st_cur=000 st_next=000 cola=0 return_coins=000
# @time  860ns: coin=01 st_cur=000 st_next=001 cola=0 return_coins=000
# @time  880ns: coin=00 st_cur=001 st_next=001 cola=0 return_coins=000
# @time  940ns: coin=10 st_cur=001 st_next=010 cola=0 return_coins=000
# @time  960ns: coin=10 st_cur=010 st_next=010 cola=0 return_coins=000
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/colleage/fpga/CVM/Quartus_prj/simulation/questa/wave.do
# End time: 22:43:46 on Nov 11,2024, Elapsed time: 0:00:47
# Errors: 0, Warnings: 1
