#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr 26 11:40:57 2019
# Process ID: 11328
# Current directory: E:/vivado/light_stream2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12484 E:\vivado\light_stream2\light_stream2.xpr
# Log file: E:/vivado/light_stream2/vivado.log
# Journal file: E:/vivado/light_stream2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/vivado/light_stream2/light_stream2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 789.328 ; gain = 193.285
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: light_stream1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 878.785 ; gain = 35.875
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'light_stream1' [E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v:38]
INFO: [Synth 8-6157] synthesizing module 'test_posedge' [E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v:85]
INFO: [Synth 8-6155] done synthesizing module 'test_posedge' (1#1) [E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v:85]
INFO: [Synth 8-6157] synthesizing module 'test_edge' [E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v:102]
INFO: [Synth 8-6155] done synthesizing module 'test_edge' (2#1) [E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v:102]
INFO: [Synth 8-6157] synthesizing module 'cal_level' [E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v:155]
INFO: [Synth 8-6155] done synthesizing module 'cal_level' (3#1) [E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v:155]
INFO: [Synth 8-6157] synthesizing module 'cal_interval' [E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v:119]
WARNING: [Synth 8-6090] variable 'counter' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v:149]
INFO: [Synth 8-6155] done synthesizing module 'cal_interval' (4#1) [E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v:119]
INFO: [Synth 8-6155] done synthesizing module 'light_stream1' (5#1) [E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 924.137 ; gain = 81.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 924.137 ; gain = 81.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 924.137 ; gain = 81.227
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/vivado/light_stream2/light_stream2.srcs/constrs_1/new/light_stream.xdc]
Finished Parsing XDC File [E:/vivado/light_stream2/light_stream2.srcs/constrs_1/new/light_stream.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1237.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1291.863 ; gain = 448.953
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1291.863 ; gain = 448.953
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 22:35:14 2019...
