Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Sep 07 14:23:38 2017
| Host         : DESKTOP-1R4PJEI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file async_245_fifo_control_sets_placed.rpt
| Design       : async_245_fifo
| Device       : xc7a15t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   224 |
| Unused register locations in slices containing registers |   783 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             553 |          332 |
| No           | Yes                   | No                     |               9 |            4 |
| Yes          | No                    | No                     |              29 |           12 |
| Yes          | No                    | Yes                    |            1114 |          485 |
| Yes          | Yes                   | No                     |              64 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------+----------------+
|   Clock Signal   |                                                            Enable Signal                                                            |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------+----------------+
|  i_clk_IBUF_BUFG | IIC_NUM_10/U1/j_reg[0][0]                                                                                                           | SYS_RST/o_iic_en_reg[8][0]   |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_10/U1/i[4]_i_1__19_n_0                                                                                                      | SYS_RST/o_iic_en_reg[8][0]   |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_03/U1/j_reg[0][0]                                                                                                           | SYS_RST/i_reg[2][0]          |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_12/U1/j_reg[0][0]                                                                                                           | SYS_RST/o_iic_en_reg[10][0]  |                1 |              1 |
|  i_clk_IBUF_BUFG | USB_Handle/o_rd_i_1_n_0                                                                                                             | SYS_RST/o_rst                |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_19/U1/i[4]_i_1__37_n_0                                                                                                      | SYS_RST/D_NOT_OUT1_reg[0][0] |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_12/U1/i[4]_i_1__23_n_0                                                                                                      | SYS_RST/o_iic_en_reg[12]     |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_10/U1/E[0]                                                                                                                  | SYS_RST/D_NOT_OUT1_reg[0][1] |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_10/U1/E[0]                                                                                                                  | SYS_RST/reg_addr_reg[1][0]   |                1 |              1 |
|  i_clk_IBUF_BUFG | USB_Handle/o_wr_i_1_n_0                                                                                                             | SYS_RST/o_rst                |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_20/U1/j_reg[0][0]                                                                                                           | SYS_RST/C1_reg[9][0]         |                1 |              2 |
|  i_clk_IBUF_BUFG | IIC_NUM_04/U1/reg_addr_reg[0][0]                                                                                                    | SYS_RST/reg_addr_reg[1][0]   |                1 |              2 |
|  i_clk_IBUF_BUFG | IIC_NUM_19/U1/j_reg[0][0]                                                                                                           | SYS_RST/D_NOT_OUT1_reg[0][0] |                2 |              2 |
|  i_clk_IBUF_BUFG | IIC_NUM_02/U1/j_reg[0][0]                                                                                                           | SYS_RST/i_reg[2][0]          |                1 |              2 |
|  i_clk_IBUF_BUFG | IIC_NUM_12/U1/E[0]                                                                                                                  | SYS_RST/D_NOT_OUT1_reg[0][1] |                1 |              2 |
|  i_clk_IBUF_BUFG | IIC_NUM_06/U1/j_reg[0][0]                                                                                                           | SYS_RST/o_iic_en_reg[7]      |                2 |              2 |
|  i_clk_IBUF_BUFG | IIC_NUM_13/U1/j_reg[0][0]                                                                                                           | SYS_RST/o_iic_en_reg[12]     |                2 |              2 |
|  i_clk_IBUF_BUFG | IIC_NUM_17/U1/E[0]                                                                                                                  | SYS_RST/D_NOT_OUT1_reg[0][1] |                1 |              2 |
|  i_clk_IBUF_BUFG | IIC_NUM_21/U1/j_reg[0][0]                                                                                                           | SYS_RST/C1_reg[9][0]         |                1 |              2 |
|  i_clk_IBUF_BUFG | IIC_NUM_18/U1/j_reg[0][0]                                                                                                           | SYS_RST/D_NOT_OUT1_reg[0][0] |                2 |              2 |
|  i_clk_IBUF_BUFG | IIC_NUM_21/U1/E[0]                                                                                                                  | SYS_RST/wr_en_reg[0]         |                1 |              2 |
|  i_clk_IBUF_BUFG | IIC_NUM_14/U1/j_reg[0][0]                                                                                                           | SYS_RST/o_iic_en_reg[12]     |                2 |              2 |
|  i_clk_IBUF_BUFG | IIC_NUM_11/U1/E[0]                                                                                                                  | SYS_RST/D_NOT_OUT1_reg[0][1] |                1 |              2 |
|  i_clk_IBUF_BUFG | IIC_NUM_03/U1/E[0]                                                                                                                  | SYS_RST/reg_addr_reg[1][0]   |                1 |              2 |
|  i_clk_IBUF_BUFG | IIC_NUM_09/U1/j_reg[0][0]                                                                                                           | SYS_RST/o_iic_en_reg[8][0]   |                1 |              2 |
|  i_clk_IBUF_BUFG | IIC_NUM_08/U1/E[0]                                                                                                                  | SYS_RST/reg_addr_reg[1][0]   |                1 |              2 |
|  i_clk_IBUF_BUFG | IIC_NUM_03/U1/i[4]_i_1__5_n_0                                                                                                       | SYS_RST/AR[0]                |                1 |              2 |
|  i_clk_IBUF_BUFG | IIC_NUM_00/U1/j_reg[0][0]                                                                                                           | SYS_RST/i_reg[7]             |                1 |              2 |
|  i_clk_IBUF_BUFG | IIC_NUM_15/U1/E[0]                                                                                                                  | SYS_RST/D_NOT_OUT1_reg[0][1] |                1 |              2 |
|  i_clk_IBUF_BUFG | IIC_NUM_05/U1/j_reg[0][0]                                                                                                           | SYS_RST/AR[0]                |                1 |              2 |
|  i_clk_IBUF_BUFG | IIC_NUM_07/U1/E[0]                                                                                                                  | SYS_RST/reg_addr_reg[1][0]   |                1 |              2 |
|  i_clk_IBUF_BUFG | IIC_NUM_01/U1/j_reg[0][0]                                                                                                           | SYS_RST/i_reg[2][0]          |                1 |              2 |
|  i_clk_IBUF_BUFG | IIC_NUM_16/U1/E[0]                                                                                                                  | SYS_RST/D_NOT_OUT1_reg[0][1] |                1 |              2 |
|  i_clk_IBUF_BUFG | IIC_NUM_19/U1/j_reg[0][0]                                                                                                           | SYS_RST/D_NOT_OUT1_reg[0][1] |                1 |              3 |
|  i_clk_IBUF_BUFG | IIC_NUM_18/U1/j_reg[0][0]                                                                                                           | SYS_RST/D_NOT_OUT1_reg[0][1] |                1 |              3 |
|  i_clk_IBUF_BUFG | IIC_NUM_13/U1/j_reg[0][0]                                                                                                           | SYS_RST/D_NOT_OUT1_reg[0][1] |                1 |              3 |
|  i_clk_IBUF_BUFG | USB_Handle/i[15]_i_1_n_0                                                                                                            | SYS_RST/wr_en_reg[0]         |                1 |              3 |
|  i_clk_IBUF_BUFG | IIC_NUM_10/U1/E[0]                                                                                                                  | SYS_RST/o_iic_en_reg[10][0]  |                1 |              3 |
|  i_clk_IBUF_BUFG | IIC_NUM_14/U1/j_reg[0][0]                                                                                                           | SYS_RST/D_NOT_OUT1_reg[0][1] |                1 |              3 |
|  i_clk_IBUF_BUFG | IIC_NUM_09/U1/j_reg[0][0]                                                                                                           | SYS_RST/reg_addr_reg[1][0]   |                1 |              3 |
|  i_clk_IBUF_BUFG | IIC_NUM_15/U1/E[0]                                                                                                                  | SYS_RST/o_iic_en_reg[15]     |                1 |              3 |
|  i_clk_IBUF_BUFG | IIC_NUM_21/U1/j_reg[0][0]                                                                                                           | SYS_RST/D_NOT_OUT1_reg[0][1] |                1 |              3 |
|  i_clk_IBUF_BUFG | IIC_NUM_08/U1/E[0]                                                                                                                  | SYS_RST/o_iic_en_reg[8][0]   |                2 |              3 |
|  i_clk_IBUF_BUFG | IIC_NUM_01/U1/j_reg[0][0]                                                                                                           | SYS_RST/reg_addr_reg[1][0]   |                1 |              3 |
|  i_clk_IBUF_BUFG | IIC_NUM_06/U1/j_reg[0][0]                                                                                                           | SYS_RST/reg_addr_reg[1][0]   |                2 |              3 |
|  i_clk_IBUF_BUFG | IIC_NUM_16/U1/E[0]                                                                                                                  | SYS_RST/o_iic_en_reg[15]     |                1 |              3 |
|  i_clk_IBUF_BUFG | IIC_NUM_21/U1/E[0]                                                                                                                  | SYS_RST/D_NOT_OUT1_reg[0][1] |                1 |              3 |
|  i_clk_IBUF_BUFG | IIC_NUM_17/U1/E[0]                                                                                                                  | SYS_RST/D_NOT_OUT1_reg[0][0] |                1 |              3 |
|  i_clk_IBUF_BUFG | IIC_NUM_07/U1/E[0]                                                                                                                  | SYS_RST/o_iic_en_reg[7]      |                1 |              3 |
|  i_clk_IBUF_BUFG | IIC_NUM_11/U1/E[0]                                                                                                                  | SYS_RST/o_iic_en_reg[10][0]  |                1 |              3 |
|  i_clk_IBUF_BUFG | IIC_NUM_02/U1/j_reg[0][0]                                                                                                           | SYS_RST/reg_addr_reg[1][0]   |                1 |              3 |
|  i_clk_IBUF_BUFG | IIC_NUM_03/U1/i[4]_i_1__5_n_0                                                                                                       | SYS_RST/i_reg[2][0]          |                3 |              3 |
|  i_clk_IBUF_BUFG | IIC_NUM_05/U1/j_reg[0][0]                                                                                                           | SYS_RST/reg_addr_reg[1][0]   |                2 |              3 |
|  i_clk_IBUF_BUFG | IIC_NUM_03/U1/E[0]                                                                                                                  | SYS_RST/AR[0]                |                1 |              3 |
|  i_clk_IBUF_BUFG | IIC_NUM_04/U1/reg_addr_reg[0][0]                                                                                                    | SYS_RST/AR[0]                |                1 |              3 |
|  i_clk_IBUF_BUFG | IIC_NUM_00/U1/j_reg[0][0]                                                                                                           | SYS_RST/reg_addr_reg[1][0]   |                1 |              3 |
|  i_clk_IBUF_BUFG | IIC_NUM_20/U1/j_reg[0][0]                                                                                                           | SYS_RST/D_NOT_OUT1_reg[0][1] |                2 |              3 |
|  i_clk_IBUF_BUFG | IIC_NUM_12/U1/E[0]                                                                                                                  | SYS_RST/o_iic_en_reg[12]     |                1 |              3 |
|  i_clk_IBUF_BUFG | IIC_NUM_00/r_data[7]_i_1__0_n_0                                                                                                     | SYS_RST/i_reg[2][0]          |                1 |              4 |
|  i_clk_IBUF_BUFG | USB_Handle/data[7]_i_1_n_0                                                                                                          | SYS_RST/i_reg[7]             |                1 |              4 |
|  i_clk_IBUF_BUFG | USB_Handle/data[7]_i_1_n_0                                                                                                          | SYS_RST/wr_en_reg[0]         |                1 |              4 |
|  i_clk_IBUF_BUFG | IIC_NUM_12/U1/i[4]_i_1__23_n_0                                                                                                      | SYS_RST/o_iic_en_reg[10][0]  |                3 |              4 |
|  i_clk_IBUF_BUFG | IIC_NUM_19/U1/i[4]_i_1__37_n_0                                                                                                      | SYS_RST/C1_reg[9][0]         |                4 |              4 |
|  i_clk_IBUF_BUFG | IIC_NUM_12/U1/j_reg[0][0]                                                                                                           | SYS_RST/o_iic_en_reg[12]     |                1 |              4 |
|  i_clk_IBUF_BUFG | IIC_NUM_03/U1/j_reg[0][0]                                                                                                           | SYS_RST/AR[0]                |                1 |              4 |
|  i_clk_IBUF_BUFG | IIC_NUM_00/r_data[7]_i_1__0_n_0                                                                                                     | SYS_RST/i_reg[7]             |                1 |              4 |
|  i_clk_IBUF_BUFG | IIC_NUM_10/U1/i[4]_i_1__19_n_0                                                                                                      | SYS_RST/o_iic_en_reg[10][0]  |                3 |              4 |
|  i_clk_IBUF_BUFG | IIC_NUM_10/U1/j_reg[0][0]                                                                                                           | SYS_RST/o_iic_en_reg[10][0]  |                1 |              4 |
|  i_clk_IBUF_BUFG | IIC_NUM_11/U1/i[4]_i_1__21_n_0                                                                                                      | SYS_RST/o_iic_en_reg[10][0]  |                5 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_15/U1/j_reg[0][0]                                                                                                           | SYS_RST/o_iic_en_reg[15]     |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_08/U1/i[4]_i_1__15_n_0                                                                                                      | SYS_RST/o_iic_en_reg[8][0]   |                5 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_08/U1/j_reg[0][0]                                                                                                           | SYS_RST/o_iic_en_reg[8][0]   |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_18/U1/E[0]                                                                                                                  | SYS_RST/D_NOT_OUT1_reg[0][1] |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_07/U1/j_reg[0][0]                                                                                                           | SYS_RST/o_iic_en_reg[7]      |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_07/U1/i_reg[0]_0[0]                                                                                                         | SYS_RST/o_iic_en_reg[7]      |                3 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_07/U1/i[4]_i_1__13_n_0                                                                                                      | SYS_RST/o_iic_en_reg[7]      |                5 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_09/U1/i[4]_i_1__17_n_0                                                                                                      | SYS_RST/o_iic_en_reg[8][0]   |                4 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_09/U1/E[0]                                                                                                                  | SYS_RST/o_iic_en_reg[8][0]   |                3 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_16/U1/i[4]_i_1__31_n_0                                                                                                      | SYS_RST/o_iic_en_reg[15]     |                5 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_05/U1/i_reg[0]_0[0]                                                                                                         | SYS_RST/AR[0]                |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_05/U1/E[0]                                                                                                                  | SYS_RST/reg_addr_reg[1][0]   |                3 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_05/U1/i[4]_i_1__9_n_0                                                                                                       | SYS_RST/AR[0]                |                3 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_14/U1/reg_addr_reg[0][0]                                                                                                    | SYS_RST/D_NOT_OUT1_reg[0][1] |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_16/U1/i_reg[0]_0[0]                                                                                                         | SYS_RST/o_iic_en_reg[15]     |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_14/U1/E[0]                                                                                                                  | SYS_RST/o_iic_en_reg[12]     |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_16/U1/j_reg[0][0]                                                                                                           | SYS_RST/o_iic_en_reg[15]     |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_04/U1/j_reg[0][0]                                                                                                           | SYS_RST/AR[0]                |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_04/U1/i[4]_i_1__7_n_0                                                                                                       | SYS_RST/AR[0]                |                5 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_14/U1/i[4]_i_1__27_n_0                                                                                                      | SYS_RST/o_iic_en_reg[12]     |                5 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_00/U1/i[4]_i_1_n_0                                                                                                          | SYS_RST/i_reg[7]             |                3 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_00/U1/E[0]                                                                                                                  | SYS_RST/reg_addr_reg[1][0]   |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_00/U1/i_reg[0]_0[0]                                                                                                         | SYS_RST/i_reg[7]             |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_04/U1/E[0]                                                                                                                  | SYS_RST/AR[0]                |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_10/U1/i_reg[0]_0[0]                                                                                                         | SYS_RST/o_iic_en_reg[8][0]   |                3 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_01/U1/i[4]_i_1__1_n_0                                                                                                       | SYS_RST/i_reg[2][0]          |                4 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_01/U1/E[0]                                                                                                                  | SYS_RST/reg_addr_reg[1][0]   |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_01/U1/i_reg[0]_0[0]                                                                                                         | SYS_RST/i_reg[2][0]          |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_18/U1/i[4]_i_1__35_n_0                                                                                                      | SYS_RST/D_NOT_OUT1_reg[0][0] |                5 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_18/U1/i_reg[0]_0[0]                                                                                                         | SYS_RST/D_NOT_OUT1_reg[0][0] |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_06/U1/i_reg[0]_0[0]                                                                                                         | SYS_RST/o_iic_en_reg[7]      |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_02/U1/i[4]_i_1__3_n_0                                                                                                       | SYS_RST/i_reg[2][0]          |                5 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_02/U1/E[0]                                                                                                                  | SYS_RST/reg_addr_reg[1][0]   |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_02/U1/i_reg[0]_0[0]                                                                                                         | SYS_RST/i_reg[2][0]          |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_21/U1/i[4]_i_1__41_n_0                                                                                                      | SYS_RST/C1_reg[9][0]         |                5 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_22/U1/j_reg[0][0]                                                                                                           | SYS_RST/wr_en_reg[0]         |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_06/U1/E[0]                                                                                                                  | SYS_RST/reg_addr_reg[1][0]   |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_22/U1/i_reg[0]_0[0]                                                                                                         | SYS_RST/wr_en_reg[0]         |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_11/U1/i_reg[0]_0[0]                                                                                                         | SYS_RST/o_iic_en_reg[10][0]  |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_11/U1/j_reg[0][0]                                                                                                           | SYS_RST/o_iic_en_reg[10][0]  |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_13/U1/i_reg[0]_0[0]                                                                                                         | SYS_RST/o_iic_en_reg[12]     |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_22/U1/E[0]                                                                                                                  | SYS_RST/wr_en_reg[0]         |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_09/U1/reg_addr_reg[0][0]                                                                                                    | SYS_RST/reg_addr_reg[1][0]   |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_22/U1/i[4]_i_1__43_n_0                                                                                                      | SYS_RST/wr_en_reg[0]         |                4 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_12/U1/i_reg[0]_0[0]                                                                                                         | SYS_RST/o_iic_en_reg[10][0]  |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_13/U1/i[4]_i_1__25_n_0                                                                                                      | SYS_RST/o_iic_en_reg[12]     |                4 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_13/U1/E[0]                                                                                                                  | SYS_RST/D_NOT_OUT1_reg[0][1] |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_15/U1/i_reg[0]_0[0]                                                                                                         | SYS_RST/o_iic_en_reg[15]     |                3 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_21/U1/i_reg[0]_0[0]                                                                                                         | SYS_RST/C1_reg[9][0]         |                3 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_17/U1/i_reg[0]_0[0]                                                                                                         | SYS_RST/D_NOT_OUT1_reg[0][0] |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_06/U1/i[4]_i_1__11_n_0                                                                                                      | SYS_RST/o_iic_en_reg[7]      |                5 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_19/U1/E[0]                                                                                                                  | SYS_RST/D_NOT_OUT1_reg[0][0] |                3 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_19/U1/reg_addr_reg[0][0]                                                                                                    | SYS_RST/D_NOT_OUT1_reg[0][1] |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_17/U1/j_reg[0][0]                                                                                                           | SYS_RST/D_NOT_OUT1_reg[0][0] |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_17/U1/i[4]_i_1__33_n_0                                                                                                      | SYS_RST/D_NOT_OUT1_reg[0][0] |                4 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_20/U1/i[4]_i_1__39_n_0                                                                                                      | SYS_RST/C1_reg[9][0]         |                4 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_20/U1/E[0]                                                                                                                  | SYS_RST/D_NOT_OUT1_reg[0][1] |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_20/U1/i_reg[0]_0[0]                                                                                                         | SYS_RST/C1_reg[9][0]         |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_03/U1/i_reg[0]_0[0]                                                                                                         | SYS_RST/i_reg[2][0]          |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_15/U1/i[4]_i_1__29_n_0                                                                                                      | SYS_RST/o_iic_en_reg[15]     |                4 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_08/U1/i_reg[0]_0[0]                                                                                                         | SYS_RST/o_iic_en_reg[8][0]   |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_08/U1/D_NOT_OUT1[7]_i_1__7_n_0                                                                                              | SYS_RST/o_iic_en_reg[8][0]   |                3 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_07/U1/D_NOT_OUT1[7]_i_1__6_n_0                                                                                              | SYS_RST/o_iic_en_reg[7]      |                2 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_16/U1/D_NOT_OUT1[7]_i_1__15_n_0                                                                                             | SYS_RST/o_iic_en_reg[15]     |                3 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_05/U1/D_NOT_OUT1[7]_i_1__4_n_0                                                                                              | SYS_RST/reg_addr_reg[1][0]   |                2 |              7 |
|  i_clk_IBUF_BUFG | nolabel_line311/i0[6]_i_1_n_0                                                                                                       | SYS_RST/wr_en_reg[0]         |                6 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_00/U1/D_NOT_OUT1[7]_i_1_n_0                                                                                                 | SYS_RST/reg_addr_reg[1][0]   |                3 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_01/U1/D_NOT_OUT1[7]_i_1__0_n_0                                                                                              | SYS_RST/reg_addr_reg[1][0]   |                2 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_04/U1/D_NOT_OUT1[7]_i_1__3_n_0                                                                                              | SYS_RST/AR[0]                |                3 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_02/U1/D_NOT_OUT1[7]_i_1__1_n_0                                                                                              | SYS_RST/reg_addr_reg[1][0]   |                3 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_11/U1/D_NOT_OUT1[7]_i_1__10_n_0                                                                                             | SYS_RST/o_iic_en_reg[10][0]  |                3 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_03/U1/D_NOT_OUT1[7]_i_1__2_n_0                                                                                              | SYS_RST/AR[0]                |                3 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_06/U1/D_NOT_OUT1[7]_i_1__5_n_0                                                                                              | SYS_RST/reg_addr_reg[1][0]   |                3 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_15/U1/D_NOT_OUT1[7]_i_1__14_n_0                                                                                             | SYS_RST/o_iic_en_reg[15]     |                2 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_12/U1/D_NOT_OUT1[7]_i_1__11_n_0                                                                                             | SYS_RST/o_iic_en_reg[12]     |                3 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_10/U1/D_NOT_OUT1[7]_i_1__9_n_0                                                                                              | SYS_RST/o_iic_en_reg[10][0]  |                2 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_17/U1/D_NOT_OUT1[7]_i_1__16_n_0                                                                                             | SYS_RST/D_NOT_OUT1_reg[0][0] |                2 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_19/U1/D_NOT_OUT1[7]_i_1__18_n_0                                                                                             | SYS_RST/D_NOT_OUT1_reg[0][1] |                2 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_18/U1/D_NOT_OUT1[7]_i_1__17_n_0                                                                                             | SYS_RST/D_NOT_OUT1_reg[0][1] |                2 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_22/U1/D_NOT_OUT1[7]_i_1__21_n_0                                                                                             | SYS_RST/wr_en_reg[0]         |                3 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_13/U1/D_NOT_OUT1[7]_i_1__12_n_0                                                                                             | SYS_RST/D_NOT_OUT1_reg[0][1] |                3 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_14/U1/D_NOT_OUT1[7]_i_1__13_n_0                                                                                             | SYS_RST/D_NOT_OUT1_reg[0][1] |                4 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_20/U1/D_NOT_OUT1[7]_i_1__19_n_0                                                                                             | SYS_RST/D_NOT_OUT1_reg[0][1] |                3 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_09/U1/D_NOT_OUT1[7]_i_1__8_n_0                                                                                              | SYS_RST/reg_addr_reg[1][0]   |                3 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_21/U1/D_NOT_OUT1[7]_i_1__20_n_0                                                                                             | SYS_RST/D_NOT_OUT1_reg[0][1] |                3 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_02/r_data[7]_i_1__2_n_0                                                                                                     | SYS_RST/i_reg[2][0]          |                3 |              8 |
|  i_clk_IBUF_BUFG | IIC_NUM_11/r_data[7]_i_1__11_n_0                                                                                                    | SYS_RST/o_iic_en_reg[10][0]  |                3 |              8 |
|  i_clk_IBUF_BUFG | IIC_NUM_08/r_data[7]_i_1__8_n_0                                                                                                     | SYS_RST/o_iic_en_reg[8][0]   |                3 |              8 |
|  i_clk_IBUF_BUFG | IIC_NUM_12/r_data[7]_i_1__12_n_0                                                                                                    | SYS_RST/o_iic_en_reg[12]     |                2 |              8 |
|  i_clk_IBUF_BUFG | IIC_NUM_18/r_data[7]_i_1__18_n_0                                                                                                    | SYS_RST/D_NOT_OUT1_reg[0][0] |                2 |              8 |
|  i_clk_IBUF_BUFG | IIC_NUM_06/r_data[7]_i_1__6_n_0                                                                                                     | SYS_RST/o_iic_en_reg[7]      |                1 |              8 |
|  i_clk_IBUF_BUFG | IIC_NUM_19/r_data[7]_i_1__19_n_0                                                                                                    | SYS_RST/C1_reg[9][0]         |                4 |              8 |
|  i_clk_IBUF_BUFG | IIC_NUM_05/r_data[7]_i_1__5_n_0                                                                                                     | SYS_RST/o_iic_en_reg[7]      |                1 |              8 |
|  i_clk_IBUF_BUFG | IIC_NUM_09/r_data[7]_i_1__9_n_0                                                                                                     | SYS_RST/o_iic_en_reg[8][0]   |                2 |              8 |
|  i_clk_IBUF_BUFG | IIC_NUM_20/r_data[7]_i_1__20_n_0                                                                                                    | SYS_RST/C1_reg[9][0]         |                2 |              8 |
|  i_clk_IBUF_BUFG | IIC_NUM_14/r_data[7]_i_1__14_n_0                                                                                                    | SYS_RST/o_iic_en_reg[12]     |                2 |              8 |
|  i_clk_IBUF_BUFG | IIC_NUM_17/r_data[7]_i_1__17_n_0                                                                                                    | SYS_RST/D_NOT_OUT1_reg[0][0] |                3 |              8 |
|  i_clk_IBUF_BUFG | IIC_NUM_07/r_data[7]_i_1__7_n_0                                                                                                     | SYS_RST/o_iic_en_reg[7]      |                2 |              8 |
|  i_clk_IBUF_BUFG | IIC_NUM_16/r_data[7]_i_1__16_n_0                                                                                                    | SYS_RST/o_iic_en_reg[15]     |                2 |              8 |
|  i_clk_IBUF_BUFG | IIC_NUM_21/r_data[7]_i_1__21_n_0                                                                                                    | SYS_RST/C1_reg[9][0]         |                2 |              8 |
|  i_clk_IBUF_BUFG | IIC_NUM_22/r_data[7]_i_1__22_n_0                                                                                                    | SYS_RST/wr_en_reg[0]         |                2 |              8 |
|  i_clk_IBUF_BUFG | IIC_NUM_03/r_data[7]_i_1__3_n_0                                                                                                     | SYS_RST/AR[0]                |                2 |              8 |
|  i_clk_IBUF_BUFG | IIC_NUM_10/r_data[7]_i_1__10_n_0                                                                                                    | SYS_RST/o_iic_en_reg[10][0]  |                2 |              8 |
|  i_clk_IBUF_BUFG | IIC_NUM_04/r_data[7]_i_1__4_n_0                                                                                                     | SYS_RST/AR[0]                |                4 |              8 |
|  i_clk_IBUF_BUFG | IIC_NUM_15/r_data[7]_i_1__15_n_0                                                                                                    | SYS_RST/o_iic_en_reg[15]     |                2 |              8 |
|  i_clk_IBUF_BUFG | IIC_NUM_13/r_data[7]_i_1__13_n_0                                                                                                    | SYS_RST/o_iic_en_reg[12]     |                2 |              8 |
|  i_clk_IBUF_BUFG | IIC_NUM_01/r_data[7]_i_1__1_n_0                                                                                                     | SYS_RST/i_reg[2][0]          |                1 |              8 |
|  i_clk_IBUF_BUFG | USB_Handle/r_data[7]_i_1_n_0                                                                                                        | SYS_RST/wr_en_reg[0]         |                3 |              8 |
|  i_clk_IBUF_BUFG | IIC_NUM_19/U1/C1[9]_i_1__18_n_0                                                                                                     | SYS_RST/D_NOT_OUT1_reg[0][0] |                4 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_07/U1/C1[9]_i_1__6_n_0                                                                                                      | SYS_RST/o_iic_en_reg[7]      |                4 |             10 |
|  i_clk_IBUF_BUFG | nolabel_line311/j[2]_i_1__22_n_0                                                                                                    | SYS_RST/wr_en_reg[0]         |                2 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_16/U1/C1[9]_i_1__15_n_0                                                                                                     | SYS_RST/o_iic_en_reg[15]     |                4 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_11/U1/C1[9]_i_1__10_n_0                                                                                                     | SYS_RST/o_iic_en_reg[10][0]  |                4 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_01/U1/C1[9]_i_1__0_n_0                                                                                                      | SYS_RST/i_reg[2][0]          |                3 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_20/U1/C1[9]_i_1__19_n_0                                                                                                     | SYS_RST/C1_reg[9][0]         |                4 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_08/U1/C1[9]_i_1__7_n_0                                                                                                      | SYS_RST/o_iic_en_reg[8][0]   |                3 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_02/U1/C1[9]_i_1__1_n_0                                                                                                      | SYS_RST/i_reg[2][0]          |                4 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_00/U1/C1[9]_i_1_n_0                                                                                                         | SYS_RST/i_reg[7]             |                5 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_04/U1/C1[9]_i_1__3_n_0                                                                                                      | SYS_RST/AR[0]                |                4 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_17/U1/C1[9]_i_1__16_n_0                                                                                                     | SYS_RST/D_NOT_OUT1_reg[0][0] |                4 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_21/U1/C1[9]_i_1__20_n_0                                                                                                     | SYS_RST/C1_reg[9][0]         |                3 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_18/U1/C1[9]_i_1__17_n_0                                                                                                     | SYS_RST/D_NOT_OUT1_reg[0][0] |                6 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_22/U1/C1[9]_i_1__21_n_0                                                                                                     | SYS_RST/C1_reg[9][0]         |                4 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_09/U1/C1[9]_i_1__8_n_0                                                                                                      | SYS_RST/o_iic_en_reg[8][0]   |                5 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_13/U1/C1[9]_i_1__12_n_0                                                                                                     | SYS_RST/o_iic_en_reg[12]     |                3 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_10/U1/C1[9]_i_1__9_n_0                                                                                                      | SYS_RST/o_iic_en_reg[8][0]   |                5 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_12/U1/C1[9]_i_1__11_n_0                                                                                                     | SYS_RST/o_iic_en_reg[10][0]  |                3 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_03/U1/C1[9]_i_1__2_n_0                                                                                                      | SYS_RST/i_reg[2][0]          |                4 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_15/U1/C1[9]_i_1__14_n_0                                                                                                     | SYS_RST/o_iic_en_reg[15]     |                4 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_06/U1/C1[9]_i_1__5_n_0                                                                                                      | SYS_RST/o_iic_en_reg[7]      |                6 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_05/U1/C1[9]_i_1__4_n_0                                                                                                      | SYS_RST/AR[0]                |                4 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_14/U1/C1[9]_i_1__13_n_0                                                                                                     | SYS_RST/o_iic_en_reg[12]     |                5 |             10 |
|  i_clk_IBUF_BUFG | nolabel_line311/k0[6]_i_1_n_0                                                                                                       | SYS_RST/wr_en_reg[0]         |                6 |             12 |
|  i_clk_IBUF_BUFG | nolabel_line311/fifo_in_r[1][7]_i_1_n_0                                                                                             |                              |                8 |             13 |
|  i_clk_IBUF_BUFG | USB_Handle/i[15]_i_1_n_0                                                                                                            | SYS_RST/i_reg[7]             |                3 |             13 |
|  i_clk_IBUF_BUFG |                                                                                                                                     | i_rst_IBUF                   |                3 |             15 |
|  i_clk_IBUF_BUFG | nolabel_line311/fifo_out_r                                                                                                          |                              |                4 |             16 |
|  i_clk_IBUF_BUFG | USB_Handle/j[15]_i_1_n_0                                                                                                            | SYS_RST/wr_en_reg[0]         |                6 |             16 |
|  i_clk_IBUF_BUFG | nolabel_line311/FIFO_IIC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[15][0] | SYS_RST/wr_en_reg[0]         |                4 |             16 |
|  i_clk_IBUF_BUFG | nolabel_line311/FIFO_IIC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | SYS_RST/wr_en_reg[0]         |                4 |             24 |
|  i_clk_IBUF_BUFG | nolabel_line311/FIFO_IIC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | SYS_RST/wr_en_reg[0]         |                5 |             24 |
|  i_clk_IBUF_BUFG |                                                                                                                                     | SYS_RST/o_rst                |               24 |             24 |
|  i_clk_IBUF_BUFG |                                                                                                                                     | SYS_RST/reg_addr_reg[1][0]   |               20 |             28 |
|  i_clk_IBUF_BUFG |                                                                                                                                     | SYS_RST/D_NOT_OUT1_reg[0][1] |               18 |             28 |
|  i_clk_IBUF_BUFG |                                                                                                                                     | SYS_RST/D_NOT_OUT1_reg[0][0] |               23 |             36 |
|  i_clk_IBUF_BUFG |                                                                                                                                     | SYS_RST/o_iic_en_reg[8][0]   |               19 |             37 |
|  i_clk_IBUF_BUFG |                                                                                                                                     | SYS_RST/wr_en_reg[0]         |               24 |             37 |
|  i_clk_IBUF_BUFG |                                                                                                                                     | SYS_RST/o_iic_en_reg[10][0]  |               19 |             38 |
|  i_clk_IBUF_BUFG |                                                                                                                                     | SYS_RST/AR[0]                |               20 |             38 |
|  i_clk_IBUF_BUFG |                                                                                                                                     | SYS_RST/o_iic_en_reg[15]     |               22 |             41 |
|  i_clk_IBUF_BUFG |                                                                                                                                     | SYS_RST/o_iic_en_reg[12]     |               25 |             44 |
|  i_clk_IBUF_BUFG |                                                                                                                                     | SYS_RST/i_reg[2][0]          |               23 |             44 |
|  i_clk_IBUF_BUFG |                                                                                                                                     | SYS_RST/C1_reg[9][0]         |               21 |             45 |
|  i_clk_IBUF_BUFG |                                                                                                                                     | SYS_RST/o_iic_en_reg[7]      |               22 |             46 |
|  i_clk_IBUF_BUFG |                                                                                                                                     | SYS_RST/i_reg[7]             |               53 |             61 |
+------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------+----------------+


