// ed_synth_clock_bridge_eth.v

// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module ed_synth_clock_bridge_eth (
		input  wire  in_clk,  //  in_clk.clk, Clock Input
		output wire  out_clk  // out_clk.clk, Clock Output
	);

	assign out_clk = in_clk;

endmodule
