# do PC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:21:08 on May 20,2021
# vlog -work work PC.vo 
# -- Compiling module PC
# -- Compiling module hard_block
# 
# Top level modules:
# 	PC
# End time: 17:21:08 on May 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:21:08 on May 20,2021
# vlog -work work Waveform.vwf.vt 
# -- Compiling module PC_vlg_vec_tst
# 
# Top level modules:
# 	PC_vlg_vec_tst
# End time: 17:21:08 on May 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.PC_vlg_vec_tst 
# Start time: 17:21:09 on May 20,2021
# Loading work.PC_vlg_vec_tst
# Loading work.PC
# Loading work.hard_block
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#26
# ** Note: $finish    : Waveform.vwf.vt(51)
#    Time: 1 us  Iteration: 0  Instance: /PC_vlg_vec_tst
# End time: 17:21:09 on May 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
