// Seed: 267329783
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input logic id_3,
    output id_4,
    output logic id_5,
    inout id_6
);
  always @(posedge id_3) begin
    id_4 <= id_0;
  end
endmodule
