FIRRTL version 1.2.0
circuit FetchElaborate :
  module FetchStage : @[src/main/scala/pipeline/fetch/FetchStage.scala 7:7]
    input clock : Clock @[src/main/scala/pipeline/fetch/FetchStage.scala 7:7]
    input reset : UInt<1> @[src/main/scala/pipeline/fetch/FetchStage.scala 7:7]
    input io_in_ack : UInt<1> @[src/main/scala/pipeline/fetch/FetchStage.scala 8:14]
    output io_out_req : UInt<1> @[src/main/scala/pipeline/fetch/FetchStage.scala 8:14]
    output io_out_bits_pc : UInt<32> @[src/main/scala/pipeline/fetch/FetchStage.scala 8:14]
    output io_out_bits_inst : UInt<32> @[src/main/scala/pipeline/fetch/FetchStage.scala 8:14]
    input io_aside_in_inst : UInt<32> @[src/main/scala/pipeline/fetch/FetchStage.scala 8:14]
    input io_aside_in_rrdy : UInt<1> @[src/main/scala/pipeline/fetch/FetchStage.scala 8:14]
    input io_aside_in_rvalid : UInt<1> @[src/main/scala/pipeline/fetch/FetchStage.scala 8:14]
    output io_aside_out_req : UInt<1> @[src/main/scala/pipeline/fetch/FetchStage.scala 8:14]
    output io_aside_out_pc : UInt<32> @[src/main/scala/pipeline/fetch/FetchStage.scala 8:14]

    reg outReg_req : UInt<1>, clock with :
      reset => (UInt<1>("h0"), outReg_req) @[src/main/scala/pipeline/fetch/FetchStage.scala 12:23]
    reg outReg_bits_pc : UInt<32>, clock with :
      reset => (UInt<1>("h0"), outReg_bits_pc) @[src/main/scala/pipeline/fetch/FetchStage.scala 12:23]
    reg outReg_bits_inst : UInt<32>, clock with :
      reset => (UInt<1>("h0"), outReg_bits_inst) @[src/main/scala/pipeline/fetch/FetchStage.scala 12:23]
    reg stat : UInt<3>, clock with :
      reset => (UInt<1>("h0"), stat) @[src/main/scala/pipeline/fetch/FetchStage.scala 20:21]
    node _T = asUInt(UInt<1>("h0")) @[src/main/scala/pipeline/fetch/FetchStage.scala 22:17]
    node _T_1 = asUInt(stat) @[src/main/scala/pipeline/fetch/FetchStage.scala 22:17]
    node _T_2 = eq(_T, _T_1) @[src/main/scala/pipeline/fetch/FetchStage.scala 22:17]
    node _T_3 = asUInt(UInt<1>("h1")) @[src/main/scala/pipeline/fetch/FetchStage.scala 22:17]
    node _T_4 = asUInt(stat) @[src/main/scala/pipeline/fetch/FetchStage.scala 22:17]
    node _T_5 = eq(_T_3, _T_4) @[src/main/scala/pipeline/fetch/FetchStage.scala 22:17]
    node _GEN_0 = mux(io_aside_in_rrdy, UInt<2>("h2"), stat) @[src/main/scala/pipeline/fetch/FetchStage.scala 28:31 29:14 20:21]
    node io_aside_out_res_1_req = UInt<1>("h1") @[src/main/scala/pipeline/fetch/FetchUtils.scala 19:19 20:13]
    node io_aside_out_res_req = UInt<1>("h0") @[src/main/scala/pipeline/fetch/FetchUtils.scala 13:19 14:13]
    node _GEN_1 = mux(io_aside_in_rrdy, io_aside_out_res_1_req, io_aside_out_res_req) @[src/main/scala/pipeline/fetch/FetchStage.scala 28:31 30:22 9:16]
    node io_aside_out_res_1_pc = outReg_bits_pc @[src/main/scala/pipeline/fetch/FetchUtils.scala 19:19 21:12]
    node io_aside_out_res_pc = UInt<32>("h0") @[src/main/scala/pipeline/fetch/FetchUtils.scala 13:19 15:12]
    node _GEN_2 = mux(io_aside_in_rrdy, io_aside_out_res_1_pc, io_aside_out_res_pc) @[src/main/scala/pipeline/fetch/FetchStage.scala 28:31 30:22 9:16]
    node _T_6 = asUInt(UInt<2>("h2")) @[src/main/scala/pipeline/fetch/FetchStage.scala 22:17]
    node _T_7 = asUInt(stat) @[src/main/scala/pipeline/fetch/FetchStage.scala 22:17]
    node _T_8 = eq(_T_6, _T_7) @[src/main/scala/pipeline/fetch/FetchStage.scala 22:17]
    node _GEN_3 = mux(io_aside_in_rvalid, UInt<2>("h3"), stat) @[src/main/scala/pipeline/fetch/FetchStage.scala 34:33 35:14 20:21]
    node _GEN_4 = mux(io_aside_in_rvalid, io_aside_in_inst, outReg_bits_inst) @[src/main/scala/pipeline/fetch/FetchStage.scala 12:23 34:33 36:26]
    node _GEN_5 = mux(io_aside_in_rvalid, UInt<1>("h1"), outReg_req) @[src/main/scala/pipeline/fetch/FetchStage.scala 34:33 37:20 12:23]
    node _T_9 = asUInt(UInt<2>("h3")) @[src/main/scala/pipeline/fetch/FetchStage.scala 22:17]
    node _T_10 = asUInt(stat) @[src/main/scala/pipeline/fetch/FetchStage.scala 22:17]
    node _T_11 = eq(_T_9, _T_10) @[src/main/scala/pipeline/fetch/FetchStage.scala 22:17]
    node _GEN_6 = mux(io_in_ack, UInt<3>("h4"), stat) @[src/main/scala/pipeline/fetch/FetchStage.scala 41:24 42:14 20:21]
    node _GEN_7 = mux(io_in_ack, UInt<1>("h0"), outReg_req) @[src/main/scala/pipeline/fetch/FetchStage.scala 41:24 43:20 12:23]
    node _T_12 = asUInt(UInt<3>("h4")) @[src/main/scala/pipeline/fetch/FetchStage.scala 22:17]
    node _T_13 = asUInt(stat) @[src/main/scala/pipeline/fetch/FetchStage.scala 22:17]
    node _T_14 = eq(_T_12, _T_13) @[src/main/scala/pipeline/fetch/FetchStage.scala 22:17]
    node _outReg_bits_pc_T = add(outReg_bits_pc, UInt<3>("h4")) @[src/main/scala/pipeline/fetch/FetchStage.scala 49:40]
    node _outReg_bits_pc_T_1 = tail(_outReg_bits_pc_T, 1) @[src/main/scala/pipeline/fetch/FetchStage.scala 49:40]
    node _GEN_8 = mux(_T_14, UInt<1>("h1"), stat) @[src/main/scala/pipeline/fetch/FetchStage.scala 22:17 47:12 20:21]
    node _GEN_9 = mux(_T_14, _outReg_bits_pc_T_1, outReg_bits_pc) @[src/main/scala/pipeline/fetch/FetchStage.scala 22:17 49:22 12:23]
    node _GEN_10 = mux(_T_11, _GEN_6, _GEN_8) @[src/main/scala/pipeline/fetch/FetchStage.scala 22:17]
    node _GEN_11 = mux(_T_11, _GEN_7, outReg_req) @[src/main/scala/pipeline/fetch/FetchStage.scala 22:17 12:23]
    node _GEN_12 = mux(_T_11, outReg_bits_pc, _GEN_9) @[src/main/scala/pipeline/fetch/FetchStage.scala 22:17 12:23]
    node _GEN_13 = mux(_T_8, _GEN_3, _GEN_10) @[src/main/scala/pipeline/fetch/FetchStage.scala 22:17]
    node _GEN_14 = mux(_T_8, _GEN_4, outReg_bits_inst) @[src/main/scala/pipeline/fetch/FetchStage.scala 22:17 12:23]
    node _GEN_15 = mux(_T_8, _GEN_5, _GEN_11) @[src/main/scala/pipeline/fetch/FetchStage.scala 22:17]
    node _GEN_16 = mux(_T_8, outReg_bits_pc, _GEN_12) @[src/main/scala/pipeline/fetch/FetchStage.scala 22:17 12:23]
    node _GEN_17 = mux(_T_5, _GEN_0, _GEN_13) @[src/main/scala/pipeline/fetch/FetchStage.scala 22:17]
    node _GEN_18 = mux(_T_5, _GEN_1, io_aside_out_res_req) @[src/main/scala/pipeline/fetch/FetchStage.scala 22:17 9:16]
    node _GEN_19 = mux(_T_5, _GEN_2, io_aside_out_res_pc) @[src/main/scala/pipeline/fetch/FetchStage.scala 22:17 9:16]
    node _GEN_20 = mux(_T_5, outReg_bits_inst, _GEN_14) @[src/main/scala/pipeline/fetch/FetchStage.scala 22:17 12:23]
    node _GEN_21 = mux(_T_5, outReg_req, _GEN_15) @[src/main/scala/pipeline/fetch/FetchStage.scala 22:17 12:23]
    node _GEN_22 = mux(_T_5, outReg_bits_pc, _GEN_16) @[src/main/scala/pipeline/fetch/FetchStage.scala 22:17 12:23]
    node _GEN_23 = mux(_T_2, UInt<32>("h80000000"), _GEN_22) @[src/main/scala/pipeline/fetch/FetchStage.scala 22:17 24:22]
    node _GEN_24 = mux(_T_2, UInt<1>("h1"), _GEN_17) @[src/main/scala/pipeline/fetch/FetchStage.scala 22:17 25:12]
    node _GEN_25 = mux(_T_2, io_aside_out_res_req, _GEN_18) @[src/main/scala/pipeline/fetch/FetchStage.scala 22:17 9:16]
    node _GEN_26 = mux(_T_2, io_aside_out_res_pc, _GEN_19) @[src/main/scala/pipeline/fetch/FetchStage.scala 22:17 9:16]
    node _GEN_27 = mux(_T_2, outReg_bits_inst, _GEN_20) @[src/main/scala/pipeline/fetch/FetchStage.scala 22:17 12:23]
    node _GEN_28 = mux(_T_2, outReg_req, _GEN_21) @[src/main/scala/pipeline/fetch/FetchStage.scala 22:17 12:23]
    node io_out_res_req = UInt<1>("h0") @[src/main/scala/pipeline/fetch/FetchUtils.scala 6:19 7:13]
    node io_out_res_bits_pc = UInt<32>("h0") @[src/main/scala/pipeline/fetch/FetchUtils.scala 6:19 8:17]
    node io_out_res_bits_inst = UInt<32>("h0") @[src/main/scala/pipeline/fetch/FetchUtils.scala 6:19 9:19]
    node outReg_res_req = UInt<1>("h0") @[src/main/scala/pipeline/fetch/FetchUtils.scala 6:19 7:13]
    node outReg_res_bits_pc = UInt<32>("h0") @[src/main/scala/pipeline/fetch/FetchUtils.scala 6:19 8:17]
    node outReg_res_bits_inst = UInt<32>("h0") @[src/main/scala/pipeline/fetch/FetchUtils.scala 6:19 9:19]
    io_out_req <= outReg_req @[src/main/scala/pipeline/fetch/FetchStage.scala 13:10]
    io_out_bits_pc <= outReg_bits_pc @[src/main/scala/pipeline/fetch/FetchStage.scala 13:10]
    io_out_bits_inst <= outReg_bits_inst @[src/main/scala/pipeline/fetch/FetchStage.scala 13:10]
    io_aside_out_req <= _GEN_25
    io_aside_out_pc <= _GEN_26
    outReg_req <= mux(reset, outReg_res_req, _GEN_28) @[src/main/scala/pipeline/fetch/FetchStage.scala 12:{23,23}]
    outReg_bits_pc <= mux(reset, outReg_res_bits_pc, _GEN_23) @[src/main/scala/pipeline/fetch/FetchStage.scala 12:{23,23}]
    outReg_bits_inst <= mux(reset, outReg_res_bits_inst, _GEN_27) @[src/main/scala/pipeline/fetch/FetchStage.scala 12:{23,23}]
    stat <= mux(reset, UInt<1>("h0"), _GEN_24) @[src/main/scala/pipeline/fetch/FetchStage.scala 20:{21,21}]

  module NaiveBus : @[src/main/scala/bus/NaiveBus.scala 8:7]
    input clock : Clock @[src/main/scala/bus/NaiveBus.scala 8:7]
    input reset : UInt<1> @[src/main/scala/bus/NaiveBus.scala 8:7]
    input io_in_req : UInt<1> @[src/main/scala/bus/NaiveBus.scala 9:14]
    input io_in_pc : UInt<32> @[src/main/scala/bus/NaiveBus.scala 9:14]
    output io_out_inst : UInt<32> @[src/main/scala/bus/NaiveBus.scala 9:14]
    output io_out_rrdy : UInt<1> @[src/main/scala/bus/NaiveBus.scala 9:14]
    output io_out_rvalid : UInt<1> @[src/main/scala/bus/NaiveBus.scala 9:14]
    input io_sram_in_rData : UInt<32> @[src/main/scala/bus/NaiveBus.scala 9:14]
    output io_sram_out_wData : UInt<32> @[src/main/scala/bus/NaiveBus.scala 9:14]
    output io_sram_out_addr : UInt<20> @[src/main/scala/bus/NaiveBus.scala 9:14]
    output io_sram_out_byteSelN : UInt<4> @[src/main/scala/bus/NaiveBus.scala 9:14]
    output io_sram_out_ce : UInt<1> @[src/main/scala/bus/NaiveBus.scala 9:14]
    output io_sram_out_oe : UInt<1> @[src/main/scala/bus/NaiveBus.scala 9:14]
    output io_sram_out_we : UInt<1> @[src/main/scala/bus/NaiveBus.scala 9:14]

    reg outReg_inst : UInt<32>, clock with :
      reset => (UInt<1>("h0"), outReg_inst) @[src/main/scala/bus/NaiveBus.scala 25:23]
    reg outReg_rrdy : UInt<1>, clock with :
      reset => (UInt<1>("h0"), outReg_rrdy) @[src/main/scala/bus/NaiveBus.scala 25:23]
    reg outReg_rvalid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), outReg_rvalid) @[src/main/scala/bus/NaiveBus.scala 25:23]
    reg sramReqReg_wData : UInt<32>, clock with :
      reset => (UInt<1>("h0"), sramReqReg_wData) @[src/main/scala/bus/NaiveBus.scala 27:27]
    reg sramReqReg_addr : UInt<20>, clock with :
      reset => (UInt<1>("h0"), sramReqReg_addr) @[src/main/scala/bus/NaiveBus.scala 27:27]
    reg sramReqReg_byteSelN : UInt<4>, clock with :
      reset => (UInt<1>("h0"), sramReqReg_byteSelN) @[src/main/scala/bus/NaiveBus.scala 27:27]
    reg sramReqReg_ce : UInt<1>, clock with :
      reset => (UInt<1>("h0"), sramReqReg_ce) @[src/main/scala/bus/NaiveBus.scala 27:27]
    reg sramReqReg_oe : UInt<1>, clock with :
      reset => (UInt<1>("h0"), sramReqReg_oe) @[src/main/scala/bus/NaiveBus.scala 27:27]
    reg sramReqReg_we : UInt<1>, clock with :
      reset => (UInt<1>("h0"), sramReqReg_we) @[src/main/scala/bus/NaiveBus.scala 27:27]
    reg stat : UInt<1>, clock with :
      reset => (UInt<1>("h0"), stat) @[src/main/scala/bus/NaiveBus.scala 35:21]
    node _T = asUInt(UInt<1>("h0")) @[src/main/scala/bus/NaiveBus.scala 36:17]
    node _T_1 = asUInt(stat) @[src/main/scala/bus/NaiveBus.scala 36:17]
    node _T_2 = eq(_T, _T_1) @[src/main/scala/bus/NaiveBus.scala 36:17]
    node _sramReqReg_T = dshr(io_in_pc, UInt<2>("h2")) @[src/main/scala/bus/NaiveBus.scala 40:45]
    node _GEN_0 = mux(io_in_req, UInt<1>("h1"), stat) @[src/main/scala/bus/NaiveBus.scala 38:24 39:14 35:21]
    node sramReqReg_sramReadWord_wData = UInt<32>("h0") @[src/main/scala/bus/sram/SramUtils.scala 18:28 24:24]
    node _GEN_1 = mux(io_in_req, sramReqReg_sramReadWord_wData, sramReqReg_wData) @[src/main/scala/bus/NaiveBus.scala 38:24 40:20 27:27]
    node sramReqReg_sramReadWord_addr = bits(_sramReqReg_T, 19, 0) @[src/main/scala/bus/sram/SramUtils.scala 18:28 23:23]
    node _GEN_2 = mux(io_in_req, sramReqReg_sramReadWord_addr, sramReqReg_addr) @[src/main/scala/bus/NaiveBus.scala 38:24 40:20 27:27]
    node sramReqReg_sramReadWord_byteSelN = UInt<4>("h0") @[src/main/scala/bus/sram/SramUtils.scala 18:28 22:27]
    node _GEN_3 = mux(io_in_req, sramReqReg_sramReadWord_byteSelN, sramReqReg_byteSelN) @[src/main/scala/bus/NaiveBus.scala 38:24 40:20 27:27]
    node sramReqReg_sramReadWord_ce = UInt<1>("h0") @[src/main/scala/bus/sram/SramUtils.scala 18:28 19:21]
    node _GEN_4 = mux(io_in_req, sramReqReg_sramReadWord_ce, sramReqReg_ce) @[src/main/scala/bus/NaiveBus.scala 38:24 40:20 27:27]
    node sramReqReg_sramReadWord_oe = UInt<1>("h0") @[src/main/scala/bus/sram/SramUtils.scala 18:28 20:21]
    node _GEN_5 = mux(io_in_req, sramReqReg_sramReadWord_oe, sramReqReg_oe) @[src/main/scala/bus/NaiveBus.scala 38:24 40:20 27:27]
    node sramReqReg_sramReadWord_we = UInt<1>("h1") @[src/main/scala/bus/sram/SramUtils.scala 18:28 21:21]
    node _GEN_6 = mux(io_in_req, sramReqReg_sramReadWord_we, sramReqReg_we) @[src/main/scala/bus/NaiveBus.scala 38:24 40:20 27:27]
    node _GEN_7 = mux(io_in_req, UInt<1>("h0"), UInt<1>("h1")) @[src/main/scala/bus/NaiveBus.scala 38:24 41:21 44:21]
    node _GEN_8 = mux(io_in_req, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/bus/NaiveBus.scala 38:24 42:23 45:23]
    node _T_3 = asUInt(UInt<1>("h1")) @[src/main/scala/bus/NaiveBus.scala 36:17]
    node _T_4 = asUInt(stat) @[src/main/scala/bus/NaiveBus.scala 36:17]
    node _T_5 = eq(_T_3, _T_4) @[src/main/scala/bus/NaiveBus.scala 36:17]
    node _GEN_9 = mux(_T_5, UInt<1>("h0"), stat) @[src/main/scala/bus/NaiveBus.scala 36:17 49:12 35:21]
    node _GEN_10 = mux(_T_5, UInt<1>("h1"), outReg_rrdy) @[src/main/scala/bus/NaiveBus.scala 36:17 50:19 25:23]
    node _GEN_11 = mux(_T_5, UInt<1>("h1"), outReg_rvalid) @[src/main/scala/bus/NaiveBus.scala 36:17 51:21 25:23]
    node _GEN_12 = mux(_T_5, io_sram_in_rData, outReg_inst) @[src/main/scala/bus/NaiveBus.scala 36:17 52:19 25:23]
    node _GEN_13 = mux(_T_2, _GEN_0, _GEN_9) @[src/main/scala/bus/NaiveBus.scala 36:17]
    node _GEN_14 = mux(_T_2, _GEN_1, sramReqReg_wData) @[src/main/scala/bus/NaiveBus.scala 36:17 27:27]
    node _GEN_15 = mux(_T_2, _GEN_2, sramReqReg_addr) @[src/main/scala/bus/NaiveBus.scala 36:17 27:27]
    node _GEN_16 = mux(_T_2, _GEN_3, sramReqReg_byteSelN) @[src/main/scala/bus/NaiveBus.scala 36:17 27:27]
    node _GEN_17 = mux(_T_2, _GEN_4, sramReqReg_ce) @[src/main/scala/bus/NaiveBus.scala 36:17 27:27]
    node _GEN_18 = mux(_T_2, _GEN_5, sramReqReg_oe) @[src/main/scala/bus/NaiveBus.scala 36:17 27:27]
    node _GEN_19 = mux(_T_2, _GEN_6, sramReqReg_we) @[src/main/scala/bus/NaiveBus.scala 36:17 27:27]
    node _GEN_20 = mux(_T_2, _GEN_7, _GEN_10) @[src/main/scala/bus/NaiveBus.scala 36:17]
    node _GEN_21 = mux(_T_2, _GEN_8, _GEN_11) @[src/main/scala/bus/NaiveBus.scala 36:17]
    node _GEN_22 = mux(_T_2, outReg_inst, _GEN_12) @[src/main/scala/bus/NaiveBus.scala 36:17 25:23]
    node initOut_inst = UInt<32>("h0") @[src/main/scala/bus/NaiveBus.scala 17:21 20:16]
    node initOut_rrdy = UInt<1>("h1") @[src/main/scala/bus/NaiveBus.scala 17:21 19:16]
    node initOut_rvalid = UInt<1>("h0") @[src/main/scala/bus/NaiveBus.scala 17:21 18:18]
    node io_sram_out_res_wData = UInt<32>("h0") @[src/main/scala/bus/sram/SramUtils.scala 13:15 7:19]
    node io_sram_out_res_addr = UInt<20>("h0") @[src/main/scala/bus/sram/SramUtils.scala 12:14 7:19]
    node io_sram_out_res_byteSelN = UInt<4>("hf") @[src/main/scala/bus/sram/SramUtils.scala 11:18 7:19]
    node io_sram_out_res_ce = UInt<1>("h1") @[src/main/scala/bus/sram/SramUtils.scala 7:19 8:12]
    node io_sram_out_res_oe = UInt<1>("h1") @[src/main/scala/bus/sram/SramUtils.scala 7:19 9:12]
    node io_sram_out_res_we = UInt<1>("h1") @[src/main/scala/bus/sram/SramUtils.scala 10:12 7:19]
    node sramReqReg_res_wData = UInt<32>("h0") @[src/main/scala/bus/sram/SramUtils.scala 13:15 7:19]
    node sramReqReg_res_addr = UInt<20>("h0") @[src/main/scala/bus/sram/SramUtils.scala 12:14 7:19]
    node sramReqReg_res_byteSelN = UInt<4>("hf") @[src/main/scala/bus/sram/SramUtils.scala 11:18 7:19]
    node sramReqReg_res_ce = UInt<1>("h1") @[src/main/scala/bus/sram/SramUtils.scala 7:19 8:12]
    node sramReqReg_res_oe = UInt<1>("h1") @[src/main/scala/bus/sram/SramUtils.scala 7:19 9:12]
    node sramReqReg_res_we = UInt<1>("h1") @[src/main/scala/bus/sram/SramUtils.scala 10:12 7:19]
    io_out_inst <= outReg_inst @[src/main/scala/bus/NaiveBus.scala 26:10]
    io_out_rrdy <= outReg_rrdy @[src/main/scala/bus/NaiveBus.scala 26:10]
    io_out_rvalid <= outReg_rvalid @[src/main/scala/bus/NaiveBus.scala 26:10]
    io_sram_out_wData <= sramReqReg_wData @[src/main/scala/bus/NaiveBus.scala 28:15]
    io_sram_out_addr <= sramReqReg_addr @[src/main/scala/bus/NaiveBus.scala 28:15]
    io_sram_out_byteSelN <= sramReqReg_byteSelN @[src/main/scala/bus/NaiveBus.scala 28:15]
    io_sram_out_ce <= sramReqReg_ce @[src/main/scala/bus/NaiveBus.scala 28:15]
    io_sram_out_oe <= sramReqReg_oe @[src/main/scala/bus/NaiveBus.scala 28:15]
    io_sram_out_we <= sramReqReg_we @[src/main/scala/bus/NaiveBus.scala 28:15]
    outReg_inst <= mux(reset, initOut_inst, _GEN_22) @[src/main/scala/bus/NaiveBus.scala 25:{23,23}]
    outReg_rrdy <= mux(reset, initOut_rrdy, _GEN_20) @[src/main/scala/bus/NaiveBus.scala 25:{23,23}]
    outReg_rvalid <= mux(reset, initOut_rvalid, _GEN_21) @[src/main/scala/bus/NaiveBus.scala 25:{23,23}]
    sramReqReg_wData <= mux(reset, sramReqReg_res_wData, _GEN_14) @[src/main/scala/bus/NaiveBus.scala 27:{27,27}]
    sramReqReg_addr <= mux(reset, sramReqReg_res_addr, _GEN_15) @[src/main/scala/bus/NaiveBus.scala 27:{27,27}]
    sramReqReg_byteSelN <= mux(reset, sramReqReg_res_byteSelN, _GEN_16) @[src/main/scala/bus/NaiveBus.scala 27:{27,27}]
    sramReqReg_ce <= mux(reset, sramReqReg_res_ce, _GEN_17) @[src/main/scala/bus/NaiveBus.scala 27:{27,27}]
    sramReqReg_oe <= mux(reset, sramReqReg_res_oe, _GEN_18) @[src/main/scala/bus/NaiveBus.scala 27:{27,27}]
    sramReqReg_we <= mux(reset, sramReqReg_res_we, _GEN_19) @[src/main/scala/bus/NaiveBus.scala 27:{27,27}]
    stat <= mux(reset, UInt<1>("h0"), _GEN_13) @[src/main/scala/bus/NaiveBus.scala 35:{21,21}]

  module BaseSram : @[src/main/scala/bus/sram/BaseSram.scala 3:7]
    input clock : Clock @[src/main/scala/bus/sram/BaseSram.scala 3:7]
    input reset : UInt<1> @[src/main/scala/bus/sram/BaseSram.scala 3:7]
    input io_in_wData : UInt<32> @[src/main/scala/bus/sram/SramSim.scala 7:14]
    input io_in_addr : UInt<20> @[src/main/scala/bus/sram/SramSim.scala 7:14]
    input io_in_byteSelN : UInt<4> @[src/main/scala/bus/sram/SramSim.scala 7:14]
    input io_in_ce : UInt<1> @[src/main/scala/bus/sram/SramSim.scala 7:14]
    input io_in_oe : UInt<1> @[src/main/scala/bus/sram/SramSim.scala 7:14]
    input io_in_we : UInt<1> @[src/main/scala/bus/sram/SramSim.scala 7:14]
    output io_out_rData : UInt<32> @[src/main/scala/bus/sram/SramSim.scala 7:14]

    mem mem : @[src/main/scala/bus/sram/SramSim.scala 8:16]
      data-type => UInt<32>
      depth => 4194304
      read-latency => 0
      write-latency => 1
      reader => io_out_rData_MPORT
      writer => MPORT
      read-under-write => undefined
    node _T = eq(io_in_ce, UInt<1>("h0")) @[src/main/scala/bus/sram/SramSim.scala 12:18]
    node _T_1 = eq(io_in_we, UInt<1>("h0")) @[src/main/scala/bus/sram/SramSim.scala 13:20]
    node _GEN_0 = validif(_T_1, io_in_addr) @[src/main/scala/bus/sram/SramSim.scala 13:34 14:16]
    node _GEN_1 = validif(_T_1, clock) @[src/main/scala/bus/sram/SramSim.scala 13:34 14:16]
    node _GEN_2 = mux(_T_1, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/bus/sram/SramSim.scala 13:34 14:16 8:16]
    node _GEN_3 = validif(_T_1, UInt<1>("h1")) @[src/main/scala/bus/sram/SramSim.scala 13:34 14:16]
    node _GEN_4 = validif(_T_1, io_in_wData) @[src/main/scala/bus/sram/SramSim.scala 13:34 14:16]
    node _GEN_5 = validif(eq(_T_1, UInt<1>("h0")), io_in_addr) @[src/main/scala/bus/sram/SramSim.scala 13:34 16:31]
    node _GEN_6 = validif(eq(_T_1, UInt<1>("h0")), clock) @[src/main/scala/bus/sram/SramSim.scala 13:34 16:31]
    node _GEN_7 = mux(_T_1, UInt<1>("h0"), UInt<1>("h1")) @[src/main/scala/bus/sram/SramSim.scala 13:34 8:16 16:31]
    node initOut_rData = UInt<32>("h0") @[src/main/scala/bus/sram/SramSim.scala 10:17 9:21]
    node _GEN_8 = mux(_T_1, initOut_rData, mem.io_out_rData_MPORT.data) @[src/main/scala/bus/sram/SramSim.scala 11:10 13:34 16:20]
    node _GEN_9 = validif(_T, _GEN_0) @[src/main/scala/bus/sram/SramSim.scala 12:32]
    node _GEN_10 = validif(_T, _GEN_1) @[src/main/scala/bus/sram/SramSim.scala 12:32]
    node _GEN_11 = mux(_T, _GEN_2, UInt<1>("h0")) @[src/main/scala/bus/sram/SramSim.scala 12:32 8:16]
    node _GEN_12 = validif(_T, _GEN_3) @[src/main/scala/bus/sram/SramSim.scala 12:32]
    node _GEN_13 = validif(_T, _GEN_4) @[src/main/scala/bus/sram/SramSim.scala 12:32]
    node _GEN_14 = validif(_T, _GEN_5) @[src/main/scala/bus/sram/SramSim.scala 12:32]
    node _GEN_15 = validif(_T, _GEN_6) @[src/main/scala/bus/sram/SramSim.scala 12:32]
    node _GEN_16 = mux(_T, _GEN_7, UInt<1>("h0")) @[src/main/scala/bus/sram/SramSim.scala 12:32 8:16]
    node _GEN_17 = mux(_T, _GEN_8, initOut_rData) @[src/main/scala/bus/sram/SramSim.scala 11:10 12:32]
    io_out_rData <= _GEN_17
    mem.io_out_rData_MPORT.addr <= pad(_GEN_14, 22)
    mem.io_out_rData_MPORT.en <= _GEN_16
    mem.io_out_rData_MPORT.clk <= _GEN_15
    mem.MPORT.addr <= pad(_GEN_9, 22)
    mem.MPORT.en <= _GEN_11
    mem.MPORT.clk <= _GEN_10
    mem.MPORT.data <= _GEN_13
    mem.MPORT.mask <= _GEN_12

  module FetchElaborate : @[src/main/scala/elaborate/FetchElaborate.scala 7:7]
    input clock : Clock @[src/main/scala/elaborate/FetchElaborate.scala 7:7]
    input reset : UInt<1> @[src/main/scala/elaborate/FetchElaborate.scala 7:7]
    input io_in_ack : UInt<1> @[src/main/scala/elaborate/FetchElaborate.scala 8:14]
    output io_out_req : UInt<1> @[src/main/scala/elaborate/FetchElaborate.scala 8:14]
    output io_out_bits_pc : UInt<32> @[src/main/scala/elaborate/FetchElaborate.scala 8:14]
    output io_out_bits_inst : UInt<32> @[src/main/scala/elaborate/FetchElaborate.scala 8:14]

    inst fetchStage of FetchStage @[src/main/scala/elaborate/FetchElaborate.scala 14:26]
    inst bus of NaiveBus @[src/main/scala/elaborate/FetchElaborate.scala 15:19]
    inst baseRam of BaseSram @[src/main/scala/elaborate/FetchElaborate.scala 16:23]
    io_out_req <= fetchStage.io_out_req @[src/main/scala/elaborate/FetchElaborate.scala 21:10]
    io_out_bits_pc <= fetchStage.io_out_bits_pc @[src/main/scala/elaborate/FetchElaborate.scala 21:10]
    io_out_bits_inst <= fetchStage.io_out_bits_inst @[src/main/scala/elaborate/FetchElaborate.scala 21:10]
    fetchStage.clock <= clock
    fetchStage.reset <= reset
    fetchStage.io_in_ack <= io_in_ack @[src/main/scala/elaborate/FetchElaborate.scala 22:20]
    fetchStage.io_aside_in_inst <= bus.io_out_inst @[src/main/scala/elaborate/FetchElaborate.scala 18:26]
    fetchStage.io_aside_in_rrdy <= bus.io_out_rrdy @[src/main/scala/elaborate/FetchElaborate.scala 18:26]
    fetchStage.io_aside_in_rvalid <= bus.io_out_rvalid @[src/main/scala/elaborate/FetchElaborate.scala 18:26]
    bus.clock <= clock
    bus.reset <= reset
    bus.io_in_req <= fetchStage.io_aside_out_req @[src/main/scala/elaborate/FetchElaborate.scala 19:27]
    bus.io_in_pc <= fetchStage.io_aside_out_pc @[src/main/scala/elaborate/FetchElaborate.scala 19:27]
    bus.io_sram_in_rData <= baseRam.io_out_rData @[src/main/scala/elaborate/FetchElaborate.scala 24:18]
    baseRam.clock <= clock
    baseRam.reset <= reset
    baseRam.io_in_wData <= bus.io_sram_out_wData @[src/main/scala/elaborate/FetchElaborate.scala 25:19]
    baseRam.io_in_addr <= bus.io_sram_out_addr @[src/main/scala/elaborate/FetchElaborate.scala 25:19]
    baseRam.io_in_byteSelN <= bus.io_sram_out_byteSelN @[src/main/scala/elaborate/FetchElaborate.scala 25:19]
    baseRam.io_in_ce <= bus.io_sram_out_ce @[src/main/scala/elaborate/FetchElaborate.scala 25:19]
    baseRam.io_in_oe <= bus.io_sram_out_oe @[src/main/scala/elaborate/FetchElaborate.scala 25:19]
    baseRam.io_in_we <= bus.io_sram_out_we @[src/main/scala/elaborate/FetchElaborate.scala 25:19]
