

================================================================
== Vitis HLS Report for 'input_bucket_parallel_1'
================================================================
* Date:           Mon Apr 17 11:21:07 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.664 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      126|      126|  1.260 us|  1.260 us|  127|  127|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |                     |                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance      |      Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |input_bucket_1_1_U0  |input_bucket_1_1  |      126|      126|  1.260 us|  1.260 us|  126|  126|       no|
        +---------------------+------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     1|       55|      231|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|       55|      231|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+----+-----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP| FF | LUT | URAM|
    +---------------------+------------------+---------+----+----+-----+-----+
    |input_bucket_1_1_U0  |input_bucket_1_1  |        0|   1|  55|  231|    0|
    +---------------------+------------------+---------+----+----+-----+-----+
    |Total                |                  |        0|   1|  55|  231|    0|
    +---------------------+------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------+-----+-----+------------+-------------------------+--------------+
|i                         |   in|    3|     ap_none|                        i|        scalar|
|i_ap_vld                  |   in|    1|     ap_none|                        i|        scalar|
|sorted_data_address0      |  out|    6|   ap_memory|              sorted_data|         array|
|sorted_data_ce0           |  out|    1|   ap_memory|              sorted_data|         array|
|sorted_data_d0            |  out|   32|   ap_memory|              sorted_data|         array|
|sorted_data_q0            |   in|   32|   ap_memory|              sorted_data|         array|
|sorted_data_we0           |  out|    1|   ap_memory|              sorted_data|         array|
|sorted_data_address1      |  out|    6|   ap_memory|              sorted_data|         array|
|sorted_data_ce1           |  out|    1|   ap_memory|              sorted_data|         array|
|sorted_data_d1            |  out|   32|   ap_memory|              sorted_data|         array|
|sorted_data_q1            |   in|   32|   ap_memory|              sorted_data|         array|
|sorted_data_we1           |  out|    1|   ap_memory|              sorted_data|         array|
|bucket1_address0          |  out|    9|   ap_memory|                  bucket1|         array|
|bucket1_ce0               |  out|    1|   ap_memory|                  bucket1|         array|
|bucket1_d0                |  out|   32|   ap_memory|                  bucket1|         array|
|bucket1_q0                |   in|   32|   ap_memory|                  bucket1|         array|
|bucket1_we0               |  out|    1|   ap_memory|                  bucket1|         array|
|bucket1_address1          |  out|    9|   ap_memory|                  bucket1|         array|
|bucket1_ce1               |  out|    1|   ap_memory|                  bucket1|         array|
|bucket1_d1                |  out|   32|   ap_memory|                  bucket1|         array|
|bucket1_q1                |   in|   32|   ap_memory|                  bucket1|         array|
|bucket1_we1               |  out|    1|   ap_memory|                  bucket1|         array|
|bucket_pointer1_address0  |  out|    4|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer1_ce0       |  out|    1|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer1_d0        |  out|   32|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer1_q0        |   in|   32|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer1_we0       |  out|    1|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer1_address1  |  out|    4|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer1_ce1       |  out|    1|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer1_d1        |  out|   32|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer1_q1        |   in|   32|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer1_we1       |  out|    1|   ap_memory|          bucket_pointer1|         array|
|ap_clk                    |   in|    1|  ap_ctrl_hs|  input_bucket_parallel.1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  input_bucket_parallel.1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  input_bucket_parallel.1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  input_bucket_parallel.1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  input_bucket_parallel.1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  input_bucket_parallel.1|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  input_bucket_parallel.1|  return value|
+--------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 3 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [2/2] (0.00ns)   --->   "%call_ln111 = call void @input_bucket.1.1, i3 %i_read, i32 %sorted_data, i32 %bucket1, i32 %bucket_pointer1" [sort_seperate_bucket/radix_sort.c:111]   --->   Operation 4 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln109 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_0" [sort_seperate_bucket/radix_sort.c:109]   --->   Operation 5 'specdataflowpipeline' 'specdataflowpipeline_ln109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sorted_data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/2] (0.00ns)   --->   "%call_ln111 = call void @input_bucket.1.1, i3 %i_read, i32 %sorted_data, i32 %bucket1, i32 %bucket_pointer1" [sort_seperate_bucket/radix_sort.c:111]   --->   Operation 7 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%ret_ln113 = ret" [sort_seperate_bucket/radix_sort.c:113]   --->   Operation 8 'ret' 'ret_ln113' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sorted_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bucket1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bucket_pointer1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_read                     (read                ) [ 001]
specdataflowpipeline_ln109 (specdataflowpipeline) [ 000]
specinterface_ln0          (specinterface       ) [ 000]
call_ln111                 (call                ) [ 000]
ret_ln113                  (ret                 ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sorted_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sorted_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bucket1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bucket_pointer1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_pointer1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_bucket.1.1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="i_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="3" slack="0"/>
<pin id="26" dir="0" index="1" bw="3" slack="0"/>
<pin id="27" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="grp_input_bucket_1_1_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="0" slack="0"/>
<pin id="32" dir="0" index="1" bw="3" slack="0"/>
<pin id="33" dir="0" index="2" bw="32" slack="0"/>
<pin id="34" dir="0" index="3" bw="32" slack="0"/>
<pin id="35" dir="0" index="4" bw="32" slack="0"/>
<pin id="36" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln111/1 "/>
</bind>
</comp>

<comp id="42" class="1005" name="i_read_reg_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="3" slack="1"/>
<pin id="44" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="8" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="0" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="37"><net_src comp="10" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="38"><net_src comp="24" pin="2"/><net_sink comp="30" pin=1"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="30" pin=2"/></net>

<net id="40"><net_src comp="4" pin="0"/><net_sink comp="30" pin=3"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="30" pin=4"/></net>

<net id="45"><net_src comp="24" pin="2"/><net_sink comp="42" pin=0"/></net>

<net id="46"><net_src comp="42" pin="1"/><net_sink comp="30" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sorted_data | {}
	Port: bucket1 | {1 2 }
	Port: bucket_pointer1 | {1 2 }
 - Input state : 
	Port: input_bucket_parallel.1 : i | {1 }
	Port: input_bucket_parallel.1 : sorted_data | {1 2 }
	Port: input_bucket_parallel.1 : bucket_pointer1 | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|
|   call   | grp_input_bucket_1_1_fu_30 |    1    |   1.84  |   101   |   196   |
|----------|----------------------------|---------|---------|---------|---------|
|   read   |      i_read_read_fu_24     |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   Total  |                            |    1    |   1.84  |   101   |   196   |
|----------|----------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|i_read_reg_42|    3   |
+-------------+--------+
|    Total    |    3   |
+-------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------|
| grp_input_bucket_1_1_fu_30 |  p1  |   2  |   3  |    6   ||    9    |
|----------------------------|------|------|------|--------||---------||---------|
|            Total           |      |      |      |    6   ||   0.46  ||    9    |
|----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    1   |   101  |   196  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |    3   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   104  |   205  |
+-----------+--------+--------+--------+--------+
