{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667504790049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667504790050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 03 13:46:29 2022 " "Processing started: Thu Nov 03 13:46:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667504790050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667504790050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off module_test_environment -c module_test_environment " "Command: quartus_map --read_settings_files=on --write_settings_files=off module_test_environment -c module_test_environment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667504790050 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667504790560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667504790561 ""}
{ "Warning" "WSGN_SEARCH_FILE" "module_test_environment.bdf 1 1 " "Using design file module_test_environment.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 module_test_environment " "Found entity 1: module_test_environment" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504797042 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667504797042 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "module_test_environment " "Elaborating entity \"module_test_environment\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667504797043 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split.vhd 2 1 " "Using design file bus_split.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split-LogicFunc " "Found design unit 1: bus_split-LogicFunc" {  } { { "bus_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504797368 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split " "Found entity 1: bus_split" {  } { { "bus_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504797368 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667504797368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split bus_split:inst2 " "Elaborating entity \"bus_split\" for hierarchy \"bus_split:inst2\"" {  } { { "module_test_environment.bdf" "inst2" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 192 2688 2832 496 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667504797371 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg_mod.bdf 1 1 " "Using design file reg_mod.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg_mod " "Found entity 1: reg_mod" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504797382 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667504797382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_mod reg_mod:inst32 " "Elaborating entity \"reg_mod\" for hierarchy \"reg_mod:inst32\"" {  } { { "module_test_environment.bdf" "inst32" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 208 1416 1752 400 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667504797382 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667504797396 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667504797396 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504797396 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667504797396 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504797396 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667504797396 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504797396 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667504797396 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667504797397 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667504797397 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504797397 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667504797397 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504797397 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667504797397 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504797397 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667504797397 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667504797397 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667504797398 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504797398 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667504797398 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504797398 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667504797398 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504797398 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667504797398 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667504797398 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667504797398 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504797398 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667504797398 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504797398 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667504797398 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504797398 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667504797398 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667504797399 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667504797399 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504797399 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667504797399 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504797399 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667504797399 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504797399 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667504797399 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667504797399 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667504797399 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504797399 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667504797399 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504797400 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667504797400 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504797400 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667504797400 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667504797400 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667504797400 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504797400 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667504797400 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504797400 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667504797400 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504797400 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667504797400 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667504797401 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667504797401 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504797401 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667504797401 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504797401 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667504797401 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504797401 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667504797401 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "b_invreg_write_selector inst2 " "Block or symbol \"b_invreg_write_selector\" of instance \"inst2\" overlaps another block or symbol" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2400 512 768 2528 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667504797402 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "b_invreg_write_selector inst6 " "Block or symbol \"b_invreg_write_selector\" of instance \"inst6\" overlaps another block or symbol" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4024 512 768 4152 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667504797402 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "generalc " "Pin \"generalc\" is missing source" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1320 4688 4704 1496 "generalc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1667504797403 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "generala " "Pin \"generala\" not connected" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 0 4680 4696 168 "generala" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1667504797405 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b8bus_or_gate.bdf 1 1 " "Using design file b8bus_or_gate.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 b8bus_or_gate " "Found entity 1: b8bus_or_gate" {  } { { "b8bus_or_gate.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b8bus_or_gate.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504797419 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667504797419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b8bus_or_gate reg_mod:inst32\|b8bus_or_gate:inst47 " "Elaborating entity \"b8bus_or_gate\" for hierarchy \"reg_mod:inst32\|b8bus_or_gate:inst47\"" {  } { { "reg_mod.bdf" "inst47" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1744 1440 1608 1936 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667504797420 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16_or.vhd 2 1 " "Using design file b16_or.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b16_or-LogicFunc " "Found design unit 1: b16_or-LogicFunc" {  } { { "b16_or.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_or.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504797433 ""} { "Info" "ISGN_ENTITY_NAME" "1 b16_or " "Found entity 1: b16_or" {  } { { "b16_or.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_or.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504797433 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667504797433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_or reg_mod:inst32\|b8bus_or_gate:inst47\|b16_or:inst14 " "Elaborating entity \"b16_or\" for hierarchy \"reg_mod:inst32\|b8bus_or_gate:inst47\|b16_or:inst14\"" {  } { { "b8bus_or_gate.bdf" "inst14" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b8bus_or_gate.bdf" { { 600 1248 1408 680 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667504797433 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16_ind_reg.bdf 1 1 " "Using design file b16_ind_reg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 b16_ind_reg " "Found entity 1: b16_ind_reg" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504797444 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667504797444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_ind_reg reg_mod:inst32\|b16_ind_reg:inst " "Elaborating entity \"b16_ind_reg\" for hierarchy \"reg_mod:inst32\|b16_ind_reg:inst\"" {  } { { "reg_mod.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667504797444 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667504797446 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667504797446 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -352 2456 2632 -336 "regout\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504797446 ""}  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -352 2456 2632 -336 "regout\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667504797446 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -144 2488 2664 -128 "regout2\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504797446 ""}  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -144 2488 2664 -128 "regout2\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667504797446 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 64 2472 2648 80 "regout3\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504797447 ""}  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 64 2472 2648 80 "regout3\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667504797447 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "generalc " "Pin \"generalc\" is missing source" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -176 3632 3648 0 "generalc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1667504797447 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "generala " "Pin \"generala\" not connected" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1232 3640 3656 -1064 "generala" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1667504797447 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_sequential_receiver.bdf 1 1 " "Using design file decoder_sequential_receiver.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_sequential_receiver " "Found entity 1: decoder_sequential_receiver" {  } { { "decoder_sequential_receiver.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/decoder_sequential_receiver.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504797460 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667504797460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_sequential_receiver reg_mod:inst32\|b16_ind_reg:inst\|decoder_sequential_receiver:inst1 " "Elaborating entity \"decoder_sequential_receiver\" for hierarchy \"reg_mod:inst32\|b16_ind_reg:inst\|decoder_sequential_receiver:inst1\"" {  } { { "b16_ind_reg.bdf" "inst1" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -336 1904 2184 -240 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667504797460 ""}
{ "Warning" "WSGN_SEARCH_FILE" "muxx.vhd 2 1 " "Using design file muxx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxx-SYN " "Found design unit 1: muxx-SYN" {  } { { "muxx.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504797475 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxx " "Found entity 1: muxx" {  } { { "muxx.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504797475 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667504797475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxx reg_mod:inst32\|b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|muxx:inst6 " "Elaborating entity \"muxx\" for hierarchy \"reg_mod:inst32\|b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|muxx:inst6\"" {  } { { "decoder_sequential_receiver.bdf" "inst6" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/decoder_sequential_receiver.bdf" { { 1648 992 1072 1952 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667504797475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX reg_mod:inst32\|b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|muxx:inst6\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"reg_mod:inst32\|b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|muxx:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxx.vhd" "LPM_MUX_component" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667504797503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_mod:inst32\|b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|muxx:inst6\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"reg_mod:inst32\|b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|muxx:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxx.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 128 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667504797509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_mod:inst32\|b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|muxx:inst6\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"reg_mod:inst32\|b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|muxx:inst6\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504797509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504797509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504797509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504797509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504797509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504797509 ""}  } { { "muxx.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 128 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667504797509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_s1e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_s1e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_s1e " "Found entity 1: mux_s1e" {  } { { "db/mux_s1e.tdf" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/db/mux_s1e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504797542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667504797542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_s1e reg_mod:inst32\|b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|muxx:inst6\|LPM_MUX:LPM_MUX_component\|mux_s1e:auto_generated " "Elaborating entity \"mux_s1e\" for hierarchy \"reg_mod:inst32\|b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|muxx:inst6\|LPM_MUX:LPM_MUX_component\|mux_s1e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667504797542 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder16.bdf 1 1 " "Using design file adder16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder16 " "Found entity 1: adder16" {  } { { "adder16.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504797556 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667504797556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16 reg_mod:inst32\|b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|adder16:inst " "Elaborating entity \"adder16\" for hierarchy \"reg_mod:inst32\|b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|adder16:inst\"" {  } { { "decoder_sequential_receiver.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/decoder_sequential_receiver.bdf" { { 520 816 968 616 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667504797556 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.bdf 1 1 " "Using design file adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504797573 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667504797573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder reg_mod:inst32\|b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|adder16:inst\|adder:inst26 " "Elaborating entity \"adder\" for hierarchy \"reg_mod:inst32\|b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|adder16:inst\|adder:inst26\"" {  } { { "adder16.bdf" "inst26" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder16.bdf" { { 2128 944 1040 2224 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667504797573 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "CONSTANT_VALUE " "Undeclared parameter CONSTANT_VALUE" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 800 1312 1600 840 "" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667504797574 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "ci+1 CONSTANT_VALUE " "Can't find a definition for parameter ci+1 -- assuming CONSTANT_VALUE was intended to be a quoted string" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 800 1312 1600 840 "" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1667504797574 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst12 " "Primitive \"NOT\" of instance \"inst12\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 672 832 864 720 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667504797575 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst13 " "Primitive \"NOT\" of instance \"inst13\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 672 944 976 720 "inst13" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667504797575 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst14 " "Primitive \"NOT\" of instance \"inst14\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 672 1048 1080 720 "inst14" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667504797575 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split_out.vhd 2 1 " "Using design file bus_split_out.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split_out-LogicFunc " "Found design unit 1: bus_split_out-LogicFunc" {  } { { "bus_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split_out.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504797590 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split_out " "Found entity 1: bus_split_out" {  } { { "bus_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split_out.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504797590 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667504797590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split_out reg_mod:inst32\|b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|bus_split_out:inst10 " "Elaborating entity \"bus_split_out\" for hierarchy \"reg_mod:inst32\|b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|bus_split_out:inst10\"" {  } { { "decoder_sequential_receiver.bdf" "inst10" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/decoder_sequential_receiver.bdf" { { 592 656 800 896 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667504797590 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16_en.vhd 2 1 " "Using design file b16_en.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b16_en-LogicFunc " "Found design unit 1: b16_en-LogicFunc" {  } { { "b16_en.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_en.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504797600 ""} { "Info" "ISGN_ENTITY_NAME" "1 b16_en " "Found entity 1: b16_en" {  } { { "b16_en.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_en.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504797600 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667504797600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_en reg_mod:inst32\|b16_ind_reg:inst\|b16_en:inst34 " "Elaborating entity \"b16_en\" for hierarchy \"reg_mod:inst32\|b16_ind_reg:inst\|b16_en:inst34\"" {  } { { "b16_ind_reg.bdf" "inst34" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -384 2280 2440 -304 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667504797600 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16bit_latch.bdf 1 1 " "Using design file b16bit_latch.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 b16bit_latch " "Found entity 1: b16bit_latch" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504797609 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667504797609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16bit_latch reg_mod:inst32\|b16_ind_reg:inst\|b16bit_latch:inst32 " "Elaborating entity \"b16bit_latch\" for hierarchy \"reg_mod:inst32\|b16_ind_reg:inst\|b16bit_latch:inst32\"" {  } { { "b16_ind_reg.bdf" "inst32" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -376 1504 1720 -280 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667504797610 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus_split inst3 " "Block or symbol \"bus_split\" of instance \"inst3\" overlaps another block or symbol" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { { 272 1048 1192 576 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667504797611 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus_split_out inst7 " "Block or symbol \"bus_split_out\" of instance \"inst7\" overlaps another block or symbol" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { { 272 624 768 576 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667504797611 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "reginput " "Pin \"reginput\" not connected" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { { 296 232 408 312 "reginput\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1667504797611 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8bitdlatch.bdf 1 1 " "Using design file 8bitdlatch.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8bitdlatch " "Found entity 1: 8bitdlatch" {  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504797624 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667504797624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bitdlatch reg_mod:inst32\|b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst " "Elaborating entity \"8bitdlatch\" for hierarchy \"reg_mod:inst32\|b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst\"" {  } { { "b16bit_latch.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { { 272 872 1040 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667504797624 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b_invreg_write_selector.bdf 1 1 " "Using design file b_invreg_write_selector.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 b_invreg_write_selector " "Found entity 1: b_invreg_write_selector" {  } { { "b_invreg_write_selector.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b_invreg_write_selector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504797656 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667504797656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b_invreg_write_selector reg_mod:inst32\|b_invreg_write_selector:inst1 " "Elaborating entity \"b_invreg_write_selector\" for hierarchy \"reg_mod:inst32\|b_invreg_write_selector:inst1\"" {  } { { "reg_mod.bdf" "inst1" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1992 512 768 2120 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667504797657 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst1 " "Block or symbol \"NOT\" of instance \"inst1\" overlaps another block or symbol" {  } { { "b_invreg_write_selector.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b_invreg_write_selector.bdf" { { 1032 1048 1096 1064 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667504797658 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst3 " "Block or symbol \"NOT\" of instance \"inst3\" overlaps another block or symbol" {  } { { "b_invreg_write_selector.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b_invreg_write_selector.bdf" { { 1064 1128 1176 1096 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667504797658 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "generalc " "Pin \"generalc\" is missing source" {  } { { "b_invreg_write_selector.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b_invreg_write_selector.bdf" { { 1368 4904 4920 1544 "generalc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1667504797658 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "generala " "Pin \"generala\" not connected" {  } { { "b_invreg_write_selector.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b_invreg_write_selector.bdf" { { 312 4912 4928 480 "generala" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1667504797658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74154 reg_mod:inst32\|b_invreg_write_selector:inst1\|74154:inst24 " "Elaborating entity \"74154\" for hierarchy \"reg_mod:inst32\|b_invreg_write_selector:inst1\|74154:inst24\"" {  } { { "b_invreg_write_selector.bdf" "inst24" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b_invreg_write_selector.bdf" { { 1024 904 1024 1312 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667504797696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_mod:inst32\|b_invreg_write_selector:inst1\|74154:inst24 " "Elaborated megafunction instantiation \"reg_mod:inst32\|b_invreg_write_selector:inst1\|74154:inst24\"" {  } { { "b_invreg_write_selector.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b_invreg_write_selector.bdf" { { 1024 904 1024 1312 "inst24" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667504797697 ""}
{ "Warning" "WSGN_SEARCH_FILE" "busified_16decoder.bdf 1 1 " "Using design file busified_16decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 busified_16decoder " "Found entity 1: busified_16decoder" {  } { { "busified_16decoder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/busified_16decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504797705 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667504797705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busified_16decoder reg_mod:inst32\|busified_16decoder:inst24 " "Elaborating entity \"busified_16decoder\" for hierarchy \"reg_mod:inst32\|busified_16decoder:inst24\"" {  } { { "reg_mod.bdf" "inst24" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 880 736 936 976 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667504797706 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16_invert.vhd 2 1 " "Using design file b16_invert.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b16_invert-LogicFunc " "Found design unit 1: b16_invert-LogicFunc" {  } { { "b16_invert.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_invert.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504797719 ""} { "Info" "ISGN_ENTITY_NAME" "1 b16_invert " "Found entity 1: b16_invert" {  } { { "b16_invert.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_invert.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504797719 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667504797719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_invert reg_mod:inst32\|busified_16decoder:inst24\|b16_invert:inst3 " "Elaborating entity \"b16_invert\" for hierarchy \"reg_mod:inst32\|busified_16decoder:inst24\|b16_invert:inst3\"" {  } { { "busified_16decoder.bdf" "inst3" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/busified_16decoder.bdf" { { 232 1088 1248 312 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667504797720 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus4_split.vhd 2 1 " "Using design file bus4_split.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus4_split-LogicFunc " "Found design unit 1: bus4_split-LogicFunc" {  } { { "bus4_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus4_split.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504797733 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus4_split " "Found entity 1: bus4_split" {  } { { "bus4_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus4_split.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504797733 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667504797733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus4_split reg_mod:inst32\|busified_16decoder:inst24\|bus4_split:inst " "Elaborating entity \"bus4_split\" for hierarchy \"reg_mod:inst32\|busified_16decoder:inst24\|bus4_split:inst\"" {  } { { "busified_16decoder.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/busified_16decoder.bdf" { { 232 576 712 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667504797734 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus16_4.bdf 1 1 " "Using design file bus16_4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bus16_4 " "Found entity 1: bus16_4" {  } { { "bus16_4.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus16_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504797746 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667504797746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus16_4 reg_mod:inst32\|bus16_4:inst23 " "Elaborating entity \"bus16_4\" for hierarchy \"reg_mod:inst32\|bus16_4:inst23\"" {  } { { "reg_mod.bdf" "inst23" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 880 496 648 1008 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667504797746 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus8_split_out inst9 " "Block or symbol \"bus8_split_out\" of instance \"inst9\" overlaps another block or symbol" {  } { { "bus16_4.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus16_4.bdf" { { 232 840 976 408 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667504797747 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus4_split_out inst14 " "Block or symbol \"bus4_split_out\" of instance \"inst14\" overlaps another block or symbol" {  } { { "bus16_4.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus16_4.bdf" { { 200 1200 1336 312 "inst14" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667504797747 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus4_split_out inst16 " "Block or symbol \"bus4_split_out\" of instance \"inst16\" overlaps another block or symbol" {  } { { "bus16_4.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus16_4.bdf" { { 456 1232 1368 568 "inst16" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667504797747 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus4_split_out.vhd 2 1 " "Using design file bus4_split_out.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus4_split_out-LogicFunc " "Found design unit 1: bus4_split_out-LogicFunc" {  } { { "bus4_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus4_split_out.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504797759 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus4_split_out " "Found entity 1: bus4_split_out" {  } { { "bus4_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus4_split_out.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504797759 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667504797759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus4_split_out reg_mod:inst32\|bus16_4:inst23\|bus4_split_out:inst14 " "Elaborating entity \"bus4_split_out\" for hierarchy \"reg_mod:inst32\|bus16_4:inst23\|bus4_split_out:inst14\"" {  } { { "bus16_4.bdf" "inst14" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus16_4.bdf" { { 200 1200 1336 312 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667504797759 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus8_split.vhd 2 1 " "Using design file bus8_split.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus8_split-LogicFunc " "Found design unit 1: bus8_split-LogicFunc" {  } { { "bus8_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus8_split.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504797773 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus8_split " "Found entity 1: bus8_split" {  } { { "bus8_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus8_split.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504797773 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667504797773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus8_split reg_mod:inst32\|bus16_4:inst23\|bus8_split:inst12 " "Elaborating entity \"bus8_split\" for hierarchy \"reg_mod:inst32\|bus16_4:inst23\|bus8_split:inst12\"" {  } { { "bus16_4.bdf" "inst12" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus16_4.bdf" { { 232 992 1128 408 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667504797773 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus8_split_out.vhd 2 1 " "Using design file bus8_split_out.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus8_split_out-LogicFunc " "Found design unit 1: bus8_split_out-LogicFunc" {  } { { "bus8_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus8_split_out.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504797786 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus8_split_out " "Found entity 1: bus8_split_out" {  } { { "bus8_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus8_split_out.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504797786 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667504797786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus8_split_out reg_mod:inst32\|bus16_4:inst23\|bus8_split_out:inst9 " "Elaborating entity \"bus8_split_out\" for hierarchy \"reg_mod:inst32\|bus16_4:inst23\|bus8_split_out:inst9\"" {  } { { "bus16_4.bdf" "inst9" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus16_4.bdf" { { 232 840 976 408 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667504797786 ""}
{ "Warning" "WSGN_SEARCH_FILE" "in_mod.bdf 1 1 " "Using design file in_mod.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 in_mod " "Found entity 1: in_mod" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504798183 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667504798183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_mod in_mod:inst " "Elaborating entity \"in_mod\" for hierarchy \"in_mod:inst\"" {  } { { "module_test_environment.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 216 616 832 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667504798184 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst16 " "Primitive \"NOT\" of instance \"inst16\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 960 2112 2160 992 "inst16" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667504798185 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst17 " "Primitive \"NOT\" of instance \"inst17\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 960 2192 2240 992 "inst17" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667504798185 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst18 " "Primitive \"NOT\" of instance \"inst18\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 952 2336 2384 984 "inst18" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667504798185 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst19 " "Primitive \"NOT\" of instance \"inst19\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 952 2416 2464 984 "inst19" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667504798185 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst20 " "Primitive \"NOT\" of instance \"inst20\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 952 2496 2544 984 "inst20" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667504798186 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst21 " "Primitive \"NOT\" of instance \"inst21\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 952 2576 2624 984 "inst21" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667504798186 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst22 " "Primitive \"NOT\" of instance \"inst22\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 952 2696 2744 984 "inst22" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667504798186 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst23 " "Primitive \"NOT\" of instance \"inst23\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 952 2776 2824 984 "inst23" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667504798186 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst24 " "Primitive \"NOT\" of instance \"inst24\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 952 2856 2904 984 "inst24" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667504798186 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst25 " "Primitive \"NOT\" of instance \"inst25\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 952 2936 2984 984 "inst25" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667504798186 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst71 " "Primitive \"AND2\" of instance \"inst71\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 2568 3968 4032 2616 "inst71" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667504798186 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst72 " "Primitive \"AND2\" of instance \"inst72\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 2616 3968 4032 2664 "inst72" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667504798186 ""}
{ "Warning" "WSGN_SEARCH_FILE" "eightbitff.bdf 1 1 " "Using design file eightbitff.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 eightbitff " "Found entity 1: eightbitff" {  } { { "eightbitff.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/eightbitff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504798199 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667504798199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightbitff in_mod:inst\|eightbitff:inst4 " "Elaborating entity \"eightbitff\" for hierarchy \"in_mod:inst\|eightbitff:inst4\"" {  } { { "in_mod.bdf" "inst4" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 1368 4480 4656 1464 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667504798199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC38 in_mod:inst\|DEC38:inst81 " "Elaborating entity \"DEC38\" for hierarchy \"in_mod:inst\|DEC38:inst81\"" {  } { { "in_mod.bdf" "inst81" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 640 6752 6856 800 "inst81" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667504798215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "in_mod:inst\|DEC38:inst81 " "Elaborated megafunction instantiation \"in_mod:inst\|DEC38:inst81\"" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 640 6752 6856 800 "inst81" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667504798216 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split_32.vhd 2 1 " "Using design file bus_split_32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split_32-LogicFunc " "Found design unit 1: bus_split_32-LogicFunc" {  } { { "bus_split_32.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split_32.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504798234 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split_32 " "Found entity 1: bus_split_32" {  } { { "bus_split_32.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split_32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504798234 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667504798234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split_32 bus_split_32:inst36 " "Elaborating entity \"bus_split_32\" for hierarchy \"bus_split_32:inst36\"" {  } { { "module_test_environment.bdf" "inst36" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 368 944 1096 928 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667504798235 ""}
{ "Warning" "WSGN_SEARCH_FILE" "count.vhd 2 1 " "Using design file count.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count-SYN " "Found design unit 1: count-SYN" {  } { { "count.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/count.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504798247 ""} { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "count.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/count.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504798247 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667504798247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count count:inst34 " "Elaborating entity \"count\" for hierarchy \"count:inst34\"" {  } { { "module_test_environment.bdf" "inst34" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 360 800 944 424 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667504798247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter count:inst34\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"count:inst34\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count.vhd" "LPM_COUNTER_component" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/count.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667504798287 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "count:inst34\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"count:inst34\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/count.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667504798288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "count:inst34\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"count:inst34\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504798288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504798288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504798288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667504798288 ""}  } { { "count.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/count.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667504798288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_djh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_djh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_djh " "Found entity 1: cntr_djh" {  } { { "db/cntr_djh.tdf" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/db/cntr_djh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667504798326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667504798326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_djh count:inst34\|lpm_counter:LPM_COUNTER_component\|cntr_djh:auto_generated " "Elaborating entity \"cntr_djh\" for hierarchy \"count:inst34\|lpm_counter:LPM_COUNTER_component\|cntr_djh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667504798326 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX03 VCC " "Pin \"HEX03\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 232 3392 3568 248 "HEX03" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667504799082 "|module_test_environment|HEX03"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX06 VCC " "Pin \"HEX06\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 256 3392 3568 272 "HEX06" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667504799082 "|module_test_environment|HEX06"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX00 VCC " "Pin \"HEX00\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 280 3392 3568 296 "HEX00" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667504799082 "|module_test_environment|HEX00"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX02 VCC " "Pin \"HEX02\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 432 3712 3888 448 "HEX02" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667504799082 "|module_test_environment|HEX02"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX04 VCC " "Pin \"HEX04\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 456 3720 3896 472 "HEX04" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667504799082 "|module_test_environment|HEX04"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX01 VCC " "Pin \"HEX01\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 480 3720 3896 496 "HEX01" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667504799082 "|module_test_environment|HEX01"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX05 VCC " "Pin \"HEX05\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 504 3720 3896 520 "HEX05" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667504799082 "|module_test_environment|HEX05"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX13 VCC " "Pin \"HEX13\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 552 3720 3896 568 "HEX13" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667504799082 "|module_test_environment|HEX13"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX16 VCC " "Pin \"HEX16\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 576 3728 3904 592 "HEX16" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667504799082 "|module_test_environment|HEX16"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX10 VCC " "Pin \"HEX10\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 600 3736 3912 616 "HEX10" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667504799082 "|module_test_environment|HEX10"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX12 VCC " "Pin \"HEX12\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 624 3736 3912 640 "HEX12" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667504799082 "|module_test_environment|HEX12"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX14 VCC " "Pin \"HEX14\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 648 3744 3920 664 "HEX14" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667504799082 "|module_test_environment|HEX14"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX11 VCC " "Pin \"HEX11\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 688 3736 3912 704 "HEX11" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667504799082 "|module_test_environment|HEX11"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX15 VCC " "Pin \"HEX15\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 736 3744 3920 752 "HEX15" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667504799082 "|module_test_environment|HEX15"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR1 GND " "Pin \"LEDR1\" is stuck at GND" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 216 3384 3560 232 "LEDR1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667504799082 "|module_test_environment|LEDR1"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR2 GND " "Pin \"LEDR2\" is stuck at GND" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 528 3728 3904 544 "LEDR2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667504799082 "|module_test_environment|LEDR2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1667504799082 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667504799128 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "38 " "38 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667504799233 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667504799461 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667504799461 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY0 " "No output dependent on input pin \"KEY0\"" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 232 -72 96 248 "KEY0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667504799504 "|module_test_environment|KEY0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1 " "No output dependent on input pin \"KEY1\"" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 256 -72 96 272 "KEY1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667504799504 "|module_test_environment|KEY1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY2 " "No output dependent on input pin \"KEY2\"" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 280 -72 96 296 "KEY2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667504799504 "|module_test_environment|KEY2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY3 " "No output dependent on input pin \"KEY3\"" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 304 -72 96 320 "KEY3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667504799504 "|module_test_environment|KEY3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw0 " "No output dependent on input pin \"sw0\"" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 328 -72 96 344 "sw0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667504799504 "|module_test_environment|sw0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw1 " "No output dependent on input pin \"sw1\"" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 352 -64 104 368 "sw1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667504799504 "|module_test_environment|sw1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw2 " "No output dependent on input pin \"sw2\"" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 368 -64 104 384 "sw2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667504799504 "|module_test_environment|sw2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw3 " "No output dependent on input pin \"sw3\"" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 384 -64 104 400 "sw3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667504799504 "|module_test_environment|sw3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw4 " "No output dependent on input pin \"sw4\"" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 408 -64 104 424 "sw4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667504799504 "|module_test_environment|sw4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw5 " "No output dependent on input pin \"sw5\"" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 432 -56 112 448 "sw5" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667504799504 "|module_test_environment|sw5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw6 " "No output dependent on input pin \"sw6\"" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 456 -56 112 472 "sw6" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667504799504 "|module_test_environment|sw6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw7 " "No output dependent on input pin \"sw7\"" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 480 -56 112 496 "sw7" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667504799504 "|module_test_environment|sw7"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1667504799504 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "94 " "Implemented 94 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667504799505 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667504799505 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667504799505 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667504799505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 162 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 162 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667504799525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 03 13:46:39 2022 " "Processing ended: Thu Nov 03 13:46:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667504799525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667504799525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667504799525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667504799525 ""}
