#ifndef RES_R02_00_H
#define RES_R02_00_H

enum dRes_INDEX_R02_00 {
    /* BMDR */
    dRes_INDEX_R02_00_BMD_MODEL_e=0x8,
    /* BTK  */
    dRes_INDEX_R02_00_BTK_MODEL_1_e=0xB,
    /* DZR  */
    dRes_INDEX_R02_00_DZR_ROOM_e=0xE,
    /* EVT  */
    dRes_INDEX_R02_00_DAT_EVENT_LIST_e=0x11,
    dRes_INDEX_R02_00_STB_R02_HSTAIR_e=0x12,
    dRes_INDEX_R02_00_STB_R02_START_e=0x13,
    dRes_INDEX_R02_00_STB_TESTM_e=0x14,
    /* KCL  */
    dRes_INDEX_R02_00_KCL_ROOM_1_e=0x17,
    /* PLC  */
    dRes_INDEX_R02_00_PLC_ROOM_2_e=0x1A,
};

enum dRes_ID_R02_00 {
    /* BMDR */
    dRes_ID_R02_00_BMD_MODEL_e=0x8,
    /* BTK  */
    dRes_ID_R02_00_BTK_MODEL_1_e=0xB,
    /* DZR  */
    dRes_ID_R02_00_DZR_ROOM_e=0xE,
    /* EVT  */
    dRes_ID_R02_00_DAT_EVENT_LIST_e=0x11,
    dRes_ID_R02_00_STB_R02_HSTAIR_e=0x12,
    dRes_ID_R02_00_STB_R02_START_e=0x13,
    dRes_ID_R02_00_STB_TESTM_e=0x14,
    /* KCL  */
    dRes_ID_R02_00_KCL_ROOM_1_e=0x17,
    /* PLC  */
    dRes_ID_R02_00_PLC_ROOM_2_e=0x1A,
};

#endif /* !RES_R02_00_H */