Timing Analyzer report for toolflow
Fri Dec 10 10:49:01 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'iCLK'
 14. Slow 1200mV 85C Model Hold: 'iCLK'
 15. Slow 1200mV 85C Model Recovery: 'iCLK'
 16. Slow 1200mV 85C Model Removal: 'iCLK'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'iCLK'
 25. Slow 1200mV 0C Model Hold: 'iCLK'
 26. Slow 1200mV 0C Model Recovery: 'iCLK'
 27. Slow 1200mV 0C Model Removal: 'iCLK'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'iCLK'
 35. Fast 1200mV 0C Model Hold: 'iCLK'
 36. Fast 1200mV 0C Model Recovery: 'iCLK'
 37. Fast 1200mV 0C Model Removal: 'iCLK'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; toolflow                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.94        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  66.3%      ;
;     Processor 3            ;  64.7%      ;
;     Processor 4            ;  63.4%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; toolflow.sdc  ; OK     ; Fri Dec 10 10:48:54 2021 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; iCLK       ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { iCLK } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 58.22 MHz ; 58.22 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; iCLK  ; 2.825 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 0.294 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; iCLK  ; 17.050 ; 0.000                 ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; iCLK  ; 2.281 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; iCLK  ; 9.600 ; 0.000                             ;
+-------+-------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'iCLK'                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.825 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[27]                             ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 16.730     ;
; 3.031 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 16.872     ;
; 3.071 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[27]                             ; iCLK         ; iCLK        ; 20.000       ; -0.442     ; 16.485     ;
; 3.097 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[20]                             ; iCLK         ; iCLK        ; 20.000       ; -0.470     ; 16.431     ;
; 3.188 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 16.727     ;
; 3.203 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[8]                              ; iCLK         ; iCLK        ; 20.000       ; -0.437     ; 16.358     ;
; 3.257 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[16]                             ; iCLK         ; iCLK        ; 20.000       ; -0.469     ; 16.272     ;
; 3.343 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[20]                             ; iCLK         ; iCLK        ; 20.000       ; -0.469     ; 16.186     ;
; 3.396 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[23]                             ; iCLK         ; iCLK        ; 20.000       ; -0.435     ; 16.167     ;
; 3.398 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 16.514     ;
; 3.449 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[8]                              ; iCLK         ; iCLK        ; 20.000       ; -0.436     ; 16.113     ;
; 3.503 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[16]                             ; iCLK         ; iCLK        ; 20.000       ; -0.468     ; 16.027     ;
; 3.573 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[4]                              ; iCLK         ; iCLK        ; 20.000       ; -0.433     ; 15.992     ;
; 3.580 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[31]                             ; iCLK         ; iCLK        ; 20.000       ; -0.435     ; 15.983     ;
; 3.588 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[12]                             ; iCLK         ; iCLK        ; 20.000       ; -0.434     ; 15.976     ;
; 3.593 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 16.310     ;
; 3.642 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[23]                             ; iCLK         ; iCLK        ; 20.000       ; -0.434     ; 15.922     ;
; 3.646 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[6]                              ; iCLK         ; iCLK        ; 20.000       ; -0.436     ; 15.916     ;
; 3.718 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[26]                             ; iCLK         ; iCLK        ; 20.000       ; -0.436     ; 15.844     ;
; 3.720 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[29]                             ; iCLK         ; iCLK        ; 20.000       ; -0.437     ; 15.841     ;
; 3.724 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[28]                             ; iCLK         ; iCLK        ; 20.000       ; -0.437     ; 15.837     ;
; 3.737 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[18]                             ; iCLK         ; iCLK        ; 20.000       ; -0.470     ; 15.791     ;
; 3.742 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; PCReg:g_PC|s_Q[31]                             ; iCLK         ; iCLK        ; 20.000       ; -0.387     ; 15.869     ;
; 3.750 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 16.165     ;
; 3.768 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 16.136     ;
; 3.807 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; PCReg:g_PC|s_Q[27]                             ; iCLK         ; iCLK        ; 20.000       ; -0.395     ; 15.796     ;
; 3.819 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[4]                              ; iCLK         ; iCLK        ; 20.000       ; -0.432     ; 15.747     ;
; 3.826 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[31]                             ; iCLK         ; iCLK        ; 20.000       ; -0.434     ; 15.738     ;
; 3.834 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[12]                             ; iCLK         ; iCLK        ; 20.000       ; -0.433     ; 15.731     ;
; 3.844 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[15]                             ; iCLK         ; iCLK        ; 20.000       ; -0.469     ; 15.685     ;
; 3.861 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[25]                             ; iCLK         ; iCLK        ; 20.000       ; -0.436     ; 15.701     ;
; 3.861 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[0]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 16.054     ;
; 3.861 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[33]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 16.054     ;
; 3.892 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[6]                              ; iCLK         ; iCLK        ; 20.000       ; -0.435     ; 15.671     ;
; 3.925 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 15.991     ;
; 3.933 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[14]                             ; iCLK         ; iCLK        ; 20.000       ; -0.434     ; 15.631     ;
; 3.948 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[10]                             ; iCLK         ; iCLK        ; 20.000       ; -0.436     ; 15.614     ;
; 3.951 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[2]                              ; iCLK         ; iCLK        ; 20.000       ; -0.435     ; 15.612     ;
; 3.960 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 15.952     ;
; 3.964 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[26]                             ; iCLK         ; iCLK        ; 20.000       ; -0.435     ; 15.599     ;
; 3.966 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[29]                             ; iCLK         ; iCLK        ; 20.000       ; -0.436     ; 15.596     ;
; 3.970 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[28]                             ; iCLK         ; iCLK        ; 20.000       ; -0.436     ; 15.592     ;
; 3.983 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[18]                             ; iCLK         ; iCLK        ; 20.000       ; -0.469     ; 15.546     ;
; 4.006 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[17]                             ; iCLK         ; iCLK        ; 20.000       ; -0.469     ; 15.523     ;
; 4.036 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[170]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 15.876     ;
; 4.052 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[30]                             ; iCLK         ; iCLK        ; 20.000       ; -0.437     ; 15.509     ;
; 4.090 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[15]                             ; iCLK         ; iCLK        ; 20.000       ; -0.468     ; 15.440     ;
; 4.101 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[3]                              ; iCLK         ; iCLK        ; 20.000       ; -0.433     ; 15.464     ;
; 4.104 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.096     ; 15.798     ;
; 4.107 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[25]                             ; iCLK         ; iCLK        ; 20.000       ; -0.435     ; 15.456     ;
; 4.135 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[13]                             ; iCLK         ; iCLK        ; 20.000       ; -0.434     ; 15.429     ;
; 4.135 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 15.778     ;
; 4.170 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[129]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 15.745     ;
; 4.179 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[14]                             ; iCLK         ; iCLK        ; 20.000       ; -0.433     ; 15.386     ;
; 4.194 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[10]                             ; iCLK         ; iCLK        ; 20.000       ; -0.435     ; 15.369     ;
; 4.197 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[2]                              ; iCLK         ; iCLK        ; 20.000       ; -0.434     ; 15.367     ;
; 4.238 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[21]                             ; iCLK         ; iCLK        ; 20.000       ; -0.435     ; 15.325     ;
; 4.240 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[7]                              ; iCLK         ; iCLK        ; 20.000       ; -0.435     ; 15.323     ;
; 4.252 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[17]                             ; iCLK         ; iCLK        ; 20.000       ; -0.468     ; 15.278     ;
; 4.261 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 15.653     ;
; 4.262 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[19]                             ; iCLK         ; iCLK        ; 20.000       ; -0.470     ; 15.266     ;
; 4.279 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[5]                              ; iCLK         ; iCLK        ; 20.000       ; -0.433     ; 15.286     ;
; 4.284 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[11]                             ; iCLK         ; iCLK        ; 20.000       ; -0.433     ; 15.281     ;
; 4.298 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[30]                             ; iCLK         ; iCLK        ; 20.000       ; -0.436     ; 15.264     ;
; 4.314 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[9]                              ; iCLK         ; iCLK        ; 20.000       ; -0.435     ; 15.249     ;
; 4.333 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; PCReg:g_PC|s_Q[29]                             ; iCLK         ; iCLK        ; 20.000       ; -0.389     ; 15.276     ;
; 4.347 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[3]                              ; iCLK         ; iCLK        ; 20.000       ; -0.432     ; 15.219     ;
; 4.381 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[13]                             ; iCLK         ; iCLK        ; 20.000       ; -0.433     ; 15.184     ;
; 4.423 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[0]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 15.492     ;
; 4.423 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[33]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 15.492     ;
; 4.471 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.087     ; 15.440     ;
; 4.484 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[21]                             ; iCLK         ; iCLK        ; 20.000       ; -0.434     ; 15.080     ;
; 4.486 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[7]                              ; iCLK         ; iCLK        ; 20.000       ; -0.434     ; 15.078     ;
; 4.508 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[19]                             ; iCLK         ; iCLK        ; 20.000       ; -0.469     ; 15.021     ;
; 4.525 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[5]                              ; iCLK         ; iCLK        ; 20.000       ; -0.432     ; 15.041     ;
; 4.530 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[11]                             ; iCLK         ; iCLK        ; 20.000       ; -0.432     ; 15.036     ;
; 4.533 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[34]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 15.380     ;
; 4.535 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.100     ; 15.363     ;
; 4.560 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[9]                              ; iCLK         ; iCLK        ; 20.000       ; -0.434     ; 15.004     ;
; 4.580 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[22]                             ; iCLK         ; iCLK        ; 20.000       ; -0.432     ; 14.986     ;
; 4.598 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[170]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 15.314     ;
; 4.598 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[0]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 15.318     ;
; 4.598 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[33]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 15.318     ;
; 4.673 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; PCReg:g_PC|s_Q[28]                             ; iCLK         ; iCLK        ; 20.000       ; -0.389     ; 14.936     ;
; 4.692 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.088     ; 15.218     ;
; 4.732 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[129]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 15.183     ;
; 4.742 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[2]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 15.171     ;
; 4.743 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[1]                              ; iCLK         ; iCLK        ; 20.000       ; -0.432     ; 14.823     ;
; 4.743 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[0]                              ; iCLK         ; iCLK        ; 20.000       ; -0.432     ; 14.823     ;
; 4.773 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[170]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 15.140     ;
; 4.792 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[24] ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 15.114     ;
; 4.802 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[35]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 15.111     ;
; 4.817 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[132]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.097     ; 15.084     ;
; 4.826 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[22]                             ; iCLK         ; iCLK        ; 20.000       ; -0.431     ; 14.741     ;
; 4.835 ; mem:IMem|ram~43                                                                         ; PCReg:g_PC|s_Q[27]                             ; iCLK         ; iCLK        ; 20.000       ; -0.496     ; 14.667     ;
; 4.837 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; PCReg:g_PC|s_Q[30]                             ; iCLK         ; iCLK        ; 20.000       ; -0.389     ; 14.772     ;
; 4.840 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[131]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 15.073     ;
; 4.848 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[130]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 15.065     ;
; 4.867 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[24]                             ; iCLK         ; iCLK        ; 20.000       ; -0.433     ; 14.698     ;
; 4.902 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.091     ; 15.005     ;
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.294 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[74]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.439      ; 0.955      ;
; 0.346 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[86]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.442      ; 1.010      ;
; 0.349 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[11]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.444      ; 1.015      ;
; 0.356 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[75]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_datain_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.019      ;
; 0.368 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[76]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_datain_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.442      ; 1.032      ;
; 0.385 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[10]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.437      ; 1.044      ;
; 0.388 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[5]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_address_reg0                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.434      ; 1.044      ;
; 0.392 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[95]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.055      ;
; 0.402 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                          ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                          ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.674      ;
; 0.425 ; PCReg:g_PC|s_Q[14]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[46]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.692      ;
; 0.425 ; PCReg:g_PC|s_Q[30]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[62]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.693      ;
; 0.428 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[145]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[102]                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[42]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[106]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[98]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[136]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.696      ;
; 0.436 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[48]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[80]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.703      ;
; 0.439 ; PCReg:g_PC|s_Q[28]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[61]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.707      ;
; 0.439 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[62]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[94]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.707      ;
; 0.443 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[36]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[68]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.711      ;
; 0.443 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[134]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[38]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.710      ;
; 0.443 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[43]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[75]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.710      ;
; 0.443 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[42]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[74]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.711      ;
; 0.443 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[130]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[34]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.710      ;
; 0.444 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[50]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[82]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.711      ;
; 0.445 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[135]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[39]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.713      ;
; 0.447 ; PCReg:g_PC|s_Q[3]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[35]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.714      ;
; 0.448 ; PCReg:g_PC|s_Q[9]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[41]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.715      ;
; 0.450 ; PCReg:g_PC|s_Q[3]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[36]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[60]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[92]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[139]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[101]                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.717      ;
; 0.451 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[175]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[104]                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.718      ;
; 0.453 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[175]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[105]                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.720      ;
; 0.453 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[139]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[43]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.720      ;
; 0.458 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe3a[1]                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.725      ;
; 0.465 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe3a[0]                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.732      ;
; 0.545 ; PCReg:g_PC|s_Q[23]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[55]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.812      ;
; 0.545 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[87]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.472      ; 1.239      ;
; 0.548 ; PCReg:g_PC|s_Q[8]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[40]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.816      ;
; 0.553 ; PCReg:g_PC|s_Q[17]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[49]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.820      ;
; 0.558 ; PCReg:g_PC|s_Q[25]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.825      ;
; 0.558 ; PCReg:g_PC|s_Q[13]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[46]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.825      ;
; 0.559 ; PCReg:g_PC|s_Q[5]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[37]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.826      ;
; 0.560 ; PCReg:g_PC|s_Q[13]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[45]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.827      ;
; 0.560 ; PCReg:g_PC|s_Q[25]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[57]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.827      ;
; 0.561 ; PCReg:g_PC|s_Q[8]                                                                                                           ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.437      ; 1.220      ;
; 0.568 ; PCReg:g_PC|s_Q[4]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[36]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.835      ;
; 0.572 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[8]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.433      ; 1.227      ;
; 0.577 ; PCReg:g_PC|s_Q[2]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[34]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.844      ;
; 0.577 ; PCReg:g_PC|s_Q[15]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[48]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.844      ;
; 0.578 ; PCReg:g_PC|s_Q[15]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[47]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.845      ;
; 0.598 ; PCReg:g_PC|s_Q[1]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[33]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.866      ;
; 0.599 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[32]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[96]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[36]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[100]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[15]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[15]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.867      ;
; 0.599 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[19]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[19]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.866      ;
; 0.600 ; PCReg:g_PC|s_Q[0]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[32]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.868      ;
; 0.600 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[47]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[111]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[33]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[97]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[12]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[12]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.868      ;
; 0.601 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[37]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[101]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.868      ;
; 0.601 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[45]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[109]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.868      ;
; 0.602 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[35]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[99]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.869      ;
; 0.602 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[46]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[110]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.869      ;
; 0.602 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[44]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[108]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.869      ;
; 0.602 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[1]                                                                               ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[1]                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.869      ;
; 0.604 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[40]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[72]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.871      ;
; 0.606 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[38]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[70]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.873      ;
; 0.606 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[39]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[71]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.874      ;
; 0.606 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[34]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[66]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.873      ;
; 0.607 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[53]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[85]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.874      ;
; 0.607 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[45]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[77]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.874      ;
; 0.607 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[41]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[73]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.874      ;
; 0.607 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[35]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[67]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.874      ;
; 0.607 ; PCReg:g_PC|s_Q[15]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[49]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.874      ;
; 0.608 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[49]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[81]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.875      ;
; 0.614 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[33]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[65]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.881      ;
; 0.615 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[46]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[78]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.882      ;
; 0.616 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[51]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[83]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.883      ;
; 0.621 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[136]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[40]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.888      ;
; 0.628 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[92]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.472      ; 1.322      ;
; 0.628 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[52]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[84]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.895      ;
; 0.634 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[55]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[87]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.902      ;
; 0.637 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[3]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.433      ; 1.292      ;
; 0.641 ; PCReg:g_PC|s_Q[26]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[4]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.432      ; 1.295      ;
; 0.642 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[69]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.473      ; 1.337      ;
; 0.643 ; PCReg:g_PC|s_Q[16]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[49]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; PCReg:g_PC|s_Q[16]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[48]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.911      ;
; 0.648 ; PCReg:g_PC|s_Q[9]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[42]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.914      ;
; 0.648 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[35]                                                                                  ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0~porta_datain_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.452      ; 1.322      ;
; 0.649 ; PCReg:g_PC|s_Q[9]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[43]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.915      ;
; 0.649 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[93]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.444      ; 1.315      ;
; 0.651 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[9]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.436      ; 1.309      ;
; 0.652 ; PCReg:g_PC|s_Q[12]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[45]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.919      ;
; 0.652 ; PCReg:g_PC|s_Q[19]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[52]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.919      ;
; 0.654 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[88]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.439      ; 1.315      ;
; 0.657 ; PCReg:g_PC|s_Q[29]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[61]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.925      ;
; 0.658 ; PCReg:g_PC|s_Q[21]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[54]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; PCReg:g_PC|s_Q[4]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[37]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; PCReg:g_PC|s_Q[30]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[63]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.927      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.050 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 3.067      ;
; 17.050 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 3.067      ;
; 17.050 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 3.067      ;
; 17.050 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 3.067      ;
; 17.050 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 3.067      ;
; 17.050 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 3.067      ;
; 17.050 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 3.067      ;
; 17.050 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 3.067      ;
; 17.050 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 3.067      ;
; 17.050 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 3.067      ;
; 17.050 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 3.067      ;
; 17.050 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 3.067      ;
; 17.050 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 3.067      ;
; 17.050 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 3.067      ;
; 17.050 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 3.067      ;
; 17.050 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 3.067      ;
; 17.050 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 3.067      ;
; 17.050 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 3.067      ;
; 17.050 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 3.067      ;
; 17.050 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 3.067      ;
; 17.050 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 3.067      ;
; 17.050 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 3.067      ;
; 17.050 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 3.067      ;
; 17.050 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 3.067      ;
; 17.050 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 3.067      ;
; 17.050 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 3.067      ;
; 17.050 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 3.067      ;
; 17.050 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 3.067      ;
; 17.050 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 3.067      ;
; 17.050 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 3.067      ;
; 17.050 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 3.067      ;
; 17.050 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 3.067      ;
; 17.050 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 3.067      ;
; 17.050 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 3.067      ;
; 17.050 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 3.067      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.281 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 2.866      ;
; 2.281 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 2.866      ;
; 2.281 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 2.866      ;
; 2.281 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 2.866      ;
; 2.281 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 2.866      ;
; 2.281 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 2.866      ;
; 2.281 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 2.866      ;
; 2.281 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 2.866      ;
; 2.281 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 2.866      ;
; 2.281 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 2.866      ;
; 2.281 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 2.866      ;
; 2.281 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 2.866      ;
; 2.281 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 2.866      ;
; 2.281 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 2.866      ;
; 2.281 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 2.866      ;
; 2.281 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 2.866      ;
; 2.281 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 2.866      ;
; 2.281 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 2.866      ;
; 2.281 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 2.866      ;
; 2.281 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 2.866      ;
; 2.281 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 2.866      ;
; 2.281 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 2.866      ;
; 2.281 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 2.866      ;
; 2.281 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 2.866      ;
; 2.281 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 2.866      ;
; 2.281 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 2.866      ;
; 2.281 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 2.866      ;
; 2.281 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 2.866      ;
; 2.281 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 2.866      ;
; 2.281 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 2.866      ;
; 2.281 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 2.866      ;
; 2.281 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 2.866      ;
; 2.281 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 2.866      ;
; 2.281 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 2.866      ;
; 2.281 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 2.866      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 36.258 ns




+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 63.83 MHz ; 63.83 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 4.334 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.296 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; iCLK  ; 17.275 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 2.061 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.559 ; 0.000                            ;
+-------+-------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.334 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 15.581     ;
; 4.362 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[27]                             ; iCLK         ; iCLK        ; 20.000       ; -0.396     ; 15.241     ;
; 4.477 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 15.451     ;
; 4.545 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[27]                             ; iCLK         ; iCLK        ; 20.000       ; -0.395     ; 15.059     ;
; 4.618 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[20]                             ; iCLK         ; iCLK        ; 20.000       ; -0.422     ; 14.959     ;
; 4.652 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 15.273     ;
; 4.702 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[8]                              ; iCLK         ; iCLK        ; 20.000       ; -0.390     ; 14.907     ;
; 4.751 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[16]                             ; iCLK         ; iCLK        ; 20.000       ; -0.421     ; 14.827     ;
; 4.801 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[20]                             ; iCLK         ; iCLK        ; 20.000       ; -0.421     ; 14.777     ;
; 4.874 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 15.041     ;
; 4.885 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[8]                              ; iCLK         ; iCLK        ; 20.000       ; -0.389     ; 14.725     ;
; 4.906 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; PCReg:g_PC|s_Q[31]                             ; iCLK         ; iCLK        ; 20.000       ; -0.374     ; 14.719     ;
; 4.907 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[23]                             ; iCLK         ; iCLK        ; 20.000       ; -0.389     ; 14.703     ;
; 4.934 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[16]                             ; iCLK         ; iCLK        ; 20.000       ; -0.420     ; 14.645     ;
; 5.017 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 14.911     ;
; 5.025 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 14.891     ;
; 5.029 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; PCReg:g_PC|s_Q[27]                             ; iCLK         ; iCLK        ; 20.000       ; -0.381     ; 14.589     ;
; 5.040 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[0]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 14.888     ;
; 5.054 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[31]                             ; iCLK         ; iCLK        ; 20.000       ; -0.389     ; 14.556     ;
; 5.074 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[4]                              ; iCLK         ; iCLK        ; 20.000       ; -0.387     ; 14.538     ;
; 5.082 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[12]                             ; iCLK         ; iCLK        ; 20.000       ; -0.388     ; 14.529     ;
; 5.090 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[23]                             ; iCLK         ; iCLK        ; 20.000       ; -0.388     ; 14.521     ;
; 5.096 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[33]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 14.832     ;
; 5.103 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[6]                              ; iCLK         ; iCLK        ; 20.000       ; -0.390     ; 14.506     ;
; 5.168 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 14.761     ;
; 5.192 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 14.733     ;
; 5.204 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[29]                             ; iCLK         ; iCLK        ; 20.000       ; -0.390     ; 14.405     ;
; 5.209 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[26]                             ; iCLK         ; iCLK        ; 20.000       ; -0.390     ; 14.400     ;
; 5.212 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[18]                             ; iCLK         ; iCLK        ; 20.000       ; -0.422     ; 14.365     ;
; 5.223 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[28]                             ; iCLK         ; iCLK        ; 20.000       ; -0.390     ; 14.386     ;
; 5.237 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[31]                             ; iCLK         ; iCLK        ; 20.000       ; -0.388     ; 14.374     ;
; 5.257 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[4]                              ; iCLK         ; iCLK        ; 20.000       ; -0.386     ; 14.356     ;
; 5.260 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[170]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 14.665     ;
; 5.265 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[12]                             ; iCLK         ; iCLK        ; 20.000       ; -0.387     ; 14.347     ;
; 5.281 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[15]                             ; iCLK         ; iCLK        ; 20.000       ; -0.421     ; 14.297     ;
; 5.286 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[6]                              ; iCLK         ; iCLK        ; 20.000       ; -0.389     ; 14.324     ;
; 5.321 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[25]                             ; iCLK         ; iCLK        ; 20.000       ; -0.390     ; 14.288     ;
; 5.330 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 14.584     ;
; 5.343 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 14.583     ;
; 5.349 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[129]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 14.579     ;
; 5.371 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[10]                             ; iCLK         ; iCLK        ; 20.000       ; -0.390     ; 14.238     ;
; 5.383 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[14]                             ; iCLK         ; iCLK        ; 20.000       ; -0.388     ; 14.228     ;
; 5.387 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[29]                             ; iCLK         ; iCLK        ; 20.000       ; -0.389     ; 14.223     ;
; 5.392 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[26]                             ; iCLK         ; iCLK        ; 20.000       ; -0.389     ; 14.218     ;
; 5.395 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[18]                             ; iCLK         ; iCLK        ; 20.000       ; -0.421     ; 14.183     ;
; 5.406 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[28]                             ; iCLK         ; iCLK        ; 20.000       ; -0.389     ; 14.204     ;
; 5.406 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[2]                              ; iCLK         ; iCLK        ; 20.000       ; -0.389     ; 14.204     ;
; 5.454 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[17]                             ; iCLK         ; iCLK        ; 20.000       ; -0.421     ; 14.124     ;
; 5.464 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[15]                             ; iCLK         ; iCLK        ; 20.000       ; -0.420     ; 14.115     ;
; 5.473 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 14.454     ;
; 5.476 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; PCReg:g_PC|s_Q[29]                             ; iCLK         ; iCLK        ; 20.000       ; -0.375     ; 14.148     ;
; 5.504 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[25]                             ; iCLK         ; iCLK        ; 20.000       ; -0.389     ; 14.106     ;
; 5.517 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[30]                             ; iCLK         ; iCLK        ; 20.000       ; -0.390     ; 14.092     ;
; 5.554 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[10]                             ; iCLK         ; iCLK        ; 20.000       ; -0.389     ; 14.056     ;
; 5.556 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[3]                              ; iCLK         ; iCLK        ; 20.000       ; -0.387     ; 14.056     ;
; 5.566 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[14]                             ; iCLK         ; iCLK        ; 20.000       ; -0.387     ; 14.046     ;
; 5.580 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[13]                             ; iCLK         ; iCLK        ; 20.000       ; -0.388     ; 14.031     ;
; 5.580 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[0]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 14.348     ;
; 5.589 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[2]                              ; iCLK         ; iCLK        ; 20.000       ; -0.388     ; 14.022     ;
; 5.636 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[33]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 14.292     ;
; 5.637 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[17]                             ; iCLK         ; iCLK        ; 20.000       ; -0.420     ; 13.942     ;
; 5.648 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 14.276     ;
; 5.670 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[21]                             ; iCLK         ; iCLK        ; 20.000       ; -0.389     ; 13.940     ;
; 5.672 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[7]                              ; iCLK         ; iCLK        ; 20.000       ; -0.389     ; 13.938     ;
; 5.691 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[19]                             ; iCLK         ; iCLK        ; 20.000       ; -0.422     ; 13.886     ;
; 5.700 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[30]                             ; iCLK         ; iCLK        ; 20.000       ; -0.389     ; 13.910     ;
; 5.709 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[34]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 14.216     ;
; 5.710 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[5]                              ; iCLK         ; iCLK        ; 20.000       ; -0.387     ; 13.902     ;
; 5.715 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[11]                             ; iCLK         ; iCLK        ; 20.000       ; -0.387     ; 13.897     ;
; 5.717 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.090     ; 14.192     ;
; 5.731 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[0]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 14.198     ;
; 5.739 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[3]                              ; iCLK         ; iCLK        ; 20.000       ; -0.386     ; 13.874     ;
; 5.742 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[9]                              ; iCLK         ; iCLK        ; 20.000       ; -0.389     ; 13.868     ;
; 5.763 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[13]                             ; iCLK         ; iCLK        ; 20.000       ; -0.387     ; 13.849     ;
; 5.787 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[33]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 14.142     ;
; 5.800 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[170]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 14.125     ;
; 5.810 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; PCReg:g_PC|s_Q[28]                             ; iCLK         ; iCLK        ; 20.000       ; -0.375     ; 13.814     ;
; 5.853 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[21]                             ; iCLK         ; iCLK        ; 20.000       ; -0.388     ; 13.758     ;
; 5.855 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[7]                              ; iCLK         ; iCLK        ; 20.000       ; -0.388     ; 13.756     ;
; 5.855 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[2]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 14.070     ;
; 5.860 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.077     ; 14.062     ;
; 5.874 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[19]                             ; iCLK         ; iCLK        ; 20.000       ; -0.421     ; 13.704     ;
; 5.889 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[129]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 14.039     ;
; 5.893 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[5]                              ; iCLK         ; iCLK        ; 20.000       ; -0.386     ; 13.720     ;
; 5.898 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[11]                             ; iCLK         ; iCLK        ; 20.000       ; -0.386     ; 13.715     ;
; 5.925 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[9]                              ; iCLK         ; iCLK        ; 20.000       ; -0.388     ; 13.686     ;
; 5.949 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[22]                             ; iCLK         ; iCLK        ; 20.000       ; -0.387     ; 13.663     ;
; 5.951 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[170]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 13.975     ;
; 5.952 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; PCReg:g_PC|s_Q[30]                             ; iCLK         ; iCLK        ; 20.000       ; -0.375     ; 13.672     ;
; 5.958 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[132]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 13.955     ;
; 5.976 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[35]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 13.949     ;
; 5.989 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[24] ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 13.928     ;
; 5.990 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[130]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 13.935     ;
; 6.010 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[131]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 13.915     ;
; 6.035 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 13.884     ;
; 6.036 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[0]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 13.891     ;
; 6.040 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[129]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 13.889     ;
; 6.075 ; mem:IMem|ram~43                                                                         ; PCReg:g_PC|s_Q[27]                             ; iCLK         ; iCLK        ; 20.000       ; -0.471     ; 13.453     ;
; 6.091 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[1]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 13.834     ;
; 6.092 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[33]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 13.835     ;
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.296 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[74]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                 ; iCLK         ; iCLK        ; 0.000        ; 0.392      ; 0.889      ;
; 0.350 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[86]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                 ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 0.945      ;
; 0.354 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.597      ;
; 0.356 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[75]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_datain_reg0                                ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 0.951      ;
; 0.356 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[11]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 0.954      ;
; 0.365 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.608      ;
; 0.367 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[76]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_datain_reg0                                ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 0.963      ;
; 0.379 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[10]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                ; iCLK         ; iCLK        ; 0.000        ; 0.390      ; 0.970      ;
; 0.384 ; PCReg:g_PC|s_Q[14]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[46]                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.628      ;
; 0.385 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[5]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_address_reg0                               ; iCLK         ; iCLK        ; 0.000        ; 0.388      ; 0.974      ;
; 0.387 ; PCReg:g_PC|s_Q[30]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[62]                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.630      ;
; 0.389 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[95]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                 ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 0.983      ;
; 0.395 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[145]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[102]                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[42]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[106]                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[98]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[136]                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.640      ;
; 0.399 ; PCReg:g_PC|s_Q[28]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[61]                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.642      ;
; 0.404 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[48]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[80]                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.647      ;
; 0.405 ; PCReg:g_PC|s_Q[9]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[41]                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.649      ;
; 0.405 ; PCReg:g_PC|s_Q[3]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[35]                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.648      ;
; 0.406 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[62]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[94]                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.650      ;
; 0.407 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[175]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[104]                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.651      ;
; 0.407 ; PCReg:g_PC|s_Q[3]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[36]                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.650      ;
; 0.408 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[130]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[34]                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.652      ;
; 0.408 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[134]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[38]                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.652      ;
; 0.408 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[42]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[74]                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.652      ;
; 0.409 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[43]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[75]                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.653      ;
; 0.409 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[175]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[105]                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.653      ;
; 0.409 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[36]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[68]                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.653      ;
; 0.410 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[50]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[82]                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.653      ;
; 0.410 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[135]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[39]                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.654      ;
; 0.414 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[139]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[101]                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.658      ;
; 0.415 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[60]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[92]                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.659      ;
; 0.416 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe3a[1]                         ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[139]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[43]                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.661      ;
; 0.431 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe3a[0]                         ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.674      ;
; 0.493 ; PCReg:g_PC|s_Q[23]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[55]                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.737      ;
; 0.496 ; PCReg:g_PC|s_Q[8]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[40]                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.740      ;
; 0.501 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[87]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                 ; iCLK         ; iCLK        ; 0.000        ; 0.421      ; 1.123      ;
; 0.502 ; PCReg:g_PC|s_Q[17]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[49]                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.745      ;
; 0.505 ; PCReg:g_PC|s_Q[25]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58]                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.749      ;
; 0.505 ; PCReg:g_PC|s_Q[13]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[46]                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.749      ;
; 0.506 ; PCReg:g_PC|s_Q[25]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[57]                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.750      ;
; 0.506 ; PCReg:g_PC|s_Q[5]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[37]                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.749      ;
; 0.507 ; PCReg:g_PC|s_Q[13]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[45]                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.751      ;
; 0.515 ; PCReg:g_PC|s_Q[4]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[36]                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.758      ;
; 0.522 ; PCReg:g_PC|s_Q[2]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[34]                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.766      ;
; 0.523 ; PCReg:g_PC|s_Q[15]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[48]                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.766      ;
; 0.524 ; PCReg:g_PC|s_Q[15]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[47]                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.767      ;
; 0.540 ; PCReg:g_PC|s_Q[8]                                                                                                           ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0                               ; iCLK         ; iCLK        ; 0.000        ; 0.390      ; 1.131      ;
; 0.545 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[8]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                ; iCLK         ; iCLK        ; 0.000        ; 0.387      ; 1.133      ;
; 0.546 ; PCReg:g_PC|s_Q[1]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[33]                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.790      ;
; 0.547 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[47]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[111]                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.791      ;
; 0.547 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[32]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[96]                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.791      ;
; 0.547 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[36]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[100]                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.791      ;
; 0.547 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[15]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[15]                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.791      ;
; 0.548 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[19]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[19]                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[37]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[101]                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.792      ;
; 0.548 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[45]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[109]                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.792      ;
; 0.549 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[12]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[12]                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.793      ;
; 0.549 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[44]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[108]                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.793      ;
; 0.549 ; PCReg:g_PC|s_Q[0]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[32]                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.793      ;
; 0.549 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[33]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[97]                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[46]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[110]                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.794      ;
; 0.550 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[35]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[99]                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.794      ;
; 0.550 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[1]                                                                               ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[1]                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.794      ;
; 0.553 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[45]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[77]                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.797      ;
; 0.554 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[34]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[66]                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.798      ;
; 0.554 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[41]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[73]                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.797      ;
; 0.554 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[35]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[67]                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.798      ;
; 0.554 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[38]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[70]                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.798      ;
; 0.555 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[53]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[85]                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.799      ;
; 0.555 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[39]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[71]                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.799      ;
; 0.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[49]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[81]                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.799      ;
; 0.560 ; PCReg:g_PC|s_Q[15]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[49]                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.803      ;
; 0.561 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[33]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[65]                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.804      ;
; 0.562 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[51]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[83]                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.805      ;
; 0.562 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[40]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[72]                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.805      ;
; 0.564 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[46]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[78]                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.807      ;
; 0.568 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[136]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[40]                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.811      ;
; 0.574 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[52]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[84]                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.817      ;
; 0.585 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[92]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                 ; iCLK         ; iCLK        ; 0.000        ; 0.421      ; 1.207      ;
; 0.585 ; PCReg:g_PC|s_Q[26]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58]                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.829      ;
; 0.589 ; PCReg:g_PC|s_Q[16]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[49]                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; PCReg:g_PC|s_Q[16]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[48]                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.833      ;
; 0.593 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[3]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                ; iCLK         ; iCLK        ; 0.000        ; 0.386      ; 1.180      ;
; 0.594 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[55]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[87]                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.838      ;
; 0.596 ; PCReg:g_PC|s_Q[12]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[45]                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.840      ;
; 0.597 ; PCReg:g_PC|s_Q[19]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[52]                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.841      ;
; 0.600 ; PCReg:g_PC|s_Q[9]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[42]                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; PCReg:g_PC|s_Q[4]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[37]                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.843      ;
; 0.602 ; PCReg:g_PC|s_Q[18]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[52]                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; PCReg:g_PC|s_Q[9]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[43]                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; PCReg:g_PC|s_Q[21]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[54]                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; PCReg:g_PC|s_Q[29]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[61]                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[4]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                ; iCLK         ; iCLK        ; 0.000        ; 0.386      ; 1.190      ;
; 0.605 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; iCLK         ; iCLK        ; 0.000        ; 0.074      ; 0.850      ;
; 0.607 ; PCReg:g_PC|s_Q[30]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[63]                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.850      ;
; 0.609 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[69]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                 ; iCLK         ; iCLK        ; 0.000        ; 0.421      ; 1.231      ;
; 0.610 ; PCReg:g_PC|s_Q[10]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[42]                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.854      ;
; 0.610 ; PCReg:g_PC|s_Q[3]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[37]                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.853      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.275 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 2.821      ;
; 17.275 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 2.821      ;
; 17.275 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 2.821      ;
; 17.275 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 2.821      ;
; 17.275 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 2.821      ;
; 17.275 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 2.821      ;
; 17.275 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 2.821      ;
; 17.275 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 2.821      ;
; 17.275 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 2.821      ;
; 17.275 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 2.821      ;
; 17.275 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 2.821      ;
; 17.275 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 2.821      ;
; 17.275 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 2.821      ;
; 17.275 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 2.821      ;
; 17.275 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 2.821      ;
; 17.275 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 2.821      ;
; 17.275 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 2.821      ;
; 17.275 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 2.821      ;
; 17.275 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 2.821      ;
; 17.275 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 2.821      ;
; 17.275 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 2.821      ;
; 17.275 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 2.821      ;
; 17.275 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 2.821      ;
; 17.275 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 2.821      ;
; 17.275 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 2.821      ;
; 17.275 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 2.821      ;
; 17.275 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 2.821      ;
; 17.275 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 2.821      ;
; 17.275 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 2.821      ;
; 17.275 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 2.821      ;
; 17.275 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 2.821      ;
; 17.275 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 2.821      ;
; 17.275 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 2.821      ;
; 17.275 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 2.821      ;
; 17.275 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 2.821      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.061 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 2.583      ;
; 2.061 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 2.583      ;
; 2.061 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 2.583      ;
; 2.061 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 2.583      ;
; 2.061 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 2.583      ;
; 2.061 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 2.583      ;
; 2.061 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 2.583      ;
; 2.061 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 2.583      ;
; 2.061 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 2.583      ;
; 2.061 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 2.583      ;
; 2.061 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 2.583      ;
; 2.061 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 2.583      ;
; 2.061 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 2.583      ;
; 2.061 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 2.583      ;
; 2.061 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 2.583      ;
; 2.061 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 2.583      ;
; 2.061 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 2.583      ;
; 2.061 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 2.583      ;
; 2.061 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 2.583      ;
; 2.061 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 2.583      ;
; 2.061 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 2.583      ;
; 2.061 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 2.583      ;
; 2.061 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 2.583      ;
; 2.061 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 2.583      ;
; 2.061 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 2.583      ;
; 2.061 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 2.583      ;
; 2.061 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 2.583      ;
; 2.061 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 2.583      ;
; 2.061 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 2.583      ;
; 2.061 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 2.583      ;
; 2.061 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 2.583      ;
; 2.061 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 2.583      ;
; 2.061 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 2.583      ;
; 2.061 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 2.583      ;
; 2.061 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 2.583      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 36.533 ns




+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; iCLK  ; 11.568 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.104 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; iCLK  ; 18.477 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 1.117 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.374 ; 0.000                            ;
+-------+-------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.568 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[27]                             ; iCLK         ; iCLK        ; 20.000       ; -0.228     ; 8.191      ;
; 11.672 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[20]                             ; iCLK         ; iCLK        ; 20.000       ; -0.248     ; 8.067      ;
; 11.676 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[27]                             ; iCLK         ; iCLK        ; 20.000       ; -0.227     ; 8.084      ;
; 11.727 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.050     ; 8.210      ;
; 11.748 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[8]                              ; iCLK         ; iCLK        ; 20.000       ; -0.225     ; 8.014      ;
; 11.780 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[20]                             ; iCLK         ; iCLK        ; 20.000       ; -0.247     ; 7.960      ;
; 11.801 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[16]                             ; iCLK         ; iCLK        ; 20.000       ; -0.247     ; 7.939      ;
; 11.802 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 8.142      ;
; 11.856 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[8]                              ; iCLK         ; iCLK        ; 20.000       ; -0.224     ; 7.907      ;
; 11.875 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[23]                             ; iCLK         ; iCLK        ; 20.000       ; -0.225     ; 7.887      ;
; 11.902 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[31]                             ; iCLK         ; iCLK        ; 20.000       ; -0.224     ; 7.861      ;
; 11.909 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[16]                             ; iCLK         ; iCLK        ; 20.000       ; -0.246     ; 7.832      ;
; 11.930 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 8.013      ;
; 11.960 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[4]                              ; iCLK         ; iCLK        ; 20.000       ; -0.224     ; 7.803      ;
; 11.965 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[12]                             ; iCLK         ; iCLK        ; 20.000       ; -0.224     ; 7.798      ;
; 11.983 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[23]                             ; iCLK         ; iCLK        ; 20.000       ; -0.224     ; 7.780      ;
; 12.001 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[6]                              ; iCLK         ; iCLK        ; 20.000       ; -0.225     ; 7.761      ;
; 12.005 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[29]                             ; iCLK         ; iCLK        ; 20.000       ; -0.226     ; 7.756      ;
; 12.007 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[28]                             ; iCLK         ; iCLK        ; 20.000       ; -0.226     ; 7.754      ;
; 12.010 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[31]                             ; iCLK         ; iCLK        ; 20.000       ; -0.223     ; 7.754      ;
; 12.012 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[26]                             ; iCLK         ; iCLK        ; 20.000       ; -0.225     ; 7.750      ;
; 12.024 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.050     ; 7.913      ;
; 12.037 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[18]                             ; iCLK         ; iCLK        ; 20.000       ; -0.248     ; 7.702      ;
; 12.050 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[15]                             ; iCLK         ; iCLK        ; 20.000       ; -0.247     ; 7.690      ;
; 12.068 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[4]                              ; iCLK         ; iCLK        ; 20.000       ; -0.223     ; 7.696      ;
; 12.073 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[12]                             ; iCLK         ; iCLK        ; 20.000       ; -0.223     ; 7.691      ;
; 12.077 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[25]                             ; iCLK         ; iCLK        ; 20.000       ; -0.225     ; 7.685      ;
; 12.080 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.050     ; 7.857      ;
; 12.099 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 7.845      ;
; 12.106 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[0]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 7.838      ;
; 12.109 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[6]                              ; iCLK         ; iCLK        ; 20.000       ; -0.224     ; 7.654      ;
; 12.113 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[29]                             ; iCLK         ; iCLK        ; 20.000       ; -0.225     ; 7.649      ;
; 12.115 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[28]                             ; iCLK         ; iCLK        ; 20.000       ; -0.225     ; 7.647      ;
; 12.120 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[26]                             ; iCLK         ; iCLK        ; 20.000       ; -0.224     ; 7.643      ;
; 12.126 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[14]                             ; iCLK         ; iCLK        ; 20.000       ; -0.224     ; 7.637      ;
; 12.135 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[17]                             ; iCLK         ; iCLK        ; 20.000       ; -0.247     ; 7.605      ;
; 12.137 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[2]                              ; iCLK         ; iCLK        ; 20.000       ; -0.224     ; 7.626      ;
; 12.145 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[18]                             ; iCLK         ; iCLK        ; 20.000       ; -0.247     ; 7.595      ;
; 12.149 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; PCReg:g_PC|s_Q[31]                             ; iCLK         ; iCLK        ; 20.000       ; -0.195     ; 7.643      ;
; 12.151 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[33]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 7.793      ;
; 12.155 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 7.789      ;
; 12.158 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[15]                             ; iCLK         ; iCLK        ; 20.000       ; -0.246     ; 7.583      ;
; 12.164 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[30]                             ; iCLK         ; iCLK        ; 20.000       ; -0.226     ; 7.597      ;
; 12.171 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[10]                             ; iCLK         ; iCLK        ; 20.000       ; -0.225     ; 7.591      ;
; 12.185 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[25]                             ; iCLK         ; iCLK        ; 20.000       ; -0.224     ; 7.578      ;
; 12.188 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[170]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 7.755      ;
; 12.201 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[3]                              ; iCLK         ; iCLK        ; 20.000       ; -0.224     ; 7.562      ;
; 12.202 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; PCReg:g_PC|s_Q[27]                             ; iCLK         ; iCLK        ; 20.000       ; -0.199     ; 7.586      ;
; 12.218 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[13]                             ; iCLK         ; iCLK        ; 20.000       ; -0.224     ; 7.545      ;
; 12.224 ; mem:IMem|ram~43                                                                         ; PCReg:g_PC|s_Q[27]                             ; iCLK         ; iCLK        ; 20.000       ; -0.266     ; 7.497      ;
; 12.227 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 7.716      ;
; 12.234 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[14]                             ; iCLK         ; iCLK        ; 20.000       ; -0.223     ; 7.530      ;
; 12.238 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.050     ; 7.699      ;
; 12.243 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[17]                             ; iCLK         ; iCLK        ; 20.000       ; -0.246     ; 7.498      ;
; 12.245 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[2]                              ; iCLK         ; iCLK        ; 20.000       ; -0.223     ; 7.519      ;
; 12.262 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[21]                             ; iCLK         ; iCLK        ; 20.000       ; -0.225     ; 7.500      ;
; 12.264 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[7]                              ; iCLK         ; iCLK        ; 20.000       ; -0.225     ; 7.498      ;
; 12.272 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[30]                             ; iCLK         ; iCLK        ; 20.000       ; -0.225     ; 7.490      ;
; 12.275 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[19]                             ; iCLK         ; iCLK        ; 20.000       ; -0.248     ; 7.464      ;
; 12.279 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[10]                             ; iCLK         ; iCLK        ; 20.000       ; -0.224     ; 7.484      ;
; 12.283 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 7.660      ;
; 12.292 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[5]                              ; iCLK         ; iCLK        ; 20.000       ; -0.224     ; 7.471      ;
; 12.296 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[129]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 7.648      ;
; 12.297 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[11]                             ; iCLK         ; iCLK        ; 20.000       ; -0.224     ; 7.466      ;
; 12.309 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[3]                              ; iCLK         ; iCLK        ; 20.000       ; -0.223     ; 7.455      ;
; 12.311 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[9]                              ; iCLK         ; iCLK        ; 20.000       ; -0.224     ; 7.452      ;
; 12.313 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 7.631      ;
; 12.326 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[13]                             ; iCLK         ; iCLK        ; 20.000       ; -0.223     ; 7.438      ;
; 12.343 ; mem:IMem|ram~43                                                                         ; PCReg:g_PC|s_Q[20]                             ; iCLK         ; iCLK        ; 20.000       ; -0.271     ; 7.373      ;
; 12.370 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[21]                             ; iCLK         ; iCLK        ; 20.000       ; -0.224     ; 7.393      ;
; 12.372 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[7]                              ; iCLK         ; iCLK        ; 20.000       ; -0.224     ; 7.391      ;
; 12.383 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[19]                             ; iCLK         ; iCLK        ; 20.000       ; -0.247     ; 7.357      ;
; 12.400 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[5]                              ; iCLK         ; iCLK        ; 20.000       ; -0.223     ; 7.364      ;
; 12.403 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[0]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 7.541      ;
; 12.404 ; mem:IMem|ram~43                                                                         ; PCReg:g_PC|s_Q[8]                              ; iCLK         ; iCLK        ; 20.000       ; -0.263     ; 7.320      ;
; 12.405 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[11]                             ; iCLK         ; iCLK        ; 20.000       ; -0.223     ; 7.359      ;
; 12.419 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[9]                              ; iCLK         ; iCLK        ; 20.000       ; -0.223     ; 7.345      ;
; 12.433 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.054     ; 7.500      ;
; 12.441 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 7.502      ;
; 12.443 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; PCReg:g_PC|s_Q[29]                             ; iCLK         ; iCLK        ; 20.000       ; -0.197     ; 7.347      ;
; 12.448 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[33]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 7.496      ;
; 12.459 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[0]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 7.485      ;
; 12.472 ; mem:IMem|ram~43                                                                         ; PCReg:g_PC|s_Q[16]                             ; iCLK         ; iCLK        ; 20.000       ; -0.270     ; 7.245      ;
; 12.473 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[22]                             ; iCLK         ; iCLK        ; 20.000       ; -0.223     ; 7.291      ;
; 12.485 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[170]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 7.458      ;
; 12.493 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[34]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 7.450      ;
; 12.504 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[33]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 7.440      ;
; 12.508 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.047     ; 7.432      ;
; 12.531 ; mem:IMem|ram~43                                                                         ; PCReg:g_PC|s_Q[23]                             ; iCLK         ; iCLK        ; 20.000       ; -0.263     ; 7.193      ;
; 12.541 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[170]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 7.402      ;
; 12.542 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[24] ; iCLK         ; iCLK        ; 20.000       ; -0.048     ; 7.397      ;
; 12.549 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[132]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.052     ; 7.386      ;
; 12.549 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[2]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 7.394      ;
; 12.551 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[1]                              ; iCLK         ; iCLK        ; 20.000       ; -0.223     ; 7.213      ;
; 12.551 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[0]                              ; iCLK         ; iCLK        ; 20.000       ; -0.223     ; 7.213      ;
; 12.558 ; mem:IMem|ram~43                                                                         ; PCReg:g_PC|s_Q[31]                             ; iCLK         ; iCLK        ; 20.000       ; -0.262     ; 7.167      ;
; 12.581 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; PCReg:g_PC|s_Q[22]                             ; iCLK         ; iCLK        ; 20.000       ; -0.222     ; 7.184      ;
; 12.593 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[129]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 7.351      ;
; 12.605 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[24]                             ; iCLK         ; iCLK        ; 20.000       ; -0.224     ; 7.158      ;
; 12.606 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[25] ; iCLK         ; iCLK        ; 20.000       ; -0.054     ; 7.327      ;
+--------+-----------------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.104 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[74]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.226      ; 0.434      ;
; 0.138 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[86]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.470      ;
; 0.145 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[75]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_datain_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.226      ; 0.475      ;
; 0.147 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[76]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_datain_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.227      ; 0.478      ;
; 0.148 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[11]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.480      ;
; 0.157 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[95]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.226      ; 0.487      ;
; 0.160 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[5]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_address_reg0                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.488      ;
; 0.162 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[10]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.491      ;
; 0.182 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                          ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.307      ;
; 0.187 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[98]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[136]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[145]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[102]                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[42]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[106]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                          ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.314      ;
; 0.191 ; PCReg:g_PC|s_Q[14]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[46]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.317      ;
; 0.193 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[48]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[80]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; PCReg:g_PC|s_Q[30]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[62]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.320      ;
; 0.195 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[62]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[94]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.322      ;
; 0.196 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[43]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[75]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[42]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[74]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[50]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[82]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.321      ;
; 0.196 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[130]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[34]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[36]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[68]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[134]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[38]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.322      ;
; 0.198 ; PCReg:g_PC|s_Q[28]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[61]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[135]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[39]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[60]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[92]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.326      ;
; 0.200 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[139]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[101]                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.326      ;
; 0.202 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[139]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[43]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.328      ;
; 0.202 ; PCReg:g_PC|s_Q[3]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[35]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.329      ;
; 0.204 ; PCReg:g_PC|s_Q[9]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[41]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.330      ;
; 0.204 ; PCReg:g_PC|s_Q[3]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[36]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.331      ;
; 0.208 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[175]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[104]                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.334      ;
; 0.209 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[175]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[105]                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.335      ;
; 0.210 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe3a[0]                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.335      ;
; 0.215 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe3a[1]                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.340      ;
; 0.216 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[87]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.246      ; 0.566      ;
; 0.231 ; PCReg:g_PC|s_Q[8]                                                                                                           ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.560      ;
; 0.249 ; PCReg:g_PC|s_Q[23]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[55]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.375      ;
; 0.250 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[8]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.223      ; 0.577      ;
; 0.250 ; PCReg:g_PC|s_Q[8]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[40]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.376      ;
; 0.254 ; PCReg:g_PC|s_Q[17]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[49]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.380      ;
; 0.254 ; PCReg:g_PC|s_Q[5]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[37]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.381      ;
; 0.256 ; PCReg:g_PC|s_Q[25]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.382      ;
; 0.256 ; PCReg:g_PC|s_Q[13]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[46]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.382      ;
; 0.258 ; PCReg:g_PC|s_Q[13]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[45]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.384      ;
; 0.258 ; PCReg:g_PC|s_Q[25]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[57]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.384      ;
; 0.260 ; PCReg:g_PC|s_Q[1]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[33]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.386      ;
; 0.260 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[47]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[111]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.387      ;
; 0.260 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[36]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[100]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.387      ;
; 0.261 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[15]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[15]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[37]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[101]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.388      ;
; 0.261 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[32]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[96]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[19]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[19]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[33]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[97]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[45]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[109]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.389      ;
; 0.262 ; PCReg:g_PC|s_Q[4]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[36]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.389      ;
; 0.263 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[12]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[12]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[44]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[108]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[1]                                                                               ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[1]                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.390      ;
; 0.263 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[40]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[72]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; PCReg:g_PC|s_Q[0]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[32]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[35]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[99]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.390      ;
; 0.264 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[46]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[110]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.390      ;
; 0.265 ; PCReg:g_PC|s_Q[2]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[34]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.391      ;
; 0.266 ; PCReg:g_PC|s_Q[15]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[48]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; PCReg:g_PC|s_Q[15]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[47]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[34]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[66]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[41]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[73]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[35]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[67]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[38]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[70]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[39]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[71]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.392      ;
; 0.267 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[45]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[77]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.392      ;
; 0.267 ; PCReg:g_PC|s_Q[15]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[49]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.393      ;
; 0.267 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[92]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.246      ; 0.617      ;
; 0.267 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[53]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[85]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.393      ;
; 0.268 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[49]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[81]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.394      ;
; 0.269 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[33]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[65]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.395      ;
; 0.272 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[51]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[83]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.397      ;
; 0.272 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[136]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[40]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.398      ;
; 0.273 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[3]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.223      ; 0.600      ;
; 0.273 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[46]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[78]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.398      ;
; 0.275 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[4]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.603      ;
; 0.277 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[52]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[84]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.403      ;
; 0.278 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[69]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.246      ; 0.628      ;
; 0.283 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[55]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[87]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.409      ;
; 0.286 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[11]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.618      ;
; 0.287 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[11]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_address_reg0                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.234      ; 0.625      ;
; 0.289 ; PCReg:g_PC|s_Q[9]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[42]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.414      ;
; 0.290 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[2]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.619      ;
; 0.290 ; PCReg:g_PC|s_Q[9]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[43]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.415      ;
; 0.291 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[9]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.226      ; 0.621      ;
; 0.292 ; PCReg:g_PC|s_Q[26]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.418      ;
; 0.294 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[93]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.227      ; 0.625      ;
; 0.294 ; PCReg:g_PC|s_Q[16]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[49]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[35]                                                                                  ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0~porta_datain_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.232      ; 0.630      ;
; 0.295 ; PCReg:g_PC|s_Q[16]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[48]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.421      ;
; 0.297 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[88]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.626      ;
; 0.297 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[71]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.246      ; 0.647      ;
; 0.298 ; PCReg:g_PC|s_Q[30]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[63]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.425      ;
; 0.299 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[5]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.248      ; 0.651      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.477 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; 0.087      ; 1.565      ;
; 18.477 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; 0.087      ; 1.565      ;
; 18.477 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; 0.087      ; 1.565      ;
; 18.477 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; 0.087      ; 1.565      ;
; 18.477 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; 0.087      ; 1.565      ;
; 18.477 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; 0.087      ; 1.565      ;
; 18.477 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; 0.087      ; 1.565      ;
; 18.477 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; 0.087      ; 1.565      ;
; 18.477 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; 0.087      ; 1.565      ;
; 18.477 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; 0.087      ; 1.565      ;
; 18.477 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; 0.087      ; 1.565      ;
; 18.477 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; 0.087      ; 1.565      ;
; 18.477 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; 0.087      ; 1.565      ;
; 18.477 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; 0.087      ; 1.565      ;
; 18.477 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; 0.087      ; 1.565      ;
; 18.477 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; 0.087      ; 1.565      ;
; 18.477 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 20.000       ; 0.087      ; 1.565      ;
; 18.477 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 20.000       ; 0.087      ; 1.565      ;
; 18.477 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 20.000       ; 0.087      ; 1.565      ;
; 18.477 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 20.000       ; 0.087      ; 1.565      ;
; 18.477 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 20.000       ; 0.087      ; 1.565      ;
; 18.477 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 20.000       ; 0.087      ; 1.565      ;
; 18.477 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 20.000       ; 0.087      ; 1.565      ;
; 18.477 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 20.000       ; 0.087      ; 1.565      ;
; 18.477 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 20.000       ; 0.087      ; 1.565      ;
; 18.477 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 20.000       ; 0.087      ; 1.565      ;
; 18.477 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 20.000       ; 0.087      ; 1.565      ;
; 18.477 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 20.000       ; 0.087      ; 1.565      ;
; 18.477 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 20.000       ; 0.087      ; 1.565      ;
; 18.477 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 20.000       ; 0.087      ; 1.565      ;
; 18.477 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 20.000       ; 0.087      ; 1.565      ;
; 18.477 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 20.000       ; 0.087      ; 1.565      ;
; 18.477 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 20.000       ; 0.087      ; 1.565      ;
; 18.477 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 20.000       ; 0.087      ; 1.565      ;
; 18.477 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 20.000       ; 0.087      ; 1.565      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.117 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.209      ; 1.416      ;
; 1.117 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.209      ; 1.416      ;
; 1.117 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.209      ; 1.416      ;
; 1.117 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.209      ; 1.416      ;
; 1.117 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.209      ; 1.416      ;
; 1.117 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.209      ; 1.416      ;
; 1.117 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.209      ; 1.416      ;
; 1.117 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.209      ; 1.416      ;
; 1.117 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.209      ; 1.416      ;
; 1.117 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.209      ; 1.416      ;
; 1.117 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.209      ; 1.416      ;
; 1.117 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.209      ; 1.416      ;
; 1.117 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.209      ; 1.416      ;
; 1.117 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.209      ; 1.416      ;
; 1.117 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.209      ; 1.416      ;
; 1.117 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.209      ; 1.416      ;
; 1.117 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; 0.209      ; 1.416      ;
; 1.117 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; 0.209      ; 1.416      ;
; 1.117 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; 0.209      ; 1.416      ;
; 1.117 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; 0.209      ; 1.416      ;
; 1.117 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; 0.209      ; 1.416      ;
; 1.117 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; 0.209      ; 1.416      ;
; 1.117 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; 0.209      ; 1.416      ;
; 1.117 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; 0.209      ; 1.416      ;
; 1.117 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; 0.209      ; 1.416      ;
; 1.117 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; 0.209      ; 1.416      ;
; 1.117 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; 0.209      ; 1.416      ;
; 1.117 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; 0.209      ; 1.416      ;
; 1.117 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; 0.209      ; 1.416      ;
; 1.117 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; 0.209      ; 1.416      ;
; 1.117 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; 0.209      ; 1.416      ;
; 1.117 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; 0.209      ; 1.416      ;
; 1.117 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; 0.209      ; 1.416      ;
; 1.117 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 0.000        ; 0.209      ; 1.416      ;
; 1.117 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 0.000        ; 0.209      ; 1.416      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 38.070 ns




+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 2.825 ; 0.104 ; 17.050   ; 1.117   ; 9.374               ;
;  iCLK            ; 2.825 ; 0.104 ; 17.050   ; 1.117   ; 9.374               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  iCLK            ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; oALUOut[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[20]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[21]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[22]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[23]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[24]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[25]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[26]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[27]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[28]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[29]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[30]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[31]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; iInstAddr[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[16]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[17]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[18]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[19]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[20]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[21]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[22]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[23]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[24]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[25]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[26]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[27]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[28]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[29]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[30]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[31]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iCLK                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iRST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstLd                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[17]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[16]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[20]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[18]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[19]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[22]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[21]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[25]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[23]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[24]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[27]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[30]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[31]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[29]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[26]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[28]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 404089   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 404089   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 35       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 35       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 44    ; 44   ;
; Unconstrained Input Port Paths  ; 1392  ; 1392 ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 32    ; 32   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------+
; Clock Status Summary                                        ;
+------------------------------+-------+------+---------------+
; Target                       ; Clock ; Type ; Status        ;
+------------------------------+-------+------+---------------+
; controlUnit:control|ALUOP[0] ;       ; Base ; Unconstrained ;
; iCLK                         ; iCLK  ; Base ; Constrained   ;
+------------------------------+-------+------+---------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Fri Dec 10 10:48:52 2021
Info: Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): The Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'toolflow.sdc'
Warning (332060): Node: controlUnit:control|ALUOP[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ALUcontrol:ALUcont|ALUcontrolOut[1] is being clocked by controlUnit:control|ALUOP[0]
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.825
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.825               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.294
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.294               0.000 iCLK 
Info (332146): Worst-case recovery slack is 17.050
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.050               0.000 iCLK 
Info (332146): Worst-case removal slack is 2.281
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.281               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.600
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.600               0.000 iCLK 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 36.258 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.825
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.825 
    Info (332115): ===================================================================
    Info (332115): From Node    : mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg
    Info (332115): To Node      : PCReg:g_PC|s_Q[27]
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.453      3.453  R        clock network delay
    Info (332115):      3.716      0.263     uTco  mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg
    Info (332115):      6.565      2.849 RF  CELL  IMem|ram_rtl_0|auto_generated|ram_block1a15|portadataout[8]
    Info (332115):      7.582      1.017 FF    IC  RegFile|Mux1|Mux1~0|datad
    Info (332115):      7.707      0.125 FF  CELL  RegFile|Mux1|Mux1~0|combout
    Info (332115):      8.036      0.329 FF    IC  RegFile|Mux1|Mux1~1|datab
    Info (332115):      8.459      0.423 FR  CELL  RegFile|Mux1|Mux1~1|combout
    Info (332115):      8.663      0.204 RR    IC  RegFile|Mux1|Mux1~2|datad
    Info (332115):      8.818      0.155 RR  CELL  RegFile|Mux1|Mux1~2|combout
    Info (332115):     11.873      3.055 RR    IC  RegFile|Mux1|Mux15~8|datab
    Info (332115):     12.275      0.402 RR  CELL  RegFile|Mux1|Mux15~8|combout
    Info (332115):     13.503      1.228 RR    IC  RegFile|Mux1|Mux15~19|datac
    Info (332115):     13.773      0.270 RF  CELL  RegFile|Mux1|Mux15~19|combout
    Info (332115):     14.054      0.281 FF    IC  g_andg2|o_F~10|datab
    Info (332115):     14.479      0.425 FF  CELL  g_andg2|o_F~10|combout
    Info (332115):     15.268      0.789 FF    IC  g_andg2|o_F~14|datab
    Info (332115):     15.618      0.350 FF  CELL  g_andg2|o_F~14|combout
    Info (332115):     15.887      0.269 FF    IC  g_andg2|o_F~19|datab
    Info (332115):     16.237      0.350 FF  CELL  g_andg2|o_F~19|combout
    Info (332115):     16.469      0.232 FF    IC  g_andg2|o_F|datac
    Info (332115):     16.750      0.281 FF  CELL  g_andg2|o_F|combout
    Info (332115):     17.023      0.273 FF    IC  g_PC|s_Q[26]~1|datad
    Info (332115):     17.148      0.125 FF  CELL  g_PC|s_Q[26]~1|combout
    Info (332115):     18.037      0.889 FF    IC  JrMux|\G_NBit_MUX:27:MUXI|g_OrGate|o_F~0|datac
    Info (332115):     18.318      0.281 FF  CELL  JrMux|\G_NBit_MUX:27:MUXI|g_OrGate|o_F~0|combout
    Info (332115):     18.548      0.230 FF    IC  JrMux|\G_NBit_MUX:27:MUXI|g_OrGate|o_F~1|datad
    Info (332115):     18.698      0.150 FR  CELL  JrMux|\G_NBit_MUX:27:MUXI|g_OrGate|o_F~1|combout
    Info (332115):     19.407      0.709 RR    IC  JrMux|\G_NBit_MUX:27:MUXI|g_OrGate|o_F~2|datad
    Info (332115):     19.546      0.139 RF  CELL  JrMux|\G_NBit_MUX:27:MUXI|g_OrGate|o_F~2|combout
    Info (332115):     19.782      0.236 FF    IC  g_PC|s_Q[27]|asdata
    Info (332115):     20.183      0.401 FF  CELL  PCReg:g_PC|s_Q[27]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.978      2.978  R        clock network delay
    Info (332115):     23.010      0.032           clock pessimism removed
    Info (332115):     22.990     -0.020           clock uncertainty
    Info (332115):     23.008      0.018     uTsu  PCReg:g_PC|s_Q[27]
    Info (332115): 
    Info (332115): Data Arrival Time  :    20.183
    Info (332115): Data Required Time :    23.008
    Info (332115): Slack              :     2.825 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.294
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.294 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[74]
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.997      2.997  R        clock network delay
    Info (332115):      3.229      0.232     uTco  Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[74]
    Info (332115):      3.229      0.000 RR  CELL  g_Reg_EXMEM|REG|s_Q[74]|q
    Info (332115):      3.880      0.651 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a8|portadatain[2]
    Info (332115):      3.952      0.072 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.468      3.468  R        clock network delay
    Info (332115):      3.436     -0.032           clock pessimism removed
    Info (332115):      3.436      0.000           clock uncertainty
    Info (332115):      3.658      0.222      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.952
    Info (332115): Data Required Time :     3.658
    Info (332115): Slack              :     0.294 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.050
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.050 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6
    Info (332115): To Node      : Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.110      3.110  R        clock network delay
    Info (332115):      3.342      0.232     uTco  Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6
    Info (332115):      3.342      0.000 RR  CELL  g_RegIDEX|REG|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      4.897      1.555 RR    IC  g_RegIDEX|REG|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      6.177      1.280 RF  CELL  Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.297      3.297  R        clock network delay
    Info (332115):     23.305      0.008           clock pessimism removed
    Info (332115):     23.285     -0.020           clock uncertainty
    Info (332115):     23.227     -0.058     uTsu  Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.177
    Info (332115): Data Required Time :    23.227
    Info (332115): Slack              :    17.050 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.281
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 2.281 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6
    Info (332115): To Node      : Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.997      2.997  R        clock network delay
    Info (332115):      3.229      0.232     uTco  Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6
    Info (332115):      3.229      0.000 FF  CELL  g_RegIDEX|REG|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      4.697      1.468 FF    IC  g_RegIDEX|REG|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      5.863      1.166 FR  CELL  Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.404      3.404  R        clock network delay
    Info (332115):      3.396     -0.008           clock pessimism removed
    Info (332115):      3.396      0.000           clock uncertainty
    Info (332115):      3.582      0.186      uTh  Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.863
    Info (332115): Data Required Time :     3.582
    Info (332115): Slack              :     2.281 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: controlUnit:control|ALUOP[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ALUcontrol:ALUcont|ALUcontrolOut[1] is being clocked by controlUnit:control|ALUOP[0]
Info (332146): Worst-case setup slack is 4.334
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.334               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.296
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.296               0.000 iCLK 
Info (332146): Worst-case recovery slack is 17.275
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.275               0.000 iCLK 
Info (332146): Worst-case removal slack is 2.061
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.061               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.559
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.559               0.000 iCLK 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 36.533 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.334
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.334 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]
    Info (332115): To Node      : Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31]
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.816      2.816  R        clock network delay
    Info (332115):      3.029      0.213     uTco  Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]
    Info (332115):      3.029      0.000 FF  CELL  g_RegIDEX|REG|s_Q[128]|q
    Info (332115):      3.545      0.516 FF    IC  ALUmux|\G_NBit_MUX:0:MUXI|g_OrGate|o_F~0|datab
    Info (332115):      3.894      0.349 FF  CELL  ALUmux|\G_NBit_MUX:0:MUXI|g_OrGate|o_F~0|combout
    Info (332115):      4.165      0.271 FF    IC  MainALU|AdderSubtractor|ADD|ADD1|or0|o_F~0|dataa
    Info (332115):      4.534      0.369 FR  CELL  MainALU|AdderSubtractor|ADD|ADD1|or0|o_F~0|combout
    Info (332115):      4.773      0.239 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:1:ADD|or0|o_F~0|datab
    Info (332115):      5.142      0.369 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:1:ADD|or0|o_F~0|combout
    Info (332115):      5.348      0.206 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:2:ADD|or0|o_F~0|datac
    Info (332115):      5.613      0.265 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:2:ADD|or0|o_F~0|combout
    Info (332115):      5.994      0.381 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:3:ADD|or0|o_F~0|datad
    Info (332115):      6.138      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:3:ADD|or0|o_F~0|combout
    Info (332115):      6.349      0.211 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:4:ADD|or0|o_F~0|datad
    Info (332115):      6.493      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:4:ADD|or0|o_F~0|combout
    Info (332115):      6.705      0.212 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:5:ADD|or0|o_F~0|datad
    Info (332115):      6.849      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:5:ADD|or0|o_F~0|combout
    Info (332115):      7.057      0.208 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:6:ADD|or0|o_F~0|datad
    Info (332115):      7.201      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:6:ADD|or0|o_F~0|combout
    Info (332115):      7.557      0.356 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:7:ADD|or0|o_F~0|datad
    Info (332115):      7.701      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:7:ADD|or0|o_F~0|combout
    Info (332115):      7.911      0.210 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:8:ADD|or0|o_F~0|datad
    Info (332115):      8.055      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:8:ADD|or0|o_F~0|combout
    Info (332115):      8.265      0.210 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:9:ADD|or0|o_F~0|datad
    Info (332115):      8.409      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:9:ADD|or0|o_F~0|combout
    Info (332115):      8.618      0.209 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:10:ADD|or0|o_F~0|datad
    Info (332115):      8.762      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:10:ADD|or0|o_F~0|combout
    Info (332115):      8.971      0.209 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:11:ADD|or0|o_F~0|datad
    Info (332115):      9.115      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:11:ADD|or0|o_F~0|combout
    Info (332115):      9.321      0.206 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:12:ADD|or0|o_F~0|datac
    Info (332115):      9.586      0.265 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:12:ADD|or0|o_F~0|combout
    Info (332115):      9.796      0.210 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:13:ADD|or0|o_F~0|datad
    Info (332115):      9.940      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:13:ADD|or0|o_F~0|combout
    Info (332115):     10.149      0.209 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:14:ADD|or0|o_F~0|datad
    Info (332115):     10.293      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:14:ADD|or0|o_F~0|combout
    Info (332115):     10.685      0.392 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:15:ADD|or0|o_F~0|datad
    Info (332115):     10.829      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:15:ADD|or0|o_F~0|combout
    Info (332115):     11.025      0.196 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:16:ADD|or0|o_F~0|datad
    Info (332115):     11.169      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:16:ADD|or0|o_F~0|combout
    Info (332115):     11.362      0.193 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:17:ADD|or0|o_F~0|datad
    Info (332115):     11.506      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:17:ADD|or0|o_F~0|combout
    Info (332115):     11.699      0.193 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:18:ADD|or0|o_F~0|datad
    Info (332115):     11.843      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:18:ADD|or0|o_F~0|combout
    Info (332115):     12.216      0.373 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:19:ADD|or0|o_F~0|datad
    Info (332115):     12.360      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:19:ADD|or0|o_F~0|combout
    Info (332115):     12.572      0.212 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:20:ADD|or0|o_F~0|datad
    Info (332115):     12.716      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:20:ADD|or0|o_F~0|combout
    Info (332115):     12.926      0.210 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:21:ADD|or0|o_F~0|datad
    Info (332115):     13.070      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:21:ADD|or0|o_F~0|combout
    Info (332115):     13.277      0.207 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:22:ADD|or0|o_F~0|datac
    Info (332115):     13.542      0.265 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:22:ADD|or0|o_F~0|combout
    Info (332115):     13.750      0.208 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:23:ADD|or0|o_F~0|datad
    Info (332115):     13.894      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:23:ADD|or0|o_F~0|combout
    Info (332115):     14.104      0.210 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:24:ADD|or0|o_F~0|datad
    Info (332115):     14.248      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:24:ADD|or0|o_F~0|combout
    Info (332115):     14.457      0.209 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:25:ADD|or0|o_F~0|datad
    Info (332115):     14.601      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:25:ADD|or0|o_F~0|combout
    Info (332115):     14.807      0.206 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:26:ADD|or0|o_F~0|datac
    Info (332115):     15.072      0.265 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:26:ADD|or0|o_F~0|combout
    Info (332115):     15.281      0.209 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:27:ADD|or0|o_F~0|datad
    Info (332115):     15.425      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:27:ADD|or0|o_F~0|combout
    Info (332115):     15.635      0.210 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:28:ADD|or0|o_F~0|datad
    Info (332115):     15.779      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:28:ADD|or0|o_F~0|combout
    Info (332115):     16.482      0.703 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:29:ADD|or0|o_F~0|datad
    Info (332115):     16.626      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:29:ADD|or0|o_F~0|combout
    Info (332115):     16.836      0.210 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:30:ADD|or0|o_F~0|datad
    Info (332115):     16.980      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:30:ADD|or0|o_F~0|combout
    Info (332115):     17.175      0.195 RR    IC  MainALU|mux_control|Mux0~1|datad
    Info (332115):     17.319      0.144 RR  CELL  MainALU|mux_control|Mux0~1|combout
    Info (332115):     17.508      0.189 RR    IC  MainALU|mux_control|Mux0~2|datad
    Info (332115):     17.652      0.144 RR  CELL  MainALU|mux_control|Mux0~2|combout
    Info (332115):     17.842      0.190 RR    IC  MainALU|mux_control|Mux0~3|datad
    Info (332115):     17.986      0.144 RR  CELL  MainALU|mux_control|Mux0~3|combout
    Info (332115):     18.173      0.187 RR    IC  MainALU|mux_control|Mux0~4|datad
    Info (332115):     18.317      0.144 RR  CELL  MainALU|mux_control|Mux0~4|combout
    Info (332115):     18.317      0.000 RR    IC  g_Reg_EXMEM|REG|s_Q[31]|d
    Info (332115):     18.397      0.080 RR  CELL  Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.725      2.725  R        clock network delay
    Info (332115):     22.732      0.007           clock pessimism removed
    Info (332115):     22.712     -0.020           clock uncertainty
    Info (332115):     22.731      0.019     uTsu  Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31]
    Info (332115): 
    Info (332115): Data Arrival Time  :    18.397
    Info (332115): Data Required Time :    22.731
    Info (332115): Slack              :     4.334 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.296
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.296 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[74]
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.726      2.726  R        clock network delay
    Info (332115):      2.939      0.213     uTco  Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[74]
    Info (332115):      2.939      0.000 FF  CELL  g_Reg_EXMEM|REG|s_Q[74]|q
    Info (332115):      3.536      0.597 FF    IC  DMem|ram_rtl_0|auto_generated|ram_block1a8|portadatain[2]
    Info (332115):      3.615      0.079 FF  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.146      3.146  R        clock network delay
    Info (332115):      3.118     -0.028           clock pessimism removed
    Info (332115):      3.118      0.000           clock uncertainty
    Info (332115):      3.319      0.201      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.615
    Info (332115): Data Required Time :     3.319
    Info (332115): Slack              :     0.296 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.275
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.275 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6
    Info (332115): To Node      : Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.827      2.827  R        clock network delay
    Info (332115):      3.040      0.213     uTco  Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6
    Info (332115):      3.040      0.000 RR  CELL  g_RegIDEX|REG|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      4.500      1.460 RR    IC  g_RegIDEX|REG|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      5.648      1.148 RF  CELL  Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.985      2.985  R        clock network delay
    Info (332115):     22.992      0.007           clock pessimism removed
    Info (332115):     22.972     -0.020           clock uncertainty
    Info (332115):     22.923     -0.049     uTsu  Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.648
    Info (332115): Data Required Time :    22.923
    Info (332115): Slack              :    17.275 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.061
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 2.061 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6
    Info (332115): To Node      : Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.725      2.725  R        clock network delay
    Info (332115):      2.938      0.213     uTco  Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6
    Info (332115):      2.938      0.000 FF  CELL  g_RegIDEX|REG|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      4.259      1.321 FF    IC  g_RegIDEX|REG|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      5.308      1.049 FR  CELL  Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.086      3.086  R        clock network delay
    Info (332115):      3.079     -0.007           clock pessimism removed
    Info (332115):      3.079      0.000           clock uncertainty
    Info (332115):      3.247      0.168      uTh  Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.308
    Info (332115): Data Required Time :     3.247
    Info (332115): Slack              :     2.061 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: controlUnit:control|ALUOP[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ALUcontrol:ALUcont|ALUcontrolOut[1] is being clocked by controlUnit:control|ALUOP[0]
Info (332146): Worst-case setup slack is 11.568
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.568               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.104
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.104               0.000 iCLK 
Info (332146): Worst-case recovery slack is 18.477
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.477               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.117
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.117               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.374
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.374               0.000 iCLK 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 38.070 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.568
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 11.568 
    Info (332115): ===================================================================
    Info (332115): From Node    : mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg
    Info (332115): To Node      : PCReg:g_PC|s_Q[27]
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.849      1.849  R        clock network delay
    Info (332115):      1.977      0.128     uTco  mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg
    Info (332115):      3.111      1.134 RF  CELL  IMem|ram_rtl_0|auto_generated|ram_block1a15|portadataout[6]
    Info (332115):      3.570      0.459 FF    IC  JrMuxInputReg|\G_NBit_MUX:0:MUXI|g_OrGate|o_F|datac
    Info (332115):      3.703      0.133 FF  CELL  JrMuxInputReg|\G_NBit_MUX:0:MUXI|g_OrGate|o_F|combout
    Info (332115):      4.369      0.666 FF    IC  RegFile|Mux1|Mux11~2|datad
    Info (332115):      4.432      0.063 FF  CELL  RegFile|Mux1|Mux11~2|combout
    Info (332115):      4.843      0.411 FF    IC  RegFile|Mux1|Mux11~3|dataa
    Info (332115):      5.047      0.204 FF  CELL  RegFile|Mux1|Mux11~3|combout
    Info (332115):      5.255      0.208 FF    IC  RegFile|Mux1|Mux11~4|datab
    Info (332115):      5.431      0.176 FF  CELL  RegFile|Mux1|Mux11~4|combout
    Info (332115):      5.947      0.516 FF    IC  RegFile|Mux1|Mux11~5|datab
    Info (332115):      6.154      0.207 FF  CELL  RegFile|Mux1|Mux11~5|combout
    Info (332115):      6.261      0.107 FF    IC  RegFile|Mux1|Mux11~8|datad
    Info (332115):      6.324      0.063 FF  CELL  RegFile|Mux1|Mux11~8|combout
    Info (332115):      6.929      0.605 FF    IC  RegFile|Mux1|Mux11~19|datac
    Info (332115):      7.062      0.133 FF  CELL  RegFile|Mux1|Mux11~19|combout
    Info (332115):      7.177      0.115 FF    IC  g_andg2|o_F~12|datad
    Info (332115):      7.240      0.063 FF  CELL  g_andg2|o_F~12|combout
    Info (332115):      7.637      0.397 FF    IC  g_andg2|o_F~14|datac
    Info (332115):      7.770      0.133 FF  CELL  g_andg2|o_F~14|combout
    Info (332115):      7.901      0.131 FF    IC  g_andg2|o_F~19|datab
    Info (332115):      8.075      0.174 FF  CELL  g_andg2|o_F~19|combout
    Info (332115):      8.185      0.110 FF    IC  g_andg2|o_F|datac
    Info (332115):      8.318      0.133 FF  CELL  g_andg2|o_F|combout
    Info (332115):      8.449      0.131 FF    IC  g_PC|s_Q[26]~1|datad
    Info (332115):      8.512      0.063 FF  CELL  g_PC|s_Q[26]~1|combout
    Info (332115):      9.001      0.489 FF    IC  JrMux|\G_NBit_MUX:27:MUXI|g_OrGate|o_F~0|datac
    Info (332115):      9.134      0.133 FF  CELL  JrMux|\G_NBit_MUX:27:MUXI|g_OrGate|o_F~0|combout
    Info (332115):      9.245      0.111 FF    IC  JrMux|\G_NBit_MUX:27:MUXI|g_OrGate|o_F~1|datad
    Info (332115):      9.308      0.063 FF  CELL  JrMux|\G_NBit_MUX:27:MUXI|g_OrGate|o_F~1|combout
    Info (332115):      9.690      0.382 FF    IC  JrMux|\G_NBit_MUX:27:MUXI|g_OrGate|o_F~2|datad
    Info (332115):      9.753      0.063 FF  CELL  JrMux|\G_NBit_MUX:27:MUXI|g_OrGate|o_F~2|combout
    Info (332115):      9.865      0.112 FF    IC  g_PC|s_Q[27]|asdata
    Info (332115):     10.040      0.175 FF  CELL  PCReg:g_PC|s_Q[27]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.601      1.601  R        clock network delay
    Info (332115):     21.621      0.020           clock pessimism removed
    Info (332115):     21.601     -0.020           clock uncertainty
    Info (332115):     21.608      0.007     uTsu  PCReg:g_PC|s_Q[27]
    Info (332115): 
    Info (332115): Data Arrival Time  :    10.040
    Info (332115): Data Required Time :    21.608
    Info (332115): Slack              :    11.568 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.104
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.104 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[74]
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.611      1.611  R        clock network delay
    Info (332115):      1.716      0.105     uTco  Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[74]
    Info (332115):      1.716      0.000 RR  CELL  g_Reg_EXMEM|REG|s_Q[74]|q
    Info (332115):      2.009      0.293 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a8|portadatain[2]
    Info (332115):      2.045      0.036 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.857      1.857  R        clock network delay
    Info (332115):      1.837     -0.020           clock pessimism removed
    Info (332115):      1.837      0.000           clock uncertainty
    Info (332115):      1.941      0.104      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.045
    Info (332115): Data Required Time :     1.941
    Info (332115): Slack              :     0.104 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.477
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 18.477 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6
    Info (332115): To Node      : Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.672      1.672  R        clock network delay
    Info (332115):      1.777      0.105     uTco  Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6
    Info (332115):      1.777      0.000 FF  CELL  g_RegIDEX|REG|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      2.626      0.849 FF    IC  g_RegIDEX|REG|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      3.237      0.611 FR  CELL  Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.754      1.754  R        clock network delay
    Info (332115):     21.759      0.005           clock pessimism removed
    Info (332115):     21.739     -0.020           clock uncertainty
    Info (332115):     21.714     -0.025     uTsu  Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.237
    Info (332115): Data Required Time :    21.714
    Info (332115): Slack              :    18.477 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.117
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.117 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6
    Info (332115): To Node      : Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.609      1.609  R        clock network delay
    Info (332115):      1.714      0.105     uTco  Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|dffe6
    Info (332115):      1.714      0.000 RR  CELL  g_RegIDEX|REG|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      2.445      0.731 RR    IC  g_RegIDEX|REG|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      3.025      0.580 RF  CELL  Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.823      1.823  R        clock network delay
    Info (332115):      1.818     -0.005           clock pessimism removed
    Info (332115):      1.818      0.000           clock uncertainty
    Info (332115):      1.908      0.090      uTh  Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_fkm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.025
    Info (332115): Data Required Time :     1.908
    Info (332115): Slack              :     1.117 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 747 megabytes
    Info: Processing ended: Fri Dec 10 10:49:01 2021
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:09


