Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/FPGA/CounterTop/Test_isim_beh.exe -prj C:/FPGA/CounterTop/Test_beh.prj work.Test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/FPGA/CounterTop/../ClockDivision/ClkDiv.v" into library work
Analyzing Verilog file "C:/FPGA/CounterTop/../Dem_len_4bit/Dem_len_4bit.v" into library work
Analyzing Verilog file "C:/FPGA/CounterTop/../ClockDivision/ClockDivision.v" into library work
Analyzing Verilog file "C:/FPGA/CounterTop/CounterTop.v" into library work
Analyzing Verilog file "C:/FPGA/CounterTop/Test.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module ClkDiv
Compiling module ClockDivision
Compiling module Dem_len_4bit
Compiling module CounterTop
Compiling module Test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable C:/FPGA/CounterTop/Test_isim_beh.exe
Fuse Memory Usage: 27940 KB
Fuse CPU Usage: 264 ms
