DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
itemName "ALL"
)
]
instances [
(Instance
name "vm_i"
duLibraryName "idx_fpga_lib"
duName "vm"
elements [
(GiElement
name "BASE_ADDR"
type "unsigned(15 DOWNTO 0)"
value "X\"0360\""
)
]
mwi 0
uid 43,0
)
(Instance
name "tester"
duLibraryName "idx_fpga_lib"
duName "vm_tester"
elements [
]
mwi 0
uid 117,0
)
(Instance
name "vm_i2c_d0"
duLibraryName "idx_fpga_lib"
duName "i2c_slave"
elements [
(GiElement
name "I2C_ADDR"
type "std_logic_vector(6 DOWNTO 0)"
value "\"1101000\""
)
]
mwi 0
uid 371,0
)
(Instance
name "vm_i2c_d2"
duLibraryName "idx_fpga_lib"
duName "i2c_slave"
elements [
(GiElement
name "I2C_ADDR"
type "std_logic_vector(6 DOWNTO 0)"
value "\"1101001\""
)
]
mwi 0
uid 381,0
)
]
libraryRefs [
"ieee"
]
)
version "29.1"
appVersion "2009.2 (Build 10)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\bench_vm\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\bench_vm\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\bench_vm"
)
(vvPair
variable "d_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\bench_vm"
)
(vvPair
variable "date"
value "04/20/2011"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "20"
)
(vvPair
variable "entity_name"
value "bench_vm"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-NBX200T"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "idx_fpga_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/idx_fpga_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/idx_fpga_lib/work"
)
(vvPair
variable "mm"
value "04"
)
(vvPair
variable "module_name"
value "bench_vm"
)
(vvPair
variable "month"
value "Apr"
)
(vvPair
variable "month_long"
value "April"
)
(vvPair
variable "p"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\bench_vm\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\bench_vm\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "idx_fpga"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech_6.6b\\win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "07:45:13"
)
(vvPair
variable "unit"
value "bench_vm"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2009.2 (Build 10)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 250,0
optionalChildren [
*1 (SaComponent
uid 43,0
optionalChildren [
*2 (CptPort
uid 11,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,15625,18000,16375"
)
tg (CPTG
uid 13,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14,0
va (VaSet
font "arial,8,0"
)
xt "19000,15500,21600,16500"
st "ExpRd"
blo "19000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpRd"
t "std_ulogic"
o 2
suid 1,0
)
)
)
*3 (CptPort
uid 15,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,14625,18000,15375"
)
tg (CPTG
uid 17,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18,0
va (VaSet
font "arial,8,0"
)
xt "19000,14500,24000,15500"
st "Addr : (15:0)"
blo "19000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 2,0
)
)
)
*4 (CptPort
uid 19,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,19625,18000,20375"
)
tg (CPTG
uid 21,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22,0
va (VaSet
font "arial,8,0"
)
xt "19000,19500,20300,20500"
st "rst"
blo "19000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 4
suid 3,0
)
)
)
*5 (CptPort
uid 23,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,18625,18000,19375"
)
tg (CPTG
uid 25,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26,0
va (VaSet
font "arial,8,0"
)
xt "19000,18500,21000,19500"
st "F8M"
blo "19000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 3
suid 4,0
)
)
)
*6 (CptPort
uid 27,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,16625,18000,17375"
)
tg (CPTG
uid 29,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30,0
va (VaSet
font "arial,8,0"
)
xt "19000,16500,24300,17500"
st "rData : (15:0)"
blo "19000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 5,0
)
)
)
*7 (CptPort
uid 31,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,17625,18000,18375"
)
tg (CPTG
uid 33,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34,0
va (VaSet
font "arial,8,0"
)
xt "19000,17500,21800,18500"
st "ExpAck"
blo "19000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ExpAck"
t "std_ulogic"
o 5
suid 6,0
)
)
)
*8 (CptPort
uid 35,0
ps "OnEdgeStrategy"
shape (Diamond
uid 36,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27000,15625,27750,16375"
)
tg (CPTG
uid 37,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 38,0
va (VaSet
font "arial,8,0"
)
xt "24100,15500,26000,16500"
st "SCL"
ju 2
blo "26000,16300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "SCL"
t "std_logic"
o 7
suid 7,0
)
)
)
*9 (CptPort
uid 39,0
ps "OnEdgeStrategy"
shape (Diamond
uid 40,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27000,16625,27750,17375"
)
tg (CPTG
uid 41,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42,0
va (VaSet
font "arial,8,0"
)
xt "24000,16500,26000,17500"
st "SDA"
ju 2
blo "26000,17300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "SDA"
t "std_logic"
o 8
suid 8,0
)
)
)
]
shape (Rectangle
uid 44,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "18000,13000,27000,22000"
)
oxt "15000,6000,33000,26000"
ttg (MlTextGroup
uid 45,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*10 (Text
uid 46,0
va (VaSet
font "arial,8,1"
)
xt "19200,22000,24500,23000"
st "idx_fpga_lib"
blo "19200,22800"
tm "BdLibraryNameMgr"
)
*11 (Text
uid 47,0
va (VaSet
font "arial,8,1"
)
xt "19200,23000,20800,24000"
st "vm"
blo "19200,23800"
tm "CptNameMgr"
)
*12 (Text
uid 48,0
va (VaSet
font "arial,8,1"
)
xt "19200,24000,21400,25000"
st "vm_i"
blo "19200,24800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 49,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 50,0
text (MLText
uid 51,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,32200,35000,33000"
st "BASE_ADDR = X\"0360\"    ( unsigned(15 DOWNTO 0) )  "
)
header ""
)
elements [
(GiElement
name "BASE_ADDR"
type "unsigned(15 DOWNTO 0)"
value "X\"0360\""
)
]
)
viewicon (ZoomableIcon
uid 52,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "18250,20250,19750,21750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archType 1
archFileType "UNKNOWN"
)
*13 (Net
uid 53,0
decl (Decl
n "rData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 1,0
)
declText (MLText
uid 54,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7800,46500,8600"
st "SIGNAL rData  : std_logic_vector(15 DOWNTO 0)"
)
)
*14 (Net
uid 61,0
decl (Decl
n "ExpAck"
t "std_ulogic"
o 2
suid 2,0
)
declText (MLText
uid 62,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3800,36500,4600"
st "SIGNAL ExpAck : std_ulogic"
)
)
*15 (Net
uid 69,0
decl (Decl
n "SCL"
t "std_logic"
o 3
suid 3,0
)
declText (MLText
uid 70,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6200,36000,7000"
st "SIGNAL SCL    : std_logic"
)
)
*16 (Net
uid 77,0
decl (Decl
n "SDA"
t "std_logic"
o 4
suid 4,0
)
declText (MLText
uid 78,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7000,36000,7800"
st "SIGNAL SDA    : std_logic"
)
)
*17 (Net
uid 85,0
decl (Decl
n "ExpRd"
t "std_ulogic"
o 5
suid 5,0
)
declText (MLText
uid 86,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4600,36500,5400"
st "SIGNAL ExpRd  : std_ulogic"
)
)
*18 (Net
uid 93,0
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 6,0
)
declText (MLText
uid 94,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3000,46500,3800"
st "SIGNAL Addr   : std_logic_vector(15 DOWNTO 0)"
)
)
*19 (Net
uid 101,0
decl (Decl
n "rst"
t "std_ulogic"
o 7
suid 7,0
)
declText (MLText
uid 102,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8600,36500,9400"
st "SIGNAL rst    : std_ulogic"
)
)
*20 (Net
uid 109,0
decl (Decl
n "F8M"
t "std_ulogic"
o 8
suid 8,0
)
declText (MLText
uid 110,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5400,36500,6200"
st "SIGNAL F8M    : std_ulogic"
)
)
*21 (Blk
uid 117,0
shape (Rectangle
uid 118,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "-2000,14000,8000,24000"
)
oxt "53000,12000,71000,32000"
ttg (MlTextGroup
uid 119,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*22 (Text
uid 120,0
va (VaSet
font "arial,8,1"
)
xt "350,15500,5650,16500"
st "idx_fpga_lib"
blo "350,16300"
tm "BdLibraryNameMgr"
)
*23 (Text
uid 121,0
va (VaSet
font "arial,8,1"
)
xt "350,16500,4450,17500"
st "vm_tester"
blo "350,17300"
tm "BlkNameMgr"
)
*24 (Text
uid 122,0
va (VaSet
font "arial,8,1"
)
xt "350,17500,2850,18500"
st "tester"
blo "350,18300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 123,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 124,0
text (MLText
uid 125,0
va (VaSet
font "Courier New,8,0"
)
xt "4350,32500,4350,32500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 126,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-1750,22250,-250,23750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
blkPorts [
"ExpAck"
"rData"
"Addr"
"ExpRd"
"F8M"
"rst"
"SCL"
"SDA"
]
)
*25 (Grouping
uid 191,0
optionalChildren [
*26 (CommentText
uid 193,0
shape (Rectangle
uid 194,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,50000,43000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 195,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "26200,50000,34800,51000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*27 (CommentText
uid 196,0
shape (Rectangle
uid 197,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "43000,46000,47000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 198,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "43200,46000,46200,47000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*28 (CommentText
uid 199,0
shape (Rectangle
uid 200,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,48000,43000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 201,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "26200,48000,36200,49000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*29 (CommentText
uid 202,0
shape (Rectangle
uid 203,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "22000,48000,26000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 204,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "22200,48000,24300,49000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*30 (CommentText
uid 205,0
shape (Rectangle
uid 206,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "43000,47000,63000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 207,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "43200,47200,52400,48200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*31 (CommentText
uid 208,0
shape (Rectangle
uid 209,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "47000,46000,63000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 210,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "47200,46000,50400,47000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*32 (CommentText
uid 211,0
shape (Rectangle
uid 212,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "22000,46000,43000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 213,0
va (VaSet
fg "32768,0,0"
)
xt "29150,46500,35850,47500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*33 (CommentText
uid 214,0
shape (Rectangle
uid 215,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "22000,49000,26000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 216,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "22200,49000,24300,50000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*34 (CommentText
uid 217,0
shape (Rectangle
uid 218,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "22000,50000,26000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 219,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "22200,50000,24900,51000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*35 (CommentText
uid 220,0
shape (Rectangle
uid 221,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,49000,43000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 222,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "26200,49000,37000,50000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 192,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "22000,46000,63000,51000"
)
oxt "14000,66000,55000,71000"
)
*36 (SaComponent
uid 371,0
optionalChildren [
*37 (CptPort
uid 355,0
ps "OnEdgeStrategy"
shape (Triangle
uid 356,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,17625,35000,18375"
)
tg (CPTG
uid 357,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 358,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "36000,17500,37300,18500"
st "clk"
blo "36000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*38 (CptPort
uid 359,0
ps "OnEdgeStrategy"
shape (Triangle
uid 360,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,18625,35000,19375"
)
tg (CPTG
uid 361,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 362,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "36000,18500,37300,19500"
st "rst"
blo "36000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*39 (CptPort
uid 363,0
ps "OnEdgeStrategy"
shape (Triangle
uid 364,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,15625,35000,16375"
)
tg (CPTG
uid 365,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 366,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "36000,15500,37400,16500"
st "scl"
blo "36000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "scl"
t "std_logic"
o 3
suid 3,0
)
)
)
*40 (CptPort
uid 367,0
ps "OnEdgeStrategy"
shape (Diamond
uid 368,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,16625,35000,17375"
)
tg (CPTG
uid 369,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 370,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "36000,16500,37600,17500"
st "sda"
blo "36000,17300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda"
t "std_logic"
o 4
suid 4,0
)
)
)
]
shape (Rectangle
uid 372,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "35000,14000,44000,21000"
)
oxt "15000,6000,33000,26000"
ttg (MlTextGroup
uid 373,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*41 (Text
uid 374,0
va (VaSet
font "arial,8,1"
)
xt "38200,15000,43500,16000"
st "idx_fpga_lib"
blo "38200,15800"
tm "BdLibraryNameMgr"
)
*42 (Text
uid 375,0
va (VaSet
font "arial,8,1"
)
xt "38200,16000,41900,17000"
st "i2c_slave"
blo "38200,16800"
tm "CptNameMgr"
)
*43 (Text
uid 376,0
va (VaSet
font "arial,8,1"
)
xt "38200,17000,42500,18000"
st "vm_i2c_d0"
blo "38200,17800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 377,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 378,0
text (MLText
uid 379,0
va (VaSet
font "Courier New,8,0"
)
xt "35000,21200,66000,22000"
st "I2C_ADDR = \"1101000\"    ( std_logic_vector(6 DOWNTO 0) )  "
)
header ""
)
elements [
(GiElement
name "I2C_ADDR"
type "std_logic_vector(6 DOWNTO 0)"
value "\"1101000\""
)
]
)
viewicon (ZoomableIcon
uid 380,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "35250,19250,36750,20750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
selT 0
)
archFileType "UNKNOWN"
)
*44 (SaComponent
uid 381,0
optionalChildren [
*45 (CptPort
uid 391,0
ps "OnEdgeStrategy"
shape (Triangle
uid 392,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,28625,35000,29375"
)
tg (CPTG
uid 393,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 394,0
va (VaSet
font "arial,8,0"
)
xt "36000,28500,37300,29500"
st "clk"
blo "36000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_ulogic"
o 1
)
)
)
*46 (CptPort
uid 395,0
ps "OnEdgeStrategy"
shape (Triangle
uid 396,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,29625,35000,30375"
)
tg (CPTG
uid 397,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 398,0
va (VaSet
font "arial,8,0"
)
xt "36000,29500,37300,30500"
st "rst"
blo "36000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 2
)
)
)
*47 (CptPort
uid 399,0
ps "OnEdgeStrategy"
shape (Triangle
uid 400,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,26625,35000,27375"
)
tg (CPTG
uid 401,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 402,0
va (VaSet
font "arial,8,0"
)
xt "36000,26500,37400,27500"
st "scl"
blo "36000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "scl"
t "std_logic"
o 3
)
)
)
*48 (CptPort
uid 403,0
ps "OnEdgeStrategy"
shape (Diamond
uid 404,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,27625,35000,28375"
)
tg (CPTG
uid 405,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 406,0
va (VaSet
font "arial,8,0"
)
xt "36000,27500,37600,28500"
st "sda"
blo "36000,28300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda"
t "std_logic"
o 4
)
)
)
]
shape (Rectangle
uid 382,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "35000,25000,44000,32000"
)
oxt "15000,6000,33000,26000"
ttg (MlTextGroup
uid 383,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*49 (Text
uid 384,0
va (VaSet
font "arial,8,1"
)
xt "38200,26000,43500,27000"
st "idx_fpga_lib"
blo "38200,26800"
tm "BdLibraryNameMgr"
)
*50 (Text
uid 385,0
va (VaSet
font "arial,8,1"
)
xt "38200,27000,41900,28000"
st "i2c_slave"
blo "38200,27800"
tm "CptNameMgr"
)
*51 (Text
uid 386,0
va (VaSet
font "arial,8,1"
)
xt "38200,28000,42500,29000"
st "vm_i2c_d2"
blo "38200,28800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 387,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 388,0
text (MLText
uid 389,0
va (VaSet
font "Courier New,8,0"
)
xt "35000,32200,66000,33000"
st "I2C_ADDR = \"1101001\"    ( std_logic_vector(6 DOWNTO 0) )  "
)
header ""
)
elements [
(GiElement
name "I2C_ADDR"
type "std_logic_vector(6 DOWNTO 0)"
value "\"1101001\""
)
]
)
viewicon (ZoomableIcon
uid 390,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "35250,30250,36750,31750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*52 (Wire
uid 71,0
optionalChildren [
*53 (BdJunction
uid 411,0
ps "OnConnectorStrategy"
shape (Circle
uid 412,0
va (VaSet
vasetType 1
)
xt "32600,15600,33400,16400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
)
xt "27750,16000,34250,16000"
pts [
"27750,16000"
"34250,16000"
]
)
start &8
end &39
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
font "arial,8,0"
)
xt "29000,15000,30900,16000"
st "SCL"
blo "29000,15800"
tm "WireNameMgr"
)
)
on &15
)
*54 (Wire
uid 79,0
optionalChildren [
*55 (BdJunction
uid 417,0
ps "OnConnectorStrategy"
shape (Circle
uid 418,0
va (VaSet
vasetType 1
)
xt "31600,16600,32400,17400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 80,0
va (VaSet
vasetType 3
)
xt "27750,17000,34250,17000"
pts [
"27750,17000"
"34250,17000"
]
)
start &9
end &40
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 83,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
font "arial,8,0"
)
xt "29000,16000,31000,17000"
st "SDA"
blo "29000,16800"
tm "WireNameMgr"
)
)
on &16
)
*56 (Wire
uid 127,0
optionalChildren [
*57 (BdJunction
uid 435,0
ps "OnConnectorStrategy"
shape (Circle
uid 436,0
va (VaSet
vasetType 1
)
xt "14600,19600,15400,20400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 128,0
va (VaSet
vasetType 3
)
xt "8000,20000,17250,20000"
pts [
"17250,20000"
"8000,20000"
]
)
start &4
end &21
sat 32
eat 2
st 0
sf 1
tg (WTG
uid 133,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 134,0
va (VaSet
font "arial,8,0"
)
xt "15000,19000,16300,20000"
st "rst"
blo "15000,19800"
tm "WireNameMgr"
)
)
on &19
)
*58 (Wire
uid 143,0
shape (OrthoPolyLine
uid 144,0
va (VaSet
vasetType 3
)
xt "8000,18000,17250,18000"
pts [
"8000,18000"
"17250,18000"
]
)
start &21
end &7
sat 1
eat 32
st 0
sf 1
tg (WTG
uid 149,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 150,0
va (VaSet
font "arial,8,0"
)
xt "9000,17000,11800,18000"
st "ExpAck"
blo "9000,17800"
tm "WireNameMgr"
)
)
on &14
)
*59 (Wire
uid 151,0
shape (OrthoPolyLine
uid 152,0
va (VaSet
vasetType 3
)
xt "8000,16000,17250,16000"
pts [
"17250,16000"
"8000,16000"
]
)
start &2
end &21
sat 32
eat 2
st 0
sf 1
tg (WTG
uid 157,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 158,0
va (VaSet
font "arial,8,0"
)
xt "9000,15000,11600,16000"
st "ExpRd"
blo "9000,15800"
tm "WireNameMgr"
)
)
on &17
)
*60 (Wire
uid 159,0
shape (OrthoPolyLine
uid 160,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,17000,17250,17000"
pts [
"8000,17000"
"17250,17000"
]
)
start &21
end &6
sat 1
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 165,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166,0
va (VaSet
font "arial,8,0"
)
xt "12000,16000,17300,17000"
st "rData : (15:0)"
blo "12000,16800"
tm "WireNameMgr"
)
)
on &13
)
*61 (Wire
uid 167,0
optionalChildren [
*62 (BdJunction
uid 423,0
ps "OnConnectorStrategy"
shape (Circle
uid 424,0
va (VaSet
vasetType 1
)
xt "15600,18600,16400,19400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 168,0
va (VaSet
vasetType 3
)
xt "8000,19000,17250,19000"
pts [
"17250,19000"
"8000,19000"
]
)
start &5
end &21
sat 32
eat 2
st 0
sf 1
tg (WTG
uid 173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 174,0
va (VaSet
font "arial,8,0"
)
xt "15000,18000,17000,19000"
st "F8M"
blo "15000,18800"
tm "WireNameMgr"
)
)
on &20
)
*63 (Wire
uid 183,0
shape (OrthoPolyLine
uid 184,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,15000,17250,15000"
pts [
"17250,15000"
"8000,15000"
]
)
start &3
end &21
sat 32
eat 2
sty 1
st 0
sf 1
tg (WTG
uid 189,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 190,0
va (VaSet
font "arial,8,0"
)
xt "12000,14000,17000,15000"
st "Addr : (15:0)"
blo "12000,14800"
tm "WireNameMgr"
)
)
on &18
)
*64 (Wire
uid 407,0
optionalChildren [
*65 (BdJunction
uid 484,0
ps "OnConnectorStrategy"
shape (Circle
uid 485,0
va (VaSet
vasetType 1
)
xt "32600,26600,33400,27400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 408,0
va (VaSet
vasetType 3
)
xt "33000,16000,34250,27000"
pts [
"34250,27000"
"33000,27000"
"33000,16000"
]
)
start &47
end &53
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 409,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 410,0
ro 90
va (VaSet
font "arial,8,0"
)
xt "33000,25000,34000,26900"
st "SCL"
blo "33200,25000"
tm "WireNameMgr"
)
)
on &15
)
*66 (Wire
uid 413,0
optionalChildren [
*67 (BdJunction
uid 492,0
ps "OnConnectorStrategy"
shape (Circle
uid 493,0
va (VaSet
vasetType 1
)
xt "31600,27600,32400,28400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 414,0
va (VaSet
vasetType 3
)
xt "32000,17000,34250,28000"
pts [
"34250,28000"
"32000,28000"
"32000,17000"
]
)
start &48
end &55
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 415,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 416,0
va (VaSet
font "arial,8,0"
)
xt "32000,27000,34000,28000"
st "SDA"
blo "32000,27800"
tm "WireNameMgr"
)
)
on &16
)
*68 (Wire
uid 419,0
optionalChildren [
*69 (BdJunction
uid 429,0
ps "OnConnectorStrategy"
shape (Circle
uid 430,0
va (VaSet
vasetType 1
)
xt "29600,28600,30400,29400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 420,0
va (VaSet
vasetType 3
)
xt "16000,19000,34250,29000"
pts [
"16000,19000"
"16000,29000"
"34250,29000"
]
)
start &62
end &45
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 421,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 422,0
va (VaSet
font "arial,8,0"
)
xt "31250,28000,33250,29000"
st "F8M"
blo "31250,28800"
tm "WireNameMgr"
)
)
on &20
)
*70 (Wire
uid 425,0
shape (OrthoPolyLine
uid 426,0
va (VaSet
vasetType 3
)
xt "30000,18000,34250,29000"
pts [
"34250,18000"
"30000,18000"
"30000,29000"
]
)
start &37
end &69
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 427,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 428,0
va (VaSet
font "arial,8,0"
)
xt "30000,17000,32000,18000"
st "F8M"
blo "30000,17800"
tm "WireNameMgr"
)
)
on &20
)
*71 (Wire
uid 431,0
optionalChildren [
*72 (BdJunction
uid 441,0
ps "OnConnectorStrategy"
shape (Circle
uid 442,0
va (VaSet
vasetType 1
)
xt "30600,29600,31400,30400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 432,0
va (VaSet
vasetType 3
)
xt "15000,20000,34250,30000"
pts [
"15000,20000"
"15000,30000"
"34250,30000"
]
)
start &57
end &46
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 433,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 434,0
va (VaSet
font "arial,8,0"
)
xt "32250,29000,33550,30000"
st "rst"
blo "32250,29800"
tm "WireNameMgr"
)
)
on &19
)
*73 (Wire
uid 437,0
shape (OrthoPolyLine
uid 438,0
va (VaSet
vasetType 3
)
xt "31000,19000,34250,30000"
pts [
"34250,19000"
"31000,19000"
"31000,30000"
]
)
start &38
end &72
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 439,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 440,0
va (VaSet
font "arial,8,0"
)
xt "31000,18000,32300,19000"
st "rst"
blo "31000,18800"
tm "WireNameMgr"
)
)
on &19
)
*74 (Wire
uid 486,0
shape (OrthoPolyLine
uid 487,0
va (VaSet
vasetType 3
)
xt "8000,22000,32000,28000"
pts [
"32000,28000"
"11000,28000"
"11000,22000"
"8000,22000"
]
)
start &67
end &21
sat 32
eat 4
stc 0
st 0
sf 1
si 0
tg (WTG
uid 490,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 491,0
va (VaSet
font "arial,8,0"
)
xt "9000,21000,11000,22000"
st "SDA"
blo "9000,21800"
tm "WireNameMgr"
)
)
on &16
)
*75 (Wire
uid 494,0
shape (OrthoPolyLine
uid 495,0
va (VaSet
vasetType 3
)
xt "8000,21000,33000,27000"
pts [
"8000,21000"
"13000,21000"
"13000,27000"
"33000,27000"
]
)
start &21
end &65
sat 4
eat 32
st 0
sf 1
si 0
tg (WTG
uid 500,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 501,0
va (VaSet
font "arial,8,0"
)
xt "9000,20000,10900,21000"
st "SCL"
blo "9000,20800"
tm "WireNameMgr"
)
)
on &15
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *76 (PackageList
uid 239,0
stg "VerticalLayoutStrategy"
textVec [
*77 (Text
uid 240,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*78 (MLText
uid 241,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,11400,4000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_arith.ALL;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 242,0
stg "VerticalLayoutStrategy"
textVec [
*79 (Text
uid 243,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*80 (Text
uid 244,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*81 (MLText
uid 245,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*82 (Text
uid 246,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*83 (MLText
uid 247,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*84 (Text
uid 248,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*85 (MLText
uid 249,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1017,690"
viewArea "-9531,8996,27960,34445"
cachedDiagramExtent "-2000,0,66000,51000"
hasePageBreakOrigin 1
pageBreakOrigin "-5000,0"
lastUid 513,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*86 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*87 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*88 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*89 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*90 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*91 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*92 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*93 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*94 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*96 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*97 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*98 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*99 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*100 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*102 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*103 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*104 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*105 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*106 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "20000,2000,27100,3000"
st "Diagram Signals:"
blo "20000,2800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 8,0
usingSuid 1
emptyRow *107 (LEmptyRow
)
uid 252,0
optionalChildren [
*108 (RefLabelRowHdr
)
*109 (TitleRowHdr
)
*110 (FilterRowHdr
)
*111 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*112 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*113 (GroupColHdr
tm "GroupColHdrMgr"
)
*114 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*115 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*116 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*117 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*118 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*119 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*120 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 1,0
)
)
uid 223,0
)
*121 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpAck"
t "std_ulogic"
o 2
suid 2,0
)
)
uid 225,0
)
*122 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SCL"
t "std_logic"
o 3
suid 3,0
)
)
uid 227,0
)
*123 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SDA"
t "std_logic"
o 4
suid 4,0
)
)
uid 229,0
)
*124 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpRd"
t "std_ulogic"
o 5
suid 5,0
)
)
uid 231,0
)
*125 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 6,0
)
)
uid 233,0
)
*126 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst"
t "std_ulogic"
o 7
suid 7,0
)
)
uid 235,0
)
*127 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "F8M"
t "std_ulogic"
o 8
suid 8,0
)
)
uid 237,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 265,0
optionalChildren [
*128 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *129 (MRCItem
litem &107
pos 8
dimension 20
)
uid 267,0
optionalChildren [
*130 (MRCItem
litem &108
pos 0
dimension 20
uid 268,0
)
*131 (MRCItem
litem &109
pos 1
dimension 23
uid 269,0
)
*132 (MRCItem
litem &110
pos 2
hidden 1
dimension 20
uid 270,0
)
*133 (MRCItem
litem &120
pos 0
dimension 20
uid 224,0
)
*134 (MRCItem
litem &121
pos 1
dimension 20
uid 226,0
)
*135 (MRCItem
litem &122
pos 2
dimension 20
uid 228,0
)
*136 (MRCItem
litem &123
pos 3
dimension 20
uid 230,0
)
*137 (MRCItem
litem &124
pos 4
dimension 20
uid 232,0
)
*138 (MRCItem
litem &125
pos 5
dimension 20
uid 234,0
)
*139 (MRCItem
litem &126
pos 6
dimension 20
uid 236,0
)
*140 (MRCItem
litem &127
pos 7
dimension 20
uid 238,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 271,0
optionalChildren [
*141 (MRCItem
litem &111
pos 0
dimension 20
uid 272,0
)
*142 (MRCItem
litem &113
pos 1
dimension 50
uid 273,0
)
*143 (MRCItem
litem &114
pos 2
dimension 100
uid 274,0
)
*144 (MRCItem
litem &115
pos 3
dimension 50
uid 275,0
)
*145 (MRCItem
litem &116
pos 4
dimension 100
uid 276,0
)
*146 (MRCItem
litem &117
pos 5
dimension 100
uid 277,0
)
*147 (MRCItem
litem &118
pos 6
dimension 50
uid 278,0
)
*148 (MRCItem
litem &119
pos 7
dimension 80
uid 279,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 266,0
vaOverrides [
]
)
]
)
uid 251,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *149 (LEmptyRow
)
uid 281,0
optionalChildren [
*150 (RefLabelRowHdr
)
*151 (TitleRowHdr
)
*152 (FilterRowHdr
)
*153 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*154 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*155 (GroupColHdr
tm "GroupColHdrMgr"
)
*156 (NameColHdr
tm "GenericNameColHdrMgr"
)
*157 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*158 (InitColHdr
tm "GenericValueColHdrMgr"
)
*159 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*160 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 293,0
optionalChildren [
*161 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *162 (MRCItem
litem &149
pos 0
dimension 20
)
uid 295,0
optionalChildren [
*163 (MRCItem
litem &150
pos 0
dimension 20
uid 296,0
)
*164 (MRCItem
litem &151
pos 1
dimension 23
uid 297,0
)
*165 (MRCItem
litem &152
pos 2
hidden 1
dimension 20
uid 298,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 299,0
optionalChildren [
*166 (MRCItem
litem &153
pos 0
dimension 20
uid 300,0
)
*167 (MRCItem
litem &155
pos 1
dimension 50
uid 301,0
)
*168 (MRCItem
litem &156
pos 2
dimension 100
uid 302,0
)
*169 (MRCItem
litem &157
pos 3
dimension 100
uid 303,0
)
*170 (MRCItem
litem &158
pos 4
dimension 50
uid 304,0
)
*171 (MRCItem
litem &159
pos 5
dimension 50
uid 305,0
)
*172 (MRCItem
litem &160
pos 6
dimension 80
uid 306,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 294,0
vaOverrides [
]
)
]
)
uid 280,0
type 1
)
activeModelName "BlockDiag"
)
