{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700153245735 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700153245738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 11:47:25 2023 " "Processing started: Thu Nov 16 11:47:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700153245738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700153245738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off combination -c combination " "Command: quartus_map --read_settings_files=on --write_settings_files=off combination -c combination" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700153245738 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1700153246279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab5-fsm " "Found design unit 1: lab5-fsm" {  } { { "lab5.vhd" "" { Text "/home/student1/jagoncal/coe328/lab5/combination/lab5.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700153247042 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Found entity 1: lab5" {  } { { "lab5.vhd" "" { Text "/home/student1/jagoncal/coe328/lab5/combination/lab5.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700153247042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700153247042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "/home/student1/jagoncal/coe328/lab5/combination/sseg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700153247069 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "/home/student1/jagoncal/coe328/lab5/combination/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700153247069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700153247069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "combination.bdf 1 1 " "Found 1 design units, including 1 entities, in source file combination.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 combination " "Found entity 1: combination" {  } { { "combination.bdf" "" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700153247100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700153247100 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "combination " "Elaborating entity \"combination\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1700153247284 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "leds2\[0..6\] leds " "Bus \"leds2\[0..6\]\" found using same base name as \"leds\", which might lead to a name conflict." {  } { { "combination.bdf" "" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 280 168 344 296 "leds2\[0..6\]" "" } { 280 168 344 296 "leds2\[0..6\]" "" } { 280 168 344 296 "leds2\[0..6\]" "" } { 280 168 344 296 "leds2\[0..6\]" "" } { 280 168 344 296 "leds2\[0..6\]" "" } { 280 168 344 296 "leds2\[0..6\]" "" } { 280 168 344 296 "leds2\[0..6\]" "" } { 280 168 344 296 "leds2\[0..6\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1700153247288 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "leds6\[0..6\] leds " "Bus \"leds6\[0..6\]\" found using same base name as \"leds\", which might lead to a name conflict." {  } { { "combination.bdf" "" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 408 168 344 424 "leds6\[0..6\]" "" } { 408 168 344 424 "leds6\[0..6\]" "" } { 408 168 344 424 "leds6\[0..6\]" "" } { 408 168 344 424 "leds6\[0..6\]" "" } { 408 168 344 424 "leds6\[0..6\]" "" } { 408 168 344 424 "leds6\[0..6\]" "" } { 408 168 344 424 "leds6\[0..6\]" "" } { 408 168 344 424 "leds6\[0..6\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1700153247288 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "leds3\[0..6\] leds " "Bus \"leds3\[0..6\]\" found using same base name as \"leds\", which might lead to a name conflict." {  } { { "combination.bdf" "" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 424 168 344 440 "leds3\[0..6\]" "" } { 424 168 344 440 "leds3\[0..6\]" "" } { 424 168 344 440 "leds3\[0..6\]" "" } { 424 168 344 440 "leds3\[0..6\]" "" } { 424 168 344 440 "leds3\[0..6\]" "" } { 424 168 344 440 "leds3\[0..6\]" "" } { 424 168 344 440 "leds3\[0..6\]" "" } { 424 168 344 440 "leds3\[0..6\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1700153247288 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "leds2\[0..6\] leds " "Bus \"leds2\[0..6\]\" found using same base name as \"leds\", which might lead to a name conflict." {  } { { "combination.bdf" "" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 240 -8 168 352 "inst1" "" } { 240 -8 168 352 "inst1" "" } { 240 -8 168 352 "inst1" "" } { 240 -8 168 352 "inst1" "" } { 240 -8 168 352 "inst1" "" } { 240 -8 168 352 "inst1" "" } { 240 -8 168 352 "inst1" "" } { 240 -8 168 352 "inst1" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1700153247289 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds " "Converted elements in bus name \"leds\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds\[0..6\] leds0..6 " "Converted element name(s) from \"leds\[0..6\]\" to \"leds0..6\"" {  } { { "combination.bdf" "" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 240 -8 168 352 "inst1" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700153247289 ""}  } { { "combination.bdf" "" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 240 -8 168 352 "inst1" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1700153247289 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds2 " "Converted elements in bus name \"leds2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds2\[0..6\] leds20..6 " "Converted element name(s) from \"leds2\[0..6\]\" to \"leds20..6\"" {  } { { "combination.bdf" "" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 240 -8 168 352 "inst1" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700153247289 ""}  } { { "combination.bdf" "" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 240 -8 168 352 "inst1" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1700153247289 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "leds2\[0..6\] leds " "Bus \"leds2\[0..6\]\" found using same base name as \"leds\", which might lead to a name conflict." {  } { { "combination.bdf" "" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 384 -8 168 496 "inst2" "" } { 384 -8 168 496 "inst2" "" } { 384 -8 168 496 "inst2" "" } { 384 -8 168 496 "inst2" "" } { 384 -8 168 496 "inst2" "" } { 384 -8 168 496 "inst2" "" } { 384 -8 168 496 "inst2" "" } { 384 -8 168 496 "inst2" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1700153247290 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds " "Converted elements in bus name \"leds\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds\[0..6\] leds0..6 " "Converted element name(s) from \"leds\[0..6\]\" to \"leds0..6\"" {  } { { "combination.bdf" "" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 384 -8 168 496 "inst2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700153247290 ""}  } { { "combination.bdf" "" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 384 -8 168 496 "inst2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1700153247290 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds2 " "Converted elements in bus name \"leds2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds2\[0..6\] leds20..6 " "Converted element name(s) from \"leds2\[0..6\]\" to \"leds20..6\"" {  } { { "combination.bdf" "" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 384 -8 168 496 "inst2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700153247290 ""}  } { { "combination.bdf" "" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 384 -8 168 496 "inst2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1700153247290 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds " "Converted elements in bus name \"leds\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds\[0..6\] leds0..6 " "Converted element name(s) from \"leds\[0..6\]\" to \"leds0..6\"" {  } { { "combination.bdf" "" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 264 168 344 280 "leds\[0..6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700153247290 ""}  } { { "combination.bdf" "" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 264 168 344 280 "leds\[0..6\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1700153247290 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds2 " "Converted elements in bus name \"leds2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds2\[0..6\] leds20..6 " "Converted element name(s) from \"leds2\[0..6\]\" to \"leds20..6\"" {  } { { "combination.bdf" "" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 280 168 344 296 "leds2\[0..6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700153247291 ""}  } { { "combination.bdf" "" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 280 168 344 296 "leds2\[0..6\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1700153247291 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds3 " "Converted elements in bus name \"leds3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds3\[0..6\] leds30..6 " "Converted element name(s) from \"leds3\[0..6\]\" to \"leds30..6\"" {  } { { "combination.bdf" "" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 424 168 344 440 "leds3\[0..6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700153247291 ""}  } { { "combination.bdf" "" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 424 168 344 440 "leds3\[0..6\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1700153247291 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds6 " "Converted elements in bus name \"leds6\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds6\[0..6\] leds60..6 " "Converted element name(s) from \"leds6\[0..6\]\" to \"leds60..6\"" {  } { { "combination.bdf" "" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 408 168 344 424 "leds6\[0..6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700153247291 ""}  } { { "combination.bdf" "" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 408 168 344 424 "leds6\[0..6\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1700153247291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst1 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst1\"" {  } { { "combination.bdf" "inst1" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 240 -8 168 352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700153247361 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "neg sseg.vhd(36) " "VHDL Process Statement warning at sseg.vhd(36): signal \"neg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sseg.vhd" "" { Text "/home/student1/jagoncal/coe328/lab5/combination/sseg.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1700153247363 "|combination|sseg:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5 lab5:inst " "Elaborating entity \"lab5\" for hierarchy \"lab5:inst\"" {  } { { "combination.bdf" "inst" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 232 -384 -184 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700153247367 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "student_id lab5.vhd(88) " "VHDL Process Statement warning at lab5.vhd(88): inferring latch(es) for signal or variable \"student_id\", which holds its previous value in one or more paths through the process" {  } { { "lab5.vhd" "" { Text "/home/student1/jagoncal/coe328/lab5/combination/lab5.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1700153247370 "|combination|lab5:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "student_id\[0\] lab5.vhd(88) " "Inferred latch for \"student_id\[0\]\" at lab5.vhd(88)" {  } { { "lab5.vhd" "" { Text "/home/student1/jagoncal/coe328/lab5/combination/lab5.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700153247370 "|combination|lab5:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "student_id\[1\] lab5.vhd(88) " "Inferred latch for \"student_id\[1\]\" at lab5.vhd(88)" {  } { { "lab5.vhd" "" { Text "/home/student1/jagoncal/coe328/lab5/combination/lab5.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700153247370 "|combination|lab5:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "student_id\[2\] lab5.vhd(88) " "Inferred latch for \"student_id\[2\]\" at lab5.vhd(88)" {  } { { "lab5.vhd" "" { Text "/home/student1/jagoncal/coe328/lab5/combination/lab5.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700153247370 "|combination|lab5:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "student_id\[3\] lab5.vhd(88) " "Inferred latch for \"student_id\[3\]\" at lab5.vhd(88)" {  } { { "lab5.vhd" "" { Text "/home/student1/jagoncal/coe328/lab5/combination/lab5.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700153247370 "|combination|lab5:inst"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds20 VCC " "Pin \"leds20\" is stuck at VCC" {  } { { "combination.bdf" "" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 280 168 344 296 "leds2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700153248386 "|combination|leds20"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds21 VCC " "Pin \"leds21\" is stuck at VCC" {  } { { "combination.bdf" "" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 280 168 344 296 "leds2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700153248386 "|combination|leds21"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds22 VCC " "Pin \"leds22\" is stuck at VCC" {  } { { "combination.bdf" "" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 280 168 344 296 "leds2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700153248386 "|combination|leds22"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds23 VCC " "Pin \"leds23\" is stuck at VCC" {  } { { "combination.bdf" "" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 280 168 344 296 "leds2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700153248386 "|combination|leds23"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds24 VCC " "Pin \"leds24\" is stuck at VCC" {  } { { "combination.bdf" "" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 280 168 344 296 "leds2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700153248386 "|combination|leds24"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds25 VCC " "Pin \"leds25\" is stuck at VCC" {  } { { "combination.bdf" "" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 280 168 344 296 "leds2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700153248386 "|combination|leds25"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds26 VCC " "Pin \"leds26\" is stuck at VCC" {  } { { "combination.bdf" "" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 280 168 344 296 "leds2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700153248386 "|combination|leds26"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds30 VCC " "Pin \"leds30\" is stuck at VCC" {  } { { "combination.bdf" "" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 424 168 344 440 "leds3\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700153248386 "|combination|leds30"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds31 VCC " "Pin \"leds31\" is stuck at VCC" {  } { { "combination.bdf" "" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 424 168 344 440 "leds3\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700153248386 "|combination|leds31"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds32 VCC " "Pin \"leds32\" is stuck at VCC" {  } { { "combination.bdf" "" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 424 168 344 440 "leds3\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700153248386 "|combination|leds32"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds33 VCC " "Pin \"leds33\" is stuck at VCC" {  } { { "combination.bdf" "" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 424 168 344 440 "leds3\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700153248386 "|combination|leds33"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds34 VCC " "Pin \"leds34\" is stuck at VCC" {  } { { "combination.bdf" "" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 424 168 344 440 "leds3\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700153248386 "|combination|leds34"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds35 VCC " "Pin \"leds35\" is stuck at VCC" {  } { { "combination.bdf" "" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 424 168 344 440 "leds3\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700153248386 "|combination|leds35"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds36 VCC " "Pin \"leds36\" is stuck at VCC" {  } { { "combination.bdf" "" { Schematic "/home/student1/jagoncal/coe328/lab5/combination/combination.bdf" { { 424 168 344 440 "leds3\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700153248386 "|combination|leds36"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1700153248386 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1700153249146 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700153249146 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1700153249598 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1700153249598 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1700153249598 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1700153249598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700153249816 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 11:47:29 2023 " "Processing ended: Thu Nov 16 11:47:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700153249816 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700153249816 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700153249816 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700153249816 ""}
