;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV -4, <-20
	DJN -1, @-20
	SUB @121, 103
	SUB @121, 103
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SUB #12, @20
	CMP @100, @23
	SUB -1, <-20
	SUB #12, @20
	SUB #12, @20
	SUB #12, @20
	CMP -1, <-20
	DAT #10, #-2
	SPL 100, #200
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	CMP -207, <-120
	CMP <30, <2
	SUB #12, @20
	CMP #12, @20
	SUB 0, @10
	ADD 100, @200
	ADD 100, @200
	SUB -207, <-120
	DAT <30, #2
	SUB @-127, 100
	SUB @100, @23
	SLT 280, 30
	CMP @-127, 100
	CMP @100, @23
	CMP -1, <-20
	DAT <-1, #-20
	ADD @121, 106
	ADD @121, 106
	CMP -207, <-120
	DAT <30, #2
	SPL @300, 90
	CMP @-127, 100
	ADD 280, 30
	DAT #-127, #100
	SPL 0, <402
	SPL 0, <402
	CMP -1, <-20
	JMN <-927, 700
	CMP -207, <-120
