 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : carry_skip_adder
Version: K-2015.06-SP2
Date   : Wed Dec  8 20:50:00 2021
****************************************

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: ar_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc
  carry_skip_gen_7   ZeroWireload          tcbn65gpluswc
  carry_skip_1       ZeroWireload          tcbn65gpluswc
  carry_skip_gen_6   ZeroWireload          tcbn65gpluswc
  carry_skip_gen_5   ZeroWireload          tcbn65gpluswc
  carry_skip_gen_4   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  ar_reg_1_/CP (DFQD4)                              0.000     0.000      0.000 r
  ar_reg_1_/Q (DFQD4)                               0.032     0.115      0.115 r
  ar[1] (net)                    3        0.007               0.000      0.115 r
  add1/A[1] (carry_skip_1)                                    0.000      0.115 r
  add1/A[1] (net)                         0.007               0.000      0.115 r
  add1/b1/A[1] (carry_skip_gen_7)                             0.000      0.115 r
  add1/b1/A[1] (net)                      0.007               0.000      0.115 r
  add1/b1/U27/ZN (CKND2D4)                          0.025     0.027      0.142 f
  add1/b1/n35 (net)              3        0.006               0.000      0.142 f
  add1/b1/U19/ZN (ND2D3)                            0.024     0.023      0.164 r
  add1/b1/n23 (net)              1        0.004               0.000      0.164 r
  add1/b1/U11/ZN (CKND2D4)                          0.021     0.020      0.185 f
  add1/b1/n20 (net)              1        0.004               0.000      0.185 f
  add1/b1/U35/ZN (OAI21D4)                          0.060     0.047      0.232 r
  add1/b1/carryout (net)         6        0.008               0.000      0.232 r
  add1/b1/carryout (carry_skip_gen_7)                         0.000      0.232 r
  add1/c4 (net)                           0.008               0.000      0.232 r
  add1/b2/carryin (carry_skip_gen_6)                          0.000      0.232 r
  add1/b2/carryin (net)                   0.008               0.000      0.232 r
  add1/b2/U37/ZN (INVD2)                            0.024     0.025      0.257 f
  add1/b2/n55 (net)              1        0.004               0.000      0.257 f
  add1/b2/U62/ZN (AOI22D4)                          0.097     0.060      0.317 r
  add1/b2/carryout (net)         7        0.012               0.000      0.317 r
  add1/b2/carryout (carry_skip_gen_6)                         0.000      0.317 r
  add1/c8 (net)                           0.012               0.000      0.317 r
  add1/b3/carryin (carry_skip_gen_5)                          0.000      0.317 r
  add1/b3/carryin (net)                   0.012               0.000      0.317 r
  add1/b3/U27/ZN (ND2D3)                            0.040     0.038      0.356 f
  add1/b3/n14 (net)              1        0.004               0.000      0.356 f
  add1/b3/U45/ZN (ND2D4)                            0.044     0.035      0.391 r
  add1/b3/carryout (net)         8        0.015               0.000      0.391 r
  add1/b3/carryout (carry_skip_gen_5)                         0.000      0.391 r
  add1/c12 (net)                          0.015               0.000      0.391 r
  add1/b4/carryin (carry_skip_gen_4)                          0.000      0.391 r
  add1/b4/carryin (net)                   0.015               0.000      0.391 r
  add1/b4/U18/Z (CKXOR2D4)                          0.044     0.099      0.490 f
  add1/b4/Y[0] (net)             2        0.007               0.000      0.490 f
  add1/b4/Y[0] (carry_skip_gen_4)                             0.000      0.490 f
  add1/Y[12] (net)                        0.007               0.000      0.490 f
  add1/Y[12] (carry_skip_1)                                   0.000      0.490 f
  s1[12] (net)                            0.007               0.000      0.490 f
  U205/ZN (NR2XD2)                                  0.035     0.031      0.521 r
  n38 (net)                      1        0.004               0.000      0.521 r
  U106/ZN (INVD4)                                   0.020     0.022      0.542 f
  n75 (net)                      5        0.010               0.000      0.542 f
  U105/ZN (ND2D3)                                   0.023     0.016      0.559 r
  n47 (net)                      1        0.002               0.000      0.559 r
  U125/ZN (INVD2)                                   0.009     0.012      0.571 f
  n40 (net)                      1        0.001               0.000      0.571 f
  U340/ZN (XNR2D1)                                  0.036     0.091      0.662 f
  n131 (net)                     1        0.002               0.000      0.662 f
  U440/ZN (NR2XD1)                                  0.025     0.023      0.685 r
  N79 (net)                      1        0.001               0.000      0.685 r
  s_reg_12_/D (DFD2)                                0.025     0.000      0.685 r
  data arrival time                                                      0.685

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_12_/CP (DFD2)                                         0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.685
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.215


  Startpoint: ar_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_16_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc
  carry_skip_gen_7   ZeroWireload          tcbn65gpluswc
  carry_skip_1       ZeroWireload          tcbn65gpluswc
  carry_skip_gen_6   ZeroWireload          tcbn65gpluswc
  carry_skip_gen_5   ZeroWireload          tcbn65gpluswc
  carry_skip_gen_4   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  ar_reg_1_/CP (DFQD4)                              0.000     0.000      0.000 r
  ar_reg_1_/Q (DFQD4)                               0.032     0.115      0.115 r
  ar[1] (net)                    3        0.007               0.000      0.115 r
  add1/A[1] (carry_skip_1)                                    0.000      0.115 r
  add1/A[1] (net)                         0.007               0.000      0.115 r
  add1/b1/A[1] (carry_skip_gen_7)                             0.000      0.115 r
  add1/b1/A[1] (net)                      0.007               0.000      0.115 r
  add1/b1/U27/ZN (CKND2D4)                          0.025     0.027      0.142 f
  add1/b1/n35 (net)              3        0.006               0.000      0.142 f
  add1/b1/U19/ZN (ND2D3)                            0.024     0.023      0.164 r
  add1/b1/n23 (net)              1        0.004               0.000      0.164 r
  add1/b1/U11/ZN (CKND2D4)                          0.021     0.020      0.185 f
  add1/b1/n20 (net)              1        0.004               0.000      0.185 f
  add1/b1/U35/ZN (OAI21D4)                          0.060     0.047      0.232 r
  add1/b1/carryout (net)         6        0.008               0.000      0.232 r
  add1/b1/carryout (carry_skip_gen_7)                         0.000      0.232 r
  add1/c4 (net)                           0.008               0.000      0.232 r
  add1/b2/carryin (carry_skip_gen_6)                          0.000      0.232 r
  add1/b2/carryin (net)                   0.008               0.000      0.232 r
  add1/b2/U37/ZN (INVD2)                            0.024     0.025      0.257 f
  add1/b2/n55 (net)              1        0.004               0.000      0.257 f
  add1/b2/U62/ZN (AOI22D4)                          0.097     0.060      0.317 r
  add1/b2/carryout (net)         7        0.012               0.000      0.317 r
  add1/b2/carryout (carry_skip_gen_6)                         0.000      0.317 r
  add1/c8 (net)                           0.012               0.000      0.317 r
  add1/b3/carryin (carry_skip_gen_5)                          0.000      0.317 r
  add1/b3/carryin (net)                   0.012               0.000      0.317 r
  add1/b3/U27/ZN (ND2D3)                            0.040     0.038      0.356 f
  add1/b3/n14 (net)              1        0.004               0.000      0.356 f
  add1/b3/U45/ZN (ND2D4)                            0.044     0.035      0.391 r
  add1/b3/carryout (net)         8        0.015               0.000      0.391 r
  add1/b3/carryout (carry_skip_gen_5)                         0.000      0.391 r
  add1/c12 (net)                          0.015               0.000      0.391 r
  add1/b4/carryin (carry_skip_gen_4)                          0.000      0.391 r
  add1/b4/carryin (net)                   0.015               0.000      0.391 r
  add1/b4/U18/Z (CKXOR2D4)                          0.044     0.099      0.490 f
  add1/b4/Y[0] (net)             2        0.007               0.000      0.490 f
  add1/b4/Y[0] (carry_skip_gen_4)                             0.000      0.490 f
  add1/Y[12] (net)                        0.007               0.000      0.490 f
  add1/Y[12] (carry_skip_1)                                   0.000      0.490 f
  s1[12] (net)                            0.007               0.000      0.490 f
  U364/ZN (ND2D3)                                   0.046     0.037      0.527 r
  n276 (net)                     5        0.011               0.000      0.527 r
  U361/ZN (OAI21D4)                                 0.036     0.035      0.562 f
  n89 (net)                      3        0.006               0.000      0.562 f
  U413/ZN (AOI21D2)                                 0.053     0.042      0.604 r
  n126 (net)                     1        0.002               0.000      0.604 r
  U392/ZN (CKND2D2)                                 0.019     0.026      0.630 f
  n128 (net)                     1        0.001               0.000      0.630 f
  U276/ZN (AOI21D1)                                 0.052     0.047      0.678 r
  N83 (net)                      1        0.001               0.000      0.678 r
  s_reg_16_/D (DFQD1)                               0.052     0.000      0.678 r
  data arrival time                                                      0.678

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_16_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.037      0.463
  data required time                                                     0.463
  -------------------------------------------------------------------------------
  data required time                                                     0.463
  data arrival time                                                     -0.678
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.214


  Startpoint: dr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc
  carry_skip_gen_3   ZeroWireload          tcbn65gpluswc
  carry_skip_0       ZeroWireload          tcbn65gpluswc
  carry_skip_gen_2   ZeroWireload          tcbn65gpluswc
  carry_skip_gen_1   ZeroWireload          tcbn65gpluswc
  carry_skip_gen_0   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_3_/Q (DFQD4)                               0.030     0.124      0.124 f
  dr[3] (net)                    2        0.007               0.000      0.124 f
  add2/B[3] (carry_skip_0)                                    0.000      0.124 f
  add2/B[3] (net)                         0.007               0.000      0.124 f
  add2/b1/B[3] (carry_skip_gen_3)                             0.000      0.124 f
  add2/b1/B[3] (net)                      0.007               0.000      0.124 f
  add2/b1/U8/ZN (INVD4)                             0.018     0.019      0.143 r
  add2/b1/n6 (net)               1        0.004               0.000      0.143 r
  add2/b1/U14/ZN (CKND2D4)                          0.027     0.025      0.168 f
  add2/b1/n5 (net)               3        0.007               0.000      0.168 f
  add2/b1/U6/ZN (ND2D2)                             0.021     0.019      0.187 r
  add2/b1/n3 (net)               1        0.002               0.000      0.187 r
  add2/b1/U5/ZN (CKND2)                             0.013     0.015      0.202 f
  add2/b1/n2 (net)               1        0.002               0.000      0.202 f
  add2/b1/U4/ZN (ND2D2)                             0.030     0.023      0.225 r
  add2/b1/n13 (net)              1        0.004               0.000      0.225 r
  add2/b1/U18/ZN (ND2D4)                            0.040     0.033      0.257 f
  add2/b1/carryout (net)         7        0.011               0.000      0.257 f
  add2/b1/carryout (carry_skip_gen_3)                         0.000      0.257 f
  add2/c4 (net)                           0.011               0.000      0.257 f
  add2/b2/carryin (carry_skip_gen_2)                          0.000      0.257 f
  add2/b2/carryin (net)                   0.011               0.000      0.257 f
  add2/b2/U29/ZN (NR2XD2)                           0.050     0.039      0.296 r
  add2/b2/n20 (net)              1        0.008               0.000      0.296 r
  add2/b2/U31/ZN (NR2D8)                            0.026     0.022      0.318 f
  add2/b2/carryout (net)         8        0.013               0.000      0.318 f
  add2/b2/carryout (carry_skip_gen_2)                         0.000      0.318 f
  add2/c8 (net)                           0.013               0.000      0.318 f
  add2/b3/carryin (carry_skip_gen_1)                          0.000      0.318 f
  add2/b3/carryin (net)                   0.013               0.000      0.318 f
  add2/b3/U1/ZN (ND2D3)                             0.025     0.021      0.339 r
  add2/b3/n2 (net)               1        0.004               0.000      0.339 r
  add2/b3/U10/ZN (ND2D4)                            0.048     0.035      0.374 f
  add2/b3/carryout (net)         8        0.014               0.000      0.374 f
  add2/b3/carryout (carry_skip_gen_1)                         0.000      0.374 f
  add2/c12 (net)                          0.014               0.000      0.374 f
  add2/b4/carryin (carry_skip_gen_0)                          0.000      0.374 f
  add2/b4/carryin (net)                   0.014               0.000      0.374 f
  add2/b4/U62/ZN (NR2D1)                            0.053     0.044      0.418 r
  add2/b4/n48 (net)              1        0.002               0.000      0.418 r
  add2/b4/U7/ZN (NR2XD1)                            0.040     0.041      0.459 f
  add2/b4/Y[2] (net)             2        0.005               0.000      0.459 f
  add2/b4/Y[2] (carry_skip_gen_0)                             0.000      0.459 f
  add2/Y[14] (net)                        0.005               0.000      0.459 f
  add2/Y[14] (carry_skip_0)                                   0.000      0.459 f
  s2[14] (net)                            0.005               0.000      0.459 f
  U248/ZN (INVD2)                                   0.028     0.028      0.487 r
  n86 (net)                      1        0.005               0.000      0.487 r
  U369/ZN (ND2D4)                                   0.033     0.031      0.518 f
  n292 (net)                     4        0.009               0.000      0.518 f
  U293/ZN (ND2D2)                                   0.033     0.030      0.548 r
  n137 (net)                     2        0.005               0.000      0.548 r
  U349/ZN (NR2D2)                                   0.017     0.018      0.566 f
  n140 (net)                     1        0.002               0.000      0.566 f
  U400/ZN (NR2XD1)                                  0.034     0.025      0.590 r
  n142 (net)                     2        0.002               0.000      0.590 r
  U444/ZN (INVD1)                                   0.018     0.021      0.611 f
  n144 (net)                     1        0.002               0.000      0.611 f
  U445/ZN (ND2D2)                                   0.017     0.014      0.626 r
  n145 (net)                     1        0.001               0.000      0.626 r
  U357/ZN (OAI21D1)                                 0.036     0.035      0.660 f
  n58 (net)                      1        0.002               0.000      0.660 f
  U386/ZN (NR2XD1)                                  0.025     0.023      0.683 r
  N82 (net)                      1        0.001               0.000      0.683 r
  s_reg_15_/D (DFQD1)                               0.025     0.000      0.683 r
  data arrival time                                                      0.683

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_15_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.683
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.214


  Startpoint: ar_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc
  carry_skip_gen_7   ZeroWireload          tcbn65gpluswc
  carry_skip_1       ZeroWireload          tcbn65gpluswc
  carry_skip_gen_6   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  ar_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  ar_reg_3_/Q (DFQD4)                               0.028     0.122      0.122 f
  ar[3] (net)                    3        0.006               0.000      0.122 f
  add1/A[3] (carry_skip_1)                                    0.000      0.122 f
  add1/A[3] (net)                         0.006               0.000      0.122 f
  add1/b1/A[3] (carry_skip_gen_7)                             0.000      0.122 f
  add1/b1/A[3] (net)                      0.006               0.000      0.122 f
  add1/b1/U7/ZN (CKND4)                             0.025     0.023      0.145 r
  add1/b1/n22 (net)              3        0.009               0.000      0.145 r
  add1/b1/U16/ZN (NR2D3)                            0.017     0.018      0.163 f
  add1/b1/n6 (net)               1        0.004               0.000      0.163 f
  add1/b1/U23/ZN (AOI21D4)                          0.051     0.046      0.209 r
  add1/b1/n18 (net)              1        0.004               0.000      0.209 r
  add1/b1/U35/ZN (OAI21D4)                          0.042     0.046      0.255 f
  add1/b1/carryout (net)         6        0.008               0.000      0.255 f
  add1/b1/carryout (carry_skip_gen_7)                         0.000      0.255 f
  add1/c4 (net)                           0.008               0.000      0.255 f
  add1/b2/carryin (carry_skip_gen_6)                          0.000      0.255 f
  add1/b2/carryin (net)                   0.008               0.000      0.255 f
  add1/b2/U53/ZN (OAI22D1)                          0.097     0.053      0.308 r
  add1/b2/n35 (net)              1        0.002               0.000      0.308 r
  add1/b2/U57/ZN (NR2D2)                            0.034     0.032      0.339 f
  add1/b2/Y[1] (net)             3        0.004               0.000      0.339 f
  add1/b2/Y[1] (carry_skip_gen_6)                             0.000      0.339 f
  add1/Y[5] (net)                         0.004               0.000      0.339 f
  add1/Y[5] (carry_skip_1)                                    0.000      0.339 f
  s1[5] (net)                             0.004               0.000      0.339 f
  U266/ZN (NR2XD1)                                  0.055     0.047      0.386 r
  n110 (net)                     3        0.005               0.000      0.386 r
  U356/ZN (OAI21D1)                                 0.034     0.035      0.421 f
  n71 (net)                      1        0.001               0.000      0.421 f
  U372/ZN (INVD1)                                   0.036     0.031      0.452 r
  n49 (net)                      1        0.003               0.000      0.452 r
  U245/ZN (NR2D3)                                   0.019     0.022      0.473 f
  n48 (net)                      1        0.005               0.000      0.473 f
  U346/ZN (NR2D4)                                   0.038     0.034      0.507 r
  n66 (net)                      2        0.005               0.000      0.507 r
  U278/ZN (ND2D2)                                   0.038     0.037      0.544 f
  n19 (net)                      4        0.006               0.000      0.544 f
  U428/ZN (ND2D2)                                   0.023     0.023      0.567 r
  n111 (net)                     1        0.002               0.000      0.567 r
  U339/ZN (ND2D2)                                   0.020     0.022      0.589 f
  n39 (net)                      1        0.002               0.000      0.589 f
  U338/ZN (XNR2D1)                                  0.036     0.071      0.659 f
  n113 (net)                     1        0.002               0.000      0.659 f
  U430/ZN (NR2XD1)                                  0.025     0.023      0.683 r
  N78 (net)                      1        0.001               0.000      0.683 r
  s_reg_11_/D (DFQD1)                               0.025     0.000      0.683 r
  data arrival time                                                      0.683

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_11_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.683
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.213


  Startpoint: ar_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc
  carry_skip_gen_7   ZeroWireload          tcbn65gpluswc
  carry_skip_1       ZeroWireload          tcbn65gpluswc
  carry_skip_gen_6   ZeroWireload          tcbn65gpluswc
  carry_skip_gen_5   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  ar_reg_1_/CP (DFQD4)                              0.000     0.000      0.000 r
  ar_reg_1_/Q (DFQD4)                               0.032     0.115      0.115 r
  ar[1] (net)                    3        0.007               0.000      0.115 r
  add1/A[1] (carry_skip_1)                                    0.000      0.115 r
  add1/A[1] (net)                         0.007               0.000      0.115 r
  add1/b1/A[1] (carry_skip_gen_7)                             0.000      0.115 r
  add1/b1/A[1] (net)                      0.007               0.000      0.115 r
  add1/b1/U27/ZN (CKND2D4)                          0.025     0.027      0.142 f
  add1/b1/n35 (net)              3        0.006               0.000      0.142 f
  add1/b1/U19/ZN (ND2D3)                            0.024     0.023      0.164 r
  add1/b1/n23 (net)              1        0.004               0.000      0.164 r
  add1/b1/U11/ZN (CKND2D4)                          0.021     0.020      0.185 f
  add1/b1/n20 (net)              1        0.004               0.000      0.185 f
  add1/b1/U35/ZN (OAI21D4)                          0.060     0.047      0.232 r
  add1/b1/carryout (net)         6        0.008               0.000      0.232 r
  add1/b1/carryout (carry_skip_gen_7)                         0.000      0.232 r
  add1/c4 (net)                           0.008               0.000      0.232 r
  add1/b2/carryin (carry_skip_gen_6)                          0.000      0.232 r
  add1/b2/carryin (net)                   0.008               0.000      0.232 r
  add1/b2/U37/ZN (INVD2)                            0.024     0.025      0.257 f
  add1/b2/n55 (net)              1        0.004               0.000      0.257 f
  add1/b2/U62/ZN (AOI22D4)                          0.097     0.060      0.317 r
  add1/b2/carryout (net)         7        0.012               0.000      0.317 r
  add1/b2/carryout (carry_skip_gen_6)                         0.000      0.317 r
  add1/c8 (net)                           0.012               0.000      0.317 r
  add1/b3/carryin (carry_skip_gen_5)                          0.000      0.317 r
  add1/b3/carryin (net)                   0.012               0.000      0.317 r
  add1/b3/U1/ZN (NR2XD0)                            0.052     0.056      0.373 f
  add1/b3/n17 (net)              1        0.003               0.000      0.373 f
  add1/b3/U16/ZN (NR2D3)                            0.052     0.048      0.421 r
  add1/b3/Y[2] (net)             2        0.005               0.000      0.421 r
  add1/b3/Y[2] (carry_skip_gen_5)                             0.000      0.421 r
  add1/Y[10] (net)                        0.005               0.000      0.421 r
  add1/Y[10] (carry_skip_1)                                   0.000      0.421 r
  s1[10] (net)                            0.005               0.000      0.421 r
  U261/ZN (CKND2)                                   0.022     0.024      0.445 f
  n11 (net)                      1        0.003               0.000      0.445 f
  U100/ZN (ND2D3)                                   0.036     0.025      0.471 r
  n262 (net)                     5        0.008               0.000      0.471 r
  U110/ZN (ND2D4)                                   0.026     0.026      0.497 f
  n116 (net)                     2        0.006               0.000      0.497 f
  U98/ZN (INVD2)                                    0.034     0.027      0.524 r
  n286 (net)                     2        0.006               0.000      0.524 r
  U404/ZN (ND2D2)                                   0.021     0.023      0.547 f
  n74 (net)                      1        0.002               0.000      0.547 f
  U403/ZN (CKND2)                                   0.016     0.016      0.563 r
  n73 (net)                      1        0.002               0.000      0.563 r
  U348/ZN (ND2D2)                                   0.027     0.025      0.588 f
  n100 (net)                     1        0.003               0.000      0.588 f
  U353/ZN (NR2XD2)                                  0.032     0.026      0.615 r
  n296 (net)                     2        0.004               0.000      0.615 r
  U112/ZN (ND2D2)                                   0.021     0.022      0.637 f
  n3 (net)                       1        0.002               0.000      0.637 f
  U111/ZN (CKND2)                                   0.011     0.013      0.650 r
  n2 (net)                       1        0.001               0.000      0.650 r
  U104/ZN (NR2D1)                                   0.018     0.015      0.665 f
  n52 (net)                      1        0.002               0.000      0.665 f
  U374/ZN (NR2XD1)                                  0.024     0.019      0.684 r
  N81 (net)                      1        0.001               0.000      0.684 r
  s_reg_14_/D (DFD2)                                0.024     0.000      0.684 r
  data arrival time                                                      0.684

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_14_/CP (DFD2)                                         0.000      0.500 r
  library setup time                                         -0.029      0.471
  data required time                                                     0.471
  -------------------------------------------------------------------------------
  data required time                                                     0.471
  data arrival time                                                     -0.684
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.213


  Startpoint: ar_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_17_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc
  carry_skip_gen_7   ZeroWireload          tcbn65gpluswc
  carry_skip_1       ZeroWireload          tcbn65gpluswc
  carry_skip_gen_6   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  ar_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  ar_reg_3_/Q (DFQD4)                               0.028     0.122      0.122 f
  ar[3] (net)                    3        0.006               0.000      0.122 f
  add1/A[3] (carry_skip_1)                                    0.000      0.122 f
  add1/A[3] (net)                         0.006               0.000      0.122 f
  add1/b1/A[3] (carry_skip_gen_7)                             0.000      0.122 f
  add1/b1/A[3] (net)                      0.006               0.000      0.122 f
  add1/b1/U7/ZN (CKND4)                             0.025     0.023      0.145 r
  add1/b1/n22 (net)              3        0.009               0.000      0.145 r
  add1/b1/U16/ZN (NR2D3)                            0.017     0.018      0.163 f
  add1/b1/n6 (net)               1        0.004               0.000      0.163 f
  add1/b1/U23/ZN (AOI21D4)                          0.051     0.046      0.209 r
  add1/b1/n18 (net)              1        0.004               0.000      0.209 r
  add1/b1/U35/ZN (OAI21D4)                          0.042     0.046      0.255 f
  add1/b1/carryout (net)         6        0.008               0.000      0.255 f
  add1/b1/carryout (carry_skip_gen_7)                         0.000      0.255 f
  add1/c4 (net)                           0.008               0.000      0.255 f
  add1/b2/carryin (carry_skip_gen_6)                          0.000      0.255 f
  add1/b2/carryin (net)                   0.008               0.000      0.255 f
  add1/b2/U55/ZN (ND2D1)                            0.024     0.025      0.280 r
  add1/b2/n33 (net)              1        0.001               0.000      0.280 r
  add1/b2/U56/ZN (INVD1)                            0.019     0.019      0.299 f
  add1/b2/n34 (net)              1        0.002               0.000      0.299 f
  add1/b2/U57/ZN (NR2D2)                            0.054     0.042      0.341 r
  add1/b2/Y[1] (net)             3        0.004               0.000      0.341 r
  add1/b2/Y[1] (carry_skip_gen_6)                             0.000      0.341 r
  add1/Y[5] (net)                         0.004               0.000      0.341 r
  add1/Y[5] (carry_skip_1)                                    0.000      0.341 r
  s1[5] (net)                             0.004               0.000      0.341 r
  U266/ZN (NR2XD1)                                  0.040     0.042      0.383 f
  n110 (net)                     3        0.005               0.000      0.383 f
  U385/ZN (NR2D2)                                   0.046     0.043      0.426 r
  n240 (net)                     2        0.003               0.000      0.426 r
  U410/ZN (OAI21D2)                                 0.036     0.040      0.466 f
  n99 (net)                      2        0.002               0.000      0.466 f
  U336/ZN (NR2XD1)                                  0.032     0.028      0.494 r
  n37 (net)                      1        0.002               0.000      0.494 r
  U239/ZN (CKND2)                                   0.021     0.022      0.516 f
  n65 (net)                      2        0.005               0.000      0.516 f
  U279/ZN (ND2D2)                                   0.030     0.025      0.541 r
  n268 (net)                     1        0.004               0.000      0.541 r
  U383/ZN (ND2D4)                                   0.027     0.026      0.566 f
  n275 (net)                     3        0.006               0.000      0.566 f
  U242/ZN (ND2D3)                                   0.030     0.023      0.590 r
  n35 (net)                      4        0.006               0.000      0.590 r
  U241/ZN (INVD2)                                   0.014     0.017      0.606 f
  n136 (net)                     2        0.003               0.000      0.606 f
  U473/ZN (ND2D1)                                   0.034     0.023      0.629 r
  n303 (net)                     1        0.002               0.000      0.629 r
  U244/ZN (AOI21D2)                                 0.026     0.027      0.656 f
  n7 (net)                       1        0.002               0.000      0.656 f
  U243/ZN (NR2D2)                                   0.028     0.025      0.681 r
  N84 (net)                      1        0.001               0.000      0.681 r
  s_reg_17_/D (DFQD1)                               0.028     0.000      0.681 r
  data arrival time                                                      0.681

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_17_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.031      0.469
  data required time                                                     0.469
  -------------------------------------------------------------------------------
  data required time                                                     0.469
  data arrival time                                                     -0.681
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.212


  Startpoint: dr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc
  carry_skip_gen_3   ZeroWireload          tcbn65gpluswc
  carry_skip_0       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_2_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_2_/Q (DFQD4)                               0.030     0.124      0.124 f
  dr[2] (net)                    2        0.007               0.000      0.124 f
  add2/B[2] (carry_skip_0)                                    0.000      0.124 f
  add2/B[2] (net)                         0.007               0.000      0.124 f
  add2/b1/B[2] (carry_skip_gen_3)                             0.000      0.124 f
  add2/b1/B[2] (net)                      0.007               0.000      0.124 f
  add2/b1/U3/ZN (INVD4)                             0.018     0.019      0.143 r
  add2/b1/n10 (net)              1        0.004               0.000      0.143 r
  add2/b1/U13/ZN (CKND2D4)                          0.024     0.023      0.166 f
  add2/b1/n19 (net)              3        0.006               0.000      0.166 f
  add2/b1/U22/ZN (CKND2)                            0.016     0.016      0.183 r
  add2/b1/n24 (net)              2        0.002               0.000      0.183 r
  add2/b1/U31/ZN (OAI21D1)                          0.031     0.022      0.204 f
  add2/b1/n25 (net)              1        0.001               0.000      0.204 f
  add2/b1/U32/ZN (NR2D1)                            0.051     0.042      0.247 r
  add2/b1/n28 (net)              1        0.002               0.000      0.247 r
  add2/b1/U24/ZN (XNR2D1)                           0.042     0.084      0.331 f
  add2/b1/Y[3] (net)             2        0.003               0.000      0.331 f
  add2/b1/Y[3] (carry_skip_gen_3)                             0.000      0.331 f
  add2/Y[3] (net)                         0.003               0.000      0.331 f
  add2/Y[3] (carry_skip_0)                                    0.000      0.331 f
  s2[3] (net)                             0.003               0.000      0.331 f
  U255/ZN (NR2XD1)                                  0.056     0.050      0.380 r
  n223 (net)                     3        0.005               0.000      0.380 r
  U253/ZN (OAI21D2)                                 0.039     0.036      0.416 f
  n230 (net)                     2        0.003               0.000      0.416 f
  U451/ZN (NR2D1)                                   0.083     0.062      0.478 r
  n247 (net)                     3        0.004               0.000      0.478 r
  U462/ZN (OAI21D1)                                 0.051     0.052      0.529 f
  n251 (net)                     2        0.003               0.000      0.529 f
  U396/ZN (ND2D1)                                   0.027     0.027      0.557 r
  n253 (net)                     1        0.001               0.000      0.557 r
  U465/ZN (ND2D1)                                   0.032     0.028      0.584 f
  n256 (net)                     1        0.002               0.000      0.584 f
  U377/ZN (XNR2D1)                                  0.036     0.073      0.658 f
  n53 (net)                      1        0.002               0.000      0.658 f
  U376/ZN (NR2XD1)                                  0.025     0.023      0.681 r
  N74 (net)                      1        0.001               0.000      0.681 r
  s_reg_7_/D (DFQD1)                                0.025     0.000      0.681 r
  data arrival time                                                      0.681

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_7_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.681
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.212


  Startpoint: ar_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc
  carry_skip_gen_7   ZeroWireload          tcbn65gpluswc
  carry_skip_1       ZeroWireload          tcbn65gpluswc
  carry_skip_gen_6   ZeroWireload          tcbn65gpluswc
  carry_skip_gen_5   ZeroWireload          tcbn65gpluswc
  carry_skip_gen_4   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  ar_reg_1_/CP (DFQD4)                              0.000     0.000      0.000 r
  ar_reg_1_/Q (DFQD4)                               0.032     0.115      0.115 r
  ar[1] (net)                    3        0.007               0.000      0.115 r
  add1/A[1] (carry_skip_1)                                    0.000      0.115 r
  add1/A[1] (net)                         0.007               0.000      0.115 r
  add1/b1/A[1] (carry_skip_gen_7)                             0.000      0.115 r
  add1/b1/A[1] (net)                      0.007               0.000      0.115 r
  add1/b1/U27/ZN (CKND2D4)                          0.025     0.027      0.142 f
  add1/b1/n35 (net)              3        0.006               0.000      0.142 f
  add1/b1/U19/ZN (ND2D3)                            0.024     0.023      0.164 r
  add1/b1/n23 (net)              1        0.004               0.000      0.164 r
  add1/b1/U11/ZN (CKND2D4)                          0.021     0.020      0.185 f
  add1/b1/n20 (net)              1        0.004               0.000      0.185 f
  add1/b1/U35/ZN (OAI21D4)                          0.060     0.047      0.232 r
  add1/b1/carryout (net)         6        0.008               0.000      0.232 r
  add1/b1/carryout (carry_skip_gen_7)                         0.000      0.232 r
  add1/c4 (net)                           0.008               0.000      0.232 r
  add1/b2/carryin (carry_skip_gen_6)                          0.000      0.232 r
  add1/b2/carryin (net)                   0.008               0.000      0.232 r
  add1/b2/U37/ZN (INVD2)                            0.024     0.025      0.257 f
  add1/b2/n55 (net)              1        0.004               0.000      0.257 f
  add1/b2/U62/ZN (AOI22D4)                          0.097     0.060      0.317 r
  add1/b2/carryout (net)         7        0.012               0.000      0.317 r
  add1/b2/carryout (carry_skip_gen_6)                         0.000      0.317 r
  add1/c8 (net)                           0.012               0.000      0.317 r
  add1/b3/carryin (carry_skip_gen_5)                          0.000      0.317 r
  add1/b3/carryin (net)                   0.012               0.000      0.317 r
  add1/b3/U27/ZN (ND2D3)                            0.040     0.038      0.356 f
  add1/b3/n14 (net)              1        0.004               0.000      0.356 f
  add1/b3/U45/ZN (ND2D4)                            0.044     0.035      0.391 r
  add1/b3/carryout (net)         8        0.015               0.000      0.391 r
  add1/b3/carryout (carry_skip_gen_5)                         0.000      0.391 r
  add1/c12 (net)                          0.015               0.000      0.391 r
  add1/b4/carryin (carry_skip_gen_4)                          0.000      0.391 r
  add1/b4/carryin (net)                   0.015               0.000      0.391 r
  add1/b4/U19/ZN (ND2D2)                            0.023     0.025      0.416 f
  add1/b4/n5 (net)               1        0.002               0.000      0.416 f
  add1/b4/U21/ZN (ND2D2)                            0.027     0.021      0.437 r
  add1/b4/n4 (net)               1        0.004               0.000      0.437 r
  add1/b4/U13/ZN (NR2XD2)                           0.032     0.025      0.462 f
  add1/b4/Y[1] (net)             2        0.007               0.000      0.462 f
  add1/b4/Y[1] (carry_skip_gen_4)                             0.000      0.462 f
  add1/Y[13] (net)                        0.007               0.000      0.462 f
  add1/Y[13] (carry_skip_1)                                   0.000      0.462 f
  s1[13] (net)                            0.007               0.000      0.462 f
  U352/ZN (NR2D4)                                   0.038     0.032      0.494 r
  n44 (net)                      1        0.004               0.000      0.494 r
  U332/ZN (INVD4)                                   0.021     0.023      0.517 f
  n293 (net)                     6        0.011               0.000      0.517 f
  U91/ZN (CKND2D1)                                  0.052     0.035      0.552 r
  n280 (net)                     3        0.003               0.000      0.552 r
  U469/ZN (INVD1)                                   0.023     0.025      0.578 f
  n279 (net)                     2        0.002               0.000      0.578 f
  U471/ZN (ND2D1)                                   0.032     0.025      0.602 r
  n282 (net)                     1        0.002               0.000      0.602 r
  U200/ZN (CKND2D2)                                 0.033     0.028      0.631 f
  n59 (net)                      1        0.003               0.000      0.631 f
  U390/ZN (NR3D2)                                   0.038     0.045      0.676 r
  N80 (net)                      1        0.001               0.000      0.676 r
  s_reg_13_/D (DFQD1)                               0.038     0.000      0.676 r
  data arrival time                                                      0.676

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_13_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.033      0.467
  data required time                                                     0.467
  -------------------------------------------------------------------------------
  data required time                                                     0.467
  data arrival time                                                     -0.676
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.209


  Startpoint: ar_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc
  carry_skip_gen_7   ZeroWireload          tcbn65gpluswc
  carry_skip_1       ZeroWireload          tcbn65gpluswc
  carry_skip_gen_6   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  ar_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  ar_reg_3_/Q (DFQD4)                               0.028     0.122      0.122 f
  ar[3] (net)                    3        0.006               0.000      0.122 f
  add1/A[3] (carry_skip_1)                                    0.000      0.122 f
  add1/A[3] (net)                         0.006               0.000      0.122 f
  add1/b1/A[3] (carry_skip_gen_7)                             0.000      0.122 f
  add1/b1/A[3] (net)                      0.006               0.000      0.122 f
  add1/b1/U7/ZN (CKND4)                             0.025     0.023      0.145 r
  add1/b1/n22 (net)              3        0.009               0.000      0.145 r
  add1/b1/U16/ZN (NR2D3)                            0.017     0.018      0.163 f
  add1/b1/n6 (net)               1        0.004               0.000      0.163 f
  add1/b1/U23/ZN (AOI21D4)                          0.051     0.046      0.209 r
  add1/b1/n18 (net)              1        0.004               0.000      0.209 r
  add1/b1/U35/ZN (OAI21D4)                          0.042     0.046      0.255 f
  add1/b1/carryout (net)         6        0.008               0.000      0.255 f
  add1/b1/carryout (carry_skip_gen_7)                         0.000      0.255 f
  add1/c4 (net)                           0.008               0.000      0.255 f
  add1/b2/carryin (carry_skip_gen_6)                          0.000      0.255 f
  add1/b2/carryin (net)                   0.008               0.000      0.255 f
  add1/b2/U53/ZN (OAI22D1)                          0.097     0.053      0.308 r
  add1/b2/n35 (net)              1        0.002               0.000      0.308 r
  add1/b2/U57/ZN (NR2D2)                            0.034     0.032      0.339 f
  add1/b2/Y[1] (net)             3        0.004               0.000      0.339 f
  add1/b2/Y[1] (carry_skip_gen_6)                             0.000      0.339 f
  add1/Y[5] (net)                         0.004               0.000      0.339 f
  add1/Y[5] (carry_skip_1)                                    0.000      0.339 f
  s1[5] (net)                             0.004               0.000      0.339 f
  U266/ZN (NR2XD1)                                  0.055     0.047      0.386 r
  n110 (net)                     3        0.005               0.000      0.386 r
  U356/ZN (OAI21D1)                                 0.034     0.035      0.421 f
  n71 (net)                      1        0.001               0.000      0.421 f
  U372/ZN (INVD1)                                   0.036     0.031      0.452 r
  n49 (net)                      1        0.003               0.000      0.452 r
  U245/ZN (NR2D3)                                   0.019     0.022      0.473 f
  n48 (net)                      1        0.005               0.000      0.473 f
  U346/ZN (NR2D4)                                   0.038     0.034      0.507 r
  n66 (net)                      2        0.005               0.000      0.507 r
  U278/ZN (ND2D2)                                   0.038     0.037      0.544 f
  n19 (net)                      4        0.006               0.000      0.544 f
  U467/ZN (AOI21D1)                                 0.067     0.044      0.588 r
  n264 (net)                     2        0.002               0.000      0.588 r
  U283/ZN (INVD1)                                   0.026     0.027      0.615 f
  n20 (net)                      1        0.002               0.000      0.615 f
  U281/ZN (ND2D2)                                   0.022     0.020      0.635 r
  n23 (net)                      1        0.002               0.000      0.635 r
  U282/ZN (ND2D2)                                   0.024     0.022      0.657 f
  n265 (net)                     1        0.002               0.000      0.657 f
  U388/ZN (NR2XD1)                                  0.024     0.021      0.677 r
  N77 (net)                      1        0.001               0.000      0.677 r
  s_reg_10_/D (DFQD1)                               0.024     0.000      0.677 r
  data arrival time                                                      0.677

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_10_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.677
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.207


  Startpoint: ar_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc
  carry_skip_gen_7   ZeroWireload          tcbn65gpluswc
  carry_skip_1       ZeroWireload          tcbn65gpluswc
  carry_skip_gen_6   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  ar_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  ar_reg_3_/Q (DFQD4)                               0.028     0.122      0.122 f
  ar[3] (net)                    3        0.006               0.000      0.122 f
  add1/A[3] (carry_skip_1)                                    0.000      0.122 f
  add1/A[3] (net)                         0.006               0.000      0.122 f
  add1/b1/A[3] (carry_skip_gen_7)                             0.000      0.122 f
  add1/b1/A[3] (net)                      0.006               0.000      0.122 f
  add1/b1/U7/ZN (CKND4)                             0.025     0.023      0.145 r
  add1/b1/n22 (net)              3        0.009               0.000      0.145 r
  add1/b1/U16/ZN (NR2D3)                            0.017     0.018      0.163 f
  add1/b1/n6 (net)               1        0.004               0.000      0.163 f
  add1/b1/U23/ZN (AOI21D4)                          0.051     0.046      0.209 r
  add1/b1/n18 (net)              1        0.004               0.000      0.209 r
  add1/b1/U35/ZN (OAI21D4)                          0.042     0.046      0.255 f
  add1/b1/carryout (net)         6        0.008               0.000      0.255 f
  add1/b1/carryout (carry_skip_gen_7)                         0.000      0.255 f
  add1/c4 (net)                           0.008               0.000      0.255 f
  add1/b2/carryin (carry_skip_gen_6)                          0.000      0.255 f
  add1/b2/carryin (net)                   0.008               0.000      0.255 f
  add1/b2/U53/ZN (OAI22D1)                          0.097     0.053      0.308 r
  add1/b2/n35 (net)              1        0.002               0.000      0.308 r
  add1/b2/U57/ZN (NR2D2)                            0.034     0.032      0.339 f
  add1/b2/Y[1] (net)             3        0.004               0.000      0.339 f
  add1/b2/Y[1] (carry_skip_gen_6)                             0.000      0.339 f
  add1/Y[5] (net)                         0.004               0.000      0.339 f
  add1/Y[5] (carry_skip_1)                                    0.000      0.339 f
  s1[5] (net)                             0.004               0.000      0.339 f
  U266/ZN (NR2XD1)                                  0.055     0.047      0.386 r
  n110 (net)                     3        0.005               0.000      0.386 r
  U356/ZN (OAI21D1)                                 0.034     0.035      0.421 f
  n71 (net)                      1        0.001               0.000      0.421 f
  U372/ZN (INVD1)                                   0.036     0.031      0.452 r
  n49 (net)                      1        0.003               0.000      0.452 r
  U245/ZN (NR2D3)                                   0.019     0.022      0.473 f
  n48 (net)                      1        0.005               0.000      0.473 f
  U346/ZN (NR2D4)                                   0.038     0.034      0.507 r
  n66 (net)                      2        0.005               0.000      0.507 r
  U278/ZN (ND2D2)                                   0.038     0.037      0.544 f
  n19 (net)                      4        0.006               0.000      0.544 f
  U468/ZN (AOI21D1)                                 0.065     0.043      0.587 r
  n272 (net)                     2        0.002               0.000      0.587 r
  U288/ZN (INVD1)                                   0.026     0.027      0.614 f
  n24 (net)                      1        0.002               0.000      0.614 f
  U286/ZN (ND2D2)                                   0.022     0.019      0.634 r
  n27 (net)                      1        0.002               0.000      0.634 r
  U287/ZN (ND2D2)                                   0.027     0.022      0.656 f
  n273 (net)                     1        0.002               0.000      0.656 f
  U387/ZN (NR2XD1)                                  0.024     0.021      0.677 r
  N76 (net)                      1        0.001               0.000      0.677 r
  s_reg_9_/D (DFQD1)                                0.024     0.000      0.677 r
  data arrival time                                                      0.677

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_9_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.677
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.207


  Startpoint: ar_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc
  carry_skip_gen_7   ZeroWireload          tcbn65gpluswc
  carry_skip_1       ZeroWireload          tcbn65gpluswc
  carry_skip_gen_6   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  ar_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  ar_reg_3_/Q (DFQD4)                               0.028     0.122      0.122 f
  ar[3] (net)                    3        0.006               0.000      0.122 f
  add1/A[3] (carry_skip_1)                                    0.000      0.122 f
  add1/A[3] (net)                         0.006               0.000      0.122 f
  add1/b1/A[3] (carry_skip_gen_7)                             0.000      0.122 f
  add1/b1/A[3] (net)                      0.006               0.000      0.122 f
  add1/b1/U7/ZN (CKND4)                             0.025     0.023      0.145 r
  add1/b1/n22 (net)              3        0.009               0.000      0.145 r
  add1/b1/U16/ZN (NR2D3)                            0.017     0.018      0.163 f
  add1/b1/n6 (net)               1        0.004               0.000      0.163 f
  add1/b1/U23/ZN (AOI21D4)                          0.051     0.046      0.209 r
  add1/b1/n18 (net)              1        0.004               0.000      0.209 r
  add1/b1/U35/ZN (OAI21D4)                          0.042     0.046      0.255 f
  add1/b1/carryout (net)         6        0.008               0.000      0.255 f
  add1/b1/carryout (carry_skip_gen_7)                         0.000      0.255 f
  add1/c4 (net)                           0.008               0.000      0.255 f
  add1/b2/carryin (carry_skip_gen_6)                          0.000      0.255 f
  add1/b2/carryin (net)                   0.008               0.000      0.255 f
  add1/b2/U53/ZN (OAI22D1)                          0.097     0.053      0.308 r
  add1/b2/n35 (net)              1        0.002               0.000      0.308 r
  add1/b2/U57/ZN (NR2D2)                            0.034     0.032      0.339 f
  add1/b2/Y[1] (net)             3        0.004               0.000      0.339 f
  add1/b2/Y[1] (carry_skip_gen_6)                             0.000      0.339 f
  add1/Y[5] (net)                         0.004               0.000      0.339 f
  add1/Y[5] (carry_skip_1)                                    0.000      0.339 f
  s1[5] (net)                             0.004               0.000      0.339 f
  U266/ZN (NR2XD1)                                  0.055     0.047      0.386 r
  n110 (net)                     3        0.005               0.000      0.386 r
  U356/ZN (OAI21D1)                                 0.034     0.035      0.421 f
  n71 (net)                      1        0.001               0.000      0.421 f
  U372/ZN (INVD1)                                   0.036     0.031      0.452 r
  n49 (net)                      1        0.003               0.000      0.452 r
  U245/ZN (NR2D3)                                   0.019     0.022      0.473 f
  n48 (net)                      1        0.005               0.000      0.473 f
  U346/ZN (NR2D4)                                   0.038     0.034      0.507 r
  n66 (net)                      2        0.005               0.000      0.507 r
  U278/ZN (ND2D2)                                   0.038     0.037      0.544 f
  n19 (net)                      4        0.006               0.000      0.544 f
  U466/Z (CKXOR2D1)                                 0.038     0.106      0.650 f
  n259 (net)                     1        0.002               0.000      0.650 f
  U201/ZN (NR2XD1)                                  0.025     0.024      0.674 r
  N75 (net)                      1        0.001               0.000      0.674 r
  s_reg_8_/D (DFQD1)                                0.025     0.000      0.674 r
  data arrival time                                                      0.674

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_8_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.031      0.469
  data required time                                                     0.469
  -------------------------------------------------------------------------------
  data required time                                                     0.469
  data arrival time                                                     -0.674
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.204


  Startpoint: dr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc
  carry_skip_gen_3   ZeroWireload          tcbn65gpluswc
  carry_skip_0       ZeroWireload          tcbn65gpluswc
  carry_skip_gen_2   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_3_/Q (DFQD4)                               0.030     0.124      0.124 f
  dr[3] (net)                    2        0.007               0.000      0.124 f
  add2/B[3] (carry_skip_0)                                    0.000      0.124 f
  add2/B[3] (net)                         0.007               0.000      0.124 f
  add2/b1/B[3] (carry_skip_gen_3)                             0.000      0.124 f
  add2/b1/B[3] (net)                      0.007               0.000      0.124 f
  add2/b1/U8/ZN (INVD4)                             0.018     0.019      0.143 r
  add2/b1/n6 (net)               1        0.004               0.000      0.143 r
  add2/b1/U14/ZN (CKND2D4)                          0.027     0.025      0.168 f
  add2/b1/n5 (net)               3        0.007               0.000      0.168 f
  add2/b1/U6/ZN (ND2D2)                             0.021     0.019      0.187 r
  add2/b1/n3 (net)               1        0.002               0.000      0.187 r
  add2/b1/U5/ZN (CKND2)                             0.013     0.015      0.202 f
  add2/b1/n2 (net)               1        0.002               0.000      0.202 f
  add2/b1/U4/ZN (ND2D2)                             0.030     0.023      0.225 r
  add2/b1/n13 (net)              1        0.004               0.000      0.225 r
  add2/b1/U18/ZN (ND2D4)                            0.040     0.033      0.257 f
  add2/b1/carryout (net)         7        0.011               0.000      0.257 f
  add2/b1/carryout (carry_skip_gen_3)                         0.000      0.257 f
  add2/c4 (net)                           0.011               0.000      0.257 f
  add2/b2/carryin (carry_skip_gen_2)                          0.000      0.257 f
  add2/b2/carryin (net)                   0.011               0.000      0.257 f
  add2/b2/U35/ZN (XNR2D2)                           0.045     0.101      0.359 r
  add2/b2/Y[0] (net)             3        0.004               0.000      0.359 r
  add2/b2/Y[0] (carry_skip_gen_2)                             0.000      0.359 r
  add2/Y[4] (net)                         0.004               0.000      0.359 r
  add2/Y[4] (carry_skip_0)                                    0.000      0.359 r
  s2[4] (net)                             0.004               0.000      0.359 r
  U99/ZN (ND2D1)                                    0.059     0.051      0.409 f
  n244 (net)                     4        0.005               0.000      0.409 f
  U459/ZN (OAI21D1)                                 0.047     0.041      0.451 r
  n246 (net)                     1        0.001               0.000      0.451 r
  U209/ZN (NR2XD0)                                  0.038     0.036      0.486 f
  n288 (net)                     2        0.002               0.000      0.486 f
  U462/ZN (OAI21D1)                                 0.075     0.038      0.524 r
  n251 (net)                     2        0.003               0.000      0.524 r
  U463/Z (CKXOR2D1)                                 0.035     0.093      0.617 f
  n250 (net)                     1        0.001               0.000      0.617 f
  U464/ZN (NR2D1)                                   0.041     0.034      0.651 r
  N73 (net)                      1        0.001               0.000      0.651 r
  s_reg_6_/D (DFQD1)                                0.041     0.000      0.651 r
  data arrival time                                                      0.651

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_6_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.651
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.185


  Startpoint: dr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc
  carry_skip_gen_3   ZeroWireload          tcbn65gpluswc
  carry_skip_0       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_2_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_2_/Q (DFQD4)                               0.030     0.124      0.124 f
  dr[2] (net)                    2        0.007               0.000      0.124 f
  add2/B[2] (carry_skip_0)                                    0.000      0.124 f
  add2/B[2] (net)                         0.007               0.000      0.124 f
  add2/b1/B[2] (carry_skip_gen_3)                             0.000      0.124 f
  add2/b1/B[2] (net)                      0.007               0.000      0.124 f
  add2/b1/U3/ZN (INVD4)                             0.018     0.019      0.143 r
  add2/b1/n10 (net)              1        0.004               0.000      0.143 r
  add2/b1/U13/ZN (CKND2D4)                          0.024     0.023      0.166 f
  add2/b1/n19 (net)              3        0.006               0.000      0.166 f
  add2/b1/U22/ZN (CKND2)                            0.016     0.016      0.183 r
  add2/b1/n24 (net)              2        0.002               0.000      0.183 r
  add2/b1/U31/ZN (OAI21D1)                          0.031     0.022      0.204 f
  add2/b1/n25 (net)              1        0.001               0.000      0.204 f
  add2/b1/U32/ZN (NR2D1)                            0.051     0.042      0.247 r
  add2/b1/n28 (net)              1        0.002               0.000      0.247 r
  add2/b1/U24/ZN (XNR2D1)                           0.042     0.084      0.331 f
  add2/b1/Y[3] (net)             2        0.003               0.000      0.331 f
  add2/b1/Y[3] (carry_skip_gen_3)                             0.000      0.331 f
  add2/Y[3] (net)                         0.003               0.000      0.331 f
  add2/Y[3] (carry_skip_0)                                    0.000      0.331 f
  s2[3] (net)                             0.003               0.000      0.331 f
  U255/ZN (NR2XD1)                                  0.056     0.050      0.380 r
  n223 (net)                     3        0.005               0.000      0.380 r
  U253/ZN (OAI21D2)                                 0.039     0.036      0.416 f
  n230 (net)                     2        0.003               0.000      0.416 f
  U451/ZN (NR2D1)                                   0.083     0.062      0.478 r
  n247 (net)                     3        0.004               0.000      0.478 r
  U454/ZN (OAI21D1)                                 0.040     0.040      0.518 f
  n238 (net)                     1        0.002               0.000      0.518 f
  U455/Z (CKXOR2D1)                                 0.035     0.083      0.601 f
  n239 (net)                     1        0.001               0.000      0.601 f
  U456/ZN (NR2D1)                                   0.041     0.034      0.636 r
  N72 (net)                      1        0.001               0.000      0.636 r
  s_reg_5_/D (DFQD1)                                0.041     0.000      0.636 r
  data arrival time                                                      0.636

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_5_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.636
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.170


  Startpoint: dr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc
  carry_skip_gen_3   ZeroWireload          tcbn65gpluswc
  carry_skip_0       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_2_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_2_/Q (DFQD4)                               0.030     0.124      0.124 f
  dr[2] (net)                    2        0.007               0.000      0.124 f
  add2/B[2] (carry_skip_0)                                    0.000      0.124 f
  add2/B[2] (net)                         0.007               0.000      0.124 f
  add2/b1/B[2] (carry_skip_gen_3)                             0.000      0.124 f
  add2/b1/B[2] (net)                      0.007               0.000      0.124 f
  add2/b1/U3/ZN (INVD4)                             0.018     0.019      0.143 r
  add2/b1/n10 (net)              1        0.004               0.000      0.143 r
  add2/b1/U13/ZN (CKND2D4)                          0.024     0.023      0.166 f
  add2/b1/n19 (net)              3        0.006               0.000      0.166 f
  add2/b1/U22/ZN (CKND2)                            0.016     0.016      0.183 r
  add2/b1/n24 (net)              2        0.002               0.000      0.183 r
  add2/b1/U31/ZN (OAI21D1)                          0.031     0.022      0.204 f
  add2/b1/n25 (net)              1        0.001               0.000      0.204 f
  add2/b1/U32/ZN (NR2D1)                            0.051     0.042      0.247 r
  add2/b1/n28 (net)              1        0.002               0.000      0.247 r
  add2/b1/U24/ZN (XNR2D1)                           0.042     0.084      0.331 f
  add2/b1/Y[3] (net)             2        0.003               0.000      0.331 f
  add2/b1/Y[3] (carry_skip_gen_3)                             0.000      0.331 f
  add2/Y[3] (net)                         0.003               0.000      0.331 f
  add2/Y[3] (carry_skip_0)                                    0.000      0.331 f
  s2[3] (net)                             0.003               0.000      0.331 f
  U255/ZN (NR2XD1)                                  0.056     0.050      0.380 r
  n223 (net)                     3        0.005               0.000      0.380 r
  U253/ZN (OAI21D2)                                 0.039     0.036      0.416 f
  n230 (net)                     2        0.003               0.000      0.416 f
  U451/ZN (NR2D1)                                   0.083     0.062      0.478 r
  n247 (net)                     3        0.004               0.000      0.478 r
  U452/ZN (XNR2D1)                                  0.034     0.105      0.582 f
  n234 (net)                     1        0.001               0.000      0.582 f
  U453/ZN (NR2D1)                                   0.041     0.034      0.616 r
  N71 (net)                      1        0.001               0.000      0.616 r
  s_reg_4_/D (DFQD1)                                0.041     0.000      0.616 r
  data arrival time                                                      0.616

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_4_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.616
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.150


  Startpoint: dr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc
  carry_skip_gen_3   ZeroWireload          tcbn65gpluswc
  carry_skip_0       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_2_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_2_/Q (DFQD4)                               0.030     0.124      0.124 f
  dr[2] (net)                    2        0.007               0.000      0.124 f
  add2/B[2] (carry_skip_0)                                    0.000      0.124 f
  add2/B[2] (net)                         0.007               0.000      0.124 f
  add2/b1/B[2] (carry_skip_gen_3)                             0.000      0.124 f
  add2/b1/B[2] (net)                      0.007               0.000      0.124 f
  add2/b1/U3/ZN (INVD4)                             0.018     0.019      0.143 r
  add2/b1/n10 (net)              1        0.004               0.000      0.143 r
  add2/b1/U13/ZN (CKND2D4)                          0.024     0.023      0.166 f
  add2/b1/n19 (net)              3        0.006               0.000      0.166 f
  add2/b1/U22/ZN (CKND2)                            0.016     0.016      0.183 r
  add2/b1/n24 (net)              2        0.002               0.000      0.183 r
  add2/b1/U31/ZN (OAI21D1)                          0.031     0.022      0.204 f
  add2/b1/n25 (net)              1        0.001               0.000      0.204 f
  add2/b1/U32/ZN (NR2D1)                            0.051     0.042      0.247 r
  add2/b1/n28 (net)              1        0.002               0.000      0.247 r
  add2/b1/U24/ZN (XNR2D1)                           0.045     0.097      0.344 r
  add2/b1/Y[3] (net)             2        0.003               0.000      0.344 r
  add2/b1/Y[3] (carry_skip_gen_3)                             0.000      0.344 r
  add2/Y[3] (net)                         0.003               0.000      0.344 r
  add2/Y[3] (carry_skip_0)                                    0.000      0.344 r
  s2[3] (net)                             0.003               0.000      0.344 r
  U255/ZN (NR2XD1)                                  0.040     0.039      0.383 f
  n223 (net)                     3        0.005               0.000      0.383 f
  U335/ZN (NR2D0)                                   0.088     0.066      0.449 r
  n228 (net)                     1        0.002               0.000      0.449 r
  U449/ZN (XNR2D1)                                  0.034     0.085      0.534 f
  n229 (net)                     1        0.001               0.000      0.534 f
  U450/ZN (NR2D1)                                   0.041     0.034      0.568 r
  N70 (net)                      1        0.001               0.000      0.568 r
  s_reg_3_/D (DFQD1)                                0.041     0.000      0.568 r
  data arrival time                                                      0.568

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_3_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.568
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.102


  Startpoint: br_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc
  carry_skip_gen_7   ZeroWireload          tcbn65gpluswc
  carry_skip_1       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  br_reg_1_/CP (DFQD4)                              0.000     0.000      0.000 r
  br_reg_1_/Q (DFQD4)                               0.031     0.125      0.125 f
  br[1] (net)                    3        0.008               0.000      0.125 f
  add1/B[1] (carry_skip_1)                                    0.000      0.125 f
  add1/B[1] (net)                         0.008               0.000      0.125 f
  add1/b1/B[1] (carry_skip_gen_7)                             0.000      0.125 f
  add1/b1/B[1] (net)                      0.008               0.000      0.125 f
  add1/b1/U10/ZN (INVD2)                            0.027     0.025      0.150 r
  add1/b1/n3 (net)               1        0.005               0.000      0.150 r
  add1/b1/U14/ZN (ND2D4)                            0.029     0.029      0.179 f
  add1/b1/n30 (net)              4        0.008               0.000      0.179 f
  add1/b1/U36/Z (AN2XD1)                            0.019     0.038      0.217 f
  add1/b1/n31 (net)              1        0.002               0.000      0.217 f
  add1/b1/U40/ZN (XNR2D1)                           0.047     0.080      0.298 f
  add1/b1/Y[1] (net)             3        0.004               0.000      0.298 f
  add1/b1/Y[1] (carry_skip_gen_7)                             0.000      0.298 f
  add1/Y[1] (net)                         0.004               0.000      0.298 f
  add1/Y[1] (carry_skip_1)                                    0.000      0.298 f
  s1[1] (net)                             0.004               0.000      0.298 f
  U262/ZN (CKND2D0)                                 0.040     0.036      0.334 r
  n212 (net)                     1        0.001               0.000      0.334 r
  U217/ZN (INVD0)                                   0.022     0.026      0.359 f
  n214 (net)                     1        0.001               0.000      0.359 f
  U127/ZN (NR2D1)                                   0.051     0.037      0.396 r
  n216 (net)                     1        0.002               0.000      0.396 r
  U215/Z (XOR2D0)                                   0.036     0.088      0.484 f
  n217 (net)                     1        0.001               0.000      0.484 f
  U211/ZN (NR2XD0)                                  0.038     0.032      0.516 r
  N68 (net)                      1        0.001               0.000      0.516 r
  s_reg_1_/D (DFQD1)                                0.038     0.000      0.516 r
  data arrival time                                                      0.516

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_1_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.033      0.467
  data required time                                                     0.467
  -------------------------------------------------------------------------------
  data required time                                                     0.467
  data arrival time                                                     -0.516
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.049


  Startpoint: br_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc
  carry_skip_gen_7   ZeroWireload          tcbn65gpluswc
  carry_skip_1       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  br_reg_1_/CP (DFQD4)                              0.000     0.000      0.000 r
  br_reg_1_/Q (DFQD4)                               0.031     0.125      0.125 f
  br[1] (net)                    3        0.008               0.000      0.125 f
  add1/B[1] (carry_skip_1)                                    0.000      0.125 f
  add1/B[1] (net)                         0.008               0.000      0.125 f
  add1/b1/B[1] (carry_skip_gen_7)                             0.000      0.125 f
  add1/b1/B[1] (net)                      0.008               0.000      0.125 f
  add1/b1/U10/ZN (INVD2)                            0.027     0.025      0.150 r
  add1/b1/n3 (net)               1        0.005               0.000      0.150 r
  add1/b1/U14/ZN (ND2D4)                            0.029     0.029      0.179 f
  add1/b1/n30 (net)              4        0.008               0.000      0.179 f
  add1/b1/U34/ZN (ND2D2)                            0.022     0.020      0.200 r
  add1/b1/n16 (net)              1        0.002               0.000      0.200 r
  add1/b1/U33/ZN (ND2D2)                            0.020     0.022      0.222 f
  add1/b1/n15 (net)              1        0.002               0.000      0.222 f
  add1/b1/U30/ZN (XNR2D1)                           0.041     0.085      0.306 r
  add1/b1/Y[2] (net)             2        0.002               0.000      0.306 r
  add1/b1/Y[2] (carry_skip_gen_7)                             0.000      0.306 r
  add1/Y[2] (net)                         0.002               0.000      0.306 r
  add1/Y[2] (carry_skip_1)                                    0.000      0.306 r
  s1[2] (net)                             0.002               0.000      0.306 r
  U423/ZN (INVD1)                                   0.016     0.019      0.325 f
  n109 (net)                     1        0.001               0.000      0.325 f
  U102/ZN (CKND2D1)                                 0.058     0.036      0.361 r
  n218 (net)                     2        0.004               0.000      0.361 r
  U214/ZN (CKND2D1)                                 0.033     0.034      0.395 f
  n220 (net)                     1        0.002               0.000      0.395 f
  U446/Z (CKXOR2D1)                                 0.035     0.082      0.477 f
  n221 (net)                     1        0.001               0.000      0.477 f
  U447/ZN (NR2D1)                                   0.041     0.034      0.511 r
  N69 (net)                      1        0.001               0.000      0.511 r
  s_reg_2_/D (DFQD1)                                0.041     0.000      0.511 r
  data arrival time                                                      0.511

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_2_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.511
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.045


  Startpoint: s_reg_17_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[17] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_17_/CP (DFQD1)                              0.000     0.000      0.000 r
  s_reg_17_/Q (DFQD1)                               0.429     0.318      0.318 r
  s[17] (net)                    1        0.050               0.000      0.318 r
  s[17] (out)                                       0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_16_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[16] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_16_/CP (DFQD1)                              0.000     0.000      0.000 r
  s_reg_16_/Q (DFQD1)                               0.429     0.318      0.318 r
  s[16] (net)                    1        0.050               0.000      0.318 r
  s[16] (out)                                       0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_15_/CP (DFQD1)                              0.000     0.000      0.000 r
  s_reg_15_/Q (DFQD1)                               0.429     0.318      0.318 r
  s[15] (net)                    1        0.050               0.000      0.318 r
  s[15] (out)                                       0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[13] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_13_/CP (DFQD1)                              0.000     0.000      0.000 r
  s_reg_13_/Q (DFQD1)                               0.429     0.318      0.318 r
  s[13] (net)                    1        0.050               0.000      0.318 r
  s[13] (out)                                       0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_11_/CP (DFQD1)                              0.000     0.000      0.000 r
  s_reg_11_/Q (DFQD1)                               0.429     0.318      0.318 r
  s[11] (net)                    1        0.050               0.000      0.318 r
  s[11] (out)                                       0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[10] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_10_/CP (DFQD1)                              0.000     0.000      0.000 r
  s_reg_10_/Q (DFQD1)                               0.429     0.318      0.318 r
  s[10] (net)                    1        0.050               0.000      0.318 r
  s[10] (out)                                       0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_9_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_9_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[9] (net)                     1        0.050               0.000      0.318 r
  s[9] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_8_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_8_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[8] (net)                     1        0.050               0.000      0.318 r
  s[8] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_7_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_7_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[7] (net)                     1        0.050               0.000      0.318 r
  s[7] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_6_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_6_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[6] (net)                     1        0.050               0.000      0.318 r
  s[6] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_5_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_5_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[5] (net)                     1        0.050               0.000      0.318 r
  s[5] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_4_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_4_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[4] (net)                     1        0.050               0.000      0.318 r
  s[4] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_3_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_3_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[3] (net)                     1        0.050               0.000      0.318 r
  s[3] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_2_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_2_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[2] (net)                     1        0.050               0.000      0.318 r
  s[2] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_1_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_1_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[1] (net)                     1        0.050               0.000      0.318 r
  s[1] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[14] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_14_/CP (DFD2)                               0.000     0.000      0.000 r
  s_reg_14_/Q (DFD2)                                0.220     0.235      0.235 r
  s[14] (net)                    1        0.050               0.000      0.235 r
  s[14] (out)                                       0.220     0.000      0.235 r
  data arrival time                                                      0.235

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.235
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.065


  Startpoint: s_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[12] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_12_/CP (DFD2)                               0.000     0.000      0.000 r
  s_reg_12_/Q (DFD2)                                0.220     0.235      0.235 r
  s[12] (net)                    1        0.050               0.000      0.235 r
  s[12] (out)                                       0.220     0.000      0.235 r
  data arrival time                                                      0.235

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.235
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.065


  Startpoint: s_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_0_/CP (DFQD2)                               0.000     0.000      0.000 r
  s_reg_0_/Q (DFQD2)                                0.219     0.215      0.215 r
  s[0] (net)                     1        0.050               0.000      0.215 r
  s[0] (out)                                        0.219     0.000      0.215 r
  data arrival time                                                      0.215

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: dr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc
  carry_skip_gen_3   ZeroWireload          tcbn65gpluswc
  carry_skip_0       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_0_/CP (DFQD2)                              0.000     0.000      0.000 r
  dr_reg_0_/Q (DFQD2)                               0.023     0.131      0.131 f
  dr[0] (net)                    2        0.003               0.000      0.131 f
  add2/B[0] (carry_skip_0)                                    0.000      0.131 f
  add2/B[0] (net)                         0.003               0.000      0.131 f
  add2/b1/B[0] (carry_skip_gen_3)                             0.000      0.131 f
  add2/b1/B[0] (net)                      0.003               0.000      0.131 f
  add2/b1/U26/ZN (XNR2D1)                           0.037     0.095      0.226 f
  add2/b1/Y[0] (net)             2        0.002               0.000      0.226 f
  add2/b1/Y[0] (carry_skip_gen_3)                             0.000      0.226 f
  add2/Y[0] (net)                         0.002               0.000      0.226 f
  add2/Y[0] (carry_skip_0)                                    0.000      0.226 f
  s2[0] (net)                             0.002               0.000      0.226 f
  U425/ZN (ND2D1)                                   0.031     0.029      0.256 r
  n215 (net)                     2        0.002               0.000      0.256 r
  U218/ZN (INVD1)                                   0.027     0.026      0.282 f
  n5 (net)                       3        0.004               0.000      0.282 f
  U128/ZN (NR2XD0)                                  0.038     0.030      0.312 r
  N67 (net)                      1        0.001               0.000      0.312 r
  s_reg_0_/D (DFQD2)                                0.038     0.000      0.312 r
  data arrival time                                                      0.312

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_0_/CP (DFQD2)                                         0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.312
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.154


  Startpoint: a[8] (input port clocked by clk)
  Endpoint: ar_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[8] (in)                                         0.000     0.000      0.200 r
  a[8] (net)                     1        0.001               0.000      0.200 r
  U116/ZN (INVD0)                                   0.016     0.012      0.212 f
  n209 (net)                     1        0.001               0.000      0.212 f
  U120/ZN (NR2D0)                                   0.068     0.048      0.259 r
  N11 (net)                      1        0.001               0.000      0.259 r
  ar_reg_8_/D (DFQD4)                               0.068     0.000      0.259 r
  data arrival time                                                      0.259

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_8_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.045      0.455
  data required time                                                     0.455
  -------------------------------------------------------------------------------
  data required time                                                     0.455
  data arrival time                                                     -0.259
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.196


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U122/ZN (NR2D0)                                   0.068     0.045      0.245 r
  N22 (net)                      1        0.001               0.000      0.245 r
  br_reg_3_/D (DFQD4)                               0.068     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_3_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.045      0.455
  data required time                                                     0.455
  -------------------------------------------------------------------------------
  data required time                                                     0.455
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.210


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U121/ZN (NR2D0)                                   0.068     0.045      0.245 r
  N19 (net)                      1        0.001               0.000      0.245 r
  br_reg_0_/D (DFQD4)                               0.068     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_0_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.045      0.455
  data required time                                                     0.455
  -------------------------------------------------------------------------------
  data required time                                                     0.455
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.210


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U123/ZN (NR2D0)                                   0.068     0.045      0.245 r
  N48 (net)                      1        0.001               0.000      0.245 r
  cr_reg_13_/D (DFQD1)                              0.068     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_13_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.040      0.460
  data required time                                                     0.460
  -------------------------------------------------------------------------------
  data required time                                                     0.460
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.215


  Startpoint: a[3] (input port clocked by clk)
  Endpoint: ar_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[3] (in)                                         0.000     0.000      0.200 r
  a[3] (net)                     1        0.001               0.000      0.200 r
  U235/ZN (INVD1)                                   0.011     0.008      0.208 f
  n203 (net)                     1        0.001               0.000      0.208 f
  U187/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N6 (net)                       1        0.001               0.000      0.238 r
  ar_reg_3_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_3_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[2] (input port clocked by clk)
  Endpoint: ar_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[2] (in)                                         0.000     0.000      0.200 r
  a[2] (net)                     1        0.001               0.000      0.200 r
  U234/ZN (INVD1)                                   0.011     0.008      0.208 f
  n205 (net)                     1        0.001               0.000      0.208 f
  U186/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N5 (net)                       1        0.001               0.000      0.238 r
  ar_reg_2_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_2_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: ar_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[1] (in)                                         0.000     0.000      0.200 r
  a[1] (net)                     1        0.001               0.000      0.200 r
  U231/ZN (INVD1)                                   0.011     0.008      0.208 f
  n202 (net)                     1        0.001               0.000      0.208 f
  U185/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N4 (net)                       1        0.001               0.000      0.238 r
  ar_reg_1_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_1_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: ar_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[0] (in)                                         0.000     0.000      0.200 r
  a[0] (net)                     1        0.001               0.000      0.200 r
  U233/ZN (INVD1)                                   0.011     0.008      0.208 f
  n206 (net)                     1        0.001               0.000      0.208 f
  U199/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N3 (net)                       1        0.001               0.000      0.238 r
  ar_reg_0_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_0_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[5] (input port clocked by clk)
  Endpoint: ar_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[5] (in)                                         0.000     0.000      0.200 r
  a[5] (net)                     1        0.001               0.000      0.200 r
  U232/ZN (INVD1)                                   0.011     0.008      0.208 f
  n207 (net)                     1        0.001               0.000      0.208 f
  U198/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N8 (net)                       1        0.001               0.000      0.238 r
  ar_reg_5_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_5_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[6] (input port clocked by clk)
  Endpoint: ar_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[6] (in)                                         0.000     0.000      0.200 r
  a[6] (net)                     1        0.001               0.000      0.200 r
  U236/ZN (INVD1)                                   0.011     0.008      0.208 f
  n208 (net)                     1        0.001               0.000      0.208 f
  U197/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N9 (net)                       1        0.001               0.000      0.238 r
  ar_reg_6_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_6_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[4] (input port clocked by clk)
  Endpoint: ar_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[4] (in)                                         0.000     0.000      0.200 r
  a[4] (net)                     1        0.001               0.000      0.200 r
  U230/ZN (INVD1)                                   0.011     0.008      0.208 f
  n204 (net)                     1        0.001               0.000      0.208 f
  U196/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N7 (net)                       1        0.001               0.000      0.238 r
  ar_reg_4_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_4_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[10] (input port clocked by clk)
  Endpoint: ar_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[10] (in)                                        0.000     0.000      0.200 r
  a[10] (net)                    1        0.001               0.000      0.200 r
  U221/ZN (INVD1)                                   0.011     0.008      0.208 f
  n197 (net)                     1        0.001               0.000      0.208 f
  U193/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N13 (net)                      1        0.001               0.000      0.238 r
  ar_reg_10_/D (DFQD4)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_10_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[7] (input port clocked by clk)
  Endpoint: ar_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[7] (in)                                         0.000     0.000      0.200 r
  a[7] (net)                     1        0.001               0.000      0.200 r
  U227/ZN (INVD1)                                   0.011     0.008      0.208 f
  n199 (net)                     1        0.001               0.000      0.208 f
  U194/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N10 (net)                      1        0.001               0.000      0.238 r
  ar_reg_7_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_7_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[15] (input port clocked by clk)
  Endpoint: ar_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[15] (in)                                        0.000     0.000      0.200 r
  a[15] (net)                    1        0.001               0.000      0.200 r
  U223/ZN (INVD1)                                   0.011     0.008      0.208 f
  n194 (net)                     1        0.001               0.000      0.208 f
  U188/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N18 (net)                      1        0.001               0.000      0.238 r
  ar_reg_15_/D (DFQD1)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_15_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.228


  Startpoint: a[14] (input port clocked by clk)
  Endpoint: ar_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[14] (in)                                        0.000     0.000      0.200 r
  a[14] (net)                    1        0.001               0.000      0.200 r
  U222/ZN (INVD1)                                   0.011     0.008      0.208 f
  n196 (net)                     1        0.001               0.000      0.208 f
  U189/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N17 (net)                      1        0.001               0.000      0.238 r
  ar_reg_14_/D (DFQD1)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_14_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.228


  Startpoint: a[13] (input port clocked by clk)
  Endpoint: ar_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[13] (in)                                        0.000     0.000      0.200 r
  a[13] (net)                    1        0.001               0.000      0.200 r
  U225/ZN (INVD1)                                   0.011     0.008      0.208 f
  n200 (net)                     1        0.001               0.000      0.208 f
  U190/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N16 (net)                      1        0.001               0.000      0.238 r
  ar_reg_13_/D (DFQD1)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_13_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.228


  Startpoint: a[12] (input port clocked by clk)
  Endpoint: ar_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[12] (in)                                        0.000     0.000      0.200 r
  a[12] (net)                    1        0.001               0.000      0.200 r
  U224/ZN (INVD1)                                   0.011     0.008      0.208 f
  n201 (net)                     1        0.001               0.000      0.208 f
  U191/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N15 (net)                      1        0.001               0.000      0.238 r
  ar_reg_12_/D (DFQD1)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_12_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.228


  Startpoint: a[11] (input port clocked by clk)
  Endpoint: ar_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[11] (in)                                        0.000     0.000      0.200 r
  a[11] (net)                    1        0.001               0.000      0.200 r
  U226/ZN (INVD1)                                   0.011     0.008      0.208 f
  n198 (net)                     1        0.001               0.000      0.208 f
  U192/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N14 (net)                      1        0.001               0.000      0.238 r
  ar_reg_11_/D (DFQD1)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_11_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.228


  Startpoint: a[9] (input port clocked by clk)
  Endpoint: ar_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[9] (in)                                         0.000     0.000      0.200 r
  a[9] (net)                     1        0.001               0.000      0.200 r
  U229/ZN (INVD1)                                   0.011     0.008      0.208 f
  n195 (net)                     1        0.001               0.000      0.208 f
  U195/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N12 (net)                      1        0.001               0.000      0.238 r
  ar_reg_9_/D (DFQD1)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_9_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.228


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U170/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N45 (net)                      1        0.001               0.000      0.228 r
  cr_reg_10_/D (DFQD4)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_10_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U154/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N62 (net)                      1        0.001               0.000      0.228 r
  dr_reg_11_/D (DFQD4)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_11_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U152/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N61 (net)                      1        0.001               0.000      0.228 r
  dr_reg_10_/D (DFQD4)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_10_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U146/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N38 (net)                      1        0.001               0.000      0.228 r
  cr_reg_3_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_3_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U144/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N54 (net)                      1        0.001               0.000      0.228 r
  dr_reg_3_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_3_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U142/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N37 (net)                      1        0.001               0.000      0.228 r
  cr_reg_2_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_2_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U140/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N21 (net)                      1        0.001               0.000      0.228 r
  br_reg_2_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_2_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U173/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N53 (net)                      1        0.001               0.000      0.228 r
  dr_reg_2_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_2_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U141/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N36 (net)                      1        0.001               0.000      0.228 r
  cr_reg_1_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_1_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U143/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N35 (net)                      1        0.001               0.000      0.228 r
  cr_reg_0_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_0_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U145/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N52 (net)                      1        0.001               0.000      0.228 r
  dr_reg_1_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_1_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U150/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N41 (net)                      1        0.001               0.000      0.228 r
  cr_reg_6_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_6_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U153/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N57 (net)                      1        0.001               0.000      0.228 r
  dr_reg_6_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_6_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U139/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N24 (net)                      1        0.001               0.000      0.228 r
  br_reg_5_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_5_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U156/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N60 (net)                      1        0.001               0.000      0.228 r
  dr_reg_9_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_9_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U159/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N40 (net)                      1        0.001               0.000      0.228 r
  cr_reg_5_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_5_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U160/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N23 (net)                      1        0.001               0.000      0.228 r
  br_reg_4_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_4_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U161/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N55 (net)                      1        0.001               0.000      0.228 r
  dr_reg_4_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_4_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U163/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N39 (net)                      1        0.001               0.000      0.228 r
  cr_reg_4_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_4_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U164/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N56 (net)                      1        0.001               0.000      0.228 r
  dr_reg_5_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_5_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U165/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N25 (net)                      1        0.001               0.000      0.228 r
  br_reg_6_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_6_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U168/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N29 (net)                      1        0.001               0.000      0.228 r
  br_reg_10_/D (DFQD4)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_10_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U169/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N27 (net)                      1        0.001               0.000      0.228 r
  br_reg_8_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_8_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U131/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N26 (net)                      1        0.001               0.000      0.228 r
  br_reg_7_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_7_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U148/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N20 (net)                      1        0.001               0.000      0.228 r
  br_reg_1_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_1_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U172/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N46 (net)                      1        0.001               0.000      0.228 r
  cr_reg_11_/D (DFQD4)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_11_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U158/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N44 (net)                      1        0.001               0.000      0.228 r
  cr_reg_9_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_9_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U147/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N51 (net)                      1        0.001               0.000      0.228 r
  dr_reg_0_/D (DFQD2)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_0_/CP (DFQD2)                                        0.000      0.500 r
  library setup time                                         -0.035      0.465
  data required time                                                     0.465
  -------------------------------------------------------------------------------
  data required time                                                     0.465
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.237


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U134/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N32 (net)                      1        0.001               0.000      0.228 r
  br_reg_13_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_13_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U171/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N43 (net)                      1        0.001               0.000      0.228 r
  cr_reg_8_/D (DFQD1)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_8_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U166/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N42 (net)                      1        0.001               0.000      0.228 r
  cr_reg_7_/D (DFQD1)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_7_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U167/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N66 (net)                      1        0.001               0.000      0.228 r
  dr_reg_15_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_15_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U162/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N65 (net)                      1        0.001               0.000      0.228 r
  dr_reg_14_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_14_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U129/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N34 (net)                      1        0.001               0.000      0.228 r
  br_reg_15_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_15_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U138/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N30 (net)                      1        0.001               0.000      0.228 r
  br_reg_11_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_11_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U137/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N28 (net)                      1        0.001               0.000      0.228 r
  br_reg_9_/D (DFQD1)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_9_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U136/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N50 (net)                      1        0.001               0.000      0.228 r
  cr_reg_15_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_15_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U133/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N33 (net)                      1        0.001               0.000      0.228 r
  br_reg_14_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_14_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U135/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N31 (net)                      1        0.001               0.000      0.228 r
  br_reg_12_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_12_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U132/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N49 (net)                      1        0.001               0.000      0.228 r
  cr_reg_14_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_14_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U130/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N47 (net)                      1        0.001               0.000      0.228 r
  cr_reg_12_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_12_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U157/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N64 (net)                      1        0.001               0.000      0.228 r
  dr_reg_13_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_13_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U155/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N63 (net)                      1        0.001               0.000      0.228 r
  dr_reg_12_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_12_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U151/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N59 (net)                      1        0.001               0.000      0.228 r
  dr_reg_8_/D (DFQD1)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_8_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_skip_adder   ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   80        0.099               0.000      0.200 f
  U149/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N58 (net)                      1        0.001               0.000      0.228 r
  dr_reg_7_/D (DFQD1)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_7_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


1
