{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703254489795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703254489799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 22 16:14:49 2023 " "Processing started: Fri Dec 22 16:14:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703254489799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703254489799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tree_multiplier -c tree_multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off tree_multiplier -c tree_multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703254489800 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703254490117 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703254490117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tree_multiplier.v 10 10 " "Found 10 design units, including 10 entities, in source file tree_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 tree_multiplier " "Found entity 1: tree_multiplier" {  } { { "tree_multiplier.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/Project 2/tree_multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703254495222 ""} { "Info" "ISGN_ENTITY_NAME" "2 removeSign " "Found entity 2: removeSign" {  } { { "tree_multiplier.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/Project 2/tree_multiplier.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703254495222 ""} { "Info" "ISGN_ENTITY_NAME" "3 fixSign " "Found entity 3: fixSign" {  } { { "tree_multiplier.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/Project 2/tree_multiplier.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703254495222 ""} { "Info" "ISGN_ENTITY_NAME" "4 shiftAdder " "Found entity 4: shiftAdder" {  } { { "tree_multiplier.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/Project 2/tree_multiplier.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703254495222 ""} { "Info" "ISGN_ENTITY_NAME" "5 fulladder " "Found entity 5: fulladder" {  } { { "tree_multiplier.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/Project 2/tree_multiplier.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703254495222 ""} { "Info" "ISGN_ENTITY_NAME" "6 halfadder " "Found entity 6: halfadder" {  } { { "tree_multiplier.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/Project 2/tree_multiplier.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703254495222 ""} { "Info" "ISGN_ENTITY_NAME" "7 full_adder_ripple " "Found entity 7: full_adder_ripple" {  } { { "tree_multiplier.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/Project 2/tree_multiplier.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703254495222 ""} { "Info" "ISGN_ENTITY_NAME" "8 FullAdder_16bit " "Found entity 8: FullAdder_16bit" {  } { { "tree_multiplier.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/Project 2/tree_multiplier.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703254495222 ""} { "Info" "ISGN_ENTITY_NAME" "9 csa_32 " "Found entity 9: csa_32" {  } { { "tree_multiplier.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/Project 2/tree_multiplier.v" 183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703254495222 ""} { "Info" "ISGN_ENTITY_NAME" "10 csa_64 " "Found entity 10: csa_64" {  } { { "tree_multiplier.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/Project 2/tree_multiplier.v" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703254495222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703254495222 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tree_multiplier " "Elaborating entity \"tree_multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703254495239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "removeSign removeSign:rs " "Elaborating entity \"removeSign\" for hierarchy \"removeSign:rs\"" {  } { { "tree_multiplier.v" "rs" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/Project 2/tree_multiplier.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703254495313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftAdder shiftAdder:u2\[0\].sa1 " "Elaborating entity \"shiftAdder\" for hierarchy \"shiftAdder:u2\[0\].sa1\"" {  } { { "tree_multiplier.v" "u2\[0\].sa1" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/Project 2/tree_multiplier.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703254495319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder shiftAdder:u2\[0\].sa1\|fulladder:fal " "Elaborating entity \"fulladder\" for hierarchy \"shiftAdder:u2\[0\].sa1\|fulladder:fal\"" {  } { { "tree_multiplier.v" "fal" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/Project 2/tree_multiplier.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703254495328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csa_64 csa_64:csa64 " "Elaborating entity \"csa_64\" for hierarchy \"csa_64:csa64\"" {  } { { "tree_multiplier.v" "csa64" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/Project 2/tree_multiplier.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703254495704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csa_32 csa_64:csa64\|csa_32:u1 " "Elaborating entity \"csa_32\" for hierarchy \"csa_64:csa64\|csa_32:u1\"" {  } { { "tree_multiplier.v" "u1" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/Project 2/tree_multiplier.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703254495710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder_16bit csa_64:csa64\|csa_32:u1\|FullAdder_16bit:u1 " "Elaborating entity \"FullAdder_16bit\" for hierarchy \"csa_64:csa64\|csa_32:u1\|FullAdder_16bit:u1\"" {  } { { "tree_multiplier.v" "u1" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/Project 2/tree_multiplier.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703254495715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_ripple csa_64:csa64\|csa_32:u1\|FullAdder_16bit:u1\|full_adder_ripple:full_adder_ripple\[0\].FA " "Elaborating entity \"full_adder_ripple\" for hierarchy \"csa_64:csa64\|csa_32:u1\|FullAdder_16bit:u1\|full_adder_ripple:full_adder_ripple\[0\].FA\"" {  } { { "tree_multiplier.v" "full_adder_ripple\[0\].FA" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/Project 2/tree_multiplier.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703254495719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fixSign fixSign:fs " "Elaborating entity \"fixSign\" for hierarchy \"fixSign:fs\"" {  } { { "tree_multiplier.v" "fs" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/Project 2/tree_multiplier.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703254495759 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin u3 32 1 " "Port \"cin\" on the entity instantiation of \"u3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "tree_multiplier.v" "u3" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/Project 2/tree_multiplier.v" 223 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1703254495895 "|tree_multiplier|csa_64:csa64|csa_32:u1|FullAdder_16bit:u3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin u2 32 1 " "Port \"cin\" on the entity instantiation of \"u2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "tree_multiplier.v" "u2" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/Project 2/tree_multiplier.v" 214 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1703254495896 "|tree_multiplier|csa_64:csa64|csa_32:u1|FullAdder_16bit:u2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin u3 32 1 " "Port \"cin\" on the entity instantiation of \"u3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "tree_multiplier.v" "u3" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/Project 2/tree_multiplier.v" 223 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1703254495897 "|tree_multiplier|csa_64:csa64|csa_32:u1|FullAdder_16bit:u3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin u2 32 1 " "Port \"cin\" on the entity instantiation of \"u2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "tree_multiplier.v" "u2" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/Project 2/tree_multiplier.v" 214 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1703254495897 "|tree_multiplier|csa_64:csa64|csa_32:u1|FullAdder_16bit:u2"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1703254499266 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1703254500325 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1703254504652 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703254504652 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3046 " "Implemented 3046 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1703254504757 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1703254504757 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2918 " "Implemented 2918 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1703254504757 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1703254504757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703254504778 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 22 16:15:04 2023 " "Processing ended: Fri Dec 22 16:15:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703254504778 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703254504778 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703254504778 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703254504778 ""}
