/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
/*
 * Device Tree binding constants for AST2700 clock controller.
 *
 * Copyright (c) 2023 Aspeed Technology Inc.
 */

#ifndef __DT_BINDINGS_CLOCK_AST1700_H
#define __DT_BINDINGS_CLOCK_AST1700_H

/* io die clk gate */
#define AST1700_CLK_GATE_LCLK0       (0)
#define AST1700_CLK_GATE_LCLK1       (1)
#define AST1700_CLK_GATE_ESPI0CLK    (2)
#define AST1700_CLK_GATE_ESPI1CLK    (3)
#define AST1700_CLK_GATE_SDCLK       (4)
#define AST1700_CLK_GATE_REFCLK      (5)
#define AST1700_CLK_GATE_RSV5CLK     (6)
#define AST1700_CLK_GATE_LPCHCLK     (7)
#define AST1700_CLK_GATE_MAC0CLK     (8)
#define AST1700_CLK_GATE_MAC1CLK     (9)
#define AST1700_CLK_GATE_MAC2CLK     (10)
#define AST1700_CLK_GATE_UART0CLK    (11)
#define AST1700_CLK_GATE_UART1CLK    (12)
#define AST1700_CLK_GATE_UART2CLK    (13)
#define AST1700_CLK_GATE_UART3CLK    (14)
/* reserved bit 15*/
#define AST1700_CLK_GATE_I3C0CLK     (16)
#define AST1700_CLK_GATE_I3C1CLK     (17)
#define AST1700_CLK_GATE_I3C2CLK     (18)
#define AST1700_CLK_GATE_I3C3CLK     (19)
#define AST1700_CLK_GATE_I3C4CLK     (20)
#define AST1700_CLK_GATE_I3C5CLK     (21)
#define AST1700_CLK_GATE_I3C6CLK     (22)
#define AST1700_CLK_GATE_I3C7CLK     (23)
#define AST1700_CLK_GATE_I3C8CLK     (24)
#define AST1700_CLK_GATE_I3C9CLK     (25)
#define AST1700_CLK_GATE_I3C10CLK    (26)
#define AST1700_CLK_GATE_I3C11CLK    (27)
#define AST1700_CLK_GATE_I3C12CLK    (28)
#define AST1700_CLK_GATE_I3C13CLK    (29)
#define AST1700_CLK_GATE_I3C14CLK    (30)
#define AST1700_CLK_GATE_I3C15CLK    (31)

#define AST1700_CLK_GATE_UART5CLK    (32 + 0)
#define AST1700_CLK_GATE_UART6CLK    (32 + 1)
#define AST1700_CLK_GATE_UART7CLK    (32 + 2)
#define AST1700_CLK_GATE_UART8CLK    (32 + 3)
#define AST1700_CLK_GATE_UART9CLK	(32 + 4)
#define AST1700_CLK_GATE_UART10CLK   (32 + 5)
#define AST1700_CLK_GATE_UART11CLK   (32 + 6)
#define AST1700_CLK_GATE_UART12CLK   (32 + 7)
#define AST1700_CLK_GATE_FSICLK      (32 + 8)
#define AST1700_CLK_GATE_LTPIPHYCLK	(32 + 9)
#define AST1700_CLK_GATE_LTPICLK     (32 + 10)
#define AST1700_CLK_GATE_VGALCLK     (32 + 11)
#define AST1700_CLK_GATE_USBUARTCLK  (32 + 12)
#define AST1700_CLK_GATE_CANCLK      (32 + 13)
#define AST1700_CLK_GATE_PCICLK	(32 + 14)
#define AST1700_CLK_GATE_SLICLK      (32 + 15)

#define AST1700_CLK_GATE_NUM			(AST1700_CLK_GATE_SLICLK + 1)

/* io die clk */
#define AST1700_CLKIN		(AST1700_CLK_GATE_NUM + 0)
#define AST1700_CLK_HPLL		(AST1700_CLK_GATE_NUM + 1)
#define AST1700_CLK_APLL		(AST1700_CLK_GATE_NUM + 2)
#define AST1700_CLK_APLL_DIV2	(AST1700_CLK_GATE_NUM + 3)
#define AST1700_CLK_APLL_DIV4	(AST1700_CLK_GATE_NUM + 4)
#define AST1700_CLK_DPLL		(AST1700_CLK_GATE_NUM + 5)
#define AST1700_CLK_UXCLK		(AST1700_CLK_GATE_NUM + 6)
#define AST1700_CLK_HUXCLK		(AST1700_CLK_GATE_NUM + 7)
#define AST1700_CLK_UARTX		(AST1700_CLK_GATE_NUM + 8)
#define AST1700_CLK_HUARTX		(AST1700_CLK_GATE_NUM + 9)
#define AST1700_CLK_AHB		(AST1700_CLK_GATE_NUM + 10)
#define AST1700_CLK_APB		(AST1700_CLK_GATE_NUM + 11)
#define AST1700_CLK_UART0		(AST1700_CLK_GATE_NUM + 12)
#define AST1700_CLK_UART1		(AST1700_CLK_GATE_NUM + 13)
#define AST1700_CLK_UART2		(AST1700_CLK_GATE_NUM + 14)
#define AST1700_CLK_UART3		(AST1700_CLK_GATE_NUM + 15)
#define AST1700_CLK_UART5		(AST1700_CLK_GATE_NUM + 16)
#define AST1700_CLK_UART6		(AST1700_CLK_GATE_NUM + 17)
#define AST1700_CLK_UART7		(AST1700_CLK_GATE_NUM + 18)
#define AST1700_CLK_UART8		(AST1700_CLK_GATE_NUM + 19)
#define AST1700_CLK_UART9		(AST1700_CLK_GATE_NUM + 20)
#define AST1700_CLK_UART10		(AST1700_CLK_GATE_NUM + 21)
#define AST1700_CLK_UART11		(AST1700_CLK_GATE_NUM + 22)
#define AST1700_CLK_UART12		(AST1700_CLK_GATE_NUM + 23)
#define AST1700_CLK_HPLL_DIVN	(AST1700_CLK_GATE_NUM + 24)
#define AST1700_CLK_APLL_DIVN	(AST1700_CLK_GATE_NUM + 25)
#define AST1700_CLK_SDCLK		(AST1700_CLK_GATE_NUM + 26)
#define AST1700_CLK_RMII		(AST1700_CLK_GATE_NUM + 27)
#define AST1700_CLK_RGMII		(AST1700_CLK_GATE_NUM + 28)
#define AST1700_CLK_MACHCLK		(AST1700_CLK_GATE_NUM + 29)

#define AST1700_NUM_CLKS		(AST1700_CLK_MACHCLK + 1)
#endif
