# ##############################################################################
# Target Board:  ROACH v1.0
# Family:	     virtex5
# Device:	     xc5vlx110t
# Package:	     ff1136
# Speed Grade:	 -1
# Processor:     None
# System clock frequency: 100.000000 MHz
# ##############################################################################


PARAMETER VERSION = 2.1.0

# Clock Ports
PORT sys_clk_n   = sys_clk_n,   DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
PORT sys_clk_p   = sys_clk_p,   DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
PORT dly_clk_n   = dly_clk_n,   DIR = I, SIGIS = CLK, CLK_FREQ = 200000000
PORT dly_clk_p   = dly_clk_p,   DIR = I, SIGIS = CLK, CLK_FREQ = 200000000
PORT aux0_clk_n  = aux0_clk_n,  DIR = I, SIGIS = CLK, CLK_FREQ = 250000000
PORT aux0_clk_p  = aux0_clk_p,  DIR = I, SIGIS = CLK, CLK_FREQ = 250000000
PORT aux1_clk_n  = aux1_clk_n,  DIR = I, SIGIS = CLK, CLK_FREQ = 250000000
PORT aux1_clk_p  = aux1_clk_p,  DIR = I, SIGIS = CLK, CLK_FREQ = 250000000

# EPB Ports
PORT epb_clk_in  = epb_clk_in,  DIR = I
PORT epb_data    = epb_data,    DIR = IO, VEC = [15:0]
PORT epb_addr    = epb_addr,    DIR = I,  VEC = [22:0]
PORT epb_addr_gp = epb_addr_gp, DIR = I,  VEC =  [5:0]
PORT epb_cs_n    = epb_cs_n,    DIR = I
PORT epb_be_n    = epb_be_n,    DIR = I,  VEC =  [1:0]
PORT epb_r_w_n   = epb_r_w_n,   DIR = I
PORT epb_oe_n    = epb_oe_n,    DIR = I
PORT epb_rdy     = epb_rdy,     DIR = O

PORT ppc_irq_n   = ppc_irq_n,   DIR = O
# qdr_test/qdr0
BEGIN qdr_controller_softcal
 PARAMETER INSTANCE = qdr0_controller_softcal
 PARAMETER CLK_FREQ = 250
 PARAMETER HW_VER   = 1.00.a
 BUS_INTERFACE SOPB = opb0
 PARAMETER C_BASEADDR = 0x00030200
 PARAMETER C_HIGHADDR = 0x000302FF
 PORT clk0    = arb_clk
 PORT clk180  = arb_clk180
 PORT clk270  = arb_clk270
 PORT reset   = qdr_test_qdr0_reset
 PORT qdr_k_n       = qdr0_k_n
 PORT qdr_k         = qdr0_k
 PORT qdr_d         = qdr0_d
 PORT qdr_bw_n      = qdr0_bw_n
 PORT qdr_sa        = qdr0_sa
 PORT qdr_w_n       = qdr0_w_n
 PORT qdr_r_n       = qdr0_r_n
 PORT qdr_q         = qdr0_q
 PORT qdr_dll_off_n = qdr0_dll_off_n
 PORT phy_rdy  = qdr_test_qdr0_phy_ready 
 PORT cal_fail = qdr_test_qdr0_cal_fail
 BUS_INTERFACE MQDR = qdr_test_qdr0
END

PORT qdr0_k_n       = qdr0_k_n       , DIR = O
PORT qdr0_k         = qdr0_k         , DIR = O
PORT qdr0_d         = qdr0_d         , DIR = O, VEC = [17:0]
PORT qdr0_bw_n      = qdr0_bw_n      , DIR = O, VEC =  [1:0]
PORT qdr0_sa        = qdr0_sa        , DIR = O, VEC = [21:0]
PORT qdr0_w_n       = qdr0_w_n       , DIR = O
PORT qdr0_r_n       = qdr0_r_n       , DIR = O
PORT qdr0_q         = qdr0_q         , DIR = I, VEC = [17:0]
PORT qdr0_dll_off_n = qdr0_dll_off_n , DIR = O


BEGIN opb_qdr_sniffer
 PARAMETER INSTANCE   = qdr0_sniffer
 PARAMETER HW_VER     = 1.00.a
 PARAMETER ENABLE     = 1
 PARAMETER C_CONFIG_BASEADDR = 0x00030000
 PARAMETER C_CONFIG_HIGHADDR = 0x000300FF
 PARAMETER C_BASEADDR = 0x02000000
 PARAMETER C_HIGHADDR = 0x02ffffff
 BUS_INTERFACE SQDR = qdr_test_qdr0
 BUS_INTERFACE SOPB = opb0
 BUS_INTERFACE COPB = opb0
 PORT qdr_clk       = arb_clk
 PORT slave_addr    = qdr_test_qdr0_address
 PORT slave_wr_strb = qdr_test_qdr0_wr_en
 PORT slave_wr_data = qdr_test_qdr0_data_in
 PORT slave_wr_be   = qdr_test_qdr0_be
 PORT slave_rd_strb = qdr_test_qdr0_rd_en
 PORT slave_rd_data = qdr_test_qdr0_data_out
 PORT slave_ack     = qdr_test_qdr0_ack
 PORT phy_rdy       = qdr_test_qdr0_phy_ready
 PORT cal_fail      = qdr_test_qdr0_cal_fail
 PORT qdr_reset     = qdr_test_qdr0_reset
END



# qdr_test/qdr1
BEGIN qdr_controller_softcal
 PARAMETER INSTANCE = qdr1_controller_softcal
 PARAMETER CLK_FREQ = 250
 PARAMETER HW_VER   = 1.00.a
 BUS_INTERFACE SOPB = opb0
 PARAMETER C_BASEADDR = 0x00030300
 PARAMETER C_HIGHADDR = 0x000303FF
 PORT clk0    = arb_clk
 PORT clk180  = arb_clk180
 PORT clk270  = arb_clk270
 PORT reset   = qdr_test_qdr1_reset
 PORT qdr_k_n       = qdr1_k_n
 PORT qdr_k         = qdr1_k
 PORT qdr_d         = qdr1_d
 PORT qdr_bw_n      = qdr1_bw_n
 PORT qdr_sa        = qdr1_sa
 PORT qdr_w_n       = qdr1_w_n
 PORT qdr_r_n       = qdr1_r_n
 PORT qdr_q         = qdr1_q
 PORT qdr_dll_off_n = qdr1_dll_off_n
 PORT phy_rdy  = qdr_test_qdr1_phy_ready 
 PORT cal_fail = qdr_test_qdr1_cal_fail
 BUS_INTERFACE MQDR = qdr_test_qdr1
END

PORT qdr1_k_n       = qdr1_k_n       , DIR = O
PORT qdr1_k         = qdr1_k         , DIR = O
PORT qdr1_d         = qdr1_d         , DIR = O, VEC = [17:0]
PORT qdr1_bw_n      = qdr1_bw_n      , DIR = O, VEC =  [1:0]
PORT qdr1_sa        = qdr1_sa        , DIR = O, VEC = [21:0]
PORT qdr1_w_n       = qdr1_w_n       , DIR = O
PORT qdr1_r_n       = qdr1_r_n       , DIR = O
PORT qdr1_q         = qdr1_q         , DIR = I, VEC = [17:0]
PORT qdr1_dll_off_n = qdr1_dll_off_n , DIR = O


BEGIN opb_qdr_sniffer
 PARAMETER INSTANCE   = qdr1_sniffer
 PARAMETER HW_VER     = 1.00.a
 PARAMETER ENABLE     = 1
 PARAMETER C_CONFIG_BASEADDR = 0x00030100
 PARAMETER C_CONFIG_HIGHADDR = 0x000301FF
 PARAMETER C_BASEADDR = 0x03000000
 PARAMETER C_HIGHADDR = 0x03ffffff
 BUS_INTERFACE SQDR = qdr_test_qdr1
 BUS_INTERFACE SOPB = opb0
 BUS_INTERFACE COPB = opb0
 PORT qdr_clk       = arb_clk
 PORT slave_addr    = qdr_test_qdr1_address
 PORT slave_wr_strb = qdr_test_qdr1_wr_en
 PORT slave_wr_data = qdr_test_qdr1_data_in
 PORT slave_wr_be   = qdr_test_qdr1_be
 PORT slave_rd_strb = qdr_test_qdr1_rd_en
 PORT slave_rd_data = qdr_test_qdr1_data_out
 PORT slave_ack     = qdr_test_qdr1_ack
 PORT phy_rdy       = qdr_test_qdr1_phy_ready
 PORT cal_fail      = qdr_test_qdr1_cal_fail
 PORT qdr_reset     = qdr_test_qdr1_reset
END



BEGIN roach_infrastructure
  PARAMETER INSTANCE = infrastructure_inst
  PARAMETER HW_VER   = 1.00.a
  PARAMETER CLK_FREQ = 250
  PORT sys_clk_n     = sys_clk_n
  PORT sys_clk_p     = sys_clk_p
  PORT dly_clk_n     = dly_clk_n
  PORT dly_clk_p     = dly_clk_p
  PORT aux0_clk_n    = aux0_clk_n
  PORT aux0_clk_p    = aux0_clk_p
  PORT aux1_clk_n    = aux1_clk_n
  PORT aux1_clk_p    = aux1_clk_p
  PORT epb_clk_in    = epb_clk_in
  PORT sys_clk       = sys_clk
  PORT sys_clk90     = sys_clk90
  PORT sys_clk180    = sys_clk180
  PORT sys_clk270    = sys_clk270
  PORT sys_clk_lock  = sys_clk_lock
  PORT sys_clk2x     = sys_clk2x
  PORT sys_clk2x90   = sys_clk2x90
  PORT sys_clk2x180  = sys_clk2x180
  PORT sys_clk2x270  = sys_clk2x270
  PORT dly_clk       = dly_clk
  PORT aux0_clk      = aux0_clk
  PORT aux0_clk90    = aux0_clk90
  PORT aux0_clk180   = aux0_clk180
  PORT aux0_clk270   = aux0_clk270
  PORT aux1_clk      = aux1_clk
  PORT aux1_clk90    = aux1_clk90
  PORT aux1_clk180   = aux1_clk180
  PORT aux1_clk270   = aux1_clk270
  PORT aux0_clk2x    = aux0_clk2x
  PORT aux0_clk2x90  = aux0_clk2x90
  PORT aux0_clk2x180 = aux0_clk2x180
  PORT aux0_clk2x270 = aux0_clk2x270
  PORT epb_clk       = epb_clk
  PORT idelay_rst    = sys_reset
  PORT idelay_rdy    = idelay_rdy
END

BEGIN reset_block
  PARAMETER INSTANCE = reset_block_inst
  PARAMETER HW_VER   = 1.00.a
  PARAMETER DELAY    = 10
  PARAMETER WIDTH    = 50
  PORT clk           = epb_clk
  PORT async_reset_i = 0b0
  PORT reset_i       = 0b0
  PORT reset_o       = sys_reset
END

BEGIN opb_v20
  PARAMETER INSTANCE = opb0
  PARAMETER HW_VER = 1.10.c
  PARAMETER C_EXT_RESET_HIGH = 1
  PARAMETER C_REG_GRANTS = 0
  PORT SYS_Rst = 0b0
  PORT OPB_Clk = epb_clk
END

BEGIN epb_opb_bridge
  PARAMETER INSTANCE = epb_opb_bridge_inst
  PARAMETER HW_VER   = 1.00.a
  BUS_INTERFACE MOPB = opb0
  PORT OPB_Clk       = epb_clk
  PORT sys_reset     = 0b0
  PORT epb_data_oe_n = epb_data_oe_n
  PORT epb_cs_n      = epb_cs_n_int
  PORT epb_oe_n      = epb_oe_n_int
  PORT epb_r_w_n     = epb_r_w_n_int
  PORT epb_be_n      = epb_be_n_int
  PORT epb_addr      = epb_addr_int
  PORT epb_addr_gp   = epb_addr_gp_int
  PORT epb_data_i    = epb_data_i
  PORT epb_data_o    = epb_data_o
  PORT epb_rdy       = epb_rdy_buf
  PORT epb_rdy_oe    = epb_rdy_oe
END

BEGIN epb_infrastructure
  PARAMETER INSTANCE   = epb_infrastructure_inst
  PARAMETER HW_VER     = 1.00.a

  PORT epb_rdy_buf     = epb_rdy
  PORT epb_rdy         = epb_rdy_buf
  PORT epb_rdy_oe      = epb_rdy_oe
  PORT epb_data_buf    = epb_data
  PORT epb_data_oe_n_i = epb_data_oe_n
  PORT epb_data_out_i  = epb_data_o
  PORT epb_data_in_o   = epb_data_i
  PORT epb_oe_n_buf    = epb_oe_n
  PORT epb_oe_n        = epb_oe_n_int
  PORT epb_cs_n_buf    = epb_cs_n
  PORT epb_cs_n        = epb_cs_n_int
  PORT epb_be_n_buf    = epb_be_n
  PORT epb_be_n        = epb_be_n_int
  PORT epb_r_w_n_buf   = epb_r_w_n
  PORT epb_r_w_n       = epb_r_w_n_int
  PORT epb_addr_buf    = epb_addr
  PORT epb_addr        = epb_addr_int
  PORT epb_addr_gp_buf = epb_addr_gp
  PORT epb_addr_gp     = epb_addr_gp_int
END

BEGIN sys_block
  PARAMETER INSTANCE = sys_block_inst
  PARAMETER HW_VER = 1.00.a

  PARAMETER BOARD_ID     = 0xB00B
  PARAMETER REV_MAJOR    = 0x1
  PARAMETER REV_MINOR    = 0x0
  PARAMETER REV_RCS      = 0x0
  PARAMETER RCS_UPTODATE = 0x0

  PARAMETER C_BASEADDR   = 0x00000000
  PARAMETER C_HIGHADDR   = 0x0000FFFF
  BUS_INTERFACE SOPB = opb0

  PORT OPB_Clk    = epb_clk
  PORT soft_reset = soft_reset
  PORT irq_n      = ppc_irq_n
  PORT app_irq    = 0x0000

  PORT fab_clk    = arb_clk
END

##############################################
# User XSG IP core                           #
##############################################

BEGIN qdr_test
 PARAMETER INSTANCE = qdr_test_XSG_core_config
 PARAMETER HW_VER = 1.00.a
 PORT clk = arb_clk
 PORT qdr_test_ctrl_user_data_out = qdr_test_ctrl_user_data_out
 PORT qdr_test_qdr0_ack = qdr_test_qdr0_ack
 PORT qdr_test_qdr0_cal_fail = qdr_test_qdr0_cal_fail
 PORT qdr_test_qdr0_data_out = qdr_test_qdr0_data_out
 PORT qdr_test_qdr0_phy_ready = qdr_test_qdr0_phy_ready
 PORT qdr_test_qdr0_address = qdr_test_qdr0_address
 PORT qdr_test_qdr0_be = qdr_test_qdr0_be
 PORT qdr_test_qdr0_data_in = qdr_test_qdr0_data_in
 PORT qdr_test_qdr0_rd_en = qdr_test_qdr0_rd_en
 PORT qdr_test_qdr0_wr_en = qdr_test_qdr0_wr_en
 PORT qdr_test_qdr1_ack = qdr_test_qdr1_ack
 PORT qdr_test_qdr1_cal_fail = qdr_test_qdr1_cal_fail
 PORT qdr_test_qdr1_data_out = qdr_test_qdr1_data_out
 PORT qdr_test_qdr1_phy_ready = qdr_test_qdr1_phy_ready
 PORT qdr_test_qdr1_address = qdr_test_qdr1_address
 PORT qdr_test_qdr1_be = qdr_test_qdr1_be
 PORT qdr_test_qdr1_data_in = qdr_test_qdr1_data_in
 PORT qdr_test_qdr1_rd_en = qdr_test_qdr1_rd_en
 PORT qdr_test_qdr1_wr_en = qdr_test_qdr1_wr_en
 PORT qdr_test_stat_user_data_in = qdr_test_stat_user_data_in
END

############################
# Simulink interfaces      #
############################

# qdr_test/XSG core config

BEGIN dcm_module
  PARAMETER INSTANCE = arb_clk_dcm
  PARAMETER HW_VER = 1.00.d
  PARAMETER C_EXT_RESET_HIGH = 0
  PARAMETER C_CLK0_BUF = TRUE
  PARAMETER C_CLKFX_BUF = TRUE
  PARAMETER C_CLKIN_PERIOD = 10.000000
  PARAMETER C_CLKFX_DIVIDE = 2
  PARAMETER C_CLKFX_MULTIPLY = 5
  PARAMETER C_DFS_FREQUENCY_MODE = HIGH
  PORT RST    = sys_clk_lock
  PORT CLKIN  = sys_clk
  PORT CLKFB  = arb_clk_fb
  PORT CLK0   = arb_clk_fb
  PORT CLKFX  = arb_clk_int
  PORT LOCKED = arb_clk_lock
END

BEGIN dcm_module
  PARAMETER INSTANCE = arb_clk_dcm_phasegen
  PARAMETER HW_VER = 1.00.d
  PARAMETER C_EXT_RESET_HIGH = 0
  PARAMETER C_CLK0_BUF = TRUE
  PARAMETER C_CLK90_BUF = TRUE
  PARAMETER C_CLK180_BUF = TRUE
  PARAMETER C_CLK270_BUF = TRUE
  PARAMETER C_CLKIN_PERIOD = 4.000000
  PARAMETER C_DFS_FREQUENCY_MODE = HIGH
  PARAMETER C_DLL_FREQUENCY_MODE = HIGH
  PORT RST = arb_clk_lock
  PORT CLKIN  = arb_clk_int
  PORT CLKFB  = arb_clk
  PORT CLK0   = arb_clk
  PORT CLK90  = arb_clk90
  PORT CLK180 = arb_clk180
  PORT CLK270 = arb_clk270
END

BEGIN signal_rename
  PARAMETER INSTANCE = rename_fab_clk
  PARAMETER HW_VER = 1.00.a
  PORT sig_in  = arb_clk
  PORT sig_out = fab_clk
END


# qdr_test/stat
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = qdr_test_stat
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01000100
 PARAMETER C_HIGHADDR = 0x010001FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_in = qdr_test_stat_user_data_in
 PORT user_clk = arb_clk
END


# qdr_test/ctrl
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = qdr_test_ctrl
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01000000
 PARAMETER C_HIGHADDR = 0x010000FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_out = qdr_test_ctrl_user_data_out
 PORT user_clk = arb_clk
END

