{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 21 16:00:38 2025 " "Info: Processing started: Wed May 21 16:00:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock_top -c clock_top --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock_top -c clock_top --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alarm_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_control " "Info: Found entity 1: alarm_control" {  } { { "alarm_control.v" "" { Text "F:/verliog/20250514/alarm_control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_control " "Info: Found entity 1: clock_control" {  } { { "clock_control.v" "" { Text "F:/verliog/20250514/clock_control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "clock_top.v(82) " "Warning (10275): Verilog HDL Module Instantiation warning at clock_top.v(82): ignored dangling comma in List of Port Connections" {  } { { "clock_top.v" "" { Text "F:/verliog/20250514/clock_top.v" 82 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "clock_top.v(91) " "Warning (10275): Verilog HDL Module Instantiation warning at clock_top.v(91): ignored dangling comma in List of Port Connections" {  } { { "clock_top.v" "" { Text "F:/verliog/20250514/clock_top.v" 91 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_top " "Info: Found entity 1: clock_top" {  } { { "clock_top.v" "" { Text "F:/verliog/20250514/clock_top.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file display_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_control " "Info: Found entity 1: display_control" {  } { { "display_control.v" "" { Text "F:/verliog/20250514/display_control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Hz_12.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Hz_12.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hz_12 " "Info: Found entity 1: Hz_12" {  } { { "Hz_12.v" "" { Text "F:/verliog/20250514/Hz_12.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_handle.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file key_handle.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_handle " "Info: Found entity 1: key_handle" {  } { { "key_handle.v" "" { Text "F:/verliog/20250514/key_handle.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mode_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 mode_control " "Info: Found entity 1: mode_control" {  } { { "mode_control.v" "" { Text "F:/verliog/20250514/mode_control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ring.v" { { "Info" "ISGN_ENTITY_NAME" "1 ring " "Info: Found entity 1: ring" {  } { { "ring.v" "" { Text "F:/verliog/20250514/ring.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock_top " "Info: Elaborating entity \"clock_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hz_12 Hz_12:u_Hz " "Info: Elaborating entity \"Hz_12\" for hierarchy \"Hz_12:u_Hz\"" {  } { { "clock_top.v" "u_Hz" { Text "F:/verliog/20250514/clock_top.v" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_handle key_handle:u_key_handle " "Info: Elaborating entity \"key_handle\" for hierarchy \"key_handle:u_key_handle\"" {  } { { "clock_top.v" "u_key_handle" { Text "F:/verliog/20250514/clock_top.v" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_control mode_control:u_mode_controller " "Info: Elaborating entity \"mode_control\" for hierarchy \"mode_control:u_mode_controller\"" {  } { { "clock_top.v" "u_mode_controller" { Text "F:/verliog/20250514/clock_top.v" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_control clock_control:u_clock_controller " "Info: Elaborating entity \"clock_control\" for hierarchy \"clock_control:u_clock_controller\"" {  } { { "clock_top.v" "u_clock_controller" { Text "F:/verliog/20250514/clock_top.v" 117 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_control alarm_control:u_alarm_controller " "Info: Elaborating entity \"alarm_control\" for hierarchy \"alarm_control:u_alarm_controller\"" {  } { { "clock_top.v" "u_alarm_controller" { Text "F:/verliog/20250514/clock_top.v" 143 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring ring:u_ring " "Info: Elaborating entity \"ring\" for hierarchy \"ring:u_ring\"" {  } { { "clock_top.v" "u_ring" { Text "F:/verliog/20250514/clock_top.v" 153 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ring.v(138) " "Warning (10230): Verilog HDL assignment warning at ring.v(138): truncated value with size 32 to match size of target (4)" {  } { { "ring.v" "" { Text "F:/verliog/20250514/ring.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_control display_control:u_display_controller " "Info: Elaborating entity \"display_control\" for hierarchy \"display_control:u_display_controller\"" {  } { { "clock_top.v" "u_display_controller" { Text "F:/verliog/20250514/clock_top.v" 185 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 display_control.v(62) " "Warning (10230): Verilog HDL assignment warning at display_control.v(62): truncated value with size 3 to match size of target (1)" {  } { { "display_control.v" "" { Text "F:/verliog/20250514/display_control.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 display_control.v(63) " "Warning (10230): Verilog HDL assignment warning at display_control.v(63): truncated value with size 3 to match size of target (1)" {  } { { "display_control.v" "" { Text "F:/verliog/20250514/display_control.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 display_control.v(64) " "Warning (10230): Verilog HDL assignment warning at display_control.v(64): truncated value with size 2 to match size of target (1)" {  } { { "display_control.v" "" { Text "F:/verliog/20250514/display_control.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 display_control.v(65) " "Warning (10230): Verilog HDL assignment warning at display_control.v(65): truncated value with size 2 to match size of target (1)" {  } { { "display_control.v" "" { Text "F:/verliog/20250514/display_control.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 display_control.v(113) " "Warning (10230): Verilog HDL assignment warning at display_control.v(113): truncated value with size 4 to match size of target (3)" {  } { { "display_control.v" "" { Text "F:/verliog/20250514/display_control.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "19 " "Info: Inferred 19 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ring:u_ring\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ring:u_ring\|Add0\"" {  } { { "ring.v" "Add0" { Text "F:/verliog/20250514/ring.v" 61 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ring:u_ring\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ring:u_ring\|Add1\"" {  } { { "ring.v" "Add1" { Text "F:/verliog/20250514/ring.v" 70 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ring:u_ring\|Add2 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ring:u_ring\|Add2\"" {  } { { "ring.v" "Add2" { Text "F:/verliog/20250514/ring.v" 138 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alarm_control:u_alarm_controller\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alarm_control:u_alarm_controller\|Add0\"" {  } { { "alarm_control.v" "Add0" { Text "F:/verliog/20250514/alarm_control.v" 84 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alarm_control:u_alarm_controller\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alarm_control:u_alarm_controller\|Add1\"" {  } { { "alarm_control.v" "Add1" { Text "F:/verliog/20250514/alarm_control.v" 95 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alarm_control:u_alarm_controller\|Add2 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alarm_control:u_alarm_controller\|Add2\"" {  } { { "alarm_control.v" "Add2" { Text "F:/verliog/20250514/alarm_control.v" 101 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alarm_control:u_alarm_controller\|Add3 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alarm_control:u_alarm_controller\|Add3\"" {  } { { "alarm_control.v" "Add3" { Text "F:/verliog/20250514/alarm_control.v" 107 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "clock_control:u_clock_controller\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"clock_control:u_clock_controller\|Mux0\"" {  } { { "clock_control.v" "Mux0" { Text "F:/verliog/20250514/clock_control.v" 47 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "clock_control:u_clock_controller\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"clock_control:u_clock_controller\|Mux1\"" {  } { { "clock_control.v" "Mux1" { Text "F:/verliog/20250514/clock_control.v" 47 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "clock_control:u_clock_controller\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"clock_control:u_clock_controller\|Mux2\"" {  } { { "clock_control.v" "Mux2" { Text "F:/verliog/20250514/clock_control.v" 47 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "clock_control:u_clock_controller\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"clock_control:u_clock_controller\|Mux3\"" {  } { { "clock_control.v" "Mux3" { Text "F:/verliog/20250514/clock_control.v" 47 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "clock_control:u_clock_controller\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"clock_control:u_clock_controller\|Add0\"" {  } { { "clock_control.v" "Add0" { Text "F:/verliog/20250514/clock_control.v" 115 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "clock_control:u_clock_controller\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"clock_control:u_clock_controller\|Add1\"" {  } { { "clock_control.v" "Add1" { Text "F:/verliog/20250514/clock_control.v" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "clock_control:u_clock_controller\|Add2 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"clock_control:u_clock_controller\|Add2\"" {  } { { "clock_control.v" "Add2" { Text "F:/verliog/20250514/clock_control.v" 120 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "clock_control:u_clock_controller\|Add3 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"clock_control:u_clock_controller\|Add3\"" {  } { { "clock_control.v" "Add3" { Text "F:/verliog/20250514/clock_control.v" 123 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "clock_control:u_clock_controller\|Add4 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"clock_control:u_clock_controller\|Add4\"" {  } { { "clock_control.v" "Add4" { Text "F:/verliog/20250514/clock_control.v" 126 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "clock_control:u_clock_controller\|Add5 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"clock_control:u_clock_controller\|Add5\"" {  } { { "clock_control.v" "Add5" { Text "F:/verliog/20250514/clock_control.v" 129 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "mode_control:u_mode_controller\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"mode_control:u_mode_controller\|Add0\"" {  } { { "mode_control.v" "Add0" { Text "F:/verliog/20250514/mode_control.v" 56 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Hz_12:u_Hz\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Hz_12:u_Hz\|Add0\"" {  } { { "Hz_12.v" "Add0" { Text "F:/verliog/20250514/Hz_12.v" 26 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ring:u_ring\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ring:u_ring\|lpm_add_sub:Add0\"" {  } { { "ring.v" "" { Text "F:/verliog/20250514/ring.v" 61 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ring:u_ring\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"ring:u_ring\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ring.v" "" { Text "F:/verliog/20250514/ring.v" 61 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ring:u_ring\|lpm_add_sub:Add0\|addcore:adder ring:u_ring\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ring:u_ring\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"ring:u_ring\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "f:/verliog/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "ring.v" "" { Text "F:/verliog/20250514/ring.v" 61 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ring:u_ring\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node ring:u_ring\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ring:u_ring\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"ring:u_ring\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "f:/verliog/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "ring.v" "" { Text "F:/verliog/20250514/ring.v" 61 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ring:u_ring\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node ring:u_ring\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ring:u_ring\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"ring:u_ring\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "f:/verliog/quartus/libraries/megafunctions/addcore.tdf" 202 5 0 } } { "ring.v" "" { Text "F:/verliog/20250514/ring.v" 61 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ring:u_ring\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\] ring:u_ring\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ring:u_ring\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\", which is child of megafunction instantiation \"ring:u_ring\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "f:/verliog/quartus/libraries/megafunctions/addcore.tdf" 203 10 0 } } { "ring.v" "" { Text "F:/verliog/20250514/ring.v" 61 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ring:u_ring\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:oflow_node ring:u_ring\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ring:u_ring\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"ring:u_ring\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "f:/verliog/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "ring.v" "" { Text "F:/verliog/20250514/ring.v" 61 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ring:u_ring\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:result_node ring:u_ring\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ring:u_ring\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"ring:u_ring\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "f:/verliog/quartus/libraries/megafunctions/addcore.tdf" 189 5 0 } } { "ring.v" "" { Text "F:/verliog/20250514/ring.v" 61 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ring:u_ring\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs ring:u_ring\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ring:u_ring\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"ring:u_ring\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "f:/verliog/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "ring.v" "" { Text "F:/verliog/20250514/ring.v" 61 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ring:u_ring\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs ring:u_ring\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ring:u_ring\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"ring:u_ring\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "f:/verliog/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "ring.v" "" { Text "F:/verliog/20250514/ring.v" 61 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ring:u_ring\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"ring:u_ring\|lpm_add_sub:Add1\"" {  } { { "ring.v" "" { Text "F:/verliog/20250514/ring.v" 70 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ring:u_ring\|lpm_add_sub:Add1 " "Info: Instantiated megafunction \"ring:u_ring\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ring.v" "" { Text "F:/verliog/20250514/ring.v" 70 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ring:u_ring\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"ring:u_ring\|lpm_add_sub:Add2\"" {  } { { "ring.v" "" { Text "F:/verliog/20250514/ring.v" 138 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ring:u_ring\|lpm_add_sub:Add2 " "Info: Instantiated megafunction \"ring:u_ring\|lpm_add_sub:Add2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ring.v" "" { Text "F:/verliog/20250514/ring.v" 138 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ring:u_ring\|lpm_add_sub:Add2\|addcore:adder ring:u_ring\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"ring:u_ring\|lpm_add_sub:Add2\|addcore:adder\", which is child of megafunction instantiation \"ring:u_ring\|lpm_add_sub:Add2\"" {  } { { "lpm_add_sub.tdf" "" { Text "f:/verliog/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "ring.v" "" { Text "F:/verliog/20250514/ring.v" 138 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ring:u_ring\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:oflow_node ring:u_ring\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"ring:u_ring\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"ring:u_ring\|lpm_add_sub:Add2\"" {  } { { "addcore.tdf" "" { Text "f:/verliog/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "ring.v" "" { Text "F:/verliog/20250514/ring.v" 138 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ring:u_ring\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node ring:u_ring\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"ring:u_ring\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"ring:u_ring\|lpm_add_sub:Add2\"" {  } { { "addcore.tdf" "" { Text "f:/verliog/quartus/libraries/megafunctions/addcore.tdf" 202 5 0 } } { "ring.v" "" { Text "F:/verliog/20250514/ring.v" 138 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ring:u_ring\|lpm_add_sub:Add2\|addcore:adder\|addcore:adder\[0\] ring:u_ring\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"ring:u_ring\|lpm_add_sub:Add2\|addcore:adder\|addcore:adder\[0\]\", which is child of megafunction instantiation \"ring:u_ring\|lpm_add_sub:Add2\"" {  } { { "addcore.tdf" "" { Text "f:/verliog/quartus/libraries/megafunctions/addcore.tdf" 203 10 0 } } { "ring.v" "" { Text "F:/verliog/20250514/ring.v" 138 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ring:u_ring\|lpm_add_sub:Add2\|altshift:result_ext_latency_ffs ring:u_ring\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"ring:u_ring\|lpm_add_sub:Add2\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"ring:u_ring\|lpm_add_sub:Add2\"" {  } { { "lpm_add_sub.tdf" "" { Text "f:/verliog/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "ring.v" "" { Text "F:/verliog/20250514/ring.v" 138 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alarm_control:u_alarm_controller\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alarm_control:u_alarm_controller\|lpm_add_sub:Add0\"" {  } { { "alarm_control.v" "" { Text "F:/verliog/20250514/alarm_control.v" 84 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alarm_control:u_alarm_controller\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"alarm_control:u_alarm_controller\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Info: Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alarm_control.v" "" { Text "F:/verliog/20250514/alarm_control.v" 84 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alarm_control:u_alarm_controller\|lpm_add_sub:Add0\|addcore:adder alarm_control:u_alarm_controller\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alarm_control:u_alarm_controller\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"alarm_control:u_alarm_controller\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "f:/verliog/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "alarm_control.v" "" { Text "F:/verliog/20250514/alarm_control.v" 84 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alarm_control:u_alarm_controller\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node alarm_control:u_alarm_controller\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alarm_control:u_alarm_controller\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"alarm_control:u_alarm_controller\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "f:/verliog/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "alarm_control.v" "" { Text "F:/verliog/20250514/alarm_control.v" 84 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alarm_control:u_alarm_controller\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node alarm_control:u_alarm_controller\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alarm_control:u_alarm_controller\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"alarm_control:u_alarm_controller\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "f:/verliog/quartus/libraries/megafunctions/addcore.tdf" 202 5 0 } } { "alarm_control.v" "" { Text "F:/verliog/20250514/alarm_control.v" 84 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alarm_control:u_alarm_controller\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\] alarm_control:u_alarm_controller\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alarm_control:u_alarm_controller\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\", which is child of megafunction instantiation \"alarm_control:u_alarm_controller\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "f:/verliog/quartus/libraries/megafunctions/addcore.tdf" 203 10 0 } } { "alarm_control.v" "" { Text "F:/verliog/20250514/alarm_control.v" 84 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alarm_control:u_alarm_controller\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs alarm_control:u_alarm_controller\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alarm_control:u_alarm_controller\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"alarm_control:u_alarm_controller\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "f:/verliog/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "alarm_control.v" "" { Text "F:/verliog/20250514/alarm_control.v" 84 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alarm_control:u_alarm_controller\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"alarm_control:u_alarm_controller\|lpm_add_sub:Add2\"" {  } { { "alarm_control.v" "" { Text "F:/verliog/20250514/alarm_control.v" 101 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alarm_control:u_alarm_controller\|lpm_add_sub:Add2 " "Info: Instantiated megafunction \"alarm_control:u_alarm_controller\|lpm_add_sub:Add2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alarm_control.v" "" { Text "F:/verliog/20250514/alarm_control.v" 101 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_control:u_clock_controller\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"clock_control:u_clock_controller\|lpm_mux:Mux0\"" {  } { { "clock_control.v" "" { Text "F:/verliog/20250514/clock_control.v" 47 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_control:u_clock_controller\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"clock_control:u_clock_controller\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "clock_control.v" "" { Text "F:/verliog/20250514/clock_control.v" 47 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clock_control:u_clock_controller\|lpm_mux:Mux0\|bypassff:sel_latency_ff\[0\] clock_control:u_clock_controller\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"clock_control:u_clock_controller\|lpm_mux:Mux0\|bypassff:sel_latency_ff\[0\]\", which is child of megafunction instantiation \"clock_control:u_clock_controller\|lpm_mux:Mux0\"" {  } { { "lpm_mux.tdf" "" { Text "f:/verliog/quartus/libraries/megafunctions/lpm_mux.tdf" 90 17 0 } } { "clock_control.v" "" { Text "F:/verliog/20250514/clock_control.v" 47 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clock_control:u_clock_controller\|lpm_mux:Mux0\|muxlut:\$00010 clock_control:u_clock_controller\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"clock_control:u_clock_controller\|lpm_mux:Mux0\|muxlut:\$00010\", which is child of megafunction instantiation \"clock_control:u_clock_controller\|lpm_mux:Mux0\"" {  } { { "lpm_mux.tdf" "" { Text "f:/verliog/quartus/libraries/megafunctions/lpm_mux.tdf" 207 21 0 } } { "clock_control.v" "" { Text "F:/verliog/20250514/clock_control.v" 47 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clock_control:u_clock_controller\|lpm_mux:Mux0\|muxlut:\$00010\|muxlut:\$00012 clock_control:u_clock_controller\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"clock_control:u_clock_controller\|lpm_mux:Mux0\|muxlut:\$00010\|muxlut:\$00012\", which is child of megafunction instantiation \"clock_control:u_clock_controller\|lpm_mux:Mux0\"" {  } { { "muxlut.tdf" "" { Text "f:/verliog/quartus/libraries/megafunctions/muxlut.tdf" 207 27 0 } } { "clock_control.v" "" { Text "F:/verliog/20250514/clock_control.v" 47 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clock_control:u_clock_controller\|lpm_mux:Mux0\|muxlut:\$00010\|muxlut:\$00016 clock_control:u_clock_controller\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"clock_control:u_clock_controller\|lpm_mux:Mux0\|muxlut:\$00010\|muxlut:\$00016\", which is child of megafunction instantiation \"clock_control:u_clock_controller\|lpm_mux:Mux0\"" {  } { { "muxlut.tdf" "" { Text "f:/verliog/quartus/libraries/megafunctions/muxlut.tdf" 230 21 0 } } { "clock_control.v" "" { Text "F:/verliog/20250514/clock_control.v" 47 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mode_control:u_mode_controller\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"mode_control:u_mode_controller\|lpm_add_sub:Add0\"" {  } { { "mode_control.v" "" { Text "F:/verliog/20250514/mode_control.v" 56 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mode_control:u_mode_controller\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"mode_control:u_mode_controller\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mode_control.v" "" { Text "F:/verliog/20250514/mode_control.v" 56 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Hz_12:u_Hz\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Hz_12:u_Hz\|lpm_add_sub:Add0\"" {  } { { "Hz_12.v" "" { Text "F:/verliog/20250514/Hz_12.v" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Hz_12:u_Hz\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"Hz_12:u_Hz\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Info: Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Hz_12.v" "" { Text "F:/verliog/20250514/Hz_12.v" 26 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Hz_12:u_Hz\|lpm_add_sub:Add0\|addcore:adder\[1\] Hz_12:u_Hz\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Hz_12:u_Hz\|lpm_add_sub:Add0\|addcore:adder\[1\]\", which is child of megafunction instantiation \"Hz_12:u_Hz\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "f:/verliog/quartus/libraries/megafunctions/lpm_add_sub.tdf" 278 9 0 } } { "Hz_12.v" "" { Text "F:/verliog/20250514/Hz_12.v" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Hz_12:u_Hz\|lpm_add_sub:Add0\|addcore:adder\[0\] Hz_12:u_Hz\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Hz_12:u_Hz\|lpm_add_sub:Add0\|addcore:adder\[0\]\", which is child of megafunction instantiation \"Hz_12:u_Hz\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "f:/verliog/quartus/libraries/megafunctions/lpm_add_sub.tdf" 278 9 0 } } { "Hz_12.v" "" { Text "F:/verliog/20250514/Hz_12.v" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Hz_12:u_Hz\|lpm_add_sub:Add0\|look_add:look_ahead_unit Hz_12:u_Hz\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Hz_12:u_Hz\|lpm_add_sub:Add0\|look_add:look_ahead_unit\", which is child of megafunction instantiation \"Hz_12:u_Hz\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "f:/verliog/quartus/libraries/megafunctions/lpm_add_sub.tdf" 281 4 0 } } { "Hz_12.v" "" { Text "F:/verliog/20250514/Hz_12.v" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Hz_12:u_Hz\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs Hz_12:u_Hz\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Hz_12:u_Hz\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"Hz_12:u_Hz\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "f:/verliog/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "Hz_12.v" "" { Text "F:/verliog/20250514/Hz_12.v" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 8 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 21 16:00:48 2025 " "Info: Processing ended: Wed May 21 16:00:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
