#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Oct  1 13:58:01 2021
# Process ID: 7292
# Current directory: C:/Users/Cristina Conforto/Documents/TELECO/4/DSED/vivado/labe2/lab3_2_1/lab3_2_1.runs/synth_1
# Command line: vivado.exe -log fourbits_adder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fourbits_adder.tcl
# Log file: C:/Users/Cristina Conforto/Documents/TELECO/4/DSED/vivado/labe2/lab3_2_1/lab3_2_1.runs/synth_1/fourbits_adder.vds
# Journal file: C:/Users/Cristina Conforto/Documents/TELECO/4/DSED/vivado/labe2/lab3_2_1/lab3_2_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source fourbits_adder.tcl -notrace
Command: synth_design -top fourbits_adder -part xc7a50tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9448 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 301.246 ; gain = 77.988
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fourbits_adder' [C:/Users/Cristina Conforto/Documents/TELECO/4/DSED/vivado/labe2/lab3_2_1/lab3_2_1.srcs/sources_1/new/fourbit_adder.vhd:42]
INFO: [Synth 8-3491] module 'fulladder_dataflow' declared at 'C:/Users/Cristina Conforto/Documents/TELECO/4/DSED/vivado/labe2/lab3_2_1/lab3_2_1.srcs/sources_1/new/fulladder_dataflow.vhd:34' bound to instance 'U0' of component 'fulladder_dataflow' [C:/Users/Cristina Conforto/Documents/TELECO/4/DSED/vivado/labe2/lab3_2_1/lab3_2_1.srcs/sources_1/new/fourbit_adder.vhd:57]
INFO: [Synth 8-638] synthesizing module 'fulladder_dataflow' [C:/Users/Cristina Conforto/Documents/TELECO/4/DSED/vivado/labe2/lab3_2_1/lab3_2_1.srcs/sources_1/new/fulladder_dataflow.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'fulladder_dataflow' (1#1) [C:/Users/Cristina Conforto/Documents/TELECO/4/DSED/vivado/labe2/lab3_2_1/lab3_2_1.srcs/sources_1/new/fulladder_dataflow.vhd:43]
INFO: [Synth 8-3491] module 'fulladder_dataflow' declared at 'C:/Users/Cristina Conforto/Documents/TELECO/4/DSED/vivado/labe2/lab3_2_1/lab3_2_1.srcs/sources_1/new/fulladder_dataflow.vhd:34' bound to instance 'U1' of component 'fulladder_dataflow' [C:/Users/Cristina Conforto/Documents/TELECO/4/DSED/vivado/labe2/lab3_2_1/lab3_2_1.srcs/sources_1/new/fourbit_adder.vhd:66]
INFO: [Synth 8-3491] module 'fulladder_dataflow' declared at 'C:/Users/Cristina Conforto/Documents/TELECO/4/DSED/vivado/labe2/lab3_2_1/lab3_2_1.srcs/sources_1/new/fulladder_dataflow.vhd:34' bound to instance 'U2' of component 'fulladder_dataflow' [C:/Users/Cristina Conforto/Documents/TELECO/4/DSED/vivado/labe2/lab3_2_1/lab3_2_1.srcs/sources_1/new/fourbit_adder.vhd:74]
INFO: [Synth 8-3491] module 'fulladder_dataflow' declared at 'C:/Users/Cristina Conforto/Documents/TELECO/4/DSED/vivado/labe2/lab3_2_1/lab3_2_1.srcs/sources_1/new/fulladder_dataflow.vhd:34' bound to instance 'U3' of component 'fulladder_dataflow' [C:/Users/Cristina Conforto/Documents/TELECO/4/DSED/vivado/labe2/lab3_2_1/lab3_2_1.srcs/sources_1/new/fourbit_adder.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'fourbits_adder' (2#1) [C:/Users/Cristina Conforto/Documents/TELECO/4/DSED/vivado/labe2/lab3_2_1/lab3_2_1.srcs/sources_1/new/fourbit_adder.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 340.570 ; gain = 117.312
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 340.570 ; gain = 117.312
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Cristina Conforto/Desktop/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Cristina Conforto/Desktop/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Cristina Conforto/Desktop/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fourbits_adder_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fourbits_adder_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 606.719 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 606.719 ; gain = 383.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 606.719 ; gain = 383.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 606.719 ; gain = 383.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 606.719 ; gain = 383.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fulladder_dataflow 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 606.719 ; gain = 383.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 606.719 ; gain = 383.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 606.719 ; gain = 383.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 608.566 ; gain = 385.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 608.566 ; gain = 385.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 608.566 ; gain = 385.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 608.566 ; gain = 385.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 608.566 ; gain = 385.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 608.566 ; gain = 385.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 608.566 ; gain = 385.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     2|
|2     |LUT5 |     4|
|3     |IBUF |     9|
|4     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    20|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 608.566 ; gain = 385.309
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 608.566 ; gain = 119.160
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 608.566 ; gain = 385.309
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 620.125 ; gain = 400.141
INFO: [Common 17-1381] The checkpoint 'C:/Users/Cristina Conforto/Documents/TELECO/4/DSED/vivado/labe2/lab3_2_1/lab3_2_1.runs/synth_1/fourbits_adder.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.189 . Memory (MB): peak = 620.125 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Oct  1 13:58:58 2021...
