Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: coder.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "coder.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "coder"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : coder
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "F:\ISE\CyclicCodeFPGA\VHDL\sr.vhd" into library work
Parsing entity <sr>.
Parsing architecture <Behavioral> of entity <sr>.
Parsing VHDL file "F:\ISE\CyclicCodeFPGA\VHDL\csection.vhd" into library work
Parsing entity <csection>.
Parsing architecture <Behavioral> of entity <csection>.
Parsing VHDL file "F:\ISE\CyclicCodeFPGA\VHDL\control.vhd" into library work
Parsing entity <control>.
Parsing architecture <Behavioral> of entity <control>.
Parsing VHDL file "F:\ISE\CyclicCodeFPGA\VHDL\main.vhd" into library work
Parsing entity <coder>.
Parsing architecture <Behavioral> of entity <coder>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <coder> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <sr> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "F:\ISE\CyclicCodeFPGA\VHDL\sr.vhd" Line 22: rst should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "F:\ISE\CyclicCodeFPGA\VHDL\sr.vhd" Line 24: load should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "F:\ISE\CyclicCodeFPGA\VHDL\sr.vhd" Line 25: msg should be on the sensitivity list of the process

Elaborating entity <control> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:92 - "F:\ISE\CyclicCodeFPGA\VHDL\control.vhd" Line 41: state should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "F:\ISE\CyclicCodeFPGA\VHDL\control.vhd" Line 43: en should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "F:\ISE\CyclicCodeFPGA\VHDL\control.vhd" Line 51: cntk should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "F:\ISE\CyclicCodeFPGA\VHDL\control.vhd" Line 57: cntk should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "F:\ISE\CyclicCodeFPGA\VHDL\control.vhd" Line 75: state should be on the sensitivity list of the process

Elaborating entity <csection> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "F:\ISE\CyclicCodeFPGA\VHDL\csection.vhd" Line 28: rst should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "F:\ISE\CyclicCodeFPGA\VHDL\main.vhd" Line 116: Assignment to d1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\ISE\CyclicCodeFPGA\VHDL\main.vhd" Line 117: Assignment to d2 ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "F:\ISE\CyclicCodeFPGA\VHDL\main.vhd" Line 29: Net <q2> does not have a driver.
WARNING:HDLCompiler:634 - "F:\ISE\CyclicCodeFPGA\VHDL\main.vhd" Line 40: Net <gi[3]> does not have a driver.
WARNING:Xst:2972 - "F:\ISE\CyclicCodeFPGA\VHDL\main.vhd" line 92. All outputs of instance <gen_code_label[0].Csec> of block <csection> are unconnected in block <coder>. Underlying logic will be removed.
WARNING:Xst:2972 - "F:\ISE\CyclicCodeFPGA\VHDL\main.vhd" line 92. All outputs of instance <gen_code_label[1].Csec> of block <csection> are unconnected in block <coder>. Underlying logic will be removed.
WARNING:Xst:2972 - "F:\ISE\CyclicCodeFPGA\VHDL\main.vhd" line 92. All outputs of instance <gen_code_label[2].Csec> of block <csection> are unconnected in block <coder>. Underlying logic will be removed.
WARNING:Xst:2972 - "F:\ISE\CyclicCodeFPGA\VHDL\main.vhd" line 92. All outputs of instance <gen_code_label[3].Csec> of block <csection> are unconnected in block <coder>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <coder>.
    Related source file is "F:\ISE\CyclicCodeFPGA\VHDL\main.vhd".
        N = 7
        K = 4
INFO:Xst:3210 - "F:\ISE\CyclicCodeFPGA\VHDL\main.vhd" line 92: Output port <q> of the instance <gen_code_label[3].Csec> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <gi> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <q2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   2 Multiplexer(s).
Unit <coder> synthesized.

Synthesizing Unit <sr>.
    Related source file is "F:\ISE\CyclicCodeFPGA\VHDL\sr.vhd".
    Found 1-bit register for signal <shift<3>>.
    Found 1-bit register for signal <shift<2>>.
    Found 1-bit register for signal <shift<1>>.
    Found 1-bit register for signal <shift<0>>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <sr> synthesized.

Synthesizing Unit <control>.
    Related source file is "F:\ISE\CyclicCodeFPGA\VHDL\control.vhd".
        N = 7
        K = 4
    Found 3-bit register for signal <state>.
    Found 4-bit register for signal <cntk>.
INFO:Xst:1799 - State s4 is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <cntk[3]_GND_8_o_add_13_OUT> created at line 78.
    Found 4-bit comparator greater for signal <GND_8_o_cntk[3]_LessThan_3_o> created at line 51
    Found 4-bit comparator greater for signal <GND_8_o_cntk[3]_LessThan_5_o> created at line 57
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Finite State Machine(s).
Unit <control> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Registers                                            : 5
 1-bit register                                        : 4
 4-bit register                                        : 1
# Comparators                                          : 2
 4-bit comparator greater                              : 2
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <control>.
The following registers are absorbed into counter <cntk>: 1 register on signal <cntk>.
Unit <control> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 4
 Flip-Flops                                            : 4
# Comparators                                          : 2
 4-bit comparator greater                              : 2
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s0    | 00
 s1    | 01
 s2    | 11
 s3    | 10
 s4    | unreached
-------------------
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    shift_0 in unit <sr>
    shift_1 in unit <sr>
    shift_2 in unit <sr>
    shift_3 in unit <sr>


Optimizing unit <coder> ...

Optimizing unit <sr> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block coder, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 14
 Flip-Flops                                            : 14

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : coder.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 23
#      INV                         : 2
#      LUT2                        : 1
#      LUT3                        : 4
#      LUT4                        : 12
#      LUT5                        : 2
#      LUT6                        : 1
#      VCC                         : 1
# FlipFlops/Latches                : 18
#      FDC                         : 10
#      FDP                         : 4
#      LDC                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 7
#      IBUF                        : 6
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              18  out of  18224     0%  
 Number of Slice LUTs:                   22  out of   9112     0%  
    Number used as Logic:                22  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     28
   Number with an unused Flip Flop:      10  out of     28    35%  
   Number with an unused LUT:             6  out of     28    21%  
   Number of fully used LUT-FF pairs:    12  out of     28    42%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                           8
 Number of bonded IOBs:                   8  out of    232     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------+-------------------------+-------+
Clock Signal                                         | Clock buffer(FF name)   | Load  |
-----------------------------------------------------+-------------------------+-------+
clk                                                  | BUFGP                   | 14    |
sr0/load_msg[0]_AND_11_o(sr0/load_msg[0]_AND_11_o1:O)| NONE(*)(sr0/shift_0_LDC)| 1     |
sr0/load_msg[1]_AND_9_o(sr0/load_msg[1]_AND_9_o1:O)  | NONE(*)(sr0/shift_1_LDC)| 1     |
sr0/load_msg[2]_AND_7_o(sr0/load_msg[2]_AND_7_o1:O)  | NONE(*)(sr0/shift_2_LDC)| 1     |
sr0/load_msg[3]_AND_5_o(sr0/load_msg[3]_AND_5_o1:O)  | NONE(*)(sr0/shift_3_LDC)| 1     |
-----------------------------------------------------+-------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.684ns (Maximum Frequency: 372.641MHz)
   Minimum input arrival time before clock: 3.676ns
   Maximum output required time after clock: 4.813ns
   Maximum combinational path delay: 5.763ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.684ns (frequency: 372.641MHz)
  Total number of paths / destination ports: 63 / 26
-------------------------------------------------------------------------
Delay:               2.684ns (Levels of Logic = 1)
  Source:            FSM0/state_FSM_FFd2 (FF)
  Destination:       sr0/shift_0_C_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: FSM0/state_FSM_FFd2 to sr0/shift_0_C_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.447   0.987  FSM0/state_FSM_FFd2 (FSM0/state_FSM_FFd2)
     LUT4:I2->O            2   0.203   0.616  sr0/load_msg[1]_AND_10_o1 (sr0/load_msg[1]_AND_10_o)
     FDC:CLR                   0.430          sr0/shift_1_C_1
    ----------------------------------------
    Total                      2.684ns (1.080ns logic, 1.604ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 25 / 17
-------------------------------------------------------------------------
Offset:              3.676ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       sr0/shift_0_C_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to sr0/shift_0_C_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.222   1.205  rst_IBUF (rst_IBUF)
     LUT4:I0->O            2   0.203   0.616  sr0/load_msg[1]_AND_10_o1 (sr0/load_msg[1]_AND_10_o)
     FDC:CLR                   0.430          sr0/shift_1_C_1
    ----------------------------------------
    Total                      3.676ns (1.855ns logic, 1.821ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sr0/load_msg[0]_AND_11_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.676ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       sr0/shift_0_LDC (LATCH)
  Destination Clock: sr0/load_msg[0]_AND_11_o falling

  Data Path: rst to sr0/shift_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.222   1.205  rst_IBUF (rst_IBUF)
     LUT4:I0->O            2   0.203   0.616  sr0/load_msg[0]_AND_12_o1 (sr0/load_msg[0]_AND_12_o)
     LDC:CLR                   0.430          sr0/shift_0_LDC
    ----------------------------------------
    Total                      3.676ns (1.855ns logic, 1.821ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sr0/load_msg[1]_AND_9_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.676ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       sr0/shift_1_LDC (LATCH)
  Destination Clock: sr0/load_msg[1]_AND_9_o falling

  Data Path: rst to sr0/shift_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.222   1.205  rst_IBUF (rst_IBUF)
     LUT4:I0->O            2   0.203   0.616  sr0/load_msg[1]_AND_10_o1 (sr0/load_msg[1]_AND_10_o)
     LDC:CLR                   0.430          sr0/shift_1_LDC
    ----------------------------------------
    Total                      3.676ns (1.855ns logic, 1.821ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sr0/load_msg[2]_AND_7_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.676ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       sr0/shift_2_LDC (LATCH)
  Destination Clock: sr0/load_msg[2]_AND_7_o falling

  Data Path: rst to sr0/shift_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.222   1.205  rst_IBUF (rst_IBUF)
     LUT4:I0->O            2   0.203   0.616  sr0/load_msg[2]_AND_8_o1 (sr0/load_msg[2]_AND_8_o)
     LDC:CLR                   0.430          sr0/shift_2_LDC
    ----------------------------------------
    Total                      3.676ns (1.855ns logic, 1.821ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sr0/load_msg[3]_AND_5_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.676ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       sr0/shift_3_LDC (LATCH)
  Destination Clock: sr0/load_msg[3]_AND_5_o falling

  Data Path: rst to sr0/shift_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.222   1.205  rst_IBUF (rst_IBUF)
     LUT4:I0->O            2   0.203   0.616  sr0/load_msg[3]_AND_6_o1 (sr0/load_msg[3]_AND_6_o)
     LDC:CLR                   0.430          sr0/shift_3_LDC
    ----------------------------------------
    Total                      3.676ns (1.855ns logic, 1.821ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sr0/load_msg[0]_AND_11_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.795ns (Levels of Logic = 2)
  Source:            sr0/shift_0_LDC (LATCH)
  Destination:       out_o (PAD)
  Source Clock:      sr0/load_msg[0]_AND_11_o falling

  Data Path: sr0/shift_0_LDC to out_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.944  sr0/shift_0_LDC (sr0/shift_0_LDC)
     LUT6:I0->O            1   0.203   0.579  Mmux_out_o11 (out_o_OBUF)
     OBUF:I->O                 2.571          out_o_OBUF (out_o)
    ----------------------------------------
    Total                      4.795ns (3.272ns logic, 1.523ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.813ns (Levels of Logic = 2)
  Source:            FSM0/state_FSM_FFd1 (FF)
  Destination:       out_o (PAD)
  Source Clock:      clk rising

  Data Path: FSM0/state_FSM_FFd1 to out_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.447   1.013  FSM0/state_FSM_FFd1 (FSM0/state_FSM_FFd1)
     LUT6:I4->O            1   0.203   0.579  Mmux_out_o11 (out_o_OBUF)
     OBUF:I->O                 2.571          out_o_OBUF (out_o)
    ----------------------------------------
    Total                      4.813ns (3.221ns logic, 1.592ns route)
                                       (66.9% logic, 33.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.763ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       out_o (PAD)

  Data Path: rst to out_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.222   1.186  rst_IBUF (rst_IBUF)
     LUT6:I3->O            1   0.205   0.579  Mmux_out_o11 (out_o_OBUF)
     OBUF:I->O                 2.571          out_o_OBUF (out_o)
    ----------------------------------------
    Total                      5.763ns (3.998ns logic, 1.765ns route)
                                       (69.4% logic, 30.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
clk                    |    2.684|         |         |         |
sr0/load_msg[1]_AND_9_o|         |    2.469|         |         |
sr0/load_msg[2]_AND_7_o|         |    2.435|         |         |
sr0/load_msg[3]_AND_5_o|         |    1.667|         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock sr0/load_msg[0]_AND_11_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.684|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sr0/load_msg[1]_AND_9_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.684|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sr0/load_msg[2]_AND_7_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.684|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sr0/load_msg[3]_AND_5_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.684|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.90 secs
 
--> 

Total memory usage is 4522728 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   20 (   0 filtered)
Number of infos    :    3 (   0 filtered)

