// Seed: 2738362326
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire  id_16;
  wire  id_17;
  tri1  id_18 = 1;
  logic id_19 = id_11 & -1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout uwire id_5;
  output wire id_4;
  input wire id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_1,
      id_5,
      id_1,
      id_5,
      id_3,
      id_5,
      id_4,
      id_1,
      id_4
  );
  assign id_5 = id_2[1] == -1;
  assign id_1 = id_3;
  assign id_5 = 1'b0;
  logic id_6;
  ;
endmodule
