{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1547705926295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1547705926296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 17 14:18:46 2019 " "Processing started: Thu Jan 17 14:18:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1547705926296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1547705926296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adc -c adc " "Command: quartus_map --read_settings_files=on --write_settings_files=off adc -c adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1547705926296 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1547705926540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547705926598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547705926598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_dis.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_dis.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_dis " "Found entity 1: ADC_dis" {  } { { "ADC_dis.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/ADC_dis.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547705926600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547705926600 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ad.v(28) " "Verilog HDL information at ad.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "ad.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/ad.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1547705926602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad.v 1 1 " "Found 1 design units, including 1 entities, in source file ad.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad " "Found entity 1: ad" {  } { { "ad.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/ad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547705926603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547705926603 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADC_dis " "Elaborating entity \"ADC_dis\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1547705926630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad ad:u1 " "Elaborating entity \"ad\" for hierarchy \"ad:u1\"" {  } { { "ADC_dis.v" "u1" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/ADC_dis.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547705926649 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp ad.v(46) " "Verilog HDL or VHDL warning at ad.v(46): object \"temp\" assigned a value but never read" {  } { { "ad.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/ad.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1547705926649 "|ADC_dis|ad:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:u2 " "Elaborating entity \"display\" for hierarchy \"display:u2\"" {  } { { "ADC_dis.v" "u2" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/ADC_dis.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547705926679 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(24) " "Verilog HDL assignment warning at display.v(24): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547705926680 "|ADC_dis|display:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(25) " "Verilog HDL assignment warning at display.v(25): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547705926680 "|ADC_dis|display:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(26) " "Verilog HDL assignment warning at display.v(26): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547705926680 "|ADC_dis|display:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(27) " "Verilog HDL assignment warning at display.v(27): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547705926680 "|ADC_dis|display:u2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dig_num display.v(32) " "Verilog HDL Always Construct warning at display.v(32): inferring latch(es) for variable \"dig_num\", which holds its previous value in one or more paths through the always construct" {  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1547705926681 "|ADC_dis|display:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig_num\[0\] display.v(32) " "Inferred latch for \"dig_num\[0\]\" at display.v(32)" {  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547705926681 "|ADC_dis|display:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig_num\[1\] display.v(32) " "Inferred latch for \"dig_num\[1\]\" at display.v(32)" {  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547705926681 "|ADC_dis|display:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig_num\[2\] display.v(32) " "Inferred latch for \"dig_num\[2\]\" at display.v(32)" {  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547705926681 "|ADC_dis|display:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig_num\[3\] display.v(32) " "Inferred latch for \"dig_num\[3\]\" at display.v(32)" {  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547705926681 "|ADC_dis|display:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig_num\[4\] display.v(32) " "Inferred latch for \"dig_num\[4\]\" at display.v(32)" {  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547705926681 "|ADC_dis|display:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig_num\[5\] display.v(32) " "Inferred latch for \"dig_num\[5\]\" at display.v(32)" {  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547705926681 "|ADC_dis|display:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig_num\[6\] display.v(32) " "Inferred latch for \"dig_num\[6\]\" at display.v(32)" {  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547705926681 "|ADC_dis|display:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig_num\[7\] display.v(32) " "Inferred latch for \"dig_num\[7\]\" at display.v(32)" {  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547705926682 "|ADC_dis|display:u2"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:u2\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:u2\|Mod2\"" {  } { { "display.v" "Mod2" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547705927331 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:u2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:u2\|Mod1\"" {  } { { "display.v" "Mod1" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547705927331 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:u2\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:u2\|Div2\"" {  } { { "display.v" "Div2" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547705927331 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:u2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:u2\|Mod0\"" {  } { { "display.v" "Mod0" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547705927331 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:u2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:u2\|Div1\"" {  } { { "display.v" "Div1" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547705927331 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1547705927331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:u2\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"display:u2\|lpm_divide:Mod2\"" {  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547705927418 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:u2\|lpm_divide:Mod2 " "Instantiated megafunction \"display:u2\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547705927419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547705927419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547705927419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547705927419 ""}  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547705927419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/db/lpm_divide_m9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547705927472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547705927472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547705927487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547705927487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547705927504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547705927504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547705927577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547705927577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547705927629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547705927629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:u2\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"display:u2\|lpm_divide:Mod1\"" {  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547705927668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:u2\|lpm_divide:Mod1 " "Instantiated megafunction \"display:u2\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547705927668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547705927668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547705927668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547705927668 ""}  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547705927668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p9m " "Found entity 1: lpm_divide_p9m" {  } { { "db/lpm_divide_p9m.tdf" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/db/lpm_divide_p9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547705927716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547705927716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547705927731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547705927731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/db/alt_u_div_g4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547705927749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547705927749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:u2\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"display:u2\|lpm_divide:Div2\"" {  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547705927811 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:u2\|lpm_divide:Div2 " "Instantiated megafunction \"display:u2\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547705927811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547705927811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547705927811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547705927811 ""}  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547705927811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547705927858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547705927858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547705927872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547705927872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547705927889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547705927889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:u2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"display:u2\|lpm_divide:Mod0\"" {  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547705927961 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:u2\|lpm_divide:Mod0 " "Instantiated megafunction \"display:u2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547705927961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547705927961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547705927961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547705927961 ""}  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547705927961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/db/lpm_divide_3bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547705928008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547705928008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/db/sign_div_unsign_1nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547705928025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547705928025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m9f " "Found entity 1: alt_u_div_m9f" {  } { { "db/alt_u_div_m9f.tdf" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/db/alt_u_div_m9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547705928046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547705928046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:u2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"display:u2\|lpm_divide:Div1\"" {  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547705928140 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:u2\|lpm_divide:Div1 " "Instantiated megafunction \"display:u2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547705928140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547705928140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547705928140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547705928140 ""}  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547705928140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/db/lpm_divide_vim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547705928188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547705928188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547705928203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547705928203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/db/alt_u_div_27f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547705928226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547705928226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:u2\|dig_num\[1\] " "Latch display:u2\|dig_num\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:u2\|counter\[17\] " "Ports D and ENA on the latch are fed by the same signal display:u2\|counter\[17\]" {  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1547705928430 ""}  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1547705928430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:u2\|dig_num\[2\] " "Latch display:u2\|dig_num\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:u2\|counter\[17\] " "Ports D and ENA on the latch are fed by the same signal display:u2\|counter\[17\]" {  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1547705928430 ""}  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1547705928430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:u2\|dig_num\[3\] " "Latch display:u2\|dig_num\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:u2\|counter\[17\] " "Ports D and ENA on the latch are fed by the same signal display:u2\|counter\[17\]" {  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1547705928430 ""}  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1547705928430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:u2\|dig_num\[4\] " "Latch display:u2\|dig_num\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:u2\|counter\[17\] " "Ports D and ENA on the latch are fed by the same signal display:u2\|counter\[17\]" {  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1547705928430 ""}  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1547705928430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:u2\|dig_num\[5\] " "Latch display:u2\|dig_num\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:u2\|counter\[17\] " "Ports D and ENA on the latch are fed by the same signal display:u2\|counter\[17\]" {  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1547705928430 ""}  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1547705928430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:u2\|dig_num\[6\] " "Latch display:u2\|dig_num\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:u2\|counter\[17\] " "Ports D and ENA on the latch are fed by the same signal display:u2\|counter\[17\]" {  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1547705928431 ""}  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1547705928431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:u2\|dig_num\[7\] " "Latch display:u2\|dig_num\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:u2\|counter\[17\] " "Ports D and ENA on the latch are fed by the same signal display:u2\|counter\[17\]" {  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1547705928431 ""}  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1547705928431 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dig_sel\[2\] GND " "Pin \"dig_sel\[2\]\" is stuck at GND" {  } { { "ADC_dis.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/ADC_dis.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547705928610 "|ADC_dis|dig_sel[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig_num\[0\] VCC " "Pin \"dig_num\[0\]\" is stuck at VCC" {  } { { "ADC_dis.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/ADC_dis.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547705928610 "|ADC_dis|dig_num[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "en VCC " "Pin \"en\" is stuck at VCC" {  } { { "ADC_dis.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/ADC_dis.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547705928610 "|ADC_dis|en"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1547705928610 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1547705928700 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1547705929219 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "display:u2\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"display:u2\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_27f.tdf" "add_sub_8_result_int\[1\]~14" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/db/alt_u_div_27f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547705929226 ""} { "Info" "ISCL_SCL_CELL_NAME" "display:u2\|lpm_divide:Mod1\|lpm_divide_p9m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_g4f:divider\|add_sub_7_result_int\[1\]~14 " "Logic cell \"display:u2\|lpm_divide:Mod1\|lpm_divide_p9m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_g4f:divider\|add_sub_7_result_int\[1\]~14\"" {  } { { "db/alt_u_div_g4f.tdf" "add_sub_7_result_int\[1\]~14" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/db/alt_u_div_g4f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547705929226 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1547705929226 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/adc.map.smsg " "Generated suppressed messages file D:/Download/Doc/63535316ADC_pf89/ADC_pf89/adc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1547705929272 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1547705929375 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547705929375 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "418 " "Implemented 418 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1547705929448 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1547705929448 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1547705929448 ""} { "Info" "ICUT_CUT_TM_LCELLS" "401 " "Implemented 401 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1547705929448 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1547705929448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "563 " "Peak virtual memory: 563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1547705929465 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 17 14:18:49 2019 " "Processing ended: Thu Jan 17 14:18:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1547705929465 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1547705929465 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1547705929465 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1547705929465 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1547705930454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1547705930455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 17 14:18:50 2019 " "Processing started: Thu Jan 17 14:18:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1547705930455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1547705930455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off adc -c adc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off adc -c adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1547705930455 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1547705930521 ""}
{ "Info" "0" "" "Project  = adc" {  } {  } 0 0 "Project  = adc" 0 0 "Fitter" 0 0 1547705930522 ""}
{ "Info" "0" "" "Revision = adc" {  } {  } 0 0 "Revision = adc" 0 0 "Fitter" 0 0 1547705930522 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1547705930580 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "adc EP4CE22F17C8 " "Selected device EP4CE22F17C8 for design \"adc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1547705930594 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1547705930621 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1547705930623 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1547705930623 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1547705930756 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1547705930983 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1547705930983 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1547705930983 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1547705930983 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/" { { 0 { 0 ""} 0 820 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1547705930998 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/" { { 0 { 0 ""} 0 822 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1547705930998 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/" { { 0 { 0 ""} 0 824 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1547705930998 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/" { { 0 { 0 ""} 0 826 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1547705930998 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/" { { 0 { 0 ""} 0 828 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1547705930998 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1547705930998 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1547705931001 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1547705931571 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "adc.sdc " "Synopsys Design Constraints File file not found: 'adc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1547705931572 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1547705931572 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout " "Cell: u2\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547705931576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout " "Cell: u2\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547705931576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout " "Cell: u2\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547705931576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout " "Cell: u2\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547705931576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|Mux0~0  from: dataa  to: combout " "Cell: u2\|Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547705931576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|Mux1~0  from: datab  to: combout " "Cell: u2\|Mux1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547705931576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|Mux2~1  from: datac  to: combout " "Cell: u2\|Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547705931576 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1547705931576 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1547705931577 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1547705931577 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1547705931578 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E15 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clk~input (placed in PIN E15 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1547705931595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display:u2\|counter\[17\] " "Destination node display:u2\|counter\[17\]" {  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 12 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display:u2|counter[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1547705931595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display:u2\|counter\[18\] " "Destination node display:u2\|counter\[18\]" {  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 12 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display:u2|counter[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1547705931595 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1547705931595 ""}  } { { "ADC_dis.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/ADC_dis.v" 2 0 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/" { { 0 { 0 ""} 0 814 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547705931595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ad:u1\|clk_in  " "Automatically promoted node ad:u1\|clk_in " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1547705931595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ad:u1\|data_out\[7\] " "Destination node ad:u1\|data_out\[7\]" {  } { { "ad.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/ad.v" 54 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad:u1|data_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1547705931595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ad:u1\|data_out\[6\] " "Destination node ad:u1\|data_out\[6\]" {  } { { "ad.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/ad.v" 54 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad:u1|data_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1547705931595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ad:u1\|data_out\[5\] " "Destination node ad:u1\|data_out\[5\]" {  } { { "ad.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/ad.v" 54 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad:u1|data_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1547705931595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ad:u1\|data_out\[4\] " "Destination node ad:u1\|data_out\[4\]" {  } { { "ad.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/ad.v" 54 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad:u1|data_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1547705931595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ad:u1\|data_out\[3\] " "Destination node ad:u1\|data_out\[3\]" {  } { { "ad.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/ad.v" 54 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad:u1|data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1547705931595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ad:u1\|data_out\[2\] " "Destination node ad:u1\|data_out\[2\]" {  } { { "ad.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/ad.v" 54 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad:u1|data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1547705931595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ad:u1\|clk_in~0 " "Destination node ad:u1\|clk_in~0" {  } { { "ad.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/ad.v" 11 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad:u1|clk_in~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/" { { 0 { 0 ""} 0 675 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1547705931595 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1547705931595 ""}  } { { "ad.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/ad.v" 11 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad:u1|clk_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547705931595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display:u2\|Mux11~0  " "Automatically promoted node display:u2\|Mux11~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1547705931596 ""}  } { { "display.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/display.v" 34 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display:u2|Mux11~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/" { { 0 { 0 ""} 0 623 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547705931596 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN M16 (CLK7, DIFFCLK_3n)) " "Automatically promoted node rst_n~input (placed in PIN M16 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1547705931596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ad:u1\|scl " "Destination node ad:u1\|scl" {  } { { "ad.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/ad.v" 4 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad:u1|scl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1547705931596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ad:u1\|data_out\[7\]~0 " "Destination node ad:u1\|data_out\[7\]~0" {  } { { "ad.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/ad.v" 54 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad:u1|data_out[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/" { { 0 { 0 ""} 0 677 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1547705931596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ad:u1\|sda~14 " "Destination node ad:u1\|sda~14" {  } { { "ad.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/ad.v" 3 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad:u1|sda~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/" { { 0 { 0 ""} 0 739 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1547705931596 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1547705931596 ""}  } { { "ADC_dis.v" "" { Text "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/ADC_dis.v" 2 0 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/" { { 0 { 0 ""} 0 813 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547705931596 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1547705931863 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1547705931864 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1547705931864 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1547705931865 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1547705931866 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1547705931866 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1547705931866 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1547705931866 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1547705931886 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1547705931886 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1547705931886 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547705931900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1547705932496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547705932680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1547705932690 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1547705933242 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547705933242 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1547705933568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1547705934536 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1547705934536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547705935540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1547705935542 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1547705935542 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.50 " "Total time spent on timing analysis during the Fitter is 0.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1547705935552 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1547705935600 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1547705935751 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1547705935795 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1547705935963 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547705936249 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Download/Doc/63535316ADC_pf89/ADC_pf89/adc.fit.smsg " "Generated suppressed messages file D:/Download/Doc/63535316ADC_pf89/ADC_pf89/adc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1547705936562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1408 " "Peak virtual memory: 1408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1547705936865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 17 14:18:56 2019 " "Processing ended: Thu Jan 17 14:18:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1547705936865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1547705936865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1547705936865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1547705936865 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1547705937757 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1547705937757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 17 14:18:57 2019 " "Processing started: Thu Jan 17 14:18:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1547705937757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1547705937757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off adc -c adc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off adc -c adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1547705937757 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1547705938575 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1547705938599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1547705938873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 17 14:18:58 2019 " "Processing ended: Thu Jan 17 14:18:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1547705938873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1547705938873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1547705938873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1547705938873 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1547705939465 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1547705939895 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1547705939896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 17 14:18:59 2019 " "Processing started: Thu Jan 17 14:18:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1547705939896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1547705939896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta adc -c adc " "Command: quartus_sta adc -c adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1547705939896 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1547705939967 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1547705940057 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1547705940057 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1547705940090 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1547705940090 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1547705940219 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "adc.sdc " "Synopsys Design Constraints File file not found: 'adc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1547705940272 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1547705940272 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940273 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ad:u1\|clk_in ad:u1\|clk_in " "create_clock -period 1.000 -name ad:u1\|clk_in ad:u1\|clk_in" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940273 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ad:u1\|data_out\[1\] ad:u1\|data_out\[1\] " "create_clock -period 1.000 -name ad:u1\|data_out\[1\] ad:u1\|data_out\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940273 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940273 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout " "Cell: u2\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940392 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout " "Cell: u2\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940392 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout " "Cell: u2\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940392 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout " "Cell: u2\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940392 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|Mux0~0  from: datad  to: combout " "Cell: u2\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940392 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|Mux1~0  from: datad  to: combout " "Cell: u2\|Mux1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940392 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|Mux2~1  from: datab  to: combout " "Cell: u2\|Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940392 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1547705940392 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1547705940393 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940394 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1547705940395 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1547705940402 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1547705940424 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1547705940424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.364 " "Worst-case setup slack is -14.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.364       -99.058 ad:u1\|data_out\[1\]  " "  -14.364       -99.058 ad:u1\|data_out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.034      -138.292 ad:u1\|clk_in  " "   -5.034      -138.292 ad:u1\|clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.435       -40.906 clk  " "   -2.435       -40.906 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547705940426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.837 " "Worst-case hold slack is -4.837" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.837       -33.060 ad:u1\|data_out\[1\]  " "   -4.837       -33.060 ad:u1\|data_out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.031        -0.031 clk  " "   -0.031        -0.031 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454         0.000 ad:u1\|clk_in  " "    0.454         0.000 ad:u1\|clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547705940430 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547705940432 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547705940434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -49.097 clk  " "   -3.000       -49.097 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -49.071 ad:u1\|clk_in  " "   -1.487       -49.071 ad:u1\|clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.201       -63.018 ad:u1\|data_out\[1\]  " "   -1.201       -63.018 ad:u1\|data_out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547705940435 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1547705940562 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1547705940580 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1547705940839 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout " "Cell: u2\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout " "Cell: u2\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout " "Cell: u2\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout " "Cell: u2\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|Mux0~0  from: datad  to: combout " "Cell: u2\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|Mux1~0  from: datad  to: combout " "Cell: u2\|Mux1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|Mux2~1  from: datab  to: combout " "Cell: u2\|Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940900 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1547705940900 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940900 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1547705940909 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1547705940909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.236 " "Worst-case setup slack is -13.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.236       -91.083 ad:u1\|data_out\[1\]  " "  -13.236       -91.083 ad:u1\|data_out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.604      -127.898 ad:u1\|clk_in  " "   -4.604      -127.898 ad:u1\|clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.237       -34.514 clk  " "   -2.237       -34.514 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547705940912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.387 " "Worst-case hold slack is -4.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.387       -29.953 ad:u1\|data_out\[1\]  " "   -4.387       -29.953 ad:u1\|data_out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.032         0.000 clk  " "    0.032         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 ad:u1\|clk_in  " "    0.402         0.000 ad:u1\|clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547705940917 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547705940920 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547705940925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -49.097 clk  " "   -3.000       -49.097 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -49.071 ad:u1\|clk_in  " "   -1.487       -49.071 ad:u1\|clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.083       -53.877 ad:u1\|data_out\[1\]  " "   -1.083       -53.877 ad:u1\|data_out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705940929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547705940929 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1547705941073 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout " "Cell: u2\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547705941226 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout " "Cell: u2\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547705941226 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout " "Cell: u2\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547705941226 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout " "Cell: u2\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547705941226 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|Mux0~0  from: datad  to: combout " "Cell: u2\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547705941226 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|Mux1~0  from: datad  to: combout " "Cell: u2\|Mux1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547705941226 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|Mux2~1  from: datab  to: combout " "Cell: u2\|Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547705941226 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1547705941226 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1547705941226 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1547705941229 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1547705941229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.443 " "Worst-case setup slack is -5.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705941233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705941233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.443       -37.420 ad:u1\|data_out\[1\]  " "   -5.443       -37.420 ad:u1\|data_out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705941233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.546       -41.451 ad:u1\|clk_in  " "   -1.546       -41.451 ad:u1\|clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705941233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.483        -3.361 clk  " "   -0.483        -3.361 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705941233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547705941233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.162 " "Worst-case hold slack is -2.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705941240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705941240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.162       -14.825 ad:u1\|data_out\[1\]  " "   -2.162       -14.825 ad:u1\|data_out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705941240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.158        -0.158 clk  " "   -0.158        -0.158 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705941240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 ad:u1\|clk_in  " "    0.186         0.000 ad:u1\|clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705941240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547705941240 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547705941246 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547705941251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705941256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705941256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -35.605 clk  " "   -3.000       -35.605 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705941256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 ad:u1\|clk_in  " "   -1.000       -33.000 ad:u1\|clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705941256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.255        -6.479 ad:u1\|data_out\[1\]  " "   -0.255        -6.479 ad:u1\|data_out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547705941256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547705941256 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1547705941686 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1547705941687 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "596 " "Peak virtual memory: 596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1547705941762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 17 14:19:01 2019 " "Processing ended: Thu Jan 17 14:19:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1547705941762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1547705941762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1547705941762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1547705941762 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1547705942710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1547705942710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 17 14:19:02 2019 " "Processing started: Thu Jan 17 14:19:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1547705942710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1547705942710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off adc -c adc " "Command: quartus_eda --read_settings_files=off --write_settings_files=off adc -c adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1547705942710 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1547705943011 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "adc_8_1200mv_85c_slow.vo D:/Download/Doc/63535316ADC_pf89/ADC_pf89/simulation/modelsim/ simulation " "Generated file adc_8_1200mv_85c_slow.vo in folder \"D:/Download/Doc/63535316ADC_pf89/ADC_pf89/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1547705943049 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1547705943070 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "adc_8_1200mv_0c_slow.vo D:/Download/Doc/63535316ADC_pf89/ADC_pf89/simulation/modelsim/ simulation " "Generated file adc_8_1200mv_0c_slow.vo in folder \"D:/Download/Doc/63535316ADC_pf89/ADC_pf89/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1547705943102 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1547705943124 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "adc_min_1200mv_0c_fast.vo D:/Download/Doc/63535316ADC_pf89/ADC_pf89/simulation/modelsim/ simulation " "Generated file adc_min_1200mv_0c_fast.vo in folder \"D:/Download/Doc/63535316ADC_pf89/ADC_pf89/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1547705943156 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1547705943178 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "adc.vo D:/Download/Doc/63535316ADC_pf89/ADC_pf89/simulation/modelsim/ simulation " "Generated file adc.vo in folder \"D:/Download/Doc/63535316ADC_pf89/ADC_pf89/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1547705943210 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "adc_8_1200mv_85c_v_slow.sdo D:/Download/Doc/63535316ADC_pf89/ADC_pf89/simulation/modelsim/ simulation " "Generated file adc_8_1200mv_85c_v_slow.sdo in folder \"D:/Download/Doc/63535316ADC_pf89/ADC_pf89/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1547705943258 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "adc_8_1200mv_0c_v_slow.sdo D:/Download/Doc/63535316ADC_pf89/ADC_pf89/simulation/modelsim/ simulation " "Generated file adc_8_1200mv_0c_v_slow.sdo in folder \"D:/Download/Doc/63535316ADC_pf89/ADC_pf89/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1547705943300 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "adc_min_1200mv_0c_v_fast.sdo D:/Download/Doc/63535316ADC_pf89/ADC_pf89/simulation/modelsim/ simulation " "Generated file adc_min_1200mv_0c_v_fast.sdo in folder \"D:/Download/Doc/63535316ADC_pf89/ADC_pf89/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1547705943343 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "adc_v.sdo D:/Download/Doc/63535316ADC_pf89/ADC_pf89/simulation/modelsim/ simulation " "Generated file adc_v.sdo in folder \"D:/Download/Doc/63535316ADC_pf89/ADC_pf89/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1547705943387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "465 " "Peak virtual memory: 465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1547705943420 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 17 14:19:03 2019 " "Processing ended: Thu Jan 17 14:19:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1547705943420 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1547705943420 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1547705943420 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1547705943420 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 36 s " "Quartus II Full Compilation was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1547705944009 ""}
