<!doctype html>
<html lang="en">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>Soumil Verma — Systems & Chip Design</title>
    <link rel="stylesheet" href="style.css" />
  </head>

  <body>
    <div class="bg" aria-hidden="true">
      <svg class="diagram" viewBox="0 0 1200 900" preserveAspectRatio="xMidYMid slice">
        <defs>
          <style>
            @keyframes strokePulse {
              from {
                stroke-dashoffset: var(--offset-start);
                opacity: 1;
              }
              to {
                stroke-dashoffset: var(--offset-end);
                opacity: 0.3;
              }
            }
          </style>
        </defs>
        <g class="diagram-lines">
          <!-- Top band traces -->
          <path d="M40 120 H180 V140 H280 V100 H420" />
          <path d="M50 160 H220 V180 H360 V150 H500" />
          
          <!-- Upper-mid band traces -->
          <path d="M30 240 H150 V260 H320 V230 H480" />
          <path d="M60 280 H200 V300 H380 V270 H540" />
          
          <!-- Center band traces -->
          <path d="M40 360 H180 V380 H340 V350 H500" />
          <path d="M70 400 H230 V420 H400 V390 H550" />
          
          <!-- Lower-mid band traces -->
          <path d="M50 480 H200 V500 H360 V470 H520" />
          <path d="M35 540 H170 V560 H320 V530 H480" />
          
          <!-- Bottom band traces -->
          <path d="M45 620 H190 V640 H350 V610 H510" />
          <path d="M60 680 H220 V700 H380 V670 H540" />
          
          <!-- Right-side additional traces -->
          <path d="M550 100 H750 V120 H920" />
          <path d="M560 160 H780 V180 H950" />
          <path d="M540 260 H760 V280 H930" />
          <path d="M570 340 H800 V360 H970" />
          <path d="M550 420 H780 V440 H940" />
          <path d="M560 540 H800 V560 H950" />
          <path d="M535 640 H770 V660 H930" />
        </g>
      </svg>
    </div>

    <main class="page">
      <header>
        <h1>Soumil Verma</h1>
        <p class="subtitle">Computer Engineering student focused on systems and chip design.</p>
      </header>

      <section>
        <h2>About</h2>
        <p>
          I study computer architecture, digital logic, and performance-aware systems
          programming. I care about the boundary between hardware constraints and
          software behavior, with an emphasis on measurable, reliable design.
        </p>
      </section>

      <section>
        <h2>Projects</h2>
        <ul>
          <li><strong>RISC-V Core (FPGA)</strong> — single-issue pipeline with minimal hazard handling.</li>
          <li><strong>Cache-Aware Kernel Benchmarks</strong> — locality and bandwidth microbenchmarks.</li>
          <li><strong>UART + DMA Controller</strong> — interrupt-driven serial block.</li>
        </ul>
      </section>

      <section>
        <h2>Notes</h2>
        <ul>
          <li>On-chip interconnect arbitration and backpressure.</li>
          <li>Measuring CPI without perturbing execution.</li>
          <li>Why timing closure fails in real designs.</li>
        </ul>
      </section>

      <footer>
        <p>verma178@purdue.edu · Chicago, IL</p>
      </footer>
    </main>

    <script src="script.js"></script>
  </body>
</html>
